|lab6-7
hit <= cache:inst138.hit
clk => cache:inst138.clk
clk => LPM_RAM_IO:inst122.inclock
read => cache:inst138.read
write => cache:inst138.write
address[0] => cache:inst138.address[0]
address[1] => cache:inst138.address[1]
address[2] => cache:inst138.address[2]
address[3] => cache:inst138.address[3]
address[4] => cache:inst138.address[4]
address[5] => cache:inst138.address[5]
address[6] => cache:inst138.address[6]
address[7] => cache:inst138.address[7]
write_data[0] => cache:inst138.write_data[0]
write_data[1] => cache:inst138.write_data[1]
write_data[2] => cache:inst138.write_data[2]
write_data[3] => cache:inst138.write_data[3]
write_data[4] => cache:inst138.write_data[4]
ram_write <= cache:inst138.write_control
ram_read <= cache:inst138.ram_read
tags_busy <= cache:inst138.tags_busy
change_data <= cache:inst138.change_data
data[0] <= cache:inst138.data[0]
data[1] <= cache:inst138.data[1]
data[2] <= cache:inst138.data[2]
data[3] <= cache:inst138.data[3]
data[4] <= cache:inst138.data[4]
ram_address[0] <= cache:inst138.addr[0]
ram_address[1] <= cache:inst138.addr[1]
ram_address[2] <= cache:inst138.addr[2]
ram_address[3] <= cache:inst138.addr[3]
ram_address[4] <= cache:inst138.addr[4]
ram_address[5] <= cache:inst138.addr[5]
ram_address[6] <= cache:inst138.addr[6]
ram_address[7] <= cache:inst138.addr[7]
ram_data[0] <= gdfx_temp0[0].DB_MAX_OUTPUT_PORT_TYPE
ram_data[1] <= gdfx_temp0[1].DB_MAX_OUTPUT_PORT_TYPE
ram_data[2] <= gdfx_temp0[2].DB_MAX_OUTPUT_PORT_TYPE
ram_data[3] <= gdfx_temp0[3].DB_MAX_OUTPUT_PORT_TYPE
ram_data[4] <= gdfx_temp0[4].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138
hit <= inst66.DB_MAX_OUTPUT_PORT_TYPE
read => inst112.IN0
read => inst105.IN1
read => inst15.IN0
read => inst70.IN1
read => inst44.IN1
read => inst109.IN1
write => inst112.IN1
write => inst105.IN0
write => inst15.IN1
write => inst70.IN0
write => inst14.IN0
write => inst44.IN0
write => inst110.IN1
clk => tag:inst8.clk
clk => lpm_dff6:inst265.clock
clk => tag:inst10.clk
clk => tag:inst9.clk
clk => tag:inst11.clk
clk => tag:inst61.clk
clk => tag:inst26.clk
clk => tag:inst188.clk
clk => tag:inst191.clk
clk => continuous_ram_control:inst98.clk
clk => continuous_ram_control:inst99.clk
clk => inst143.IN1
clk => inst141.IN1
clk => inst142.IN1
clk => inst134.IN1
clk => inst219.IN1
clk => inst220.IN1
clk => inst218.IN1
clk => inst224.IN1
clk => inst208.IN2
clk => inst51.IN0
clk => inst100.IN0
clk => inst119.CLK
clk => inst111.IN0
clk => inst115.IN0
clk => inst116.IN0
clk => inst102.IN0
clk => inst55.IN0
clk => inst57.IN0
clk => inst56.IN0
clk => lpm_counter6:inst28.clock
address[0] => lpm_mux0:inst54.data1x[0]
address[1] => lpm_mux0:inst54.data1x[1]
address[2] => tag:inst8.tag_in[0]
address[2] => lpm_compare0:inst16.datab[0]
address[2] => tag:inst10.tag_in[0]
address[2] => lpm_compare0:inst20.datab[0]
address[2] => tag:inst9.tag_in[0]
address[2] => lpm_compare0:inst18.datab[0]
address[2] => tag:inst11.tag_in[0]
address[2] => lpm_compare0:inst22.datab[0]
address[2] => tag:inst61.tag_in[0]
address[2] => lpm_compare0:inst59.datab[0]
address[2] => tag:inst26.tag_in[0]
address[2] => lpm_compare0:inst24.datab[0]
address[2] => tag:inst188.tag_in[0]
address[2] => lpm_compare0:inst186.datab[0]
address[2] => tag:inst191.tag_in[0]
address[2] => lpm_compare0:inst189.datab[0]
address[2] => lpm_mux3:inst121.data0x[0]
address[3] => tag:inst8.tag_in[1]
address[3] => lpm_compare0:inst16.datab[1]
address[3] => tag:inst10.tag_in[1]
address[3] => lpm_compare0:inst20.datab[1]
address[3] => tag:inst9.tag_in[1]
address[3] => lpm_compare0:inst18.datab[1]
address[3] => tag:inst11.tag_in[1]
address[3] => lpm_compare0:inst22.datab[1]
address[3] => tag:inst61.tag_in[1]
address[3] => lpm_compare0:inst59.datab[1]
address[3] => tag:inst26.tag_in[1]
address[3] => lpm_compare0:inst24.datab[1]
address[3] => tag:inst188.tag_in[1]
address[3] => lpm_compare0:inst186.datab[1]
address[3] => tag:inst191.tag_in[1]
address[3] => lpm_compare0:inst189.datab[1]
address[3] => lpm_mux3:inst121.data0x[1]
address[4] => tag:inst8.tag_in[2]
address[4] => lpm_compare0:inst16.datab[2]
address[4] => tag:inst10.tag_in[2]
address[4] => lpm_compare0:inst20.datab[2]
address[4] => tag:inst9.tag_in[2]
address[4] => lpm_compare0:inst18.datab[2]
address[4] => tag:inst11.tag_in[2]
address[4] => lpm_compare0:inst22.datab[2]
address[4] => tag:inst61.tag_in[2]
address[4] => lpm_compare0:inst59.datab[2]
address[4] => tag:inst26.tag_in[2]
address[4] => lpm_compare0:inst24.datab[2]
address[4] => tag:inst188.tag_in[2]
address[4] => lpm_compare0:inst186.datab[2]
address[4] => tag:inst191.tag_in[2]
address[4] => lpm_compare0:inst189.datab[2]
address[4] => lpm_mux3:inst121.data0x[2]
address[5] => tag:inst8.tag_in[3]
address[5] => lpm_compare0:inst16.datab[3]
address[5] => tag:inst10.tag_in[3]
address[5] => lpm_compare0:inst20.datab[3]
address[5] => tag:inst9.tag_in[3]
address[5] => lpm_compare0:inst18.datab[3]
address[5] => tag:inst11.tag_in[3]
address[5] => lpm_compare0:inst22.datab[3]
address[5] => tag:inst61.tag_in[3]
address[5] => lpm_compare0:inst59.datab[3]
address[5] => tag:inst26.tag_in[3]
address[5] => lpm_compare0:inst24.datab[3]
address[5] => tag:inst188.tag_in[3]
address[5] => lpm_compare0:inst186.datab[3]
address[5] => tag:inst191.tag_in[3]
address[5] => lpm_compare0:inst189.datab[3]
address[5] => lpm_mux3:inst121.data0x[3]
address[6] => tag:inst8.tag_in[4]
address[6] => lpm_compare0:inst16.datab[4]
address[6] => tag:inst10.tag_in[4]
address[6] => lpm_compare0:inst20.datab[4]
address[6] => tag:inst9.tag_in[4]
address[6] => lpm_compare0:inst18.datab[4]
address[6] => tag:inst11.tag_in[4]
address[6] => lpm_compare0:inst22.datab[4]
address[6] => tag:inst61.tag_in[4]
address[6] => lpm_compare0:inst59.datab[4]
address[6] => tag:inst26.tag_in[4]
address[6] => lpm_compare0:inst24.datab[4]
address[6] => tag:inst188.tag_in[4]
address[6] => lpm_compare0:inst186.datab[4]
address[6] => tag:inst191.tag_in[4]
address[6] => lpm_compare0:inst189.datab[4]
address[6] => lpm_mux3:inst121.data0x[4]
address[7] => tag:inst8.tag_in[5]
address[7] => lpm_compare0:inst16.datab[5]
address[7] => tag:inst10.tag_in[5]
address[7] => lpm_compare0:inst20.datab[5]
address[7] => tag:inst9.tag_in[5]
address[7] => lpm_compare0:inst18.datab[5]
address[7] => tag:inst11.tag_in[5]
address[7] => lpm_compare0:inst22.datab[5]
address[7] => tag:inst61.tag_in[5]
address[7] => lpm_compare0:inst59.datab[5]
address[7] => tag:inst26.tag_in[5]
address[7] => lpm_compare0:inst24.datab[5]
address[7] => tag:inst188.tag_in[5]
address[7] => lpm_compare0:inst186.datab[5]
address[7] => tag:inst191.tag_in[5]
address[7] => lpm_compare0:inst189.datab[5]
address[7] => lpm_mux3:inst121.data0x[5]
ram_read <= continuous_ram_control:inst98.control
write_control <= continuous_ram_control:inst99.control
change_data <= lpm_dff5:inst209.q
tags_busy <= inst200.DB_MAX_OUTPUT_PORT_TYPE
addr[0] <= address_low[0].DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= address_low[1].DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= ram_address[0].DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= ram_address[1].DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= ram_address[2].DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= ram_address[3].DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= ram_address[4].DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= ram_address[5].DB_MAX_OUTPUT_PORT_TYPE
data[0] <= data~4.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data~3.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data~2.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data~1.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data~0.DB_MAX_OUTPUT_PORT_TYPE
ram_data[0] <= ram_data~4.DB_MAX_OUTPUT_PORT_TYPE
ram_data[1] <= ram_data~3.DB_MAX_OUTPUT_PORT_TYPE
ram_data[2] <= ram_data~2.DB_MAX_OUTPUT_PORT_TYPE
ram_data[3] <= ram_data~1.DB_MAX_OUTPUT_PORT_TYPE
ram_data[4] <= ram_data~0.DB_MAX_OUTPUT_PORT_TYPE
write_data[0] => lpm_mux1:inst124.data1x[0]
write_data[1] => lpm_mux1:inst124.data1x[1]
write_data[2] => lpm_mux1:inst124.data1x[2]
write_data[3] => lpm_mux1:inst124.data1x[3]
write_data[4] => lpm_mux1:inst124.data1x[4]


|lab6-7|cache:inst138|lpm_mux4:inst65
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|lab6-7|cache:inst138|lpm_mux4:inst65|LPM_MUX:lpm_mux_component
data[0][0] => mux_24e:auto_generated.data[0]
data[1][0] => mux_24e:auto_generated.data[1]
sel[0] => mux_24e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_24e:auto_generated.result[0]


|lab6-7|cache:inst138|lpm_mux4:inst65|LPM_MUX:lpm_mux_component|mux_24e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w0_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0


|lab6-7|cache:inst138|lpm_compare0:inst16
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
AeB <= lpm_compare:lpm_compare_component.AeB


|lab6-7|cache:inst138|lpm_compare0:inst16|lpm_compare:lpm_compare_component
dataa[0] => cmpr_dig:auto_generated.dataa[0]
dataa[1] => cmpr_dig:auto_generated.dataa[1]
dataa[2] => cmpr_dig:auto_generated.dataa[2]
dataa[3] => cmpr_dig:auto_generated.dataa[3]
dataa[4] => cmpr_dig:auto_generated.dataa[4]
dataa[5] => cmpr_dig:auto_generated.dataa[5]
datab[0] => cmpr_dig:auto_generated.datab[0]
datab[1] => cmpr_dig:auto_generated.datab[1]
datab[2] => cmpr_dig:auto_generated.datab[2]
datab[3] => cmpr_dig:auto_generated.datab[3]
datab[4] => cmpr_dig:auto_generated.datab[4]
datab[5] => cmpr_dig:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_dig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6-7|cache:inst138|lpm_compare0:inst16|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~4.IN0
dataa[1] => data_wire[0]~5.IN0
dataa[2] => data_wire[1]~2.IN0
dataa[3] => data_wire[1]~3.IN0
dataa[4] => data_wire[2]~0.IN0
dataa[5] => data_wire[2]~1.IN0
datab[0] => data_wire[0]~4.IN1
datab[1] => data_wire[0]~5.IN1
datab[2] => data_wire[1]~2.IN1
datab[3] => data_wire[1]~3.IN1
datab[4] => data_wire[2]~0.IN1
datab[5] => data_wire[2]~1.IN1


|lab6-7|cache:inst138|tag:inst8
not_free <= inst2.DB_MAX_OUTPUT_PORT_TYPE
write => inst2~0.IN1
write => lpm_dff1:inst.enable
clk => inst2.CLK
clk => lpm_dff1:inst.clock
tag_out[0] <= lpm_dff1:inst.q[0]
tag_out[1] <= lpm_dff1:inst.q[1]
tag_out[2] <= lpm_dff1:inst.q[2]
tag_out[3] <= lpm_dff1:inst.q[3]
tag_out[4] <= lpm_dff1:inst.q[4]
tag_out[5] <= lpm_dff1:inst.q[5]
tag_in[0] => lpm_dff1:inst.data[0]
tag_in[1] => lpm_dff1:inst.data[1]
tag_in[2] => lpm_dff1:inst.data[2]
tag_in[3] => lpm_dff1:inst.data[3]
tag_in[4] => lpm_dff1:inst.data[4]
tag_in[5] => lpm_dff1:inst.data[5]


|lab6-7|cache:inst138|tag:inst8|lpm_dff1:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|lab6-7|cache:inst138|tag:inst8|lpm_dff1:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|lpm_decode1:inst34
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]


|lab6-7|cache:inst138|lpm_decode1:inst34|lpm_decode:lpm_decode_component
data[0] => decode_5sf:auto_generated.data[0]
data[1] => decode_5sf:auto_generated.data[1]
data[2] => decode_5sf:auto_generated.data[2]
enable => decode_5sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_5sf:auto_generated.eq[0]
eq[1] <= decode_5sf:auto_generated.eq[1]
eq[2] <= decode_5sf:auto_generated.eq[2]
eq[3] <= decode_5sf:auto_generated.eq[3]
eq[4] <= decode_5sf:auto_generated.eq[4]
eq[5] <= decode_5sf:auto_generated.eq[5]
eq[6] <= decode_5sf:auto_generated.eq[6]
eq[7] <= decode_5sf:auto_generated.eq[7]


|lab6-7|cache:inst138|lpm_decode1:inst34|lpm_decode:lpm_decode_component|decode_5sf:auto_generated
data[0] => w_anode18w[1].IN1
data[0] => w_anode1w[1]~2.IN0
data[0] => w_anode28w[1]~1.IN0
data[0] => w_anode38w[1].IN1
data[0] => w_anode48w[1]~1.IN0
data[0] => w_anode58w[1].IN1
data[0] => w_anode68w[1]~0.IN0
data[0] => w_anode78w[1].IN1
data[1] => w_anode18w[2]~1.IN0
data[1] => w_anode1w[2]~1.IN0
data[1] => w_anode28w[2].IN1
data[1] => w_anode38w[2].IN1
data[1] => w_anode48w[2]~0.IN0
data[1] => w_anode58w[2]~0.IN0
data[1] => w_anode68w[2].IN1
data[1] => w_anode78w[2].IN1
data[2] => w_anode18w[3]~0.IN0
data[2] => w_anode1w[3]~0.IN0
data[2] => w_anode28w[3]~0.IN0
data[2] => w_anode38w[3]~0.IN0
data[2] => w_anode48w[3].IN1
data[2] => w_anode58w[3].IN1
data[2] => w_anode68w[3].IN1
data[2] => w_anode78w[3].IN1
enable => w_anode18w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode28w[1].IN0
enable => w_anode38w[1].IN0
enable => w_anode48w[1].IN0
enable => w_anode58w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode78w[1].IN0
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode18w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode28w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode38w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode48w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode58w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode68w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode78w[3].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|lpm_dff3:inst83
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]


|lab6-7|cache:inst138|lpm_dff3:inst83|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|lpm_bustri3:inst147
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]


|lab6-7|cache:inst138|lpm_bustri3:inst147|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|lpm_and2:inst182
data0 => LPM_AND:lpm_and_component.DATA[0][0]
data1 => LPM_AND:lpm_and_component.DATA[1][0]
data2 => LPM_AND:lpm_and_component.DATA[2][0]
data3 => LPM_AND:lpm_and_component.DATA[3][0]
data4 => LPM_AND:lpm_and_component.DATA[4][0]
data5 => LPM_AND:lpm_and_component.DATA[5][0]
data6 => LPM_AND:lpm_and_component.DATA[6][0]
result <= LPM_AND:lpm_and_component.RESULT[0]


|lab6-7|cache:inst138|lpm_and2:inst182|LPM_AND:lpm_and_component
data[0][0] => and_node[0][1].IN1
data[1][0] => and_node[0][1].IN0
data[2][0] => and_node[0][2].IN0
data[3][0] => and_node[0][3].IN0
data[4][0] => and_node[0][4].IN0
data[5][0] => and_node[0][5].IN0
data[6][0] => and_node[0][6].IN0
result[0] <= and_node[0][6].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|lpm_compare2:inst107
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
AeB <= lpm_compare:lpm_compare_component.AeB
AgB <= lpm_compare:lpm_compare_component.AgB
AlB <= lpm_compare:lpm_compare_component.AlB


|lab6-7|cache:inst138|lpm_compare2:inst107|lpm_compare:lpm_compare_component
dataa[0] => cmpr_87h:auto_generated.dataa[0]
dataa[1] => cmpr_87h:auto_generated.dataa[1]
dataa[2] => cmpr_87h:auto_generated.dataa[2]
dataa[3] => cmpr_87h:auto_generated.dataa[3]
dataa[4] => cmpr_87h:auto_generated.dataa[4]
dataa[5] => cmpr_87h:auto_generated.dataa[5]
dataa[6] => cmpr_87h:auto_generated.dataa[6]
dataa[7] => cmpr_87h:auto_generated.dataa[7]
datab[0] => cmpr_87h:auto_generated.datab[0]
datab[1] => cmpr_87h:auto_generated.datab[1]
datab[2] => cmpr_87h:auto_generated.datab[2]
datab[3] => cmpr_87h:auto_generated.datab[3]
datab[4] => cmpr_87h:auto_generated.datab[4]
datab[5] => cmpr_87h:auto_generated.datab[5]
datab[6] => cmpr_87h:auto_generated.datab[6]
datab[7] => cmpr_87h:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_87h:auto_generated.alb
aeb <= cmpr_87h:auto_generated.aeb
agb <= cmpr_87h:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6-7|cache:inst138|lpm_compare2:inst107|lpm_compare:lpm_compare_component|cmpr_87h:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~7.IN0
dataa[0] => op_1.IN15
dataa[1] => _~6.IN0
dataa[1] => op_1.IN13
dataa[2] => _~5.IN0
dataa[2] => op_1.IN11
dataa[3] => _~4.IN0
dataa[3] => op_1.IN9
dataa[4] => _~3.IN0
dataa[4] => op_1.IN7
dataa[5] => _~2.IN0
dataa[5] => op_1.IN5
dataa[6] => _~1.IN0
dataa[6] => op_1.IN3
dataa[7] => _~0.IN0
dataa[7] => op_1.IN1
datab[0] => _~7.IN1
datab[0] => op_1.IN16
datab[1] => _~6.IN1
datab[1] => op_1.IN14
datab[2] => _~5.IN1
datab[2] => op_1.IN12
datab[3] => _~4.IN1
datab[3] => op_1.IN10
datab[4] => _~3.IN1
datab[4] => op_1.IN8
datab[5] => _~2.IN1
datab[5] => op_1.IN6
datab[6] => _~1.IN1
datab[6] => op_1.IN4
datab[7] => _~0.IN1
datab[7] => op_1.IN2


|lab6-7|cache:inst138|lpm_counter11:inst257
clock => lpm_counter:lpm_counter_component.clock
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|lab6-7|cache:inst138|lpm_counter11:inst257|lpm_counter:lpm_counter_component
clock => cntr_ulh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_ulh:auto_generated.q[0]
q[1] <= cntr_ulh:auto_generated.q[1]
q[2] <= cntr_ulh:auto_generated.q[2]
q[3] <= cntr_ulh:auto_generated.q[3]
q[4] <= cntr_ulh:auto_generated.q[4]
q[5] <= cntr_ulh:auto_generated.q[5]
q[6] <= cntr_ulh:auto_generated.q[6]
q[7] <= cntr_ulh:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|lab6-7|cache:inst138|lpm_counter11:inst257|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT


|lab6-7|cache:inst138|lpm_decode4:inst27
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]


|lab6-7|cache:inst138|lpm_decode4:inst27|lpm_decode:lpm_decode_component
data[0] => decode_u7f:auto_generated.data[0]
data[1] => decode_u7f:auto_generated.data[1]
data[2] => decode_u7f:auto_generated.data[2]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_u7f:auto_generated.eq[0]
eq[1] <= decode_u7f:auto_generated.eq[1]
eq[2] <= decode_u7f:auto_generated.eq[2]
eq[3] <= decode_u7f:auto_generated.eq[3]
eq[4] <= decode_u7f:auto_generated.eq[4]
eq[5] <= decode_u7f:auto_generated.eq[5]
eq[6] <= decode_u7f:auto_generated.eq[6]
eq[7] <= decode_u7f:auto_generated.eq[7]


|lab6-7|cache:inst138|lpm_decode4:inst27|lpm_decode:lpm_decode_component|decode_u7f:auto_generated
data[0] => w_anode19w[1].IN1
data[0] => w_anode1w[1]~2.IN0
data[0] => w_anode30w[1]~1.IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode52w[1]~1.IN0
data[0] => w_anode63w[1].IN1
data[0] => w_anode74w[1]~0.IN0
data[0] => w_anode85w[1].IN1
data[1] => w_anode19w[2]~1.IN0
data[1] => w_anode1w[2]~1.IN0
data[1] => w_anode30w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode52w[2]~0.IN0
data[1] => w_anode63w[2]~0.IN0
data[1] => w_anode74w[2].IN1
data[1] => w_anode85w[2].IN1
data[2] => w_anode19w[3]~0.IN0
data[2] => w_anode1w[3]~0.IN0
data[2] => w_anode30w[3]~0.IN0
data[2] => w_anode41w[3]~0.IN0
data[2] => w_anode52w[3].IN1
data[2] => w_anode63w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode85w[3].IN1
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode19w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode30w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode52w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode74w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode85w[3].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|lpm_dff6:inst265
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|lab6-7|cache:inst138|lpm_dff6:inst265|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|lpm_counter11:inst264
clock => lpm_counter:lpm_counter_component.clock
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|lab6-7|cache:inst138|lpm_counter11:inst264|lpm_counter:lpm_counter_component
clock => cntr_ulh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_ulh:auto_generated.q[0]
q[1] <= cntr_ulh:auto_generated.q[1]
q[2] <= cntr_ulh:auto_generated.q[2]
q[3] <= cntr_ulh:auto_generated.q[3]
q[4] <= cntr_ulh:auto_generated.q[4]
q[5] <= cntr_ulh:auto_generated.q[5]
q[6] <= cntr_ulh:auto_generated.q[6]
q[7] <= cntr_ulh:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|lab6-7|cache:inst138|lpm_counter11:inst264|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT


|lab6-7|cache:inst138|lpm_compare2:inst160
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
AeB <= lpm_compare:lpm_compare_component.AeB
AgB <= lpm_compare:lpm_compare_component.AgB
AlB <= lpm_compare:lpm_compare_component.AlB


|lab6-7|cache:inst138|lpm_compare2:inst160|lpm_compare:lpm_compare_component
dataa[0] => cmpr_87h:auto_generated.dataa[0]
dataa[1] => cmpr_87h:auto_generated.dataa[1]
dataa[2] => cmpr_87h:auto_generated.dataa[2]
dataa[3] => cmpr_87h:auto_generated.dataa[3]
dataa[4] => cmpr_87h:auto_generated.dataa[4]
dataa[5] => cmpr_87h:auto_generated.dataa[5]
dataa[6] => cmpr_87h:auto_generated.dataa[6]
dataa[7] => cmpr_87h:auto_generated.dataa[7]
datab[0] => cmpr_87h:auto_generated.datab[0]
datab[1] => cmpr_87h:auto_generated.datab[1]
datab[2] => cmpr_87h:auto_generated.datab[2]
datab[3] => cmpr_87h:auto_generated.datab[3]
datab[4] => cmpr_87h:auto_generated.datab[4]
datab[5] => cmpr_87h:auto_generated.datab[5]
datab[6] => cmpr_87h:auto_generated.datab[6]
datab[7] => cmpr_87h:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_87h:auto_generated.alb
aeb <= cmpr_87h:auto_generated.aeb
agb <= cmpr_87h:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6-7|cache:inst138|lpm_compare2:inst160|lpm_compare:lpm_compare_component|cmpr_87h:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~7.IN0
dataa[0] => op_1.IN15
dataa[1] => _~6.IN0
dataa[1] => op_1.IN13
dataa[2] => _~5.IN0
dataa[2] => op_1.IN11
dataa[3] => _~4.IN0
dataa[3] => op_1.IN9
dataa[4] => _~3.IN0
dataa[4] => op_1.IN7
dataa[5] => _~2.IN0
dataa[5] => op_1.IN5
dataa[6] => _~1.IN0
dataa[6] => op_1.IN3
dataa[7] => _~0.IN0
dataa[7] => op_1.IN1
datab[0] => _~7.IN1
datab[0] => op_1.IN16
datab[1] => _~6.IN1
datab[1] => op_1.IN14
datab[2] => _~5.IN1
datab[2] => op_1.IN12
datab[3] => _~4.IN1
datab[3] => op_1.IN10
datab[4] => _~3.IN1
datab[4] => op_1.IN8
datab[5] => _~2.IN1
datab[5] => op_1.IN6
datab[6] => _~1.IN1
datab[6] => op_1.IN4
datab[7] => _~0.IN1
datab[7] => op_1.IN2


|lab6-7|cache:inst138|lpm_counter11:inst258
clock => lpm_counter:lpm_counter_component.clock
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|lab6-7|cache:inst138|lpm_counter11:inst258|lpm_counter:lpm_counter_component
clock => cntr_ulh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_ulh:auto_generated.q[0]
q[1] <= cntr_ulh:auto_generated.q[1]
q[2] <= cntr_ulh:auto_generated.q[2]
q[3] <= cntr_ulh:auto_generated.q[3]
q[4] <= cntr_ulh:auto_generated.q[4]
q[5] <= cntr_ulh:auto_generated.q[5]
q[6] <= cntr_ulh:auto_generated.q[6]
q[7] <= cntr_ulh:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|lab6-7|cache:inst138|lpm_counter11:inst258|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT


|lab6-7|cache:inst138|lpm_compare2:inst164
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
AeB <= lpm_compare:lpm_compare_component.AeB
AgB <= lpm_compare:lpm_compare_component.AgB
AlB <= lpm_compare:lpm_compare_component.AlB


|lab6-7|cache:inst138|lpm_compare2:inst164|lpm_compare:lpm_compare_component
dataa[0] => cmpr_87h:auto_generated.dataa[0]
dataa[1] => cmpr_87h:auto_generated.dataa[1]
dataa[2] => cmpr_87h:auto_generated.dataa[2]
dataa[3] => cmpr_87h:auto_generated.dataa[3]
dataa[4] => cmpr_87h:auto_generated.dataa[4]
dataa[5] => cmpr_87h:auto_generated.dataa[5]
dataa[6] => cmpr_87h:auto_generated.dataa[6]
dataa[7] => cmpr_87h:auto_generated.dataa[7]
datab[0] => cmpr_87h:auto_generated.datab[0]
datab[1] => cmpr_87h:auto_generated.datab[1]
datab[2] => cmpr_87h:auto_generated.datab[2]
datab[3] => cmpr_87h:auto_generated.datab[3]
datab[4] => cmpr_87h:auto_generated.datab[4]
datab[5] => cmpr_87h:auto_generated.datab[5]
datab[6] => cmpr_87h:auto_generated.datab[6]
datab[7] => cmpr_87h:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_87h:auto_generated.alb
aeb <= cmpr_87h:auto_generated.aeb
agb <= cmpr_87h:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6-7|cache:inst138|lpm_compare2:inst164|lpm_compare:lpm_compare_component|cmpr_87h:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~7.IN0
dataa[0] => op_1.IN15
dataa[1] => _~6.IN0
dataa[1] => op_1.IN13
dataa[2] => _~5.IN0
dataa[2] => op_1.IN11
dataa[3] => _~4.IN0
dataa[3] => op_1.IN9
dataa[4] => _~3.IN0
dataa[4] => op_1.IN7
dataa[5] => _~2.IN0
dataa[5] => op_1.IN5
dataa[6] => _~1.IN0
dataa[6] => op_1.IN3
dataa[7] => _~0.IN0
dataa[7] => op_1.IN1
datab[0] => _~7.IN1
datab[0] => op_1.IN16
datab[1] => _~6.IN1
datab[1] => op_1.IN14
datab[2] => _~5.IN1
datab[2] => op_1.IN12
datab[3] => _~4.IN1
datab[3] => op_1.IN10
datab[4] => _~3.IN1
datab[4] => op_1.IN8
datab[5] => _~2.IN1
datab[5] => op_1.IN6
datab[6] => _~1.IN1
datab[6] => op_1.IN4
datab[7] => _~0.IN1
datab[7] => op_1.IN2


|lab6-7|cache:inst138|lpm_counter11:inst259
clock => lpm_counter:lpm_counter_component.clock
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|lab6-7|cache:inst138|lpm_counter11:inst259|lpm_counter:lpm_counter_component
clock => cntr_ulh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_ulh:auto_generated.q[0]
q[1] <= cntr_ulh:auto_generated.q[1]
q[2] <= cntr_ulh:auto_generated.q[2]
q[3] <= cntr_ulh:auto_generated.q[3]
q[4] <= cntr_ulh:auto_generated.q[4]
q[5] <= cntr_ulh:auto_generated.q[5]
q[6] <= cntr_ulh:auto_generated.q[6]
q[7] <= cntr_ulh:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|lab6-7|cache:inst138|lpm_counter11:inst259|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT


|lab6-7|cache:inst138|lpm_compare2:inst168
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
AeB <= lpm_compare:lpm_compare_component.AeB
AgB <= lpm_compare:lpm_compare_component.AgB
AlB <= lpm_compare:lpm_compare_component.AlB


|lab6-7|cache:inst138|lpm_compare2:inst168|lpm_compare:lpm_compare_component
dataa[0] => cmpr_87h:auto_generated.dataa[0]
dataa[1] => cmpr_87h:auto_generated.dataa[1]
dataa[2] => cmpr_87h:auto_generated.dataa[2]
dataa[3] => cmpr_87h:auto_generated.dataa[3]
dataa[4] => cmpr_87h:auto_generated.dataa[4]
dataa[5] => cmpr_87h:auto_generated.dataa[5]
dataa[6] => cmpr_87h:auto_generated.dataa[6]
dataa[7] => cmpr_87h:auto_generated.dataa[7]
datab[0] => cmpr_87h:auto_generated.datab[0]
datab[1] => cmpr_87h:auto_generated.datab[1]
datab[2] => cmpr_87h:auto_generated.datab[2]
datab[3] => cmpr_87h:auto_generated.datab[3]
datab[4] => cmpr_87h:auto_generated.datab[4]
datab[5] => cmpr_87h:auto_generated.datab[5]
datab[6] => cmpr_87h:auto_generated.datab[6]
datab[7] => cmpr_87h:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_87h:auto_generated.alb
aeb <= cmpr_87h:auto_generated.aeb
agb <= cmpr_87h:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6-7|cache:inst138|lpm_compare2:inst168|lpm_compare:lpm_compare_component|cmpr_87h:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~7.IN0
dataa[0] => op_1.IN15
dataa[1] => _~6.IN0
dataa[1] => op_1.IN13
dataa[2] => _~5.IN0
dataa[2] => op_1.IN11
dataa[3] => _~4.IN0
dataa[3] => op_1.IN9
dataa[4] => _~3.IN0
dataa[4] => op_1.IN7
dataa[5] => _~2.IN0
dataa[5] => op_1.IN5
dataa[6] => _~1.IN0
dataa[6] => op_1.IN3
dataa[7] => _~0.IN0
dataa[7] => op_1.IN1
datab[0] => _~7.IN1
datab[0] => op_1.IN16
datab[1] => _~6.IN1
datab[1] => op_1.IN14
datab[2] => _~5.IN1
datab[2] => op_1.IN12
datab[3] => _~4.IN1
datab[3] => op_1.IN10
datab[4] => _~3.IN1
datab[4] => op_1.IN8
datab[5] => _~2.IN1
datab[5] => op_1.IN6
datab[6] => _~1.IN1
datab[6] => op_1.IN4
datab[7] => _~0.IN1
datab[7] => op_1.IN2


|lab6-7|cache:inst138|lpm_counter11:inst260
clock => lpm_counter:lpm_counter_component.clock
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|lab6-7|cache:inst138|lpm_counter11:inst260|lpm_counter:lpm_counter_component
clock => cntr_ulh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_ulh:auto_generated.q[0]
q[1] <= cntr_ulh:auto_generated.q[1]
q[2] <= cntr_ulh:auto_generated.q[2]
q[3] <= cntr_ulh:auto_generated.q[3]
q[4] <= cntr_ulh:auto_generated.q[4]
q[5] <= cntr_ulh:auto_generated.q[5]
q[6] <= cntr_ulh:auto_generated.q[6]
q[7] <= cntr_ulh:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|lab6-7|cache:inst138|lpm_counter11:inst260|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT


|lab6-7|cache:inst138|lpm_compare2:inst171
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
AeB <= lpm_compare:lpm_compare_component.AeB
AgB <= lpm_compare:lpm_compare_component.AgB
AlB <= lpm_compare:lpm_compare_component.AlB


|lab6-7|cache:inst138|lpm_compare2:inst171|lpm_compare:lpm_compare_component
dataa[0] => cmpr_87h:auto_generated.dataa[0]
dataa[1] => cmpr_87h:auto_generated.dataa[1]
dataa[2] => cmpr_87h:auto_generated.dataa[2]
dataa[3] => cmpr_87h:auto_generated.dataa[3]
dataa[4] => cmpr_87h:auto_generated.dataa[4]
dataa[5] => cmpr_87h:auto_generated.dataa[5]
dataa[6] => cmpr_87h:auto_generated.dataa[6]
dataa[7] => cmpr_87h:auto_generated.dataa[7]
datab[0] => cmpr_87h:auto_generated.datab[0]
datab[1] => cmpr_87h:auto_generated.datab[1]
datab[2] => cmpr_87h:auto_generated.datab[2]
datab[3] => cmpr_87h:auto_generated.datab[3]
datab[4] => cmpr_87h:auto_generated.datab[4]
datab[5] => cmpr_87h:auto_generated.datab[5]
datab[6] => cmpr_87h:auto_generated.datab[6]
datab[7] => cmpr_87h:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_87h:auto_generated.alb
aeb <= cmpr_87h:auto_generated.aeb
agb <= cmpr_87h:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6-7|cache:inst138|lpm_compare2:inst171|lpm_compare:lpm_compare_component|cmpr_87h:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~7.IN0
dataa[0] => op_1.IN15
dataa[1] => _~6.IN0
dataa[1] => op_1.IN13
dataa[2] => _~5.IN0
dataa[2] => op_1.IN11
dataa[3] => _~4.IN0
dataa[3] => op_1.IN9
dataa[4] => _~3.IN0
dataa[4] => op_1.IN7
dataa[5] => _~2.IN0
dataa[5] => op_1.IN5
dataa[6] => _~1.IN0
dataa[6] => op_1.IN3
dataa[7] => _~0.IN0
dataa[7] => op_1.IN1
datab[0] => _~7.IN1
datab[0] => op_1.IN16
datab[1] => _~6.IN1
datab[1] => op_1.IN14
datab[2] => _~5.IN1
datab[2] => op_1.IN12
datab[3] => _~4.IN1
datab[3] => op_1.IN10
datab[4] => _~3.IN1
datab[4] => op_1.IN8
datab[5] => _~2.IN1
datab[5] => op_1.IN6
datab[6] => _~1.IN1
datab[6] => op_1.IN4
datab[7] => _~0.IN1
datab[7] => op_1.IN2


|lab6-7|cache:inst138|lpm_counter11:inst261
clock => lpm_counter:lpm_counter_component.clock
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|lab6-7|cache:inst138|lpm_counter11:inst261|lpm_counter:lpm_counter_component
clock => cntr_ulh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_ulh:auto_generated.q[0]
q[1] <= cntr_ulh:auto_generated.q[1]
q[2] <= cntr_ulh:auto_generated.q[2]
q[3] <= cntr_ulh:auto_generated.q[3]
q[4] <= cntr_ulh:auto_generated.q[4]
q[5] <= cntr_ulh:auto_generated.q[5]
q[6] <= cntr_ulh:auto_generated.q[6]
q[7] <= cntr_ulh:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|lab6-7|cache:inst138|lpm_counter11:inst261|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT


|lab6-7|cache:inst138|lpm_compare2:inst173
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
AeB <= lpm_compare:lpm_compare_component.AeB
AgB <= lpm_compare:lpm_compare_component.AgB
AlB <= lpm_compare:lpm_compare_component.AlB


|lab6-7|cache:inst138|lpm_compare2:inst173|lpm_compare:lpm_compare_component
dataa[0] => cmpr_87h:auto_generated.dataa[0]
dataa[1] => cmpr_87h:auto_generated.dataa[1]
dataa[2] => cmpr_87h:auto_generated.dataa[2]
dataa[3] => cmpr_87h:auto_generated.dataa[3]
dataa[4] => cmpr_87h:auto_generated.dataa[4]
dataa[5] => cmpr_87h:auto_generated.dataa[5]
dataa[6] => cmpr_87h:auto_generated.dataa[6]
dataa[7] => cmpr_87h:auto_generated.dataa[7]
datab[0] => cmpr_87h:auto_generated.datab[0]
datab[1] => cmpr_87h:auto_generated.datab[1]
datab[2] => cmpr_87h:auto_generated.datab[2]
datab[3] => cmpr_87h:auto_generated.datab[3]
datab[4] => cmpr_87h:auto_generated.datab[4]
datab[5] => cmpr_87h:auto_generated.datab[5]
datab[6] => cmpr_87h:auto_generated.datab[6]
datab[7] => cmpr_87h:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_87h:auto_generated.alb
aeb <= cmpr_87h:auto_generated.aeb
agb <= cmpr_87h:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6-7|cache:inst138|lpm_compare2:inst173|lpm_compare:lpm_compare_component|cmpr_87h:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~7.IN0
dataa[0] => op_1.IN15
dataa[1] => _~6.IN0
dataa[1] => op_1.IN13
dataa[2] => _~5.IN0
dataa[2] => op_1.IN11
dataa[3] => _~4.IN0
dataa[3] => op_1.IN9
dataa[4] => _~3.IN0
dataa[4] => op_1.IN7
dataa[5] => _~2.IN0
dataa[5] => op_1.IN5
dataa[6] => _~1.IN0
dataa[6] => op_1.IN3
dataa[7] => _~0.IN0
dataa[7] => op_1.IN1
datab[0] => _~7.IN1
datab[0] => op_1.IN16
datab[1] => _~6.IN1
datab[1] => op_1.IN14
datab[2] => _~5.IN1
datab[2] => op_1.IN12
datab[3] => _~4.IN1
datab[3] => op_1.IN10
datab[4] => _~3.IN1
datab[4] => op_1.IN8
datab[5] => _~2.IN1
datab[5] => op_1.IN6
datab[6] => _~1.IN1
datab[6] => op_1.IN4
datab[7] => _~0.IN1
datab[7] => op_1.IN2


|lab6-7|cache:inst138|lpm_counter11:inst262
clock => lpm_counter:lpm_counter_component.clock
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|lab6-7|cache:inst138|lpm_counter11:inst262|lpm_counter:lpm_counter_component
clock => cntr_ulh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_ulh:auto_generated.q[0]
q[1] <= cntr_ulh:auto_generated.q[1]
q[2] <= cntr_ulh:auto_generated.q[2]
q[3] <= cntr_ulh:auto_generated.q[3]
q[4] <= cntr_ulh:auto_generated.q[4]
q[5] <= cntr_ulh:auto_generated.q[5]
q[6] <= cntr_ulh:auto_generated.q[6]
q[7] <= cntr_ulh:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|lab6-7|cache:inst138|lpm_counter11:inst262|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT


|lab6-7|cache:inst138|lpm_compare2:inst174
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
AeB <= lpm_compare:lpm_compare_component.AeB
AgB <= lpm_compare:lpm_compare_component.AgB
AlB <= lpm_compare:lpm_compare_component.AlB


|lab6-7|cache:inst138|lpm_compare2:inst174|lpm_compare:lpm_compare_component
dataa[0] => cmpr_87h:auto_generated.dataa[0]
dataa[1] => cmpr_87h:auto_generated.dataa[1]
dataa[2] => cmpr_87h:auto_generated.dataa[2]
dataa[3] => cmpr_87h:auto_generated.dataa[3]
dataa[4] => cmpr_87h:auto_generated.dataa[4]
dataa[5] => cmpr_87h:auto_generated.dataa[5]
dataa[6] => cmpr_87h:auto_generated.dataa[6]
dataa[7] => cmpr_87h:auto_generated.dataa[7]
datab[0] => cmpr_87h:auto_generated.datab[0]
datab[1] => cmpr_87h:auto_generated.datab[1]
datab[2] => cmpr_87h:auto_generated.datab[2]
datab[3] => cmpr_87h:auto_generated.datab[3]
datab[4] => cmpr_87h:auto_generated.datab[4]
datab[5] => cmpr_87h:auto_generated.datab[5]
datab[6] => cmpr_87h:auto_generated.datab[6]
datab[7] => cmpr_87h:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_87h:auto_generated.alb
aeb <= cmpr_87h:auto_generated.aeb
agb <= cmpr_87h:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6-7|cache:inst138|lpm_compare2:inst174|lpm_compare:lpm_compare_component|cmpr_87h:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~7.IN0
dataa[0] => op_1.IN15
dataa[1] => _~6.IN0
dataa[1] => op_1.IN13
dataa[2] => _~5.IN0
dataa[2] => op_1.IN11
dataa[3] => _~4.IN0
dataa[3] => op_1.IN9
dataa[4] => _~3.IN0
dataa[4] => op_1.IN7
dataa[5] => _~2.IN0
dataa[5] => op_1.IN5
dataa[6] => _~1.IN0
dataa[6] => op_1.IN3
dataa[7] => _~0.IN0
dataa[7] => op_1.IN1
datab[0] => _~7.IN1
datab[0] => op_1.IN16
datab[1] => _~6.IN1
datab[1] => op_1.IN14
datab[2] => _~5.IN1
datab[2] => op_1.IN12
datab[3] => _~4.IN1
datab[3] => op_1.IN10
datab[4] => _~3.IN1
datab[4] => op_1.IN8
datab[5] => _~2.IN1
datab[5] => op_1.IN6
datab[6] => _~1.IN1
datab[6] => op_1.IN4
datab[7] => _~0.IN1
datab[7] => op_1.IN2


|lab6-7|cache:inst138|lpm_counter11:inst263
clock => lpm_counter:lpm_counter_component.clock
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|lab6-7|cache:inst138|lpm_counter11:inst263|lpm_counter:lpm_counter_component
clock => cntr_ulh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_ulh:auto_generated.q[0]
q[1] <= cntr_ulh:auto_generated.q[1]
q[2] <= cntr_ulh:auto_generated.q[2]
q[3] <= cntr_ulh:auto_generated.q[3]
q[4] <= cntr_ulh:auto_generated.q[4]
q[5] <= cntr_ulh:auto_generated.q[5]
q[6] <= cntr_ulh:auto_generated.q[6]
q[7] <= cntr_ulh:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|lab6-7|cache:inst138|lpm_counter11:inst263|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT


|lab6-7|cache:inst138|lpm_constant7:inst153
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]


|lab6-7|cache:inst138|lpm_constant7:inst153|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <VCC>


|lab6-7|cache:inst138|lpm_bustri3:inst145
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]


|lab6-7|cache:inst138|lpm_bustri3:inst145|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|lpm_and2:inst181
data0 => LPM_AND:lpm_and_component.DATA[0][0]
data1 => LPM_AND:lpm_and_component.DATA[1][0]
data2 => LPM_AND:lpm_and_component.DATA[2][0]
data3 => LPM_AND:lpm_and_component.DATA[3][0]
data4 => LPM_AND:lpm_and_component.DATA[4][0]
data5 => LPM_AND:lpm_and_component.DATA[5][0]
data6 => LPM_AND:lpm_and_component.DATA[6][0]
result <= LPM_AND:lpm_and_component.RESULT[0]


|lab6-7|cache:inst138|lpm_and2:inst181|LPM_AND:lpm_and_component
data[0][0] => and_node[0][1].IN1
data[1][0] => and_node[0][1].IN0
data[2][0] => and_node[0][2].IN0
data[3][0] => and_node[0][3].IN0
data[4][0] => and_node[0][4].IN0
data[5][0] => and_node[0][5].IN0
data[6][0] => and_node[0][6].IN0
result[0] <= and_node[0][6].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|lpm_compare2:inst104
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
AeB <= lpm_compare:lpm_compare_component.AeB
AgB <= lpm_compare:lpm_compare_component.AgB
AlB <= lpm_compare:lpm_compare_component.AlB


|lab6-7|cache:inst138|lpm_compare2:inst104|lpm_compare:lpm_compare_component
dataa[0] => cmpr_87h:auto_generated.dataa[0]
dataa[1] => cmpr_87h:auto_generated.dataa[1]
dataa[2] => cmpr_87h:auto_generated.dataa[2]
dataa[3] => cmpr_87h:auto_generated.dataa[3]
dataa[4] => cmpr_87h:auto_generated.dataa[4]
dataa[5] => cmpr_87h:auto_generated.dataa[5]
dataa[6] => cmpr_87h:auto_generated.dataa[6]
dataa[7] => cmpr_87h:auto_generated.dataa[7]
datab[0] => cmpr_87h:auto_generated.datab[0]
datab[1] => cmpr_87h:auto_generated.datab[1]
datab[2] => cmpr_87h:auto_generated.datab[2]
datab[3] => cmpr_87h:auto_generated.datab[3]
datab[4] => cmpr_87h:auto_generated.datab[4]
datab[5] => cmpr_87h:auto_generated.datab[5]
datab[6] => cmpr_87h:auto_generated.datab[6]
datab[7] => cmpr_87h:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_87h:auto_generated.alb
aeb <= cmpr_87h:auto_generated.aeb
agb <= cmpr_87h:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6-7|cache:inst138|lpm_compare2:inst104|lpm_compare:lpm_compare_component|cmpr_87h:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~7.IN0
dataa[0] => op_1.IN15
dataa[1] => _~6.IN0
dataa[1] => op_1.IN13
dataa[2] => _~5.IN0
dataa[2] => op_1.IN11
dataa[3] => _~4.IN0
dataa[3] => op_1.IN9
dataa[4] => _~3.IN0
dataa[4] => op_1.IN7
dataa[5] => _~2.IN0
dataa[5] => op_1.IN5
dataa[6] => _~1.IN0
dataa[6] => op_1.IN3
dataa[7] => _~0.IN0
dataa[7] => op_1.IN1
datab[0] => _~7.IN1
datab[0] => op_1.IN16
datab[1] => _~6.IN1
datab[1] => op_1.IN14
datab[2] => _~5.IN1
datab[2] => op_1.IN12
datab[3] => _~4.IN1
datab[3] => op_1.IN10
datab[4] => _~3.IN1
datab[4] => op_1.IN8
datab[5] => _~2.IN1
datab[5] => op_1.IN6
datab[6] => _~1.IN1
datab[6] => op_1.IN4
datab[7] => _~0.IN1
datab[7] => op_1.IN2


|lab6-7|cache:inst138|lpm_compare2:inst159
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
AeB <= lpm_compare:lpm_compare_component.AeB
AgB <= lpm_compare:lpm_compare_component.AgB
AlB <= lpm_compare:lpm_compare_component.AlB


|lab6-7|cache:inst138|lpm_compare2:inst159|lpm_compare:lpm_compare_component
dataa[0] => cmpr_87h:auto_generated.dataa[0]
dataa[1] => cmpr_87h:auto_generated.dataa[1]
dataa[2] => cmpr_87h:auto_generated.dataa[2]
dataa[3] => cmpr_87h:auto_generated.dataa[3]
dataa[4] => cmpr_87h:auto_generated.dataa[4]
dataa[5] => cmpr_87h:auto_generated.dataa[5]
dataa[6] => cmpr_87h:auto_generated.dataa[6]
dataa[7] => cmpr_87h:auto_generated.dataa[7]
datab[0] => cmpr_87h:auto_generated.datab[0]
datab[1] => cmpr_87h:auto_generated.datab[1]
datab[2] => cmpr_87h:auto_generated.datab[2]
datab[3] => cmpr_87h:auto_generated.datab[3]
datab[4] => cmpr_87h:auto_generated.datab[4]
datab[5] => cmpr_87h:auto_generated.datab[5]
datab[6] => cmpr_87h:auto_generated.datab[6]
datab[7] => cmpr_87h:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_87h:auto_generated.alb
aeb <= cmpr_87h:auto_generated.aeb
agb <= cmpr_87h:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6-7|cache:inst138|lpm_compare2:inst159|lpm_compare:lpm_compare_component|cmpr_87h:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~7.IN0
dataa[0] => op_1.IN15
dataa[1] => _~6.IN0
dataa[1] => op_1.IN13
dataa[2] => _~5.IN0
dataa[2] => op_1.IN11
dataa[3] => _~4.IN0
dataa[3] => op_1.IN9
dataa[4] => _~3.IN0
dataa[4] => op_1.IN7
dataa[5] => _~2.IN0
dataa[5] => op_1.IN5
dataa[6] => _~1.IN0
dataa[6] => op_1.IN3
dataa[7] => _~0.IN0
dataa[7] => op_1.IN1
datab[0] => _~7.IN1
datab[0] => op_1.IN16
datab[1] => _~6.IN1
datab[1] => op_1.IN14
datab[2] => _~5.IN1
datab[2] => op_1.IN12
datab[3] => _~4.IN1
datab[3] => op_1.IN10
datab[4] => _~3.IN1
datab[4] => op_1.IN8
datab[5] => _~2.IN1
datab[5] => op_1.IN6
datab[6] => _~1.IN1
datab[6] => op_1.IN4
datab[7] => _~0.IN1
datab[7] => op_1.IN2


|lab6-7|cache:inst138|lpm_compare2:inst163
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
AeB <= lpm_compare:lpm_compare_component.AeB
AgB <= lpm_compare:lpm_compare_component.AgB
AlB <= lpm_compare:lpm_compare_component.AlB


|lab6-7|cache:inst138|lpm_compare2:inst163|lpm_compare:lpm_compare_component
dataa[0] => cmpr_87h:auto_generated.dataa[0]
dataa[1] => cmpr_87h:auto_generated.dataa[1]
dataa[2] => cmpr_87h:auto_generated.dataa[2]
dataa[3] => cmpr_87h:auto_generated.dataa[3]
dataa[4] => cmpr_87h:auto_generated.dataa[4]
dataa[5] => cmpr_87h:auto_generated.dataa[5]
dataa[6] => cmpr_87h:auto_generated.dataa[6]
dataa[7] => cmpr_87h:auto_generated.dataa[7]
datab[0] => cmpr_87h:auto_generated.datab[0]
datab[1] => cmpr_87h:auto_generated.datab[1]
datab[2] => cmpr_87h:auto_generated.datab[2]
datab[3] => cmpr_87h:auto_generated.datab[3]
datab[4] => cmpr_87h:auto_generated.datab[4]
datab[5] => cmpr_87h:auto_generated.datab[5]
datab[6] => cmpr_87h:auto_generated.datab[6]
datab[7] => cmpr_87h:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_87h:auto_generated.alb
aeb <= cmpr_87h:auto_generated.aeb
agb <= cmpr_87h:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6-7|cache:inst138|lpm_compare2:inst163|lpm_compare:lpm_compare_component|cmpr_87h:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~7.IN0
dataa[0] => op_1.IN15
dataa[1] => _~6.IN0
dataa[1] => op_1.IN13
dataa[2] => _~5.IN0
dataa[2] => op_1.IN11
dataa[3] => _~4.IN0
dataa[3] => op_1.IN9
dataa[4] => _~3.IN0
dataa[4] => op_1.IN7
dataa[5] => _~2.IN0
dataa[5] => op_1.IN5
dataa[6] => _~1.IN0
dataa[6] => op_1.IN3
dataa[7] => _~0.IN0
dataa[7] => op_1.IN1
datab[0] => _~7.IN1
datab[0] => op_1.IN16
datab[1] => _~6.IN1
datab[1] => op_1.IN14
datab[2] => _~5.IN1
datab[2] => op_1.IN12
datab[3] => _~4.IN1
datab[3] => op_1.IN10
datab[4] => _~3.IN1
datab[4] => op_1.IN8
datab[5] => _~2.IN1
datab[5] => op_1.IN6
datab[6] => _~1.IN1
datab[6] => op_1.IN4
datab[7] => _~0.IN1
datab[7] => op_1.IN2


|lab6-7|cache:inst138|lpm_compare2:inst167
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
AeB <= lpm_compare:lpm_compare_component.AeB
AgB <= lpm_compare:lpm_compare_component.AgB
AlB <= lpm_compare:lpm_compare_component.AlB


|lab6-7|cache:inst138|lpm_compare2:inst167|lpm_compare:lpm_compare_component
dataa[0] => cmpr_87h:auto_generated.dataa[0]
dataa[1] => cmpr_87h:auto_generated.dataa[1]
dataa[2] => cmpr_87h:auto_generated.dataa[2]
dataa[3] => cmpr_87h:auto_generated.dataa[3]
dataa[4] => cmpr_87h:auto_generated.dataa[4]
dataa[5] => cmpr_87h:auto_generated.dataa[5]
dataa[6] => cmpr_87h:auto_generated.dataa[6]
dataa[7] => cmpr_87h:auto_generated.dataa[7]
datab[0] => cmpr_87h:auto_generated.datab[0]
datab[1] => cmpr_87h:auto_generated.datab[1]
datab[2] => cmpr_87h:auto_generated.datab[2]
datab[3] => cmpr_87h:auto_generated.datab[3]
datab[4] => cmpr_87h:auto_generated.datab[4]
datab[5] => cmpr_87h:auto_generated.datab[5]
datab[6] => cmpr_87h:auto_generated.datab[6]
datab[7] => cmpr_87h:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_87h:auto_generated.alb
aeb <= cmpr_87h:auto_generated.aeb
agb <= cmpr_87h:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6-7|cache:inst138|lpm_compare2:inst167|lpm_compare:lpm_compare_component|cmpr_87h:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~7.IN0
dataa[0] => op_1.IN15
dataa[1] => _~6.IN0
dataa[1] => op_1.IN13
dataa[2] => _~5.IN0
dataa[2] => op_1.IN11
dataa[3] => _~4.IN0
dataa[3] => op_1.IN9
dataa[4] => _~3.IN0
dataa[4] => op_1.IN7
dataa[5] => _~2.IN0
dataa[5] => op_1.IN5
dataa[6] => _~1.IN0
dataa[6] => op_1.IN3
dataa[7] => _~0.IN0
dataa[7] => op_1.IN1
datab[0] => _~7.IN1
datab[0] => op_1.IN16
datab[1] => _~6.IN1
datab[1] => op_1.IN14
datab[2] => _~5.IN1
datab[2] => op_1.IN12
datab[3] => _~4.IN1
datab[3] => op_1.IN10
datab[4] => _~3.IN1
datab[4] => op_1.IN8
datab[5] => _~2.IN1
datab[5] => op_1.IN6
datab[6] => _~1.IN1
datab[6] => op_1.IN4
datab[7] => _~0.IN1
datab[7] => op_1.IN2


|lab6-7|cache:inst138|lpm_compare2:inst170
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
AeB <= lpm_compare:lpm_compare_component.AeB
AgB <= lpm_compare:lpm_compare_component.AgB
AlB <= lpm_compare:lpm_compare_component.AlB


|lab6-7|cache:inst138|lpm_compare2:inst170|lpm_compare:lpm_compare_component
dataa[0] => cmpr_87h:auto_generated.dataa[0]
dataa[1] => cmpr_87h:auto_generated.dataa[1]
dataa[2] => cmpr_87h:auto_generated.dataa[2]
dataa[3] => cmpr_87h:auto_generated.dataa[3]
dataa[4] => cmpr_87h:auto_generated.dataa[4]
dataa[5] => cmpr_87h:auto_generated.dataa[5]
dataa[6] => cmpr_87h:auto_generated.dataa[6]
dataa[7] => cmpr_87h:auto_generated.dataa[7]
datab[0] => cmpr_87h:auto_generated.datab[0]
datab[1] => cmpr_87h:auto_generated.datab[1]
datab[2] => cmpr_87h:auto_generated.datab[2]
datab[3] => cmpr_87h:auto_generated.datab[3]
datab[4] => cmpr_87h:auto_generated.datab[4]
datab[5] => cmpr_87h:auto_generated.datab[5]
datab[6] => cmpr_87h:auto_generated.datab[6]
datab[7] => cmpr_87h:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_87h:auto_generated.alb
aeb <= cmpr_87h:auto_generated.aeb
agb <= cmpr_87h:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6-7|cache:inst138|lpm_compare2:inst170|lpm_compare:lpm_compare_component|cmpr_87h:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~7.IN0
dataa[0] => op_1.IN15
dataa[1] => _~6.IN0
dataa[1] => op_1.IN13
dataa[2] => _~5.IN0
dataa[2] => op_1.IN11
dataa[3] => _~4.IN0
dataa[3] => op_1.IN9
dataa[4] => _~3.IN0
dataa[4] => op_1.IN7
dataa[5] => _~2.IN0
dataa[5] => op_1.IN5
dataa[6] => _~1.IN0
dataa[6] => op_1.IN3
dataa[7] => _~0.IN0
dataa[7] => op_1.IN1
datab[0] => _~7.IN1
datab[0] => op_1.IN16
datab[1] => _~6.IN1
datab[1] => op_1.IN14
datab[2] => _~5.IN1
datab[2] => op_1.IN12
datab[3] => _~4.IN1
datab[3] => op_1.IN10
datab[4] => _~3.IN1
datab[4] => op_1.IN8
datab[5] => _~2.IN1
datab[5] => op_1.IN6
datab[6] => _~1.IN1
datab[6] => op_1.IN4
datab[7] => _~0.IN1
datab[7] => op_1.IN2


|lab6-7|cache:inst138|lpm_compare2:inst172
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
AeB <= lpm_compare:lpm_compare_component.AeB
AgB <= lpm_compare:lpm_compare_component.AgB
AlB <= lpm_compare:lpm_compare_component.AlB


|lab6-7|cache:inst138|lpm_compare2:inst172|lpm_compare:lpm_compare_component
dataa[0] => cmpr_87h:auto_generated.dataa[0]
dataa[1] => cmpr_87h:auto_generated.dataa[1]
dataa[2] => cmpr_87h:auto_generated.dataa[2]
dataa[3] => cmpr_87h:auto_generated.dataa[3]
dataa[4] => cmpr_87h:auto_generated.dataa[4]
dataa[5] => cmpr_87h:auto_generated.dataa[5]
dataa[6] => cmpr_87h:auto_generated.dataa[6]
dataa[7] => cmpr_87h:auto_generated.dataa[7]
datab[0] => cmpr_87h:auto_generated.datab[0]
datab[1] => cmpr_87h:auto_generated.datab[1]
datab[2] => cmpr_87h:auto_generated.datab[2]
datab[3] => cmpr_87h:auto_generated.datab[3]
datab[4] => cmpr_87h:auto_generated.datab[4]
datab[5] => cmpr_87h:auto_generated.datab[5]
datab[6] => cmpr_87h:auto_generated.datab[6]
datab[7] => cmpr_87h:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_87h:auto_generated.alb
aeb <= cmpr_87h:auto_generated.aeb
agb <= cmpr_87h:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6-7|cache:inst138|lpm_compare2:inst172|lpm_compare:lpm_compare_component|cmpr_87h:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~7.IN0
dataa[0] => op_1.IN15
dataa[1] => _~6.IN0
dataa[1] => op_1.IN13
dataa[2] => _~5.IN0
dataa[2] => op_1.IN11
dataa[3] => _~4.IN0
dataa[3] => op_1.IN9
dataa[4] => _~3.IN0
dataa[4] => op_1.IN7
dataa[5] => _~2.IN0
dataa[5] => op_1.IN5
dataa[6] => _~1.IN0
dataa[6] => op_1.IN3
dataa[7] => _~0.IN0
dataa[7] => op_1.IN1
datab[0] => _~7.IN1
datab[0] => op_1.IN16
datab[1] => _~6.IN1
datab[1] => op_1.IN14
datab[2] => _~5.IN1
datab[2] => op_1.IN12
datab[3] => _~4.IN1
datab[3] => op_1.IN10
datab[4] => _~3.IN1
datab[4] => op_1.IN8
datab[5] => _~2.IN1
datab[5] => op_1.IN6
datab[6] => _~1.IN1
datab[6] => op_1.IN4
datab[7] => _~0.IN1
datab[7] => op_1.IN2


|lab6-7|cache:inst138|lpm_constant6:inst152
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]


|lab6-7|cache:inst138|lpm_constant6:inst152|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <VCC>


|lab6-7|cache:inst138|lpm_bustri3:inst140
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]


|lab6-7|cache:inst138|lpm_bustri3:inst140|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|lpm_and2:inst180
data0 => LPM_AND:lpm_and_component.DATA[0][0]
data1 => LPM_AND:lpm_and_component.DATA[1][0]
data2 => LPM_AND:lpm_and_component.DATA[2][0]
data3 => LPM_AND:lpm_and_component.DATA[3][0]
data4 => LPM_AND:lpm_and_component.DATA[4][0]
data5 => LPM_AND:lpm_and_component.DATA[5][0]
data6 => LPM_AND:lpm_and_component.DATA[6][0]
result <= LPM_AND:lpm_and_component.RESULT[0]


|lab6-7|cache:inst138|lpm_and2:inst180|LPM_AND:lpm_and_component
data[0][0] => and_node[0][1].IN1
data[1][0] => and_node[0][1].IN0
data[2][0] => and_node[0][2].IN0
data[3][0] => and_node[0][3].IN0
data[4][0] => and_node[0][4].IN0
data[5][0] => and_node[0][5].IN0
data[6][0] => and_node[0][6].IN0
result[0] <= and_node[0][6].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|lpm_compare2:inst75
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
AeB <= lpm_compare:lpm_compare_component.AeB
AgB <= lpm_compare:lpm_compare_component.AgB
AlB <= lpm_compare:lpm_compare_component.AlB


|lab6-7|cache:inst138|lpm_compare2:inst75|lpm_compare:lpm_compare_component
dataa[0] => cmpr_87h:auto_generated.dataa[0]
dataa[1] => cmpr_87h:auto_generated.dataa[1]
dataa[2] => cmpr_87h:auto_generated.dataa[2]
dataa[3] => cmpr_87h:auto_generated.dataa[3]
dataa[4] => cmpr_87h:auto_generated.dataa[4]
dataa[5] => cmpr_87h:auto_generated.dataa[5]
dataa[6] => cmpr_87h:auto_generated.dataa[6]
dataa[7] => cmpr_87h:auto_generated.dataa[7]
datab[0] => cmpr_87h:auto_generated.datab[0]
datab[1] => cmpr_87h:auto_generated.datab[1]
datab[2] => cmpr_87h:auto_generated.datab[2]
datab[3] => cmpr_87h:auto_generated.datab[3]
datab[4] => cmpr_87h:auto_generated.datab[4]
datab[5] => cmpr_87h:auto_generated.datab[5]
datab[6] => cmpr_87h:auto_generated.datab[6]
datab[7] => cmpr_87h:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_87h:auto_generated.alb
aeb <= cmpr_87h:auto_generated.aeb
agb <= cmpr_87h:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6-7|cache:inst138|lpm_compare2:inst75|lpm_compare:lpm_compare_component|cmpr_87h:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~7.IN0
dataa[0] => op_1.IN15
dataa[1] => _~6.IN0
dataa[1] => op_1.IN13
dataa[2] => _~5.IN0
dataa[2] => op_1.IN11
dataa[3] => _~4.IN0
dataa[3] => op_1.IN9
dataa[4] => _~3.IN0
dataa[4] => op_1.IN7
dataa[5] => _~2.IN0
dataa[5] => op_1.IN5
dataa[6] => _~1.IN0
dataa[6] => op_1.IN3
dataa[7] => _~0.IN0
dataa[7] => op_1.IN1
datab[0] => _~7.IN1
datab[0] => op_1.IN16
datab[1] => _~6.IN1
datab[1] => op_1.IN14
datab[2] => _~5.IN1
datab[2] => op_1.IN12
datab[3] => _~4.IN1
datab[3] => op_1.IN10
datab[4] => _~3.IN1
datab[4] => op_1.IN8
datab[5] => _~2.IN1
datab[5] => op_1.IN6
datab[6] => _~1.IN1
datab[6] => op_1.IN4
datab[7] => _~0.IN1
datab[7] => op_1.IN2


|lab6-7|cache:inst138|lpm_compare2:inst158
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
AeB <= lpm_compare:lpm_compare_component.AeB
AgB <= lpm_compare:lpm_compare_component.AgB
AlB <= lpm_compare:lpm_compare_component.AlB


|lab6-7|cache:inst138|lpm_compare2:inst158|lpm_compare:lpm_compare_component
dataa[0] => cmpr_87h:auto_generated.dataa[0]
dataa[1] => cmpr_87h:auto_generated.dataa[1]
dataa[2] => cmpr_87h:auto_generated.dataa[2]
dataa[3] => cmpr_87h:auto_generated.dataa[3]
dataa[4] => cmpr_87h:auto_generated.dataa[4]
dataa[5] => cmpr_87h:auto_generated.dataa[5]
dataa[6] => cmpr_87h:auto_generated.dataa[6]
dataa[7] => cmpr_87h:auto_generated.dataa[7]
datab[0] => cmpr_87h:auto_generated.datab[0]
datab[1] => cmpr_87h:auto_generated.datab[1]
datab[2] => cmpr_87h:auto_generated.datab[2]
datab[3] => cmpr_87h:auto_generated.datab[3]
datab[4] => cmpr_87h:auto_generated.datab[4]
datab[5] => cmpr_87h:auto_generated.datab[5]
datab[6] => cmpr_87h:auto_generated.datab[6]
datab[7] => cmpr_87h:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_87h:auto_generated.alb
aeb <= cmpr_87h:auto_generated.aeb
agb <= cmpr_87h:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6-7|cache:inst138|lpm_compare2:inst158|lpm_compare:lpm_compare_component|cmpr_87h:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~7.IN0
dataa[0] => op_1.IN15
dataa[1] => _~6.IN0
dataa[1] => op_1.IN13
dataa[2] => _~5.IN0
dataa[2] => op_1.IN11
dataa[3] => _~4.IN0
dataa[3] => op_1.IN9
dataa[4] => _~3.IN0
dataa[4] => op_1.IN7
dataa[5] => _~2.IN0
dataa[5] => op_1.IN5
dataa[6] => _~1.IN0
dataa[6] => op_1.IN3
dataa[7] => _~0.IN0
dataa[7] => op_1.IN1
datab[0] => _~7.IN1
datab[0] => op_1.IN16
datab[1] => _~6.IN1
datab[1] => op_1.IN14
datab[2] => _~5.IN1
datab[2] => op_1.IN12
datab[3] => _~4.IN1
datab[3] => op_1.IN10
datab[4] => _~3.IN1
datab[4] => op_1.IN8
datab[5] => _~2.IN1
datab[5] => op_1.IN6
datab[6] => _~1.IN1
datab[6] => op_1.IN4
datab[7] => _~0.IN1
datab[7] => op_1.IN2


|lab6-7|cache:inst138|lpm_compare2:inst162
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
AeB <= lpm_compare:lpm_compare_component.AeB
AgB <= lpm_compare:lpm_compare_component.AgB
AlB <= lpm_compare:lpm_compare_component.AlB


|lab6-7|cache:inst138|lpm_compare2:inst162|lpm_compare:lpm_compare_component
dataa[0] => cmpr_87h:auto_generated.dataa[0]
dataa[1] => cmpr_87h:auto_generated.dataa[1]
dataa[2] => cmpr_87h:auto_generated.dataa[2]
dataa[3] => cmpr_87h:auto_generated.dataa[3]
dataa[4] => cmpr_87h:auto_generated.dataa[4]
dataa[5] => cmpr_87h:auto_generated.dataa[5]
dataa[6] => cmpr_87h:auto_generated.dataa[6]
dataa[7] => cmpr_87h:auto_generated.dataa[7]
datab[0] => cmpr_87h:auto_generated.datab[0]
datab[1] => cmpr_87h:auto_generated.datab[1]
datab[2] => cmpr_87h:auto_generated.datab[2]
datab[3] => cmpr_87h:auto_generated.datab[3]
datab[4] => cmpr_87h:auto_generated.datab[4]
datab[5] => cmpr_87h:auto_generated.datab[5]
datab[6] => cmpr_87h:auto_generated.datab[6]
datab[7] => cmpr_87h:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_87h:auto_generated.alb
aeb <= cmpr_87h:auto_generated.aeb
agb <= cmpr_87h:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6-7|cache:inst138|lpm_compare2:inst162|lpm_compare:lpm_compare_component|cmpr_87h:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~7.IN0
dataa[0] => op_1.IN15
dataa[1] => _~6.IN0
dataa[1] => op_1.IN13
dataa[2] => _~5.IN0
dataa[2] => op_1.IN11
dataa[3] => _~4.IN0
dataa[3] => op_1.IN9
dataa[4] => _~3.IN0
dataa[4] => op_1.IN7
dataa[5] => _~2.IN0
dataa[5] => op_1.IN5
dataa[6] => _~1.IN0
dataa[6] => op_1.IN3
dataa[7] => _~0.IN0
dataa[7] => op_1.IN1
datab[0] => _~7.IN1
datab[0] => op_1.IN16
datab[1] => _~6.IN1
datab[1] => op_1.IN14
datab[2] => _~5.IN1
datab[2] => op_1.IN12
datab[3] => _~4.IN1
datab[3] => op_1.IN10
datab[4] => _~3.IN1
datab[4] => op_1.IN8
datab[5] => _~2.IN1
datab[5] => op_1.IN6
datab[6] => _~1.IN1
datab[6] => op_1.IN4
datab[7] => _~0.IN1
datab[7] => op_1.IN2


|lab6-7|cache:inst138|lpm_compare2:inst166
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
AeB <= lpm_compare:lpm_compare_component.AeB
AgB <= lpm_compare:lpm_compare_component.AgB
AlB <= lpm_compare:lpm_compare_component.AlB


|lab6-7|cache:inst138|lpm_compare2:inst166|lpm_compare:lpm_compare_component
dataa[0] => cmpr_87h:auto_generated.dataa[0]
dataa[1] => cmpr_87h:auto_generated.dataa[1]
dataa[2] => cmpr_87h:auto_generated.dataa[2]
dataa[3] => cmpr_87h:auto_generated.dataa[3]
dataa[4] => cmpr_87h:auto_generated.dataa[4]
dataa[5] => cmpr_87h:auto_generated.dataa[5]
dataa[6] => cmpr_87h:auto_generated.dataa[6]
dataa[7] => cmpr_87h:auto_generated.dataa[7]
datab[0] => cmpr_87h:auto_generated.datab[0]
datab[1] => cmpr_87h:auto_generated.datab[1]
datab[2] => cmpr_87h:auto_generated.datab[2]
datab[3] => cmpr_87h:auto_generated.datab[3]
datab[4] => cmpr_87h:auto_generated.datab[4]
datab[5] => cmpr_87h:auto_generated.datab[5]
datab[6] => cmpr_87h:auto_generated.datab[6]
datab[7] => cmpr_87h:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_87h:auto_generated.alb
aeb <= cmpr_87h:auto_generated.aeb
agb <= cmpr_87h:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6-7|cache:inst138|lpm_compare2:inst166|lpm_compare:lpm_compare_component|cmpr_87h:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~7.IN0
dataa[0] => op_1.IN15
dataa[1] => _~6.IN0
dataa[1] => op_1.IN13
dataa[2] => _~5.IN0
dataa[2] => op_1.IN11
dataa[3] => _~4.IN0
dataa[3] => op_1.IN9
dataa[4] => _~3.IN0
dataa[4] => op_1.IN7
dataa[5] => _~2.IN0
dataa[5] => op_1.IN5
dataa[6] => _~1.IN0
dataa[6] => op_1.IN3
dataa[7] => _~0.IN0
dataa[7] => op_1.IN1
datab[0] => _~7.IN1
datab[0] => op_1.IN16
datab[1] => _~6.IN1
datab[1] => op_1.IN14
datab[2] => _~5.IN1
datab[2] => op_1.IN12
datab[3] => _~4.IN1
datab[3] => op_1.IN10
datab[4] => _~3.IN1
datab[4] => op_1.IN8
datab[5] => _~2.IN1
datab[5] => op_1.IN6
datab[6] => _~1.IN1
datab[6] => op_1.IN4
datab[7] => _~0.IN1
datab[7] => op_1.IN2


|lab6-7|cache:inst138|lpm_compare2:inst169
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
AeB <= lpm_compare:lpm_compare_component.AeB
AgB <= lpm_compare:lpm_compare_component.AgB
AlB <= lpm_compare:lpm_compare_component.AlB


|lab6-7|cache:inst138|lpm_compare2:inst169|lpm_compare:lpm_compare_component
dataa[0] => cmpr_87h:auto_generated.dataa[0]
dataa[1] => cmpr_87h:auto_generated.dataa[1]
dataa[2] => cmpr_87h:auto_generated.dataa[2]
dataa[3] => cmpr_87h:auto_generated.dataa[3]
dataa[4] => cmpr_87h:auto_generated.dataa[4]
dataa[5] => cmpr_87h:auto_generated.dataa[5]
dataa[6] => cmpr_87h:auto_generated.dataa[6]
dataa[7] => cmpr_87h:auto_generated.dataa[7]
datab[0] => cmpr_87h:auto_generated.datab[0]
datab[1] => cmpr_87h:auto_generated.datab[1]
datab[2] => cmpr_87h:auto_generated.datab[2]
datab[3] => cmpr_87h:auto_generated.datab[3]
datab[4] => cmpr_87h:auto_generated.datab[4]
datab[5] => cmpr_87h:auto_generated.datab[5]
datab[6] => cmpr_87h:auto_generated.datab[6]
datab[7] => cmpr_87h:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_87h:auto_generated.alb
aeb <= cmpr_87h:auto_generated.aeb
agb <= cmpr_87h:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6-7|cache:inst138|lpm_compare2:inst169|lpm_compare:lpm_compare_component|cmpr_87h:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~7.IN0
dataa[0] => op_1.IN15
dataa[1] => _~6.IN0
dataa[1] => op_1.IN13
dataa[2] => _~5.IN0
dataa[2] => op_1.IN11
dataa[3] => _~4.IN0
dataa[3] => op_1.IN9
dataa[4] => _~3.IN0
dataa[4] => op_1.IN7
dataa[5] => _~2.IN0
dataa[5] => op_1.IN5
dataa[6] => _~1.IN0
dataa[6] => op_1.IN3
dataa[7] => _~0.IN0
dataa[7] => op_1.IN1
datab[0] => _~7.IN1
datab[0] => op_1.IN16
datab[1] => _~6.IN1
datab[1] => op_1.IN14
datab[2] => _~5.IN1
datab[2] => op_1.IN12
datab[3] => _~4.IN1
datab[3] => op_1.IN10
datab[4] => _~3.IN1
datab[4] => op_1.IN8
datab[5] => _~2.IN1
datab[5] => op_1.IN6
datab[6] => _~1.IN1
datab[6] => op_1.IN4
datab[7] => _~0.IN1
datab[7] => op_1.IN2


|lab6-7|cache:inst138|lpm_constant5:inst149
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]


|lab6-7|cache:inst138|lpm_constant5:inst149|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <VCC>


|lab6-7|cache:inst138|lpm_bustri3:inst138
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]


|lab6-7|cache:inst138|lpm_bustri3:inst138|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|lpm_and2:inst179
data0 => LPM_AND:lpm_and_component.DATA[0][0]
data1 => LPM_AND:lpm_and_component.DATA[1][0]
data2 => LPM_AND:lpm_and_component.DATA[2][0]
data3 => LPM_AND:lpm_and_component.DATA[3][0]
data4 => LPM_AND:lpm_and_component.DATA[4][0]
data5 => LPM_AND:lpm_and_component.DATA[5][0]
data6 => LPM_AND:lpm_and_component.DATA[6][0]
result <= LPM_AND:lpm_and_component.RESULT[0]


|lab6-7|cache:inst138|lpm_and2:inst179|LPM_AND:lpm_and_component
data[0][0] => and_node[0][1].IN1
data[1][0] => and_node[0][1].IN0
data[2][0] => and_node[0][2].IN0
data[3][0] => and_node[0][3].IN0
data[4][0] => and_node[0][4].IN0
data[5][0] => and_node[0][5].IN0
data[6][0] => and_node[0][6].IN0
result[0] <= and_node[0][6].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|lpm_compare2:inst33
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
AeB <= lpm_compare:lpm_compare_component.AeB
AgB <= lpm_compare:lpm_compare_component.AgB
AlB <= lpm_compare:lpm_compare_component.AlB


|lab6-7|cache:inst138|lpm_compare2:inst33|lpm_compare:lpm_compare_component
dataa[0] => cmpr_87h:auto_generated.dataa[0]
dataa[1] => cmpr_87h:auto_generated.dataa[1]
dataa[2] => cmpr_87h:auto_generated.dataa[2]
dataa[3] => cmpr_87h:auto_generated.dataa[3]
dataa[4] => cmpr_87h:auto_generated.dataa[4]
dataa[5] => cmpr_87h:auto_generated.dataa[5]
dataa[6] => cmpr_87h:auto_generated.dataa[6]
dataa[7] => cmpr_87h:auto_generated.dataa[7]
datab[0] => cmpr_87h:auto_generated.datab[0]
datab[1] => cmpr_87h:auto_generated.datab[1]
datab[2] => cmpr_87h:auto_generated.datab[2]
datab[3] => cmpr_87h:auto_generated.datab[3]
datab[4] => cmpr_87h:auto_generated.datab[4]
datab[5] => cmpr_87h:auto_generated.datab[5]
datab[6] => cmpr_87h:auto_generated.datab[6]
datab[7] => cmpr_87h:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_87h:auto_generated.alb
aeb <= cmpr_87h:auto_generated.aeb
agb <= cmpr_87h:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6-7|cache:inst138|lpm_compare2:inst33|lpm_compare:lpm_compare_component|cmpr_87h:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~7.IN0
dataa[0] => op_1.IN15
dataa[1] => _~6.IN0
dataa[1] => op_1.IN13
dataa[2] => _~5.IN0
dataa[2] => op_1.IN11
dataa[3] => _~4.IN0
dataa[3] => op_1.IN9
dataa[4] => _~3.IN0
dataa[4] => op_1.IN7
dataa[5] => _~2.IN0
dataa[5] => op_1.IN5
dataa[6] => _~1.IN0
dataa[6] => op_1.IN3
dataa[7] => _~0.IN0
dataa[7] => op_1.IN1
datab[0] => _~7.IN1
datab[0] => op_1.IN16
datab[1] => _~6.IN1
datab[1] => op_1.IN14
datab[2] => _~5.IN1
datab[2] => op_1.IN12
datab[3] => _~4.IN1
datab[3] => op_1.IN10
datab[4] => _~3.IN1
datab[4] => op_1.IN8
datab[5] => _~2.IN1
datab[5] => op_1.IN6
datab[6] => _~1.IN1
datab[6] => op_1.IN4
datab[7] => _~0.IN1
datab[7] => op_1.IN2


|lab6-7|cache:inst138|lpm_compare2:inst108
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
AeB <= lpm_compare:lpm_compare_component.AeB
AgB <= lpm_compare:lpm_compare_component.AgB
AlB <= lpm_compare:lpm_compare_component.AlB


|lab6-7|cache:inst138|lpm_compare2:inst108|lpm_compare:lpm_compare_component
dataa[0] => cmpr_87h:auto_generated.dataa[0]
dataa[1] => cmpr_87h:auto_generated.dataa[1]
dataa[2] => cmpr_87h:auto_generated.dataa[2]
dataa[3] => cmpr_87h:auto_generated.dataa[3]
dataa[4] => cmpr_87h:auto_generated.dataa[4]
dataa[5] => cmpr_87h:auto_generated.dataa[5]
dataa[6] => cmpr_87h:auto_generated.dataa[6]
dataa[7] => cmpr_87h:auto_generated.dataa[7]
datab[0] => cmpr_87h:auto_generated.datab[0]
datab[1] => cmpr_87h:auto_generated.datab[1]
datab[2] => cmpr_87h:auto_generated.datab[2]
datab[3] => cmpr_87h:auto_generated.datab[3]
datab[4] => cmpr_87h:auto_generated.datab[4]
datab[5] => cmpr_87h:auto_generated.datab[5]
datab[6] => cmpr_87h:auto_generated.datab[6]
datab[7] => cmpr_87h:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_87h:auto_generated.alb
aeb <= cmpr_87h:auto_generated.aeb
agb <= cmpr_87h:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6-7|cache:inst138|lpm_compare2:inst108|lpm_compare:lpm_compare_component|cmpr_87h:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~7.IN0
dataa[0] => op_1.IN15
dataa[1] => _~6.IN0
dataa[1] => op_1.IN13
dataa[2] => _~5.IN0
dataa[2] => op_1.IN11
dataa[3] => _~4.IN0
dataa[3] => op_1.IN9
dataa[4] => _~3.IN0
dataa[4] => op_1.IN7
dataa[5] => _~2.IN0
dataa[5] => op_1.IN5
dataa[6] => _~1.IN0
dataa[6] => op_1.IN3
dataa[7] => _~0.IN0
dataa[7] => op_1.IN1
datab[0] => _~7.IN1
datab[0] => op_1.IN16
datab[1] => _~6.IN1
datab[1] => op_1.IN14
datab[2] => _~5.IN1
datab[2] => op_1.IN12
datab[3] => _~4.IN1
datab[3] => op_1.IN10
datab[4] => _~3.IN1
datab[4] => op_1.IN8
datab[5] => _~2.IN1
datab[5] => op_1.IN6
datab[6] => _~1.IN1
datab[6] => op_1.IN4
datab[7] => _~0.IN1
datab[7] => op_1.IN2


|lab6-7|cache:inst138|lpm_compare2:inst161
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
AeB <= lpm_compare:lpm_compare_component.AeB
AgB <= lpm_compare:lpm_compare_component.AgB
AlB <= lpm_compare:lpm_compare_component.AlB


|lab6-7|cache:inst138|lpm_compare2:inst161|lpm_compare:lpm_compare_component
dataa[0] => cmpr_87h:auto_generated.dataa[0]
dataa[1] => cmpr_87h:auto_generated.dataa[1]
dataa[2] => cmpr_87h:auto_generated.dataa[2]
dataa[3] => cmpr_87h:auto_generated.dataa[3]
dataa[4] => cmpr_87h:auto_generated.dataa[4]
dataa[5] => cmpr_87h:auto_generated.dataa[5]
dataa[6] => cmpr_87h:auto_generated.dataa[6]
dataa[7] => cmpr_87h:auto_generated.dataa[7]
datab[0] => cmpr_87h:auto_generated.datab[0]
datab[1] => cmpr_87h:auto_generated.datab[1]
datab[2] => cmpr_87h:auto_generated.datab[2]
datab[3] => cmpr_87h:auto_generated.datab[3]
datab[4] => cmpr_87h:auto_generated.datab[4]
datab[5] => cmpr_87h:auto_generated.datab[5]
datab[6] => cmpr_87h:auto_generated.datab[6]
datab[7] => cmpr_87h:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_87h:auto_generated.alb
aeb <= cmpr_87h:auto_generated.aeb
agb <= cmpr_87h:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6-7|cache:inst138|lpm_compare2:inst161|lpm_compare:lpm_compare_component|cmpr_87h:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~7.IN0
dataa[0] => op_1.IN15
dataa[1] => _~6.IN0
dataa[1] => op_1.IN13
dataa[2] => _~5.IN0
dataa[2] => op_1.IN11
dataa[3] => _~4.IN0
dataa[3] => op_1.IN9
dataa[4] => _~3.IN0
dataa[4] => op_1.IN7
dataa[5] => _~2.IN0
dataa[5] => op_1.IN5
dataa[6] => _~1.IN0
dataa[6] => op_1.IN3
dataa[7] => _~0.IN0
dataa[7] => op_1.IN1
datab[0] => _~7.IN1
datab[0] => op_1.IN16
datab[1] => _~6.IN1
datab[1] => op_1.IN14
datab[2] => _~5.IN1
datab[2] => op_1.IN12
datab[3] => _~4.IN1
datab[3] => op_1.IN10
datab[4] => _~3.IN1
datab[4] => op_1.IN8
datab[5] => _~2.IN1
datab[5] => op_1.IN6
datab[6] => _~1.IN1
datab[6] => op_1.IN4
datab[7] => _~0.IN1
datab[7] => op_1.IN2


|lab6-7|cache:inst138|lpm_compare2:inst165
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
AeB <= lpm_compare:lpm_compare_component.AeB
AgB <= lpm_compare:lpm_compare_component.AgB
AlB <= lpm_compare:lpm_compare_component.AlB


|lab6-7|cache:inst138|lpm_compare2:inst165|lpm_compare:lpm_compare_component
dataa[0] => cmpr_87h:auto_generated.dataa[0]
dataa[1] => cmpr_87h:auto_generated.dataa[1]
dataa[2] => cmpr_87h:auto_generated.dataa[2]
dataa[3] => cmpr_87h:auto_generated.dataa[3]
dataa[4] => cmpr_87h:auto_generated.dataa[4]
dataa[5] => cmpr_87h:auto_generated.dataa[5]
dataa[6] => cmpr_87h:auto_generated.dataa[6]
dataa[7] => cmpr_87h:auto_generated.dataa[7]
datab[0] => cmpr_87h:auto_generated.datab[0]
datab[1] => cmpr_87h:auto_generated.datab[1]
datab[2] => cmpr_87h:auto_generated.datab[2]
datab[3] => cmpr_87h:auto_generated.datab[3]
datab[4] => cmpr_87h:auto_generated.datab[4]
datab[5] => cmpr_87h:auto_generated.datab[5]
datab[6] => cmpr_87h:auto_generated.datab[6]
datab[7] => cmpr_87h:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_87h:auto_generated.alb
aeb <= cmpr_87h:auto_generated.aeb
agb <= cmpr_87h:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6-7|cache:inst138|lpm_compare2:inst165|lpm_compare:lpm_compare_component|cmpr_87h:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~7.IN0
dataa[0] => op_1.IN15
dataa[1] => _~6.IN0
dataa[1] => op_1.IN13
dataa[2] => _~5.IN0
dataa[2] => op_1.IN11
dataa[3] => _~4.IN0
dataa[3] => op_1.IN9
dataa[4] => _~3.IN0
dataa[4] => op_1.IN7
dataa[5] => _~2.IN0
dataa[5] => op_1.IN5
dataa[6] => _~1.IN0
dataa[6] => op_1.IN3
dataa[7] => _~0.IN0
dataa[7] => op_1.IN1
datab[0] => _~7.IN1
datab[0] => op_1.IN16
datab[1] => _~6.IN1
datab[1] => op_1.IN14
datab[2] => _~5.IN1
datab[2] => op_1.IN12
datab[3] => _~4.IN1
datab[3] => op_1.IN10
datab[4] => _~3.IN1
datab[4] => op_1.IN8
datab[5] => _~2.IN1
datab[5] => op_1.IN6
datab[6] => _~1.IN1
datab[6] => op_1.IN4
datab[7] => _~0.IN1
datab[7] => op_1.IN2


|lab6-7|cache:inst138|lpm_constant4:inst148
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]


|lab6-7|cache:inst138|lpm_constant4:inst148|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>


|lab6-7|cache:inst138|lpm_bustri3:inst97
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]


|lab6-7|cache:inst138|lpm_bustri3:inst97|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|lpm_and2:inst178
data0 => LPM_AND:lpm_and_component.DATA[0][0]
data1 => LPM_AND:lpm_and_component.DATA[1][0]
data2 => LPM_AND:lpm_and_component.DATA[2][0]
data3 => LPM_AND:lpm_and_component.DATA[3][0]
data4 => LPM_AND:lpm_and_component.DATA[4][0]
data5 => LPM_AND:lpm_and_component.DATA[5][0]
data6 => LPM_AND:lpm_and_component.DATA[6][0]
result <= LPM_AND:lpm_and_component.RESULT[0]


|lab6-7|cache:inst138|lpm_and2:inst178|LPM_AND:lpm_and_component
data[0][0] => and_node[0][1].IN1
data[1][0] => and_node[0][1].IN0
data[2][0] => and_node[0][2].IN0
data[3][0] => and_node[0][3].IN0
data[4][0] => and_node[0][4].IN0
data[5][0] => and_node[0][5].IN0
data[6][0] => and_node[0][6].IN0
result[0] <= and_node[0][6].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|lpm_compare2:inst32
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
AeB <= lpm_compare:lpm_compare_component.AeB
AgB <= lpm_compare:lpm_compare_component.AgB
AlB <= lpm_compare:lpm_compare_component.AlB


|lab6-7|cache:inst138|lpm_compare2:inst32|lpm_compare:lpm_compare_component
dataa[0] => cmpr_87h:auto_generated.dataa[0]
dataa[1] => cmpr_87h:auto_generated.dataa[1]
dataa[2] => cmpr_87h:auto_generated.dataa[2]
dataa[3] => cmpr_87h:auto_generated.dataa[3]
dataa[4] => cmpr_87h:auto_generated.dataa[4]
dataa[5] => cmpr_87h:auto_generated.dataa[5]
dataa[6] => cmpr_87h:auto_generated.dataa[6]
dataa[7] => cmpr_87h:auto_generated.dataa[7]
datab[0] => cmpr_87h:auto_generated.datab[0]
datab[1] => cmpr_87h:auto_generated.datab[1]
datab[2] => cmpr_87h:auto_generated.datab[2]
datab[3] => cmpr_87h:auto_generated.datab[3]
datab[4] => cmpr_87h:auto_generated.datab[4]
datab[5] => cmpr_87h:auto_generated.datab[5]
datab[6] => cmpr_87h:auto_generated.datab[6]
datab[7] => cmpr_87h:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_87h:auto_generated.alb
aeb <= cmpr_87h:auto_generated.aeb
agb <= cmpr_87h:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6-7|cache:inst138|lpm_compare2:inst32|lpm_compare:lpm_compare_component|cmpr_87h:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~7.IN0
dataa[0] => op_1.IN15
dataa[1] => _~6.IN0
dataa[1] => op_1.IN13
dataa[2] => _~5.IN0
dataa[2] => op_1.IN11
dataa[3] => _~4.IN0
dataa[3] => op_1.IN9
dataa[4] => _~3.IN0
dataa[4] => op_1.IN7
dataa[5] => _~2.IN0
dataa[5] => op_1.IN5
dataa[6] => _~1.IN0
dataa[6] => op_1.IN3
dataa[7] => _~0.IN0
dataa[7] => op_1.IN1
datab[0] => _~7.IN1
datab[0] => op_1.IN16
datab[1] => _~6.IN1
datab[1] => op_1.IN14
datab[2] => _~5.IN1
datab[2] => op_1.IN12
datab[3] => _~4.IN1
datab[3] => op_1.IN10
datab[4] => _~3.IN1
datab[4] => op_1.IN8
datab[5] => _~2.IN1
datab[5] => op_1.IN6
datab[6] => _~1.IN1
datab[6] => op_1.IN4
datab[7] => _~0.IN1
datab[7] => op_1.IN2


|lab6-7|cache:inst138|lpm_compare2:inst38
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
AeB <= lpm_compare:lpm_compare_component.AeB
AgB <= lpm_compare:lpm_compare_component.AgB
AlB <= lpm_compare:lpm_compare_component.AlB


|lab6-7|cache:inst138|lpm_compare2:inst38|lpm_compare:lpm_compare_component
dataa[0] => cmpr_87h:auto_generated.dataa[0]
dataa[1] => cmpr_87h:auto_generated.dataa[1]
dataa[2] => cmpr_87h:auto_generated.dataa[2]
dataa[3] => cmpr_87h:auto_generated.dataa[3]
dataa[4] => cmpr_87h:auto_generated.dataa[4]
dataa[5] => cmpr_87h:auto_generated.dataa[5]
dataa[6] => cmpr_87h:auto_generated.dataa[6]
dataa[7] => cmpr_87h:auto_generated.dataa[7]
datab[0] => cmpr_87h:auto_generated.datab[0]
datab[1] => cmpr_87h:auto_generated.datab[1]
datab[2] => cmpr_87h:auto_generated.datab[2]
datab[3] => cmpr_87h:auto_generated.datab[3]
datab[4] => cmpr_87h:auto_generated.datab[4]
datab[5] => cmpr_87h:auto_generated.datab[5]
datab[6] => cmpr_87h:auto_generated.datab[6]
datab[7] => cmpr_87h:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_87h:auto_generated.alb
aeb <= cmpr_87h:auto_generated.aeb
agb <= cmpr_87h:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6-7|cache:inst138|lpm_compare2:inst38|lpm_compare:lpm_compare_component|cmpr_87h:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~7.IN0
dataa[0] => op_1.IN15
dataa[1] => _~6.IN0
dataa[1] => op_1.IN13
dataa[2] => _~5.IN0
dataa[2] => op_1.IN11
dataa[3] => _~4.IN0
dataa[3] => op_1.IN9
dataa[4] => _~3.IN0
dataa[4] => op_1.IN7
dataa[5] => _~2.IN0
dataa[5] => op_1.IN5
dataa[6] => _~1.IN0
dataa[6] => op_1.IN3
dataa[7] => _~0.IN0
dataa[7] => op_1.IN1
datab[0] => _~7.IN1
datab[0] => op_1.IN16
datab[1] => _~6.IN1
datab[1] => op_1.IN14
datab[2] => _~5.IN1
datab[2] => op_1.IN12
datab[3] => _~4.IN1
datab[3] => op_1.IN10
datab[4] => _~3.IN1
datab[4] => op_1.IN8
datab[5] => _~2.IN1
datab[5] => op_1.IN6
datab[6] => _~1.IN1
datab[6] => op_1.IN4
datab[7] => _~0.IN1
datab[7] => op_1.IN2


|lab6-7|cache:inst138|lpm_compare2:inst40
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
AeB <= lpm_compare:lpm_compare_component.AeB
AgB <= lpm_compare:lpm_compare_component.AgB
AlB <= lpm_compare:lpm_compare_component.AlB


|lab6-7|cache:inst138|lpm_compare2:inst40|lpm_compare:lpm_compare_component
dataa[0] => cmpr_87h:auto_generated.dataa[0]
dataa[1] => cmpr_87h:auto_generated.dataa[1]
dataa[2] => cmpr_87h:auto_generated.dataa[2]
dataa[3] => cmpr_87h:auto_generated.dataa[3]
dataa[4] => cmpr_87h:auto_generated.dataa[4]
dataa[5] => cmpr_87h:auto_generated.dataa[5]
dataa[6] => cmpr_87h:auto_generated.dataa[6]
dataa[7] => cmpr_87h:auto_generated.dataa[7]
datab[0] => cmpr_87h:auto_generated.datab[0]
datab[1] => cmpr_87h:auto_generated.datab[1]
datab[2] => cmpr_87h:auto_generated.datab[2]
datab[3] => cmpr_87h:auto_generated.datab[3]
datab[4] => cmpr_87h:auto_generated.datab[4]
datab[5] => cmpr_87h:auto_generated.datab[5]
datab[6] => cmpr_87h:auto_generated.datab[6]
datab[7] => cmpr_87h:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_87h:auto_generated.alb
aeb <= cmpr_87h:auto_generated.aeb
agb <= cmpr_87h:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6-7|cache:inst138|lpm_compare2:inst40|lpm_compare:lpm_compare_component|cmpr_87h:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~7.IN0
dataa[0] => op_1.IN15
dataa[1] => _~6.IN0
dataa[1] => op_1.IN13
dataa[2] => _~5.IN0
dataa[2] => op_1.IN11
dataa[3] => _~4.IN0
dataa[3] => op_1.IN9
dataa[4] => _~3.IN0
dataa[4] => op_1.IN7
dataa[5] => _~2.IN0
dataa[5] => op_1.IN5
dataa[6] => _~1.IN0
dataa[6] => op_1.IN3
dataa[7] => _~0.IN0
dataa[7] => op_1.IN1
datab[0] => _~7.IN1
datab[0] => op_1.IN16
datab[1] => _~6.IN1
datab[1] => op_1.IN14
datab[2] => _~5.IN1
datab[2] => op_1.IN12
datab[3] => _~4.IN1
datab[3] => op_1.IN10
datab[4] => _~3.IN1
datab[4] => op_1.IN8
datab[5] => _~2.IN1
datab[5] => op_1.IN6
datab[6] => _~1.IN1
datab[6] => op_1.IN4
datab[7] => _~0.IN1
datab[7] => op_1.IN2


|lab6-7|cache:inst138|lpm_constant3:inst92
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]


|lab6-7|cache:inst138|lpm_constant3:inst92|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>


|lab6-7|cache:inst138|lpm_bustri3:inst96
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]


|lab6-7|cache:inst138|lpm_bustri3:inst96|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|lpm_and2:inst177
data0 => LPM_AND:lpm_and_component.DATA[0][0]
data1 => LPM_AND:lpm_and_component.DATA[1][0]
data2 => LPM_AND:lpm_and_component.DATA[2][0]
data3 => LPM_AND:lpm_and_component.DATA[3][0]
data4 => LPM_AND:lpm_and_component.DATA[4][0]
data5 => LPM_AND:lpm_and_component.DATA[5][0]
data6 => LPM_AND:lpm_and_component.DATA[6][0]
result <= LPM_AND:lpm_and_component.RESULT[0]


|lab6-7|cache:inst138|lpm_and2:inst177|LPM_AND:lpm_and_component
data[0][0] => and_node[0][1].IN1
data[1][0] => and_node[0][1].IN0
data[2][0] => and_node[0][2].IN0
data[3][0] => and_node[0][3].IN0
data[4][0] => and_node[0][4].IN0
data[5][0] => and_node[0][5].IN0
data[6][0] => and_node[0][6].IN0
result[0] <= and_node[0][6].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|lpm_compare2:inst31
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
AeB <= lpm_compare:lpm_compare_component.AeB
AgB <= lpm_compare:lpm_compare_component.AgB
AlB <= lpm_compare:lpm_compare_component.AlB


|lab6-7|cache:inst138|lpm_compare2:inst31|lpm_compare:lpm_compare_component
dataa[0] => cmpr_87h:auto_generated.dataa[0]
dataa[1] => cmpr_87h:auto_generated.dataa[1]
dataa[2] => cmpr_87h:auto_generated.dataa[2]
dataa[3] => cmpr_87h:auto_generated.dataa[3]
dataa[4] => cmpr_87h:auto_generated.dataa[4]
dataa[5] => cmpr_87h:auto_generated.dataa[5]
dataa[6] => cmpr_87h:auto_generated.dataa[6]
dataa[7] => cmpr_87h:auto_generated.dataa[7]
datab[0] => cmpr_87h:auto_generated.datab[0]
datab[1] => cmpr_87h:auto_generated.datab[1]
datab[2] => cmpr_87h:auto_generated.datab[2]
datab[3] => cmpr_87h:auto_generated.datab[3]
datab[4] => cmpr_87h:auto_generated.datab[4]
datab[5] => cmpr_87h:auto_generated.datab[5]
datab[6] => cmpr_87h:auto_generated.datab[6]
datab[7] => cmpr_87h:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_87h:auto_generated.alb
aeb <= cmpr_87h:auto_generated.aeb
agb <= cmpr_87h:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6-7|cache:inst138|lpm_compare2:inst31|lpm_compare:lpm_compare_component|cmpr_87h:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~7.IN0
dataa[0] => op_1.IN15
dataa[1] => _~6.IN0
dataa[1] => op_1.IN13
dataa[2] => _~5.IN0
dataa[2] => op_1.IN11
dataa[3] => _~4.IN0
dataa[3] => op_1.IN9
dataa[4] => _~3.IN0
dataa[4] => op_1.IN7
dataa[5] => _~2.IN0
dataa[5] => op_1.IN5
dataa[6] => _~1.IN0
dataa[6] => op_1.IN3
dataa[7] => _~0.IN0
dataa[7] => op_1.IN1
datab[0] => _~7.IN1
datab[0] => op_1.IN16
datab[1] => _~6.IN1
datab[1] => op_1.IN14
datab[2] => _~5.IN1
datab[2] => op_1.IN12
datab[3] => _~4.IN1
datab[3] => op_1.IN10
datab[4] => _~3.IN1
datab[4] => op_1.IN8
datab[5] => _~2.IN1
datab[5] => op_1.IN6
datab[6] => _~1.IN1
datab[6] => op_1.IN4
datab[7] => _~0.IN1
datab[7] => op_1.IN2


|lab6-7|cache:inst138|lpm_compare2:inst37
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
AeB <= lpm_compare:lpm_compare_component.AeB
AgB <= lpm_compare:lpm_compare_component.AgB
AlB <= lpm_compare:lpm_compare_component.AlB


|lab6-7|cache:inst138|lpm_compare2:inst37|lpm_compare:lpm_compare_component
dataa[0] => cmpr_87h:auto_generated.dataa[0]
dataa[1] => cmpr_87h:auto_generated.dataa[1]
dataa[2] => cmpr_87h:auto_generated.dataa[2]
dataa[3] => cmpr_87h:auto_generated.dataa[3]
dataa[4] => cmpr_87h:auto_generated.dataa[4]
dataa[5] => cmpr_87h:auto_generated.dataa[5]
dataa[6] => cmpr_87h:auto_generated.dataa[6]
dataa[7] => cmpr_87h:auto_generated.dataa[7]
datab[0] => cmpr_87h:auto_generated.datab[0]
datab[1] => cmpr_87h:auto_generated.datab[1]
datab[2] => cmpr_87h:auto_generated.datab[2]
datab[3] => cmpr_87h:auto_generated.datab[3]
datab[4] => cmpr_87h:auto_generated.datab[4]
datab[5] => cmpr_87h:auto_generated.datab[5]
datab[6] => cmpr_87h:auto_generated.datab[6]
datab[7] => cmpr_87h:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_87h:auto_generated.alb
aeb <= cmpr_87h:auto_generated.aeb
agb <= cmpr_87h:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6-7|cache:inst138|lpm_compare2:inst37|lpm_compare:lpm_compare_component|cmpr_87h:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~7.IN0
dataa[0] => op_1.IN15
dataa[1] => _~6.IN0
dataa[1] => op_1.IN13
dataa[2] => _~5.IN0
dataa[2] => op_1.IN11
dataa[3] => _~4.IN0
dataa[3] => op_1.IN9
dataa[4] => _~3.IN0
dataa[4] => op_1.IN7
dataa[5] => _~2.IN0
dataa[5] => op_1.IN5
dataa[6] => _~1.IN0
dataa[6] => op_1.IN3
dataa[7] => _~0.IN0
dataa[7] => op_1.IN1
datab[0] => _~7.IN1
datab[0] => op_1.IN16
datab[1] => _~6.IN1
datab[1] => op_1.IN14
datab[2] => _~5.IN1
datab[2] => op_1.IN12
datab[3] => _~4.IN1
datab[3] => op_1.IN10
datab[4] => _~3.IN1
datab[4] => op_1.IN8
datab[5] => _~2.IN1
datab[5] => op_1.IN6
datab[6] => _~1.IN1
datab[6] => op_1.IN4
datab[7] => _~0.IN1
datab[7] => op_1.IN2


|lab6-7|cache:inst138|lpm_constant2:inst90
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]


|lab6-7|cache:inst138|lpm_constant2:inst90|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>


|lab6-7|cache:inst138|lpm_bustri3:inst95
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]


|lab6-7|cache:inst138|lpm_bustri3:inst95|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|lpm_and2:inst176
data0 => LPM_AND:lpm_and_component.DATA[0][0]
data1 => LPM_AND:lpm_and_component.DATA[1][0]
data2 => LPM_AND:lpm_and_component.DATA[2][0]
data3 => LPM_AND:lpm_and_component.DATA[3][0]
data4 => LPM_AND:lpm_and_component.DATA[4][0]
data5 => LPM_AND:lpm_and_component.DATA[5][0]
data6 => LPM_AND:lpm_and_component.DATA[6][0]
result <= LPM_AND:lpm_and_component.RESULT[0]


|lab6-7|cache:inst138|lpm_and2:inst176|LPM_AND:lpm_and_component
data[0][0] => and_node[0][1].IN1
data[1][0] => and_node[0][1].IN0
data[2][0] => and_node[0][2].IN0
data[3][0] => and_node[0][3].IN0
data[4][0] => and_node[0][4].IN0
data[5][0] => and_node[0][5].IN0
data[6][0] => and_node[0][6].IN0
result[0] <= and_node[0][6].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|lpm_compare2:inst30
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
AeB <= lpm_compare:lpm_compare_component.AeB
AgB <= lpm_compare:lpm_compare_component.AgB
AlB <= lpm_compare:lpm_compare_component.AlB


|lab6-7|cache:inst138|lpm_compare2:inst30|lpm_compare:lpm_compare_component
dataa[0] => cmpr_87h:auto_generated.dataa[0]
dataa[1] => cmpr_87h:auto_generated.dataa[1]
dataa[2] => cmpr_87h:auto_generated.dataa[2]
dataa[3] => cmpr_87h:auto_generated.dataa[3]
dataa[4] => cmpr_87h:auto_generated.dataa[4]
dataa[5] => cmpr_87h:auto_generated.dataa[5]
dataa[6] => cmpr_87h:auto_generated.dataa[6]
dataa[7] => cmpr_87h:auto_generated.dataa[7]
datab[0] => cmpr_87h:auto_generated.datab[0]
datab[1] => cmpr_87h:auto_generated.datab[1]
datab[2] => cmpr_87h:auto_generated.datab[2]
datab[3] => cmpr_87h:auto_generated.datab[3]
datab[4] => cmpr_87h:auto_generated.datab[4]
datab[5] => cmpr_87h:auto_generated.datab[5]
datab[6] => cmpr_87h:auto_generated.datab[6]
datab[7] => cmpr_87h:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_87h:auto_generated.alb
aeb <= cmpr_87h:auto_generated.aeb
agb <= cmpr_87h:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6-7|cache:inst138|lpm_compare2:inst30|lpm_compare:lpm_compare_component|cmpr_87h:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~7.IN0
dataa[0] => op_1.IN15
dataa[1] => _~6.IN0
dataa[1] => op_1.IN13
dataa[2] => _~5.IN0
dataa[2] => op_1.IN11
dataa[3] => _~4.IN0
dataa[3] => op_1.IN9
dataa[4] => _~3.IN0
dataa[4] => op_1.IN7
dataa[5] => _~2.IN0
dataa[5] => op_1.IN5
dataa[6] => _~1.IN0
dataa[6] => op_1.IN3
dataa[7] => _~0.IN0
dataa[7] => op_1.IN1
datab[0] => _~7.IN1
datab[0] => op_1.IN16
datab[1] => _~6.IN1
datab[1] => op_1.IN14
datab[2] => _~5.IN1
datab[2] => op_1.IN12
datab[3] => _~4.IN1
datab[3] => op_1.IN10
datab[4] => _~3.IN1
datab[4] => op_1.IN8
datab[5] => _~2.IN1
datab[5] => op_1.IN6
datab[6] => _~1.IN1
datab[6] => op_1.IN4
datab[7] => _~0.IN1
datab[7] => op_1.IN2


|lab6-7|cache:inst138|lpm_constant1:inst89
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]


|lab6-7|cache:inst138|lpm_constant1:inst89|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>


|lab6-7|cache:inst138|lpm_bustri3:inst94
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]


|lab6-7|cache:inst138|lpm_bustri3:inst94|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|lpm_and2:inst175
data0 => LPM_AND:lpm_and_component.DATA[0][0]
data1 => LPM_AND:lpm_and_component.DATA[1][0]
data2 => LPM_AND:lpm_and_component.DATA[2][0]
data3 => LPM_AND:lpm_and_component.DATA[3][0]
data4 => LPM_AND:lpm_and_component.DATA[4][0]
data5 => LPM_AND:lpm_and_component.DATA[5][0]
data6 => LPM_AND:lpm_and_component.DATA[6][0]
result <= LPM_AND:lpm_and_component.RESULT[0]


|lab6-7|cache:inst138|lpm_and2:inst175|LPM_AND:lpm_and_component
data[0][0] => and_node[0][1].IN1
data[1][0] => and_node[0][1].IN0
data[2][0] => and_node[0][2].IN0
data[3][0] => and_node[0][3].IN0
data[4][0] => and_node[0][4].IN0
data[5][0] => and_node[0][5].IN0
data[6][0] => and_node[0][6].IN0
result[0] <= and_node[0][6].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|lpm_constant0:inst88
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]


|lab6-7|cache:inst138|lpm_constant0:inst88|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>


|lab6-7|cache:inst138|lpm_compare0:inst20
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
AeB <= lpm_compare:lpm_compare_component.AeB


|lab6-7|cache:inst138|lpm_compare0:inst20|lpm_compare:lpm_compare_component
dataa[0] => cmpr_dig:auto_generated.dataa[0]
dataa[1] => cmpr_dig:auto_generated.dataa[1]
dataa[2] => cmpr_dig:auto_generated.dataa[2]
dataa[3] => cmpr_dig:auto_generated.dataa[3]
dataa[4] => cmpr_dig:auto_generated.dataa[4]
dataa[5] => cmpr_dig:auto_generated.dataa[5]
datab[0] => cmpr_dig:auto_generated.datab[0]
datab[1] => cmpr_dig:auto_generated.datab[1]
datab[2] => cmpr_dig:auto_generated.datab[2]
datab[3] => cmpr_dig:auto_generated.datab[3]
datab[4] => cmpr_dig:auto_generated.datab[4]
datab[5] => cmpr_dig:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_dig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6-7|cache:inst138|lpm_compare0:inst20|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~4.IN0
dataa[1] => data_wire[0]~5.IN0
dataa[2] => data_wire[1]~2.IN0
dataa[3] => data_wire[1]~3.IN0
dataa[4] => data_wire[2]~0.IN0
dataa[5] => data_wire[2]~1.IN0
datab[0] => data_wire[0]~4.IN1
datab[1] => data_wire[0]~5.IN1
datab[2] => data_wire[1]~2.IN1
datab[3] => data_wire[1]~3.IN1
datab[4] => data_wire[2]~0.IN1
datab[5] => data_wire[2]~1.IN1


|lab6-7|cache:inst138|tag:inst10
not_free <= inst2.DB_MAX_OUTPUT_PORT_TYPE
write => inst2~0.IN1
write => lpm_dff1:inst.enable
clk => inst2.CLK
clk => lpm_dff1:inst.clock
tag_out[0] <= lpm_dff1:inst.q[0]
tag_out[1] <= lpm_dff1:inst.q[1]
tag_out[2] <= lpm_dff1:inst.q[2]
tag_out[3] <= lpm_dff1:inst.q[3]
tag_out[4] <= lpm_dff1:inst.q[4]
tag_out[5] <= lpm_dff1:inst.q[5]
tag_in[0] => lpm_dff1:inst.data[0]
tag_in[1] => lpm_dff1:inst.data[1]
tag_in[2] => lpm_dff1:inst.data[2]
tag_in[3] => lpm_dff1:inst.data[3]
tag_in[4] => lpm_dff1:inst.data[4]
tag_in[5] => lpm_dff1:inst.data[5]


|lab6-7|cache:inst138|tag:inst10|lpm_dff1:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|lab6-7|cache:inst138|tag:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|lpm_compare0:inst18
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
AeB <= lpm_compare:lpm_compare_component.AeB


|lab6-7|cache:inst138|lpm_compare0:inst18|lpm_compare:lpm_compare_component
dataa[0] => cmpr_dig:auto_generated.dataa[0]
dataa[1] => cmpr_dig:auto_generated.dataa[1]
dataa[2] => cmpr_dig:auto_generated.dataa[2]
dataa[3] => cmpr_dig:auto_generated.dataa[3]
dataa[4] => cmpr_dig:auto_generated.dataa[4]
dataa[5] => cmpr_dig:auto_generated.dataa[5]
datab[0] => cmpr_dig:auto_generated.datab[0]
datab[1] => cmpr_dig:auto_generated.datab[1]
datab[2] => cmpr_dig:auto_generated.datab[2]
datab[3] => cmpr_dig:auto_generated.datab[3]
datab[4] => cmpr_dig:auto_generated.datab[4]
datab[5] => cmpr_dig:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_dig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6-7|cache:inst138|lpm_compare0:inst18|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~4.IN0
dataa[1] => data_wire[0]~5.IN0
dataa[2] => data_wire[1]~2.IN0
dataa[3] => data_wire[1]~3.IN0
dataa[4] => data_wire[2]~0.IN0
dataa[5] => data_wire[2]~1.IN0
datab[0] => data_wire[0]~4.IN1
datab[1] => data_wire[0]~5.IN1
datab[2] => data_wire[1]~2.IN1
datab[3] => data_wire[1]~3.IN1
datab[4] => data_wire[2]~0.IN1
datab[5] => data_wire[2]~1.IN1


|lab6-7|cache:inst138|tag:inst9
not_free <= inst2.DB_MAX_OUTPUT_PORT_TYPE
write => inst2~0.IN1
write => lpm_dff1:inst.enable
clk => inst2.CLK
clk => lpm_dff1:inst.clock
tag_out[0] <= lpm_dff1:inst.q[0]
tag_out[1] <= lpm_dff1:inst.q[1]
tag_out[2] <= lpm_dff1:inst.q[2]
tag_out[3] <= lpm_dff1:inst.q[3]
tag_out[4] <= lpm_dff1:inst.q[4]
tag_out[5] <= lpm_dff1:inst.q[5]
tag_in[0] => lpm_dff1:inst.data[0]
tag_in[1] => lpm_dff1:inst.data[1]
tag_in[2] => lpm_dff1:inst.data[2]
tag_in[3] => lpm_dff1:inst.data[3]
tag_in[4] => lpm_dff1:inst.data[4]
tag_in[5] => lpm_dff1:inst.data[5]


|lab6-7|cache:inst138|tag:inst9|lpm_dff1:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|lab6-7|cache:inst138|tag:inst9|lpm_dff1:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|lpm_compare0:inst22
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
AeB <= lpm_compare:lpm_compare_component.AeB


|lab6-7|cache:inst138|lpm_compare0:inst22|lpm_compare:lpm_compare_component
dataa[0] => cmpr_dig:auto_generated.dataa[0]
dataa[1] => cmpr_dig:auto_generated.dataa[1]
dataa[2] => cmpr_dig:auto_generated.dataa[2]
dataa[3] => cmpr_dig:auto_generated.dataa[3]
dataa[4] => cmpr_dig:auto_generated.dataa[4]
dataa[5] => cmpr_dig:auto_generated.dataa[5]
datab[0] => cmpr_dig:auto_generated.datab[0]
datab[1] => cmpr_dig:auto_generated.datab[1]
datab[2] => cmpr_dig:auto_generated.datab[2]
datab[3] => cmpr_dig:auto_generated.datab[3]
datab[4] => cmpr_dig:auto_generated.datab[4]
datab[5] => cmpr_dig:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_dig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6-7|cache:inst138|lpm_compare0:inst22|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~4.IN0
dataa[1] => data_wire[0]~5.IN0
dataa[2] => data_wire[1]~2.IN0
dataa[3] => data_wire[1]~3.IN0
dataa[4] => data_wire[2]~0.IN0
dataa[5] => data_wire[2]~1.IN0
datab[0] => data_wire[0]~4.IN1
datab[1] => data_wire[0]~5.IN1
datab[2] => data_wire[1]~2.IN1
datab[3] => data_wire[1]~3.IN1
datab[4] => data_wire[2]~0.IN1
datab[5] => data_wire[2]~1.IN1


|lab6-7|cache:inst138|tag:inst11
not_free <= inst2.DB_MAX_OUTPUT_PORT_TYPE
write => inst2~0.IN1
write => lpm_dff1:inst.enable
clk => inst2.CLK
clk => lpm_dff1:inst.clock
tag_out[0] <= lpm_dff1:inst.q[0]
tag_out[1] <= lpm_dff1:inst.q[1]
tag_out[2] <= lpm_dff1:inst.q[2]
tag_out[3] <= lpm_dff1:inst.q[3]
tag_out[4] <= lpm_dff1:inst.q[4]
tag_out[5] <= lpm_dff1:inst.q[5]
tag_in[0] => lpm_dff1:inst.data[0]
tag_in[1] => lpm_dff1:inst.data[1]
tag_in[2] => lpm_dff1:inst.data[2]
tag_in[3] => lpm_dff1:inst.data[3]
tag_in[4] => lpm_dff1:inst.data[4]
tag_in[5] => lpm_dff1:inst.data[5]


|lab6-7|cache:inst138|tag:inst11|lpm_dff1:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|lab6-7|cache:inst138|tag:inst11|lpm_dff1:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|lpm_compare0:inst59
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
AeB <= lpm_compare:lpm_compare_component.AeB


|lab6-7|cache:inst138|lpm_compare0:inst59|lpm_compare:lpm_compare_component
dataa[0] => cmpr_dig:auto_generated.dataa[0]
dataa[1] => cmpr_dig:auto_generated.dataa[1]
dataa[2] => cmpr_dig:auto_generated.dataa[2]
dataa[3] => cmpr_dig:auto_generated.dataa[3]
dataa[4] => cmpr_dig:auto_generated.dataa[4]
dataa[5] => cmpr_dig:auto_generated.dataa[5]
datab[0] => cmpr_dig:auto_generated.datab[0]
datab[1] => cmpr_dig:auto_generated.datab[1]
datab[2] => cmpr_dig:auto_generated.datab[2]
datab[3] => cmpr_dig:auto_generated.datab[3]
datab[4] => cmpr_dig:auto_generated.datab[4]
datab[5] => cmpr_dig:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_dig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6-7|cache:inst138|lpm_compare0:inst59|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~4.IN0
dataa[1] => data_wire[0]~5.IN0
dataa[2] => data_wire[1]~2.IN0
dataa[3] => data_wire[1]~3.IN0
dataa[4] => data_wire[2]~0.IN0
dataa[5] => data_wire[2]~1.IN0
datab[0] => data_wire[0]~4.IN1
datab[1] => data_wire[0]~5.IN1
datab[2] => data_wire[1]~2.IN1
datab[3] => data_wire[1]~3.IN1
datab[4] => data_wire[2]~0.IN1
datab[5] => data_wire[2]~1.IN1


|lab6-7|cache:inst138|tag:inst61
not_free <= inst2.DB_MAX_OUTPUT_PORT_TYPE
write => inst2~0.IN1
write => lpm_dff1:inst.enable
clk => inst2.CLK
clk => lpm_dff1:inst.clock
tag_out[0] <= lpm_dff1:inst.q[0]
tag_out[1] <= lpm_dff1:inst.q[1]
tag_out[2] <= lpm_dff1:inst.q[2]
tag_out[3] <= lpm_dff1:inst.q[3]
tag_out[4] <= lpm_dff1:inst.q[4]
tag_out[5] <= lpm_dff1:inst.q[5]
tag_in[0] => lpm_dff1:inst.data[0]
tag_in[1] => lpm_dff1:inst.data[1]
tag_in[2] => lpm_dff1:inst.data[2]
tag_in[3] => lpm_dff1:inst.data[3]
tag_in[4] => lpm_dff1:inst.data[4]
tag_in[5] => lpm_dff1:inst.data[5]


|lab6-7|cache:inst138|tag:inst61|lpm_dff1:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|lab6-7|cache:inst138|tag:inst61|lpm_dff1:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|lpm_compare0:inst24
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
AeB <= lpm_compare:lpm_compare_component.AeB


|lab6-7|cache:inst138|lpm_compare0:inst24|lpm_compare:lpm_compare_component
dataa[0] => cmpr_dig:auto_generated.dataa[0]
dataa[1] => cmpr_dig:auto_generated.dataa[1]
dataa[2] => cmpr_dig:auto_generated.dataa[2]
dataa[3] => cmpr_dig:auto_generated.dataa[3]
dataa[4] => cmpr_dig:auto_generated.dataa[4]
dataa[5] => cmpr_dig:auto_generated.dataa[5]
datab[0] => cmpr_dig:auto_generated.datab[0]
datab[1] => cmpr_dig:auto_generated.datab[1]
datab[2] => cmpr_dig:auto_generated.datab[2]
datab[3] => cmpr_dig:auto_generated.datab[3]
datab[4] => cmpr_dig:auto_generated.datab[4]
datab[5] => cmpr_dig:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_dig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6-7|cache:inst138|lpm_compare0:inst24|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~4.IN0
dataa[1] => data_wire[0]~5.IN0
dataa[2] => data_wire[1]~2.IN0
dataa[3] => data_wire[1]~3.IN0
dataa[4] => data_wire[2]~0.IN0
dataa[5] => data_wire[2]~1.IN0
datab[0] => data_wire[0]~4.IN1
datab[1] => data_wire[0]~5.IN1
datab[2] => data_wire[1]~2.IN1
datab[3] => data_wire[1]~3.IN1
datab[4] => data_wire[2]~0.IN1
datab[5] => data_wire[2]~1.IN1


|lab6-7|cache:inst138|tag:inst26
not_free <= inst2.DB_MAX_OUTPUT_PORT_TYPE
write => inst2~0.IN1
write => lpm_dff1:inst.enable
clk => inst2.CLK
clk => lpm_dff1:inst.clock
tag_out[0] <= lpm_dff1:inst.q[0]
tag_out[1] <= lpm_dff1:inst.q[1]
tag_out[2] <= lpm_dff1:inst.q[2]
tag_out[3] <= lpm_dff1:inst.q[3]
tag_out[4] <= lpm_dff1:inst.q[4]
tag_out[5] <= lpm_dff1:inst.q[5]
tag_in[0] => lpm_dff1:inst.data[0]
tag_in[1] => lpm_dff1:inst.data[1]
tag_in[2] => lpm_dff1:inst.data[2]
tag_in[3] => lpm_dff1:inst.data[3]
tag_in[4] => lpm_dff1:inst.data[4]
tag_in[5] => lpm_dff1:inst.data[5]


|lab6-7|cache:inst138|tag:inst26|lpm_dff1:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|lab6-7|cache:inst138|tag:inst26|lpm_dff1:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|lpm_compare0:inst186
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
AeB <= lpm_compare:lpm_compare_component.AeB


|lab6-7|cache:inst138|lpm_compare0:inst186|lpm_compare:lpm_compare_component
dataa[0] => cmpr_dig:auto_generated.dataa[0]
dataa[1] => cmpr_dig:auto_generated.dataa[1]
dataa[2] => cmpr_dig:auto_generated.dataa[2]
dataa[3] => cmpr_dig:auto_generated.dataa[3]
dataa[4] => cmpr_dig:auto_generated.dataa[4]
dataa[5] => cmpr_dig:auto_generated.dataa[5]
datab[0] => cmpr_dig:auto_generated.datab[0]
datab[1] => cmpr_dig:auto_generated.datab[1]
datab[2] => cmpr_dig:auto_generated.datab[2]
datab[3] => cmpr_dig:auto_generated.datab[3]
datab[4] => cmpr_dig:auto_generated.datab[4]
datab[5] => cmpr_dig:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_dig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6-7|cache:inst138|lpm_compare0:inst186|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~4.IN0
dataa[1] => data_wire[0]~5.IN0
dataa[2] => data_wire[1]~2.IN0
dataa[3] => data_wire[1]~3.IN0
dataa[4] => data_wire[2]~0.IN0
dataa[5] => data_wire[2]~1.IN0
datab[0] => data_wire[0]~4.IN1
datab[1] => data_wire[0]~5.IN1
datab[2] => data_wire[1]~2.IN1
datab[3] => data_wire[1]~3.IN1
datab[4] => data_wire[2]~0.IN1
datab[5] => data_wire[2]~1.IN1


|lab6-7|cache:inst138|tag:inst188
not_free <= inst2.DB_MAX_OUTPUT_PORT_TYPE
write => inst2~0.IN1
write => lpm_dff1:inst.enable
clk => inst2.CLK
clk => lpm_dff1:inst.clock
tag_out[0] <= lpm_dff1:inst.q[0]
tag_out[1] <= lpm_dff1:inst.q[1]
tag_out[2] <= lpm_dff1:inst.q[2]
tag_out[3] <= lpm_dff1:inst.q[3]
tag_out[4] <= lpm_dff1:inst.q[4]
tag_out[5] <= lpm_dff1:inst.q[5]
tag_in[0] => lpm_dff1:inst.data[0]
tag_in[1] => lpm_dff1:inst.data[1]
tag_in[2] => lpm_dff1:inst.data[2]
tag_in[3] => lpm_dff1:inst.data[3]
tag_in[4] => lpm_dff1:inst.data[4]
tag_in[5] => lpm_dff1:inst.data[5]


|lab6-7|cache:inst138|tag:inst188|lpm_dff1:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|lab6-7|cache:inst138|tag:inst188|lpm_dff1:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|lpm_compare0:inst189
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
AeB <= lpm_compare:lpm_compare_component.AeB


|lab6-7|cache:inst138|lpm_compare0:inst189|lpm_compare:lpm_compare_component
dataa[0] => cmpr_dig:auto_generated.dataa[0]
dataa[1] => cmpr_dig:auto_generated.dataa[1]
dataa[2] => cmpr_dig:auto_generated.dataa[2]
dataa[3] => cmpr_dig:auto_generated.dataa[3]
dataa[4] => cmpr_dig:auto_generated.dataa[4]
dataa[5] => cmpr_dig:auto_generated.dataa[5]
datab[0] => cmpr_dig:auto_generated.datab[0]
datab[1] => cmpr_dig:auto_generated.datab[1]
datab[2] => cmpr_dig:auto_generated.datab[2]
datab[3] => cmpr_dig:auto_generated.datab[3]
datab[4] => cmpr_dig:auto_generated.datab[4]
datab[5] => cmpr_dig:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_dig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6-7|cache:inst138|lpm_compare0:inst189|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~4.IN0
dataa[1] => data_wire[0]~5.IN0
dataa[2] => data_wire[1]~2.IN0
dataa[3] => data_wire[1]~3.IN0
dataa[4] => data_wire[2]~0.IN0
dataa[5] => data_wire[2]~1.IN0
datab[0] => data_wire[0]~4.IN1
datab[1] => data_wire[0]~5.IN1
datab[2] => data_wire[1]~2.IN1
datab[3] => data_wire[1]~3.IN1
datab[4] => data_wire[2]~0.IN1
datab[5] => data_wire[2]~1.IN1


|lab6-7|cache:inst138|tag:inst191
not_free <= inst2.DB_MAX_OUTPUT_PORT_TYPE
write => inst2~0.IN1
write => lpm_dff1:inst.enable
clk => inst2.CLK
clk => lpm_dff1:inst.clock
tag_out[0] <= lpm_dff1:inst.q[0]
tag_out[1] <= lpm_dff1:inst.q[1]
tag_out[2] <= lpm_dff1:inst.q[2]
tag_out[3] <= lpm_dff1:inst.q[3]
tag_out[4] <= lpm_dff1:inst.q[4]
tag_out[5] <= lpm_dff1:inst.q[5]
tag_in[0] => lpm_dff1:inst.data[0]
tag_in[1] => lpm_dff1:inst.data[1]
tag_in[2] => lpm_dff1:inst.data[2]
tag_in[3] => lpm_dff1:inst.data[3]
tag_in[4] => lpm_dff1:inst.data[4]
tag_in[5] => lpm_dff1:inst.data[5]


|lab6-7|cache:inst138|tag:inst191|lpm_dff1:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|lab6-7|cache:inst138|tag:inst191|lpm_dff1:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|continuous_ram_control:inst98
control <= inst41.DB_MAX_OUTPUT_PORT_TYPE
clk => inst50.IN0
start => lpm_mux4:inst44.data0
address[0] <= lpm_bustri0:inst.tridata[0]
address[1] <= lpm_bustri0:inst.tridata[1]


|lab6-7|cache:inst138|continuous_ram_control:inst98|lpm_mux4:inst44
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|lab6-7|cache:inst138|continuous_ram_control:inst98|lpm_mux4:inst44|LPM_MUX:lpm_mux_component
data[0][0] => mux_24e:auto_generated.data[0]
data[1][0] => mux_24e:auto_generated.data[1]
sel[0] => mux_24e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_24e:auto_generated.result[0]


|lab6-7|cache:inst138|continuous_ram_control:inst98|lpm_mux4:inst44|LPM_MUX:lpm_mux_component|mux_24e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w0_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0


|lab6-7|cache:inst138|continuous_ram_control:inst98|lpm_decode2:inst46
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]


|lab6-7|cache:inst138|continuous_ram_control:inst98|lpm_decode2:inst46|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|lab6-7|cache:inst138|continuous_ram_control:inst98|lpm_decode2:inst46|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode24w[1]~0.IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|continuous_ram_control:inst98|lpm_counter1:inst38
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|lab6-7|cache:inst138|continuous_ram_control:inst98|lpm_counter1:inst38|lpm_counter:lpm_counter_component
clock => cntr_api:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_api:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_api:auto_generated.q[0]
q[1] <= cntr_api:auto_generated.q[1]
cout <= cntr_api:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|lab6-7|cache:inst138|continuous_ram_control:inst98|lpm_counter1:inst38|lpm_counter:lpm_counter_component|cntr_api:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~5.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT


|lab6-7|cache:inst138|continuous_ram_control:inst98|lpm_bustri0:inst
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|lab6-7|cache:inst138|continuous_ram_control:inst98|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|lpm_mux4:inst72
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|lab6-7|cache:inst138|lpm_mux4:inst72|LPM_MUX:lpm_mux_component
data[0][0] => mux_24e:auto_generated.data[0]
data[1][0] => mux_24e:auto_generated.data[1]
sel[0] => mux_24e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_24e:auto_generated.result[0]


|lab6-7|cache:inst138|lpm_mux4:inst72|LPM_MUX:lpm_mux_component|mux_24e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w0_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0


|lab6-7|cache:inst138|continuous_ram_control:inst99
control <= inst41.DB_MAX_OUTPUT_PORT_TYPE
clk => inst50.IN0
start => lpm_mux4:inst44.data0
address[0] <= lpm_bustri0:inst.tridata[0]
address[1] <= lpm_bustri0:inst.tridata[1]


|lab6-7|cache:inst138|continuous_ram_control:inst99|lpm_mux4:inst44
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|lab6-7|cache:inst138|continuous_ram_control:inst99|lpm_mux4:inst44|LPM_MUX:lpm_mux_component
data[0][0] => mux_24e:auto_generated.data[0]
data[1][0] => mux_24e:auto_generated.data[1]
sel[0] => mux_24e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_24e:auto_generated.result[0]


|lab6-7|cache:inst138|continuous_ram_control:inst99|lpm_mux4:inst44|LPM_MUX:lpm_mux_component|mux_24e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w0_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0


|lab6-7|cache:inst138|continuous_ram_control:inst99|lpm_decode2:inst46
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]


|lab6-7|cache:inst138|continuous_ram_control:inst99|lpm_decode2:inst46|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|lab6-7|cache:inst138|continuous_ram_control:inst99|lpm_decode2:inst46|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode24w[1]~0.IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|continuous_ram_control:inst99|lpm_counter1:inst38
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|lab6-7|cache:inst138|continuous_ram_control:inst99|lpm_counter1:inst38|lpm_counter:lpm_counter_component
clock => cntr_api:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_api:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_api:auto_generated.q[0]
q[1] <= cntr_api:auto_generated.q[1]
cout <= cntr_api:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|lab6-7|cache:inst138|continuous_ram_control:inst99|lpm_counter1:inst38|lpm_counter:lpm_counter_component|cntr_api:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~5.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT


|lab6-7|cache:inst138|continuous_ram_control:inst99|lpm_bustri0:inst
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|lab6-7|cache:inst138|continuous_ram_control:inst99|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|lpm_dff5:inst209
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|lab6-7|cache:inst138|lpm_dff5:inst209|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|lpm_dff4:inst126
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
enable => lpm_ff:lpm_ff_component.enable
q <= lpm_ff:lpm_ff_component.q[0]


|lab6-7|cache:inst138|lpm_dff4:inst126|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => dffs[0]~0.IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|lpm_dff4:inst128
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
enable => lpm_ff:lpm_ff_component.enable
q <= lpm_ff:lpm_ff_component.q[0]


|lab6-7|cache:inst138|lpm_dff4:inst128|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => dffs[0]~0.IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|lpm_dff4:inst127
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
enable => lpm_ff:lpm_ff_component.enable
q <= lpm_ff:lpm_ff_component.q[0]


|lab6-7|cache:inst138|lpm_dff4:inst127|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => dffs[0]~0.IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|lpm_dff4:inst129
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
enable => lpm_ff:lpm_ff_component.enable
q <= lpm_ff:lpm_ff_component.q[0]


|lab6-7|cache:inst138|lpm_dff4:inst129|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => dffs[0]~0.IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|lpm_dff4:inst213
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
enable => lpm_ff:lpm_ff_component.enable
q <= lpm_ff:lpm_ff_component.q[0]


|lab6-7|cache:inst138|lpm_dff4:inst213|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => dffs[0]~0.IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|lpm_dff4:inst212
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
enable => lpm_ff:lpm_ff_component.enable
q <= lpm_ff:lpm_ff_component.q[0]


|lab6-7|cache:inst138|lpm_dff4:inst212|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => dffs[0]~0.IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|lpm_dff4:inst214
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
enable => lpm_ff:lpm_ff_component.enable
q <= lpm_ff:lpm_ff_component.q[0]


|lab6-7|cache:inst138|lpm_dff4:inst214|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => dffs[0]~0.IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|lpm_dff4:inst222
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
enable => lpm_ff:lpm_ff_component.enable
q <= lpm_ff:lpm_ff_component.q[0]


|lab6-7|cache:inst138|lpm_dff4:inst222|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => dffs[0]~0.IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|lpm_mux3:inst121
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]


|lab6-7|cache:inst138|lpm_mux3:inst121|LPM_MUX:lpm_mux_component
data[0][0] => mux_74e:auto_generated.data[0]
data[0][1] => mux_74e:auto_generated.data[1]
data[0][2] => mux_74e:auto_generated.data[2]
data[0][3] => mux_74e:auto_generated.data[3]
data[0][4] => mux_74e:auto_generated.data[4]
data[0][5] => mux_74e:auto_generated.data[5]
data[1][0] => mux_74e:auto_generated.data[6]
data[1][1] => mux_74e:auto_generated.data[7]
data[1][2] => mux_74e:auto_generated.data[8]
data[1][3] => mux_74e:auto_generated.data[9]
data[1][4] => mux_74e:auto_generated.data[10]
data[1][5] => mux_74e:auto_generated.data[11]
sel[0] => mux_74e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_74e:auto_generated.result[0]
result[1] <= mux_74e:auto_generated.result[1]
result[2] <= mux_74e:auto_generated.result[2]
result[3] <= mux_74e:auto_generated.result[3]
result[4] <= mux_74e:auto_generated.result[4]
result[5] <= mux_74e:auto_generated.result[5]


|lab6-7|cache:inst138|lpm_mux3:inst121|LPM_MUX:lpm_mux_component|mux_74e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w0_n0_mux_dataout~0.IN1
data[7] => l1_w1_n0_mux_dataout~0.IN1
data[8] => l1_w2_n0_mux_dataout~0.IN1
data[9] => l1_w3_n0_mux_dataout~0.IN1
data[10] => l1_w4_n0_mux_dataout~0.IN1
data[11] => l1_w5_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0


|lab6-7|cache:inst138|lpm_dff2:inst125
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|lab6-7|cache:inst138|lpm_dff2:inst125|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|lpm_mux5:inst123
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]


|lab6-7|cache:inst138|lpm_mux5:inst123|LPM_MUX:lpm_mux_component
data[0][0] => mux_f4e:auto_generated.data[0]
data[0][1] => mux_f4e:auto_generated.data[1]
data[0][2] => mux_f4e:auto_generated.data[2]
data[0][3] => mux_f4e:auto_generated.data[3]
data[0][4] => mux_f4e:auto_generated.data[4]
data[0][5] => mux_f4e:auto_generated.data[5]
data[1][0] => mux_f4e:auto_generated.data[6]
data[1][1] => mux_f4e:auto_generated.data[7]
data[1][2] => mux_f4e:auto_generated.data[8]
data[1][3] => mux_f4e:auto_generated.data[9]
data[1][4] => mux_f4e:auto_generated.data[10]
data[1][5] => mux_f4e:auto_generated.data[11]
data[2][0] => mux_f4e:auto_generated.data[12]
data[2][1] => mux_f4e:auto_generated.data[13]
data[2][2] => mux_f4e:auto_generated.data[14]
data[2][3] => mux_f4e:auto_generated.data[15]
data[2][4] => mux_f4e:auto_generated.data[16]
data[2][5] => mux_f4e:auto_generated.data[17]
data[3][0] => mux_f4e:auto_generated.data[18]
data[3][1] => mux_f4e:auto_generated.data[19]
data[3][2] => mux_f4e:auto_generated.data[20]
data[3][3] => mux_f4e:auto_generated.data[21]
data[3][4] => mux_f4e:auto_generated.data[22]
data[3][5] => mux_f4e:auto_generated.data[23]
data[4][0] => mux_f4e:auto_generated.data[24]
data[4][1] => mux_f4e:auto_generated.data[25]
data[4][2] => mux_f4e:auto_generated.data[26]
data[4][3] => mux_f4e:auto_generated.data[27]
data[4][4] => mux_f4e:auto_generated.data[28]
data[4][5] => mux_f4e:auto_generated.data[29]
data[5][0] => mux_f4e:auto_generated.data[30]
data[5][1] => mux_f4e:auto_generated.data[31]
data[5][2] => mux_f4e:auto_generated.data[32]
data[5][3] => mux_f4e:auto_generated.data[33]
data[5][4] => mux_f4e:auto_generated.data[34]
data[5][5] => mux_f4e:auto_generated.data[35]
data[6][0] => mux_f4e:auto_generated.data[36]
data[6][1] => mux_f4e:auto_generated.data[37]
data[6][2] => mux_f4e:auto_generated.data[38]
data[6][3] => mux_f4e:auto_generated.data[39]
data[6][4] => mux_f4e:auto_generated.data[40]
data[6][5] => mux_f4e:auto_generated.data[41]
data[7][0] => mux_f4e:auto_generated.data[42]
data[7][1] => mux_f4e:auto_generated.data[43]
data[7][2] => mux_f4e:auto_generated.data[44]
data[7][3] => mux_f4e:auto_generated.data[45]
data[7][4] => mux_f4e:auto_generated.data[46]
data[7][5] => mux_f4e:auto_generated.data[47]
sel[0] => mux_f4e:auto_generated.sel[0]
sel[1] => mux_f4e:auto_generated.sel[1]
sel[2] => mux_f4e:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_f4e:auto_generated.result[0]
result[1] <= mux_f4e:auto_generated.result[1]
result[2] <= mux_f4e:auto_generated.result[2]
result[3] <= mux_f4e:auto_generated.result[3]
result[4] <= mux_f4e:auto_generated.result[4]
result[5] <= mux_f4e:auto_generated.result[5]


|lab6-7|cache:inst138|lpm_mux5:inst123|LPM_MUX:lpm_mux_component|mux_f4e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w0_n0_mux_dataout~0.IN1
data[7] => l1_w1_n0_mux_dataout~0.IN1
data[8] => l1_w2_n0_mux_dataout~0.IN1
data[9] => l1_w3_n0_mux_dataout~0.IN1
data[10] => l1_w4_n0_mux_dataout~0.IN1
data[11] => l1_w5_n0_mux_dataout~0.IN1
data[12] => l1_w0_n1_mux_dataout~1.IN1
data[13] => l1_w1_n1_mux_dataout~1.IN1
data[14] => l1_w2_n1_mux_dataout~1.IN1
data[15] => l1_w3_n1_mux_dataout~1.IN1
data[16] => l1_w4_n1_mux_dataout~1.IN1
data[17] => l1_w5_n1_mux_dataout~1.IN1
data[18] => l1_w0_n1_mux_dataout~0.IN1
data[19] => l1_w1_n1_mux_dataout~0.IN1
data[20] => l1_w2_n1_mux_dataout~0.IN1
data[21] => l1_w3_n1_mux_dataout~0.IN1
data[22] => l1_w4_n1_mux_dataout~0.IN1
data[23] => l1_w5_n1_mux_dataout~0.IN1
data[24] => l1_w0_n2_mux_dataout~1.IN1
data[25] => l1_w1_n2_mux_dataout~1.IN1
data[26] => l1_w2_n2_mux_dataout~1.IN1
data[27] => l1_w3_n2_mux_dataout~1.IN1
data[28] => l1_w4_n2_mux_dataout~1.IN1
data[29] => l1_w5_n2_mux_dataout~1.IN1
data[30] => l1_w0_n2_mux_dataout~0.IN1
data[31] => l1_w1_n2_mux_dataout~0.IN1
data[32] => l1_w2_n2_mux_dataout~0.IN1
data[33] => l1_w3_n2_mux_dataout~0.IN1
data[34] => l1_w4_n2_mux_dataout~0.IN1
data[35] => l1_w5_n2_mux_dataout~0.IN1
data[36] => l1_w0_n3_mux_dataout~1.IN1
data[37] => l1_w1_n3_mux_dataout~1.IN1
data[38] => l1_w2_n3_mux_dataout~1.IN1
data[39] => l1_w3_n3_mux_dataout~1.IN1
data[40] => l1_w4_n3_mux_dataout~1.IN1
data[41] => l1_w5_n3_mux_dataout~1.IN1
data[42] => l1_w0_n3_mux_dataout~0.IN1
data[43] => l1_w1_n3_mux_dataout~0.IN1
data[44] => l1_w2_n3_mux_dataout~0.IN1
data[45] => l1_w3_n3_mux_dataout~0.IN1
data[46] => l1_w4_n3_mux_dataout~0.IN1
data[47] => l1_w5_n3_mux_dataout~0.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l3_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l3_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l3_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l3_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l3_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~24.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~25.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~26.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~27.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~28.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~29.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~30.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~31.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~32.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~33.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~34.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~35.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~36.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~37.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~38.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~39.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~40.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~41.IN0


|lab6-7|cache:inst138|cache_line:inst
data_out1[0] <= data_out1~4.DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1~3.DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1~2.DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1~1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1~0.DB_MAX_OUTPUT_PORT_TYPE
read1 => lpm_decode0:inst16.enable
address[0] => lpm_decode0:inst16.data[0]
address[0] => lpm_decode0:inst18.data[0]
address[0] => lpm_decode0:inst34.data[0]
address[1] => lpm_decode0:inst16.data[1]
address[1] => lpm_decode0:inst18.data[1]
address[1] => lpm_decode0:inst34.data[1]
clk => lpm_dff0:inst1.clock
clk => lpm_dff0:inst2.clock
clk => lpm_dff0:inst3.clock
clk => lpm_dff0:inst.clock
write => lpm_decode0:inst18.enable
data_in[0] => lpm_dff0:inst1.data[0]
data_in[0] => lpm_dff0:inst2.data[0]
data_in[0] => lpm_dff0:inst3.data[0]
data_in[0] => lpm_dff0:inst.data[0]
data_in[1] => lpm_dff0:inst1.data[1]
data_in[1] => lpm_dff0:inst2.data[1]
data_in[1] => lpm_dff0:inst3.data[1]
data_in[1] => lpm_dff0:inst.data[1]
data_in[2] => lpm_dff0:inst1.data[2]
data_in[2] => lpm_dff0:inst2.data[2]
data_in[2] => lpm_dff0:inst3.data[2]
data_in[2] => lpm_dff0:inst.data[2]
data_in[3] => lpm_dff0:inst1.data[3]
data_in[3] => lpm_dff0:inst2.data[3]
data_in[3] => lpm_dff0:inst3.data[3]
data_in[3] => lpm_dff0:inst.data[3]
data_in[4] => lpm_dff0:inst1.data[4]
data_in[4] => lpm_dff0:inst2.data[4]
data_in[4] => lpm_dff0:inst3.data[4]
data_in[4] => lpm_dff0:inst.data[4]
data_out2[0] <= data_out2~4.DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2~3.DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2~2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2~1.DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2~0.DB_MAX_OUTPUT_PORT_TYPE
read2 => lpm_decode0:inst34.enable


|lab6-7|cache:inst138|cache_line:inst|lpm_bustri5:inst39
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst|lpm_bustri5:inst39|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst|lpm_decode0:inst16
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|lab6-7|cache:inst138|cache_line:inst|lpm_decode0:inst16|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|lab6-7|cache:inst138|cache_line:inst|lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst|lpm_dff0:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|lab6-7|cache:inst138|cache_line:inst|lpm_dff0:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst|lpm_decode0:inst18
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|lab6-7|cache:inst138|cache_line:inst|lpm_decode0:inst18|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|lab6-7|cache:inst138|cache_line:inst|lpm_decode0:inst18|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst|lpm_bustri5:inst40
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst|lpm_bustri5:inst40|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst|lpm_dff0:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|lab6-7|cache:inst138|cache_line:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst|lpm_bustri5:inst41
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst|lpm_bustri5:inst41|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst|lpm_dff0:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|lab6-7|cache:inst138|cache_line:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst|lpm_bustri5:inst42
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst|lpm_bustri5:inst42|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|lab6-7|cache:inst138|cache_line:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst|lpm_bustri5:inst35
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst|lpm_bustri5:inst35|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst|lpm_decode0:inst34
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|lab6-7|cache:inst138|cache_line:inst|lpm_decode0:inst34|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|lab6-7|cache:inst138|cache_line:inst|lpm_decode0:inst34|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst|lpm_bustri5:inst36
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst|lpm_bustri5:inst36|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst|lpm_bustri5:inst37
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst|lpm_bustri5:inst37|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst|lpm_bustri5:inst38
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst|lpm_bustri5:inst38|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|lpm_mux4:inst50
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|lab6-7|cache:inst138|lpm_mux4:inst50|LPM_MUX:lpm_mux_component
data[0][0] => mux_24e:auto_generated.data[0]
data[1][0] => mux_24e:auto_generated.data[1]
sel[0] => mux_24e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_24e:auto_generated.result[0]


|lab6-7|cache:inst138|lpm_mux4:inst50|LPM_MUX:lpm_mux_component|mux_24e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w0_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0


|lab6-7|cache:inst138|lpm_decode1:inst48
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]


|lab6-7|cache:inst138|lpm_decode1:inst48|lpm_decode:lpm_decode_component
data[0] => decode_5sf:auto_generated.data[0]
data[1] => decode_5sf:auto_generated.data[1]
data[2] => decode_5sf:auto_generated.data[2]
enable => decode_5sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_5sf:auto_generated.eq[0]
eq[1] <= decode_5sf:auto_generated.eq[1]
eq[2] <= decode_5sf:auto_generated.eq[2]
eq[3] <= decode_5sf:auto_generated.eq[3]
eq[4] <= decode_5sf:auto_generated.eq[4]
eq[5] <= decode_5sf:auto_generated.eq[5]
eq[6] <= decode_5sf:auto_generated.eq[6]
eq[7] <= decode_5sf:auto_generated.eq[7]


|lab6-7|cache:inst138|lpm_decode1:inst48|lpm_decode:lpm_decode_component|decode_5sf:auto_generated
data[0] => w_anode18w[1].IN1
data[0] => w_anode1w[1]~2.IN0
data[0] => w_anode28w[1]~1.IN0
data[0] => w_anode38w[1].IN1
data[0] => w_anode48w[1]~1.IN0
data[0] => w_anode58w[1].IN1
data[0] => w_anode68w[1]~0.IN0
data[0] => w_anode78w[1].IN1
data[1] => w_anode18w[2]~1.IN0
data[1] => w_anode1w[2]~1.IN0
data[1] => w_anode28w[2].IN1
data[1] => w_anode38w[2].IN1
data[1] => w_anode48w[2]~0.IN0
data[1] => w_anode58w[2]~0.IN0
data[1] => w_anode68w[2].IN1
data[1] => w_anode78w[2].IN1
data[2] => w_anode18w[3]~0.IN0
data[2] => w_anode1w[3]~0.IN0
data[2] => w_anode28w[3]~0.IN0
data[2] => w_anode38w[3]~0.IN0
data[2] => w_anode48w[3].IN1
data[2] => w_anode58w[3].IN1
data[2] => w_anode68w[3].IN1
data[2] => w_anode78w[3].IN1
enable => w_anode18w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode28w[1].IN0
enable => w_anode38w[1].IN0
enable => w_anode48w[1].IN0
enable => w_anode58w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode78w[1].IN0
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode18w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode28w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode38w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode48w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode58w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode68w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode78w[3].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|lpm_decode1:inst73
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]


|lab6-7|cache:inst138|lpm_decode1:inst73|lpm_decode:lpm_decode_component
data[0] => decode_5sf:auto_generated.data[0]
data[1] => decode_5sf:auto_generated.data[1]
data[2] => decode_5sf:auto_generated.data[2]
enable => decode_5sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_5sf:auto_generated.eq[0]
eq[1] <= decode_5sf:auto_generated.eq[1]
eq[2] <= decode_5sf:auto_generated.eq[2]
eq[3] <= decode_5sf:auto_generated.eq[3]
eq[4] <= decode_5sf:auto_generated.eq[4]
eq[5] <= decode_5sf:auto_generated.eq[5]
eq[6] <= decode_5sf:auto_generated.eq[6]
eq[7] <= decode_5sf:auto_generated.eq[7]


|lab6-7|cache:inst138|lpm_decode1:inst73|lpm_decode:lpm_decode_component|decode_5sf:auto_generated
data[0] => w_anode18w[1].IN1
data[0] => w_anode1w[1]~2.IN0
data[0] => w_anode28w[1]~1.IN0
data[0] => w_anode38w[1].IN1
data[0] => w_anode48w[1]~1.IN0
data[0] => w_anode58w[1].IN1
data[0] => w_anode68w[1]~0.IN0
data[0] => w_anode78w[1].IN1
data[1] => w_anode18w[2]~1.IN0
data[1] => w_anode1w[2]~1.IN0
data[1] => w_anode28w[2].IN1
data[1] => w_anode38w[2].IN1
data[1] => w_anode48w[2]~0.IN0
data[1] => w_anode58w[2]~0.IN0
data[1] => w_anode68w[2].IN1
data[1] => w_anode78w[2].IN1
data[2] => w_anode18w[3]~0.IN0
data[2] => w_anode1w[3]~0.IN0
data[2] => w_anode28w[3]~0.IN0
data[2] => w_anode38w[3]~0.IN0
data[2] => w_anode48w[3].IN1
data[2] => w_anode58w[3].IN1
data[2] => w_anode68w[3].IN1
data[2] => w_anode78w[3].IN1
enable => w_anode18w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode28w[1].IN0
enable => w_anode38w[1].IN0
enable => w_anode48w[1].IN0
enable => w_anode58w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode78w[1].IN0
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode18w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode28w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode38w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode48w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode58w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode68w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode78w[3].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|lpm_mux0:inst54
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]


|lab6-7|cache:inst138|lpm_mux0:inst54|LPM_MUX:lpm_mux_component
data[0][0] => mux_34e:auto_generated.data[0]
data[0][1] => mux_34e:auto_generated.data[1]
data[1][0] => mux_34e:auto_generated.data[2]
data[1][1] => mux_34e:auto_generated.data[3]
sel[0] => mux_34e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_34e:auto_generated.result[0]
result[1] <= mux_34e:auto_generated.result[1]


|lab6-7|cache:inst138|lpm_mux0:inst54|LPM_MUX:lpm_mux_component|mux_34e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w0_n0_mux_dataout~0.IN1
data[3] => l1_w1_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0


|lab6-7|cache:inst138|lpm_mux1:inst124
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]


|lab6-7|cache:inst138|lpm_mux1:inst124|LPM_MUX:lpm_mux_component
data[0][0] => mux_64e:auto_generated.data[0]
data[0][1] => mux_64e:auto_generated.data[1]
data[0][2] => mux_64e:auto_generated.data[2]
data[0][3] => mux_64e:auto_generated.data[3]
data[0][4] => mux_64e:auto_generated.data[4]
data[1][0] => mux_64e:auto_generated.data[5]
data[1][1] => mux_64e:auto_generated.data[6]
data[1][2] => mux_64e:auto_generated.data[7]
data[1][3] => mux_64e:auto_generated.data[8]
data[1][4] => mux_64e:auto_generated.data[9]
sel[0] => mux_64e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_64e:auto_generated.result[0]
result[1] <= mux_64e:auto_generated.result[1]
result[2] <= mux_64e:auto_generated.result[2]
result[3] <= mux_64e:auto_generated.result[3]
result[4] <= mux_64e:auto_generated.result[4]


|lab6-7|cache:inst138|lpm_mux1:inst124|LPM_MUX:lpm_mux_component|mux_64e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w0_n0_mux_dataout~0.IN1
data[6] => l1_w1_n0_mux_dataout~0.IN1
data[7] => l1_w2_n0_mux_dataout~0.IN1
data[8] => l1_w3_n0_mux_dataout~0.IN1
data[9] => l1_w4_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0


|lab6-7|cache:inst138|cache_line:inst117
data_out1[0] <= data_out1~4.DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1~3.DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1~2.DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1~1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1~0.DB_MAX_OUTPUT_PORT_TYPE
read1 => lpm_decode0:inst16.enable
address[0] => lpm_decode0:inst16.data[0]
address[0] => lpm_decode0:inst18.data[0]
address[0] => lpm_decode0:inst34.data[0]
address[1] => lpm_decode0:inst16.data[1]
address[1] => lpm_decode0:inst18.data[1]
address[1] => lpm_decode0:inst34.data[1]
clk => lpm_dff0:inst1.clock
clk => lpm_dff0:inst2.clock
clk => lpm_dff0:inst3.clock
clk => lpm_dff0:inst.clock
write => lpm_decode0:inst18.enable
data_in[0] => lpm_dff0:inst1.data[0]
data_in[0] => lpm_dff0:inst2.data[0]
data_in[0] => lpm_dff0:inst3.data[0]
data_in[0] => lpm_dff0:inst.data[0]
data_in[1] => lpm_dff0:inst1.data[1]
data_in[1] => lpm_dff0:inst2.data[1]
data_in[1] => lpm_dff0:inst3.data[1]
data_in[1] => lpm_dff0:inst.data[1]
data_in[2] => lpm_dff0:inst1.data[2]
data_in[2] => lpm_dff0:inst2.data[2]
data_in[2] => lpm_dff0:inst3.data[2]
data_in[2] => lpm_dff0:inst.data[2]
data_in[3] => lpm_dff0:inst1.data[3]
data_in[3] => lpm_dff0:inst2.data[3]
data_in[3] => lpm_dff0:inst3.data[3]
data_in[3] => lpm_dff0:inst.data[3]
data_in[4] => lpm_dff0:inst1.data[4]
data_in[4] => lpm_dff0:inst2.data[4]
data_in[4] => lpm_dff0:inst3.data[4]
data_in[4] => lpm_dff0:inst.data[4]
data_out2[0] <= data_out2~4.DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2~3.DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2~2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2~1.DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2~0.DB_MAX_OUTPUT_PORT_TYPE
read2 => lpm_decode0:inst34.enable


|lab6-7|cache:inst138|cache_line:inst117|lpm_bustri5:inst39
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst117|lpm_bustri5:inst39|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst117|lpm_decode0:inst16
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|lab6-7|cache:inst138|cache_line:inst117|lpm_decode0:inst16|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|lab6-7|cache:inst138|cache_line:inst117|lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst117|lpm_dff0:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|lab6-7|cache:inst138|cache_line:inst117|lpm_dff0:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst117|lpm_decode0:inst18
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|lab6-7|cache:inst138|cache_line:inst117|lpm_decode0:inst18|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|lab6-7|cache:inst138|cache_line:inst117|lpm_decode0:inst18|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst117|lpm_bustri5:inst40
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst117|lpm_bustri5:inst40|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst117|lpm_dff0:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|lab6-7|cache:inst138|cache_line:inst117|lpm_dff0:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst117|lpm_bustri5:inst41
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst117|lpm_bustri5:inst41|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst117|lpm_dff0:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|lab6-7|cache:inst138|cache_line:inst117|lpm_dff0:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst117|lpm_bustri5:inst42
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst117|lpm_bustri5:inst42|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst117|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|lab6-7|cache:inst138|cache_line:inst117|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst117|lpm_bustri5:inst35
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst117|lpm_bustri5:inst35|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst117|lpm_decode0:inst34
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|lab6-7|cache:inst138|cache_line:inst117|lpm_decode0:inst34|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|lab6-7|cache:inst138|cache_line:inst117|lpm_decode0:inst34|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst117|lpm_bustri5:inst36
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst117|lpm_bustri5:inst36|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst117|lpm_bustri5:inst37
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst117|lpm_bustri5:inst37|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst117|lpm_bustri5:inst38
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst117|lpm_bustri5:inst38|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst118
data_out1[0] <= data_out1~4.DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1~3.DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1~2.DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1~1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1~0.DB_MAX_OUTPUT_PORT_TYPE
read1 => lpm_decode0:inst16.enable
address[0] => lpm_decode0:inst16.data[0]
address[0] => lpm_decode0:inst18.data[0]
address[0] => lpm_decode0:inst34.data[0]
address[1] => lpm_decode0:inst16.data[1]
address[1] => lpm_decode0:inst18.data[1]
address[1] => lpm_decode0:inst34.data[1]
clk => lpm_dff0:inst1.clock
clk => lpm_dff0:inst2.clock
clk => lpm_dff0:inst3.clock
clk => lpm_dff0:inst.clock
write => lpm_decode0:inst18.enable
data_in[0] => lpm_dff0:inst1.data[0]
data_in[0] => lpm_dff0:inst2.data[0]
data_in[0] => lpm_dff0:inst3.data[0]
data_in[0] => lpm_dff0:inst.data[0]
data_in[1] => lpm_dff0:inst1.data[1]
data_in[1] => lpm_dff0:inst2.data[1]
data_in[1] => lpm_dff0:inst3.data[1]
data_in[1] => lpm_dff0:inst.data[1]
data_in[2] => lpm_dff0:inst1.data[2]
data_in[2] => lpm_dff0:inst2.data[2]
data_in[2] => lpm_dff0:inst3.data[2]
data_in[2] => lpm_dff0:inst.data[2]
data_in[3] => lpm_dff0:inst1.data[3]
data_in[3] => lpm_dff0:inst2.data[3]
data_in[3] => lpm_dff0:inst3.data[3]
data_in[3] => lpm_dff0:inst.data[3]
data_in[4] => lpm_dff0:inst1.data[4]
data_in[4] => lpm_dff0:inst2.data[4]
data_in[4] => lpm_dff0:inst3.data[4]
data_in[4] => lpm_dff0:inst.data[4]
data_out2[0] <= data_out2~4.DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2~3.DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2~2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2~1.DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2~0.DB_MAX_OUTPUT_PORT_TYPE
read2 => lpm_decode0:inst34.enable


|lab6-7|cache:inst138|cache_line:inst118|lpm_bustri5:inst39
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst118|lpm_bustri5:inst39|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst118|lpm_decode0:inst16
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|lab6-7|cache:inst138|cache_line:inst118|lpm_decode0:inst16|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|lab6-7|cache:inst138|cache_line:inst118|lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst118|lpm_dff0:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|lab6-7|cache:inst138|cache_line:inst118|lpm_dff0:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst118|lpm_decode0:inst18
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|lab6-7|cache:inst138|cache_line:inst118|lpm_decode0:inst18|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|lab6-7|cache:inst138|cache_line:inst118|lpm_decode0:inst18|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst118|lpm_bustri5:inst40
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst118|lpm_bustri5:inst40|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst118|lpm_dff0:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|lab6-7|cache:inst138|cache_line:inst118|lpm_dff0:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst118|lpm_bustri5:inst41
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst118|lpm_bustri5:inst41|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst118|lpm_dff0:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|lab6-7|cache:inst138|cache_line:inst118|lpm_dff0:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst118|lpm_bustri5:inst42
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst118|lpm_bustri5:inst42|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst118|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|lab6-7|cache:inst138|cache_line:inst118|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst118|lpm_bustri5:inst35
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst118|lpm_bustri5:inst35|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst118|lpm_decode0:inst34
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|lab6-7|cache:inst138|cache_line:inst118|lpm_decode0:inst34|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|lab6-7|cache:inst138|cache_line:inst118|lpm_decode0:inst34|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst118|lpm_bustri5:inst36
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst118|lpm_bustri5:inst36|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst118|lpm_bustri5:inst37
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst118|lpm_bustri5:inst37|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst118|lpm_bustri5:inst38
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst118|lpm_bustri5:inst38|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst135
data_out1[0] <= data_out1~4.DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1~3.DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1~2.DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1~1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1~0.DB_MAX_OUTPUT_PORT_TYPE
read1 => lpm_decode0:inst16.enable
address[0] => lpm_decode0:inst16.data[0]
address[0] => lpm_decode0:inst18.data[0]
address[0] => lpm_decode0:inst34.data[0]
address[1] => lpm_decode0:inst16.data[1]
address[1] => lpm_decode0:inst18.data[1]
address[1] => lpm_decode0:inst34.data[1]
clk => lpm_dff0:inst1.clock
clk => lpm_dff0:inst2.clock
clk => lpm_dff0:inst3.clock
clk => lpm_dff0:inst.clock
write => lpm_decode0:inst18.enable
data_in[0] => lpm_dff0:inst1.data[0]
data_in[0] => lpm_dff0:inst2.data[0]
data_in[0] => lpm_dff0:inst3.data[0]
data_in[0] => lpm_dff0:inst.data[0]
data_in[1] => lpm_dff0:inst1.data[1]
data_in[1] => lpm_dff0:inst2.data[1]
data_in[1] => lpm_dff0:inst3.data[1]
data_in[1] => lpm_dff0:inst.data[1]
data_in[2] => lpm_dff0:inst1.data[2]
data_in[2] => lpm_dff0:inst2.data[2]
data_in[2] => lpm_dff0:inst3.data[2]
data_in[2] => lpm_dff0:inst.data[2]
data_in[3] => lpm_dff0:inst1.data[3]
data_in[3] => lpm_dff0:inst2.data[3]
data_in[3] => lpm_dff0:inst3.data[3]
data_in[3] => lpm_dff0:inst.data[3]
data_in[4] => lpm_dff0:inst1.data[4]
data_in[4] => lpm_dff0:inst2.data[4]
data_in[4] => lpm_dff0:inst3.data[4]
data_in[4] => lpm_dff0:inst.data[4]
data_out2[0] <= data_out2~4.DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2~3.DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2~2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2~1.DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2~0.DB_MAX_OUTPUT_PORT_TYPE
read2 => lpm_decode0:inst34.enable


|lab6-7|cache:inst138|cache_line:inst135|lpm_bustri5:inst39
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst135|lpm_bustri5:inst39|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst135|lpm_decode0:inst16
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|lab6-7|cache:inst138|cache_line:inst135|lpm_decode0:inst16|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|lab6-7|cache:inst138|cache_line:inst135|lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst135|lpm_dff0:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|lab6-7|cache:inst138|cache_line:inst135|lpm_dff0:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst135|lpm_decode0:inst18
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|lab6-7|cache:inst138|cache_line:inst135|lpm_decode0:inst18|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|lab6-7|cache:inst138|cache_line:inst135|lpm_decode0:inst18|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst135|lpm_bustri5:inst40
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst135|lpm_bustri5:inst40|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst135|lpm_dff0:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|lab6-7|cache:inst138|cache_line:inst135|lpm_dff0:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst135|lpm_bustri5:inst41
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst135|lpm_bustri5:inst41|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst135|lpm_dff0:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|lab6-7|cache:inst138|cache_line:inst135|lpm_dff0:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst135|lpm_bustri5:inst42
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst135|lpm_bustri5:inst42|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst135|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|lab6-7|cache:inst138|cache_line:inst135|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst135|lpm_bustri5:inst35
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst135|lpm_bustri5:inst35|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst135|lpm_decode0:inst34
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|lab6-7|cache:inst138|cache_line:inst135|lpm_decode0:inst34|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|lab6-7|cache:inst138|cache_line:inst135|lpm_decode0:inst34|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst135|lpm_bustri5:inst36
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst135|lpm_bustri5:inst36|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst135|lpm_bustri5:inst37
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst135|lpm_bustri5:inst37|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst135|lpm_bustri5:inst38
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst135|lpm_bustri5:inst38|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst136
data_out1[0] <= data_out1~4.DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1~3.DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1~2.DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1~1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1~0.DB_MAX_OUTPUT_PORT_TYPE
read1 => lpm_decode0:inst16.enable
address[0] => lpm_decode0:inst16.data[0]
address[0] => lpm_decode0:inst18.data[0]
address[0] => lpm_decode0:inst34.data[0]
address[1] => lpm_decode0:inst16.data[1]
address[1] => lpm_decode0:inst18.data[1]
address[1] => lpm_decode0:inst34.data[1]
clk => lpm_dff0:inst1.clock
clk => lpm_dff0:inst2.clock
clk => lpm_dff0:inst3.clock
clk => lpm_dff0:inst.clock
write => lpm_decode0:inst18.enable
data_in[0] => lpm_dff0:inst1.data[0]
data_in[0] => lpm_dff0:inst2.data[0]
data_in[0] => lpm_dff0:inst3.data[0]
data_in[0] => lpm_dff0:inst.data[0]
data_in[1] => lpm_dff0:inst1.data[1]
data_in[1] => lpm_dff0:inst2.data[1]
data_in[1] => lpm_dff0:inst3.data[1]
data_in[1] => lpm_dff0:inst.data[1]
data_in[2] => lpm_dff0:inst1.data[2]
data_in[2] => lpm_dff0:inst2.data[2]
data_in[2] => lpm_dff0:inst3.data[2]
data_in[2] => lpm_dff0:inst.data[2]
data_in[3] => lpm_dff0:inst1.data[3]
data_in[3] => lpm_dff0:inst2.data[3]
data_in[3] => lpm_dff0:inst3.data[3]
data_in[3] => lpm_dff0:inst.data[3]
data_in[4] => lpm_dff0:inst1.data[4]
data_in[4] => lpm_dff0:inst2.data[4]
data_in[4] => lpm_dff0:inst3.data[4]
data_in[4] => lpm_dff0:inst.data[4]
data_out2[0] <= data_out2~4.DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2~3.DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2~2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2~1.DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2~0.DB_MAX_OUTPUT_PORT_TYPE
read2 => lpm_decode0:inst34.enable


|lab6-7|cache:inst138|cache_line:inst136|lpm_bustri5:inst39
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst136|lpm_bustri5:inst39|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst136|lpm_decode0:inst16
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|lab6-7|cache:inst138|cache_line:inst136|lpm_decode0:inst16|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|lab6-7|cache:inst138|cache_line:inst136|lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst136|lpm_dff0:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|lab6-7|cache:inst138|cache_line:inst136|lpm_dff0:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst136|lpm_decode0:inst18
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|lab6-7|cache:inst138|cache_line:inst136|lpm_decode0:inst18|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|lab6-7|cache:inst138|cache_line:inst136|lpm_decode0:inst18|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst136|lpm_bustri5:inst40
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst136|lpm_bustri5:inst40|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst136|lpm_dff0:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|lab6-7|cache:inst138|cache_line:inst136|lpm_dff0:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst136|lpm_bustri5:inst41
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst136|lpm_bustri5:inst41|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst136|lpm_dff0:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|lab6-7|cache:inst138|cache_line:inst136|lpm_dff0:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst136|lpm_bustri5:inst42
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst136|lpm_bustri5:inst42|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst136|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|lab6-7|cache:inst138|cache_line:inst136|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst136|lpm_bustri5:inst35
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst136|lpm_bustri5:inst35|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst136|lpm_decode0:inst34
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|lab6-7|cache:inst138|cache_line:inst136|lpm_decode0:inst34|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|lab6-7|cache:inst138|cache_line:inst136|lpm_decode0:inst34|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst136|lpm_bustri5:inst36
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst136|lpm_bustri5:inst36|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst136|lpm_bustri5:inst37
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst136|lpm_bustri5:inst37|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst136|lpm_bustri5:inst38
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst136|lpm_bustri5:inst38|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst4
data_out1[0] <= data_out1~4.DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1~3.DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1~2.DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1~1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1~0.DB_MAX_OUTPUT_PORT_TYPE
read1 => lpm_decode0:inst16.enable
address[0] => lpm_decode0:inst16.data[0]
address[0] => lpm_decode0:inst18.data[0]
address[0] => lpm_decode0:inst34.data[0]
address[1] => lpm_decode0:inst16.data[1]
address[1] => lpm_decode0:inst18.data[1]
address[1] => lpm_decode0:inst34.data[1]
clk => lpm_dff0:inst1.clock
clk => lpm_dff0:inst2.clock
clk => lpm_dff0:inst3.clock
clk => lpm_dff0:inst.clock
write => lpm_decode0:inst18.enable
data_in[0] => lpm_dff0:inst1.data[0]
data_in[0] => lpm_dff0:inst2.data[0]
data_in[0] => lpm_dff0:inst3.data[0]
data_in[0] => lpm_dff0:inst.data[0]
data_in[1] => lpm_dff0:inst1.data[1]
data_in[1] => lpm_dff0:inst2.data[1]
data_in[1] => lpm_dff0:inst3.data[1]
data_in[1] => lpm_dff0:inst.data[1]
data_in[2] => lpm_dff0:inst1.data[2]
data_in[2] => lpm_dff0:inst2.data[2]
data_in[2] => lpm_dff0:inst3.data[2]
data_in[2] => lpm_dff0:inst.data[2]
data_in[3] => lpm_dff0:inst1.data[3]
data_in[3] => lpm_dff0:inst2.data[3]
data_in[3] => lpm_dff0:inst3.data[3]
data_in[3] => lpm_dff0:inst.data[3]
data_in[4] => lpm_dff0:inst1.data[4]
data_in[4] => lpm_dff0:inst2.data[4]
data_in[4] => lpm_dff0:inst3.data[4]
data_in[4] => lpm_dff0:inst.data[4]
data_out2[0] <= data_out2~4.DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2~3.DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2~2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2~1.DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2~0.DB_MAX_OUTPUT_PORT_TYPE
read2 => lpm_decode0:inst34.enable


|lab6-7|cache:inst138|cache_line:inst4|lpm_bustri5:inst39
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst4|lpm_bustri5:inst39|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst4|lpm_decode0:inst16
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|lab6-7|cache:inst138|cache_line:inst4|lpm_decode0:inst16|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|lab6-7|cache:inst138|cache_line:inst4|lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst4|lpm_dff0:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|lab6-7|cache:inst138|cache_line:inst4|lpm_dff0:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst4|lpm_decode0:inst18
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|lab6-7|cache:inst138|cache_line:inst4|lpm_decode0:inst18|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|lab6-7|cache:inst138|cache_line:inst4|lpm_decode0:inst18|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst4|lpm_bustri5:inst40
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst4|lpm_bustri5:inst40|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst4|lpm_dff0:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|lab6-7|cache:inst138|cache_line:inst4|lpm_dff0:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst4|lpm_bustri5:inst41
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst4|lpm_bustri5:inst41|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst4|lpm_dff0:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|lab6-7|cache:inst138|cache_line:inst4|lpm_dff0:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst4|lpm_bustri5:inst42
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst4|lpm_bustri5:inst42|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst4|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|lab6-7|cache:inst138|cache_line:inst4|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst4|lpm_bustri5:inst35
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst4|lpm_bustri5:inst35|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst4|lpm_decode0:inst34
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|lab6-7|cache:inst138|cache_line:inst4|lpm_decode0:inst34|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|lab6-7|cache:inst138|cache_line:inst4|lpm_decode0:inst34|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst4|lpm_bustri5:inst36
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst4|lpm_bustri5:inst36|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst4|lpm_bustri5:inst37
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst4|lpm_bustri5:inst37|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst4|lpm_bustri5:inst38
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst4|lpm_bustri5:inst38|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst229
data_out1[0] <= data_out1~4.DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1~3.DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1~2.DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1~1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1~0.DB_MAX_OUTPUT_PORT_TYPE
read1 => lpm_decode0:inst16.enable
address[0] => lpm_decode0:inst16.data[0]
address[0] => lpm_decode0:inst18.data[0]
address[0] => lpm_decode0:inst34.data[0]
address[1] => lpm_decode0:inst16.data[1]
address[1] => lpm_decode0:inst18.data[1]
address[1] => lpm_decode0:inst34.data[1]
clk => lpm_dff0:inst1.clock
clk => lpm_dff0:inst2.clock
clk => lpm_dff0:inst3.clock
clk => lpm_dff0:inst.clock
write => lpm_decode0:inst18.enable
data_in[0] => lpm_dff0:inst1.data[0]
data_in[0] => lpm_dff0:inst2.data[0]
data_in[0] => lpm_dff0:inst3.data[0]
data_in[0] => lpm_dff0:inst.data[0]
data_in[1] => lpm_dff0:inst1.data[1]
data_in[1] => lpm_dff0:inst2.data[1]
data_in[1] => lpm_dff0:inst3.data[1]
data_in[1] => lpm_dff0:inst.data[1]
data_in[2] => lpm_dff0:inst1.data[2]
data_in[2] => lpm_dff0:inst2.data[2]
data_in[2] => lpm_dff0:inst3.data[2]
data_in[2] => lpm_dff0:inst.data[2]
data_in[3] => lpm_dff0:inst1.data[3]
data_in[3] => lpm_dff0:inst2.data[3]
data_in[3] => lpm_dff0:inst3.data[3]
data_in[3] => lpm_dff0:inst.data[3]
data_in[4] => lpm_dff0:inst1.data[4]
data_in[4] => lpm_dff0:inst2.data[4]
data_in[4] => lpm_dff0:inst3.data[4]
data_in[4] => lpm_dff0:inst.data[4]
data_out2[0] <= data_out2~4.DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2~3.DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2~2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2~1.DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2~0.DB_MAX_OUTPUT_PORT_TYPE
read2 => lpm_decode0:inst34.enable


|lab6-7|cache:inst138|cache_line:inst229|lpm_bustri5:inst39
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst229|lpm_bustri5:inst39|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst229|lpm_decode0:inst16
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|lab6-7|cache:inst138|cache_line:inst229|lpm_decode0:inst16|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|lab6-7|cache:inst138|cache_line:inst229|lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst229|lpm_dff0:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|lab6-7|cache:inst138|cache_line:inst229|lpm_dff0:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst229|lpm_decode0:inst18
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|lab6-7|cache:inst138|cache_line:inst229|lpm_decode0:inst18|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|lab6-7|cache:inst138|cache_line:inst229|lpm_decode0:inst18|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst229|lpm_bustri5:inst40
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst229|lpm_bustri5:inst40|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst229|lpm_dff0:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|lab6-7|cache:inst138|cache_line:inst229|lpm_dff0:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst229|lpm_bustri5:inst41
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst229|lpm_bustri5:inst41|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst229|lpm_dff0:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|lab6-7|cache:inst138|cache_line:inst229|lpm_dff0:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst229|lpm_bustri5:inst42
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst229|lpm_bustri5:inst42|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst229|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|lab6-7|cache:inst138|cache_line:inst229|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst229|lpm_bustri5:inst35
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst229|lpm_bustri5:inst35|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst229|lpm_decode0:inst34
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|lab6-7|cache:inst138|cache_line:inst229|lpm_decode0:inst34|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|lab6-7|cache:inst138|cache_line:inst229|lpm_decode0:inst34|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst229|lpm_bustri5:inst36
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst229|lpm_bustri5:inst36|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst229|lpm_bustri5:inst37
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst229|lpm_bustri5:inst37|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst229|lpm_bustri5:inst38
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst229|lpm_bustri5:inst38|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst230
data_out1[0] <= data_out1~4.DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1~3.DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1~2.DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1~1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1~0.DB_MAX_OUTPUT_PORT_TYPE
read1 => lpm_decode0:inst16.enable
address[0] => lpm_decode0:inst16.data[0]
address[0] => lpm_decode0:inst18.data[0]
address[0] => lpm_decode0:inst34.data[0]
address[1] => lpm_decode0:inst16.data[1]
address[1] => lpm_decode0:inst18.data[1]
address[1] => lpm_decode0:inst34.data[1]
clk => lpm_dff0:inst1.clock
clk => lpm_dff0:inst2.clock
clk => lpm_dff0:inst3.clock
clk => lpm_dff0:inst.clock
write => lpm_decode0:inst18.enable
data_in[0] => lpm_dff0:inst1.data[0]
data_in[0] => lpm_dff0:inst2.data[0]
data_in[0] => lpm_dff0:inst3.data[0]
data_in[0] => lpm_dff0:inst.data[0]
data_in[1] => lpm_dff0:inst1.data[1]
data_in[1] => lpm_dff0:inst2.data[1]
data_in[1] => lpm_dff0:inst3.data[1]
data_in[1] => lpm_dff0:inst.data[1]
data_in[2] => lpm_dff0:inst1.data[2]
data_in[2] => lpm_dff0:inst2.data[2]
data_in[2] => lpm_dff0:inst3.data[2]
data_in[2] => lpm_dff0:inst.data[2]
data_in[3] => lpm_dff0:inst1.data[3]
data_in[3] => lpm_dff0:inst2.data[3]
data_in[3] => lpm_dff0:inst3.data[3]
data_in[3] => lpm_dff0:inst.data[3]
data_in[4] => lpm_dff0:inst1.data[4]
data_in[4] => lpm_dff0:inst2.data[4]
data_in[4] => lpm_dff0:inst3.data[4]
data_in[4] => lpm_dff0:inst.data[4]
data_out2[0] <= data_out2~4.DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2~3.DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2~2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2~1.DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2~0.DB_MAX_OUTPUT_PORT_TYPE
read2 => lpm_decode0:inst34.enable


|lab6-7|cache:inst138|cache_line:inst230|lpm_bustri5:inst39
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst230|lpm_bustri5:inst39|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst230|lpm_decode0:inst16
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|lab6-7|cache:inst138|cache_line:inst230|lpm_decode0:inst16|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|lab6-7|cache:inst138|cache_line:inst230|lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst230|lpm_dff0:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|lab6-7|cache:inst138|cache_line:inst230|lpm_dff0:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst230|lpm_decode0:inst18
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|lab6-7|cache:inst138|cache_line:inst230|lpm_decode0:inst18|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|lab6-7|cache:inst138|cache_line:inst230|lpm_decode0:inst18|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst230|lpm_bustri5:inst40
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst230|lpm_bustri5:inst40|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst230|lpm_dff0:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|lab6-7|cache:inst138|cache_line:inst230|lpm_dff0:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst230|lpm_bustri5:inst41
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst230|lpm_bustri5:inst41|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst230|lpm_dff0:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|lab6-7|cache:inst138|cache_line:inst230|lpm_dff0:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst230|lpm_bustri5:inst42
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst230|lpm_bustri5:inst42|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst230|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|lab6-7|cache:inst138|cache_line:inst230|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst230|lpm_bustri5:inst35
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst230|lpm_bustri5:inst35|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst230|lpm_decode0:inst34
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|lab6-7|cache:inst138|cache_line:inst230|lpm_decode0:inst34|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|lab6-7|cache:inst138|cache_line:inst230|lpm_decode0:inst34|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst230|lpm_bustri5:inst36
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst230|lpm_bustri5:inst36|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst230|lpm_bustri5:inst37
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst230|lpm_bustri5:inst37|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|cache_line:inst230|lpm_bustri5:inst38
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]


|lab6-7|cache:inst138|cache_line:inst230|lpm_bustri5:inst38|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab6-7|cache:inst138|lpm_counter6:inst28
aset => lpm_counter:lpm_counter_component.aset
clock => lpm_counter:lpm_counter_component.clock
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|lab6-7|cache:inst138|lpm_counter6:inst28|lpm_counter:lpm_counter_component
clock => cntr_b4i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => cntr_b4i:auto_generated.aset
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_b4i:auto_generated.q[0]
q[1] <= cntr_b4i:auto_generated.q[1]
q[2] <= cntr_b4i:auto_generated.q[2]
q[3] <= cntr_b4i:auto_generated.q[3]
q[4] <= cntr_b4i:auto_generated.q[4]
q[5] <= cntr_b4i:auto_generated.q[5]
q[6] <= cntr_b4i:auto_generated.q[6]
q[7] <= cntr_b4i:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|lab6-7|cache:inst138|lpm_counter6:inst28|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated
aset => counter_reg_bit1a[7].ALOAD
aset => counter_reg_bit1a[6].ALOAD
aset => counter_reg_bit1a[5].ALOAD
aset => counter_reg_bit1a[4].ALOAD
aset => counter_reg_bit1a[3].ALOAD
aset => counter_reg_bit1a[2].ALOAD
aset => counter_reg_bit1a[1].ALOAD
aset => counter_reg_bit1a[0].ALOAD
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT


|lab6-7|cache:inst138|lpm_compare1:inst29
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
AeB <= lpm_compare:lpm_compare_component.AeB


|lab6-7|cache:inst138|lpm_compare1:inst29|lpm_compare:lpm_compare_component
dataa[0] => cmpr_qni:auto_generated.dataa[0]
dataa[1] => cmpr_qni:auto_generated.dataa[1]
dataa[2] => cmpr_qni:auto_generated.dataa[2]
dataa[3] => cmpr_qni:auto_generated.dataa[3]
dataa[4] => cmpr_qni:auto_generated.dataa[4]
dataa[5] => cmpr_qni:auto_generated.dataa[5]
dataa[6] => cmpr_qni:auto_generated.dataa[6]
dataa[7] => cmpr_qni:auto_generated.dataa[7]
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_qni:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab6-7|cache:inst138|lpm_compare1:inst29|lpm_compare:lpm_compare_component|cmpr_qni:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~6.IN0
dataa[1] => data_wire[0]~7.IN0
dataa[2] => data_wire[1]~4.IN0
dataa[3] => data_wire[1]~5.IN0
dataa[4] => data_wire[2]~2.IN0
dataa[5] => data_wire[2]~3.IN0
dataa[6] => data_wire[3]~0.IN0
dataa[7] => data_wire[3]~1.IN0


|lab6-7|LPM_RAM_IO:inst122
dio[0] <> datatri[0]
dio[1] <> datatri[1]
dio[2] <> datatri[2]
dio[3] <> datatri[3]
dio[4] <> datatri[4]
address[0] => altram:sram.address[0]
address[1] => altram:sram.address[1]
address[2] => altram:sram.address[2]
address[3] => altram:sram.address[3]
address[4] => altram:sram.address[4]
address[5] => altram:sram.address[5]
address[6] => altram:sram.address[6]
address[7] => altram:sram.address[7]
inclock => altram:sram.clocki
outclock => ~NO_FANOUT~
outenab => _~0.IN0
outenab => datatri[4]~0.IN0
memenab => _~2.IN1
memenab => datatri[4]~0.IN1
we => _~1.IN0


|lab6-7|LPM_RAM_IO:inst122|altram:sram
we => _~0.IN0
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
address[0] => altsyncram:ram_block.address_a[0]
address[1] => altsyncram:ram_block.address_a[1]
address[2] => altsyncram:ram_block.address_a[2]
address[3] => altsyncram:ram_block.address_a[3]
address[4] => altsyncram:ram_block.address_a[4]
address[5] => altsyncram:ram_block.address_a[5]
address[6] => altsyncram:ram_block.address_a[6]
address[7] => altsyncram:ram_block.address_a[7]
clocki => altsyncram:ram_block.clock0
clocko => ~NO_FANOUT~
be => _~0.IN1
q[0] <= altsyncram:ram_block.q_a[0]
q[1] <= altsyncram:ram_block.q_a[1]
q[2] <= altsyncram:ram_block.q_a[2]
q[3] <= altsyncram:ram_block.q_a[3]
q[4] <= altsyncram:ram_block.q_a[4]


|lab6-7|LPM_RAM_IO:inst122|altram:sram|altsyncram:ram_block
wren_a => altsyncram_ud91:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ud91:auto_generated.data_a[0]
data_a[1] => altsyncram_ud91:auto_generated.data_a[1]
data_a[2] => altsyncram_ud91:auto_generated.data_a[2]
data_a[3] => altsyncram_ud91:auto_generated.data_a[3]
data_a[4] => altsyncram_ud91:auto_generated.data_a[4]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ud91:auto_generated.address_a[0]
address_a[1] => altsyncram_ud91:auto_generated.address_a[1]
address_a[2] => altsyncram_ud91:auto_generated.address_a[2]
address_a[3] => altsyncram_ud91:auto_generated.address_a[3]
address_a[4] => altsyncram_ud91:auto_generated.address_a[4]
address_a[5] => altsyncram_ud91:auto_generated.address_a[5]
address_a[6] => altsyncram_ud91:auto_generated.address_a[6]
address_a[7] => altsyncram_ud91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ud91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ud91:auto_generated.q_a[0]
q_a[1] <= altsyncram_ud91:auto_generated.q_a[1]
q_a[2] <= altsyncram_ud91:auto_generated.q_a[2]
q_a[3] <= altsyncram_ud91:auto_generated.q_a[3]
q_a[4] <= altsyncram_ud91:auto_generated.q_a[4]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|lab6-7|LPM_RAM_IO:inst122|altram:sram|altsyncram:ram_block|altsyncram_ud91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE


