{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1413343529301 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1413343529301 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 15 11:25:28 2014 " "Processing started: Wed Oct 15 11:25:28 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1413343529301 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1413343529301 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_demo -c vga_demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_demo -c vga_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1413343529302 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1413343529877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_module/pll_module.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_module/pll_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_module " "Found entity 1: pll_module" {  } { { "pll_module/pll_module.v" "" { Text "D:/FPGA/FPGA_Story_DesignI/Exp/Exp03/pll_module/pll_module.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413343529995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413343529995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_basemod/vga_savemod.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_basemod/vga_savemod.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_savemod " "Found entity 1: vga_savemod" {  } { { "vga_basemod/vga_savemod.v" "" { Text "D:/FPGA/FPGA_Story_DesignI/Exp/Exp03/vga_basemod/vga_savemod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413343530000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413343530000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_basemod/vga_funcmod.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_basemod/vga_funcmod.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_funcmod " "Found entity 1: vga_funcmod" {  } { { "vga_basemod/vga_funcmod.v" "" { Text "D:/FPGA/FPGA_Story_DesignI/Exp/Exp03/vga_basemod/vga_funcmod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413343530005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413343530005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_basemod/vga_basemod.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_basemod/vga_basemod.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_basemod " "Found entity 1: vga_basemod" {  } { { "vga_basemod/vga_basemod.v" "" { Text "D:/FPGA/FPGA_Story_DesignI/Exp/Exp03/vga_basemod/vga_basemod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413343530010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413343530010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_demo " "Found entity 1: vga_demo" {  } { { "vga_demo.v" "" { Text "D:/FPGA/FPGA_Story_DesignI/Exp/Exp03/vga_demo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413343530014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413343530014 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "isON vga_funcmod.v(53) " "Verilog HDL error at vga_funcmod.v(53): object \"isON\" is not declared" {  } { { "vga_basemod/vga_funcmod.v" "" { Text "D:/FPGA/FPGA_Story_DesignI/Exp/Exp03/vga_basemod/vga_funcmod.v" 53 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1413343530017 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "isON vga_funcmod.v(54) " "Verilog HDL error at vga_funcmod.v(54): object \"isON\" is not declared" {  } { { "vga_basemod/vga_funcmod.v" "" { Text "D:/FPGA/FPGA_Story_DesignI/Exp/Exp03/vga_basemod/vga_funcmod.v" 54 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1413343530017 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "485 " "Peak virtual memory: 485 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1413343530157 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 15 11:25:30 2014 " "Processing ended: Wed Oct 15 11:25:30 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1413343530157 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1413343530157 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1413343530157 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1413343530157 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1413343530815 ""}
