--- verilog_synth
+++ uhdm_synth
@@ -1,80 +1,71 @@
 /* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* top =  1  *)
 (* src = "dut.sv:83.1-89.10" *)
+(* top =  1  *)
 module dffsr2(clk, preset, clear, d, q);
-(* gentb_clock = 32'd1 *)
-(* src = "dut.sv:84.7-84.10" *)
+(* src = "dut.sv:83.15-83.18" *)
 input clk;
 wire clk;
-(* gentb_clock = 32'd1 *)
-(* src = "dut.sv:84.12-84.18" *)
+(* src = "dut.sv:83.20-83.26" *)
 input preset;
 wire preset;
-(* gentb_clock = 32'd1 *)
-(* src = "dut.sv:84.20-84.25" *)
+(* src = "dut.sv:83.28-83.33" *)
 input clear;
 wire clear;
-(* gentb_clock = 32'd1 *)
-(* src = "dut.sv:84.27-84.28" *)
+(* src = "dut.sv:83.35-83.36" *)
 input d;
 wire d;
-(* src = "dut.sv:85.8-85.9" *)
+(* src = "dut.sv:83.38-83.39" *)
 output q;
 wire q;
-(* src = "dut.sv:88.22-88.38" *)
 wire _0_;
-(* src = "dut.sv:88.40-88.56" *)
 wire _1_;
 \$_ANDNOT_  _2_ (
-.A(preset),
-.B(clear),
+.A(clear),
+.B(preset),
 .Y(_0_)
 );
 \$_ANDNOT_  _3_ (
-.A(clear),
-.B(preset),
+.A(preset),
+.B(clear),
 .Y(_1_)
 );
-(* module_not_derived = 32'd1 *)
-(* src = "dut.sv:88.12-88.63" *)
 dffsr2_sub uut (
-.clear(_1_),
+.clear(_0_),
 .clk(clk),
 .d(d),
-.preset(_0_),
+.preset(_1_),
 .q(q)
 );
 endmodule
-(* gentb_skip =  1  *)
 (* src = "dut.sv:92.1-103.10" *)
 module dffsr2_sub(clk, preset, clear, d, q);
-(* src = "dut.sv:93.7-93.10" *)
+(* src = "dut.sv:92.19-92.22" *)
 input clk;
 wire clk;
-(* src = "dut.sv:93.12-93.18" *)
+(* src = "dut.sv:92.24-92.30" *)
 input preset;
 wire preset;
-(* src = "dut.sv:93.20-93.25" *)
+(* src = "dut.sv:92.32-92.37" *)
 input clear;
 wire clear;
-(* src = "dut.sv:93.27-93.28" *)
+(* src = "dut.sv:92.39-92.40" *)
 input d;
 wire d;
-(* src = "dut.sv:94.12-94.13" *)
+(* src = "dut.sv:92.42-92.43" *)
 output q;
 wire q;
 wire _0_;
 \$_ANDNOT_  _1_ (
-.A(clear),
-.B(preset),
+.A(d),
+.B(clear),
 .Y(_0_)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:95.1-102.4" *)
-\$_DFFSR_PPP_  q_reg /* _2_ */ (
+\$_SDFF_PP1_  q_reg /* _2_ */ (
 .C(clk),
-.D(d),
+.D(_0_),
 .Q(q),
-.R(_0_),
-.S(preset)
+.R(preset)
 );
 endmodule
