-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.1_AR73068 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
-- Date        : Thu Oct 10 00:16:44 2024
-- Host        : Dragon2 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               D:/Xilinx/MyXilinxProjects/CPUDrivenGPUTest3/CPUDrivenGPUTest3.srcs/sources_1/bd/design_1/ip/design_1_Rasterizer_0_0/design_1_Rasterizer_0_0_sim_netlist.vhdl
-- Design      : design_1_Rasterizer_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcku5p-ffvb676-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_Rasterizer_0_0_Rasterizer is
  port (
    DBG_MinX : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DBG_BarycentricA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DBG_BarycentricC[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DBG_BarycentricB[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DBG_MaxY : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \DBG_PixelYPos[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DBG_MaxX : out STD_LOGIC_VECTOR ( 15 downto 0 );
    TRISETUP_readyForNewTri : out STD_LOGIC;
    RASTOUT_FIFO_wr_data : out STD_LOGIC_VECTOR ( 95 downto 0 );
    TRICACHE_BarycentricInverse : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_Z0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_Z10 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_Z20 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_InvW0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_InvW10 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_InvW20 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_TX0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_TX10 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_TX20 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_TY0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_TY10 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_TY20 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_VertColor0 : out STD_LOGIC_VECTOR ( 127 downto 0 );
    TRICACHE_VertColor10 : out STD_LOGIC_VECTOR ( 127 downto 0 );
    TRICACHE_VertColor20 : out STD_LOGIC_VECTOR ( 127 downto 0 );
    TRICACHE_PushNewTriData : out STD_LOGIC;
    CMD_Rasterizer_Idle : out STD_LOGIC;
    STAT_CurrentDrawEventID : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \DBG_Rasterizer_State[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DBG_MinY : out STD_LOGIC_VECTOR ( 15 downto 0 );
    STAT_CyclesSpentWorking : out STD_LOGIC_VECTOR ( 31 downto 0 );
    STAT_CyclesWaitingForTriWorkCache : out STD_LOGIC_VECTOR ( 31 downto 0 );
    STAT_CyclesIdle : out STD_LOGIC_VECTOR ( 31 downto 0 );
    STAT_CyclesWaitingForOutput : out STD_LOGIC_VECTOR ( 31 downto 0 );
    RASTOUT_FIFO_wr_en : out STD_LOGIC;
    RASTOUT_FIFO_full : in STD_LOGIC;
    RASTOUT_FIFO_almost_full : in STD_LOGIC;
    clk : in STD_LOGIC;
    TRISETUP_inBarycentricXDeltaB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    TRISETUP_inBarycentricYDeltaB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    TRISETUP_inBarycentricXDeltaC : in STD_LOGIC_VECTOR ( 15 downto 0 );
    TRISETUP_inBarycentricYDeltaC : in STD_LOGIC_VECTOR ( 15 downto 0 );
    TRISETUP_inBarycentricXDeltaA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    TRISETUP_inBarycentricYDeltaA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    TRISETUP_inMaxY : in STD_LOGIC_VECTOR ( 15 downto 0 );
    TRISETUP_inMaxX : in STD_LOGIC_VECTOR ( 15 downto 0 );
    TRISETUP_inMinX : in STD_LOGIC_VECTOR ( 15 downto 0 );
    TRISETUP_CurrentDrawEventID : in STD_LOGIC_VECTOR ( 15 downto 0 );
    TRISETUP_inIsTopLeftEdgeB : in STD_LOGIC;
    TRISETUP_inIsTopLeftEdgeC : in STD_LOGIC;
    TRISETUP_inBarycentricInverse : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRISETUP_inZ0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRISETUP_inZ10 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRISETUP_inZ20 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRISETUP_inInvW0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRISETUP_inInvW10 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRISETUP_inInvW20 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRISETUP_inTX0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRISETUP_inTX10 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRISETUP_inTX20 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRISETUP_inTY0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRISETUP_inTY10 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRISETUP_inTY20 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRISETUP_inVertColor0 : in STD_LOGIC_VECTOR ( 127 downto 0 );
    TRISETUP_inVertColor10 : in STD_LOGIC_VECTOR ( 127 downto 0 );
    TRISETUP_inVertColor20 : in STD_LOGIC_VECTOR ( 127 downto 0 );
    TRISETUP_inMinY : in STD_LOGIC_VECTOR ( 15 downto 0 );
    TRISETUP_inInitialBarycentricRowResetA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRISETUP_inInitialBarycentricRowResetC : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRISETUP_inInitialBarycentricRowResetB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_IsFull : in STD_LOGIC;
    TRISETUP_newTriBegin : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_Rasterizer_0_0_Rasterizer : entity is "Rasterizer";
end design_1_Rasterizer_0_0_Rasterizer;

architecture STRUCTURE of design_1_Rasterizer_0_0_Rasterizer is
  signal CMD_Rasterizer_Idle0 : STD_LOGIC;
  signal \^dbg_barycentrica\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^dbg_barycentricb[31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^dbg_barycentricc[31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^dbg_maxx\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^dbg_maxy\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^dbg_minx\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^dbg_pixelypos[15]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^dbg_rasterizer_state[2]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \FSM_onehot_currentState[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[3]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[3]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[7]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_currentState_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_currentState_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_currentState_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_currentState_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_currentState_reg_n_0_[3]\ : signal is "yes";
  signal \FSM_onehot_currentState_reg_n_0_[5]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_currentState_reg_n_0_[5]\ : signal is "yes";
  signal \FSM_onehot_currentState_reg_n_0_[6]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_currentState_reg_n_0_[6]\ : signal is "yes";
  signal \FSM_onehot_currentState_reg_n_0_[7]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_currentState_reg_n_0_[7]\ : signal is "yes";
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^rastout_fifo_wr_en\ : STD_LOGIC;
  signal \^stat_cyclesidle\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^stat_cyclesspentworking\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^stat_cycleswaitingforoutput\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^stat_cycleswaitingfortriworkcache\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TRICACHE_PushNewTriData_i_1_n_0 : STD_LOGIC;
  signal \^trisetup_readyfornewtri\ : STD_LOGIC;
  signal barycentricA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \barycentricA0_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__0_i_13_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__0_i_14_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__0_i_15_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__0_i_16_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__0_i_17_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__0_i_18_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__0_i_19_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__0_i_20_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__0_i_21_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__0_i_22_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__0_i_23_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__0_i_24_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__0_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__0_n_1\ : STD_LOGIC;
  signal \barycentricA0_carry__0_n_2\ : STD_LOGIC;
  signal \barycentricA0_carry__0_n_3\ : STD_LOGIC;
  signal \barycentricA0_carry__0_n_5\ : STD_LOGIC;
  signal \barycentricA0_carry__0_n_6\ : STD_LOGIC;
  signal \barycentricA0_carry__0_n_7\ : STD_LOGIC;
  signal \barycentricA0_carry__1_i_10_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__1_i_11_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__1_i_12_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__1_i_13_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__1_i_14_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__1_i_15_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__1_i_16_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__1_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__1_n_1\ : STD_LOGIC;
  signal \barycentricA0_carry__1_n_2\ : STD_LOGIC;
  signal \barycentricA0_carry__1_n_3\ : STD_LOGIC;
  signal \barycentricA0_carry__1_n_5\ : STD_LOGIC;
  signal \barycentricA0_carry__1_n_6\ : STD_LOGIC;
  signal \barycentricA0_carry__1_n_7\ : STD_LOGIC;
  signal \barycentricA0_carry__2_i_10_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__2_i_11_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__2_i_12_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__2_i_13_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__2_i_14_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__2_i_15_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__2_i_16_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__2_i_9_n_0\ : STD_LOGIC;
  signal \barycentricA0_carry__2_n_1\ : STD_LOGIC;
  signal \barycentricA0_carry__2_n_2\ : STD_LOGIC;
  signal \barycentricA0_carry__2_n_3\ : STD_LOGIC;
  signal \barycentricA0_carry__2_n_5\ : STD_LOGIC;
  signal \barycentricA0_carry__2_n_6\ : STD_LOGIC;
  signal \barycentricA0_carry__2_n_7\ : STD_LOGIC;
  signal barycentricA0_carry_i_10_n_0 : STD_LOGIC;
  signal barycentricA0_carry_i_11_n_0 : STD_LOGIC;
  signal barycentricA0_carry_i_12_n_0 : STD_LOGIC;
  signal barycentricA0_carry_i_13_n_0 : STD_LOGIC;
  signal barycentricA0_carry_i_14_n_0 : STD_LOGIC;
  signal barycentricA0_carry_i_15_n_0 : STD_LOGIC;
  signal barycentricA0_carry_i_16_n_0 : STD_LOGIC;
  signal barycentricA0_carry_i_17_n_0 : STD_LOGIC;
  signal barycentricA0_carry_i_18_n_0 : STD_LOGIC;
  signal barycentricA0_carry_i_19_n_0 : STD_LOGIC;
  signal barycentricA0_carry_i_1_n_0 : STD_LOGIC;
  signal barycentricA0_carry_i_20_n_0 : STD_LOGIC;
  signal barycentricA0_carry_i_21_n_0 : STD_LOGIC;
  signal barycentricA0_carry_i_22_n_0 : STD_LOGIC;
  signal barycentricA0_carry_i_23_n_0 : STD_LOGIC;
  signal barycentricA0_carry_i_24_n_0 : STD_LOGIC;
  signal barycentricA0_carry_i_2_n_0 : STD_LOGIC;
  signal barycentricA0_carry_i_3_n_0 : STD_LOGIC;
  signal barycentricA0_carry_i_4_n_0 : STD_LOGIC;
  signal barycentricA0_carry_i_5_n_0 : STD_LOGIC;
  signal barycentricA0_carry_i_6_n_0 : STD_LOGIC;
  signal barycentricA0_carry_i_7_n_0 : STD_LOGIC;
  signal barycentricA0_carry_i_8_n_0 : STD_LOGIC;
  signal barycentricA0_carry_i_9_n_0 : STD_LOGIC;
  signal barycentricA0_carry_n_0 : STD_LOGIC;
  signal barycentricA0_carry_n_1 : STD_LOGIC;
  signal barycentricA0_carry_n_2 : STD_LOGIC;
  signal barycentricA0_carry_n_3 : STD_LOGIC;
  signal barycentricA0_carry_n_5 : STD_LOGIC;
  signal barycentricA0_carry_n_6 : STD_LOGIC;
  signal barycentricA0_carry_n_7 : STD_LOGIC;
  signal barycentricB : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \barycentricB0_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \barycentricB0_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \barycentricB0_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \barycentricB0_carry__0_i_13_n_0\ : STD_LOGIC;
  signal \barycentricB0_carry__0_i_14_n_0\ : STD_LOGIC;
  signal \barycentricB0_carry__0_i_15_n_0\ : STD_LOGIC;
  signal \barycentricB0_carry__0_i_16_n_0\ : STD_LOGIC;
  signal \barycentricB0_carry__0_i_17_n_0\ : STD_LOGIC;
  signal \barycentricB0_carry__0_i_18_n_0\ : STD_LOGIC;
  signal \barycentricB0_carry__0_i_19_n_0\ : STD_LOGIC;
  signal \barycentricB0_carry__0_i_20_n_0\ : STD_LOGIC;
  signal \barycentricB0_carry__0_i_21_n_0\ : STD_LOGIC;
  signal \barycentricB0_carry__0_i_22_n_0\ : STD_LOGIC;
  signal \barycentricB0_carry__0_i_23_n_0\ : STD_LOGIC;
  signal \barycentricB0_carry__0_i_24_n_0\ : STD_LOGIC;
  signal \barycentricB0_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \barycentricB0_carry__0_n_0\ : STD_LOGIC;
  signal \barycentricB0_carry__0_n_1\ : STD_LOGIC;
  signal \barycentricB0_carry__0_n_2\ : STD_LOGIC;
  signal \barycentricB0_carry__0_n_3\ : STD_LOGIC;
  signal \barycentricB0_carry__0_n_5\ : STD_LOGIC;
  signal \barycentricB0_carry__0_n_6\ : STD_LOGIC;
  signal \barycentricB0_carry__0_n_7\ : STD_LOGIC;
  signal \barycentricB0_carry__1_i_10_n_0\ : STD_LOGIC;
  signal \barycentricB0_carry__1_i_11_n_0\ : STD_LOGIC;
  signal \barycentricB0_carry__1_i_12_n_0\ : STD_LOGIC;
  signal \barycentricB0_carry__1_i_13_n_0\ : STD_LOGIC;
  signal \barycentricB0_carry__1_i_14_n_0\ : STD_LOGIC;
  signal \barycentricB0_carry__1_i_15_n_0\ : STD_LOGIC;
  signal \barycentricB0_carry__1_i_16_n_0\ : STD_LOGIC;
  signal \barycentricB0_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \barycentricB0_carry__1_n_0\ : STD_LOGIC;
  signal \barycentricB0_carry__1_n_1\ : STD_LOGIC;
  signal \barycentricB0_carry__1_n_2\ : STD_LOGIC;
  signal \barycentricB0_carry__1_n_3\ : STD_LOGIC;
  signal \barycentricB0_carry__1_n_5\ : STD_LOGIC;
  signal \barycentricB0_carry__1_n_6\ : STD_LOGIC;
  signal \barycentricB0_carry__1_n_7\ : STD_LOGIC;
  signal \barycentricB0_carry__2_i_10_n_0\ : STD_LOGIC;
  signal \barycentricB0_carry__2_i_11_n_0\ : STD_LOGIC;
  signal \barycentricB0_carry__2_i_12_n_0\ : STD_LOGIC;
  signal \barycentricB0_carry__2_i_13_n_0\ : STD_LOGIC;
  signal \barycentricB0_carry__2_i_14_n_0\ : STD_LOGIC;
  signal \barycentricB0_carry__2_i_15_n_0\ : STD_LOGIC;
  signal \barycentricB0_carry__2_i_16_n_0\ : STD_LOGIC;
  signal \barycentricB0_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \barycentricB0_carry__2_i_9_n_0\ : STD_LOGIC;
  signal \barycentricB0_carry__2_n_1\ : STD_LOGIC;
  signal \barycentricB0_carry__2_n_2\ : STD_LOGIC;
  signal \barycentricB0_carry__2_n_3\ : STD_LOGIC;
  signal \barycentricB0_carry__2_n_5\ : STD_LOGIC;
  signal \barycentricB0_carry__2_n_6\ : STD_LOGIC;
  signal \barycentricB0_carry__2_n_7\ : STD_LOGIC;
  signal barycentricB0_carry_i_10_n_0 : STD_LOGIC;
  signal barycentricB0_carry_i_11_n_0 : STD_LOGIC;
  signal barycentricB0_carry_i_12_n_0 : STD_LOGIC;
  signal barycentricB0_carry_i_13_n_0 : STD_LOGIC;
  signal barycentricB0_carry_i_14_n_0 : STD_LOGIC;
  signal barycentricB0_carry_i_15_n_0 : STD_LOGIC;
  signal barycentricB0_carry_i_16_n_0 : STD_LOGIC;
  signal barycentricB0_carry_i_17_n_0 : STD_LOGIC;
  signal barycentricB0_carry_i_18_n_0 : STD_LOGIC;
  signal barycentricB0_carry_i_19_n_0 : STD_LOGIC;
  signal barycentricB0_carry_i_20_n_0 : STD_LOGIC;
  signal barycentricB0_carry_i_21_n_0 : STD_LOGIC;
  signal barycentricB0_carry_i_22_n_0 : STD_LOGIC;
  signal barycentricB0_carry_i_23_n_0 : STD_LOGIC;
  signal barycentricB0_carry_i_24_n_0 : STD_LOGIC;
  signal barycentricB0_carry_i_9_n_0 : STD_LOGIC;
  signal barycentricB0_carry_n_0 : STD_LOGIC;
  signal barycentricB0_carry_n_1 : STD_LOGIC;
  signal barycentricB0_carry_n_2 : STD_LOGIC;
  signal barycentricB0_carry_n_3 : STD_LOGIC;
  signal barycentricB0_carry_n_5 : STD_LOGIC;
  signal barycentricB0_carry_n_6 : STD_LOGIC;
  signal barycentricB0_carry_n_7 : STD_LOGIC;
  signal barycentricC : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \barycentricC0_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__0_i_13_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__0_i_14_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__0_i_15_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__0_i_16_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__0_i_17_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__0_i_18_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__0_i_19_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__0_i_20_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__0_i_21_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__0_i_22_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__0_i_23_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__0_i_24_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__0_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__0_n_1\ : STD_LOGIC;
  signal \barycentricC0_carry__0_n_2\ : STD_LOGIC;
  signal \barycentricC0_carry__0_n_3\ : STD_LOGIC;
  signal \barycentricC0_carry__0_n_5\ : STD_LOGIC;
  signal \barycentricC0_carry__0_n_6\ : STD_LOGIC;
  signal \barycentricC0_carry__0_n_7\ : STD_LOGIC;
  signal \barycentricC0_carry__1_i_10_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__1_i_11_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__1_i_12_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__1_i_13_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__1_i_14_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__1_i_15_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__1_i_16_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__1_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__1_n_1\ : STD_LOGIC;
  signal \barycentricC0_carry__1_n_2\ : STD_LOGIC;
  signal \barycentricC0_carry__1_n_3\ : STD_LOGIC;
  signal \barycentricC0_carry__1_n_5\ : STD_LOGIC;
  signal \barycentricC0_carry__1_n_6\ : STD_LOGIC;
  signal \barycentricC0_carry__1_n_7\ : STD_LOGIC;
  signal \barycentricC0_carry__2_i_10_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__2_i_11_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__2_i_12_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__2_i_13_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__2_i_14_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__2_i_15_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__2_i_16_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__2_i_9_n_0\ : STD_LOGIC;
  signal \barycentricC0_carry__2_n_1\ : STD_LOGIC;
  signal \barycentricC0_carry__2_n_2\ : STD_LOGIC;
  signal \barycentricC0_carry__2_n_3\ : STD_LOGIC;
  signal \barycentricC0_carry__2_n_5\ : STD_LOGIC;
  signal \barycentricC0_carry__2_n_6\ : STD_LOGIC;
  signal \barycentricC0_carry__2_n_7\ : STD_LOGIC;
  signal barycentricC0_carry_i_10_n_0 : STD_LOGIC;
  signal barycentricC0_carry_i_11_n_0 : STD_LOGIC;
  signal barycentricC0_carry_i_12_n_0 : STD_LOGIC;
  signal barycentricC0_carry_i_13_n_0 : STD_LOGIC;
  signal barycentricC0_carry_i_14_n_0 : STD_LOGIC;
  signal barycentricC0_carry_i_15_n_0 : STD_LOGIC;
  signal barycentricC0_carry_i_16_n_0 : STD_LOGIC;
  signal barycentricC0_carry_i_17_n_0 : STD_LOGIC;
  signal barycentricC0_carry_i_18_n_0 : STD_LOGIC;
  signal barycentricC0_carry_i_19_n_0 : STD_LOGIC;
  signal barycentricC0_carry_i_1_n_0 : STD_LOGIC;
  signal barycentricC0_carry_i_20_n_0 : STD_LOGIC;
  signal barycentricC0_carry_i_21_n_0 : STD_LOGIC;
  signal barycentricC0_carry_i_22_n_0 : STD_LOGIC;
  signal barycentricC0_carry_i_23_n_0 : STD_LOGIC;
  signal barycentricC0_carry_i_24_n_0 : STD_LOGIC;
  signal barycentricC0_carry_i_2_n_0 : STD_LOGIC;
  signal barycentricC0_carry_i_3_n_0 : STD_LOGIC;
  signal barycentricC0_carry_i_4_n_0 : STD_LOGIC;
  signal barycentricC0_carry_i_5_n_0 : STD_LOGIC;
  signal barycentricC0_carry_i_6_n_0 : STD_LOGIC;
  signal barycentricC0_carry_i_7_n_0 : STD_LOGIC;
  signal barycentricC0_carry_i_8_n_0 : STD_LOGIC;
  signal barycentricC0_carry_i_9_n_0 : STD_LOGIC;
  signal barycentricC0_carry_n_0 : STD_LOGIC;
  signal barycentricC0_carry_n_1 : STD_LOGIC;
  signal barycentricC0_carry_n_2 : STD_LOGIC;
  signal barycentricC0_carry_n_3 : STD_LOGIC;
  signal barycentricC0_carry_n_5 : STD_LOGIC;
  signal barycentricC0_carry_n_6 : STD_LOGIC;
  signal barycentricC0_carry_n_7 : STD_LOGIC;
  signal barycentricInverse : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal barycentricRowResetA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \barycentricRowResetA0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \barycentricRowResetA0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \barycentricRowResetA0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \barycentricRowResetA0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \barycentricRowResetA0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \barycentricRowResetA0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \barycentricRowResetA0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \barycentricRowResetA0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \barycentricRowResetA0_carry__0_n_0\ : STD_LOGIC;
  signal \barycentricRowResetA0_carry__0_n_1\ : STD_LOGIC;
  signal \barycentricRowResetA0_carry__0_n_2\ : STD_LOGIC;
  signal \barycentricRowResetA0_carry__0_n_3\ : STD_LOGIC;
  signal \barycentricRowResetA0_carry__0_n_5\ : STD_LOGIC;
  signal \barycentricRowResetA0_carry__0_n_6\ : STD_LOGIC;
  signal \barycentricRowResetA0_carry__0_n_7\ : STD_LOGIC;
  signal \barycentricRowResetA0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \barycentricRowResetA0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \barycentricRowResetA0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \barycentricRowResetA0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \barycentricRowResetA0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \barycentricRowResetA0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \barycentricRowResetA0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \barycentricRowResetA0_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \barycentricRowResetA0_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \barycentricRowResetA0_carry__1_n_0\ : STD_LOGIC;
  signal \barycentricRowResetA0_carry__1_n_1\ : STD_LOGIC;
  signal \barycentricRowResetA0_carry__1_n_2\ : STD_LOGIC;
  signal \barycentricRowResetA0_carry__1_n_3\ : STD_LOGIC;
  signal \barycentricRowResetA0_carry__1_n_5\ : STD_LOGIC;
  signal \barycentricRowResetA0_carry__1_n_6\ : STD_LOGIC;
  signal \barycentricRowResetA0_carry__1_n_7\ : STD_LOGIC;
  signal \barycentricRowResetA0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \barycentricRowResetA0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \barycentricRowResetA0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \barycentricRowResetA0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \barycentricRowResetA0_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \barycentricRowResetA0_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \barycentricRowResetA0_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \barycentricRowResetA0_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \barycentricRowResetA0_carry__2_n_1\ : STD_LOGIC;
  signal \barycentricRowResetA0_carry__2_n_2\ : STD_LOGIC;
  signal \barycentricRowResetA0_carry__2_n_3\ : STD_LOGIC;
  signal \barycentricRowResetA0_carry__2_n_5\ : STD_LOGIC;
  signal \barycentricRowResetA0_carry__2_n_6\ : STD_LOGIC;
  signal \barycentricRowResetA0_carry__2_n_7\ : STD_LOGIC;
  signal barycentricRowResetA0_carry_i_1_n_0 : STD_LOGIC;
  signal barycentricRowResetA0_carry_i_2_n_0 : STD_LOGIC;
  signal barycentricRowResetA0_carry_i_3_n_0 : STD_LOGIC;
  signal barycentricRowResetA0_carry_i_4_n_0 : STD_LOGIC;
  signal barycentricRowResetA0_carry_i_5_n_0 : STD_LOGIC;
  signal barycentricRowResetA0_carry_i_6_n_0 : STD_LOGIC;
  signal barycentricRowResetA0_carry_i_7_n_0 : STD_LOGIC;
  signal barycentricRowResetA0_carry_i_8_n_0 : STD_LOGIC;
  signal barycentricRowResetA0_carry_n_0 : STD_LOGIC;
  signal barycentricRowResetA0_carry_n_1 : STD_LOGIC;
  signal barycentricRowResetA0_carry_n_2 : STD_LOGIC;
  signal barycentricRowResetA0_carry_n_3 : STD_LOGIC;
  signal barycentricRowResetA0_carry_n_5 : STD_LOGIC;
  signal barycentricRowResetA0_carry_n_6 : STD_LOGIC;
  signal barycentricRowResetA0_carry_n_7 : STD_LOGIC;
  signal \barycentricRowResetA_reg_n_0_[0]\ : STD_LOGIC;
  signal \barycentricRowResetA_reg_n_0_[10]\ : STD_LOGIC;
  signal \barycentricRowResetA_reg_n_0_[11]\ : STD_LOGIC;
  signal \barycentricRowResetA_reg_n_0_[12]\ : STD_LOGIC;
  signal \barycentricRowResetA_reg_n_0_[13]\ : STD_LOGIC;
  signal \barycentricRowResetA_reg_n_0_[14]\ : STD_LOGIC;
  signal \barycentricRowResetA_reg_n_0_[15]\ : STD_LOGIC;
  signal \barycentricRowResetA_reg_n_0_[16]\ : STD_LOGIC;
  signal \barycentricRowResetA_reg_n_0_[17]\ : STD_LOGIC;
  signal \barycentricRowResetA_reg_n_0_[18]\ : STD_LOGIC;
  signal \barycentricRowResetA_reg_n_0_[19]\ : STD_LOGIC;
  signal \barycentricRowResetA_reg_n_0_[1]\ : STD_LOGIC;
  signal \barycentricRowResetA_reg_n_0_[20]\ : STD_LOGIC;
  signal \barycentricRowResetA_reg_n_0_[21]\ : STD_LOGIC;
  signal \barycentricRowResetA_reg_n_0_[22]\ : STD_LOGIC;
  signal \barycentricRowResetA_reg_n_0_[23]\ : STD_LOGIC;
  signal \barycentricRowResetA_reg_n_0_[24]\ : STD_LOGIC;
  signal \barycentricRowResetA_reg_n_0_[25]\ : STD_LOGIC;
  signal \barycentricRowResetA_reg_n_0_[26]\ : STD_LOGIC;
  signal \barycentricRowResetA_reg_n_0_[27]\ : STD_LOGIC;
  signal \barycentricRowResetA_reg_n_0_[28]\ : STD_LOGIC;
  signal \barycentricRowResetA_reg_n_0_[29]\ : STD_LOGIC;
  signal \barycentricRowResetA_reg_n_0_[2]\ : STD_LOGIC;
  signal \barycentricRowResetA_reg_n_0_[30]\ : STD_LOGIC;
  signal \barycentricRowResetA_reg_n_0_[31]\ : STD_LOGIC;
  signal \barycentricRowResetA_reg_n_0_[3]\ : STD_LOGIC;
  signal \barycentricRowResetA_reg_n_0_[4]\ : STD_LOGIC;
  signal \barycentricRowResetA_reg_n_0_[5]\ : STD_LOGIC;
  signal \barycentricRowResetA_reg_n_0_[6]\ : STD_LOGIC;
  signal \barycentricRowResetA_reg_n_0_[7]\ : STD_LOGIC;
  signal \barycentricRowResetA_reg_n_0_[8]\ : STD_LOGIC;
  signal \barycentricRowResetA_reg_n_0_[9]\ : STD_LOGIC;
  signal barycentricRowResetB : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \barycentricRowResetB0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \barycentricRowResetB0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \barycentricRowResetB0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \barycentricRowResetB0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \barycentricRowResetB0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \barycentricRowResetB0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \barycentricRowResetB0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \barycentricRowResetB0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \barycentricRowResetB0_carry__0_n_0\ : STD_LOGIC;
  signal \barycentricRowResetB0_carry__0_n_1\ : STD_LOGIC;
  signal \barycentricRowResetB0_carry__0_n_2\ : STD_LOGIC;
  signal \barycentricRowResetB0_carry__0_n_3\ : STD_LOGIC;
  signal \barycentricRowResetB0_carry__0_n_5\ : STD_LOGIC;
  signal \barycentricRowResetB0_carry__0_n_6\ : STD_LOGIC;
  signal \barycentricRowResetB0_carry__0_n_7\ : STD_LOGIC;
  signal \barycentricRowResetB0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \barycentricRowResetB0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \barycentricRowResetB0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \barycentricRowResetB0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \barycentricRowResetB0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \barycentricRowResetB0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \barycentricRowResetB0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \barycentricRowResetB0_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \barycentricRowResetB0_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \barycentricRowResetB0_carry__1_n_0\ : STD_LOGIC;
  signal \barycentricRowResetB0_carry__1_n_1\ : STD_LOGIC;
  signal \barycentricRowResetB0_carry__1_n_2\ : STD_LOGIC;
  signal \barycentricRowResetB0_carry__1_n_3\ : STD_LOGIC;
  signal \barycentricRowResetB0_carry__1_n_5\ : STD_LOGIC;
  signal \barycentricRowResetB0_carry__1_n_6\ : STD_LOGIC;
  signal \barycentricRowResetB0_carry__1_n_7\ : STD_LOGIC;
  signal \barycentricRowResetB0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \barycentricRowResetB0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \barycentricRowResetB0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \barycentricRowResetB0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \barycentricRowResetB0_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \barycentricRowResetB0_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \barycentricRowResetB0_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \barycentricRowResetB0_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \barycentricRowResetB0_carry__2_n_1\ : STD_LOGIC;
  signal \barycentricRowResetB0_carry__2_n_2\ : STD_LOGIC;
  signal \barycentricRowResetB0_carry__2_n_3\ : STD_LOGIC;
  signal \barycentricRowResetB0_carry__2_n_5\ : STD_LOGIC;
  signal \barycentricRowResetB0_carry__2_n_6\ : STD_LOGIC;
  signal \barycentricRowResetB0_carry__2_n_7\ : STD_LOGIC;
  signal barycentricRowResetB0_carry_i_1_n_0 : STD_LOGIC;
  signal barycentricRowResetB0_carry_i_2_n_0 : STD_LOGIC;
  signal barycentricRowResetB0_carry_i_3_n_0 : STD_LOGIC;
  signal barycentricRowResetB0_carry_i_4_n_0 : STD_LOGIC;
  signal barycentricRowResetB0_carry_i_5_n_0 : STD_LOGIC;
  signal barycentricRowResetB0_carry_i_6_n_0 : STD_LOGIC;
  signal barycentricRowResetB0_carry_i_7_n_0 : STD_LOGIC;
  signal barycentricRowResetB0_carry_i_8_n_0 : STD_LOGIC;
  signal barycentricRowResetB0_carry_n_0 : STD_LOGIC;
  signal barycentricRowResetB0_carry_n_1 : STD_LOGIC;
  signal barycentricRowResetB0_carry_n_2 : STD_LOGIC;
  signal barycentricRowResetB0_carry_n_3 : STD_LOGIC;
  signal barycentricRowResetB0_carry_n_5 : STD_LOGIC;
  signal barycentricRowResetB0_carry_n_6 : STD_LOGIC;
  signal barycentricRowResetB0_carry_n_7 : STD_LOGIC;
  signal \barycentricRowResetB_reg_n_0_[0]\ : STD_LOGIC;
  signal \barycentricRowResetB_reg_n_0_[10]\ : STD_LOGIC;
  signal \barycentricRowResetB_reg_n_0_[11]\ : STD_LOGIC;
  signal \barycentricRowResetB_reg_n_0_[12]\ : STD_LOGIC;
  signal \barycentricRowResetB_reg_n_0_[13]\ : STD_LOGIC;
  signal \barycentricRowResetB_reg_n_0_[14]\ : STD_LOGIC;
  signal \barycentricRowResetB_reg_n_0_[15]\ : STD_LOGIC;
  signal \barycentricRowResetB_reg_n_0_[16]\ : STD_LOGIC;
  signal \barycentricRowResetB_reg_n_0_[17]\ : STD_LOGIC;
  signal \barycentricRowResetB_reg_n_0_[18]\ : STD_LOGIC;
  signal \barycentricRowResetB_reg_n_0_[19]\ : STD_LOGIC;
  signal \barycentricRowResetB_reg_n_0_[1]\ : STD_LOGIC;
  signal \barycentricRowResetB_reg_n_0_[20]\ : STD_LOGIC;
  signal \barycentricRowResetB_reg_n_0_[21]\ : STD_LOGIC;
  signal \barycentricRowResetB_reg_n_0_[22]\ : STD_LOGIC;
  signal \barycentricRowResetB_reg_n_0_[23]\ : STD_LOGIC;
  signal \barycentricRowResetB_reg_n_0_[24]\ : STD_LOGIC;
  signal \barycentricRowResetB_reg_n_0_[25]\ : STD_LOGIC;
  signal \barycentricRowResetB_reg_n_0_[26]\ : STD_LOGIC;
  signal \barycentricRowResetB_reg_n_0_[27]\ : STD_LOGIC;
  signal \barycentricRowResetB_reg_n_0_[28]\ : STD_LOGIC;
  signal \barycentricRowResetB_reg_n_0_[29]\ : STD_LOGIC;
  signal \barycentricRowResetB_reg_n_0_[2]\ : STD_LOGIC;
  signal \barycentricRowResetB_reg_n_0_[30]\ : STD_LOGIC;
  signal \barycentricRowResetB_reg_n_0_[31]\ : STD_LOGIC;
  signal \barycentricRowResetB_reg_n_0_[3]\ : STD_LOGIC;
  signal \barycentricRowResetB_reg_n_0_[4]\ : STD_LOGIC;
  signal \barycentricRowResetB_reg_n_0_[5]\ : STD_LOGIC;
  signal \barycentricRowResetB_reg_n_0_[6]\ : STD_LOGIC;
  signal \barycentricRowResetB_reg_n_0_[7]\ : STD_LOGIC;
  signal \barycentricRowResetB_reg_n_0_[8]\ : STD_LOGIC;
  signal \barycentricRowResetB_reg_n_0_[9]\ : STD_LOGIC;
  signal barycentricRowResetC : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \barycentricRowResetC0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \barycentricRowResetC0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \barycentricRowResetC0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \barycentricRowResetC0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \barycentricRowResetC0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \barycentricRowResetC0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \barycentricRowResetC0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \barycentricRowResetC0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \barycentricRowResetC0_carry__0_n_0\ : STD_LOGIC;
  signal \barycentricRowResetC0_carry__0_n_1\ : STD_LOGIC;
  signal \barycentricRowResetC0_carry__0_n_2\ : STD_LOGIC;
  signal \barycentricRowResetC0_carry__0_n_3\ : STD_LOGIC;
  signal \barycentricRowResetC0_carry__0_n_5\ : STD_LOGIC;
  signal \barycentricRowResetC0_carry__0_n_6\ : STD_LOGIC;
  signal \barycentricRowResetC0_carry__0_n_7\ : STD_LOGIC;
  signal \barycentricRowResetC0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \barycentricRowResetC0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \barycentricRowResetC0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \barycentricRowResetC0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \barycentricRowResetC0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \barycentricRowResetC0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \barycentricRowResetC0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \barycentricRowResetC0_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \barycentricRowResetC0_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \barycentricRowResetC0_carry__1_n_0\ : STD_LOGIC;
  signal \barycentricRowResetC0_carry__1_n_1\ : STD_LOGIC;
  signal \barycentricRowResetC0_carry__1_n_2\ : STD_LOGIC;
  signal \barycentricRowResetC0_carry__1_n_3\ : STD_LOGIC;
  signal \barycentricRowResetC0_carry__1_n_5\ : STD_LOGIC;
  signal \barycentricRowResetC0_carry__1_n_6\ : STD_LOGIC;
  signal \barycentricRowResetC0_carry__1_n_7\ : STD_LOGIC;
  signal \barycentricRowResetC0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \barycentricRowResetC0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \barycentricRowResetC0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \barycentricRowResetC0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \barycentricRowResetC0_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \barycentricRowResetC0_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \barycentricRowResetC0_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \barycentricRowResetC0_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \barycentricRowResetC0_carry__2_n_1\ : STD_LOGIC;
  signal \barycentricRowResetC0_carry__2_n_2\ : STD_LOGIC;
  signal \barycentricRowResetC0_carry__2_n_3\ : STD_LOGIC;
  signal \barycentricRowResetC0_carry__2_n_5\ : STD_LOGIC;
  signal \barycentricRowResetC0_carry__2_n_6\ : STD_LOGIC;
  signal \barycentricRowResetC0_carry__2_n_7\ : STD_LOGIC;
  signal barycentricRowResetC0_carry_i_1_n_0 : STD_LOGIC;
  signal barycentricRowResetC0_carry_i_2_n_0 : STD_LOGIC;
  signal barycentricRowResetC0_carry_i_3_n_0 : STD_LOGIC;
  signal barycentricRowResetC0_carry_i_4_n_0 : STD_LOGIC;
  signal barycentricRowResetC0_carry_i_5_n_0 : STD_LOGIC;
  signal barycentricRowResetC0_carry_i_6_n_0 : STD_LOGIC;
  signal barycentricRowResetC0_carry_i_7_n_0 : STD_LOGIC;
  signal barycentricRowResetC0_carry_i_8_n_0 : STD_LOGIC;
  signal barycentricRowResetC0_carry_n_0 : STD_LOGIC;
  signal barycentricRowResetC0_carry_n_1 : STD_LOGIC;
  signal barycentricRowResetC0_carry_n_2 : STD_LOGIC;
  signal barycentricRowResetC0_carry_n_3 : STD_LOGIC;
  signal barycentricRowResetC0_carry_n_5 : STD_LOGIC;
  signal barycentricRowResetC0_carry_n_6 : STD_LOGIC;
  signal barycentricRowResetC0_carry_n_7 : STD_LOGIC;
  signal \barycentricRowResetC_reg_n_0_[0]\ : STD_LOGIC;
  signal \barycentricRowResetC_reg_n_0_[10]\ : STD_LOGIC;
  signal \barycentricRowResetC_reg_n_0_[11]\ : STD_LOGIC;
  signal \barycentricRowResetC_reg_n_0_[12]\ : STD_LOGIC;
  signal \barycentricRowResetC_reg_n_0_[13]\ : STD_LOGIC;
  signal \barycentricRowResetC_reg_n_0_[14]\ : STD_LOGIC;
  signal \barycentricRowResetC_reg_n_0_[15]\ : STD_LOGIC;
  signal \barycentricRowResetC_reg_n_0_[16]\ : STD_LOGIC;
  signal \barycentricRowResetC_reg_n_0_[17]\ : STD_LOGIC;
  signal \barycentricRowResetC_reg_n_0_[18]\ : STD_LOGIC;
  signal \barycentricRowResetC_reg_n_0_[19]\ : STD_LOGIC;
  signal \barycentricRowResetC_reg_n_0_[1]\ : STD_LOGIC;
  signal \barycentricRowResetC_reg_n_0_[20]\ : STD_LOGIC;
  signal \barycentricRowResetC_reg_n_0_[21]\ : STD_LOGIC;
  signal \barycentricRowResetC_reg_n_0_[22]\ : STD_LOGIC;
  signal \barycentricRowResetC_reg_n_0_[23]\ : STD_LOGIC;
  signal \barycentricRowResetC_reg_n_0_[24]\ : STD_LOGIC;
  signal \barycentricRowResetC_reg_n_0_[25]\ : STD_LOGIC;
  signal \barycentricRowResetC_reg_n_0_[26]\ : STD_LOGIC;
  signal \barycentricRowResetC_reg_n_0_[27]\ : STD_LOGIC;
  signal \barycentricRowResetC_reg_n_0_[28]\ : STD_LOGIC;
  signal \barycentricRowResetC_reg_n_0_[29]\ : STD_LOGIC;
  signal \barycentricRowResetC_reg_n_0_[2]\ : STD_LOGIC;
  signal \barycentricRowResetC_reg_n_0_[30]\ : STD_LOGIC;
  signal \barycentricRowResetC_reg_n_0_[31]\ : STD_LOGIC;
  signal \barycentricRowResetC_reg_n_0_[3]\ : STD_LOGIC;
  signal \barycentricRowResetC_reg_n_0_[4]\ : STD_LOGIC;
  signal \barycentricRowResetC_reg_n_0_[5]\ : STD_LOGIC;
  signal \barycentricRowResetC_reg_n_0_[6]\ : STD_LOGIC;
  signal \barycentricRowResetC_reg_n_0_[7]\ : STD_LOGIC;
  signal \barycentricRowResetC_reg_n_0_[8]\ : STD_LOGIC;
  signal \barycentricRowResetC_reg_n_0_[9]\ : STD_LOGIC;
  signal barycentricXDeltaA : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal barycentricXDeltaB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal barycentricXDeltaC : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal barycentricYDeltaA : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal barycentricYDeltaB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal barycentricYDeltaC : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal currentDrawEventID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal currentState : STD_LOGIC;
  signal \currentState[0]_i_1_n_0\ : STD_LOGIC;
  signal \currentState[0]_i_2_n_0\ : STD_LOGIC;
  signal \currentState[0]_i_3_n_0\ : STD_LOGIC;
  signal \currentState[0]_i_4_n_0\ : STD_LOGIC;
  signal \currentState[0]_i_5_n_0\ : STD_LOGIC;
  signal \currentState[0]_i_6_n_0\ : STD_LOGIC;
  signal \currentState[1]_i_1_n_0\ : STD_LOGIC;
  signal \currentState[1]_i_2_n_0\ : STD_LOGIC;
  signal \currentState[1]_i_3_n_0\ : STD_LOGIC;
  signal \currentState[2]_i_2_n_0\ : STD_LOGIC;
  signal \currentState[2]_i_3_n_0\ : STD_LOGIC;
  signal \currentState[2]_i_4_n_0\ : STD_LOGIC;
  signal \currentState[2]_i_5_n_0\ : STD_LOGIC;
  signal fifoWriteData : STD_LOGIC_VECTOR ( 95 downto 79 );
  signal \fifoWriteData[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[10]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[11]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[12]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[13]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[14]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[15]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[16]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[17]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[18]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[19]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[20]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[21]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[22]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[23]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[24]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[25]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[26]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[27]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[28]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[29]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[2]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[30]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[31]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[32]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[33]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[34]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[35]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[36]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[37]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[38]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[39]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[3]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[40]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[41]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[42]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[43]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[44]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[45]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[46]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[47]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[48]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[49]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[4]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[50]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[51]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[52]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[53]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[54]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[55]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[56]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[57]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[58]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[59]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[5]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[60]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[61]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[62]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[63]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[64]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[65]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[65]_i_2_n_0\ : STD_LOGIC;
  signal \fifoWriteData[66]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[67]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[68]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[69]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[6]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[70]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[71]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[72]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[73]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[74]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[75]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[76]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[77]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[78]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[79]_i_2_n_0\ : STD_LOGIC;
  signal \fifoWriteData[79]_i_3_n_0\ : STD_LOGIC;
  signal \fifoWriteData[79]_i_4_n_0\ : STD_LOGIC;
  signal \fifoWriteData[79]_i_5_n_0\ : STD_LOGIC;
  signal \fifoWriteData[79]_i_6_n_0\ : STD_LOGIC;
  signal \fifoWriteData[79]_i_7_n_0\ : STD_LOGIC;
  signal \fifoWriteData[7]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[80]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[80]_i_2_n_0\ : STD_LOGIC;
  signal \fifoWriteData[81]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[81]_i_2_n_0\ : STD_LOGIC;
  signal \fifoWriteData[82]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[82]_i_2_n_0\ : STD_LOGIC;
  signal \fifoWriteData[83]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[83]_i_2_n_0\ : STD_LOGIC;
  signal \fifoWriteData[84]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[84]_i_2_n_0\ : STD_LOGIC;
  signal \fifoWriteData[85]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[85]_i_2_n_0\ : STD_LOGIC;
  signal \fifoWriteData[86]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[86]_i_2_n_0\ : STD_LOGIC;
  signal \fifoWriteData[87]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[87]_i_2_n_0\ : STD_LOGIC;
  signal \fifoWriteData[88]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[88]_i_2_n_0\ : STD_LOGIC;
  signal \fifoWriteData[89]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[89]_i_2_n_0\ : STD_LOGIC;
  signal \fifoWriteData[8]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[90]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[90]_i_2_n_0\ : STD_LOGIC;
  signal \fifoWriteData[91]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[91]_i_2_n_0\ : STD_LOGIC;
  signal \fifoWriteData[92]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[92]_i_2_n_0\ : STD_LOGIC;
  signal \fifoWriteData[93]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[93]_i_2_n_0\ : STD_LOGIC;
  signal \fifoWriteData[94]_i_1_n_0\ : STD_LOGIC;
  signal \fifoWriteData[94]_i_2_n_0\ : STD_LOGIC;
  signal \fifoWriteData[95]_i_2_n_0\ : STD_LOGIC;
  signal \fifoWriteData[95]_i_3_n_0\ : STD_LOGIC;
  signal \fifoWriteData[95]_i_4_n_0\ : STD_LOGIC;
  signal \fifoWriteData[95]_i_5_n_0\ : STD_LOGIC;
  signal \fifoWriteData[9]_i_1_n_0\ : STD_LOGIC;
  signal fifoWriteEnable2 : STD_LOGIC;
  signal fifoWriteEnable2_carry_i_10_n_0 : STD_LOGIC;
  signal fifoWriteEnable2_carry_i_11_n_0 : STD_LOGIC;
  signal fifoWriteEnable2_carry_i_12_n_0 : STD_LOGIC;
  signal fifoWriteEnable2_carry_i_13_n_0 : STD_LOGIC;
  signal fifoWriteEnable2_carry_i_14_n_0 : STD_LOGIC;
  signal fifoWriteEnable2_carry_i_15_n_0 : STD_LOGIC;
  signal fifoWriteEnable2_carry_i_16_n_0 : STD_LOGIC;
  signal fifoWriteEnable2_carry_i_1_n_0 : STD_LOGIC;
  signal fifoWriteEnable2_carry_i_2_n_0 : STD_LOGIC;
  signal fifoWriteEnable2_carry_i_3_n_0 : STD_LOGIC;
  signal fifoWriteEnable2_carry_i_4_n_0 : STD_LOGIC;
  signal fifoWriteEnable2_carry_i_5_n_0 : STD_LOGIC;
  signal fifoWriteEnable2_carry_i_6_n_0 : STD_LOGIC;
  signal fifoWriteEnable2_carry_i_7_n_0 : STD_LOGIC;
  signal fifoWriteEnable2_carry_i_8_n_0 : STD_LOGIC;
  signal fifoWriteEnable2_carry_i_9_n_0 : STD_LOGIC;
  signal fifoWriteEnable2_carry_n_1 : STD_LOGIC;
  signal fifoWriteEnable2_carry_n_2 : STD_LOGIC;
  signal fifoWriteEnable2_carry_n_3 : STD_LOGIC;
  signal fifoWriteEnable2_carry_n_5 : STD_LOGIC;
  signal fifoWriteEnable2_carry_n_6 : STD_LOGIC;
  signal fifoWriteEnable2_carry_n_7 : STD_LOGIC;
  signal fifoWriteEnable_i_1_n_0 : STD_LOGIC;
  signal fifoWriteEnable_i_2_n_0 : STD_LOGIC;
  signal fillPixelData_barycentricB_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal fillPixelData_barycentricC_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal hasWrittenPixelsForThisTriangle_i_1_n_0 : STD_LOGIC;
  signal hasWrittenPixelsForThisTriangle_reg_n_0 : STD_LOGIC;
  signal in18 : STD_LOGIC_VECTOR ( 95 downto 80 );
  signal in35 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in37 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in39 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal isTopLeftEdgeB : STD_LOGIC;
  signal isTopLeftEdgeC : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal pixelXPos : STD_LOGIC;
  signal pixelXPos1_carry_i_10_n_0 : STD_LOGIC;
  signal pixelXPos1_carry_i_11_n_0 : STD_LOGIC;
  signal pixelXPos1_carry_i_12_n_0 : STD_LOGIC;
  signal pixelXPos1_carry_i_13_n_0 : STD_LOGIC;
  signal pixelXPos1_carry_i_14_n_0 : STD_LOGIC;
  signal pixelXPos1_carry_i_15_n_0 : STD_LOGIC;
  signal pixelXPos1_carry_i_16_n_0 : STD_LOGIC;
  signal pixelXPos1_carry_i_1_n_0 : STD_LOGIC;
  signal pixelXPos1_carry_i_2_n_0 : STD_LOGIC;
  signal pixelXPos1_carry_i_3_n_0 : STD_LOGIC;
  signal pixelXPos1_carry_i_4_n_0 : STD_LOGIC;
  signal pixelXPos1_carry_i_5_n_0 : STD_LOGIC;
  signal pixelXPos1_carry_i_6_n_0 : STD_LOGIC;
  signal pixelXPos1_carry_i_7_n_0 : STD_LOGIC;
  signal pixelXPos1_carry_i_8_n_0 : STD_LOGIC;
  signal pixelXPos1_carry_i_9_n_0 : STD_LOGIC;
  signal pixelXPos1_carry_n_0 : STD_LOGIC;
  signal pixelXPos1_carry_n_1 : STD_LOGIC;
  signal pixelXPos1_carry_n_2 : STD_LOGIC;
  signal pixelXPos1_carry_n_3 : STD_LOGIC;
  signal pixelXPos1_carry_n_5 : STD_LOGIC;
  signal pixelXPos1_carry_n_6 : STD_LOGIC;
  signal pixelXPos1_carry_n_7 : STD_LOGIC;
  signal \pixelXPos[0]_i_1_n_0\ : STD_LOGIC;
  signal \pixelXPos[10]_i_1_n_0\ : STD_LOGIC;
  signal \pixelXPos[10]_i_2_n_0\ : STD_LOGIC;
  signal \pixelXPos[10]_i_3_n_0\ : STD_LOGIC;
  signal \pixelXPos[11]_i_1_n_0\ : STD_LOGIC;
  signal \pixelXPos[11]_i_2_n_0\ : STD_LOGIC;
  signal \pixelXPos[12]_i_1_n_0\ : STD_LOGIC;
  signal \pixelXPos[12]_i_2_n_0\ : STD_LOGIC;
  signal \pixelXPos[13]_i_1_n_0\ : STD_LOGIC;
  signal \pixelXPos[13]_i_2_n_0\ : STD_LOGIC;
  signal \pixelXPos[14]_i_1_n_0\ : STD_LOGIC;
  signal \pixelXPos[14]_i_2_n_0\ : STD_LOGIC;
  signal \pixelXPos[15]_i_2_n_0\ : STD_LOGIC;
  signal \pixelXPos[15]_i_3_n_0\ : STD_LOGIC;
  signal \pixelXPos[15]_i_4_n_0\ : STD_LOGIC;
  signal \pixelXPos[1]_i_1_n_0\ : STD_LOGIC;
  signal \pixelXPos[1]_i_2_n_0\ : STD_LOGIC;
  signal \pixelXPos[2]_i_1_n_0\ : STD_LOGIC;
  signal \pixelXPos[2]_i_2_n_0\ : STD_LOGIC;
  signal \pixelXPos[3]_i_1_n_0\ : STD_LOGIC;
  signal \pixelXPos[3]_i_2_n_0\ : STD_LOGIC;
  signal \pixelXPos[4]_i_1_n_0\ : STD_LOGIC;
  signal \pixelXPos[4]_i_2_n_0\ : STD_LOGIC;
  signal \pixelXPos[5]_i_1_n_0\ : STD_LOGIC;
  signal \pixelXPos[5]_i_2_n_0\ : STD_LOGIC;
  signal \pixelXPos[6]_i_1_n_0\ : STD_LOGIC;
  signal \pixelXPos[6]_i_2_n_0\ : STD_LOGIC;
  signal \pixelXPos[7]_i_1_n_0\ : STD_LOGIC;
  signal \pixelXPos[7]_i_2_n_0\ : STD_LOGIC;
  signal \pixelXPos[8]_i_1_n_0\ : STD_LOGIC;
  signal \pixelXPos[8]_i_2_n_0\ : STD_LOGIC;
  signal \pixelXPos[9]_i_1_n_0\ : STD_LOGIC;
  signal \pixelXPos[9]_i_2_n_0\ : STD_LOGIC;
  signal pixelYPos : STD_LOGIC;
  signal \pixelYPos[0]_i_1_n_0\ : STD_LOGIC;
  signal \pixelYPos[10]_i_1_n_0\ : STD_LOGIC;
  signal \pixelYPos[10]_i_2_n_0\ : STD_LOGIC;
  signal \pixelYPos[11]_i_1_n_0\ : STD_LOGIC;
  signal \pixelYPos[12]_i_1_n_0\ : STD_LOGIC;
  signal \pixelYPos[12]_i_2_n_0\ : STD_LOGIC;
  signal \pixelYPos[13]_i_1_n_0\ : STD_LOGIC;
  signal \pixelYPos[13]_i_2_n_0\ : STD_LOGIC;
  signal \pixelYPos[14]_i_1_n_0\ : STD_LOGIC;
  signal \pixelYPos[15]_i_2_n_0\ : STD_LOGIC;
  signal \pixelYPos[15]_i_3_n_0\ : STD_LOGIC;
  signal \pixelYPos[1]_i_1_n_0\ : STD_LOGIC;
  signal \pixelYPos[2]_i_1_n_0\ : STD_LOGIC;
  signal \pixelYPos[3]_i_1_n_0\ : STD_LOGIC;
  signal \pixelYPos[3]_i_2_n_0\ : STD_LOGIC;
  signal \pixelYPos[4]_i_1_n_0\ : STD_LOGIC;
  signal \pixelYPos[4]_i_2_n_0\ : STD_LOGIC;
  signal \pixelYPos[5]_i_1_n_0\ : STD_LOGIC;
  signal \pixelYPos[5]_i_2_n_0\ : STD_LOGIC;
  signal \pixelYPos[6]_i_1_n_0\ : STD_LOGIC;
  signal \pixelYPos[7]_i_1_n_0\ : STD_LOGIC;
  signal \pixelYPos[7]_i_2_n_0\ : STD_LOGIC;
  signal \pixelYPos[8]_i_1_n_0\ : STD_LOGIC;
  signal \pixelYPos[8]_i_2_n_0\ : STD_LOGIC;
  signal \pixelYPos[9]_i_1_n_0\ : STD_LOGIC;
  signal \pixelYPos[9]_i_2_n_0\ : STD_LOGIC;
  signal \plusOp__60_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp__60_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp__60_carry__0_n_10\ : STD_LOGIC;
  signal \plusOp__60_carry__0_n_11\ : STD_LOGIC;
  signal \plusOp__60_carry__0_n_12\ : STD_LOGIC;
  signal \plusOp__60_carry__0_n_13\ : STD_LOGIC;
  signal \plusOp__60_carry__0_n_14\ : STD_LOGIC;
  signal \plusOp__60_carry__0_n_15\ : STD_LOGIC;
  signal \plusOp__60_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp__60_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp__60_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp__60_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp__60_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp__60_carry__0_n_8\ : STD_LOGIC;
  signal \plusOp__60_carry__0_n_9\ : STD_LOGIC;
  signal \plusOp__60_carry__1_n_0\ : STD_LOGIC;
  signal \plusOp__60_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp__60_carry__1_n_10\ : STD_LOGIC;
  signal \plusOp__60_carry__1_n_11\ : STD_LOGIC;
  signal \plusOp__60_carry__1_n_12\ : STD_LOGIC;
  signal \plusOp__60_carry__1_n_13\ : STD_LOGIC;
  signal \plusOp__60_carry__1_n_14\ : STD_LOGIC;
  signal \plusOp__60_carry__1_n_15\ : STD_LOGIC;
  signal \plusOp__60_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp__60_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp__60_carry__1_n_5\ : STD_LOGIC;
  signal \plusOp__60_carry__1_n_6\ : STD_LOGIC;
  signal \plusOp__60_carry__1_n_7\ : STD_LOGIC;
  signal \plusOp__60_carry__1_n_8\ : STD_LOGIC;
  signal \plusOp__60_carry__1_n_9\ : STD_LOGIC;
  signal \plusOp__60_carry__2_n_10\ : STD_LOGIC;
  signal \plusOp__60_carry__2_n_11\ : STD_LOGIC;
  signal \plusOp__60_carry__2_n_12\ : STD_LOGIC;
  signal \plusOp__60_carry__2_n_13\ : STD_LOGIC;
  signal \plusOp__60_carry__2_n_14\ : STD_LOGIC;
  signal \plusOp__60_carry__2_n_15\ : STD_LOGIC;
  signal \plusOp__60_carry__2_n_2\ : STD_LOGIC;
  signal \plusOp__60_carry__2_n_3\ : STD_LOGIC;
  signal \plusOp__60_carry__2_n_5\ : STD_LOGIC;
  signal \plusOp__60_carry__2_n_6\ : STD_LOGIC;
  signal \plusOp__60_carry__2_n_7\ : STD_LOGIC;
  signal \plusOp__60_carry__2_n_9\ : STD_LOGIC;
  signal \plusOp__60_carry_n_0\ : STD_LOGIC;
  signal \plusOp__60_carry_n_1\ : STD_LOGIC;
  signal \plusOp__60_carry_n_10\ : STD_LOGIC;
  signal \plusOp__60_carry_n_11\ : STD_LOGIC;
  signal \plusOp__60_carry_n_12\ : STD_LOGIC;
  signal \plusOp__60_carry_n_13\ : STD_LOGIC;
  signal \plusOp__60_carry_n_14\ : STD_LOGIC;
  signal \plusOp__60_carry_n_15\ : STD_LOGIC;
  signal \plusOp__60_carry_n_2\ : STD_LOGIC;
  signal \plusOp__60_carry_n_3\ : STD_LOGIC;
  signal \plusOp__60_carry_n_5\ : STD_LOGIC;
  signal \plusOp__60_carry_n_6\ : STD_LOGIC;
  signal \plusOp__60_carry_n_7\ : STD_LOGIC;
  signal \plusOp__60_carry_n_8\ : STD_LOGIC;
  signal \plusOp__60_carry_n_9\ : STD_LOGIC;
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_10\ : STD_LOGIC;
  signal \plusOp_carry__0_n_11\ : STD_LOGIC;
  signal \plusOp_carry__0_n_12\ : STD_LOGIC;
  signal \plusOp_carry__0_n_13\ : STD_LOGIC;
  signal \plusOp_carry__0_n_14\ : STD_LOGIC;
  signal \plusOp_carry__0_n_15\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_carry__0_n_8\ : STD_LOGIC;
  signal \plusOp_carry__0_n_9\ : STD_LOGIC;
  signal \plusOp_carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_10\ : STD_LOGIC;
  signal \plusOp_carry__1_n_11\ : STD_LOGIC;
  signal \plusOp_carry__1_n_12\ : STD_LOGIC;
  signal \plusOp_carry__1_n_13\ : STD_LOGIC;
  signal \plusOp_carry__1_n_14\ : STD_LOGIC;
  signal \plusOp_carry__1_n_15\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_carry__1_n_8\ : STD_LOGIC;
  signal \plusOp_carry__1_n_9\ : STD_LOGIC;
  signal \plusOp_carry__2_n_10\ : STD_LOGIC;
  signal \plusOp_carry__2_n_11\ : STD_LOGIC;
  signal \plusOp_carry__2_n_12\ : STD_LOGIC;
  signal \plusOp_carry__2_n_13\ : STD_LOGIC;
  signal \plusOp_carry__2_n_14\ : STD_LOGIC;
  signal \plusOp_carry__2_n_15\ : STD_LOGIC;
  signal \plusOp_carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_carry__2_n_5\ : STD_LOGIC;
  signal \plusOp_carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_carry__2_n_7\ : STD_LOGIC;
  signal \plusOp_carry__2_n_9\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_10 : STD_LOGIC;
  signal plusOp_carry_n_11 : STD_LOGIC;
  signal plusOp_carry_n_12 : STD_LOGIC;
  signal plusOp_carry_n_13 : STD_LOGIC;
  signal plusOp_carry_n_14 : STD_LOGIC;
  signal plusOp_carry_n_15 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal plusOp_carry_n_8 : STD_LOGIC;
  signal plusOp_carry_n_9 : STD_LOGIC;
  signal previousDrawEventID : STD_LOGIC;
  signal readyForNewTri_i_1_n_0 : STD_LOGIC;
  signal statCyclesIdle : STD_LOGIC;
  attribute RTL_KEEP of statCyclesIdle : signal is "yes";
  signal \statCyclesIdle[7]_i_2_n_0\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_13\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_14\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_15\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_13\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_14\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_15\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \statCyclesIdle_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \statCyclesIdle_reg[31]_i_1_n_10\ : STD_LOGIC;
  signal \statCyclesIdle_reg[31]_i_1_n_11\ : STD_LOGIC;
  signal \statCyclesIdle_reg[31]_i_1_n_12\ : STD_LOGIC;
  signal \statCyclesIdle_reg[31]_i_1_n_13\ : STD_LOGIC;
  signal \statCyclesIdle_reg[31]_i_1_n_14\ : STD_LOGIC;
  signal \statCyclesIdle_reg[31]_i_1_n_15\ : STD_LOGIC;
  signal \statCyclesIdle_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \statCyclesIdle_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \statCyclesIdle_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \statCyclesIdle_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \statCyclesIdle_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \statCyclesIdle_reg[31]_i_1_n_8\ : STD_LOGIC;
  signal \statCyclesIdle_reg[31]_i_1_n_9\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal statCyclesWaitingForOutput : STD_LOGIC;
  signal \statCyclesWaitingForOutput[7]_i_2_n_0\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_13\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_14\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_15\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_13\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_14\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_15\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[31]_i_2_n_10\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[31]_i_2_n_11\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[31]_i_2_n_12\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[31]_i_2_n_13\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[31]_i_2_n_14\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[31]_i_2_n_15\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[31]_i_2_n_8\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[31]_i_2_n_9\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal statCyclesWaitingForTriWorkCache : STD_LOGIC;
  attribute RTL_KEEP of statCyclesWaitingForTriWorkCache : signal is "yes";
  signal \statCyclesWaitingForTriWorkCache[7]_i_2_n_0\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[15]_i_1_n_13\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[15]_i_1_n_14\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[15]_i_1_n_15\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[23]_i_1_n_13\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[23]_i_1_n_14\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[23]_i_1_n_15\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[31]_i_1_n_10\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[31]_i_1_n_11\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[31]_i_1_n_12\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[31]_i_1_n_13\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[31]_i_1_n_14\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[31]_i_1_n_15\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[31]_i_1_n_8\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[31]_i_1_n_9\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \statCyclesWaitingForTriWorkCache_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal statCyclesWorking : STD_LOGIC;
  signal \statCyclesWorking[7]_i_2_n_0\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_13\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_14\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_15\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_13\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_14\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_15\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \statCyclesWorking_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \statCyclesWorking_reg[31]_i_2_n_10\ : STD_LOGIC;
  signal \statCyclesWorking_reg[31]_i_2_n_11\ : STD_LOGIC;
  signal \statCyclesWorking_reg[31]_i_2_n_12\ : STD_LOGIC;
  signal \statCyclesWorking_reg[31]_i_2_n_13\ : STD_LOGIC;
  signal \statCyclesWorking_reg[31]_i_2_n_14\ : STD_LOGIC;
  signal \statCyclesWorking_reg[31]_i_2_n_15\ : STD_LOGIC;
  signal \statCyclesWorking_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \statCyclesWorking_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \statCyclesWorking_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \statCyclesWorking_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \statCyclesWorking_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \statCyclesWorking_reg[31]_i_2_n_8\ : STD_LOGIC;
  signal \statCyclesWorking_reg[31]_i_2_n_9\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \vertDataA_reg[Z]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \vertDataA_reg[color][a]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \vertDataA_reg[color][b]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \vertDataA_reg[color][g]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \vertDataA_reg[color][r]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \vertDataA_reg[invW]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \vertDataA_reg[texcoord][tx]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \vertDataA_reg[texcoord][ty]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \vertDataB_reg[Z]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \vertDataB_reg[color][a]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \vertDataB_reg[color][b]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \vertDataB_reg[color][g]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \vertDataB_reg[color][r]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \vertDataB_reg[invW]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \vertDataB_reg[texcoord][tx]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \vertDataB_reg[texcoord][ty]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \vertDataC_reg[Z]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \vertDataC_reg[color][a]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \vertDataC_reg[color][b]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \vertDataC_reg[color][g]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \vertDataC_reg[color][r]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \vertDataC_reg[invW]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \vertDataC_reg[texcoord][tx]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \vertDataC_reg[texcoord][ty]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \writeOutPixelData[barycentricB]\ : STD_LOGIC;
  signal \writeOutPixelData_reg[barycentricB]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \writeOutPixelData_reg[barycentricC]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \writeOutPixelData_reg[pixelX]__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \writeOutPixelData_reg[pixelY]__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_barycentricA0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_barycentricA0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_barycentricA0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_barycentricA0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_barycentricB0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_barycentricB0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_barycentricB0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_barycentricB0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_barycentricC0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_barycentricC0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_barycentricC0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_barycentricC0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_barycentricRowResetA0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_barycentricRowResetA0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_barycentricRowResetA0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_barycentricRowResetA0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_barycentricRowResetB0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_barycentricRowResetB0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_barycentricRowResetB0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_barycentricRowResetB0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_barycentricRowResetC0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_barycentricRowResetC0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_barycentricRowResetC0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_barycentricRowResetC0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_fifoWriteEnable2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_fifoWriteEnable2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_pixelXPos1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_pixelXPos1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_plusOp__60_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp__60_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp__60_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp__60_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_plusOp__60_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_plusOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_plusOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_statCyclesIdle_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_statCyclesIdle_reg[23]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_statCyclesIdle_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_statCyclesIdle_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_statCyclesWaitingForOutput_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_statCyclesWaitingForOutput_reg[23]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_statCyclesWaitingForOutput_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_statCyclesWaitingForOutput_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_statCyclesWaitingForTriWorkCache_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_statCyclesWaitingForTriWorkCache_reg[23]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_statCyclesWaitingForTriWorkCache_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_statCyclesWaitingForTriWorkCache_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_statCyclesWorking_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_statCyclesWorking_reg[23]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_statCyclesWorking_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_statCyclesWorking_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of CMD_Rasterizer_Idle_i_1 : label is "soft_lutpair39";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_currentState_reg[0]\ : label is "trirasterize_sendsetnewtrislotcommand:00100000,trirasterize_mainloop:00001000,trirasterize_sendfinishdraweventcommand:00000010,trirasterize_waitforwritecomplete:01000000,trirasterize_allocatenewtricacheslot:00010000,trirasterize_sendfinishtricommand:10000000,trirasterize_waitfortridata:00000001,trirasterize_sendsetnewdraweventcommand:00000100";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_currentState_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_currentState_reg[1]\ : label is "trirasterize_sendsetnewtrislotcommand:00100000,trirasterize_mainloop:00001000,trirasterize_sendfinishdraweventcommand:00000010,trirasterize_waitforwritecomplete:01000000,trirasterize_allocatenewtricacheslot:00010000,trirasterize_sendfinishtricommand:10000000,trirasterize_waitfortridata:00000001,trirasterize_sendsetnewdraweventcommand:00000100";
  attribute KEEP of \FSM_onehot_currentState_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_currentState_reg[2]\ : label is "trirasterize_sendsetnewtrislotcommand:00100000,trirasterize_mainloop:00001000,trirasterize_sendfinishdraweventcommand:00000010,trirasterize_waitforwritecomplete:01000000,trirasterize_allocatenewtricacheslot:00010000,trirasterize_sendfinishtricommand:10000000,trirasterize_waitfortridata:00000001,trirasterize_sendsetnewdraweventcommand:00000100";
  attribute KEEP of \FSM_onehot_currentState_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_currentState_reg[3]\ : label is "trirasterize_sendsetnewtrislotcommand:00100000,trirasterize_mainloop:00001000,trirasterize_sendfinishdraweventcommand:00000010,trirasterize_waitforwritecomplete:01000000,trirasterize_allocatenewtricacheslot:00010000,trirasterize_sendfinishtricommand:10000000,trirasterize_waitfortridata:00000001,trirasterize_sendsetnewdraweventcommand:00000100";
  attribute KEEP of \FSM_onehot_currentState_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_currentState_reg[4]\ : label is "trirasterize_sendsetnewtrislotcommand:00100000,trirasterize_mainloop:00001000,trirasterize_sendfinishdraweventcommand:00000010,trirasterize_waitforwritecomplete:01000000,trirasterize_allocatenewtricacheslot:00010000,trirasterize_sendfinishtricommand:10000000,trirasterize_waitfortridata:00000001,trirasterize_sendsetnewdraweventcommand:00000100";
  attribute KEEP of \FSM_onehot_currentState_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_currentState_reg[5]\ : label is "trirasterize_sendsetnewtrislotcommand:00100000,trirasterize_mainloop:00001000,trirasterize_sendfinishdraweventcommand:00000010,trirasterize_waitforwritecomplete:01000000,trirasterize_allocatenewtricacheslot:00010000,trirasterize_sendfinishtricommand:10000000,trirasterize_waitfortridata:00000001,trirasterize_sendsetnewdraweventcommand:00000100";
  attribute KEEP of \FSM_onehot_currentState_reg[5]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_currentState_reg[6]\ : label is "trirasterize_sendsetnewtrislotcommand:00100000,trirasterize_mainloop:00001000,trirasterize_sendfinishdraweventcommand:00000010,trirasterize_waitforwritecomplete:01000000,trirasterize_allocatenewtricacheslot:00010000,trirasterize_sendfinishtricommand:10000000,trirasterize_waitfortridata:00000001,trirasterize_sendsetnewdraweventcommand:00000100";
  attribute KEEP of \FSM_onehot_currentState_reg[6]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_currentState_reg[7]\ : label is "trirasterize_sendsetnewtrislotcommand:00100000,trirasterize_mainloop:00001000,trirasterize_sendfinishdraweventcommand:00000010,trirasterize_waitforwritecomplete:01000000,trirasterize_allocatenewtricacheslot:00010000,trirasterize_sendfinishtricommand:10000000,trirasterize_waitfortridata:00000001,trirasterize_sendsetnewdraweventcommand:00000100";
  attribute KEEP of \FSM_onehot_currentState_reg[7]\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of barycentricA0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \barycentricA0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \barycentricA0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \barycentricA0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of barycentricB0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \barycentricB0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \barycentricB0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \barycentricB0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of barycentricC0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \barycentricC0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \barycentricC0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \barycentricC0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of barycentricRowResetA0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \barycentricRowResetA0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \barycentricRowResetA0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \barycentricRowResetA0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of barycentricRowResetC0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \barycentricRowResetC0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \barycentricRowResetC0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \barycentricRowResetC0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \currentState[0]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \currentState[1]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \currentState[2]_i_4\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \currentState[2]_i_5\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \fifoWriteData[79]_i_4\ : label is "soft_lutpair9";
  attribute x_interface_info : string;
  attribute x_interface_info of \fifoWriteData_reg[0]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[10]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[11]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[12]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[13]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[14]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[15]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[16]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[17]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[18]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[19]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[1]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[20]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[21]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[22]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[23]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[24]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[25]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[26]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[27]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[28]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[29]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[2]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[30]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[31]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[32]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[33]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[34]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[35]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[36]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[37]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[38]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[39]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[3]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[40]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[41]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[42]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[43]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[44]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[45]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[46]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[47]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[48]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[49]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[4]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[50]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[51]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[52]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[53]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[54]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[55]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[56]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[57]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[58]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[59]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[5]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[60]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[61]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[62]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[63]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[64]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[65]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[66]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[67]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[68]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[69]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[6]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[70]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[71]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[72]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[73]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[74]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[75]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[76]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[77]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[78]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[79]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[7]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[80]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[81]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[82]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[83]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[84]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[85]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[86]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[87]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[88]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[89]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[8]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[90]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[91]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[92]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[93]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[94]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[95]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute x_interface_info of \fifoWriteData_reg[9]\ : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
  attribute METHODOLOGY_DRC_VIOS of fifoWriteEnable2_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute x_interface_info of fifoWriteEnable_reg : label is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_EN";
  attribute METHODOLOGY_DRC_VIOS of pixelXPos1_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \pixelXPos[3]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \pixelXPos[4]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \pixelXPos[8]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \pixelXPos[9]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \pixelYPos[10]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \pixelYPos[13]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \pixelYPos[15]_i_3\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \pixelYPos[4]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \pixelYPos[5]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \pixelYPos[9]_i_2\ : label is "soft_lutpair3";
  attribute METHODOLOGY_DRC_VIOS of \plusOp__60_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp__60_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp__60_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp__60_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of plusOp_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of readyForNewTri_i_1 : label is "soft_lutpair39";
  attribute METHODOLOGY_DRC_VIOS of \statCyclesIdle_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \statCyclesIdle_reg[23]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \statCyclesIdle_reg[31]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \statCyclesIdle_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \statCyclesWaitingForOutput_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \statCyclesWaitingForOutput_reg[23]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \statCyclesWaitingForOutput_reg[31]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \statCyclesWaitingForOutput_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricB][10]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricB][11]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricB][12]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricB][13]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricB][14]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricB][15]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricB][16]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricB][17]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricB][18]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricB][19]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricB][1]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricB][20]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricB][21]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricB][22]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricB][23]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricB][24]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricB][25]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricB][26]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricB][27]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricB][28]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricB][29]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricB][2]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricB][30]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricB][31]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricB][3]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricB][4]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricB][5]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricB][6]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricB][7]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricB][8]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricB][9]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricC][0]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricC][10]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricC][11]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricC][12]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricC][13]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricC][14]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricC][15]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricC][16]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricC][17]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricC][18]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricC][19]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricC][1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricC][20]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricC][21]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricC][22]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricC][23]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricC][24]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricC][25]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricC][26]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricC][27]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricC][28]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricC][29]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricC][2]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricC][30]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricC][31]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricC][3]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricC][4]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricC][5]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricC][6]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricC][7]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricC][8]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \writeOutPixelData[barycentricC][9]_i_1\ : label is "soft_lutpair22";
begin
  DBG_BarycentricA(31 downto 0) <= \^dbg_barycentrica\(31 downto 0);
  \DBG_BarycentricB[31]\(31 downto 0) <= \^dbg_barycentricb[31]\(31 downto 0);
  \DBG_BarycentricC[31]\(31 downto 0) <= \^dbg_barycentricc[31]\(31 downto 0);
  DBG_MaxX(15 downto 0) <= \^dbg_maxx\(15 downto 0);
  DBG_MaxY(15 downto 0) <= \^dbg_maxy\(15 downto 0);
  DBG_MinX(15 downto 0) <= \^dbg_minx\(15 downto 0);
  \DBG_PixelYPos[15]\(15 downto 0) <= \^dbg_pixelypos[15]\(15 downto 0);
  \DBG_Rasterizer_State[2]\(2 downto 0) <= \^dbg_rasterizer_state[2]\(2 downto 0);
  Q(15 downto 0) <= \^q\(15 downto 0);
  RASTOUT_FIFO_wr_en <= \^rastout_fifo_wr_en\;
  STAT_CyclesIdle(31 downto 0) <= \^stat_cyclesidle\(31 downto 0);
  STAT_CyclesSpentWorking(31 downto 0) <= \^stat_cyclesspentworking\(31 downto 0);
  STAT_CyclesWaitingForOutput(31 downto 0) <= \^stat_cycleswaitingforoutput\(31 downto 0);
  STAT_CyclesWaitingForTriWorkCache(31 downto 0) <= \^stat_cycleswaitingfortriworkcache\(31 downto 0);
  TRISETUP_readyForNewTri <= \^trisetup_readyfornewtri\;
CMD_Rasterizer_Idle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^trisetup_readyfornewtri\,
      I1 => TRISETUP_newTriBegin,
      O => CMD_Rasterizer_Idle0
    );
CMD_Rasterizer_Idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => CMD_Rasterizer_Idle0,
      Q => CMD_Rasterizer_Idle,
      R => '0'
    );
\FSM_onehot_currentState[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44444F44"
    )
        port map (
      I0 => \currentState[1]_i_3_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[1]\,
      I2 => \currentState[2]_i_4_n_0\,
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => hasWrittenPixelsForThisTriangle_reg_n_0,
      I5 => \FSM_onehot_currentState_reg_n_0_[7]\,
      O => \FSM_onehot_currentState[0]_i_1_n_0\
    );
\FSM_onehot_currentState[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_onehot_currentState[3]_i_2_n_0\,
      I1 => statCyclesIdle,
      I2 => \currentState[0]_i_3_n_0\,
      O => \FSM_onehot_currentState[1]_i_1_n_0\
    );
\FSM_onehot_currentState[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F4444000F0000"
    )
        port map (
      I0 => \FSM_onehot_currentState[3]_i_2_n_0\,
      I1 => statCyclesIdle,
      I2 => RASTOUT_FIFO_full,
      I3 => RASTOUT_FIFO_almost_full,
      I4 => \FSM_onehot_currentState_reg_n_0_[1]\,
      I5 => \currentState[0]_i_3_n_0\,
      O => \FSM_onehot_currentState[2]_i_1_n_0\
    );
\FSM_onehot_currentState[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => \FSM_onehot_currentState[3]_i_2_n_0\,
      I2 => \FSM_onehot_currentState_reg_n_0_[2]\,
      I3 => \FSM_onehot_currentState_reg_n_0_[6]\,
      O => \FSM_onehot_currentState[3]_i_1_n_0\
    );
\FSM_onehot_currentState[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \FSM_onehot_currentState[3]_i_3_n_0\,
      I1 => \FSM_onehot_currentState[3]_i_4_n_0\,
      I2 => \FSM_onehot_currentState[3]_i_5_n_0\,
      I3 => \FSM_onehot_currentState[3]_i_6_n_0\,
      I4 => \FSM_onehot_currentState[3]_i_7_n_0\,
      I5 => \FSM_onehot_currentState[3]_i_8_n_0\,
      O => \FSM_onehot_currentState[3]_i_2_n_0\
    );
\FSM_onehot_currentState[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => currentDrawEventID(15),
      I1 => TRISETUP_CurrentDrawEventID(15),
      O => \FSM_onehot_currentState[3]_i_3_n_0\
    );
\FSM_onehot_currentState[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => TRISETUP_CurrentDrawEventID(6),
      I1 => currentDrawEventID(6),
      I2 => currentDrawEventID(8),
      I3 => TRISETUP_CurrentDrawEventID(8),
      I4 => currentDrawEventID(7),
      I5 => TRISETUP_CurrentDrawEventID(7),
      O => \FSM_onehot_currentState[3]_i_4_n_0\
    );
\FSM_onehot_currentState[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => currentDrawEventID(10),
      I1 => TRISETUP_CurrentDrawEventID(10),
      I2 => currentDrawEventID(11),
      I3 => TRISETUP_CurrentDrawEventID(11),
      I4 => TRISETUP_CurrentDrawEventID(9),
      I5 => currentDrawEventID(9),
      O => \FSM_onehot_currentState[3]_i_5_n_0\
    );
\FSM_onehot_currentState[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => TRISETUP_CurrentDrawEventID(0),
      I1 => currentDrawEventID(0),
      I2 => currentDrawEventID(1),
      I3 => TRISETUP_CurrentDrawEventID(1),
      I4 => currentDrawEventID(2),
      I5 => TRISETUP_CurrentDrawEventID(2),
      O => \FSM_onehot_currentState[3]_i_6_n_0\
    );
\FSM_onehot_currentState[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => currentDrawEventID(4),
      I1 => TRISETUP_CurrentDrawEventID(4),
      I2 => currentDrawEventID(5),
      I3 => TRISETUP_CurrentDrawEventID(5),
      I4 => TRISETUP_CurrentDrawEventID(3),
      I5 => currentDrawEventID(3),
      O => \FSM_onehot_currentState[3]_i_7_n_0\
    );
\FSM_onehot_currentState[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => TRISETUP_CurrentDrawEventID(12),
      I1 => currentDrawEventID(12),
      I2 => currentDrawEventID(14),
      I3 => TRISETUP_CurrentDrawEventID(14),
      I4 => currentDrawEventID(13),
      I5 => TRISETUP_CurrentDrawEventID(13),
      O => \FSM_onehot_currentState[3]_i_8_n_0\
    );
\FSM_onehot_currentState[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => pixelXPos1_carry_n_0,
      I1 => fifoWriteEnable2,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => hasWrittenPixelsForThisTriangle_reg_n_0,
      O => \FSM_onehot_currentState[4]_i_1_n_0\
    );
\FSM_onehot_currentState[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEAAA"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I1 => hasWrittenPixelsForThisTriangle_reg_n_0,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      O => \FSM_onehot_currentState[6]_i_1_n_0\
    );
\FSM_onehot_currentState[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => pixelXPos1_carry_n_0,
      I1 => fifoWriteEnable2,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => hasWrittenPixelsForThisTriangle_reg_n_0,
      O => \FSM_onehot_currentState[7]_i_1_n_0\
    );
\FSM_onehot_currentState_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => currentState,
      D => \FSM_onehot_currentState[0]_i_1_n_0\,
      Q => statCyclesIdle,
      R => '0'
    );
\FSM_onehot_currentState_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentState,
      D => \FSM_onehot_currentState[1]_i_1_n_0\,
      Q => \FSM_onehot_currentState_reg_n_0_[1]\,
      R => '0'
    );
\FSM_onehot_currentState_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentState,
      D => \FSM_onehot_currentState[2]_i_1_n_0\,
      Q => \FSM_onehot_currentState_reg_n_0_[2]\,
      R => '0'
    );
\FSM_onehot_currentState_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentState,
      D => \FSM_onehot_currentState[3]_i_1_n_0\,
      Q => \FSM_onehot_currentState_reg_n_0_[3]\,
      R => '0'
    );
\FSM_onehot_currentState_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentState,
      D => \FSM_onehot_currentState[4]_i_1_n_0\,
      Q => statCyclesWaitingForTriWorkCache,
      R => '0'
    );
\FSM_onehot_currentState_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentState,
      D => statCyclesWaitingForTriWorkCache,
      Q => \FSM_onehot_currentState_reg_n_0_[5]\,
      R => '0'
    );
\FSM_onehot_currentState_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentState,
      D => \FSM_onehot_currentState[6]_i_1_n_0\,
      Q => \FSM_onehot_currentState_reg_n_0_[6]\,
      R => '0'
    );
\FSM_onehot_currentState_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentState,
      D => \FSM_onehot_currentState[7]_i_1_n_0\,
      Q => \FSM_onehot_currentState_reg_n_0_[7]\,
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => currentDrawEventID(0),
      Q => STAT_CurrentDrawEventID(0),
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => currentDrawEventID(10),
      Q => STAT_CurrentDrawEventID(10),
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => currentDrawEventID(11),
      Q => STAT_CurrentDrawEventID(11),
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => currentDrawEventID(12),
      Q => STAT_CurrentDrawEventID(12),
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => currentDrawEventID(13),
      Q => STAT_CurrentDrawEventID(13),
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => currentDrawEventID(14),
      Q => STAT_CurrentDrawEventID(14),
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => currentDrawEventID(15),
      Q => STAT_CurrentDrawEventID(15),
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => currentDrawEventID(1),
      Q => STAT_CurrentDrawEventID(1),
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => currentDrawEventID(2),
      Q => STAT_CurrentDrawEventID(2),
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => currentDrawEventID(3),
      Q => STAT_CurrentDrawEventID(3),
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => currentDrawEventID(4),
      Q => STAT_CurrentDrawEventID(4),
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => currentDrawEventID(5),
      Q => STAT_CurrentDrawEventID(5),
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => currentDrawEventID(6),
      Q => STAT_CurrentDrawEventID(6),
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => currentDrawEventID(7),
      Q => STAT_CurrentDrawEventID(7),
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => currentDrawEventID(8),
      Q => STAT_CurrentDrawEventID(8),
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => currentDrawEventID(9),
      Q => STAT_CurrentDrawEventID(9),
      R => '0'
    );
\TRICACHE_BarycentricInverse_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => barycentricInverse(0),
      Q => TRICACHE_BarycentricInverse(0),
      R => '0'
    );
\TRICACHE_BarycentricInverse_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => barycentricInverse(10),
      Q => TRICACHE_BarycentricInverse(10),
      R => '0'
    );
\TRICACHE_BarycentricInverse_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => barycentricInverse(11),
      Q => TRICACHE_BarycentricInverse(11),
      R => '0'
    );
\TRICACHE_BarycentricInverse_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => barycentricInverse(12),
      Q => TRICACHE_BarycentricInverse(12),
      R => '0'
    );
\TRICACHE_BarycentricInverse_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => barycentricInverse(13),
      Q => TRICACHE_BarycentricInverse(13),
      R => '0'
    );
\TRICACHE_BarycentricInverse_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => barycentricInverse(14),
      Q => TRICACHE_BarycentricInverse(14),
      R => '0'
    );
\TRICACHE_BarycentricInverse_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => barycentricInverse(15),
      Q => TRICACHE_BarycentricInverse(15),
      R => '0'
    );
\TRICACHE_BarycentricInverse_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => barycentricInverse(16),
      Q => TRICACHE_BarycentricInverse(16),
      R => '0'
    );
\TRICACHE_BarycentricInverse_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => barycentricInverse(17),
      Q => TRICACHE_BarycentricInverse(17),
      R => '0'
    );
\TRICACHE_BarycentricInverse_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => barycentricInverse(18),
      Q => TRICACHE_BarycentricInverse(18),
      R => '0'
    );
\TRICACHE_BarycentricInverse_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => barycentricInverse(19),
      Q => TRICACHE_BarycentricInverse(19),
      R => '0'
    );
\TRICACHE_BarycentricInverse_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => barycentricInverse(1),
      Q => TRICACHE_BarycentricInverse(1),
      R => '0'
    );
\TRICACHE_BarycentricInverse_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => barycentricInverse(20),
      Q => TRICACHE_BarycentricInverse(20),
      R => '0'
    );
\TRICACHE_BarycentricInverse_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => barycentricInverse(21),
      Q => TRICACHE_BarycentricInverse(21),
      R => '0'
    );
\TRICACHE_BarycentricInverse_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => barycentricInverse(22),
      Q => TRICACHE_BarycentricInverse(22),
      R => '0'
    );
\TRICACHE_BarycentricInverse_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => barycentricInverse(23),
      Q => TRICACHE_BarycentricInverse(23),
      R => '0'
    );
\TRICACHE_BarycentricInverse_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => barycentricInverse(24),
      Q => TRICACHE_BarycentricInverse(24),
      R => '0'
    );
\TRICACHE_BarycentricInverse_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => barycentricInverse(25),
      Q => TRICACHE_BarycentricInverse(25),
      R => '0'
    );
\TRICACHE_BarycentricInverse_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => barycentricInverse(26),
      Q => TRICACHE_BarycentricInverse(26),
      R => '0'
    );
\TRICACHE_BarycentricInverse_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => barycentricInverse(27),
      Q => TRICACHE_BarycentricInverse(27),
      R => '0'
    );
\TRICACHE_BarycentricInverse_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => barycentricInverse(28),
      Q => TRICACHE_BarycentricInverse(28),
      R => '0'
    );
\TRICACHE_BarycentricInverse_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => barycentricInverse(29),
      Q => TRICACHE_BarycentricInverse(29),
      R => '0'
    );
\TRICACHE_BarycentricInverse_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => barycentricInverse(2),
      Q => TRICACHE_BarycentricInverse(2),
      R => '0'
    );
\TRICACHE_BarycentricInverse_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => barycentricInverse(30),
      Q => TRICACHE_BarycentricInverse(30),
      R => '0'
    );
\TRICACHE_BarycentricInverse_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => barycentricInverse(31),
      Q => TRICACHE_BarycentricInverse(31),
      R => '0'
    );
\TRICACHE_BarycentricInverse_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => barycentricInverse(3),
      Q => TRICACHE_BarycentricInverse(3),
      R => '0'
    );
\TRICACHE_BarycentricInverse_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => barycentricInverse(4),
      Q => TRICACHE_BarycentricInverse(4),
      R => '0'
    );
\TRICACHE_BarycentricInverse_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => barycentricInverse(5),
      Q => TRICACHE_BarycentricInverse(5),
      R => '0'
    );
\TRICACHE_BarycentricInverse_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => barycentricInverse(6),
      Q => TRICACHE_BarycentricInverse(6),
      R => '0'
    );
\TRICACHE_BarycentricInverse_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => barycentricInverse(7),
      Q => TRICACHE_BarycentricInverse(7),
      R => '0'
    );
\TRICACHE_BarycentricInverse_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => barycentricInverse(8),
      Q => TRICACHE_BarycentricInverse(8),
      R => '0'
    );
\TRICACHE_BarycentricInverse_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => barycentricInverse(9),
      Q => TRICACHE_BarycentricInverse(9),
      R => '0'
    );
\TRICACHE_InvW0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[invW]__0\(0),
      Q => TRICACHE_InvW0(0),
      R => '0'
    );
\TRICACHE_InvW0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[invW]__0\(10),
      Q => TRICACHE_InvW0(10),
      R => '0'
    );
\TRICACHE_InvW0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[invW]__0\(11),
      Q => TRICACHE_InvW0(11),
      R => '0'
    );
\TRICACHE_InvW0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[invW]__0\(12),
      Q => TRICACHE_InvW0(12),
      R => '0'
    );
\TRICACHE_InvW0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[invW]__0\(13),
      Q => TRICACHE_InvW0(13),
      R => '0'
    );
\TRICACHE_InvW0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[invW]__0\(14),
      Q => TRICACHE_InvW0(14),
      R => '0'
    );
\TRICACHE_InvW0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[invW]__0\(15),
      Q => TRICACHE_InvW0(15),
      R => '0'
    );
\TRICACHE_InvW0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[invW]__0\(16),
      Q => TRICACHE_InvW0(16),
      R => '0'
    );
\TRICACHE_InvW0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[invW]__0\(17),
      Q => TRICACHE_InvW0(17),
      R => '0'
    );
\TRICACHE_InvW0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[invW]__0\(18),
      Q => TRICACHE_InvW0(18),
      R => '0'
    );
\TRICACHE_InvW0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[invW]__0\(19),
      Q => TRICACHE_InvW0(19),
      R => '0'
    );
\TRICACHE_InvW0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[invW]__0\(1),
      Q => TRICACHE_InvW0(1),
      R => '0'
    );
\TRICACHE_InvW0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[invW]__0\(20),
      Q => TRICACHE_InvW0(20),
      R => '0'
    );
\TRICACHE_InvW0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[invW]__0\(21),
      Q => TRICACHE_InvW0(21),
      R => '0'
    );
\TRICACHE_InvW0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[invW]__0\(22),
      Q => TRICACHE_InvW0(22),
      R => '0'
    );
\TRICACHE_InvW0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[invW]__0\(23),
      Q => TRICACHE_InvW0(23),
      R => '0'
    );
\TRICACHE_InvW0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[invW]__0\(24),
      Q => TRICACHE_InvW0(24),
      R => '0'
    );
\TRICACHE_InvW0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[invW]__0\(25),
      Q => TRICACHE_InvW0(25),
      R => '0'
    );
\TRICACHE_InvW0_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[invW]__0\(26),
      Q => TRICACHE_InvW0(26),
      R => '0'
    );
\TRICACHE_InvW0_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[invW]__0\(27),
      Q => TRICACHE_InvW0(27),
      R => '0'
    );
\TRICACHE_InvW0_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[invW]__0\(28),
      Q => TRICACHE_InvW0(28),
      R => '0'
    );
\TRICACHE_InvW0_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[invW]__0\(29),
      Q => TRICACHE_InvW0(29),
      R => '0'
    );
\TRICACHE_InvW0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[invW]__0\(2),
      Q => TRICACHE_InvW0(2),
      R => '0'
    );
\TRICACHE_InvW0_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[invW]__0\(30),
      Q => TRICACHE_InvW0(30),
      R => '0'
    );
\TRICACHE_InvW0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[invW]__0\(31),
      Q => TRICACHE_InvW0(31),
      R => '0'
    );
\TRICACHE_InvW0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[invW]__0\(3),
      Q => TRICACHE_InvW0(3),
      R => '0'
    );
\TRICACHE_InvW0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[invW]__0\(4),
      Q => TRICACHE_InvW0(4),
      R => '0'
    );
\TRICACHE_InvW0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[invW]__0\(5),
      Q => TRICACHE_InvW0(5),
      R => '0'
    );
\TRICACHE_InvW0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[invW]__0\(6),
      Q => TRICACHE_InvW0(6),
      R => '0'
    );
\TRICACHE_InvW0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[invW]__0\(7),
      Q => TRICACHE_InvW0(7),
      R => '0'
    );
\TRICACHE_InvW0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[invW]__0\(8),
      Q => TRICACHE_InvW0(8),
      R => '0'
    );
\TRICACHE_InvW0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[invW]__0\(9),
      Q => TRICACHE_InvW0(9),
      R => '0'
    );
\TRICACHE_InvW10_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[invW]__0\(0),
      Q => TRICACHE_InvW10(0),
      R => '0'
    );
\TRICACHE_InvW10_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[invW]__0\(10),
      Q => TRICACHE_InvW10(10),
      R => '0'
    );
\TRICACHE_InvW10_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[invW]__0\(11),
      Q => TRICACHE_InvW10(11),
      R => '0'
    );
\TRICACHE_InvW10_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[invW]__0\(12),
      Q => TRICACHE_InvW10(12),
      R => '0'
    );
\TRICACHE_InvW10_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[invW]__0\(13),
      Q => TRICACHE_InvW10(13),
      R => '0'
    );
\TRICACHE_InvW10_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[invW]__0\(14),
      Q => TRICACHE_InvW10(14),
      R => '0'
    );
\TRICACHE_InvW10_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[invW]__0\(15),
      Q => TRICACHE_InvW10(15),
      R => '0'
    );
\TRICACHE_InvW10_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[invW]__0\(16),
      Q => TRICACHE_InvW10(16),
      R => '0'
    );
\TRICACHE_InvW10_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[invW]__0\(17),
      Q => TRICACHE_InvW10(17),
      R => '0'
    );
\TRICACHE_InvW10_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[invW]__0\(18),
      Q => TRICACHE_InvW10(18),
      R => '0'
    );
\TRICACHE_InvW10_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[invW]__0\(19),
      Q => TRICACHE_InvW10(19),
      R => '0'
    );
\TRICACHE_InvW10_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[invW]__0\(1),
      Q => TRICACHE_InvW10(1),
      R => '0'
    );
\TRICACHE_InvW10_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[invW]__0\(20),
      Q => TRICACHE_InvW10(20),
      R => '0'
    );
\TRICACHE_InvW10_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[invW]__0\(21),
      Q => TRICACHE_InvW10(21),
      R => '0'
    );
\TRICACHE_InvW10_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[invW]__0\(22),
      Q => TRICACHE_InvW10(22),
      R => '0'
    );
\TRICACHE_InvW10_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[invW]__0\(23),
      Q => TRICACHE_InvW10(23),
      R => '0'
    );
\TRICACHE_InvW10_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[invW]__0\(24),
      Q => TRICACHE_InvW10(24),
      R => '0'
    );
\TRICACHE_InvW10_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[invW]__0\(25),
      Q => TRICACHE_InvW10(25),
      R => '0'
    );
\TRICACHE_InvW10_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[invW]__0\(26),
      Q => TRICACHE_InvW10(26),
      R => '0'
    );
\TRICACHE_InvW10_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[invW]__0\(27),
      Q => TRICACHE_InvW10(27),
      R => '0'
    );
\TRICACHE_InvW10_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[invW]__0\(28),
      Q => TRICACHE_InvW10(28),
      R => '0'
    );
\TRICACHE_InvW10_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[invW]__0\(29),
      Q => TRICACHE_InvW10(29),
      R => '0'
    );
\TRICACHE_InvW10_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[invW]__0\(2),
      Q => TRICACHE_InvW10(2),
      R => '0'
    );
\TRICACHE_InvW10_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[invW]__0\(30),
      Q => TRICACHE_InvW10(30),
      R => '0'
    );
\TRICACHE_InvW10_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[invW]__0\(31),
      Q => TRICACHE_InvW10(31),
      R => '0'
    );
\TRICACHE_InvW10_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[invW]__0\(3),
      Q => TRICACHE_InvW10(3),
      R => '0'
    );
\TRICACHE_InvW10_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[invW]__0\(4),
      Q => TRICACHE_InvW10(4),
      R => '0'
    );
\TRICACHE_InvW10_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[invW]__0\(5),
      Q => TRICACHE_InvW10(5),
      R => '0'
    );
\TRICACHE_InvW10_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[invW]__0\(6),
      Q => TRICACHE_InvW10(6),
      R => '0'
    );
\TRICACHE_InvW10_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[invW]__0\(7),
      Q => TRICACHE_InvW10(7),
      R => '0'
    );
\TRICACHE_InvW10_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[invW]__0\(8),
      Q => TRICACHE_InvW10(8),
      R => '0'
    );
\TRICACHE_InvW10_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[invW]__0\(9),
      Q => TRICACHE_InvW10(9),
      R => '0'
    );
\TRICACHE_InvW20_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[invW]__0\(0),
      Q => TRICACHE_InvW20(0),
      R => '0'
    );
\TRICACHE_InvW20_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[invW]__0\(10),
      Q => TRICACHE_InvW20(10),
      R => '0'
    );
\TRICACHE_InvW20_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[invW]__0\(11),
      Q => TRICACHE_InvW20(11),
      R => '0'
    );
\TRICACHE_InvW20_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[invW]__0\(12),
      Q => TRICACHE_InvW20(12),
      R => '0'
    );
\TRICACHE_InvW20_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[invW]__0\(13),
      Q => TRICACHE_InvW20(13),
      R => '0'
    );
\TRICACHE_InvW20_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[invW]__0\(14),
      Q => TRICACHE_InvW20(14),
      R => '0'
    );
\TRICACHE_InvW20_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[invW]__0\(15),
      Q => TRICACHE_InvW20(15),
      R => '0'
    );
\TRICACHE_InvW20_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[invW]__0\(16),
      Q => TRICACHE_InvW20(16),
      R => '0'
    );
\TRICACHE_InvW20_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[invW]__0\(17),
      Q => TRICACHE_InvW20(17),
      R => '0'
    );
\TRICACHE_InvW20_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[invW]__0\(18),
      Q => TRICACHE_InvW20(18),
      R => '0'
    );
\TRICACHE_InvW20_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[invW]__0\(19),
      Q => TRICACHE_InvW20(19),
      R => '0'
    );
\TRICACHE_InvW20_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[invW]__0\(1),
      Q => TRICACHE_InvW20(1),
      R => '0'
    );
\TRICACHE_InvW20_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[invW]__0\(20),
      Q => TRICACHE_InvW20(20),
      R => '0'
    );
\TRICACHE_InvW20_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[invW]__0\(21),
      Q => TRICACHE_InvW20(21),
      R => '0'
    );
\TRICACHE_InvW20_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[invW]__0\(22),
      Q => TRICACHE_InvW20(22),
      R => '0'
    );
\TRICACHE_InvW20_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[invW]__0\(23),
      Q => TRICACHE_InvW20(23),
      R => '0'
    );
\TRICACHE_InvW20_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[invW]__0\(24),
      Q => TRICACHE_InvW20(24),
      R => '0'
    );
\TRICACHE_InvW20_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[invW]__0\(25),
      Q => TRICACHE_InvW20(25),
      R => '0'
    );
\TRICACHE_InvW20_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[invW]__0\(26),
      Q => TRICACHE_InvW20(26),
      R => '0'
    );
\TRICACHE_InvW20_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[invW]__0\(27),
      Q => TRICACHE_InvW20(27),
      R => '0'
    );
\TRICACHE_InvW20_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[invW]__0\(28),
      Q => TRICACHE_InvW20(28),
      R => '0'
    );
\TRICACHE_InvW20_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[invW]__0\(29),
      Q => TRICACHE_InvW20(29),
      R => '0'
    );
\TRICACHE_InvW20_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[invW]__0\(2),
      Q => TRICACHE_InvW20(2),
      R => '0'
    );
\TRICACHE_InvW20_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[invW]__0\(30),
      Q => TRICACHE_InvW20(30),
      R => '0'
    );
\TRICACHE_InvW20_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[invW]__0\(31),
      Q => TRICACHE_InvW20(31),
      R => '0'
    );
\TRICACHE_InvW20_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[invW]__0\(3),
      Q => TRICACHE_InvW20(3),
      R => '0'
    );
\TRICACHE_InvW20_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[invW]__0\(4),
      Q => TRICACHE_InvW20(4),
      R => '0'
    );
\TRICACHE_InvW20_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[invW]__0\(5),
      Q => TRICACHE_InvW20(5),
      R => '0'
    );
\TRICACHE_InvW20_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[invW]__0\(6),
      Q => TRICACHE_InvW20(6),
      R => '0'
    );
\TRICACHE_InvW20_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[invW]__0\(7),
      Q => TRICACHE_InvW20(7),
      R => '0'
    );
\TRICACHE_InvW20_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[invW]__0\(8),
      Q => TRICACHE_InvW20(8),
      R => '0'
    );
\TRICACHE_InvW20_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[invW]__0\(9),
      Q => TRICACHE_InvW20(9),
      R => '0'
    );
TRICACHE_PushNewTriData_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => statCyclesWaitingForTriWorkCache,
      I1 => TRICACHE_IsFull,
      O => TRICACHE_PushNewTriData_i_1_n_0
    );
TRICACHE_PushNewTriData_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => TRICACHE_PushNewTriData_i_1_n_0,
      Q => TRICACHE_PushNewTriData,
      R => '0'
    );
\TRICACHE_TX0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][tx]__0\(0),
      Q => TRICACHE_TX0(0),
      R => '0'
    );
\TRICACHE_TX0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][tx]__0\(10),
      Q => TRICACHE_TX0(10),
      R => '0'
    );
\TRICACHE_TX0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][tx]__0\(11),
      Q => TRICACHE_TX0(11),
      R => '0'
    );
\TRICACHE_TX0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][tx]__0\(12),
      Q => TRICACHE_TX0(12),
      R => '0'
    );
\TRICACHE_TX0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][tx]__0\(13),
      Q => TRICACHE_TX0(13),
      R => '0'
    );
\TRICACHE_TX0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][tx]__0\(14),
      Q => TRICACHE_TX0(14),
      R => '0'
    );
\TRICACHE_TX0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][tx]__0\(15),
      Q => TRICACHE_TX0(15),
      R => '0'
    );
\TRICACHE_TX0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][tx]__0\(16),
      Q => TRICACHE_TX0(16),
      R => '0'
    );
\TRICACHE_TX0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][tx]__0\(17),
      Q => TRICACHE_TX0(17),
      R => '0'
    );
\TRICACHE_TX0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][tx]__0\(18),
      Q => TRICACHE_TX0(18),
      R => '0'
    );
\TRICACHE_TX0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][tx]__0\(19),
      Q => TRICACHE_TX0(19),
      R => '0'
    );
\TRICACHE_TX0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][tx]__0\(1),
      Q => TRICACHE_TX0(1),
      R => '0'
    );
\TRICACHE_TX0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][tx]__0\(20),
      Q => TRICACHE_TX0(20),
      R => '0'
    );
\TRICACHE_TX0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][tx]__0\(21),
      Q => TRICACHE_TX0(21),
      R => '0'
    );
\TRICACHE_TX0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][tx]__0\(22),
      Q => TRICACHE_TX0(22),
      R => '0'
    );
\TRICACHE_TX0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][tx]__0\(23),
      Q => TRICACHE_TX0(23),
      R => '0'
    );
\TRICACHE_TX0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][tx]__0\(24),
      Q => TRICACHE_TX0(24),
      R => '0'
    );
\TRICACHE_TX0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][tx]__0\(25),
      Q => TRICACHE_TX0(25),
      R => '0'
    );
\TRICACHE_TX0_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][tx]__0\(26),
      Q => TRICACHE_TX0(26),
      R => '0'
    );
\TRICACHE_TX0_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][tx]__0\(27),
      Q => TRICACHE_TX0(27),
      R => '0'
    );
\TRICACHE_TX0_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][tx]__0\(28),
      Q => TRICACHE_TX0(28),
      R => '0'
    );
\TRICACHE_TX0_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][tx]__0\(29),
      Q => TRICACHE_TX0(29),
      R => '0'
    );
\TRICACHE_TX0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][tx]__0\(2),
      Q => TRICACHE_TX0(2),
      R => '0'
    );
\TRICACHE_TX0_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][tx]__0\(30),
      Q => TRICACHE_TX0(30),
      R => '0'
    );
\TRICACHE_TX0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][tx]__0\(31),
      Q => TRICACHE_TX0(31),
      R => '0'
    );
\TRICACHE_TX0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][tx]__0\(3),
      Q => TRICACHE_TX0(3),
      R => '0'
    );
\TRICACHE_TX0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][tx]__0\(4),
      Q => TRICACHE_TX0(4),
      R => '0'
    );
\TRICACHE_TX0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][tx]__0\(5),
      Q => TRICACHE_TX0(5),
      R => '0'
    );
\TRICACHE_TX0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][tx]__0\(6),
      Q => TRICACHE_TX0(6),
      R => '0'
    );
\TRICACHE_TX0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][tx]__0\(7),
      Q => TRICACHE_TX0(7),
      R => '0'
    );
\TRICACHE_TX0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][tx]__0\(8),
      Q => TRICACHE_TX0(8),
      R => '0'
    );
\TRICACHE_TX0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][tx]__0\(9),
      Q => TRICACHE_TX0(9),
      R => '0'
    );
\TRICACHE_TX10_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][tx]__0\(0),
      Q => TRICACHE_TX10(0),
      R => '0'
    );
\TRICACHE_TX10_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][tx]__0\(10),
      Q => TRICACHE_TX10(10),
      R => '0'
    );
\TRICACHE_TX10_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][tx]__0\(11),
      Q => TRICACHE_TX10(11),
      R => '0'
    );
\TRICACHE_TX10_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][tx]__0\(12),
      Q => TRICACHE_TX10(12),
      R => '0'
    );
\TRICACHE_TX10_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][tx]__0\(13),
      Q => TRICACHE_TX10(13),
      R => '0'
    );
\TRICACHE_TX10_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][tx]__0\(14),
      Q => TRICACHE_TX10(14),
      R => '0'
    );
\TRICACHE_TX10_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][tx]__0\(15),
      Q => TRICACHE_TX10(15),
      R => '0'
    );
\TRICACHE_TX10_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][tx]__0\(16),
      Q => TRICACHE_TX10(16),
      R => '0'
    );
\TRICACHE_TX10_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][tx]__0\(17),
      Q => TRICACHE_TX10(17),
      R => '0'
    );
\TRICACHE_TX10_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][tx]__0\(18),
      Q => TRICACHE_TX10(18),
      R => '0'
    );
\TRICACHE_TX10_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][tx]__0\(19),
      Q => TRICACHE_TX10(19),
      R => '0'
    );
\TRICACHE_TX10_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][tx]__0\(1),
      Q => TRICACHE_TX10(1),
      R => '0'
    );
\TRICACHE_TX10_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][tx]__0\(20),
      Q => TRICACHE_TX10(20),
      R => '0'
    );
\TRICACHE_TX10_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][tx]__0\(21),
      Q => TRICACHE_TX10(21),
      R => '0'
    );
\TRICACHE_TX10_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][tx]__0\(22),
      Q => TRICACHE_TX10(22),
      R => '0'
    );
\TRICACHE_TX10_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][tx]__0\(23),
      Q => TRICACHE_TX10(23),
      R => '0'
    );
\TRICACHE_TX10_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][tx]__0\(24),
      Q => TRICACHE_TX10(24),
      R => '0'
    );
\TRICACHE_TX10_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][tx]__0\(25),
      Q => TRICACHE_TX10(25),
      R => '0'
    );
\TRICACHE_TX10_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][tx]__0\(26),
      Q => TRICACHE_TX10(26),
      R => '0'
    );
\TRICACHE_TX10_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][tx]__0\(27),
      Q => TRICACHE_TX10(27),
      R => '0'
    );
\TRICACHE_TX10_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][tx]__0\(28),
      Q => TRICACHE_TX10(28),
      R => '0'
    );
\TRICACHE_TX10_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][tx]__0\(29),
      Q => TRICACHE_TX10(29),
      R => '0'
    );
\TRICACHE_TX10_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][tx]__0\(2),
      Q => TRICACHE_TX10(2),
      R => '0'
    );
\TRICACHE_TX10_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][tx]__0\(30),
      Q => TRICACHE_TX10(30),
      R => '0'
    );
\TRICACHE_TX10_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][tx]__0\(31),
      Q => TRICACHE_TX10(31),
      R => '0'
    );
\TRICACHE_TX10_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][tx]__0\(3),
      Q => TRICACHE_TX10(3),
      R => '0'
    );
\TRICACHE_TX10_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][tx]__0\(4),
      Q => TRICACHE_TX10(4),
      R => '0'
    );
\TRICACHE_TX10_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][tx]__0\(5),
      Q => TRICACHE_TX10(5),
      R => '0'
    );
\TRICACHE_TX10_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][tx]__0\(6),
      Q => TRICACHE_TX10(6),
      R => '0'
    );
\TRICACHE_TX10_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][tx]__0\(7),
      Q => TRICACHE_TX10(7),
      R => '0'
    );
\TRICACHE_TX10_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][tx]__0\(8),
      Q => TRICACHE_TX10(8),
      R => '0'
    );
\TRICACHE_TX10_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][tx]__0\(9),
      Q => TRICACHE_TX10(9),
      R => '0'
    );
\TRICACHE_TX20_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][tx]__0\(0),
      Q => TRICACHE_TX20(0),
      R => '0'
    );
\TRICACHE_TX20_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][tx]__0\(10),
      Q => TRICACHE_TX20(10),
      R => '0'
    );
\TRICACHE_TX20_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][tx]__0\(11),
      Q => TRICACHE_TX20(11),
      R => '0'
    );
\TRICACHE_TX20_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][tx]__0\(12),
      Q => TRICACHE_TX20(12),
      R => '0'
    );
\TRICACHE_TX20_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][tx]__0\(13),
      Q => TRICACHE_TX20(13),
      R => '0'
    );
\TRICACHE_TX20_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][tx]__0\(14),
      Q => TRICACHE_TX20(14),
      R => '0'
    );
\TRICACHE_TX20_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][tx]__0\(15),
      Q => TRICACHE_TX20(15),
      R => '0'
    );
\TRICACHE_TX20_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][tx]__0\(16),
      Q => TRICACHE_TX20(16),
      R => '0'
    );
\TRICACHE_TX20_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][tx]__0\(17),
      Q => TRICACHE_TX20(17),
      R => '0'
    );
\TRICACHE_TX20_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][tx]__0\(18),
      Q => TRICACHE_TX20(18),
      R => '0'
    );
\TRICACHE_TX20_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][tx]__0\(19),
      Q => TRICACHE_TX20(19),
      R => '0'
    );
\TRICACHE_TX20_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][tx]__0\(1),
      Q => TRICACHE_TX20(1),
      R => '0'
    );
\TRICACHE_TX20_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][tx]__0\(20),
      Q => TRICACHE_TX20(20),
      R => '0'
    );
\TRICACHE_TX20_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][tx]__0\(21),
      Q => TRICACHE_TX20(21),
      R => '0'
    );
\TRICACHE_TX20_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][tx]__0\(22),
      Q => TRICACHE_TX20(22),
      R => '0'
    );
\TRICACHE_TX20_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][tx]__0\(23),
      Q => TRICACHE_TX20(23),
      R => '0'
    );
\TRICACHE_TX20_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][tx]__0\(24),
      Q => TRICACHE_TX20(24),
      R => '0'
    );
\TRICACHE_TX20_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][tx]__0\(25),
      Q => TRICACHE_TX20(25),
      R => '0'
    );
\TRICACHE_TX20_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][tx]__0\(26),
      Q => TRICACHE_TX20(26),
      R => '0'
    );
\TRICACHE_TX20_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][tx]__0\(27),
      Q => TRICACHE_TX20(27),
      R => '0'
    );
\TRICACHE_TX20_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][tx]__0\(28),
      Q => TRICACHE_TX20(28),
      R => '0'
    );
\TRICACHE_TX20_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][tx]__0\(29),
      Q => TRICACHE_TX20(29),
      R => '0'
    );
\TRICACHE_TX20_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][tx]__0\(2),
      Q => TRICACHE_TX20(2),
      R => '0'
    );
\TRICACHE_TX20_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][tx]__0\(30),
      Q => TRICACHE_TX20(30),
      R => '0'
    );
\TRICACHE_TX20_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][tx]__0\(31),
      Q => TRICACHE_TX20(31),
      R => '0'
    );
\TRICACHE_TX20_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][tx]__0\(3),
      Q => TRICACHE_TX20(3),
      R => '0'
    );
\TRICACHE_TX20_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][tx]__0\(4),
      Q => TRICACHE_TX20(4),
      R => '0'
    );
\TRICACHE_TX20_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][tx]__0\(5),
      Q => TRICACHE_TX20(5),
      R => '0'
    );
\TRICACHE_TX20_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][tx]__0\(6),
      Q => TRICACHE_TX20(6),
      R => '0'
    );
\TRICACHE_TX20_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][tx]__0\(7),
      Q => TRICACHE_TX20(7),
      R => '0'
    );
\TRICACHE_TX20_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][tx]__0\(8),
      Q => TRICACHE_TX20(8),
      R => '0'
    );
\TRICACHE_TX20_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][tx]__0\(9),
      Q => TRICACHE_TX20(9),
      R => '0'
    );
\TRICACHE_TY0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][ty]__0\(0),
      Q => TRICACHE_TY0(0),
      R => '0'
    );
\TRICACHE_TY0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][ty]__0\(10),
      Q => TRICACHE_TY0(10),
      R => '0'
    );
\TRICACHE_TY0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][ty]__0\(11),
      Q => TRICACHE_TY0(11),
      R => '0'
    );
\TRICACHE_TY0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][ty]__0\(12),
      Q => TRICACHE_TY0(12),
      R => '0'
    );
\TRICACHE_TY0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][ty]__0\(13),
      Q => TRICACHE_TY0(13),
      R => '0'
    );
\TRICACHE_TY0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][ty]__0\(14),
      Q => TRICACHE_TY0(14),
      R => '0'
    );
\TRICACHE_TY0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][ty]__0\(15),
      Q => TRICACHE_TY0(15),
      R => '0'
    );
\TRICACHE_TY0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][ty]__0\(16),
      Q => TRICACHE_TY0(16),
      R => '0'
    );
\TRICACHE_TY0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][ty]__0\(17),
      Q => TRICACHE_TY0(17),
      R => '0'
    );
\TRICACHE_TY0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][ty]__0\(18),
      Q => TRICACHE_TY0(18),
      R => '0'
    );
\TRICACHE_TY0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][ty]__0\(19),
      Q => TRICACHE_TY0(19),
      R => '0'
    );
\TRICACHE_TY0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][ty]__0\(1),
      Q => TRICACHE_TY0(1),
      R => '0'
    );
\TRICACHE_TY0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][ty]__0\(20),
      Q => TRICACHE_TY0(20),
      R => '0'
    );
\TRICACHE_TY0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][ty]__0\(21),
      Q => TRICACHE_TY0(21),
      R => '0'
    );
\TRICACHE_TY0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][ty]__0\(22),
      Q => TRICACHE_TY0(22),
      R => '0'
    );
\TRICACHE_TY0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][ty]__0\(23),
      Q => TRICACHE_TY0(23),
      R => '0'
    );
\TRICACHE_TY0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][ty]__0\(24),
      Q => TRICACHE_TY0(24),
      R => '0'
    );
\TRICACHE_TY0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][ty]__0\(25),
      Q => TRICACHE_TY0(25),
      R => '0'
    );
\TRICACHE_TY0_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][ty]__0\(26),
      Q => TRICACHE_TY0(26),
      R => '0'
    );
\TRICACHE_TY0_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][ty]__0\(27),
      Q => TRICACHE_TY0(27),
      R => '0'
    );
\TRICACHE_TY0_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][ty]__0\(28),
      Q => TRICACHE_TY0(28),
      R => '0'
    );
\TRICACHE_TY0_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][ty]__0\(29),
      Q => TRICACHE_TY0(29),
      R => '0'
    );
\TRICACHE_TY0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][ty]__0\(2),
      Q => TRICACHE_TY0(2),
      R => '0'
    );
\TRICACHE_TY0_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][ty]__0\(30),
      Q => TRICACHE_TY0(30),
      R => '0'
    );
\TRICACHE_TY0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][ty]__0\(31),
      Q => TRICACHE_TY0(31),
      R => '0'
    );
\TRICACHE_TY0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][ty]__0\(3),
      Q => TRICACHE_TY0(3),
      R => '0'
    );
\TRICACHE_TY0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][ty]__0\(4),
      Q => TRICACHE_TY0(4),
      R => '0'
    );
\TRICACHE_TY0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][ty]__0\(5),
      Q => TRICACHE_TY0(5),
      R => '0'
    );
\TRICACHE_TY0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][ty]__0\(6),
      Q => TRICACHE_TY0(6),
      R => '0'
    );
\TRICACHE_TY0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][ty]__0\(7),
      Q => TRICACHE_TY0(7),
      R => '0'
    );
\TRICACHE_TY0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][ty]__0\(8),
      Q => TRICACHE_TY0(8),
      R => '0'
    );
\TRICACHE_TY0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[texcoord][ty]__0\(9),
      Q => TRICACHE_TY0(9),
      R => '0'
    );
\TRICACHE_TY10_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][ty]__0\(0),
      Q => TRICACHE_TY10(0),
      R => '0'
    );
\TRICACHE_TY10_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][ty]__0\(10),
      Q => TRICACHE_TY10(10),
      R => '0'
    );
\TRICACHE_TY10_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][ty]__0\(11),
      Q => TRICACHE_TY10(11),
      R => '0'
    );
\TRICACHE_TY10_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][ty]__0\(12),
      Q => TRICACHE_TY10(12),
      R => '0'
    );
\TRICACHE_TY10_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][ty]__0\(13),
      Q => TRICACHE_TY10(13),
      R => '0'
    );
\TRICACHE_TY10_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][ty]__0\(14),
      Q => TRICACHE_TY10(14),
      R => '0'
    );
\TRICACHE_TY10_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][ty]__0\(15),
      Q => TRICACHE_TY10(15),
      R => '0'
    );
\TRICACHE_TY10_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][ty]__0\(16),
      Q => TRICACHE_TY10(16),
      R => '0'
    );
\TRICACHE_TY10_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][ty]__0\(17),
      Q => TRICACHE_TY10(17),
      R => '0'
    );
\TRICACHE_TY10_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][ty]__0\(18),
      Q => TRICACHE_TY10(18),
      R => '0'
    );
\TRICACHE_TY10_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][ty]__0\(19),
      Q => TRICACHE_TY10(19),
      R => '0'
    );
\TRICACHE_TY10_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][ty]__0\(1),
      Q => TRICACHE_TY10(1),
      R => '0'
    );
\TRICACHE_TY10_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][ty]__0\(20),
      Q => TRICACHE_TY10(20),
      R => '0'
    );
\TRICACHE_TY10_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][ty]__0\(21),
      Q => TRICACHE_TY10(21),
      R => '0'
    );
\TRICACHE_TY10_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][ty]__0\(22),
      Q => TRICACHE_TY10(22),
      R => '0'
    );
\TRICACHE_TY10_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][ty]__0\(23),
      Q => TRICACHE_TY10(23),
      R => '0'
    );
\TRICACHE_TY10_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][ty]__0\(24),
      Q => TRICACHE_TY10(24),
      R => '0'
    );
\TRICACHE_TY10_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][ty]__0\(25),
      Q => TRICACHE_TY10(25),
      R => '0'
    );
\TRICACHE_TY10_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][ty]__0\(26),
      Q => TRICACHE_TY10(26),
      R => '0'
    );
\TRICACHE_TY10_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][ty]__0\(27),
      Q => TRICACHE_TY10(27),
      R => '0'
    );
\TRICACHE_TY10_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][ty]__0\(28),
      Q => TRICACHE_TY10(28),
      R => '0'
    );
\TRICACHE_TY10_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][ty]__0\(29),
      Q => TRICACHE_TY10(29),
      R => '0'
    );
\TRICACHE_TY10_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][ty]__0\(2),
      Q => TRICACHE_TY10(2),
      R => '0'
    );
\TRICACHE_TY10_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][ty]__0\(30),
      Q => TRICACHE_TY10(30),
      R => '0'
    );
\TRICACHE_TY10_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][ty]__0\(31),
      Q => TRICACHE_TY10(31),
      R => '0'
    );
\TRICACHE_TY10_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][ty]__0\(3),
      Q => TRICACHE_TY10(3),
      R => '0'
    );
\TRICACHE_TY10_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][ty]__0\(4),
      Q => TRICACHE_TY10(4),
      R => '0'
    );
\TRICACHE_TY10_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][ty]__0\(5),
      Q => TRICACHE_TY10(5),
      R => '0'
    );
\TRICACHE_TY10_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][ty]__0\(6),
      Q => TRICACHE_TY10(6),
      R => '0'
    );
\TRICACHE_TY10_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][ty]__0\(7),
      Q => TRICACHE_TY10(7),
      R => '0'
    );
\TRICACHE_TY10_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][ty]__0\(8),
      Q => TRICACHE_TY10(8),
      R => '0'
    );
\TRICACHE_TY10_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[texcoord][ty]__0\(9),
      Q => TRICACHE_TY10(9),
      R => '0'
    );
\TRICACHE_TY20_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][ty]__0\(0),
      Q => TRICACHE_TY20(0),
      R => '0'
    );
\TRICACHE_TY20_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][ty]__0\(10),
      Q => TRICACHE_TY20(10),
      R => '0'
    );
\TRICACHE_TY20_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][ty]__0\(11),
      Q => TRICACHE_TY20(11),
      R => '0'
    );
\TRICACHE_TY20_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][ty]__0\(12),
      Q => TRICACHE_TY20(12),
      R => '0'
    );
\TRICACHE_TY20_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][ty]__0\(13),
      Q => TRICACHE_TY20(13),
      R => '0'
    );
\TRICACHE_TY20_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][ty]__0\(14),
      Q => TRICACHE_TY20(14),
      R => '0'
    );
\TRICACHE_TY20_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][ty]__0\(15),
      Q => TRICACHE_TY20(15),
      R => '0'
    );
\TRICACHE_TY20_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][ty]__0\(16),
      Q => TRICACHE_TY20(16),
      R => '0'
    );
\TRICACHE_TY20_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][ty]__0\(17),
      Q => TRICACHE_TY20(17),
      R => '0'
    );
\TRICACHE_TY20_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][ty]__0\(18),
      Q => TRICACHE_TY20(18),
      R => '0'
    );
\TRICACHE_TY20_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][ty]__0\(19),
      Q => TRICACHE_TY20(19),
      R => '0'
    );
\TRICACHE_TY20_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][ty]__0\(1),
      Q => TRICACHE_TY20(1),
      R => '0'
    );
\TRICACHE_TY20_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][ty]__0\(20),
      Q => TRICACHE_TY20(20),
      R => '0'
    );
\TRICACHE_TY20_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][ty]__0\(21),
      Q => TRICACHE_TY20(21),
      R => '0'
    );
\TRICACHE_TY20_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][ty]__0\(22),
      Q => TRICACHE_TY20(22),
      R => '0'
    );
\TRICACHE_TY20_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][ty]__0\(23),
      Q => TRICACHE_TY20(23),
      R => '0'
    );
\TRICACHE_TY20_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][ty]__0\(24),
      Q => TRICACHE_TY20(24),
      R => '0'
    );
\TRICACHE_TY20_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][ty]__0\(25),
      Q => TRICACHE_TY20(25),
      R => '0'
    );
\TRICACHE_TY20_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][ty]__0\(26),
      Q => TRICACHE_TY20(26),
      R => '0'
    );
\TRICACHE_TY20_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][ty]__0\(27),
      Q => TRICACHE_TY20(27),
      R => '0'
    );
\TRICACHE_TY20_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][ty]__0\(28),
      Q => TRICACHE_TY20(28),
      R => '0'
    );
\TRICACHE_TY20_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][ty]__0\(29),
      Q => TRICACHE_TY20(29),
      R => '0'
    );
\TRICACHE_TY20_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][ty]__0\(2),
      Q => TRICACHE_TY20(2),
      R => '0'
    );
\TRICACHE_TY20_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][ty]__0\(30),
      Q => TRICACHE_TY20(30),
      R => '0'
    );
\TRICACHE_TY20_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][ty]__0\(31),
      Q => TRICACHE_TY20(31),
      R => '0'
    );
\TRICACHE_TY20_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][ty]__0\(3),
      Q => TRICACHE_TY20(3),
      R => '0'
    );
\TRICACHE_TY20_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][ty]__0\(4),
      Q => TRICACHE_TY20(4),
      R => '0'
    );
\TRICACHE_TY20_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][ty]__0\(5),
      Q => TRICACHE_TY20(5),
      R => '0'
    );
\TRICACHE_TY20_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][ty]__0\(6),
      Q => TRICACHE_TY20(6),
      R => '0'
    );
\TRICACHE_TY20_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][ty]__0\(7),
      Q => TRICACHE_TY20(7),
      R => '0'
    );
\TRICACHE_TY20_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][ty]__0\(8),
      Q => TRICACHE_TY20(8),
      R => '0'
    );
\TRICACHE_TY20_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[texcoord][ty]__0\(9),
      Q => TRICACHE_TY20(9),
      R => '0'
    );
\TRICACHE_VertColor0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][r]__0\(0),
      Q => TRICACHE_VertColor0(0),
      R => '0'
    );
\TRICACHE_VertColor0_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][a]__0\(4),
      Q => TRICACHE_VertColor0(100),
      R => '0'
    );
\TRICACHE_VertColor0_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][a]__0\(5),
      Q => TRICACHE_VertColor0(101),
      R => '0'
    );
\TRICACHE_VertColor0_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][a]__0\(6),
      Q => TRICACHE_VertColor0(102),
      R => '0'
    );
\TRICACHE_VertColor0_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][a]__0\(7),
      Q => TRICACHE_VertColor0(103),
      R => '0'
    );
\TRICACHE_VertColor0_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][a]__0\(8),
      Q => TRICACHE_VertColor0(104),
      R => '0'
    );
\TRICACHE_VertColor0_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][a]__0\(9),
      Q => TRICACHE_VertColor0(105),
      R => '0'
    );
\TRICACHE_VertColor0_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][a]__0\(10),
      Q => TRICACHE_VertColor0(106),
      R => '0'
    );
\TRICACHE_VertColor0_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][a]__0\(11),
      Q => TRICACHE_VertColor0(107),
      R => '0'
    );
\TRICACHE_VertColor0_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][a]__0\(12),
      Q => TRICACHE_VertColor0(108),
      R => '0'
    );
\TRICACHE_VertColor0_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][a]__0\(13),
      Q => TRICACHE_VertColor0(109),
      R => '0'
    );
\TRICACHE_VertColor0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][r]__0\(10),
      Q => TRICACHE_VertColor0(10),
      R => '0'
    );
\TRICACHE_VertColor0_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][a]__0\(14),
      Q => TRICACHE_VertColor0(110),
      R => '0'
    );
\TRICACHE_VertColor0_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][a]__0\(15),
      Q => TRICACHE_VertColor0(111),
      R => '0'
    );
\TRICACHE_VertColor0_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][a]__0\(16),
      Q => TRICACHE_VertColor0(112),
      R => '0'
    );
\TRICACHE_VertColor0_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][a]__0\(17),
      Q => TRICACHE_VertColor0(113),
      R => '0'
    );
\TRICACHE_VertColor0_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][a]__0\(18),
      Q => TRICACHE_VertColor0(114),
      R => '0'
    );
\TRICACHE_VertColor0_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][a]__0\(19),
      Q => TRICACHE_VertColor0(115),
      R => '0'
    );
\TRICACHE_VertColor0_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][a]__0\(20),
      Q => TRICACHE_VertColor0(116),
      R => '0'
    );
\TRICACHE_VertColor0_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][a]__0\(21),
      Q => TRICACHE_VertColor0(117),
      R => '0'
    );
\TRICACHE_VertColor0_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][a]__0\(22),
      Q => TRICACHE_VertColor0(118),
      R => '0'
    );
\TRICACHE_VertColor0_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][a]__0\(23),
      Q => TRICACHE_VertColor0(119),
      R => '0'
    );
\TRICACHE_VertColor0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][r]__0\(11),
      Q => TRICACHE_VertColor0(11),
      R => '0'
    );
\TRICACHE_VertColor0_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][a]__0\(24),
      Q => TRICACHE_VertColor0(120),
      R => '0'
    );
\TRICACHE_VertColor0_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][a]__0\(25),
      Q => TRICACHE_VertColor0(121),
      R => '0'
    );
\TRICACHE_VertColor0_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][a]__0\(26),
      Q => TRICACHE_VertColor0(122),
      R => '0'
    );
\TRICACHE_VertColor0_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][a]__0\(27),
      Q => TRICACHE_VertColor0(123),
      R => '0'
    );
\TRICACHE_VertColor0_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][a]__0\(28),
      Q => TRICACHE_VertColor0(124),
      R => '0'
    );
\TRICACHE_VertColor0_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][a]__0\(29),
      Q => TRICACHE_VertColor0(125),
      R => '0'
    );
\TRICACHE_VertColor0_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][a]__0\(30),
      Q => TRICACHE_VertColor0(126),
      R => '0'
    );
\TRICACHE_VertColor0_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][a]__0\(31),
      Q => TRICACHE_VertColor0(127),
      R => '0'
    );
\TRICACHE_VertColor0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][r]__0\(12),
      Q => TRICACHE_VertColor0(12),
      R => '0'
    );
\TRICACHE_VertColor0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][r]__0\(13),
      Q => TRICACHE_VertColor0(13),
      R => '0'
    );
\TRICACHE_VertColor0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][r]__0\(14),
      Q => TRICACHE_VertColor0(14),
      R => '0'
    );
\TRICACHE_VertColor0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][r]__0\(15),
      Q => TRICACHE_VertColor0(15),
      R => '0'
    );
\TRICACHE_VertColor0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][r]__0\(16),
      Q => TRICACHE_VertColor0(16),
      R => '0'
    );
\TRICACHE_VertColor0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][r]__0\(17),
      Q => TRICACHE_VertColor0(17),
      R => '0'
    );
\TRICACHE_VertColor0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][r]__0\(18),
      Q => TRICACHE_VertColor0(18),
      R => '0'
    );
\TRICACHE_VertColor0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][r]__0\(19),
      Q => TRICACHE_VertColor0(19),
      R => '0'
    );
\TRICACHE_VertColor0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][r]__0\(1),
      Q => TRICACHE_VertColor0(1),
      R => '0'
    );
\TRICACHE_VertColor0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][r]__0\(20),
      Q => TRICACHE_VertColor0(20),
      R => '0'
    );
\TRICACHE_VertColor0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][r]__0\(21),
      Q => TRICACHE_VertColor0(21),
      R => '0'
    );
\TRICACHE_VertColor0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][r]__0\(22),
      Q => TRICACHE_VertColor0(22),
      R => '0'
    );
\TRICACHE_VertColor0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][r]__0\(23),
      Q => TRICACHE_VertColor0(23),
      R => '0'
    );
\TRICACHE_VertColor0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][r]__0\(24),
      Q => TRICACHE_VertColor0(24),
      R => '0'
    );
\TRICACHE_VertColor0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][r]__0\(25),
      Q => TRICACHE_VertColor0(25),
      R => '0'
    );
\TRICACHE_VertColor0_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][r]__0\(26),
      Q => TRICACHE_VertColor0(26),
      R => '0'
    );
\TRICACHE_VertColor0_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][r]__0\(27),
      Q => TRICACHE_VertColor0(27),
      R => '0'
    );
\TRICACHE_VertColor0_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][r]__0\(28),
      Q => TRICACHE_VertColor0(28),
      R => '0'
    );
\TRICACHE_VertColor0_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][r]__0\(29),
      Q => TRICACHE_VertColor0(29),
      R => '0'
    );
\TRICACHE_VertColor0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][r]__0\(2),
      Q => TRICACHE_VertColor0(2),
      R => '0'
    );
\TRICACHE_VertColor0_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][r]__0\(30),
      Q => TRICACHE_VertColor0(30),
      R => '0'
    );
\TRICACHE_VertColor0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][r]__0\(31),
      Q => TRICACHE_VertColor0(31),
      R => '0'
    );
\TRICACHE_VertColor0_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][g]__0\(0),
      Q => TRICACHE_VertColor0(32),
      R => '0'
    );
\TRICACHE_VertColor0_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][g]__0\(1),
      Q => TRICACHE_VertColor0(33),
      R => '0'
    );
\TRICACHE_VertColor0_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][g]__0\(2),
      Q => TRICACHE_VertColor0(34),
      R => '0'
    );
\TRICACHE_VertColor0_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][g]__0\(3),
      Q => TRICACHE_VertColor0(35),
      R => '0'
    );
\TRICACHE_VertColor0_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][g]__0\(4),
      Q => TRICACHE_VertColor0(36),
      R => '0'
    );
\TRICACHE_VertColor0_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][g]__0\(5),
      Q => TRICACHE_VertColor0(37),
      R => '0'
    );
\TRICACHE_VertColor0_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][g]__0\(6),
      Q => TRICACHE_VertColor0(38),
      R => '0'
    );
\TRICACHE_VertColor0_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][g]__0\(7),
      Q => TRICACHE_VertColor0(39),
      R => '0'
    );
\TRICACHE_VertColor0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][r]__0\(3),
      Q => TRICACHE_VertColor0(3),
      R => '0'
    );
\TRICACHE_VertColor0_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][g]__0\(8),
      Q => TRICACHE_VertColor0(40),
      R => '0'
    );
\TRICACHE_VertColor0_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][g]__0\(9),
      Q => TRICACHE_VertColor0(41),
      R => '0'
    );
\TRICACHE_VertColor0_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][g]__0\(10),
      Q => TRICACHE_VertColor0(42),
      R => '0'
    );
\TRICACHE_VertColor0_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][g]__0\(11),
      Q => TRICACHE_VertColor0(43),
      R => '0'
    );
\TRICACHE_VertColor0_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][g]__0\(12),
      Q => TRICACHE_VertColor0(44),
      R => '0'
    );
\TRICACHE_VertColor0_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][g]__0\(13),
      Q => TRICACHE_VertColor0(45),
      R => '0'
    );
\TRICACHE_VertColor0_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][g]__0\(14),
      Q => TRICACHE_VertColor0(46),
      R => '0'
    );
\TRICACHE_VertColor0_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][g]__0\(15),
      Q => TRICACHE_VertColor0(47),
      R => '0'
    );
\TRICACHE_VertColor0_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][g]__0\(16),
      Q => TRICACHE_VertColor0(48),
      R => '0'
    );
\TRICACHE_VertColor0_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][g]__0\(17),
      Q => TRICACHE_VertColor0(49),
      R => '0'
    );
\TRICACHE_VertColor0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][r]__0\(4),
      Q => TRICACHE_VertColor0(4),
      R => '0'
    );
\TRICACHE_VertColor0_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][g]__0\(18),
      Q => TRICACHE_VertColor0(50),
      R => '0'
    );
\TRICACHE_VertColor0_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][g]__0\(19),
      Q => TRICACHE_VertColor0(51),
      R => '0'
    );
\TRICACHE_VertColor0_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][g]__0\(20),
      Q => TRICACHE_VertColor0(52),
      R => '0'
    );
\TRICACHE_VertColor0_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][g]__0\(21),
      Q => TRICACHE_VertColor0(53),
      R => '0'
    );
\TRICACHE_VertColor0_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][g]__0\(22),
      Q => TRICACHE_VertColor0(54),
      R => '0'
    );
\TRICACHE_VertColor0_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][g]__0\(23),
      Q => TRICACHE_VertColor0(55),
      R => '0'
    );
\TRICACHE_VertColor0_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][g]__0\(24),
      Q => TRICACHE_VertColor0(56),
      R => '0'
    );
\TRICACHE_VertColor0_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][g]__0\(25),
      Q => TRICACHE_VertColor0(57),
      R => '0'
    );
\TRICACHE_VertColor0_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][g]__0\(26),
      Q => TRICACHE_VertColor0(58),
      R => '0'
    );
\TRICACHE_VertColor0_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][g]__0\(27),
      Q => TRICACHE_VertColor0(59),
      R => '0'
    );
\TRICACHE_VertColor0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][r]__0\(5),
      Q => TRICACHE_VertColor0(5),
      R => '0'
    );
\TRICACHE_VertColor0_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][g]__0\(28),
      Q => TRICACHE_VertColor0(60),
      R => '0'
    );
\TRICACHE_VertColor0_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][g]__0\(29),
      Q => TRICACHE_VertColor0(61),
      R => '0'
    );
\TRICACHE_VertColor0_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][g]__0\(30),
      Q => TRICACHE_VertColor0(62),
      R => '0'
    );
\TRICACHE_VertColor0_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][g]__0\(31),
      Q => TRICACHE_VertColor0(63),
      R => '0'
    );
\TRICACHE_VertColor0_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][b]__0\(0),
      Q => TRICACHE_VertColor0(64),
      R => '0'
    );
\TRICACHE_VertColor0_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][b]__0\(1),
      Q => TRICACHE_VertColor0(65),
      R => '0'
    );
\TRICACHE_VertColor0_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][b]__0\(2),
      Q => TRICACHE_VertColor0(66),
      R => '0'
    );
\TRICACHE_VertColor0_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][b]__0\(3),
      Q => TRICACHE_VertColor0(67),
      R => '0'
    );
\TRICACHE_VertColor0_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][b]__0\(4),
      Q => TRICACHE_VertColor0(68),
      R => '0'
    );
\TRICACHE_VertColor0_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][b]__0\(5),
      Q => TRICACHE_VertColor0(69),
      R => '0'
    );
\TRICACHE_VertColor0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][r]__0\(6),
      Q => TRICACHE_VertColor0(6),
      R => '0'
    );
\TRICACHE_VertColor0_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][b]__0\(6),
      Q => TRICACHE_VertColor0(70),
      R => '0'
    );
\TRICACHE_VertColor0_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][b]__0\(7),
      Q => TRICACHE_VertColor0(71),
      R => '0'
    );
\TRICACHE_VertColor0_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][b]__0\(8),
      Q => TRICACHE_VertColor0(72),
      R => '0'
    );
\TRICACHE_VertColor0_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][b]__0\(9),
      Q => TRICACHE_VertColor0(73),
      R => '0'
    );
\TRICACHE_VertColor0_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][b]__0\(10),
      Q => TRICACHE_VertColor0(74),
      R => '0'
    );
\TRICACHE_VertColor0_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][b]__0\(11),
      Q => TRICACHE_VertColor0(75),
      R => '0'
    );
\TRICACHE_VertColor0_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][b]__0\(12),
      Q => TRICACHE_VertColor0(76),
      R => '0'
    );
\TRICACHE_VertColor0_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][b]__0\(13),
      Q => TRICACHE_VertColor0(77),
      R => '0'
    );
\TRICACHE_VertColor0_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][b]__0\(14),
      Q => TRICACHE_VertColor0(78),
      R => '0'
    );
\TRICACHE_VertColor0_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][b]__0\(15),
      Q => TRICACHE_VertColor0(79),
      R => '0'
    );
\TRICACHE_VertColor0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][r]__0\(7),
      Q => TRICACHE_VertColor0(7),
      R => '0'
    );
\TRICACHE_VertColor0_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][b]__0\(16),
      Q => TRICACHE_VertColor0(80),
      R => '0'
    );
\TRICACHE_VertColor0_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][b]__0\(17),
      Q => TRICACHE_VertColor0(81),
      R => '0'
    );
\TRICACHE_VertColor0_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][b]__0\(18),
      Q => TRICACHE_VertColor0(82),
      R => '0'
    );
\TRICACHE_VertColor0_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][b]__0\(19),
      Q => TRICACHE_VertColor0(83),
      R => '0'
    );
\TRICACHE_VertColor0_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][b]__0\(20),
      Q => TRICACHE_VertColor0(84),
      R => '0'
    );
\TRICACHE_VertColor0_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][b]__0\(21),
      Q => TRICACHE_VertColor0(85),
      R => '0'
    );
\TRICACHE_VertColor0_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][b]__0\(22),
      Q => TRICACHE_VertColor0(86),
      R => '0'
    );
\TRICACHE_VertColor0_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][b]__0\(23),
      Q => TRICACHE_VertColor0(87),
      R => '0'
    );
\TRICACHE_VertColor0_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][b]__0\(24),
      Q => TRICACHE_VertColor0(88),
      R => '0'
    );
\TRICACHE_VertColor0_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][b]__0\(25),
      Q => TRICACHE_VertColor0(89),
      R => '0'
    );
\TRICACHE_VertColor0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][r]__0\(8),
      Q => TRICACHE_VertColor0(8),
      R => '0'
    );
\TRICACHE_VertColor0_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][b]__0\(26),
      Q => TRICACHE_VertColor0(90),
      R => '0'
    );
\TRICACHE_VertColor0_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][b]__0\(27),
      Q => TRICACHE_VertColor0(91),
      R => '0'
    );
\TRICACHE_VertColor0_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][b]__0\(28),
      Q => TRICACHE_VertColor0(92),
      R => '0'
    );
\TRICACHE_VertColor0_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][b]__0\(29),
      Q => TRICACHE_VertColor0(93),
      R => '0'
    );
\TRICACHE_VertColor0_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][b]__0\(30),
      Q => TRICACHE_VertColor0(94),
      R => '0'
    );
\TRICACHE_VertColor0_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][b]__0\(31),
      Q => TRICACHE_VertColor0(95),
      R => '0'
    );
\TRICACHE_VertColor0_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][a]__0\(0),
      Q => TRICACHE_VertColor0(96),
      R => '0'
    );
\TRICACHE_VertColor0_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][a]__0\(1),
      Q => TRICACHE_VertColor0(97),
      R => '0'
    );
\TRICACHE_VertColor0_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][a]__0\(2),
      Q => TRICACHE_VertColor0(98),
      R => '0'
    );
\TRICACHE_VertColor0_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][a]__0\(3),
      Q => TRICACHE_VertColor0(99),
      R => '0'
    );
\TRICACHE_VertColor0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[color][r]__0\(9),
      Q => TRICACHE_VertColor0(9),
      R => '0'
    );
\TRICACHE_VertColor10_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][r]__0\(0),
      Q => TRICACHE_VertColor10(0),
      R => '0'
    );
\TRICACHE_VertColor10_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][a]__0\(4),
      Q => TRICACHE_VertColor10(100),
      R => '0'
    );
\TRICACHE_VertColor10_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][a]__0\(5),
      Q => TRICACHE_VertColor10(101),
      R => '0'
    );
\TRICACHE_VertColor10_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][a]__0\(6),
      Q => TRICACHE_VertColor10(102),
      R => '0'
    );
\TRICACHE_VertColor10_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][a]__0\(7),
      Q => TRICACHE_VertColor10(103),
      R => '0'
    );
\TRICACHE_VertColor10_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][a]__0\(8),
      Q => TRICACHE_VertColor10(104),
      R => '0'
    );
\TRICACHE_VertColor10_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][a]__0\(9),
      Q => TRICACHE_VertColor10(105),
      R => '0'
    );
\TRICACHE_VertColor10_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][a]__0\(10),
      Q => TRICACHE_VertColor10(106),
      R => '0'
    );
\TRICACHE_VertColor10_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][a]__0\(11),
      Q => TRICACHE_VertColor10(107),
      R => '0'
    );
\TRICACHE_VertColor10_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][a]__0\(12),
      Q => TRICACHE_VertColor10(108),
      R => '0'
    );
\TRICACHE_VertColor10_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][a]__0\(13),
      Q => TRICACHE_VertColor10(109),
      R => '0'
    );
\TRICACHE_VertColor10_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][r]__0\(10),
      Q => TRICACHE_VertColor10(10),
      R => '0'
    );
\TRICACHE_VertColor10_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][a]__0\(14),
      Q => TRICACHE_VertColor10(110),
      R => '0'
    );
\TRICACHE_VertColor10_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][a]__0\(15),
      Q => TRICACHE_VertColor10(111),
      R => '0'
    );
\TRICACHE_VertColor10_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][a]__0\(16),
      Q => TRICACHE_VertColor10(112),
      R => '0'
    );
\TRICACHE_VertColor10_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][a]__0\(17),
      Q => TRICACHE_VertColor10(113),
      R => '0'
    );
\TRICACHE_VertColor10_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][a]__0\(18),
      Q => TRICACHE_VertColor10(114),
      R => '0'
    );
\TRICACHE_VertColor10_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][a]__0\(19),
      Q => TRICACHE_VertColor10(115),
      R => '0'
    );
\TRICACHE_VertColor10_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][a]__0\(20),
      Q => TRICACHE_VertColor10(116),
      R => '0'
    );
\TRICACHE_VertColor10_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][a]__0\(21),
      Q => TRICACHE_VertColor10(117),
      R => '0'
    );
\TRICACHE_VertColor10_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][a]__0\(22),
      Q => TRICACHE_VertColor10(118),
      R => '0'
    );
\TRICACHE_VertColor10_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][a]__0\(23),
      Q => TRICACHE_VertColor10(119),
      R => '0'
    );
\TRICACHE_VertColor10_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][r]__0\(11),
      Q => TRICACHE_VertColor10(11),
      R => '0'
    );
\TRICACHE_VertColor10_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][a]__0\(24),
      Q => TRICACHE_VertColor10(120),
      R => '0'
    );
\TRICACHE_VertColor10_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][a]__0\(25),
      Q => TRICACHE_VertColor10(121),
      R => '0'
    );
\TRICACHE_VertColor10_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][a]__0\(26),
      Q => TRICACHE_VertColor10(122),
      R => '0'
    );
\TRICACHE_VertColor10_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][a]__0\(27),
      Q => TRICACHE_VertColor10(123),
      R => '0'
    );
\TRICACHE_VertColor10_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][a]__0\(28),
      Q => TRICACHE_VertColor10(124),
      R => '0'
    );
\TRICACHE_VertColor10_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][a]__0\(29),
      Q => TRICACHE_VertColor10(125),
      R => '0'
    );
\TRICACHE_VertColor10_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][a]__0\(30),
      Q => TRICACHE_VertColor10(126),
      R => '0'
    );
\TRICACHE_VertColor10_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][a]__0\(31),
      Q => TRICACHE_VertColor10(127),
      R => '0'
    );
\TRICACHE_VertColor10_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][r]__0\(12),
      Q => TRICACHE_VertColor10(12),
      R => '0'
    );
\TRICACHE_VertColor10_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][r]__0\(13),
      Q => TRICACHE_VertColor10(13),
      R => '0'
    );
\TRICACHE_VertColor10_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][r]__0\(14),
      Q => TRICACHE_VertColor10(14),
      R => '0'
    );
\TRICACHE_VertColor10_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][r]__0\(15),
      Q => TRICACHE_VertColor10(15),
      R => '0'
    );
\TRICACHE_VertColor10_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][r]__0\(16),
      Q => TRICACHE_VertColor10(16),
      R => '0'
    );
\TRICACHE_VertColor10_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][r]__0\(17),
      Q => TRICACHE_VertColor10(17),
      R => '0'
    );
\TRICACHE_VertColor10_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][r]__0\(18),
      Q => TRICACHE_VertColor10(18),
      R => '0'
    );
\TRICACHE_VertColor10_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][r]__0\(19),
      Q => TRICACHE_VertColor10(19),
      R => '0'
    );
\TRICACHE_VertColor10_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][r]__0\(1),
      Q => TRICACHE_VertColor10(1),
      R => '0'
    );
\TRICACHE_VertColor10_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][r]__0\(20),
      Q => TRICACHE_VertColor10(20),
      R => '0'
    );
\TRICACHE_VertColor10_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][r]__0\(21),
      Q => TRICACHE_VertColor10(21),
      R => '0'
    );
\TRICACHE_VertColor10_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][r]__0\(22),
      Q => TRICACHE_VertColor10(22),
      R => '0'
    );
\TRICACHE_VertColor10_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][r]__0\(23),
      Q => TRICACHE_VertColor10(23),
      R => '0'
    );
\TRICACHE_VertColor10_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][r]__0\(24),
      Q => TRICACHE_VertColor10(24),
      R => '0'
    );
\TRICACHE_VertColor10_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][r]__0\(25),
      Q => TRICACHE_VertColor10(25),
      R => '0'
    );
\TRICACHE_VertColor10_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][r]__0\(26),
      Q => TRICACHE_VertColor10(26),
      R => '0'
    );
\TRICACHE_VertColor10_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][r]__0\(27),
      Q => TRICACHE_VertColor10(27),
      R => '0'
    );
\TRICACHE_VertColor10_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][r]__0\(28),
      Q => TRICACHE_VertColor10(28),
      R => '0'
    );
\TRICACHE_VertColor10_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][r]__0\(29),
      Q => TRICACHE_VertColor10(29),
      R => '0'
    );
\TRICACHE_VertColor10_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][r]__0\(2),
      Q => TRICACHE_VertColor10(2),
      R => '0'
    );
\TRICACHE_VertColor10_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][r]__0\(30),
      Q => TRICACHE_VertColor10(30),
      R => '0'
    );
\TRICACHE_VertColor10_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][r]__0\(31),
      Q => TRICACHE_VertColor10(31),
      R => '0'
    );
\TRICACHE_VertColor10_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][g]__0\(0),
      Q => TRICACHE_VertColor10(32),
      R => '0'
    );
\TRICACHE_VertColor10_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][g]__0\(1),
      Q => TRICACHE_VertColor10(33),
      R => '0'
    );
\TRICACHE_VertColor10_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][g]__0\(2),
      Q => TRICACHE_VertColor10(34),
      R => '0'
    );
\TRICACHE_VertColor10_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][g]__0\(3),
      Q => TRICACHE_VertColor10(35),
      R => '0'
    );
\TRICACHE_VertColor10_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][g]__0\(4),
      Q => TRICACHE_VertColor10(36),
      R => '0'
    );
\TRICACHE_VertColor10_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][g]__0\(5),
      Q => TRICACHE_VertColor10(37),
      R => '0'
    );
\TRICACHE_VertColor10_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][g]__0\(6),
      Q => TRICACHE_VertColor10(38),
      R => '0'
    );
\TRICACHE_VertColor10_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][g]__0\(7),
      Q => TRICACHE_VertColor10(39),
      R => '0'
    );
\TRICACHE_VertColor10_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][r]__0\(3),
      Q => TRICACHE_VertColor10(3),
      R => '0'
    );
\TRICACHE_VertColor10_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][g]__0\(8),
      Q => TRICACHE_VertColor10(40),
      R => '0'
    );
\TRICACHE_VertColor10_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][g]__0\(9),
      Q => TRICACHE_VertColor10(41),
      R => '0'
    );
\TRICACHE_VertColor10_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][g]__0\(10),
      Q => TRICACHE_VertColor10(42),
      R => '0'
    );
\TRICACHE_VertColor10_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][g]__0\(11),
      Q => TRICACHE_VertColor10(43),
      R => '0'
    );
\TRICACHE_VertColor10_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][g]__0\(12),
      Q => TRICACHE_VertColor10(44),
      R => '0'
    );
\TRICACHE_VertColor10_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][g]__0\(13),
      Q => TRICACHE_VertColor10(45),
      R => '0'
    );
\TRICACHE_VertColor10_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][g]__0\(14),
      Q => TRICACHE_VertColor10(46),
      R => '0'
    );
\TRICACHE_VertColor10_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][g]__0\(15),
      Q => TRICACHE_VertColor10(47),
      R => '0'
    );
\TRICACHE_VertColor10_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][g]__0\(16),
      Q => TRICACHE_VertColor10(48),
      R => '0'
    );
\TRICACHE_VertColor10_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][g]__0\(17),
      Q => TRICACHE_VertColor10(49),
      R => '0'
    );
\TRICACHE_VertColor10_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][r]__0\(4),
      Q => TRICACHE_VertColor10(4),
      R => '0'
    );
\TRICACHE_VertColor10_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][g]__0\(18),
      Q => TRICACHE_VertColor10(50),
      R => '0'
    );
\TRICACHE_VertColor10_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][g]__0\(19),
      Q => TRICACHE_VertColor10(51),
      R => '0'
    );
\TRICACHE_VertColor10_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][g]__0\(20),
      Q => TRICACHE_VertColor10(52),
      R => '0'
    );
\TRICACHE_VertColor10_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][g]__0\(21),
      Q => TRICACHE_VertColor10(53),
      R => '0'
    );
\TRICACHE_VertColor10_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][g]__0\(22),
      Q => TRICACHE_VertColor10(54),
      R => '0'
    );
\TRICACHE_VertColor10_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][g]__0\(23),
      Q => TRICACHE_VertColor10(55),
      R => '0'
    );
\TRICACHE_VertColor10_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][g]__0\(24),
      Q => TRICACHE_VertColor10(56),
      R => '0'
    );
\TRICACHE_VertColor10_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][g]__0\(25),
      Q => TRICACHE_VertColor10(57),
      R => '0'
    );
\TRICACHE_VertColor10_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][g]__0\(26),
      Q => TRICACHE_VertColor10(58),
      R => '0'
    );
\TRICACHE_VertColor10_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][g]__0\(27),
      Q => TRICACHE_VertColor10(59),
      R => '0'
    );
\TRICACHE_VertColor10_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][r]__0\(5),
      Q => TRICACHE_VertColor10(5),
      R => '0'
    );
\TRICACHE_VertColor10_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][g]__0\(28),
      Q => TRICACHE_VertColor10(60),
      R => '0'
    );
\TRICACHE_VertColor10_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][g]__0\(29),
      Q => TRICACHE_VertColor10(61),
      R => '0'
    );
\TRICACHE_VertColor10_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][g]__0\(30),
      Q => TRICACHE_VertColor10(62),
      R => '0'
    );
\TRICACHE_VertColor10_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][g]__0\(31),
      Q => TRICACHE_VertColor10(63),
      R => '0'
    );
\TRICACHE_VertColor10_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][b]__0\(0),
      Q => TRICACHE_VertColor10(64),
      R => '0'
    );
\TRICACHE_VertColor10_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][b]__0\(1),
      Q => TRICACHE_VertColor10(65),
      R => '0'
    );
\TRICACHE_VertColor10_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][b]__0\(2),
      Q => TRICACHE_VertColor10(66),
      R => '0'
    );
\TRICACHE_VertColor10_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][b]__0\(3),
      Q => TRICACHE_VertColor10(67),
      R => '0'
    );
\TRICACHE_VertColor10_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][b]__0\(4),
      Q => TRICACHE_VertColor10(68),
      R => '0'
    );
\TRICACHE_VertColor10_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][b]__0\(5),
      Q => TRICACHE_VertColor10(69),
      R => '0'
    );
\TRICACHE_VertColor10_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][r]__0\(6),
      Q => TRICACHE_VertColor10(6),
      R => '0'
    );
\TRICACHE_VertColor10_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][b]__0\(6),
      Q => TRICACHE_VertColor10(70),
      R => '0'
    );
\TRICACHE_VertColor10_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][b]__0\(7),
      Q => TRICACHE_VertColor10(71),
      R => '0'
    );
\TRICACHE_VertColor10_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][b]__0\(8),
      Q => TRICACHE_VertColor10(72),
      R => '0'
    );
\TRICACHE_VertColor10_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][b]__0\(9),
      Q => TRICACHE_VertColor10(73),
      R => '0'
    );
\TRICACHE_VertColor10_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][b]__0\(10),
      Q => TRICACHE_VertColor10(74),
      R => '0'
    );
\TRICACHE_VertColor10_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][b]__0\(11),
      Q => TRICACHE_VertColor10(75),
      R => '0'
    );
\TRICACHE_VertColor10_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][b]__0\(12),
      Q => TRICACHE_VertColor10(76),
      R => '0'
    );
\TRICACHE_VertColor10_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][b]__0\(13),
      Q => TRICACHE_VertColor10(77),
      R => '0'
    );
\TRICACHE_VertColor10_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][b]__0\(14),
      Q => TRICACHE_VertColor10(78),
      R => '0'
    );
\TRICACHE_VertColor10_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][b]__0\(15),
      Q => TRICACHE_VertColor10(79),
      R => '0'
    );
\TRICACHE_VertColor10_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][r]__0\(7),
      Q => TRICACHE_VertColor10(7),
      R => '0'
    );
\TRICACHE_VertColor10_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][b]__0\(16),
      Q => TRICACHE_VertColor10(80),
      R => '0'
    );
\TRICACHE_VertColor10_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][b]__0\(17),
      Q => TRICACHE_VertColor10(81),
      R => '0'
    );
\TRICACHE_VertColor10_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][b]__0\(18),
      Q => TRICACHE_VertColor10(82),
      R => '0'
    );
\TRICACHE_VertColor10_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][b]__0\(19),
      Q => TRICACHE_VertColor10(83),
      R => '0'
    );
\TRICACHE_VertColor10_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][b]__0\(20),
      Q => TRICACHE_VertColor10(84),
      R => '0'
    );
\TRICACHE_VertColor10_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][b]__0\(21),
      Q => TRICACHE_VertColor10(85),
      R => '0'
    );
\TRICACHE_VertColor10_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][b]__0\(22),
      Q => TRICACHE_VertColor10(86),
      R => '0'
    );
\TRICACHE_VertColor10_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][b]__0\(23),
      Q => TRICACHE_VertColor10(87),
      R => '0'
    );
\TRICACHE_VertColor10_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][b]__0\(24),
      Q => TRICACHE_VertColor10(88),
      R => '0'
    );
\TRICACHE_VertColor10_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][b]__0\(25),
      Q => TRICACHE_VertColor10(89),
      R => '0'
    );
\TRICACHE_VertColor10_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][r]__0\(8),
      Q => TRICACHE_VertColor10(8),
      R => '0'
    );
\TRICACHE_VertColor10_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][b]__0\(26),
      Q => TRICACHE_VertColor10(90),
      R => '0'
    );
\TRICACHE_VertColor10_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][b]__0\(27),
      Q => TRICACHE_VertColor10(91),
      R => '0'
    );
\TRICACHE_VertColor10_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][b]__0\(28),
      Q => TRICACHE_VertColor10(92),
      R => '0'
    );
\TRICACHE_VertColor10_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][b]__0\(29),
      Q => TRICACHE_VertColor10(93),
      R => '0'
    );
\TRICACHE_VertColor10_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][b]__0\(30),
      Q => TRICACHE_VertColor10(94),
      R => '0'
    );
\TRICACHE_VertColor10_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][b]__0\(31),
      Q => TRICACHE_VertColor10(95),
      R => '0'
    );
\TRICACHE_VertColor10_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][a]__0\(0),
      Q => TRICACHE_VertColor10(96),
      R => '0'
    );
\TRICACHE_VertColor10_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][a]__0\(1),
      Q => TRICACHE_VertColor10(97),
      R => '0'
    );
\TRICACHE_VertColor10_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][a]__0\(2),
      Q => TRICACHE_VertColor10(98),
      R => '0'
    );
\TRICACHE_VertColor10_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][a]__0\(3),
      Q => TRICACHE_VertColor10(99),
      R => '0'
    );
\TRICACHE_VertColor10_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[color][r]__0\(9),
      Q => TRICACHE_VertColor10(9),
      R => '0'
    );
\TRICACHE_VertColor20_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][r]__0\(0),
      Q => TRICACHE_VertColor20(0),
      R => '0'
    );
\TRICACHE_VertColor20_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][a]__0\(4),
      Q => TRICACHE_VertColor20(100),
      R => '0'
    );
\TRICACHE_VertColor20_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][a]__0\(5),
      Q => TRICACHE_VertColor20(101),
      R => '0'
    );
\TRICACHE_VertColor20_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][a]__0\(6),
      Q => TRICACHE_VertColor20(102),
      R => '0'
    );
\TRICACHE_VertColor20_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][a]__0\(7),
      Q => TRICACHE_VertColor20(103),
      R => '0'
    );
\TRICACHE_VertColor20_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][a]__0\(8),
      Q => TRICACHE_VertColor20(104),
      R => '0'
    );
\TRICACHE_VertColor20_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][a]__0\(9),
      Q => TRICACHE_VertColor20(105),
      R => '0'
    );
\TRICACHE_VertColor20_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][a]__0\(10),
      Q => TRICACHE_VertColor20(106),
      R => '0'
    );
\TRICACHE_VertColor20_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][a]__0\(11),
      Q => TRICACHE_VertColor20(107),
      R => '0'
    );
\TRICACHE_VertColor20_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][a]__0\(12),
      Q => TRICACHE_VertColor20(108),
      R => '0'
    );
\TRICACHE_VertColor20_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][a]__0\(13),
      Q => TRICACHE_VertColor20(109),
      R => '0'
    );
\TRICACHE_VertColor20_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][r]__0\(10),
      Q => TRICACHE_VertColor20(10),
      R => '0'
    );
\TRICACHE_VertColor20_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][a]__0\(14),
      Q => TRICACHE_VertColor20(110),
      R => '0'
    );
\TRICACHE_VertColor20_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][a]__0\(15),
      Q => TRICACHE_VertColor20(111),
      R => '0'
    );
\TRICACHE_VertColor20_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][a]__0\(16),
      Q => TRICACHE_VertColor20(112),
      R => '0'
    );
\TRICACHE_VertColor20_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][a]__0\(17),
      Q => TRICACHE_VertColor20(113),
      R => '0'
    );
\TRICACHE_VertColor20_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][a]__0\(18),
      Q => TRICACHE_VertColor20(114),
      R => '0'
    );
\TRICACHE_VertColor20_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][a]__0\(19),
      Q => TRICACHE_VertColor20(115),
      R => '0'
    );
\TRICACHE_VertColor20_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][a]__0\(20),
      Q => TRICACHE_VertColor20(116),
      R => '0'
    );
\TRICACHE_VertColor20_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][a]__0\(21),
      Q => TRICACHE_VertColor20(117),
      R => '0'
    );
\TRICACHE_VertColor20_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][a]__0\(22),
      Q => TRICACHE_VertColor20(118),
      R => '0'
    );
\TRICACHE_VertColor20_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][a]__0\(23),
      Q => TRICACHE_VertColor20(119),
      R => '0'
    );
\TRICACHE_VertColor20_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][r]__0\(11),
      Q => TRICACHE_VertColor20(11),
      R => '0'
    );
\TRICACHE_VertColor20_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][a]__0\(24),
      Q => TRICACHE_VertColor20(120),
      R => '0'
    );
\TRICACHE_VertColor20_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][a]__0\(25),
      Q => TRICACHE_VertColor20(121),
      R => '0'
    );
\TRICACHE_VertColor20_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][a]__0\(26),
      Q => TRICACHE_VertColor20(122),
      R => '0'
    );
\TRICACHE_VertColor20_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][a]__0\(27),
      Q => TRICACHE_VertColor20(123),
      R => '0'
    );
\TRICACHE_VertColor20_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][a]__0\(28),
      Q => TRICACHE_VertColor20(124),
      R => '0'
    );
\TRICACHE_VertColor20_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][a]__0\(29),
      Q => TRICACHE_VertColor20(125),
      R => '0'
    );
\TRICACHE_VertColor20_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][a]__0\(30),
      Q => TRICACHE_VertColor20(126),
      R => '0'
    );
\TRICACHE_VertColor20_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][a]__0\(31),
      Q => TRICACHE_VertColor20(127),
      R => '0'
    );
\TRICACHE_VertColor20_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][r]__0\(12),
      Q => TRICACHE_VertColor20(12),
      R => '0'
    );
\TRICACHE_VertColor20_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][r]__0\(13),
      Q => TRICACHE_VertColor20(13),
      R => '0'
    );
\TRICACHE_VertColor20_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][r]__0\(14),
      Q => TRICACHE_VertColor20(14),
      R => '0'
    );
\TRICACHE_VertColor20_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][r]__0\(15),
      Q => TRICACHE_VertColor20(15),
      R => '0'
    );
\TRICACHE_VertColor20_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][r]__0\(16),
      Q => TRICACHE_VertColor20(16),
      R => '0'
    );
\TRICACHE_VertColor20_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][r]__0\(17),
      Q => TRICACHE_VertColor20(17),
      R => '0'
    );
\TRICACHE_VertColor20_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][r]__0\(18),
      Q => TRICACHE_VertColor20(18),
      R => '0'
    );
\TRICACHE_VertColor20_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][r]__0\(19),
      Q => TRICACHE_VertColor20(19),
      R => '0'
    );
\TRICACHE_VertColor20_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][r]__0\(1),
      Q => TRICACHE_VertColor20(1),
      R => '0'
    );
\TRICACHE_VertColor20_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][r]__0\(20),
      Q => TRICACHE_VertColor20(20),
      R => '0'
    );
\TRICACHE_VertColor20_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][r]__0\(21),
      Q => TRICACHE_VertColor20(21),
      R => '0'
    );
\TRICACHE_VertColor20_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][r]__0\(22),
      Q => TRICACHE_VertColor20(22),
      R => '0'
    );
\TRICACHE_VertColor20_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][r]__0\(23),
      Q => TRICACHE_VertColor20(23),
      R => '0'
    );
\TRICACHE_VertColor20_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][r]__0\(24),
      Q => TRICACHE_VertColor20(24),
      R => '0'
    );
\TRICACHE_VertColor20_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][r]__0\(25),
      Q => TRICACHE_VertColor20(25),
      R => '0'
    );
\TRICACHE_VertColor20_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][r]__0\(26),
      Q => TRICACHE_VertColor20(26),
      R => '0'
    );
\TRICACHE_VertColor20_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][r]__0\(27),
      Q => TRICACHE_VertColor20(27),
      R => '0'
    );
\TRICACHE_VertColor20_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][r]__0\(28),
      Q => TRICACHE_VertColor20(28),
      R => '0'
    );
\TRICACHE_VertColor20_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][r]__0\(29),
      Q => TRICACHE_VertColor20(29),
      R => '0'
    );
\TRICACHE_VertColor20_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][r]__0\(2),
      Q => TRICACHE_VertColor20(2),
      R => '0'
    );
\TRICACHE_VertColor20_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][r]__0\(30),
      Q => TRICACHE_VertColor20(30),
      R => '0'
    );
\TRICACHE_VertColor20_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][r]__0\(31),
      Q => TRICACHE_VertColor20(31),
      R => '0'
    );
\TRICACHE_VertColor20_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][g]__0\(0),
      Q => TRICACHE_VertColor20(32),
      R => '0'
    );
\TRICACHE_VertColor20_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][g]__0\(1),
      Q => TRICACHE_VertColor20(33),
      R => '0'
    );
\TRICACHE_VertColor20_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][g]__0\(2),
      Q => TRICACHE_VertColor20(34),
      R => '0'
    );
\TRICACHE_VertColor20_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][g]__0\(3),
      Q => TRICACHE_VertColor20(35),
      R => '0'
    );
\TRICACHE_VertColor20_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][g]__0\(4),
      Q => TRICACHE_VertColor20(36),
      R => '0'
    );
\TRICACHE_VertColor20_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][g]__0\(5),
      Q => TRICACHE_VertColor20(37),
      R => '0'
    );
\TRICACHE_VertColor20_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][g]__0\(6),
      Q => TRICACHE_VertColor20(38),
      R => '0'
    );
\TRICACHE_VertColor20_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][g]__0\(7),
      Q => TRICACHE_VertColor20(39),
      R => '0'
    );
\TRICACHE_VertColor20_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][r]__0\(3),
      Q => TRICACHE_VertColor20(3),
      R => '0'
    );
\TRICACHE_VertColor20_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][g]__0\(8),
      Q => TRICACHE_VertColor20(40),
      R => '0'
    );
\TRICACHE_VertColor20_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][g]__0\(9),
      Q => TRICACHE_VertColor20(41),
      R => '0'
    );
\TRICACHE_VertColor20_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][g]__0\(10),
      Q => TRICACHE_VertColor20(42),
      R => '0'
    );
\TRICACHE_VertColor20_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][g]__0\(11),
      Q => TRICACHE_VertColor20(43),
      R => '0'
    );
\TRICACHE_VertColor20_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][g]__0\(12),
      Q => TRICACHE_VertColor20(44),
      R => '0'
    );
\TRICACHE_VertColor20_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][g]__0\(13),
      Q => TRICACHE_VertColor20(45),
      R => '0'
    );
\TRICACHE_VertColor20_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][g]__0\(14),
      Q => TRICACHE_VertColor20(46),
      R => '0'
    );
\TRICACHE_VertColor20_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][g]__0\(15),
      Q => TRICACHE_VertColor20(47),
      R => '0'
    );
\TRICACHE_VertColor20_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][g]__0\(16),
      Q => TRICACHE_VertColor20(48),
      R => '0'
    );
\TRICACHE_VertColor20_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][g]__0\(17),
      Q => TRICACHE_VertColor20(49),
      R => '0'
    );
\TRICACHE_VertColor20_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][r]__0\(4),
      Q => TRICACHE_VertColor20(4),
      R => '0'
    );
\TRICACHE_VertColor20_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][g]__0\(18),
      Q => TRICACHE_VertColor20(50),
      R => '0'
    );
\TRICACHE_VertColor20_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][g]__0\(19),
      Q => TRICACHE_VertColor20(51),
      R => '0'
    );
\TRICACHE_VertColor20_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][g]__0\(20),
      Q => TRICACHE_VertColor20(52),
      R => '0'
    );
\TRICACHE_VertColor20_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][g]__0\(21),
      Q => TRICACHE_VertColor20(53),
      R => '0'
    );
\TRICACHE_VertColor20_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][g]__0\(22),
      Q => TRICACHE_VertColor20(54),
      R => '0'
    );
\TRICACHE_VertColor20_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][g]__0\(23),
      Q => TRICACHE_VertColor20(55),
      R => '0'
    );
\TRICACHE_VertColor20_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][g]__0\(24),
      Q => TRICACHE_VertColor20(56),
      R => '0'
    );
\TRICACHE_VertColor20_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][g]__0\(25),
      Q => TRICACHE_VertColor20(57),
      R => '0'
    );
\TRICACHE_VertColor20_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][g]__0\(26),
      Q => TRICACHE_VertColor20(58),
      R => '0'
    );
\TRICACHE_VertColor20_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][g]__0\(27),
      Q => TRICACHE_VertColor20(59),
      R => '0'
    );
\TRICACHE_VertColor20_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][r]__0\(5),
      Q => TRICACHE_VertColor20(5),
      R => '0'
    );
\TRICACHE_VertColor20_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][g]__0\(28),
      Q => TRICACHE_VertColor20(60),
      R => '0'
    );
\TRICACHE_VertColor20_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][g]__0\(29),
      Q => TRICACHE_VertColor20(61),
      R => '0'
    );
\TRICACHE_VertColor20_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][g]__0\(30),
      Q => TRICACHE_VertColor20(62),
      R => '0'
    );
\TRICACHE_VertColor20_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][g]__0\(31),
      Q => TRICACHE_VertColor20(63),
      R => '0'
    );
\TRICACHE_VertColor20_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][b]__0\(0),
      Q => TRICACHE_VertColor20(64),
      R => '0'
    );
\TRICACHE_VertColor20_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][b]__0\(1),
      Q => TRICACHE_VertColor20(65),
      R => '0'
    );
\TRICACHE_VertColor20_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][b]__0\(2),
      Q => TRICACHE_VertColor20(66),
      R => '0'
    );
\TRICACHE_VertColor20_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][b]__0\(3),
      Q => TRICACHE_VertColor20(67),
      R => '0'
    );
\TRICACHE_VertColor20_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][b]__0\(4),
      Q => TRICACHE_VertColor20(68),
      R => '0'
    );
\TRICACHE_VertColor20_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][b]__0\(5),
      Q => TRICACHE_VertColor20(69),
      R => '0'
    );
\TRICACHE_VertColor20_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][r]__0\(6),
      Q => TRICACHE_VertColor20(6),
      R => '0'
    );
\TRICACHE_VertColor20_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][b]__0\(6),
      Q => TRICACHE_VertColor20(70),
      R => '0'
    );
\TRICACHE_VertColor20_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][b]__0\(7),
      Q => TRICACHE_VertColor20(71),
      R => '0'
    );
\TRICACHE_VertColor20_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][b]__0\(8),
      Q => TRICACHE_VertColor20(72),
      R => '0'
    );
\TRICACHE_VertColor20_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][b]__0\(9),
      Q => TRICACHE_VertColor20(73),
      R => '0'
    );
\TRICACHE_VertColor20_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][b]__0\(10),
      Q => TRICACHE_VertColor20(74),
      R => '0'
    );
\TRICACHE_VertColor20_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][b]__0\(11),
      Q => TRICACHE_VertColor20(75),
      R => '0'
    );
\TRICACHE_VertColor20_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][b]__0\(12),
      Q => TRICACHE_VertColor20(76),
      R => '0'
    );
\TRICACHE_VertColor20_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][b]__0\(13),
      Q => TRICACHE_VertColor20(77),
      R => '0'
    );
\TRICACHE_VertColor20_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][b]__0\(14),
      Q => TRICACHE_VertColor20(78),
      R => '0'
    );
\TRICACHE_VertColor20_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][b]__0\(15),
      Q => TRICACHE_VertColor20(79),
      R => '0'
    );
\TRICACHE_VertColor20_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][r]__0\(7),
      Q => TRICACHE_VertColor20(7),
      R => '0'
    );
\TRICACHE_VertColor20_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][b]__0\(16),
      Q => TRICACHE_VertColor20(80),
      R => '0'
    );
\TRICACHE_VertColor20_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][b]__0\(17),
      Q => TRICACHE_VertColor20(81),
      R => '0'
    );
\TRICACHE_VertColor20_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][b]__0\(18),
      Q => TRICACHE_VertColor20(82),
      R => '0'
    );
\TRICACHE_VertColor20_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][b]__0\(19),
      Q => TRICACHE_VertColor20(83),
      R => '0'
    );
\TRICACHE_VertColor20_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][b]__0\(20),
      Q => TRICACHE_VertColor20(84),
      R => '0'
    );
\TRICACHE_VertColor20_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][b]__0\(21),
      Q => TRICACHE_VertColor20(85),
      R => '0'
    );
\TRICACHE_VertColor20_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][b]__0\(22),
      Q => TRICACHE_VertColor20(86),
      R => '0'
    );
\TRICACHE_VertColor20_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][b]__0\(23),
      Q => TRICACHE_VertColor20(87),
      R => '0'
    );
\TRICACHE_VertColor20_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][b]__0\(24),
      Q => TRICACHE_VertColor20(88),
      R => '0'
    );
\TRICACHE_VertColor20_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][b]__0\(25),
      Q => TRICACHE_VertColor20(89),
      R => '0'
    );
\TRICACHE_VertColor20_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][r]__0\(8),
      Q => TRICACHE_VertColor20(8),
      R => '0'
    );
\TRICACHE_VertColor20_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][b]__0\(26),
      Q => TRICACHE_VertColor20(90),
      R => '0'
    );
\TRICACHE_VertColor20_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][b]__0\(27),
      Q => TRICACHE_VertColor20(91),
      R => '0'
    );
\TRICACHE_VertColor20_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][b]__0\(28),
      Q => TRICACHE_VertColor20(92),
      R => '0'
    );
\TRICACHE_VertColor20_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][b]__0\(29),
      Q => TRICACHE_VertColor20(93),
      R => '0'
    );
\TRICACHE_VertColor20_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][b]__0\(30),
      Q => TRICACHE_VertColor20(94),
      R => '0'
    );
\TRICACHE_VertColor20_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][b]__0\(31),
      Q => TRICACHE_VertColor20(95),
      R => '0'
    );
\TRICACHE_VertColor20_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][a]__0\(0),
      Q => TRICACHE_VertColor20(96),
      R => '0'
    );
\TRICACHE_VertColor20_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][a]__0\(1),
      Q => TRICACHE_VertColor20(97),
      R => '0'
    );
\TRICACHE_VertColor20_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][a]__0\(2),
      Q => TRICACHE_VertColor20(98),
      R => '0'
    );
\TRICACHE_VertColor20_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][a]__0\(3),
      Q => TRICACHE_VertColor20(99),
      R => '0'
    );
\TRICACHE_VertColor20_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[color][r]__0\(9),
      Q => TRICACHE_VertColor20(9),
      R => '0'
    );
\TRICACHE_Z0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[Z]__0\(0),
      Q => TRICACHE_Z0(0),
      R => '0'
    );
\TRICACHE_Z0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[Z]__0\(10),
      Q => TRICACHE_Z0(10),
      R => '0'
    );
\TRICACHE_Z0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[Z]__0\(11),
      Q => TRICACHE_Z0(11),
      R => '0'
    );
\TRICACHE_Z0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[Z]__0\(12),
      Q => TRICACHE_Z0(12),
      R => '0'
    );
\TRICACHE_Z0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[Z]__0\(13),
      Q => TRICACHE_Z0(13),
      R => '0'
    );
\TRICACHE_Z0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[Z]__0\(14),
      Q => TRICACHE_Z0(14),
      R => '0'
    );
\TRICACHE_Z0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[Z]__0\(15),
      Q => TRICACHE_Z0(15),
      R => '0'
    );
\TRICACHE_Z0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[Z]__0\(16),
      Q => TRICACHE_Z0(16),
      R => '0'
    );
\TRICACHE_Z0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[Z]__0\(17),
      Q => TRICACHE_Z0(17),
      R => '0'
    );
\TRICACHE_Z0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[Z]__0\(18),
      Q => TRICACHE_Z0(18),
      R => '0'
    );
\TRICACHE_Z0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[Z]__0\(19),
      Q => TRICACHE_Z0(19),
      R => '0'
    );
\TRICACHE_Z0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[Z]__0\(1),
      Q => TRICACHE_Z0(1),
      R => '0'
    );
\TRICACHE_Z0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[Z]__0\(20),
      Q => TRICACHE_Z0(20),
      R => '0'
    );
\TRICACHE_Z0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[Z]__0\(21),
      Q => TRICACHE_Z0(21),
      R => '0'
    );
\TRICACHE_Z0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[Z]__0\(22),
      Q => TRICACHE_Z0(22),
      R => '0'
    );
\TRICACHE_Z0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[Z]__0\(23),
      Q => TRICACHE_Z0(23),
      R => '0'
    );
\TRICACHE_Z0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[Z]__0\(24),
      Q => TRICACHE_Z0(24),
      R => '0'
    );
\TRICACHE_Z0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[Z]__0\(25),
      Q => TRICACHE_Z0(25),
      R => '0'
    );
\TRICACHE_Z0_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[Z]__0\(26),
      Q => TRICACHE_Z0(26),
      R => '0'
    );
\TRICACHE_Z0_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[Z]__0\(27),
      Q => TRICACHE_Z0(27),
      R => '0'
    );
\TRICACHE_Z0_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[Z]__0\(28),
      Q => TRICACHE_Z0(28),
      R => '0'
    );
\TRICACHE_Z0_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[Z]__0\(29),
      Q => TRICACHE_Z0(29),
      R => '0'
    );
\TRICACHE_Z0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[Z]__0\(2),
      Q => TRICACHE_Z0(2),
      R => '0'
    );
\TRICACHE_Z0_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[Z]__0\(30),
      Q => TRICACHE_Z0(30),
      R => '0'
    );
\TRICACHE_Z0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[Z]__0\(31),
      Q => TRICACHE_Z0(31),
      R => '0'
    );
\TRICACHE_Z0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[Z]__0\(3),
      Q => TRICACHE_Z0(3),
      R => '0'
    );
\TRICACHE_Z0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[Z]__0\(4),
      Q => TRICACHE_Z0(4),
      R => '0'
    );
\TRICACHE_Z0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[Z]__0\(5),
      Q => TRICACHE_Z0(5),
      R => '0'
    );
\TRICACHE_Z0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[Z]__0\(6),
      Q => TRICACHE_Z0(6),
      R => '0'
    );
\TRICACHE_Z0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[Z]__0\(7),
      Q => TRICACHE_Z0(7),
      R => '0'
    );
\TRICACHE_Z0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[Z]__0\(8),
      Q => TRICACHE_Z0(8),
      R => '0'
    );
\TRICACHE_Z0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataA_reg[Z]__0\(9),
      Q => TRICACHE_Z0(9),
      R => '0'
    );
\TRICACHE_Z10_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[Z]__0\(0),
      Q => TRICACHE_Z10(0),
      R => '0'
    );
\TRICACHE_Z10_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[Z]__0\(10),
      Q => TRICACHE_Z10(10),
      R => '0'
    );
\TRICACHE_Z10_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[Z]__0\(11),
      Q => TRICACHE_Z10(11),
      R => '0'
    );
\TRICACHE_Z10_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[Z]__0\(12),
      Q => TRICACHE_Z10(12),
      R => '0'
    );
\TRICACHE_Z10_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[Z]__0\(13),
      Q => TRICACHE_Z10(13),
      R => '0'
    );
\TRICACHE_Z10_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[Z]__0\(14),
      Q => TRICACHE_Z10(14),
      R => '0'
    );
\TRICACHE_Z10_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[Z]__0\(15),
      Q => TRICACHE_Z10(15),
      R => '0'
    );
\TRICACHE_Z10_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[Z]__0\(16),
      Q => TRICACHE_Z10(16),
      R => '0'
    );
\TRICACHE_Z10_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[Z]__0\(17),
      Q => TRICACHE_Z10(17),
      R => '0'
    );
\TRICACHE_Z10_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[Z]__0\(18),
      Q => TRICACHE_Z10(18),
      R => '0'
    );
\TRICACHE_Z10_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[Z]__0\(19),
      Q => TRICACHE_Z10(19),
      R => '0'
    );
\TRICACHE_Z10_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[Z]__0\(1),
      Q => TRICACHE_Z10(1),
      R => '0'
    );
\TRICACHE_Z10_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[Z]__0\(20),
      Q => TRICACHE_Z10(20),
      R => '0'
    );
\TRICACHE_Z10_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[Z]__0\(21),
      Q => TRICACHE_Z10(21),
      R => '0'
    );
\TRICACHE_Z10_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[Z]__0\(22),
      Q => TRICACHE_Z10(22),
      R => '0'
    );
\TRICACHE_Z10_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[Z]__0\(23),
      Q => TRICACHE_Z10(23),
      R => '0'
    );
\TRICACHE_Z10_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[Z]__0\(24),
      Q => TRICACHE_Z10(24),
      R => '0'
    );
\TRICACHE_Z10_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[Z]__0\(25),
      Q => TRICACHE_Z10(25),
      R => '0'
    );
\TRICACHE_Z10_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[Z]__0\(26),
      Q => TRICACHE_Z10(26),
      R => '0'
    );
\TRICACHE_Z10_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[Z]__0\(27),
      Q => TRICACHE_Z10(27),
      R => '0'
    );
\TRICACHE_Z10_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[Z]__0\(28),
      Q => TRICACHE_Z10(28),
      R => '0'
    );
\TRICACHE_Z10_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[Z]__0\(29),
      Q => TRICACHE_Z10(29),
      R => '0'
    );
\TRICACHE_Z10_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[Z]__0\(2),
      Q => TRICACHE_Z10(2),
      R => '0'
    );
\TRICACHE_Z10_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[Z]__0\(30),
      Q => TRICACHE_Z10(30),
      R => '0'
    );
\TRICACHE_Z10_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[Z]__0\(31),
      Q => TRICACHE_Z10(31),
      R => '0'
    );
\TRICACHE_Z10_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[Z]__0\(3),
      Q => TRICACHE_Z10(3),
      R => '0'
    );
\TRICACHE_Z10_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[Z]__0\(4),
      Q => TRICACHE_Z10(4),
      R => '0'
    );
\TRICACHE_Z10_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[Z]__0\(5),
      Q => TRICACHE_Z10(5),
      R => '0'
    );
\TRICACHE_Z10_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[Z]__0\(6),
      Q => TRICACHE_Z10(6),
      R => '0'
    );
\TRICACHE_Z10_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[Z]__0\(7),
      Q => TRICACHE_Z10(7),
      R => '0'
    );
\TRICACHE_Z10_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[Z]__0\(8),
      Q => TRICACHE_Z10(8),
      R => '0'
    );
\TRICACHE_Z10_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataB_reg[Z]__0\(9),
      Q => TRICACHE_Z10(9),
      R => '0'
    );
\TRICACHE_Z20_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[Z]__0\(0),
      Q => TRICACHE_Z20(0),
      R => '0'
    );
\TRICACHE_Z20_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[Z]__0\(10),
      Q => TRICACHE_Z20(10),
      R => '0'
    );
\TRICACHE_Z20_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[Z]__0\(11),
      Q => TRICACHE_Z20(11),
      R => '0'
    );
\TRICACHE_Z20_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[Z]__0\(12),
      Q => TRICACHE_Z20(12),
      R => '0'
    );
\TRICACHE_Z20_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[Z]__0\(13),
      Q => TRICACHE_Z20(13),
      R => '0'
    );
\TRICACHE_Z20_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[Z]__0\(14),
      Q => TRICACHE_Z20(14),
      R => '0'
    );
\TRICACHE_Z20_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[Z]__0\(15),
      Q => TRICACHE_Z20(15),
      R => '0'
    );
\TRICACHE_Z20_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[Z]__0\(16),
      Q => TRICACHE_Z20(16),
      R => '0'
    );
\TRICACHE_Z20_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[Z]__0\(17),
      Q => TRICACHE_Z20(17),
      R => '0'
    );
\TRICACHE_Z20_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[Z]__0\(18),
      Q => TRICACHE_Z20(18),
      R => '0'
    );
\TRICACHE_Z20_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[Z]__0\(19),
      Q => TRICACHE_Z20(19),
      R => '0'
    );
\TRICACHE_Z20_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[Z]__0\(1),
      Q => TRICACHE_Z20(1),
      R => '0'
    );
\TRICACHE_Z20_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[Z]__0\(20),
      Q => TRICACHE_Z20(20),
      R => '0'
    );
\TRICACHE_Z20_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[Z]__0\(21),
      Q => TRICACHE_Z20(21),
      R => '0'
    );
\TRICACHE_Z20_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[Z]__0\(22),
      Q => TRICACHE_Z20(22),
      R => '0'
    );
\TRICACHE_Z20_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[Z]__0\(23),
      Q => TRICACHE_Z20(23),
      R => '0'
    );
\TRICACHE_Z20_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[Z]__0\(24),
      Q => TRICACHE_Z20(24),
      R => '0'
    );
\TRICACHE_Z20_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[Z]__0\(25),
      Q => TRICACHE_Z20(25),
      R => '0'
    );
\TRICACHE_Z20_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[Z]__0\(26),
      Q => TRICACHE_Z20(26),
      R => '0'
    );
\TRICACHE_Z20_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[Z]__0\(27),
      Q => TRICACHE_Z20(27),
      R => '0'
    );
\TRICACHE_Z20_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[Z]__0\(28),
      Q => TRICACHE_Z20(28),
      R => '0'
    );
\TRICACHE_Z20_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[Z]__0\(29),
      Q => TRICACHE_Z20(29),
      R => '0'
    );
\TRICACHE_Z20_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[Z]__0\(2),
      Q => TRICACHE_Z20(2),
      R => '0'
    );
\TRICACHE_Z20_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[Z]__0\(30),
      Q => TRICACHE_Z20(30),
      R => '0'
    );
\TRICACHE_Z20_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[Z]__0\(31),
      Q => TRICACHE_Z20(31),
      R => '0'
    );
\TRICACHE_Z20_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[Z]__0\(3),
      Q => TRICACHE_Z20(3),
      R => '0'
    );
\TRICACHE_Z20_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[Z]__0\(4),
      Q => TRICACHE_Z20(4),
      R => '0'
    );
\TRICACHE_Z20_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[Z]__0\(5),
      Q => TRICACHE_Z20(5),
      R => '0'
    );
\TRICACHE_Z20_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[Z]__0\(6),
      Q => TRICACHE_Z20(6),
      R => '0'
    );
\TRICACHE_Z20_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[Z]__0\(7),
      Q => TRICACHE_Z20(7),
      R => '0'
    );
\TRICACHE_Z20_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[Z]__0\(8),
      Q => TRICACHE_Z20(8),
      R => '0'
    );
\TRICACHE_Z20_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \vertDataC_reg[Z]__0\(9),
      Q => TRICACHE_Z20(9),
      R => '0'
    );
barycentricA0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => barycentricA0_carry_n_0,
      CO(6) => barycentricA0_carry_n_1,
      CO(5) => barycentricA0_carry_n_2,
      CO(4) => barycentricA0_carry_n_3,
      CO(3) => NLW_barycentricA0_carry_CO_UNCONNECTED(3),
      CO(2) => barycentricA0_carry_n_5,
      CO(1) => barycentricA0_carry_n_6,
      CO(0) => barycentricA0_carry_n_7,
      DI(7) => barycentricA0_carry_i_1_n_0,
      DI(6) => barycentricA0_carry_i_2_n_0,
      DI(5) => barycentricA0_carry_i_3_n_0,
      DI(4) => barycentricA0_carry_i_4_n_0,
      DI(3) => barycentricA0_carry_i_5_n_0,
      DI(2) => barycentricA0_carry_i_6_n_0,
      DI(1) => barycentricA0_carry_i_7_n_0,
      DI(0) => barycentricA0_carry_i_8_n_0,
      O(7 downto 0) => barycentricA(7 downto 0),
      S(7) => barycentricA0_carry_i_9_n_0,
      S(6) => barycentricA0_carry_i_10_n_0,
      S(5) => barycentricA0_carry_i_11_n_0,
      S(4) => barycentricA0_carry_i_12_n_0,
      S(3) => barycentricA0_carry_i_13_n_0,
      S(2) => barycentricA0_carry_i_14_n_0,
      S(1) => barycentricA0_carry_i_15_n_0,
      S(0) => barycentricA0_carry_i_16_n_0
    );
\barycentricA0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => barycentricA0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \barycentricA0_carry__0_n_0\,
      CO(6) => \barycentricA0_carry__0_n_1\,
      CO(5) => \barycentricA0_carry__0_n_2\,
      CO(4) => \barycentricA0_carry__0_n_3\,
      CO(3) => \NLW_barycentricA0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \barycentricA0_carry__0_n_5\,
      CO(1) => \barycentricA0_carry__0_n_6\,
      CO(0) => \barycentricA0_carry__0_n_7\,
      DI(7) => \barycentricA0_carry__0_i_1_n_0\,
      DI(6) => \barycentricA0_carry__0_i_2_n_0\,
      DI(5) => \barycentricA0_carry__0_i_3_n_0\,
      DI(4) => \barycentricA0_carry__0_i_4_n_0\,
      DI(3) => \barycentricA0_carry__0_i_5_n_0\,
      DI(2) => \barycentricA0_carry__0_i_6_n_0\,
      DI(1) => \barycentricA0_carry__0_i_7_n_0\,
      DI(0) => \barycentricA0_carry__0_i_8_n_0\,
      O(7 downto 0) => barycentricA(15 downto 8),
      S(7) => \barycentricA0_carry__0_i_9_n_0\,
      S(6) => \barycentricA0_carry__0_i_10_n_0\,
      S(5) => \barycentricA0_carry__0_i_11_n_0\,
      S(4) => \barycentricA0_carry__0_i_12_n_0\,
      S(3) => \barycentricA0_carry__0_i_13_n_0\,
      S(2) => \barycentricA0_carry__0_i_14_n_0\,
      S(1) => \barycentricA0_carry__0_i_15_n_0\,
      S(0) => \barycentricA0_carry__0_i_16_n_0\
    );
\barycentricA0_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricA0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentrica\(15),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in39(15),
      O => \barycentricA0_carry__0_i_1_n_0\
    );
\barycentricA0_carry__0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricA0_carry__0_i_2_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetA(14),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaA(14),
      O => \barycentricA0_carry__0_i_10_n_0\
    );
\barycentricA0_carry__0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricA0_carry__0_i_3_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetA(13),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaA(13),
      O => \barycentricA0_carry__0_i_11_n_0\
    );
\barycentricA0_carry__0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricA0_carry__0_i_4_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetA(12),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaA(12),
      O => \barycentricA0_carry__0_i_12_n_0\
    );
\barycentricA0_carry__0_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricA0_carry__0_i_5_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetA(11),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaA(11),
      O => \barycentricA0_carry__0_i_13_n_0\
    );
\barycentricA0_carry__0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricA0_carry__0_i_6_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetA(10),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaA(10),
      O => \barycentricA0_carry__0_i_14_n_0\
    );
\barycentricA0_carry__0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricA0_carry__0_i_7_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetA(9),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaA(9),
      O => \barycentricA0_carry__0_i_15_n_0\
    );
\barycentricA0_carry__0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricA0_carry__0_i_8_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetA(8),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaA(8),
      O => \barycentricA0_carry__0_i_16_n_0\
    );
\barycentricA0_carry__0_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaA(15),
      O => \barycentricA0_carry__0_i_17_n_0\
    );
\barycentricA0_carry__0_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaA(14),
      O => \barycentricA0_carry__0_i_18_n_0\
    );
\barycentricA0_carry__0_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaA(13),
      O => \barycentricA0_carry__0_i_19_n_0\
    );
\barycentricA0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricA0_carry__0_i_18_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentrica\(14),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in39(14),
      O => \barycentricA0_carry__0_i_2_n_0\
    );
\barycentricA0_carry__0_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaA(12),
      O => \barycentricA0_carry__0_i_20_n_0\
    );
\barycentricA0_carry__0_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaA(11),
      O => \barycentricA0_carry__0_i_21_n_0\
    );
\barycentricA0_carry__0_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaA(10),
      O => \barycentricA0_carry__0_i_22_n_0\
    );
\barycentricA0_carry__0_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaA(9),
      O => \barycentricA0_carry__0_i_23_n_0\
    );
\barycentricA0_carry__0_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaA(8),
      O => \barycentricA0_carry__0_i_24_n_0\
    );
\barycentricA0_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricA0_carry__0_i_19_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentrica\(13),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in39(13),
      O => \barycentricA0_carry__0_i_3_n_0\
    );
\barycentricA0_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricA0_carry__0_i_20_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentrica\(12),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in39(12),
      O => \barycentricA0_carry__0_i_4_n_0\
    );
\barycentricA0_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricA0_carry__0_i_21_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentrica\(11),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in39(11),
      O => \barycentricA0_carry__0_i_5_n_0\
    );
\barycentricA0_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricA0_carry__0_i_22_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentrica\(10),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in39(10),
      O => \barycentricA0_carry__0_i_6_n_0\
    );
\barycentricA0_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricA0_carry__0_i_23_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentrica\(9),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in39(9),
      O => \barycentricA0_carry__0_i_7_n_0\
    );
\barycentricA0_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricA0_carry__0_i_24_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentrica\(8),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in39(8),
      O => \barycentricA0_carry__0_i_8_n_0\
    );
\barycentricA0_carry__0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricA0_carry__0_i_1_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetA(15),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaA(15),
      O => \barycentricA0_carry__0_i_9_n_0\
    );
\barycentricA0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \barycentricA0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \barycentricA0_carry__1_n_0\,
      CO(6) => \barycentricA0_carry__1_n_1\,
      CO(5) => \barycentricA0_carry__1_n_2\,
      CO(4) => \barycentricA0_carry__1_n_3\,
      CO(3) => \NLW_barycentricA0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \barycentricA0_carry__1_n_5\,
      CO(1) => \barycentricA0_carry__1_n_6\,
      CO(0) => \barycentricA0_carry__1_n_7\,
      DI(7) => \barycentricA0_carry__1_i_1_n_0\,
      DI(6) => \barycentricA0_carry__1_i_2_n_0\,
      DI(5) => \barycentricA0_carry__1_i_3_n_0\,
      DI(4) => \barycentricA0_carry__1_i_4_n_0\,
      DI(3) => \barycentricA0_carry__1_i_5_n_0\,
      DI(2) => \barycentricA0_carry__1_i_6_n_0\,
      DI(1) => \barycentricA0_carry__1_i_7_n_0\,
      DI(0) => \barycentricA0_carry__1_i_8_n_0\,
      O(7 downto 0) => barycentricA(23 downto 16),
      S(7) => \barycentricA0_carry__1_i_9_n_0\,
      S(6) => \barycentricA0_carry__1_i_10_n_0\,
      S(5) => \barycentricA0_carry__1_i_11_n_0\,
      S(4) => \barycentricA0_carry__1_i_12_n_0\,
      S(3) => \barycentricA0_carry__1_i_13_n_0\,
      S(2) => \barycentricA0_carry__1_i_14_n_0\,
      S(1) => \barycentricA0_carry__1_i_15_n_0\,
      S(0) => \barycentricA0_carry__1_i_16_n_0\
    );
\barycentricA0_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricA0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentrica\(23),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in39(23),
      O => \barycentricA0_carry__1_i_1_n_0\
    );
\barycentricA0_carry__1_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricA0_carry__1_i_2_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetA(22),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaA(15),
      O => \barycentricA0_carry__1_i_10_n_0\
    );
\barycentricA0_carry__1_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricA0_carry__1_i_3_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetA(21),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaA(15),
      O => \barycentricA0_carry__1_i_11_n_0\
    );
\barycentricA0_carry__1_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricA0_carry__1_i_4_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetA(20),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaA(15),
      O => \barycentricA0_carry__1_i_12_n_0\
    );
\barycentricA0_carry__1_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricA0_carry__1_i_5_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetA(19),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaA(15),
      O => \barycentricA0_carry__1_i_13_n_0\
    );
\barycentricA0_carry__1_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricA0_carry__1_i_6_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetA(18),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaA(15),
      O => \barycentricA0_carry__1_i_14_n_0\
    );
\barycentricA0_carry__1_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricA0_carry__1_i_7_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetA(17),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaA(15),
      O => \barycentricA0_carry__1_i_15_n_0\
    );
\barycentricA0_carry__1_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricA0_carry__1_i_8_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetA(16),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaA(15),
      O => \barycentricA0_carry__1_i_16_n_0\
    );
\barycentricA0_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricA0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentrica\(22),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in39(22),
      O => \barycentricA0_carry__1_i_2_n_0\
    );
\barycentricA0_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricA0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentrica\(21),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in39(21),
      O => \barycentricA0_carry__1_i_3_n_0\
    );
\barycentricA0_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricA0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentrica\(20),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in39(20),
      O => \barycentricA0_carry__1_i_4_n_0\
    );
\barycentricA0_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricA0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentrica\(19),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in39(19),
      O => \barycentricA0_carry__1_i_5_n_0\
    );
\barycentricA0_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricA0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentrica\(18),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in39(18),
      O => \barycentricA0_carry__1_i_6_n_0\
    );
\barycentricA0_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricA0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentrica\(17),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in39(17),
      O => \barycentricA0_carry__1_i_7_n_0\
    );
\barycentricA0_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricA0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentrica\(16),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in39(16),
      O => \barycentricA0_carry__1_i_8_n_0\
    );
\barycentricA0_carry__1_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricA0_carry__1_i_1_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetA(23),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaA(15),
      O => \barycentricA0_carry__1_i_9_n_0\
    );
\barycentricA0_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \barycentricA0_carry__1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_barycentricA0_carry__2_CO_UNCONNECTED\(7),
      CO(6) => \barycentricA0_carry__2_n_1\,
      CO(5) => \barycentricA0_carry__2_n_2\,
      CO(4) => \barycentricA0_carry__2_n_3\,
      CO(3) => \NLW_barycentricA0_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \barycentricA0_carry__2_n_5\,
      CO(1) => \barycentricA0_carry__2_n_6\,
      CO(0) => \barycentricA0_carry__2_n_7\,
      DI(7) => '0',
      DI(6) => \barycentricA0_carry__2_i_1_n_0\,
      DI(5) => \barycentricA0_carry__2_i_2_n_0\,
      DI(4) => \barycentricA0_carry__2_i_3_n_0\,
      DI(3) => \barycentricA0_carry__2_i_4_n_0\,
      DI(2) => \barycentricA0_carry__2_i_5_n_0\,
      DI(1) => \barycentricA0_carry__2_i_6_n_0\,
      DI(0) => \barycentricA0_carry__2_i_7_n_0\,
      O(7 downto 0) => barycentricA(31 downto 24),
      S(7) => \barycentricA0_carry__2_i_8_n_0\,
      S(6) => \barycentricA0_carry__2_i_9_n_0\,
      S(5) => \barycentricA0_carry__2_i_10_n_0\,
      S(4) => \barycentricA0_carry__2_i_11_n_0\,
      S(3) => \barycentricA0_carry__2_i_12_n_0\,
      S(2) => \barycentricA0_carry__2_i_13_n_0\,
      S(1) => \barycentricA0_carry__2_i_14_n_0\,
      S(0) => \barycentricA0_carry__2_i_15_n_0\
    );
\barycentricA0_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricA0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentrica\(30),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in39(30),
      O => \barycentricA0_carry__2_i_1_n_0\
    );
\barycentricA0_carry__2_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricA0_carry__2_i_2_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetA(29),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaA(15),
      O => \barycentricA0_carry__2_i_10_n_0\
    );
\barycentricA0_carry__2_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricA0_carry__2_i_3_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetA(28),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaA(15),
      O => \barycentricA0_carry__2_i_11_n_0\
    );
\barycentricA0_carry__2_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricA0_carry__2_i_4_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetA(27),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaA(15),
      O => \barycentricA0_carry__2_i_12_n_0\
    );
\barycentricA0_carry__2_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricA0_carry__2_i_5_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetA(26),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaA(15),
      O => \barycentricA0_carry__2_i_13_n_0\
    );
\barycentricA0_carry__2_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricA0_carry__2_i_6_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetA(25),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaA(15),
      O => \barycentricA0_carry__2_i_14_n_0\
    );
\barycentricA0_carry__2_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricA0_carry__2_i_7_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetA(24),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaA(15),
      O => \barycentricA0_carry__2_i_15_n_0\
    );
\barycentricA0_carry__2_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA8A0000"
    )
        port map (
      I0 => in39(31),
      I1 => pixelXPos1_carry_n_0,
      I2 => fifoWriteEnable2,
      I3 => \^dbg_barycentrica\(31),
      I4 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => \barycentricA0_carry__2_i_16_n_0\
    );
\barycentricA0_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricA0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentrica\(29),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in39(29),
      O => \barycentricA0_carry__2_i_2_n_0\
    );
\barycentricA0_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricA0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentrica\(28),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in39(28),
      O => \barycentricA0_carry__2_i_3_n_0\
    );
\barycentricA0_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricA0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentrica\(27),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in39(27),
      O => \barycentricA0_carry__2_i_4_n_0\
    );
\barycentricA0_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricA0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentrica\(26),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in39(26),
      O => \barycentricA0_carry__2_i_5_n_0\
    );
\barycentricA0_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricA0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentrica\(25),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in39(25),
      O => \barycentricA0_carry__2_i_6_n_0\
    );
\barycentricA0_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricA0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentrica\(24),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in39(24),
      O => \barycentricA0_carry__2_i_7_n_0\
    );
\barycentricA0_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15153FC015EA3FC0"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetA(31),
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => barycentricXDeltaA(15),
      I3 => \barycentricA0_carry__2_i_16_n_0\,
      I4 => statCyclesIdle,
      I5 => TRISETUP_inBarycentricXDeltaA(15),
      O => \barycentricA0_carry__2_i_8_n_0\
    );
\barycentricA0_carry__2_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricA0_carry__2_i_1_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetA(30),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaA(15),
      O => \barycentricA0_carry__2_i_9_n_0\
    );
barycentricA0_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => barycentricA0_carry_i_17_n_0,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentrica\(7),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in39(7),
      O => barycentricA0_carry_i_1_n_0
    );
barycentricA0_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => barycentricA0_carry_i_2_n_0,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetA(6),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaA(6),
      O => barycentricA0_carry_i_10_n_0
    );
barycentricA0_carry_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => barycentricA0_carry_i_3_n_0,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetA(5),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaA(5),
      O => barycentricA0_carry_i_11_n_0
    );
barycentricA0_carry_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => barycentricA0_carry_i_4_n_0,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetA(4),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaA(4),
      O => barycentricA0_carry_i_12_n_0
    );
barycentricA0_carry_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => barycentricA0_carry_i_5_n_0,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetA(3),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaA(3),
      O => barycentricA0_carry_i_13_n_0
    );
barycentricA0_carry_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => barycentricA0_carry_i_6_n_0,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetA(2),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaA(2),
      O => barycentricA0_carry_i_14_n_0
    );
barycentricA0_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => barycentricA0_carry_i_7_n_0,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetA(1),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaA(1),
      O => barycentricA0_carry_i_15_n_0
    );
barycentricA0_carry_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => barycentricA0_carry_i_8_n_0,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetA(0),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaA(0),
      O => barycentricA0_carry_i_16_n_0
    );
barycentricA0_carry_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaA(7),
      O => barycentricA0_carry_i_17_n_0
    );
barycentricA0_carry_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaA(6),
      O => barycentricA0_carry_i_18_n_0
    );
barycentricA0_carry_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaA(5),
      O => barycentricA0_carry_i_19_n_0
    );
barycentricA0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => barycentricA0_carry_i_18_n_0,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentrica\(6),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in39(6),
      O => barycentricA0_carry_i_2_n_0
    );
barycentricA0_carry_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaA(4),
      O => barycentricA0_carry_i_20_n_0
    );
barycentricA0_carry_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaA(3),
      O => barycentricA0_carry_i_21_n_0
    );
barycentricA0_carry_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaA(2),
      O => barycentricA0_carry_i_22_n_0
    );
barycentricA0_carry_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaA(1),
      O => barycentricA0_carry_i_23_n_0
    );
barycentricA0_carry_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaA(0),
      O => barycentricA0_carry_i_24_n_0
    );
barycentricA0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => barycentricA0_carry_i_19_n_0,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentrica\(5),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in39(5),
      O => barycentricA0_carry_i_3_n_0
    );
barycentricA0_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => barycentricA0_carry_i_20_n_0,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentrica\(4),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in39(4),
      O => barycentricA0_carry_i_4_n_0
    );
barycentricA0_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => barycentricA0_carry_i_21_n_0,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentrica\(3),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in39(3),
      O => barycentricA0_carry_i_5_n_0
    );
barycentricA0_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => barycentricA0_carry_i_22_n_0,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentrica\(2),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in39(2),
      O => barycentricA0_carry_i_6_n_0
    );
barycentricA0_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => barycentricA0_carry_i_23_n_0,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentrica\(1),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in39(1),
      O => barycentricA0_carry_i_7_n_0
    );
barycentricA0_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => barycentricA0_carry_i_24_n_0,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentrica\(0),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in39(0),
      O => barycentricA0_carry_i_8_n_0
    );
barycentricA0_carry_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => barycentricA0_carry_i_1_n_0,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetA(7),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaA(7),
      O => barycentricA0_carry_i_9_n_0
    );
\barycentricA_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricA(0),
      Q => \^dbg_barycentrica\(0),
      R => '0'
    );
\barycentricA_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricA(10),
      Q => \^dbg_barycentrica\(10),
      R => '0'
    );
\barycentricA_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricA(11),
      Q => \^dbg_barycentrica\(11),
      R => '0'
    );
\barycentricA_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricA(12),
      Q => \^dbg_barycentrica\(12),
      R => '0'
    );
\barycentricA_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricA(13),
      Q => \^dbg_barycentrica\(13),
      R => '0'
    );
\barycentricA_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricA(14),
      Q => \^dbg_barycentrica\(14),
      R => '0'
    );
\barycentricA_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricA(15),
      Q => \^dbg_barycentrica\(15),
      R => '0'
    );
\barycentricA_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricA(16),
      Q => \^dbg_barycentrica\(16),
      R => '0'
    );
\barycentricA_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricA(17),
      Q => \^dbg_barycentrica\(17),
      R => '0'
    );
\barycentricA_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricA(18),
      Q => \^dbg_barycentrica\(18),
      R => '0'
    );
\barycentricA_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricA(19),
      Q => \^dbg_barycentrica\(19),
      R => '0'
    );
\barycentricA_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricA(1),
      Q => \^dbg_barycentrica\(1),
      R => '0'
    );
\barycentricA_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricA(20),
      Q => \^dbg_barycentrica\(20),
      R => '0'
    );
\barycentricA_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricA(21),
      Q => \^dbg_barycentrica\(21),
      R => '0'
    );
\barycentricA_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricA(22),
      Q => \^dbg_barycentrica\(22),
      R => '0'
    );
\barycentricA_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricA(23),
      Q => \^dbg_barycentrica\(23),
      R => '0'
    );
\barycentricA_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricA(24),
      Q => \^dbg_barycentrica\(24),
      R => '0'
    );
\barycentricA_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricA(25),
      Q => \^dbg_barycentrica\(25),
      R => '0'
    );
\barycentricA_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricA(26),
      Q => \^dbg_barycentrica\(26),
      R => '0'
    );
\barycentricA_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricA(27),
      Q => \^dbg_barycentrica\(27),
      R => '0'
    );
\barycentricA_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricA(28),
      Q => \^dbg_barycentrica\(28),
      R => '0'
    );
\barycentricA_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricA(29),
      Q => \^dbg_barycentrica\(29),
      R => '0'
    );
\barycentricA_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricA(2),
      Q => \^dbg_barycentrica\(2),
      R => '0'
    );
\barycentricA_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricA(30),
      Q => \^dbg_barycentrica\(30),
      R => '0'
    );
\barycentricA_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricA(31),
      Q => \^dbg_barycentrica\(31),
      R => '0'
    );
\barycentricA_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricA(3),
      Q => \^dbg_barycentrica\(3),
      R => '0'
    );
\barycentricA_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricA(4),
      Q => \^dbg_barycentrica\(4),
      R => '0'
    );
\barycentricA_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricA(5),
      Q => \^dbg_barycentrica\(5),
      R => '0'
    );
\barycentricA_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricA(6),
      Q => \^dbg_barycentrica\(6),
      R => '0'
    );
\barycentricA_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricA(7),
      Q => \^dbg_barycentrica\(7),
      R => '0'
    );
\barycentricA_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricA(8),
      Q => \^dbg_barycentrica\(8),
      R => '0'
    );
\barycentricA_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricA(9),
      Q => \^dbg_barycentrica\(9),
      R => '0'
    );
barycentricB0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => barycentricB0_carry_n_0,
      CO(6) => barycentricB0_carry_n_1,
      CO(5) => barycentricB0_carry_n_2,
      CO(4) => barycentricB0_carry_n_3,
      CO(3) => NLW_barycentricB0_carry_CO_UNCONNECTED(3),
      CO(2) => barycentricB0_carry_n_5,
      CO(1) => barycentricB0_carry_n_6,
      CO(0) => barycentricB0_carry_n_7,
      DI(7 downto 0) => p_0_out(7 downto 0),
      O(7 downto 0) => barycentricB(7 downto 0),
      S(7) => barycentricB0_carry_i_9_n_0,
      S(6) => barycentricB0_carry_i_10_n_0,
      S(5) => barycentricB0_carry_i_11_n_0,
      S(4) => barycentricB0_carry_i_12_n_0,
      S(3) => barycentricB0_carry_i_13_n_0,
      S(2) => barycentricB0_carry_i_14_n_0,
      S(1) => barycentricB0_carry_i_15_n_0,
      S(0) => barycentricB0_carry_i_16_n_0
    );
\barycentricB0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => barycentricB0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \barycentricB0_carry__0_n_0\,
      CO(6) => \barycentricB0_carry__0_n_1\,
      CO(5) => \barycentricB0_carry__0_n_2\,
      CO(4) => \barycentricB0_carry__0_n_3\,
      CO(3) => \NLW_barycentricB0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \barycentricB0_carry__0_n_5\,
      CO(1) => \barycentricB0_carry__0_n_6\,
      CO(0) => \barycentricB0_carry__0_n_7\,
      DI(7 downto 0) => p_0_out(15 downto 8),
      O(7 downto 0) => barycentricB(15 downto 8),
      S(7) => \barycentricB0_carry__0_i_9_n_0\,
      S(6) => \barycentricB0_carry__0_i_10_n_0\,
      S(5) => \barycentricB0_carry__0_i_11_n_0\,
      S(4) => \barycentricB0_carry__0_i_12_n_0\,
      S(3) => \barycentricB0_carry__0_i_13_n_0\,
      S(2) => \barycentricB0_carry__0_i_14_n_0\,
      S(1) => \barycentricB0_carry__0_i_15_n_0\,
      S(0) => \barycentricB0_carry__0_i_16_n_0\
    );
\barycentricB0_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricB0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricb[31]\(15),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in37(15),
      O => p_0_out(15)
    );
\barycentricB0_carry__0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => p_0_out(14),
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetB(14),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaB(14),
      O => \barycentricB0_carry__0_i_10_n_0\
    );
\barycentricB0_carry__0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => p_0_out(13),
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetB(13),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaB(13),
      O => \barycentricB0_carry__0_i_11_n_0\
    );
\barycentricB0_carry__0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => p_0_out(12),
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetB(12),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaB(12),
      O => \barycentricB0_carry__0_i_12_n_0\
    );
\barycentricB0_carry__0_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => p_0_out(11),
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetB(11),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaB(11),
      O => \barycentricB0_carry__0_i_13_n_0\
    );
\barycentricB0_carry__0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => p_0_out(10),
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetB(10),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaB(10),
      O => \barycentricB0_carry__0_i_14_n_0\
    );
\barycentricB0_carry__0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => p_0_out(9),
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetB(9),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaB(9),
      O => \barycentricB0_carry__0_i_15_n_0\
    );
\barycentricB0_carry__0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => p_0_out(8),
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetB(8),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaB(8),
      O => \barycentricB0_carry__0_i_16_n_0\
    );
\barycentricB0_carry__0_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaB(15),
      O => \barycentricB0_carry__0_i_17_n_0\
    );
\barycentricB0_carry__0_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaB(14),
      O => \barycentricB0_carry__0_i_18_n_0\
    );
\barycentricB0_carry__0_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaB(13),
      O => \barycentricB0_carry__0_i_19_n_0\
    );
\barycentricB0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricB0_carry__0_i_18_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricb[31]\(14),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in37(14),
      O => p_0_out(14)
    );
\barycentricB0_carry__0_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaB(12),
      O => \barycentricB0_carry__0_i_20_n_0\
    );
\barycentricB0_carry__0_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaB(11),
      O => \barycentricB0_carry__0_i_21_n_0\
    );
\barycentricB0_carry__0_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaB(10),
      O => \barycentricB0_carry__0_i_22_n_0\
    );
\barycentricB0_carry__0_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaB(9),
      O => \barycentricB0_carry__0_i_23_n_0\
    );
\barycentricB0_carry__0_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaB(8),
      O => \barycentricB0_carry__0_i_24_n_0\
    );
\barycentricB0_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricB0_carry__0_i_19_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricb[31]\(13),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in37(13),
      O => p_0_out(13)
    );
\barycentricB0_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricB0_carry__0_i_20_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricb[31]\(12),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in37(12),
      O => p_0_out(12)
    );
\barycentricB0_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricB0_carry__0_i_21_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricb[31]\(11),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in37(11),
      O => p_0_out(11)
    );
\barycentricB0_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricB0_carry__0_i_22_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricb[31]\(10),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in37(10),
      O => p_0_out(10)
    );
\barycentricB0_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricB0_carry__0_i_23_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricb[31]\(9),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in37(9),
      O => p_0_out(9)
    );
\barycentricB0_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricB0_carry__0_i_24_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricb[31]\(8),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in37(8),
      O => p_0_out(8)
    );
\barycentricB0_carry__0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => p_0_out(15),
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetB(15),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaB(15),
      O => \barycentricB0_carry__0_i_9_n_0\
    );
\barycentricB0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \barycentricB0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \barycentricB0_carry__1_n_0\,
      CO(6) => \barycentricB0_carry__1_n_1\,
      CO(5) => \barycentricB0_carry__1_n_2\,
      CO(4) => \barycentricB0_carry__1_n_3\,
      CO(3) => \NLW_barycentricB0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \barycentricB0_carry__1_n_5\,
      CO(1) => \barycentricB0_carry__1_n_6\,
      CO(0) => \barycentricB0_carry__1_n_7\,
      DI(7 downto 0) => p_0_out(23 downto 16),
      O(7 downto 0) => barycentricB(23 downto 16),
      S(7) => \barycentricB0_carry__1_i_9_n_0\,
      S(6) => \barycentricB0_carry__1_i_10_n_0\,
      S(5) => \barycentricB0_carry__1_i_11_n_0\,
      S(4) => \barycentricB0_carry__1_i_12_n_0\,
      S(3) => \barycentricB0_carry__1_i_13_n_0\,
      S(2) => \barycentricB0_carry__1_i_14_n_0\,
      S(1) => \barycentricB0_carry__1_i_15_n_0\,
      S(0) => \barycentricB0_carry__1_i_16_n_0\
    );
\barycentricB0_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricB0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricb[31]\(23),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in37(23),
      O => p_0_out(23)
    );
\barycentricB0_carry__1_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => p_0_out(22),
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetB(22),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaB(15),
      O => \barycentricB0_carry__1_i_10_n_0\
    );
\barycentricB0_carry__1_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => p_0_out(21),
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetB(21),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaB(15),
      O => \barycentricB0_carry__1_i_11_n_0\
    );
\barycentricB0_carry__1_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => p_0_out(20),
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetB(20),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaB(15),
      O => \barycentricB0_carry__1_i_12_n_0\
    );
\barycentricB0_carry__1_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => p_0_out(19),
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetB(19),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaB(15),
      O => \barycentricB0_carry__1_i_13_n_0\
    );
\barycentricB0_carry__1_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => p_0_out(18),
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetB(18),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaB(15),
      O => \barycentricB0_carry__1_i_14_n_0\
    );
\barycentricB0_carry__1_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => p_0_out(17),
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetB(17),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaB(15),
      O => \barycentricB0_carry__1_i_15_n_0\
    );
\barycentricB0_carry__1_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => p_0_out(16),
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetB(16),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaB(15),
      O => \barycentricB0_carry__1_i_16_n_0\
    );
\barycentricB0_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricB0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricb[31]\(22),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in37(22),
      O => p_0_out(22)
    );
\barycentricB0_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricB0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricb[31]\(21),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in37(21),
      O => p_0_out(21)
    );
\barycentricB0_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricB0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricb[31]\(20),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in37(20),
      O => p_0_out(20)
    );
\barycentricB0_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricB0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricb[31]\(19),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in37(19),
      O => p_0_out(19)
    );
\barycentricB0_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricB0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricb[31]\(18),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in37(18),
      O => p_0_out(18)
    );
\barycentricB0_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricB0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricb[31]\(17),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in37(17),
      O => p_0_out(17)
    );
\barycentricB0_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricB0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricb[31]\(16),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in37(16),
      O => p_0_out(16)
    );
\barycentricB0_carry__1_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => p_0_out(23),
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetB(23),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaB(15),
      O => \barycentricB0_carry__1_i_9_n_0\
    );
\barycentricB0_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \barycentricB0_carry__1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_barycentricB0_carry__2_CO_UNCONNECTED\(7),
      CO(6) => \barycentricB0_carry__2_n_1\,
      CO(5) => \barycentricB0_carry__2_n_2\,
      CO(4) => \barycentricB0_carry__2_n_3\,
      CO(3) => \NLW_barycentricB0_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \barycentricB0_carry__2_n_5\,
      CO(1) => \barycentricB0_carry__2_n_6\,
      CO(0) => \barycentricB0_carry__2_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => p_0_out(30 downto 24),
      O(7 downto 0) => barycentricB(31 downto 24),
      S(7) => \barycentricB0_carry__2_i_8_n_0\,
      S(6) => \barycentricB0_carry__2_i_9_n_0\,
      S(5) => \barycentricB0_carry__2_i_10_n_0\,
      S(4) => \barycentricB0_carry__2_i_11_n_0\,
      S(3) => \barycentricB0_carry__2_i_12_n_0\,
      S(2) => \barycentricB0_carry__2_i_13_n_0\,
      S(1) => \barycentricB0_carry__2_i_14_n_0\,
      S(0) => \barycentricB0_carry__2_i_15_n_0\
    );
\barycentricB0_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricB0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricb[31]\(30),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in37(30),
      O => p_0_out(30)
    );
\barycentricB0_carry__2_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => p_0_out(29),
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetB(29),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaB(15),
      O => \barycentricB0_carry__2_i_10_n_0\
    );
\barycentricB0_carry__2_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => p_0_out(28),
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetB(28),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaB(15),
      O => \barycentricB0_carry__2_i_11_n_0\
    );
\barycentricB0_carry__2_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => p_0_out(27),
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetB(27),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaB(15),
      O => \barycentricB0_carry__2_i_12_n_0\
    );
\barycentricB0_carry__2_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => p_0_out(26),
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetB(26),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaB(15),
      O => \barycentricB0_carry__2_i_13_n_0\
    );
\barycentricB0_carry__2_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => p_0_out(25),
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetB(25),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaB(15),
      O => \barycentricB0_carry__2_i_14_n_0\
    );
\barycentricB0_carry__2_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => p_0_out(24),
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetB(24),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaB(15),
      O => \barycentricB0_carry__2_i_15_n_0\
    );
\barycentricB0_carry__2_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA8A0000"
    )
        port map (
      I0 => in37(31),
      I1 => pixelXPos1_carry_n_0,
      I2 => fifoWriteEnable2,
      I3 => \^dbg_barycentricb[31]\(31),
      I4 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => \barycentricB0_carry__2_i_16_n_0\
    );
\barycentricB0_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricB0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricb[31]\(29),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in37(29),
      O => p_0_out(29)
    );
\barycentricB0_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricB0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricb[31]\(28),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in37(28),
      O => p_0_out(28)
    );
\barycentricB0_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricB0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricb[31]\(27),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in37(27),
      O => p_0_out(27)
    );
\barycentricB0_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricB0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricb[31]\(26),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in37(26),
      O => p_0_out(26)
    );
\barycentricB0_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricB0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricb[31]\(25),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in37(25),
      O => p_0_out(25)
    );
\barycentricB0_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricB0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricb[31]\(24),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in37(24),
      O => p_0_out(24)
    );
\barycentricB0_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15153FC015EA3FC0"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetB(31),
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => barycentricXDeltaB(15),
      I3 => \barycentricB0_carry__2_i_16_n_0\,
      I4 => statCyclesIdle,
      I5 => TRISETUP_inBarycentricXDeltaB(15),
      O => \barycentricB0_carry__2_i_8_n_0\
    );
\barycentricB0_carry__2_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => p_0_out(30),
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetB(30),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaB(15),
      O => \barycentricB0_carry__2_i_9_n_0\
    );
barycentricB0_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => barycentricB0_carry_i_17_n_0,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricb[31]\(7),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in37(7),
      O => p_0_out(7)
    );
barycentricB0_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => p_0_out(6),
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetB(6),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaB(6),
      O => barycentricB0_carry_i_10_n_0
    );
barycentricB0_carry_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => p_0_out(5),
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetB(5),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaB(5),
      O => barycentricB0_carry_i_11_n_0
    );
barycentricB0_carry_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => p_0_out(4),
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetB(4),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaB(4),
      O => barycentricB0_carry_i_12_n_0
    );
barycentricB0_carry_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => p_0_out(3),
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetB(3),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaB(3),
      O => barycentricB0_carry_i_13_n_0
    );
barycentricB0_carry_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => p_0_out(2),
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetB(2),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaB(2),
      O => barycentricB0_carry_i_14_n_0
    );
barycentricB0_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => p_0_out(1),
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetB(1),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaB(1),
      O => barycentricB0_carry_i_15_n_0
    );
barycentricB0_carry_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => p_0_out(0),
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetB(0),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaB(0),
      O => barycentricB0_carry_i_16_n_0
    );
barycentricB0_carry_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaB(7),
      O => barycentricB0_carry_i_17_n_0
    );
barycentricB0_carry_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaB(6),
      O => barycentricB0_carry_i_18_n_0
    );
barycentricB0_carry_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaB(5),
      O => barycentricB0_carry_i_19_n_0
    );
barycentricB0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => barycentricB0_carry_i_18_n_0,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricb[31]\(6),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in37(6),
      O => p_0_out(6)
    );
barycentricB0_carry_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaB(4),
      O => barycentricB0_carry_i_20_n_0
    );
barycentricB0_carry_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaB(3),
      O => barycentricB0_carry_i_21_n_0
    );
barycentricB0_carry_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaB(2),
      O => barycentricB0_carry_i_22_n_0
    );
barycentricB0_carry_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaB(1),
      O => barycentricB0_carry_i_23_n_0
    );
barycentricB0_carry_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaB(0),
      O => barycentricB0_carry_i_24_n_0
    );
barycentricB0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => barycentricB0_carry_i_19_n_0,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricb[31]\(5),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in37(5),
      O => p_0_out(5)
    );
barycentricB0_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => barycentricB0_carry_i_20_n_0,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricb[31]\(4),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in37(4),
      O => p_0_out(4)
    );
barycentricB0_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => barycentricB0_carry_i_21_n_0,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricb[31]\(3),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in37(3),
      O => p_0_out(3)
    );
barycentricB0_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => barycentricB0_carry_i_22_n_0,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricb[31]\(2),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in37(2),
      O => p_0_out(2)
    );
barycentricB0_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => barycentricB0_carry_i_23_n_0,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricb[31]\(1),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in37(1),
      O => p_0_out(1)
    );
barycentricB0_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => barycentricB0_carry_i_24_n_0,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricb[31]\(0),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in37(0),
      O => p_0_out(0)
    );
barycentricB0_carry_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => p_0_out(7),
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetB(7),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaB(7),
      O => barycentricB0_carry_i_9_n_0
    );
\barycentricB_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricB(0),
      Q => \^dbg_barycentricb[31]\(0),
      R => '0'
    );
\barycentricB_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricB(10),
      Q => \^dbg_barycentricb[31]\(10),
      R => '0'
    );
\barycentricB_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricB(11),
      Q => \^dbg_barycentricb[31]\(11),
      R => '0'
    );
\barycentricB_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricB(12),
      Q => \^dbg_barycentricb[31]\(12),
      R => '0'
    );
\barycentricB_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricB(13),
      Q => \^dbg_barycentricb[31]\(13),
      R => '0'
    );
\barycentricB_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricB(14),
      Q => \^dbg_barycentricb[31]\(14),
      R => '0'
    );
\barycentricB_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricB(15),
      Q => \^dbg_barycentricb[31]\(15),
      R => '0'
    );
\barycentricB_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricB(16),
      Q => \^dbg_barycentricb[31]\(16),
      R => '0'
    );
\barycentricB_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricB(17),
      Q => \^dbg_barycentricb[31]\(17),
      R => '0'
    );
\barycentricB_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricB(18),
      Q => \^dbg_barycentricb[31]\(18),
      R => '0'
    );
\barycentricB_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricB(19),
      Q => \^dbg_barycentricb[31]\(19),
      R => '0'
    );
\barycentricB_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricB(1),
      Q => \^dbg_barycentricb[31]\(1),
      R => '0'
    );
\barycentricB_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricB(20),
      Q => \^dbg_barycentricb[31]\(20),
      R => '0'
    );
\barycentricB_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricB(21),
      Q => \^dbg_barycentricb[31]\(21),
      R => '0'
    );
\barycentricB_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricB(22),
      Q => \^dbg_barycentricb[31]\(22),
      R => '0'
    );
\barycentricB_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricB(23),
      Q => \^dbg_barycentricb[31]\(23),
      R => '0'
    );
\barycentricB_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricB(24),
      Q => \^dbg_barycentricb[31]\(24),
      R => '0'
    );
\barycentricB_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricB(25),
      Q => \^dbg_barycentricb[31]\(25),
      R => '0'
    );
\barycentricB_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricB(26),
      Q => \^dbg_barycentricb[31]\(26),
      R => '0'
    );
\barycentricB_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricB(27),
      Q => \^dbg_barycentricb[31]\(27),
      R => '0'
    );
\barycentricB_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricB(28),
      Q => \^dbg_barycentricb[31]\(28),
      R => '0'
    );
\barycentricB_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricB(29),
      Q => \^dbg_barycentricb[31]\(29),
      R => '0'
    );
\barycentricB_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricB(2),
      Q => \^dbg_barycentricb[31]\(2),
      R => '0'
    );
\barycentricB_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricB(30),
      Q => \^dbg_barycentricb[31]\(30),
      R => '0'
    );
\barycentricB_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricB(31),
      Q => \^dbg_barycentricb[31]\(31),
      R => '0'
    );
\barycentricB_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricB(3),
      Q => \^dbg_barycentricb[31]\(3),
      R => '0'
    );
\barycentricB_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricB(4),
      Q => \^dbg_barycentricb[31]\(4),
      R => '0'
    );
\barycentricB_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricB(5),
      Q => \^dbg_barycentricb[31]\(5),
      R => '0'
    );
\barycentricB_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricB(6),
      Q => \^dbg_barycentricb[31]\(6),
      R => '0'
    );
\barycentricB_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricB(7),
      Q => \^dbg_barycentricb[31]\(7),
      R => '0'
    );
\barycentricB_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricB(8),
      Q => \^dbg_barycentricb[31]\(8),
      R => '0'
    );
\barycentricB_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricB(9),
      Q => \^dbg_barycentricb[31]\(9),
      R => '0'
    );
barycentricC0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => barycentricC0_carry_n_0,
      CO(6) => barycentricC0_carry_n_1,
      CO(5) => barycentricC0_carry_n_2,
      CO(4) => barycentricC0_carry_n_3,
      CO(3) => NLW_barycentricC0_carry_CO_UNCONNECTED(3),
      CO(2) => barycentricC0_carry_n_5,
      CO(1) => barycentricC0_carry_n_6,
      CO(0) => barycentricC0_carry_n_7,
      DI(7) => barycentricC0_carry_i_1_n_0,
      DI(6) => barycentricC0_carry_i_2_n_0,
      DI(5) => barycentricC0_carry_i_3_n_0,
      DI(4) => barycentricC0_carry_i_4_n_0,
      DI(3) => barycentricC0_carry_i_5_n_0,
      DI(2) => barycentricC0_carry_i_6_n_0,
      DI(1) => barycentricC0_carry_i_7_n_0,
      DI(0) => barycentricC0_carry_i_8_n_0,
      O(7 downto 0) => barycentricC(7 downto 0),
      S(7) => barycentricC0_carry_i_9_n_0,
      S(6) => barycentricC0_carry_i_10_n_0,
      S(5) => barycentricC0_carry_i_11_n_0,
      S(4) => barycentricC0_carry_i_12_n_0,
      S(3) => barycentricC0_carry_i_13_n_0,
      S(2) => barycentricC0_carry_i_14_n_0,
      S(1) => barycentricC0_carry_i_15_n_0,
      S(0) => barycentricC0_carry_i_16_n_0
    );
\barycentricC0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => barycentricC0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \barycentricC0_carry__0_n_0\,
      CO(6) => \barycentricC0_carry__0_n_1\,
      CO(5) => \barycentricC0_carry__0_n_2\,
      CO(4) => \barycentricC0_carry__0_n_3\,
      CO(3) => \NLW_barycentricC0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \barycentricC0_carry__0_n_5\,
      CO(1) => \barycentricC0_carry__0_n_6\,
      CO(0) => \barycentricC0_carry__0_n_7\,
      DI(7) => \barycentricC0_carry__0_i_1_n_0\,
      DI(6) => \barycentricC0_carry__0_i_2_n_0\,
      DI(5) => \barycentricC0_carry__0_i_3_n_0\,
      DI(4) => \barycentricC0_carry__0_i_4_n_0\,
      DI(3) => \barycentricC0_carry__0_i_5_n_0\,
      DI(2) => \barycentricC0_carry__0_i_6_n_0\,
      DI(1) => \barycentricC0_carry__0_i_7_n_0\,
      DI(0) => \barycentricC0_carry__0_i_8_n_0\,
      O(7 downto 0) => barycentricC(15 downto 8),
      S(7) => \barycentricC0_carry__0_i_9_n_0\,
      S(6) => \barycentricC0_carry__0_i_10_n_0\,
      S(5) => \barycentricC0_carry__0_i_11_n_0\,
      S(4) => \barycentricC0_carry__0_i_12_n_0\,
      S(3) => \barycentricC0_carry__0_i_13_n_0\,
      S(2) => \barycentricC0_carry__0_i_14_n_0\,
      S(1) => \barycentricC0_carry__0_i_15_n_0\,
      S(0) => \barycentricC0_carry__0_i_16_n_0\
    );
\barycentricC0_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricC0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricc[31]\(15),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in35(15),
      O => \barycentricC0_carry__0_i_1_n_0\
    );
\barycentricC0_carry__0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricC0_carry__0_i_2_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetC(14),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaC(14),
      O => \barycentricC0_carry__0_i_10_n_0\
    );
\barycentricC0_carry__0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricC0_carry__0_i_3_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetC(13),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaC(13),
      O => \barycentricC0_carry__0_i_11_n_0\
    );
\barycentricC0_carry__0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricC0_carry__0_i_4_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetC(12),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaC(12),
      O => \barycentricC0_carry__0_i_12_n_0\
    );
\barycentricC0_carry__0_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricC0_carry__0_i_5_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetC(11),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaC(11),
      O => \barycentricC0_carry__0_i_13_n_0\
    );
\barycentricC0_carry__0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricC0_carry__0_i_6_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetC(10),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaC(10),
      O => \barycentricC0_carry__0_i_14_n_0\
    );
\barycentricC0_carry__0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricC0_carry__0_i_7_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetC(9),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaC(9),
      O => \barycentricC0_carry__0_i_15_n_0\
    );
\barycentricC0_carry__0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricC0_carry__0_i_8_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetC(8),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaC(8),
      O => \barycentricC0_carry__0_i_16_n_0\
    );
\barycentricC0_carry__0_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaC(15),
      O => \barycentricC0_carry__0_i_17_n_0\
    );
\barycentricC0_carry__0_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaC(14),
      O => \barycentricC0_carry__0_i_18_n_0\
    );
\barycentricC0_carry__0_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaC(13),
      O => \barycentricC0_carry__0_i_19_n_0\
    );
\barycentricC0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricC0_carry__0_i_18_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricc[31]\(14),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in35(14),
      O => \barycentricC0_carry__0_i_2_n_0\
    );
\barycentricC0_carry__0_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaC(12),
      O => \barycentricC0_carry__0_i_20_n_0\
    );
\barycentricC0_carry__0_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaC(11),
      O => \barycentricC0_carry__0_i_21_n_0\
    );
\barycentricC0_carry__0_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaC(10),
      O => \barycentricC0_carry__0_i_22_n_0\
    );
\barycentricC0_carry__0_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaC(9),
      O => \barycentricC0_carry__0_i_23_n_0\
    );
\barycentricC0_carry__0_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaC(8),
      O => \barycentricC0_carry__0_i_24_n_0\
    );
\barycentricC0_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricC0_carry__0_i_19_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricc[31]\(13),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in35(13),
      O => \barycentricC0_carry__0_i_3_n_0\
    );
\barycentricC0_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricC0_carry__0_i_20_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricc[31]\(12),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in35(12),
      O => \barycentricC0_carry__0_i_4_n_0\
    );
\barycentricC0_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricC0_carry__0_i_21_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricc[31]\(11),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in35(11),
      O => \barycentricC0_carry__0_i_5_n_0\
    );
\barycentricC0_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricC0_carry__0_i_22_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricc[31]\(10),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in35(10),
      O => \barycentricC0_carry__0_i_6_n_0\
    );
\barycentricC0_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricC0_carry__0_i_23_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricc[31]\(9),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in35(9),
      O => \barycentricC0_carry__0_i_7_n_0\
    );
\barycentricC0_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricC0_carry__0_i_24_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricc[31]\(8),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in35(8),
      O => \barycentricC0_carry__0_i_8_n_0\
    );
\barycentricC0_carry__0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricC0_carry__0_i_1_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetC(15),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaC(15),
      O => \barycentricC0_carry__0_i_9_n_0\
    );
\barycentricC0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \barycentricC0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \barycentricC0_carry__1_n_0\,
      CO(6) => \barycentricC0_carry__1_n_1\,
      CO(5) => \barycentricC0_carry__1_n_2\,
      CO(4) => \barycentricC0_carry__1_n_3\,
      CO(3) => \NLW_barycentricC0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \barycentricC0_carry__1_n_5\,
      CO(1) => \barycentricC0_carry__1_n_6\,
      CO(0) => \barycentricC0_carry__1_n_7\,
      DI(7) => \barycentricC0_carry__1_i_1_n_0\,
      DI(6) => \barycentricC0_carry__1_i_2_n_0\,
      DI(5) => \barycentricC0_carry__1_i_3_n_0\,
      DI(4) => \barycentricC0_carry__1_i_4_n_0\,
      DI(3) => \barycentricC0_carry__1_i_5_n_0\,
      DI(2) => \barycentricC0_carry__1_i_6_n_0\,
      DI(1) => \barycentricC0_carry__1_i_7_n_0\,
      DI(0) => \barycentricC0_carry__1_i_8_n_0\,
      O(7 downto 0) => barycentricC(23 downto 16),
      S(7) => \barycentricC0_carry__1_i_9_n_0\,
      S(6) => \barycentricC0_carry__1_i_10_n_0\,
      S(5) => \barycentricC0_carry__1_i_11_n_0\,
      S(4) => \barycentricC0_carry__1_i_12_n_0\,
      S(3) => \barycentricC0_carry__1_i_13_n_0\,
      S(2) => \barycentricC0_carry__1_i_14_n_0\,
      S(1) => \barycentricC0_carry__1_i_15_n_0\,
      S(0) => \barycentricC0_carry__1_i_16_n_0\
    );
\barycentricC0_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricC0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricc[31]\(23),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in35(23),
      O => \barycentricC0_carry__1_i_1_n_0\
    );
\barycentricC0_carry__1_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricC0_carry__1_i_2_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetC(22),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaC(15),
      O => \barycentricC0_carry__1_i_10_n_0\
    );
\barycentricC0_carry__1_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricC0_carry__1_i_3_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetC(21),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaC(15),
      O => \barycentricC0_carry__1_i_11_n_0\
    );
\barycentricC0_carry__1_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricC0_carry__1_i_4_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetC(20),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaC(15),
      O => \barycentricC0_carry__1_i_12_n_0\
    );
\barycentricC0_carry__1_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricC0_carry__1_i_5_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetC(19),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaC(15),
      O => \barycentricC0_carry__1_i_13_n_0\
    );
\barycentricC0_carry__1_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricC0_carry__1_i_6_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetC(18),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaC(15),
      O => \barycentricC0_carry__1_i_14_n_0\
    );
\barycentricC0_carry__1_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricC0_carry__1_i_7_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetC(17),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaC(15),
      O => \barycentricC0_carry__1_i_15_n_0\
    );
\barycentricC0_carry__1_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricC0_carry__1_i_8_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetC(16),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaC(15),
      O => \barycentricC0_carry__1_i_16_n_0\
    );
\barycentricC0_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricC0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricc[31]\(22),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in35(22),
      O => \barycentricC0_carry__1_i_2_n_0\
    );
\barycentricC0_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricC0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricc[31]\(21),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in35(21),
      O => \barycentricC0_carry__1_i_3_n_0\
    );
\barycentricC0_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricC0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricc[31]\(20),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in35(20),
      O => \barycentricC0_carry__1_i_4_n_0\
    );
\barycentricC0_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricC0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricc[31]\(19),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in35(19),
      O => \barycentricC0_carry__1_i_5_n_0\
    );
\barycentricC0_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricC0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricc[31]\(18),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in35(18),
      O => \barycentricC0_carry__1_i_6_n_0\
    );
\barycentricC0_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricC0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricc[31]\(17),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in35(17),
      O => \barycentricC0_carry__1_i_7_n_0\
    );
\barycentricC0_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricC0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricc[31]\(16),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in35(16),
      O => \barycentricC0_carry__1_i_8_n_0\
    );
\barycentricC0_carry__1_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricC0_carry__1_i_1_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetC(23),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaC(15),
      O => \barycentricC0_carry__1_i_9_n_0\
    );
\barycentricC0_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \barycentricC0_carry__1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_barycentricC0_carry__2_CO_UNCONNECTED\(7),
      CO(6) => \barycentricC0_carry__2_n_1\,
      CO(5) => \barycentricC0_carry__2_n_2\,
      CO(4) => \barycentricC0_carry__2_n_3\,
      CO(3) => \NLW_barycentricC0_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \barycentricC0_carry__2_n_5\,
      CO(1) => \barycentricC0_carry__2_n_6\,
      CO(0) => \barycentricC0_carry__2_n_7\,
      DI(7) => '0',
      DI(6) => \barycentricC0_carry__2_i_1_n_0\,
      DI(5) => \barycentricC0_carry__2_i_2_n_0\,
      DI(4) => \barycentricC0_carry__2_i_3_n_0\,
      DI(3) => \barycentricC0_carry__2_i_4_n_0\,
      DI(2) => \barycentricC0_carry__2_i_5_n_0\,
      DI(1) => \barycentricC0_carry__2_i_6_n_0\,
      DI(0) => \barycentricC0_carry__2_i_7_n_0\,
      O(7 downto 0) => barycentricC(31 downto 24),
      S(7) => \barycentricC0_carry__2_i_8_n_0\,
      S(6) => \barycentricC0_carry__2_i_9_n_0\,
      S(5) => \barycentricC0_carry__2_i_10_n_0\,
      S(4) => \barycentricC0_carry__2_i_11_n_0\,
      S(3) => \barycentricC0_carry__2_i_12_n_0\,
      S(2) => \barycentricC0_carry__2_i_13_n_0\,
      S(1) => \barycentricC0_carry__2_i_14_n_0\,
      S(0) => \barycentricC0_carry__2_i_15_n_0\
    );
\barycentricC0_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricC0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricc[31]\(30),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in35(30),
      O => \barycentricC0_carry__2_i_1_n_0\
    );
\barycentricC0_carry__2_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricC0_carry__2_i_2_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetC(29),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaC(15),
      O => \barycentricC0_carry__2_i_10_n_0\
    );
\barycentricC0_carry__2_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricC0_carry__2_i_3_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetC(28),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaC(15),
      O => \barycentricC0_carry__2_i_11_n_0\
    );
\barycentricC0_carry__2_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricC0_carry__2_i_4_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetC(27),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaC(15),
      O => \barycentricC0_carry__2_i_12_n_0\
    );
\barycentricC0_carry__2_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricC0_carry__2_i_5_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetC(26),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaC(15),
      O => \barycentricC0_carry__2_i_13_n_0\
    );
\barycentricC0_carry__2_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricC0_carry__2_i_6_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetC(25),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaC(15),
      O => \barycentricC0_carry__2_i_14_n_0\
    );
\barycentricC0_carry__2_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricC0_carry__2_i_7_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetC(24),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaC(15),
      O => \barycentricC0_carry__2_i_15_n_0\
    );
\barycentricC0_carry__2_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA8A0000"
    )
        port map (
      I0 => in35(31),
      I1 => pixelXPos1_carry_n_0,
      I2 => fifoWriteEnable2,
      I3 => \^dbg_barycentricc[31]\(31),
      I4 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => \barycentricC0_carry__2_i_16_n_0\
    );
\barycentricC0_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricC0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricc[31]\(29),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in35(29),
      O => \barycentricC0_carry__2_i_2_n_0\
    );
\barycentricC0_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricC0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricc[31]\(28),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in35(28),
      O => \barycentricC0_carry__2_i_3_n_0\
    );
\barycentricC0_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricC0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricc[31]\(27),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in35(27),
      O => \barycentricC0_carry__2_i_4_n_0\
    );
\barycentricC0_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricC0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricc[31]\(26),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in35(26),
      O => \barycentricC0_carry__2_i_5_n_0\
    );
\barycentricC0_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricC0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricc[31]\(25),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in35(25),
      O => \barycentricC0_carry__2_i_6_n_0\
    );
\barycentricC0_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => \barycentricC0_carry__0_i_17_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricc[31]\(24),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in35(24),
      O => \barycentricC0_carry__2_i_7_n_0\
    );
\barycentricC0_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15153FC015EA3FC0"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetC(31),
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => barycentricXDeltaC(15),
      I3 => \barycentricC0_carry__2_i_16_n_0\,
      I4 => statCyclesIdle,
      I5 => TRISETUP_inBarycentricXDeltaC(15),
      O => \barycentricC0_carry__2_i_8_n_0\
    );
\barycentricC0_carry__2_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => \barycentricC0_carry__2_i_1_n_0\,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetC(30),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaC(15),
      O => \barycentricC0_carry__2_i_9_n_0\
    );
barycentricC0_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => barycentricC0_carry_i_17_n_0,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricc[31]\(7),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in35(7),
      O => barycentricC0_carry_i_1_n_0
    );
barycentricC0_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => barycentricC0_carry_i_2_n_0,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetC(6),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaC(6),
      O => barycentricC0_carry_i_10_n_0
    );
barycentricC0_carry_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => barycentricC0_carry_i_3_n_0,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetC(5),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaC(5),
      O => barycentricC0_carry_i_11_n_0
    );
barycentricC0_carry_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => barycentricC0_carry_i_4_n_0,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetC(4),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaC(4),
      O => barycentricC0_carry_i_12_n_0
    );
barycentricC0_carry_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => barycentricC0_carry_i_5_n_0,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetC(3),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaC(3),
      O => barycentricC0_carry_i_13_n_0
    );
barycentricC0_carry_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => barycentricC0_carry_i_6_n_0,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetC(2),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaC(2),
      O => barycentricC0_carry_i_14_n_0
    );
barycentricC0_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => barycentricC0_carry_i_7_n_0,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetC(1),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaC(1),
      O => barycentricC0_carry_i_15_n_0
    );
barycentricC0_carry_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => barycentricC0_carry_i_8_n_0,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetC(0),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaC(0),
      O => barycentricC0_carry_i_16_n_0
    );
barycentricC0_carry_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaC(7),
      O => barycentricC0_carry_i_17_n_0
    );
barycentricC0_carry_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaC(6),
      O => barycentricC0_carry_i_18_n_0
    );
barycentricC0_carry_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaC(5),
      O => barycentricC0_carry_i_19_n_0
    );
barycentricC0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => barycentricC0_carry_i_18_n_0,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricc[31]\(6),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in35(6),
      O => barycentricC0_carry_i_2_n_0
    );
barycentricC0_carry_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaC(4),
      O => barycentricC0_carry_i_20_n_0
    );
barycentricC0_carry_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaC(3),
      O => barycentricC0_carry_i_21_n_0
    );
barycentricC0_carry_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaC(2),
      O => barycentricC0_carry_i_22_n_0
    );
barycentricC0_carry_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaC(1),
      O => barycentricC0_carry_i_23_n_0
    );
barycentricC0_carry_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_inBarycentricXDeltaC(0),
      O => barycentricC0_carry_i_24_n_0
    );
barycentricC0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => barycentricC0_carry_i_19_n_0,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricc[31]\(5),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in35(5),
      O => barycentricC0_carry_i_3_n_0
    );
barycentricC0_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => barycentricC0_carry_i_20_n_0,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricc[31]\(4),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in35(4),
      O => barycentricC0_carry_i_4_n_0
    );
barycentricC0_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => barycentricC0_carry_i_21_n_0,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricc[31]\(3),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in35(3),
      O => barycentricC0_carry_i_5_n_0
    );
barycentricC0_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => barycentricC0_carry_i_22_n_0,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricc[31]\(2),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in35(2),
      O => barycentricC0_carry_i_6_n_0
    );
barycentricC0_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => barycentricC0_carry_i_23_n_0,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricc[31]\(1),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in35(1),
      O => barycentricC0_carry_i_7_n_0
    );
barycentricC0_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEAAAAEAAA"
    )
        port map (
      I0 => barycentricC0_carry_i_24_n_0,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^dbg_barycentricc[31]\(0),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => in35(0),
      O => barycentricC0_carry_i_8_n_0
    );
barycentricC0_carry_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6A6A"
    )
        port map (
      I0 => barycentricC0_carry_i_1_n_0,
      I1 => statCyclesIdle,
      I2 => TRISETUP_inInitialBarycentricRowResetC(7),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => barycentricXDeltaC(7),
      O => barycentricC0_carry_i_9_n_0
    );
\barycentricC_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricC(0),
      Q => \^dbg_barycentricc[31]\(0),
      R => '0'
    );
\barycentricC_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricC(10),
      Q => \^dbg_barycentricc[31]\(10),
      R => '0'
    );
\barycentricC_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricC(11),
      Q => \^dbg_barycentricc[31]\(11),
      R => '0'
    );
\barycentricC_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricC(12),
      Q => \^dbg_barycentricc[31]\(12),
      R => '0'
    );
\barycentricC_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricC(13),
      Q => \^dbg_barycentricc[31]\(13),
      R => '0'
    );
\barycentricC_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricC(14),
      Q => \^dbg_barycentricc[31]\(14),
      R => '0'
    );
\barycentricC_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricC(15),
      Q => \^dbg_barycentricc[31]\(15),
      R => '0'
    );
\barycentricC_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricC(16),
      Q => \^dbg_barycentricc[31]\(16),
      R => '0'
    );
\barycentricC_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricC(17),
      Q => \^dbg_barycentricc[31]\(17),
      R => '0'
    );
\barycentricC_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricC(18),
      Q => \^dbg_barycentricc[31]\(18),
      R => '0'
    );
\barycentricC_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricC(19),
      Q => \^dbg_barycentricc[31]\(19),
      R => '0'
    );
\barycentricC_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricC(1),
      Q => \^dbg_barycentricc[31]\(1),
      R => '0'
    );
\barycentricC_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricC(20),
      Q => \^dbg_barycentricc[31]\(20),
      R => '0'
    );
\barycentricC_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricC(21),
      Q => \^dbg_barycentricc[31]\(21),
      R => '0'
    );
\barycentricC_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricC(22),
      Q => \^dbg_barycentricc[31]\(22),
      R => '0'
    );
\barycentricC_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricC(23),
      Q => \^dbg_barycentricc[31]\(23),
      R => '0'
    );
\barycentricC_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricC(24),
      Q => \^dbg_barycentricc[31]\(24),
      R => '0'
    );
\barycentricC_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricC(25),
      Q => \^dbg_barycentricc[31]\(25),
      R => '0'
    );
\barycentricC_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricC(26),
      Q => \^dbg_barycentricc[31]\(26),
      R => '0'
    );
\barycentricC_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricC(27),
      Q => \^dbg_barycentricc[31]\(27),
      R => '0'
    );
\barycentricC_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricC(28),
      Q => \^dbg_barycentricc[31]\(28),
      R => '0'
    );
\barycentricC_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricC(29),
      Q => \^dbg_barycentricc[31]\(29),
      R => '0'
    );
\barycentricC_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricC(2),
      Q => \^dbg_barycentricc[31]\(2),
      R => '0'
    );
\barycentricC_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricC(30),
      Q => \^dbg_barycentricc[31]\(30),
      R => '0'
    );
\barycentricC_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricC(31),
      Q => \^dbg_barycentricc[31]\(31),
      R => '0'
    );
\barycentricC_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricC(3),
      Q => \^dbg_barycentricc[31]\(3),
      R => '0'
    );
\barycentricC_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricC(4),
      Q => \^dbg_barycentricc[31]\(4),
      R => '0'
    );
\barycentricC_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricC(5),
      Q => \^dbg_barycentricc[31]\(5),
      R => '0'
    );
\barycentricC_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricC(6),
      Q => \^dbg_barycentricc[31]\(6),
      R => '0'
    );
\barycentricC_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricC(7),
      Q => \^dbg_barycentricc[31]\(7),
      R => '0'
    );
\barycentricC_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricC(8),
      Q => \^dbg_barycentricc[31]\(8),
      R => '0'
    );
\barycentricC_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => barycentricC(9),
      Q => \^dbg_barycentricc[31]\(9),
      R => '0'
    );
\barycentricInverse_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricInverse(0),
      Q => barycentricInverse(0),
      R => '0'
    );
\barycentricInverse_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricInverse(10),
      Q => barycentricInverse(10),
      R => '0'
    );
\barycentricInverse_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricInverse(11),
      Q => barycentricInverse(11),
      R => '0'
    );
\barycentricInverse_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricInverse(12),
      Q => barycentricInverse(12),
      R => '0'
    );
\barycentricInverse_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricInverse(13),
      Q => barycentricInverse(13),
      R => '0'
    );
\barycentricInverse_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricInverse(14),
      Q => barycentricInverse(14),
      R => '0'
    );
\barycentricInverse_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricInverse(15),
      Q => barycentricInverse(15),
      R => '0'
    );
\barycentricInverse_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricInverse(16),
      Q => barycentricInverse(16),
      R => '0'
    );
\barycentricInverse_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricInverse(17),
      Q => barycentricInverse(17),
      R => '0'
    );
\barycentricInverse_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricInverse(18),
      Q => barycentricInverse(18),
      R => '0'
    );
\barycentricInverse_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricInverse(19),
      Q => barycentricInverse(19),
      R => '0'
    );
\barycentricInverse_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricInverse(1),
      Q => barycentricInverse(1),
      R => '0'
    );
\barycentricInverse_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricInverse(20),
      Q => barycentricInverse(20),
      R => '0'
    );
\barycentricInverse_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricInverse(21),
      Q => barycentricInverse(21),
      R => '0'
    );
\barycentricInverse_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricInverse(22),
      Q => barycentricInverse(22),
      R => '0'
    );
\barycentricInverse_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricInverse(23),
      Q => barycentricInverse(23),
      R => '0'
    );
\barycentricInverse_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricInverse(24),
      Q => barycentricInverse(24),
      R => '0'
    );
\barycentricInverse_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricInverse(25),
      Q => barycentricInverse(25),
      R => '0'
    );
\barycentricInverse_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricInverse(26),
      Q => barycentricInverse(26),
      R => '0'
    );
\barycentricInverse_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricInverse(27),
      Q => barycentricInverse(27),
      R => '0'
    );
\barycentricInverse_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricInverse(28),
      Q => barycentricInverse(28),
      R => '0'
    );
\barycentricInverse_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricInverse(29),
      Q => barycentricInverse(29),
      R => '0'
    );
\barycentricInverse_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricInverse(2),
      Q => barycentricInverse(2),
      R => '0'
    );
\barycentricInverse_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricInverse(30),
      Q => barycentricInverse(30),
      R => '0'
    );
\barycentricInverse_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricInverse(31),
      Q => barycentricInverse(31),
      R => '0'
    );
\barycentricInverse_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricInverse(3),
      Q => barycentricInverse(3),
      R => '0'
    );
\barycentricInverse_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricInverse(4),
      Q => barycentricInverse(4),
      R => '0'
    );
\barycentricInverse_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricInverse(5),
      Q => barycentricInverse(5),
      R => '0'
    );
\barycentricInverse_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricInverse(6),
      Q => barycentricInverse(6),
      R => '0'
    );
\barycentricInverse_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricInverse(7),
      Q => barycentricInverse(7),
      R => '0'
    );
\barycentricInverse_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricInverse(8),
      Q => barycentricInverse(8),
      R => '0'
    );
\barycentricInverse_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricInverse(9),
      Q => barycentricInverse(9),
      R => '0'
    );
barycentricRowResetA0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => barycentricRowResetA0_carry_n_0,
      CO(6) => barycentricRowResetA0_carry_n_1,
      CO(5) => barycentricRowResetA0_carry_n_2,
      CO(4) => barycentricRowResetA0_carry_n_3,
      CO(3) => NLW_barycentricRowResetA0_carry_CO_UNCONNECTED(3),
      CO(2) => barycentricRowResetA0_carry_n_5,
      CO(1) => barycentricRowResetA0_carry_n_6,
      CO(0) => barycentricRowResetA0_carry_n_7,
      DI(7) => \barycentricRowResetA_reg_n_0_[7]\,
      DI(6) => \barycentricRowResetA_reg_n_0_[6]\,
      DI(5) => \barycentricRowResetA_reg_n_0_[5]\,
      DI(4) => \barycentricRowResetA_reg_n_0_[4]\,
      DI(3) => \barycentricRowResetA_reg_n_0_[3]\,
      DI(2) => \barycentricRowResetA_reg_n_0_[2]\,
      DI(1) => \barycentricRowResetA_reg_n_0_[1]\,
      DI(0) => \barycentricRowResetA_reg_n_0_[0]\,
      O(7 downto 0) => in39(7 downto 0),
      S(7) => barycentricRowResetA0_carry_i_1_n_0,
      S(6) => barycentricRowResetA0_carry_i_2_n_0,
      S(5) => barycentricRowResetA0_carry_i_3_n_0,
      S(4) => barycentricRowResetA0_carry_i_4_n_0,
      S(3) => barycentricRowResetA0_carry_i_5_n_0,
      S(2) => barycentricRowResetA0_carry_i_6_n_0,
      S(1) => barycentricRowResetA0_carry_i_7_n_0,
      S(0) => barycentricRowResetA0_carry_i_8_n_0
    );
\barycentricRowResetA0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => barycentricRowResetA0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \barycentricRowResetA0_carry__0_n_0\,
      CO(6) => \barycentricRowResetA0_carry__0_n_1\,
      CO(5) => \barycentricRowResetA0_carry__0_n_2\,
      CO(4) => \barycentricRowResetA0_carry__0_n_3\,
      CO(3) => \NLW_barycentricRowResetA0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \barycentricRowResetA0_carry__0_n_5\,
      CO(1) => \barycentricRowResetA0_carry__0_n_6\,
      CO(0) => \barycentricRowResetA0_carry__0_n_7\,
      DI(7) => barycentricYDeltaA(15),
      DI(6) => \barycentricRowResetA_reg_n_0_[14]\,
      DI(5) => \barycentricRowResetA_reg_n_0_[13]\,
      DI(4) => \barycentricRowResetA_reg_n_0_[12]\,
      DI(3) => \barycentricRowResetA_reg_n_0_[11]\,
      DI(2) => \barycentricRowResetA_reg_n_0_[10]\,
      DI(1) => \barycentricRowResetA_reg_n_0_[9]\,
      DI(0) => \barycentricRowResetA_reg_n_0_[8]\,
      O(7 downto 0) => in39(15 downto 8),
      S(7) => \barycentricRowResetA0_carry__0_i_1_n_0\,
      S(6) => \barycentricRowResetA0_carry__0_i_2_n_0\,
      S(5) => \barycentricRowResetA0_carry__0_i_3_n_0\,
      S(4) => \barycentricRowResetA0_carry__0_i_4_n_0\,
      S(3) => \barycentricRowResetA0_carry__0_i_5_n_0\,
      S(2) => \barycentricRowResetA0_carry__0_i_6_n_0\,
      S(1) => \barycentricRowResetA0_carry__0_i_7_n_0\,
      S(0) => \barycentricRowResetA0_carry__0_i_8_n_0\
    );
\barycentricRowResetA0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => barycentricYDeltaA(15),
      I1 => \barycentricRowResetA_reg_n_0_[15]\,
      O => \barycentricRowResetA0_carry__0_i_1_n_0\
    );
\barycentricRowResetA0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \barycentricRowResetA_reg_n_0_[14]\,
      I1 => barycentricYDeltaA(14),
      O => \barycentricRowResetA0_carry__0_i_2_n_0\
    );
\barycentricRowResetA0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \barycentricRowResetA_reg_n_0_[13]\,
      I1 => barycentricYDeltaA(13),
      O => \barycentricRowResetA0_carry__0_i_3_n_0\
    );
\barycentricRowResetA0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \barycentricRowResetA_reg_n_0_[12]\,
      I1 => barycentricYDeltaA(12),
      O => \barycentricRowResetA0_carry__0_i_4_n_0\
    );
\barycentricRowResetA0_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \barycentricRowResetA_reg_n_0_[11]\,
      I1 => barycentricYDeltaA(11),
      O => \barycentricRowResetA0_carry__0_i_5_n_0\
    );
\barycentricRowResetA0_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \barycentricRowResetA_reg_n_0_[10]\,
      I1 => barycentricYDeltaA(10),
      O => \barycentricRowResetA0_carry__0_i_6_n_0\
    );
\barycentricRowResetA0_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \barycentricRowResetA_reg_n_0_[9]\,
      I1 => barycentricYDeltaA(9),
      O => \barycentricRowResetA0_carry__0_i_7_n_0\
    );
\barycentricRowResetA0_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \barycentricRowResetA_reg_n_0_[8]\,
      I1 => barycentricYDeltaA(8),
      O => \barycentricRowResetA0_carry__0_i_8_n_0\
    );
\barycentricRowResetA0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \barycentricRowResetA0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \barycentricRowResetA0_carry__1_n_0\,
      CO(6) => \barycentricRowResetA0_carry__1_n_1\,
      CO(5) => \barycentricRowResetA0_carry__1_n_2\,
      CO(4) => \barycentricRowResetA0_carry__1_n_3\,
      CO(3) => \NLW_barycentricRowResetA0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \barycentricRowResetA0_carry__1_n_5\,
      CO(1) => \barycentricRowResetA0_carry__1_n_6\,
      CO(0) => \barycentricRowResetA0_carry__1_n_7\,
      DI(7) => \barycentricRowResetA_reg_n_0_[22]\,
      DI(6) => \barycentricRowResetA_reg_n_0_[21]\,
      DI(5) => \barycentricRowResetA_reg_n_0_[20]\,
      DI(4) => \barycentricRowResetA_reg_n_0_[19]\,
      DI(3) => \barycentricRowResetA_reg_n_0_[18]\,
      DI(2) => \barycentricRowResetA_reg_n_0_[17]\,
      DI(1) => \barycentricRowResetA_reg_n_0_[16]\,
      DI(0) => \barycentricRowResetA0_carry__1_i_1_n_0\,
      O(7 downto 0) => in39(23 downto 16),
      S(7) => \barycentricRowResetA0_carry__1_i_2_n_0\,
      S(6) => \barycentricRowResetA0_carry__1_i_3_n_0\,
      S(5) => \barycentricRowResetA0_carry__1_i_4_n_0\,
      S(4) => \barycentricRowResetA0_carry__1_i_5_n_0\,
      S(3) => \barycentricRowResetA0_carry__1_i_6_n_0\,
      S(2) => \barycentricRowResetA0_carry__1_i_7_n_0\,
      S(1) => \barycentricRowResetA0_carry__1_i_8_n_0\,
      S(0) => \barycentricRowResetA0_carry__1_i_9_n_0\
    );
\barycentricRowResetA0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => barycentricYDeltaA(15),
      O => \barycentricRowResetA0_carry__1_i_1_n_0\
    );
\barycentricRowResetA0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \barycentricRowResetA_reg_n_0_[22]\,
      I1 => \barycentricRowResetA_reg_n_0_[23]\,
      O => \barycentricRowResetA0_carry__1_i_2_n_0\
    );
\barycentricRowResetA0_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \barycentricRowResetA_reg_n_0_[21]\,
      I1 => \barycentricRowResetA_reg_n_0_[22]\,
      O => \barycentricRowResetA0_carry__1_i_3_n_0\
    );
\barycentricRowResetA0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \barycentricRowResetA_reg_n_0_[20]\,
      I1 => \barycentricRowResetA_reg_n_0_[21]\,
      O => \barycentricRowResetA0_carry__1_i_4_n_0\
    );
\barycentricRowResetA0_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \barycentricRowResetA_reg_n_0_[19]\,
      I1 => \barycentricRowResetA_reg_n_0_[20]\,
      O => \barycentricRowResetA0_carry__1_i_5_n_0\
    );
\barycentricRowResetA0_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \barycentricRowResetA_reg_n_0_[18]\,
      I1 => \barycentricRowResetA_reg_n_0_[19]\,
      O => \barycentricRowResetA0_carry__1_i_6_n_0\
    );
\barycentricRowResetA0_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \barycentricRowResetA_reg_n_0_[17]\,
      I1 => \barycentricRowResetA_reg_n_0_[18]\,
      O => \barycentricRowResetA0_carry__1_i_7_n_0\
    );
\barycentricRowResetA0_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \barycentricRowResetA_reg_n_0_[16]\,
      I1 => \barycentricRowResetA_reg_n_0_[17]\,
      O => \barycentricRowResetA0_carry__1_i_8_n_0\
    );
\barycentricRowResetA0_carry__1_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => barycentricYDeltaA(15),
      I1 => \barycentricRowResetA_reg_n_0_[16]\,
      O => \barycentricRowResetA0_carry__1_i_9_n_0\
    );
\barycentricRowResetA0_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \barycentricRowResetA0_carry__1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_barycentricRowResetA0_carry__2_CO_UNCONNECTED\(7),
      CO(6) => \barycentricRowResetA0_carry__2_n_1\,
      CO(5) => \barycentricRowResetA0_carry__2_n_2\,
      CO(4) => \barycentricRowResetA0_carry__2_n_3\,
      CO(3) => \NLW_barycentricRowResetA0_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \barycentricRowResetA0_carry__2_n_5\,
      CO(1) => \barycentricRowResetA0_carry__2_n_6\,
      CO(0) => \barycentricRowResetA0_carry__2_n_7\,
      DI(7) => '0',
      DI(6) => \barycentricRowResetA_reg_n_0_[29]\,
      DI(5) => \barycentricRowResetA_reg_n_0_[28]\,
      DI(4) => \barycentricRowResetA_reg_n_0_[27]\,
      DI(3) => \barycentricRowResetA_reg_n_0_[26]\,
      DI(2) => \barycentricRowResetA_reg_n_0_[25]\,
      DI(1) => \barycentricRowResetA_reg_n_0_[24]\,
      DI(0) => \barycentricRowResetA_reg_n_0_[23]\,
      O(7 downto 0) => in39(31 downto 24),
      S(7) => \barycentricRowResetA0_carry__2_i_1_n_0\,
      S(6) => \barycentricRowResetA0_carry__2_i_2_n_0\,
      S(5) => \barycentricRowResetA0_carry__2_i_3_n_0\,
      S(4) => \barycentricRowResetA0_carry__2_i_4_n_0\,
      S(3) => \barycentricRowResetA0_carry__2_i_5_n_0\,
      S(2) => \barycentricRowResetA0_carry__2_i_6_n_0\,
      S(1) => \barycentricRowResetA0_carry__2_i_7_n_0\,
      S(0) => \barycentricRowResetA0_carry__2_i_8_n_0\
    );
\barycentricRowResetA0_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \barycentricRowResetA_reg_n_0_[30]\,
      I1 => \barycentricRowResetA_reg_n_0_[31]\,
      O => \barycentricRowResetA0_carry__2_i_1_n_0\
    );
\barycentricRowResetA0_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \barycentricRowResetA_reg_n_0_[29]\,
      I1 => \barycentricRowResetA_reg_n_0_[30]\,
      O => \barycentricRowResetA0_carry__2_i_2_n_0\
    );
\barycentricRowResetA0_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \barycentricRowResetA_reg_n_0_[28]\,
      I1 => \barycentricRowResetA_reg_n_0_[29]\,
      O => \barycentricRowResetA0_carry__2_i_3_n_0\
    );
\barycentricRowResetA0_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \barycentricRowResetA_reg_n_0_[27]\,
      I1 => \barycentricRowResetA_reg_n_0_[28]\,
      O => \barycentricRowResetA0_carry__2_i_4_n_0\
    );
\barycentricRowResetA0_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \barycentricRowResetA_reg_n_0_[26]\,
      I1 => \barycentricRowResetA_reg_n_0_[27]\,
      O => \barycentricRowResetA0_carry__2_i_5_n_0\
    );
\barycentricRowResetA0_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \barycentricRowResetA_reg_n_0_[25]\,
      I1 => \barycentricRowResetA_reg_n_0_[26]\,
      O => \barycentricRowResetA0_carry__2_i_6_n_0\
    );
\barycentricRowResetA0_carry__2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \barycentricRowResetA_reg_n_0_[24]\,
      I1 => \barycentricRowResetA_reg_n_0_[25]\,
      O => \barycentricRowResetA0_carry__2_i_7_n_0\
    );
\barycentricRowResetA0_carry__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \barycentricRowResetA_reg_n_0_[23]\,
      I1 => \barycentricRowResetA_reg_n_0_[24]\,
      O => \barycentricRowResetA0_carry__2_i_8_n_0\
    );
barycentricRowResetA0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \barycentricRowResetA_reg_n_0_[7]\,
      I1 => barycentricYDeltaA(7),
      O => barycentricRowResetA0_carry_i_1_n_0
    );
barycentricRowResetA0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \barycentricRowResetA_reg_n_0_[6]\,
      I1 => barycentricYDeltaA(6),
      O => barycentricRowResetA0_carry_i_2_n_0
    );
barycentricRowResetA0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \barycentricRowResetA_reg_n_0_[5]\,
      I1 => barycentricYDeltaA(5),
      O => barycentricRowResetA0_carry_i_3_n_0
    );
barycentricRowResetA0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \barycentricRowResetA_reg_n_0_[4]\,
      I1 => barycentricYDeltaA(4),
      O => barycentricRowResetA0_carry_i_4_n_0
    );
barycentricRowResetA0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \barycentricRowResetA_reg_n_0_[3]\,
      I1 => barycentricYDeltaA(3),
      O => barycentricRowResetA0_carry_i_5_n_0
    );
barycentricRowResetA0_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \barycentricRowResetA_reg_n_0_[2]\,
      I1 => barycentricYDeltaA(2),
      O => barycentricRowResetA0_carry_i_6_n_0
    );
barycentricRowResetA0_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \barycentricRowResetA_reg_n_0_[1]\,
      I1 => barycentricYDeltaA(1),
      O => barycentricRowResetA0_carry_i_7_n_0
    );
barycentricRowResetA0_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \barycentricRowResetA_reg_n_0_[0]\,
      I1 => barycentricYDeltaA(0),
      O => barycentricRowResetA0_carry_i_8_n_0
    );
\barycentricRowResetA[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetA(0),
      I1 => statCyclesIdle,
      I2 => in39(0),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetA(0)
    );
\barycentricRowResetA[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetA(10),
      I1 => statCyclesIdle,
      I2 => in39(10),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetA(10)
    );
\barycentricRowResetA[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetA(11),
      I1 => statCyclesIdle,
      I2 => in39(11),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetA(11)
    );
\barycentricRowResetA[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetA(12),
      I1 => statCyclesIdle,
      I2 => in39(12),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetA(12)
    );
\barycentricRowResetA[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetA(13),
      I1 => statCyclesIdle,
      I2 => in39(13),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetA(13)
    );
\barycentricRowResetA[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetA(14),
      I1 => statCyclesIdle,
      I2 => in39(14),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetA(14)
    );
\barycentricRowResetA[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetA(15),
      I1 => statCyclesIdle,
      I2 => in39(15),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetA(15)
    );
\barycentricRowResetA[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetA(16),
      I1 => statCyclesIdle,
      I2 => in39(16),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetA(16)
    );
\barycentricRowResetA[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetA(17),
      I1 => statCyclesIdle,
      I2 => in39(17),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetA(17)
    );
\barycentricRowResetA[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetA(18),
      I1 => statCyclesIdle,
      I2 => in39(18),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetA(18)
    );
\barycentricRowResetA[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetA(19),
      I1 => statCyclesIdle,
      I2 => in39(19),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetA(19)
    );
\barycentricRowResetA[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetA(1),
      I1 => statCyclesIdle,
      I2 => in39(1),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetA(1)
    );
\barycentricRowResetA[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetA(20),
      I1 => statCyclesIdle,
      I2 => in39(20),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetA(20)
    );
\barycentricRowResetA[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetA(21),
      I1 => statCyclesIdle,
      I2 => in39(21),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetA(21)
    );
\barycentricRowResetA[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetA(22),
      I1 => statCyclesIdle,
      I2 => in39(22),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetA(22)
    );
\barycentricRowResetA[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetA(23),
      I1 => statCyclesIdle,
      I2 => in39(23),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetA(23)
    );
\barycentricRowResetA[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetA(24),
      I1 => statCyclesIdle,
      I2 => in39(24),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetA(24)
    );
\barycentricRowResetA[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetA(25),
      I1 => statCyclesIdle,
      I2 => in39(25),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetA(25)
    );
\barycentricRowResetA[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetA(26),
      I1 => statCyclesIdle,
      I2 => in39(26),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetA(26)
    );
\barycentricRowResetA[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetA(27),
      I1 => statCyclesIdle,
      I2 => in39(27),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetA(27)
    );
\barycentricRowResetA[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetA(28),
      I1 => statCyclesIdle,
      I2 => in39(28),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetA(28)
    );
\barycentricRowResetA[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetA(29),
      I1 => statCyclesIdle,
      I2 => in39(29),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetA(29)
    );
\barycentricRowResetA[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetA(2),
      I1 => statCyclesIdle,
      I2 => in39(2),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetA(2)
    );
\barycentricRowResetA[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetA(30),
      I1 => statCyclesIdle,
      I2 => in39(30),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetA(30)
    );
\barycentricRowResetA[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetA(31),
      I1 => statCyclesIdle,
      I2 => in39(31),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetA(31)
    );
\barycentricRowResetA[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetA(3),
      I1 => statCyclesIdle,
      I2 => in39(3),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetA(3)
    );
\barycentricRowResetA[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetA(4),
      I1 => statCyclesIdle,
      I2 => in39(4),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetA(4)
    );
\barycentricRowResetA[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetA(5),
      I1 => statCyclesIdle,
      I2 => in39(5),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetA(5)
    );
\barycentricRowResetA[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetA(6),
      I1 => statCyclesIdle,
      I2 => in39(6),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetA(6)
    );
\barycentricRowResetA[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetA(7),
      I1 => statCyclesIdle,
      I2 => in39(7),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetA(7)
    );
\barycentricRowResetA[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetA(8),
      I1 => statCyclesIdle,
      I2 => in39(8),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetA(8)
    );
\barycentricRowResetA[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetA(9),
      I1 => statCyclesIdle,
      I2 => in39(9),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetA(9)
    );
\barycentricRowResetA_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetA(0),
      Q => \barycentricRowResetA_reg_n_0_[0]\,
      R => '0'
    );
\barycentricRowResetA_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetA(10),
      Q => \barycentricRowResetA_reg_n_0_[10]\,
      R => '0'
    );
\barycentricRowResetA_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetA(11),
      Q => \barycentricRowResetA_reg_n_0_[11]\,
      R => '0'
    );
\barycentricRowResetA_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetA(12),
      Q => \barycentricRowResetA_reg_n_0_[12]\,
      R => '0'
    );
\barycentricRowResetA_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetA(13),
      Q => \barycentricRowResetA_reg_n_0_[13]\,
      R => '0'
    );
\barycentricRowResetA_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetA(14),
      Q => \barycentricRowResetA_reg_n_0_[14]\,
      R => '0'
    );
\barycentricRowResetA_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetA(15),
      Q => \barycentricRowResetA_reg_n_0_[15]\,
      R => '0'
    );
\barycentricRowResetA_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetA(16),
      Q => \barycentricRowResetA_reg_n_0_[16]\,
      R => '0'
    );
\barycentricRowResetA_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetA(17),
      Q => \barycentricRowResetA_reg_n_0_[17]\,
      R => '0'
    );
\barycentricRowResetA_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetA(18),
      Q => \barycentricRowResetA_reg_n_0_[18]\,
      R => '0'
    );
\barycentricRowResetA_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetA(19),
      Q => \barycentricRowResetA_reg_n_0_[19]\,
      R => '0'
    );
\barycentricRowResetA_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetA(1),
      Q => \barycentricRowResetA_reg_n_0_[1]\,
      R => '0'
    );
\barycentricRowResetA_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetA(20),
      Q => \barycentricRowResetA_reg_n_0_[20]\,
      R => '0'
    );
\barycentricRowResetA_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetA(21),
      Q => \barycentricRowResetA_reg_n_0_[21]\,
      R => '0'
    );
\barycentricRowResetA_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetA(22),
      Q => \barycentricRowResetA_reg_n_0_[22]\,
      R => '0'
    );
\barycentricRowResetA_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetA(23),
      Q => \barycentricRowResetA_reg_n_0_[23]\,
      R => '0'
    );
\barycentricRowResetA_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetA(24),
      Q => \barycentricRowResetA_reg_n_0_[24]\,
      R => '0'
    );
\barycentricRowResetA_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetA(25),
      Q => \barycentricRowResetA_reg_n_0_[25]\,
      R => '0'
    );
\barycentricRowResetA_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetA(26),
      Q => \barycentricRowResetA_reg_n_0_[26]\,
      R => '0'
    );
\barycentricRowResetA_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetA(27),
      Q => \barycentricRowResetA_reg_n_0_[27]\,
      R => '0'
    );
\barycentricRowResetA_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetA(28),
      Q => \barycentricRowResetA_reg_n_0_[28]\,
      R => '0'
    );
\barycentricRowResetA_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetA(29),
      Q => \barycentricRowResetA_reg_n_0_[29]\,
      R => '0'
    );
\barycentricRowResetA_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetA(2),
      Q => \barycentricRowResetA_reg_n_0_[2]\,
      R => '0'
    );
\barycentricRowResetA_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetA(30),
      Q => \barycentricRowResetA_reg_n_0_[30]\,
      R => '0'
    );
\barycentricRowResetA_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetA(31),
      Q => \barycentricRowResetA_reg_n_0_[31]\,
      R => '0'
    );
\barycentricRowResetA_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetA(3),
      Q => \barycentricRowResetA_reg_n_0_[3]\,
      R => '0'
    );
\barycentricRowResetA_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetA(4),
      Q => \barycentricRowResetA_reg_n_0_[4]\,
      R => '0'
    );
\barycentricRowResetA_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetA(5),
      Q => \barycentricRowResetA_reg_n_0_[5]\,
      R => '0'
    );
\barycentricRowResetA_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetA(6),
      Q => \barycentricRowResetA_reg_n_0_[6]\,
      R => '0'
    );
\barycentricRowResetA_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetA(7),
      Q => \barycentricRowResetA_reg_n_0_[7]\,
      R => '0'
    );
\barycentricRowResetA_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetA(8),
      Q => \barycentricRowResetA_reg_n_0_[8]\,
      R => '0'
    );
\barycentricRowResetA_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetA(9),
      Q => \barycentricRowResetA_reg_n_0_[9]\,
      R => '0'
    );
barycentricRowResetB0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => barycentricRowResetB0_carry_n_0,
      CO(6) => barycentricRowResetB0_carry_n_1,
      CO(5) => barycentricRowResetB0_carry_n_2,
      CO(4) => barycentricRowResetB0_carry_n_3,
      CO(3) => NLW_barycentricRowResetB0_carry_CO_UNCONNECTED(3),
      CO(2) => barycentricRowResetB0_carry_n_5,
      CO(1) => barycentricRowResetB0_carry_n_6,
      CO(0) => barycentricRowResetB0_carry_n_7,
      DI(7) => \barycentricRowResetB_reg_n_0_[7]\,
      DI(6) => \barycentricRowResetB_reg_n_0_[6]\,
      DI(5) => \barycentricRowResetB_reg_n_0_[5]\,
      DI(4) => \barycentricRowResetB_reg_n_0_[4]\,
      DI(3) => \barycentricRowResetB_reg_n_0_[3]\,
      DI(2) => \barycentricRowResetB_reg_n_0_[2]\,
      DI(1) => \barycentricRowResetB_reg_n_0_[1]\,
      DI(0) => \barycentricRowResetB_reg_n_0_[0]\,
      O(7 downto 0) => in37(7 downto 0),
      S(7) => barycentricRowResetB0_carry_i_1_n_0,
      S(6) => barycentricRowResetB0_carry_i_2_n_0,
      S(5) => barycentricRowResetB0_carry_i_3_n_0,
      S(4) => barycentricRowResetB0_carry_i_4_n_0,
      S(3) => barycentricRowResetB0_carry_i_5_n_0,
      S(2) => barycentricRowResetB0_carry_i_6_n_0,
      S(1) => barycentricRowResetB0_carry_i_7_n_0,
      S(0) => barycentricRowResetB0_carry_i_8_n_0
    );
\barycentricRowResetB0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => barycentricRowResetB0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \barycentricRowResetB0_carry__0_n_0\,
      CO(6) => \barycentricRowResetB0_carry__0_n_1\,
      CO(5) => \barycentricRowResetB0_carry__0_n_2\,
      CO(4) => \barycentricRowResetB0_carry__0_n_3\,
      CO(3) => \NLW_barycentricRowResetB0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \barycentricRowResetB0_carry__0_n_5\,
      CO(1) => \barycentricRowResetB0_carry__0_n_6\,
      CO(0) => \barycentricRowResetB0_carry__0_n_7\,
      DI(7) => barycentricYDeltaB(15),
      DI(6) => \barycentricRowResetB_reg_n_0_[14]\,
      DI(5) => \barycentricRowResetB_reg_n_0_[13]\,
      DI(4) => \barycentricRowResetB_reg_n_0_[12]\,
      DI(3) => \barycentricRowResetB_reg_n_0_[11]\,
      DI(2) => \barycentricRowResetB_reg_n_0_[10]\,
      DI(1) => \barycentricRowResetB_reg_n_0_[9]\,
      DI(0) => \barycentricRowResetB_reg_n_0_[8]\,
      O(7 downto 0) => in37(15 downto 8),
      S(7) => \barycentricRowResetB0_carry__0_i_1_n_0\,
      S(6) => \barycentricRowResetB0_carry__0_i_2_n_0\,
      S(5) => \barycentricRowResetB0_carry__0_i_3_n_0\,
      S(4) => \barycentricRowResetB0_carry__0_i_4_n_0\,
      S(3) => \barycentricRowResetB0_carry__0_i_5_n_0\,
      S(2) => \barycentricRowResetB0_carry__0_i_6_n_0\,
      S(1) => \barycentricRowResetB0_carry__0_i_7_n_0\,
      S(0) => \barycentricRowResetB0_carry__0_i_8_n_0\
    );
\barycentricRowResetB0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => barycentricYDeltaB(15),
      I1 => \barycentricRowResetB_reg_n_0_[15]\,
      O => \barycentricRowResetB0_carry__0_i_1_n_0\
    );
\barycentricRowResetB0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \barycentricRowResetB_reg_n_0_[14]\,
      I1 => barycentricYDeltaB(14),
      O => \barycentricRowResetB0_carry__0_i_2_n_0\
    );
\barycentricRowResetB0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \barycentricRowResetB_reg_n_0_[13]\,
      I1 => barycentricYDeltaB(13),
      O => \barycentricRowResetB0_carry__0_i_3_n_0\
    );
\barycentricRowResetB0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \barycentricRowResetB_reg_n_0_[12]\,
      I1 => barycentricYDeltaB(12),
      O => \barycentricRowResetB0_carry__0_i_4_n_0\
    );
\barycentricRowResetB0_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \barycentricRowResetB_reg_n_0_[11]\,
      I1 => barycentricYDeltaB(11),
      O => \barycentricRowResetB0_carry__0_i_5_n_0\
    );
\barycentricRowResetB0_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \barycentricRowResetB_reg_n_0_[10]\,
      I1 => barycentricYDeltaB(10),
      O => \barycentricRowResetB0_carry__0_i_6_n_0\
    );
\barycentricRowResetB0_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \barycentricRowResetB_reg_n_0_[9]\,
      I1 => barycentricYDeltaB(9),
      O => \barycentricRowResetB0_carry__0_i_7_n_0\
    );
\barycentricRowResetB0_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \barycentricRowResetB_reg_n_0_[8]\,
      I1 => barycentricYDeltaB(8),
      O => \barycentricRowResetB0_carry__0_i_8_n_0\
    );
\barycentricRowResetB0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \barycentricRowResetB0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \barycentricRowResetB0_carry__1_n_0\,
      CO(6) => \barycentricRowResetB0_carry__1_n_1\,
      CO(5) => \barycentricRowResetB0_carry__1_n_2\,
      CO(4) => \barycentricRowResetB0_carry__1_n_3\,
      CO(3) => \NLW_barycentricRowResetB0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \barycentricRowResetB0_carry__1_n_5\,
      CO(1) => \barycentricRowResetB0_carry__1_n_6\,
      CO(0) => \barycentricRowResetB0_carry__1_n_7\,
      DI(7) => \barycentricRowResetB_reg_n_0_[22]\,
      DI(6) => \barycentricRowResetB_reg_n_0_[21]\,
      DI(5) => \barycentricRowResetB_reg_n_0_[20]\,
      DI(4) => \barycentricRowResetB_reg_n_0_[19]\,
      DI(3) => \barycentricRowResetB_reg_n_0_[18]\,
      DI(2) => \barycentricRowResetB_reg_n_0_[17]\,
      DI(1) => \barycentricRowResetB_reg_n_0_[16]\,
      DI(0) => \barycentricRowResetB0_carry__1_i_1_n_0\,
      O(7 downto 0) => in37(23 downto 16),
      S(7) => \barycentricRowResetB0_carry__1_i_2_n_0\,
      S(6) => \barycentricRowResetB0_carry__1_i_3_n_0\,
      S(5) => \barycentricRowResetB0_carry__1_i_4_n_0\,
      S(4) => \barycentricRowResetB0_carry__1_i_5_n_0\,
      S(3) => \barycentricRowResetB0_carry__1_i_6_n_0\,
      S(2) => \barycentricRowResetB0_carry__1_i_7_n_0\,
      S(1) => \barycentricRowResetB0_carry__1_i_8_n_0\,
      S(0) => \barycentricRowResetB0_carry__1_i_9_n_0\
    );
\barycentricRowResetB0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => barycentricYDeltaB(15),
      O => \barycentricRowResetB0_carry__1_i_1_n_0\
    );
\barycentricRowResetB0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \barycentricRowResetB_reg_n_0_[22]\,
      I1 => \barycentricRowResetB_reg_n_0_[23]\,
      O => \barycentricRowResetB0_carry__1_i_2_n_0\
    );
\barycentricRowResetB0_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \barycentricRowResetB_reg_n_0_[21]\,
      I1 => \barycentricRowResetB_reg_n_0_[22]\,
      O => \barycentricRowResetB0_carry__1_i_3_n_0\
    );
\barycentricRowResetB0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \barycentricRowResetB_reg_n_0_[20]\,
      I1 => \barycentricRowResetB_reg_n_0_[21]\,
      O => \barycentricRowResetB0_carry__1_i_4_n_0\
    );
\barycentricRowResetB0_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \barycentricRowResetB_reg_n_0_[19]\,
      I1 => \barycentricRowResetB_reg_n_0_[20]\,
      O => \barycentricRowResetB0_carry__1_i_5_n_0\
    );
\barycentricRowResetB0_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \barycentricRowResetB_reg_n_0_[18]\,
      I1 => \barycentricRowResetB_reg_n_0_[19]\,
      O => \barycentricRowResetB0_carry__1_i_6_n_0\
    );
\barycentricRowResetB0_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \barycentricRowResetB_reg_n_0_[17]\,
      I1 => \barycentricRowResetB_reg_n_0_[18]\,
      O => \barycentricRowResetB0_carry__1_i_7_n_0\
    );
\barycentricRowResetB0_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \barycentricRowResetB_reg_n_0_[16]\,
      I1 => \barycentricRowResetB_reg_n_0_[17]\,
      O => \barycentricRowResetB0_carry__1_i_8_n_0\
    );
\barycentricRowResetB0_carry__1_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => barycentricYDeltaB(15),
      I1 => \barycentricRowResetB_reg_n_0_[16]\,
      O => \barycentricRowResetB0_carry__1_i_9_n_0\
    );
\barycentricRowResetB0_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \barycentricRowResetB0_carry__1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_barycentricRowResetB0_carry__2_CO_UNCONNECTED\(7),
      CO(6) => \barycentricRowResetB0_carry__2_n_1\,
      CO(5) => \barycentricRowResetB0_carry__2_n_2\,
      CO(4) => \barycentricRowResetB0_carry__2_n_3\,
      CO(3) => \NLW_barycentricRowResetB0_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \barycentricRowResetB0_carry__2_n_5\,
      CO(1) => \barycentricRowResetB0_carry__2_n_6\,
      CO(0) => \barycentricRowResetB0_carry__2_n_7\,
      DI(7) => '0',
      DI(6) => \barycentricRowResetB_reg_n_0_[29]\,
      DI(5) => \barycentricRowResetB_reg_n_0_[28]\,
      DI(4) => \barycentricRowResetB_reg_n_0_[27]\,
      DI(3) => \barycentricRowResetB_reg_n_0_[26]\,
      DI(2) => \barycentricRowResetB_reg_n_0_[25]\,
      DI(1) => \barycentricRowResetB_reg_n_0_[24]\,
      DI(0) => \barycentricRowResetB_reg_n_0_[23]\,
      O(7 downto 0) => in37(31 downto 24),
      S(7) => \barycentricRowResetB0_carry__2_i_1_n_0\,
      S(6) => \barycentricRowResetB0_carry__2_i_2_n_0\,
      S(5) => \barycentricRowResetB0_carry__2_i_3_n_0\,
      S(4) => \barycentricRowResetB0_carry__2_i_4_n_0\,
      S(3) => \barycentricRowResetB0_carry__2_i_5_n_0\,
      S(2) => \barycentricRowResetB0_carry__2_i_6_n_0\,
      S(1) => \barycentricRowResetB0_carry__2_i_7_n_0\,
      S(0) => \barycentricRowResetB0_carry__2_i_8_n_0\
    );
\barycentricRowResetB0_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \barycentricRowResetB_reg_n_0_[30]\,
      I1 => \barycentricRowResetB_reg_n_0_[31]\,
      O => \barycentricRowResetB0_carry__2_i_1_n_0\
    );
\barycentricRowResetB0_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \barycentricRowResetB_reg_n_0_[29]\,
      I1 => \barycentricRowResetB_reg_n_0_[30]\,
      O => \barycentricRowResetB0_carry__2_i_2_n_0\
    );
\barycentricRowResetB0_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \barycentricRowResetB_reg_n_0_[28]\,
      I1 => \barycentricRowResetB_reg_n_0_[29]\,
      O => \barycentricRowResetB0_carry__2_i_3_n_0\
    );
\barycentricRowResetB0_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \barycentricRowResetB_reg_n_0_[27]\,
      I1 => \barycentricRowResetB_reg_n_0_[28]\,
      O => \barycentricRowResetB0_carry__2_i_4_n_0\
    );
\barycentricRowResetB0_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \barycentricRowResetB_reg_n_0_[26]\,
      I1 => \barycentricRowResetB_reg_n_0_[27]\,
      O => \barycentricRowResetB0_carry__2_i_5_n_0\
    );
\barycentricRowResetB0_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \barycentricRowResetB_reg_n_0_[25]\,
      I1 => \barycentricRowResetB_reg_n_0_[26]\,
      O => \barycentricRowResetB0_carry__2_i_6_n_0\
    );
\barycentricRowResetB0_carry__2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \barycentricRowResetB_reg_n_0_[24]\,
      I1 => \barycentricRowResetB_reg_n_0_[25]\,
      O => \barycentricRowResetB0_carry__2_i_7_n_0\
    );
\barycentricRowResetB0_carry__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \barycentricRowResetB_reg_n_0_[23]\,
      I1 => \barycentricRowResetB_reg_n_0_[24]\,
      O => \barycentricRowResetB0_carry__2_i_8_n_0\
    );
barycentricRowResetB0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \barycentricRowResetB_reg_n_0_[7]\,
      I1 => barycentricYDeltaB(7),
      O => barycentricRowResetB0_carry_i_1_n_0
    );
barycentricRowResetB0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \barycentricRowResetB_reg_n_0_[6]\,
      I1 => barycentricYDeltaB(6),
      O => barycentricRowResetB0_carry_i_2_n_0
    );
barycentricRowResetB0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \barycentricRowResetB_reg_n_0_[5]\,
      I1 => barycentricYDeltaB(5),
      O => barycentricRowResetB0_carry_i_3_n_0
    );
barycentricRowResetB0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \barycentricRowResetB_reg_n_0_[4]\,
      I1 => barycentricYDeltaB(4),
      O => barycentricRowResetB0_carry_i_4_n_0
    );
barycentricRowResetB0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \barycentricRowResetB_reg_n_0_[3]\,
      I1 => barycentricYDeltaB(3),
      O => barycentricRowResetB0_carry_i_5_n_0
    );
barycentricRowResetB0_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \barycentricRowResetB_reg_n_0_[2]\,
      I1 => barycentricYDeltaB(2),
      O => barycentricRowResetB0_carry_i_6_n_0
    );
barycentricRowResetB0_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \barycentricRowResetB_reg_n_0_[1]\,
      I1 => barycentricYDeltaB(1),
      O => barycentricRowResetB0_carry_i_7_n_0
    );
barycentricRowResetB0_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \barycentricRowResetB_reg_n_0_[0]\,
      I1 => barycentricYDeltaB(0),
      O => barycentricRowResetB0_carry_i_8_n_0
    );
\barycentricRowResetB[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetB(0),
      I1 => statCyclesIdle,
      I2 => in37(0),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetB(0)
    );
\barycentricRowResetB[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetB(10),
      I1 => statCyclesIdle,
      I2 => in37(10),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetB(10)
    );
\barycentricRowResetB[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetB(11),
      I1 => statCyclesIdle,
      I2 => in37(11),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetB(11)
    );
\barycentricRowResetB[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetB(12),
      I1 => statCyclesIdle,
      I2 => in37(12),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetB(12)
    );
\barycentricRowResetB[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetB(13),
      I1 => statCyclesIdle,
      I2 => in37(13),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetB(13)
    );
\barycentricRowResetB[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetB(14),
      I1 => statCyclesIdle,
      I2 => in37(14),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetB(14)
    );
\barycentricRowResetB[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetB(15),
      I1 => statCyclesIdle,
      I2 => in37(15),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetB(15)
    );
\barycentricRowResetB[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetB(16),
      I1 => statCyclesIdle,
      I2 => in37(16),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetB(16)
    );
\barycentricRowResetB[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetB(17),
      I1 => statCyclesIdle,
      I2 => in37(17),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetB(17)
    );
\barycentricRowResetB[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetB(18),
      I1 => statCyclesIdle,
      I2 => in37(18),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetB(18)
    );
\barycentricRowResetB[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetB(19),
      I1 => statCyclesIdle,
      I2 => in37(19),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetB(19)
    );
\barycentricRowResetB[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetB(1),
      I1 => statCyclesIdle,
      I2 => in37(1),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetB(1)
    );
\barycentricRowResetB[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetB(20),
      I1 => statCyclesIdle,
      I2 => in37(20),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetB(20)
    );
\barycentricRowResetB[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetB(21),
      I1 => statCyclesIdle,
      I2 => in37(21),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetB(21)
    );
\barycentricRowResetB[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetB(22),
      I1 => statCyclesIdle,
      I2 => in37(22),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetB(22)
    );
\barycentricRowResetB[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetB(23),
      I1 => statCyclesIdle,
      I2 => in37(23),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetB(23)
    );
\barycentricRowResetB[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetB(24),
      I1 => statCyclesIdle,
      I2 => in37(24),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetB(24)
    );
\barycentricRowResetB[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetB(25),
      I1 => statCyclesIdle,
      I2 => in37(25),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetB(25)
    );
\barycentricRowResetB[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetB(26),
      I1 => statCyclesIdle,
      I2 => in37(26),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetB(26)
    );
\barycentricRowResetB[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetB(27),
      I1 => statCyclesIdle,
      I2 => in37(27),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetB(27)
    );
\barycentricRowResetB[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetB(28),
      I1 => statCyclesIdle,
      I2 => in37(28),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetB(28)
    );
\barycentricRowResetB[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetB(29),
      I1 => statCyclesIdle,
      I2 => in37(29),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetB(29)
    );
\barycentricRowResetB[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetB(2),
      I1 => statCyclesIdle,
      I2 => in37(2),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetB(2)
    );
\barycentricRowResetB[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetB(30),
      I1 => statCyclesIdle,
      I2 => in37(30),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetB(30)
    );
\barycentricRowResetB[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetB(31),
      I1 => statCyclesIdle,
      I2 => in37(31),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetB(31)
    );
\barycentricRowResetB[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetB(3),
      I1 => statCyclesIdle,
      I2 => in37(3),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetB(3)
    );
\barycentricRowResetB[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetB(4),
      I1 => statCyclesIdle,
      I2 => in37(4),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetB(4)
    );
\barycentricRowResetB[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetB(5),
      I1 => statCyclesIdle,
      I2 => in37(5),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetB(5)
    );
\barycentricRowResetB[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetB(6),
      I1 => statCyclesIdle,
      I2 => in37(6),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetB(6)
    );
\barycentricRowResetB[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetB(7),
      I1 => statCyclesIdle,
      I2 => in37(7),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetB(7)
    );
\barycentricRowResetB[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetB(8),
      I1 => statCyclesIdle,
      I2 => in37(8),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetB(8)
    );
\barycentricRowResetB[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetB(9),
      I1 => statCyclesIdle,
      I2 => in37(9),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetB(9)
    );
\barycentricRowResetB_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetB(0),
      Q => \barycentricRowResetB_reg_n_0_[0]\,
      R => '0'
    );
\barycentricRowResetB_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetB(10),
      Q => \barycentricRowResetB_reg_n_0_[10]\,
      R => '0'
    );
\barycentricRowResetB_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetB(11),
      Q => \barycentricRowResetB_reg_n_0_[11]\,
      R => '0'
    );
\barycentricRowResetB_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetB(12),
      Q => \barycentricRowResetB_reg_n_0_[12]\,
      R => '0'
    );
\barycentricRowResetB_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetB(13),
      Q => \barycentricRowResetB_reg_n_0_[13]\,
      R => '0'
    );
\barycentricRowResetB_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetB(14),
      Q => \barycentricRowResetB_reg_n_0_[14]\,
      R => '0'
    );
\barycentricRowResetB_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetB(15),
      Q => \barycentricRowResetB_reg_n_0_[15]\,
      R => '0'
    );
\barycentricRowResetB_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetB(16),
      Q => \barycentricRowResetB_reg_n_0_[16]\,
      R => '0'
    );
\barycentricRowResetB_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetB(17),
      Q => \barycentricRowResetB_reg_n_0_[17]\,
      R => '0'
    );
\barycentricRowResetB_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetB(18),
      Q => \barycentricRowResetB_reg_n_0_[18]\,
      R => '0'
    );
\barycentricRowResetB_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetB(19),
      Q => \barycentricRowResetB_reg_n_0_[19]\,
      R => '0'
    );
\barycentricRowResetB_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetB(1),
      Q => \barycentricRowResetB_reg_n_0_[1]\,
      R => '0'
    );
\barycentricRowResetB_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetB(20),
      Q => \barycentricRowResetB_reg_n_0_[20]\,
      R => '0'
    );
\barycentricRowResetB_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetB(21),
      Q => \barycentricRowResetB_reg_n_0_[21]\,
      R => '0'
    );
\barycentricRowResetB_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetB(22),
      Q => \barycentricRowResetB_reg_n_0_[22]\,
      R => '0'
    );
\barycentricRowResetB_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetB(23),
      Q => \barycentricRowResetB_reg_n_0_[23]\,
      R => '0'
    );
\barycentricRowResetB_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetB(24),
      Q => \barycentricRowResetB_reg_n_0_[24]\,
      R => '0'
    );
\barycentricRowResetB_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetB(25),
      Q => \barycentricRowResetB_reg_n_0_[25]\,
      R => '0'
    );
\barycentricRowResetB_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetB(26),
      Q => \barycentricRowResetB_reg_n_0_[26]\,
      R => '0'
    );
\barycentricRowResetB_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetB(27),
      Q => \barycentricRowResetB_reg_n_0_[27]\,
      R => '0'
    );
\barycentricRowResetB_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetB(28),
      Q => \barycentricRowResetB_reg_n_0_[28]\,
      R => '0'
    );
\barycentricRowResetB_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetB(29),
      Q => \barycentricRowResetB_reg_n_0_[29]\,
      R => '0'
    );
\barycentricRowResetB_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetB(2),
      Q => \barycentricRowResetB_reg_n_0_[2]\,
      R => '0'
    );
\barycentricRowResetB_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetB(30),
      Q => \barycentricRowResetB_reg_n_0_[30]\,
      R => '0'
    );
\barycentricRowResetB_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetB(31),
      Q => \barycentricRowResetB_reg_n_0_[31]\,
      R => '0'
    );
\barycentricRowResetB_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetB(3),
      Q => \barycentricRowResetB_reg_n_0_[3]\,
      R => '0'
    );
\barycentricRowResetB_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetB(4),
      Q => \barycentricRowResetB_reg_n_0_[4]\,
      R => '0'
    );
\barycentricRowResetB_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetB(5),
      Q => \barycentricRowResetB_reg_n_0_[5]\,
      R => '0'
    );
\barycentricRowResetB_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetB(6),
      Q => \barycentricRowResetB_reg_n_0_[6]\,
      R => '0'
    );
\barycentricRowResetB_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetB(7),
      Q => \barycentricRowResetB_reg_n_0_[7]\,
      R => '0'
    );
\barycentricRowResetB_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetB(8),
      Q => \barycentricRowResetB_reg_n_0_[8]\,
      R => '0'
    );
\barycentricRowResetB_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetB(9),
      Q => \barycentricRowResetB_reg_n_0_[9]\,
      R => '0'
    );
barycentricRowResetC0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => barycentricRowResetC0_carry_n_0,
      CO(6) => barycentricRowResetC0_carry_n_1,
      CO(5) => barycentricRowResetC0_carry_n_2,
      CO(4) => barycentricRowResetC0_carry_n_3,
      CO(3) => NLW_barycentricRowResetC0_carry_CO_UNCONNECTED(3),
      CO(2) => barycentricRowResetC0_carry_n_5,
      CO(1) => barycentricRowResetC0_carry_n_6,
      CO(0) => barycentricRowResetC0_carry_n_7,
      DI(7) => \barycentricRowResetC_reg_n_0_[7]\,
      DI(6) => \barycentricRowResetC_reg_n_0_[6]\,
      DI(5) => \barycentricRowResetC_reg_n_0_[5]\,
      DI(4) => \barycentricRowResetC_reg_n_0_[4]\,
      DI(3) => \barycentricRowResetC_reg_n_0_[3]\,
      DI(2) => \barycentricRowResetC_reg_n_0_[2]\,
      DI(1) => \barycentricRowResetC_reg_n_0_[1]\,
      DI(0) => \barycentricRowResetC_reg_n_0_[0]\,
      O(7 downto 0) => in35(7 downto 0),
      S(7) => barycentricRowResetC0_carry_i_1_n_0,
      S(6) => barycentricRowResetC0_carry_i_2_n_0,
      S(5) => barycentricRowResetC0_carry_i_3_n_0,
      S(4) => barycentricRowResetC0_carry_i_4_n_0,
      S(3) => barycentricRowResetC0_carry_i_5_n_0,
      S(2) => barycentricRowResetC0_carry_i_6_n_0,
      S(1) => barycentricRowResetC0_carry_i_7_n_0,
      S(0) => barycentricRowResetC0_carry_i_8_n_0
    );
\barycentricRowResetC0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => barycentricRowResetC0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \barycentricRowResetC0_carry__0_n_0\,
      CO(6) => \barycentricRowResetC0_carry__0_n_1\,
      CO(5) => \barycentricRowResetC0_carry__0_n_2\,
      CO(4) => \barycentricRowResetC0_carry__0_n_3\,
      CO(3) => \NLW_barycentricRowResetC0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \barycentricRowResetC0_carry__0_n_5\,
      CO(1) => \barycentricRowResetC0_carry__0_n_6\,
      CO(0) => \barycentricRowResetC0_carry__0_n_7\,
      DI(7) => barycentricYDeltaC(15),
      DI(6) => \barycentricRowResetC_reg_n_0_[14]\,
      DI(5) => \barycentricRowResetC_reg_n_0_[13]\,
      DI(4) => \barycentricRowResetC_reg_n_0_[12]\,
      DI(3) => \barycentricRowResetC_reg_n_0_[11]\,
      DI(2) => \barycentricRowResetC_reg_n_0_[10]\,
      DI(1) => \barycentricRowResetC_reg_n_0_[9]\,
      DI(0) => \barycentricRowResetC_reg_n_0_[8]\,
      O(7 downto 0) => in35(15 downto 8),
      S(7) => \barycentricRowResetC0_carry__0_i_1_n_0\,
      S(6) => \barycentricRowResetC0_carry__0_i_2_n_0\,
      S(5) => \barycentricRowResetC0_carry__0_i_3_n_0\,
      S(4) => \barycentricRowResetC0_carry__0_i_4_n_0\,
      S(3) => \barycentricRowResetC0_carry__0_i_5_n_0\,
      S(2) => \barycentricRowResetC0_carry__0_i_6_n_0\,
      S(1) => \barycentricRowResetC0_carry__0_i_7_n_0\,
      S(0) => \barycentricRowResetC0_carry__0_i_8_n_0\
    );
\barycentricRowResetC0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => barycentricYDeltaC(15),
      I1 => \barycentricRowResetC_reg_n_0_[15]\,
      O => \barycentricRowResetC0_carry__0_i_1_n_0\
    );
\barycentricRowResetC0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \barycentricRowResetC_reg_n_0_[14]\,
      I1 => barycentricYDeltaC(14),
      O => \barycentricRowResetC0_carry__0_i_2_n_0\
    );
\barycentricRowResetC0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \barycentricRowResetC_reg_n_0_[13]\,
      I1 => barycentricYDeltaC(13),
      O => \barycentricRowResetC0_carry__0_i_3_n_0\
    );
\barycentricRowResetC0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \barycentricRowResetC_reg_n_0_[12]\,
      I1 => barycentricYDeltaC(12),
      O => \barycentricRowResetC0_carry__0_i_4_n_0\
    );
\barycentricRowResetC0_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \barycentricRowResetC_reg_n_0_[11]\,
      I1 => barycentricYDeltaC(11),
      O => \barycentricRowResetC0_carry__0_i_5_n_0\
    );
\barycentricRowResetC0_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \barycentricRowResetC_reg_n_0_[10]\,
      I1 => barycentricYDeltaC(10),
      O => \barycentricRowResetC0_carry__0_i_6_n_0\
    );
\barycentricRowResetC0_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \barycentricRowResetC_reg_n_0_[9]\,
      I1 => barycentricYDeltaC(9),
      O => \barycentricRowResetC0_carry__0_i_7_n_0\
    );
\barycentricRowResetC0_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \barycentricRowResetC_reg_n_0_[8]\,
      I1 => barycentricYDeltaC(8),
      O => \barycentricRowResetC0_carry__0_i_8_n_0\
    );
\barycentricRowResetC0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \barycentricRowResetC0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \barycentricRowResetC0_carry__1_n_0\,
      CO(6) => \barycentricRowResetC0_carry__1_n_1\,
      CO(5) => \barycentricRowResetC0_carry__1_n_2\,
      CO(4) => \barycentricRowResetC0_carry__1_n_3\,
      CO(3) => \NLW_barycentricRowResetC0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \barycentricRowResetC0_carry__1_n_5\,
      CO(1) => \barycentricRowResetC0_carry__1_n_6\,
      CO(0) => \barycentricRowResetC0_carry__1_n_7\,
      DI(7) => \barycentricRowResetC_reg_n_0_[22]\,
      DI(6) => \barycentricRowResetC_reg_n_0_[21]\,
      DI(5) => \barycentricRowResetC_reg_n_0_[20]\,
      DI(4) => \barycentricRowResetC_reg_n_0_[19]\,
      DI(3) => \barycentricRowResetC_reg_n_0_[18]\,
      DI(2) => \barycentricRowResetC_reg_n_0_[17]\,
      DI(1) => \barycentricRowResetC_reg_n_0_[16]\,
      DI(0) => \barycentricRowResetC0_carry__1_i_1_n_0\,
      O(7 downto 0) => in35(23 downto 16),
      S(7) => \barycentricRowResetC0_carry__1_i_2_n_0\,
      S(6) => \barycentricRowResetC0_carry__1_i_3_n_0\,
      S(5) => \barycentricRowResetC0_carry__1_i_4_n_0\,
      S(4) => \barycentricRowResetC0_carry__1_i_5_n_0\,
      S(3) => \barycentricRowResetC0_carry__1_i_6_n_0\,
      S(2) => \barycentricRowResetC0_carry__1_i_7_n_0\,
      S(1) => \barycentricRowResetC0_carry__1_i_8_n_0\,
      S(0) => \barycentricRowResetC0_carry__1_i_9_n_0\
    );
\barycentricRowResetC0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => barycentricYDeltaC(15),
      O => \barycentricRowResetC0_carry__1_i_1_n_0\
    );
\barycentricRowResetC0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \barycentricRowResetC_reg_n_0_[22]\,
      I1 => \barycentricRowResetC_reg_n_0_[23]\,
      O => \barycentricRowResetC0_carry__1_i_2_n_0\
    );
\barycentricRowResetC0_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \barycentricRowResetC_reg_n_0_[21]\,
      I1 => \barycentricRowResetC_reg_n_0_[22]\,
      O => \barycentricRowResetC0_carry__1_i_3_n_0\
    );
\barycentricRowResetC0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \barycentricRowResetC_reg_n_0_[20]\,
      I1 => \barycentricRowResetC_reg_n_0_[21]\,
      O => \barycentricRowResetC0_carry__1_i_4_n_0\
    );
\barycentricRowResetC0_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \barycentricRowResetC_reg_n_0_[19]\,
      I1 => \barycentricRowResetC_reg_n_0_[20]\,
      O => \barycentricRowResetC0_carry__1_i_5_n_0\
    );
\barycentricRowResetC0_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \barycentricRowResetC_reg_n_0_[18]\,
      I1 => \barycentricRowResetC_reg_n_0_[19]\,
      O => \barycentricRowResetC0_carry__1_i_6_n_0\
    );
\barycentricRowResetC0_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \barycentricRowResetC_reg_n_0_[17]\,
      I1 => \barycentricRowResetC_reg_n_0_[18]\,
      O => \barycentricRowResetC0_carry__1_i_7_n_0\
    );
\barycentricRowResetC0_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \barycentricRowResetC_reg_n_0_[16]\,
      I1 => \barycentricRowResetC_reg_n_0_[17]\,
      O => \barycentricRowResetC0_carry__1_i_8_n_0\
    );
\barycentricRowResetC0_carry__1_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => barycentricYDeltaC(15),
      I1 => \barycentricRowResetC_reg_n_0_[16]\,
      O => \barycentricRowResetC0_carry__1_i_9_n_0\
    );
\barycentricRowResetC0_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \barycentricRowResetC0_carry__1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_barycentricRowResetC0_carry__2_CO_UNCONNECTED\(7),
      CO(6) => \barycentricRowResetC0_carry__2_n_1\,
      CO(5) => \barycentricRowResetC0_carry__2_n_2\,
      CO(4) => \barycentricRowResetC0_carry__2_n_3\,
      CO(3) => \NLW_barycentricRowResetC0_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \barycentricRowResetC0_carry__2_n_5\,
      CO(1) => \barycentricRowResetC0_carry__2_n_6\,
      CO(0) => \barycentricRowResetC0_carry__2_n_7\,
      DI(7) => '0',
      DI(6) => \barycentricRowResetC_reg_n_0_[29]\,
      DI(5) => \barycentricRowResetC_reg_n_0_[28]\,
      DI(4) => \barycentricRowResetC_reg_n_0_[27]\,
      DI(3) => \barycentricRowResetC_reg_n_0_[26]\,
      DI(2) => \barycentricRowResetC_reg_n_0_[25]\,
      DI(1) => \barycentricRowResetC_reg_n_0_[24]\,
      DI(0) => \barycentricRowResetC_reg_n_0_[23]\,
      O(7 downto 0) => in35(31 downto 24),
      S(7) => \barycentricRowResetC0_carry__2_i_1_n_0\,
      S(6) => \barycentricRowResetC0_carry__2_i_2_n_0\,
      S(5) => \barycentricRowResetC0_carry__2_i_3_n_0\,
      S(4) => \barycentricRowResetC0_carry__2_i_4_n_0\,
      S(3) => \barycentricRowResetC0_carry__2_i_5_n_0\,
      S(2) => \barycentricRowResetC0_carry__2_i_6_n_0\,
      S(1) => \barycentricRowResetC0_carry__2_i_7_n_0\,
      S(0) => \barycentricRowResetC0_carry__2_i_8_n_0\
    );
\barycentricRowResetC0_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \barycentricRowResetC_reg_n_0_[30]\,
      I1 => \barycentricRowResetC_reg_n_0_[31]\,
      O => \barycentricRowResetC0_carry__2_i_1_n_0\
    );
\barycentricRowResetC0_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \barycentricRowResetC_reg_n_0_[29]\,
      I1 => \barycentricRowResetC_reg_n_0_[30]\,
      O => \barycentricRowResetC0_carry__2_i_2_n_0\
    );
\barycentricRowResetC0_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \barycentricRowResetC_reg_n_0_[28]\,
      I1 => \barycentricRowResetC_reg_n_0_[29]\,
      O => \barycentricRowResetC0_carry__2_i_3_n_0\
    );
\barycentricRowResetC0_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \barycentricRowResetC_reg_n_0_[27]\,
      I1 => \barycentricRowResetC_reg_n_0_[28]\,
      O => \barycentricRowResetC0_carry__2_i_4_n_0\
    );
\barycentricRowResetC0_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \barycentricRowResetC_reg_n_0_[26]\,
      I1 => \barycentricRowResetC_reg_n_0_[27]\,
      O => \barycentricRowResetC0_carry__2_i_5_n_0\
    );
\barycentricRowResetC0_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \barycentricRowResetC_reg_n_0_[25]\,
      I1 => \barycentricRowResetC_reg_n_0_[26]\,
      O => \barycentricRowResetC0_carry__2_i_6_n_0\
    );
\barycentricRowResetC0_carry__2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \barycentricRowResetC_reg_n_0_[24]\,
      I1 => \barycentricRowResetC_reg_n_0_[25]\,
      O => \barycentricRowResetC0_carry__2_i_7_n_0\
    );
\barycentricRowResetC0_carry__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \barycentricRowResetC_reg_n_0_[23]\,
      I1 => \barycentricRowResetC_reg_n_0_[24]\,
      O => \barycentricRowResetC0_carry__2_i_8_n_0\
    );
barycentricRowResetC0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \barycentricRowResetC_reg_n_0_[7]\,
      I1 => barycentricYDeltaC(7),
      O => barycentricRowResetC0_carry_i_1_n_0
    );
barycentricRowResetC0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \barycentricRowResetC_reg_n_0_[6]\,
      I1 => barycentricYDeltaC(6),
      O => barycentricRowResetC0_carry_i_2_n_0
    );
barycentricRowResetC0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \barycentricRowResetC_reg_n_0_[5]\,
      I1 => barycentricYDeltaC(5),
      O => barycentricRowResetC0_carry_i_3_n_0
    );
barycentricRowResetC0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \barycentricRowResetC_reg_n_0_[4]\,
      I1 => barycentricYDeltaC(4),
      O => barycentricRowResetC0_carry_i_4_n_0
    );
barycentricRowResetC0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \barycentricRowResetC_reg_n_0_[3]\,
      I1 => barycentricYDeltaC(3),
      O => barycentricRowResetC0_carry_i_5_n_0
    );
barycentricRowResetC0_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \barycentricRowResetC_reg_n_0_[2]\,
      I1 => barycentricYDeltaC(2),
      O => barycentricRowResetC0_carry_i_6_n_0
    );
barycentricRowResetC0_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \barycentricRowResetC_reg_n_0_[1]\,
      I1 => barycentricYDeltaC(1),
      O => barycentricRowResetC0_carry_i_7_n_0
    );
barycentricRowResetC0_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \barycentricRowResetC_reg_n_0_[0]\,
      I1 => barycentricYDeltaC(0),
      O => barycentricRowResetC0_carry_i_8_n_0
    );
\barycentricRowResetC[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetC(0),
      I1 => statCyclesIdle,
      I2 => in35(0),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetC(0)
    );
\barycentricRowResetC[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetC(10),
      I1 => statCyclesIdle,
      I2 => in35(10),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetC(10)
    );
\barycentricRowResetC[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetC(11),
      I1 => statCyclesIdle,
      I2 => in35(11),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetC(11)
    );
\barycentricRowResetC[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetC(12),
      I1 => statCyclesIdle,
      I2 => in35(12),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetC(12)
    );
\barycentricRowResetC[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetC(13),
      I1 => statCyclesIdle,
      I2 => in35(13),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetC(13)
    );
\barycentricRowResetC[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetC(14),
      I1 => statCyclesIdle,
      I2 => in35(14),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetC(14)
    );
\barycentricRowResetC[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetC(15),
      I1 => statCyclesIdle,
      I2 => in35(15),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetC(15)
    );
\barycentricRowResetC[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetC(16),
      I1 => statCyclesIdle,
      I2 => in35(16),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetC(16)
    );
\barycentricRowResetC[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetC(17),
      I1 => statCyclesIdle,
      I2 => in35(17),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetC(17)
    );
\barycentricRowResetC[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetC(18),
      I1 => statCyclesIdle,
      I2 => in35(18),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetC(18)
    );
\barycentricRowResetC[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetC(19),
      I1 => statCyclesIdle,
      I2 => in35(19),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetC(19)
    );
\barycentricRowResetC[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetC(1),
      I1 => statCyclesIdle,
      I2 => in35(1),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetC(1)
    );
\barycentricRowResetC[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetC(20),
      I1 => statCyclesIdle,
      I2 => in35(20),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetC(20)
    );
\barycentricRowResetC[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetC(21),
      I1 => statCyclesIdle,
      I2 => in35(21),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetC(21)
    );
\barycentricRowResetC[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetC(22),
      I1 => statCyclesIdle,
      I2 => in35(22),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetC(22)
    );
\barycentricRowResetC[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetC(23),
      I1 => statCyclesIdle,
      I2 => in35(23),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetC(23)
    );
\barycentricRowResetC[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetC(24),
      I1 => statCyclesIdle,
      I2 => in35(24),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetC(24)
    );
\barycentricRowResetC[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetC(25),
      I1 => statCyclesIdle,
      I2 => in35(25),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetC(25)
    );
\barycentricRowResetC[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetC(26),
      I1 => statCyclesIdle,
      I2 => in35(26),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetC(26)
    );
\barycentricRowResetC[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetC(27),
      I1 => statCyclesIdle,
      I2 => in35(27),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetC(27)
    );
\barycentricRowResetC[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetC(28),
      I1 => statCyclesIdle,
      I2 => in35(28),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetC(28)
    );
\barycentricRowResetC[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetC(29),
      I1 => statCyclesIdle,
      I2 => in35(29),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetC(29)
    );
\barycentricRowResetC[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetC(2),
      I1 => statCyclesIdle,
      I2 => in35(2),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetC(2)
    );
\barycentricRowResetC[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetC(30),
      I1 => statCyclesIdle,
      I2 => in35(30),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetC(30)
    );
\barycentricRowResetC[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetC(31),
      I1 => statCyclesIdle,
      I2 => in35(31),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetC(31)
    );
\barycentricRowResetC[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetC(3),
      I1 => statCyclesIdle,
      I2 => in35(3),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetC(3)
    );
\barycentricRowResetC[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetC(4),
      I1 => statCyclesIdle,
      I2 => in35(4),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetC(4)
    );
\barycentricRowResetC[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetC(5),
      I1 => statCyclesIdle,
      I2 => in35(5),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetC(5)
    );
\barycentricRowResetC[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetC(6),
      I1 => statCyclesIdle,
      I2 => in35(6),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetC(6)
    );
\barycentricRowResetC[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetC(7),
      I1 => statCyclesIdle,
      I2 => in35(7),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetC(7)
    );
\barycentricRowResetC[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetC(8),
      I1 => statCyclesIdle,
      I2 => in35(8),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetC(8)
    );
\barycentricRowResetC[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inInitialBarycentricRowResetC(9),
      I1 => statCyclesIdle,
      I2 => in35(9),
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => barycentricRowResetC(9)
    );
\barycentricRowResetC_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetC(0),
      Q => \barycentricRowResetC_reg_n_0_[0]\,
      R => '0'
    );
\barycentricRowResetC_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetC(10),
      Q => \barycentricRowResetC_reg_n_0_[10]\,
      R => '0'
    );
\barycentricRowResetC_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetC(11),
      Q => \barycentricRowResetC_reg_n_0_[11]\,
      R => '0'
    );
\barycentricRowResetC_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetC(12),
      Q => \barycentricRowResetC_reg_n_0_[12]\,
      R => '0'
    );
\barycentricRowResetC_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetC(13),
      Q => \barycentricRowResetC_reg_n_0_[13]\,
      R => '0'
    );
\barycentricRowResetC_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetC(14),
      Q => \barycentricRowResetC_reg_n_0_[14]\,
      R => '0'
    );
\barycentricRowResetC_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetC(15),
      Q => \barycentricRowResetC_reg_n_0_[15]\,
      R => '0'
    );
\barycentricRowResetC_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetC(16),
      Q => \barycentricRowResetC_reg_n_0_[16]\,
      R => '0'
    );
\barycentricRowResetC_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetC(17),
      Q => \barycentricRowResetC_reg_n_0_[17]\,
      R => '0'
    );
\barycentricRowResetC_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetC(18),
      Q => \barycentricRowResetC_reg_n_0_[18]\,
      R => '0'
    );
\barycentricRowResetC_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetC(19),
      Q => \barycentricRowResetC_reg_n_0_[19]\,
      R => '0'
    );
\barycentricRowResetC_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetC(1),
      Q => \barycentricRowResetC_reg_n_0_[1]\,
      R => '0'
    );
\barycentricRowResetC_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetC(20),
      Q => \barycentricRowResetC_reg_n_0_[20]\,
      R => '0'
    );
\barycentricRowResetC_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetC(21),
      Q => \barycentricRowResetC_reg_n_0_[21]\,
      R => '0'
    );
\barycentricRowResetC_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetC(22),
      Q => \barycentricRowResetC_reg_n_0_[22]\,
      R => '0'
    );
\barycentricRowResetC_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetC(23),
      Q => \barycentricRowResetC_reg_n_0_[23]\,
      R => '0'
    );
\barycentricRowResetC_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetC(24),
      Q => \barycentricRowResetC_reg_n_0_[24]\,
      R => '0'
    );
\barycentricRowResetC_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetC(25),
      Q => \barycentricRowResetC_reg_n_0_[25]\,
      R => '0'
    );
\barycentricRowResetC_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetC(26),
      Q => \barycentricRowResetC_reg_n_0_[26]\,
      R => '0'
    );
\barycentricRowResetC_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetC(27),
      Q => \barycentricRowResetC_reg_n_0_[27]\,
      R => '0'
    );
\barycentricRowResetC_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetC(28),
      Q => \barycentricRowResetC_reg_n_0_[28]\,
      R => '0'
    );
\barycentricRowResetC_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetC(29),
      Q => \barycentricRowResetC_reg_n_0_[29]\,
      R => '0'
    );
\barycentricRowResetC_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetC(2),
      Q => \barycentricRowResetC_reg_n_0_[2]\,
      R => '0'
    );
\barycentricRowResetC_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetC(30),
      Q => \barycentricRowResetC_reg_n_0_[30]\,
      R => '0'
    );
\barycentricRowResetC_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetC(31),
      Q => \barycentricRowResetC_reg_n_0_[31]\,
      R => '0'
    );
\barycentricRowResetC_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetC(3),
      Q => \barycentricRowResetC_reg_n_0_[3]\,
      R => '0'
    );
\barycentricRowResetC_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetC(4),
      Q => \barycentricRowResetC_reg_n_0_[4]\,
      R => '0'
    );
\barycentricRowResetC_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetC(5),
      Q => \barycentricRowResetC_reg_n_0_[5]\,
      R => '0'
    );
\barycentricRowResetC_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetC(6),
      Q => \barycentricRowResetC_reg_n_0_[6]\,
      R => '0'
    );
\barycentricRowResetC_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetC(7),
      Q => \barycentricRowResetC_reg_n_0_[7]\,
      R => '0'
    );
\barycentricRowResetC_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetC(8),
      Q => \barycentricRowResetC_reg_n_0_[8]\,
      R => '0'
    );
\barycentricRowResetC_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => barycentricRowResetC(9),
      Q => \barycentricRowResetC_reg_n_0_[9]\,
      R => '0'
    );
\barycentricXDeltaA_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaA(0),
      Q => barycentricXDeltaA(0),
      R => '0'
    );
\barycentricXDeltaA_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaA(10),
      Q => barycentricXDeltaA(10),
      R => '0'
    );
\barycentricXDeltaA_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaA(11),
      Q => barycentricXDeltaA(11),
      R => '0'
    );
\barycentricXDeltaA_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaA(12),
      Q => barycentricXDeltaA(12),
      R => '0'
    );
\barycentricXDeltaA_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaA(13),
      Q => barycentricXDeltaA(13),
      R => '0'
    );
\barycentricXDeltaA_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaA(14),
      Q => barycentricXDeltaA(14),
      R => '0'
    );
\barycentricXDeltaA_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaA(15),
      Q => barycentricXDeltaA(15),
      R => '0'
    );
\barycentricXDeltaA_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaA(1),
      Q => barycentricXDeltaA(1),
      R => '0'
    );
\barycentricXDeltaA_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaA(2),
      Q => barycentricXDeltaA(2),
      R => '0'
    );
\barycentricXDeltaA_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaA(3),
      Q => barycentricXDeltaA(3),
      R => '0'
    );
\barycentricXDeltaA_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaA(4),
      Q => barycentricXDeltaA(4),
      R => '0'
    );
\barycentricXDeltaA_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaA(5),
      Q => barycentricXDeltaA(5),
      R => '0'
    );
\barycentricXDeltaA_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaA(6),
      Q => barycentricXDeltaA(6),
      R => '0'
    );
\barycentricXDeltaA_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaA(7),
      Q => barycentricXDeltaA(7),
      R => '0'
    );
\barycentricXDeltaA_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaA(8),
      Q => barycentricXDeltaA(8),
      R => '0'
    );
\barycentricXDeltaA_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaA(9),
      Q => barycentricXDeltaA(9),
      R => '0'
    );
\barycentricXDeltaB_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaB(0),
      Q => barycentricXDeltaB(0),
      R => '0'
    );
\barycentricXDeltaB_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaB(10),
      Q => barycentricXDeltaB(10),
      R => '0'
    );
\barycentricXDeltaB_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaB(11),
      Q => barycentricXDeltaB(11),
      R => '0'
    );
\barycentricXDeltaB_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaB(12),
      Q => barycentricXDeltaB(12),
      R => '0'
    );
\barycentricXDeltaB_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaB(13),
      Q => barycentricXDeltaB(13),
      R => '0'
    );
\barycentricXDeltaB_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaB(14),
      Q => barycentricXDeltaB(14),
      R => '0'
    );
\barycentricXDeltaB_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaB(15),
      Q => barycentricXDeltaB(15),
      R => '0'
    );
\barycentricXDeltaB_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaB(1),
      Q => barycentricXDeltaB(1),
      R => '0'
    );
\barycentricXDeltaB_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaB(2),
      Q => barycentricXDeltaB(2),
      R => '0'
    );
\barycentricXDeltaB_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaB(3),
      Q => barycentricXDeltaB(3),
      R => '0'
    );
\barycentricXDeltaB_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaB(4),
      Q => barycentricXDeltaB(4),
      R => '0'
    );
\barycentricXDeltaB_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaB(5),
      Q => barycentricXDeltaB(5),
      R => '0'
    );
\barycentricXDeltaB_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaB(6),
      Q => barycentricXDeltaB(6),
      R => '0'
    );
\barycentricXDeltaB_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaB(7),
      Q => barycentricXDeltaB(7),
      R => '0'
    );
\barycentricXDeltaB_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaB(8),
      Q => barycentricXDeltaB(8),
      R => '0'
    );
\barycentricXDeltaB_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaB(9),
      Q => barycentricXDeltaB(9),
      R => '0'
    );
\barycentricXDeltaC_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaC(0),
      Q => barycentricXDeltaC(0),
      R => '0'
    );
\barycentricXDeltaC_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaC(10),
      Q => barycentricXDeltaC(10),
      R => '0'
    );
\barycentricXDeltaC_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaC(11),
      Q => barycentricXDeltaC(11),
      R => '0'
    );
\barycentricXDeltaC_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaC(12),
      Q => barycentricXDeltaC(12),
      R => '0'
    );
\barycentricXDeltaC_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaC(13),
      Q => barycentricXDeltaC(13),
      R => '0'
    );
\barycentricXDeltaC_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaC(14),
      Q => barycentricXDeltaC(14),
      R => '0'
    );
\barycentricXDeltaC_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaC(15),
      Q => barycentricXDeltaC(15),
      R => '0'
    );
\barycentricXDeltaC_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaC(1),
      Q => barycentricXDeltaC(1),
      R => '0'
    );
\barycentricXDeltaC_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaC(2),
      Q => barycentricXDeltaC(2),
      R => '0'
    );
\barycentricXDeltaC_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaC(3),
      Q => barycentricXDeltaC(3),
      R => '0'
    );
\barycentricXDeltaC_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaC(4),
      Q => barycentricXDeltaC(4),
      R => '0'
    );
\barycentricXDeltaC_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaC(5),
      Q => barycentricXDeltaC(5),
      R => '0'
    );
\barycentricXDeltaC_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaC(6),
      Q => barycentricXDeltaC(6),
      R => '0'
    );
\barycentricXDeltaC_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaC(7),
      Q => barycentricXDeltaC(7),
      R => '0'
    );
\barycentricXDeltaC_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaC(8),
      Q => barycentricXDeltaC(8),
      R => '0'
    );
\barycentricXDeltaC_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricXDeltaC(9),
      Q => barycentricXDeltaC(9),
      R => '0'
    );
\barycentricYDeltaA_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaA(0),
      Q => barycentricYDeltaA(0),
      R => '0'
    );
\barycentricYDeltaA_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaA(10),
      Q => barycentricYDeltaA(10),
      R => '0'
    );
\barycentricYDeltaA_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaA(11),
      Q => barycentricYDeltaA(11),
      R => '0'
    );
\barycentricYDeltaA_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaA(12),
      Q => barycentricYDeltaA(12),
      R => '0'
    );
\barycentricYDeltaA_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaA(13),
      Q => barycentricYDeltaA(13),
      R => '0'
    );
\barycentricYDeltaA_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaA(14),
      Q => barycentricYDeltaA(14),
      R => '0'
    );
\barycentricYDeltaA_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaA(15),
      Q => barycentricYDeltaA(15),
      R => '0'
    );
\barycentricYDeltaA_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaA(1),
      Q => barycentricYDeltaA(1),
      R => '0'
    );
\barycentricYDeltaA_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaA(2),
      Q => barycentricYDeltaA(2),
      R => '0'
    );
\barycentricYDeltaA_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaA(3),
      Q => barycentricYDeltaA(3),
      R => '0'
    );
\barycentricYDeltaA_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaA(4),
      Q => barycentricYDeltaA(4),
      R => '0'
    );
\barycentricYDeltaA_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaA(5),
      Q => barycentricYDeltaA(5),
      R => '0'
    );
\barycentricYDeltaA_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaA(6),
      Q => barycentricYDeltaA(6),
      R => '0'
    );
\barycentricYDeltaA_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaA(7),
      Q => barycentricYDeltaA(7),
      R => '0'
    );
\barycentricYDeltaA_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaA(8),
      Q => barycentricYDeltaA(8),
      R => '0'
    );
\barycentricYDeltaA_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaA(9),
      Q => barycentricYDeltaA(9),
      R => '0'
    );
\barycentricYDeltaB_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaB(0),
      Q => barycentricYDeltaB(0),
      R => '0'
    );
\barycentricYDeltaB_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaB(10),
      Q => barycentricYDeltaB(10),
      R => '0'
    );
\barycentricYDeltaB_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaB(11),
      Q => barycentricYDeltaB(11),
      R => '0'
    );
\barycentricYDeltaB_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaB(12),
      Q => barycentricYDeltaB(12),
      R => '0'
    );
\barycentricYDeltaB_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaB(13),
      Q => barycentricYDeltaB(13),
      R => '0'
    );
\barycentricYDeltaB_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaB(14),
      Q => barycentricYDeltaB(14),
      R => '0'
    );
\barycentricYDeltaB_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaB(15),
      Q => barycentricYDeltaB(15),
      R => '0'
    );
\barycentricYDeltaB_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaB(1),
      Q => barycentricYDeltaB(1),
      R => '0'
    );
\barycentricYDeltaB_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaB(2),
      Q => barycentricYDeltaB(2),
      R => '0'
    );
\barycentricYDeltaB_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaB(3),
      Q => barycentricYDeltaB(3),
      R => '0'
    );
\barycentricYDeltaB_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaB(4),
      Q => barycentricYDeltaB(4),
      R => '0'
    );
\barycentricYDeltaB_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaB(5),
      Q => barycentricYDeltaB(5),
      R => '0'
    );
\barycentricYDeltaB_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaB(6),
      Q => barycentricYDeltaB(6),
      R => '0'
    );
\barycentricYDeltaB_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaB(7),
      Q => barycentricYDeltaB(7),
      R => '0'
    );
\barycentricYDeltaB_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaB(8),
      Q => barycentricYDeltaB(8),
      R => '0'
    );
\barycentricYDeltaB_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaB(9),
      Q => barycentricYDeltaB(9),
      R => '0'
    );
\barycentricYDeltaC_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaC(0),
      Q => barycentricYDeltaC(0),
      R => '0'
    );
\barycentricYDeltaC_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaC(10),
      Q => barycentricYDeltaC(10),
      R => '0'
    );
\barycentricYDeltaC_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaC(11),
      Q => barycentricYDeltaC(11),
      R => '0'
    );
\barycentricYDeltaC_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaC(12),
      Q => barycentricYDeltaC(12),
      R => '0'
    );
\barycentricYDeltaC_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaC(13),
      Q => barycentricYDeltaC(13),
      R => '0'
    );
\barycentricYDeltaC_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaC(14),
      Q => barycentricYDeltaC(14),
      R => '0'
    );
\barycentricYDeltaC_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaC(15),
      Q => barycentricYDeltaC(15),
      R => '0'
    );
\barycentricYDeltaC_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaC(1),
      Q => barycentricYDeltaC(1),
      R => '0'
    );
\barycentricYDeltaC_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaC(2),
      Q => barycentricYDeltaC(2),
      R => '0'
    );
\barycentricYDeltaC_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaC(3),
      Q => barycentricYDeltaC(3),
      R => '0'
    );
\barycentricYDeltaC_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaC(4),
      Q => barycentricYDeltaC(4),
      R => '0'
    );
\barycentricYDeltaC_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaC(5),
      Q => barycentricYDeltaC(5),
      R => '0'
    );
\barycentricYDeltaC_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaC(6),
      Q => barycentricYDeltaC(6),
      R => '0'
    );
\barycentricYDeltaC_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaC(7),
      Q => barycentricYDeltaC(7),
      R => '0'
    );
\barycentricYDeltaC_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaC(8),
      Q => barycentricYDeltaC(8),
      R => '0'
    );
\barycentricYDeltaC_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inBarycentricYDeltaC(9),
      Q => barycentricYDeltaC(9),
      R => '0'
    );
\currentDrawEventID[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => TRISETUP_newTriBegin,
      I2 => \^trisetup_readyfornewtri\,
      O => previousDrawEventID
    );
\currentDrawEventID_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => previousDrawEventID,
      D => TRISETUP_CurrentDrawEventID(0),
      Q => currentDrawEventID(0),
      R => '0'
    );
\currentDrawEventID_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => previousDrawEventID,
      D => TRISETUP_CurrentDrawEventID(10),
      Q => currentDrawEventID(10),
      R => '0'
    );
\currentDrawEventID_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => previousDrawEventID,
      D => TRISETUP_CurrentDrawEventID(11),
      Q => currentDrawEventID(11),
      R => '0'
    );
\currentDrawEventID_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => previousDrawEventID,
      D => TRISETUP_CurrentDrawEventID(12),
      Q => currentDrawEventID(12),
      R => '0'
    );
\currentDrawEventID_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => previousDrawEventID,
      D => TRISETUP_CurrentDrawEventID(13),
      Q => currentDrawEventID(13),
      R => '0'
    );
\currentDrawEventID_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => previousDrawEventID,
      D => TRISETUP_CurrentDrawEventID(14),
      Q => currentDrawEventID(14),
      R => '0'
    );
\currentDrawEventID_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => previousDrawEventID,
      D => TRISETUP_CurrentDrawEventID(15),
      Q => currentDrawEventID(15),
      R => '0'
    );
\currentDrawEventID_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => previousDrawEventID,
      D => TRISETUP_CurrentDrawEventID(1),
      Q => currentDrawEventID(1),
      R => '0'
    );
\currentDrawEventID_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => previousDrawEventID,
      D => TRISETUP_CurrentDrawEventID(2),
      Q => currentDrawEventID(2),
      R => '0'
    );
\currentDrawEventID_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => previousDrawEventID,
      D => TRISETUP_CurrentDrawEventID(3),
      Q => currentDrawEventID(3),
      R => '0'
    );
\currentDrawEventID_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => previousDrawEventID,
      D => TRISETUP_CurrentDrawEventID(4),
      Q => currentDrawEventID(4),
      R => '0'
    );
\currentDrawEventID_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => previousDrawEventID,
      D => TRISETUP_CurrentDrawEventID(5),
      Q => currentDrawEventID(5),
      R => '0'
    );
\currentDrawEventID_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => previousDrawEventID,
      D => TRISETUP_CurrentDrawEventID(6),
      Q => currentDrawEventID(6),
      R => '0'
    );
\currentDrawEventID_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => previousDrawEventID,
      D => TRISETUP_CurrentDrawEventID(7),
      Q => currentDrawEventID(7),
      R => '0'
    );
\currentDrawEventID_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => previousDrawEventID,
      D => TRISETUP_CurrentDrawEventID(8),
      Q => currentDrawEventID(8),
      R => '0'
    );
\currentDrawEventID_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => previousDrawEventID,
      D => TRISETUP_CurrentDrawEventID(9),
      Q => currentDrawEventID(9),
      R => '0'
    );
\currentState[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCD5CC00CCD5CCD5"
    )
        port map (
      I0 => \^dbg_rasterizer_state[2]\(2),
      I1 => \currentState[0]_i_2_n_0\,
      I2 => \currentState[1]_i_3_n_0\,
      I3 => \^dbg_rasterizer_state[2]\(0),
      I4 => \currentState[0]_i_3_n_0\,
      I5 => \currentState[1]_i_2_n_0\,
      O => \currentState[0]_i_1_n_0\
    );
\currentState[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00009A"
    )
        port map (
      I0 => hasWrittenPixelsForThisTriangle_reg_n_0,
      I1 => pixelXPos1_carry_n_0,
      I2 => fifoWriteEnable2,
      I3 => \^dbg_rasterizer_state[2]\(2),
      I4 => \^dbg_rasterizer_state[2]\(1),
      O => \currentState[0]_i_2_n_0\
    );
\currentState[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \currentState[0]_i_4_n_0\,
      I1 => currentDrawEventID(4),
      I2 => currentDrawEventID(1),
      I3 => currentDrawEventID(2),
      I4 => currentDrawEventID(15),
      I5 => \currentState[0]_i_5_n_0\,
      O => \currentState[0]_i_3_n_0\
    );
\currentState[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => currentDrawEventID(12),
      I1 => currentDrawEventID(13),
      I2 => currentDrawEventID(3),
      I3 => currentDrawEventID(8),
      O => \currentState[0]_i_4_n_0\
    );
\currentState[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => currentDrawEventID(5),
      I1 => currentDrawEventID(7),
      I2 => currentDrawEventID(10),
      I3 => currentDrawEventID(6),
      I4 => \currentState[0]_i_6_n_0\,
      O => \currentState[0]_i_5_n_0\
    );
\currentState[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => currentDrawEventID(14),
      I1 => currentDrawEventID(11),
      I2 => currentDrawEventID(0),
      I3 => currentDrawEventID(9),
      O => \currentState[0]_i_6_n_0\
    );
\currentState[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3330000033B833B8"
    )
        port map (
      I0 => \currentState[2]_i_4_n_0\,
      I1 => \^dbg_rasterizer_state[2]\(0),
      I2 => \currentState[1]_i_2_n_0\,
      I3 => \^dbg_rasterizer_state[2]\(2),
      I4 => \currentState[1]_i_3_n_0\,
      I5 => \^dbg_rasterizer_state[2]\(1),
      O => \currentState[1]_i_1_n_0\
    );
\currentState[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rasterizer_state[2]\(1),
      I1 => \FSM_onehot_currentState[3]_i_2_n_0\,
      O => \currentState[1]_i_2_n_0\
    );
\currentState[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => RASTOUT_FIFO_full,
      I1 => RASTOUT_FIFO_almost_full,
      O => \currentState[1]_i_3_n_0\
    );
\currentState[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABAAFFFFABAB"
    )
        port map (
      I0 => \writeOutPixelData[barycentricB]\,
      I1 => RASTOUT_FIFO_full,
      I2 => RASTOUT_FIFO_almost_full,
      I3 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I4 => \currentState[2]_i_3_n_0\,
      I5 => \fifoWriteData[79]_i_7_n_0\,
      O => currentState
    );
\currentState[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F2FFFF00F20000"
    )
        port map (
      I0 => hasWrittenPixelsForThisTriangle_reg_n_0,
      I1 => \currentState[2]_i_4_n_0\,
      I2 => \^dbg_rasterizer_state[2]\(1),
      I3 => \^dbg_rasterizer_state[2]\(2),
      I4 => \^dbg_rasterizer_state[2]\(0),
      I5 => \currentState[2]_i_5_n_0\,
      O => \currentState[2]_i_2_n_0\
    );
\currentState[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAFFEA"
    )
        port map (
      I0 => previousDrawEventID,
      I1 => pixelXPos1_carry_n_0,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => statCyclesWaitingForTriWorkCache,
      I4 => TRICACHE_IsFull,
      O => \currentState[2]_i_3_n_0\
    );
\currentState[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fifoWriteEnable2,
      I1 => pixelXPos1_carry_n_0,
      O => \currentState[2]_i_4_n_0\
    );
\currentState[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100000F"
    )
        port map (
      I0 => RASTOUT_FIFO_full,
      I1 => RASTOUT_FIFO_almost_full,
      I2 => \FSM_onehot_currentState[3]_i_2_n_0\,
      I3 => \^dbg_rasterizer_state[2]\(2),
      I4 => \^dbg_rasterizer_state[2]\(1),
      O => \currentState[2]_i_5_n_0\
    );
\currentState_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentState,
      D => \currentState[0]_i_1_n_0\,
      Q => \^dbg_rasterizer_state[2]\(0),
      R => '0'
    );
\currentState_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentState,
      D => \currentState[1]_i_1_n_0\,
      Q => \^dbg_rasterizer_state[2]\(1),
      R => '0'
    );
\currentState_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentState,
      D => \currentState[2]_i_2_n_0\,
      Q => \^dbg_rasterizer_state[2]\(2),
      R => '0'
    );
\fifoWriteData[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F88F8888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricB]__0\(0),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \^dbg_barycentricb[31]\(0),
      I3 => isTopLeftEdgeB,
      I4 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => \fifoWriteData[0]_i_1_n_0\
    );
\fifoWriteData[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricB]__0\(10),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricb[31]\(10),
      I4 => isTopLeftEdgeB,
      I5 => \plusOp_carry__0_n_14\,
      O => \fifoWriteData[10]_i_1_n_0\
    );
\fifoWriteData[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricB]__0\(11),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricb[31]\(11),
      I4 => isTopLeftEdgeB,
      I5 => \plusOp_carry__0_n_13\,
      O => \fifoWriteData[11]_i_1_n_0\
    );
\fifoWriteData[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricB]__0\(12),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricb[31]\(12),
      I4 => isTopLeftEdgeB,
      I5 => \plusOp_carry__0_n_12\,
      O => \fifoWriteData[12]_i_1_n_0\
    );
\fifoWriteData[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricB]__0\(13),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricb[31]\(13),
      I4 => isTopLeftEdgeB,
      I5 => \plusOp_carry__0_n_11\,
      O => \fifoWriteData[13]_i_1_n_0\
    );
\fifoWriteData[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricB]__0\(14),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricb[31]\(14),
      I4 => isTopLeftEdgeB,
      I5 => \plusOp_carry__0_n_10\,
      O => \fifoWriteData[14]_i_1_n_0\
    );
\fifoWriteData[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricB]__0\(15),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricb[31]\(15),
      I4 => isTopLeftEdgeB,
      I5 => \plusOp_carry__0_n_9\,
      O => \fifoWriteData[15]_i_1_n_0\
    );
\fifoWriteData[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricB]__0\(16),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricb[31]\(16),
      I4 => isTopLeftEdgeB,
      I5 => \plusOp_carry__0_n_8\,
      O => \fifoWriteData[16]_i_1_n_0\
    );
\fifoWriteData[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricB]__0\(17),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricb[31]\(17),
      I4 => isTopLeftEdgeB,
      I5 => \plusOp_carry__1_n_15\,
      O => \fifoWriteData[17]_i_1_n_0\
    );
\fifoWriteData[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricB]__0\(18),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricb[31]\(18),
      I4 => isTopLeftEdgeB,
      I5 => \plusOp_carry__1_n_14\,
      O => \fifoWriteData[18]_i_1_n_0\
    );
\fifoWriteData[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricB]__0\(19),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricb[31]\(19),
      I4 => isTopLeftEdgeB,
      I5 => \plusOp_carry__1_n_13\,
      O => \fifoWriteData[19]_i_1_n_0\
    );
\fifoWriteData[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricB]__0\(1),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricb[31]\(1),
      I4 => isTopLeftEdgeB,
      I5 => plusOp_carry_n_15,
      O => \fifoWriteData[1]_i_1_n_0\
    );
\fifoWriteData[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricB]__0\(20),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricb[31]\(20),
      I4 => isTopLeftEdgeB,
      I5 => \plusOp_carry__1_n_12\,
      O => \fifoWriteData[20]_i_1_n_0\
    );
\fifoWriteData[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricB]__0\(21),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricb[31]\(21),
      I4 => isTopLeftEdgeB,
      I5 => \plusOp_carry__1_n_11\,
      O => \fifoWriteData[21]_i_1_n_0\
    );
\fifoWriteData[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricB]__0\(22),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricb[31]\(22),
      I4 => isTopLeftEdgeB,
      I5 => \plusOp_carry__1_n_10\,
      O => \fifoWriteData[22]_i_1_n_0\
    );
\fifoWriteData[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricB]__0\(23),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricb[31]\(23),
      I4 => isTopLeftEdgeB,
      I5 => \plusOp_carry__1_n_9\,
      O => \fifoWriteData[23]_i_1_n_0\
    );
\fifoWriteData[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricB]__0\(24),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricb[31]\(24),
      I4 => isTopLeftEdgeB,
      I5 => \plusOp_carry__1_n_8\,
      O => \fifoWriteData[24]_i_1_n_0\
    );
\fifoWriteData[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricB]__0\(25),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricb[31]\(25),
      I4 => isTopLeftEdgeB,
      I5 => \plusOp_carry__2_n_15\,
      O => \fifoWriteData[25]_i_1_n_0\
    );
\fifoWriteData[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricB]__0\(26),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricb[31]\(26),
      I4 => isTopLeftEdgeB,
      I5 => \plusOp_carry__2_n_14\,
      O => \fifoWriteData[26]_i_1_n_0\
    );
\fifoWriteData[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricB]__0\(27),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricb[31]\(27),
      I4 => isTopLeftEdgeB,
      I5 => \plusOp_carry__2_n_13\,
      O => \fifoWriteData[27]_i_1_n_0\
    );
\fifoWriteData[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricB]__0\(28),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricb[31]\(28),
      I4 => isTopLeftEdgeB,
      I5 => \plusOp_carry__2_n_12\,
      O => \fifoWriteData[28]_i_1_n_0\
    );
\fifoWriteData[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricB]__0\(29),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricb[31]\(29),
      I4 => isTopLeftEdgeB,
      I5 => \plusOp_carry__2_n_11\,
      O => \fifoWriteData[29]_i_1_n_0\
    );
\fifoWriteData[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricB]__0\(2),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricb[31]\(2),
      I4 => isTopLeftEdgeB,
      I5 => plusOp_carry_n_14,
      O => \fifoWriteData[2]_i_1_n_0\
    );
\fifoWriteData[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricB]__0\(30),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricb[31]\(30),
      I4 => isTopLeftEdgeB,
      I5 => \plusOp_carry__2_n_10\,
      O => \fifoWriteData[30]_i_1_n_0\
    );
\fifoWriteData[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricB]__0\(31),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricb[31]\(31),
      I4 => isTopLeftEdgeB,
      I5 => \plusOp_carry__2_n_9\,
      O => \fifoWriteData[31]_i_1_n_0\
    );
\fifoWriteData[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F88F8888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricC]__0\(0),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \^dbg_barycentricc[31]\(0),
      I3 => isTopLeftEdgeC,
      I4 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => \fifoWriteData[32]_i_1_n_0\
    );
\fifoWriteData[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricC]__0\(1),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricc[31]\(1),
      I4 => isTopLeftEdgeC,
      I5 => \plusOp__60_carry_n_15\,
      O => \fifoWriteData[33]_i_1_n_0\
    );
\fifoWriteData[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricC]__0\(2),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricc[31]\(2),
      I4 => isTopLeftEdgeC,
      I5 => \plusOp__60_carry_n_14\,
      O => \fifoWriteData[34]_i_1_n_0\
    );
\fifoWriteData[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricC]__0\(3),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricc[31]\(3),
      I4 => isTopLeftEdgeC,
      I5 => \plusOp__60_carry_n_13\,
      O => \fifoWriteData[35]_i_1_n_0\
    );
\fifoWriteData[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricC]__0\(4),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricc[31]\(4),
      I4 => isTopLeftEdgeC,
      I5 => \plusOp__60_carry_n_12\,
      O => \fifoWriteData[36]_i_1_n_0\
    );
\fifoWriteData[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricC]__0\(5),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricc[31]\(5),
      I4 => isTopLeftEdgeC,
      I5 => \plusOp__60_carry_n_11\,
      O => \fifoWriteData[37]_i_1_n_0\
    );
\fifoWriteData[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricC]__0\(6),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricc[31]\(6),
      I4 => isTopLeftEdgeC,
      I5 => \plusOp__60_carry_n_10\,
      O => \fifoWriteData[38]_i_1_n_0\
    );
\fifoWriteData[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricC]__0\(7),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricc[31]\(7),
      I4 => isTopLeftEdgeC,
      I5 => \plusOp__60_carry_n_9\,
      O => \fifoWriteData[39]_i_1_n_0\
    );
\fifoWriteData[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricB]__0\(3),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricb[31]\(3),
      I4 => isTopLeftEdgeB,
      I5 => plusOp_carry_n_13,
      O => \fifoWriteData[3]_i_1_n_0\
    );
\fifoWriteData[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricC]__0\(8),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricc[31]\(8),
      I4 => isTopLeftEdgeC,
      I5 => \plusOp__60_carry_n_8\,
      O => \fifoWriteData[40]_i_1_n_0\
    );
\fifoWriteData[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricC]__0\(9),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricc[31]\(9),
      I4 => isTopLeftEdgeC,
      I5 => \plusOp__60_carry__0_n_15\,
      O => \fifoWriteData[41]_i_1_n_0\
    );
\fifoWriteData[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricC]__0\(10),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricc[31]\(10),
      I4 => isTopLeftEdgeC,
      I5 => \plusOp__60_carry__0_n_14\,
      O => \fifoWriteData[42]_i_1_n_0\
    );
\fifoWriteData[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricC]__0\(11),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricc[31]\(11),
      I4 => isTopLeftEdgeC,
      I5 => \plusOp__60_carry__0_n_13\,
      O => \fifoWriteData[43]_i_1_n_0\
    );
\fifoWriteData[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricC]__0\(12),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricc[31]\(12),
      I4 => isTopLeftEdgeC,
      I5 => \plusOp__60_carry__0_n_12\,
      O => \fifoWriteData[44]_i_1_n_0\
    );
\fifoWriteData[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricC]__0\(13),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricc[31]\(13),
      I4 => isTopLeftEdgeC,
      I5 => \plusOp__60_carry__0_n_11\,
      O => \fifoWriteData[45]_i_1_n_0\
    );
\fifoWriteData[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricC]__0\(14),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricc[31]\(14),
      I4 => isTopLeftEdgeC,
      I5 => \plusOp__60_carry__0_n_10\,
      O => \fifoWriteData[46]_i_1_n_0\
    );
\fifoWriteData[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricC]__0\(15),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricc[31]\(15),
      I4 => isTopLeftEdgeC,
      I5 => \plusOp__60_carry__0_n_9\,
      O => \fifoWriteData[47]_i_1_n_0\
    );
\fifoWriteData[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricC]__0\(16),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricc[31]\(16),
      I4 => isTopLeftEdgeC,
      I5 => \plusOp__60_carry__0_n_8\,
      O => \fifoWriteData[48]_i_1_n_0\
    );
\fifoWriteData[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricC]__0\(17),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricc[31]\(17),
      I4 => isTopLeftEdgeC,
      I5 => \plusOp__60_carry__1_n_15\,
      O => \fifoWriteData[49]_i_1_n_0\
    );
\fifoWriteData[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricB]__0\(4),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricb[31]\(4),
      I4 => isTopLeftEdgeB,
      I5 => plusOp_carry_n_12,
      O => \fifoWriteData[4]_i_1_n_0\
    );
\fifoWriteData[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricC]__0\(18),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricc[31]\(18),
      I4 => isTopLeftEdgeC,
      I5 => \plusOp__60_carry__1_n_14\,
      O => \fifoWriteData[50]_i_1_n_0\
    );
\fifoWriteData[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricC]__0\(19),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricc[31]\(19),
      I4 => isTopLeftEdgeC,
      I5 => \plusOp__60_carry__1_n_13\,
      O => \fifoWriteData[51]_i_1_n_0\
    );
\fifoWriteData[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricC]__0\(20),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricc[31]\(20),
      I4 => isTopLeftEdgeC,
      I5 => \plusOp__60_carry__1_n_12\,
      O => \fifoWriteData[52]_i_1_n_0\
    );
\fifoWriteData[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricC]__0\(21),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricc[31]\(21),
      I4 => isTopLeftEdgeC,
      I5 => \plusOp__60_carry__1_n_11\,
      O => \fifoWriteData[53]_i_1_n_0\
    );
\fifoWriteData[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricC]__0\(22),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricc[31]\(22),
      I4 => isTopLeftEdgeC,
      I5 => \plusOp__60_carry__1_n_10\,
      O => \fifoWriteData[54]_i_1_n_0\
    );
\fifoWriteData[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricC]__0\(23),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricc[31]\(23),
      I4 => isTopLeftEdgeC,
      I5 => \plusOp__60_carry__1_n_9\,
      O => \fifoWriteData[55]_i_1_n_0\
    );
\fifoWriteData[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricC]__0\(24),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricc[31]\(24),
      I4 => isTopLeftEdgeC,
      I5 => \plusOp__60_carry__1_n_8\,
      O => \fifoWriteData[56]_i_1_n_0\
    );
\fifoWriteData[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricC]__0\(25),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricc[31]\(25),
      I4 => isTopLeftEdgeC,
      I5 => \plusOp__60_carry__2_n_15\,
      O => \fifoWriteData[57]_i_1_n_0\
    );
\fifoWriteData[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricC]__0\(26),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricc[31]\(26),
      I4 => isTopLeftEdgeC,
      I5 => \plusOp__60_carry__2_n_14\,
      O => \fifoWriteData[58]_i_1_n_0\
    );
\fifoWriteData[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricC]__0\(27),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricc[31]\(27),
      I4 => isTopLeftEdgeC,
      I5 => \plusOp__60_carry__2_n_13\,
      O => \fifoWriteData[59]_i_1_n_0\
    );
\fifoWriteData[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricB]__0\(5),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricb[31]\(5),
      I4 => isTopLeftEdgeB,
      I5 => plusOp_carry_n_11,
      O => \fifoWriteData[5]_i_1_n_0\
    );
\fifoWriteData[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricC]__0\(28),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricc[31]\(28),
      I4 => isTopLeftEdgeC,
      I5 => \plusOp__60_carry__2_n_12\,
      O => \fifoWriteData[60]_i_1_n_0\
    );
\fifoWriteData[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricC]__0\(29),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricc[31]\(29),
      I4 => isTopLeftEdgeC,
      I5 => \plusOp__60_carry__2_n_11\,
      O => \fifoWriteData[61]_i_1_n_0\
    );
\fifoWriteData[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricC]__0\(30),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricc[31]\(30),
      I4 => isTopLeftEdgeC,
      I5 => \plusOp__60_carry__2_n_10\,
      O => \fifoWriteData[62]_i_1_n_0\
    );
\fifoWriteData[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricC]__0\(31),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricc[31]\(31),
      I4 => isTopLeftEdgeC,
      I5 => \plusOp__60_carry__2_n_9\,
      O => \fifoWriteData[63]_i_1_n_0\
    );
\fifoWriteData[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF8F8F8"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I1 => \^q\(0),
      I2 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I3 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I4 => \writeOutPixelData_reg[pixelX]__0\(0),
      I5 => \fifoWriteData[65]_i_2_n_0\,
      O => \fifoWriteData[64]_i_1_n_0\
    );
\fifoWriteData[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF8F8F8"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I1 => \writeOutPixelData_reg[pixelX]__0\(1),
      I2 => \FSM_onehot_currentState_reg_n_0_[7]\,
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => \^q\(1),
      I5 => \fifoWriteData[65]_i_2_n_0\,
      O => \fifoWriteData[65]_i_1_n_0\
    );
\fifoWriteData[65]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => statCyclesWaitingForTriWorkCache,
      I1 => statCyclesIdle,
      O => \fifoWriteData[65]_i_2_n_0\
    );
\fifoWriteData[66]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \writeOutPixelData_reg[pixelX]__0\(2),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^q\(2),
      I4 => \FSM_onehot_currentState_reg_n_0_[2]\,
      O => \fifoWriteData[66]_i_1_n_0\
    );
\fifoWriteData[67]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \writeOutPixelData_reg[pixelX]__0\(3),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^q\(3),
      I4 => \FSM_onehot_currentState_reg_n_0_[1]\,
      O => \fifoWriteData[67]_i_1_n_0\
    );
\fifoWriteData[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \^q\(4),
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I3 => \writeOutPixelData_reg[pixelX]__0\(4),
      I4 => statCyclesWaitingForTriWorkCache,
      I5 => statCyclesIdle,
      O => \fifoWriteData[68]_i_1_n_0\
    );
\fifoWriteData[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \^q\(5),
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I3 => \writeOutPixelData_reg[pixelX]__0\(5),
      I4 => statCyclesWaitingForTriWorkCache,
      I5 => statCyclesIdle,
      O => \fifoWriteData[69]_i_1_n_0\
    );
\fifoWriteData[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricB]__0\(6),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricb[31]\(6),
      I4 => isTopLeftEdgeB,
      I5 => plusOp_carry_n_10,
      O => \fifoWriteData[6]_i_1_n_0\
    );
\fifoWriteData[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \^q\(6),
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I3 => \writeOutPixelData_reg[pixelX]__0\(6),
      I4 => statCyclesWaitingForTriWorkCache,
      I5 => statCyclesIdle,
      O => \fifoWriteData[70]_i_1_n_0\
    );
\fifoWriteData[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \^q\(7),
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I3 => \writeOutPixelData_reg[pixelX]__0\(7),
      I4 => statCyclesWaitingForTriWorkCache,
      I5 => statCyclesIdle,
      O => \fifoWriteData[71]_i_1_n_0\
    );
\fifoWriteData[72]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \^q\(8),
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I3 => \writeOutPixelData_reg[pixelX]__0\(8),
      I4 => statCyclesWaitingForTriWorkCache,
      I5 => statCyclesIdle,
      O => \fifoWriteData[72]_i_1_n_0\
    );
\fifoWriteData[73]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \^q\(9),
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I3 => \writeOutPixelData_reg[pixelX]__0\(9),
      I4 => statCyclesWaitingForTriWorkCache,
      I5 => statCyclesIdle,
      O => \fifoWriteData[73]_i_1_n_0\
    );
\fifoWriteData[74]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \^q\(10),
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I3 => \writeOutPixelData_reg[pixelX]__0\(10),
      I4 => statCyclesWaitingForTriWorkCache,
      I5 => statCyclesIdle,
      O => \fifoWriteData[74]_i_1_n_0\
    );
\fifoWriteData[75]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \^q\(11),
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I3 => \writeOutPixelData_reg[pixelX]__0\(11),
      I4 => statCyclesWaitingForTriWorkCache,
      I5 => statCyclesIdle,
      O => \fifoWriteData[75]_i_1_n_0\
    );
\fifoWriteData[76]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \^q\(12),
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I3 => \writeOutPixelData_reg[pixelX]__0\(12),
      I4 => statCyclesWaitingForTriWorkCache,
      I5 => statCyclesIdle,
      O => \fifoWriteData[76]_i_1_n_0\
    );
\fifoWriteData[77]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \^q\(13),
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I3 => \writeOutPixelData_reg[pixelX]__0\(13),
      I4 => statCyclesWaitingForTriWorkCache,
      I5 => statCyclesIdle,
      O => \fifoWriteData[77]_i_1_n_0\
    );
\fifoWriteData[78]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \^q\(14),
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I3 => \writeOutPixelData_reg[pixelX]__0\(14),
      I4 => statCyclesWaitingForTriWorkCache,
      I5 => statCyclesIdle,
      O => \fifoWriteData[78]_i_1_n_0\
    );
\fifoWriteData[79]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAABAAAAAAAAA"
    )
        port map (
      I0 => \fifoWriteData[79]_i_3_n_0\,
      I1 => \fifoWriteData[79]_i_4_n_0\,
      I2 => fifoWriteEnable2,
      I3 => pixelXPos1_carry_n_0,
      I4 => \fifoWriteData[79]_i_5_n_0\,
      I5 => \fifoWriteData[79]_i_6_n_0\,
      O => fifoWriteData(79)
    );
\fifoWriteData[79]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD5D5D5"
    )
        port map (
      I0 => \fifoWriteData[79]_i_7_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \^q\(15),
      I3 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I4 => \writeOutPixelData_reg[pixelX]__0\(15),
      O => \fifoWriteData[79]_i_2_n_0\
    );
\fifoWriteData[79]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111111110"
    )
        port map (
      I0 => RASTOUT_FIFO_almost_full,
      I1 => RASTOUT_FIFO_full,
      I2 => \FSM_onehot_currentState_reg_n_0_[1]\,
      I3 => \FSM_onehot_currentState_reg_n_0_[2]\,
      I4 => \FSM_onehot_currentState_reg_n_0_[7]\,
      I5 => \FSM_onehot_currentState_reg_n_0_[5]\,
      O => \fifoWriteData[79]_i_3_n_0\
    );
\fifoWriteData[79]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^dbg_barycentrica\(31),
      I1 => \^dbg_barycentricc[31]\(31),
      I2 => \^dbg_barycentricb[31]\(31),
      O => \fifoWriteData[79]_i_4_n_0\
    );
\fifoWriteData[79]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I1 => RASTOUT_FIFO_almost_full,
      I2 => RASTOUT_FIFO_full,
      O => \fifoWriteData[79]_i_5_n_0\
    );
\fifoWriteData[79]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000EA"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I1 => hasWrittenPixelsForThisTriangle_reg_n_0,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => RASTOUT_FIFO_full,
      I4 => RASTOUT_FIFO_almost_full,
      O => \fifoWriteData[79]_i_6_n_0\
    );
\fifoWriteData[79]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I1 => \FSM_onehot_currentState_reg_n_0_[7]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[2]\,
      I3 => \FSM_onehot_currentState_reg_n_0_[1]\,
      O => \fifoWriteData[79]_i_7_n_0\
    );
\fifoWriteData[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricB]__0\(7),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricb[31]\(7),
      I4 => isTopLeftEdgeB,
      I5 => plusOp_carry_n_9,
      O => \fifoWriteData[7]_i_1_n_0\
    );
\fifoWriteData[80]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[2]\,
      I1 => currentDrawEventID(0),
      I2 => statCyclesIdle,
      I3 => \fifoWriteData[80]_i_2_n_0\,
      O => \fifoWriteData[80]_i_1_n_0\
    );
\fifoWriteData[80]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in18(80),
      I1 => \FSM_onehot_currentState_reg_n_0_[1]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I3 => \writeOutPixelData_reg[pixelY]__0\(0),
      I4 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I5 => \^dbg_pixelypos[15]\(0),
      O => \fifoWriteData[80]_i_2_n_0\
    );
\fifoWriteData[81]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[1]\,
      I1 => in18(81),
      I2 => statCyclesIdle,
      I3 => \fifoWriteData[81]_i_2_n_0\,
      O => \fifoWriteData[81]_i_1_n_0\
    );
\fifoWriteData[81]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^dbg_pixelypos[15]\(1),
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[2]\,
      I3 => currentDrawEventID(1),
      I4 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I5 => \writeOutPixelData_reg[pixelY]__0\(1),
      O => \fifoWriteData[81]_i_2_n_0\
    );
\fifoWriteData[82]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[2]\,
      I1 => currentDrawEventID(2),
      I2 => statCyclesIdle,
      I3 => \fifoWriteData[82]_i_2_n_0\,
      O => \fifoWriteData[82]_i_1_n_0\
    );
\fifoWriteData[82]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in18(82),
      I1 => \FSM_onehot_currentState_reg_n_0_[1]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I3 => \writeOutPixelData_reg[pixelY]__0\(2),
      I4 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I5 => \^dbg_pixelypos[15]\(2),
      O => \fifoWriteData[82]_i_2_n_0\
    );
\fifoWriteData[83]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[2]\,
      I1 => currentDrawEventID(3),
      I2 => statCyclesIdle,
      I3 => \fifoWriteData[83]_i_2_n_0\,
      O => \fifoWriteData[83]_i_1_n_0\
    );
\fifoWriteData[83]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in18(83),
      I1 => \FSM_onehot_currentState_reg_n_0_[1]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I3 => \writeOutPixelData_reg[pixelY]__0\(3),
      I4 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I5 => \^dbg_pixelypos[15]\(3),
      O => \fifoWriteData[83]_i_2_n_0\
    );
\fifoWriteData[84]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[2]\,
      I1 => currentDrawEventID(4),
      I2 => statCyclesIdle,
      I3 => \fifoWriteData[84]_i_2_n_0\,
      O => \fifoWriteData[84]_i_1_n_0\
    );
\fifoWriteData[84]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in18(84),
      I1 => \FSM_onehot_currentState_reg_n_0_[1]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I3 => \writeOutPixelData_reg[pixelY]__0\(4),
      I4 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I5 => \^dbg_pixelypos[15]\(4),
      O => \fifoWriteData[84]_i_2_n_0\
    );
\fifoWriteData[85]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[2]\,
      I1 => currentDrawEventID(5),
      I2 => statCyclesIdle,
      I3 => \fifoWriteData[85]_i_2_n_0\,
      O => \fifoWriteData[85]_i_1_n_0\
    );
\fifoWriteData[85]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in18(85),
      I1 => \FSM_onehot_currentState_reg_n_0_[1]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I3 => \writeOutPixelData_reg[pixelY]__0\(5),
      I4 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I5 => \^dbg_pixelypos[15]\(5),
      O => \fifoWriteData[85]_i_2_n_0\
    );
\fifoWriteData[86]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[2]\,
      I1 => currentDrawEventID(6),
      I2 => statCyclesIdle,
      I3 => \fifoWriteData[86]_i_2_n_0\,
      O => \fifoWriteData[86]_i_1_n_0\
    );
\fifoWriteData[86]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in18(86),
      I1 => \FSM_onehot_currentState_reg_n_0_[1]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I3 => \writeOutPixelData_reg[pixelY]__0\(6),
      I4 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I5 => \^dbg_pixelypos[15]\(6),
      O => \fifoWriteData[86]_i_2_n_0\
    );
\fifoWriteData[87]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[2]\,
      I1 => currentDrawEventID(7),
      I2 => statCyclesIdle,
      I3 => \fifoWriteData[87]_i_2_n_0\,
      O => \fifoWriteData[87]_i_1_n_0\
    );
\fifoWriteData[87]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in18(87),
      I1 => \FSM_onehot_currentState_reg_n_0_[1]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I3 => \writeOutPixelData_reg[pixelY]__0\(7),
      I4 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I5 => \^dbg_pixelypos[15]\(7),
      O => \fifoWriteData[87]_i_2_n_0\
    );
\fifoWriteData[88]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[2]\,
      I1 => currentDrawEventID(8),
      I2 => statCyclesIdle,
      I3 => \fifoWriteData[88]_i_2_n_0\,
      O => \fifoWriteData[88]_i_1_n_0\
    );
\fifoWriteData[88]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in18(88),
      I1 => \FSM_onehot_currentState_reg_n_0_[1]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I3 => \writeOutPixelData_reg[pixelY]__0\(8),
      I4 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I5 => \^dbg_pixelypos[15]\(8),
      O => \fifoWriteData[88]_i_2_n_0\
    );
\fifoWriteData[89]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[2]\,
      I1 => currentDrawEventID(9),
      I2 => statCyclesIdle,
      I3 => \fifoWriteData[89]_i_2_n_0\,
      O => \fifoWriteData[89]_i_1_n_0\
    );
\fifoWriteData[89]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in18(89),
      I1 => \FSM_onehot_currentState_reg_n_0_[1]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I3 => \writeOutPixelData_reg[pixelY]__0\(9),
      I4 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I5 => \^dbg_pixelypos[15]\(9),
      O => \fifoWriteData[89]_i_2_n_0\
    );
\fifoWriteData[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricB]__0\(8),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricb[31]\(8),
      I4 => isTopLeftEdgeB,
      I5 => plusOp_carry_n_8,
      O => \fifoWriteData[8]_i_1_n_0\
    );
\fifoWriteData[90]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[2]\,
      I1 => currentDrawEventID(10),
      I2 => statCyclesIdle,
      I3 => \fifoWriteData[90]_i_2_n_0\,
      O => \fifoWriteData[90]_i_1_n_0\
    );
\fifoWriteData[90]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in18(90),
      I1 => \FSM_onehot_currentState_reg_n_0_[1]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I3 => \writeOutPixelData_reg[pixelY]__0\(10),
      I4 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I5 => \^dbg_pixelypos[15]\(10),
      O => \fifoWriteData[90]_i_2_n_0\
    );
\fifoWriteData[91]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[2]\,
      I1 => currentDrawEventID(11),
      I2 => statCyclesIdle,
      I3 => \fifoWriteData[91]_i_2_n_0\,
      O => \fifoWriteData[91]_i_1_n_0\
    );
\fifoWriteData[91]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in18(91),
      I1 => \FSM_onehot_currentState_reg_n_0_[1]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I3 => \writeOutPixelData_reg[pixelY]__0\(11),
      I4 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I5 => \^dbg_pixelypos[15]\(11),
      O => \fifoWriteData[91]_i_2_n_0\
    );
\fifoWriteData[92]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I1 => \^dbg_pixelypos[15]\(12),
      I2 => statCyclesIdle,
      I3 => \fifoWriteData[92]_i_2_n_0\,
      O => \fifoWriteData[92]_i_1_n_0\
    );
\fifoWriteData[92]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in18(92),
      I1 => \FSM_onehot_currentState_reg_n_0_[1]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[2]\,
      I3 => currentDrawEventID(12),
      I4 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I5 => \writeOutPixelData_reg[pixelY]__0\(12),
      O => \fifoWriteData[92]_i_2_n_0\
    );
\fifoWriteData[93]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[2]\,
      I1 => currentDrawEventID(13),
      I2 => statCyclesIdle,
      I3 => \fifoWriteData[93]_i_2_n_0\,
      O => \fifoWriteData[93]_i_1_n_0\
    );
\fifoWriteData[93]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in18(93),
      I1 => \FSM_onehot_currentState_reg_n_0_[1]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I3 => \writeOutPixelData_reg[pixelY]__0\(13),
      I4 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I5 => \^dbg_pixelypos[15]\(13),
      O => \fifoWriteData[93]_i_2_n_0\
    );
\fifoWriteData[94]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[2]\,
      I1 => currentDrawEventID(14),
      I2 => statCyclesIdle,
      I3 => \fifoWriteData[94]_i_2_n_0\,
      O => \fifoWriteData[94]_i_1_n_0\
    );
\fifoWriteData[94]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in18(94),
      I1 => \FSM_onehot_currentState_reg_n_0_[1]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I3 => \writeOutPixelData_reg[pixelY]__0\(14),
      I4 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I5 => \^dbg_pixelypos[15]\(14),
      O => \fifoWriteData[94]_i_2_n_0\
    );
\fifoWriteData[95]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF000E"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[1]\,
      I1 => \FSM_onehot_currentState_reg_n_0_[2]\,
      I2 => RASTOUT_FIFO_full,
      I3 => RASTOUT_FIFO_almost_full,
      I4 => \fifoWriteData[95]_i_3_n_0\,
      O => fifoWriteData(95)
    );
\fifoWriteData[95]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I1 => \^dbg_pixelypos[15]\(15),
      I2 => statCyclesIdle,
      I3 => \fifoWriteData[95]_i_4_n_0\,
      O => \fifoWriteData[95]_i_2_n_0\
    );
\fifoWriteData[95]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0D0C0C0"
    )
        port map (
      I0 => \fifoWriteData[95]_i_5_n_0\,
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \currentState[1]_i_3_n_0\,
      I3 => pixelXPos1_carry_n_0,
      I4 => fifoWriteEnable2,
      I5 => \fifoWriteData[79]_i_4_n_0\,
      O => \fifoWriteData[95]_i_3_n_0\
    );
\fifoWriteData[95]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in18(95),
      I1 => \FSM_onehot_currentState_reg_n_0_[1]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[2]\,
      I3 => currentDrawEventID(15),
      I4 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I5 => \writeOutPixelData_reg[pixelY]__0\(15),
      O => \fifoWriteData[95]_i_4_n_0\
    );
\fifoWriteData[95]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => hasWrittenPixelsForThisTriangle_reg_n_0,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => \fifoWriteData[95]_i_5_n_0\
    );
\fifoWriteData[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \writeOutPixelData_reg[barycentricB]__0\(9),
      I1 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_barycentricb[31]\(9),
      I4 => isTopLeftEdgeB,
      I5 => \plusOp_carry__0_n_15\,
      O => \fifoWriteData[9]_i_1_n_0\
    );
\fifoWriteData_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[0]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(0),
      R => '0'
    );
\fifoWriteData_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[10]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(10),
      R => '0'
    );
\fifoWriteData_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[11]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(11),
      R => '0'
    );
\fifoWriteData_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[12]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(12),
      R => '0'
    );
\fifoWriteData_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[13]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(13),
      R => '0'
    );
\fifoWriteData_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[14]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(14),
      R => '0'
    );
\fifoWriteData_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[15]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(15),
      R => '0'
    );
\fifoWriteData_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[16]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(16),
      R => '0'
    );
\fifoWriteData_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[17]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(17),
      R => '0'
    );
\fifoWriteData_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[18]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(18),
      R => '0'
    );
\fifoWriteData_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[19]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(19),
      R => '0'
    );
\fifoWriteData_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[1]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(1),
      R => '0'
    );
\fifoWriteData_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[20]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(20),
      R => '0'
    );
\fifoWriteData_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[21]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(21),
      R => '0'
    );
\fifoWriteData_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[22]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(22),
      R => '0'
    );
\fifoWriteData_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[23]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(23),
      R => '0'
    );
\fifoWriteData_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[24]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(24),
      R => '0'
    );
\fifoWriteData_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[25]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(25),
      R => '0'
    );
\fifoWriteData_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[26]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(26),
      R => '0'
    );
\fifoWriteData_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[27]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(27),
      R => '0'
    );
\fifoWriteData_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[28]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(28),
      R => '0'
    );
\fifoWriteData_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[29]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(29),
      R => '0'
    );
\fifoWriteData_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[2]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(2),
      R => '0'
    );
\fifoWriteData_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[30]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(30),
      R => '0'
    );
\fifoWriteData_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[31]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(31),
      R => '0'
    );
\fifoWriteData_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[32]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(32),
      R => '0'
    );
\fifoWriteData_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[33]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(33),
      R => '0'
    );
\fifoWriteData_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[34]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(34),
      R => '0'
    );
\fifoWriteData_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[35]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(35),
      R => '0'
    );
\fifoWriteData_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[36]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(36),
      R => '0'
    );
\fifoWriteData_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[37]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(37),
      R => '0'
    );
\fifoWriteData_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[38]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(38),
      R => '0'
    );
\fifoWriteData_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[39]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(39),
      R => '0'
    );
\fifoWriteData_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[3]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(3),
      R => '0'
    );
\fifoWriteData_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[40]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(40),
      R => '0'
    );
\fifoWriteData_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[41]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(41),
      R => '0'
    );
\fifoWriteData_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[42]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(42),
      R => '0'
    );
\fifoWriteData_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[43]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(43),
      R => '0'
    );
\fifoWriteData_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[44]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(44),
      R => '0'
    );
\fifoWriteData_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[45]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(45),
      R => '0'
    );
\fifoWriteData_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[46]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(46),
      R => '0'
    );
\fifoWriteData_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[47]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(47),
      R => '0'
    );
\fifoWriteData_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[48]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(48),
      R => '0'
    );
\fifoWriteData_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[49]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(49),
      R => '0'
    );
\fifoWriteData_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[4]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(4),
      R => '0'
    );
\fifoWriteData_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[50]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(50),
      R => '0'
    );
\fifoWriteData_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[51]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(51),
      R => '0'
    );
\fifoWriteData_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[52]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(52),
      R => '0'
    );
\fifoWriteData_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[53]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(53),
      R => '0'
    );
\fifoWriteData_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[54]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(54),
      R => '0'
    );
\fifoWriteData_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[55]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(55),
      R => '0'
    );
\fifoWriteData_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[56]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(56),
      R => '0'
    );
\fifoWriteData_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[57]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(57),
      R => '0'
    );
\fifoWriteData_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[58]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(58),
      R => '0'
    );
\fifoWriteData_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[59]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(59),
      R => '0'
    );
\fifoWriteData_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[5]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(5),
      R => '0'
    );
\fifoWriteData_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[60]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(60),
      R => '0'
    );
\fifoWriteData_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[61]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(61),
      R => '0'
    );
\fifoWriteData_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[62]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(62),
      R => '0'
    );
\fifoWriteData_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[63]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(63),
      R => '0'
    );
\fifoWriteData_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(79),
      D => \fifoWriteData[64]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(64),
      R => '0'
    );
\fifoWriteData_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(79),
      D => \fifoWriteData[65]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(65),
      R => '0'
    );
\fifoWriteData_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(79),
      D => \fifoWriteData[66]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(66),
      R => '0'
    );
\fifoWriteData_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(79),
      D => \fifoWriteData[67]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(67),
      R => '0'
    );
\fifoWriteData_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(79),
      D => \fifoWriteData[68]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(68),
      R => '0'
    );
\fifoWriteData_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(79),
      D => \fifoWriteData[69]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(69),
      R => '0'
    );
\fifoWriteData_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[6]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(6),
      R => '0'
    );
\fifoWriteData_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(79),
      D => \fifoWriteData[70]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(70),
      R => '0'
    );
\fifoWriteData_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(79),
      D => \fifoWriteData[71]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(71),
      R => '0'
    );
\fifoWriteData_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(79),
      D => \fifoWriteData[72]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(72),
      R => '0'
    );
\fifoWriteData_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(79),
      D => \fifoWriteData[73]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(73),
      R => '0'
    );
\fifoWriteData_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(79),
      D => \fifoWriteData[74]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(74),
      R => '0'
    );
\fifoWriteData_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(79),
      D => \fifoWriteData[75]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(75),
      R => '0'
    );
\fifoWriteData_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(79),
      D => \fifoWriteData[76]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(76),
      R => '0'
    );
\fifoWriteData_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(79),
      D => \fifoWriteData[77]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(77),
      R => '0'
    );
\fifoWriteData_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(79),
      D => \fifoWriteData[78]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(78),
      R => '0'
    );
\fifoWriteData_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(79),
      D => \fifoWriteData[79]_i_2_n_0\,
      Q => RASTOUT_FIFO_wr_data(79),
      R => '0'
    );
\fifoWriteData_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[7]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(7),
      R => '0'
    );
\fifoWriteData_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[80]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(80),
      R => '0'
    );
\fifoWriteData_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[81]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(81),
      R => '0'
    );
\fifoWriteData_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[82]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(82),
      R => '0'
    );
\fifoWriteData_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[83]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(83),
      R => '0'
    );
\fifoWriteData_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[84]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(84),
      R => '0'
    );
\fifoWriteData_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[85]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(85),
      R => '0'
    );
\fifoWriteData_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[86]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(86),
      R => '0'
    );
\fifoWriteData_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[87]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(87),
      R => '0'
    );
\fifoWriteData_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[88]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(88),
      R => '0'
    );
\fifoWriteData_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[89]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(89),
      R => '0'
    );
\fifoWriteData_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[8]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(8),
      R => '0'
    );
\fifoWriteData_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[90]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(90),
      R => '0'
    );
\fifoWriteData_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[91]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(91),
      R => '0'
    );
\fifoWriteData_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[92]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(92),
      R => '0'
    );
\fifoWriteData_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[93]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(93),
      R => '0'
    );
\fifoWriteData_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[94]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(94),
      R => '0'
    );
\fifoWriteData_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[95]_i_2_n_0\,
      Q => RASTOUT_FIFO_wr_data(95),
      R => '0'
    );
\fifoWriteData_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fifoWriteData(95),
      D => \fifoWriteData[9]_i_1_n_0\,
      Q => RASTOUT_FIFO_wr_data(9),
      R => '0'
    );
fifoWriteEnable2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => fifoWriteEnable2,
      CO(6) => fifoWriteEnable2_carry_n_1,
      CO(5) => fifoWriteEnable2_carry_n_2,
      CO(4) => fifoWriteEnable2_carry_n_3,
      CO(3) => NLW_fifoWriteEnable2_carry_CO_UNCONNECTED(3),
      CO(2) => fifoWriteEnable2_carry_n_5,
      CO(1) => fifoWriteEnable2_carry_n_6,
      CO(0) => fifoWriteEnable2_carry_n_7,
      DI(7) => fifoWriteEnable2_carry_i_1_n_0,
      DI(6) => fifoWriteEnable2_carry_i_2_n_0,
      DI(5) => fifoWriteEnable2_carry_i_3_n_0,
      DI(4) => fifoWriteEnable2_carry_i_4_n_0,
      DI(3) => fifoWriteEnable2_carry_i_5_n_0,
      DI(2) => fifoWriteEnable2_carry_i_6_n_0,
      DI(1) => fifoWriteEnable2_carry_i_7_n_0,
      DI(0) => fifoWriteEnable2_carry_i_8_n_0,
      O(7 downto 0) => NLW_fifoWriteEnable2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => fifoWriteEnable2_carry_i_9_n_0,
      S(6) => fifoWriteEnable2_carry_i_10_n_0,
      S(5) => fifoWriteEnable2_carry_i_11_n_0,
      S(4) => fifoWriteEnable2_carry_i_12_n_0,
      S(3) => fifoWriteEnable2_carry_i_13_n_0,
      S(2) => fifoWriteEnable2_carry_i_14_n_0,
      S(1) => fifoWriteEnable2_carry_i_15_n_0,
      S(0) => fifoWriteEnable2_carry_i_16_n_0
    );
fifoWriteEnable2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^dbg_maxx\(15),
      I1 => \^q\(15),
      I2 => \^dbg_maxx\(14),
      I3 => \^q\(14),
      O => fifoWriteEnable2_carry_i_1_n_0
    );
fifoWriteEnable2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^dbg_maxx\(13),
      I2 => \^q\(12),
      I3 => \^dbg_maxx\(12),
      O => fifoWriteEnable2_carry_i_10_n_0
    );
fifoWriteEnable2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^dbg_maxx\(11),
      I2 => \^q\(10),
      I3 => \^dbg_maxx\(10),
      O => fifoWriteEnable2_carry_i_11_n_0
    );
fifoWriteEnable2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^dbg_maxx\(9),
      I2 => \^q\(8),
      I3 => \^dbg_maxx\(8),
      O => fifoWriteEnable2_carry_i_12_n_0
    );
fifoWriteEnable2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^dbg_maxx\(7),
      I2 => \^q\(6),
      I3 => \^dbg_maxx\(6),
      O => fifoWriteEnable2_carry_i_13_n_0
    );
fifoWriteEnable2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^dbg_maxx\(5),
      I2 => \^q\(4),
      I3 => \^dbg_maxx\(4),
      O => fifoWriteEnable2_carry_i_14_n_0
    );
fifoWriteEnable2_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^dbg_maxx\(3),
      I2 => \^q\(2),
      I3 => \^dbg_maxx\(2),
      O => fifoWriteEnable2_carry_i_15_n_0
    );
fifoWriteEnable2_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^dbg_maxx\(1),
      I2 => \^q\(0),
      I3 => \^dbg_maxx\(0),
      O => fifoWriteEnable2_carry_i_16_n_0
    );
fifoWriteEnable2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^dbg_maxx\(13),
      I1 => \^q\(13),
      I2 => \^dbg_maxx\(12),
      I3 => \^q\(12),
      O => fifoWriteEnable2_carry_i_2_n_0
    );
fifoWriteEnable2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^dbg_maxx\(11),
      I1 => \^q\(11),
      I2 => \^dbg_maxx\(10),
      I3 => \^q\(10),
      O => fifoWriteEnable2_carry_i_3_n_0
    );
fifoWriteEnable2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^dbg_maxx\(9),
      I1 => \^q\(9),
      I2 => \^dbg_maxx\(8),
      I3 => \^q\(8),
      O => fifoWriteEnable2_carry_i_4_n_0
    );
fifoWriteEnable2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^dbg_maxx\(7),
      I1 => \^q\(7),
      I2 => \^dbg_maxx\(6),
      I3 => \^q\(6),
      O => fifoWriteEnable2_carry_i_5_n_0
    );
fifoWriteEnable2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^dbg_maxx\(5),
      I1 => \^q\(5),
      I2 => \^dbg_maxx\(4),
      I3 => \^q\(4),
      O => fifoWriteEnable2_carry_i_6_n_0
    );
fifoWriteEnable2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^dbg_maxx\(3),
      I1 => \^q\(3),
      I2 => \^dbg_maxx\(2),
      I3 => \^q\(2),
      O => fifoWriteEnable2_carry_i_7_n_0
    );
fifoWriteEnable2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^dbg_maxx\(1),
      I1 => \^q\(1),
      I2 => \^dbg_maxx\(0),
      I3 => \^q\(0),
      O => fifoWriteEnable2_carry_i_8_n_0
    );
fifoWriteEnable2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^dbg_maxx\(15),
      I2 => \^q\(14),
      I3 => \^dbg_maxx\(14),
      O => fifoWriteEnable2_carry_i_9_n_0
    );
fifoWriteEnable_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAA2"
    )
        port map (
      I0 => fifoWriteData(79),
      I1 => fifoWriteEnable_i_2_n_0,
      I2 => statCyclesIdle,
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => \^rastout_fifo_wr_en\,
      O => fifoWriteEnable_i_1_n_0
    );
fifoWriteEnable_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[1]\,
      I1 => \FSM_onehot_currentState_reg_n_0_[2]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[7]\,
      I3 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I4 => \FSM_onehot_currentState_reg_n_0_[6]\,
      O => fifoWriteEnable_i_2_n_0
    );
fifoWriteEnable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => fifoWriteEnable_i_1_n_0,
      Q => \^rastout_fifo_wr_en\,
      R => '0'
    );
hasWrittenPixelsForThisTriangle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0FFA0A0A000"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => \currentState[1]_i_3_n_0\,
      I3 => previousDrawEventID,
      I4 => \fifoWriteData[95]_i_3_n_0\,
      I5 => hasWrittenPixelsForThisTriangle_reg_n_0,
      O => hasWrittenPixelsForThisTriangle_i_1_n_0
    );
hasWrittenPixelsForThisTriangle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => hasWrittenPixelsForThisTriangle_i_1_n_0,
      Q => hasWrittenPixelsForThisTriangle_reg_n_0,
      R => '0'
    );
isTopLeftEdgeB_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inIsTopLeftEdgeB,
      Q => isTopLeftEdgeB,
      R => '0'
    );
isTopLeftEdgeC_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inIsTopLeftEdgeC,
      Q => isTopLeftEdgeC,
      R => '0'
    );
\maxX_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMaxX(0),
      Q => \^dbg_maxx\(0),
      R => '0'
    );
\maxX_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMaxX(10),
      Q => \^dbg_maxx\(10),
      R => '0'
    );
\maxX_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMaxX(11),
      Q => \^dbg_maxx\(11),
      R => '0'
    );
\maxX_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMaxX(12),
      Q => \^dbg_maxx\(12),
      R => '0'
    );
\maxX_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMaxX(13),
      Q => \^dbg_maxx\(13),
      R => '0'
    );
\maxX_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMaxX(14),
      Q => \^dbg_maxx\(14),
      R => '0'
    );
\maxX_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMaxX(15),
      Q => \^dbg_maxx\(15),
      R => '0'
    );
\maxX_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMaxX(1),
      Q => \^dbg_maxx\(1),
      R => '0'
    );
\maxX_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMaxX(2),
      Q => \^dbg_maxx\(2),
      R => '0'
    );
\maxX_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMaxX(3),
      Q => \^dbg_maxx\(3),
      R => '0'
    );
\maxX_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMaxX(4),
      Q => \^dbg_maxx\(4),
      R => '0'
    );
\maxX_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMaxX(5),
      Q => \^dbg_maxx\(5),
      R => '0'
    );
\maxX_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMaxX(6),
      Q => \^dbg_maxx\(6),
      R => '0'
    );
\maxX_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMaxX(7),
      Q => \^dbg_maxx\(7),
      R => '0'
    );
\maxX_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMaxX(8),
      Q => \^dbg_maxx\(8),
      R => '0'
    );
\maxX_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMaxX(9),
      Q => \^dbg_maxx\(9),
      R => '0'
    );
\maxY_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMaxY(0),
      Q => \^dbg_maxy\(0),
      R => '0'
    );
\maxY_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMaxY(10),
      Q => \^dbg_maxy\(10),
      R => '0'
    );
\maxY_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMaxY(11),
      Q => \^dbg_maxy\(11),
      R => '0'
    );
\maxY_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMaxY(12),
      Q => \^dbg_maxy\(12),
      R => '0'
    );
\maxY_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMaxY(13),
      Q => \^dbg_maxy\(13),
      R => '0'
    );
\maxY_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMaxY(14),
      Q => \^dbg_maxy\(14),
      R => '0'
    );
\maxY_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMaxY(15),
      Q => \^dbg_maxy\(15),
      R => '0'
    );
\maxY_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMaxY(1),
      Q => \^dbg_maxy\(1),
      R => '0'
    );
\maxY_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMaxY(2),
      Q => \^dbg_maxy\(2),
      R => '0'
    );
\maxY_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMaxY(3),
      Q => \^dbg_maxy\(3),
      R => '0'
    );
\maxY_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMaxY(4),
      Q => \^dbg_maxy\(4),
      R => '0'
    );
\maxY_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMaxY(5),
      Q => \^dbg_maxy\(5),
      R => '0'
    );
\maxY_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMaxY(6),
      Q => \^dbg_maxy\(6),
      R => '0'
    );
\maxY_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMaxY(7),
      Q => \^dbg_maxy\(7),
      R => '0'
    );
\maxY_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMaxY(8),
      Q => \^dbg_maxy\(8),
      R => '0'
    );
\maxY_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMaxY(9),
      Q => \^dbg_maxy\(9),
      R => '0'
    );
\minX_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMinX(0),
      Q => \^dbg_minx\(0),
      R => '0'
    );
\minX_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMinX(10),
      Q => \^dbg_minx\(10),
      R => '0'
    );
\minX_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMinX(11),
      Q => \^dbg_minx\(11),
      R => '0'
    );
\minX_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMinX(12),
      Q => \^dbg_minx\(12),
      R => '0'
    );
\minX_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMinX(13),
      Q => \^dbg_minx\(13),
      R => '0'
    );
\minX_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMinX(14),
      Q => \^dbg_minx\(14),
      R => '0'
    );
\minX_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMinX(15),
      Q => \^dbg_minx\(15),
      R => '0'
    );
\minX_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMinX(1),
      Q => \^dbg_minx\(1),
      R => '0'
    );
\minX_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMinX(2),
      Q => \^dbg_minx\(2),
      R => '0'
    );
\minX_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMinX(3),
      Q => \^dbg_minx\(3),
      R => '0'
    );
\minX_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMinX(4),
      Q => \^dbg_minx\(4),
      R => '0'
    );
\minX_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMinX(5),
      Q => \^dbg_minx\(5),
      R => '0'
    );
\minX_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMinX(6),
      Q => \^dbg_minx\(6),
      R => '0'
    );
\minX_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMinX(7),
      Q => \^dbg_minx\(7),
      R => '0'
    );
\minX_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMinX(8),
      Q => \^dbg_minx\(8),
      R => '0'
    );
\minX_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMinX(9),
      Q => \^dbg_minx\(9),
      R => '0'
    );
\minY_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMinY(0),
      Q => DBG_MinY(0),
      R => '0'
    );
\minY_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMinY(10),
      Q => DBG_MinY(10),
      R => '0'
    );
\minY_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMinY(11),
      Q => DBG_MinY(11),
      R => '0'
    );
\minY_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMinY(12),
      Q => DBG_MinY(12),
      R => '0'
    );
\minY_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMinY(13),
      Q => DBG_MinY(13),
      R => '0'
    );
\minY_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMinY(14),
      Q => DBG_MinY(14),
      R => '0'
    );
\minY_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMinY(15),
      Q => DBG_MinY(15),
      R => '0'
    );
\minY_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMinY(1),
      Q => DBG_MinY(1),
      R => '0'
    );
\minY_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMinY(2),
      Q => DBG_MinY(2),
      R => '0'
    );
\minY_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMinY(3),
      Q => DBG_MinY(3),
      R => '0'
    );
\minY_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMinY(4),
      Q => DBG_MinY(4),
      R => '0'
    );
\minY_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMinY(5),
      Q => DBG_MinY(5),
      R => '0'
    );
\minY_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMinY(6),
      Q => DBG_MinY(6),
      R => '0'
    );
\minY_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMinY(7),
      Q => DBG_MinY(7),
      R => '0'
    );
\minY_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMinY(8),
      Q => DBG_MinY(8),
      R => '0'
    );
\minY_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inMinY(9),
      Q => DBG_MinY(9),
      R => '0'
    );
pixelXPos1_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => pixelXPos1_carry_n_0,
      CO(6) => pixelXPos1_carry_n_1,
      CO(5) => pixelXPos1_carry_n_2,
      CO(4) => pixelXPos1_carry_n_3,
      CO(3) => NLW_pixelXPos1_carry_CO_UNCONNECTED(3),
      CO(2) => pixelXPos1_carry_n_5,
      CO(1) => pixelXPos1_carry_n_6,
      CO(0) => pixelXPos1_carry_n_7,
      DI(7) => pixelXPos1_carry_i_1_n_0,
      DI(6) => pixelXPos1_carry_i_2_n_0,
      DI(5) => pixelXPos1_carry_i_3_n_0,
      DI(4) => pixelXPos1_carry_i_4_n_0,
      DI(3) => pixelXPos1_carry_i_5_n_0,
      DI(2) => pixelXPos1_carry_i_6_n_0,
      DI(1) => pixelXPos1_carry_i_7_n_0,
      DI(0) => pixelXPos1_carry_i_8_n_0,
      O(7 downto 0) => NLW_pixelXPos1_carry_O_UNCONNECTED(7 downto 0),
      S(7) => pixelXPos1_carry_i_9_n_0,
      S(6) => pixelXPos1_carry_i_10_n_0,
      S(5) => pixelXPos1_carry_i_11_n_0,
      S(4) => pixelXPos1_carry_i_12_n_0,
      S(3) => pixelXPos1_carry_i_13_n_0,
      S(2) => pixelXPos1_carry_i_14_n_0,
      S(1) => pixelXPos1_carry_i_15_n_0,
      S(0) => pixelXPos1_carry_i_16_n_0
    );
pixelXPos1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^dbg_pixelypos[15]\(15),
      I1 => \^dbg_maxy\(15),
      I2 => \^dbg_pixelypos[15]\(14),
      I3 => \^dbg_maxy\(14),
      O => pixelXPos1_carry_i_1_n_0
    );
pixelXPos1_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dbg_maxy\(13),
      I1 => \^dbg_pixelypos[15]\(13),
      I2 => \^dbg_maxy\(12),
      I3 => \^dbg_pixelypos[15]\(12),
      O => pixelXPos1_carry_i_10_n_0
    );
pixelXPos1_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dbg_maxy\(11),
      I1 => \^dbg_pixelypos[15]\(11),
      I2 => \^dbg_maxy\(10),
      I3 => \^dbg_pixelypos[15]\(10),
      O => pixelXPos1_carry_i_11_n_0
    );
pixelXPos1_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dbg_maxy\(9),
      I1 => \^dbg_pixelypos[15]\(9),
      I2 => \^dbg_maxy\(8),
      I3 => \^dbg_pixelypos[15]\(8),
      O => pixelXPos1_carry_i_12_n_0
    );
pixelXPos1_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dbg_maxy\(7),
      I1 => \^dbg_pixelypos[15]\(7),
      I2 => \^dbg_maxy\(6),
      I3 => \^dbg_pixelypos[15]\(6),
      O => pixelXPos1_carry_i_13_n_0
    );
pixelXPos1_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dbg_maxy\(5),
      I1 => \^dbg_pixelypos[15]\(5),
      I2 => \^dbg_maxy\(4),
      I3 => \^dbg_pixelypos[15]\(4),
      O => pixelXPos1_carry_i_14_n_0
    );
pixelXPos1_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dbg_maxy\(3),
      I1 => \^dbg_pixelypos[15]\(3),
      I2 => \^dbg_maxy\(2),
      I3 => \^dbg_pixelypos[15]\(2),
      O => pixelXPos1_carry_i_15_n_0
    );
pixelXPos1_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dbg_maxy\(1),
      I1 => \^dbg_pixelypos[15]\(1),
      I2 => \^dbg_maxy\(0),
      I3 => \^dbg_pixelypos[15]\(0),
      O => pixelXPos1_carry_i_16_n_0
    );
pixelXPos1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^dbg_pixelypos[15]\(13),
      I1 => \^dbg_maxy\(13),
      I2 => \^dbg_pixelypos[15]\(12),
      I3 => \^dbg_maxy\(12),
      O => pixelXPos1_carry_i_2_n_0
    );
pixelXPos1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^dbg_pixelypos[15]\(11),
      I1 => \^dbg_maxy\(11),
      I2 => \^dbg_pixelypos[15]\(10),
      I3 => \^dbg_maxy\(10),
      O => pixelXPos1_carry_i_3_n_0
    );
pixelXPos1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^dbg_pixelypos[15]\(9),
      I1 => \^dbg_maxy\(9),
      I2 => \^dbg_pixelypos[15]\(8),
      I3 => \^dbg_maxy\(8),
      O => pixelXPos1_carry_i_4_n_0
    );
pixelXPos1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^dbg_pixelypos[15]\(7),
      I1 => \^dbg_maxy\(7),
      I2 => \^dbg_pixelypos[15]\(6),
      I3 => \^dbg_maxy\(6),
      O => pixelXPos1_carry_i_5_n_0
    );
pixelXPos1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^dbg_pixelypos[15]\(5),
      I1 => \^dbg_maxy\(5),
      I2 => \^dbg_pixelypos[15]\(4),
      I3 => \^dbg_maxy\(4),
      O => pixelXPos1_carry_i_6_n_0
    );
pixelXPos1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^dbg_pixelypos[15]\(3),
      I1 => \^dbg_maxy\(3),
      I2 => \^dbg_pixelypos[15]\(2),
      I3 => \^dbg_maxy\(2),
      O => pixelXPos1_carry_i_7_n_0
    );
pixelXPos1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^dbg_pixelypos[15]\(1),
      I1 => \^dbg_maxy\(1),
      I2 => \^dbg_pixelypos[15]\(0),
      I3 => \^dbg_maxy\(0),
      O => pixelXPos1_carry_i_8_n_0
    );
pixelXPos1_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dbg_maxy\(15),
      I1 => \^dbg_pixelypos[15]\(15),
      I2 => \^dbg_maxy\(14),
      I3 => \^dbg_pixelypos[15]\(14),
      O => pixelXPos1_carry_i_9_n_0
    );
\pixelXPos[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF8F8888888888"
    )
        port map (
      I0 => TRISETUP_inMinX(0),
      I1 => statCyclesIdle,
      I2 => \^q\(0),
      I3 => \currentState[2]_i_4_n_0\,
      I4 => \^dbg_minx\(0),
      I5 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => \pixelXPos[0]_i_1_n_0\
    );
\pixelXPos[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => TRISETUP_inMinX(10),
      I1 => statCyclesIdle,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \pixelXPos[10]_i_2_n_0\,
      I4 => \currentState[2]_i_4_n_0\,
      I5 => \^dbg_minx\(10),
      O => \pixelXPos[10]_i_1_n_0\
    );
\pixelXPos[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(9),
      I2 => \^q\(7),
      I3 => \pixelXPos[10]_i_3_n_0\,
      I4 => \^q\(6),
      I5 => \^q\(8),
      O => \pixelXPos[10]_i_2_n_0\
    );
\pixelXPos[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \pixelXPos[10]_i_3_n_0\
    );
\pixelXPos[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => TRISETUP_inMinX(11),
      I1 => statCyclesIdle,
      I2 => \pixelXPos[11]_i_2_n_0\,
      O => \pixelXPos[11]_i_1_n_0\
    );
\pixelXPos[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8A8ABA00000000"
    )
        port map (
      I0 => \^dbg_minx\(11),
      I1 => pixelXPos1_carry_n_0,
      I2 => fifoWriteEnable2,
      I3 => \pixelXPos[15]_i_4_n_0\,
      I4 => \^q\(11),
      I5 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => \pixelXPos[11]_i_2_n_0\
    );
\pixelXPos[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inMinX(12),
      I1 => statCyclesIdle,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \pixelXPos[12]_i_2_n_0\,
      O => \pixelXPos[12]_i_1_n_0\
    );
\pixelXPos[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA6FF0000A600"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(11),
      I2 => \pixelXPos[15]_i_4_n_0\,
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => \^dbg_minx\(12),
      O => \pixelXPos[12]_i_2_n_0\
    );
\pixelXPos[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8888888888888"
    )
        port map (
      I0 => TRISETUP_inMinX(13),
      I1 => statCyclesIdle,
      I2 => \currentState[2]_i_4_n_0\,
      I3 => \^dbg_minx\(13),
      I4 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I5 => \pixelXPos[13]_i_2_n_0\,
      O => \pixelXPos[13]_i_1_n_0\
    );
\pixelXPos[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFBBFBBBBB"
    )
        port map (
      I0 => pixelXPos1_carry_n_0,
      I1 => fifoWriteEnable2,
      I2 => \^q\(11),
      I3 => \pixelXPos[15]_i_4_n_0\,
      I4 => \^q\(12),
      I5 => \^q\(13),
      O => \pixelXPos[13]_i_2_n_0\
    );
\pixelXPos[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => TRISETUP_inMinX(14),
      I1 => statCyclesIdle,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \pixelXPos[14]_i_2_n_0\,
      I4 => \currentState[2]_i_4_n_0\,
      I5 => \^dbg_minx\(14),
      O => \pixelXPos[14]_i_1_n_0\
    );
\pixelXPos[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(11),
      I2 => \pixelXPos[15]_i_4_n_0\,
      I3 => \^q\(12),
      I4 => \^q\(13),
      O => \pixelXPos[14]_i_2_n_0\
    );
\pixelXPos[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => statCyclesIdle,
      I1 => pixelXPos1_carry_n_0,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => pixelXPos
    );
\pixelXPos[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF888888F888888"
    )
        port map (
      I0 => TRISETUP_inMinX(15),
      I1 => statCyclesIdle,
      I2 => \currentState[2]_i_4_n_0\,
      I3 => \^dbg_minx\(15),
      I4 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I5 => \pixelXPos[15]_i_3_n_0\,
      O => \pixelXPos[15]_i_2_n_0\
    );
\pixelXPos[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^q\(13),
      I2 => \^q\(12),
      I3 => \pixelXPos[15]_i_4_n_0\,
      I4 => \^q\(11),
      I5 => \^q\(14),
      O => \pixelXPos[15]_i_3_n_0\
    );
\pixelXPos[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => \pixelXPos[10]_i_3_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(10),
      O => \pixelXPos[15]_i_4_n_0\
    );
\pixelXPos[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => TRISETUP_inMinX(1),
      I1 => statCyclesIdle,
      I2 => \pixelXPos[1]_i_2_n_0\,
      O => \pixelXPos[1]_i_1_n_0\
    );
\pixelXPos[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8ABABA8A00000000"
    )
        port map (
      I0 => \^dbg_minx\(1),
      I1 => pixelXPos1_carry_n_0,
      I2 => fifoWriteEnable2,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => \pixelXPos[1]_i_2_n_0\
    );
\pixelXPos[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inMinX(2),
      I1 => statCyclesIdle,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \pixelXPos[2]_i_2_n_0\,
      O => \pixelXPos[2]_i_1_n_0\
    );
\pixelXPos[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF6AFF00006A00"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => \^dbg_minx\(2),
      O => \pixelXPos[2]_i_2_n_0\
    );
\pixelXPos[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => TRISETUP_inMinX(3),
      I1 => statCyclesIdle,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \pixelXPos[3]_i_2_n_0\,
      I4 => \currentState[2]_i_4_n_0\,
      I5 => \^dbg_minx\(3),
      O => \pixelXPos[3]_i_1_n_0\
    );
\pixelXPos[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \pixelXPos[3]_i_2_n_0\
    );
\pixelXPos[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => TRISETUP_inMinX(4),
      I1 => statCyclesIdle,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \pixelXPos[4]_i_2_n_0\,
      I4 => \currentState[2]_i_4_n_0\,
      I5 => \^dbg_minx\(4),
      O => \pixelXPos[4]_i_1_n_0\
    );
\pixelXPos[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => \pixelXPos[4]_i_2_n_0\
    );
\pixelXPos[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => TRISETUP_inMinX(5),
      I1 => statCyclesIdle,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \pixelXPos[5]_i_2_n_0\,
      I4 => \currentState[2]_i_4_n_0\,
      I5 => \^dbg_minx\(5),
      O => \pixelXPos[5]_i_1_n_0\
    );
\pixelXPos[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \pixelXPos[5]_i_2_n_0\
    );
\pixelXPos[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => TRISETUP_inMinX(6),
      I1 => statCyclesIdle,
      I2 => \pixelXPos[6]_i_2_n_0\,
      O => \pixelXPos[6]_i_1_n_0\
    );
\pixelXPos[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8A8ABA00000000"
    )
        port map (
      I0 => \^dbg_minx\(6),
      I1 => pixelXPos1_carry_n_0,
      I2 => fifoWriteEnable2,
      I3 => \pixelXPos[10]_i_3_n_0\,
      I4 => \^q\(6),
      I5 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => \pixelXPos[6]_i_2_n_0\
    );
\pixelXPos[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => TRISETUP_inMinX(7),
      I1 => statCyclesIdle,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \pixelXPos[7]_i_2_n_0\,
      O => \pixelXPos[7]_i_1_n_0\
    );
\pixelXPos[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA6FF0000A600"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \pixelXPos[10]_i_3_n_0\,
      I3 => fifoWriteEnable2,
      I4 => pixelXPos1_carry_n_0,
      I5 => \^dbg_minx\(7),
      O => \pixelXPos[7]_i_2_n_0\
    );
\pixelXPos[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => TRISETUP_inMinX(8),
      I1 => statCyclesIdle,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \pixelXPos[8]_i_2_n_0\,
      I4 => \currentState[2]_i_4_n_0\,
      I5 => \^dbg_minx\(8),
      O => \pixelXPos[8]_i_1_n_0\
    );
\pixelXPos[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      I2 => \pixelXPos[10]_i_3_n_0\,
      I3 => \^q\(6),
      O => \pixelXPos[8]_i_2_n_0\
    );
\pixelXPos[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => TRISETUP_inMinX(9),
      I1 => statCyclesIdle,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \pixelXPos[9]_i_2_n_0\,
      I4 => \currentState[2]_i_4_n_0\,
      I5 => \^dbg_minx\(9),
      O => \pixelXPos[9]_i_1_n_0\
    );
\pixelXPos[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      I2 => \^q\(6),
      I3 => \pixelXPos[10]_i_3_n_0\,
      I4 => \^q\(7),
      O => \pixelXPos[9]_i_2_n_0\
    );
\pixelXPos_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => \pixelXPos[0]_i_1_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\pixelXPos_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => \pixelXPos[10]_i_1_n_0\,
      Q => \^q\(10),
      R => '0'
    );
\pixelXPos_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => \pixelXPos[11]_i_1_n_0\,
      Q => \^q\(11),
      R => '0'
    );
\pixelXPos_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => \pixelXPos[12]_i_1_n_0\,
      Q => \^q\(12),
      R => '0'
    );
\pixelXPos_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => \pixelXPos[13]_i_1_n_0\,
      Q => \^q\(13),
      R => '0'
    );
\pixelXPos_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => \pixelXPos[14]_i_1_n_0\,
      Q => \^q\(14),
      R => '0'
    );
\pixelXPos_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => \pixelXPos[15]_i_2_n_0\,
      Q => \^q\(15),
      R => '0'
    );
\pixelXPos_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => \pixelXPos[1]_i_1_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\pixelXPos_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => \pixelXPos[2]_i_1_n_0\,
      Q => \^q\(2),
      R => '0'
    );
\pixelXPos_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => \pixelXPos[3]_i_1_n_0\,
      Q => \^q\(3),
      R => '0'
    );
\pixelXPos_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => \pixelXPos[4]_i_1_n_0\,
      Q => \^q\(4),
      R => '0'
    );
\pixelXPos_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => \pixelXPos[5]_i_1_n_0\,
      Q => \^q\(5),
      R => '0'
    );
\pixelXPos_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => \pixelXPos[6]_i_1_n_0\,
      Q => \^q\(6),
      R => '0'
    );
\pixelXPos_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => \pixelXPos[7]_i_1_n_0\,
      Q => \^q\(7),
      R => '0'
    );
\pixelXPos_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => \pixelXPos[8]_i_1_n_0\,
      Q => \^q\(8),
      R => '0'
    );
\pixelXPos_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelXPos,
      D => \pixelXPos[9]_i_1_n_0\,
      Q => \^q\(9),
      R => '0'
    );
\pixelYPos[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^dbg_pixelypos[15]\(0),
      I1 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I2 => TRISETUP_inMinY(0),
      I3 => statCyclesIdle,
      O => \pixelYPos[0]_i_1_n_0\
    );
\pixelYPos[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F88F8888"
    )
        port map (
      I0 => TRISETUP_inMinY(10),
      I1 => statCyclesIdle,
      I2 => \^dbg_pixelypos[15]\(10),
      I3 => \pixelYPos[10]_i_2_n_0\,
      I4 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => \pixelYPos[10]_i_1_n_0\
    );
\pixelYPos[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => \^dbg_pixelypos[15]\(8),
      I1 => \^dbg_pixelypos[15]\(6),
      I2 => \pixelYPos[7]_i_2_n_0\,
      I3 => \^dbg_pixelypos[15]\(7),
      I4 => \^dbg_pixelypos[15]\(9),
      O => \pixelYPos[10]_i_2_n_0\
    );
\pixelYPos[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F88F8888"
    )
        port map (
      I0 => TRISETUP_inMinY(11),
      I1 => statCyclesIdle,
      I2 => \^dbg_pixelypos[15]\(11),
      I3 => \pixelYPos[12]_i_2_n_0\,
      I4 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => \pixelYPos[11]_i_1_n_0\
    );
\pixelYPos[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F88FF888888888"
    )
        port map (
      I0 => TRISETUP_inMinY(12),
      I1 => statCyclesIdle,
      I2 => \^dbg_pixelypos[15]\(12),
      I3 => \^dbg_pixelypos[15]\(11),
      I4 => \pixelYPos[12]_i_2_n_0\,
      I5 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => \pixelYPos[12]_i_1_n_0\
    );
\pixelYPos[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^dbg_pixelypos[15]\(9),
      I1 => \^dbg_pixelypos[15]\(7),
      I2 => \pixelYPos[7]_i_2_n_0\,
      I3 => \^dbg_pixelypos[15]\(6),
      I4 => \^dbg_pixelypos[15]\(8),
      I5 => \^dbg_pixelypos[15]\(10),
      O => \pixelYPos[12]_i_2_n_0\
    );
\pixelYPos[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F88F8888"
    )
        port map (
      I0 => TRISETUP_inMinY(13),
      I1 => statCyclesIdle,
      I2 => \^dbg_pixelypos[15]\(13),
      I3 => \pixelYPos[13]_i_2_n_0\,
      I4 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => \pixelYPos[13]_i_1_n_0\
    );
\pixelYPos[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^dbg_pixelypos[15]\(11),
      I1 => \pixelYPos[12]_i_2_n_0\,
      I2 => \^dbg_pixelypos[15]\(12),
      O => \pixelYPos[13]_i_2_n_0\
    );
\pixelYPos[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FF88888"
    )
        port map (
      I0 => TRISETUP_inMinY(14),
      I1 => statCyclesIdle,
      I2 => \^dbg_pixelypos[15]\(14),
      I3 => \pixelYPos[15]_i_3_n_0\,
      I4 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => \pixelYPos[14]_i_1_n_0\
    );
\pixelYPos[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0F2"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I1 => pixelXPos1_carry_n_0,
      I2 => statCyclesIdle,
      I3 => fifoWriteEnable2,
      O => pixelYPos
    );
\pixelYPos[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8F888F888F888"
    )
        port map (
      I0 => TRISETUP_inMinY(15),
      I1 => statCyclesIdle,
      I2 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I3 => \^dbg_pixelypos[15]\(15),
      I4 => \^dbg_pixelypos[15]\(14),
      I5 => \pixelYPos[15]_i_3_n_0\,
      O => \pixelYPos[15]_i_2_n_0\
    );
\pixelYPos[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^dbg_pixelypos[15]\(13),
      I1 => \^dbg_pixelypos[15]\(12),
      I2 => \pixelYPos[12]_i_2_n_0\,
      I3 => \^dbg_pixelypos[15]\(11),
      O => \pixelYPos[15]_i_3_n_0\
    );
\pixelYPos[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF282828"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I1 => \^dbg_pixelypos[15]\(0),
      I2 => \^dbg_pixelypos[15]\(1),
      I3 => TRISETUP_inMinY(1),
      I4 => statCyclesIdle,
      O => \pixelYPos[1]_i_1_n_0\
    );
\pixelYPos[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FF8F8F888888888"
    )
        port map (
      I0 => TRISETUP_inMinY(2),
      I1 => statCyclesIdle,
      I2 => \^dbg_pixelypos[15]\(2),
      I3 => \^dbg_pixelypos[15]\(1),
      I4 => \^dbg_pixelypos[15]\(0),
      I5 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => \pixelYPos[2]_i_1_n_0\
    );
\pixelYPos[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F88F8888"
    )
        port map (
      I0 => TRISETUP_inMinY(3),
      I1 => statCyclesIdle,
      I2 => \^dbg_pixelypos[15]\(3),
      I3 => \pixelYPos[3]_i_2_n_0\,
      I4 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => \pixelYPos[3]_i_1_n_0\
    );
\pixelYPos[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^dbg_pixelypos[15]\(1),
      I1 => \^dbg_pixelypos[15]\(0),
      I2 => \^dbg_pixelypos[15]\(2),
      O => \pixelYPos[3]_i_2_n_0\
    );
\pixelYPos[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F88F8888"
    )
        port map (
      I0 => TRISETUP_inMinY(4),
      I1 => statCyclesIdle,
      I2 => \^dbg_pixelypos[15]\(4),
      I3 => \pixelYPos[4]_i_2_n_0\,
      I4 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => \pixelYPos[4]_i_1_n_0\
    );
\pixelYPos[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^dbg_pixelypos[15]\(2),
      I1 => \^dbg_pixelypos[15]\(0),
      I2 => \^dbg_pixelypos[15]\(1),
      I3 => \^dbg_pixelypos[15]\(3),
      O => \pixelYPos[4]_i_2_n_0\
    );
\pixelYPos[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F88F8888"
    )
        port map (
      I0 => TRISETUP_inMinY(5),
      I1 => statCyclesIdle,
      I2 => \^dbg_pixelypos[15]\(5),
      I3 => \pixelYPos[5]_i_2_n_0\,
      I4 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => \pixelYPos[5]_i_1_n_0\
    );
\pixelYPos[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^dbg_pixelypos[15]\(3),
      I1 => \^dbg_pixelypos[15]\(1),
      I2 => \^dbg_pixelypos[15]\(0),
      I3 => \^dbg_pixelypos[15]\(2),
      I4 => \^dbg_pixelypos[15]\(4),
      O => \pixelYPos[5]_i_2_n_0\
    );
\pixelYPos[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F88F8888"
    )
        port map (
      I0 => TRISETUP_inMinY(6),
      I1 => statCyclesIdle,
      I2 => \^dbg_pixelypos[15]\(6),
      I3 => \pixelYPos[7]_i_2_n_0\,
      I4 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => \pixelYPos[6]_i_1_n_0\
    );
\pixelYPos[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F88FF888888888"
    )
        port map (
      I0 => TRISETUP_inMinY(7),
      I1 => statCyclesIdle,
      I2 => \^dbg_pixelypos[15]\(7),
      I3 => \^dbg_pixelypos[15]\(6),
      I4 => \pixelYPos[7]_i_2_n_0\,
      I5 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => \pixelYPos[7]_i_1_n_0\
    );
\pixelYPos[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^dbg_pixelypos[15]\(4),
      I1 => \^dbg_pixelypos[15]\(2),
      I2 => \^dbg_pixelypos[15]\(0),
      I3 => \^dbg_pixelypos[15]\(1),
      I4 => \^dbg_pixelypos[15]\(3),
      I5 => \^dbg_pixelypos[15]\(5),
      O => \pixelYPos[7]_i_2_n_0\
    );
\pixelYPos[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F88F8888"
    )
        port map (
      I0 => TRISETUP_inMinY(8),
      I1 => statCyclesIdle,
      I2 => \^dbg_pixelypos[15]\(8),
      I3 => \pixelYPos[8]_i_2_n_0\,
      I4 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => \pixelYPos[8]_i_1_n_0\
    );
\pixelYPos[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^dbg_pixelypos[15]\(6),
      I1 => \pixelYPos[7]_i_2_n_0\,
      I2 => \^dbg_pixelypos[15]\(7),
      O => \pixelYPos[8]_i_2_n_0\
    );
\pixelYPos[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F88F8888"
    )
        port map (
      I0 => TRISETUP_inMinY(9),
      I1 => statCyclesIdle,
      I2 => \^dbg_pixelypos[15]\(9),
      I3 => \pixelYPos[9]_i_2_n_0\,
      I4 => \FSM_onehot_currentState_reg_n_0_[3]\,
      O => \pixelYPos[9]_i_1_n_0\
    );
\pixelYPos[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^dbg_pixelypos[15]\(7),
      I1 => \pixelYPos[7]_i_2_n_0\,
      I2 => \^dbg_pixelypos[15]\(6),
      I3 => \^dbg_pixelypos[15]\(8),
      O => \pixelYPos[9]_i_2_n_0\
    );
\pixelYPos_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => \pixelYPos[0]_i_1_n_0\,
      Q => \^dbg_pixelypos[15]\(0),
      R => '0'
    );
\pixelYPos_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => \pixelYPos[10]_i_1_n_0\,
      Q => \^dbg_pixelypos[15]\(10),
      R => '0'
    );
\pixelYPos_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => \pixelYPos[11]_i_1_n_0\,
      Q => \^dbg_pixelypos[15]\(11),
      R => '0'
    );
\pixelYPos_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => \pixelYPos[12]_i_1_n_0\,
      Q => \^dbg_pixelypos[15]\(12),
      R => '0'
    );
\pixelYPos_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => \pixelYPos[13]_i_1_n_0\,
      Q => \^dbg_pixelypos[15]\(13),
      R => '0'
    );
\pixelYPos_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => \pixelYPos[14]_i_1_n_0\,
      Q => \^dbg_pixelypos[15]\(14),
      R => '0'
    );
\pixelYPos_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => \pixelYPos[15]_i_2_n_0\,
      Q => \^dbg_pixelypos[15]\(15),
      R => '0'
    );
\pixelYPos_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => \pixelYPos[1]_i_1_n_0\,
      Q => \^dbg_pixelypos[15]\(1),
      R => '0'
    );
\pixelYPos_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => \pixelYPos[2]_i_1_n_0\,
      Q => \^dbg_pixelypos[15]\(2),
      R => '0'
    );
\pixelYPos_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => \pixelYPos[3]_i_1_n_0\,
      Q => \^dbg_pixelypos[15]\(3),
      R => '0'
    );
\pixelYPos_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => \pixelYPos[4]_i_1_n_0\,
      Q => \^dbg_pixelypos[15]\(4),
      R => '0'
    );
\pixelYPos_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => \pixelYPos[5]_i_1_n_0\,
      Q => \^dbg_pixelypos[15]\(5),
      R => '0'
    );
\pixelYPos_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => \pixelYPos[6]_i_1_n_0\,
      Q => \^dbg_pixelypos[15]\(6),
      R => '0'
    );
\pixelYPos_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => \pixelYPos[7]_i_1_n_0\,
      Q => \^dbg_pixelypos[15]\(7),
      R => '0'
    );
\pixelYPos_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => \pixelYPos[8]_i_1_n_0\,
      Q => \^dbg_pixelypos[15]\(8),
      R => '0'
    );
\pixelYPos_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pixelYPos,
      D => \pixelYPos[9]_i_1_n_0\,
      Q => \^dbg_pixelypos[15]\(9),
      R => '0'
    );
\plusOp__60_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => \^dbg_barycentricc[31]\(0),
      CI_TOP => '0',
      CO(7) => \plusOp__60_carry_n_0\,
      CO(6) => \plusOp__60_carry_n_1\,
      CO(5) => \plusOp__60_carry_n_2\,
      CO(4) => \plusOp__60_carry_n_3\,
      CO(3) => \NLW_plusOp__60_carry_CO_UNCONNECTED\(3),
      CO(2) => \plusOp__60_carry_n_5\,
      CO(1) => \plusOp__60_carry_n_6\,
      CO(0) => \plusOp__60_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \plusOp__60_carry_n_8\,
      O(6) => \plusOp__60_carry_n_9\,
      O(5) => \plusOp__60_carry_n_10\,
      O(4) => \plusOp__60_carry_n_11\,
      O(3) => \plusOp__60_carry_n_12\,
      O(2) => \plusOp__60_carry_n_13\,
      O(1) => \plusOp__60_carry_n_14\,
      O(0) => \plusOp__60_carry_n_15\,
      S(7 downto 0) => \^dbg_barycentricc[31]\(8 downto 1)
    );
\plusOp__60_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \plusOp__60_carry_n_0\,
      CI_TOP => '0',
      CO(7) => \plusOp__60_carry__0_n_0\,
      CO(6) => \plusOp__60_carry__0_n_1\,
      CO(5) => \plusOp__60_carry__0_n_2\,
      CO(4) => \plusOp__60_carry__0_n_3\,
      CO(3) => \NLW_plusOp__60_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \plusOp__60_carry__0_n_5\,
      CO(1) => \plusOp__60_carry__0_n_6\,
      CO(0) => \plusOp__60_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \plusOp__60_carry__0_n_8\,
      O(6) => \plusOp__60_carry__0_n_9\,
      O(5) => \plusOp__60_carry__0_n_10\,
      O(4) => \plusOp__60_carry__0_n_11\,
      O(3) => \plusOp__60_carry__0_n_12\,
      O(2) => \plusOp__60_carry__0_n_13\,
      O(1) => \plusOp__60_carry__0_n_14\,
      O(0) => \plusOp__60_carry__0_n_15\,
      S(7 downto 0) => \^dbg_barycentricc[31]\(16 downto 9)
    );
\plusOp__60_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \plusOp__60_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \plusOp__60_carry__1_n_0\,
      CO(6) => \plusOp__60_carry__1_n_1\,
      CO(5) => \plusOp__60_carry__1_n_2\,
      CO(4) => \plusOp__60_carry__1_n_3\,
      CO(3) => \NLW_plusOp__60_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \plusOp__60_carry__1_n_5\,
      CO(1) => \plusOp__60_carry__1_n_6\,
      CO(0) => \plusOp__60_carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \plusOp__60_carry__1_n_8\,
      O(6) => \plusOp__60_carry__1_n_9\,
      O(5) => \plusOp__60_carry__1_n_10\,
      O(4) => \plusOp__60_carry__1_n_11\,
      O(3) => \plusOp__60_carry__1_n_12\,
      O(2) => \plusOp__60_carry__1_n_13\,
      O(1) => \plusOp__60_carry__1_n_14\,
      O(0) => \plusOp__60_carry__1_n_15\,
      S(7 downto 0) => \^dbg_barycentricc[31]\(24 downto 17)
    );
\plusOp__60_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \plusOp__60_carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_plusOp__60_carry__2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \plusOp__60_carry__2_n_2\,
      CO(4) => \plusOp__60_carry__2_n_3\,
      CO(3) => \NLW_plusOp__60_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \plusOp__60_carry__2_n_5\,
      CO(1) => \plusOp__60_carry__2_n_6\,
      CO(0) => \plusOp__60_carry__2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_plusOp__60_carry__2_O_UNCONNECTED\(7),
      O(6) => \plusOp__60_carry__2_n_9\,
      O(5) => \plusOp__60_carry__2_n_10\,
      O(4) => \plusOp__60_carry__2_n_11\,
      O(3) => \plusOp__60_carry__2_n_12\,
      O(2) => \plusOp__60_carry__2_n_13\,
      O(1) => \plusOp__60_carry__2_n_14\,
      O(0) => \plusOp__60_carry__2_n_15\,
      S(7) => '0',
      S(6 downto 0) => \^dbg_barycentricc[31]\(31 downto 25)
    );
plusOp_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \^dbg_barycentricb[31]\(0),
      CI_TOP => '0',
      CO(7) => plusOp_carry_n_0,
      CO(6) => plusOp_carry_n_1,
      CO(5) => plusOp_carry_n_2,
      CO(4) => plusOp_carry_n_3,
      CO(3) => NLW_plusOp_carry_CO_UNCONNECTED(3),
      CO(2) => plusOp_carry_n_5,
      CO(1) => plusOp_carry_n_6,
      CO(0) => plusOp_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7) => plusOp_carry_n_8,
      O(6) => plusOp_carry_n_9,
      O(5) => plusOp_carry_n_10,
      O(4) => plusOp_carry_n_11,
      O(3) => plusOp_carry_n_12,
      O(2) => plusOp_carry_n_13,
      O(1) => plusOp_carry_n_14,
      O(0) => plusOp_carry_n_15,
      S(7 downto 0) => \^dbg_barycentricb[31]\(8 downto 1)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => plusOp_carry_n_0,
      CI_TOP => '0',
      CO(7) => \plusOp_carry__0_n_0\,
      CO(6) => \plusOp_carry__0_n_1\,
      CO(5) => \plusOp_carry__0_n_2\,
      CO(4) => \plusOp_carry__0_n_3\,
      CO(3) => \NLW_plusOp_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \plusOp_carry__0_n_5\,
      CO(1) => \plusOp_carry__0_n_6\,
      CO(0) => \plusOp_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \plusOp_carry__0_n_8\,
      O(6) => \plusOp_carry__0_n_9\,
      O(5) => \plusOp_carry__0_n_10\,
      O(4) => \plusOp_carry__0_n_11\,
      O(3) => \plusOp_carry__0_n_12\,
      O(2) => \plusOp_carry__0_n_13\,
      O(1) => \plusOp_carry__0_n_14\,
      O(0) => \plusOp_carry__0_n_15\,
      S(7 downto 0) => \^dbg_barycentricb[31]\(16 downto 9)
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \plusOp_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \plusOp_carry__1_n_0\,
      CO(6) => \plusOp_carry__1_n_1\,
      CO(5) => \plusOp_carry__1_n_2\,
      CO(4) => \plusOp_carry__1_n_3\,
      CO(3) => \NLW_plusOp_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \plusOp_carry__1_n_5\,
      CO(1) => \plusOp_carry__1_n_6\,
      CO(0) => \plusOp_carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \plusOp_carry__1_n_8\,
      O(6) => \plusOp_carry__1_n_9\,
      O(5) => \plusOp_carry__1_n_10\,
      O(4) => \plusOp_carry__1_n_11\,
      O(3) => \plusOp_carry__1_n_12\,
      O(2) => \plusOp_carry__1_n_13\,
      O(1) => \plusOp_carry__1_n_14\,
      O(0) => \plusOp_carry__1_n_15\,
      S(7 downto 0) => \^dbg_barycentricb[31]\(24 downto 17)
    );
\plusOp_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \plusOp_carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_plusOp_carry__2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \plusOp_carry__2_n_2\,
      CO(4) => \plusOp_carry__2_n_3\,
      CO(3) => \NLW_plusOp_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \plusOp_carry__2_n_5\,
      CO(1) => \plusOp_carry__2_n_6\,
      CO(0) => \plusOp_carry__2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_plusOp_carry__2_O_UNCONNECTED\(7),
      O(6) => \plusOp_carry__2_n_9\,
      O(5) => \plusOp_carry__2_n_10\,
      O(4) => \plusOp_carry__2_n_11\,
      O(3) => \plusOp_carry__2_n_12\,
      O(2) => \plusOp_carry__2_n_13\,
      O(1) => \plusOp_carry__2_n_14\,
      O(0) => \plusOp_carry__2_n_15\,
      S(7) => '0',
      S(6 downto 0) => \^dbg_barycentricb[31]\(31 downto 25)
    );
\previousDrawEventID_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => previousDrawEventID,
      D => currentDrawEventID(0),
      Q => in18(80),
      R => '0'
    );
\previousDrawEventID_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => previousDrawEventID,
      D => currentDrawEventID(10),
      Q => in18(90),
      R => '0'
    );
\previousDrawEventID_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => previousDrawEventID,
      D => currentDrawEventID(11),
      Q => in18(91),
      R => '0'
    );
\previousDrawEventID_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => previousDrawEventID,
      D => currentDrawEventID(12),
      Q => in18(92),
      R => '0'
    );
\previousDrawEventID_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => previousDrawEventID,
      D => currentDrawEventID(13),
      Q => in18(93),
      R => '0'
    );
\previousDrawEventID_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => previousDrawEventID,
      D => currentDrawEventID(14),
      Q => in18(94),
      R => '0'
    );
\previousDrawEventID_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => previousDrawEventID,
      D => currentDrawEventID(15),
      Q => in18(95),
      R => '0'
    );
\previousDrawEventID_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => previousDrawEventID,
      D => currentDrawEventID(1),
      Q => in18(81),
      R => '0'
    );
\previousDrawEventID_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => previousDrawEventID,
      D => currentDrawEventID(2),
      Q => in18(82),
      R => '0'
    );
\previousDrawEventID_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => previousDrawEventID,
      D => currentDrawEventID(3),
      Q => in18(83),
      R => '0'
    );
\previousDrawEventID_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => previousDrawEventID,
      D => currentDrawEventID(4),
      Q => in18(84),
      R => '0'
    );
\previousDrawEventID_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => previousDrawEventID,
      D => currentDrawEventID(5),
      Q => in18(85),
      R => '0'
    );
\previousDrawEventID_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => previousDrawEventID,
      D => currentDrawEventID(6),
      Q => in18(86),
      R => '0'
    );
\previousDrawEventID_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => previousDrawEventID,
      D => currentDrawEventID(7),
      Q => in18(87),
      R => '0'
    );
\previousDrawEventID_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => previousDrawEventID,
      D => currentDrawEventID(8),
      Q => in18(88),
      R => '0'
    );
\previousDrawEventID_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => previousDrawEventID,
      D => currentDrawEventID(9),
      Q => in18(89),
      R => '0'
    );
readyForNewTri_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^trisetup_readyfornewtri\,
      I1 => TRISETUP_newTriBegin,
      O => readyForNewTri_i_1_n_0
    );
readyForNewTri_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => readyForNewTri_i_1_n_0,
      Q => \^trisetup_readyfornewtri\,
      R => '0'
    );
\statCyclesIdle[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^stat_cyclesidle\(0),
      O => \statCyclesIdle[7]_i_2_n_0\
    );
\statCyclesIdle_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => \statCyclesIdle_reg[7]_i_1_n_15\,
      Q => \^stat_cyclesidle\(0),
      R => '0'
    );
\statCyclesIdle_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => \statCyclesIdle_reg[15]_i_1_n_13\,
      Q => \^stat_cyclesidle\(10),
      R => '0'
    );
\statCyclesIdle_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => \statCyclesIdle_reg[15]_i_1_n_12\,
      Q => \^stat_cyclesidle\(11),
      R => '0'
    );
\statCyclesIdle_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => \statCyclesIdle_reg[15]_i_1_n_11\,
      Q => \^stat_cyclesidle\(12),
      R => '0'
    );
\statCyclesIdle_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => \statCyclesIdle_reg[15]_i_1_n_10\,
      Q => \^stat_cyclesidle\(13),
      R => '0'
    );
\statCyclesIdle_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => \statCyclesIdle_reg[15]_i_1_n_9\,
      Q => \^stat_cyclesidle\(14),
      R => '0'
    );
\statCyclesIdle_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => \statCyclesIdle_reg[15]_i_1_n_8\,
      Q => \^stat_cyclesidle\(15),
      R => '0'
    );
\statCyclesIdle_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \statCyclesIdle_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \statCyclesIdle_reg[15]_i_1_n_0\,
      CO(6) => \statCyclesIdle_reg[15]_i_1_n_1\,
      CO(5) => \statCyclesIdle_reg[15]_i_1_n_2\,
      CO(4) => \statCyclesIdle_reg[15]_i_1_n_3\,
      CO(3) => \NLW_statCyclesIdle_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \statCyclesIdle_reg[15]_i_1_n_5\,
      CO(1) => \statCyclesIdle_reg[15]_i_1_n_6\,
      CO(0) => \statCyclesIdle_reg[15]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \statCyclesIdle_reg[15]_i_1_n_8\,
      O(6) => \statCyclesIdle_reg[15]_i_1_n_9\,
      O(5) => \statCyclesIdle_reg[15]_i_1_n_10\,
      O(4) => \statCyclesIdle_reg[15]_i_1_n_11\,
      O(3) => \statCyclesIdle_reg[15]_i_1_n_12\,
      O(2) => \statCyclesIdle_reg[15]_i_1_n_13\,
      O(1) => \statCyclesIdle_reg[15]_i_1_n_14\,
      O(0) => \statCyclesIdle_reg[15]_i_1_n_15\,
      S(7 downto 0) => \^stat_cyclesidle\(15 downto 8)
    );
\statCyclesIdle_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => \statCyclesIdle_reg[23]_i_1_n_15\,
      Q => \^stat_cyclesidle\(16),
      R => '0'
    );
\statCyclesIdle_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => \statCyclesIdle_reg[23]_i_1_n_14\,
      Q => \^stat_cyclesidle\(17),
      R => '0'
    );
\statCyclesIdle_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => \statCyclesIdle_reg[23]_i_1_n_13\,
      Q => \^stat_cyclesidle\(18),
      R => '0'
    );
\statCyclesIdle_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => \statCyclesIdle_reg[23]_i_1_n_12\,
      Q => \^stat_cyclesidle\(19),
      R => '0'
    );
\statCyclesIdle_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => \statCyclesIdle_reg[7]_i_1_n_14\,
      Q => \^stat_cyclesidle\(1),
      R => '0'
    );
\statCyclesIdle_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => \statCyclesIdle_reg[23]_i_1_n_11\,
      Q => \^stat_cyclesidle\(20),
      R => '0'
    );
\statCyclesIdle_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => \statCyclesIdle_reg[23]_i_1_n_10\,
      Q => \^stat_cyclesidle\(21),
      R => '0'
    );
\statCyclesIdle_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => \statCyclesIdle_reg[23]_i_1_n_9\,
      Q => \^stat_cyclesidle\(22),
      R => '0'
    );
\statCyclesIdle_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => \statCyclesIdle_reg[23]_i_1_n_8\,
      Q => \^stat_cyclesidle\(23),
      R => '0'
    );
\statCyclesIdle_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \statCyclesIdle_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \statCyclesIdle_reg[23]_i_1_n_0\,
      CO(6) => \statCyclesIdle_reg[23]_i_1_n_1\,
      CO(5) => \statCyclesIdle_reg[23]_i_1_n_2\,
      CO(4) => \statCyclesIdle_reg[23]_i_1_n_3\,
      CO(3) => \NLW_statCyclesIdle_reg[23]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \statCyclesIdle_reg[23]_i_1_n_5\,
      CO(1) => \statCyclesIdle_reg[23]_i_1_n_6\,
      CO(0) => \statCyclesIdle_reg[23]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \statCyclesIdle_reg[23]_i_1_n_8\,
      O(6) => \statCyclesIdle_reg[23]_i_1_n_9\,
      O(5) => \statCyclesIdle_reg[23]_i_1_n_10\,
      O(4) => \statCyclesIdle_reg[23]_i_1_n_11\,
      O(3) => \statCyclesIdle_reg[23]_i_1_n_12\,
      O(2) => \statCyclesIdle_reg[23]_i_1_n_13\,
      O(1) => \statCyclesIdle_reg[23]_i_1_n_14\,
      O(0) => \statCyclesIdle_reg[23]_i_1_n_15\,
      S(7 downto 0) => \^stat_cyclesidle\(23 downto 16)
    );
\statCyclesIdle_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => \statCyclesIdle_reg[31]_i_1_n_15\,
      Q => \^stat_cyclesidle\(24),
      R => '0'
    );
\statCyclesIdle_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => \statCyclesIdle_reg[31]_i_1_n_14\,
      Q => \^stat_cyclesidle\(25),
      R => '0'
    );
\statCyclesIdle_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => \statCyclesIdle_reg[31]_i_1_n_13\,
      Q => \^stat_cyclesidle\(26),
      R => '0'
    );
\statCyclesIdle_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => \statCyclesIdle_reg[31]_i_1_n_12\,
      Q => \^stat_cyclesidle\(27),
      R => '0'
    );
\statCyclesIdle_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => \statCyclesIdle_reg[31]_i_1_n_11\,
      Q => \^stat_cyclesidle\(28),
      R => '0'
    );
\statCyclesIdle_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => \statCyclesIdle_reg[31]_i_1_n_10\,
      Q => \^stat_cyclesidle\(29),
      R => '0'
    );
\statCyclesIdle_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => \statCyclesIdle_reg[7]_i_1_n_13\,
      Q => \^stat_cyclesidle\(2),
      R => '0'
    );
\statCyclesIdle_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => \statCyclesIdle_reg[31]_i_1_n_9\,
      Q => \^stat_cyclesidle\(30),
      R => '0'
    );
\statCyclesIdle_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => \statCyclesIdle_reg[31]_i_1_n_8\,
      Q => \^stat_cyclesidle\(31),
      R => '0'
    );
\statCyclesIdle_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \statCyclesIdle_reg[23]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_statCyclesIdle_reg[31]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \statCyclesIdle_reg[31]_i_1_n_1\,
      CO(5) => \statCyclesIdle_reg[31]_i_1_n_2\,
      CO(4) => \statCyclesIdle_reg[31]_i_1_n_3\,
      CO(3) => \NLW_statCyclesIdle_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \statCyclesIdle_reg[31]_i_1_n_5\,
      CO(1) => \statCyclesIdle_reg[31]_i_1_n_6\,
      CO(0) => \statCyclesIdle_reg[31]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \statCyclesIdle_reg[31]_i_1_n_8\,
      O(6) => \statCyclesIdle_reg[31]_i_1_n_9\,
      O(5) => \statCyclesIdle_reg[31]_i_1_n_10\,
      O(4) => \statCyclesIdle_reg[31]_i_1_n_11\,
      O(3) => \statCyclesIdle_reg[31]_i_1_n_12\,
      O(2) => \statCyclesIdle_reg[31]_i_1_n_13\,
      O(1) => \statCyclesIdle_reg[31]_i_1_n_14\,
      O(0) => \statCyclesIdle_reg[31]_i_1_n_15\,
      S(7 downto 0) => \^stat_cyclesidle\(31 downto 24)
    );
\statCyclesIdle_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => \statCyclesIdle_reg[7]_i_1_n_12\,
      Q => \^stat_cyclesidle\(3),
      R => '0'
    );
\statCyclesIdle_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => \statCyclesIdle_reg[7]_i_1_n_11\,
      Q => \^stat_cyclesidle\(4),
      R => '0'
    );
\statCyclesIdle_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => \statCyclesIdle_reg[7]_i_1_n_10\,
      Q => \^stat_cyclesidle\(5),
      R => '0'
    );
\statCyclesIdle_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => \statCyclesIdle_reg[7]_i_1_n_9\,
      Q => \^stat_cyclesidle\(6),
      R => '0'
    );
\statCyclesIdle_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => \statCyclesIdle_reg[7]_i_1_n_8\,
      Q => \^stat_cyclesidle\(7),
      R => '0'
    );
\statCyclesIdle_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \statCyclesIdle_reg[7]_i_1_n_0\,
      CO(6) => \statCyclesIdle_reg[7]_i_1_n_1\,
      CO(5) => \statCyclesIdle_reg[7]_i_1_n_2\,
      CO(4) => \statCyclesIdle_reg[7]_i_1_n_3\,
      CO(3) => \NLW_statCyclesIdle_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \statCyclesIdle_reg[7]_i_1_n_5\,
      CO(1) => \statCyclesIdle_reg[7]_i_1_n_6\,
      CO(0) => \statCyclesIdle_reg[7]_i_1_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \statCyclesIdle_reg[7]_i_1_n_8\,
      O(6) => \statCyclesIdle_reg[7]_i_1_n_9\,
      O(5) => \statCyclesIdle_reg[7]_i_1_n_10\,
      O(4) => \statCyclesIdle_reg[7]_i_1_n_11\,
      O(3) => \statCyclesIdle_reg[7]_i_1_n_12\,
      O(2) => \statCyclesIdle_reg[7]_i_1_n_13\,
      O(1) => \statCyclesIdle_reg[7]_i_1_n_14\,
      O(0) => \statCyclesIdle_reg[7]_i_1_n_15\,
      S(7 downto 1) => \^stat_cyclesidle\(7 downto 1),
      S(0) => \statCyclesIdle[7]_i_2_n_0\
    );
\statCyclesIdle_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => \statCyclesIdle_reg[15]_i_1_n_15\,
      Q => \^stat_cyclesidle\(8),
      R => '0'
    );
\statCyclesIdle_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle,
      D => \statCyclesIdle_reg[15]_i_1_n_14\,
      Q => \^stat_cyclesidle\(9),
      R => '0'
    );
\statCyclesWaitingForOutput[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I1 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[7]\,
      I3 => \FSM_onehot_currentState_reg_n_0_[2]\,
      I4 => \FSM_onehot_currentState_reg_n_0_[1]\,
      O => statCyclesWaitingForOutput
    );
\statCyclesWaitingForOutput[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^stat_cycleswaitingforoutput\(0),
      O => \statCyclesWaitingForOutput[7]_i_2_n_0\
    );
\statCyclesWaitingForOutput_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForOutput,
      D => \statCyclesWaitingForOutput_reg[7]_i_1_n_15\,
      Q => \^stat_cycleswaitingforoutput\(0),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForOutput,
      D => \statCyclesWaitingForOutput_reg[15]_i_1_n_13\,
      Q => \^stat_cycleswaitingforoutput\(10),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForOutput,
      D => \statCyclesWaitingForOutput_reg[15]_i_1_n_12\,
      Q => \^stat_cycleswaitingforoutput\(11),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForOutput,
      D => \statCyclesWaitingForOutput_reg[15]_i_1_n_11\,
      Q => \^stat_cycleswaitingforoutput\(12),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForOutput,
      D => \statCyclesWaitingForOutput_reg[15]_i_1_n_10\,
      Q => \^stat_cycleswaitingforoutput\(13),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForOutput,
      D => \statCyclesWaitingForOutput_reg[15]_i_1_n_9\,
      Q => \^stat_cycleswaitingforoutput\(14),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForOutput,
      D => \statCyclesWaitingForOutput_reg[15]_i_1_n_8\,
      Q => \^stat_cycleswaitingforoutput\(15),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \statCyclesWaitingForOutput_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \statCyclesWaitingForOutput_reg[15]_i_1_n_0\,
      CO(6) => \statCyclesWaitingForOutput_reg[15]_i_1_n_1\,
      CO(5) => \statCyclesWaitingForOutput_reg[15]_i_1_n_2\,
      CO(4) => \statCyclesWaitingForOutput_reg[15]_i_1_n_3\,
      CO(3) => \NLW_statCyclesWaitingForOutput_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \statCyclesWaitingForOutput_reg[15]_i_1_n_5\,
      CO(1) => \statCyclesWaitingForOutput_reg[15]_i_1_n_6\,
      CO(0) => \statCyclesWaitingForOutput_reg[15]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \statCyclesWaitingForOutput_reg[15]_i_1_n_8\,
      O(6) => \statCyclesWaitingForOutput_reg[15]_i_1_n_9\,
      O(5) => \statCyclesWaitingForOutput_reg[15]_i_1_n_10\,
      O(4) => \statCyclesWaitingForOutput_reg[15]_i_1_n_11\,
      O(3) => \statCyclesWaitingForOutput_reg[15]_i_1_n_12\,
      O(2) => \statCyclesWaitingForOutput_reg[15]_i_1_n_13\,
      O(1) => \statCyclesWaitingForOutput_reg[15]_i_1_n_14\,
      O(0) => \statCyclesWaitingForOutput_reg[15]_i_1_n_15\,
      S(7 downto 0) => \^stat_cycleswaitingforoutput\(15 downto 8)
    );
\statCyclesWaitingForOutput_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForOutput,
      D => \statCyclesWaitingForOutput_reg[23]_i_1_n_15\,
      Q => \^stat_cycleswaitingforoutput\(16),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForOutput,
      D => \statCyclesWaitingForOutput_reg[23]_i_1_n_14\,
      Q => \^stat_cycleswaitingforoutput\(17),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForOutput,
      D => \statCyclesWaitingForOutput_reg[23]_i_1_n_13\,
      Q => \^stat_cycleswaitingforoutput\(18),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForOutput,
      D => \statCyclesWaitingForOutput_reg[23]_i_1_n_12\,
      Q => \^stat_cycleswaitingforoutput\(19),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForOutput,
      D => \statCyclesWaitingForOutput_reg[7]_i_1_n_14\,
      Q => \^stat_cycleswaitingforoutput\(1),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForOutput,
      D => \statCyclesWaitingForOutput_reg[23]_i_1_n_11\,
      Q => \^stat_cycleswaitingforoutput\(20),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForOutput,
      D => \statCyclesWaitingForOutput_reg[23]_i_1_n_10\,
      Q => \^stat_cycleswaitingforoutput\(21),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForOutput,
      D => \statCyclesWaitingForOutput_reg[23]_i_1_n_9\,
      Q => \^stat_cycleswaitingforoutput\(22),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForOutput,
      D => \statCyclesWaitingForOutput_reg[23]_i_1_n_8\,
      Q => \^stat_cycleswaitingforoutput\(23),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \statCyclesWaitingForOutput_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \statCyclesWaitingForOutput_reg[23]_i_1_n_0\,
      CO(6) => \statCyclesWaitingForOutput_reg[23]_i_1_n_1\,
      CO(5) => \statCyclesWaitingForOutput_reg[23]_i_1_n_2\,
      CO(4) => \statCyclesWaitingForOutput_reg[23]_i_1_n_3\,
      CO(3) => \NLW_statCyclesWaitingForOutput_reg[23]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \statCyclesWaitingForOutput_reg[23]_i_1_n_5\,
      CO(1) => \statCyclesWaitingForOutput_reg[23]_i_1_n_6\,
      CO(0) => \statCyclesWaitingForOutput_reg[23]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \statCyclesWaitingForOutput_reg[23]_i_1_n_8\,
      O(6) => \statCyclesWaitingForOutput_reg[23]_i_1_n_9\,
      O(5) => \statCyclesWaitingForOutput_reg[23]_i_1_n_10\,
      O(4) => \statCyclesWaitingForOutput_reg[23]_i_1_n_11\,
      O(3) => \statCyclesWaitingForOutput_reg[23]_i_1_n_12\,
      O(2) => \statCyclesWaitingForOutput_reg[23]_i_1_n_13\,
      O(1) => \statCyclesWaitingForOutput_reg[23]_i_1_n_14\,
      O(0) => \statCyclesWaitingForOutput_reg[23]_i_1_n_15\,
      S(7 downto 0) => \^stat_cycleswaitingforoutput\(23 downto 16)
    );
\statCyclesWaitingForOutput_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForOutput,
      D => \statCyclesWaitingForOutput_reg[31]_i_2_n_15\,
      Q => \^stat_cycleswaitingforoutput\(24),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForOutput,
      D => \statCyclesWaitingForOutput_reg[31]_i_2_n_14\,
      Q => \^stat_cycleswaitingforoutput\(25),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForOutput,
      D => \statCyclesWaitingForOutput_reg[31]_i_2_n_13\,
      Q => \^stat_cycleswaitingforoutput\(26),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForOutput,
      D => \statCyclesWaitingForOutput_reg[31]_i_2_n_12\,
      Q => \^stat_cycleswaitingforoutput\(27),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForOutput,
      D => \statCyclesWaitingForOutput_reg[31]_i_2_n_11\,
      Q => \^stat_cycleswaitingforoutput\(28),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForOutput,
      D => \statCyclesWaitingForOutput_reg[31]_i_2_n_10\,
      Q => \^stat_cycleswaitingforoutput\(29),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForOutput,
      D => \statCyclesWaitingForOutput_reg[7]_i_1_n_13\,
      Q => \^stat_cycleswaitingforoutput\(2),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForOutput,
      D => \statCyclesWaitingForOutput_reg[31]_i_2_n_9\,
      Q => \^stat_cycleswaitingforoutput\(30),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForOutput,
      D => \statCyclesWaitingForOutput_reg[31]_i_2_n_8\,
      Q => \^stat_cycleswaitingforoutput\(31),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[31]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \statCyclesWaitingForOutput_reg[23]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_statCyclesWaitingForOutput_reg[31]_i_2_CO_UNCONNECTED\(7),
      CO(6) => \statCyclesWaitingForOutput_reg[31]_i_2_n_1\,
      CO(5) => \statCyclesWaitingForOutput_reg[31]_i_2_n_2\,
      CO(4) => \statCyclesWaitingForOutput_reg[31]_i_2_n_3\,
      CO(3) => \NLW_statCyclesWaitingForOutput_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \statCyclesWaitingForOutput_reg[31]_i_2_n_5\,
      CO(1) => \statCyclesWaitingForOutput_reg[31]_i_2_n_6\,
      CO(0) => \statCyclesWaitingForOutput_reg[31]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \statCyclesWaitingForOutput_reg[31]_i_2_n_8\,
      O(6) => \statCyclesWaitingForOutput_reg[31]_i_2_n_9\,
      O(5) => \statCyclesWaitingForOutput_reg[31]_i_2_n_10\,
      O(4) => \statCyclesWaitingForOutput_reg[31]_i_2_n_11\,
      O(3) => \statCyclesWaitingForOutput_reg[31]_i_2_n_12\,
      O(2) => \statCyclesWaitingForOutput_reg[31]_i_2_n_13\,
      O(1) => \statCyclesWaitingForOutput_reg[31]_i_2_n_14\,
      O(0) => \statCyclesWaitingForOutput_reg[31]_i_2_n_15\,
      S(7 downto 0) => \^stat_cycleswaitingforoutput\(31 downto 24)
    );
\statCyclesWaitingForOutput_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForOutput,
      D => \statCyclesWaitingForOutput_reg[7]_i_1_n_12\,
      Q => \^stat_cycleswaitingforoutput\(3),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForOutput,
      D => \statCyclesWaitingForOutput_reg[7]_i_1_n_11\,
      Q => \^stat_cycleswaitingforoutput\(4),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForOutput,
      D => \statCyclesWaitingForOutput_reg[7]_i_1_n_10\,
      Q => \^stat_cycleswaitingforoutput\(5),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForOutput,
      D => \statCyclesWaitingForOutput_reg[7]_i_1_n_9\,
      Q => \^stat_cycleswaitingforoutput\(6),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForOutput,
      D => \statCyclesWaitingForOutput_reg[7]_i_1_n_8\,
      Q => \^stat_cycleswaitingforoutput\(7),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \statCyclesWaitingForOutput_reg[7]_i_1_n_0\,
      CO(6) => \statCyclesWaitingForOutput_reg[7]_i_1_n_1\,
      CO(5) => \statCyclesWaitingForOutput_reg[7]_i_1_n_2\,
      CO(4) => \statCyclesWaitingForOutput_reg[7]_i_1_n_3\,
      CO(3) => \NLW_statCyclesWaitingForOutput_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \statCyclesWaitingForOutput_reg[7]_i_1_n_5\,
      CO(1) => \statCyclesWaitingForOutput_reg[7]_i_1_n_6\,
      CO(0) => \statCyclesWaitingForOutput_reg[7]_i_1_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \statCyclesWaitingForOutput_reg[7]_i_1_n_8\,
      O(6) => \statCyclesWaitingForOutput_reg[7]_i_1_n_9\,
      O(5) => \statCyclesWaitingForOutput_reg[7]_i_1_n_10\,
      O(4) => \statCyclesWaitingForOutput_reg[7]_i_1_n_11\,
      O(3) => \statCyclesWaitingForOutput_reg[7]_i_1_n_12\,
      O(2) => \statCyclesWaitingForOutput_reg[7]_i_1_n_13\,
      O(1) => \statCyclesWaitingForOutput_reg[7]_i_1_n_14\,
      O(0) => \statCyclesWaitingForOutput_reg[7]_i_1_n_15\,
      S(7 downto 1) => \^stat_cycleswaitingforoutput\(7 downto 1),
      S(0) => \statCyclesWaitingForOutput[7]_i_2_n_0\
    );
\statCyclesWaitingForOutput_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForOutput,
      D => \statCyclesWaitingForOutput_reg[15]_i_1_n_15\,
      Q => \^stat_cycleswaitingforoutput\(8),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForOutput,
      D => \statCyclesWaitingForOutput_reg[15]_i_1_n_14\,
      Q => \^stat_cycleswaitingforoutput\(9),
      R => '0'
    );
\statCyclesWaitingForTriWorkCache[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^stat_cycleswaitingfortriworkcache\(0),
      O => \statCyclesWaitingForTriWorkCache[7]_i_2_n_0\
    );
\statCyclesWaitingForTriWorkCache_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForTriWorkCache,
      D => \statCyclesWaitingForTriWorkCache_reg[7]_i_1_n_15\,
      Q => \^stat_cycleswaitingfortriworkcache\(0),
      R => '0'
    );
\statCyclesWaitingForTriWorkCache_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForTriWorkCache,
      D => \statCyclesWaitingForTriWorkCache_reg[15]_i_1_n_13\,
      Q => \^stat_cycleswaitingfortriworkcache\(10),
      R => '0'
    );
\statCyclesWaitingForTriWorkCache_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForTriWorkCache,
      D => \statCyclesWaitingForTriWorkCache_reg[15]_i_1_n_12\,
      Q => \^stat_cycleswaitingfortriworkcache\(11),
      R => '0'
    );
\statCyclesWaitingForTriWorkCache_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForTriWorkCache,
      D => \statCyclesWaitingForTriWorkCache_reg[15]_i_1_n_11\,
      Q => \^stat_cycleswaitingfortriworkcache\(12),
      R => '0'
    );
\statCyclesWaitingForTriWorkCache_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForTriWorkCache,
      D => \statCyclesWaitingForTriWorkCache_reg[15]_i_1_n_10\,
      Q => \^stat_cycleswaitingfortriworkcache\(13),
      R => '0'
    );
\statCyclesWaitingForTriWorkCache_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForTriWorkCache,
      D => \statCyclesWaitingForTriWorkCache_reg[15]_i_1_n_9\,
      Q => \^stat_cycleswaitingfortriworkcache\(14),
      R => '0'
    );
\statCyclesWaitingForTriWorkCache_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForTriWorkCache,
      D => \statCyclesWaitingForTriWorkCache_reg[15]_i_1_n_8\,
      Q => \^stat_cycleswaitingfortriworkcache\(15),
      R => '0'
    );
\statCyclesWaitingForTriWorkCache_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \statCyclesWaitingForTriWorkCache_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \statCyclesWaitingForTriWorkCache_reg[15]_i_1_n_0\,
      CO(6) => \statCyclesWaitingForTriWorkCache_reg[15]_i_1_n_1\,
      CO(5) => \statCyclesWaitingForTriWorkCache_reg[15]_i_1_n_2\,
      CO(4) => \statCyclesWaitingForTriWorkCache_reg[15]_i_1_n_3\,
      CO(3) => \NLW_statCyclesWaitingForTriWorkCache_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \statCyclesWaitingForTriWorkCache_reg[15]_i_1_n_5\,
      CO(1) => \statCyclesWaitingForTriWorkCache_reg[15]_i_1_n_6\,
      CO(0) => \statCyclesWaitingForTriWorkCache_reg[15]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \statCyclesWaitingForTriWorkCache_reg[15]_i_1_n_8\,
      O(6) => \statCyclesWaitingForTriWorkCache_reg[15]_i_1_n_9\,
      O(5) => \statCyclesWaitingForTriWorkCache_reg[15]_i_1_n_10\,
      O(4) => \statCyclesWaitingForTriWorkCache_reg[15]_i_1_n_11\,
      O(3) => \statCyclesWaitingForTriWorkCache_reg[15]_i_1_n_12\,
      O(2) => \statCyclesWaitingForTriWorkCache_reg[15]_i_1_n_13\,
      O(1) => \statCyclesWaitingForTriWorkCache_reg[15]_i_1_n_14\,
      O(0) => \statCyclesWaitingForTriWorkCache_reg[15]_i_1_n_15\,
      S(7 downto 0) => \^stat_cycleswaitingfortriworkcache\(15 downto 8)
    );
\statCyclesWaitingForTriWorkCache_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForTriWorkCache,
      D => \statCyclesWaitingForTriWorkCache_reg[23]_i_1_n_15\,
      Q => \^stat_cycleswaitingfortriworkcache\(16),
      R => '0'
    );
\statCyclesWaitingForTriWorkCache_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForTriWorkCache,
      D => \statCyclesWaitingForTriWorkCache_reg[23]_i_1_n_14\,
      Q => \^stat_cycleswaitingfortriworkcache\(17),
      R => '0'
    );
\statCyclesWaitingForTriWorkCache_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForTriWorkCache,
      D => \statCyclesWaitingForTriWorkCache_reg[23]_i_1_n_13\,
      Q => \^stat_cycleswaitingfortriworkcache\(18),
      R => '0'
    );
\statCyclesWaitingForTriWorkCache_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForTriWorkCache,
      D => \statCyclesWaitingForTriWorkCache_reg[23]_i_1_n_12\,
      Q => \^stat_cycleswaitingfortriworkcache\(19),
      R => '0'
    );
\statCyclesWaitingForTriWorkCache_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForTriWorkCache,
      D => \statCyclesWaitingForTriWorkCache_reg[7]_i_1_n_14\,
      Q => \^stat_cycleswaitingfortriworkcache\(1),
      R => '0'
    );
\statCyclesWaitingForTriWorkCache_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForTriWorkCache,
      D => \statCyclesWaitingForTriWorkCache_reg[23]_i_1_n_11\,
      Q => \^stat_cycleswaitingfortriworkcache\(20),
      R => '0'
    );
\statCyclesWaitingForTriWorkCache_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForTriWorkCache,
      D => \statCyclesWaitingForTriWorkCache_reg[23]_i_1_n_10\,
      Q => \^stat_cycleswaitingfortriworkcache\(21),
      R => '0'
    );
\statCyclesWaitingForTriWorkCache_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForTriWorkCache,
      D => \statCyclesWaitingForTriWorkCache_reg[23]_i_1_n_9\,
      Q => \^stat_cycleswaitingfortriworkcache\(22),
      R => '0'
    );
\statCyclesWaitingForTriWorkCache_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForTriWorkCache,
      D => \statCyclesWaitingForTriWorkCache_reg[23]_i_1_n_8\,
      Q => \^stat_cycleswaitingfortriworkcache\(23),
      R => '0'
    );
\statCyclesWaitingForTriWorkCache_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \statCyclesWaitingForTriWorkCache_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \statCyclesWaitingForTriWorkCache_reg[23]_i_1_n_0\,
      CO(6) => \statCyclesWaitingForTriWorkCache_reg[23]_i_1_n_1\,
      CO(5) => \statCyclesWaitingForTriWorkCache_reg[23]_i_1_n_2\,
      CO(4) => \statCyclesWaitingForTriWorkCache_reg[23]_i_1_n_3\,
      CO(3) => \NLW_statCyclesWaitingForTriWorkCache_reg[23]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \statCyclesWaitingForTriWorkCache_reg[23]_i_1_n_5\,
      CO(1) => \statCyclesWaitingForTriWorkCache_reg[23]_i_1_n_6\,
      CO(0) => \statCyclesWaitingForTriWorkCache_reg[23]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \statCyclesWaitingForTriWorkCache_reg[23]_i_1_n_8\,
      O(6) => \statCyclesWaitingForTriWorkCache_reg[23]_i_1_n_9\,
      O(5) => \statCyclesWaitingForTriWorkCache_reg[23]_i_1_n_10\,
      O(4) => \statCyclesWaitingForTriWorkCache_reg[23]_i_1_n_11\,
      O(3) => \statCyclesWaitingForTriWorkCache_reg[23]_i_1_n_12\,
      O(2) => \statCyclesWaitingForTriWorkCache_reg[23]_i_1_n_13\,
      O(1) => \statCyclesWaitingForTriWorkCache_reg[23]_i_1_n_14\,
      O(0) => \statCyclesWaitingForTriWorkCache_reg[23]_i_1_n_15\,
      S(7 downto 0) => \^stat_cycleswaitingfortriworkcache\(23 downto 16)
    );
\statCyclesWaitingForTriWorkCache_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForTriWorkCache,
      D => \statCyclesWaitingForTriWorkCache_reg[31]_i_1_n_15\,
      Q => \^stat_cycleswaitingfortriworkcache\(24),
      R => '0'
    );
\statCyclesWaitingForTriWorkCache_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForTriWorkCache,
      D => \statCyclesWaitingForTriWorkCache_reg[31]_i_1_n_14\,
      Q => \^stat_cycleswaitingfortriworkcache\(25),
      R => '0'
    );
\statCyclesWaitingForTriWorkCache_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForTriWorkCache,
      D => \statCyclesWaitingForTriWorkCache_reg[31]_i_1_n_13\,
      Q => \^stat_cycleswaitingfortriworkcache\(26),
      R => '0'
    );
\statCyclesWaitingForTriWorkCache_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForTriWorkCache,
      D => \statCyclesWaitingForTriWorkCache_reg[31]_i_1_n_12\,
      Q => \^stat_cycleswaitingfortriworkcache\(27),
      R => '0'
    );
\statCyclesWaitingForTriWorkCache_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForTriWorkCache,
      D => \statCyclesWaitingForTriWorkCache_reg[31]_i_1_n_11\,
      Q => \^stat_cycleswaitingfortriworkcache\(28),
      R => '0'
    );
\statCyclesWaitingForTriWorkCache_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForTriWorkCache,
      D => \statCyclesWaitingForTriWorkCache_reg[31]_i_1_n_10\,
      Q => \^stat_cycleswaitingfortriworkcache\(29),
      R => '0'
    );
\statCyclesWaitingForTriWorkCache_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForTriWorkCache,
      D => \statCyclesWaitingForTriWorkCache_reg[7]_i_1_n_13\,
      Q => \^stat_cycleswaitingfortriworkcache\(2),
      R => '0'
    );
\statCyclesWaitingForTriWorkCache_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForTriWorkCache,
      D => \statCyclesWaitingForTriWorkCache_reg[31]_i_1_n_9\,
      Q => \^stat_cycleswaitingfortriworkcache\(30),
      R => '0'
    );
\statCyclesWaitingForTriWorkCache_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForTriWorkCache,
      D => \statCyclesWaitingForTriWorkCache_reg[31]_i_1_n_8\,
      Q => \^stat_cycleswaitingfortriworkcache\(31),
      R => '0'
    );
\statCyclesWaitingForTriWorkCache_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \statCyclesWaitingForTriWorkCache_reg[23]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_statCyclesWaitingForTriWorkCache_reg[31]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \statCyclesWaitingForTriWorkCache_reg[31]_i_1_n_1\,
      CO(5) => \statCyclesWaitingForTriWorkCache_reg[31]_i_1_n_2\,
      CO(4) => \statCyclesWaitingForTriWorkCache_reg[31]_i_1_n_3\,
      CO(3) => \NLW_statCyclesWaitingForTriWorkCache_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \statCyclesWaitingForTriWorkCache_reg[31]_i_1_n_5\,
      CO(1) => \statCyclesWaitingForTriWorkCache_reg[31]_i_1_n_6\,
      CO(0) => \statCyclesWaitingForTriWorkCache_reg[31]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \statCyclesWaitingForTriWorkCache_reg[31]_i_1_n_8\,
      O(6) => \statCyclesWaitingForTriWorkCache_reg[31]_i_1_n_9\,
      O(5) => \statCyclesWaitingForTriWorkCache_reg[31]_i_1_n_10\,
      O(4) => \statCyclesWaitingForTriWorkCache_reg[31]_i_1_n_11\,
      O(3) => \statCyclesWaitingForTriWorkCache_reg[31]_i_1_n_12\,
      O(2) => \statCyclesWaitingForTriWorkCache_reg[31]_i_1_n_13\,
      O(1) => \statCyclesWaitingForTriWorkCache_reg[31]_i_1_n_14\,
      O(0) => \statCyclesWaitingForTriWorkCache_reg[31]_i_1_n_15\,
      S(7 downto 0) => \^stat_cycleswaitingfortriworkcache\(31 downto 24)
    );
\statCyclesWaitingForTriWorkCache_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForTriWorkCache,
      D => \statCyclesWaitingForTriWorkCache_reg[7]_i_1_n_12\,
      Q => \^stat_cycleswaitingfortriworkcache\(3),
      R => '0'
    );
\statCyclesWaitingForTriWorkCache_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForTriWorkCache,
      D => \statCyclesWaitingForTriWorkCache_reg[7]_i_1_n_11\,
      Q => \^stat_cycleswaitingfortriworkcache\(4),
      R => '0'
    );
\statCyclesWaitingForTriWorkCache_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForTriWorkCache,
      D => \statCyclesWaitingForTriWorkCache_reg[7]_i_1_n_10\,
      Q => \^stat_cycleswaitingfortriworkcache\(5),
      R => '0'
    );
\statCyclesWaitingForTriWorkCache_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForTriWorkCache,
      D => \statCyclesWaitingForTriWorkCache_reg[7]_i_1_n_9\,
      Q => \^stat_cycleswaitingfortriworkcache\(6),
      R => '0'
    );
\statCyclesWaitingForTriWorkCache_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForTriWorkCache,
      D => \statCyclesWaitingForTriWorkCache_reg[7]_i_1_n_8\,
      Q => \^stat_cycleswaitingfortriworkcache\(7),
      R => '0'
    );
\statCyclesWaitingForTriWorkCache_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \statCyclesWaitingForTriWorkCache_reg[7]_i_1_n_0\,
      CO(6) => \statCyclesWaitingForTriWorkCache_reg[7]_i_1_n_1\,
      CO(5) => \statCyclesWaitingForTriWorkCache_reg[7]_i_1_n_2\,
      CO(4) => \statCyclesWaitingForTriWorkCache_reg[7]_i_1_n_3\,
      CO(3) => \NLW_statCyclesWaitingForTriWorkCache_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \statCyclesWaitingForTriWorkCache_reg[7]_i_1_n_5\,
      CO(1) => \statCyclesWaitingForTriWorkCache_reg[7]_i_1_n_6\,
      CO(0) => \statCyclesWaitingForTriWorkCache_reg[7]_i_1_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \statCyclesWaitingForTriWorkCache_reg[7]_i_1_n_8\,
      O(6) => \statCyclesWaitingForTriWorkCache_reg[7]_i_1_n_9\,
      O(5) => \statCyclesWaitingForTriWorkCache_reg[7]_i_1_n_10\,
      O(4) => \statCyclesWaitingForTriWorkCache_reg[7]_i_1_n_11\,
      O(3) => \statCyclesWaitingForTriWorkCache_reg[7]_i_1_n_12\,
      O(2) => \statCyclesWaitingForTriWorkCache_reg[7]_i_1_n_13\,
      O(1) => \statCyclesWaitingForTriWorkCache_reg[7]_i_1_n_14\,
      O(0) => \statCyclesWaitingForTriWorkCache_reg[7]_i_1_n_15\,
      S(7 downto 1) => \^stat_cycleswaitingfortriworkcache\(7 downto 1),
      S(0) => \statCyclesWaitingForTriWorkCache[7]_i_2_n_0\
    );
\statCyclesWaitingForTriWorkCache_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForTriWorkCache,
      D => \statCyclesWaitingForTriWorkCache_reg[15]_i_1_n_15\,
      Q => \^stat_cycleswaitingfortriworkcache\(8),
      R => '0'
    );
\statCyclesWaitingForTriWorkCache_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWaitingForTriWorkCache,
      D => \statCyclesWaitingForTriWorkCache_reg[15]_i_1_n_14\,
      Q => \^stat_cycleswaitingfortriworkcache\(9),
      R => '0'
    );
\statCyclesWorking[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[6]\,
      I1 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[7]\,
      I3 => \FSM_onehot_currentState_reg_n_0_[2]\,
      I4 => \FSM_onehot_currentState_reg_n_0_[1]\,
      I5 => \fifoWriteData[65]_i_2_n_0\,
      O => statCyclesWorking
    );
\statCyclesWorking[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^stat_cyclesspentworking\(0),
      O => \statCyclesWorking[7]_i_2_n_0\
    );
\statCyclesWorking_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWorking,
      D => \statCyclesWorking_reg[7]_i_1_n_15\,
      Q => \^stat_cyclesspentworking\(0),
      R => '0'
    );
\statCyclesWorking_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWorking,
      D => \statCyclesWorking_reg[15]_i_1_n_13\,
      Q => \^stat_cyclesspentworking\(10),
      R => '0'
    );
\statCyclesWorking_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWorking,
      D => \statCyclesWorking_reg[15]_i_1_n_12\,
      Q => \^stat_cyclesspentworking\(11),
      R => '0'
    );
\statCyclesWorking_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWorking,
      D => \statCyclesWorking_reg[15]_i_1_n_11\,
      Q => \^stat_cyclesspentworking\(12),
      R => '0'
    );
\statCyclesWorking_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWorking,
      D => \statCyclesWorking_reg[15]_i_1_n_10\,
      Q => \^stat_cyclesspentworking\(13),
      R => '0'
    );
\statCyclesWorking_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWorking,
      D => \statCyclesWorking_reg[15]_i_1_n_9\,
      Q => \^stat_cyclesspentworking\(14),
      R => '0'
    );
\statCyclesWorking_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWorking,
      D => \statCyclesWorking_reg[15]_i_1_n_8\,
      Q => \^stat_cyclesspentworking\(15),
      R => '0'
    );
\statCyclesWorking_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \statCyclesWorking_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \statCyclesWorking_reg[15]_i_1_n_0\,
      CO(6) => \statCyclesWorking_reg[15]_i_1_n_1\,
      CO(5) => \statCyclesWorking_reg[15]_i_1_n_2\,
      CO(4) => \statCyclesWorking_reg[15]_i_1_n_3\,
      CO(3) => \NLW_statCyclesWorking_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \statCyclesWorking_reg[15]_i_1_n_5\,
      CO(1) => \statCyclesWorking_reg[15]_i_1_n_6\,
      CO(0) => \statCyclesWorking_reg[15]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \statCyclesWorking_reg[15]_i_1_n_8\,
      O(6) => \statCyclesWorking_reg[15]_i_1_n_9\,
      O(5) => \statCyclesWorking_reg[15]_i_1_n_10\,
      O(4) => \statCyclesWorking_reg[15]_i_1_n_11\,
      O(3) => \statCyclesWorking_reg[15]_i_1_n_12\,
      O(2) => \statCyclesWorking_reg[15]_i_1_n_13\,
      O(1) => \statCyclesWorking_reg[15]_i_1_n_14\,
      O(0) => \statCyclesWorking_reg[15]_i_1_n_15\,
      S(7 downto 0) => \^stat_cyclesspentworking\(15 downto 8)
    );
\statCyclesWorking_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWorking,
      D => \statCyclesWorking_reg[23]_i_1_n_15\,
      Q => \^stat_cyclesspentworking\(16),
      R => '0'
    );
\statCyclesWorking_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWorking,
      D => \statCyclesWorking_reg[23]_i_1_n_14\,
      Q => \^stat_cyclesspentworking\(17),
      R => '0'
    );
\statCyclesWorking_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWorking,
      D => \statCyclesWorking_reg[23]_i_1_n_13\,
      Q => \^stat_cyclesspentworking\(18),
      R => '0'
    );
\statCyclesWorking_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWorking,
      D => \statCyclesWorking_reg[23]_i_1_n_12\,
      Q => \^stat_cyclesspentworking\(19),
      R => '0'
    );
\statCyclesWorking_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWorking,
      D => \statCyclesWorking_reg[7]_i_1_n_14\,
      Q => \^stat_cyclesspentworking\(1),
      R => '0'
    );
\statCyclesWorking_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWorking,
      D => \statCyclesWorking_reg[23]_i_1_n_11\,
      Q => \^stat_cyclesspentworking\(20),
      R => '0'
    );
\statCyclesWorking_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWorking,
      D => \statCyclesWorking_reg[23]_i_1_n_10\,
      Q => \^stat_cyclesspentworking\(21),
      R => '0'
    );
\statCyclesWorking_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWorking,
      D => \statCyclesWorking_reg[23]_i_1_n_9\,
      Q => \^stat_cyclesspentworking\(22),
      R => '0'
    );
\statCyclesWorking_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWorking,
      D => \statCyclesWorking_reg[23]_i_1_n_8\,
      Q => \^stat_cyclesspentworking\(23),
      R => '0'
    );
\statCyclesWorking_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \statCyclesWorking_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \statCyclesWorking_reg[23]_i_1_n_0\,
      CO(6) => \statCyclesWorking_reg[23]_i_1_n_1\,
      CO(5) => \statCyclesWorking_reg[23]_i_1_n_2\,
      CO(4) => \statCyclesWorking_reg[23]_i_1_n_3\,
      CO(3) => \NLW_statCyclesWorking_reg[23]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \statCyclesWorking_reg[23]_i_1_n_5\,
      CO(1) => \statCyclesWorking_reg[23]_i_1_n_6\,
      CO(0) => \statCyclesWorking_reg[23]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \statCyclesWorking_reg[23]_i_1_n_8\,
      O(6) => \statCyclesWorking_reg[23]_i_1_n_9\,
      O(5) => \statCyclesWorking_reg[23]_i_1_n_10\,
      O(4) => \statCyclesWorking_reg[23]_i_1_n_11\,
      O(3) => \statCyclesWorking_reg[23]_i_1_n_12\,
      O(2) => \statCyclesWorking_reg[23]_i_1_n_13\,
      O(1) => \statCyclesWorking_reg[23]_i_1_n_14\,
      O(0) => \statCyclesWorking_reg[23]_i_1_n_15\,
      S(7 downto 0) => \^stat_cyclesspentworking\(23 downto 16)
    );
\statCyclesWorking_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWorking,
      D => \statCyclesWorking_reg[31]_i_2_n_15\,
      Q => \^stat_cyclesspentworking\(24),
      R => '0'
    );
\statCyclesWorking_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWorking,
      D => \statCyclesWorking_reg[31]_i_2_n_14\,
      Q => \^stat_cyclesspentworking\(25),
      R => '0'
    );
\statCyclesWorking_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWorking,
      D => \statCyclesWorking_reg[31]_i_2_n_13\,
      Q => \^stat_cyclesspentworking\(26),
      R => '0'
    );
\statCyclesWorking_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWorking,
      D => \statCyclesWorking_reg[31]_i_2_n_12\,
      Q => \^stat_cyclesspentworking\(27),
      R => '0'
    );
\statCyclesWorking_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWorking,
      D => \statCyclesWorking_reg[31]_i_2_n_11\,
      Q => \^stat_cyclesspentworking\(28),
      R => '0'
    );
\statCyclesWorking_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWorking,
      D => \statCyclesWorking_reg[31]_i_2_n_10\,
      Q => \^stat_cyclesspentworking\(29),
      R => '0'
    );
\statCyclesWorking_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWorking,
      D => \statCyclesWorking_reg[7]_i_1_n_13\,
      Q => \^stat_cyclesspentworking\(2),
      R => '0'
    );
\statCyclesWorking_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWorking,
      D => \statCyclesWorking_reg[31]_i_2_n_9\,
      Q => \^stat_cyclesspentworking\(30),
      R => '0'
    );
\statCyclesWorking_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWorking,
      D => \statCyclesWorking_reg[31]_i_2_n_8\,
      Q => \^stat_cyclesspentworking\(31),
      R => '0'
    );
\statCyclesWorking_reg[31]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \statCyclesWorking_reg[23]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_statCyclesWorking_reg[31]_i_2_CO_UNCONNECTED\(7),
      CO(6) => \statCyclesWorking_reg[31]_i_2_n_1\,
      CO(5) => \statCyclesWorking_reg[31]_i_2_n_2\,
      CO(4) => \statCyclesWorking_reg[31]_i_2_n_3\,
      CO(3) => \NLW_statCyclesWorking_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \statCyclesWorking_reg[31]_i_2_n_5\,
      CO(1) => \statCyclesWorking_reg[31]_i_2_n_6\,
      CO(0) => \statCyclesWorking_reg[31]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \statCyclesWorking_reg[31]_i_2_n_8\,
      O(6) => \statCyclesWorking_reg[31]_i_2_n_9\,
      O(5) => \statCyclesWorking_reg[31]_i_2_n_10\,
      O(4) => \statCyclesWorking_reg[31]_i_2_n_11\,
      O(3) => \statCyclesWorking_reg[31]_i_2_n_12\,
      O(2) => \statCyclesWorking_reg[31]_i_2_n_13\,
      O(1) => \statCyclesWorking_reg[31]_i_2_n_14\,
      O(0) => \statCyclesWorking_reg[31]_i_2_n_15\,
      S(7 downto 0) => \^stat_cyclesspentworking\(31 downto 24)
    );
\statCyclesWorking_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWorking,
      D => \statCyclesWorking_reg[7]_i_1_n_12\,
      Q => \^stat_cyclesspentworking\(3),
      R => '0'
    );
\statCyclesWorking_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWorking,
      D => \statCyclesWorking_reg[7]_i_1_n_11\,
      Q => \^stat_cyclesspentworking\(4),
      R => '0'
    );
\statCyclesWorking_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWorking,
      D => \statCyclesWorking_reg[7]_i_1_n_10\,
      Q => \^stat_cyclesspentworking\(5),
      R => '0'
    );
\statCyclesWorking_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWorking,
      D => \statCyclesWorking_reg[7]_i_1_n_9\,
      Q => \^stat_cyclesspentworking\(6),
      R => '0'
    );
\statCyclesWorking_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWorking,
      D => \statCyclesWorking_reg[7]_i_1_n_8\,
      Q => \^stat_cyclesspentworking\(7),
      R => '0'
    );
\statCyclesWorking_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \statCyclesWorking_reg[7]_i_1_n_0\,
      CO(6) => \statCyclesWorking_reg[7]_i_1_n_1\,
      CO(5) => \statCyclesWorking_reg[7]_i_1_n_2\,
      CO(4) => \statCyclesWorking_reg[7]_i_1_n_3\,
      CO(3) => \NLW_statCyclesWorking_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \statCyclesWorking_reg[7]_i_1_n_5\,
      CO(1) => \statCyclesWorking_reg[7]_i_1_n_6\,
      CO(0) => \statCyclesWorking_reg[7]_i_1_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \statCyclesWorking_reg[7]_i_1_n_8\,
      O(6) => \statCyclesWorking_reg[7]_i_1_n_9\,
      O(5) => \statCyclesWorking_reg[7]_i_1_n_10\,
      O(4) => \statCyclesWorking_reg[7]_i_1_n_11\,
      O(3) => \statCyclesWorking_reg[7]_i_1_n_12\,
      O(2) => \statCyclesWorking_reg[7]_i_1_n_13\,
      O(1) => \statCyclesWorking_reg[7]_i_1_n_14\,
      O(0) => \statCyclesWorking_reg[7]_i_1_n_15\,
      S(7 downto 1) => \^stat_cyclesspentworking\(7 downto 1),
      S(0) => \statCyclesWorking[7]_i_2_n_0\
    );
\statCyclesWorking_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWorking,
      D => \statCyclesWorking_reg[15]_i_1_n_15\,
      Q => \^stat_cyclesspentworking\(8),
      R => '0'
    );
\statCyclesWorking_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesWorking,
      D => \statCyclesWorking_reg[15]_i_1_n_14\,
      Q => \^stat_cyclesspentworking\(9),
      R => '0'
    );
\vertDataA_reg[Z][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ0(0),
      Q => \vertDataA_reg[Z]__0\(0),
      R => '0'
    );
\vertDataA_reg[Z][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ0(10),
      Q => \vertDataA_reg[Z]__0\(10),
      R => '0'
    );
\vertDataA_reg[Z][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ0(11),
      Q => \vertDataA_reg[Z]__0\(11),
      R => '0'
    );
\vertDataA_reg[Z][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ0(12),
      Q => \vertDataA_reg[Z]__0\(12),
      R => '0'
    );
\vertDataA_reg[Z][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ0(13),
      Q => \vertDataA_reg[Z]__0\(13),
      R => '0'
    );
\vertDataA_reg[Z][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ0(14),
      Q => \vertDataA_reg[Z]__0\(14),
      R => '0'
    );
\vertDataA_reg[Z][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ0(15),
      Q => \vertDataA_reg[Z]__0\(15),
      R => '0'
    );
\vertDataA_reg[Z][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ0(16),
      Q => \vertDataA_reg[Z]__0\(16),
      R => '0'
    );
\vertDataA_reg[Z][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ0(17),
      Q => \vertDataA_reg[Z]__0\(17),
      R => '0'
    );
\vertDataA_reg[Z][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ0(18),
      Q => \vertDataA_reg[Z]__0\(18),
      R => '0'
    );
\vertDataA_reg[Z][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ0(19),
      Q => \vertDataA_reg[Z]__0\(19),
      R => '0'
    );
\vertDataA_reg[Z][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ0(1),
      Q => \vertDataA_reg[Z]__0\(1),
      R => '0'
    );
\vertDataA_reg[Z][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ0(20),
      Q => \vertDataA_reg[Z]__0\(20),
      R => '0'
    );
\vertDataA_reg[Z][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ0(21),
      Q => \vertDataA_reg[Z]__0\(21),
      R => '0'
    );
\vertDataA_reg[Z][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ0(22),
      Q => \vertDataA_reg[Z]__0\(22),
      R => '0'
    );
\vertDataA_reg[Z][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ0(23),
      Q => \vertDataA_reg[Z]__0\(23),
      R => '0'
    );
\vertDataA_reg[Z][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ0(24),
      Q => \vertDataA_reg[Z]__0\(24),
      R => '0'
    );
\vertDataA_reg[Z][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ0(25),
      Q => \vertDataA_reg[Z]__0\(25),
      R => '0'
    );
\vertDataA_reg[Z][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ0(26),
      Q => \vertDataA_reg[Z]__0\(26),
      R => '0'
    );
\vertDataA_reg[Z][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ0(27),
      Q => \vertDataA_reg[Z]__0\(27),
      R => '0'
    );
\vertDataA_reg[Z][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ0(28),
      Q => \vertDataA_reg[Z]__0\(28),
      R => '0'
    );
\vertDataA_reg[Z][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ0(29),
      Q => \vertDataA_reg[Z]__0\(29),
      R => '0'
    );
\vertDataA_reg[Z][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ0(2),
      Q => \vertDataA_reg[Z]__0\(2),
      R => '0'
    );
\vertDataA_reg[Z][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ0(30),
      Q => \vertDataA_reg[Z]__0\(30),
      R => '0'
    );
\vertDataA_reg[Z][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ0(31),
      Q => \vertDataA_reg[Z]__0\(31),
      R => '0'
    );
\vertDataA_reg[Z][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ0(3),
      Q => \vertDataA_reg[Z]__0\(3),
      R => '0'
    );
\vertDataA_reg[Z][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ0(4),
      Q => \vertDataA_reg[Z]__0\(4),
      R => '0'
    );
\vertDataA_reg[Z][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ0(5),
      Q => \vertDataA_reg[Z]__0\(5),
      R => '0'
    );
\vertDataA_reg[Z][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ0(6),
      Q => \vertDataA_reg[Z]__0\(6),
      R => '0'
    );
\vertDataA_reg[Z][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ0(7),
      Q => \vertDataA_reg[Z]__0\(7),
      R => '0'
    );
\vertDataA_reg[Z][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ0(8),
      Q => \vertDataA_reg[Z]__0\(8),
      R => '0'
    );
\vertDataA_reg[Z][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ0(9),
      Q => \vertDataA_reg[Z]__0\(9),
      R => '0'
    );
\vertDataA_reg[color][a][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(96),
      Q => \vertDataA_reg[color][a]__0\(0),
      R => '0'
    );
\vertDataA_reg[color][a][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(106),
      Q => \vertDataA_reg[color][a]__0\(10),
      R => '0'
    );
\vertDataA_reg[color][a][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(107),
      Q => \vertDataA_reg[color][a]__0\(11),
      R => '0'
    );
\vertDataA_reg[color][a][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(108),
      Q => \vertDataA_reg[color][a]__0\(12),
      R => '0'
    );
\vertDataA_reg[color][a][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(109),
      Q => \vertDataA_reg[color][a]__0\(13),
      R => '0'
    );
\vertDataA_reg[color][a][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(110),
      Q => \vertDataA_reg[color][a]__0\(14),
      R => '0'
    );
\vertDataA_reg[color][a][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(111),
      Q => \vertDataA_reg[color][a]__0\(15),
      R => '0'
    );
\vertDataA_reg[color][a][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(112),
      Q => \vertDataA_reg[color][a]__0\(16),
      R => '0'
    );
\vertDataA_reg[color][a][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(113),
      Q => \vertDataA_reg[color][a]__0\(17),
      R => '0'
    );
\vertDataA_reg[color][a][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(114),
      Q => \vertDataA_reg[color][a]__0\(18),
      R => '0'
    );
\vertDataA_reg[color][a][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(115),
      Q => \vertDataA_reg[color][a]__0\(19),
      R => '0'
    );
\vertDataA_reg[color][a][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(97),
      Q => \vertDataA_reg[color][a]__0\(1),
      R => '0'
    );
\vertDataA_reg[color][a][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(116),
      Q => \vertDataA_reg[color][a]__0\(20),
      R => '0'
    );
\vertDataA_reg[color][a][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(117),
      Q => \vertDataA_reg[color][a]__0\(21),
      R => '0'
    );
\vertDataA_reg[color][a][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(118),
      Q => \vertDataA_reg[color][a]__0\(22),
      R => '0'
    );
\vertDataA_reg[color][a][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(119),
      Q => \vertDataA_reg[color][a]__0\(23),
      R => '0'
    );
\vertDataA_reg[color][a][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(120),
      Q => \vertDataA_reg[color][a]__0\(24),
      R => '0'
    );
\vertDataA_reg[color][a][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(121),
      Q => \vertDataA_reg[color][a]__0\(25),
      R => '0'
    );
\vertDataA_reg[color][a][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(122),
      Q => \vertDataA_reg[color][a]__0\(26),
      R => '0'
    );
\vertDataA_reg[color][a][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(123),
      Q => \vertDataA_reg[color][a]__0\(27),
      R => '0'
    );
\vertDataA_reg[color][a][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(124),
      Q => \vertDataA_reg[color][a]__0\(28),
      R => '0'
    );
\vertDataA_reg[color][a][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(125),
      Q => \vertDataA_reg[color][a]__0\(29),
      R => '0'
    );
\vertDataA_reg[color][a][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(98),
      Q => \vertDataA_reg[color][a]__0\(2),
      R => '0'
    );
\vertDataA_reg[color][a][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(126),
      Q => \vertDataA_reg[color][a]__0\(30),
      R => '0'
    );
\vertDataA_reg[color][a][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(127),
      Q => \vertDataA_reg[color][a]__0\(31),
      R => '0'
    );
\vertDataA_reg[color][a][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(99),
      Q => \vertDataA_reg[color][a]__0\(3),
      R => '0'
    );
\vertDataA_reg[color][a][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(100),
      Q => \vertDataA_reg[color][a]__0\(4),
      R => '0'
    );
\vertDataA_reg[color][a][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(101),
      Q => \vertDataA_reg[color][a]__0\(5),
      R => '0'
    );
\vertDataA_reg[color][a][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(102),
      Q => \vertDataA_reg[color][a]__0\(6),
      R => '0'
    );
\vertDataA_reg[color][a][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(103),
      Q => \vertDataA_reg[color][a]__0\(7),
      R => '0'
    );
\vertDataA_reg[color][a][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(104),
      Q => \vertDataA_reg[color][a]__0\(8),
      R => '0'
    );
\vertDataA_reg[color][a][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(105),
      Q => \vertDataA_reg[color][a]__0\(9),
      R => '0'
    );
\vertDataA_reg[color][b][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(64),
      Q => \vertDataA_reg[color][b]__0\(0),
      R => '0'
    );
\vertDataA_reg[color][b][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(74),
      Q => \vertDataA_reg[color][b]__0\(10),
      R => '0'
    );
\vertDataA_reg[color][b][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(75),
      Q => \vertDataA_reg[color][b]__0\(11),
      R => '0'
    );
\vertDataA_reg[color][b][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(76),
      Q => \vertDataA_reg[color][b]__0\(12),
      R => '0'
    );
\vertDataA_reg[color][b][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(77),
      Q => \vertDataA_reg[color][b]__0\(13),
      R => '0'
    );
\vertDataA_reg[color][b][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(78),
      Q => \vertDataA_reg[color][b]__0\(14),
      R => '0'
    );
\vertDataA_reg[color][b][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(79),
      Q => \vertDataA_reg[color][b]__0\(15),
      R => '0'
    );
\vertDataA_reg[color][b][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(80),
      Q => \vertDataA_reg[color][b]__0\(16),
      R => '0'
    );
\vertDataA_reg[color][b][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(81),
      Q => \vertDataA_reg[color][b]__0\(17),
      R => '0'
    );
\vertDataA_reg[color][b][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(82),
      Q => \vertDataA_reg[color][b]__0\(18),
      R => '0'
    );
\vertDataA_reg[color][b][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(83),
      Q => \vertDataA_reg[color][b]__0\(19),
      R => '0'
    );
\vertDataA_reg[color][b][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(65),
      Q => \vertDataA_reg[color][b]__0\(1),
      R => '0'
    );
\vertDataA_reg[color][b][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(84),
      Q => \vertDataA_reg[color][b]__0\(20),
      R => '0'
    );
\vertDataA_reg[color][b][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(85),
      Q => \vertDataA_reg[color][b]__0\(21),
      R => '0'
    );
\vertDataA_reg[color][b][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(86),
      Q => \vertDataA_reg[color][b]__0\(22),
      R => '0'
    );
\vertDataA_reg[color][b][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(87),
      Q => \vertDataA_reg[color][b]__0\(23),
      R => '0'
    );
\vertDataA_reg[color][b][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(88),
      Q => \vertDataA_reg[color][b]__0\(24),
      R => '0'
    );
\vertDataA_reg[color][b][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(89),
      Q => \vertDataA_reg[color][b]__0\(25),
      R => '0'
    );
\vertDataA_reg[color][b][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(90),
      Q => \vertDataA_reg[color][b]__0\(26),
      R => '0'
    );
\vertDataA_reg[color][b][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(91),
      Q => \vertDataA_reg[color][b]__0\(27),
      R => '0'
    );
\vertDataA_reg[color][b][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(92),
      Q => \vertDataA_reg[color][b]__0\(28),
      R => '0'
    );
\vertDataA_reg[color][b][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(93),
      Q => \vertDataA_reg[color][b]__0\(29),
      R => '0'
    );
\vertDataA_reg[color][b][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(66),
      Q => \vertDataA_reg[color][b]__0\(2),
      R => '0'
    );
\vertDataA_reg[color][b][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(94),
      Q => \vertDataA_reg[color][b]__0\(30),
      R => '0'
    );
\vertDataA_reg[color][b][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(95),
      Q => \vertDataA_reg[color][b]__0\(31),
      R => '0'
    );
\vertDataA_reg[color][b][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(67),
      Q => \vertDataA_reg[color][b]__0\(3),
      R => '0'
    );
\vertDataA_reg[color][b][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(68),
      Q => \vertDataA_reg[color][b]__0\(4),
      R => '0'
    );
\vertDataA_reg[color][b][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(69),
      Q => \vertDataA_reg[color][b]__0\(5),
      R => '0'
    );
\vertDataA_reg[color][b][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(70),
      Q => \vertDataA_reg[color][b]__0\(6),
      R => '0'
    );
\vertDataA_reg[color][b][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(71),
      Q => \vertDataA_reg[color][b]__0\(7),
      R => '0'
    );
\vertDataA_reg[color][b][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(72),
      Q => \vertDataA_reg[color][b]__0\(8),
      R => '0'
    );
\vertDataA_reg[color][b][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(73),
      Q => \vertDataA_reg[color][b]__0\(9),
      R => '0'
    );
\vertDataA_reg[color][g][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(32),
      Q => \vertDataA_reg[color][g]__0\(0),
      R => '0'
    );
\vertDataA_reg[color][g][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(42),
      Q => \vertDataA_reg[color][g]__0\(10),
      R => '0'
    );
\vertDataA_reg[color][g][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(43),
      Q => \vertDataA_reg[color][g]__0\(11),
      R => '0'
    );
\vertDataA_reg[color][g][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(44),
      Q => \vertDataA_reg[color][g]__0\(12),
      R => '0'
    );
\vertDataA_reg[color][g][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(45),
      Q => \vertDataA_reg[color][g]__0\(13),
      R => '0'
    );
\vertDataA_reg[color][g][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(46),
      Q => \vertDataA_reg[color][g]__0\(14),
      R => '0'
    );
\vertDataA_reg[color][g][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(47),
      Q => \vertDataA_reg[color][g]__0\(15),
      R => '0'
    );
\vertDataA_reg[color][g][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(48),
      Q => \vertDataA_reg[color][g]__0\(16),
      R => '0'
    );
\vertDataA_reg[color][g][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(49),
      Q => \vertDataA_reg[color][g]__0\(17),
      R => '0'
    );
\vertDataA_reg[color][g][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(50),
      Q => \vertDataA_reg[color][g]__0\(18),
      R => '0'
    );
\vertDataA_reg[color][g][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(51),
      Q => \vertDataA_reg[color][g]__0\(19),
      R => '0'
    );
\vertDataA_reg[color][g][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(33),
      Q => \vertDataA_reg[color][g]__0\(1),
      R => '0'
    );
\vertDataA_reg[color][g][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(52),
      Q => \vertDataA_reg[color][g]__0\(20),
      R => '0'
    );
\vertDataA_reg[color][g][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(53),
      Q => \vertDataA_reg[color][g]__0\(21),
      R => '0'
    );
\vertDataA_reg[color][g][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(54),
      Q => \vertDataA_reg[color][g]__0\(22),
      R => '0'
    );
\vertDataA_reg[color][g][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(55),
      Q => \vertDataA_reg[color][g]__0\(23),
      R => '0'
    );
\vertDataA_reg[color][g][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(56),
      Q => \vertDataA_reg[color][g]__0\(24),
      R => '0'
    );
\vertDataA_reg[color][g][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(57),
      Q => \vertDataA_reg[color][g]__0\(25),
      R => '0'
    );
\vertDataA_reg[color][g][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(58),
      Q => \vertDataA_reg[color][g]__0\(26),
      R => '0'
    );
\vertDataA_reg[color][g][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(59),
      Q => \vertDataA_reg[color][g]__0\(27),
      R => '0'
    );
\vertDataA_reg[color][g][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(60),
      Q => \vertDataA_reg[color][g]__0\(28),
      R => '0'
    );
\vertDataA_reg[color][g][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(61),
      Q => \vertDataA_reg[color][g]__0\(29),
      R => '0'
    );
\vertDataA_reg[color][g][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(34),
      Q => \vertDataA_reg[color][g]__0\(2),
      R => '0'
    );
\vertDataA_reg[color][g][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(62),
      Q => \vertDataA_reg[color][g]__0\(30),
      R => '0'
    );
\vertDataA_reg[color][g][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(63),
      Q => \vertDataA_reg[color][g]__0\(31),
      R => '0'
    );
\vertDataA_reg[color][g][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(35),
      Q => \vertDataA_reg[color][g]__0\(3),
      R => '0'
    );
\vertDataA_reg[color][g][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(36),
      Q => \vertDataA_reg[color][g]__0\(4),
      R => '0'
    );
\vertDataA_reg[color][g][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(37),
      Q => \vertDataA_reg[color][g]__0\(5),
      R => '0'
    );
\vertDataA_reg[color][g][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(38),
      Q => \vertDataA_reg[color][g]__0\(6),
      R => '0'
    );
\vertDataA_reg[color][g][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(39),
      Q => \vertDataA_reg[color][g]__0\(7),
      R => '0'
    );
\vertDataA_reg[color][g][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(40),
      Q => \vertDataA_reg[color][g]__0\(8),
      R => '0'
    );
\vertDataA_reg[color][g][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(41),
      Q => \vertDataA_reg[color][g]__0\(9),
      R => '0'
    );
\vertDataA_reg[color][r][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(0),
      Q => \vertDataA_reg[color][r]__0\(0),
      R => '0'
    );
\vertDataA_reg[color][r][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(10),
      Q => \vertDataA_reg[color][r]__0\(10),
      R => '0'
    );
\vertDataA_reg[color][r][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(11),
      Q => \vertDataA_reg[color][r]__0\(11),
      R => '0'
    );
\vertDataA_reg[color][r][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(12),
      Q => \vertDataA_reg[color][r]__0\(12),
      R => '0'
    );
\vertDataA_reg[color][r][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(13),
      Q => \vertDataA_reg[color][r]__0\(13),
      R => '0'
    );
\vertDataA_reg[color][r][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(14),
      Q => \vertDataA_reg[color][r]__0\(14),
      R => '0'
    );
\vertDataA_reg[color][r][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(15),
      Q => \vertDataA_reg[color][r]__0\(15),
      R => '0'
    );
\vertDataA_reg[color][r][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(16),
      Q => \vertDataA_reg[color][r]__0\(16),
      R => '0'
    );
\vertDataA_reg[color][r][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(17),
      Q => \vertDataA_reg[color][r]__0\(17),
      R => '0'
    );
\vertDataA_reg[color][r][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(18),
      Q => \vertDataA_reg[color][r]__0\(18),
      R => '0'
    );
\vertDataA_reg[color][r][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(19),
      Q => \vertDataA_reg[color][r]__0\(19),
      R => '0'
    );
\vertDataA_reg[color][r][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(1),
      Q => \vertDataA_reg[color][r]__0\(1),
      R => '0'
    );
\vertDataA_reg[color][r][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(20),
      Q => \vertDataA_reg[color][r]__0\(20),
      R => '0'
    );
\vertDataA_reg[color][r][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(21),
      Q => \vertDataA_reg[color][r]__0\(21),
      R => '0'
    );
\vertDataA_reg[color][r][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(22),
      Q => \vertDataA_reg[color][r]__0\(22),
      R => '0'
    );
\vertDataA_reg[color][r][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(23),
      Q => \vertDataA_reg[color][r]__0\(23),
      R => '0'
    );
\vertDataA_reg[color][r][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(24),
      Q => \vertDataA_reg[color][r]__0\(24),
      R => '0'
    );
\vertDataA_reg[color][r][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(25),
      Q => \vertDataA_reg[color][r]__0\(25),
      R => '0'
    );
\vertDataA_reg[color][r][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(26),
      Q => \vertDataA_reg[color][r]__0\(26),
      R => '0'
    );
\vertDataA_reg[color][r][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(27),
      Q => \vertDataA_reg[color][r]__0\(27),
      R => '0'
    );
\vertDataA_reg[color][r][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(28),
      Q => \vertDataA_reg[color][r]__0\(28),
      R => '0'
    );
\vertDataA_reg[color][r][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(29),
      Q => \vertDataA_reg[color][r]__0\(29),
      R => '0'
    );
\vertDataA_reg[color][r][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(2),
      Q => \vertDataA_reg[color][r]__0\(2),
      R => '0'
    );
\vertDataA_reg[color][r][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(30),
      Q => \vertDataA_reg[color][r]__0\(30),
      R => '0'
    );
\vertDataA_reg[color][r][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(31),
      Q => \vertDataA_reg[color][r]__0\(31),
      R => '0'
    );
\vertDataA_reg[color][r][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(3),
      Q => \vertDataA_reg[color][r]__0\(3),
      R => '0'
    );
\vertDataA_reg[color][r][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(4),
      Q => \vertDataA_reg[color][r]__0\(4),
      R => '0'
    );
\vertDataA_reg[color][r][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(5),
      Q => \vertDataA_reg[color][r]__0\(5),
      R => '0'
    );
\vertDataA_reg[color][r][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(6),
      Q => \vertDataA_reg[color][r]__0\(6),
      R => '0'
    );
\vertDataA_reg[color][r][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(7),
      Q => \vertDataA_reg[color][r]__0\(7),
      R => '0'
    );
\vertDataA_reg[color][r][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(8),
      Q => \vertDataA_reg[color][r]__0\(8),
      R => '0'
    );
\vertDataA_reg[color][r][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor0(9),
      Q => \vertDataA_reg[color][r]__0\(9),
      R => '0'
    );
\vertDataA_reg[invW][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW0(0),
      Q => \vertDataA_reg[invW]__0\(0),
      R => '0'
    );
\vertDataA_reg[invW][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW0(10),
      Q => \vertDataA_reg[invW]__0\(10),
      R => '0'
    );
\vertDataA_reg[invW][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW0(11),
      Q => \vertDataA_reg[invW]__0\(11),
      R => '0'
    );
\vertDataA_reg[invW][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW0(12),
      Q => \vertDataA_reg[invW]__0\(12),
      R => '0'
    );
\vertDataA_reg[invW][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW0(13),
      Q => \vertDataA_reg[invW]__0\(13),
      R => '0'
    );
\vertDataA_reg[invW][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW0(14),
      Q => \vertDataA_reg[invW]__0\(14),
      R => '0'
    );
\vertDataA_reg[invW][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW0(15),
      Q => \vertDataA_reg[invW]__0\(15),
      R => '0'
    );
\vertDataA_reg[invW][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW0(16),
      Q => \vertDataA_reg[invW]__0\(16),
      R => '0'
    );
\vertDataA_reg[invW][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW0(17),
      Q => \vertDataA_reg[invW]__0\(17),
      R => '0'
    );
\vertDataA_reg[invW][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW0(18),
      Q => \vertDataA_reg[invW]__0\(18),
      R => '0'
    );
\vertDataA_reg[invW][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW0(19),
      Q => \vertDataA_reg[invW]__0\(19),
      R => '0'
    );
\vertDataA_reg[invW][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW0(1),
      Q => \vertDataA_reg[invW]__0\(1),
      R => '0'
    );
\vertDataA_reg[invW][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW0(20),
      Q => \vertDataA_reg[invW]__0\(20),
      R => '0'
    );
\vertDataA_reg[invW][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW0(21),
      Q => \vertDataA_reg[invW]__0\(21),
      R => '0'
    );
\vertDataA_reg[invW][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW0(22),
      Q => \vertDataA_reg[invW]__0\(22),
      R => '0'
    );
\vertDataA_reg[invW][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW0(23),
      Q => \vertDataA_reg[invW]__0\(23),
      R => '0'
    );
\vertDataA_reg[invW][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW0(24),
      Q => \vertDataA_reg[invW]__0\(24),
      R => '0'
    );
\vertDataA_reg[invW][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW0(25),
      Q => \vertDataA_reg[invW]__0\(25),
      R => '0'
    );
\vertDataA_reg[invW][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW0(26),
      Q => \vertDataA_reg[invW]__0\(26),
      R => '0'
    );
\vertDataA_reg[invW][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW0(27),
      Q => \vertDataA_reg[invW]__0\(27),
      R => '0'
    );
\vertDataA_reg[invW][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW0(28),
      Q => \vertDataA_reg[invW]__0\(28),
      R => '0'
    );
\vertDataA_reg[invW][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW0(29),
      Q => \vertDataA_reg[invW]__0\(29),
      R => '0'
    );
\vertDataA_reg[invW][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW0(2),
      Q => \vertDataA_reg[invW]__0\(2),
      R => '0'
    );
\vertDataA_reg[invW][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW0(30),
      Q => \vertDataA_reg[invW]__0\(30),
      R => '0'
    );
\vertDataA_reg[invW][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW0(31),
      Q => \vertDataA_reg[invW]__0\(31),
      R => '0'
    );
\vertDataA_reg[invW][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW0(3),
      Q => \vertDataA_reg[invW]__0\(3),
      R => '0'
    );
\vertDataA_reg[invW][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW0(4),
      Q => \vertDataA_reg[invW]__0\(4),
      R => '0'
    );
\vertDataA_reg[invW][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW0(5),
      Q => \vertDataA_reg[invW]__0\(5),
      R => '0'
    );
\vertDataA_reg[invW][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW0(6),
      Q => \vertDataA_reg[invW]__0\(6),
      R => '0'
    );
\vertDataA_reg[invW][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW0(7),
      Q => \vertDataA_reg[invW]__0\(7),
      R => '0'
    );
\vertDataA_reg[invW][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW0(8),
      Q => \vertDataA_reg[invW]__0\(8),
      R => '0'
    );
\vertDataA_reg[invW][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW0(9),
      Q => \vertDataA_reg[invW]__0\(9),
      R => '0'
    );
\vertDataA_reg[texcoord][tx][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX0(0),
      Q => \vertDataA_reg[texcoord][tx]__0\(0),
      R => '0'
    );
\vertDataA_reg[texcoord][tx][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX0(10),
      Q => \vertDataA_reg[texcoord][tx]__0\(10),
      R => '0'
    );
\vertDataA_reg[texcoord][tx][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX0(11),
      Q => \vertDataA_reg[texcoord][tx]__0\(11),
      R => '0'
    );
\vertDataA_reg[texcoord][tx][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX0(12),
      Q => \vertDataA_reg[texcoord][tx]__0\(12),
      R => '0'
    );
\vertDataA_reg[texcoord][tx][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX0(13),
      Q => \vertDataA_reg[texcoord][tx]__0\(13),
      R => '0'
    );
\vertDataA_reg[texcoord][tx][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX0(14),
      Q => \vertDataA_reg[texcoord][tx]__0\(14),
      R => '0'
    );
\vertDataA_reg[texcoord][tx][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX0(15),
      Q => \vertDataA_reg[texcoord][tx]__0\(15),
      R => '0'
    );
\vertDataA_reg[texcoord][tx][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX0(16),
      Q => \vertDataA_reg[texcoord][tx]__0\(16),
      R => '0'
    );
\vertDataA_reg[texcoord][tx][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX0(17),
      Q => \vertDataA_reg[texcoord][tx]__0\(17),
      R => '0'
    );
\vertDataA_reg[texcoord][tx][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX0(18),
      Q => \vertDataA_reg[texcoord][tx]__0\(18),
      R => '0'
    );
\vertDataA_reg[texcoord][tx][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX0(19),
      Q => \vertDataA_reg[texcoord][tx]__0\(19),
      R => '0'
    );
\vertDataA_reg[texcoord][tx][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX0(1),
      Q => \vertDataA_reg[texcoord][tx]__0\(1),
      R => '0'
    );
\vertDataA_reg[texcoord][tx][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX0(20),
      Q => \vertDataA_reg[texcoord][tx]__0\(20),
      R => '0'
    );
\vertDataA_reg[texcoord][tx][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX0(21),
      Q => \vertDataA_reg[texcoord][tx]__0\(21),
      R => '0'
    );
\vertDataA_reg[texcoord][tx][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX0(22),
      Q => \vertDataA_reg[texcoord][tx]__0\(22),
      R => '0'
    );
\vertDataA_reg[texcoord][tx][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX0(23),
      Q => \vertDataA_reg[texcoord][tx]__0\(23),
      R => '0'
    );
\vertDataA_reg[texcoord][tx][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX0(24),
      Q => \vertDataA_reg[texcoord][tx]__0\(24),
      R => '0'
    );
\vertDataA_reg[texcoord][tx][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX0(25),
      Q => \vertDataA_reg[texcoord][tx]__0\(25),
      R => '0'
    );
\vertDataA_reg[texcoord][tx][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX0(26),
      Q => \vertDataA_reg[texcoord][tx]__0\(26),
      R => '0'
    );
\vertDataA_reg[texcoord][tx][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX0(27),
      Q => \vertDataA_reg[texcoord][tx]__0\(27),
      R => '0'
    );
\vertDataA_reg[texcoord][tx][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX0(28),
      Q => \vertDataA_reg[texcoord][tx]__0\(28),
      R => '0'
    );
\vertDataA_reg[texcoord][tx][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX0(29),
      Q => \vertDataA_reg[texcoord][tx]__0\(29),
      R => '0'
    );
\vertDataA_reg[texcoord][tx][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX0(2),
      Q => \vertDataA_reg[texcoord][tx]__0\(2),
      R => '0'
    );
\vertDataA_reg[texcoord][tx][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX0(30),
      Q => \vertDataA_reg[texcoord][tx]__0\(30),
      R => '0'
    );
\vertDataA_reg[texcoord][tx][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX0(31),
      Q => \vertDataA_reg[texcoord][tx]__0\(31),
      R => '0'
    );
\vertDataA_reg[texcoord][tx][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX0(3),
      Q => \vertDataA_reg[texcoord][tx]__0\(3),
      R => '0'
    );
\vertDataA_reg[texcoord][tx][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX0(4),
      Q => \vertDataA_reg[texcoord][tx]__0\(4),
      R => '0'
    );
\vertDataA_reg[texcoord][tx][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX0(5),
      Q => \vertDataA_reg[texcoord][tx]__0\(5),
      R => '0'
    );
\vertDataA_reg[texcoord][tx][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX0(6),
      Q => \vertDataA_reg[texcoord][tx]__0\(6),
      R => '0'
    );
\vertDataA_reg[texcoord][tx][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX0(7),
      Q => \vertDataA_reg[texcoord][tx]__0\(7),
      R => '0'
    );
\vertDataA_reg[texcoord][tx][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX0(8),
      Q => \vertDataA_reg[texcoord][tx]__0\(8),
      R => '0'
    );
\vertDataA_reg[texcoord][tx][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX0(9),
      Q => \vertDataA_reg[texcoord][tx]__0\(9),
      R => '0'
    );
\vertDataA_reg[texcoord][ty][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY0(0),
      Q => \vertDataA_reg[texcoord][ty]__0\(0),
      R => '0'
    );
\vertDataA_reg[texcoord][ty][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY0(10),
      Q => \vertDataA_reg[texcoord][ty]__0\(10),
      R => '0'
    );
\vertDataA_reg[texcoord][ty][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY0(11),
      Q => \vertDataA_reg[texcoord][ty]__0\(11),
      R => '0'
    );
\vertDataA_reg[texcoord][ty][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY0(12),
      Q => \vertDataA_reg[texcoord][ty]__0\(12),
      R => '0'
    );
\vertDataA_reg[texcoord][ty][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY0(13),
      Q => \vertDataA_reg[texcoord][ty]__0\(13),
      R => '0'
    );
\vertDataA_reg[texcoord][ty][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY0(14),
      Q => \vertDataA_reg[texcoord][ty]__0\(14),
      R => '0'
    );
\vertDataA_reg[texcoord][ty][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY0(15),
      Q => \vertDataA_reg[texcoord][ty]__0\(15),
      R => '0'
    );
\vertDataA_reg[texcoord][ty][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY0(16),
      Q => \vertDataA_reg[texcoord][ty]__0\(16),
      R => '0'
    );
\vertDataA_reg[texcoord][ty][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY0(17),
      Q => \vertDataA_reg[texcoord][ty]__0\(17),
      R => '0'
    );
\vertDataA_reg[texcoord][ty][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY0(18),
      Q => \vertDataA_reg[texcoord][ty]__0\(18),
      R => '0'
    );
\vertDataA_reg[texcoord][ty][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY0(19),
      Q => \vertDataA_reg[texcoord][ty]__0\(19),
      R => '0'
    );
\vertDataA_reg[texcoord][ty][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY0(1),
      Q => \vertDataA_reg[texcoord][ty]__0\(1),
      R => '0'
    );
\vertDataA_reg[texcoord][ty][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY0(20),
      Q => \vertDataA_reg[texcoord][ty]__0\(20),
      R => '0'
    );
\vertDataA_reg[texcoord][ty][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY0(21),
      Q => \vertDataA_reg[texcoord][ty]__0\(21),
      R => '0'
    );
\vertDataA_reg[texcoord][ty][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY0(22),
      Q => \vertDataA_reg[texcoord][ty]__0\(22),
      R => '0'
    );
\vertDataA_reg[texcoord][ty][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY0(23),
      Q => \vertDataA_reg[texcoord][ty]__0\(23),
      R => '0'
    );
\vertDataA_reg[texcoord][ty][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY0(24),
      Q => \vertDataA_reg[texcoord][ty]__0\(24),
      R => '0'
    );
\vertDataA_reg[texcoord][ty][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY0(25),
      Q => \vertDataA_reg[texcoord][ty]__0\(25),
      R => '0'
    );
\vertDataA_reg[texcoord][ty][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY0(26),
      Q => \vertDataA_reg[texcoord][ty]__0\(26),
      R => '0'
    );
\vertDataA_reg[texcoord][ty][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY0(27),
      Q => \vertDataA_reg[texcoord][ty]__0\(27),
      R => '0'
    );
\vertDataA_reg[texcoord][ty][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY0(28),
      Q => \vertDataA_reg[texcoord][ty]__0\(28),
      R => '0'
    );
\vertDataA_reg[texcoord][ty][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY0(29),
      Q => \vertDataA_reg[texcoord][ty]__0\(29),
      R => '0'
    );
\vertDataA_reg[texcoord][ty][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY0(2),
      Q => \vertDataA_reg[texcoord][ty]__0\(2),
      R => '0'
    );
\vertDataA_reg[texcoord][ty][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY0(30),
      Q => \vertDataA_reg[texcoord][ty]__0\(30),
      R => '0'
    );
\vertDataA_reg[texcoord][ty][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY0(31),
      Q => \vertDataA_reg[texcoord][ty]__0\(31),
      R => '0'
    );
\vertDataA_reg[texcoord][ty][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY0(3),
      Q => \vertDataA_reg[texcoord][ty]__0\(3),
      R => '0'
    );
\vertDataA_reg[texcoord][ty][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY0(4),
      Q => \vertDataA_reg[texcoord][ty]__0\(4),
      R => '0'
    );
\vertDataA_reg[texcoord][ty][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY0(5),
      Q => \vertDataA_reg[texcoord][ty]__0\(5),
      R => '0'
    );
\vertDataA_reg[texcoord][ty][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY0(6),
      Q => \vertDataA_reg[texcoord][ty]__0\(6),
      R => '0'
    );
\vertDataA_reg[texcoord][ty][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY0(7),
      Q => \vertDataA_reg[texcoord][ty]__0\(7),
      R => '0'
    );
\vertDataA_reg[texcoord][ty][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY0(8),
      Q => \vertDataA_reg[texcoord][ty]__0\(8),
      R => '0'
    );
\vertDataA_reg[texcoord][ty][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY0(9),
      Q => \vertDataA_reg[texcoord][ty]__0\(9),
      R => '0'
    );
\vertDataB_reg[Z][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ10(0),
      Q => \vertDataB_reg[Z]__0\(0),
      R => '0'
    );
\vertDataB_reg[Z][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ10(10),
      Q => \vertDataB_reg[Z]__0\(10),
      R => '0'
    );
\vertDataB_reg[Z][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ10(11),
      Q => \vertDataB_reg[Z]__0\(11),
      R => '0'
    );
\vertDataB_reg[Z][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ10(12),
      Q => \vertDataB_reg[Z]__0\(12),
      R => '0'
    );
\vertDataB_reg[Z][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ10(13),
      Q => \vertDataB_reg[Z]__0\(13),
      R => '0'
    );
\vertDataB_reg[Z][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ10(14),
      Q => \vertDataB_reg[Z]__0\(14),
      R => '0'
    );
\vertDataB_reg[Z][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ10(15),
      Q => \vertDataB_reg[Z]__0\(15),
      R => '0'
    );
\vertDataB_reg[Z][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ10(16),
      Q => \vertDataB_reg[Z]__0\(16),
      R => '0'
    );
\vertDataB_reg[Z][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ10(17),
      Q => \vertDataB_reg[Z]__0\(17),
      R => '0'
    );
\vertDataB_reg[Z][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ10(18),
      Q => \vertDataB_reg[Z]__0\(18),
      R => '0'
    );
\vertDataB_reg[Z][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ10(19),
      Q => \vertDataB_reg[Z]__0\(19),
      R => '0'
    );
\vertDataB_reg[Z][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ10(1),
      Q => \vertDataB_reg[Z]__0\(1),
      R => '0'
    );
\vertDataB_reg[Z][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ10(20),
      Q => \vertDataB_reg[Z]__0\(20),
      R => '0'
    );
\vertDataB_reg[Z][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ10(21),
      Q => \vertDataB_reg[Z]__0\(21),
      R => '0'
    );
\vertDataB_reg[Z][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ10(22),
      Q => \vertDataB_reg[Z]__0\(22),
      R => '0'
    );
\vertDataB_reg[Z][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ10(23),
      Q => \vertDataB_reg[Z]__0\(23),
      R => '0'
    );
\vertDataB_reg[Z][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ10(24),
      Q => \vertDataB_reg[Z]__0\(24),
      R => '0'
    );
\vertDataB_reg[Z][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ10(25),
      Q => \vertDataB_reg[Z]__0\(25),
      R => '0'
    );
\vertDataB_reg[Z][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ10(26),
      Q => \vertDataB_reg[Z]__0\(26),
      R => '0'
    );
\vertDataB_reg[Z][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ10(27),
      Q => \vertDataB_reg[Z]__0\(27),
      R => '0'
    );
\vertDataB_reg[Z][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ10(28),
      Q => \vertDataB_reg[Z]__0\(28),
      R => '0'
    );
\vertDataB_reg[Z][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ10(29),
      Q => \vertDataB_reg[Z]__0\(29),
      R => '0'
    );
\vertDataB_reg[Z][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ10(2),
      Q => \vertDataB_reg[Z]__0\(2),
      R => '0'
    );
\vertDataB_reg[Z][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ10(30),
      Q => \vertDataB_reg[Z]__0\(30),
      R => '0'
    );
\vertDataB_reg[Z][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ10(31),
      Q => \vertDataB_reg[Z]__0\(31),
      R => '0'
    );
\vertDataB_reg[Z][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ10(3),
      Q => \vertDataB_reg[Z]__0\(3),
      R => '0'
    );
\vertDataB_reg[Z][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ10(4),
      Q => \vertDataB_reg[Z]__0\(4),
      R => '0'
    );
\vertDataB_reg[Z][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ10(5),
      Q => \vertDataB_reg[Z]__0\(5),
      R => '0'
    );
\vertDataB_reg[Z][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ10(6),
      Q => \vertDataB_reg[Z]__0\(6),
      R => '0'
    );
\vertDataB_reg[Z][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ10(7),
      Q => \vertDataB_reg[Z]__0\(7),
      R => '0'
    );
\vertDataB_reg[Z][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ10(8),
      Q => \vertDataB_reg[Z]__0\(8),
      R => '0'
    );
\vertDataB_reg[Z][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ10(9),
      Q => \vertDataB_reg[Z]__0\(9),
      R => '0'
    );
\vertDataB_reg[color][a][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(96),
      Q => \vertDataB_reg[color][a]__0\(0),
      R => '0'
    );
\vertDataB_reg[color][a][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(106),
      Q => \vertDataB_reg[color][a]__0\(10),
      R => '0'
    );
\vertDataB_reg[color][a][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(107),
      Q => \vertDataB_reg[color][a]__0\(11),
      R => '0'
    );
\vertDataB_reg[color][a][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(108),
      Q => \vertDataB_reg[color][a]__0\(12),
      R => '0'
    );
\vertDataB_reg[color][a][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(109),
      Q => \vertDataB_reg[color][a]__0\(13),
      R => '0'
    );
\vertDataB_reg[color][a][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(110),
      Q => \vertDataB_reg[color][a]__0\(14),
      R => '0'
    );
\vertDataB_reg[color][a][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(111),
      Q => \vertDataB_reg[color][a]__0\(15),
      R => '0'
    );
\vertDataB_reg[color][a][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(112),
      Q => \vertDataB_reg[color][a]__0\(16),
      R => '0'
    );
\vertDataB_reg[color][a][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(113),
      Q => \vertDataB_reg[color][a]__0\(17),
      R => '0'
    );
\vertDataB_reg[color][a][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(114),
      Q => \vertDataB_reg[color][a]__0\(18),
      R => '0'
    );
\vertDataB_reg[color][a][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(115),
      Q => \vertDataB_reg[color][a]__0\(19),
      R => '0'
    );
\vertDataB_reg[color][a][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(97),
      Q => \vertDataB_reg[color][a]__0\(1),
      R => '0'
    );
\vertDataB_reg[color][a][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(116),
      Q => \vertDataB_reg[color][a]__0\(20),
      R => '0'
    );
\vertDataB_reg[color][a][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(117),
      Q => \vertDataB_reg[color][a]__0\(21),
      R => '0'
    );
\vertDataB_reg[color][a][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(118),
      Q => \vertDataB_reg[color][a]__0\(22),
      R => '0'
    );
\vertDataB_reg[color][a][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(119),
      Q => \vertDataB_reg[color][a]__0\(23),
      R => '0'
    );
\vertDataB_reg[color][a][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(120),
      Q => \vertDataB_reg[color][a]__0\(24),
      R => '0'
    );
\vertDataB_reg[color][a][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(121),
      Q => \vertDataB_reg[color][a]__0\(25),
      R => '0'
    );
\vertDataB_reg[color][a][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(122),
      Q => \vertDataB_reg[color][a]__0\(26),
      R => '0'
    );
\vertDataB_reg[color][a][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(123),
      Q => \vertDataB_reg[color][a]__0\(27),
      R => '0'
    );
\vertDataB_reg[color][a][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(124),
      Q => \vertDataB_reg[color][a]__0\(28),
      R => '0'
    );
\vertDataB_reg[color][a][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(125),
      Q => \vertDataB_reg[color][a]__0\(29),
      R => '0'
    );
\vertDataB_reg[color][a][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(98),
      Q => \vertDataB_reg[color][a]__0\(2),
      R => '0'
    );
\vertDataB_reg[color][a][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(126),
      Q => \vertDataB_reg[color][a]__0\(30),
      R => '0'
    );
\vertDataB_reg[color][a][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(127),
      Q => \vertDataB_reg[color][a]__0\(31),
      R => '0'
    );
\vertDataB_reg[color][a][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(99),
      Q => \vertDataB_reg[color][a]__0\(3),
      R => '0'
    );
\vertDataB_reg[color][a][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(100),
      Q => \vertDataB_reg[color][a]__0\(4),
      R => '0'
    );
\vertDataB_reg[color][a][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(101),
      Q => \vertDataB_reg[color][a]__0\(5),
      R => '0'
    );
\vertDataB_reg[color][a][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(102),
      Q => \vertDataB_reg[color][a]__0\(6),
      R => '0'
    );
\vertDataB_reg[color][a][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(103),
      Q => \vertDataB_reg[color][a]__0\(7),
      R => '0'
    );
\vertDataB_reg[color][a][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(104),
      Q => \vertDataB_reg[color][a]__0\(8),
      R => '0'
    );
\vertDataB_reg[color][a][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(105),
      Q => \vertDataB_reg[color][a]__0\(9),
      R => '0'
    );
\vertDataB_reg[color][b][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(64),
      Q => \vertDataB_reg[color][b]__0\(0),
      R => '0'
    );
\vertDataB_reg[color][b][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(74),
      Q => \vertDataB_reg[color][b]__0\(10),
      R => '0'
    );
\vertDataB_reg[color][b][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(75),
      Q => \vertDataB_reg[color][b]__0\(11),
      R => '0'
    );
\vertDataB_reg[color][b][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(76),
      Q => \vertDataB_reg[color][b]__0\(12),
      R => '0'
    );
\vertDataB_reg[color][b][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(77),
      Q => \vertDataB_reg[color][b]__0\(13),
      R => '0'
    );
\vertDataB_reg[color][b][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(78),
      Q => \vertDataB_reg[color][b]__0\(14),
      R => '0'
    );
\vertDataB_reg[color][b][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(79),
      Q => \vertDataB_reg[color][b]__0\(15),
      R => '0'
    );
\vertDataB_reg[color][b][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(80),
      Q => \vertDataB_reg[color][b]__0\(16),
      R => '0'
    );
\vertDataB_reg[color][b][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(81),
      Q => \vertDataB_reg[color][b]__0\(17),
      R => '0'
    );
\vertDataB_reg[color][b][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(82),
      Q => \vertDataB_reg[color][b]__0\(18),
      R => '0'
    );
\vertDataB_reg[color][b][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(83),
      Q => \vertDataB_reg[color][b]__0\(19),
      R => '0'
    );
\vertDataB_reg[color][b][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(65),
      Q => \vertDataB_reg[color][b]__0\(1),
      R => '0'
    );
\vertDataB_reg[color][b][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(84),
      Q => \vertDataB_reg[color][b]__0\(20),
      R => '0'
    );
\vertDataB_reg[color][b][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(85),
      Q => \vertDataB_reg[color][b]__0\(21),
      R => '0'
    );
\vertDataB_reg[color][b][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(86),
      Q => \vertDataB_reg[color][b]__0\(22),
      R => '0'
    );
\vertDataB_reg[color][b][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(87),
      Q => \vertDataB_reg[color][b]__0\(23),
      R => '0'
    );
\vertDataB_reg[color][b][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(88),
      Q => \vertDataB_reg[color][b]__0\(24),
      R => '0'
    );
\vertDataB_reg[color][b][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(89),
      Q => \vertDataB_reg[color][b]__0\(25),
      R => '0'
    );
\vertDataB_reg[color][b][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(90),
      Q => \vertDataB_reg[color][b]__0\(26),
      R => '0'
    );
\vertDataB_reg[color][b][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(91),
      Q => \vertDataB_reg[color][b]__0\(27),
      R => '0'
    );
\vertDataB_reg[color][b][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(92),
      Q => \vertDataB_reg[color][b]__0\(28),
      R => '0'
    );
\vertDataB_reg[color][b][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(93),
      Q => \vertDataB_reg[color][b]__0\(29),
      R => '0'
    );
\vertDataB_reg[color][b][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(66),
      Q => \vertDataB_reg[color][b]__0\(2),
      R => '0'
    );
\vertDataB_reg[color][b][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(94),
      Q => \vertDataB_reg[color][b]__0\(30),
      R => '0'
    );
\vertDataB_reg[color][b][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(95),
      Q => \vertDataB_reg[color][b]__0\(31),
      R => '0'
    );
\vertDataB_reg[color][b][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(67),
      Q => \vertDataB_reg[color][b]__0\(3),
      R => '0'
    );
\vertDataB_reg[color][b][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(68),
      Q => \vertDataB_reg[color][b]__0\(4),
      R => '0'
    );
\vertDataB_reg[color][b][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(69),
      Q => \vertDataB_reg[color][b]__0\(5),
      R => '0'
    );
\vertDataB_reg[color][b][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(70),
      Q => \vertDataB_reg[color][b]__0\(6),
      R => '0'
    );
\vertDataB_reg[color][b][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(71),
      Q => \vertDataB_reg[color][b]__0\(7),
      R => '0'
    );
\vertDataB_reg[color][b][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(72),
      Q => \vertDataB_reg[color][b]__0\(8),
      R => '0'
    );
\vertDataB_reg[color][b][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(73),
      Q => \vertDataB_reg[color][b]__0\(9),
      R => '0'
    );
\vertDataB_reg[color][g][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(32),
      Q => \vertDataB_reg[color][g]__0\(0),
      R => '0'
    );
\vertDataB_reg[color][g][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(42),
      Q => \vertDataB_reg[color][g]__0\(10),
      R => '0'
    );
\vertDataB_reg[color][g][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(43),
      Q => \vertDataB_reg[color][g]__0\(11),
      R => '0'
    );
\vertDataB_reg[color][g][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(44),
      Q => \vertDataB_reg[color][g]__0\(12),
      R => '0'
    );
\vertDataB_reg[color][g][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(45),
      Q => \vertDataB_reg[color][g]__0\(13),
      R => '0'
    );
\vertDataB_reg[color][g][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(46),
      Q => \vertDataB_reg[color][g]__0\(14),
      R => '0'
    );
\vertDataB_reg[color][g][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(47),
      Q => \vertDataB_reg[color][g]__0\(15),
      R => '0'
    );
\vertDataB_reg[color][g][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(48),
      Q => \vertDataB_reg[color][g]__0\(16),
      R => '0'
    );
\vertDataB_reg[color][g][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(49),
      Q => \vertDataB_reg[color][g]__0\(17),
      R => '0'
    );
\vertDataB_reg[color][g][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(50),
      Q => \vertDataB_reg[color][g]__0\(18),
      R => '0'
    );
\vertDataB_reg[color][g][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(51),
      Q => \vertDataB_reg[color][g]__0\(19),
      R => '0'
    );
\vertDataB_reg[color][g][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(33),
      Q => \vertDataB_reg[color][g]__0\(1),
      R => '0'
    );
\vertDataB_reg[color][g][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(52),
      Q => \vertDataB_reg[color][g]__0\(20),
      R => '0'
    );
\vertDataB_reg[color][g][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(53),
      Q => \vertDataB_reg[color][g]__0\(21),
      R => '0'
    );
\vertDataB_reg[color][g][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(54),
      Q => \vertDataB_reg[color][g]__0\(22),
      R => '0'
    );
\vertDataB_reg[color][g][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(55),
      Q => \vertDataB_reg[color][g]__0\(23),
      R => '0'
    );
\vertDataB_reg[color][g][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(56),
      Q => \vertDataB_reg[color][g]__0\(24),
      R => '0'
    );
\vertDataB_reg[color][g][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(57),
      Q => \vertDataB_reg[color][g]__0\(25),
      R => '0'
    );
\vertDataB_reg[color][g][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(58),
      Q => \vertDataB_reg[color][g]__0\(26),
      R => '0'
    );
\vertDataB_reg[color][g][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(59),
      Q => \vertDataB_reg[color][g]__0\(27),
      R => '0'
    );
\vertDataB_reg[color][g][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(60),
      Q => \vertDataB_reg[color][g]__0\(28),
      R => '0'
    );
\vertDataB_reg[color][g][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(61),
      Q => \vertDataB_reg[color][g]__0\(29),
      R => '0'
    );
\vertDataB_reg[color][g][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(34),
      Q => \vertDataB_reg[color][g]__0\(2),
      R => '0'
    );
\vertDataB_reg[color][g][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(62),
      Q => \vertDataB_reg[color][g]__0\(30),
      R => '0'
    );
\vertDataB_reg[color][g][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(63),
      Q => \vertDataB_reg[color][g]__0\(31),
      R => '0'
    );
\vertDataB_reg[color][g][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(35),
      Q => \vertDataB_reg[color][g]__0\(3),
      R => '0'
    );
\vertDataB_reg[color][g][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(36),
      Q => \vertDataB_reg[color][g]__0\(4),
      R => '0'
    );
\vertDataB_reg[color][g][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(37),
      Q => \vertDataB_reg[color][g]__0\(5),
      R => '0'
    );
\vertDataB_reg[color][g][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(38),
      Q => \vertDataB_reg[color][g]__0\(6),
      R => '0'
    );
\vertDataB_reg[color][g][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(39),
      Q => \vertDataB_reg[color][g]__0\(7),
      R => '0'
    );
\vertDataB_reg[color][g][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(40),
      Q => \vertDataB_reg[color][g]__0\(8),
      R => '0'
    );
\vertDataB_reg[color][g][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(41),
      Q => \vertDataB_reg[color][g]__0\(9),
      R => '0'
    );
\vertDataB_reg[color][r][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(0),
      Q => \vertDataB_reg[color][r]__0\(0),
      R => '0'
    );
\vertDataB_reg[color][r][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(10),
      Q => \vertDataB_reg[color][r]__0\(10),
      R => '0'
    );
\vertDataB_reg[color][r][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(11),
      Q => \vertDataB_reg[color][r]__0\(11),
      R => '0'
    );
\vertDataB_reg[color][r][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(12),
      Q => \vertDataB_reg[color][r]__0\(12),
      R => '0'
    );
\vertDataB_reg[color][r][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(13),
      Q => \vertDataB_reg[color][r]__0\(13),
      R => '0'
    );
\vertDataB_reg[color][r][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(14),
      Q => \vertDataB_reg[color][r]__0\(14),
      R => '0'
    );
\vertDataB_reg[color][r][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(15),
      Q => \vertDataB_reg[color][r]__0\(15),
      R => '0'
    );
\vertDataB_reg[color][r][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(16),
      Q => \vertDataB_reg[color][r]__0\(16),
      R => '0'
    );
\vertDataB_reg[color][r][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(17),
      Q => \vertDataB_reg[color][r]__0\(17),
      R => '0'
    );
\vertDataB_reg[color][r][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(18),
      Q => \vertDataB_reg[color][r]__0\(18),
      R => '0'
    );
\vertDataB_reg[color][r][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(19),
      Q => \vertDataB_reg[color][r]__0\(19),
      R => '0'
    );
\vertDataB_reg[color][r][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(1),
      Q => \vertDataB_reg[color][r]__0\(1),
      R => '0'
    );
\vertDataB_reg[color][r][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(20),
      Q => \vertDataB_reg[color][r]__0\(20),
      R => '0'
    );
\vertDataB_reg[color][r][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(21),
      Q => \vertDataB_reg[color][r]__0\(21),
      R => '0'
    );
\vertDataB_reg[color][r][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(22),
      Q => \vertDataB_reg[color][r]__0\(22),
      R => '0'
    );
\vertDataB_reg[color][r][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(23),
      Q => \vertDataB_reg[color][r]__0\(23),
      R => '0'
    );
\vertDataB_reg[color][r][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(24),
      Q => \vertDataB_reg[color][r]__0\(24),
      R => '0'
    );
\vertDataB_reg[color][r][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(25),
      Q => \vertDataB_reg[color][r]__0\(25),
      R => '0'
    );
\vertDataB_reg[color][r][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(26),
      Q => \vertDataB_reg[color][r]__0\(26),
      R => '0'
    );
\vertDataB_reg[color][r][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(27),
      Q => \vertDataB_reg[color][r]__0\(27),
      R => '0'
    );
\vertDataB_reg[color][r][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(28),
      Q => \vertDataB_reg[color][r]__0\(28),
      R => '0'
    );
\vertDataB_reg[color][r][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(29),
      Q => \vertDataB_reg[color][r]__0\(29),
      R => '0'
    );
\vertDataB_reg[color][r][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(2),
      Q => \vertDataB_reg[color][r]__0\(2),
      R => '0'
    );
\vertDataB_reg[color][r][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(30),
      Q => \vertDataB_reg[color][r]__0\(30),
      R => '0'
    );
\vertDataB_reg[color][r][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(31),
      Q => \vertDataB_reg[color][r]__0\(31),
      R => '0'
    );
\vertDataB_reg[color][r][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(3),
      Q => \vertDataB_reg[color][r]__0\(3),
      R => '0'
    );
\vertDataB_reg[color][r][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(4),
      Q => \vertDataB_reg[color][r]__0\(4),
      R => '0'
    );
\vertDataB_reg[color][r][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(5),
      Q => \vertDataB_reg[color][r]__0\(5),
      R => '0'
    );
\vertDataB_reg[color][r][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(6),
      Q => \vertDataB_reg[color][r]__0\(6),
      R => '0'
    );
\vertDataB_reg[color][r][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(7),
      Q => \vertDataB_reg[color][r]__0\(7),
      R => '0'
    );
\vertDataB_reg[color][r][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(8),
      Q => \vertDataB_reg[color][r]__0\(8),
      R => '0'
    );
\vertDataB_reg[color][r][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor10(9),
      Q => \vertDataB_reg[color][r]__0\(9),
      R => '0'
    );
\vertDataB_reg[invW][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW10(0),
      Q => \vertDataB_reg[invW]__0\(0),
      R => '0'
    );
\vertDataB_reg[invW][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW10(10),
      Q => \vertDataB_reg[invW]__0\(10),
      R => '0'
    );
\vertDataB_reg[invW][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW10(11),
      Q => \vertDataB_reg[invW]__0\(11),
      R => '0'
    );
\vertDataB_reg[invW][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW10(12),
      Q => \vertDataB_reg[invW]__0\(12),
      R => '0'
    );
\vertDataB_reg[invW][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW10(13),
      Q => \vertDataB_reg[invW]__0\(13),
      R => '0'
    );
\vertDataB_reg[invW][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW10(14),
      Q => \vertDataB_reg[invW]__0\(14),
      R => '0'
    );
\vertDataB_reg[invW][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW10(15),
      Q => \vertDataB_reg[invW]__0\(15),
      R => '0'
    );
\vertDataB_reg[invW][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW10(16),
      Q => \vertDataB_reg[invW]__0\(16),
      R => '0'
    );
\vertDataB_reg[invW][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW10(17),
      Q => \vertDataB_reg[invW]__0\(17),
      R => '0'
    );
\vertDataB_reg[invW][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW10(18),
      Q => \vertDataB_reg[invW]__0\(18),
      R => '0'
    );
\vertDataB_reg[invW][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW10(19),
      Q => \vertDataB_reg[invW]__0\(19),
      R => '0'
    );
\vertDataB_reg[invW][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW10(1),
      Q => \vertDataB_reg[invW]__0\(1),
      R => '0'
    );
\vertDataB_reg[invW][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW10(20),
      Q => \vertDataB_reg[invW]__0\(20),
      R => '0'
    );
\vertDataB_reg[invW][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW10(21),
      Q => \vertDataB_reg[invW]__0\(21),
      R => '0'
    );
\vertDataB_reg[invW][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW10(22),
      Q => \vertDataB_reg[invW]__0\(22),
      R => '0'
    );
\vertDataB_reg[invW][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW10(23),
      Q => \vertDataB_reg[invW]__0\(23),
      R => '0'
    );
\vertDataB_reg[invW][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW10(24),
      Q => \vertDataB_reg[invW]__0\(24),
      R => '0'
    );
\vertDataB_reg[invW][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW10(25),
      Q => \vertDataB_reg[invW]__0\(25),
      R => '0'
    );
\vertDataB_reg[invW][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW10(26),
      Q => \vertDataB_reg[invW]__0\(26),
      R => '0'
    );
\vertDataB_reg[invW][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW10(27),
      Q => \vertDataB_reg[invW]__0\(27),
      R => '0'
    );
\vertDataB_reg[invW][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW10(28),
      Q => \vertDataB_reg[invW]__0\(28),
      R => '0'
    );
\vertDataB_reg[invW][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW10(29),
      Q => \vertDataB_reg[invW]__0\(29),
      R => '0'
    );
\vertDataB_reg[invW][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW10(2),
      Q => \vertDataB_reg[invW]__0\(2),
      R => '0'
    );
\vertDataB_reg[invW][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW10(30),
      Q => \vertDataB_reg[invW]__0\(30),
      R => '0'
    );
\vertDataB_reg[invW][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW10(31),
      Q => \vertDataB_reg[invW]__0\(31),
      R => '0'
    );
\vertDataB_reg[invW][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW10(3),
      Q => \vertDataB_reg[invW]__0\(3),
      R => '0'
    );
\vertDataB_reg[invW][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW10(4),
      Q => \vertDataB_reg[invW]__0\(4),
      R => '0'
    );
\vertDataB_reg[invW][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW10(5),
      Q => \vertDataB_reg[invW]__0\(5),
      R => '0'
    );
\vertDataB_reg[invW][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW10(6),
      Q => \vertDataB_reg[invW]__0\(6),
      R => '0'
    );
\vertDataB_reg[invW][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW10(7),
      Q => \vertDataB_reg[invW]__0\(7),
      R => '0'
    );
\vertDataB_reg[invW][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW10(8),
      Q => \vertDataB_reg[invW]__0\(8),
      R => '0'
    );
\vertDataB_reg[invW][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW10(9),
      Q => \vertDataB_reg[invW]__0\(9),
      R => '0'
    );
\vertDataB_reg[texcoord][tx][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX10(0),
      Q => \vertDataB_reg[texcoord][tx]__0\(0),
      R => '0'
    );
\vertDataB_reg[texcoord][tx][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX10(10),
      Q => \vertDataB_reg[texcoord][tx]__0\(10),
      R => '0'
    );
\vertDataB_reg[texcoord][tx][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX10(11),
      Q => \vertDataB_reg[texcoord][tx]__0\(11),
      R => '0'
    );
\vertDataB_reg[texcoord][tx][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX10(12),
      Q => \vertDataB_reg[texcoord][tx]__0\(12),
      R => '0'
    );
\vertDataB_reg[texcoord][tx][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX10(13),
      Q => \vertDataB_reg[texcoord][tx]__0\(13),
      R => '0'
    );
\vertDataB_reg[texcoord][tx][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX10(14),
      Q => \vertDataB_reg[texcoord][tx]__0\(14),
      R => '0'
    );
\vertDataB_reg[texcoord][tx][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX10(15),
      Q => \vertDataB_reg[texcoord][tx]__0\(15),
      R => '0'
    );
\vertDataB_reg[texcoord][tx][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX10(16),
      Q => \vertDataB_reg[texcoord][tx]__0\(16),
      R => '0'
    );
\vertDataB_reg[texcoord][tx][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX10(17),
      Q => \vertDataB_reg[texcoord][tx]__0\(17),
      R => '0'
    );
\vertDataB_reg[texcoord][tx][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX10(18),
      Q => \vertDataB_reg[texcoord][tx]__0\(18),
      R => '0'
    );
\vertDataB_reg[texcoord][tx][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX10(19),
      Q => \vertDataB_reg[texcoord][tx]__0\(19),
      R => '0'
    );
\vertDataB_reg[texcoord][tx][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX10(1),
      Q => \vertDataB_reg[texcoord][tx]__0\(1),
      R => '0'
    );
\vertDataB_reg[texcoord][tx][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX10(20),
      Q => \vertDataB_reg[texcoord][tx]__0\(20),
      R => '0'
    );
\vertDataB_reg[texcoord][tx][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX10(21),
      Q => \vertDataB_reg[texcoord][tx]__0\(21),
      R => '0'
    );
\vertDataB_reg[texcoord][tx][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX10(22),
      Q => \vertDataB_reg[texcoord][tx]__0\(22),
      R => '0'
    );
\vertDataB_reg[texcoord][tx][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX10(23),
      Q => \vertDataB_reg[texcoord][tx]__0\(23),
      R => '0'
    );
\vertDataB_reg[texcoord][tx][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX10(24),
      Q => \vertDataB_reg[texcoord][tx]__0\(24),
      R => '0'
    );
\vertDataB_reg[texcoord][tx][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX10(25),
      Q => \vertDataB_reg[texcoord][tx]__0\(25),
      R => '0'
    );
\vertDataB_reg[texcoord][tx][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX10(26),
      Q => \vertDataB_reg[texcoord][tx]__0\(26),
      R => '0'
    );
\vertDataB_reg[texcoord][tx][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX10(27),
      Q => \vertDataB_reg[texcoord][tx]__0\(27),
      R => '0'
    );
\vertDataB_reg[texcoord][tx][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX10(28),
      Q => \vertDataB_reg[texcoord][tx]__0\(28),
      R => '0'
    );
\vertDataB_reg[texcoord][tx][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX10(29),
      Q => \vertDataB_reg[texcoord][tx]__0\(29),
      R => '0'
    );
\vertDataB_reg[texcoord][tx][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX10(2),
      Q => \vertDataB_reg[texcoord][tx]__0\(2),
      R => '0'
    );
\vertDataB_reg[texcoord][tx][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX10(30),
      Q => \vertDataB_reg[texcoord][tx]__0\(30),
      R => '0'
    );
\vertDataB_reg[texcoord][tx][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX10(31),
      Q => \vertDataB_reg[texcoord][tx]__0\(31),
      R => '0'
    );
\vertDataB_reg[texcoord][tx][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX10(3),
      Q => \vertDataB_reg[texcoord][tx]__0\(3),
      R => '0'
    );
\vertDataB_reg[texcoord][tx][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX10(4),
      Q => \vertDataB_reg[texcoord][tx]__0\(4),
      R => '0'
    );
\vertDataB_reg[texcoord][tx][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX10(5),
      Q => \vertDataB_reg[texcoord][tx]__0\(5),
      R => '0'
    );
\vertDataB_reg[texcoord][tx][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX10(6),
      Q => \vertDataB_reg[texcoord][tx]__0\(6),
      R => '0'
    );
\vertDataB_reg[texcoord][tx][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX10(7),
      Q => \vertDataB_reg[texcoord][tx]__0\(7),
      R => '0'
    );
\vertDataB_reg[texcoord][tx][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX10(8),
      Q => \vertDataB_reg[texcoord][tx]__0\(8),
      R => '0'
    );
\vertDataB_reg[texcoord][tx][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX10(9),
      Q => \vertDataB_reg[texcoord][tx]__0\(9),
      R => '0'
    );
\vertDataB_reg[texcoord][ty][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY10(0),
      Q => \vertDataB_reg[texcoord][ty]__0\(0),
      R => '0'
    );
\vertDataB_reg[texcoord][ty][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY10(10),
      Q => \vertDataB_reg[texcoord][ty]__0\(10),
      R => '0'
    );
\vertDataB_reg[texcoord][ty][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY10(11),
      Q => \vertDataB_reg[texcoord][ty]__0\(11),
      R => '0'
    );
\vertDataB_reg[texcoord][ty][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY10(12),
      Q => \vertDataB_reg[texcoord][ty]__0\(12),
      R => '0'
    );
\vertDataB_reg[texcoord][ty][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY10(13),
      Q => \vertDataB_reg[texcoord][ty]__0\(13),
      R => '0'
    );
\vertDataB_reg[texcoord][ty][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY10(14),
      Q => \vertDataB_reg[texcoord][ty]__0\(14),
      R => '0'
    );
\vertDataB_reg[texcoord][ty][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY10(15),
      Q => \vertDataB_reg[texcoord][ty]__0\(15),
      R => '0'
    );
\vertDataB_reg[texcoord][ty][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY10(16),
      Q => \vertDataB_reg[texcoord][ty]__0\(16),
      R => '0'
    );
\vertDataB_reg[texcoord][ty][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY10(17),
      Q => \vertDataB_reg[texcoord][ty]__0\(17),
      R => '0'
    );
\vertDataB_reg[texcoord][ty][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY10(18),
      Q => \vertDataB_reg[texcoord][ty]__0\(18),
      R => '0'
    );
\vertDataB_reg[texcoord][ty][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY10(19),
      Q => \vertDataB_reg[texcoord][ty]__0\(19),
      R => '0'
    );
\vertDataB_reg[texcoord][ty][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY10(1),
      Q => \vertDataB_reg[texcoord][ty]__0\(1),
      R => '0'
    );
\vertDataB_reg[texcoord][ty][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY10(20),
      Q => \vertDataB_reg[texcoord][ty]__0\(20),
      R => '0'
    );
\vertDataB_reg[texcoord][ty][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY10(21),
      Q => \vertDataB_reg[texcoord][ty]__0\(21),
      R => '0'
    );
\vertDataB_reg[texcoord][ty][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY10(22),
      Q => \vertDataB_reg[texcoord][ty]__0\(22),
      R => '0'
    );
\vertDataB_reg[texcoord][ty][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY10(23),
      Q => \vertDataB_reg[texcoord][ty]__0\(23),
      R => '0'
    );
\vertDataB_reg[texcoord][ty][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY10(24),
      Q => \vertDataB_reg[texcoord][ty]__0\(24),
      R => '0'
    );
\vertDataB_reg[texcoord][ty][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY10(25),
      Q => \vertDataB_reg[texcoord][ty]__0\(25),
      R => '0'
    );
\vertDataB_reg[texcoord][ty][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY10(26),
      Q => \vertDataB_reg[texcoord][ty]__0\(26),
      R => '0'
    );
\vertDataB_reg[texcoord][ty][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY10(27),
      Q => \vertDataB_reg[texcoord][ty]__0\(27),
      R => '0'
    );
\vertDataB_reg[texcoord][ty][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY10(28),
      Q => \vertDataB_reg[texcoord][ty]__0\(28),
      R => '0'
    );
\vertDataB_reg[texcoord][ty][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY10(29),
      Q => \vertDataB_reg[texcoord][ty]__0\(29),
      R => '0'
    );
\vertDataB_reg[texcoord][ty][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY10(2),
      Q => \vertDataB_reg[texcoord][ty]__0\(2),
      R => '0'
    );
\vertDataB_reg[texcoord][ty][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY10(30),
      Q => \vertDataB_reg[texcoord][ty]__0\(30),
      R => '0'
    );
\vertDataB_reg[texcoord][ty][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY10(31),
      Q => \vertDataB_reg[texcoord][ty]__0\(31),
      R => '0'
    );
\vertDataB_reg[texcoord][ty][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY10(3),
      Q => \vertDataB_reg[texcoord][ty]__0\(3),
      R => '0'
    );
\vertDataB_reg[texcoord][ty][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY10(4),
      Q => \vertDataB_reg[texcoord][ty]__0\(4),
      R => '0'
    );
\vertDataB_reg[texcoord][ty][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY10(5),
      Q => \vertDataB_reg[texcoord][ty]__0\(5),
      R => '0'
    );
\vertDataB_reg[texcoord][ty][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY10(6),
      Q => \vertDataB_reg[texcoord][ty]__0\(6),
      R => '0'
    );
\vertDataB_reg[texcoord][ty][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY10(7),
      Q => \vertDataB_reg[texcoord][ty]__0\(7),
      R => '0'
    );
\vertDataB_reg[texcoord][ty][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY10(8),
      Q => \vertDataB_reg[texcoord][ty]__0\(8),
      R => '0'
    );
\vertDataB_reg[texcoord][ty][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY10(9),
      Q => \vertDataB_reg[texcoord][ty]__0\(9),
      R => '0'
    );
\vertDataC_reg[Z][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ20(0),
      Q => \vertDataC_reg[Z]__0\(0),
      R => '0'
    );
\vertDataC_reg[Z][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ20(10),
      Q => \vertDataC_reg[Z]__0\(10),
      R => '0'
    );
\vertDataC_reg[Z][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ20(11),
      Q => \vertDataC_reg[Z]__0\(11),
      R => '0'
    );
\vertDataC_reg[Z][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ20(12),
      Q => \vertDataC_reg[Z]__0\(12),
      R => '0'
    );
\vertDataC_reg[Z][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ20(13),
      Q => \vertDataC_reg[Z]__0\(13),
      R => '0'
    );
\vertDataC_reg[Z][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ20(14),
      Q => \vertDataC_reg[Z]__0\(14),
      R => '0'
    );
\vertDataC_reg[Z][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ20(15),
      Q => \vertDataC_reg[Z]__0\(15),
      R => '0'
    );
\vertDataC_reg[Z][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ20(16),
      Q => \vertDataC_reg[Z]__0\(16),
      R => '0'
    );
\vertDataC_reg[Z][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ20(17),
      Q => \vertDataC_reg[Z]__0\(17),
      R => '0'
    );
\vertDataC_reg[Z][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ20(18),
      Q => \vertDataC_reg[Z]__0\(18),
      R => '0'
    );
\vertDataC_reg[Z][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ20(19),
      Q => \vertDataC_reg[Z]__0\(19),
      R => '0'
    );
\vertDataC_reg[Z][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ20(1),
      Q => \vertDataC_reg[Z]__0\(1),
      R => '0'
    );
\vertDataC_reg[Z][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ20(20),
      Q => \vertDataC_reg[Z]__0\(20),
      R => '0'
    );
\vertDataC_reg[Z][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ20(21),
      Q => \vertDataC_reg[Z]__0\(21),
      R => '0'
    );
\vertDataC_reg[Z][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ20(22),
      Q => \vertDataC_reg[Z]__0\(22),
      R => '0'
    );
\vertDataC_reg[Z][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ20(23),
      Q => \vertDataC_reg[Z]__0\(23),
      R => '0'
    );
\vertDataC_reg[Z][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ20(24),
      Q => \vertDataC_reg[Z]__0\(24),
      R => '0'
    );
\vertDataC_reg[Z][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ20(25),
      Q => \vertDataC_reg[Z]__0\(25),
      R => '0'
    );
\vertDataC_reg[Z][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ20(26),
      Q => \vertDataC_reg[Z]__0\(26),
      R => '0'
    );
\vertDataC_reg[Z][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ20(27),
      Q => \vertDataC_reg[Z]__0\(27),
      R => '0'
    );
\vertDataC_reg[Z][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ20(28),
      Q => \vertDataC_reg[Z]__0\(28),
      R => '0'
    );
\vertDataC_reg[Z][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ20(29),
      Q => \vertDataC_reg[Z]__0\(29),
      R => '0'
    );
\vertDataC_reg[Z][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ20(2),
      Q => \vertDataC_reg[Z]__0\(2),
      R => '0'
    );
\vertDataC_reg[Z][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ20(30),
      Q => \vertDataC_reg[Z]__0\(30),
      R => '0'
    );
\vertDataC_reg[Z][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ20(31),
      Q => \vertDataC_reg[Z]__0\(31),
      R => '0'
    );
\vertDataC_reg[Z][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ20(3),
      Q => \vertDataC_reg[Z]__0\(3),
      R => '0'
    );
\vertDataC_reg[Z][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ20(4),
      Q => \vertDataC_reg[Z]__0\(4),
      R => '0'
    );
\vertDataC_reg[Z][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ20(5),
      Q => \vertDataC_reg[Z]__0\(5),
      R => '0'
    );
\vertDataC_reg[Z][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ20(6),
      Q => \vertDataC_reg[Z]__0\(6),
      R => '0'
    );
\vertDataC_reg[Z][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ20(7),
      Q => \vertDataC_reg[Z]__0\(7),
      R => '0'
    );
\vertDataC_reg[Z][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ20(8),
      Q => \vertDataC_reg[Z]__0\(8),
      R => '0'
    );
\vertDataC_reg[Z][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inZ20(9),
      Q => \vertDataC_reg[Z]__0\(9),
      R => '0'
    );
\vertDataC_reg[color][a][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(96),
      Q => \vertDataC_reg[color][a]__0\(0),
      R => '0'
    );
\vertDataC_reg[color][a][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(106),
      Q => \vertDataC_reg[color][a]__0\(10),
      R => '0'
    );
\vertDataC_reg[color][a][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(107),
      Q => \vertDataC_reg[color][a]__0\(11),
      R => '0'
    );
\vertDataC_reg[color][a][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(108),
      Q => \vertDataC_reg[color][a]__0\(12),
      R => '0'
    );
\vertDataC_reg[color][a][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(109),
      Q => \vertDataC_reg[color][a]__0\(13),
      R => '0'
    );
\vertDataC_reg[color][a][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(110),
      Q => \vertDataC_reg[color][a]__0\(14),
      R => '0'
    );
\vertDataC_reg[color][a][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(111),
      Q => \vertDataC_reg[color][a]__0\(15),
      R => '0'
    );
\vertDataC_reg[color][a][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(112),
      Q => \vertDataC_reg[color][a]__0\(16),
      R => '0'
    );
\vertDataC_reg[color][a][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(113),
      Q => \vertDataC_reg[color][a]__0\(17),
      R => '0'
    );
\vertDataC_reg[color][a][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(114),
      Q => \vertDataC_reg[color][a]__0\(18),
      R => '0'
    );
\vertDataC_reg[color][a][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(115),
      Q => \vertDataC_reg[color][a]__0\(19),
      R => '0'
    );
\vertDataC_reg[color][a][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(97),
      Q => \vertDataC_reg[color][a]__0\(1),
      R => '0'
    );
\vertDataC_reg[color][a][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(116),
      Q => \vertDataC_reg[color][a]__0\(20),
      R => '0'
    );
\vertDataC_reg[color][a][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(117),
      Q => \vertDataC_reg[color][a]__0\(21),
      R => '0'
    );
\vertDataC_reg[color][a][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(118),
      Q => \vertDataC_reg[color][a]__0\(22),
      R => '0'
    );
\vertDataC_reg[color][a][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(119),
      Q => \vertDataC_reg[color][a]__0\(23),
      R => '0'
    );
\vertDataC_reg[color][a][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(120),
      Q => \vertDataC_reg[color][a]__0\(24),
      R => '0'
    );
\vertDataC_reg[color][a][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(121),
      Q => \vertDataC_reg[color][a]__0\(25),
      R => '0'
    );
\vertDataC_reg[color][a][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(122),
      Q => \vertDataC_reg[color][a]__0\(26),
      R => '0'
    );
\vertDataC_reg[color][a][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(123),
      Q => \vertDataC_reg[color][a]__0\(27),
      R => '0'
    );
\vertDataC_reg[color][a][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(124),
      Q => \vertDataC_reg[color][a]__0\(28),
      R => '0'
    );
\vertDataC_reg[color][a][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(125),
      Q => \vertDataC_reg[color][a]__0\(29),
      R => '0'
    );
\vertDataC_reg[color][a][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(98),
      Q => \vertDataC_reg[color][a]__0\(2),
      R => '0'
    );
\vertDataC_reg[color][a][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(126),
      Q => \vertDataC_reg[color][a]__0\(30),
      R => '0'
    );
\vertDataC_reg[color][a][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(127),
      Q => \vertDataC_reg[color][a]__0\(31),
      R => '0'
    );
\vertDataC_reg[color][a][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(99),
      Q => \vertDataC_reg[color][a]__0\(3),
      R => '0'
    );
\vertDataC_reg[color][a][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(100),
      Q => \vertDataC_reg[color][a]__0\(4),
      R => '0'
    );
\vertDataC_reg[color][a][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(101),
      Q => \vertDataC_reg[color][a]__0\(5),
      R => '0'
    );
\vertDataC_reg[color][a][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(102),
      Q => \vertDataC_reg[color][a]__0\(6),
      R => '0'
    );
\vertDataC_reg[color][a][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(103),
      Q => \vertDataC_reg[color][a]__0\(7),
      R => '0'
    );
\vertDataC_reg[color][a][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(104),
      Q => \vertDataC_reg[color][a]__0\(8),
      R => '0'
    );
\vertDataC_reg[color][a][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(105),
      Q => \vertDataC_reg[color][a]__0\(9),
      R => '0'
    );
\vertDataC_reg[color][b][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(64),
      Q => \vertDataC_reg[color][b]__0\(0),
      R => '0'
    );
\vertDataC_reg[color][b][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(74),
      Q => \vertDataC_reg[color][b]__0\(10),
      R => '0'
    );
\vertDataC_reg[color][b][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(75),
      Q => \vertDataC_reg[color][b]__0\(11),
      R => '0'
    );
\vertDataC_reg[color][b][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(76),
      Q => \vertDataC_reg[color][b]__0\(12),
      R => '0'
    );
\vertDataC_reg[color][b][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(77),
      Q => \vertDataC_reg[color][b]__0\(13),
      R => '0'
    );
\vertDataC_reg[color][b][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(78),
      Q => \vertDataC_reg[color][b]__0\(14),
      R => '0'
    );
\vertDataC_reg[color][b][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(79),
      Q => \vertDataC_reg[color][b]__0\(15),
      R => '0'
    );
\vertDataC_reg[color][b][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(80),
      Q => \vertDataC_reg[color][b]__0\(16),
      R => '0'
    );
\vertDataC_reg[color][b][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(81),
      Q => \vertDataC_reg[color][b]__0\(17),
      R => '0'
    );
\vertDataC_reg[color][b][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(82),
      Q => \vertDataC_reg[color][b]__0\(18),
      R => '0'
    );
\vertDataC_reg[color][b][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(83),
      Q => \vertDataC_reg[color][b]__0\(19),
      R => '0'
    );
\vertDataC_reg[color][b][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(65),
      Q => \vertDataC_reg[color][b]__0\(1),
      R => '0'
    );
\vertDataC_reg[color][b][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(84),
      Q => \vertDataC_reg[color][b]__0\(20),
      R => '0'
    );
\vertDataC_reg[color][b][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(85),
      Q => \vertDataC_reg[color][b]__0\(21),
      R => '0'
    );
\vertDataC_reg[color][b][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(86),
      Q => \vertDataC_reg[color][b]__0\(22),
      R => '0'
    );
\vertDataC_reg[color][b][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(87),
      Q => \vertDataC_reg[color][b]__0\(23),
      R => '0'
    );
\vertDataC_reg[color][b][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(88),
      Q => \vertDataC_reg[color][b]__0\(24),
      R => '0'
    );
\vertDataC_reg[color][b][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(89),
      Q => \vertDataC_reg[color][b]__0\(25),
      R => '0'
    );
\vertDataC_reg[color][b][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(90),
      Q => \vertDataC_reg[color][b]__0\(26),
      R => '0'
    );
\vertDataC_reg[color][b][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(91),
      Q => \vertDataC_reg[color][b]__0\(27),
      R => '0'
    );
\vertDataC_reg[color][b][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(92),
      Q => \vertDataC_reg[color][b]__0\(28),
      R => '0'
    );
\vertDataC_reg[color][b][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(93),
      Q => \vertDataC_reg[color][b]__0\(29),
      R => '0'
    );
\vertDataC_reg[color][b][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(66),
      Q => \vertDataC_reg[color][b]__0\(2),
      R => '0'
    );
\vertDataC_reg[color][b][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(94),
      Q => \vertDataC_reg[color][b]__0\(30),
      R => '0'
    );
\vertDataC_reg[color][b][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(95),
      Q => \vertDataC_reg[color][b]__0\(31),
      R => '0'
    );
\vertDataC_reg[color][b][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(67),
      Q => \vertDataC_reg[color][b]__0\(3),
      R => '0'
    );
\vertDataC_reg[color][b][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(68),
      Q => \vertDataC_reg[color][b]__0\(4),
      R => '0'
    );
\vertDataC_reg[color][b][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(69),
      Q => \vertDataC_reg[color][b]__0\(5),
      R => '0'
    );
\vertDataC_reg[color][b][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(70),
      Q => \vertDataC_reg[color][b]__0\(6),
      R => '0'
    );
\vertDataC_reg[color][b][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(71),
      Q => \vertDataC_reg[color][b]__0\(7),
      R => '0'
    );
\vertDataC_reg[color][b][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(72),
      Q => \vertDataC_reg[color][b]__0\(8),
      R => '0'
    );
\vertDataC_reg[color][b][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(73),
      Q => \vertDataC_reg[color][b]__0\(9),
      R => '0'
    );
\vertDataC_reg[color][g][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(32),
      Q => \vertDataC_reg[color][g]__0\(0),
      R => '0'
    );
\vertDataC_reg[color][g][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(42),
      Q => \vertDataC_reg[color][g]__0\(10),
      R => '0'
    );
\vertDataC_reg[color][g][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(43),
      Q => \vertDataC_reg[color][g]__0\(11),
      R => '0'
    );
\vertDataC_reg[color][g][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(44),
      Q => \vertDataC_reg[color][g]__0\(12),
      R => '0'
    );
\vertDataC_reg[color][g][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(45),
      Q => \vertDataC_reg[color][g]__0\(13),
      R => '0'
    );
\vertDataC_reg[color][g][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(46),
      Q => \vertDataC_reg[color][g]__0\(14),
      R => '0'
    );
\vertDataC_reg[color][g][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(47),
      Q => \vertDataC_reg[color][g]__0\(15),
      R => '0'
    );
\vertDataC_reg[color][g][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(48),
      Q => \vertDataC_reg[color][g]__0\(16),
      R => '0'
    );
\vertDataC_reg[color][g][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(49),
      Q => \vertDataC_reg[color][g]__0\(17),
      R => '0'
    );
\vertDataC_reg[color][g][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(50),
      Q => \vertDataC_reg[color][g]__0\(18),
      R => '0'
    );
\vertDataC_reg[color][g][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(51),
      Q => \vertDataC_reg[color][g]__0\(19),
      R => '0'
    );
\vertDataC_reg[color][g][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(33),
      Q => \vertDataC_reg[color][g]__0\(1),
      R => '0'
    );
\vertDataC_reg[color][g][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(52),
      Q => \vertDataC_reg[color][g]__0\(20),
      R => '0'
    );
\vertDataC_reg[color][g][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(53),
      Q => \vertDataC_reg[color][g]__0\(21),
      R => '0'
    );
\vertDataC_reg[color][g][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(54),
      Q => \vertDataC_reg[color][g]__0\(22),
      R => '0'
    );
\vertDataC_reg[color][g][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(55),
      Q => \vertDataC_reg[color][g]__0\(23),
      R => '0'
    );
\vertDataC_reg[color][g][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(56),
      Q => \vertDataC_reg[color][g]__0\(24),
      R => '0'
    );
\vertDataC_reg[color][g][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(57),
      Q => \vertDataC_reg[color][g]__0\(25),
      R => '0'
    );
\vertDataC_reg[color][g][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(58),
      Q => \vertDataC_reg[color][g]__0\(26),
      R => '0'
    );
\vertDataC_reg[color][g][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(59),
      Q => \vertDataC_reg[color][g]__0\(27),
      R => '0'
    );
\vertDataC_reg[color][g][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(60),
      Q => \vertDataC_reg[color][g]__0\(28),
      R => '0'
    );
\vertDataC_reg[color][g][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(61),
      Q => \vertDataC_reg[color][g]__0\(29),
      R => '0'
    );
\vertDataC_reg[color][g][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(34),
      Q => \vertDataC_reg[color][g]__0\(2),
      R => '0'
    );
\vertDataC_reg[color][g][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(62),
      Q => \vertDataC_reg[color][g]__0\(30),
      R => '0'
    );
\vertDataC_reg[color][g][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(63),
      Q => \vertDataC_reg[color][g]__0\(31),
      R => '0'
    );
\vertDataC_reg[color][g][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(35),
      Q => \vertDataC_reg[color][g]__0\(3),
      R => '0'
    );
\vertDataC_reg[color][g][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(36),
      Q => \vertDataC_reg[color][g]__0\(4),
      R => '0'
    );
\vertDataC_reg[color][g][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(37),
      Q => \vertDataC_reg[color][g]__0\(5),
      R => '0'
    );
\vertDataC_reg[color][g][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(38),
      Q => \vertDataC_reg[color][g]__0\(6),
      R => '0'
    );
\vertDataC_reg[color][g][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(39),
      Q => \vertDataC_reg[color][g]__0\(7),
      R => '0'
    );
\vertDataC_reg[color][g][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(40),
      Q => \vertDataC_reg[color][g]__0\(8),
      R => '0'
    );
\vertDataC_reg[color][g][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(41),
      Q => \vertDataC_reg[color][g]__0\(9),
      R => '0'
    );
\vertDataC_reg[color][r][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(0),
      Q => \vertDataC_reg[color][r]__0\(0),
      R => '0'
    );
\vertDataC_reg[color][r][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(10),
      Q => \vertDataC_reg[color][r]__0\(10),
      R => '0'
    );
\vertDataC_reg[color][r][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(11),
      Q => \vertDataC_reg[color][r]__0\(11),
      R => '0'
    );
\vertDataC_reg[color][r][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(12),
      Q => \vertDataC_reg[color][r]__0\(12),
      R => '0'
    );
\vertDataC_reg[color][r][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(13),
      Q => \vertDataC_reg[color][r]__0\(13),
      R => '0'
    );
\vertDataC_reg[color][r][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(14),
      Q => \vertDataC_reg[color][r]__0\(14),
      R => '0'
    );
\vertDataC_reg[color][r][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(15),
      Q => \vertDataC_reg[color][r]__0\(15),
      R => '0'
    );
\vertDataC_reg[color][r][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(16),
      Q => \vertDataC_reg[color][r]__0\(16),
      R => '0'
    );
\vertDataC_reg[color][r][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(17),
      Q => \vertDataC_reg[color][r]__0\(17),
      R => '0'
    );
\vertDataC_reg[color][r][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(18),
      Q => \vertDataC_reg[color][r]__0\(18),
      R => '0'
    );
\vertDataC_reg[color][r][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(19),
      Q => \vertDataC_reg[color][r]__0\(19),
      R => '0'
    );
\vertDataC_reg[color][r][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(1),
      Q => \vertDataC_reg[color][r]__0\(1),
      R => '0'
    );
\vertDataC_reg[color][r][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(20),
      Q => \vertDataC_reg[color][r]__0\(20),
      R => '0'
    );
\vertDataC_reg[color][r][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(21),
      Q => \vertDataC_reg[color][r]__0\(21),
      R => '0'
    );
\vertDataC_reg[color][r][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(22),
      Q => \vertDataC_reg[color][r]__0\(22),
      R => '0'
    );
\vertDataC_reg[color][r][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(23),
      Q => \vertDataC_reg[color][r]__0\(23),
      R => '0'
    );
\vertDataC_reg[color][r][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(24),
      Q => \vertDataC_reg[color][r]__0\(24),
      R => '0'
    );
\vertDataC_reg[color][r][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(25),
      Q => \vertDataC_reg[color][r]__0\(25),
      R => '0'
    );
\vertDataC_reg[color][r][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(26),
      Q => \vertDataC_reg[color][r]__0\(26),
      R => '0'
    );
\vertDataC_reg[color][r][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(27),
      Q => \vertDataC_reg[color][r]__0\(27),
      R => '0'
    );
\vertDataC_reg[color][r][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(28),
      Q => \vertDataC_reg[color][r]__0\(28),
      R => '0'
    );
\vertDataC_reg[color][r][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(29),
      Q => \vertDataC_reg[color][r]__0\(29),
      R => '0'
    );
\vertDataC_reg[color][r][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(2),
      Q => \vertDataC_reg[color][r]__0\(2),
      R => '0'
    );
\vertDataC_reg[color][r][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(30),
      Q => \vertDataC_reg[color][r]__0\(30),
      R => '0'
    );
\vertDataC_reg[color][r][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(31),
      Q => \vertDataC_reg[color][r]__0\(31),
      R => '0'
    );
\vertDataC_reg[color][r][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(3),
      Q => \vertDataC_reg[color][r]__0\(3),
      R => '0'
    );
\vertDataC_reg[color][r][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(4),
      Q => \vertDataC_reg[color][r]__0\(4),
      R => '0'
    );
\vertDataC_reg[color][r][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(5),
      Q => \vertDataC_reg[color][r]__0\(5),
      R => '0'
    );
\vertDataC_reg[color][r][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(6),
      Q => \vertDataC_reg[color][r]__0\(6),
      R => '0'
    );
\vertDataC_reg[color][r][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(7),
      Q => \vertDataC_reg[color][r]__0\(7),
      R => '0'
    );
\vertDataC_reg[color][r][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(8),
      Q => \vertDataC_reg[color][r]__0\(8),
      R => '0'
    );
\vertDataC_reg[color][r][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inVertColor20(9),
      Q => \vertDataC_reg[color][r]__0\(9),
      R => '0'
    );
\vertDataC_reg[invW][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW20(0),
      Q => \vertDataC_reg[invW]__0\(0),
      R => '0'
    );
\vertDataC_reg[invW][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW20(10),
      Q => \vertDataC_reg[invW]__0\(10),
      R => '0'
    );
\vertDataC_reg[invW][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW20(11),
      Q => \vertDataC_reg[invW]__0\(11),
      R => '0'
    );
\vertDataC_reg[invW][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW20(12),
      Q => \vertDataC_reg[invW]__0\(12),
      R => '0'
    );
\vertDataC_reg[invW][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW20(13),
      Q => \vertDataC_reg[invW]__0\(13),
      R => '0'
    );
\vertDataC_reg[invW][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW20(14),
      Q => \vertDataC_reg[invW]__0\(14),
      R => '0'
    );
\vertDataC_reg[invW][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW20(15),
      Q => \vertDataC_reg[invW]__0\(15),
      R => '0'
    );
\vertDataC_reg[invW][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW20(16),
      Q => \vertDataC_reg[invW]__0\(16),
      R => '0'
    );
\vertDataC_reg[invW][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW20(17),
      Q => \vertDataC_reg[invW]__0\(17),
      R => '0'
    );
\vertDataC_reg[invW][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW20(18),
      Q => \vertDataC_reg[invW]__0\(18),
      R => '0'
    );
\vertDataC_reg[invW][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW20(19),
      Q => \vertDataC_reg[invW]__0\(19),
      R => '0'
    );
\vertDataC_reg[invW][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW20(1),
      Q => \vertDataC_reg[invW]__0\(1),
      R => '0'
    );
\vertDataC_reg[invW][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW20(20),
      Q => \vertDataC_reg[invW]__0\(20),
      R => '0'
    );
\vertDataC_reg[invW][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW20(21),
      Q => \vertDataC_reg[invW]__0\(21),
      R => '0'
    );
\vertDataC_reg[invW][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW20(22),
      Q => \vertDataC_reg[invW]__0\(22),
      R => '0'
    );
\vertDataC_reg[invW][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW20(23),
      Q => \vertDataC_reg[invW]__0\(23),
      R => '0'
    );
\vertDataC_reg[invW][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW20(24),
      Q => \vertDataC_reg[invW]__0\(24),
      R => '0'
    );
\vertDataC_reg[invW][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW20(25),
      Q => \vertDataC_reg[invW]__0\(25),
      R => '0'
    );
\vertDataC_reg[invW][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW20(26),
      Q => \vertDataC_reg[invW]__0\(26),
      R => '0'
    );
\vertDataC_reg[invW][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW20(27),
      Q => \vertDataC_reg[invW]__0\(27),
      R => '0'
    );
\vertDataC_reg[invW][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW20(28),
      Q => \vertDataC_reg[invW]__0\(28),
      R => '0'
    );
\vertDataC_reg[invW][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW20(29),
      Q => \vertDataC_reg[invW]__0\(29),
      R => '0'
    );
\vertDataC_reg[invW][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW20(2),
      Q => \vertDataC_reg[invW]__0\(2),
      R => '0'
    );
\vertDataC_reg[invW][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW20(30),
      Q => \vertDataC_reg[invW]__0\(30),
      R => '0'
    );
\vertDataC_reg[invW][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW20(31),
      Q => \vertDataC_reg[invW]__0\(31),
      R => '0'
    );
\vertDataC_reg[invW][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW20(3),
      Q => \vertDataC_reg[invW]__0\(3),
      R => '0'
    );
\vertDataC_reg[invW][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW20(4),
      Q => \vertDataC_reg[invW]__0\(4),
      R => '0'
    );
\vertDataC_reg[invW][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW20(5),
      Q => \vertDataC_reg[invW]__0\(5),
      R => '0'
    );
\vertDataC_reg[invW][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW20(6),
      Q => \vertDataC_reg[invW]__0\(6),
      R => '0'
    );
\vertDataC_reg[invW][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW20(7),
      Q => \vertDataC_reg[invW]__0\(7),
      R => '0'
    );
\vertDataC_reg[invW][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW20(8),
      Q => \vertDataC_reg[invW]__0\(8),
      R => '0'
    );
\vertDataC_reg[invW][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inInvW20(9),
      Q => \vertDataC_reg[invW]__0\(9),
      R => '0'
    );
\vertDataC_reg[texcoord][tx][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX20(0),
      Q => \vertDataC_reg[texcoord][tx]__0\(0),
      R => '0'
    );
\vertDataC_reg[texcoord][tx][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX20(10),
      Q => \vertDataC_reg[texcoord][tx]__0\(10),
      R => '0'
    );
\vertDataC_reg[texcoord][tx][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX20(11),
      Q => \vertDataC_reg[texcoord][tx]__0\(11),
      R => '0'
    );
\vertDataC_reg[texcoord][tx][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX20(12),
      Q => \vertDataC_reg[texcoord][tx]__0\(12),
      R => '0'
    );
\vertDataC_reg[texcoord][tx][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX20(13),
      Q => \vertDataC_reg[texcoord][tx]__0\(13),
      R => '0'
    );
\vertDataC_reg[texcoord][tx][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX20(14),
      Q => \vertDataC_reg[texcoord][tx]__0\(14),
      R => '0'
    );
\vertDataC_reg[texcoord][tx][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX20(15),
      Q => \vertDataC_reg[texcoord][tx]__0\(15),
      R => '0'
    );
\vertDataC_reg[texcoord][tx][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX20(16),
      Q => \vertDataC_reg[texcoord][tx]__0\(16),
      R => '0'
    );
\vertDataC_reg[texcoord][tx][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX20(17),
      Q => \vertDataC_reg[texcoord][tx]__0\(17),
      R => '0'
    );
\vertDataC_reg[texcoord][tx][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX20(18),
      Q => \vertDataC_reg[texcoord][tx]__0\(18),
      R => '0'
    );
\vertDataC_reg[texcoord][tx][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX20(19),
      Q => \vertDataC_reg[texcoord][tx]__0\(19),
      R => '0'
    );
\vertDataC_reg[texcoord][tx][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX20(1),
      Q => \vertDataC_reg[texcoord][tx]__0\(1),
      R => '0'
    );
\vertDataC_reg[texcoord][tx][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX20(20),
      Q => \vertDataC_reg[texcoord][tx]__0\(20),
      R => '0'
    );
\vertDataC_reg[texcoord][tx][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX20(21),
      Q => \vertDataC_reg[texcoord][tx]__0\(21),
      R => '0'
    );
\vertDataC_reg[texcoord][tx][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX20(22),
      Q => \vertDataC_reg[texcoord][tx]__0\(22),
      R => '0'
    );
\vertDataC_reg[texcoord][tx][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX20(23),
      Q => \vertDataC_reg[texcoord][tx]__0\(23),
      R => '0'
    );
\vertDataC_reg[texcoord][tx][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX20(24),
      Q => \vertDataC_reg[texcoord][tx]__0\(24),
      R => '0'
    );
\vertDataC_reg[texcoord][tx][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX20(25),
      Q => \vertDataC_reg[texcoord][tx]__0\(25),
      R => '0'
    );
\vertDataC_reg[texcoord][tx][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX20(26),
      Q => \vertDataC_reg[texcoord][tx]__0\(26),
      R => '0'
    );
\vertDataC_reg[texcoord][tx][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX20(27),
      Q => \vertDataC_reg[texcoord][tx]__0\(27),
      R => '0'
    );
\vertDataC_reg[texcoord][tx][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX20(28),
      Q => \vertDataC_reg[texcoord][tx]__0\(28),
      R => '0'
    );
\vertDataC_reg[texcoord][tx][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX20(29),
      Q => \vertDataC_reg[texcoord][tx]__0\(29),
      R => '0'
    );
\vertDataC_reg[texcoord][tx][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX20(2),
      Q => \vertDataC_reg[texcoord][tx]__0\(2),
      R => '0'
    );
\vertDataC_reg[texcoord][tx][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX20(30),
      Q => \vertDataC_reg[texcoord][tx]__0\(30),
      R => '0'
    );
\vertDataC_reg[texcoord][tx][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX20(31),
      Q => \vertDataC_reg[texcoord][tx]__0\(31),
      R => '0'
    );
\vertDataC_reg[texcoord][tx][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX20(3),
      Q => \vertDataC_reg[texcoord][tx]__0\(3),
      R => '0'
    );
\vertDataC_reg[texcoord][tx][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX20(4),
      Q => \vertDataC_reg[texcoord][tx]__0\(4),
      R => '0'
    );
\vertDataC_reg[texcoord][tx][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX20(5),
      Q => \vertDataC_reg[texcoord][tx]__0\(5),
      R => '0'
    );
\vertDataC_reg[texcoord][tx][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX20(6),
      Q => \vertDataC_reg[texcoord][tx]__0\(6),
      R => '0'
    );
\vertDataC_reg[texcoord][tx][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX20(7),
      Q => \vertDataC_reg[texcoord][tx]__0\(7),
      R => '0'
    );
\vertDataC_reg[texcoord][tx][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX20(8),
      Q => \vertDataC_reg[texcoord][tx]__0\(8),
      R => '0'
    );
\vertDataC_reg[texcoord][tx][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTX20(9),
      Q => \vertDataC_reg[texcoord][tx]__0\(9),
      R => '0'
    );
\vertDataC_reg[texcoord][ty][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY20(0),
      Q => \vertDataC_reg[texcoord][ty]__0\(0),
      R => '0'
    );
\vertDataC_reg[texcoord][ty][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY20(10),
      Q => \vertDataC_reg[texcoord][ty]__0\(10),
      R => '0'
    );
\vertDataC_reg[texcoord][ty][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY20(11),
      Q => \vertDataC_reg[texcoord][ty]__0\(11),
      R => '0'
    );
\vertDataC_reg[texcoord][ty][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY20(12),
      Q => \vertDataC_reg[texcoord][ty]__0\(12),
      R => '0'
    );
\vertDataC_reg[texcoord][ty][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY20(13),
      Q => \vertDataC_reg[texcoord][ty]__0\(13),
      R => '0'
    );
\vertDataC_reg[texcoord][ty][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY20(14),
      Q => \vertDataC_reg[texcoord][ty]__0\(14),
      R => '0'
    );
\vertDataC_reg[texcoord][ty][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY20(15),
      Q => \vertDataC_reg[texcoord][ty]__0\(15),
      R => '0'
    );
\vertDataC_reg[texcoord][ty][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY20(16),
      Q => \vertDataC_reg[texcoord][ty]__0\(16),
      R => '0'
    );
\vertDataC_reg[texcoord][ty][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY20(17),
      Q => \vertDataC_reg[texcoord][ty]__0\(17),
      R => '0'
    );
\vertDataC_reg[texcoord][ty][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY20(18),
      Q => \vertDataC_reg[texcoord][ty]__0\(18),
      R => '0'
    );
\vertDataC_reg[texcoord][ty][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY20(19),
      Q => \vertDataC_reg[texcoord][ty]__0\(19),
      R => '0'
    );
\vertDataC_reg[texcoord][ty][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY20(1),
      Q => \vertDataC_reg[texcoord][ty]__0\(1),
      R => '0'
    );
\vertDataC_reg[texcoord][ty][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY20(20),
      Q => \vertDataC_reg[texcoord][ty]__0\(20),
      R => '0'
    );
\vertDataC_reg[texcoord][ty][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY20(21),
      Q => \vertDataC_reg[texcoord][ty]__0\(21),
      R => '0'
    );
\vertDataC_reg[texcoord][ty][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY20(22),
      Q => \vertDataC_reg[texcoord][ty]__0\(22),
      R => '0'
    );
\vertDataC_reg[texcoord][ty][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY20(23),
      Q => \vertDataC_reg[texcoord][ty]__0\(23),
      R => '0'
    );
\vertDataC_reg[texcoord][ty][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY20(24),
      Q => \vertDataC_reg[texcoord][ty]__0\(24),
      R => '0'
    );
\vertDataC_reg[texcoord][ty][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY20(25),
      Q => \vertDataC_reg[texcoord][ty]__0\(25),
      R => '0'
    );
\vertDataC_reg[texcoord][ty][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY20(26),
      Q => \vertDataC_reg[texcoord][ty]__0\(26),
      R => '0'
    );
\vertDataC_reg[texcoord][ty][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY20(27),
      Q => \vertDataC_reg[texcoord][ty]__0\(27),
      R => '0'
    );
\vertDataC_reg[texcoord][ty][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY20(28),
      Q => \vertDataC_reg[texcoord][ty]__0\(28),
      R => '0'
    );
\vertDataC_reg[texcoord][ty][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY20(29),
      Q => \vertDataC_reg[texcoord][ty]__0\(29),
      R => '0'
    );
\vertDataC_reg[texcoord][ty][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY20(2),
      Q => \vertDataC_reg[texcoord][ty]__0\(2),
      R => '0'
    );
\vertDataC_reg[texcoord][ty][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY20(30),
      Q => \vertDataC_reg[texcoord][ty]__0\(30),
      R => '0'
    );
\vertDataC_reg[texcoord][ty][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY20(31),
      Q => \vertDataC_reg[texcoord][ty]__0\(31),
      R => '0'
    );
\vertDataC_reg[texcoord][ty][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY20(3),
      Q => \vertDataC_reg[texcoord][ty]__0\(3),
      R => '0'
    );
\vertDataC_reg[texcoord][ty][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY20(4),
      Q => \vertDataC_reg[texcoord][ty]__0\(4),
      R => '0'
    );
\vertDataC_reg[texcoord][ty][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY20(5),
      Q => \vertDataC_reg[texcoord][ty]__0\(5),
      R => '0'
    );
\vertDataC_reg[texcoord][ty][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY20(6),
      Q => \vertDataC_reg[texcoord][ty]__0\(6),
      R => '0'
    );
\vertDataC_reg[texcoord][ty][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY20(7),
      Q => \vertDataC_reg[texcoord][ty]__0\(7),
      R => '0'
    );
\vertDataC_reg[texcoord][ty][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY20(8),
      Q => \vertDataC_reg[texcoord][ty]__0\(8),
      R => '0'
    );
\vertDataC_reg[texcoord][ty][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => statCyclesIdle,
      D => TRISETUP_inTY20(9),
      Q => \vertDataC_reg[texcoord][ty]__0\(9),
      R => '0'
    );
\writeOutPixelData[barycentricB][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => isTopLeftEdgeB,
      I1 => \^dbg_barycentricb[31]\(0),
      O => fillPixelData_barycentricB_out(0)
    );
\writeOutPixelData[barycentricB][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricb[31]\(10),
      I1 => isTopLeftEdgeB,
      I2 => \plusOp_carry__0_n_14\,
      O => fillPixelData_barycentricB_out(10)
    );
\writeOutPixelData[barycentricB][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricb[31]\(11),
      I1 => isTopLeftEdgeB,
      I2 => \plusOp_carry__0_n_13\,
      O => fillPixelData_barycentricB_out(11)
    );
\writeOutPixelData[barycentricB][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricb[31]\(12),
      I1 => isTopLeftEdgeB,
      I2 => \plusOp_carry__0_n_12\,
      O => fillPixelData_barycentricB_out(12)
    );
\writeOutPixelData[barycentricB][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricb[31]\(13),
      I1 => isTopLeftEdgeB,
      I2 => \plusOp_carry__0_n_11\,
      O => fillPixelData_barycentricB_out(13)
    );
\writeOutPixelData[barycentricB][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricb[31]\(14),
      I1 => isTopLeftEdgeB,
      I2 => \plusOp_carry__0_n_10\,
      O => fillPixelData_barycentricB_out(14)
    );
\writeOutPixelData[barycentricB][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricb[31]\(15),
      I1 => isTopLeftEdgeB,
      I2 => \plusOp_carry__0_n_9\,
      O => fillPixelData_barycentricB_out(15)
    );
\writeOutPixelData[barycentricB][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricb[31]\(16),
      I1 => isTopLeftEdgeB,
      I2 => \plusOp_carry__0_n_8\,
      O => fillPixelData_barycentricB_out(16)
    );
\writeOutPixelData[barycentricB][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricb[31]\(17),
      I1 => isTopLeftEdgeB,
      I2 => \plusOp_carry__1_n_15\,
      O => fillPixelData_barycentricB_out(17)
    );
\writeOutPixelData[barycentricB][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricb[31]\(18),
      I1 => isTopLeftEdgeB,
      I2 => \plusOp_carry__1_n_14\,
      O => fillPixelData_barycentricB_out(18)
    );
\writeOutPixelData[barycentricB][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricb[31]\(19),
      I1 => isTopLeftEdgeB,
      I2 => \plusOp_carry__1_n_13\,
      O => fillPixelData_barycentricB_out(19)
    );
\writeOutPixelData[barycentricB][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricb[31]\(1),
      I1 => isTopLeftEdgeB,
      I2 => plusOp_carry_n_15,
      O => fillPixelData_barycentricB_out(1)
    );
\writeOutPixelData[barycentricB][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricb[31]\(20),
      I1 => isTopLeftEdgeB,
      I2 => \plusOp_carry__1_n_12\,
      O => fillPixelData_barycentricB_out(20)
    );
\writeOutPixelData[barycentricB][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricb[31]\(21),
      I1 => isTopLeftEdgeB,
      I2 => \plusOp_carry__1_n_11\,
      O => fillPixelData_barycentricB_out(21)
    );
\writeOutPixelData[barycentricB][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricb[31]\(22),
      I1 => isTopLeftEdgeB,
      I2 => \plusOp_carry__1_n_10\,
      O => fillPixelData_barycentricB_out(22)
    );
\writeOutPixelData[barycentricB][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricb[31]\(23),
      I1 => isTopLeftEdgeB,
      I2 => \plusOp_carry__1_n_9\,
      O => fillPixelData_barycentricB_out(23)
    );
\writeOutPixelData[barycentricB][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricb[31]\(24),
      I1 => isTopLeftEdgeB,
      I2 => \plusOp_carry__1_n_8\,
      O => fillPixelData_barycentricB_out(24)
    );
\writeOutPixelData[barycentricB][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricb[31]\(25),
      I1 => isTopLeftEdgeB,
      I2 => \plusOp_carry__2_n_15\,
      O => fillPixelData_barycentricB_out(25)
    );
\writeOutPixelData[barycentricB][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricb[31]\(26),
      I1 => isTopLeftEdgeB,
      I2 => \plusOp_carry__2_n_14\,
      O => fillPixelData_barycentricB_out(26)
    );
\writeOutPixelData[barycentricB][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricb[31]\(27),
      I1 => isTopLeftEdgeB,
      I2 => \plusOp_carry__2_n_13\,
      O => fillPixelData_barycentricB_out(27)
    );
\writeOutPixelData[barycentricB][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricb[31]\(28),
      I1 => isTopLeftEdgeB,
      I2 => \plusOp_carry__2_n_12\,
      O => fillPixelData_barycentricB_out(28)
    );
\writeOutPixelData[barycentricB][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricb[31]\(29),
      I1 => isTopLeftEdgeB,
      I2 => \plusOp_carry__2_n_11\,
      O => fillPixelData_barycentricB_out(29)
    );
\writeOutPixelData[barycentricB][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricb[31]\(2),
      I1 => isTopLeftEdgeB,
      I2 => plusOp_carry_n_14,
      O => fillPixelData_barycentricB_out(2)
    );
\writeOutPixelData[barycentricB][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricb[31]\(30),
      I1 => isTopLeftEdgeB,
      I2 => \plusOp_carry__2_n_10\,
      O => fillPixelData_barycentricB_out(30)
    );
\writeOutPixelData[barycentricB][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040004000400"
    )
        port map (
      I0 => \fifoWriteData[79]_i_4_n_0\,
      I1 => fifoWriteEnable2,
      I2 => pixelXPos1_carry_n_0,
      I3 => \FSM_onehot_currentState_reg_n_0_[3]\,
      I4 => \currentState[1]_i_3_n_0\,
      I5 => hasWrittenPixelsForThisTriangle_reg_n_0,
      O => \writeOutPixelData[barycentricB]\
    );
\writeOutPixelData[barycentricB][31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricb[31]\(31),
      I1 => isTopLeftEdgeB,
      I2 => \plusOp_carry__2_n_9\,
      O => fillPixelData_barycentricB_out(31)
    );
\writeOutPixelData[barycentricB][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricb[31]\(3),
      I1 => isTopLeftEdgeB,
      I2 => plusOp_carry_n_13,
      O => fillPixelData_barycentricB_out(3)
    );
\writeOutPixelData[barycentricB][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricb[31]\(4),
      I1 => isTopLeftEdgeB,
      I2 => plusOp_carry_n_12,
      O => fillPixelData_barycentricB_out(4)
    );
\writeOutPixelData[barycentricB][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricb[31]\(5),
      I1 => isTopLeftEdgeB,
      I2 => plusOp_carry_n_11,
      O => fillPixelData_barycentricB_out(5)
    );
\writeOutPixelData[barycentricB][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricb[31]\(6),
      I1 => isTopLeftEdgeB,
      I2 => plusOp_carry_n_10,
      O => fillPixelData_barycentricB_out(6)
    );
\writeOutPixelData[barycentricB][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricb[31]\(7),
      I1 => isTopLeftEdgeB,
      I2 => plusOp_carry_n_9,
      O => fillPixelData_barycentricB_out(7)
    );
\writeOutPixelData[barycentricB][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricb[31]\(8),
      I1 => isTopLeftEdgeB,
      I2 => plusOp_carry_n_8,
      O => fillPixelData_barycentricB_out(8)
    );
\writeOutPixelData[barycentricB][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricb[31]\(9),
      I1 => isTopLeftEdgeB,
      I2 => \plusOp_carry__0_n_15\,
      O => fillPixelData_barycentricB_out(9)
    );
\writeOutPixelData[barycentricC][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => isTopLeftEdgeC,
      I1 => \^dbg_barycentricc[31]\(0),
      O => fillPixelData_barycentricC_out(0)
    );
\writeOutPixelData[barycentricC][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricc[31]\(10),
      I1 => isTopLeftEdgeC,
      I2 => \plusOp__60_carry__0_n_14\,
      O => fillPixelData_barycentricC_out(10)
    );
\writeOutPixelData[barycentricC][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricc[31]\(11),
      I1 => isTopLeftEdgeC,
      I2 => \plusOp__60_carry__0_n_13\,
      O => fillPixelData_barycentricC_out(11)
    );
\writeOutPixelData[barycentricC][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricc[31]\(12),
      I1 => isTopLeftEdgeC,
      I2 => \plusOp__60_carry__0_n_12\,
      O => fillPixelData_barycentricC_out(12)
    );
\writeOutPixelData[barycentricC][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricc[31]\(13),
      I1 => isTopLeftEdgeC,
      I2 => \plusOp__60_carry__0_n_11\,
      O => fillPixelData_barycentricC_out(13)
    );
\writeOutPixelData[barycentricC][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricc[31]\(14),
      I1 => isTopLeftEdgeC,
      I2 => \plusOp__60_carry__0_n_10\,
      O => fillPixelData_barycentricC_out(14)
    );
\writeOutPixelData[barycentricC][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricc[31]\(15),
      I1 => isTopLeftEdgeC,
      I2 => \plusOp__60_carry__0_n_9\,
      O => fillPixelData_barycentricC_out(15)
    );
\writeOutPixelData[barycentricC][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricc[31]\(16),
      I1 => isTopLeftEdgeC,
      I2 => \plusOp__60_carry__0_n_8\,
      O => fillPixelData_barycentricC_out(16)
    );
\writeOutPixelData[barycentricC][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricc[31]\(17),
      I1 => isTopLeftEdgeC,
      I2 => \plusOp__60_carry__1_n_15\,
      O => fillPixelData_barycentricC_out(17)
    );
\writeOutPixelData[barycentricC][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricc[31]\(18),
      I1 => isTopLeftEdgeC,
      I2 => \plusOp__60_carry__1_n_14\,
      O => fillPixelData_barycentricC_out(18)
    );
\writeOutPixelData[barycentricC][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricc[31]\(19),
      I1 => isTopLeftEdgeC,
      I2 => \plusOp__60_carry__1_n_13\,
      O => fillPixelData_barycentricC_out(19)
    );
\writeOutPixelData[barycentricC][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricc[31]\(1),
      I1 => isTopLeftEdgeC,
      I2 => \plusOp__60_carry_n_15\,
      O => fillPixelData_barycentricC_out(1)
    );
\writeOutPixelData[barycentricC][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricc[31]\(20),
      I1 => isTopLeftEdgeC,
      I2 => \plusOp__60_carry__1_n_12\,
      O => fillPixelData_barycentricC_out(20)
    );
\writeOutPixelData[barycentricC][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricc[31]\(21),
      I1 => isTopLeftEdgeC,
      I2 => \plusOp__60_carry__1_n_11\,
      O => fillPixelData_barycentricC_out(21)
    );
\writeOutPixelData[barycentricC][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricc[31]\(22),
      I1 => isTopLeftEdgeC,
      I2 => \plusOp__60_carry__1_n_10\,
      O => fillPixelData_barycentricC_out(22)
    );
\writeOutPixelData[barycentricC][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricc[31]\(23),
      I1 => isTopLeftEdgeC,
      I2 => \plusOp__60_carry__1_n_9\,
      O => fillPixelData_barycentricC_out(23)
    );
\writeOutPixelData[barycentricC][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricc[31]\(24),
      I1 => isTopLeftEdgeC,
      I2 => \plusOp__60_carry__1_n_8\,
      O => fillPixelData_barycentricC_out(24)
    );
\writeOutPixelData[barycentricC][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricc[31]\(25),
      I1 => isTopLeftEdgeC,
      I2 => \plusOp__60_carry__2_n_15\,
      O => fillPixelData_barycentricC_out(25)
    );
\writeOutPixelData[barycentricC][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricc[31]\(26),
      I1 => isTopLeftEdgeC,
      I2 => \plusOp__60_carry__2_n_14\,
      O => fillPixelData_barycentricC_out(26)
    );
\writeOutPixelData[barycentricC][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricc[31]\(27),
      I1 => isTopLeftEdgeC,
      I2 => \plusOp__60_carry__2_n_13\,
      O => fillPixelData_barycentricC_out(27)
    );
\writeOutPixelData[barycentricC][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricc[31]\(28),
      I1 => isTopLeftEdgeC,
      I2 => \plusOp__60_carry__2_n_12\,
      O => fillPixelData_barycentricC_out(28)
    );
\writeOutPixelData[barycentricC][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricc[31]\(29),
      I1 => isTopLeftEdgeC,
      I2 => \plusOp__60_carry__2_n_11\,
      O => fillPixelData_barycentricC_out(29)
    );
\writeOutPixelData[barycentricC][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricc[31]\(2),
      I1 => isTopLeftEdgeC,
      I2 => \plusOp__60_carry_n_14\,
      O => fillPixelData_barycentricC_out(2)
    );
\writeOutPixelData[barycentricC][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricc[31]\(30),
      I1 => isTopLeftEdgeC,
      I2 => \plusOp__60_carry__2_n_10\,
      O => fillPixelData_barycentricC_out(30)
    );
\writeOutPixelData[barycentricC][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricc[31]\(31),
      I1 => isTopLeftEdgeC,
      I2 => \plusOp__60_carry__2_n_9\,
      O => fillPixelData_barycentricC_out(31)
    );
\writeOutPixelData[barycentricC][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricc[31]\(3),
      I1 => isTopLeftEdgeC,
      I2 => \plusOp__60_carry_n_13\,
      O => fillPixelData_barycentricC_out(3)
    );
\writeOutPixelData[barycentricC][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricc[31]\(4),
      I1 => isTopLeftEdgeC,
      I2 => \plusOp__60_carry_n_12\,
      O => fillPixelData_barycentricC_out(4)
    );
\writeOutPixelData[barycentricC][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricc[31]\(5),
      I1 => isTopLeftEdgeC,
      I2 => \plusOp__60_carry_n_11\,
      O => fillPixelData_barycentricC_out(5)
    );
\writeOutPixelData[barycentricC][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricc[31]\(6),
      I1 => isTopLeftEdgeC,
      I2 => \plusOp__60_carry_n_10\,
      O => fillPixelData_barycentricC_out(6)
    );
\writeOutPixelData[barycentricC][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricc[31]\(7),
      I1 => isTopLeftEdgeC,
      I2 => \plusOp__60_carry_n_9\,
      O => fillPixelData_barycentricC_out(7)
    );
\writeOutPixelData[barycentricC][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricc[31]\(8),
      I1 => isTopLeftEdgeC,
      I2 => \plusOp__60_carry_n_8\,
      O => fillPixelData_barycentricC_out(8)
    );
\writeOutPixelData[barycentricC][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_barycentricc[31]\(9),
      I1 => isTopLeftEdgeC,
      I2 => \plusOp__60_carry__0_n_15\,
      O => fillPixelData_barycentricC_out(9)
    );
\writeOutPixelData_reg[barycentricB][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricB_out(0),
      Q => \writeOutPixelData_reg[barycentricB]__0\(0),
      R => '0'
    );
\writeOutPixelData_reg[barycentricB][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricB_out(10),
      Q => \writeOutPixelData_reg[barycentricB]__0\(10),
      R => '0'
    );
\writeOutPixelData_reg[barycentricB][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricB_out(11),
      Q => \writeOutPixelData_reg[barycentricB]__0\(11),
      R => '0'
    );
\writeOutPixelData_reg[barycentricB][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricB_out(12),
      Q => \writeOutPixelData_reg[barycentricB]__0\(12),
      R => '0'
    );
\writeOutPixelData_reg[barycentricB][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricB_out(13),
      Q => \writeOutPixelData_reg[barycentricB]__0\(13),
      R => '0'
    );
\writeOutPixelData_reg[barycentricB][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricB_out(14),
      Q => \writeOutPixelData_reg[barycentricB]__0\(14),
      R => '0'
    );
\writeOutPixelData_reg[barycentricB][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricB_out(15),
      Q => \writeOutPixelData_reg[barycentricB]__0\(15),
      R => '0'
    );
\writeOutPixelData_reg[barycentricB][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricB_out(16),
      Q => \writeOutPixelData_reg[barycentricB]__0\(16),
      R => '0'
    );
\writeOutPixelData_reg[barycentricB][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricB_out(17),
      Q => \writeOutPixelData_reg[barycentricB]__0\(17),
      R => '0'
    );
\writeOutPixelData_reg[barycentricB][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricB_out(18),
      Q => \writeOutPixelData_reg[barycentricB]__0\(18),
      R => '0'
    );
\writeOutPixelData_reg[barycentricB][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricB_out(19),
      Q => \writeOutPixelData_reg[barycentricB]__0\(19),
      R => '0'
    );
\writeOutPixelData_reg[barycentricB][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricB_out(1),
      Q => \writeOutPixelData_reg[barycentricB]__0\(1),
      R => '0'
    );
\writeOutPixelData_reg[barycentricB][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricB_out(20),
      Q => \writeOutPixelData_reg[barycentricB]__0\(20),
      R => '0'
    );
\writeOutPixelData_reg[barycentricB][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricB_out(21),
      Q => \writeOutPixelData_reg[barycentricB]__0\(21),
      R => '0'
    );
\writeOutPixelData_reg[barycentricB][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricB_out(22),
      Q => \writeOutPixelData_reg[barycentricB]__0\(22),
      R => '0'
    );
\writeOutPixelData_reg[barycentricB][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricB_out(23),
      Q => \writeOutPixelData_reg[barycentricB]__0\(23),
      R => '0'
    );
\writeOutPixelData_reg[barycentricB][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricB_out(24),
      Q => \writeOutPixelData_reg[barycentricB]__0\(24),
      R => '0'
    );
\writeOutPixelData_reg[barycentricB][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricB_out(25),
      Q => \writeOutPixelData_reg[barycentricB]__0\(25),
      R => '0'
    );
\writeOutPixelData_reg[barycentricB][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricB_out(26),
      Q => \writeOutPixelData_reg[barycentricB]__0\(26),
      R => '0'
    );
\writeOutPixelData_reg[barycentricB][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricB_out(27),
      Q => \writeOutPixelData_reg[barycentricB]__0\(27),
      R => '0'
    );
\writeOutPixelData_reg[barycentricB][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricB_out(28),
      Q => \writeOutPixelData_reg[barycentricB]__0\(28),
      R => '0'
    );
\writeOutPixelData_reg[barycentricB][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricB_out(29),
      Q => \writeOutPixelData_reg[barycentricB]__0\(29),
      R => '0'
    );
\writeOutPixelData_reg[barycentricB][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricB_out(2),
      Q => \writeOutPixelData_reg[barycentricB]__0\(2),
      R => '0'
    );
\writeOutPixelData_reg[barycentricB][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricB_out(30),
      Q => \writeOutPixelData_reg[barycentricB]__0\(30),
      R => '0'
    );
\writeOutPixelData_reg[barycentricB][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricB_out(31),
      Q => \writeOutPixelData_reg[barycentricB]__0\(31),
      R => '0'
    );
\writeOutPixelData_reg[barycentricB][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricB_out(3),
      Q => \writeOutPixelData_reg[barycentricB]__0\(3),
      R => '0'
    );
\writeOutPixelData_reg[barycentricB][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricB_out(4),
      Q => \writeOutPixelData_reg[barycentricB]__0\(4),
      R => '0'
    );
\writeOutPixelData_reg[barycentricB][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricB_out(5),
      Q => \writeOutPixelData_reg[barycentricB]__0\(5),
      R => '0'
    );
\writeOutPixelData_reg[barycentricB][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricB_out(6),
      Q => \writeOutPixelData_reg[barycentricB]__0\(6),
      R => '0'
    );
\writeOutPixelData_reg[barycentricB][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricB_out(7),
      Q => \writeOutPixelData_reg[barycentricB]__0\(7),
      R => '0'
    );
\writeOutPixelData_reg[barycentricB][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricB_out(8),
      Q => \writeOutPixelData_reg[barycentricB]__0\(8),
      R => '0'
    );
\writeOutPixelData_reg[barycentricB][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricB_out(9),
      Q => \writeOutPixelData_reg[barycentricB]__0\(9),
      R => '0'
    );
\writeOutPixelData_reg[barycentricC][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricC_out(0),
      Q => \writeOutPixelData_reg[barycentricC]__0\(0),
      R => '0'
    );
\writeOutPixelData_reg[barycentricC][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricC_out(10),
      Q => \writeOutPixelData_reg[barycentricC]__0\(10),
      R => '0'
    );
\writeOutPixelData_reg[barycentricC][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricC_out(11),
      Q => \writeOutPixelData_reg[barycentricC]__0\(11),
      R => '0'
    );
\writeOutPixelData_reg[barycentricC][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricC_out(12),
      Q => \writeOutPixelData_reg[barycentricC]__0\(12),
      R => '0'
    );
\writeOutPixelData_reg[barycentricC][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricC_out(13),
      Q => \writeOutPixelData_reg[barycentricC]__0\(13),
      R => '0'
    );
\writeOutPixelData_reg[barycentricC][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricC_out(14),
      Q => \writeOutPixelData_reg[barycentricC]__0\(14),
      R => '0'
    );
\writeOutPixelData_reg[barycentricC][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricC_out(15),
      Q => \writeOutPixelData_reg[barycentricC]__0\(15),
      R => '0'
    );
\writeOutPixelData_reg[barycentricC][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricC_out(16),
      Q => \writeOutPixelData_reg[barycentricC]__0\(16),
      R => '0'
    );
\writeOutPixelData_reg[barycentricC][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricC_out(17),
      Q => \writeOutPixelData_reg[barycentricC]__0\(17),
      R => '0'
    );
\writeOutPixelData_reg[barycentricC][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricC_out(18),
      Q => \writeOutPixelData_reg[barycentricC]__0\(18),
      R => '0'
    );
\writeOutPixelData_reg[barycentricC][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricC_out(19),
      Q => \writeOutPixelData_reg[barycentricC]__0\(19),
      R => '0'
    );
\writeOutPixelData_reg[barycentricC][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricC_out(1),
      Q => \writeOutPixelData_reg[barycentricC]__0\(1),
      R => '0'
    );
\writeOutPixelData_reg[barycentricC][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricC_out(20),
      Q => \writeOutPixelData_reg[barycentricC]__0\(20),
      R => '0'
    );
\writeOutPixelData_reg[barycentricC][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricC_out(21),
      Q => \writeOutPixelData_reg[barycentricC]__0\(21),
      R => '0'
    );
\writeOutPixelData_reg[barycentricC][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricC_out(22),
      Q => \writeOutPixelData_reg[barycentricC]__0\(22),
      R => '0'
    );
\writeOutPixelData_reg[barycentricC][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricC_out(23),
      Q => \writeOutPixelData_reg[barycentricC]__0\(23),
      R => '0'
    );
\writeOutPixelData_reg[barycentricC][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricC_out(24),
      Q => \writeOutPixelData_reg[barycentricC]__0\(24),
      R => '0'
    );
\writeOutPixelData_reg[barycentricC][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricC_out(25),
      Q => \writeOutPixelData_reg[barycentricC]__0\(25),
      R => '0'
    );
\writeOutPixelData_reg[barycentricC][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricC_out(26),
      Q => \writeOutPixelData_reg[barycentricC]__0\(26),
      R => '0'
    );
\writeOutPixelData_reg[barycentricC][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricC_out(27),
      Q => \writeOutPixelData_reg[barycentricC]__0\(27),
      R => '0'
    );
\writeOutPixelData_reg[barycentricC][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricC_out(28),
      Q => \writeOutPixelData_reg[barycentricC]__0\(28),
      R => '0'
    );
\writeOutPixelData_reg[barycentricC][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricC_out(29),
      Q => \writeOutPixelData_reg[barycentricC]__0\(29),
      R => '0'
    );
\writeOutPixelData_reg[barycentricC][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricC_out(2),
      Q => \writeOutPixelData_reg[barycentricC]__0\(2),
      R => '0'
    );
\writeOutPixelData_reg[barycentricC][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricC_out(30),
      Q => \writeOutPixelData_reg[barycentricC]__0\(30),
      R => '0'
    );
\writeOutPixelData_reg[barycentricC][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricC_out(31),
      Q => \writeOutPixelData_reg[barycentricC]__0\(31),
      R => '0'
    );
\writeOutPixelData_reg[barycentricC][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricC_out(3),
      Q => \writeOutPixelData_reg[barycentricC]__0\(3),
      R => '0'
    );
\writeOutPixelData_reg[barycentricC][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricC_out(4),
      Q => \writeOutPixelData_reg[barycentricC]__0\(4),
      R => '0'
    );
\writeOutPixelData_reg[barycentricC][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricC_out(5),
      Q => \writeOutPixelData_reg[barycentricC]__0\(5),
      R => '0'
    );
\writeOutPixelData_reg[barycentricC][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricC_out(6),
      Q => \writeOutPixelData_reg[barycentricC]__0\(6),
      R => '0'
    );
\writeOutPixelData_reg[barycentricC][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricC_out(7),
      Q => \writeOutPixelData_reg[barycentricC]__0\(7),
      R => '0'
    );
\writeOutPixelData_reg[barycentricC][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricC_out(8),
      Q => \writeOutPixelData_reg[barycentricC]__0\(8),
      R => '0'
    );
\writeOutPixelData_reg[barycentricC][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => fillPixelData_barycentricC_out(9),
      Q => \writeOutPixelData_reg[barycentricC]__0\(9),
      R => '0'
    );
\writeOutPixelData_reg[pixelX][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => \^q\(0),
      Q => \writeOutPixelData_reg[pixelX]__0\(0),
      R => '0'
    );
\writeOutPixelData_reg[pixelX][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => \^q\(10),
      Q => \writeOutPixelData_reg[pixelX]__0\(10),
      R => '0'
    );
\writeOutPixelData_reg[pixelX][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => \^q\(11),
      Q => \writeOutPixelData_reg[pixelX]__0\(11),
      R => '0'
    );
\writeOutPixelData_reg[pixelX][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => \^q\(12),
      Q => \writeOutPixelData_reg[pixelX]__0\(12),
      R => '0'
    );
\writeOutPixelData_reg[pixelX][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => \^q\(13),
      Q => \writeOutPixelData_reg[pixelX]__0\(13),
      R => '0'
    );
\writeOutPixelData_reg[pixelX][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => \^q\(14),
      Q => \writeOutPixelData_reg[pixelX]__0\(14),
      R => '0'
    );
\writeOutPixelData_reg[pixelX][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => \^q\(15),
      Q => \writeOutPixelData_reg[pixelX]__0\(15),
      R => '0'
    );
\writeOutPixelData_reg[pixelX][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => \^q\(1),
      Q => \writeOutPixelData_reg[pixelX]__0\(1),
      R => '0'
    );
\writeOutPixelData_reg[pixelX][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => \^q\(2),
      Q => \writeOutPixelData_reg[pixelX]__0\(2),
      R => '0'
    );
\writeOutPixelData_reg[pixelX][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => \^q\(3),
      Q => \writeOutPixelData_reg[pixelX]__0\(3),
      R => '0'
    );
\writeOutPixelData_reg[pixelX][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => \^q\(4),
      Q => \writeOutPixelData_reg[pixelX]__0\(4),
      R => '0'
    );
\writeOutPixelData_reg[pixelX][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => \^q\(5),
      Q => \writeOutPixelData_reg[pixelX]__0\(5),
      R => '0'
    );
\writeOutPixelData_reg[pixelX][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => \^q\(6),
      Q => \writeOutPixelData_reg[pixelX]__0\(6),
      R => '0'
    );
\writeOutPixelData_reg[pixelX][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => \^q\(7),
      Q => \writeOutPixelData_reg[pixelX]__0\(7),
      R => '0'
    );
\writeOutPixelData_reg[pixelX][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => \^q\(8),
      Q => \writeOutPixelData_reg[pixelX]__0\(8),
      R => '0'
    );
\writeOutPixelData_reg[pixelX][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => \^q\(9),
      Q => \writeOutPixelData_reg[pixelX]__0\(9),
      R => '0'
    );
\writeOutPixelData_reg[pixelY][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => \^dbg_pixelypos[15]\(0),
      Q => \writeOutPixelData_reg[pixelY]__0\(0),
      R => '0'
    );
\writeOutPixelData_reg[pixelY][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => \^dbg_pixelypos[15]\(10),
      Q => \writeOutPixelData_reg[pixelY]__0\(10),
      R => '0'
    );
\writeOutPixelData_reg[pixelY][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => \^dbg_pixelypos[15]\(11),
      Q => \writeOutPixelData_reg[pixelY]__0\(11),
      R => '0'
    );
\writeOutPixelData_reg[pixelY][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => \^dbg_pixelypos[15]\(12),
      Q => \writeOutPixelData_reg[pixelY]__0\(12),
      R => '0'
    );
\writeOutPixelData_reg[pixelY][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => \^dbg_pixelypos[15]\(13),
      Q => \writeOutPixelData_reg[pixelY]__0\(13),
      R => '0'
    );
\writeOutPixelData_reg[pixelY][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => \^dbg_pixelypos[15]\(14),
      Q => \writeOutPixelData_reg[pixelY]__0\(14),
      R => '0'
    );
\writeOutPixelData_reg[pixelY][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => \^dbg_pixelypos[15]\(15),
      Q => \writeOutPixelData_reg[pixelY]__0\(15),
      R => '0'
    );
\writeOutPixelData_reg[pixelY][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => \^dbg_pixelypos[15]\(1),
      Q => \writeOutPixelData_reg[pixelY]__0\(1),
      R => '0'
    );
\writeOutPixelData_reg[pixelY][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => \^dbg_pixelypos[15]\(2),
      Q => \writeOutPixelData_reg[pixelY]__0\(2),
      R => '0'
    );
\writeOutPixelData_reg[pixelY][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => \^dbg_pixelypos[15]\(3),
      Q => \writeOutPixelData_reg[pixelY]__0\(3),
      R => '0'
    );
\writeOutPixelData_reg[pixelY][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => \^dbg_pixelypos[15]\(4),
      Q => \writeOutPixelData_reg[pixelY]__0\(4),
      R => '0'
    );
\writeOutPixelData_reg[pixelY][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => \^dbg_pixelypos[15]\(5),
      Q => \writeOutPixelData_reg[pixelY]__0\(5),
      R => '0'
    );
\writeOutPixelData_reg[pixelY][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => \^dbg_pixelypos[15]\(6),
      Q => \writeOutPixelData_reg[pixelY]__0\(6),
      R => '0'
    );
\writeOutPixelData_reg[pixelY][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => \^dbg_pixelypos[15]\(7),
      Q => \writeOutPixelData_reg[pixelY]__0\(7),
      R => '0'
    );
\writeOutPixelData_reg[pixelY][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => \^dbg_pixelypos[15]\(8),
      Q => \writeOutPixelData_reg[pixelY]__0\(8),
      R => '0'
    );
\writeOutPixelData_reg[pixelY][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \writeOutPixelData[barycentricB]\,
      D => \^dbg_pixelypos[15]\(9),
      Q => \writeOutPixelData_reg[pixelY]__0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_Rasterizer_0_0 is
  port (
    clk : in STD_LOGIC;
    TRISETUP_newTriBegin : in STD_LOGIC;
    TRISETUP_readyForNewTri : out STD_LOGIC;
    TRISETUP_CurrentDrawEventID : in STD_LOGIC_VECTOR ( 15 downto 0 );
    TRISETUP_inMinX : in STD_LOGIC_VECTOR ( 15 downto 0 );
    TRISETUP_inMaxX : in STD_LOGIC_VECTOR ( 15 downto 0 );
    TRISETUP_inMinY : in STD_LOGIC_VECTOR ( 15 downto 0 );
    TRISETUP_inMaxY : in STD_LOGIC_VECTOR ( 15 downto 0 );
    TRISETUP_inInitialBarycentricRowResetA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRISETUP_inInitialBarycentricRowResetB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRISETUP_inInitialBarycentricRowResetC : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRISETUP_inIsTopLeftEdgeA : in STD_LOGIC;
    TRISETUP_inIsTopLeftEdgeB : in STD_LOGIC;
    TRISETUP_inIsTopLeftEdgeC : in STD_LOGIC;
    TRISETUP_inBarycentricXDeltaA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    TRISETUP_inBarycentricXDeltaB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    TRISETUP_inBarycentricXDeltaC : in STD_LOGIC_VECTOR ( 15 downto 0 );
    TRISETUP_inBarycentricYDeltaA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    TRISETUP_inBarycentricYDeltaB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    TRISETUP_inBarycentricYDeltaC : in STD_LOGIC_VECTOR ( 15 downto 0 );
    TRISETUP_inBarycentricInverse : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRISETUP_inZ0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRISETUP_inZ10 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRISETUP_inZ20 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRISETUP_inInvW0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRISETUP_inInvW10 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRISETUP_inInvW20 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRISETUP_inTX0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRISETUP_inTY0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRISETUP_inTX10 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRISETUP_inTY10 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRISETUP_inTX20 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRISETUP_inTY20 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRISETUP_inVertColor0 : in STD_LOGIC_VECTOR ( 127 downto 0 );
    TRISETUP_inVertColor10 : in STD_LOGIC_VECTOR ( 127 downto 0 );
    TRISETUP_inVertColor20 : in STD_LOGIC_VECTOR ( 127 downto 0 );
    RASTOUT_FIFO_full : in STD_LOGIC;
    RASTOUT_FIFO_almost_full : in STD_LOGIC;
    RASTOUT_FIFO_wr_data : out STD_LOGIC_VECTOR ( 95 downto 0 );
    RASTOUT_FIFO_wr_en : out STD_LOGIC;
    TRICACHE_BarycentricInverse : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_Z0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_Z10 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_Z20 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_InvW0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_InvW10 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_InvW20 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_TX0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_TX10 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_TX20 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_TY0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_TY10 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_TY20 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_VertColor0 : out STD_LOGIC_VECTOR ( 127 downto 0 );
    TRICACHE_VertColor10 : out STD_LOGIC_VECTOR ( 127 downto 0 );
    TRICACHE_VertColor20 : out STD_LOGIC_VECTOR ( 127 downto 0 );
    TRICACHE_PushNewTriData : out STD_LOGIC;
    TRICACHE_IsFull : in STD_LOGIC;
    CMD_Rasterizer_Idle : out STD_LOGIC;
    STAT_CyclesIdle : out STD_LOGIC_VECTOR ( 31 downto 0 );
    STAT_CyclesSpentWorking : out STD_LOGIC_VECTOR ( 31 downto 0 );
    STAT_CyclesWaitingForOutput : out STD_LOGIC_VECTOR ( 31 downto 0 );
    STAT_CyclesWaitingForTriWorkCache : out STD_LOGIC_VECTOR ( 31 downto 0 );
    STAT_CurrentDrawEventID : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DBG_Rasterizer_State : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DBG_PixelXPos : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DBG_PixelYPos : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DBG_BarycentricA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DBG_BarycentricB : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DBG_BarycentricC : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DBG_MinX : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DBG_MaxX : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DBG_MinY : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DBG_MaxY : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_Rasterizer_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_Rasterizer_0_0 : entity is "design_1_Rasterizer_0_0,Rasterizer,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_Rasterizer_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of design_1_Rasterizer_0_0 : entity is "Rasterizer,Vivado 2018.1_AR73068";
end design_1_Rasterizer_0_0;

architecture STRUCTURE of design_1_Rasterizer_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^dbg_rasterizer_state\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute x_interface_info : string;
  attribute x_interface_info of RASTOUT_FIFO_almost_full : signal is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO ALMOST_FULL";
  attribute x_interface_info of RASTOUT_FIFO_full : signal is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO FULL";
  attribute x_interface_info of RASTOUT_FIFO_wr_en : signal is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_EN";
  attribute x_interface_info of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clk : signal is "XIL_INTERFACENAME clk, FREQ_HZ 333250000, PHASE 0.00, CLK_DOMAIN design_1_ddr4_0_1_c0_ddr4_ui_clk";
  attribute x_interface_info of RASTOUT_FIFO_wr_data : signal is "xilinx.com:interface:fifo_write:1.0 RASTOUT_FIFO WR_DATA";
begin
  DBG_Rasterizer_State(3) <= \<const0>\;
  DBG_Rasterizer_State(2 downto 0) <= \^dbg_rasterizer_state\(2 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.design_1_Rasterizer_0_0_Rasterizer
     port map (
      CMD_Rasterizer_Idle => CMD_Rasterizer_Idle,
      DBG_BarycentricA(31 downto 0) => DBG_BarycentricA(31 downto 0),
      \DBG_BarycentricB[31]\(31 downto 0) => DBG_BarycentricB(31 downto 0),
      \DBG_BarycentricC[31]\(31 downto 0) => DBG_BarycentricC(31 downto 0),
      DBG_MaxX(15 downto 0) => DBG_MaxX(15 downto 0),
      DBG_MaxY(15 downto 0) => DBG_MaxY(15 downto 0),
      DBG_MinX(15 downto 0) => DBG_MinX(15 downto 0),
      DBG_MinY(15 downto 0) => DBG_MinY(15 downto 0),
      \DBG_PixelYPos[15]\(15 downto 0) => DBG_PixelYPos(15 downto 0),
      \DBG_Rasterizer_State[2]\(2 downto 0) => \^dbg_rasterizer_state\(2 downto 0),
      Q(15 downto 0) => DBG_PixelXPos(15 downto 0),
      RASTOUT_FIFO_almost_full => RASTOUT_FIFO_almost_full,
      RASTOUT_FIFO_full => RASTOUT_FIFO_full,
      RASTOUT_FIFO_wr_data(95 downto 0) => RASTOUT_FIFO_wr_data(95 downto 0),
      RASTOUT_FIFO_wr_en => RASTOUT_FIFO_wr_en,
      STAT_CurrentDrawEventID(15 downto 0) => STAT_CurrentDrawEventID(15 downto 0),
      STAT_CyclesIdle(31 downto 0) => STAT_CyclesIdle(31 downto 0),
      STAT_CyclesSpentWorking(31 downto 0) => STAT_CyclesSpentWorking(31 downto 0),
      STAT_CyclesWaitingForOutput(31 downto 0) => STAT_CyclesWaitingForOutput(31 downto 0),
      STAT_CyclesWaitingForTriWorkCache(31 downto 0) => STAT_CyclesWaitingForTriWorkCache(31 downto 0),
      TRICACHE_BarycentricInverse(31 downto 0) => TRICACHE_BarycentricInverse(31 downto 0),
      TRICACHE_InvW0(31 downto 0) => TRICACHE_InvW0(31 downto 0),
      TRICACHE_InvW10(31 downto 0) => TRICACHE_InvW10(31 downto 0),
      TRICACHE_InvW20(31 downto 0) => TRICACHE_InvW20(31 downto 0),
      TRICACHE_IsFull => TRICACHE_IsFull,
      TRICACHE_PushNewTriData => TRICACHE_PushNewTriData,
      TRICACHE_TX0(31 downto 0) => TRICACHE_TX0(31 downto 0),
      TRICACHE_TX10(31 downto 0) => TRICACHE_TX10(31 downto 0),
      TRICACHE_TX20(31 downto 0) => TRICACHE_TX20(31 downto 0),
      TRICACHE_TY0(31 downto 0) => TRICACHE_TY0(31 downto 0),
      TRICACHE_TY10(31 downto 0) => TRICACHE_TY10(31 downto 0),
      TRICACHE_TY20(31 downto 0) => TRICACHE_TY20(31 downto 0),
      TRICACHE_VertColor0(127 downto 0) => TRICACHE_VertColor0(127 downto 0),
      TRICACHE_VertColor10(127 downto 0) => TRICACHE_VertColor10(127 downto 0),
      TRICACHE_VertColor20(127 downto 0) => TRICACHE_VertColor20(127 downto 0),
      TRICACHE_Z0(31 downto 0) => TRICACHE_Z0(31 downto 0),
      TRICACHE_Z10(31 downto 0) => TRICACHE_Z10(31 downto 0),
      TRICACHE_Z20(31 downto 0) => TRICACHE_Z20(31 downto 0),
      TRISETUP_CurrentDrawEventID(15 downto 0) => TRISETUP_CurrentDrawEventID(15 downto 0),
      TRISETUP_inBarycentricInverse(31 downto 0) => TRISETUP_inBarycentricInverse(31 downto 0),
      TRISETUP_inBarycentricXDeltaA(15 downto 0) => TRISETUP_inBarycentricXDeltaA(15 downto 0),
      TRISETUP_inBarycentricXDeltaB(15 downto 0) => TRISETUP_inBarycentricXDeltaB(15 downto 0),
      TRISETUP_inBarycentricXDeltaC(15 downto 0) => TRISETUP_inBarycentricXDeltaC(15 downto 0),
      TRISETUP_inBarycentricYDeltaA(15 downto 0) => TRISETUP_inBarycentricYDeltaA(15 downto 0),
      TRISETUP_inBarycentricYDeltaB(15 downto 0) => TRISETUP_inBarycentricYDeltaB(15 downto 0),
      TRISETUP_inBarycentricYDeltaC(15 downto 0) => TRISETUP_inBarycentricYDeltaC(15 downto 0),
      TRISETUP_inInitialBarycentricRowResetA(31 downto 0) => TRISETUP_inInitialBarycentricRowResetA(31 downto 0),
      TRISETUP_inInitialBarycentricRowResetB(31 downto 0) => TRISETUP_inInitialBarycentricRowResetB(31 downto 0),
      TRISETUP_inInitialBarycentricRowResetC(31 downto 0) => TRISETUP_inInitialBarycentricRowResetC(31 downto 0),
      TRISETUP_inInvW0(31 downto 0) => TRISETUP_inInvW0(31 downto 0),
      TRISETUP_inInvW10(31 downto 0) => TRISETUP_inInvW10(31 downto 0),
      TRISETUP_inInvW20(31 downto 0) => TRISETUP_inInvW20(31 downto 0),
      TRISETUP_inIsTopLeftEdgeB => TRISETUP_inIsTopLeftEdgeB,
      TRISETUP_inIsTopLeftEdgeC => TRISETUP_inIsTopLeftEdgeC,
      TRISETUP_inMaxX(15 downto 0) => TRISETUP_inMaxX(15 downto 0),
      TRISETUP_inMaxY(15 downto 0) => TRISETUP_inMaxY(15 downto 0),
      TRISETUP_inMinX(15 downto 0) => TRISETUP_inMinX(15 downto 0),
      TRISETUP_inMinY(15 downto 0) => TRISETUP_inMinY(15 downto 0),
      TRISETUP_inTX0(31 downto 0) => TRISETUP_inTX0(31 downto 0),
      TRISETUP_inTX10(31 downto 0) => TRISETUP_inTX10(31 downto 0),
      TRISETUP_inTX20(31 downto 0) => TRISETUP_inTX20(31 downto 0),
      TRISETUP_inTY0(31 downto 0) => TRISETUP_inTY0(31 downto 0),
      TRISETUP_inTY10(31 downto 0) => TRISETUP_inTY10(31 downto 0),
      TRISETUP_inTY20(31 downto 0) => TRISETUP_inTY20(31 downto 0),
      TRISETUP_inVertColor0(127 downto 0) => TRISETUP_inVertColor0(127 downto 0),
      TRISETUP_inVertColor10(127 downto 0) => TRISETUP_inVertColor10(127 downto 0),
      TRISETUP_inVertColor20(127 downto 0) => TRISETUP_inVertColor20(127 downto 0),
      TRISETUP_inZ0(31 downto 0) => TRISETUP_inZ0(31 downto 0),
      TRISETUP_inZ10(31 downto 0) => TRISETUP_inZ10(31 downto 0),
      TRISETUP_inZ20(31 downto 0) => TRISETUP_inZ20(31 downto 0),
      TRISETUP_newTriBegin => TRISETUP_newTriBegin,
      TRISETUP_readyForNewTri => TRISETUP_readyForNewTri,
      clk => clk
    );
end STRUCTURE;
