

================================================================
== Vitis HLS Report for 'export_output_buffer_c1_Pipeline_BW3'
================================================================
* Date:           Thu Nov  2 04:31:56 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.046 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      257|      257|  2.570 us|  2.570 us|  257|  257|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- BW      |      255|      255|         1|          1|          1|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.04>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 4 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln67_mid2_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %trunc_ln67_mid2"   --->   Operation 5 'read' 'trunc_ln67_mid2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sub_ln72_2_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub_ln72_2"   --->   Operation 6 'read' 'sub_ln72_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %w"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.2.i"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%w_1 = load i8 %w" [src/conv1.cpp:70->src/conv1.cpp:144]   --->   Operation 9 'load' 'w_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.76ns)   --->   "%icmp_ln70 = icmp_eq  i8 %w_1, i8 255" [src/conv1.cpp:70->src/conv1.cpp:144]   --->   Operation 11 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.76ns)   --->   "%add_ln70 = add i8 %w_1, i8 1" [src/conv1.cpp:70->src/conv1.cpp:144]   --->   Operation 12 'add' 'add_ln70' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %for.inc.2.i.split, void %for.inc13.2.i.exitStub" [src/conv1.cpp:70->src/conv1.cpp:144]   --->   Operation 13 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i8 %w_1" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 14 'zext' 'zext_ln72' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.80ns)   --->   "%add_ln72 = add i12 %sub_ln72_2_read, i12 %zext_ln72" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 15 'add' 'add_ln72' <Predicate = (!icmp_ln70)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln72_1 = zext i12 %add_ln72" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 16 'zext' 'zext_ln72_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_40 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i64 0, i64 %zext_ln72_1" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 17 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_40' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_41 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i64 0, i64 %zext_ln72_1" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 18 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_41' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_42 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i64 0, i64 %zext_ln72_1" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 19 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_42' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_43 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i64 0, i64 %zext_ln72_1" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 20 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_43' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_44 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i64 0, i64 %zext_ln72_1" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 21 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_44' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_45 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i64 0, i64 %zext_ln72_1" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 22 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_45' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_46 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %zext_ln72_1" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 23 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_46' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_47 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %zext_ln72_1" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 24 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_47' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln70 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv1.cpp:70->src/conv1.cpp:144]   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [src/conv1.cpp:70->src/conv1.cpp:144]   --->   Operation 26 'specloopname' 'specloopname_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.73ns)   --->   "%switch_ln72 = switch i3 %trunc_ln67_mid2_read, void %arrayidx1223.2.i.case.7, i3 0, void %arrayidx1223.2.i.case.0, i3 1, void %arrayidx1223.2.i.case.1, i3 2, void %arrayidx1223.2.i.case.2, i3 3, void %arrayidx1223.2.i.case.3, i3 4, void %arrayidx1223.2.i.case.4, i3 5, void %arrayidx1223.2.i.case.5, i3 6, void %arrayidx1223.2.i.case.6" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 27 'switch' 'switch_ln72' <Predicate = (!icmp_ln70)> <Delay = 0.73>
ST_1 : Operation 28 [1/1] (1.23ns)   --->   "%store_ln72 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_46" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 28 'store' 'store_ln72' <Predicate = (!icmp_ln70 & trunc_ln67_mid2_read == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln72 = br void %arrayidx1223.2.i.exit" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 29 'br' 'br_ln72' <Predicate = (!icmp_ln70 & trunc_ln67_mid2_read == 6)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.23ns)   --->   "%store_ln72 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_45" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 30 'store' 'store_ln72' <Predicate = (!icmp_ln70 & trunc_ln67_mid2_read == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln72 = br void %arrayidx1223.2.i.exit" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 31 'br' 'br_ln72' <Predicate = (!icmp_ln70 & trunc_ln67_mid2_read == 5)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.23ns)   --->   "%store_ln72 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_44" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 32 'store' 'store_ln72' <Predicate = (!icmp_ln70 & trunc_ln67_mid2_read == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln72 = br void %arrayidx1223.2.i.exit" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 33 'br' 'br_ln72' <Predicate = (!icmp_ln70 & trunc_ln67_mid2_read == 4)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.23ns)   --->   "%store_ln72 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_43" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 34 'store' 'store_ln72' <Predicate = (!icmp_ln70 & trunc_ln67_mid2_read == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln72 = br void %arrayidx1223.2.i.exit" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 35 'br' 'br_ln72' <Predicate = (!icmp_ln70 & trunc_ln67_mid2_read == 3)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.23ns)   --->   "%store_ln72 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_42" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 36 'store' 'store_ln72' <Predicate = (!icmp_ln70 & trunc_ln67_mid2_read == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln72 = br void %arrayidx1223.2.i.exit" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 37 'br' 'br_ln72' <Predicate = (!icmp_ln70 & trunc_ln67_mid2_read == 2)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.23ns)   --->   "%store_ln72 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_41" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 38 'store' 'store_ln72' <Predicate = (!icmp_ln70 & trunc_ln67_mid2_read == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln72 = br void %arrayidx1223.2.i.exit" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 39 'br' 'br_ln72' <Predicate = (!icmp_ln70 & trunc_ln67_mid2_read == 1)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.23ns)   --->   "%store_ln72 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_40" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 40 'store' 'store_ln72' <Predicate = (!icmp_ln70 & trunc_ln67_mid2_read == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln72 = br void %arrayidx1223.2.i.exit" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 41 'br' 'br_ln72' <Predicate = (!icmp_ln70 & trunc_ln67_mid2_read == 0)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.23ns)   --->   "%store_ln72 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_47" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 42 'store' 'store_ln72' <Predicate = (!icmp_ln70 & trunc_ln67_mid2_read == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln72 = br void %arrayidx1223.2.i.exit" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 43 'br' 'br_ln72' <Predicate = (!icmp_ln70 & trunc_ln67_mid2_read == 7)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln70 = store i8 %add_ln70, i8 %w" [src/conv1.cpp:70->src/conv1.cpp:144]   --->   Operation 44 'store' 'store_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln70 = br void %for.inc.2.i" [src/conv1.cpp:70->src/conv1.cpp:144]   --->   Operation 45 'br' 'br_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sub_ln72_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln67_mid2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
w                                                         (alloca           ) [ 01]
trunc_ln67_mid2_read                                      (read             ) [ 01]
sub_ln72_2_read                                           (read             ) [ 00]
store_ln0                                                 (store            ) [ 00]
br_ln0                                                    (br               ) [ 00]
w_1                                                       (load             ) [ 00]
specpipeline_ln0                                          (specpipeline     ) [ 00]
icmp_ln70                                                 (icmp             ) [ 01]
add_ln70                                                  (add              ) [ 00]
br_ln70                                                   (br               ) [ 00]
zext_ln72                                                 (zext             ) [ 00]
add_ln72                                                  (add              ) [ 00]
zext_ln72_1                                               (zext             ) [ 00]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_40 (getelementptr    ) [ 00]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_41 (getelementptr    ) [ 00]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_42 (getelementptr    ) [ 00]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_43 (getelementptr    ) [ 00]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_44 (getelementptr    ) [ 00]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_45 (getelementptr    ) [ 00]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_46 (getelementptr    ) [ 00]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_47 (getelementptr    ) [ 00]
speclooptripcount_ln70                                    (speclooptripcount) [ 00]
specloopname_ln70                                         (specloopname     ) [ 00]
switch_ln72                                               (switch           ) [ 00]
store_ln72                                                (store            ) [ 00]
br_ln72                                                   (br               ) [ 00]
store_ln72                                                (store            ) [ 00]
br_ln72                                                   (br               ) [ 00]
store_ln72                                                (store            ) [ 00]
br_ln72                                                   (br               ) [ 00]
store_ln72                                                (store            ) [ 00]
br_ln72                                                   (br               ) [ 00]
store_ln72                                                (store            ) [ 00]
br_ln72                                                   (br               ) [ 00]
store_ln72                                                (store            ) [ 00]
br_ln72                                                   (br               ) [ 00]
store_ln72                                                (store            ) [ 00]
br_ln72                                                   (br               ) [ 00]
store_ln72                                                (store            ) [ 00]
br_ln72                                                   (br               ) [ 00]
store_ln70                                                (store            ) [ 00]
br_ln70                                                   (br               ) [ 00]
ret_ln0                                                   (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sub_ln72_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln72_2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="trunc_ln67_mid2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln67_mid2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="w_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="trunc_ln67_mid2_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="3" slack="0"/>
<pin id="72" dir="0" index="1" bw="3" slack="0"/>
<pin id="73" dir="1" index="2" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln67_mid2_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="sub_ln72_2_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="12" slack="0"/>
<pin id="78" dir="0" index="1" bw="12" slack="0"/>
<pin id="79" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln72_2_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_40_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="12" slack="0"/>
<pin id="86" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_40/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_41_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="12" slack="0"/>
<pin id="93" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_41/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_42_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="12" slack="0"/>
<pin id="100" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_42/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_43_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="12" slack="0"/>
<pin id="107" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_43/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_44_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="12" slack="0"/>
<pin id="114" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_44/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_45_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="12" slack="0"/>
<pin id="121" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_45/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_46_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="12" slack="0"/>
<pin id="128" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_46/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_47_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="12" slack="0"/>
<pin id="135" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_47/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln72_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="12" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln72_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="12" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln72_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="12" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln72_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="12" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln72_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="12" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln72_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="12" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln72_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="12" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln72_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="12" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln0_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="w_1_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_1/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="icmp_ln70_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="add_ln70_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln72_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="add_ln72_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="12" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln72_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="12" slack="0"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_1/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln70_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="241" class="1005" name="w_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="w "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="22" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="24" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="40" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="40" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="40" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="40" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="40" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="40" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="40" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="18" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="40" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="64" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="144"><net_src comp="124" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="150"><net_src comp="64" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="151"><net_src comp="117" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="157"><net_src comp="64" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="158"><net_src comp="110" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="164"><net_src comp="64" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="165"><net_src comp="103" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="171"><net_src comp="64" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="172"><net_src comp="96" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="178"><net_src comp="64" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="179"><net_src comp="89" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="185"><net_src comp="64" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="186"><net_src comp="82" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="192"><net_src comp="64" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="193"><net_src comp="131" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="26" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="206"><net_src comp="199" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="36" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="199" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="38" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="199" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="76" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="214" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="218" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="230"><net_src comp="224" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="231"><net_src comp="224" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="232"><net_src comp="224" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="233"><net_src comp="224" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="235"><net_src comp="224" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="240"><net_src comp="208" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="66" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="247"><net_src comp="241" pin="1"/><net_sink comp="236" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7 | {1 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6 | {1 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5 | {1 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4 | {1 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3 | {1 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2 | {1 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 | {1 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou | {1 }
 - Input state : 
	Port: export_output_buffer_c1_Pipeline_BW3 : sub_ln72_2 | {1 }
	Port: export_output_buffer_c1_Pipeline_BW3 : trunc_ln67_mid2 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		w_1 : 1
		icmp_ln70 : 2
		add_ln70 : 2
		br_ln70 : 3
		zext_ln72 : 2
		add_ln72 : 3
		zext_ln72_1 : 4
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_40 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_41 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_42 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_43 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_44 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_45 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_46 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_47 : 5
		store_ln72 : 6
		store_ln72 : 6
		store_ln72 : 6
		store_ln72 : 6
		store_ln72 : 6
		store_ln72 : 6
		store_ln72 : 6
		store_ln72 : 6
		store_ln70 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|    add   |         add_ln70_fu_208         |    0    |    15   |
|          |         add_ln72_fu_218         |    0    |    19   |
|----------|---------------------------------|---------|---------|
|   icmp   |         icmp_ln70_fu_202        |    0    |    15   |
|----------|---------------------------------|---------|---------|
|   read   | trunc_ln67_mid2_read_read_fu_70 |    0    |    0    |
|          |    sub_ln72_2_read_read_fu_76   |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   zext   |         zext_ln72_fu_214        |    0    |    0    |
|          |        zext_ln72_1_fu_224       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |    49   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------+--------+
|         |   FF   |
+---------+--------+
|w_reg_241|    8   |
+---------+--------+
|  Total  |    8   |
+---------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   49   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    8   |    -   |
+-----------+--------+--------+
|   Total   |    8   |   49   |
+-----------+--------+--------+
