Vivado Simulator 2020.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module nexys_hdmi_bench.uut.blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance nexys_hdmi_bench.uut.xadc.inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance nexys_hdmi_bench.uut.rgb2dvi.U0.\ClockGenInternal.ClockGenX .\GenPLL.DVI_ClkGenerator  are not same.
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance nexys_hdmi_bench.uut.pll0.inst.plle2_adv_inst are not same.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module nexys_hdmi_bench.uut.blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance nexys_hdmi_bench.uut.xadc.inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance nexys_hdmi_bench.uut.rgb2dvi.U0.\ClockGenInternal.ClockGenX .\GenPLL.DVI_ClkGenerator  are not same.
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance nexys_hdmi_bench.uut.pll0.inst.plle2_adv_inst are not same.
