# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab06.srcs/sources_1/new/CSA8.v" \
"../../../../Lab06.srcs/sources_1/new/RCA4.v" \
"../../../../Lab06.srcs/sources_1/new/full_adder_1.v" \
"../../../../Lab06.srcs/sim_1/new/CSA8_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
