Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Tue Feb 20 13:16:37 2024
| Host         : BA3135WS38 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a200t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   190 |
| Unused register locations in slices containing registers |   531 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           13 |
|      2 |            5 |
|      3 |            1 |
|      4 |           30 |
|      5 |           10 |
|      6 |           10 |
|      7 |            3 |
|      8 |           41 |
|      9 |            2 |
|     10 |            5 |
|     11 |            3 |
|     12 |           20 |
|     13 |            2 |
|    16+ |           45 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             405 |          154 |
| No           | No                    | Yes                    |              29 |           11 |
| No           | Yes                   | No                     |             674 |          274 |
| Yes          | No                    | No                     |             347 |          124 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            1423 |          451 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                         Clock Signal                                         |                                                                                                Enable Signal                                                                                               |                                                                Set/Reset Signal                                                                | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                 |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                     | design_1_i/I2S_audio/AXI_I2S_driver_1/inst/AXI_I2S_driver_v1_0_S00_AXI_inst/bclk_div_cnt                                                       |                1 |              1 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                               | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                          | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset19_out                                                                       |                1 |              1 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                             |                                                                                                                                                                                                            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                           |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                 |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0 |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                             | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                            |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0    |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0 |                1 |              1 |
| ~design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                               | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                             |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                     | design_1_i/I2S_audio/AXI_I2S_driver_1/inst/AXI_I2S_driver_v1_0_S00_AXI_inst/mclk_div_cnt                                                       |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                           | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           |                                                                                                                                                |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                         |                1 |              2 |
| ~design_1_i/I2S_audio/AXI_I2S_driver_1/inst/AXI_I2S_driver_v1_0_S00_AXI_inst/bclk_reg_0_BUFG |                                                                                                                                                                                                            |                                                                                                                                                |                2 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                 |                                                                                                                                                |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                             |                                                                                                                                                |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                               |                                                                                                                                                |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                             |                                                                                                                                                                                                            |                                                                                                                                                |                2 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                        | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1_n_0                                                                                                                              | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                          |                1 |              4 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                             |                                                                                                                                                                                                            | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                         | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                             |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                                                | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                        |                4 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                            | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                                                  | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                          |                3 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                       | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                             |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                              |                3 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                       | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                           |                1 |              4 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                             | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                    | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                            | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0            |                1 |              4 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                               | design_1_i/mdm_1/U0/MDM_Core_I1/p_3_out                                                                                                                                                                    | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                            | design_1_i/i2c_cap_btn/axi_cap_btn_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                            | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0          |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                       | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                     | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1_n_0                                                                                                                            | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                      | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                        |                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                              | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                       | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/i2c_cap_btn/axi_cap_btn_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                       | design_1_i/i2c_cap_btn/axi_cap_btn_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                              |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/i2c_cap_btn/axi_cap_btn_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                     | design_1_i/i2c_cap_btn/axi_cap_btn_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                            |                1 |              4 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                                |                5 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                            | design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                               |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/GEN_INERTIAL.debounce_ct[4]_i_2_n_0                                                                                                        | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/SS[0]                                                        |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.debounce_ct[4]_i_2__0_n_0                                                                                                       | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/SS[0]                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/GEN_INERTIAL.debounce_ct[4]_i_2_n_0                                                                                                          | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/SS[0]                                                          |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.debounce_ct[4]_i_2__0_n_0                                                                                                     | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/SS[0]                                                        |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                    | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                           |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                      | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                             |                1 |              5 |
| ~design_1_i/I2S_audio/AXI_I2S_driver_1/inst/AXI_I2S_driver_v1_0_S00_AXI_inst/bclk_reg_0_BUFG |                                                                                                                                                                                                            | design_1_i/I2S_audio/AXI_I2S_driver_1/inst/AXI_I2S_driver_v1_0_S00_AXI_inst/intra_word_cnt[0]_i_1_n_0                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                            | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                            |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                            | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                               | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                    |                                                                                                                                                |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                            | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                          |                5 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                            | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                        |                2 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                               | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                             |                                                                                                                                                |                3 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                               | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[5][0]                                                                                                                 |                                                                                                                                                |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                            | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                          |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                     | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                           |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                        | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                           |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                       | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                             |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                       |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                |                                                                                                                                                |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                          |                                                                                                                                                |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                  | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/AXI_I2S_driver_1/inst/AXI_I2S_driver_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                           | design_1_i/I2S_audio/AXI_I2S_driver_1/inst/AXI_I2S_driver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/AXI_I2S_driver_1/inst/AXI_I2S_driver_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                           | design_1_i/I2S_audio/AXI_I2S_driver_1/inst/AXI_I2S_driver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/AXI_I2S_driver_1/inst/AXI_I2S_driver_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                            | design_1_i/I2S_audio/AXI_I2S_driver_1/inst/AXI_I2S_driver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/AXI_I2S_driver_1/inst/AXI_I2S_driver_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                           | design_1_i/I2S_audio/AXI_I2S_driver_1/inst/AXI_I2S_driver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/AXI_I2S_driver_1/inst/AXI_I2S_driver_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                            | design_1_i/I2S_audio/AXI_I2S_driver_1/inst/AXI_I2S_driver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/AXI_I2S_driver_1/inst/AXI_I2S_driver_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                           | design_1_i/I2S_audio/AXI_I2S_driver_1/inst/AXI_I2S_driver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/AXI_I2S_driver_1/inst/AXI_I2S_driver_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                           | design_1_i/I2S_audio/AXI_I2S_driver_1/inst/AXI_I2S_driver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/AXI_I2S_driver_1/inst/AXI_I2S_driver_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                           | design_1_i/I2S_audio/AXI_I2S_driver_1/inst/AXI_I2S_driver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/AXI_I2S_driver_1/inst/AXI_I2S_driver_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                            | design_1_i/I2S_audio/AXI_I2S_driver_1/inst/AXI_I2S_driver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/AXI_I2S_driver_1/inst/AXI_I2S_driver_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                           | design_1_i/I2S_audio/AXI_I2S_driver_1/inst/AXI_I2S_driver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/AXI_I2S_driver_1/inst/AXI_I2S_driver_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                           | design_1_i/I2S_audio/AXI_I2S_driver_1/inst/AXI_I2S_driver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/AXI_I2S_driver_1/inst/AXI_I2S_driver_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                           | design_1_i/I2S_audio/AXI_I2S_driver_1/inst/AXI_I2S_driver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/AXI_I2S_driver_1/inst/AXI_I2S_driver_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                     | design_1_i/I2S_audio/AXI_I2S_driver_1/inst/AXI_I2S_driver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/AXI_I2S_driver_1/inst/AXI_I2S_driver_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                     | design_1_i/I2S_audio/AXI_I2S_driver_1/inst/AXI_I2S_driver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                            | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/AXI_I2S_driver_1/inst/AXI_I2S_driver_v1_0_S00_AXI_inst/p_1_in[0]                                                                                                                      | design_1_i/I2S_audio/AXI_I2S_driver_1/inst/AXI_I2S_driver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/AXI_I2S_driver_1/inst/AXI_I2S_driver_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                     | design_1_i/I2S_audio/AXI_I2S_driver_1/inst/AXI_I2S_driver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                    |                                                                                                                                                |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                      | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                          |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                  | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                             |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                          | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                          |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                        | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                          |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                     |                                                                                                                                                |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                 | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                            |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                               | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                          |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                    | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                        |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                        | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                        |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                      | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                        |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                   |                                                                                                                                                |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                  |                                                                                                                                                |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                           |                2 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                               | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                                |                2 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                |                7 |              8 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                             | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                           |                                                                                                                                                |                1 |              8 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                             | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                  | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                            | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                4 |             10 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                               | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                        |                                                                                                                                                |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                            | design_1_i/I2S_audio/AXI_I2S_driver_1/inst/AXI_I2S_driver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                |                5 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                      | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                               |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                        | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                 |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                            | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |                5 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                            | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                               |                6 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                            | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                 |                4 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                       | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                             |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                       | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                             |                5 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                       | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                             |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                       | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                             |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[11]_i_1__0_n_0                                                                                                                          | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                          |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                     | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                           |                5 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[11]_i_1_n_0                                                                                                                          | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                          |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                     | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                           |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                     | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                           |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                     | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                           |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                     | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                           |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                     | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                           |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                       | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                             |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                       | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                             |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                     | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                           |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                       | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                             |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                     | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                           |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                       | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                             |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[11]_i_1__0_n_0                                                                                                                        | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                        |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[11]_i_1_n_0                                                                                                                        | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                        |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                 | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                               |                4 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                   | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                 |                4 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native_1[0]                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                7 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                       |                8 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                     |                                                                                                                                                |                4 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                              | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                4 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                9 |             21 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                               |                                                                                                                                                                                                            | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                          |                8 |             23 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                            | design_1_i/i2c_cap_btn/axi_cap_btn_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                            |                8 |             23 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                8 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                          | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                 |                8 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                        | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                               |                8 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                8 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                     |               10 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                            | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                          |               10 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                        | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                     |                9 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                              | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                       |                7 |             29 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                       | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |               12 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                     |                                                                                                                                                |               12 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/if_fetch_in_progress_reg[0]                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/I2S_audio/AXI_I2S_driver_1/inst/AXI_I2S_driver_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                | design_1_i/I2S_audio/AXI_I2S_driver_1/inst/AXI_I2S_driver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                |               13 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/wb_exception_i_reg_0[0]                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                   |                8 |             32 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                                |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                          |               15 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                        |                                                                                                                                                |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                       |               10 |             32 |
| ~design_1_i/I2S_audio/AXI_I2S_driver_1/inst/AXI_I2S_driver_v1_0_S00_AXI_inst/bclk_reg_0_BUFG |                                                                                                                                                                                                            | design_1_i/I2S_audio/AXI_I2S_driver_1/inst/AXI_I2S_driver_v1_0_S00_AXI_inst/current_data                                                       |                8 |             32 |
| ~design_1_i/I2S_audio/AXI_I2S_driver_1/inst/AXI_I2S_driver_v1_0_S00_AXI_inst/bclk_reg_0_BUFG | design_1_i/I2S_audio/AXI_I2S_driver_1/inst/AXI_I2S_driver_v1_0_S00_AXI_inst/current_data                                                                                                                   |                                                                                                                                                |               14 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                    |                                                                                                                                                |               10 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         |                                                                                                                                                |                9 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                            | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                          |               12 |             41 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                            | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                        |               17 |             41 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                            | design_1_i/i2c_cap_btn/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                           |               16 |             44 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                            | design_1_i/I2S_audio/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                             |               14 |             44 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                               | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                          |                                                                                                                                                |               18 |             47 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                            |                                                                                                                                                |                8 |             64 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                               |                                                                                                                                                                                                            |                                                                                                                                                |               33 |             80 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               36 |             90 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                            |                                                                                                                                                |               24 |            100 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.dbg_state_nohalt_reg[27]                                                                                  |                                                                                                                                                |               16 |            128 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               83 |            156 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               88 |            221 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                            |                                                                                                                                                |              121 |            337 |
+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


