<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>HT32F5xxxx Standard Peripheral Firmware Library: HT_PWM_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.7.4 -->
<div id="top">
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">HT32F5xxxx Standard Peripheral Firmware Library&#160;<span id="projectnumber">V1.9.1(7446)</span></div>
  </td>
 </tr>
 </tbody>
</table>
</div>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">HT_PWM_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___peripheral___registers___structures.html">Peripheral_Registers_Structures</a></div></div>  </div>
</div>
<div class="contents">
<!-- doxytag: class="HT_PWM_TypeDef" -->
<p>PWM Timer.  
 <a href="struct_h_t___p_w_m___type_def.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a>&gt;</code></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#ae406a91ec79c12163737ff7ec7163cd4">CNTCFR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#aaf78161e998a00be56e02581c07fccad">MDCFR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#aec7f37738cb9ebc03af437c10177088c">TRCFR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#a40626516c1871e2cb75ae9d5940a9341">RESERVED0</a> [1]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#ac6c5581f201566711d431ea66fb8af8b">CTR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#a75b5663911cd42c25e0a7c81cd7755cf">RESERVED1</a> [11]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#a7689a477de19be8be192090bd4ca2812">CH0OCFR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#aab7342db4f806aadd9eaf4d3608b15a5">CH1OCFR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#a06c180031ad23249833d341c4e21a014">CH2OCFR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#a37ecc25dc6eab3ead47078d0c5ddc849">CH3OCFR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#af73fbeecd5e7d953a360ec5ebdd4ac6c">CHCTR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#a0a5a0d84e38170ec6ca5ef31f72e76f6">CHPOLR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#a16f8328b824869e19e116921616ac811">RESERVED2</a> [7]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#a13be578598cb35f2568e7e7b4e5de22e">DICTR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#af01eabf1b4db419fa0f13cdd29a3c30a">EVGR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#a36b323076a1efe42244981d0ca5eb4cf">INTSR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#a3f4200e9d3fa7ab33857cb02e2283fe7">CNTR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#ae7ef7997d88e9fe4e8a61ecd9b5627a3">PSCR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#a05f729be9b7d8f3b4885ea8984bbf865">CRR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#ad4a213d23b6c7413d93b180984c5542c">RESERVED3</a> [1]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#a3b3e765b774793e863703089ec3f4c60">CH0CR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#afea03e5e37f76fc6d50a176d758dd36f">CH1CR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#a4ee73d20e10db8a05b6f99f3c4556b29">CH2CR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#a6027950dc5b408db9280b5e51f06797a">CH3CR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#a5e013e6d000dbdcf6383030350d4101c">CH0ACR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#a2e9bdc0f770d9ba1f08e70514ed6a097">CH1ACR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#a9d9331c22a843d6faae2a5e95926daa4">CH2ACR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_t___p_w_m___type_def.html#a3221172af6cbba1f19b7f04bcd690d79">CH3ACR</a></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>PWM Timer. </p>

<p>Definition at line <a class="el" href="ht32f5xxxx__01_8h_source.html#l01524">1524</a> of file <a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a>.</p>
</div><hr/><h2>Field Documentation</h2>
<a class="anchor" id="a5e013e6d000dbdcf6383030350d4101c"></a><!-- doxytag: member="HT_PWM_TypeDef::CH0ACR" ref="a5e013e6d000dbdcf6383030350d4101c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_h_t___p_w_m___type_def.html#a5e013e6d000dbdcf6383030350d4101c">CH0ACR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>0x0A0 Channel 0 Asymmetric Compare Register </p>

<p>Definition at line <a class="el" href="ht32f5xxxx__01_8h_source.html#l01553">1553</a> of file <a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3b3e765b774793e863703089ec3f4c60"></a><!-- doxytag: member="HT_PWM_TypeDef::CH0CR" ref="a3b3e765b774793e863703089ec3f4c60" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_h_t___p_w_m___type_def.html#a3b3e765b774793e863703089ec3f4c60">CH0CR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>0x090 Channel 0 Compare Register </p>

<p>Definition at line <a class="el" href="ht32f5xxxx__01_8h_source.html#l01549">1549</a> of file <a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7689a477de19be8be192090bd4ca2812"></a><!-- doxytag: member="HT_PWM_TypeDef::CH0OCFR" ref="a7689a477de19be8be192090bd4ca2812" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_h_t___p_w_m___type_def.html#a7689a477de19be8be192090bd4ca2812">CH0OCFR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>0x040 Channel-0 Output Configuration Register </p>

<p>Definition at line <a class="el" href="ht32f5xxxx__01_8h_source.html#l01535">1535</a> of file <a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2e9bdc0f770d9ba1f08e70514ed6a097"></a><!-- doxytag: member="HT_PWM_TypeDef::CH1ACR" ref="a2e9bdc0f770d9ba1f08e70514ed6a097" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_h_t___p_w_m___type_def.html#a2e9bdc0f770d9ba1f08e70514ed6a097">CH1ACR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>0x0A4 Channel 1 Asymmetric Compare Register </p>

<p>Definition at line <a class="el" href="ht32f5xxxx__01_8h_source.html#l01554">1554</a> of file <a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a>.</p>

</div>
</div>
<a class="anchor" id="afea03e5e37f76fc6d50a176d758dd36f"></a><!-- doxytag: member="HT_PWM_TypeDef::CH1CR" ref="afea03e5e37f76fc6d50a176d758dd36f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_h_t___p_w_m___type_def.html#afea03e5e37f76fc6d50a176d758dd36f">CH1CR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>0x094 Channel 1 Compare Register </p>

<p>Definition at line <a class="el" href="ht32f5xxxx__01_8h_source.html#l01550">1550</a> of file <a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a>.</p>

</div>
</div>
<a class="anchor" id="aab7342db4f806aadd9eaf4d3608b15a5"></a><!-- doxytag: member="HT_PWM_TypeDef::CH1OCFR" ref="aab7342db4f806aadd9eaf4d3608b15a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_h_t___p_w_m___type_def.html#aab7342db4f806aadd9eaf4d3608b15a5">CH1OCFR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>0x044 Channel-1 Output Configuration Register </p>

<p>Definition at line <a class="el" href="ht32f5xxxx__01_8h_source.html#l01536">1536</a> of file <a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9d9331c22a843d6faae2a5e95926daa4"></a><!-- doxytag: member="HT_PWM_TypeDef::CH2ACR" ref="a9d9331c22a843d6faae2a5e95926daa4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_h_t___p_w_m___type_def.html#a9d9331c22a843d6faae2a5e95926daa4">CH2ACR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>0x0A8 Channel 2 Asymmetric Compare Register </p>

<p>Definition at line <a class="el" href="ht32f5xxxx__01_8h_source.html#l01555">1555</a> of file <a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4ee73d20e10db8a05b6f99f3c4556b29"></a><!-- doxytag: member="HT_PWM_TypeDef::CH2CR" ref="a4ee73d20e10db8a05b6f99f3c4556b29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_h_t___p_w_m___type_def.html#a4ee73d20e10db8a05b6f99f3c4556b29">CH2CR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>0x098 Channel 2 Compare Register </p>

<p>Definition at line <a class="el" href="ht32f5xxxx__01_8h_source.html#l01551">1551</a> of file <a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a>.</p>

</div>
</div>
<a class="anchor" id="a06c180031ad23249833d341c4e21a014"></a><!-- doxytag: member="HT_PWM_TypeDef::CH2OCFR" ref="a06c180031ad23249833d341c4e21a014" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_h_t___p_w_m___type_def.html#a06c180031ad23249833d341c4e21a014">CH2OCFR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>0x048 Channel-2 Output Configuration Register </p>

<p>Definition at line <a class="el" href="ht32f5xxxx__01_8h_source.html#l01537">1537</a> of file <a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3221172af6cbba1f19b7f04bcd690d79"></a><!-- doxytag: member="HT_PWM_TypeDef::CH3ACR" ref="a3221172af6cbba1f19b7f04bcd690d79" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_h_t___p_w_m___type_def.html#a3221172af6cbba1f19b7f04bcd690d79">CH3ACR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>0x0AC Channel 3 Asymmetric Compare Register </p>

<p>Definition at line <a class="el" href="ht32f5xxxx__01_8h_source.html#l01556">1556</a> of file <a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6027950dc5b408db9280b5e51f06797a"></a><!-- doxytag: member="HT_PWM_TypeDef::CH3CR" ref="a6027950dc5b408db9280b5e51f06797a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_h_t___p_w_m___type_def.html#a6027950dc5b408db9280b5e51f06797a">CH3CR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>0x09C Channel 3 Compare Register </p>

<p>Definition at line <a class="el" href="ht32f5xxxx__01_8h_source.html#l01552">1552</a> of file <a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a>.</p>

</div>
</div>
<a class="anchor" id="a37ecc25dc6eab3ead47078d0c5ddc849"></a><!-- doxytag: member="HT_PWM_TypeDef::CH3OCFR" ref="a37ecc25dc6eab3ead47078d0c5ddc849" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_h_t___p_w_m___type_def.html#a37ecc25dc6eab3ead47078d0c5ddc849">CH3OCFR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>0x04C Channel-3 Output Configuration Register </p>

<p>Definition at line <a class="el" href="ht32f5xxxx__01_8h_source.html#l01538">1538</a> of file <a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a>.</p>

</div>
</div>
<a class="anchor" id="af73fbeecd5e7d953a360ec5ebdd4ac6c"></a><!-- doxytag: member="HT_PWM_TypeDef::CHCTR" ref="af73fbeecd5e7d953a360ec5ebdd4ac6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_h_t___p_w_m___type_def.html#af73fbeecd5e7d953a360ec5ebdd4ac6c">CHCTR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>0x050 Channel Control Register </p>

<p>Definition at line <a class="el" href="ht32f5xxxx__01_8h_source.html#l01539">1539</a> of file <a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0a5a0d84e38170ec6ca5ef31f72e76f6"></a><!-- doxytag: member="HT_PWM_TypeDef::CHPOLR" ref="a0a5a0d84e38170ec6ca5ef31f72e76f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_h_t___p_w_m___type_def.html#a0a5a0d84e38170ec6ca5ef31f72e76f6">CHPOLR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>0x054 Channel Polarity Configuration Register </p>

<p>Definition at line <a class="el" href="ht32f5xxxx__01_8h_source.html#l01540">1540</a> of file <a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae406a91ec79c12163737ff7ec7163cd4"></a><!-- doxytag: member="HT_PWM_TypeDef::CNTCFR" ref="ae406a91ec79c12163737ff7ec7163cd4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_h_t___p_w_m___type_def.html#ae406a91ec79c12163737ff7ec7163cd4">CNTCFR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>0x000 Counter Configuration Register </p>

<p>Definition at line <a class="el" href="ht32f5xxxx__01_8h_source.html#l01529">1529</a> of file <a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3f4200e9d3fa7ab33857cb02e2283fe7"></a><!-- doxytag: member="HT_PWM_TypeDef::CNTR" ref="a3f4200e9d3fa7ab33857cb02e2283fe7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_h_t___p_w_m___type_def.html#a3f4200e9d3fa7ab33857cb02e2283fe7">CNTR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>0x080 Counter Register </p>

<p>Definition at line <a class="el" href="ht32f5xxxx__01_8h_source.html#l01545">1545</a> of file <a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a>.</p>

</div>
</div>
<a class="anchor" id="a05f729be9b7d8f3b4885ea8984bbf865"></a><!-- doxytag: member="HT_PWM_TypeDef::CRR" ref="a05f729be9b7d8f3b4885ea8984bbf865" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_h_t___p_w_m___type_def.html#a05f729be9b7d8f3b4885ea8984bbf865">CRR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>0x088 Counter Reload Register </p>

<p>Definition at line <a class="el" href="ht32f5xxxx__01_8h_source.html#l01547">1547</a> of file <a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac6c5581f201566711d431ea66fb8af8b"></a><!-- doxytag: member="HT_PWM_TypeDef::CTR" ref="ac6c5581f201566711d431ea66fb8af8b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_h_t___p_w_m___type_def.html#ac6c5581f201566711d431ea66fb8af8b">CTR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>0x010 Control Register </p>

<p>Definition at line <a class="el" href="ht32f5xxxx__01_8h_source.html#l01533">1533</a> of file <a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a>.</p>

</div>
</div>
<a class="anchor" id="a13be578598cb35f2568e7e7b4e5de22e"></a><!-- doxytag: member="HT_PWM_TypeDef::DICTR" ref="a13be578598cb35f2568e7e7b4e5de22e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_h_t___p_w_m___type_def.html#a13be578598cb35f2568e7e7b4e5de22e">DICTR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>0x074 DMA / Interrupt Control Register </p>

<p>Definition at line <a class="el" href="ht32f5xxxx__01_8h_source.html#l01542">1542</a> of file <a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a>.</p>

</div>
</div>
<a class="anchor" id="af01eabf1b4db419fa0f13cdd29a3c30a"></a><!-- doxytag: member="HT_PWM_TypeDef::EVGR" ref="af01eabf1b4db419fa0f13cdd29a3c30a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_h_t___p_w_m___type_def.html#af01eabf1b4db419fa0f13cdd29a3c30a">EVGR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>0x078 Event Generator Register </p>

<p>Definition at line <a class="el" href="ht32f5xxxx__01_8h_source.html#l01543">1543</a> of file <a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a>.</p>

</div>
</div>
<a class="anchor" id="a36b323076a1efe42244981d0ca5eb4cf"></a><!-- doxytag: member="HT_PWM_TypeDef::INTSR" ref="a36b323076a1efe42244981d0ca5eb4cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_h_t___p_w_m___type_def.html#a36b323076a1efe42244981d0ca5eb4cf">INTSR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>0x07C Interrupt Status Register </p>

<p>Definition at line <a class="el" href="ht32f5xxxx__01_8h_source.html#l01544">1544</a> of file <a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaf78161e998a00be56e02581c07fccad"></a><!-- doxytag: member="HT_PWM_TypeDef::MDCFR" ref="aaf78161e998a00be56e02581c07fccad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_h_t___p_w_m___type_def.html#aaf78161e998a00be56e02581c07fccad">MDCFR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>0x004 Mode Configuration Register </p>

<p>Definition at line <a class="el" href="ht32f5xxxx__01_8h_source.html#l01530">1530</a> of file <a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae7ef7997d88e9fe4e8a61ecd9b5627a3"></a><!-- doxytag: member="HT_PWM_TypeDef::PSCR" ref="ae7ef7997d88e9fe4e8a61ecd9b5627a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_h_t___p_w_m___type_def.html#ae7ef7997d88e9fe4e8a61ecd9b5627a3">PSCR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>0x084 Prescaler Register </p>

<p>Definition at line <a class="el" href="ht32f5xxxx__01_8h_source.html#l01546">1546</a> of file <a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a>.</p>

</div>
</div>
<a class="anchor" id="a40626516c1871e2cb75ae9d5940a9341"></a><!-- doxytag: member="HT_PWM_TypeDef::RESERVED0" ref="a40626516c1871e2cb75ae9d5940a9341" args="[1]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_h_t___p_w_m___type_def.html#a40626516c1871e2cb75ae9d5940a9341">RESERVED0</a>[1]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>0x00C Reserved </p>

<p>Definition at line <a class="el" href="ht32f5xxxx__01_8h_source.html#l01532">1532</a> of file <a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a>.</p>

</div>
</div>
<a class="anchor" id="a75b5663911cd42c25e0a7c81cd7755cf"></a><!-- doxytag: member="HT_PWM_TypeDef::RESERVED1" ref="a75b5663911cd42c25e0a7c81cd7755cf" args="[11]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_h_t___p_w_m___type_def.html#a75b5663911cd42c25e0a7c81cd7755cf">RESERVED1</a>[11]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>0x014 - 0x03C Reserved </p>

<p>Definition at line <a class="el" href="ht32f5xxxx__01_8h_source.html#l01534">1534</a> of file <a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a>.</p>

</div>
</div>
<a class="anchor" id="a16f8328b824869e19e116921616ac811"></a><!-- doxytag: member="HT_PWM_TypeDef::RESERVED2" ref="a16f8328b824869e19e116921616ac811" args="[7]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_h_t___p_w_m___type_def.html#a16f8328b824869e19e116921616ac811">RESERVED2</a>[7]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>0x058 - 0x070 Reserved </p>

<p>Definition at line <a class="el" href="ht32f5xxxx__01_8h_source.html#l01541">1541</a> of file <a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad4a213d23b6c7413d93b180984c5542c"></a><!-- doxytag: member="HT_PWM_TypeDef::RESERVED3" ref="ad4a213d23b6c7413d93b180984c5542c" args="[1]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_h_t___p_w_m___type_def.html#ad4a213d23b6c7413d93b180984c5542c">RESERVED3</a>[1]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>0x08C Reserved </p>

<p>Definition at line <a class="el" href="ht32f5xxxx__01_8h_source.html#l01548">1548</a> of file <a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a>.</p>

</div>
</div>
<a class="anchor" id="aec7f37738cb9ebc03af437c10177088c"></a><!-- doxytag: member="HT_PWM_TypeDef::TRCFR" ref="aec7f37738cb9ebc03af437c10177088c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_h_t___p_w_m___type_def.html#aec7f37738cb9ebc03af437c10177088c">TRCFR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>0x008 Trigger Configuration Register </p>

<p>Definition at line <a class="el" href="ht32f5xxxx__01_8h_source.html#l01531">1531</a> of file <a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="ht32f5xxxx__01_8h_source.html">ht32f5xxxx_01.h</a></li>
</ul>
</div>
<html xmlns="http://www.w3.org/TR/REC-html40">
<head>
<meta http-equiv=Content-Type content="text/html;">
<style>
<!--
p.MsoToc1, li.MsoToc1, div.MsoToc1 {
	font-size:10.0pt;
	font-family:"Times New Roman";
	font-weight:bold;
}
a:link, span.MsoHyperlink {
	color:blue;
	text-decoration:underline;
	text-underline:single;
}
a:visited, span.MsoHyperlinkFollowed {
	color:purple;
	text-decoration:underline;
	text-underline:single;
}
p.Title1, li.Title1, div.Title1 {
	page-break-after:avoid;
	font-size:14.0pt;
	font-family:"Times New Roman";
	font-weight:bold
}
-->
</style>
</head>

<body>
<div class=Section1 style='layout-grid:18.0pt'>
<div style='border:none;border-bottom:solid windowtext 1.0pt; padding:0cm 0cm 1.0pt 0cm'> </div>
<p align=center style='text-align:center'>
For complete information of HT32 Series 32-bit Microcontrollers platform visit
<a target="_blank" href="http://www.holtek.com/">Holtek Website</a></p>
<br>
<br>
</div>
</body>
</html>
