###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Mon Aug 26 15:46:14 2024
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Hold Check with Pin U10/flag_reg/CK 
Endpoint:   U10/flag_reg/SI   (^) checked with  leading edge of 'dft_clk'
Beginpoint: U10/div_clk_reg/Q (^) triggered by  leading edge of 'dft_clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.645
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.680
  Arrival Time                  0.735
  Slack Time                    0.055
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.055 | 
     | scan_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.013 |   0.013 |   -0.042 | 
     | scan_clk__L2_I0                    | A v -> Y ^  | CLKINVX6M  | 0.014 | 0.014 |   0.027 |   -0.028 | 
     | M4/U1                              | B ^ -> Y ^  | MX2X6M     | 0.051 | 0.076 |   0.104 |    0.049 | 
     | U10/div_clk_reg                    | CK ^ -> Q ^ | SDFFSRX1M  | 0.090 | 0.233 |   0.337 |    0.282 | 
     | U10/div_clk__Exclude_0             | A ^ -> Y ^  | BUFX8M     | 0.025 | 0.046 |   0.382 |    0.327 | 
     | U10/FE_PHC8_div_clk__Exclude_0_NET | A ^ -> Y ^  | DLY4X1M    | 0.062 | 0.353 |   0.735 |    0.680 | 
     | U10/flag_reg                       | SI ^        | SDFFRQX1M  | 0.062 | 0.000 |   0.735 |    0.680 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | scan_clk ^ |            | 0.000 |       |   0.000 |    0.055 | 
     | scan_clk__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.068 | 
     | scan_clk__L2_I0       | A v -> Y ^ | CLKINVX6M  | 0.014 | 0.014 |   0.028 |    0.083 | 
     | M4/U1                 | B ^ -> Y ^ | MX2X6M     | 0.051 | 0.076 |   0.104 |    0.159 | 
     | UART_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.030 | 0.058 |   0.162 |    0.217 | 
     | UART_CLK_scan__L2_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.049 |   0.211 |    0.266 | 
     | UART_CLK_scan__L3_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.259 |    0.315 | 
     | UART_CLK_scan__L4_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.307 |    0.362 | 
     | UART_CLK_scan__L5_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.354 |    0.409 | 
     | UART_CLK_scan__L6_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.402 |    0.457 | 
     | UART_CLK_scan__L7_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.449 |    0.505 | 
     | UART_CLK_scan__L8_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.049 |   0.498 |    0.553 | 
     | UART_CLK_scan__L9_I0  | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.046 |   0.544 |    0.600 | 
     | UART_CLK_scan__L10_I0 | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.052 |   0.596 |    0.651 | 
     | UART_CLK_scan__L11_I0 | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.619 |    0.674 | 
     | UART_CLK_scan__L12_I0 | A v -> Y ^ | CLKINVX40M | 0.026 | 0.024 |   0.643 |    0.699 | 
     | U10/flag_reg          | CK ^       | SDFFRQX1M  | 0.026 | 0.001 |   0.645 |    0.700 | 
     +--------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin U4/dut0/S/\mem_reg[5] /CK 
Endpoint:   U4/dut0/S/\mem_reg[5] /SI (^) checked with  leading edge of 'RX_CLK'
Beginpoint: U4/dut0/S/\mem_reg[4] /QN (^) triggered by  leading edge of 'RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.113
  Slack Time                    0.077
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |              |          |       |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+-------+---------+----------| 
     | U4/dut0/S/\mem_reg[4] | CK ^         |          | 0.050 |       |   0.000 |   -0.077 | 
     | U4/dut0/S/\mem_reg[4] | CK ^ -> QN ^ | SDFFRX1M | 0.033 | 0.113 |   0.113 |    0.036 | 
     | U4/dut0/S/\mem_reg[5] | SI ^         | SDFFRX1M | 0.033 | 0.000 |   0.113 |    0.036 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                 0.000
     = Beginpoint Arrival Time       0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Instance        |  Arc  |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |       |          |       |       |  Time   |   Time   | 
     |-----------------------+-------+----------+-------+-------+---------+----------| 
     | U4/dut0/S/\mem_reg[5] | CK ^  | SDFFRX1M | 0.050 |       |   0.000 |    0.077 | 
     +-------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin U4/dut0/S/\mem_reg[1] /CK 
Endpoint:   U4/dut0/S/\mem_reg[1] /SI (^) checked with  leading edge of 'RX_CLK'
Beginpoint: U4/dut0/S/\mem_reg[0] /QN (^) triggered by  leading edge of 'RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.115
  Slack Time                    0.079
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |              |          |       |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+-------+---------+----------| 
     | U4/dut0/S/\mem_reg[0] | CK ^         |          | 0.050 |       |   0.000 |   -0.079 | 
     | U4/dut0/S/\mem_reg[0] | CK ^ -> QN ^ | SDFFRX1M | 0.036 | 0.115 |   0.115 |    0.036 | 
     | U4/dut0/S/\mem_reg[1] | SI ^         | SDFFRX1M | 0.036 | 0.000 |   0.115 |    0.036 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                 0.000
     = Beginpoint Arrival Time       0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Instance        |  Arc  |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |       |          |       |       |  Time   |   Time   | 
     |-----------------------+-------+----------+-------+-------+---------+----------| 
     | U4/dut0/S/\mem_reg[1] | CK ^  | SDFFRX1M | 0.050 |       |   0.000 |    0.079 | 
     +-------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin U4/dut0/S/\counter_reg[0] /CK 
Endpoint:   U4/dut0/S/\counter_reg[0] /SI (^) checked with  leading edge of 'RX_
CLK'
Beginpoint: U4/dut0/P/PAR_BIT_reg/QN      (^) triggered by  leading edge of 'RX_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.119
  Slack Time                    0.079
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     | U4/dut0/P/PAR_BIT_reg     | CK ^         |          | 0.050 |       |   0.000 |   -0.079 | 
     | U4/dut0/P/PAR_BIT_reg     | CK ^ -> QN ^ | SDFFRX1M | 0.042 | 0.119 |   0.119 |    0.040 | 
     | U4/dut0/S/\counter_reg[0] | SI ^         | SDFFRX2M | 0.042 | 0.000 |   0.119 |    0.040 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                 0.000
     = Beginpoint Arrival Time       0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |  Arc  |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |       |          |       |       |  Time   |   Time   | 
     |---------------------------+-------+----------+-------+-------+---------+----------| 
     | U4/dut0/S/\counter_reg[0] | CK ^  | SDFFRX2M | 0.050 |       |   0.000 |    0.079 | 
     +-----------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin U5/\Q_reg[1] /CK 
Endpoint:   U5/\Q_reg[1] /D (^) checked with  leading edge of 'dft_clk'
Beginpoint: U5/\Q_reg[0] /Q (^) triggered by  leading edge of 'dft_clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view3
Other End Arrival Time          0.670
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.714
  Arrival Time                  0.799
  Slack Time                    0.085
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |            |       |       |  Time   |   Time   | 
     |---------------------+-------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.085 | 
     | scan_clk__L1_I0     | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.013 |   0.013 |   -0.072 | 
     | scan_clk__L2_I1     | A v -> Y v  | CLKBUFX20M | 0.024 | 0.051 |   0.064 |   -0.021 | 
     | scan_clk__L3_I0     | A v -> Y v  | CLKBUFX20M | 0.022 | 0.053 |   0.117 |    0.032 | 
     | scan_clk__L4_I0     | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.169 |    0.084 | 
     | scan_clk__L5_I0     | A v -> Y v  | CLKBUFX20M | 0.024 | 0.053 |   0.222 |    0.137 | 
     | scan_clk__L6_I0     | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.276 |    0.191 | 
     | scan_clk__L7_I0     | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.329 |    0.244 | 
     | scan_clk__L8_I0     | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.384 |    0.299 | 
     | scan_clk__L9_I0     | A v -> Y ^  | CLKINVX6M  | 0.015 | 0.017 |   0.401 |    0.316 | 
     | M3/U1               | B ^ -> Y ^  | MX2X6M     | 0.081 | 0.092 |   0.492 |    0.408 | 
     | REF_CLK_scan__L1_I0 | A ^ -> Y ^  | CLKBUFX24M | 0.038 | 0.073 |   0.566 |    0.481 | 
     | REF_CLK_scan__L2_I0 | A ^ -> Y v  | CLKINVX40M | 0.062 | 0.046 |   0.612 |    0.528 | 
     | REF_CLK_scan__L3_I3 | A v -> Y ^  | CLKINVX40M | 0.032 | 0.038 |   0.651 |    0.566 | 
     | U5/\Q_reg[0]        | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.148 |   0.799 |    0.714 | 
     | U5/\Q_reg[1]        | D ^         | SDFFRQX1M  | 0.036 | 0.000 |   0.799 |    0.714 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.085 | 
     | scan_clk__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.098 | 
     | scan_clk__L2_I1     | A v -> Y v | CLKBUFX20M | 0.024 | 0.051 |   0.064 |    0.149 | 
     | scan_clk__L3_I0     | A v -> Y v | CLKBUFX20M | 0.022 | 0.053 |   0.117 |    0.202 | 
     | scan_clk__L4_I0     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.169 |    0.253 | 
     | scan_clk__L5_I0     | A v -> Y v | CLKBUFX20M | 0.024 | 0.053 |   0.222 |    0.307 | 
     | scan_clk__L6_I0     | A v -> Y v | CLKBUFX20M | 0.023 | 0.054 |   0.276 |    0.361 | 
     | scan_clk__L7_I0     | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.329 |    0.414 | 
     | scan_clk__L8_I0     | A v -> Y v | CLKBUFX20M | 0.025 | 0.055 |   0.384 |    0.469 | 
     | scan_clk__L9_I0     | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.017 |   0.401 |    0.486 | 
     | M3/U1               | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.092 |   0.493 |    0.577 | 
     | REF_CLK_scan__L1_I0 | A ^ -> Y ^ | CLKBUFX24M | 0.038 | 0.073 |   0.566 |    0.651 | 
     | REF_CLK_scan__L2_I0 | A ^ -> Y v | CLKINVX40M | 0.062 | 0.046 |   0.612 |    0.697 | 
     | REF_CLK_scan__L3_I0 | A v -> Y ^ | CLKINVX40M | 0.061 | 0.053 |   0.665 |    0.750 | 
     | U5/\Q_reg[1]        | CK ^       | SDFFRQX1M  | 0.062 | 0.005 |   0.670 |    0.755 | 
     +------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin U4/dut0/F/\current_state_reg[0] /CK 
Endpoint:   U4/dut0/F/\current_state_reg[0] /SI (^) checked with  leading edge 
of 'RX_CLK'
Beginpoint: U4/dut0/F/busy_reg/QN               (^) triggered by  leading edge 
of 'RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.121
  Slack Time                    0.085
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | U4/dut0/F/busy_reg              | CK ^         |           | 0.050 |       |   0.000 |   -0.085 | 
     | U4/dut0/F/busy_reg              | CK ^ -> QN ^ | SDFFRX1M  | 0.045 | 0.121 |   0.121 |    0.036 | 
     | U4/dut0/F/\current_state_reg[0] | SI ^         | SDFFSRX2M | 0.045 | 0.000 |   0.121 |    0.036 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                 0.000
     = Beginpoint Arrival Time       0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |       |           |       |       |  Time   |   Time   | 
     |---------------------------------+-------+-----------+-------+-------+---------+----------| 
     | U4/dut0/F/\current_state_reg[0] | CK ^  | SDFFSRX2M | 0.050 |       |   0.000 |    0.085 | 
     +------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin U4/dut0/TX_OUT_reg/CK 
Endpoint:   U4/dut0/TX_OUT_reg/SI     (^) checked with  leading edge of 'RX_CLK'
Beginpoint: U4/dut0/S/ser_data_reg/QN (^) triggered by  leading edge of 'RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.000
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.127
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |          |       |       |  Time   |   Time   | 
     |------------------------+--------------+----------+-------+-------+---------+----------| 
     | U4/dut0/S/ser_data_reg | CK ^         |          | 0.050 |       |   0.000 |   -0.092 | 
     | U4/dut0/S/ser_data_reg | CK ^ -> QN ^ | SDFFRX1M | 0.054 | 0.126 |   0.126 |    0.035 | 
     | U4/dut0/TX_OUT_reg     | SI ^         | SDFFRX1M | 0.054 | 0.000 |   0.127 |    0.035 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                 0.000
     = Beginpoint Arrival Time       0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |       |          |       |       |  Time   |   Time   | 
     |--------------------+-------+----------+-------+-------+---------+----------| 
     | U4/dut0/TX_OUT_reg | CK ^  | SDFFRX1M | 0.050 |       |   0.000 |    0.092 | 
     +----------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin U5/\Q_reg[1] /CK 
Endpoint:   U5/\Q_reg[1] /SI (^) checked with  leading edge of 'dft_clk'
Beginpoint: U5/\Q_reg[0] /Q  (^) triggered by  leading edge of 'dft_clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.670
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.707
  Arrival Time                  0.799
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |            |       |       |  Time   |   Time   | 
     |---------------------+-------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.092 | 
     | scan_clk__L1_I0     | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.013 |   0.013 |   -0.079 | 
     | scan_clk__L2_I1     | A v -> Y v  | CLKBUFX20M | 0.024 | 0.051 |   0.064 |   -0.028 | 
     | scan_clk__L3_I0     | A v -> Y v  | CLKBUFX20M | 0.022 | 0.053 |   0.117 |    0.025 | 
     | scan_clk__L4_I0     | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.169 |    0.077 | 
     | scan_clk__L5_I0     | A v -> Y v  | CLKBUFX20M | 0.024 | 0.053 |   0.222 |    0.130 | 
     | scan_clk__L6_I0     | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.276 |    0.184 | 
     | scan_clk__L7_I0     | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.329 |    0.237 | 
     | scan_clk__L8_I0     | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.384 |    0.292 | 
     | scan_clk__L9_I0     | A v -> Y ^  | CLKINVX6M  | 0.015 | 0.017 |   0.401 |    0.309 | 
     | M3/U1               | B ^ -> Y ^  | MX2X6M     | 0.081 | 0.092 |   0.492 |    0.400 | 
     | REF_CLK_scan__L1_I0 | A ^ -> Y ^  | CLKBUFX24M | 0.038 | 0.073 |   0.566 |    0.474 | 
     | REF_CLK_scan__L2_I0 | A ^ -> Y v  | CLKINVX40M | 0.062 | 0.046 |   0.612 |    0.520 | 
     | REF_CLK_scan__L3_I3 | A v -> Y ^  | CLKINVX40M | 0.032 | 0.038 |   0.651 |    0.559 | 
     | U5/\Q_reg[0]        | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.148 |   0.799 |    0.707 | 
     | U5/\Q_reg[1]        | SI ^        | SDFFRQX1M  | 0.036 | 0.000 |   0.799 |    0.707 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.092 | 
     | scan_clk__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.105 | 
     | scan_clk__L2_I1     | A v -> Y v | CLKBUFX20M | 0.024 | 0.051 |   0.064 |    0.156 | 
     | scan_clk__L3_I0     | A v -> Y v | CLKBUFX20M | 0.022 | 0.053 |   0.117 |    0.209 | 
     | scan_clk__L4_I0     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.169 |    0.261 | 
     | scan_clk__L5_I0     | A v -> Y v | CLKBUFX20M | 0.024 | 0.053 |   0.222 |    0.314 | 
     | scan_clk__L6_I0     | A v -> Y v | CLKBUFX20M | 0.023 | 0.054 |   0.276 |    0.368 | 
     | scan_clk__L7_I0     | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.329 |    0.421 | 
     | scan_clk__L8_I0     | A v -> Y v | CLKBUFX20M | 0.025 | 0.055 |   0.384 |    0.476 | 
     | scan_clk__L9_I0     | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.017 |   0.401 |    0.493 | 
     | M3/U1               | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.092 |   0.492 |    0.585 | 
     | REF_CLK_scan__L1_I0 | A ^ -> Y ^ | CLKBUFX24M | 0.038 | 0.073 |   0.566 |    0.658 | 
     | REF_CLK_scan__L2_I0 | A ^ -> Y v | CLKINVX40M | 0.062 | 0.046 |   0.612 |    0.704 | 
     | REF_CLK_scan__L3_I0 | A v -> Y ^ | CLKINVX40M | 0.061 | 0.053 |   0.665 |    0.757 | 
     | U5/\Q_reg[1]        | CK ^       | SDFFRQX1M  | 0.062 | 0.005 |   0.670 |    0.762 | 
     +------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin U8/D1/\OUT_reg[1] /CK 
Endpoint:   U8/D1/\OUT_reg[1] /D (^) checked with  leading edge of 'TX_CLK'
Beginpoint: U8/D1/\Q_reg[1] /Q   (^) triggered by  leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.629
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.672
  Arrival Time                  0.776
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |            |       |       |  Time   |   Time   | 
     |----------------------+-------------+------------+-------+-------+---------+----------| 
     |                      | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | UART_CLK__L1_I0      | A ^ -> Y v  | CLKINVX40M | 0.008 | 0.012 |   0.013 |   -0.092 | 
     | UART_CLK__L2_I0      | A v -> Y ^  | CLKINVX8M  | 0.014 | 0.014 |   0.027 |   -0.078 | 
     | M4/U1                | A ^ -> Y ^  | MX2X6M     | 0.051 | 0.077 |   0.104 |   -0.000 | 
     | UART_CLK_scan__L1_I0 | A ^ -> Y ^  | CLKBUFX24M | 0.030 | 0.058 |   0.162 |    0.058 | 
     | UART_CLK_scan__L2_I0 | A ^ -> Y ^  | CLKBUFX24M | 0.018 | 0.047 |   0.208 |    0.104 | 
     | UART_CLK_scan__L3_I0 | A ^ -> Y ^  | CLKBUFX12M | 0.021 | 0.043 |   0.252 |    0.147 | 
     | UART_CLK_scan__L4_I0 | A ^ -> Y ^  | CLKBUFX12M | 0.046 | 0.061 |   0.313 |    0.209 | 
     | UART_CLK_scan__L5_I0 | A ^ -> Y v  | CLKINVX32M | 0.021 | 0.023 |   0.335 |    0.231 | 
     | UART_CLK_scan__L6_I0 | A v -> Y ^  | CLKINVX24M | 0.011 | 0.014 |   0.349 |    0.245 | 
     | U10/U75              | A ^ -> Y ^  | MX2XLM     | 0.066 | 0.084 |   0.433 |    0.329 | 
     | M5/U1                | A ^ -> Y ^  | MX2X6M     | 0.039 | 0.079 |   0.511 |    0.407 | 
     | TX_CLK_scan__L1_I0   | A ^ -> Y ^  | BUFX16M    | 0.041 | 0.052 |   0.564 |    0.460 | 
     | TX_CLK_scan__L2_I0   | A ^ -> Y v  | CLKINVX32M | 0.031 | 0.034 |   0.598 |    0.494 | 
     | TX_CLK_scan__L3_I1   | A v -> Y ^  | CLKINVX32M | 0.028 | 0.028 |   0.626 |    0.521 | 
     | U8/D1/\Q_reg[1]      | CK ^ -> Q ^ | SDFFRQX2M  | 0.041 | 0.151 |   0.776 |    0.672 | 
     | U8/D1/\OUT_reg[1]    | D ^         | SDFFRQX1M  | 0.041 | 0.000 |   0.776 |    0.672 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |             |            |       |       |  Time   |   Time   | 
     |--------------------+-------------+------------+-------+-------+---------+----------| 
     |                    | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.104 | 
     | UART_CLK__L1_I0    | A ^ -> Y v  | CLKINVX40M | 0.008 | 0.012 |   0.013 |    0.117 | 
     | UART_CLK__L2_I0    | A v -> Y ^  | CLKINVX8M  | 0.014 | 0.014 |   0.027 |    0.131 | 
     | M4/U1              | A ^ -> Y ^  | MX2X6M     | 0.051 | 0.077 |   0.104 |    0.208 | 
     | U10/div_clk_reg    | CK ^ -> Q ^ | SDFFSRX1M  | 0.050 | 0.233 |   0.337 |    0.441 | 
     | U10/U75            | B ^ -> Y ^  | MX2XLM     | 0.066 | 0.096 |   0.433 |    0.537 | 
     | M5/U1              | A ^ -> Y ^  | MX2X6M     | 0.039 | 0.079 |   0.512 |    0.616 | 
     | TX_CLK_scan__L1_I0 | A ^ -> Y ^  | BUFX16M    | 0.041 | 0.052 |   0.564 |    0.668 | 
     | TX_CLK_scan__L2_I0 | A ^ -> Y v  | CLKINVX32M | 0.031 | 0.034 |   0.598 |    0.702 | 
     | TX_CLK_scan__L3_I1 | A v -> Y ^  | CLKINVX32M | 0.028 | 0.028 |   0.626 |    0.730 | 
     | U8/D1/\OUT_reg[1]  | CK ^        | SDFFRQX1M  | 0.050 | 0.003 |   0.629 |    0.733 | 
     +------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin U8/D1/\OUT_reg[2] /CK 
Endpoint:   U8/D1/\OUT_reg[2] /D (^) checked with  leading edge of 'TX_CLK'
Beginpoint: U8/D1/\Q_reg[2] /Q   (^) triggered by  leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view3
Other End Arrival Time          0.000
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.148
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                   |             |           |       |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+-------+---------+----------| 
     | U8/D1/\Q_reg[2]   | CK ^        |           | 0.050 |       |   0.000 |   -0.104 | 
     | U8/D1/\Q_reg[2]   | CK ^ -> Q ^ | SDFFRQX2M | 0.041 | 0.148 |   0.148 |    0.043 | 
     | U8/D1/\OUT_reg[2] | D ^         | SDFFRQX1M | 0.041 | 0.000 |   0.148 |    0.044 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                 0.000
     = Beginpoint Arrival Time       0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Instance      |  Arc  |   Cell    |  Slew | Delay | Arrival | Required | 
     |                   |       |           |       |       |  Time   |   Time   | 
     |-------------------+-------+-----------+-------+-------+---------+----------| 
     | U8/D1/\OUT_reg[2] | CK ^  | SDFFRQX1M | 0.050 |       |   0.000 |    0.104 | 
     +----------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin U8/D1/\OUT_reg[0] /CK 
Endpoint:   U8/D1/\OUT_reg[0] /D (^) checked with  leading edge of 'TX_CLK'
Beginpoint: U8/D1/\Q_reg[0] /Q   (^) triggered by  leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.628
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.672
  Arrival Time                  0.776
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |            |       |       |  Time   |   Time   | 
     |----------------------+-------------+------------+-------+-------+---------+----------| 
     |                      | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.105 | 
     | UART_CLK__L1_I0      | A ^ -> Y v  | CLKINVX40M | 0.008 | 0.012 |   0.013 |   -0.092 | 
     | UART_CLK__L2_I0      | A v -> Y ^  | CLKINVX8M  | 0.014 | 0.014 |   0.027 |   -0.078 | 
     | M4/U1                | A ^ -> Y ^  | MX2X6M     | 0.051 | 0.077 |   0.104 |   -0.001 | 
     | UART_CLK_scan__L1_I0 | A ^ -> Y ^  | CLKBUFX24M | 0.030 | 0.058 |   0.162 |    0.057 | 
     | UART_CLK_scan__L2_I0 | A ^ -> Y ^  | CLKBUFX24M | 0.018 | 0.047 |   0.208 |    0.104 | 
     | UART_CLK_scan__L3_I0 | A ^ -> Y ^  | CLKBUFX12M | 0.021 | 0.043 |   0.252 |    0.147 | 
     | UART_CLK_scan__L4_I0 | A ^ -> Y ^  | CLKBUFX12M | 0.046 | 0.061 |   0.313 |    0.208 | 
     | UART_CLK_scan__L5_I0 | A ^ -> Y v  | CLKINVX32M | 0.021 | 0.023 |   0.335 |    0.231 | 
     | UART_CLK_scan__L6_I0 | A v -> Y ^  | CLKINVX24M | 0.011 | 0.014 |   0.349 |    0.245 | 
     | U10/U75              | A ^ -> Y ^  | MX2XLM     | 0.066 | 0.084 |   0.433 |    0.328 | 
     | M5/U1                | A ^ -> Y ^  | MX2X6M     | 0.039 | 0.079 |   0.511 |    0.407 | 
     | TX_CLK_scan__L1_I0   | A ^ -> Y ^  | BUFX16M    | 0.041 | 0.052 |   0.564 |    0.459 | 
     | TX_CLK_scan__L2_I0   | A ^ -> Y v  | CLKINVX32M | 0.031 | 0.034 |   0.598 |    0.493 | 
     | TX_CLK_scan__L3_I1   | A v -> Y ^  | CLKINVX32M | 0.028 | 0.028 |   0.626 |    0.521 | 
     | U8/D1/\Q_reg[0]      | CK ^ -> Q ^ | SDFFRQX2M  | 0.042 | 0.151 |   0.776 |    0.672 | 
     | U8/D1/\OUT_reg[0]    | D ^         | SDFFRQX1M  | 0.042 | 0.000 |   0.776 |    0.672 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |             |            |       |       |  Time   |   Time   | 
     |--------------------+-------------+------------+-------+-------+---------+----------| 
     |                    | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.105 | 
     | UART_CLK__L1_I0    | A ^ -> Y v  | CLKINVX40M | 0.008 | 0.012 |   0.012 |    0.117 | 
     | UART_CLK__L2_I0    | A v -> Y ^  | CLKINVX8M  | 0.014 | 0.014 |   0.026 |    0.131 | 
     | M4/U1              | A ^ -> Y ^  | MX2X6M     | 0.051 | 0.077 |   0.104 |    0.208 | 
     | U10/div_clk_reg    | CK ^ -> Q ^ | SDFFSRX1M  | 0.050 | 0.233 |   0.337 |    0.441 | 
     | U10/U75            | B ^ -> Y ^  | MX2XLM     | 0.066 | 0.096 |   0.433 |    0.538 | 
     | M5/U1              | A ^ -> Y ^  | MX2X6M     | 0.039 | 0.079 |   0.512 |    0.616 | 
     | TX_CLK_scan__L1_I0 | A ^ -> Y ^  | BUFX16M    | 0.041 | 0.052 |   0.564 |    0.669 | 
     | TX_CLK_scan__L2_I0 | A ^ -> Y v  | CLKINVX32M | 0.031 | 0.034 |   0.598 |    0.702 | 
     | TX_CLK_scan__L3_I1 | A v -> Y ^  | CLKINVX32M | 0.028 | 0.028 |   0.626 |    0.730 | 
     | U8/D1/\OUT_reg[0]  | CK ^        | SDFFRQX1M  | 0.050 | 0.003 |   0.628 |    0.733 | 
     +------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin U6/SYNC_RST_reg/CK 
Endpoint:   U6/SYNC_RST_reg/D (^) checked with  leading edge of 'UART_CLK'
Beginpoint: U6/\Q_reg[1] /Q   (^) triggered by  leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.645
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.688
  Arrival Time                  0.795
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |             |            |       |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+-------+---------+----------| 
     |                       | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.107 | 
     | UART_CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.008 | 0.012 |   0.013 |   -0.094 | 
     | UART_CLK__L2_I0       | A v -> Y ^  | CLKINVX8M  | 0.014 | 0.014 |   0.027 |   -0.080 | 
     | M4/U1                 | A ^ -> Y ^  | MX2X6M     | 0.051 | 0.077 |   0.104 |   -0.003 | 
     | UART_CLK_scan__L1_I0  | A ^ -> Y ^  | CLKBUFX24M | 0.030 | 0.058 |   0.162 |    0.055 | 
     | UART_CLK_scan__L2_I1  | A ^ -> Y ^  | CLKBUFX24M | 0.024 | 0.049 |   0.211 |    0.104 | 
     | UART_CLK_scan__L3_I1  | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.048 |   0.260 |    0.153 | 
     | UART_CLK_scan__L4_I1  | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.307 |    0.200 | 
     | UART_CLK_scan__L5_I1  | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.354 |    0.247 | 
     | UART_CLK_scan__L6_I1  | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.048 |   0.402 |    0.295 | 
     | UART_CLK_scan__L7_I0  | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.048 |   0.450 |    0.343 | 
     | UART_CLK_scan__L8_I0  | A ^ -> Y ^  | CLKBUFX24M | 0.024 | 0.049 |   0.498 |    0.391 | 
     | UART_CLK_scan__L9_I0  | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.046 |   0.544 |    0.438 | 
     | UART_CLK_scan__L10_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.030 | 0.052 |   0.596 |    0.489 | 
     | UART_CLK_scan__L11_I0 | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.619 |    0.512 | 
     | UART_CLK_scan__L12_I0 | A v -> Y ^  | CLKINVX40M | 0.026 | 0.024 |   0.644 |    0.537 | 
     | U6/\Q_reg[1]          | CK ^ -> Q ^ | SDFFRQX1M  | 0.042 | 0.152 |   0.795 |    0.688 | 
     | U6/SYNC_RST_reg       | D ^         | SDFFRQX1M  | 0.042 | 0.000 |   0.795 |    0.688 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.107 | 
     | UART_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.008 | 0.012 |   0.013 |    0.119 | 
     | UART_CLK__L2_I0       | A v -> Y ^ | CLKINVX8M  | 0.014 | 0.014 |   0.027 |    0.133 | 
     | M4/U1                 | A ^ -> Y ^ | MX2X6M     | 0.051 | 0.077 |   0.104 |    0.211 | 
     | UART_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.030 | 0.058 |   0.162 |    0.269 | 
     | UART_CLK_scan__L2_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.049 |   0.211 |    0.318 | 
     | UART_CLK_scan__L3_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.260 |    0.366 | 
     | UART_CLK_scan__L4_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.307 |    0.414 | 
     | UART_CLK_scan__L5_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.354 |    0.461 | 
     | UART_CLK_scan__L6_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.402 |    0.509 | 
     | UART_CLK_scan__L7_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.450 |    0.556 | 
     | UART_CLK_scan__L8_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.049 |   0.498 |    0.605 | 
     | UART_CLK_scan__L9_I0  | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.046 |   0.544 |    0.651 | 
     | UART_CLK_scan__L10_I0 | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.052 |   0.596 |    0.703 | 
     | UART_CLK_scan__L11_I0 | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.619 |    0.726 | 
     | UART_CLK_scan__L12_I0 | A v -> Y ^ | CLKINVX40M | 0.026 | 0.024 |   0.644 |    0.750 | 
     | U6/SYNC_RST_reg       | CK ^       | SDFFRQX1M  | 0.026 | 0.002 |   0.645 |    0.752 | 
     +--------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin U8/D1/\Q_reg[2] /CK 
Endpoint:   U8/D1/\Q_reg[2] /SI (^) checked with  leading edge of 'TX_CLK'
Beginpoint: U8/D1/\Q_reg[1] /Q  (^) triggered by  leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.148
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                 |             |           |       |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+-------+---------+----------| 
     | U8/D1/\Q_reg[1] | CK ^        |           | 0.050 |       |   0.000 |   -0.108 | 
     | U8/D1/\Q_reg[1] | CK ^ -> Q ^ | SDFFRQX2M | 0.041 | 0.148 |   0.148 |    0.040 | 
     | U8/D1/\Q_reg[2] | SI ^        | SDFFRQX2M | 0.041 | 0.000 |   0.148 |    0.040 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                 0.000
     = Beginpoint Arrival Time       0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |    Instance     |  Arc  |   Cell    |  Slew | Delay | Arrival | Required | 
     |                 |       |           |       |       |  Time   |   Time   | 
     |-----------------+-------+-----------+-------+-------+---------+----------| 
     | U8/D1/\Q_reg[2] | CK ^  | SDFFRQX2M | 0.050 |       |   0.000 |    0.108 | 
     +--------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin U8/D1/\Q_reg[3] /CK 
Endpoint:   U8/D1/\Q_reg[3] /SI (^) checked with  leading edge of 'TX_CLK'
Beginpoint: U8/D1/\Q_reg[2] /Q  (^) triggered by  leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.148
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                 |             |           |       |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+-------+---------+----------| 
     | U8/D1/\Q_reg[2] | CK ^        |           | 0.050 |       |   0.000 |   -0.108 | 
     | U8/D1/\Q_reg[2] | CK ^ -> Q ^ | SDFFRQX2M | 0.041 | 0.148 |   0.148 |    0.040 | 
     | U8/D1/\Q_reg[3] | SI ^        | SDFFRQX2M | 0.041 | 0.000 |   0.148 |    0.040 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                 0.000
     = Beginpoint Arrival Time       0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |    Instance     |  Arc  |   Cell    |  Slew | Delay | Arrival | Required | 
     |                 |       |           |       |       |  Time   |   Time   | 
     |-----------------+-------+-----------+-------+-------+---------+----------| 
     | U8/D1/\Q_reg[3] | CK ^  | SDFFRQX2M | 0.050 |       |   0.000 |    0.108 | 
     +--------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin U8/D1/\Q_reg[1] /CK 
Endpoint:   U8/D1/\Q_reg[1] /SI (^) checked with  leading edge of 'TX_CLK'
Beginpoint: U8/D1/\Q_reg[0] /Q  (^) triggered by  leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.148
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                 |             |           |       |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+-------+---------+----------| 
     | U8/D1/\Q_reg[0] | CK ^        |           | 0.050 |       |   0.000 |   -0.108 | 
     | U8/D1/\Q_reg[0] | CK ^ -> Q ^ | SDFFRQX2M | 0.042 | 0.148 |   0.148 |    0.040 | 
     | U8/D1/\Q_reg[1] | SI ^        | SDFFRQX2M | 0.042 | 0.000 |   0.148 |    0.040 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                 0.000
     = Beginpoint Arrival Time       0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |    Instance     |  Arc  |   Cell    |  Slew | Delay | Arrival | Required | 
     |                 |       |           |       |       |  Time   |   Time   | 
     |-----------------+-------+-----------+-------+-------+---------+----------| 
     | U8/D1/\Q_reg[1] | CK ^  | SDFFRQX2M | 0.050 |       |   0.000 |    0.108 | 
     +--------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin du/\Q_reg[1] /CK 
Endpoint:   du/\Q_reg[1] /D (^) checked with  leading edge of 'UART_CLK'
Beginpoint: du/\Q_reg[0] /Q (^) triggered by  leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.665
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.712
  Arrival Time                  0.820
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |            |       |       |  Time   |   Time   | 
     |----------------------+-------------+------------+-------+-------+---------+----------| 
     |                      | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.109 | 
     | UART_CLK__L1_I0      | A ^ -> Y v  | CLKINVX40M | 0.008 | 0.012 |   0.013 |   -0.096 | 
     | UART_CLK__L2_I0      | A v -> Y ^  | CLKINVX8M  | 0.014 | 0.014 |   0.027 |   -0.082 | 
     | M4/U1                | A ^ -> Y ^  | MX2X6M     | 0.051 | 0.077 |   0.104 |   -0.005 | 
     | UART_CLK_scan__L1_I0 | A ^ -> Y ^  | CLKBUFX24M | 0.030 | 0.058 |   0.162 |    0.053 | 
     | UART_CLK_scan__L2_I0 | A ^ -> Y ^  | CLKBUFX24M | 0.018 | 0.047 |   0.208 |    0.100 | 
     | UART_CLK_scan__L3_I0 | A ^ -> Y ^  | CLKBUFX12M | 0.021 | 0.043 |   0.252 |    0.143 | 
     | UART_CLK_scan__L4_I0 | A ^ -> Y ^  | CLKBUFX12M | 0.046 | 0.061 |   0.313 |    0.204 | 
     | UART_CLK_scan__L5_I0 | A ^ -> Y v  | CLKINVX32M | 0.021 | 0.023 |   0.335 |    0.226 | 
     | UART_CLK_scan__L6_I0 | A v -> Y ^  | CLKINVX24M | 0.011 | 0.014 |   0.349 |    0.240 | 
     | U11/U65              | A ^ -> Y ^  | MX2XLM     | 0.107 | 0.108 |   0.457 |    0.348 | 
     | M6/U1                | A ^ -> Y ^  | MX2X6M     | 0.041 | 0.085 |   0.542 |    0.433 | 
     | RX_CLK_scan__L1_I0   | A ^ -> Y ^  | BUFX16M    | 0.048 | 0.056 |   0.598 |    0.489 | 
     | RX_CLK_scan__L2_I0   | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.038 |   0.637 |    0.528 | 
     | RX_CLK_scan__L3_I2   | A v -> Y ^  | CLKINVX24M | 0.024 | 0.026 |   0.662 |    0.553 | 
     | du/\Q_reg[0]         | CK ^ -> Q ^ | SDFFRQX1M  | 0.052 | 0.158 |   0.820 |    0.711 | 
     | du/\Q_reg[1]         | D ^         | SDFFRQX2M  | 0.052 | 0.000 |   0.820 |    0.712 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.109 | 
     | UART_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.008 | 0.012 |   0.013 |    0.121 | 
     | UART_CLK__L2_I0      | A v -> Y ^ | CLKINVX8M  | 0.014 | 0.014 |   0.027 |    0.135 | 
     | M4/U1                | A ^ -> Y ^ | MX2X6M     | 0.051 | 0.077 |   0.104 |    0.213 | 
     | UART_CLK_scan__L1_I0 | A ^ -> Y ^ | CLKBUFX24M | 0.030 | 0.058 |   0.162 |    0.271 | 
     | UART_CLK_scan__L2_I0 | A ^ -> Y ^ | CLKBUFX24M | 0.018 | 0.047 |   0.208 |    0.317 | 
     | UART_CLK_scan__L3_I0 | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.043 |   0.252 |    0.360 | 
     | UART_CLK_scan__L4_I0 | A ^ -> Y ^ | CLKBUFX12M | 0.046 | 0.061 |   0.313 |    0.422 | 
     | UART_CLK_scan__L5_I0 | A ^ -> Y v | CLKINVX32M | 0.021 | 0.023 |   0.335 |    0.444 | 
     | UART_CLK_scan__L6_I0 | A v -> Y ^ | CLKINVX24M | 0.011 | 0.014 |   0.349 |    0.458 | 
     | U11/U65              | A ^ -> Y ^ | MX2XLM     | 0.107 | 0.108 |   0.457 |    0.566 | 
     | M6/U1                | A ^ -> Y ^ | MX2X6M     | 0.041 | 0.085 |   0.542 |    0.651 | 
     | RX_CLK_scan__L1_I0   | A ^ -> Y ^ | BUFX16M    | 0.048 | 0.056 |   0.598 |    0.707 | 
     | RX_CLK_scan__L2_I0   | A ^ -> Y v | CLKINVX40M | 0.036 | 0.038 |   0.637 |    0.745 | 
     | RX_CLK_scan__L3_I3   | A v -> Y ^ | CLKINVX24M | 0.026 | 0.027 |   0.664 |    0.773 | 
     | du/\Q_reg[1]         | CK ^       | SDFFRQX2M  | 0.026 | 0.001 |   0.665 |    0.774 | 
     +-------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin U6/\Q_reg[1] /CK 
Endpoint:   U6/\Q_reg[1] /D (^) checked with  leading edge of 'UART_CLK'
Beginpoint: U6/\Q_reg[0] /Q (^) triggered by  leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.645
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.688
  Arrival Time                  0.799
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |             |            |       |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+-------+---------+----------| 
     |                       | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.111 | 
     | UART_CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.008 | 0.012 |   0.013 |   -0.098 | 
     | UART_CLK__L2_I0       | A v -> Y ^  | CLKINVX8M  | 0.014 | 0.014 |   0.027 |   -0.084 | 
     | M4/U1                 | A ^ -> Y ^  | MX2X6M     | 0.051 | 0.077 |   0.104 |   -0.007 | 
     | UART_CLK_scan__L1_I0  | A ^ -> Y ^  | CLKBUFX24M | 0.030 | 0.058 |   0.162 |    0.051 | 
     | UART_CLK_scan__L2_I1  | A ^ -> Y ^  | CLKBUFX24M | 0.024 | 0.049 |   0.211 |    0.101 | 
     | UART_CLK_scan__L3_I1  | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.048 |   0.260 |    0.149 | 
     | UART_CLK_scan__L4_I1  | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.307 |    0.196 | 
     | UART_CLK_scan__L5_I1  | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.354 |    0.244 | 
     | UART_CLK_scan__L6_I1  | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.048 |   0.402 |    0.291 | 
     | UART_CLK_scan__L7_I0  | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.048 |   0.450 |    0.339 | 
     | UART_CLK_scan__L8_I0  | A ^ -> Y ^  | CLKBUFX24M | 0.024 | 0.049 |   0.498 |    0.388 | 
     | UART_CLK_scan__L9_I0  | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.046 |   0.544 |    0.434 | 
     | UART_CLK_scan__L10_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.030 | 0.052 |   0.596 |    0.486 | 
     | UART_CLK_scan__L11_I0 | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.619 |    0.508 | 
     | UART_CLK_scan__L12_I0 | A v -> Y ^  | CLKINVX40M | 0.026 | 0.024 |   0.644 |    0.533 | 
     | U6/\Q_reg[0]          | CK ^ -> Q ^ | SDFFRQX1M  | 0.046 | 0.155 |   0.799 |    0.688 | 
     | U6/\Q_reg[1]          | D ^         | SDFFRQX1M  | 0.046 | 0.000 |   0.799 |    0.688 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.111 | 
     | UART_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.008 | 0.012 |   0.013 |    0.123 | 
     | UART_CLK__L2_I0       | A v -> Y ^ | CLKINVX8M  | 0.014 | 0.014 |   0.027 |    0.137 | 
     | M4/U1                 | A ^ -> Y ^ | MX2X6M     | 0.051 | 0.077 |   0.104 |    0.214 | 
     | UART_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.030 | 0.058 |   0.162 |    0.272 | 
     | UART_CLK_scan__L2_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.049 |   0.211 |    0.322 | 
     | UART_CLK_scan__L3_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.260 |    0.370 | 
     | UART_CLK_scan__L4_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.307 |    0.417 | 
     | UART_CLK_scan__L5_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.354 |    0.465 | 
     | UART_CLK_scan__L6_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.402 |    0.512 | 
     | UART_CLK_scan__L7_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.450 |    0.560 | 
     | UART_CLK_scan__L8_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.049 |   0.498 |    0.609 | 
     | UART_CLK_scan__L9_I0  | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.046 |   0.544 |    0.655 | 
     | UART_CLK_scan__L10_I0 | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.052 |   0.596 |    0.707 | 
     | UART_CLK_scan__L11_I0 | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.619 |    0.730 | 
     | UART_CLK_scan__L12_I0 | A v -> Y ^ | CLKINVX40M | 0.026 | 0.024 |   0.644 |    0.754 | 
     | U6/\Q_reg[1]          | CK ^       | SDFFRQX1M  | 0.026 | 0.002 |   0.645 |    0.756 | 
     +--------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin U0/\ALU_OUT_reg_reg[1] /CK 
Endpoint:   U0/\ALU_OUT_reg_reg[1] /SI (^) checked with  leading edge of 'dft_
clk'
Beginpoint: U0/\ALU_OUT_reg_reg[0] /Q  (^) triggered by  leading edge of 'dft_
clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.669
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.704
  Arrival Time                  0.818
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |            |       |       |  Time   |   Time   | 
     |------------------------+-------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.114 | 
     | scan_clk__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.013 |   0.013 |   -0.101 | 
     | scan_clk__L2_I1        | A v -> Y v  | CLKBUFX20M | 0.024 | 0.051 |   0.064 |   -0.050 | 
     | scan_clk__L3_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.053 |   0.117 |    0.003 | 
     | scan_clk__L4_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.169 |    0.055 | 
     | scan_clk__L5_I0        | A v -> Y v  | CLKBUFX20M | 0.024 | 0.053 |   0.222 |    0.108 | 
     | scan_clk__L6_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.276 |    0.162 | 
     | scan_clk__L7_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.329 |    0.215 | 
     | scan_clk__L8_I0        | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.384 |    0.270 | 
     | scan_clk__L9_I0        | A v -> Y ^  | CLKINVX6M  | 0.015 | 0.017 |   0.401 |    0.287 | 
     | M3/U1                  | B ^ -> Y ^  | MX2X6M     | 0.081 | 0.092 |   0.492 |    0.379 | 
     | REF_CLK_scan__L1_I0    | A ^ -> Y ^  | CLKBUFX24M | 0.038 | 0.073 |   0.566 |    0.452 | 
     | REF_CLK_scan__L2_I0    | A ^ -> Y v  | CLKINVX40M | 0.062 | 0.046 |   0.612 |    0.498 | 
     | REF_CLK_scan__L3_I3    | A v -> Y ^  | CLKINVX40M | 0.032 | 0.038 |   0.651 |    0.537 | 
     | U0/\ALU_OUT_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX1M  | 0.060 | 0.167 |   0.818 |    0.704 | 
     | U0/\ALU_OUT_reg_reg[1] | SI ^        | SDFFRQX1M  | 0.060 | 0.000 |   0.818 |    0.704 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.114 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.127 | 
     | scan_clk__L2_I1        | A v -> Y v | CLKBUFX20M | 0.024 | 0.051 |   0.064 |    0.178 | 
     | scan_clk__L3_I0        | A v -> Y v | CLKBUFX20M | 0.022 | 0.053 |   0.117 |    0.231 | 
     | scan_clk__L4_I0        | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.169 |    0.283 | 
     | scan_clk__L5_I0        | A v -> Y v | CLKBUFX20M | 0.024 | 0.053 |   0.222 |    0.336 | 
     | scan_clk__L6_I0        | A v -> Y v | CLKBUFX20M | 0.023 | 0.054 |   0.276 |    0.390 | 
     | scan_clk__L7_I0        | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.329 |    0.443 | 
     | scan_clk__L8_I0        | A v -> Y v | CLKBUFX20M | 0.025 | 0.055 |   0.384 |    0.498 | 
     | scan_clk__L9_I0        | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.017 |   0.401 |    0.515 | 
     | M3/U1                  | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.092 |   0.493 |    0.606 | 
     | REF_CLK_scan__L1_I0    | A ^ -> Y ^ | CLKBUFX24M | 0.038 | 0.073 |   0.566 |    0.680 | 
     | REF_CLK_scan__L2_I0    | A ^ -> Y v | CLKINVX40M | 0.062 | 0.046 |   0.612 |    0.726 | 
     | REF_CLK_scan__L3_I0    | A v -> Y ^ | CLKINVX40M | 0.061 | 0.053 |   0.665 |    0.779 | 
     | U0/\ALU_OUT_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.061 | 0.004 |   0.669 |    0.783 | 
     +---------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin U6/SYNC_RST_reg/CK 
Endpoint:   U6/SYNC_RST_reg/SI (^) checked with  leading edge of 'dft_clk'
Beginpoint: U6/\Q_reg[1] /Q    (^) triggered by  leading edge of 'dft_clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.645
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.681
  Arrival Time                  0.795
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |             |            |       |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+-------+---------+----------| 
     |                       | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.114 | 
     | scan_clk__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.013 |   0.013 |   -0.101 | 
     | scan_clk__L2_I0       | A v -> Y ^  | CLKINVX6M  | 0.014 | 0.014 |   0.028 |   -0.087 | 
     | M4/U1                 | B ^ -> Y ^  | MX2X6M     | 0.051 | 0.076 |   0.104 |   -0.010 | 
     | UART_CLK_scan__L1_I0  | A ^ -> Y ^  | CLKBUFX24M | 0.030 | 0.058 |   0.162 |    0.048 | 
     | UART_CLK_scan__L2_I1  | A ^ -> Y ^  | CLKBUFX24M | 0.024 | 0.049 |   0.211 |    0.097 | 
     | UART_CLK_scan__L3_I1  | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.048 |   0.259 |    0.145 | 
     | UART_CLK_scan__L4_I1  | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.307 |    0.193 | 
     | UART_CLK_scan__L5_I1  | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.354 |    0.240 | 
     | UART_CLK_scan__L6_I1  | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.048 |   0.402 |    0.288 | 
     | UART_CLK_scan__L7_I0  | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.048 |   0.449 |    0.335 | 
     | UART_CLK_scan__L8_I0  | A ^ -> Y ^  | CLKBUFX24M | 0.024 | 0.049 |   0.498 |    0.384 | 
     | UART_CLK_scan__L9_I0  | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.046 |   0.544 |    0.430 | 
     | UART_CLK_scan__L10_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.030 | 0.052 |   0.596 |    0.482 | 
     | UART_CLK_scan__L11_I0 | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.619 |    0.505 | 
     | UART_CLK_scan__L12_I0 | A v -> Y ^  | CLKINVX40M | 0.026 | 0.024 |   0.643 |    0.529 | 
     | U6/\Q_reg[1]          | CK ^ -> Q ^ | SDFFRQX1M  | 0.042 | 0.152 |   0.795 |    0.681 | 
     | U6/SYNC_RST_reg       | SI ^        | SDFFRQX1M  | 0.042 | 0.000 |   0.795 |    0.681 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | scan_clk ^ |            | 0.000 |       |   0.000 |    0.114 | 
     | scan_clk__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.127 | 
     | scan_clk__L2_I0       | A v -> Y ^ | CLKINVX6M  | 0.014 | 0.014 |   0.028 |    0.142 | 
     | M4/U1                 | B ^ -> Y ^ | MX2X6M     | 0.051 | 0.076 |   0.104 |    0.218 | 
     | UART_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.030 | 0.058 |   0.162 |    0.276 | 
     | UART_CLK_scan__L2_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.049 |   0.211 |    0.325 | 
     | UART_CLK_scan__L3_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.259 |    0.373 | 
     | UART_CLK_scan__L4_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.307 |    0.421 | 
     | UART_CLK_scan__L5_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.354 |    0.468 | 
     | UART_CLK_scan__L6_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.402 |    0.516 | 
     | UART_CLK_scan__L7_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.449 |    0.563 | 
     | UART_CLK_scan__L8_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.049 |   0.498 |    0.612 | 
     | UART_CLK_scan__L9_I0  | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.046 |   0.544 |    0.658 | 
     | UART_CLK_scan__L10_I0 | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.052 |   0.596 |    0.710 | 
     | UART_CLK_scan__L11_I0 | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.619 |    0.733 | 
     | UART_CLK_scan__L12_I0 | A v -> Y ^ | CLKINVX40M | 0.026 | 0.024 |   0.643 |    0.757 | 
     | U6/SYNC_RST_reg       | CK ^       | SDFFRQX1M  | 0.026 | 0.002 |   0.645 |    0.759 | 
     +--------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin du/\Q_reg[1] /CK 
Endpoint:   du/\Q_reg[1] /SI (^) checked with  leading edge of 'dft_clk'
Beginpoint: du/\Q_reg[0] /Q  (^) triggered by  leading edge of 'dft_clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.654
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.694
  Arrival Time                  0.809
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |             |            |       |       |  Time   |   Time   | 
     |--------------------+-------------+------------+-------+-------+---------+----------| 
     |                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.116 | 
     | scan_clk__L1_I0    | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.013 |   0.013 |   -0.103 | 
     | scan_clk__L2_I1    | A v -> Y v  | CLKBUFX20M | 0.024 | 0.051 |   0.064 |   -0.052 | 
     | scan_clk__L3_I0    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.053 |   0.117 |    0.001 | 
     | scan_clk__L4_I0    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.169 |    0.053 | 
     | scan_clk__L5_I0    | A v -> Y v  | CLKBUFX20M | 0.024 | 0.053 |   0.222 |    0.106 | 
     | scan_clk__L6_I0    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.276 |    0.160 | 
     | scan_clk__L7_I0    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.329 |    0.213 | 
     | scan_clk__L8_I0    | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.384 |    0.268 | 
     | scan_clk__L9_I1    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.437 |    0.321 | 
     | scan_clk__L10_I0   | A v -> Y ^  | CLKINVX6M  | 0.024 | 0.022 |   0.459 |    0.344 | 
     | M6/U1              | B ^ -> Y ^  | MX2X6M     | 0.040 | 0.072 |   0.531 |    0.415 | 
     | RX_CLK_scan__L1_I0 | A ^ -> Y ^  | BUFX16M    | 0.048 | 0.056 |   0.587 |    0.471 | 
     | RX_CLK_scan__L2_I0 | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.038 |   0.625 |    0.510 | 
     | RX_CLK_scan__L3_I2 | A v -> Y ^  | CLKINVX24M | 0.024 | 0.026 |   0.651 |    0.535 | 
     | du/\Q_reg[0]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.052 | 0.158 |   0.809 |    0.693 | 
     | du/\Q_reg[1]       | SI ^        | SDFFRQX2M  | 0.052 | 0.000 |   0.809 |    0.694 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |            |       |       |  Time   |   Time   | 
     |--------------------+------------+------------+-------+-------+---------+----------| 
     |                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.116 | 
     | scan_clk__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.129 | 
     | scan_clk__L2_I1    | A v -> Y v | CLKBUFX20M | 0.024 | 0.051 |   0.064 |    0.180 | 
     | scan_clk__L3_I0    | A v -> Y v | CLKBUFX20M | 0.022 | 0.053 |   0.117 |    0.233 | 
     | scan_clk__L4_I0    | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.169 |    0.284 | 
     | scan_clk__L5_I0    | A v -> Y v | CLKBUFX20M | 0.024 | 0.053 |   0.222 |    0.338 | 
     | scan_clk__L6_I0    | A v -> Y v | CLKBUFX20M | 0.023 | 0.054 |   0.276 |    0.392 | 
     | scan_clk__L7_I0    | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.329 |    0.445 | 
     | scan_clk__L8_I0    | A v -> Y v | CLKBUFX20M | 0.025 | 0.055 |   0.384 |    0.500 | 
     | scan_clk__L9_I1    | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.437 |    0.553 | 
     | scan_clk__L10_I0   | A v -> Y ^ | CLKINVX6M  | 0.024 | 0.022 |   0.459 |    0.575 | 
     | M6/U1              | B ^ -> Y ^ | MX2X6M     | 0.040 | 0.072 |   0.531 |    0.647 | 
     | RX_CLK_scan__L1_I0 | A ^ -> Y ^ | BUFX16M    | 0.048 | 0.056 |   0.587 |    0.703 | 
     | RX_CLK_scan__L2_I0 | A ^ -> Y v | CLKINVX40M | 0.036 | 0.038 |   0.625 |    0.741 | 
     | RX_CLK_scan__L3_I3 | A v -> Y ^ | CLKINVX24M | 0.026 | 0.027 |   0.653 |    0.769 | 
     | du/\Q_reg[1]       | CK ^       | SDFFRQX2M  | 0.026 | 0.001 |   0.654 |    0.770 | 
     +-----------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin U7/\Q_reg[0] /CK 
Endpoint:   U7/\Q_reg[0] /D      (^) checked with  leading edge of 'TX_CLK'
Beginpoint: U4/dut0/F/busy_reg/Q (^) triggered by  leading edge of 'RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.626
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.670
  Arrival Time                  0.787
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |            |       |       |  Time   |   Time   | 
     |----------------------+-------------+------------+-------+-------+---------+----------| 
     |                      | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.117 | 
     | UART_CLK__L1_I0      | A ^ -> Y v  | CLKINVX40M | 0.008 | 0.012 |   0.013 |   -0.104 | 
     | UART_CLK__L2_I0      | A v -> Y ^  | CLKINVX8M  | 0.014 | 0.014 |   0.027 |   -0.090 | 
     | M4/U1                | A ^ -> Y ^  | MX2X6M     | 0.051 | 0.077 |   0.104 |   -0.013 | 
     | UART_CLK_scan__L1_I0 | A ^ -> Y ^  | CLKBUFX24M | 0.030 | 0.058 |   0.162 |    0.045 | 
     | UART_CLK_scan__L2_I0 | A ^ -> Y ^  | CLKBUFX24M | 0.018 | 0.047 |   0.208 |    0.092 | 
     | UART_CLK_scan__L3_I0 | A ^ -> Y ^  | CLKBUFX12M | 0.021 | 0.043 |   0.252 |    0.135 | 
     | UART_CLK_scan__L4_I0 | A ^ -> Y ^  | CLKBUFX12M | 0.046 | 0.061 |   0.313 |    0.196 | 
     | UART_CLK_scan__L5_I0 | A ^ -> Y v  | CLKINVX32M | 0.021 | 0.023 |   0.335 |    0.219 | 
     | UART_CLK_scan__L6_I0 | A v -> Y ^  | CLKINVX24M | 0.011 | 0.014 |   0.349 |    0.232 | 
     | U10/U75              | A ^ -> Y ^  | MX2XLM     | 0.066 | 0.084 |   0.433 |    0.316 | 
     | M5/U1                | A ^ -> Y ^  | MX2X6M     | 0.039 | 0.079 |   0.511 |    0.395 | 
     | TX_CLK_scan__L1_I0   | A ^ -> Y ^  | BUFX16M    | 0.041 | 0.052 |   0.564 |    0.447 | 
     | TX_CLK_scan__L2_I0   | A ^ -> Y v  | CLKINVX32M | 0.031 | 0.034 |   0.598 |    0.481 | 
     | TX_CLK_scan__L3_I1   | A v -> Y ^  | CLKINVX32M | 0.028 | 0.028 |   0.626 |    0.509 | 
     | U4/dut0/F/busy_reg   | CK ^ -> Q ^ | SDFFRX1M   | 0.036 | 0.161 |   0.787 |    0.670 | 
     | U7/\Q_reg[0]         | D ^         | SDFFRQX1M  | 0.036 | 0.000 |   0.787 |    0.670 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                    |             |                  |       |       |  Time   |   Time   | 
     |--------------------+-------------+------------------+-------+-------+---------+----------| 
     |                    | UART_CLK ^  |                  | 0.000 |       |   0.000 |    0.117 | 
     | UART_CLK__L1_I0    | A ^ -> Y v  | CLKINVX40M       | 0.008 | 0.012 |   0.013 |    0.129 | 
     | UART_CLK__L2_I0    | A v -> Y ^  | CLKINVX8M        | 0.014 | 0.014 |   0.027 |    0.143 | 
     | M4/U1              | A ^ -> Y ^  | MX2X6M           | 0.051 | 0.077 |   0.104 |    0.221 | 
     | U10/div_clk_reg    | CK ^ -> Q ^ | SDFFSRX1M        | 0.050 | 0.233 |   0.337 |    0.454 | 
     | U10/U75            | B ^ -> Y ^  | MX2XLM           | 0.066 | 0.096 |   0.433 |    0.550 | 
     | M5/U1              | A ^ -> Y ^  | MX2X6M           | 0.039 | 0.079 |   0.512 |    0.628 | 
     | TX_CLK_scan__L1_I0 | A ^ -> Y ^  | BUFX16M          | 0.041 | 0.052 |   0.564 |    0.681 | 
     | TX_CLK_scan__L2_I0 | A ^ -> Y v  | CLKINVX32M       | 0.031 | 0.034 |   0.598 |    0.715 | 
     | TX_CLK_scan__L3_I1 | A v -> Y ^  | CLKINVX32M       | 0.028 | 0.028 |   0.626 |    0.742 | 
     | U7                 | CLK ^       | Pulse_Gen_test_1 |       |       |   0.626 |    0.743 | 
     | U7/\Q_reg[0]       | CK ^        | SDFFRQX1M        | 0.050 | 0.001 |   0.626 |    0.743 | 
     +------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin U5/SYNC_RST_reg/CK 
Endpoint:   U5/SYNC_RST_reg/D (^) checked with  leading edge of 'REF_CLK'
Beginpoint: U5/\Q_reg[1] /Q   (^) triggered by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.295
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.338
  Arrival Time                  0.455
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |            |       |       |  Time   |   Time   | 
     |---------------------+-------------+------------+-------+-------+---------+----------| 
     |                     | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.117 | 
     | REF_CLK__L1_I0      | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.011 |   0.011 |   -0.106 | 
     | REF_CLK__L2_I0      | A v -> Y ^  | CLKINVX8M  | 0.013 | 0.012 |   0.023 |   -0.094 | 
     | M3/U1               | A ^ -> Y ^  | MX2X6M     | 0.081 | 0.093 |   0.116 |   -0.001 | 
     | REF_CLK_scan__L1_I0 | A ^ -> Y ^  | CLKBUFX24M | 0.038 | 0.073 |   0.190 |    0.072 | 
     | REF_CLK_scan__L2_I0 | A ^ -> Y v  | CLKINVX40M | 0.062 | 0.046 |   0.236 |    0.119 | 
     | REF_CLK_scan__L3_I0 | A v -> Y ^  | CLKINVX40M | 0.061 | 0.053 |   0.289 |    0.172 | 
     | U5/\Q_reg[1]        | CK ^ -> Q ^ | SDFFRQX1M  | 0.049 | 0.166 |   0.455 |    0.337 | 
     | U5/SYNC_RST_reg     | D ^         | SDFFRQX1M  | 0.049 | 0.000 |   0.455 |    0.338 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.117 | 
     | REF_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.006 | 0.011 |   0.011 |    0.129 | 
     | REF_CLK__L2_I0      | A v -> Y ^ | CLKINVX8M  | 0.013 | 0.012 |   0.023 |    0.141 | 
     | M3/U1               | A ^ -> Y ^ | MX2X6M     | 0.081 | 0.093 |   0.116 |    0.233 | 
     | REF_CLK_scan__L1_I0 | A ^ -> Y ^ | CLKBUFX24M | 0.038 | 0.073 |   0.190 |    0.307 | 
     | REF_CLK_scan__L2_I0 | A ^ -> Y v | CLKINVX40M | 0.062 | 0.046 |   0.236 |    0.353 | 
     | REF_CLK_scan__L3_I0 | A v -> Y ^ | CLKINVX40M | 0.061 | 0.053 |   0.289 |    0.406 | 
     | U5/SYNC_RST_reg     | CK ^       | SDFFRQX1M  | 0.064 | 0.006 |   0.295 |    0.412 | 
     +------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin U6/\Q_reg[1] /CK 
Endpoint:   U6/\Q_reg[1] /SI (^) checked with  leading edge of 'dft_clk'
Beginpoint: U6/\Q_reg[0] /Q  (^) triggered by  leading edge of 'dft_clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.645
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.681
  Arrival Time                  0.799
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |             |            |       |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+-------+---------+----------| 
     |                       | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.118 | 
     | scan_clk__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.013 |   0.013 |   -0.105 | 
     | scan_clk__L2_I0       | A v -> Y ^  | CLKINVX6M  | 0.014 | 0.014 |   0.028 |   -0.090 | 
     | M4/U1                 | B ^ -> Y ^  | MX2X6M     | 0.051 | 0.076 |   0.104 |   -0.014 | 
     | UART_CLK_scan__L1_I0  | A ^ -> Y ^  | CLKBUFX24M | 0.030 | 0.058 |   0.162 |    0.044 | 
     | UART_CLK_scan__L2_I1  | A ^ -> Y ^  | CLKBUFX24M | 0.024 | 0.049 |   0.211 |    0.093 | 
     | UART_CLK_scan__L3_I1  | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.048 |   0.259 |    0.142 | 
     | UART_CLK_scan__L4_I1  | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.307 |    0.189 | 
     | UART_CLK_scan__L5_I1  | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.354 |    0.236 | 
     | UART_CLK_scan__L6_I1  | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.048 |   0.402 |    0.284 | 
     | UART_CLK_scan__L7_I0  | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.048 |   0.449 |    0.332 | 
     | UART_CLK_scan__L8_I0  | A ^ -> Y ^  | CLKBUFX24M | 0.024 | 0.049 |   0.498 |    0.380 | 
     | UART_CLK_scan__L9_I0  | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.046 |   0.544 |    0.427 | 
     | UART_CLK_scan__L10_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.030 | 0.052 |   0.596 |    0.478 | 
     | UART_CLK_scan__L11_I0 | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.619 |    0.501 | 
     | UART_CLK_scan__L12_I0 | A v -> Y ^  | CLKINVX40M | 0.026 | 0.024 |   0.643 |    0.526 | 
     | U6/\Q_reg[0]          | CK ^ -> Q ^ | SDFFRQX1M  | 0.046 | 0.155 |   0.798 |    0.681 | 
     | U6/\Q_reg[1]          | SI ^        | SDFFRQX1M  | 0.046 | 0.000 |   0.799 |    0.681 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | scan_clk ^ |            | 0.000 |       |   0.000 |    0.118 | 
     | scan_clk__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.131 | 
     | scan_clk__L2_I0       | A v -> Y ^ | CLKINVX6M  | 0.014 | 0.014 |   0.028 |    0.145 | 
     | M4/U1                 | B ^ -> Y ^ | MX2X6M     | 0.051 | 0.076 |   0.104 |    0.221 | 
     | UART_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.030 | 0.058 |   0.162 |    0.279 | 
     | UART_CLK_scan__L2_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.049 |   0.211 |    0.329 | 
     | UART_CLK_scan__L3_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.259 |    0.377 | 
     | UART_CLK_scan__L4_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.307 |    0.424 | 
     | UART_CLK_scan__L5_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.354 |    0.472 | 
     | UART_CLK_scan__L6_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.402 |    0.519 | 
     | UART_CLK_scan__L7_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.449 |    0.567 | 
     | UART_CLK_scan__L8_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.049 |   0.498 |    0.616 | 
     | UART_CLK_scan__L9_I0  | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.046 |   0.544 |    0.662 | 
     | UART_CLK_scan__L10_I0 | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.052 |   0.596 |    0.714 | 
     | UART_CLK_scan__L11_I0 | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.619 |    0.737 | 
     | UART_CLK_scan__L12_I0 | A v -> Y ^ | CLKINVX40M | 0.026 | 0.024 |   0.643 |    0.761 | 
     | U6/\Q_reg[1]          | CK ^       | SDFFRQX1M  | 0.026 | 0.002 |   0.645 |    0.763 | 
     +--------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin U4/dut0/S/\counter_reg[3] /CK 
Endpoint:   U4/dut0/S/\counter_reg[3] /SI (^) checked with  leading edge of 'RX_
CLK'
Beginpoint: U4/dut0/S/\counter_reg[2] /QN (^) triggered by  leading edge of 'RX_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.000
+ Hold                         -0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.050
  Arrival Time                  0.168
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |           |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+-------+---------+----------| 
     | U4/dut0/S/\counter_reg[2] | CK ^         |           | 0.050 |       |   0.000 |   -0.118 | 
     | U4/dut0/S/\counter_reg[2] | CK ^ -> QN ^ | SDFFSRX2M | 0.078 | 0.168 |   0.168 |    0.050 | 
     | U4/dut0/S/\counter_reg[3] | SI ^         | SDFFSQX1M | 0.078 | 0.000 |   0.168 |    0.050 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                 0.000
     = Beginpoint Arrival Time       0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Instance          |  Arc  |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |       |           |       |       |  Time   |   Time   | 
     |---------------------------+-------+-----------+-------+-------+---------+----------| 
     | U4/dut0/S/\counter_reg[3] | CK ^  | SDFFSQX1M | 0.050 |       |   0.000 |    0.118 | 
     +------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin U8/U0/\mem_reg[5][4] /CK 
Endpoint:   U8/U0/\mem_reg[5][4] /SI (^) checked with  leading edge of 'dft_clk'
Beginpoint: U8/U0/\mem_reg[5][3] /Q  (^) triggered by  leading edge of 'dft_clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.679
+ Hold                         -0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.713
  Arrival Time                  0.832
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |            |       |       |  Time   |   Time   | 
     |----------------------+-------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.119 | 
     | scan_clk__L1_I0      | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.013 |   0.013 |   -0.106 | 
     | scan_clk__L2_I1      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.051 |   0.064 |   -0.055 | 
     | scan_clk__L3_I0      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.053 |   0.117 |   -0.002 | 
     | scan_clk__L4_I0      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.169 |    0.050 | 
     | scan_clk__L5_I0      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.053 |   0.222 |    0.103 | 
     | scan_clk__L6_I0      | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.276 |    0.157 | 
     | scan_clk__L7_I0      | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.329 |    0.210 | 
     | scan_clk__L8_I0      | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.384 |    0.265 | 
     | scan_clk__L9_I0      | A v -> Y ^  | CLKINVX6M  | 0.015 | 0.017 |   0.401 |    0.282 | 
     | M3/U1                | B ^ -> Y ^  | MX2X6M     | 0.081 | 0.092 |   0.492 |    0.374 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^  | CLKBUFX24M | 0.038 | 0.073 |   0.566 |    0.447 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v  | CLKINVX40M | 0.062 | 0.046 |   0.612 |    0.494 | 
     | REF_CLK_scan__L3_I2  | A v -> Y ^  | CLKINVX40M | 0.032 | 0.037 |   0.649 |    0.530 | 
     | U8/U0/\mem_reg[5][3] | CK ^ -> Q ^ | SDFFRQX1M  | 0.079 | 0.183 |   0.832 |    0.713 | 
     | U8/U0/\mem_reg[5][4] | SI ^        | SDFFRQX1M  | 0.079 | 0.000 |   0.832 |    0.713 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.119 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.132 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.024 | 0.051 |   0.064 |    0.183 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.022 | 0.053 |   0.117 |    0.236 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.169 |    0.288 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.024 | 0.053 |   0.222 |    0.341 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.023 | 0.054 |   0.276 |    0.395 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.329 |    0.448 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.025 | 0.055 |   0.384 |    0.503 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.017 |   0.401 |    0.520 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.092 |   0.493 |    0.611 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.038 | 0.073 |   0.566 |    0.685 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.062 | 0.046 |   0.612 |    0.731 | 
     | REF_CLK_scan__L3_I0  | A v -> Y ^ | CLKINVX40M | 0.061 | 0.053 |   0.665 |    0.784 | 
     | U8/U0/\mem_reg[5][4] | CK ^       | SDFFRQX1M  | 0.073 | 0.014 |   0.679 |    0.798 | 
     +-------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin du/pulse_ff_reg/CK 
Endpoint:   du/pulse_ff_reg/D (^) checked with  leading edge of 'UART_CLK'
Beginpoint: du/\Q_reg[1] /Q   (^) triggered by  leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.666
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.707
  Arrival Time                  0.827
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |            |       |       |  Time   |   Time   | 
     |----------------------+-------------+------------+-------+-------+---------+----------| 
     |                      | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.120 | 
     | UART_CLK__L1_I0      | A ^ -> Y v  | CLKINVX40M | 0.008 | 0.012 |   0.013 |   -0.107 | 
     | UART_CLK__L2_I0      | A v -> Y ^  | CLKINVX8M  | 0.014 | 0.014 |   0.027 |   -0.093 | 
     | M4/U1                | A ^ -> Y ^  | MX2X6M     | 0.051 | 0.077 |   0.104 |   -0.016 | 
     | UART_CLK_scan__L1_I0 | A ^ -> Y ^  | CLKBUFX24M | 0.030 | 0.058 |   0.162 |    0.042 | 
     | UART_CLK_scan__L2_I0 | A ^ -> Y ^  | CLKBUFX24M | 0.018 | 0.047 |   0.208 |    0.089 | 
     | UART_CLK_scan__L3_I0 | A ^ -> Y ^  | CLKBUFX12M | 0.021 | 0.043 |   0.252 |    0.132 | 
     | UART_CLK_scan__L4_I0 | A ^ -> Y ^  | CLKBUFX12M | 0.046 | 0.061 |   0.313 |    0.193 | 
     | UART_CLK_scan__L5_I0 | A ^ -> Y v  | CLKINVX32M | 0.021 | 0.023 |   0.335 |    0.215 | 
     | UART_CLK_scan__L6_I0 | A v -> Y ^  | CLKINVX24M | 0.011 | 0.014 |   0.349 |    0.229 | 
     | U11/U65              | A ^ -> Y ^  | MX2XLM     | 0.107 | 0.108 |   0.457 |    0.337 | 
     | M6/U1                | A ^ -> Y ^  | MX2X6M     | 0.041 | 0.085 |   0.542 |    0.422 | 
     | RX_CLK_scan__L1_I0   | A ^ -> Y ^  | BUFX16M    | 0.048 | 0.056 |   0.598 |    0.478 | 
     | RX_CLK_scan__L2_I0   | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.038 |   0.637 |    0.517 | 
     | RX_CLK_scan__L3_I3   | A v -> Y ^  | CLKINVX24M | 0.026 | 0.027 |   0.664 |    0.544 | 
     | du/\Q_reg[1]         | CK ^ -> Q ^ | SDFFRQX2M  | 0.063 | 0.163 |   0.827 |    0.707 | 
     | du/pulse_ff_reg      | D ^         | SDFFRQX1M  | 0.063 | 0.000 |   0.827 |    0.707 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.120 | 
     | UART_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.008 | 0.012 |   0.013 |    0.132 | 
     | UART_CLK__L2_I0      | A v -> Y ^ | CLKINVX8M  | 0.014 | 0.014 |   0.027 |    0.146 | 
     | M4/U1                | A ^ -> Y ^ | MX2X6M     | 0.051 | 0.077 |   0.104 |    0.224 | 
     | UART_CLK_scan__L1_I0 | A ^ -> Y ^ | CLKBUFX24M | 0.030 | 0.058 |   0.162 |    0.282 | 
     | UART_CLK_scan__L2_I0 | A ^ -> Y ^ | CLKBUFX24M | 0.018 | 0.047 |   0.208 |    0.328 | 
     | UART_CLK_scan__L3_I0 | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.043 |   0.252 |    0.371 | 
     | UART_CLK_scan__L4_I0 | A ^ -> Y ^ | CLKBUFX12M | 0.046 | 0.061 |   0.313 |    0.432 | 
     | UART_CLK_scan__L5_I0 | A ^ -> Y v | CLKINVX32M | 0.021 | 0.023 |   0.335 |    0.455 | 
     | UART_CLK_scan__L6_I0 | A v -> Y ^ | CLKINVX24M | 0.011 | 0.014 |   0.349 |    0.469 | 
     | U11/U65              | A ^ -> Y ^ | MX2XLM     | 0.107 | 0.108 |   0.457 |    0.576 | 
     | M6/U1                | A ^ -> Y ^ | MX2X6M     | 0.041 | 0.085 |   0.542 |    0.662 | 
     | RX_CLK_scan__L1_I0   | A ^ -> Y ^ | BUFX16M    | 0.048 | 0.056 |   0.598 |    0.718 | 
     | RX_CLK_scan__L2_I0   | A ^ -> Y v | CLKINVX40M | 0.036 | 0.038 |   0.637 |    0.756 | 
     | RX_CLK_scan__L3_I3   | A v -> Y ^ | CLKINVX24M | 0.026 | 0.027 |   0.664 |    0.784 | 
     | du/pulse_ff_reg      | CK ^       | SDFFRQX1M  | 0.026 | 0.002 |   0.666 |    0.785 | 
     +-------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin du/\sync_bus_reg[0] /CK 
Endpoint:   du/\sync_bus_reg[0] /SI (^) checked with  leading edge of 'dft_clk'
Beginpoint: du/pulse_ff_reg/Q       (^) triggered by  leading edge of 'dft_clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.654
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.694
  Arrival Time                  0.815
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |            |       |       |  Time   |   Time   | 
     |---------------------+-------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.121 | 
     | scan_clk__L1_I0     | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.013 |   0.013 |   -0.108 | 
     | scan_clk__L2_I1     | A v -> Y v  | CLKBUFX20M | 0.024 | 0.051 |   0.064 |   -0.057 | 
     | scan_clk__L3_I0     | A v -> Y v  | CLKBUFX20M | 0.022 | 0.053 |   0.117 |   -0.004 | 
     | scan_clk__L4_I0     | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.169 |    0.048 | 
     | scan_clk__L5_I0     | A v -> Y v  | CLKBUFX20M | 0.024 | 0.053 |   0.222 |    0.101 | 
     | scan_clk__L6_I0     | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.276 |    0.155 | 
     | scan_clk__L7_I0     | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.329 |    0.208 | 
     | scan_clk__L8_I0     | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.384 |    0.263 | 
     | scan_clk__L9_I1     | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.437 |    0.316 | 
     | scan_clk__L10_I0    | A v -> Y ^  | CLKINVX6M  | 0.024 | 0.022 |   0.459 |    0.338 | 
     | M6/U1               | B ^ -> Y ^  | MX2X6M     | 0.040 | 0.072 |   0.531 |    0.410 | 
     | RX_CLK_scan__L1_I0  | A ^ -> Y ^  | BUFX16M    | 0.048 | 0.056 |   0.587 |    0.466 | 
     | RX_CLK_scan__L2_I0  | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.038 |   0.625 |    0.505 | 
     | RX_CLK_scan__L3_I3  | A v -> Y ^  | CLKINVX24M | 0.026 | 0.027 |   0.653 |    0.532 | 
     | du/pulse_ff_reg     | CK ^ -> Q ^ | SDFFRQX1M  | 0.055 | 0.162 |   0.814 |    0.694 | 
     | du/\sync_bus_reg[0] | SI ^        | SDFFRQX4M  | 0.055 | 0.000 |   0.815 |    0.694 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.121 | 
     | scan_clk__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.134 | 
     | scan_clk__L2_I1     | A v -> Y v | CLKBUFX20M | 0.024 | 0.051 |   0.064 |    0.185 | 
     | scan_clk__L3_I0     | A v -> Y v | CLKBUFX20M | 0.022 | 0.053 |   0.117 |    0.238 | 
     | scan_clk__L4_I0     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.169 |    0.290 | 
     | scan_clk__L5_I0     | A v -> Y v | CLKBUFX20M | 0.024 | 0.053 |   0.222 |    0.343 | 
     | scan_clk__L6_I0     | A v -> Y v | CLKBUFX20M | 0.023 | 0.054 |   0.276 |    0.397 | 
     | scan_clk__L7_I0     | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.329 |    0.450 | 
     | scan_clk__L8_I0     | A v -> Y v | CLKBUFX20M | 0.025 | 0.055 |   0.384 |    0.505 | 
     | scan_clk__L9_I1     | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.437 |    0.558 | 
     | scan_clk__L10_I0    | A v -> Y ^ | CLKINVX6M  | 0.024 | 0.022 |   0.459 |    0.580 | 
     | M6/U1               | B ^ -> Y ^ | MX2X6M     | 0.040 | 0.072 |   0.531 |    0.652 | 
     | RX_CLK_scan__L1_I0  | A ^ -> Y ^ | BUFX16M    | 0.048 | 0.056 |   0.587 |    0.708 | 
     | RX_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.036 | 0.038 |   0.625 |    0.746 | 
     | RX_CLK_scan__L3_I3  | A v -> Y ^ | CLKINVX24M | 0.026 | 0.027 |   0.653 |    0.774 | 
     | du/\sync_bus_reg[0] | CK ^       | SDFFRQX4M  | 0.026 | 0.001 |   0.654 |    0.775 | 
     +------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin U5/SYNC_RST_reg/CK 
Endpoint:   U5/SYNC_RST_reg/SI (^) checked with  leading edge of 'dft_clk'
Beginpoint: U5/\Q_reg[1] /Q    (^) triggered by  leading edge of 'dft_clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.671
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.707
  Arrival Time                  0.831
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |            |       |       |  Time   |   Time   | 
     |---------------------+-------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.124 | 
     | scan_clk__L1_I0     | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.013 |   0.013 |   -0.111 | 
     | scan_clk__L2_I1     | A v -> Y v  | CLKBUFX20M | 0.024 | 0.051 |   0.064 |   -0.060 | 
     | scan_clk__L3_I0     | A v -> Y v  | CLKBUFX20M | 0.022 | 0.053 |   0.117 |   -0.007 | 
     | scan_clk__L4_I0     | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.169 |    0.045 | 
     | scan_clk__L5_I0     | A v -> Y v  | CLKBUFX20M | 0.024 | 0.053 |   0.222 |    0.098 | 
     | scan_clk__L6_I0     | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.276 |    0.152 | 
     | scan_clk__L7_I0     | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.329 |    0.205 | 
     | scan_clk__L8_I0     | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.384 |    0.260 | 
     | scan_clk__L9_I0     | A v -> Y ^  | CLKINVX6M  | 0.015 | 0.017 |   0.401 |    0.277 | 
     | M3/U1               | B ^ -> Y ^  | MX2X6M     | 0.081 | 0.092 |   0.492 |    0.368 | 
     | REF_CLK_scan__L1_I0 | A ^ -> Y ^  | CLKBUFX24M | 0.038 | 0.073 |   0.566 |    0.442 | 
     | REF_CLK_scan__L2_I0 | A ^ -> Y v  | CLKINVX40M | 0.062 | 0.046 |   0.612 |    0.488 | 
     | REF_CLK_scan__L3_I0 | A v -> Y ^  | CLKINVX40M | 0.061 | 0.053 |   0.665 |    0.541 | 
     | U5/\Q_reg[1]        | CK ^ -> Q ^ | SDFFRQX1M  | 0.049 | 0.166 |   0.831 |    0.707 | 
     | U5/SYNC_RST_reg     | SI ^        | SDFFRQX1M  | 0.049 | 0.000 |   0.831 |    0.707 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.124 | 
     | scan_clk__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.137 | 
     | scan_clk__L2_I1     | A v -> Y v | CLKBUFX20M | 0.024 | 0.051 |   0.064 |    0.188 | 
     | scan_clk__L3_I0     | A v -> Y v | CLKBUFX20M | 0.022 | 0.053 |   0.117 |    0.241 | 
     | scan_clk__L4_I0     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.169 |    0.293 | 
     | scan_clk__L5_I0     | A v -> Y v | CLKBUFX20M | 0.024 | 0.053 |   0.222 |    0.346 | 
     | scan_clk__L6_I0     | A v -> Y v | CLKBUFX20M | 0.023 | 0.054 |   0.276 |    0.400 | 
     | scan_clk__L7_I0     | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.329 |    0.453 | 
     | scan_clk__L8_I0     | A v -> Y v | CLKBUFX20M | 0.025 | 0.055 |   0.384 |    0.508 | 
     | scan_clk__L9_I0     | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.017 |   0.401 |    0.525 | 
     | M3/U1               | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.092 |   0.493 |    0.617 | 
     | REF_CLK_scan__L1_I0 | A ^ -> Y ^ | CLKBUFX24M | 0.038 | 0.073 |   0.566 |    0.690 | 
     | REF_CLK_scan__L2_I0 | A ^ -> Y v | CLKINVX40M | 0.062 | 0.046 |   0.612 |    0.737 | 
     | REF_CLK_scan__L3_I0 | A v -> Y ^ | CLKINVX40M | 0.061 | 0.053 |   0.665 |    0.789 | 
     | U5/SYNC_RST_reg     | CK ^       | SDFFRQX1M  | 0.064 | 0.006 |   0.671 |    0.795 | 
     +------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin U0/\Address_reg_reg[1] /CK 
Endpoint:   U0/\Address_reg_reg[1] /SI (^) checked with  leading edge of 'dft_
clk'
Beginpoint: U0/\Address_reg_reg[0] /Q  (^) triggered by  leading edge of 'dft_
clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.655
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.690
  Arrival Time                  0.815
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |            |       |       |  Time   |   Time   | 
     |------------------------+-------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.125 | 
     | scan_clk__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.013 |   0.013 |   -0.112 | 
     | scan_clk__L2_I1        | A v -> Y v  | CLKBUFX20M | 0.024 | 0.051 |   0.064 |   -0.061 | 
     | scan_clk__L3_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.053 |   0.117 |   -0.008 | 
     | scan_clk__L4_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.169 |    0.044 | 
     | scan_clk__L5_I0        | A v -> Y v  | CLKBUFX20M | 0.024 | 0.053 |   0.222 |    0.097 | 
     | scan_clk__L6_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.276 |    0.151 | 
     | scan_clk__L7_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.329 |    0.204 | 
     | scan_clk__L8_I0        | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.384 |    0.259 | 
     | scan_clk__L9_I0        | A v -> Y ^  | CLKINVX6M  | 0.015 | 0.017 |   0.401 |    0.276 | 
     | M3/U1                  | B ^ -> Y ^  | MX2X6M     | 0.081 | 0.092 |   0.492 |    0.367 | 
     | REF_CLK_scan__L1_I0    | A ^ -> Y ^  | CLKBUFX24M | 0.038 | 0.073 |   0.566 |    0.441 | 
     | REF_CLK_scan__L2_I0    | A ^ -> Y v  | CLKINVX40M | 0.062 | 0.046 |   0.612 |    0.487 | 
     | REF_CLK_scan__L3_I3    | A v -> Y ^  | CLKINVX40M | 0.032 | 0.038 |   0.651 |    0.526 | 
     | U0/\Address_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX1M  | 0.055 | 0.164 |   0.815 |    0.690 | 
     | U0/\Address_reg_reg[1] | SI ^        | SDFFRQX1M  | 0.055 | 0.000 |   0.815 |    0.690 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.125 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.138 | 
     | scan_clk__L2_I1        | A v -> Y v | CLKBUFX20M | 0.024 | 0.051 |   0.064 |    0.189 | 
     | scan_clk__L3_I0        | A v -> Y v | CLKBUFX20M | 0.022 | 0.053 |   0.117 |    0.242 | 
     | scan_clk__L4_I0        | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.169 |    0.294 | 
     | scan_clk__L5_I0        | A v -> Y v | CLKBUFX20M | 0.024 | 0.053 |   0.222 |    0.347 | 
     | scan_clk__L6_I0        | A v -> Y v | CLKBUFX20M | 0.023 | 0.054 |   0.276 |    0.401 | 
     | scan_clk__L7_I0        | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.329 |    0.454 | 
     | scan_clk__L8_I0        | A v -> Y v | CLKBUFX20M | 0.025 | 0.055 |   0.384 |    0.509 | 
     | scan_clk__L9_I0        | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.017 |   0.401 |    0.526 | 
     | M3/U1                  | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.092 |   0.492 |    0.617 | 
     | REF_CLK_scan__L1_I0    | A ^ -> Y ^ | CLKBUFX24M | 0.038 | 0.073 |   0.566 |    0.691 | 
     | REF_CLK_scan__L2_I0    | A ^ -> Y v | CLKINVX40M | 0.062 | 0.046 |   0.612 |    0.737 | 
     | REF_CLK_scan__L3_I3    | A v -> Y ^ | CLKINVX40M | 0.032 | 0.038 |   0.651 |    0.776 | 
     | U0/\Address_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.032 | 0.004 |   0.655 |    0.780 | 
     +---------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin U4/dut0/S/\mem_reg[2] /CK 
Endpoint:   U4/dut0/S/\mem_reg[2] /SI (^) checked with  leading edge of 'RX_CLK'
Beginpoint: U4/dut0/S/\mem_reg[1] /Q  (^) triggered by  leading edge of 'RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.161
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |             |          |       |       |  Time   |   Time   | 
     |-----------------------+-------------+----------+-------+-------+---------+----------| 
     | U4/dut0/S/\mem_reg[1] | CK ^        |          | 0.050 |       |   0.000 |   -0.125 | 
     | U4/dut0/S/\mem_reg[1] | CK ^ -> Q ^ | SDFFRX1M | 0.036 | 0.161 |   0.161 |    0.036 | 
     | U4/dut0/S/\mem_reg[2] | SI ^        | SDFFRX1M | 0.036 | 0.000 |   0.161 |    0.036 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                 0.000
     = Beginpoint Arrival Time       0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Instance        |  Arc  |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |       |          |       |       |  Time   |   Time   | 
     |-----------------------+-------+----------+-------+-------+---------+----------| 
     | U4/dut0/S/\mem_reg[2] | CK ^  | SDFFRX1M | 0.050 |       |   0.000 |    0.125 | 
     +-------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin U4/dut0/F/\current_state_reg[2] /CK 
Endpoint:   U4/dut0/F/\current_state_reg[2] /SI (^) checked with  leading edge 
of 'RX_CLK'
Beginpoint: U4/dut0/F/\current_state_reg[1] /QN (^) triggered by  leading edge 
of 'RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.000
+ Hold                         -0.069
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.031
  Arrival Time                  0.157
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |          |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+-------+---------+----------| 
     | U4/dut0/F/\current_state_reg[1] | CK ^         |          | 0.050 |       |   0.000 |   -0.126 | 
     | U4/dut0/F/\current_state_reg[1] | CK ^ -> QN ^ | SDFFRX1M | 0.106 | 0.156 |   0.156 |    0.030 | 
     | U4/dut0/F/\current_state_reg[2] | SI ^         | SDFFRX1M | 0.106 | 0.000 |   0.157 |    0.031 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                 0.000
     = Beginpoint Arrival Time       0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |       |          |       |       |  Time   |   Time   | 
     |---------------------------------+-------+----------+-------+-------+---------+----------| 
     | U4/dut0/F/\current_state_reg[2] | CK ^  | SDFFRX1M | 0.050 |       |   0.000 |    0.126 | 
     +-----------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin du/enable_pulse_reg/CK 
Endpoint:   du/enable_pulse_reg/SI (^) checked with  leading edge of 'dft_clk'
Beginpoint: du/\Q_reg[1] /Q        (^) triggered by  leading edge of 'dft_clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.655
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.690
  Arrival Time                  0.816
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |            |       |       |  Time   |   Time   | 
     |---------------------+-------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.126 | 
     | scan_clk__L1_I0     | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.013 |   0.013 |   -0.113 | 
     | scan_clk__L2_I1     | A v -> Y v  | CLKBUFX20M | 0.024 | 0.051 |   0.064 |   -0.062 | 
     | scan_clk__L3_I0     | A v -> Y v  | CLKBUFX20M | 0.022 | 0.053 |   0.117 |   -0.009 | 
     | scan_clk__L4_I0     | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.169 |    0.043 | 
     | scan_clk__L5_I0     | A v -> Y v  | CLKBUFX20M | 0.024 | 0.053 |   0.222 |    0.096 | 
     | scan_clk__L6_I0     | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.276 |    0.150 | 
     | scan_clk__L7_I0     | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.329 |    0.203 | 
     | scan_clk__L8_I0     | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.384 |    0.258 | 
     | scan_clk__L9_I1     | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.437 |    0.311 | 
     | scan_clk__L10_I0    | A v -> Y ^  | CLKINVX6M  | 0.024 | 0.022 |   0.459 |    0.333 | 
     | M6/U1               | B ^ -> Y ^  | MX2X6M     | 0.040 | 0.072 |   0.531 |    0.405 | 
     | RX_CLK_scan__L1_I0  | A ^ -> Y ^  | BUFX16M    | 0.048 | 0.056 |   0.587 |    0.461 | 
     | RX_CLK_scan__L2_I0  | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.038 |   0.625 |    0.499 | 
     | RX_CLK_scan__L3_I3  | A v -> Y ^  | CLKINVX24M | 0.026 | 0.027 |   0.653 |    0.527 | 
     | du/\Q_reg[1]        | CK ^ -> Q ^ | SDFFRQX2M  | 0.063 | 0.163 |   0.816 |    0.690 | 
     | du/enable_pulse_reg | SI ^        | SDFFRQX1M  | 0.063 | 0.000 |   0.816 |    0.690 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.126 | 
     | scan_clk__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.139 | 
     | scan_clk__L2_I1     | A v -> Y v | CLKBUFX20M | 0.024 | 0.051 |   0.064 |    0.190 | 
     | scan_clk__L3_I0     | A v -> Y v | CLKBUFX20M | 0.022 | 0.053 |   0.117 |    0.243 | 
     | scan_clk__L4_I0     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.169 |    0.295 | 
     | scan_clk__L5_I0     | A v -> Y v | CLKBUFX20M | 0.024 | 0.053 |   0.222 |    0.348 | 
     | scan_clk__L6_I0     | A v -> Y v | CLKBUFX20M | 0.023 | 0.054 |   0.276 |    0.402 | 
     | scan_clk__L7_I0     | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.329 |    0.455 | 
     | scan_clk__L8_I0     | A v -> Y v | CLKBUFX20M | 0.025 | 0.055 |   0.384 |    0.510 | 
     | scan_clk__L9_I1     | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.437 |    0.563 | 
     | scan_clk__L10_I0    | A v -> Y ^ | CLKINVX6M  | 0.024 | 0.022 |   0.459 |    0.586 | 
     | M6/U1               | B ^ -> Y ^ | MX2X6M     | 0.040 | 0.072 |   0.531 |    0.657 | 
     | RX_CLK_scan__L1_I0  | A ^ -> Y ^ | BUFX16M    | 0.048 | 0.056 |   0.587 |    0.713 | 
     | RX_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.036 | 0.038 |   0.625 |    0.752 | 
     | RX_CLK_scan__L3_I3  | A v -> Y ^ | CLKINVX24M | 0.026 | 0.027 |   0.653 |    0.779 | 
     | du/enable_pulse_reg | CK ^       | SDFFRQX1M  | 0.026 | 0.002 |   0.655 |    0.781 | 
     +------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin U8/D1/\Q_reg[0] /CK 
Endpoint:   U8/D1/\Q_reg[0] /SI  (^) checked with  leading edge of 'TX_CLK'
Beginpoint: U8/D1/\OUT_reg[3] /Q (^) triggered by  leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.165
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                   |             |           |       |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+-------+---------+----------| 
     | U8/D1/\OUT_reg[3] | CK ^        |           | 0.050 |       |   0.000 |   -0.126 | 
     | U8/D1/\OUT_reg[3] | CK ^ -> Q ^ | SDFFRQX1M | 0.064 | 0.165 |   0.165 |    0.039 | 
     | U8/D1/\Q_reg[0]   | SI ^        | SDFFRQX2M | 0.064 | 0.000 |   0.165 |    0.039 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                 0.000
     = Beginpoint Arrival Time       0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |    Instance     |  Arc  |   Cell    |  Slew | Delay | Arrival | Required | 
     |                 |       |           |       |       |  Time   |   Time   | 
     |-----------------+-------+-----------+-------+-------+---------+----------| 
     | U8/D1/\Q_reg[0] | CK ^  | SDFFRQX2M | 0.050 |       |   0.000 |    0.126 | 
     +--------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin U7/\Q_reg[1] /CK 
Endpoint:   U7/\Q_reg[1] /D (^) checked with  leading edge of 'TX_CLK'
Beginpoint: U7/\Q_reg[0] /Q (^) triggered by  leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.626
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.668
  Arrival Time                  0.794
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                      |             |                  |       |       |  Time   |   Time   | 
     |----------------------+-------------+------------------+-------+-------+---------+----------| 
     |                      | UART_CLK ^  |                  | 0.000 |       |   0.000 |   -0.126 | 
     | UART_CLK__L1_I0      | A ^ -> Y v  | CLKINVX40M       | 0.008 | 0.012 |   0.013 |   -0.114 | 
     | UART_CLK__L2_I0      | A v -> Y ^  | CLKINVX8M        | 0.014 | 0.014 |   0.027 |   -0.100 | 
     | M4/U1                | A ^ -> Y ^  | MX2X6M           | 0.051 | 0.077 |   0.104 |   -0.023 | 
     | UART_CLK_scan__L1_I0 | A ^ -> Y ^  | CLKBUFX24M       | 0.030 | 0.058 |   0.162 |    0.035 | 
     | UART_CLK_scan__L2_I0 | A ^ -> Y ^  | CLKBUFX24M       | 0.018 | 0.047 |   0.208 |    0.082 | 
     | UART_CLK_scan__L3_I0 | A ^ -> Y ^  | CLKBUFX12M       | 0.021 | 0.043 |   0.252 |    0.125 | 
     | UART_CLK_scan__L4_I0 | A ^ -> Y ^  | CLKBUFX12M       | 0.046 | 0.061 |   0.313 |    0.186 | 
     | UART_CLK_scan__L5_I0 | A ^ -> Y v  | CLKINVX32M       | 0.021 | 0.023 |   0.335 |    0.209 | 
     | UART_CLK_scan__L6_I0 | A v -> Y ^  | CLKINVX24M       | 0.011 | 0.014 |   0.349 |    0.223 | 
     | U10/U75              | A ^ -> Y ^  | MX2XLM           | 0.066 | 0.084 |   0.433 |    0.306 | 
     | M5/U1                | A ^ -> Y ^  | MX2X6M           | 0.039 | 0.079 |   0.511 |    0.385 | 
     | TX_CLK_scan__L1_I0   | A ^ -> Y ^  | BUFX16M          | 0.041 | 0.052 |   0.564 |    0.437 | 
     | TX_CLK_scan__L2_I0   | A ^ -> Y v  | CLKINVX32M       | 0.031 | 0.034 |   0.598 |    0.471 | 
     | TX_CLK_scan__L3_I1   | A v -> Y ^  | CLKINVX32M       | 0.028 | 0.028 |   0.626 |    0.499 | 
     | U7                   | CLK ^       | Pulse_Gen_test_1 |       |       |   0.626 |    0.499 | 
     | U7/\Q_reg[0]         | CK ^ -> Q ^ | SDFFRQX1M        | 0.068 | 0.168 |   0.794 |    0.668 | 
     | U7/\Q_reg[1]         | D ^         | SDFFRQX1M        | 0.068 | 0.000 |   0.794 |    0.668 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                    |             |                  |       |       |  Time   |   Time   | 
     |--------------------+-------------+------------------+-------+-------+---------+----------| 
     |                    | UART_CLK ^  |                  | 0.000 |       |   0.000 |    0.126 | 
     | UART_CLK__L1_I0    | A ^ -> Y v  | CLKINVX40M       | 0.008 | 0.012 |   0.012 |    0.139 | 
     | UART_CLK__L2_I0    | A v -> Y ^  | CLKINVX8M        | 0.014 | 0.014 |   0.026 |    0.153 | 
     | M4/U1              | A ^ -> Y ^  | MX2X6M           | 0.051 | 0.077 |   0.104 |    0.230 | 
     | U10/div_clk_reg    | CK ^ -> Q ^ | SDFFSRX1M        | 0.050 | 0.233 |   0.337 |    0.463 | 
     | U10/U75            | B ^ -> Y ^  | MX2XLM           | 0.066 | 0.096 |   0.433 |    0.559 | 
     | M5/U1              | A ^ -> Y ^  | MX2X6M           | 0.039 | 0.079 |   0.512 |    0.638 | 
     | TX_CLK_scan__L1_I0 | A ^ -> Y ^  | BUFX16M          | 0.041 | 0.052 |   0.564 |    0.690 | 
     | TX_CLK_scan__L2_I0 | A ^ -> Y v  | CLKINVX32M       | 0.031 | 0.034 |   0.598 |    0.724 | 
     | TX_CLK_scan__L3_I1 | A v -> Y ^  | CLKINVX32M       | 0.028 | 0.028 |   0.626 |    0.752 | 
     | U7                 | CLK ^       | Pulse_Gen_test_1 |       |       |   0.626 |    0.753 | 
     | U7/\Q_reg[1]       | CK ^        | SDFFRQX1M        | 0.050 | 0.001 |   0.626 |    0.753 | 
     +------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin U4/dut0/S/\mem_reg[7] /CK 
Endpoint:   U4/dut0/S/\mem_reg[7] /SI (^) checked with  leading edge of 'RX_CLK'
Beginpoint: U4/dut0/S/\mem_reg[6] /Q  (^) triggered by  leading edge of 'RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.163
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |             |          |       |       |  Time   |   Time   | 
     |-----------------------+-------------+----------+-------+-------+---------+----------| 
     | U4/dut0/S/\mem_reg[6] | CK ^        |          | 0.050 |       |   0.000 |   -0.127 | 
     | U4/dut0/S/\mem_reg[6] | CK ^ -> Q ^ | SDFFRX1M | 0.038 | 0.163 |   0.163 |    0.036 | 
     | U4/dut0/S/\mem_reg[7] | SI ^        | SDFFRX1M | 0.038 | 0.000 |   0.163 |    0.036 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                 0.000
     = Beginpoint Arrival Time       0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Instance        |  Arc  |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |       |          |       |       |  Time   |   Time   | 
     |-----------------------+-------+----------+-------+-------+---------+----------| 
     | U4/dut0/S/\mem_reg[7] | CK ^  | SDFFRX1M | 0.050 |       |   0.000 |    0.127 | 
     +-------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin U4/dut0/S/\mem_reg[4] /CK 
Endpoint:   U4/dut0/S/\mem_reg[4] /SI (^) checked with  leading edge of 'RX_CLK'
Beginpoint: U4/dut0/S/\mem_reg[3] /Q  (^) triggered by  leading edge of 'RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.163
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |             |          |       |       |  Time   |   Time   | 
     |-----------------------+-------------+----------+-------+-------+---------+----------| 
     | U4/dut0/S/\mem_reg[3] | CK ^        |          | 0.050 |       |   0.000 |   -0.127 | 
     | U4/dut0/S/\mem_reg[3] | CK ^ -> Q ^ | SDFFRX1M | 0.038 | 0.163 |   0.163 |    0.036 | 
     | U4/dut0/S/\mem_reg[4] | SI ^        | SDFFRX1M | 0.038 | 0.000 |   0.163 |    0.036 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                 0.000
     = Beginpoint Arrival Time       0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Instance        |  Arc  |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |       |          |       |       |  Time   |   Time   | 
     |-----------------------+-------+----------+-------+-------+---------+----------| 
     | U4/dut0/S/\mem_reg[4] | CK ^  | SDFFRX1M | 0.050 |       |   0.000 |    0.127 | 
     +-------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin U8/U0/\mem_reg[0][5] /CK 
Endpoint:   U8/U0/\mem_reg[0][5] /SI (^) checked with  leading edge of 'dft_clk'
Beginpoint: U8/U0/\mem_reg[0][4] /Q  (^) triggered by  leading edge of 'dft_clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.679
+ Hold                         -0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.713
  Arrival Time                  0.840
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |            |       |       |  Time   |   Time   | 
     |----------------------+-------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.127 | 
     | scan_clk__L1_I0      | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.013 |   0.013 |   -0.114 | 
     | scan_clk__L2_I1      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.051 |   0.064 |   -0.063 | 
     | scan_clk__L3_I0      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.053 |   0.117 |   -0.010 | 
     | scan_clk__L4_I0      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.169 |    0.041 | 
     | scan_clk__L5_I0      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.053 |   0.222 |    0.095 | 
     | scan_clk__L6_I0      | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.276 |    0.149 | 
     | scan_clk__L7_I0      | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.329 |    0.202 | 
     | scan_clk__L8_I0      | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.384 |    0.257 | 
     | scan_clk__L9_I0      | A v -> Y ^  | CLKINVX6M  | 0.015 | 0.017 |   0.401 |    0.274 | 
     | M3/U1                | B ^ -> Y ^  | MX2X6M     | 0.081 | 0.092 |   0.492 |    0.365 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^  | CLKBUFX24M | 0.038 | 0.073 |   0.566 |    0.439 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v  | CLKINVX40M | 0.062 | 0.046 |   0.612 |    0.485 | 
     | REF_CLK_scan__L3_I4  | A v -> Y ^  | CLKINVX40M | 0.032 | 0.036 |   0.648 |    0.521 | 
     | U8/U0/\mem_reg[0][4] | CK ^ -> Q ^ | SDFFRQX1M  | 0.093 | 0.192 |   0.840 |    0.713 | 
     | U8/U0/\mem_reg[0][5] | SI ^        | SDFFRQX1M  | 0.093 | 0.000 |   0.840 |    0.713 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.127 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.140 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.024 | 0.051 |   0.064 |    0.191 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.022 | 0.053 |   0.117 |    0.244 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.169 |    0.296 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.024 | 0.053 |   0.222 |    0.349 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.023 | 0.054 |   0.276 |    0.403 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.329 |    0.456 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.025 | 0.055 |   0.384 |    0.511 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.017 |   0.401 |    0.528 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.092 |   0.493 |    0.620 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.038 | 0.073 |   0.566 |    0.693 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.062 | 0.046 |   0.612 |    0.740 | 
     | REF_CLK_scan__L3_I0  | A v -> Y ^ | CLKINVX40M | 0.061 | 0.053 |   0.665 |    0.792 | 
     | U8/U0/\mem_reg[0][5] | CK ^       | SDFFRQX1M  | 0.073 | 0.014 |   0.679 |    0.807 | 
     +-------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin U0/\Address_reg_reg[3] /CK 
Endpoint:   U0/\Address_reg_reg[3] /SI (^) checked with  leading edge of 'dft_
clk'
Beginpoint: U0/\Address_reg_reg[2] /Q  (^) triggered by  leading edge of 'dft_
clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.655
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.690
  Arrival Time                  0.818
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |            |       |       |  Time   |   Time   | 
     |------------------------+-------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.127 | 
     | scan_clk__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.013 |   0.013 |   -0.114 | 
     | scan_clk__L2_I1        | A v -> Y v  | CLKBUFX20M | 0.024 | 0.051 |   0.064 |   -0.064 | 
     | scan_clk__L3_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.053 |   0.117 |   -0.010 | 
     | scan_clk__L4_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.169 |    0.041 | 
     | scan_clk__L5_I0        | A v -> Y v  | CLKBUFX20M | 0.024 | 0.053 |   0.222 |    0.095 | 
     | scan_clk__L6_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.276 |    0.149 | 
     | scan_clk__L7_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.329 |    0.202 | 
     | scan_clk__L8_I0        | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.384 |    0.256 | 
     | scan_clk__L9_I0        | A v -> Y ^  | CLKINVX6M  | 0.015 | 0.017 |   0.401 |    0.273 | 
     | M3/U1                  | B ^ -> Y ^  | MX2X6M     | 0.081 | 0.092 |   0.492 |    0.365 | 
     | REF_CLK_scan__L1_I0    | A ^ -> Y ^  | CLKBUFX24M | 0.038 | 0.073 |   0.566 |    0.438 | 
     | REF_CLK_scan__L2_I0    | A ^ -> Y v  | CLKINVX40M | 0.062 | 0.046 |   0.612 |    0.485 | 
     | REF_CLK_scan__L3_I3    | A v -> Y ^  | CLKINVX40M | 0.032 | 0.038 |   0.651 |    0.523 | 
     | U0/\Address_reg_reg[2] | CK ^ -> Q ^ | SDFFRQX1M  | 0.058 | 0.167 |   0.818 |    0.690 | 
     | U0/\Address_reg_reg[3] | SI ^        | SDFFRQX1M  | 0.058 | 0.000 |   0.818 |    0.690 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.128 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.141 | 
     | scan_clk__L2_I1        | A v -> Y v | CLKBUFX20M | 0.024 | 0.051 |   0.064 |    0.191 | 
     | scan_clk__L3_I0        | A v -> Y v | CLKBUFX20M | 0.022 | 0.053 |   0.117 |    0.245 | 
     | scan_clk__L4_I0        | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.169 |    0.296 | 
     | scan_clk__L5_I0        | A v -> Y v | CLKBUFX20M | 0.024 | 0.053 |   0.222 |    0.350 | 
     | scan_clk__L6_I0        | A v -> Y v | CLKBUFX20M | 0.023 | 0.054 |   0.276 |    0.404 | 
     | scan_clk__L7_I0        | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.329 |    0.457 | 
     | scan_clk__L8_I0        | A v -> Y v | CLKBUFX20M | 0.025 | 0.055 |   0.384 |    0.511 | 
     | scan_clk__L9_I0        | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.017 |   0.401 |    0.528 | 
     | M3/U1                  | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.092 |   0.493 |    0.620 | 
     | REF_CLK_scan__L1_I0    | A ^ -> Y ^ | CLKBUFX24M | 0.038 | 0.073 |   0.566 |    0.693 | 
     | REF_CLK_scan__L2_I0    | A ^ -> Y v | CLKINVX40M | 0.062 | 0.046 |   0.612 |    0.740 | 
     | REF_CLK_scan__L3_I3    | A v -> Y ^ | CLKINVX40M | 0.032 | 0.038 |   0.651 |    0.778 | 
     | U0/\Address_reg_reg[3] | CK ^       | SDFFRQX1M  | 0.032 | 0.004 |   0.655 |    0.782 | 
     +---------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin U0/\Address_reg_reg[2] /CK 
Endpoint:   U0/\Address_reg_reg[2] /SI (^) checked with  leading edge of 'dft_
clk'
Beginpoint: U0/\Address_reg_reg[1] /Q  (^) triggered by  leading edge of 'dft_
clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.655
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.690
  Arrival Time                  0.818
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |            |       |       |  Time   |   Time   | 
     |------------------------+-------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.128 | 
     | scan_clk__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.013 |   0.013 |   -0.115 | 
     | scan_clk__L2_I1        | A v -> Y v  | CLKBUFX20M | 0.024 | 0.051 |   0.064 |   -0.064 | 
     | scan_clk__L3_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.053 |   0.117 |   -0.011 | 
     | scan_clk__L4_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.169 |    0.041 | 
     | scan_clk__L5_I0        | A v -> Y v  | CLKBUFX20M | 0.024 | 0.053 |   0.222 |    0.094 | 
     | scan_clk__L6_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.276 |    0.148 | 
     | scan_clk__L7_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.329 |    0.201 | 
     | scan_clk__L8_I0        | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.384 |    0.256 | 
     | scan_clk__L9_I0        | A v -> Y ^  | CLKINVX6M  | 0.015 | 0.017 |   0.401 |    0.273 | 
     | M3/U1                  | B ^ -> Y ^  | MX2X6M     | 0.081 | 0.092 |   0.492 |    0.364 | 
     | REF_CLK_scan__L1_I0    | A ^ -> Y ^  | CLKBUFX24M | 0.038 | 0.073 |   0.566 |    0.438 | 
     | REF_CLK_scan__L2_I0    | A ^ -> Y v  | CLKINVX40M | 0.062 | 0.046 |   0.612 |    0.484 | 
     | REF_CLK_scan__L3_I3    | A v -> Y ^  | CLKINVX40M | 0.032 | 0.038 |   0.651 |    0.523 | 
     | U0/\Address_reg_reg[1] | CK ^ -> Q ^ | SDFFRQX1M  | 0.060 | 0.167 |   0.818 |    0.690 | 
     | U0/\Address_reg_reg[2] | SI ^        | SDFFRQX1M  | 0.060 | 0.000 |   0.818 |    0.690 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.128 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.141 | 
     | scan_clk__L2_I1        | A v -> Y v | CLKBUFX20M | 0.024 | 0.051 |   0.064 |    0.192 | 
     | scan_clk__L3_I0        | A v -> Y v | CLKBUFX20M | 0.022 | 0.053 |   0.117 |    0.245 | 
     | scan_clk__L4_I0        | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.169 |    0.297 | 
     | scan_clk__L5_I0        | A v -> Y v | CLKBUFX20M | 0.024 | 0.053 |   0.222 |    0.350 | 
     | scan_clk__L6_I0        | A v -> Y v | CLKBUFX20M | 0.023 | 0.054 |   0.276 |    0.404 | 
     | scan_clk__L7_I0        | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.329 |    0.457 | 
     | scan_clk__L8_I0        | A v -> Y v | CLKBUFX20M | 0.025 | 0.055 |   0.384 |    0.512 | 
     | scan_clk__L9_I0        | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.017 |   0.401 |    0.529 | 
     | M3/U1                  | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.092 |   0.493 |    0.621 | 
     | REF_CLK_scan__L1_I0    | A ^ -> Y ^ | CLKBUFX24M | 0.038 | 0.073 |   0.566 |    0.694 | 
     | REF_CLK_scan__L2_I0    | A ^ -> Y v | CLKINVX40M | 0.062 | 0.046 |   0.612 |    0.740 | 
     | REF_CLK_scan__L3_I3    | A v -> Y ^ | CLKINVX40M | 0.032 | 0.038 |   0.651 |    0.779 | 
     | U0/\Address_reg_reg[2] | CK ^       | SDFFRQX1M  | 0.032 | 0.004 |   0.655 |    0.783 | 
     +---------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin U0/\ALU_OUT_reg_reg[14] /CK 
Endpoint:   U0/\ALU_OUT_reg_reg[14] /SI (^) checked with  leading edge of 'dft_
clk'
Beginpoint: U0/\ALU_OUT_reg_reg[13] /Q  (^) triggered by  leading edge of 'dft_
clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.669
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.704
  Arrival Time                  0.833
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.128 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.013 |   0.013 |   -0.115 | 
     | scan_clk__L2_I1         | A v -> Y v  | CLKBUFX20M | 0.024 | 0.051 |   0.064 |   -0.064 | 
     | scan_clk__L3_I0         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.053 |   0.117 |   -0.011 | 
     | scan_clk__L4_I0         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.169 |    0.041 | 
     | scan_clk__L5_I0         | A v -> Y v  | CLKBUFX20M | 0.024 | 0.053 |   0.222 |    0.094 | 
     | scan_clk__L6_I0         | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.276 |    0.148 | 
     | scan_clk__L7_I0         | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.329 |    0.201 | 
     | scan_clk__L8_I0         | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.384 |    0.256 | 
     | scan_clk__L9_I0         | A v -> Y ^  | CLKINVX6M  | 0.015 | 0.017 |   0.401 |    0.273 | 
     | M3/U1                   | B ^ -> Y ^  | MX2X6M     | 0.081 | 0.092 |   0.492 |    0.364 | 
     | REF_CLK_scan__L1_I0     | A ^ -> Y ^  | CLKBUFX24M | 0.038 | 0.073 |   0.566 |    0.438 | 
     | REF_CLK_scan__L2_I0     | A ^ -> Y v  | CLKINVX40M | 0.062 | 0.046 |   0.612 |    0.484 | 
     | REF_CLK_scan__L3_I0     | A v -> Y ^  | CLKINVX40M | 0.061 | 0.053 |   0.665 |    0.537 | 
     | U0/\ALU_OUT_reg_reg[13] | CK ^ -> Q ^ | SDFFRQX1M  | 0.055 | 0.167 |   0.832 |    0.704 | 
     | U0/\ALU_OUT_reg_reg[14] | SI ^        | SDFFRQX1M  | 0.055 | 0.000 |   0.833 |    0.704 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.128 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.141 | 
     | scan_clk__L2_I1         | A v -> Y v | CLKBUFX20M | 0.024 | 0.051 |   0.064 |    0.192 | 
     | scan_clk__L3_I0         | A v -> Y v | CLKBUFX20M | 0.022 | 0.053 |   0.117 |    0.245 | 
     | scan_clk__L4_I0         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.169 |    0.297 | 
     | scan_clk__L5_I0         | A v -> Y v | CLKBUFX20M | 0.024 | 0.053 |   0.222 |    0.350 | 
     | scan_clk__L6_I0         | A v -> Y v | CLKBUFX20M | 0.023 | 0.054 |   0.276 |    0.404 | 
     | scan_clk__L7_I0         | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.329 |    0.457 | 
     | scan_clk__L8_I0         | A v -> Y v | CLKBUFX20M | 0.025 | 0.055 |   0.384 |    0.512 | 
     | scan_clk__L9_I0         | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.017 |   0.401 |    0.529 | 
     | M3/U1                   | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.092 |   0.492 |    0.621 | 
     | REF_CLK_scan__L1_I0     | A ^ -> Y ^ | CLKBUFX24M | 0.038 | 0.073 |   0.566 |    0.694 | 
     | REF_CLK_scan__L2_I0     | A ^ -> Y v | CLKINVX40M | 0.062 | 0.046 |   0.612 |    0.741 | 
     | REF_CLK_scan__L3_I0     | A v -> Y ^ | CLKINVX40M | 0.061 | 0.053 |   0.665 |    0.793 | 
     | U0/\ALU_OUT_reg_reg[14] | CK ^       | SDFFRQX1M  | 0.061 | 0.004 |   0.669 |    0.797 | 
     +----------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin U4/dut0/S/\mem_reg[3] /CK 
Endpoint:   U4/dut0/S/\mem_reg[3] /SI (^) checked with  leading edge of 'RX_CLK'
Beginpoint: U4/dut0/S/\mem_reg[2] /Q  (^) triggered by  leading edge of 'RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.165
  Slack Time                    0.129
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |             |          |       |       |  Time   |   Time   | 
     |-----------------------+-------------+----------+-------+-------+---------+----------| 
     | U4/dut0/S/\mem_reg[2] | CK ^        |          | 0.050 |       |   0.000 |   -0.129 | 
     | U4/dut0/S/\mem_reg[2] | CK ^ -> Q ^ | SDFFRX1M | 0.041 | 0.165 |   0.165 |    0.036 | 
     | U4/dut0/S/\mem_reg[3] | SI ^        | SDFFRX1M | 0.041 | 0.000 |   0.165 |    0.036 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                 0.000
     = Beginpoint Arrival Time       0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Instance        |  Arc  |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |       |          |       |       |  Time   |   Time   | 
     |-----------------------+-------+----------+-------+-------+---------+----------| 
     | U4/dut0/S/\mem_reg[3] | CK ^  | SDFFRX1M | 0.050 |       |   0.000 |    0.129 | 
     +-------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin U0/\ALU_OUT_reg_reg[7] /CK 
Endpoint:   U0/\ALU_OUT_reg_reg[7] /SI (^) checked with  leading edge of 'dft_
clk'
Beginpoint: U0/\ALU_OUT_reg_reg[6] /Q  (^) triggered by  leading edge of 'dft_
clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.670
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.706
  Arrival Time                  0.836
  Slack Time                    0.131
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |            |       |       |  Time   |   Time   | 
     |------------------------+-------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.131 | 
     | scan_clk__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.013 |   0.013 |   -0.117 | 
     | scan_clk__L2_I1        | A v -> Y v  | CLKBUFX20M | 0.024 | 0.051 |   0.064 |   -0.067 | 
     | scan_clk__L3_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.053 |   0.117 |   -0.013 | 
     | scan_clk__L4_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.169 |    0.038 | 
     | scan_clk__L5_I0        | A v -> Y v  | CLKBUFX20M | 0.024 | 0.053 |   0.222 |    0.092 | 
     | scan_clk__L6_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.276 |    0.146 | 
     | scan_clk__L7_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.329 |    0.199 | 
     | scan_clk__L8_I0        | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.384 |    0.253 | 
     | scan_clk__L9_I0        | A v -> Y ^  | CLKINVX6M  | 0.015 | 0.017 |   0.401 |    0.270 | 
     | M3/U1                  | B ^ -> Y ^  | MX2X6M     | 0.081 | 0.092 |   0.492 |    0.362 | 
     | REF_CLK_scan__L1_I0    | A ^ -> Y ^  | CLKBUFX24M | 0.038 | 0.073 |   0.566 |    0.435 | 
     | REF_CLK_scan__L2_I0    | A ^ -> Y v  | CLKINVX40M | 0.062 | 0.046 |   0.612 |    0.482 | 
     | REF_CLK_scan__L3_I0    | A v -> Y ^  | CLKINVX40M | 0.061 | 0.053 |   0.665 |    0.535 | 
     | U0/\ALU_OUT_reg_reg[6] | CK ^ -> Q ^ | SDFFRQX1M  | 0.055 | 0.171 |   0.836 |    0.705 | 
     | U0/\ALU_OUT_reg_reg[7] | SI ^        | SDFFRQX1M  | 0.055 | 0.000 |   0.836 |    0.706 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.131 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.144 | 
     | scan_clk__L2_I1        | A v -> Y v | CLKBUFX20M | 0.024 | 0.051 |   0.064 |    0.194 | 
     | scan_clk__L3_I0        | A v -> Y v | CLKBUFX20M | 0.022 | 0.053 |   0.117 |    0.248 | 
     | scan_clk__L4_I0        | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.169 |    0.299 | 
     | scan_clk__L5_I0        | A v -> Y v | CLKBUFX20M | 0.024 | 0.053 |   0.222 |    0.353 | 
     | scan_clk__L6_I0        | A v -> Y v | CLKBUFX20M | 0.023 | 0.054 |   0.276 |    0.407 | 
     | scan_clk__L7_I0        | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.329 |    0.460 | 
     | scan_clk__L8_I0        | A v -> Y v | CLKBUFX20M | 0.025 | 0.055 |   0.384 |    0.514 | 
     | scan_clk__L9_I0        | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.017 |   0.401 |    0.531 | 
     | M3/U1                  | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.092 |   0.493 |    0.623 | 
     | REF_CLK_scan__L1_I0    | A ^ -> Y ^ | CLKBUFX24M | 0.038 | 0.073 |   0.566 |    0.697 | 
     | REF_CLK_scan__L2_I0    | A ^ -> Y v | CLKINVX40M | 0.062 | 0.046 |   0.612 |    0.743 | 
     | REF_CLK_scan__L3_I0    | A v -> Y ^ | CLKINVX40M | 0.061 | 0.053 |   0.665 |    0.796 | 
     | U0/\ALU_OUT_reg_reg[7] | CK ^       | SDFFRQX1M  | 0.061 | 0.005 |   0.670 |    0.800 | 
     +---------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin U8/U0/\mem_reg[6][4] /CK 
Endpoint:   U8/U0/\mem_reg[6][4] /SI (^) checked with  leading edge of 'dft_clk'
Beginpoint: U8/U0/\mem_reg[6][3] /Q  (^) triggered by  leading edge of 'dft_clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.675
+ Hold                         -0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.709
  Arrival Time                  0.840
  Slack Time                    0.131
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |            |       |       |  Time   |   Time   | 
     |----------------------+-------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.131 | 
     | scan_clk__L1_I0      | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.013 |   0.013 |   -0.118 | 
     | scan_clk__L2_I1      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.051 |   0.064 |   -0.068 | 
     | scan_clk__L3_I0      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.053 |   0.117 |   -0.014 | 
     | scan_clk__L4_I0      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.169 |    0.037 | 
     | scan_clk__L5_I0      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.053 |   0.222 |    0.091 | 
     | scan_clk__L6_I0      | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.276 |    0.145 | 
     | scan_clk__L7_I0      | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.329 |    0.198 | 
     | scan_clk__L8_I0      | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.384 |    0.252 | 
     | scan_clk__L9_I0      | A v -> Y ^  | CLKINVX6M  | 0.015 | 0.017 |   0.401 |    0.269 | 
     | M3/U1                | B ^ -> Y ^  | MX2X6M     | 0.081 | 0.092 |   0.492 |    0.361 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^  | CLKBUFX24M | 0.038 | 0.073 |   0.566 |    0.435 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v  | CLKINVX40M | 0.062 | 0.046 |   0.612 |    0.481 | 
     | REF_CLK_scan__L3_I3  | A v -> Y ^  | CLKINVX40M | 0.032 | 0.038 |   0.651 |    0.519 | 
     | U8/U0/\mem_reg[6][3] | CK ^ -> Q ^ | SDFFRQX1M  | 0.096 | 0.189 |   0.840 |    0.709 | 
     | U8/U0/\mem_reg[6][4] | SI ^        | SDFFRQX1M  | 0.096 | 0.000 |   0.840 |    0.709 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.131 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.145 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.024 | 0.051 |   0.064 |    0.195 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.022 | 0.053 |   0.117 |    0.249 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.169 |    0.300 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.024 | 0.053 |   0.222 |    0.354 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.023 | 0.054 |   0.276 |    0.408 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.329 |    0.461 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.025 | 0.055 |   0.384 |    0.515 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.017 |   0.401 |    0.532 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.092 |   0.493 |    0.624 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.038 | 0.073 |   0.566 |    0.697 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.062 | 0.046 |   0.612 |    0.744 | 
     | REF_CLK_scan__L3_I0  | A v -> Y ^ | CLKINVX40M | 0.061 | 0.053 |   0.665 |    0.797 | 
     | U8/U0/\mem_reg[6][4] | CK ^       | SDFFRQX1M  | 0.070 | 0.010 |   0.675 |    0.807 | 
     +-------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin U0/\current_state_reg[0] /CK 
Endpoint:   U0/\current_state_reg[0] /SI (^) checked with  leading edge of 'dft_
clk'
Beginpoint: U0/\Address_reg_reg[3] /Q    (^) triggered by  leading edge of 'dft_
clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.654
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.693
  Arrival Time                  0.825
  Slack Time                    0.132
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |            |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.132 | 
     | scan_clk__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.013 |   0.013 |   -0.119 | 
     | scan_clk__L2_I1          | A v -> Y v  | CLKBUFX20M | 0.024 | 0.051 |   0.064 |   -0.068 | 
     | scan_clk__L3_I0          | A v -> Y v  | CLKBUFX20M | 0.022 | 0.053 |   0.117 |   -0.015 | 
     | scan_clk__L4_I0          | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.169 |    0.036 | 
     | scan_clk__L5_I0          | A v -> Y v  | CLKBUFX20M | 0.024 | 0.053 |   0.222 |    0.090 | 
     | scan_clk__L6_I0          | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.276 |    0.144 | 
     | scan_clk__L7_I0          | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.329 |    0.197 | 
     | scan_clk__L8_I0          | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.384 |    0.252 | 
     | scan_clk__L9_I0          | A v -> Y ^  | CLKINVX6M  | 0.015 | 0.017 |   0.401 |    0.268 | 
     | M3/U1                    | B ^ -> Y ^  | MX2X6M     | 0.081 | 0.092 |   0.492 |    0.360 | 
     | REF_CLK_scan__L1_I0      | A ^ -> Y ^  | CLKBUFX24M | 0.038 | 0.073 |   0.566 |    0.434 | 
     | REF_CLK_scan__L2_I0      | A ^ -> Y v  | CLKINVX40M | 0.062 | 0.046 |   0.612 |    0.480 | 
     | REF_CLK_scan__L3_I3      | A v -> Y ^  | CLKINVX40M | 0.032 | 0.038 |   0.651 |    0.519 | 
     | U0/\Address_reg_reg[3]   | CK ^ -> Q ^ | SDFFRQX1M  | 0.071 | 0.174 |   0.825 |    0.693 | 
     | U0/\current_state_reg[0] | SI ^        | SDFFRQX4M  | 0.071 | 0.000 |   0.825 |    0.693 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.132 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.145 | 
     | scan_clk__L2_I1          | A v -> Y v | CLKBUFX20M | 0.024 | 0.051 |   0.064 |    0.196 | 
     | scan_clk__L3_I0          | A v -> Y v | CLKBUFX20M | 0.022 | 0.053 |   0.117 |    0.249 | 
     | scan_clk__L4_I0          | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.169 |    0.301 | 
     | scan_clk__L5_I0          | A v -> Y v | CLKBUFX20M | 0.024 | 0.053 |   0.222 |    0.354 | 
     | scan_clk__L6_I0          | A v -> Y v | CLKBUFX20M | 0.023 | 0.054 |   0.276 |    0.408 | 
     | scan_clk__L7_I0          | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.329 |    0.461 | 
     | scan_clk__L8_I0          | A v -> Y v | CLKBUFX20M | 0.025 | 0.055 |   0.384 |    0.516 | 
     | scan_clk__L9_I0          | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.017 |   0.401 |    0.533 | 
     | M3/U1                    | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.092 |   0.492 |    0.625 | 
     | REF_CLK_scan__L1_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.038 | 0.073 |   0.566 |    0.698 | 
     | REF_CLK_scan__L2_I0      | A ^ -> Y v | CLKINVX40M | 0.062 | 0.046 |   0.612 |    0.745 | 
     | REF_CLK_scan__L3_I3      | A v -> Y ^ | CLKINVX40M | 0.032 | 0.038 |   0.651 |    0.783 | 
     | U0/\current_state_reg[0] | CK ^       | SDFFRQX4M  | 0.032 | 0.003 |   0.654 |    0.787 | 
     +-----------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin U0/\ALU_OUT_reg_reg[2] /CK 
Endpoint:   U0/\ALU_OUT_reg_reg[2] /SI (^) checked with  leading edge of 'dft_
clk'
Beginpoint: U0/\ALU_OUT_reg_reg[1] /Q  (^) triggered by  leading edge of 'dft_
clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.671
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.706
  Arrival Time                  0.839
  Slack Time                    0.132
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |            |       |       |  Time   |   Time   | 
     |------------------------+-------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.132 | 
     | scan_clk__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.013 |   0.013 |   -0.119 | 
     | scan_clk__L2_I1        | A v -> Y v  | CLKBUFX20M | 0.024 | 0.051 |   0.064 |   -0.068 | 
     | scan_clk__L3_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.053 |   0.117 |   -0.015 | 
     | scan_clk__L4_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.169 |    0.036 | 
     | scan_clk__L5_I0        | A v -> Y v  | CLKBUFX20M | 0.024 | 0.053 |   0.222 |    0.090 | 
     | scan_clk__L6_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.276 |    0.144 | 
     | scan_clk__L7_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.329 |    0.197 | 
     | scan_clk__L8_I0        | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.384 |    0.252 | 
     | scan_clk__L9_I0        | A v -> Y ^  | CLKINVX6M  | 0.015 | 0.017 |   0.401 |    0.268 | 
     | M3/U1                  | B ^ -> Y ^  | MX2X6M     | 0.081 | 0.092 |   0.492 |    0.360 | 
     | REF_CLK_scan__L1_I0    | A ^ -> Y ^  | CLKBUFX24M | 0.038 | 0.073 |   0.566 |    0.434 | 
     | REF_CLK_scan__L2_I0    | A ^ -> Y v  | CLKINVX40M | 0.062 | 0.046 |   0.612 |    0.480 | 
     | REF_CLK_scan__L3_I0    | A v -> Y ^  | CLKINVX40M | 0.061 | 0.053 |   0.665 |    0.533 | 
     | U0/\ALU_OUT_reg_reg[1] | CK ^ -> Q ^ | SDFFRQX1M  | 0.062 | 0.173 |   0.839 |    0.706 | 
     | U0/\ALU_OUT_reg_reg[2] | SI ^        | SDFFRQX1M  | 0.062 | 0.000 |   0.839 |    0.706 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.132 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.146 | 
     | scan_clk__L2_I1        | A v -> Y v | CLKBUFX20M | 0.024 | 0.051 |   0.064 |    0.196 | 
     | scan_clk__L3_I0        | A v -> Y v | CLKBUFX20M | 0.022 | 0.053 |   0.117 |    0.250 | 
     | scan_clk__L4_I0        | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.169 |    0.301 | 
     | scan_clk__L5_I0        | A v -> Y v | CLKBUFX20M | 0.024 | 0.053 |   0.222 |    0.355 | 
     | scan_clk__L6_I0        | A v -> Y v | CLKBUFX20M | 0.023 | 0.054 |   0.276 |    0.409 | 
     | scan_clk__L7_I0        | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.329 |    0.462 | 
     | scan_clk__L8_I0        | A v -> Y v | CLKBUFX20M | 0.025 | 0.055 |   0.384 |    0.516 | 
     | scan_clk__L9_I0        | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.017 |   0.401 |    0.533 | 
     | M3/U1                  | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.092 |   0.493 |    0.625 | 
     | REF_CLK_scan__L1_I0    | A ^ -> Y ^ | CLKBUFX24M | 0.038 | 0.073 |   0.566 |    0.698 | 
     | REF_CLK_scan__L2_I0    | A ^ -> Y v | CLKINVX40M | 0.062 | 0.046 |   0.612 |    0.745 | 
     | REF_CLK_scan__L3_I0    | A v -> Y ^ | CLKINVX40M | 0.061 | 0.053 |   0.665 |    0.798 | 
     | U0/\ALU_OUT_reg_reg[2] | CK ^       | SDFFRQX1M  | 0.061 | 0.006 |   0.671 |    0.803 | 
     +---------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin U1/\Reg_File_reg[3][5] /CK 
Endpoint:   U1/\Reg_File_reg[3][5] /SI (^) checked with  leading edge of 'dft_
clk'
Beginpoint: U1/\Reg_File_reg[3][4] /Q  (^) triggered by  leading edge of 'dft_
clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.672
+ Hold                         -0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.722
  Arrival Time                  0.855
  Slack Time                    0.133
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |            |       |       |  Time   |   Time   | 
     |------------------------+-------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.133 | 
     | scan_clk__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.013 |   0.013 |   -0.120 | 
     | scan_clk__L2_I1        | A v -> Y v  | CLKBUFX20M | 0.024 | 0.051 |   0.064 |   -0.069 | 
     | scan_clk__L3_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.053 |   0.117 |   -0.016 | 
     | scan_clk__L4_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.169 |    0.036 | 
     | scan_clk__L5_I0        | A v -> Y v  | CLKBUFX20M | 0.024 | 0.053 |   0.222 |    0.089 | 
     | scan_clk__L6_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.276 |    0.143 | 
     | scan_clk__L7_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.329 |    0.196 | 
     | scan_clk__L8_I0        | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.384 |    0.251 | 
     | scan_clk__L9_I0        | A v -> Y ^  | CLKINVX6M  | 0.015 | 0.017 |   0.401 |    0.268 | 
     | M3/U1                  | B ^ -> Y ^  | MX2X6M     | 0.081 | 0.092 |   0.492 |    0.359 | 
     | REF_CLK_scan__L1_I0    | A ^ -> Y ^  | CLKBUFX24M | 0.038 | 0.073 |   0.566 |    0.433 | 
     | REF_CLK_scan__L2_I0    | A ^ -> Y v  | CLKINVX40M | 0.062 | 0.046 |   0.612 |    0.479 | 
     | REF_CLK_scan__L3_I1    | A v -> Y ^  | CLKINVX40M | 0.054 | 0.046 |   0.658 |    0.525 | 
     | U1/\Reg_File_reg[3][4] | CK ^ -> Q ^ | SDFFRQX4M  | 0.097 | 0.197 |   0.855 |    0.722 | 
     | U1/\Reg_File_reg[3][5] | SI ^        | SDFFSQX4M  | 0.097 | 0.001 |   0.855 |    0.722 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.133 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.146 | 
     | scan_clk__L2_I1        | A v -> Y v | CLKBUFX20M | 0.024 | 0.051 |   0.064 |    0.197 | 
     | scan_clk__L3_I0        | A v -> Y v | CLKBUFX20M | 0.022 | 0.053 |   0.117 |    0.250 | 
     | scan_clk__L4_I0        | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.169 |    0.302 | 
     | scan_clk__L5_I0        | A v -> Y v | CLKBUFX20M | 0.024 | 0.053 |   0.222 |    0.355 | 
     | scan_clk__L6_I0        | A v -> Y v | CLKBUFX20M | 0.023 | 0.054 |   0.276 |    0.409 | 
     | scan_clk__L7_I0        | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.329 |    0.462 | 
     | scan_clk__L8_I0        | A v -> Y v | CLKBUFX20M | 0.025 | 0.055 |   0.384 |    0.517 | 
     | scan_clk__L9_I0        | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.017 |   0.401 |    0.534 | 
     | M3/U1                  | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.092 |   0.492 |    0.625 | 
     | REF_CLK_scan__L1_I0    | A ^ -> Y ^ | CLKBUFX24M | 0.038 | 0.073 |   0.566 |    0.699 | 
     | REF_CLK_scan__L2_I0    | A ^ -> Y v | CLKINVX40M | 0.062 | 0.046 |   0.612 |    0.745 | 
     | REF_CLK_scan__L3_I0    | A v -> Y ^ | CLKINVX40M | 0.061 | 0.053 |   0.665 |    0.798 | 
     | U1/\Reg_File_reg[3][5] | CK ^       | SDFFSQX4M  | 0.062 | 0.007 |   0.672 |    0.805 | 
     +---------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin U7/\Q_reg[1] /CK 
Endpoint:   U7/\Q_reg[1] /SI (^) checked with  leading edge of 'TX_CLK'
Beginpoint: U7/\Q_reg[0] /Q  (^) triggered by  leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.000
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.168
  Slack Time                    0.133
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |             |           |       |       |  Time   |   Time   | 
     |--------------+-------------+-----------+-------+-------+---------+----------| 
     | U7/\Q_reg[0] | CK ^        |           | 0.050 |       |   0.000 |   -0.133 | 
     | U7/\Q_reg[0] | CK ^ -> Q ^ | SDFFRQX1M | 0.068 | 0.168 |   0.168 |    0.035 | 
     | U7/\Q_reg[1] | SI ^        | SDFFRQX1M | 0.068 | 0.000 |   0.168 |    0.035 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                 0.000
     = Beginpoint Arrival Time       0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |   Instance   |  Arc  |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |       |           |       |       |  Time   |   Time   | 
     |--------------+-------+-----------+-------+-------+---------+----------| 
     | U7/\Q_reg[1] | CK ^  | SDFFRQX1M | 0.050 |       |   0.000 |    0.133 | 
     +-----------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin U0/\ALU_OUT_reg_reg[3] /CK 
Endpoint:   U0/\ALU_OUT_reg_reg[3] /SI (^) checked with  leading edge of 'dft_
clk'
Beginpoint: U0/\ALU_OUT_reg_reg[2] /Q  (^) triggered by  leading edge of 'dft_
clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.669
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.705
  Arrival Time                  0.838
  Slack Time                    0.134
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |            |       |       |  Time   |   Time   | 
     |------------------------+-------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.134 | 
     | scan_clk__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.013 |   0.013 |   -0.120 | 
     | scan_clk__L2_I1        | A v -> Y v  | CLKBUFX20M | 0.024 | 0.051 |   0.064 |   -0.070 | 
     | scan_clk__L3_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.053 |   0.117 |   -0.016 | 
     | scan_clk__L4_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.169 |    0.035 | 
     | scan_clk__L5_I0        | A v -> Y v  | CLKBUFX20M | 0.024 | 0.053 |   0.222 |    0.089 | 
     | scan_clk__L6_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.276 |    0.143 | 
     | scan_clk__L7_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.329 |    0.196 | 
     | scan_clk__L8_I0        | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.384 |    0.250 | 
     | scan_clk__L9_I0        | A v -> Y ^  | CLKINVX6M  | 0.015 | 0.017 |   0.401 |    0.267 | 
     | M3/U1                  | B ^ -> Y ^  | MX2X6M     | 0.081 | 0.092 |   0.492 |    0.359 | 
     | REF_CLK_scan__L1_I0    | A ^ -> Y ^  | CLKBUFX24M | 0.038 | 0.073 |   0.566 |    0.432 | 
     | REF_CLK_scan__L2_I0    | A ^ -> Y v  | CLKINVX40M | 0.062 | 0.046 |   0.612 |    0.479 | 
     | REF_CLK_scan__L3_I0    | A v -> Y ^  | CLKINVX40M | 0.061 | 0.053 |   0.665 |    0.532 | 
     | U0/\ALU_OUT_reg_reg[2] | CK ^ -> Q ^ | SDFFRQX1M  | 0.058 | 0.173 |   0.838 |    0.704 | 
     | U0/\ALU_OUT_reg_reg[3] | SI ^        | SDFFRQX1M  | 0.058 | 0.000 |   0.838 |    0.705 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.134 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.147 | 
     | scan_clk__L2_I1        | A v -> Y v | CLKBUFX20M | 0.024 | 0.051 |   0.064 |    0.197 | 
     | scan_clk__L3_I0        | A v -> Y v | CLKBUFX20M | 0.022 | 0.053 |   0.117 |    0.251 | 
     | scan_clk__L4_I0        | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.169 |    0.302 | 
     | scan_clk__L5_I0        | A v -> Y v | CLKBUFX20M | 0.024 | 0.053 |   0.222 |    0.356 | 
     | scan_clk__L6_I0        | A v -> Y v | CLKBUFX20M | 0.023 | 0.054 |   0.276 |    0.410 | 
     | scan_clk__L7_I0        | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.329 |    0.463 | 
     | scan_clk__L8_I0        | A v -> Y v | CLKBUFX20M | 0.025 | 0.055 |   0.384 |    0.517 | 
     | scan_clk__L9_I0        | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.017 |   0.401 |    0.534 | 
     | M3/U1                  | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.092 |   0.493 |    0.626 | 
     | REF_CLK_scan__L1_I0    | A ^ -> Y ^ | CLKBUFX24M | 0.038 | 0.073 |   0.566 |    0.700 | 
     | REF_CLK_scan__L2_I0    | A ^ -> Y v | CLKINVX40M | 0.062 | 0.046 |   0.612 |    0.746 | 
     | REF_CLK_scan__L3_I0    | A v -> Y ^ | CLKINVX40M | 0.061 | 0.053 |   0.665 |    0.799 | 
     | U0/\ALU_OUT_reg_reg[3] | CK ^       | SDFFRQX1M  | 0.061 | 0.004 |   0.669 |    0.803 | 
     +---------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin U0/\ALU_OUT_reg_reg[11] /CK 
Endpoint:   U0/\ALU_OUT_reg_reg[11] /SI (^) checked with  leading edge of 'dft_
clk'
Beginpoint: U0/\ALU_OUT_reg_reg[10] /Q  (^) triggered by  leading edge of 'dft_
clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.669
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.704
  Arrival Time                  0.838
  Slack Time                    0.134
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.134 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.013 |   0.013 |   -0.121 | 
     | scan_clk__L2_I1         | A v -> Y v  | CLKBUFX20M | 0.024 | 0.051 |   0.064 |   -0.070 | 
     | scan_clk__L3_I0         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.053 |   0.117 |   -0.017 | 
     | scan_clk__L4_I0         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.169 |    0.035 | 
     | scan_clk__L5_I0         | A v -> Y v  | CLKBUFX20M | 0.024 | 0.053 |   0.222 |    0.088 | 
     | scan_clk__L6_I0         | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.276 |    0.142 | 
     | scan_clk__L7_I0         | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.329 |    0.195 | 
     | scan_clk__L8_I0         | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.384 |    0.250 | 
     | scan_clk__L9_I0         | A v -> Y ^  | CLKINVX6M  | 0.015 | 0.017 |   0.401 |    0.267 | 
     | M3/U1                   | B ^ -> Y ^  | MX2X6M     | 0.081 | 0.092 |   0.492 |    0.359 | 
     | REF_CLK_scan__L1_I0     | A ^ -> Y ^  | CLKBUFX24M | 0.038 | 0.073 |   0.566 |    0.432 | 
     | REF_CLK_scan__L2_I0     | A ^ -> Y v  | CLKINVX40M | 0.062 | 0.046 |   0.612 |    0.479 | 
     | REF_CLK_scan__L3_I0     | A v -> Y ^  | CLKINVX40M | 0.061 | 0.053 |   0.665 |    0.532 | 
     | U0/\ALU_OUT_reg_reg[10] | CK ^ -> Q ^ | SDFFRQX1M  | 0.063 | 0.172 |   0.837 |    0.704 | 
     | U0/\ALU_OUT_reg_reg[11] | SI ^        | SDFFRQX1M  | 0.063 | 0.000 |   0.838 |    0.704 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.134 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.147 | 
     | scan_clk__L2_I1         | A v -> Y v | CLKBUFX20M | 0.024 | 0.051 |   0.064 |    0.198 | 
     | scan_clk__L3_I0         | A v -> Y v | CLKBUFX20M | 0.022 | 0.053 |   0.117 |    0.251 | 
     | scan_clk__L4_I0         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.169 |    0.302 | 
     | scan_clk__L5_I0         | A v -> Y v | CLKBUFX20M | 0.024 | 0.053 |   0.222 |    0.356 | 
     | scan_clk__L6_I0         | A v -> Y v | CLKBUFX20M | 0.023 | 0.054 |   0.276 |    0.410 | 
     | scan_clk__L7_I0         | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.329 |    0.463 | 
     | scan_clk__L8_I0         | A v -> Y v | CLKBUFX20M | 0.025 | 0.055 |   0.384 |    0.518 | 
     | scan_clk__L9_I0         | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.017 |   0.401 |    0.535 | 
     | M3/U1                   | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.092 |   0.493 |    0.626 | 
     | REF_CLK_scan__L1_I0     | A ^ -> Y ^ | CLKBUFX24M | 0.038 | 0.073 |   0.566 |    0.700 | 
     | REF_CLK_scan__L2_I0     | A ^ -> Y v | CLKINVX40M | 0.062 | 0.046 |   0.612 |    0.746 | 
     | REF_CLK_scan__L3_I0     | A v -> Y ^ | CLKINVX40M | 0.061 | 0.053 |   0.665 |    0.799 | 
     | U0/\ALU_OUT_reg_reg[11] | CK ^       | SDFFRQX1M  | 0.061 | 0.004 |   0.669 |    0.802 | 
     +----------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin U0/\ALU_OUT_reg_reg[13] /CK 
Endpoint:   U0/\ALU_OUT_reg_reg[13] /SI (^) checked with  leading edge of 'dft_
clk'
Beginpoint: U0/\ALU_OUT_reg_reg[12] /Q  (^) triggered by  leading edge of 'dft_
clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.667
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.702
  Arrival Time                  0.836
  Slack Time                    0.134
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.134 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.013 |   0.013 |   -0.121 | 
     | scan_clk__L2_I1         | A v -> Y v  | CLKBUFX20M | 0.024 | 0.051 |   0.064 |   -0.070 | 
     | scan_clk__L3_I0         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.053 |   0.117 |   -0.017 | 
     | scan_clk__L4_I0         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.169 |    0.035 | 
     | scan_clk__L5_I0         | A v -> Y v  | CLKBUFX20M | 0.024 | 0.053 |   0.222 |    0.088 | 
     | scan_clk__L6_I0         | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.276 |    0.142 | 
     | scan_clk__L7_I0         | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.329 |    0.195 | 
     | scan_clk__L8_I0         | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.384 |    0.250 | 
     | scan_clk__L9_I0         | A v -> Y ^  | CLKINVX6M  | 0.015 | 0.017 |   0.401 |    0.267 | 
     | M3/U1                   | B ^ -> Y ^  | MX2X6M     | 0.081 | 0.092 |   0.492 |    0.359 | 
     | REF_CLK_scan__L1_I0     | A ^ -> Y ^  | CLKBUFX24M | 0.038 | 0.073 |   0.566 |    0.432 | 
     | REF_CLK_scan__L2_I0     | A ^ -> Y v  | CLKINVX40M | 0.062 | 0.046 |   0.612 |    0.479 | 
     | REF_CLK_scan__L3_I0     | A v -> Y ^  | CLKINVX40M | 0.061 | 0.053 |   0.665 |    0.531 | 
     | U0/\ALU_OUT_reg_reg[12] | CK ^ -> Q ^ | SDFFRQX1M  | 0.060 | 0.171 |   0.836 |    0.702 | 
     | U0/\ALU_OUT_reg_reg[13] | SI ^        | SDFFRQX1M  | 0.060 | 0.000 |   0.836 |    0.702 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.134 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.147 | 
     | scan_clk__L2_I1         | A v -> Y v | CLKBUFX20M | 0.024 | 0.051 |   0.064 |    0.198 | 
     | scan_clk__L3_I0         | A v -> Y v | CLKBUFX20M | 0.022 | 0.053 |   0.117 |    0.251 | 
     | scan_clk__L4_I0         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.169 |    0.303 | 
     | scan_clk__L5_I0         | A v -> Y v | CLKBUFX20M | 0.024 | 0.053 |   0.222 |    0.356 | 
     | scan_clk__L6_I0         | A v -> Y v | CLKBUFX20M | 0.023 | 0.054 |   0.276 |    0.410 | 
     | scan_clk__L7_I0         | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.329 |    0.463 | 
     | scan_clk__L8_I0         | A v -> Y v | CLKBUFX20M | 0.025 | 0.055 |   0.384 |    0.518 | 
     | scan_clk__L9_I0         | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.017 |   0.401 |    0.535 | 
     | M3/U1                   | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.092 |   0.493 |    0.626 | 
     | REF_CLK_scan__L1_I0     | A ^ -> Y ^ | CLKBUFX24M | 0.038 | 0.073 |   0.566 |    0.700 | 
     | REF_CLK_scan__L2_I0     | A ^ -> Y v | CLKINVX40M | 0.062 | 0.046 |   0.612 |    0.746 | 
     | REF_CLK_scan__L3_I0     | A v -> Y ^ | CLKINVX40M | 0.061 | 0.053 |   0.665 |    0.799 | 
     | U0/\ALU_OUT_reg_reg[13] | CK ^       | SDFFRQX1M  | 0.061 | 0.002 |   0.667 |    0.801 | 
     +----------------------------------------------------------------------------------------+ 

