INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/middle_exam/middle_exam.srcs/sources_1/new/my_ripple_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_ripple_counter
INFO: [VRFC 10-311] analyzing module my_register
INFO: [VRFC 10-311] analyzing module ripple_counter
INFO: [VRFC 10-311] analyzing module T_FF
INFO: [VRFC 10-311] analyzing module edge_dff
INFO: [VRFC 10-311] analyzing module counter_init
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/middle_exam/middle_exam.srcs/sim_1/new/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
