1. Executing Verilog-2005 frontend: /home/sneha/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/vsdbabysoc.v
2. Executing Verilog-2005 frontend: /home/sneha/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth_sne.v
3. Executing Verilog-2005 frontend: /home/sneha/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/clk_gate.v
4. Executing Liberty frontend: ./objects/sky130hd/vsdbabysoc/base/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
5. Executing Liberty frontend: ./objects/sky130hd/vsdbabysoc/base/lib/avsddac.lib
6. Executing Liberty frontend: ./objects/sky130hd/vsdbabysoc/base/lib/avsdpll.lib
7. Executing Verilog-2005 frontend: /home/sneha/OpenROAD-flow-scripts/flow/platforms/sky130hd/cells_clkgate_hd.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/sky130hd/vsdbabysoc/base/clock_period.txt
8. Executing HIERARCHY pass (managing design hierarchy).
9. Executing AST frontend in derive mode using pre-parsed AST for module `\vsdbabysoc'.
9.1. Analyzing design hierarchy..
9.2. Executing AST frontend in derive mode using pre-parsed AST for module `\rvmyth_sne'.
Warning: Replacing memory \CPU_Xreg_value_a5 with list of registers. See /home/sneha/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_sne_gen.v:713
Warning: Replacing memory \CPU_Xreg_value_a4 with list of registers. See /home/sneha/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_sne_gen.v:712
Warning: Replacing memory \CPU_Dmem_value_a5 with list of registers. See /home/sneha/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_sne_gen.v:703
9.3. Analyzing design hierarchy..
9.4. Executing AST frontend in derive mode using pre-parsed AST for module `\clk_gate'.
9.5. Analyzing design hierarchy..
9.6. Analyzing design hierarchy..
10. Executing OPT_CLEAN pass (remove unused cells and wires).
Warning: Ignoring module rvmyth_sne because it contains processes (run 'proc' command first).
11. Executing RTLIL backend.
Warnings: 4 unique messages, 4 total
End of script. Logfile hash: 4a5f76d158, CPU: user 0.10s system 0.02s, MEM: 41.50 MB peak
Yosys 0.47 (git sha1 647d61dd9, clang++ 18.1.3 -fPIC -O3)
Time spent: 72% 4x read_liberty (0 sec), 20% 1x hierarchy (0 sec), ...
Elapsed time: 0:00.15[h:]min:sec. CPU time: user 0.12 sys 0.02 (100%). Peak memory: 43520KB.
