// Seed: 1665974949
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout uwire id_4;
  output wire id_3;
  inout wire id_2;
  assign module_1.id_9 = 0;
  output wire id_1;
  wire id_6;
  assign id_4 = -1;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    input tri0 id_2,
    output wor id_3,
    input supply0 id_4,
    output tri1 id_5,
    input supply1 id_6,
    input tri1 id_7,
    input wor id_8,
    input uwire id_9
);
  logic id_11;
  ;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
endmodule
