Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue May 16 20:10:20 2023
| Host         : DESKTOP-JP2R5GF running 64-bit major release  (build 9200)
| Command      : report_utilization -file sys_top_wrapper_utilization_synth.rpt -pb sys_top_wrapper_utilization_synth.pb
| Design       : sys_top_wrapper
| Device       : xczu17egffvc1760-2
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| CLB LUTs*               |    0 |     0 |    423403 |  0.00 |
|   LUT as Logic          |    0 |     0 |    423403 |  0.00 |
|   LUT as Memory         |    0 |     0 |    161280 |  0.00 |
| CLB Registers           |    0 |     0 |    846806 |  0.00 |
|   Register as Flip Flop |    0 |     0 |    846806 |  0.00 |
|   Register as Latch     |    0 |     0 |    846806 |  0.00 |
| CARRY8                  |    0 |     0 |     65340 |  0.00 |
| F7 Muxes                |    0 |     0 |    261360 |  0.00 |
| F8 Muxes                |    0 |     0 |    130680 |  0.00 |
| F9 Muxes                |    0 |     0 |     65340 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 0     |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       796 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       796 |  0.00 |
|   RAMB18       |    0 |     0 |      1592 |  0.00 |
| URAM           |    0 |     0 |       102 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1590 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    1 |     0 |       512 |  0.20 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |       940 |  0.00 |
|   BUFGCE             |    0 |     0 |       280 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        44 |  0.00 |
|   BUFG_GT            |    0 |     0 |       456 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        88 |  0.00 |
| PLL                  |    0 |     0 |        22 |  0.00 |
| MMCM                 |    0 |     0 |        11 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         4 |  0.00 |
| GTHE4_CHANNEL   |    0 |     0 |        32 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |         8 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        16 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |         4 |  0.00 |
| ILKNE4          |    0 |     0 |         4 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        24 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        24 |  0.00 |
| PCIE40E4        |    0 |     0 |         5 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| OBUF     |    1 |                 I/O |
+----------+------+---------------------+


9. Black Boxes
--------------

+-----------------------------------+------+
|              Ref Name             | Used |
+-----------------------------------+------+
| sys_top_zynq_ultra_ps_e_0_0       |    1 |
| sys_top_xbar_8                    |    1 |
| sys_top_xbar_12                   |    1 |
| sys_top_xbar_11                   |    1 |
| sys_top_xbar_10                   |    1 |
| sys_top_v2nfc_2_0                 |    1 |
| sys_top_v2nfc_0_2                 |    1 |
| sys_top_v2nfc_0_1                 |    1 |
| sys_top_v2nfc_0_0                 |    1 |
| sys_top_t4nfc_hlper_3_0           |    1 |
| sys_top_t4nfc_hlper_2_0           |    1 |
| sys_top_t4nfc_hlper_1_0           |    1 |
| sys_top_t4nfc_hlper_0_0           |    1 |
| sys_top_smartconnect_0_0          |    1 |
| sys_top_s03_regslice_0            |    1 |
| sys_top_s02_regslice_0            |    1 |
| sys_top_s01_regslice_0            |    1 |
| sys_top_s00_regslice_0            |    1 |
| sys_top_s00_data_fifo_188         |    1 |
| sys_top_s00_data_fifo_187         |    1 |
| sys_top_s00_data_fifo_186         |    1 |
| sys_top_s00_data_fifo_185         |    1 |
| sys_top_proc_sys_reset_7_0        |    1 |
| sys_top_proc_sys_reset_6_0        |    1 |
| sys_top_proc_sys_reset_5_0        |    1 |
| sys_top_proc_sys_reset_4_0        |    1 |
| sys_top_proc_sys_reset_3_0        |    1 |
| sys_top_proc_sys_reset_2_0        |    1 |
| sys_top_proc_sys_reset_1_0        |    1 |
| sys_top_proc_sys_reset_0_0        |    1 |
| sys_top_pll_bank13_0              |    1 |
| sys_top_pll_bank12_0              |    1 |
| sys_top_pll_bank11_0              |    1 |
| sys_top_nvme_ctrl_0_0             |    1 |
| sys_top_iodelay_if_0_2            |    1 |
| sys_top_iodelay_if_0_0            |    1 |
| sys_top_clk_wiz_0_0               |    1 |
| sys_top_blk_mem_gen_3_0           |    1 |
| sys_top_blk_mem_gen_2_0           |    1 |
| sys_top_blk_mem_gen_1_0           |    1 |
| sys_top_blk_mem_gen_0_0           |    1 |
| sys_top_bch_skes_256B_21B_13b_0_0 |    1 |
| sys_top_bch_sccs_256B_21B_13b_3_0 |    1 |
| sys_top_bch_sccs_256B_21B_13b_2_0 |    1 |
| sys_top_bch_sccs_256B_21B_13b_1_0 |    1 |
| sys_top_bch_sccs_256B_21B_13b_0_0 |    1 |
| sys_top_axi_bram_ctrl_3_0         |    1 |
| sys_top_axi_bram_ctrl_2_0         |    1 |
| sys_top_axi_bram_ctrl_1_0         |    1 |
| sys_top_axi_bram_ctrl_0_0         |    1 |
| sys_top_auto_us_cc_df_3           |    1 |
| sys_top_auto_us_cc_df_2           |    1 |
| sys_top_auto_us_cc_df_1           |    1 |
| sys_top_auto_us_cc_df_0           |    1 |
| sys_top_auto_pc_4                 |    1 |
| sys_top_auto_pc_3                 |    1 |
| sys_top_auto_pc_2                 |    1 |
| sys_top_auto_pc_1                 |    1 |
| sys_top_auto_pc_0                 |    1 |
| sys_top_auto_ds_9                 |    1 |
| sys_top_auto_ds_8                 |    1 |
| sys_top_auto_ds_7                 |    1 |
| sys_top_auto_ds_6                 |    1 |
| sys_top_auto_ds_5                 |    1 |
| sys_top_auto_ds_4                 |    1 |
| sys_top_auto_ds_3                 |    1 |
| sys_top_auto_ds_2                 |    1 |
| sys_top_auto_ds_1                 |    1 |
| sys_top_auto_ds_0                 |    1 |
| sys_top_auto_cc_9                 |    1 |
| sys_top_auto_cc_8                 |    1 |
| sys_top_auto_cc_7                 |    1 |
| sys_top_auto_cc_6                 |    1 |
| sys_top_auto_cc_5                 |    1 |
| sys_top_auto_cc_4                 |    1 |
| sys_top_auto_cc_3                 |    1 |
| sys_top_auto_cc_2                 |    1 |
| sys_top_auto_cc_11                |    1 |
| sys_top_auto_cc_10                |    1 |
| sys_top_auto_cc_1                 |    1 |
| sys_top_auto_cc_0                 |    1 |
+-----------------------------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


