<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html>
<!-- This file documents the BFD library.

Copyright (C) 1991-2020 Free Software Foundation, Inc.

Permission is granted to copy, distribute and/or modify this document
under the terms of the GNU Free Documentation License, Version 1.3 or
any later version published by the Free Software Foundation; with the
Invariant Sections being "GNU General Public License" and "Funding
Free Software", the Front-Cover texts being (a) (see below), and with
the Back-Cover Texts being (b) (see below).  A copy of the license is
included in the section entitled "GNU Free Documentation License".

(a) The FSF's Front-Cover Text is:

A GNU Manual

(b) The FSF's Back-Cover Text is:

You have freedom to copy and modify this GNU Manual, like GNU
     software.  Copies published by the Free Software Foundation raise
     funds for GNU development. -->
<!-- Created by GNU Texinfo 6.7, http://www.gnu.org/software/texinfo/ -->
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
<title>howto manager (Untitled Document)</title>

<meta name="description" content="howto manager (Untitled Document)">
<meta name="keywords" content="howto manager (Untitled Document)">
<meta name="resource-type" content="document">
<meta name="distribution" content="global">
<meta name="Generator" content="makeinfo">
<link href="index.html" rel="start" title="Top">
<link href="BFD-Index.html" rel="index" title="BFD Index">
<link href="index.html#SEC_Contents" rel="contents" title="Table of Contents">
<link href="Relocations.html" rel="up" title="Relocations">
<link href="Core-Files.html" rel="next" title="Core Files">
<link href="typedef-arelent.html" rel="prev" title="typedef arelent">
<style type="text/css">
<!--
a.summary-letter {text-decoration: none}
blockquote.indentedblock {margin-right: 0em}
div.display {margin-left: 3.2em}
div.example {margin-left: 3.2em}
div.lisp {margin-left: 3.2em}
kbd {font-style: oblique}
pre.display {font-family: inherit}
pre.format {font-family: inherit}
pre.menu-comment {font-family: serif}
pre.menu-preformatted {font-family: serif}
span.nolinebreak {white-space: nowrap}
span.roman {font-family: initial; font-weight: normal}
span.sansserif {font-family: sans-serif; font-weight: normal}
ul.no-bullet {list-style: none}
-->
</style>


</head>

<body lang="en">
<span id="howto-manager"></span><div class="header">
<p>
Previous: <a href="typedef-arelent.html" accesskey="p" rel="prev">typedef arelent</a>, Up: <a href="Relocations.html" accesskey="u" rel="up">Relocations</a> &nbsp; [<a href="index.html#SEC_Contents" title="Table of contents" rel="contents">Contents</a>][<a href="BFD-Index.html" title="Index" rel="index">Index</a>]</p>
</div>
<hr>
<span id="The-howto-manager"></span><h4 class="subsection">2.10.2 The howto manager</h4>
<p>When an application wants to create a relocation, but doesn&rsquo;t
know what the target machine might call it, it can find out by
using this bit of code.
</p>
<span id="index-bfd_005freloc_005fcode_005ftype"></span>
<span id="bfd_005freloc_005fcode_005ftype"></span><h4 class="subsubsection">2.10.2.1 <code>bfd_reloc_code_type</code></h4>
<p><strong>Description</strong><br>
The insides of a reloc code.  The idea is that, eventually, there
will be one enumerator for every type of relocation we ever do.
Pass one of these values to <code>bfd_reloc_type_lookup</code>, and it&rsquo;ll
return a howto pointer.
</p>
<p>This does mean that the application must determine the correct
enumerator value; you can&rsquo;t get a howto pointer from a random set
of attributes.
</p>
<p>Here are the possible values for <code>enum bfd_reloc_code_real</code>:
</p>
<dl>
<dt id="index-BFD_005fRELOC_005f64">: <strong>BFD_RELOC_64</strong></dt>
<dt id="index-BFD_005fRELOC_005f32">: <strong>BFD_RELOC_32</strong></dt>
<dt id="index-BFD_005fRELOC_005f26">: <strong>BFD_RELOC_26</strong></dt>
<dt id="index-BFD_005fRELOC_005f24">: <strong>BFD_RELOC_24</strong></dt>
<dt id="index-BFD_005fRELOC_005f16">: <strong>BFD_RELOC_16</strong></dt>
<dt id="index-BFD_005fRELOC_005f14">: <strong>BFD_RELOC_14</strong></dt>
<dt id="index-BFD_005fRELOC_005f8">: <strong>BFD_RELOC_8</strong></dt>
<dd><p>Basic absolute relocations of N bits.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005f64_005fPCREL">: <strong>BFD_RELOC_64_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005f32_005fPCREL">: <strong>BFD_RELOC_32_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005f24_005fPCREL">: <strong>BFD_RELOC_24_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005f16_005fPCREL">: <strong>BFD_RELOC_16_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005f12_005fPCREL">: <strong>BFD_RELOC_12_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005f8_005fPCREL">: <strong>BFD_RELOC_8_PCREL</strong></dt>
<dd><p>PC-relative relocations.  Sometimes these are relative to the address
of the relocation itself; sometimes they are relative to the start of
the section containing the relocation.  It depends on the specific target.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005f32_005fSECREL">: <strong>BFD_RELOC_32_SECREL</strong></dt>
<dd><p>Section relative relocations.  Some targets need this for DWARF2.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005f32_005fGOT_005fPCREL">: <strong>BFD_RELOC_32_GOT_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005f16_005fGOT_005fPCREL">: <strong>BFD_RELOC_16_GOT_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005f8_005fGOT_005fPCREL">: <strong>BFD_RELOC_8_GOT_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005f32_005fGOTOFF">: <strong>BFD_RELOC_32_GOTOFF</strong></dt>
<dt id="index-BFD_005fRELOC_005f16_005fGOTOFF">: <strong>BFD_RELOC_16_GOTOFF</strong></dt>
<dt id="index-BFD_005fRELOC_005fLO16_005fGOTOFF">: <strong>BFD_RELOC_LO16_GOTOFF</strong></dt>
<dt id="index-BFD_005fRELOC_005fHI16_005fGOTOFF">: <strong>BFD_RELOC_HI16_GOTOFF</strong></dt>
<dt id="index-BFD_005fRELOC_005fHI16_005fS_005fGOTOFF">: <strong>BFD_RELOC_HI16_S_GOTOFF</strong></dt>
<dt id="index-BFD_005fRELOC_005f8_005fGOTOFF">: <strong>BFD_RELOC_8_GOTOFF</strong></dt>
<dt id="index-BFD_005fRELOC_005f64_005fPLT_005fPCREL">: <strong>BFD_RELOC_64_PLT_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005f32_005fPLT_005fPCREL">: <strong>BFD_RELOC_32_PLT_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005f24_005fPLT_005fPCREL">: <strong>BFD_RELOC_24_PLT_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005f16_005fPLT_005fPCREL">: <strong>BFD_RELOC_16_PLT_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005f8_005fPLT_005fPCREL">: <strong>BFD_RELOC_8_PLT_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005f64_005fPLTOFF">: <strong>BFD_RELOC_64_PLTOFF</strong></dt>
<dt id="index-BFD_005fRELOC_005f32_005fPLTOFF">: <strong>BFD_RELOC_32_PLTOFF</strong></dt>
<dt id="index-BFD_005fRELOC_005f16_005fPLTOFF">: <strong>BFD_RELOC_16_PLTOFF</strong></dt>
<dt id="index-BFD_005fRELOC_005fLO16_005fPLTOFF">: <strong>BFD_RELOC_LO16_PLTOFF</strong></dt>
<dt id="index-BFD_005fRELOC_005fHI16_005fPLTOFF">: <strong>BFD_RELOC_HI16_PLTOFF</strong></dt>
<dt id="index-BFD_005fRELOC_005fHI16_005fS_005fPLTOFF">: <strong>BFD_RELOC_HI16_S_PLTOFF</strong></dt>
<dt id="index-BFD_005fRELOC_005f8_005fPLTOFF">: <strong>BFD_RELOC_8_PLTOFF</strong></dt>
<dd><p>For ELF.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fSIZE32">: <strong>BFD_RELOC_SIZE32</strong></dt>
<dt id="index-BFD_005fRELOC_005fSIZE64">: <strong>BFD_RELOC_SIZE64</strong></dt>
<dd><p>Size relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005f68K_005fGLOB_005fDAT">: <strong>BFD_RELOC_68K_GLOB_DAT</strong></dt>
<dt id="index-BFD_005fRELOC_005f68K_005fJMP_005fSLOT">: <strong>BFD_RELOC_68K_JMP_SLOT</strong></dt>
<dt id="index-BFD_005fRELOC_005f68K_005fRELATIVE">: <strong>BFD_RELOC_68K_RELATIVE</strong></dt>
<dt id="index-BFD_005fRELOC_005f68K_005fTLS_005fGD32">: <strong>BFD_RELOC_68K_TLS_GD32</strong></dt>
<dt id="index-BFD_005fRELOC_005f68K_005fTLS_005fGD16">: <strong>BFD_RELOC_68K_TLS_GD16</strong></dt>
<dt id="index-BFD_005fRELOC_005f68K_005fTLS_005fGD8">: <strong>BFD_RELOC_68K_TLS_GD8</strong></dt>
<dt id="index-BFD_005fRELOC_005f68K_005fTLS_005fLDM32">: <strong>BFD_RELOC_68K_TLS_LDM32</strong></dt>
<dt id="index-BFD_005fRELOC_005f68K_005fTLS_005fLDM16">: <strong>BFD_RELOC_68K_TLS_LDM16</strong></dt>
<dt id="index-BFD_005fRELOC_005f68K_005fTLS_005fLDM8">: <strong>BFD_RELOC_68K_TLS_LDM8</strong></dt>
<dt id="index-BFD_005fRELOC_005f68K_005fTLS_005fLDO32">: <strong>BFD_RELOC_68K_TLS_LDO32</strong></dt>
<dt id="index-BFD_005fRELOC_005f68K_005fTLS_005fLDO16">: <strong>BFD_RELOC_68K_TLS_LDO16</strong></dt>
<dt id="index-BFD_005fRELOC_005f68K_005fTLS_005fLDO8">: <strong>BFD_RELOC_68K_TLS_LDO8</strong></dt>
<dt id="index-BFD_005fRELOC_005f68K_005fTLS_005fIE32">: <strong>BFD_RELOC_68K_TLS_IE32</strong></dt>
<dt id="index-BFD_005fRELOC_005f68K_005fTLS_005fIE16">: <strong>BFD_RELOC_68K_TLS_IE16</strong></dt>
<dt id="index-BFD_005fRELOC_005f68K_005fTLS_005fIE8">: <strong>BFD_RELOC_68K_TLS_IE8</strong></dt>
<dt id="index-BFD_005fRELOC_005f68K_005fTLS_005fLE32">: <strong>BFD_RELOC_68K_TLS_LE32</strong></dt>
<dt id="index-BFD_005fRELOC_005f68K_005fTLS_005fLE16">: <strong>BFD_RELOC_68K_TLS_LE16</strong></dt>
<dt id="index-BFD_005fRELOC_005f68K_005fTLS_005fLE8">: <strong>BFD_RELOC_68K_TLS_LE8</strong></dt>
<dd><p>Relocations used by 68K ELF.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005f32_005fBASEREL">: <strong>BFD_RELOC_32_BASEREL</strong></dt>
<dt id="index-BFD_005fRELOC_005f16_005fBASEREL">: <strong>BFD_RELOC_16_BASEREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fLO16_005fBASEREL">: <strong>BFD_RELOC_LO16_BASEREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fHI16_005fBASEREL">: <strong>BFD_RELOC_HI16_BASEREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fHI16_005fS_005fBASEREL">: <strong>BFD_RELOC_HI16_S_BASEREL</strong></dt>
<dt id="index-BFD_005fRELOC_005f8_005fBASEREL">: <strong>BFD_RELOC_8_BASEREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fRVA">: <strong>BFD_RELOC_RVA</strong></dt>
<dd><p>Linkage-table relative.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005f8_005fFFnn">: <strong>BFD_RELOC_8_FFnn</strong></dt>
<dd><p>Absolute 8-bit relocation, but used to form an address like 0xFFnn.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005f32_005fPCREL_005fS2">: <strong>BFD_RELOC_32_PCREL_S2</strong></dt>
<dt id="index-BFD_005fRELOC_005f16_005fPCREL_005fS2">: <strong>BFD_RELOC_16_PCREL_S2</strong></dt>
<dt id="index-BFD_005fRELOC_005f23_005fPCREL_005fS2">: <strong>BFD_RELOC_23_PCREL_S2</strong></dt>
<dd><p>These PC-relative relocations are stored as word displacements &ndash;
i.e., byte displacements shifted right two bits.  The 30-bit word
displacement (&lt;&lt;32_PCREL_S2&gt;&gt; &ndash; 32 bits, shifted 2) is used on the
SPARC.  (SPARC tools generally refer to this as &lt;&lt;WDISP30&gt;&gt;.)  The
signed 16-bit displacement is used on the MIPS, and the 23-bit
displacement is used on the Alpha.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fHI22">: <strong>BFD_RELOC_HI22</strong></dt>
<dt id="index-BFD_005fRELOC_005fLO10">: <strong>BFD_RELOC_LO10</strong></dt>
<dd><p>High 22 bits and low 10 bits of 32-bit value, placed into lower bits of
the target word.  These are used on the SPARC.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fGPREL16">: <strong>BFD_RELOC_GPREL16</strong></dt>
<dt id="index-BFD_005fRELOC_005fGPREL32">: <strong>BFD_RELOC_GPREL32</strong></dt>
<dd><p>For systems that allocate a Global Pointer register, these are
displacements off that register.  These relocation types are
handled specially, because the value the register will have is
decided relatively late.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fNONE">: <strong>BFD_RELOC_NONE</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fWDISP22">: <strong>BFD_RELOC_SPARC_WDISP22</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC22">: <strong>BFD_RELOC_SPARC22</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC13">: <strong>BFD_RELOC_SPARC13</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fGOT10">: <strong>BFD_RELOC_SPARC_GOT10</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fGOT13">: <strong>BFD_RELOC_SPARC_GOT13</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fGOT22">: <strong>BFD_RELOC_SPARC_GOT22</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fPC10">: <strong>BFD_RELOC_SPARC_PC10</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fPC22">: <strong>BFD_RELOC_SPARC_PC22</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fWPLT30">: <strong>BFD_RELOC_SPARC_WPLT30</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fCOPY">: <strong>BFD_RELOC_SPARC_COPY</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fGLOB_005fDAT">: <strong>BFD_RELOC_SPARC_GLOB_DAT</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fJMP_005fSLOT">: <strong>BFD_RELOC_SPARC_JMP_SLOT</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fRELATIVE">: <strong>BFD_RELOC_SPARC_RELATIVE</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fUA16">: <strong>BFD_RELOC_SPARC_UA16</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fUA32">: <strong>BFD_RELOC_SPARC_UA32</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fUA64">: <strong>BFD_RELOC_SPARC_UA64</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fGOTDATA_005fHIX22">: <strong>BFD_RELOC_SPARC_GOTDATA_HIX22</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fGOTDATA_005fLOX10">: <strong>BFD_RELOC_SPARC_GOTDATA_LOX10</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fGOTDATA_005fOP_005fHIX22">: <strong>BFD_RELOC_SPARC_GOTDATA_OP_HIX22</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fGOTDATA_005fOP_005fLOX10">: <strong>BFD_RELOC_SPARC_GOTDATA_OP_LOX10</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fGOTDATA_005fOP">: <strong>BFD_RELOC_SPARC_GOTDATA_OP</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fJMP_005fIREL">: <strong>BFD_RELOC_SPARC_JMP_IREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fIRELATIVE">: <strong>BFD_RELOC_SPARC_IRELATIVE</strong></dt>
<dd><p>SPARC ELF relocations.  There is probably some overlap with other
relocation types already defined.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fSPARC_005fBASE13">: <strong>BFD_RELOC_SPARC_BASE13</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fBASE22">: <strong>BFD_RELOC_SPARC_BASE22</strong></dt>
<dd><p>I think these are specific to SPARC a.out (e.g., Sun 4).
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fSPARC_005f64">: <strong>BFD_RELOC_SPARC_64</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005f10">: <strong>BFD_RELOC_SPARC_10</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005f11">: <strong>BFD_RELOC_SPARC_11</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fOLO10">: <strong>BFD_RELOC_SPARC_OLO10</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fHH22">: <strong>BFD_RELOC_SPARC_HH22</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fHM10">: <strong>BFD_RELOC_SPARC_HM10</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fLM22">: <strong>BFD_RELOC_SPARC_LM22</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fPC_005fHH22">: <strong>BFD_RELOC_SPARC_PC_HH22</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fPC_005fHM10">: <strong>BFD_RELOC_SPARC_PC_HM10</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fPC_005fLM22">: <strong>BFD_RELOC_SPARC_PC_LM22</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fWDISP16">: <strong>BFD_RELOC_SPARC_WDISP16</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fWDISP19">: <strong>BFD_RELOC_SPARC_WDISP19</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005f7">: <strong>BFD_RELOC_SPARC_7</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005f6">: <strong>BFD_RELOC_SPARC_6</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005f5">: <strong>BFD_RELOC_SPARC_5</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fDISP64">: <strong>BFD_RELOC_SPARC_DISP64</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fPLT32">: <strong>BFD_RELOC_SPARC_PLT32</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fPLT64">: <strong>BFD_RELOC_SPARC_PLT64</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fHIX22">: <strong>BFD_RELOC_SPARC_HIX22</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fLOX10">: <strong>BFD_RELOC_SPARC_LOX10</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fH44">: <strong>BFD_RELOC_SPARC_H44</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fM44">: <strong>BFD_RELOC_SPARC_M44</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fL44">: <strong>BFD_RELOC_SPARC_L44</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fREGISTER">: <strong>BFD_RELOC_SPARC_REGISTER</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fH34">: <strong>BFD_RELOC_SPARC_H34</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fSIZE32">: <strong>BFD_RELOC_SPARC_SIZE32</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fSIZE64">: <strong>BFD_RELOC_SPARC_SIZE64</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fWDISP10">: <strong>BFD_RELOC_SPARC_WDISP10</strong></dt>
<dd><p>SPARC64 relocations
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fSPARC_005fREV32">: <strong>BFD_RELOC_SPARC_REV32</strong></dt>
<dd><p>SPARC little endian relocation
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fSPARC_005fTLS_005fGD_005fHI22">: <strong>BFD_RELOC_SPARC_TLS_GD_HI22</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fTLS_005fGD_005fLO10">: <strong>BFD_RELOC_SPARC_TLS_GD_LO10</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fTLS_005fGD_005fADD">: <strong>BFD_RELOC_SPARC_TLS_GD_ADD</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fTLS_005fGD_005fCALL">: <strong>BFD_RELOC_SPARC_TLS_GD_CALL</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fTLS_005fLDM_005fHI22">: <strong>BFD_RELOC_SPARC_TLS_LDM_HI22</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fTLS_005fLDM_005fLO10">: <strong>BFD_RELOC_SPARC_TLS_LDM_LO10</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fTLS_005fLDM_005fADD">: <strong>BFD_RELOC_SPARC_TLS_LDM_ADD</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fTLS_005fLDM_005fCALL">: <strong>BFD_RELOC_SPARC_TLS_LDM_CALL</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fTLS_005fLDO_005fHIX22">: <strong>BFD_RELOC_SPARC_TLS_LDO_HIX22</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fTLS_005fLDO_005fLOX10">: <strong>BFD_RELOC_SPARC_TLS_LDO_LOX10</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fTLS_005fLDO_005fADD">: <strong>BFD_RELOC_SPARC_TLS_LDO_ADD</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fTLS_005fIE_005fHI22">: <strong>BFD_RELOC_SPARC_TLS_IE_HI22</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fTLS_005fIE_005fLO10">: <strong>BFD_RELOC_SPARC_TLS_IE_LO10</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fTLS_005fIE_005fLD">: <strong>BFD_RELOC_SPARC_TLS_IE_LD</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fTLS_005fIE_005fLDX">: <strong>BFD_RELOC_SPARC_TLS_IE_LDX</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fTLS_005fIE_005fADD">: <strong>BFD_RELOC_SPARC_TLS_IE_ADD</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fTLS_005fLE_005fHIX22">: <strong>BFD_RELOC_SPARC_TLS_LE_HIX22</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fTLS_005fLE_005fLOX10">: <strong>BFD_RELOC_SPARC_TLS_LE_LOX10</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fTLS_005fDTPMOD32">: <strong>BFD_RELOC_SPARC_TLS_DTPMOD32</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fTLS_005fDTPMOD64">: <strong>BFD_RELOC_SPARC_TLS_DTPMOD64</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fTLS_005fDTPOFF32">: <strong>BFD_RELOC_SPARC_TLS_DTPOFF32</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fTLS_005fDTPOFF64">: <strong>BFD_RELOC_SPARC_TLS_DTPOFF64</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fTLS_005fTPOFF32">: <strong>BFD_RELOC_SPARC_TLS_TPOFF32</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPARC_005fTLS_005fTPOFF64">: <strong>BFD_RELOC_SPARC_TLS_TPOFF64</strong></dt>
<dd><p>SPARC TLS relocations
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fSPU_005fIMM7">: <strong>BFD_RELOC_SPU_IMM7</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPU_005fIMM8">: <strong>BFD_RELOC_SPU_IMM8</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPU_005fIMM10">: <strong>BFD_RELOC_SPU_IMM10</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPU_005fIMM10W">: <strong>BFD_RELOC_SPU_IMM10W</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPU_005fIMM16">: <strong>BFD_RELOC_SPU_IMM16</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPU_005fIMM16W">: <strong>BFD_RELOC_SPU_IMM16W</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPU_005fIMM18">: <strong>BFD_RELOC_SPU_IMM18</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPU_005fPCREL9a">: <strong>BFD_RELOC_SPU_PCREL9a</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPU_005fPCREL9b">: <strong>BFD_RELOC_SPU_PCREL9b</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPU_005fPCREL16">: <strong>BFD_RELOC_SPU_PCREL16</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPU_005fLO16">: <strong>BFD_RELOC_SPU_LO16</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPU_005fHI16">: <strong>BFD_RELOC_SPU_HI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPU_005fPPU32">: <strong>BFD_RELOC_SPU_PPU32</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPU_005fPPU64">: <strong>BFD_RELOC_SPU_PPU64</strong></dt>
<dt id="index-BFD_005fRELOC_005fSPU_005fADD_005fPIC">: <strong>BFD_RELOC_SPU_ADD_PIC</strong></dt>
<dd><p>SPU Relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fALPHA_005fGPDISP_005fHI16">: <strong>BFD_RELOC_ALPHA_GPDISP_HI16</strong></dt>
<dd><p>Alpha ECOFF and ELF relocations.  Some of these treat the symbol or
&quot;addend&quot; in some special way.
For GPDISP_HI16 (&quot;gpdisp&quot;) relocations, the symbol is ignored when
writing; when reading, it will be the absolute section symbol.  The
addend is the displacement in bytes of the &quot;lda&quot; instruction from
the &quot;ldah&quot; instruction (which is at the address of this reloc).
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fALPHA_005fGPDISP_005fLO16">: <strong>BFD_RELOC_ALPHA_GPDISP_LO16</strong></dt>
<dd><p>For GPDISP_LO16 (&quot;ignore&quot;) relocations, the symbol is handled as
with GPDISP_HI16 relocs.  The addend is ignored when writing the
relocations out, and is filled in with the file&rsquo;s GP value on
reading, for convenience.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fALPHA_005fGPDISP">: <strong>BFD_RELOC_ALPHA_GPDISP</strong></dt>
<dd><p>The ELF GPDISP relocation is exactly the same as the GPDISP_HI16
relocation except that there is no accompanying GPDISP_LO16
relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fALPHA_005fLITERAL">: <strong>BFD_RELOC_ALPHA_LITERAL</strong></dt>
<dt id="index-BFD_005fRELOC_005fALPHA_005fELF_005fLITERAL">: <strong>BFD_RELOC_ALPHA_ELF_LITERAL</strong></dt>
<dt id="index-BFD_005fRELOC_005fALPHA_005fLITUSE">: <strong>BFD_RELOC_ALPHA_LITUSE</strong></dt>
<dd><p>The Alpha LITERAL/LITUSE relocs are produced by a symbol reference;
the assembler turns it into a LDQ instruction to load the address of
the symbol, and then fills in a register in the real instruction.
</p>
<p>The LITERAL reloc, at the LDQ instruction, refers to the .lita
section symbol.  The addend is ignored when writing, but is filled
in with the file&rsquo;s GP value on reading, for convenience, as with the
GPDISP_LO16 reloc.
</p>
<p>The ELF_LITERAL reloc is somewhere between 16_GOTOFF and GPDISP_LO16.
It should refer to the symbol to be referenced, as with 16_GOTOFF,
but it generates output not based on the position within the .got
section, but relative to the GP value chosen for the file during the
final link stage.
</p>
<p>The LITUSE reloc, on the instruction using the loaded address, gives
information to the linker that it might be able to use to optimize
away some literal section references.  The symbol is ignored (read
as the absolute section symbol), and the &quot;addend&quot; indicates the type
of instruction using the register:
1 - &quot;memory&quot; fmt insn
2 - byte-manipulation (byte offset reg)
3 - jsr (target of branch)
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fALPHA_005fHINT">: <strong>BFD_RELOC_ALPHA_HINT</strong></dt>
<dd><p>The HINT relocation indicates a value that should be filled into the
&quot;hint&quot; field of a jmp/jsr/ret instruction, for possible branch-
prediction logic which may be provided on some processors.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fALPHA_005fLINKAGE">: <strong>BFD_RELOC_ALPHA_LINKAGE</strong></dt>
<dd><p>The LINKAGE relocation outputs a linkage pair in the object file,
which is filled by the linker.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fALPHA_005fCODEADDR">: <strong>BFD_RELOC_ALPHA_CODEADDR</strong></dt>
<dd><p>The CODEADDR relocation outputs a STO_CA in the object file,
which is filled by the linker.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fALPHA_005fGPREL_005fHI16">: <strong>BFD_RELOC_ALPHA_GPREL_HI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fALPHA_005fGPREL_005fLO16">: <strong>BFD_RELOC_ALPHA_GPREL_LO16</strong></dt>
<dd><p>The GPREL_HI/LO relocations together form a 32-bit offset from the
GP register.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fALPHA_005fBRSGP">: <strong>BFD_RELOC_ALPHA_BRSGP</strong></dt>
<dd><p>Like BFD_RELOC_23_PCREL_S2, except that the source and target must
share a common GP, and the target address is adjusted for
STO_ALPHA_STD_GPLOAD.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fALPHA_005fNOP">: <strong>BFD_RELOC_ALPHA_NOP</strong></dt>
<dd><p>The NOP relocation outputs a NOP if the longword displacement
between two procedure entry points is &lt; 2^21.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fALPHA_005fBSR">: <strong>BFD_RELOC_ALPHA_BSR</strong></dt>
<dd><p>The BSR relocation outputs a BSR if the longword displacement
between two procedure entry points is &lt; 2^21.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fALPHA_005fLDA">: <strong>BFD_RELOC_ALPHA_LDA</strong></dt>
<dd><p>The LDA relocation outputs a LDA if the longword displacement
between two procedure entry points is &lt; 2^16.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fALPHA_005fBOH">: <strong>BFD_RELOC_ALPHA_BOH</strong></dt>
<dd><p>The BOH relocation outputs a BSR if the longword displacement
between two procedure entry points is &lt; 2^21, or else a hint.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fALPHA_005fTLSGD">: <strong>BFD_RELOC_ALPHA_TLSGD</strong></dt>
<dt id="index-BFD_005fRELOC_005fALPHA_005fTLSLDM">: <strong>BFD_RELOC_ALPHA_TLSLDM</strong></dt>
<dt id="index-BFD_005fRELOC_005fALPHA_005fDTPMOD64">: <strong>BFD_RELOC_ALPHA_DTPMOD64</strong></dt>
<dt id="index-BFD_005fRELOC_005fALPHA_005fGOTDTPREL16">: <strong>BFD_RELOC_ALPHA_GOTDTPREL16</strong></dt>
<dt id="index-BFD_005fRELOC_005fALPHA_005fDTPREL64">: <strong>BFD_RELOC_ALPHA_DTPREL64</strong></dt>
<dt id="index-BFD_005fRELOC_005fALPHA_005fDTPREL_005fHI16">: <strong>BFD_RELOC_ALPHA_DTPREL_HI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fALPHA_005fDTPREL_005fLO16">: <strong>BFD_RELOC_ALPHA_DTPREL_LO16</strong></dt>
<dt id="index-BFD_005fRELOC_005fALPHA_005fDTPREL16">: <strong>BFD_RELOC_ALPHA_DTPREL16</strong></dt>
<dt id="index-BFD_005fRELOC_005fALPHA_005fGOTTPREL16">: <strong>BFD_RELOC_ALPHA_GOTTPREL16</strong></dt>
<dt id="index-BFD_005fRELOC_005fALPHA_005fTPREL64">: <strong>BFD_RELOC_ALPHA_TPREL64</strong></dt>
<dt id="index-BFD_005fRELOC_005fALPHA_005fTPREL_005fHI16">: <strong>BFD_RELOC_ALPHA_TPREL_HI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fALPHA_005fTPREL_005fLO16">: <strong>BFD_RELOC_ALPHA_TPREL_LO16</strong></dt>
<dt id="index-BFD_005fRELOC_005fALPHA_005fTPREL16">: <strong>BFD_RELOC_ALPHA_TPREL16</strong></dt>
<dd><p>Alpha thread-local storage relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMIPS_005fJMP">: <strong>BFD_RELOC_MIPS_JMP</strong></dt>
<dt id="index-BFD_005fRELOC_005fMICROMIPS_005fJMP">: <strong>BFD_RELOC_MICROMIPS_JMP</strong></dt>
<dd><p>The MIPS jump instruction.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMIPS16_005fJMP">: <strong>BFD_RELOC_MIPS16_JMP</strong></dt>
<dd><p>The MIPS16 jump instruction.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMIPS16_005fGPREL">: <strong>BFD_RELOC_MIPS16_GPREL</strong></dt>
<dd><p>MIPS16 GP relative reloc.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fHI16">: <strong>BFD_RELOC_HI16</strong></dt>
<dd><p>High 16 bits of 32-bit value; simple reloc.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fHI16_005fS">: <strong>BFD_RELOC_HI16_S</strong></dt>
<dd><p>High 16 bits of 32-bit value but the low 16 bits will be sign
extended and added to form the final result.  If the low 16
bits form a negative number, we need to add one to the high value
to compensate for the borrow when the low bits are added.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fLO16">: <strong>BFD_RELOC_LO16</strong></dt>
<dd><p>Low 16 bits.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fHI16_005fPCREL">: <strong>BFD_RELOC_HI16_PCREL</strong></dt>
<dd><p>High 16 bits of 32-bit pc-relative value
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fHI16_005fS_005fPCREL">: <strong>BFD_RELOC_HI16_S_PCREL</strong></dt>
<dd><p>High 16 bits of 32-bit pc-relative value, adjusted
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fLO16_005fPCREL">: <strong>BFD_RELOC_LO16_PCREL</strong></dt>
<dd><p>Low 16 bits of pc-relative value
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMIPS16_005fGOT16">: <strong>BFD_RELOC_MIPS16_GOT16</strong></dt>
<dt id="index-BFD_005fRELOC_005fMIPS16_005fCALL16">: <strong>BFD_RELOC_MIPS16_CALL16</strong></dt>
<dd><p>Equivalent of BFD_RELOC_MIPS_*, but with the MIPS16 layout of
16-bit immediate fields
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMIPS16_005fHI16">: <strong>BFD_RELOC_MIPS16_HI16</strong></dt>
<dd><p>MIPS16 high 16 bits of 32-bit value.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMIPS16_005fHI16_005fS">: <strong>BFD_RELOC_MIPS16_HI16_S</strong></dt>
<dd><p>MIPS16 high 16 bits of 32-bit value but the low 16 bits will be sign
extended and added to form the final result.  If the low 16
bits form a negative number, we need to add one to the high value
to compensate for the borrow when the low bits are added.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMIPS16_005fLO16">: <strong>BFD_RELOC_MIPS16_LO16</strong></dt>
<dd><p>MIPS16 low 16 bits.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMIPS16_005fTLS_005fGD">: <strong>BFD_RELOC_MIPS16_TLS_GD</strong></dt>
<dt id="index-BFD_005fRELOC_005fMIPS16_005fTLS_005fLDM">: <strong>BFD_RELOC_MIPS16_TLS_LDM</strong></dt>
<dt id="index-BFD_005fRELOC_005fMIPS16_005fTLS_005fDTPREL_005fHI16">: <strong>BFD_RELOC_MIPS16_TLS_DTPREL_HI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fMIPS16_005fTLS_005fDTPREL_005fLO16">: <strong>BFD_RELOC_MIPS16_TLS_DTPREL_LO16</strong></dt>
<dt id="index-BFD_005fRELOC_005fMIPS16_005fTLS_005fGOTTPREL">: <strong>BFD_RELOC_MIPS16_TLS_GOTTPREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fMIPS16_005fTLS_005fTPREL_005fHI16">: <strong>BFD_RELOC_MIPS16_TLS_TPREL_HI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fMIPS16_005fTLS_005fTPREL_005fLO16">: <strong>BFD_RELOC_MIPS16_TLS_TPREL_LO16</strong></dt>
<dd><p>MIPS16 TLS relocations
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMIPS_005fLITERAL">: <strong>BFD_RELOC_MIPS_LITERAL</strong></dt>
<dt id="index-BFD_005fRELOC_005fMICROMIPS_005fLITERAL">: <strong>BFD_RELOC_MICROMIPS_LITERAL</strong></dt>
<dd><p>Relocation against a MIPS literal section.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMICROMIPS_005f7_005fPCREL_005fS1">: <strong>BFD_RELOC_MICROMIPS_7_PCREL_S1</strong></dt>
<dt id="index-BFD_005fRELOC_005fMICROMIPS_005f10_005fPCREL_005fS1">: <strong>BFD_RELOC_MICROMIPS_10_PCREL_S1</strong></dt>
<dt id="index-BFD_005fRELOC_005fMICROMIPS_005f16_005fPCREL_005fS1">: <strong>BFD_RELOC_MICROMIPS_16_PCREL_S1</strong></dt>
<dd><p>microMIPS PC-relative relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMIPS16_005f16_005fPCREL_005fS1">: <strong>BFD_RELOC_MIPS16_16_PCREL_S1</strong></dt>
<dd><p>MIPS16 PC-relative relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMIPS_005f21_005fPCREL_005fS2">: <strong>BFD_RELOC_MIPS_21_PCREL_S2</strong></dt>
<dt id="index-BFD_005fRELOC_005fMIPS_005f26_005fPCREL_005fS2">: <strong>BFD_RELOC_MIPS_26_PCREL_S2</strong></dt>
<dt id="index-BFD_005fRELOC_005fMIPS_005f18_005fPCREL_005fS3">: <strong>BFD_RELOC_MIPS_18_PCREL_S3</strong></dt>
<dt id="index-BFD_005fRELOC_005fMIPS_005f19_005fPCREL_005fS2">: <strong>BFD_RELOC_MIPS_19_PCREL_S2</strong></dt>
<dd><p>MIPS PC-relative relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMICROMIPS_005fGPREL16">: <strong>BFD_RELOC_MICROMIPS_GPREL16</strong></dt>
<dt id="index-BFD_005fRELOC_005fMICROMIPS_005fHI16">: <strong>BFD_RELOC_MICROMIPS_HI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fMICROMIPS_005fHI16_005fS">: <strong>BFD_RELOC_MICROMIPS_HI16_S</strong></dt>
<dt id="index-BFD_005fRELOC_005fMICROMIPS_005fLO16">: <strong>BFD_RELOC_MICROMIPS_LO16</strong></dt>
<dd><p>microMIPS versions of generic BFD relocs.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMIPS_005fGOT16">: <strong>BFD_RELOC_MIPS_GOT16</strong></dt>
<dt id="index-BFD_005fRELOC_005fMICROMIPS_005fGOT16">: <strong>BFD_RELOC_MICROMIPS_GOT16</strong></dt>
<dt id="index-BFD_005fRELOC_005fMIPS_005fCALL16">: <strong>BFD_RELOC_MIPS_CALL16</strong></dt>
<dt id="index-BFD_005fRELOC_005fMICROMIPS_005fCALL16">: <strong>BFD_RELOC_MICROMIPS_CALL16</strong></dt>
<dt id="index-BFD_005fRELOC_005fMIPS_005fGOT_005fHI16">: <strong>BFD_RELOC_MIPS_GOT_HI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fMICROMIPS_005fGOT_005fHI16">: <strong>BFD_RELOC_MICROMIPS_GOT_HI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fMIPS_005fGOT_005fLO16">: <strong>BFD_RELOC_MIPS_GOT_LO16</strong></dt>
<dt id="index-BFD_005fRELOC_005fMICROMIPS_005fGOT_005fLO16">: <strong>BFD_RELOC_MICROMIPS_GOT_LO16</strong></dt>
<dt id="index-BFD_005fRELOC_005fMIPS_005fCALL_005fHI16">: <strong>BFD_RELOC_MIPS_CALL_HI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fMICROMIPS_005fCALL_005fHI16">: <strong>BFD_RELOC_MICROMIPS_CALL_HI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fMIPS_005fCALL_005fLO16">: <strong>BFD_RELOC_MIPS_CALL_LO16</strong></dt>
<dt id="index-BFD_005fRELOC_005fMICROMIPS_005fCALL_005fLO16">: <strong>BFD_RELOC_MICROMIPS_CALL_LO16</strong></dt>
<dt id="index-BFD_005fRELOC_005fMIPS_005fSUB">: <strong>BFD_RELOC_MIPS_SUB</strong></dt>
<dt id="index-BFD_005fRELOC_005fMICROMIPS_005fSUB">: <strong>BFD_RELOC_MICROMIPS_SUB</strong></dt>
<dt id="index-BFD_005fRELOC_005fMIPS_005fGOT_005fPAGE">: <strong>BFD_RELOC_MIPS_GOT_PAGE</strong></dt>
<dt id="index-BFD_005fRELOC_005fMICROMIPS_005fGOT_005fPAGE">: <strong>BFD_RELOC_MICROMIPS_GOT_PAGE</strong></dt>
<dt id="index-BFD_005fRELOC_005fMIPS_005fGOT_005fOFST">: <strong>BFD_RELOC_MIPS_GOT_OFST</strong></dt>
<dt id="index-BFD_005fRELOC_005fMICROMIPS_005fGOT_005fOFST">: <strong>BFD_RELOC_MICROMIPS_GOT_OFST</strong></dt>
<dt id="index-BFD_005fRELOC_005fMIPS_005fGOT_005fDISP">: <strong>BFD_RELOC_MIPS_GOT_DISP</strong></dt>
<dt id="index-BFD_005fRELOC_005fMICROMIPS_005fGOT_005fDISP">: <strong>BFD_RELOC_MICROMIPS_GOT_DISP</strong></dt>
<dt id="index-BFD_005fRELOC_005fMIPS_005fSHIFT5">: <strong>BFD_RELOC_MIPS_SHIFT5</strong></dt>
<dt id="index-BFD_005fRELOC_005fMIPS_005fSHIFT6">: <strong>BFD_RELOC_MIPS_SHIFT6</strong></dt>
<dt id="index-BFD_005fRELOC_005fMIPS_005fINSERT_005fA">: <strong>BFD_RELOC_MIPS_INSERT_A</strong></dt>
<dt id="index-BFD_005fRELOC_005fMIPS_005fINSERT_005fB">: <strong>BFD_RELOC_MIPS_INSERT_B</strong></dt>
<dt id="index-BFD_005fRELOC_005fMIPS_005fDELETE">: <strong>BFD_RELOC_MIPS_DELETE</strong></dt>
<dt id="index-BFD_005fRELOC_005fMIPS_005fHIGHEST">: <strong>BFD_RELOC_MIPS_HIGHEST</strong></dt>
<dt id="index-BFD_005fRELOC_005fMICROMIPS_005fHIGHEST">: <strong>BFD_RELOC_MICROMIPS_HIGHEST</strong></dt>
<dt id="index-BFD_005fRELOC_005fMIPS_005fHIGHER">: <strong>BFD_RELOC_MIPS_HIGHER</strong></dt>
<dt id="index-BFD_005fRELOC_005fMICROMIPS_005fHIGHER">: <strong>BFD_RELOC_MICROMIPS_HIGHER</strong></dt>
<dt id="index-BFD_005fRELOC_005fMIPS_005fSCN_005fDISP">: <strong>BFD_RELOC_MIPS_SCN_DISP</strong></dt>
<dt id="index-BFD_005fRELOC_005fMICROMIPS_005fSCN_005fDISP">: <strong>BFD_RELOC_MICROMIPS_SCN_DISP</strong></dt>
<dt id="index-BFD_005fRELOC_005fMIPS_005fREL16">: <strong>BFD_RELOC_MIPS_REL16</strong></dt>
<dt id="index-BFD_005fRELOC_005fMIPS_005fRELGOT">: <strong>BFD_RELOC_MIPS_RELGOT</strong></dt>
<dt id="index-BFD_005fRELOC_005fMIPS_005fJALR">: <strong>BFD_RELOC_MIPS_JALR</strong></dt>
<dt id="index-BFD_005fRELOC_005fMICROMIPS_005fJALR">: <strong>BFD_RELOC_MICROMIPS_JALR</strong></dt>
<dt id="index-BFD_005fRELOC_005fMIPS_005fTLS_005fDTPMOD32">: <strong>BFD_RELOC_MIPS_TLS_DTPMOD32</strong></dt>
<dt id="index-BFD_005fRELOC_005fMIPS_005fTLS_005fDTPREL32">: <strong>BFD_RELOC_MIPS_TLS_DTPREL32</strong></dt>
<dt id="index-BFD_005fRELOC_005fMIPS_005fTLS_005fDTPMOD64">: <strong>BFD_RELOC_MIPS_TLS_DTPMOD64</strong></dt>
<dt id="index-BFD_005fRELOC_005fMIPS_005fTLS_005fDTPREL64">: <strong>BFD_RELOC_MIPS_TLS_DTPREL64</strong></dt>
<dt id="index-BFD_005fRELOC_005fMIPS_005fTLS_005fGD">: <strong>BFD_RELOC_MIPS_TLS_GD</strong></dt>
<dt id="index-BFD_005fRELOC_005fMICROMIPS_005fTLS_005fGD">: <strong>BFD_RELOC_MICROMIPS_TLS_GD</strong></dt>
<dt id="index-BFD_005fRELOC_005fMIPS_005fTLS_005fLDM">: <strong>BFD_RELOC_MIPS_TLS_LDM</strong></dt>
<dt id="index-BFD_005fRELOC_005fMICROMIPS_005fTLS_005fLDM">: <strong>BFD_RELOC_MICROMIPS_TLS_LDM</strong></dt>
<dt id="index-BFD_005fRELOC_005fMIPS_005fTLS_005fDTPREL_005fHI16">: <strong>BFD_RELOC_MIPS_TLS_DTPREL_HI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fMICROMIPS_005fTLS_005fDTPREL_005fHI16">: <strong>BFD_RELOC_MICROMIPS_TLS_DTPREL_HI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fMIPS_005fTLS_005fDTPREL_005fLO16">: <strong>BFD_RELOC_MIPS_TLS_DTPREL_LO16</strong></dt>
<dt id="index-BFD_005fRELOC_005fMICROMIPS_005fTLS_005fDTPREL_005fLO16">: <strong>BFD_RELOC_MICROMIPS_TLS_DTPREL_LO16</strong></dt>
<dt id="index-BFD_005fRELOC_005fMIPS_005fTLS_005fGOTTPREL">: <strong>BFD_RELOC_MIPS_TLS_GOTTPREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fMICROMIPS_005fTLS_005fGOTTPREL">: <strong>BFD_RELOC_MICROMIPS_TLS_GOTTPREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fMIPS_005fTLS_005fTPREL32">: <strong>BFD_RELOC_MIPS_TLS_TPREL32</strong></dt>
<dt id="index-BFD_005fRELOC_005fMIPS_005fTLS_005fTPREL64">: <strong>BFD_RELOC_MIPS_TLS_TPREL64</strong></dt>
<dt id="index-BFD_005fRELOC_005fMIPS_005fTLS_005fTPREL_005fHI16">: <strong>BFD_RELOC_MIPS_TLS_TPREL_HI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fMICROMIPS_005fTLS_005fTPREL_005fHI16">: <strong>BFD_RELOC_MICROMIPS_TLS_TPREL_HI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fMIPS_005fTLS_005fTPREL_005fLO16">: <strong>BFD_RELOC_MIPS_TLS_TPREL_LO16</strong></dt>
<dt id="index-BFD_005fRELOC_005fMICROMIPS_005fTLS_005fTPREL_005fLO16">: <strong>BFD_RELOC_MICROMIPS_TLS_TPREL_LO16</strong></dt>
<dt id="index-BFD_005fRELOC_005fMIPS_005fEH">: <strong>BFD_RELOC_MIPS_EH</strong></dt>
<dd><p>MIPS ELF relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMIPS_005fCOPY">: <strong>BFD_RELOC_MIPS_COPY</strong></dt>
<dt id="index-BFD_005fRELOC_005fMIPS_005fJUMP_005fSLOT">: <strong>BFD_RELOC_MIPS_JUMP_SLOT</strong></dt>
<dd><p>MIPS ELF relocations (VxWorks and PLT extensions).
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMOXIE_005f10_005fPCREL">: <strong>BFD_RELOC_MOXIE_10_PCREL</strong></dt>
<dd><p>Moxie ELF relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fFT32_005f10">: <strong>BFD_RELOC_FT32_10</strong></dt>
<dt id="index-BFD_005fRELOC_005fFT32_005f20">: <strong>BFD_RELOC_FT32_20</strong></dt>
<dt id="index-BFD_005fRELOC_005fFT32_005f17">: <strong>BFD_RELOC_FT32_17</strong></dt>
<dt id="index-BFD_005fRELOC_005fFT32_005f18">: <strong>BFD_RELOC_FT32_18</strong></dt>
<dt id="index-BFD_005fRELOC_005fFT32_005fRELAX">: <strong>BFD_RELOC_FT32_RELAX</strong></dt>
<dt id="index-BFD_005fRELOC_005fFT32_005fSC0">: <strong>BFD_RELOC_FT32_SC0</strong></dt>
<dt id="index-BFD_005fRELOC_005fFT32_005fSC1">: <strong>BFD_RELOC_FT32_SC1</strong></dt>
<dt id="index-BFD_005fRELOC_005fFT32_005f15">: <strong>BFD_RELOC_FT32_15</strong></dt>
<dt id="index-BFD_005fRELOC_005fFT32_005fDIFF32">: <strong>BFD_RELOC_FT32_DIFF32</strong></dt>
<dd><p>FT32 ELF relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fFRV_005fLABEL16">: <strong>BFD_RELOC_FRV_LABEL16</strong></dt>
<dt id="index-BFD_005fRELOC_005fFRV_005fLABEL24">: <strong>BFD_RELOC_FRV_LABEL24</strong></dt>
<dt id="index-BFD_005fRELOC_005fFRV_005fLO16">: <strong>BFD_RELOC_FRV_LO16</strong></dt>
<dt id="index-BFD_005fRELOC_005fFRV_005fHI16">: <strong>BFD_RELOC_FRV_HI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fFRV_005fGPREL12">: <strong>BFD_RELOC_FRV_GPREL12</strong></dt>
<dt id="index-BFD_005fRELOC_005fFRV_005fGPRELU12">: <strong>BFD_RELOC_FRV_GPRELU12</strong></dt>
<dt id="index-BFD_005fRELOC_005fFRV_005fGPREL32">: <strong>BFD_RELOC_FRV_GPREL32</strong></dt>
<dt id="index-BFD_005fRELOC_005fFRV_005fGPRELHI">: <strong>BFD_RELOC_FRV_GPRELHI</strong></dt>
<dt id="index-BFD_005fRELOC_005fFRV_005fGPRELLO">: <strong>BFD_RELOC_FRV_GPRELLO</strong></dt>
<dt id="index-BFD_005fRELOC_005fFRV_005fGOT12">: <strong>BFD_RELOC_FRV_GOT12</strong></dt>
<dt id="index-BFD_005fRELOC_005fFRV_005fGOTHI">: <strong>BFD_RELOC_FRV_GOTHI</strong></dt>
<dt id="index-BFD_005fRELOC_005fFRV_005fGOTLO">: <strong>BFD_RELOC_FRV_GOTLO</strong></dt>
<dt id="index-BFD_005fRELOC_005fFRV_005fFUNCDESC">: <strong>BFD_RELOC_FRV_FUNCDESC</strong></dt>
<dt id="index-BFD_005fRELOC_005fFRV_005fFUNCDESC_005fGOT12">: <strong>BFD_RELOC_FRV_FUNCDESC_GOT12</strong></dt>
<dt id="index-BFD_005fRELOC_005fFRV_005fFUNCDESC_005fGOTHI">: <strong>BFD_RELOC_FRV_FUNCDESC_GOTHI</strong></dt>
<dt id="index-BFD_005fRELOC_005fFRV_005fFUNCDESC_005fGOTLO">: <strong>BFD_RELOC_FRV_FUNCDESC_GOTLO</strong></dt>
<dt id="index-BFD_005fRELOC_005fFRV_005fFUNCDESC_005fVALUE">: <strong>BFD_RELOC_FRV_FUNCDESC_VALUE</strong></dt>
<dt id="index-BFD_005fRELOC_005fFRV_005fFUNCDESC_005fGOTOFF12">: <strong>BFD_RELOC_FRV_FUNCDESC_GOTOFF12</strong></dt>
<dt id="index-BFD_005fRELOC_005fFRV_005fFUNCDESC_005fGOTOFFHI">: <strong>BFD_RELOC_FRV_FUNCDESC_GOTOFFHI</strong></dt>
<dt id="index-BFD_005fRELOC_005fFRV_005fFUNCDESC_005fGOTOFFLO">: <strong>BFD_RELOC_FRV_FUNCDESC_GOTOFFLO</strong></dt>
<dt id="index-BFD_005fRELOC_005fFRV_005fGOTOFF12">: <strong>BFD_RELOC_FRV_GOTOFF12</strong></dt>
<dt id="index-BFD_005fRELOC_005fFRV_005fGOTOFFHI">: <strong>BFD_RELOC_FRV_GOTOFFHI</strong></dt>
<dt id="index-BFD_005fRELOC_005fFRV_005fGOTOFFLO">: <strong>BFD_RELOC_FRV_GOTOFFLO</strong></dt>
<dt id="index-BFD_005fRELOC_005fFRV_005fGETTLSOFF">: <strong>BFD_RELOC_FRV_GETTLSOFF</strong></dt>
<dt id="index-BFD_005fRELOC_005fFRV_005fTLSDESC_005fVALUE">: <strong>BFD_RELOC_FRV_TLSDESC_VALUE</strong></dt>
<dt id="index-BFD_005fRELOC_005fFRV_005fGOTTLSDESC12">: <strong>BFD_RELOC_FRV_GOTTLSDESC12</strong></dt>
<dt id="index-BFD_005fRELOC_005fFRV_005fGOTTLSDESCHI">: <strong>BFD_RELOC_FRV_GOTTLSDESCHI</strong></dt>
<dt id="index-BFD_005fRELOC_005fFRV_005fGOTTLSDESCLO">: <strong>BFD_RELOC_FRV_GOTTLSDESCLO</strong></dt>
<dt id="index-BFD_005fRELOC_005fFRV_005fTLSMOFF12">: <strong>BFD_RELOC_FRV_TLSMOFF12</strong></dt>
<dt id="index-BFD_005fRELOC_005fFRV_005fTLSMOFFHI">: <strong>BFD_RELOC_FRV_TLSMOFFHI</strong></dt>
<dt id="index-BFD_005fRELOC_005fFRV_005fTLSMOFFLO">: <strong>BFD_RELOC_FRV_TLSMOFFLO</strong></dt>
<dt id="index-BFD_005fRELOC_005fFRV_005fGOTTLSOFF12">: <strong>BFD_RELOC_FRV_GOTTLSOFF12</strong></dt>
<dt id="index-BFD_005fRELOC_005fFRV_005fGOTTLSOFFHI">: <strong>BFD_RELOC_FRV_GOTTLSOFFHI</strong></dt>
<dt id="index-BFD_005fRELOC_005fFRV_005fGOTTLSOFFLO">: <strong>BFD_RELOC_FRV_GOTTLSOFFLO</strong></dt>
<dt id="index-BFD_005fRELOC_005fFRV_005fTLSOFF">: <strong>BFD_RELOC_FRV_TLSOFF</strong></dt>
<dt id="index-BFD_005fRELOC_005fFRV_005fTLSDESC_005fRELAX">: <strong>BFD_RELOC_FRV_TLSDESC_RELAX</strong></dt>
<dt id="index-BFD_005fRELOC_005fFRV_005fGETTLSOFF_005fRELAX">: <strong>BFD_RELOC_FRV_GETTLSOFF_RELAX</strong></dt>
<dt id="index-BFD_005fRELOC_005fFRV_005fTLSOFF_005fRELAX">: <strong>BFD_RELOC_FRV_TLSOFF_RELAX</strong></dt>
<dt id="index-BFD_005fRELOC_005fFRV_005fTLSMOFF">: <strong>BFD_RELOC_FRV_TLSMOFF</strong></dt>
<dd><p>Fujitsu Frv Relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMN10300_005fGOTOFF24">: <strong>BFD_RELOC_MN10300_GOTOFF24</strong></dt>
<dd><p>This is a 24bit GOT-relative reloc for the mn10300.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMN10300_005fGOT32">: <strong>BFD_RELOC_MN10300_GOT32</strong></dt>
<dd><p>This is a 32bit GOT-relative reloc for the mn10300, offset by two bytes
in the instruction.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMN10300_005fGOT24">: <strong>BFD_RELOC_MN10300_GOT24</strong></dt>
<dd><p>This is a 24bit GOT-relative reloc for the mn10300, offset by two bytes
in the instruction.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMN10300_005fGOT16">: <strong>BFD_RELOC_MN10300_GOT16</strong></dt>
<dd><p>This is a 16bit GOT-relative reloc for the mn10300, offset by two bytes
in the instruction.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMN10300_005fCOPY">: <strong>BFD_RELOC_MN10300_COPY</strong></dt>
<dd><p>Copy symbol at runtime.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMN10300_005fGLOB_005fDAT">: <strong>BFD_RELOC_MN10300_GLOB_DAT</strong></dt>
<dd><p>Create GOT entry.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMN10300_005fJMP_005fSLOT">: <strong>BFD_RELOC_MN10300_JMP_SLOT</strong></dt>
<dd><p>Create PLT entry.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMN10300_005fRELATIVE">: <strong>BFD_RELOC_MN10300_RELATIVE</strong></dt>
<dd><p>Adjust by program base.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMN10300_005fSYM_005fDIFF">: <strong>BFD_RELOC_MN10300_SYM_DIFF</strong></dt>
<dd><p>Together with another reloc targeted at the same location,
allows for a value that is the difference of two symbols
in the same section.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMN10300_005fALIGN">: <strong>BFD_RELOC_MN10300_ALIGN</strong></dt>
<dd><p>The addend of this reloc is an alignment power that must
be honoured at the offset&rsquo;s location, regardless of linker
relaxation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMN10300_005fTLS_005fGD">: <strong>BFD_RELOC_MN10300_TLS_GD</strong></dt>
<dt id="index-BFD_005fRELOC_005fMN10300_005fTLS_005fLD">: <strong>BFD_RELOC_MN10300_TLS_LD</strong></dt>
<dt id="index-BFD_005fRELOC_005fMN10300_005fTLS_005fLDO">: <strong>BFD_RELOC_MN10300_TLS_LDO</strong></dt>
<dt id="index-BFD_005fRELOC_005fMN10300_005fTLS_005fGOTIE">: <strong>BFD_RELOC_MN10300_TLS_GOTIE</strong></dt>
<dt id="index-BFD_005fRELOC_005fMN10300_005fTLS_005fIE">: <strong>BFD_RELOC_MN10300_TLS_IE</strong></dt>
<dt id="index-BFD_005fRELOC_005fMN10300_005fTLS_005fLE">: <strong>BFD_RELOC_MN10300_TLS_LE</strong></dt>
<dt id="index-BFD_005fRELOC_005fMN10300_005fTLS_005fDTPMOD">: <strong>BFD_RELOC_MN10300_TLS_DTPMOD</strong></dt>
<dt id="index-BFD_005fRELOC_005fMN10300_005fTLS_005fDTPOFF">: <strong>BFD_RELOC_MN10300_TLS_DTPOFF</strong></dt>
<dt id="index-BFD_005fRELOC_005fMN10300_005fTLS_005fTPOFF">: <strong>BFD_RELOC_MN10300_TLS_TPOFF</strong></dt>
<dd><p>Various TLS-related relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMN10300_005f32_005fPCREL">: <strong>BFD_RELOC_MN10300_32_PCREL</strong></dt>
<dd><p>This is a 32bit pcrel reloc for the mn10300, offset by two bytes in the
instruction.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMN10300_005f16_005fPCREL">: <strong>BFD_RELOC_MN10300_16_PCREL</strong></dt>
<dd><p>This is a 16bit pcrel reloc for the mn10300, offset by two bytes in the
instruction.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005f386_005fGOT32">: <strong>BFD_RELOC_386_GOT32</strong></dt>
<dt id="index-BFD_005fRELOC_005f386_005fPLT32">: <strong>BFD_RELOC_386_PLT32</strong></dt>
<dt id="index-BFD_005fRELOC_005f386_005fCOPY">: <strong>BFD_RELOC_386_COPY</strong></dt>
<dt id="index-BFD_005fRELOC_005f386_005fGLOB_005fDAT">: <strong>BFD_RELOC_386_GLOB_DAT</strong></dt>
<dt id="index-BFD_005fRELOC_005f386_005fJUMP_005fSLOT">: <strong>BFD_RELOC_386_JUMP_SLOT</strong></dt>
<dt id="index-BFD_005fRELOC_005f386_005fRELATIVE">: <strong>BFD_RELOC_386_RELATIVE</strong></dt>
<dt id="index-BFD_005fRELOC_005f386_005fGOTOFF">: <strong>BFD_RELOC_386_GOTOFF</strong></dt>
<dt id="index-BFD_005fRELOC_005f386_005fGOTPC">: <strong>BFD_RELOC_386_GOTPC</strong></dt>
<dt id="index-BFD_005fRELOC_005f386_005fTLS_005fTPOFF">: <strong>BFD_RELOC_386_TLS_TPOFF</strong></dt>
<dt id="index-BFD_005fRELOC_005f386_005fTLS_005fIE">: <strong>BFD_RELOC_386_TLS_IE</strong></dt>
<dt id="index-BFD_005fRELOC_005f386_005fTLS_005fGOTIE">: <strong>BFD_RELOC_386_TLS_GOTIE</strong></dt>
<dt id="index-BFD_005fRELOC_005f386_005fTLS_005fLE">: <strong>BFD_RELOC_386_TLS_LE</strong></dt>
<dt id="index-BFD_005fRELOC_005f386_005fTLS_005fGD">: <strong>BFD_RELOC_386_TLS_GD</strong></dt>
<dt id="index-BFD_005fRELOC_005f386_005fTLS_005fLDM">: <strong>BFD_RELOC_386_TLS_LDM</strong></dt>
<dt id="index-BFD_005fRELOC_005f386_005fTLS_005fLDO_005f32">: <strong>BFD_RELOC_386_TLS_LDO_32</strong></dt>
<dt id="index-BFD_005fRELOC_005f386_005fTLS_005fIE_005f32">: <strong>BFD_RELOC_386_TLS_IE_32</strong></dt>
<dt id="index-BFD_005fRELOC_005f386_005fTLS_005fLE_005f32">: <strong>BFD_RELOC_386_TLS_LE_32</strong></dt>
<dt id="index-BFD_005fRELOC_005f386_005fTLS_005fDTPMOD32">: <strong>BFD_RELOC_386_TLS_DTPMOD32</strong></dt>
<dt id="index-BFD_005fRELOC_005f386_005fTLS_005fDTPOFF32">: <strong>BFD_RELOC_386_TLS_DTPOFF32</strong></dt>
<dt id="index-BFD_005fRELOC_005f386_005fTLS_005fTPOFF32">: <strong>BFD_RELOC_386_TLS_TPOFF32</strong></dt>
<dt id="index-BFD_005fRELOC_005f386_005fTLS_005fGOTDESC">: <strong>BFD_RELOC_386_TLS_GOTDESC</strong></dt>
<dt id="index-BFD_005fRELOC_005f386_005fTLS_005fDESC_005fCALL">: <strong>BFD_RELOC_386_TLS_DESC_CALL</strong></dt>
<dt id="index-BFD_005fRELOC_005f386_005fTLS_005fDESC">: <strong>BFD_RELOC_386_TLS_DESC</strong></dt>
<dt id="index-BFD_005fRELOC_005f386_005fIRELATIVE">: <strong>BFD_RELOC_386_IRELATIVE</strong></dt>
<dt id="index-BFD_005fRELOC_005f386_005fGOT32X">: <strong>BFD_RELOC_386_GOT32X</strong></dt>
<dd><p>i386/elf relocations
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fX86_005f64_005fGOT32">: <strong>BFD_RELOC_X86_64_GOT32</strong></dt>
<dt id="index-BFD_005fRELOC_005fX86_005f64_005fPLT32">: <strong>BFD_RELOC_X86_64_PLT32</strong></dt>
<dt id="index-BFD_005fRELOC_005fX86_005f64_005fCOPY">: <strong>BFD_RELOC_X86_64_COPY</strong></dt>
<dt id="index-BFD_005fRELOC_005fX86_005f64_005fGLOB_005fDAT">: <strong>BFD_RELOC_X86_64_GLOB_DAT</strong></dt>
<dt id="index-BFD_005fRELOC_005fX86_005f64_005fJUMP_005fSLOT">: <strong>BFD_RELOC_X86_64_JUMP_SLOT</strong></dt>
<dt id="index-BFD_005fRELOC_005fX86_005f64_005fRELATIVE">: <strong>BFD_RELOC_X86_64_RELATIVE</strong></dt>
<dt id="index-BFD_005fRELOC_005fX86_005f64_005fGOTPCREL">: <strong>BFD_RELOC_X86_64_GOTPCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fX86_005f64_005f32S">: <strong>BFD_RELOC_X86_64_32S</strong></dt>
<dt id="index-BFD_005fRELOC_005fX86_005f64_005fDTPMOD64">: <strong>BFD_RELOC_X86_64_DTPMOD64</strong></dt>
<dt id="index-BFD_005fRELOC_005fX86_005f64_005fDTPOFF64">: <strong>BFD_RELOC_X86_64_DTPOFF64</strong></dt>
<dt id="index-BFD_005fRELOC_005fX86_005f64_005fTPOFF64">: <strong>BFD_RELOC_X86_64_TPOFF64</strong></dt>
<dt id="index-BFD_005fRELOC_005fX86_005f64_005fTLSGD">: <strong>BFD_RELOC_X86_64_TLSGD</strong></dt>
<dt id="index-BFD_005fRELOC_005fX86_005f64_005fTLSLD">: <strong>BFD_RELOC_X86_64_TLSLD</strong></dt>
<dt id="index-BFD_005fRELOC_005fX86_005f64_005fDTPOFF32">: <strong>BFD_RELOC_X86_64_DTPOFF32</strong></dt>
<dt id="index-BFD_005fRELOC_005fX86_005f64_005fGOTTPOFF">: <strong>BFD_RELOC_X86_64_GOTTPOFF</strong></dt>
<dt id="index-BFD_005fRELOC_005fX86_005f64_005fTPOFF32">: <strong>BFD_RELOC_X86_64_TPOFF32</strong></dt>
<dt id="index-BFD_005fRELOC_005fX86_005f64_005fGOTOFF64">: <strong>BFD_RELOC_X86_64_GOTOFF64</strong></dt>
<dt id="index-BFD_005fRELOC_005fX86_005f64_005fGOTPC32">: <strong>BFD_RELOC_X86_64_GOTPC32</strong></dt>
<dt id="index-BFD_005fRELOC_005fX86_005f64_005fGOT64">: <strong>BFD_RELOC_X86_64_GOT64</strong></dt>
<dt id="index-BFD_005fRELOC_005fX86_005f64_005fGOTPCREL64">: <strong>BFD_RELOC_X86_64_GOTPCREL64</strong></dt>
<dt id="index-BFD_005fRELOC_005fX86_005f64_005fGOTPC64">: <strong>BFD_RELOC_X86_64_GOTPC64</strong></dt>
<dt id="index-BFD_005fRELOC_005fX86_005f64_005fGOTPLT64">: <strong>BFD_RELOC_X86_64_GOTPLT64</strong></dt>
<dt id="index-BFD_005fRELOC_005fX86_005f64_005fPLTOFF64">: <strong>BFD_RELOC_X86_64_PLTOFF64</strong></dt>
<dt id="index-BFD_005fRELOC_005fX86_005f64_005fGOTPC32_005fTLSDESC">: <strong>BFD_RELOC_X86_64_GOTPC32_TLSDESC</strong></dt>
<dt id="index-BFD_005fRELOC_005fX86_005f64_005fTLSDESC_005fCALL">: <strong>BFD_RELOC_X86_64_TLSDESC_CALL</strong></dt>
<dt id="index-BFD_005fRELOC_005fX86_005f64_005fTLSDESC">: <strong>BFD_RELOC_X86_64_TLSDESC</strong></dt>
<dt id="index-BFD_005fRELOC_005fX86_005f64_005fIRELATIVE">: <strong>BFD_RELOC_X86_64_IRELATIVE</strong></dt>
<dt id="index-BFD_005fRELOC_005fX86_005f64_005fPC32_005fBND">: <strong>BFD_RELOC_X86_64_PC32_BND</strong></dt>
<dt id="index-BFD_005fRELOC_005fX86_005f64_005fPLT32_005fBND">: <strong>BFD_RELOC_X86_64_PLT32_BND</strong></dt>
<dt id="index-BFD_005fRELOC_005fX86_005f64_005fGOTPCRELX">: <strong>BFD_RELOC_X86_64_GOTPCRELX</strong></dt>
<dt id="index-BFD_005fRELOC_005fX86_005f64_005fREX_005fGOTPCRELX">: <strong>BFD_RELOC_X86_64_REX_GOTPCRELX</strong></dt>
<dd><p>x86-64/elf relocations
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fNS32K_005fIMM_005f8">: <strong>BFD_RELOC_NS32K_IMM_8</strong></dt>
<dt id="index-BFD_005fRELOC_005fNS32K_005fIMM_005f16">: <strong>BFD_RELOC_NS32K_IMM_16</strong></dt>
<dt id="index-BFD_005fRELOC_005fNS32K_005fIMM_005f32">: <strong>BFD_RELOC_NS32K_IMM_32</strong></dt>
<dt id="index-BFD_005fRELOC_005fNS32K_005fIMM_005f8_005fPCREL">: <strong>BFD_RELOC_NS32K_IMM_8_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fNS32K_005fIMM_005f16_005fPCREL">: <strong>BFD_RELOC_NS32K_IMM_16_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fNS32K_005fIMM_005f32_005fPCREL">: <strong>BFD_RELOC_NS32K_IMM_32_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fNS32K_005fDISP_005f8">: <strong>BFD_RELOC_NS32K_DISP_8</strong></dt>
<dt id="index-BFD_005fRELOC_005fNS32K_005fDISP_005f16">: <strong>BFD_RELOC_NS32K_DISP_16</strong></dt>
<dt id="index-BFD_005fRELOC_005fNS32K_005fDISP_005f32">: <strong>BFD_RELOC_NS32K_DISP_32</strong></dt>
<dt id="index-BFD_005fRELOC_005fNS32K_005fDISP_005f8_005fPCREL">: <strong>BFD_RELOC_NS32K_DISP_8_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fNS32K_005fDISP_005f16_005fPCREL">: <strong>BFD_RELOC_NS32K_DISP_16_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fNS32K_005fDISP_005f32_005fPCREL">: <strong>BFD_RELOC_NS32K_DISP_32_PCREL</strong></dt>
<dd><p>ns32k relocations
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fPDP11_005fDISP_005f8_005fPCREL">: <strong>BFD_RELOC_PDP11_DISP_8_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fPDP11_005fDISP_005f6_005fPCREL">: <strong>BFD_RELOC_PDP11_DISP_6_PCREL</strong></dt>
<dd><p>PDP11 relocations
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fPJ_005fCODE_005fHI16">: <strong>BFD_RELOC_PJ_CODE_HI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fPJ_005fCODE_005fLO16">: <strong>BFD_RELOC_PJ_CODE_LO16</strong></dt>
<dt id="index-BFD_005fRELOC_005fPJ_005fCODE_005fDIR16">: <strong>BFD_RELOC_PJ_CODE_DIR16</strong></dt>
<dt id="index-BFD_005fRELOC_005fPJ_005fCODE_005fDIR32">: <strong>BFD_RELOC_PJ_CODE_DIR32</strong></dt>
<dt id="index-BFD_005fRELOC_005fPJ_005fCODE_005fREL16">: <strong>BFD_RELOC_PJ_CODE_REL16</strong></dt>
<dt id="index-BFD_005fRELOC_005fPJ_005fCODE_005fREL32">: <strong>BFD_RELOC_PJ_CODE_REL32</strong></dt>
<dd><p>Picojava relocs.  Not all of these appear in object files.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fPPC_005fB26">: <strong>BFD_RELOC_PPC_B26</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fBA26">: <strong>BFD_RELOC_PPC_BA26</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fTOC16">: <strong>BFD_RELOC_PPC_TOC16</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fB16">: <strong>BFD_RELOC_PPC_B16</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fB16_005fBRTAKEN">: <strong>BFD_RELOC_PPC_B16_BRTAKEN</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fB16_005fBRNTAKEN">: <strong>BFD_RELOC_PPC_B16_BRNTAKEN</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fBA16">: <strong>BFD_RELOC_PPC_BA16</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fBA16_005fBRTAKEN">: <strong>BFD_RELOC_PPC_BA16_BRTAKEN</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fBA16_005fBRNTAKEN">: <strong>BFD_RELOC_PPC_BA16_BRNTAKEN</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fCOPY">: <strong>BFD_RELOC_PPC_COPY</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fGLOB_005fDAT">: <strong>BFD_RELOC_PPC_GLOB_DAT</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fJMP_005fSLOT">: <strong>BFD_RELOC_PPC_JMP_SLOT</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fRELATIVE">: <strong>BFD_RELOC_PPC_RELATIVE</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fLOCAL24PC">: <strong>BFD_RELOC_PPC_LOCAL24PC</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fEMB_005fNADDR32">: <strong>BFD_RELOC_PPC_EMB_NADDR32</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fEMB_005fNADDR16">: <strong>BFD_RELOC_PPC_EMB_NADDR16</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fEMB_005fNADDR16_005fLO">: <strong>BFD_RELOC_PPC_EMB_NADDR16_LO</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fEMB_005fNADDR16_005fHI">: <strong>BFD_RELOC_PPC_EMB_NADDR16_HI</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fEMB_005fNADDR16_005fHA">: <strong>BFD_RELOC_PPC_EMB_NADDR16_HA</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fEMB_005fSDAI16">: <strong>BFD_RELOC_PPC_EMB_SDAI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fEMB_005fSDA2I16">: <strong>BFD_RELOC_PPC_EMB_SDA2I16</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fEMB_005fSDA2REL">: <strong>BFD_RELOC_PPC_EMB_SDA2REL</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fEMB_005fSDA21">: <strong>BFD_RELOC_PPC_EMB_SDA21</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fEMB_005fMRKREF">: <strong>BFD_RELOC_PPC_EMB_MRKREF</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fEMB_005fRELSEC16">: <strong>BFD_RELOC_PPC_EMB_RELSEC16</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fEMB_005fRELST_005fLO">: <strong>BFD_RELOC_PPC_EMB_RELST_LO</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fEMB_005fRELST_005fHI">: <strong>BFD_RELOC_PPC_EMB_RELST_HI</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fEMB_005fRELST_005fHA">: <strong>BFD_RELOC_PPC_EMB_RELST_HA</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fEMB_005fBIT_005fFLD">: <strong>BFD_RELOC_PPC_EMB_BIT_FLD</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fEMB_005fRELSDA">: <strong>BFD_RELOC_PPC_EMB_RELSDA</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fVLE_005fREL8">: <strong>BFD_RELOC_PPC_VLE_REL8</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fVLE_005fREL15">: <strong>BFD_RELOC_PPC_VLE_REL15</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fVLE_005fREL24">: <strong>BFD_RELOC_PPC_VLE_REL24</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fVLE_005fLO16A">: <strong>BFD_RELOC_PPC_VLE_LO16A</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fVLE_005fLO16D">: <strong>BFD_RELOC_PPC_VLE_LO16D</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fVLE_005fHI16A">: <strong>BFD_RELOC_PPC_VLE_HI16A</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fVLE_005fHI16D">: <strong>BFD_RELOC_PPC_VLE_HI16D</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fVLE_005fHA16A">: <strong>BFD_RELOC_PPC_VLE_HA16A</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fVLE_005fHA16D">: <strong>BFD_RELOC_PPC_VLE_HA16D</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fVLE_005fSDA21">: <strong>BFD_RELOC_PPC_VLE_SDA21</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fVLE_005fSDA21_005fLO">: <strong>BFD_RELOC_PPC_VLE_SDA21_LO</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fVLE_005fSDAREL_005fLO16A">: <strong>BFD_RELOC_PPC_VLE_SDAREL_LO16A</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fVLE_005fSDAREL_005fLO16D">: <strong>BFD_RELOC_PPC_VLE_SDAREL_LO16D</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fVLE_005fSDAREL_005fHI16A">: <strong>BFD_RELOC_PPC_VLE_SDAREL_HI16A</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fVLE_005fSDAREL_005fHI16D">: <strong>BFD_RELOC_PPC_VLE_SDAREL_HI16D</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fVLE_005fSDAREL_005fHA16A">: <strong>BFD_RELOC_PPC_VLE_SDAREL_HA16A</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fVLE_005fSDAREL_005fHA16D">: <strong>BFD_RELOC_PPC_VLE_SDAREL_HA16D</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005f16DX_005fHA">: <strong>BFD_RELOC_PPC_16DX_HA</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fREL16DX_005fHA">: <strong>BFD_RELOC_PPC_REL16DX_HA</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fHIGHER">: <strong>BFD_RELOC_PPC64_HIGHER</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fHIGHER_005fS">: <strong>BFD_RELOC_PPC64_HIGHER_S</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fHIGHEST">: <strong>BFD_RELOC_PPC64_HIGHEST</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fHIGHEST_005fS">: <strong>BFD_RELOC_PPC64_HIGHEST_S</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fTOC16_005fLO">: <strong>BFD_RELOC_PPC64_TOC16_LO</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fTOC16_005fHI">: <strong>BFD_RELOC_PPC64_TOC16_HI</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fTOC16_005fHA">: <strong>BFD_RELOC_PPC64_TOC16_HA</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fTOC">: <strong>BFD_RELOC_PPC64_TOC</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fPLTGOT16">: <strong>BFD_RELOC_PPC64_PLTGOT16</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fPLTGOT16_005fLO">: <strong>BFD_RELOC_PPC64_PLTGOT16_LO</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fPLTGOT16_005fHI">: <strong>BFD_RELOC_PPC64_PLTGOT16_HI</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fPLTGOT16_005fHA">: <strong>BFD_RELOC_PPC64_PLTGOT16_HA</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fADDR16_005fDS">: <strong>BFD_RELOC_PPC64_ADDR16_DS</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fADDR16_005fLO_005fDS">: <strong>BFD_RELOC_PPC64_ADDR16_LO_DS</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fGOT16_005fDS">: <strong>BFD_RELOC_PPC64_GOT16_DS</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fGOT16_005fLO_005fDS">: <strong>BFD_RELOC_PPC64_GOT16_LO_DS</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fPLT16_005fLO_005fDS">: <strong>BFD_RELOC_PPC64_PLT16_LO_DS</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fSECTOFF_005fDS">: <strong>BFD_RELOC_PPC64_SECTOFF_DS</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fSECTOFF_005fLO_005fDS">: <strong>BFD_RELOC_PPC64_SECTOFF_LO_DS</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fTOC16_005fDS">: <strong>BFD_RELOC_PPC64_TOC16_DS</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fTOC16_005fLO_005fDS">: <strong>BFD_RELOC_PPC64_TOC16_LO_DS</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fPLTGOT16_005fDS">: <strong>BFD_RELOC_PPC64_PLTGOT16_DS</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fPLTGOT16_005fLO_005fDS">: <strong>BFD_RELOC_PPC64_PLTGOT16_LO_DS</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fADDR16_005fHIGH">: <strong>BFD_RELOC_PPC64_ADDR16_HIGH</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fADDR16_005fHIGHA">: <strong>BFD_RELOC_PPC64_ADDR16_HIGHA</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fREL16_005fHIGH">: <strong>BFD_RELOC_PPC64_REL16_HIGH</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fREL16_005fHIGHA">: <strong>BFD_RELOC_PPC64_REL16_HIGHA</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fREL16_005fHIGHER">: <strong>BFD_RELOC_PPC64_REL16_HIGHER</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fREL16_005fHIGHERA">: <strong>BFD_RELOC_PPC64_REL16_HIGHERA</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fREL16_005fHIGHEST">: <strong>BFD_RELOC_PPC64_REL16_HIGHEST</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fREL16_005fHIGHESTA">: <strong>BFD_RELOC_PPC64_REL16_HIGHESTA</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fADDR64_005fLOCAL">: <strong>BFD_RELOC_PPC64_ADDR64_LOCAL</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fENTRY">: <strong>BFD_RELOC_PPC64_ENTRY</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fREL24_005fNOTOC">: <strong>BFD_RELOC_PPC64_REL24_NOTOC</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fD34">: <strong>BFD_RELOC_PPC64_D34</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fD34_005fLO">: <strong>BFD_RELOC_PPC64_D34_LO</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fD34_005fHI30">: <strong>BFD_RELOC_PPC64_D34_HI30</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fD34_005fHA30">: <strong>BFD_RELOC_PPC64_D34_HA30</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fPCREL34">: <strong>BFD_RELOC_PPC64_PCREL34</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fGOT_005fPCREL34">: <strong>BFD_RELOC_PPC64_GOT_PCREL34</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fPLT_005fPCREL34">: <strong>BFD_RELOC_PPC64_PLT_PCREL34</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fADDR16_005fHIGHER34">: <strong>BFD_RELOC_PPC64_ADDR16_HIGHER34</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fADDR16_005fHIGHERA34">: <strong>BFD_RELOC_PPC64_ADDR16_HIGHERA34</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fADDR16_005fHIGHEST34">: <strong>BFD_RELOC_PPC64_ADDR16_HIGHEST34</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fADDR16_005fHIGHESTA34">: <strong>BFD_RELOC_PPC64_ADDR16_HIGHESTA34</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fREL16_005fHIGHER34">: <strong>BFD_RELOC_PPC64_REL16_HIGHER34</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fREL16_005fHIGHERA34">: <strong>BFD_RELOC_PPC64_REL16_HIGHERA34</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fREL16_005fHIGHEST34">: <strong>BFD_RELOC_PPC64_REL16_HIGHEST34</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fREL16_005fHIGHESTA34">: <strong>BFD_RELOC_PPC64_REL16_HIGHESTA34</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fD28">: <strong>BFD_RELOC_PPC64_D28</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fPCREL28">: <strong>BFD_RELOC_PPC64_PCREL28</strong></dt>
<dd><p>Power(rs6000) and PowerPC relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fPPC_005fTLS">: <strong>BFD_RELOC_PPC_TLS</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fTLSGD">: <strong>BFD_RELOC_PPC_TLSGD</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fTLSLD">: <strong>BFD_RELOC_PPC_TLSLD</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fDTPMOD">: <strong>BFD_RELOC_PPC_DTPMOD</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fTPREL16">: <strong>BFD_RELOC_PPC_TPREL16</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fTPREL16_005fLO">: <strong>BFD_RELOC_PPC_TPREL16_LO</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fTPREL16_005fHI">: <strong>BFD_RELOC_PPC_TPREL16_HI</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fTPREL16_005fHA">: <strong>BFD_RELOC_PPC_TPREL16_HA</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fTPREL">: <strong>BFD_RELOC_PPC_TPREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fDTPREL16">: <strong>BFD_RELOC_PPC_DTPREL16</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fDTPREL16_005fLO">: <strong>BFD_RELOC_PPC_DTPREL16_LO</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fDTPREL16_005fHI">: <strong>BFD_RELOC_PPC_DTPREL16_HI</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fDTPREL16_005fHA">: <strong>BFD_RELOC_PPC_DTPREL16_HA</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fDTPREL">: <strong>BFD_RELOC_PPC_DTPREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fGOT_005fTLSGD16">: <strong>BFD_RELOC_PPC_GOT_TLSGD16</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fGOT_005fTLSGD16_005fLO">: <strong>BFD_RELOC_PPC_GOT_TLSGD16_LO</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fGOT_005fTLSGD16_005fHI">: <strong>BFD_RELOC_PPC_GOT_TLSGD16_HI</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fGOT_005fTLSGD16_005fHA">: <strong>BFD_RELOC_PPC_GOT_TLSGD16_HA</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fGOT_005fTLSLD16">: <strong>BFD_RELOC_PPC_GOT_TLSLD16</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fGOT_005fTLSLD16_005fLO">: <strong>BFD_RELOC_PPC_GOT_TLSLD16_LO</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fGOT_005fTLSLD16_005fHI">: <strong>BFD_RELOC_PPC_GOT_TLSLD16_HI</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fGOT_005fTLSLD16_005fHA">: <strong>BFD_RELOC_PPC_GOT_TLSLD16_HA</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fGOT_005fTPREL16">: <strong>BFD_RELOC_PPC_GOT_TPREL16</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fGOT_005fTPREL16_005fLO">: <strong>BFD_RELOC_PPC_GOT_TPREL16_LO</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fGOT_005fTPREL16_005fHI">: <strong>BFD_RELOC_PPC_GOT_TPREL16_HI</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fGOT_005fTPREL16_005fHA">: <strong>BFD_RELOC_PPC_GOT_TPREL16_HA</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fGOT_005fDTPREL16">: <strong>BFD_RELOC_PPC_GOT_DTPREL16</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fGOT_005fDTPREL16_005fLO">: <strong>BFD_RELOC_PPC_GOT_DTPREL16_LO</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fGOT_005fDTPREL16_005fHI">: <strong>BFD_RELOC_PPC_GOT_DTPREL16_HI</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC_005fGOT_005fDTPREL16_005fHA">: <strong>BFD_RELOC_PPC_GOT_DTPREL16_HA</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fTPREL16_005fDS">: <strong>BFD_RELOC_PPC64_TPREL16_DS</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fTPREL16_005fLO_005fDS">: <strong>BFD_RELOC_PPC64_TPREL16_LO_DS</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fTPREL16_005fHIGH">: <strong>BFD_RELOC_PPC64_TPREL16_HIGH</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fTPREL16_005fHIGHA">: <strong>BFD_RELOC_PPC64_TPREL16_HIGHA</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fTPREL16_005fHIGHER">: <strong>BFD_RELOC_PPC64_TPREL16_HIGHER</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fTPREL16_005fHIGHERA">: <strong>BFD_RELOC_PPC64_TPREL16_HIGHERA</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fTPREL16_005fHIGHEST">: <strong>BFD_RELOC_PPC64_TPREL16_HIGHEST</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fTPREL16_005fHIGHESTA">: <strong>BFD_RELOC_PPC64_TPREL16_HIGHESTA</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fDTPREL16_005fDS">: <strong>BFD_RELOC_PPC64_DTPREL16_DS</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fDTPREL16_005fLO_005fDS">: <strong>BFD_RELOC_PPC64_DTPREL16_LO_DS</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fDTPREL16_005fHIGH">: <strong>BFD_RELOC_PPC64_DTPREL16_HIGH</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fDTPREL16_005fHIGHA">: <strong>BFD_RELOC_PPC64_DTPREL16_HIGHA</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fDTPREL16_005fHIGHER">: <strong>BFD_RELOC_PPC64_DTPREL16_HIGHER</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fDTPREL16_005fHIGHERA">: <strong>BFD_RELOC_PPC64_DTPREL16_HIGHERA</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fDTPREL16_005fHIGHEST">: <strong>BFD_RELOC_PPC64_DTPREL16_HIGHEST</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fDTPREL16_005fHIGHESTA">: <strong>BFD_RELOC_PPC64_DTPREL16_HIGHESTA</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fTPREL34">: <strong>BFD_RELOC_PPC64_TPREL34</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fDTPREL34">: <strong>BFD_RELOC_PPC64_DTPREL34</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fGOT_005fTLSGD_005fPCREL34">: <strong>BFD_RELOC_PPC64_GOT_TLSGD_PCREL34</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fGOT_005fTLSLD_005fPCREL34">: <strong>BFD_RELOC_PPC64_GOT_TLSLD_PCREL34</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fGOT_005fTPREL_005fPCREL34">: <strong>BFD_RELOC_PPC64_GOT_TPREL_PCREL34</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fGOT_005fDTPREL_005fPCREL34">: <strong>BFD_RELOC_PPC64_GOT_DTPREL_PCREL34</strong></dt>
<dt id="index-BFD_005fRELOC_005fPPC64_005fTLS_005fPCREL">: <strong>BFD_RELOC_PPC64_TLS_PCREL</strong></dt>
<dd><p>PowerPC and PowerPC64 thread-local storage relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fI370_005fD12">: <strong>BFD_RELOC_I370_D12</strong></dt>
<dd><p>IBM 370/390 relocations
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fCTOR">: <strong>BFD_RELOC_CTOR</strong></dt>
<dd><p>The type of reloc used to build a constructor table - at the moment
probably a 32 bit wide absolute relocation, but the target can choose.
It generally does map to one of the other relocation types.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fARM_005fPCREL_005fBRANCH">: <strong>BFD_RELOC_ARM_PCREL_BRANCH</strong></dt>
<dd><p>ARM 26 bit pc-relative branch.  The lowest two bits must be zero and are
not stored in the instruction.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fARM_005fPCREL_005fBLX">: <strong>BFD_RELOC_ARM_PCREL_BLX</strong></dt>
<dd><p>ARM 26 bit pc-relative branch.  The lowest bit must be zero and is
not stored in the instruction.  The 2nd lowest bit comes from a 1 bit
field in the instruction.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fTHUMB_005fPCREL_005fBLX">: <strong>BFD_RELOC_THUMB_PCREL_BLX</strong></dt>
<dd><p>Thumb 22 bit pc-relative branch.  The lowest bit must be zero and is
not stored in the instruction.  The 2nd lowest bit comes from a 1 bit
field in the instruction.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fARM_005fPCREL_005fCALL">: <strong>BFD_RELOC_ARM_PCREL_CALL</strong></dt>
<dd><p>ARM 26-bit pc-relative branch for an unconditional BL or BLX instruction.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fARM_005fPCREL_005fJUMP">: <strong>BFD_RELOC_ARM_PCREL_JUMP</strong></dt>
<dd><p>ARM 26-bit pc-relative branch for B or conditional BL instruction.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fTHUMB_005fPCREL_005fBRANCH5">: <strong>BFD_RELOC_THUMB_PCREL_BRANCH5</strong></dt>
<dd><p>ARM 5-bit pc-relative branch for Branch Future instructions.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fTHUMB_005fPCREL_005fBFCSEL">: <strong>BFD_RELOC_THUMB_PCREL_BFCSEL</strong></dt>
<dd><p>ARM 6-bit pc-relative branch for BFCSEL instruction.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fARM_005fTHUMB_005fBF17">: <strong>BFD_RELOC_ARM_THUMB_BF17</strong></dt>
<dd><p>ARM 17-bit pc-relative branch for Branch Future instructions.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fARM_005fTHUMB_005fBF13">: <strong>BFD_RELOC_ARM_THUMB_BF13</strong></dt>
<dd><p>ARM 13-bit pc-relative branch for BFCSEL instruction.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fARM_005fTHUMB_005fBF19">: <strong>BFD_RELOC_ARM_THUMB_BF19</strong></dt>
<dd><p>ARM 19-bit pc-relative branch for Branch Future Link instruction.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fARM_005fTHUMB_005fLOOP12">: <strong>BFD_RELOC_ARM_THUMB_LOOP12</strong></dt>
<dd><p>ARM 12-bit pc-relative branch for Low Overhead Loop instructions.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fTHUMB_005fPCREL_005fBRANCH7">: <strong>BFD_RELOC_THUMB_PCREL_BRANCH7</strong></dt>
<dt id="index-BFD_005fRELOC_005fTHUMB_005fPCREL_005fBRANCH9">: <strong>BFD_RELOC_THUMB_PCREL_BRANCH9</strong></dt>
<dt id="index-BFD_005fRELOC_005fTHUMB_005fPCREL_005fBRANCH12">: <strong>BFD_RELOC_THUMB_PCREL_BRANCH12</strong></dt>
<dt id="index-BFD_005fRELOC_005fTHUMB_005fPCREL_005fBRANCH20">: <strong>BFD_RELOC_THUMB_PCREL_BRANCH20</strong></dt>
<dt id="index-BFD_005fRELOC_005fTHUMB_005fPCREL_005fBRANCH23">: <strong>BFD_RELOC_THUMB_PCREL_BRANCH23</strong></dt>
<dt id="index-BFD_005fRELOC_005fTHUMB_005fPCREL_005fBRANCH25">: <strong>BFD_RELOC_THUMB_PCREL_BRANCH25</strong></dt>
<dd><p>Thumb 7-, 9-, 12-, 20-, 23-, and 25-bit pc-relative branches.
The lowest bit must be zero and is not stored in the instruction.
Note that the corresponding ELF R_ARM_THM_JUMPnn constant has an
&quot;nn&quot; one smaller in all cases.  Note further that BRANCH23
corresponds to R_ARM_THM_CALL.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fARM_005fOFFSET_005fIMM">: <strong>BFD_RELOC_ARM_OFFSET_IMM</strong></dt>
<dd><p>12-bit immediate offset, used in ARM-format ldr and str instructions.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fARM_005fTHUMB_005fOFFSET">: <strong>BFD_RELOC_ARM_THUMB_OFFSET</strong></dt>
<dd><p>5-bit immediate offset, used in Thumb-format ldr and str instructions.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fARM_005fTARGET1">: <strong>BFD_RELOC_ARM_TARGET1</strong></dt>
<dd><p>Pc-relative or absolute relocation depending on target.  Used for
entries in .init_array sections.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fARM_005fROSEGREL32">: <strong>BFD_RELOC_ARM_ROSEGREL32</strong></dt>
<dd><p>Read-only segment base relative address.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fARM_005fSBREL32">: <strong>BFD_RELOC_ARM_SBREL32</strong></dt>
<dd><p>Data segment base relative address.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fARM_005fTARGET2">: <strong>BFD_RELOC_ARM_TARGET2</strong></dt>
<dd><p>This reloc is used for references to RTTI data from exception handling
tables.  The actual definition depends on the target.  It may be a
pc-relative or some form of GOT-indirect relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fARM_005fPREL31">: <strong>BFD_RELOC_ARM_PREL31</strong></dt>
<dd><p>31-bit PC relative address.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fARM_005fMOVW">: <strong>BFD_RELOC_ARM_MOVW</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fMOVT">: <strong>BFD_RELOC_ARM_MOVT</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fMOVW_005fPCREL">: <strong>BFD_RELOC_ARM_MOVW_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fMOVT_005fPCREL">: <strong>BFD_RELOC_ARM_MOVT_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fTHUMB_005fMOVW">: <strong>BFD_RELOC_ARM_THUMB_MOVW</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fTHUMB_005fMOVT">: <strong>BFD_RELOC_ARM_THUMB_MOVT</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fTHUMB_005fMOVW_005fPCREL">: <strong>BFD_RELOC_ARM_THUMB_MOVW_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fTHUMB_005fMOVT_005fPCREL">: <strong>BFD_RELOC_ARM_THUMB_MOVT_PCREL</strong></dt>
<dd><p>Low and High halfword relocations for MOVW and MOVT instructions.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fARM_005fGOTFUNCDESC">: <strong>BFD_RELOC_ARM_GOTFUNCDESC</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fGOTOFFFUNCDESC">: <strong>BFD_RELOC_ARM_GOTOFFFUNCDESC</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fFUNCDESC">: <strong>BFD_RELOC_ARM_FUNCDESC</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fFUNCDESC_005fVALUE">: <strong>BFD_RELOC_ARM_FUNCDESC_VALUE</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fTLS_005fGD32_005fFDPIC">: <strong>BFD_RELOC_ARM_TLS_GD32_FDPIC</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fTLS_005fLDM32_005fFDPIC">: <strong>BFD_RELOC_ARM_TLS_LDM32_FDPIC</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fTLS_005fIE32_005fFDPIC">: <strong>BFD_RELOC_ARM_TLS_IE32_FDPIC</strong></dt>
<dd><p>ARM FDPIC specific relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fARM_005fJUMP_005fSLOT">: <strong>BFD_RELOC_ARM_JUMP_SLOT</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fGLOB_005fDAT">: <strong>BFD_RELOC_ARM_GLOB_DAT</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fGOT32">: <strong>BFD_RELOC_ARM_GOT32</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fPLT32">: <strong>BFD_RELOC_ARM_PLT32</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fRELATIVE">: <strong>BFD_RELOC_ARM_RELATIVE</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fGOTOFF">: <strong>BFD_RELOC_ARM_GOTOFF</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fGOTPC">: <strong>BFD_RELOC_ARM_GOTPC</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fGOT_005fPREL">: <strong>BFD_RELOC_ARM_GOT_PREL</strong></dt>
<dd><p>Relocations for setting up GOTs and PLTs for shared libraries.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fARM_005fTLS_005fGD32">: <strong>BFD_RELOC_ARM_TLS_GD32</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fTLS_005fLDO32">: <strong>BFD_RELOC_ARM_TLS_LDO32</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fTLS_005fLDM32">: <strong>BFD_RELOC_ARM_TLS_LDM32</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fTLS_005fDTPOFF32">: <strong>BFD_RELOC_ARM_TLS_DTPOFF32</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fTLS_005fDTPMOD32">: <strong>BFD_RELOC_ARM_TLS_DTPMOD32</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fTLS_005fTPOFF32">: <strong>BFD_RELOC_ARM_TLS_TPOFF32</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fTLS_005fIE32">: <strong>BFD_RELOC_ARM_TLS_IE32</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fTLS_005fLE32">: <strong>BFD_RELOC_ARM_TLS_LE32</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fTLS_005fGOTDESC">: <strong>BFD_RELOC_ARM_TLS_GOTDESC</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fTLS_005fCALL">: <strong>BFD_RELOC_ARM_TLS_CALL</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fTHM_005fTLS_005fCALL">: <strong>BFD_RELOC_ARM_THM_TLS_CALL</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fTLS_005fDESCSEQ">: <strong>BFD_RELOC_ARM_TLS_DESCSEQ</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fTHM_005fTLS_005fDESCSEQ">: <strong>BFD_RELOC_ARM_THM_TLS_DESCSEQ</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fTLS_005fDESC">: <strong>BFD_RELOC_ARM_TLS_DESC</strong></dt>
<dd><p>ARM thread-local storage relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fARM_005fALU_005fPC_005fG0_005fNC">: <strong>BFD_RELOC_ARM_ALU_PC_G0_NC</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fALU_005fPC_005fG0">: <strong>BFD_RELOC_ARM_ALU_PC_G0</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fALU_005fPC_005fG1_005fNC">: <strong>BFD_RELOC_ARM_ALU_PC_G1_NC</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fALU_005fPC_005fG1">: <strong>BFD_RELOC_ARM_ALU_PC_G1</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fALU_005fPC_005fG2">: <strong>BFD_RELOC_ARM_ALU_PC_G2</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fLDR_005fPC_005fG0">: <strong>BFD_RELOC_ARM_LDR_PC_G0</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fLDR_005fPC_005fG1">: <strong>BFD_RELOC_ARM_LDR_PC_G1</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fLDR_005fPC_005fG2">: <strong>BFD_RELOC_ARM_LDR_PC_G2</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fLDRS_005fPC_005fG0">: <strong>BFD_RELOC_ARM_LDRS_PC_G0</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fLDRS_005fPC_005fG1">: <strong>BFD_RELOC_ARM_LDRS_PC_G1</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fLDRS_005fPC_005fG2">: <strong>BFD_RELOC_ARM_LDRS_PC_G2</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fLDC_005fPC_005fG0">: <strong>BFD_RELOC_ARM_LDC_PC_G0</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fLDC_005fPC_005fG1">: <strong>BFD_RELOC_ARM_LDC_PC_G1</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fLDC_005fPC_005fG2">: <strong>BFD_RELOC_ARM_LDC_PC_G2</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fALU_005fSB_005fG0_005fNC">: <strong>BFD_RELOC_ARM_ALU_SB_G0_NC</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fALU_005fSB_005fG0">: <strong>BFD_RELOC_ARM_ALU_SB_G0</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fALU_005fSB_005fG1_005fNC">: <strong>BFD_RELOC_ARM_ALU_SB_G1_NC</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fALU_005fSB_005fG1">: <strong>BFD_RELOC_ARM_ALU_SB_G1</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fALU_005fSB_005fG2">: <strong>BFD_RELOC_ARM_ALU_SB_G2</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fLDR_005fSB_005fG0">: <strong>BFD_RELOC_ARM_LDR_SB_G0</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fLDR_005fSB_005fG1">: <strong>BFD_RELOC_ARM_LDR_SB_G1</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fLDR_005fSB_005fG2">: <strong>BFD_RELOC_ARM_LDR_SB_G2</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fLDRS_005fSB_005fG0">: <strong>BFD_RELOC_ARM_LDRS_SB_G0</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fLDRS_005fSB_005fG1">: <strong>BFD_RELOC_ARM_LDRS_SB_G1</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fLDRS_005fSB_005fG2">: <strong>BFD_RELOC_ARM_LDRS_SB_G2</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fLDC_005fSB_005fG0">: <strong>BFD_RELOC_ARM_LDC_SB_G0</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fLDC_005fSB_005fG1">: <strong>BFD_RELOC_ARM_LDC_SB_G1</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fLDC_005fSB_005fG2">: <strong>BFD_RELOC_ARM_LDC_SB_G2</strong></dt>
<dd><p>ARM group relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fARM_005fV4BX">: <strong>BFD_RELOC_ARM_V4BX</strong></dt>
<dd><p>Annotation of BX instructions.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fARM_005fIRELATIVE">: <strong>BFD_RELOC_ARM_IRELATIVE</strong></dt>
<dd><p>ARM support for STT_GNU_IFUNC.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fARM_005fTHUMB_005fALU_005fABS_005fG0_005fNC">: <strong>BFD_RELOC_ARM_THUMB_ALU_ABS_G0_NC</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fTHUMB_005fALU_005fABS_005fG1_005fNC">: <strong>BFD_RELOC_ARM_THUMB_ALU_ABS_G1_NC</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fTHUMB_005fALU_005fABS_005fG2_005fNC">: <strong>BFD_RELOC_ARM_THUMB_ALU_ABS_G2_NC</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fTHUMB_005fALU_005fABS_005fG3_005fNC">: <strong>BFD_RELOC_ARM_THUMB_ALU_ABS_G3_NC</strong></dt>
<dd><p>Thumb1 relocations to support execute-only code.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fARM_005fIMMEDIATE">: <strong>BFD_RELOC_ARM_IMMEDIATE</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fADRL_005fIMMEDIATE">: <strong>BFD_RELOC_ARM_ADRL_IMMEDIATE</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fT32_005fIMMEDIATE">: <strong>BFD_RELOC_ARM_T32_IMMEDIATE</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fT32_005fADD_005fIMM">: <strong>BFD_RELOC_ARM_T32_ADD_IMM</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fT32_005fIMM12">: <strong>BFD_RELOC_ARM_T32_IMM12</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fT32_005fADD_005fPC12">: <strong>BFD_RELOC_ARM_T32_ADD_PC12</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fSHIFT_005fIMM">: <strong>BFD_RELOC_ARM_SHIFT_IMM</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fSMC">: <strong>BFD_RELOC_ARM_SMC</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fHVC">: <strong>BFD_RELOC_ARM_HVC</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fSWI">: <strong>BFD_RELOC_ARM_SWI</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fMULTI">: <strong>BFD_RELOC_ARM_MULTI</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fCP_005fOFF_005fIMM">: <strong>BFD_RELOC_ARM_CP_OFF_IMM</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fCP_005fOFF_005fIMM_005fS2">: <strong>BFD_RELOC_ARM_CP_OFF_IMM_S2</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fT32_005fCP_005fOFF_005fIMM">: <strong>BFD_RELOC_ARM_T32_CP_OFF_IMM</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fT32_005fCP_005fOFF_005fIMM_005fS2">: <strong>BFD_RELOC_ARM_T32_CP_OFF_IMM_S2</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fT32_005fVLDR_005fVSTR_005fOFF_005fIMM">: <strong>BFD_RELOC_ARM_T32_VLDR_VSTR_OFF_IMM</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fADR_005fIMM">: <strong>BFD_RELOC_ARM_ADR_IMM</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fLDR_005fIMM">: <strong>BFD_RELOC_ARM_LDR_IMM</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fLITERAL">: <strong>BFD_RELOC_ARM_LITERAL</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fIN_005fPOOL">: <strong>BFD_RELOC_ARM_IN_POOL</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fOFFSET_005fIMM8">: <strong>BFD_RELOC_ARM_OFFSET_IMM8</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fT32_005fOFFSET_005fU8">: <strong>BFD_RELOC_ARM_T32_OFFSET_U8</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fT32_005fOFFSET_005fIMM">: <strong>BFD_RELOC_ARM_T32_OFFSET_IMM</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fHWLITERAL">: <strong>BFD_RELOC_ARM_HWLITERAL</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fTHUMB_005fADD">: <strong>BFD_RELOC_ARM_THUMB_ADD</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fTHUMB_005fIMM">: <strong>BFD_RELOC_ARM_THUMB_IMM</strong></dt>
<dt id="index-BFD_005fRELOC_005fARM_005fTHUMB_005fSHIFT">: <strong>BFD_RELOC_ARM_THUMB_SHIFT</strong></dt>
<dd><p>These relocs are only used within the ARM assembler.  They are not
(at present) written to any object files.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fSH_005fPCDISP8BY2">: <strong>BFD_RELOC_SH_PCDISP8BY2</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fPCDISP12BY2">: <strong>BFD_RELOC_SH_PCDISP12BY2</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fIMM3">: <strong>BFD_RELOC_SH_IMM3</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fIMM3U">: <strong>BFD_RELOC_SH_IMM3U</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fDISP12">: <strong>BFD_RELOC_SH_DISP12</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fDISP12BY2">: <strong>BFD_RELOC_SH_DISP12BY2</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fDISP12BY4">: <strong>BFD_RELOC_SH_DISP12BY4</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fDISP12BY8">: <strong>BFD_RELOC_SH_DISP12BY8</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fDISP20">: <strong>BFD_RELOC_SH_DISP20</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fDISP20BY8">: <strong>BFD_RELOC_SH_DISP20BY8</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fIMM4">: <strong>BFD_RELOC_SH_IMM4</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fIMM4BY2">: <strong>BFD_RELOC_SH_IMM4BY2</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fIMM4BY4">: <strong>BFD_RELOC_SH_IMM4BY4</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fIMM8">: <strong>BFD_RELOC_SH_IMM8</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fIMM8BY2">: <strong>BFD_RELOC_SH_IMM8BY2</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fIMM8BY4">: <strong>BFD_RELOC_SH_IMM8BY4</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fPCRELIMM8BY2">: <strong>BFD_RELOC_SH_PCRELIMM8BY2</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fPCRELIMM8BY4">: <strong>BFD_RELOC_SH_PCRELIMM8BY4</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fSWITCH16">: <strong>BFD_RELOC_SH_SWITCH16</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fSWITCH32">: <strong>BFD_RELOC_SH_SWITCH32</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fUSES">: <strong>BFD_RELOC_SH_USES</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fCOUNT">: <strong>BFD_RELOC_SH_COUNT</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fALIGN">: <strong>BFD_RELOC_SH_ALIGN</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fCODE">: <strong>BFD_RELOC_SH_CODE</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fDATA">: <strong>BFD_RELOC_SH_DATA</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fLABEL">: <strong>BFD_RELOC_SH_LABEL</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fLOOP_005fSTART">: <strong>BFD_RELOC_SH_LOOP_START</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fLOOP_005fEND">: <strong>BFD_RELOC_SH_LOOP_END</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fCOPY">: <strong>BFD_RELOC_SH_COPY</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fGLOB_005fDAT">: <strong>BFD_RELOC_SH_GLOB_DAT</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fJMP_005fSLOT">: <strong>BFD_RELOC_SH_JMP_SLOT</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fRELATIVE">: <strong>BFD_RELOC_SH_RELATIVE</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fGOTPC">: <strong>BFD_RELOC_SH_GOTPC</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fGOT_005fLOW16">: <strong>BFD_RELOC_SH_GOT_LOW16</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fGOT_005fMEDLOW16">: <strong>BFD_RELOC_SH_GOT_MEDLOW16</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fGOT_005fMEDHI16">: <strong>BFD_RELOC_SH_GOT_MEDHI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fGOT_005fHI16">: <strong>BFD_RELOC_SH_GOT_HI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fGOTPLT_005fLOW16">: <strong>BFD_RELOC_SH_GOTPLT_LOW16</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fGOTPLT_005fMEDLOW16">: <strong>BFD_RELOC_SH_GOTPLT_MEDLOW16</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fGOTPLT_005fMEDHI16">: <strong>BFD_RELOC_SH_GOTPLT_MEDHI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fGOTPLT_005fHI16">: <strong>BFD_RELOC_SH_GOTPLT_HI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fPLT_005fLOW16">: <strong>BFD_RELOC_SH_PLT_LOW16</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fPLT_005fMEDLOW16">: <strong>BFD_RELOC_SH_PLT_MEDLOW16</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fPLT_005fMEDHI16">: <strong>BFD_RELOC_SH_PLT_MEDHI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fPLT_005fHI16">: <strong>BFD_RELOC_SH_PLT_HI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fGOTOFF_005fLOW16">: <strong>BFD_RELOC_SH_GOTOFF_LOW16</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fGOTOFF_005fMEDLOW16">: <strong>BFD_RELOC_SH_GOTOFF_MEDLOW16</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fGOTOFF_005fMEDHI16">: <strong>BFD_RELOC_SH_GOTOFF_MEDHI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fGOTOFF_005fHI16">: <strong>BFD_RELOC_SH_GOTOFF_HI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fGOTPC_005fLOW16">: <strong>BFD_RELOC_SH_GOTPC_LOW16</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fGOTPC_005fMEDLOW16">: <strong>BFD_RELOC_SH_GOTPC_MEDLOW16</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fGOTPC_005fMEDHI16">: <strong>BFD_RELOC_SH_GOTPC_MEDHI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fGOTPC_005fHI16">: <strong>BFD_RELOC_SH_GOTPC_HI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fCOPY64">: <strong>BFD_RELOC_SH_COPY64</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fGLOB_005fDAT64">: <strong>BFD_RELOC_SH_GLOB_DAT64</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fJMP_005fSLOT64">: <strong>BFD_RELOC_SH_JMP_SLOT64</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fRELATIVE64">: <strong>BFD_RELOC_SH_RELATIVE64</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fGOT10BY4">: <strong>BFD_RELOC_SH_GOT10BY4</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fGOT10BY8">: <strong>BFD_RELOC_SH_GOT10BY8</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fGOTPLT10BY4">: <strong>BFD_RELOC_SH_GOTPLT10BY4</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fGOTPLT10BY8">: <strong>BFD_RELOC_SH_GOTPLT10BY8</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fGOTPLT32">: <strong>BFD_RELOC_SH_GOTPLT32</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fSHMEDIA_005fCODE">: <strong>BFD_RELOC_SH_SHMEDIA_CODE</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fIMMU5">: <strong>BFD_RELOC_SH_IMMU5</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fIMMS6">: <strong>BFD_RELOC_SH_IMMS6</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fIMMS6BY32">: <strong>BFD_RELOC_SH_IMMS6BY32</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fIMMU6">: <strong>BFD_RELOC_SH_IMMU6</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fIMMS10">: <strong>BFD_RELOC_SH_IMMS10</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fIMMS10BY2">: <strong>BFD_RELOC_SH_IMMS10BY2</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fIMMS10BY4">: <strong>BFD_RELOC_SH_IMMS10BY4</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fIMMS10BY8">: <strong>BFD_RELOC_SH_IMMS10BY8</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fIMMS16">: <strong>BFD_RELOC_SH_IMMS16</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fIMMU16">: <strong>BFD_RELOC_SH_IMMU16</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fIMM_005fLOW16">: <strong>BFD_RELOC_SH_IMM_LOW16</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fIMM_005fLOW16_005fPCREL">: <strong>BFD_RELOC_SH_IMM_LOW16_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fIMM_005fMEDLOW16">: <strong>BFD_RELOC_SH_IMM_MEDLOW16</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fIMM_005fMEDLOW16_005fPCREL">: <strong>BFD_RELOC_SH_IMM_MEDLOW16_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fIMM_005fMEDHI16">: <strong>BFD_RELOC_SH_IMM_MEDHI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fIMM_005fMEDHI16_005fPCREL">: <strong>BFD_RELOC_SH_IMM_MEDHI16_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fIMM_005fHI16">: <strong>BFD_RELOC_SH_IMM_HI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fIMM_005fHI16_005fPCREL">: <strong>BFD_RELOC_SH_IMM_HI16_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fPT_005f16">: <strong>BFD_RELOC_SH_PT_16</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fTLS_005fGD_005f32">: <strong>BFD_RELOC_SH_TLS_GD_32</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fTLS_005fLD_005f32">: <strong>BFD_RELOC_SH_TLS_LD_32</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fTLS_005fLDO_005f32">: <strong>BFD_RELOC_SH_TLS_LDO_32</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fTLS_005fIE_005f32">: <strong>BFD_RELOC_SH_TLS_IE_32</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fTLS_005fLE_005f32">: <strong>BFD_RELOC_SH_TLS_LE_32</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fTLS_005fDTPMOD32">: <strong>BFD_RELOC_SH_TLS_DTPMOD32</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fTLS_005fDTPOFF32">: <strong>BFD_RELOC_SH_TLS_DTPOFF32</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fTLS_005fTPOFF32">: <strong>BFD_RELOC_SH_TLS_TPOFF32</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fGOT20">: <strong>BFD_RELOC_SH_GOT20</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fGOTOFF20">: <strong>BFD_RELOC_SH_GOTOFF20</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fGOTFUNCDESC">: <strong>BFD_RELOC_SH_GOTFUNCDESC</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fGOTFUNCDESC20">: <strong>BFD_RELOC_SH_GOTFUNCDESC20</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fGOTOFFFUNCDESC">: <strong>BFD_RELOC_SH_GOTOFFFUNCDESC</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fGOTOFFFUNCDESC20">: <strong>BFD_RELOC_SH_GOTOFFFUNCDESC20</strong></dt>
<dt id="index-BFD_005fRELOC_005fSH_005fFUNCDESC">: <strong>BFD_RELOC_SH_FUNCDESC</strong></dt>
<dd><p>Renesas / SuperH SH relocs.  Not all of these appear in object files.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fARC_005fNONE">: <strong>BFD_RELOC_ARC_NONE</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005f8">: <strong>BFD_RELOC_ARC_8</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005f16">: <strong>BFD_RELOC_ARC_16</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005f24">: <strong>BFD_RELOC_ARC_24</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005f32">: <strong>BFD_RELOC_ARC_32</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fN8">: <strong>BFD_RELOC_ARC_N8</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fN16">: <strong>BFD_RELOC_ARC_N16</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fN24">: <strong>BFD_RELOC_ARC_N24</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fN32">: <strong>BFD_RELOC_ARC_N32</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fSDA">: <strong>BFD_RELOC_ARC_SDA</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fSECTOFF">: <strong>BFD_RELOC_ARC_SECTOFF</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fS21H_005fPCREL">: <strong>BFD_RELOC_ARC_S21H_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fS21W_005fPCREL">: <strong>BFD_RELOC_ARC_S21W_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fS25H_005fPCREL">: <strong>BFD_RELOC_ARC_S25H_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fS25W_005fPCREL">: <strong>BFD_RELOC_ARC_S25W_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fSDA32">: <strong>BFD_RELOC_ARC_SDA32</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fSDA_005fLDST">: <strong>BFD_RELOC_ARC_SDA_LDST</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fSDA_005fLDST1">: <strong>BFD_RELOC_ARC_SDA_LDST1</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fSDA_005fLDST2">: <strong>BFD_RELOC_ARC_SDA_LDST2</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fSDA16_005fLD">: <strong>BFD_RELOC_ARC_SDA16_LD</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fSDA16_005fLD1">: <strong>BFD_RELOC_ARC_SDA16_LD1</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fSDA16_005fLD2">: <strong>BFD_RELOC_ARC_SDA16_LD2</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fS13_005fPCREL">: <strong>BFD_RELOC_ARC_S13_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fW">: <strong>BFD_RELOC_ARC_W</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005f32_005fME">: <strong>BFD_RELOC_ARC_32_ME</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005f32_005fME_005fS">: <strong>BFD_RELOC_ARC_32_ME_S</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fN32_005fME">: <strong>BFD_RELOC_ARC_N32_ME</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fSECTOFF_005fME">: <strong>BFD_RELOC_ARC_SECTOFF_ME</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fSDA32_005fME">: <strong>BFD_RELOC_ARC_SDA32_ME</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fW_005fME">: <strong>BFD_RELOC_ARC_W_ME</strong></dt>
<dt id="index-BFD_005fRELOC_005fAC_005fSECTOFF_005fU8">: <strong>BFD_RELOC_AC_SECTOFF_U8</strong></dt>
<dt id="index-BFD_005fRELOC_005fAC_005fSECTOFF_005fU8_005f1">: <strong>BFD_RELOC_AC_SECTOFF_U8_1</strong></dt>
<dt id="index-BFD_005fRELOC_005fAC_005fSECTOFF_005fU8_005f2">: <strong>BFD_RELOC_AC_SECTOFF_U8_2</strong></dt>
<dt id="index-BFD_005fRELOC_005fAC_005fSECTOFF_005fS9">: <strong>BFD_RELOC_AC_SECTOFF_S9</strong></dt>
<dt id="index-BFD_005fRELOC_005fAC_005fSECTOFF_005fS9_005f1">: <strong>BFD_RELOC_AC_SECTOFF_S9_1</strong></dt>
<dt id="index-BFD_005fRELOC_005fAC_005fSECTOFF_005fS9_005f2">: <strong>BFD_RELOC_AC_SECTOFF_S9_2</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fSECTOFF_005fME_005f1">: <strong>BFD_RELOC_ARC_SECTOFF_ME_1</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fSECTOFF_005fME_005f2">: <strong>BFD_RELOC_ARC_SECTOFF_ME_2</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fSECTOFF_005f1">: <strong>BFD_RELOC_ARC_SECTOFF_1</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fSECTOFF_005f2">: <strong>BFD_RELOC_ARC_SECTOFF_2</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fSDA_005f12">: <strong>BFD_RELOC_ARC_SDA_12</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fSDA16_005fST2">: <strong>BFD_RELOC_ARC_SDA16_ST2</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005f32_005fPCREL">: <strong>BFD_RELOC_ARC_32_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fPC32">: <strong>BFD_RELOC_ARC_PC32</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fGOT32">: <strong>BFD_RELOC_ARC_GOT32</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fGOTPC32">: <strong>BFD_RELOC_ARC_GOTPC32</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fPLT32">: <strong>BFD_RELOC_ARC_PLT32</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fCOPY">: <strong>BFD_RELOC_ARC_COPY</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fGLOB_005fDAT">: <strong>BFD_RELOC_ARC_GLOB_DAT</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fJMP_005fSLOT">: <strong>BFD_RELOC_ARC_JMP_SLOT</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fRELATIVE">: <strong>BFD_RELOC_ARC_RELATIVE</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fGOTOFF">: <strong>BFD_RELOC_ARC_GOTOFF</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fGOTPC">: <strong>BFD_RELOC_ARC_GOTPC</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fS21W_005fPCREL_005fPLT">: <strong>BFD_RELOC_ARC_S21W_PCREL_PLT</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fS25H_005fPCREL_005fPLT">: <strong>BFD_RELOC_ARC_S25H_PCREL_PLT</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fTLS_005fDTPMOD">: <strong>BFD_RELOC_ARC_TLS_DTPMOD</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fTLS_005fTPOFF">: <strong>BFD_RELOC_ARC_TLS_TPOFF</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fTLS_005fGD_005fGOT">: <strong>BFD_RELOC_ARC_TLS_GD_GOT</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fTLS_005fGD_005fLD">: <strong>BFD_RELOC_ARC_TLS_GD_LD</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fTLS_005fGD_005fCALL">: <strong>BFD_RELOC_ARC_TLS_GD_CALL</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fTLS_005fIE_005fGOT">: <strong>BFD_RELOC_ARC_TLS_IE_GOT</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fTLS_005fDTPOFF">: <strong>BFD_RELOC_ARC_TLS_DTPOFF</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fTLS_005fDTPOFF_005fS9">: <strong>BFD_RELOC_ARC_TLS_DTPOFF_S9</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fTLS_005fLE_005fS9">: <strong>BFD_RELOC_ARC_TLS_LE_S9</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fTLS_005fLE_005f32">: <strong>BFD_RELOC_ARC_TLS_LE_32</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fS25W_005fPCREL_005fPLT">: <strong>BFD_RELOC_ARC_S25W_PCREL_PLT</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fS21H_005fPCREL_005fPLT">: <strong>BFD_RELOC_ARC_S21H_PCREL_PLT</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fNPS_005fCMEM16">: <strong>BFD_RELOC_ARC_NPS_CMEM16</strong></dt>
<dt id="index-BFD_005fRELOC_005fARC_005fJLI_005fSECTOFF">: <strong>BFD_RELOC_ARC_JLI_SECTOFF</strong></dt>
<dd><p>ARC relocs.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fBFIN_005f16_005fIMM">: <strong>BFD_RELOC_BFIN_16_IMM</strong></dt>
<dd><p>ADI Blackfin 16 bit immediate absolute reloc.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fBFIN_005f16_005fHIGH">: <strong>BFD_RELOC_BFIN_16_HIGH</strong></dt>
<dd><p>ADI Blackfin 16 bit immediate absolute reloc higher 16 bits.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fBFIN_005f4_005fPCREL">: <strong>BFD_RELOC_BFIN_4_PCREL</strong></dt>
<dd><p>ADI Blackfin &rsquo;a&rsquo; part of LSETUP.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fBFIN_005f5_005fPCREL">: <strong>BFD_RELOC_BFIN_5_PCREL</strong></dt>
<dd><p>ADI Blackfin.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fBFIN_005f16_005fLOW">: <strong>BFD_RELOC_BFIN_16_LOW</strong></dt>
<dd><p>ADI Blackfin 16 bit immediate absolute reloc lower 16 bits.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fBFIN_005f10_005fPCREL">: <strong>BFD_RELOC_BFIN_10_PCREL</strong></dt>
<dd><p>ADI Blackfin.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fBFIN_005f11_005fPCREL">: <strong>BFD_RELOC_BFIN_11_PCREL</strong></dt>
<dd><p>ADI Blackfin &rsquo;b&rsquo; part of LSETUP.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fBFIN_005f12_005fPCREL_005fJUMP">: <strong>BFD_RELOC_BFIN_12_PCREL_JUMP</strong></dt>
<dd><p>ADI Blackfin.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fBFIN_005f12_005fPCREL_005fJUMP_005fS">: <strong>BFD_RELOC_BFIN_12_PCREL_JUMP_S</strong></dt>
<dd><p>ADI Blackfin Short jump, pcrel.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fBFIN_005f24_005fPCREL_005fCALL_005fX">: <strong>BFD_RELOC_BFIN_24_PCREL_CALL_X</strong></dt>
<dd><p>ADI Blackfin Call.x not implemented.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fBFIN_005f24_005fPCREL_005fJUMP_005fL">: <strong>BFD_RELOC_BFIN_24_PCREL_JUMP_L</strong></dt>
<dd><p>ADI Blackfin Long Jump pcrel.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fBFIN_005fGOT17M4">: <strong>BFD_RELOC_BFIN_GOT17M4</strong></dt>
<dt id="index-BFD_005fRELOC_005fBFIN_005fGOTHI">: <strong>BFD_RELOC_BFIN_GOTHI</strong></dt>
<dt id="index-BFD_005fRELOC_005fBFIN_005fGOTLO">: <strong>BFD_RELOC_BFIN_GOTLO</strong></dt>
<dt id="index-BFD_005fRELOC_005fBFIN_005fFUNCDESC">: <strong>BFD_RELOC_BFIN_FUNCDESC</strong></dt>
<dt id="index-BFD_005fRELOC_005fBFIN_005fFUNCDESC_005fGOT17M4">: <strong>BFD_RELOC_BFIN_FUNCDESC_GOT17M4</strong></dt>
<dt id="index-BFD_005fRELOC_005fBFIN_005fFUNCDESC_005fGOTHI">: <strong>BFD_RELOC_BFIN_FUNCDESC_GOTHI</strong></dt>
<dt id="index-BFD_005fRELOC_005fBFIN_005fFUNCDESC_005fGOTLO">: <strong>BFD_RELOC_BFIN_FUNCDESC_GOTLO</strong></dt>
<dt id="index-BFD_005fRELOC_005fBFIN_005fFUNCDESC_005fVALUE">: <strong>BFD_RELOC_BFIN_FUNCDESC_VALUE</strong></dt>
<dt id="index-BFD_005fRELOC_005fBFIN_005fFUNCDESC_005fGOTOFF17M4">: <strong>BFD_RELOC_BFIN_FUNCDESC_GOTOFF17M4</strong></dt>
<dt id="index-BFD_005fRELOC_005fBFIN_005fFUNCDESC_005fGOTOFFHI">: <strong>BFD_RELOC_BFIN_FUNCDESC_GOTOFFHI</strong></dt>
<dt id="index-BFD_005fRELOC_005fBFIN_005fFUNCDESC_005fGOTOFFLO">: <strong>BFD_RELOC_BFIN_FUNCDESC_GOTOFFLO</strong></dt>
<dt id="index-BFD_005fRELOC_005fBFIN_005fGOTOFF17M4">: <strong>BFD_RELOC_BFIN_GOTOFF17M4</strong></dt>
<dt id="index-BFD_005fRELOC_005fBFIN_005fGOTOFFHI">: <strong>BFD_RELOC_BFIN_GOTOFFHI</strong></dt>
<dt id="index-BFD_005fRELOC_005fBFIN_005fGOTOFFLO">: <strong>BFD_RELOC_BFIN_GOTOFFLO</strong></dt>
<dd><p>ADI Blackfin FD-PIC relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fBFIN_005fGOT">: <strong>BFD_RELOC_BFIN_GOT</strong></dt>
<dd><p>ADI Blackfin GOT relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fBFIN_005fPLTPC">: <strong>BFD_RELOC_BFIN_PLTPC</strong></dt>
<dd><p>ADI Blackfin PLTPC relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fARELOC_005fBFIN_005fPUSH">: <strong>BFD_ARELOC_BFIN_PUSH</strong></dt>
<dd><p>ADI Blackfin arithmetic relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fARELOC_005fBFIN_005fCONST">: <strong>BFD_ARELOC_BFIN_CONST</strong></dt>
<dd><p>ADI Blackfin arithmetic relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fARELOC_005fBFIN_005fADD">: <strong>BFD_ARELOC_BFIN_ADD</strong></dt>
<dd><p>ADI Blackfin arithmetic relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fARELOC_005fBFIN_005fSUB">: <strong>BFD_ARELOC_BFIN_SUB</strong></dt>
<dd><p>ADI Blackfin arithmetic relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fARELOC_005fBFIN_005fMULT">: <strong>BFD_ARELOC_BFIN_MULT</strong></dt>
<dd><p>ADI Blackfin arithmetic relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fARELOC_005fBFIN_005fDIV">: <strong>BFD_ARELOC_BFIN_DIV</strong></dt>
<dd><p>ADI Blackfin arithmetic relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fARELOC_005fBFIN_005fMOD">: <strong>BFD_ARELOC_BFIN_MOD</strong></dt>
<dd><p>ADI Blackfin arithmetic relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fARELOC_005fBFIN_005fLSHIFT">: <strong>BFD_ARELOC_BFIN_LSHIFT</strong></dt>
<dd><p>ADI Blackfin arithmetic relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fARELOC_005fBFIN_005fRSHIFT">: <strong>BFD_ARELOC_BFIN_RSHIFT</strong></dt>
<dd><p>ADI Blackfin arithmetic relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fARELOC_005fBFIN_005fAND">: <strong>BFD_ARELOC_BFIN_AND</strong></dt>
<dd><p>ADI Blackfin arithmetic relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fARELOC_005fBFIN_005fOR">: <strong>BFD_ARELOC_BFIN_OR</strong></dt>
<dd><p>ADI Blackfin arithmetic relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fARELOC_005fBFIN_005fXOR">: <strong>BFD_ARELOC_BFIN_XOR</strong></dt>
<dd><p>ADI Blackfin arithmetic relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fARELOC_005fBFIN_005fLAND">: <strong>BFD_ARELOC_BFIN_LAND</strong></dt>
<dd><p>ADI Blackfin arithmetic relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fARELOC_005fBFIN_005fLOR">: <strong>BFD_ARELOC_BFIN_LOR</strong></dt>
<dd><p>ADI Blackfin arithmetic relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fARELOC_005fBFIN_005fLEN">: <strong>BFD_ARELOC_BFIN_LEN</strong></dt>
<dd><p>ADI Blackfin arithmetic relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fARELOC_005fBFIN_005fNEG">: <strong>BFD_ARELOC_BFIN_NEG</strong></dt>
<dd><p>ADI Blackfin arithmetic relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fARELOC_005fBFIN_005fCOMP">: <strong>BFD_ARELOC_BFIN_COMP</strong></dt>
<dd><p>ADI Blackfin arithmetic relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fARELOC_005fBFIN_005fPAGE">: <strong>BFD_ARELOC_BFIN_PAGE</strong></dt>
<dd><p>ADI Blackfin arithmetic relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fARELOC_005fBFIN_005fHWPAGE">: <strong>BFD_ARELOC_BFIN_HWPAGE</strong></dt>
<dd><p>ADI Blackfin arithmetic relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fARELOC_005fBFIN_005fADDR">: <strong>BFD_ARELOC_BFIN_ADDR</strong></dt>
<dd><p>ADI Blackfin arithmetic relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fD10V_005f10_005fPCREL_005fR">: <strong>BFD_RELOC_D10V_10_PCREL_R</strong></dt>
<dd><p>Mitsubishi D10V relocs.
This is a 10-bit reloc with the right 2 bits
assumed to be 0.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fD10V_005f10_005fPCREL_005fL">: <strong>BFD_RELOC_D10V_10_PCREL_L</strong></dt>
<dd><p>Mitsubishi D10V relocs.
This is a 10-bit reloc with the right 2 bits
assumed to be 0.  This is the same as the previous reloc
except it is in the left container, i.e.,
shifted left 15 bits.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fD10V_005f18">: <strong>BFD_RELOC_D10V_18</strong></dt>
<dd><p>This is an 18-bit reloc with the right 2 bits
assumed to be 0.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fD10V_005f18_005fPCREL">: <strong>BFD_RELOC_D10V_18_PCREL</strong></dt>
<dd><p>This is an 18-bit reloc with the right 2 bits
assumed to be 0.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fD30V_005f6">: <strong>BFD_RELOC_D30V_6</strong></dt>
<dd><p>Mitsubishi D30V relocs.
This is a 6-bit absolute reloc.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fD30V_005f9_005fPCREL">: <strong>BFD_RELOC_D30V_9_PCREL</strong></dt>
<dd><p>This is a 6-bit pc-relative reloc with
the right 3 bits assumed to be 0.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fD30V_005f9_005fPCREL_005fR">: <strong>BFD_RELOC_D30V_9_PCREL_R</strong></dt>
<dd><p>This is a 6-bit pc-relative reloc with
the right 3 bits assumed to be 0. Same
as the previous reloc but on the right side
of the container.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fD30V_005f15">: <strong>BFD_RELOC_D30V_15</strong></dt>
<dd><p>This is a 12-bit absolute reloc with the
right 3 bitsassumed to be 0.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fD30V_005f15_005fPCREL">: <strong>BFD_RELOC_D30V_15_PCREL</strong></dt>
<dd><p>This is a 12-bit pc-relative reloc with
the right 3 bits assumed to be 0.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fD30V_005f15_005fPCREL_005fR">: <strong>BFD_RELOC_D30V_15_PCREL_R</strong></dt>
<dd><p>This is a 12-bit pc-relative reloc with
the right 3 bits assumed to be 0. Same
as the previous reloc but on the right side
of the container.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fD30V_005f21">: <strong>BFD_RELOC_D30V_21</strong></dt>
<dd><p>This is an 18-bit absolute reloc with
the right 3 bits assumed to be 0.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fD30V_005f21_005fPCREL">: <strong>BFD_RELOC_D30V_21_PCREL</strong></dt>
<dd><p>This is an 18-bit pc-relative reloc with
the right 3 bits assumed to be 0.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fD30V_005f21_005fPCREL_005fR">: <strong>BFD_RELOC_D30V_21_PCREL_R</strong></dt>
<dd><p>This is an 18-bit pc-relative reloc with
the right 3 bits assumed to be 0. Same
as the previous reloc but on the right side
of the container.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fD30V_005f32">: <strong>BFD_RELOC_D30V_32</strong></dt>
<dd><p>This is a 32-bit absolute reloc.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fD30V_005f32_005fPCREL">: <strong>BFD_RELOC_D30V_32_PCREL</strong></dt>
<dd><p>This is a 32-bit pc-relative reloc.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fDLX_005fHI16_005fS">: <strong>BFD_RELOC_DLX_HI16_S</strong></dt>
<dd><p>DLX relocs
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fDLX_005fLO16">: <strong>BFD_RELOC_DLX_LO16</strong></dt>
<dd><p>DLX relocs
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fDLX_005fJMP26">: <strong>BFD_RELOC_DLX_JMP26</strong></dt>
<dd><p>DLX relocs
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fM32C_005fHI8">: <strong>BFD_RELOC_M32C_HI8</strong></dt>
<dt id="index-BFD_005fRELOC_005fM32C_005fRL_005fJUMP">: <strong>BFD_RELOC_M32C_RL_JUMP</strong></dt>
<dt id="index-BFD_005fRELOC_005fM32C_005fRL_005f1ADDR">: <strong>BFD_RELOC_M32C_RL_1ADDR</strong></dt>
<dt id="index-BFD_005fRELOC_005fM32C_005fRL_005f2ADDR">: <strong>BFD_RELOC_M32C_RL_2ADDR</strong></dt>
<dd><p>Renesas M16C/M32C Relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fM32R_005f24">: <strong>BFD_RELOC_M32R_24</strong></dt>
<dd><p>Renesas M32R (formerly Mitsubishi M32R) relocs.
This is a 24 bit absolute address.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fM32R_005f10_005fPCREL">: <strong>BFD_RELOC_M32R_10_PCREL</strong></dt>
<dd><p>This is a 10-bit pc-relative reloc with the right 2 bits assumed to be 0.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fM32R_005f18_005fPCREL">: <strong>BFD_RELOC_M32R_18_PCREL</strong></dt>
<dd><p>This is an 18-bit reloc with the right 2 bits assumed to be 0.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fM32R_005f26_005fPCREL">: <strong>BFD_RELOC_M32R_26_PCREL</strong></dt>
<dd><p>This is a 26-bit reloc with the right 2 bits assumed to be 0.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fM32R_005fHI16_005fULO">: <strong>BFD_RELOC_M32R_HI16_ULO</strong></dt>
<dd><p>This is a 16-bit reloc containing the high 16 bits of an address
used when the lower 16 bits are treated as unsigned.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fM32R_005fHI16_005fSLO">: <strong>BFD_RELOC_M32R_HI16_SLO</strong></dt>
<dd><p>This is a 16-bit reloc containing the high 16 bits of an address
used when the lower 16 bits are treated as signed.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fM32R_005fLO16">: <strong>BFD_RELOC_M32R_LO16</strong></dt>
<dd><p>This is a 16-bit reloc containing the lower 16 bits of an address.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fM32R_005fSDA16">: <strong>BFD_RELOC_M32R_SDA16</strong></dt>
<dd><p>This is a 16-bit reloc containing the small data area offset for use in
add3, load, and store instructions.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fM32R_005fGOT24">: <strong>BFD_RELOC_M32R_GOT24</strong></dt>
<dt id="index-BFD_005fRELOC_005fM32R_005f26_005fPLTREL">: <strong>BFD_RELOC_M32R_26_PLTREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fM32R_005fCOPY">: <strong>BFD_RELOC_M32R_COPY</strong></dt>
<dt id="index-BFD_005fRELOC_005fM32R_005fGLOB_005fDAT">: <strong>BFD_RELOC_M32R_GLOB_DAT</strong></dt>
<dt id="index-BFD_005fRELOC_005fM32R_005fJMP_005fSLOT">: <strong>BFD_RELOC_M32R_JMP_SLOT</strong></dt>
<dt id="index-BFD_005fRELOC_005fM32R_005fRELATIVE">: <strong>BFD_RELOC_M32R_RELATIVE</strong></dt>
<dt id="index-BFD_005fRELOC_005fM32R_005fGOTOFF">: <strong>BFD_RELOC_M32R_GOTOFF</strong></dt>
<dt id="index-BFD_005fRELOC_005fM32R_005fGOTOFF_005fHI_005fULO">: <strong>BFD_RELOC_M32R_GOTOFF_HI_ULO</strong></dt>
<dt id="index-BFD_005fRELOC_005fM32R_005fGOTOFF_005fHI_005fSLO">: <strong>BFD_RELOC_M32R_GOTOFF_HI_SLO</strong></dt>
<dt id="index-BFD_005fRELOC_005fM32R_005fGOTOFF_005fLO">: <strong>BFD_RELOC_M32R_GOTOFF_LO</strong></dt>
<dt id="index-BFD_005fRELOC_005fM32R_005fGOTPC24">: <strong>BFD_RELOC_M32R_GOTPC24</strong></dt>
<dt id="index-BFD_005fRELOC_005fM32R_005fGOT16_005fHI_005fULO">: <strong>BFD_RELOC_M32R_GOT16_HI_ULO</strong></dt>
<dt id="index-BFD_005fRELOC_005fM32R_005fGOT16_005fHI_005fSLO">: <strong>BFD_RELOC_M32R_GOT16_HI_SLO</strong></dt>
<dt id="index-BFD_005fRELOC_005fM32R_005fGOT16_005fLO">: <strong>BFD_RELOC_M32R_GOT16_LO</strong></dt>
<dt id="index-BFD_005fRELOC_005fM32R_005fGOTPC_005fHI_005fULO">: <strong>BFD_RELOC_M32R_GOTPC_HI_ULO</strong></dt>
<dt id="index-BFD_005fRELOC_005fM32R_005fGOTPC_005fHI_005fSLO">: <strong>BFD_RELOC_M32R_GOTPC_HI_SLO</strong></dt>
<dt id="index-BFD_005fRELOC_005fM32R_005fGOTPC_005fLO">: <strong>BFD_RELOC_M32R_GOTPC_LO</strong></dt>
<dd><p>For PIC.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fNDS32_005f20">: <strong>BFD_RELOC_NDS32_20</strong></dt>
<dd><p>NDS32 relocs.
This is a 20 bit absolute address.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fNDS32_005f9_005fPCREL">: <strong>BFD_RELOC_NDS32_9_PCREL</strong></dt>
<dd><p>This is a 9-bit pc-relative reloc with the right 1 bit assumed to be 0.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fNDS32_005fWORD_005f9_005fPCREL">: <strong>BFD_RELOC_NDS32_WORD_9_PCREL</strong></dt>
<dd><p>This is a 9-bit pc-relative reloc with the right 1 bit assumed to be 0.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fNDS32_005f15_005fPCREL">: <strong>BFD_RELOC_NDS32_15_PCREL</strong></dt>
<dd><p>This is an 15-bit reloc with the right 1 bit assumed to be 0.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fNDS32_005f17_005fPCREL">: <strong>BFD_RELOC_NDS32_17_PCREL</strong></dt>
<dd><p>This is an 17-bit reloc with the right 1 bit assumed to be 0.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fNDS32_005f25_005fPCREL">: <strong>BFD_RELOC_NDS32_25_PCREL</strong></dt>
<dd><p>This is a 25-bit reloc with the right 1 bit assumed to be 0.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fNDS32_005fHI20">: <strong>BFD_RELOC_NDS32_HI20</strong></dt>
<dd><p>This is a 20-bit reloc containing the high 20 bits of an address
used with the lower 12 bits
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fNDS32_005fLO12S3">: <strong>BFD_RELOC_NDS32_LO12S3</strong></dt>
<dd><p>This is a 12-bit reloc containing the lower 12 bits of an address
then shift right by 3. This is used with ldi,sdi...
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fNDS32_005fLO12S2">: <strong>BFD_RELOC_NDS32_LO12S2</strong></dt>
<dd><p>This is a 12-bit reloc containing the lower 12 bits of an address
then shift left by 2. This is used with lwi,swi...
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fNDS32_005fLO12S1">: <strong>BFD_RELOC_NDS32_LO12S1</strong></dt>
<dd><p>This is a 12-bit reloc containing the lower 12 bits of an address
then shift left by 1. This is used with lhi,shi...
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fNDS32_005fLO12S0">: <strong>BFD_RELOC_NDS32_LO12S0</strong></dt>
<dd><p>This is a 12-bit reloc containing the lower 12 bits of an address
then shift left by 0. This is used with lbisbi...
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fNDS32_005fLO12S0_005fORI">: <strong>BFD_RELOC_NDS32_LO12S0_ORI</strong></dt>
<dd><p>This is a 12-bit reloc containing the lower 12 bits of an address
then shift left by 0. This is only used with branch relaxations
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fNDS32_005fSDA15S3">: <strong>BFD_RELOC_NDS32_SDA15S3</strong></dt>
<dd><p>This is a 15-bit reloc containing the small data area 18-bit signed offset
and shift left by 3 for use in ldi, sdi...
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fNDS32_005fSDA15S2">: <strong>BFD_RELOC_NDS32_SDA15S2</strong></dt>
<dd><p>This is a 15-bit reloc containing the small data area 17-bit signed offset
and shift left by 2 for use in lwi, swi...
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fNDS32_005fSDA15S1">: <strong>BFD_RELOC_NDS32_SDA15S1</strong></dt>
<dd><p>This is a 15-bit reloc containing the small data area 16-bit signed offset
and shift left by 1 for use in lhi, shi...
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fNDS32_005fSDA15S0">: <strong>BFD_RELOC_NDS32_SDA15S0</strong></dt>
<dd><p>This is a 15-bit reloc containing the small data area 15-bit signed offset
and shift left by 0 for use in lbi, sbi...
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fNDS32_005fSDA16S3">: <strong>BFD_RELOC_NDS32_SDA16S3</strong></dt>
<dd><p>This is a 16-bit reloc containing the small data area 16-bit signed offset
and shift left by 3
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fNDS32_005fSDA17S2">: <strong>BFD_RELOC_NDS32_SDA17S2</strong></dt>
<dd><p>This is a 17-bit reloc containing the small data area 17-bit signed offset
and shift left by 2 for use in lwi.gp, swi.gp...
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fNDS32_005fSDA18S1">: <strong>BFD_RELOC_NDS32_SDA18S1</strong></dt>
<dd><p>This is a 18-bit reloc containing the small data area 18-bit signed offset
and shift left by 1 for use in lhi.gp, shi.gp...
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fNDS32_005fSDA19S0">: <strong>BFD_RELOC_NDS32_SDA19S0</strong></dt>
<dd><p>This is a 19-bit reloc containing the small data area 19-bit signed offset
and shift left by 0 for use in lbi.gp, sbi.gp...
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fNDS32_005fGOT20">: <strong>BFD_RELOC_NDS32_GOT20</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005f9_005fPLTREL">: <strong>BFD_RELOC_NDS32_9_PLTREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005f25_005fPLTREL">: <strong>BFD_RELOC_NDS32_25_PLTREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fCOPY">: <strong>BFD_RELOC_NDS32_COPY</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fGLOB_005fDAT">: <strong>BFD_RELOC_NDS32_GLOB_DAT</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fJMP_005fSLOT">: <strong>BFD_RELOC_NDS32_JMP_SLOT</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fRELATIVE">: <strong>BFD_RELOC_NDS32_RELATIVE</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fGOTOFF">: <strong>BFD_RELOC_NDS32_GOTOFF</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fGOTOFF_005fHI20">: <strong>BFD_RELOC_NDS32_GOTOFF_HI20</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fGOTOFF_005fLO12">: <strong>BFD_RELOC_NDS32_GOTOFF_LO12</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fGOTPC20">: <strong>BFD_RELOC_NDS32_GOTPC20</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fGOT_005fHI20">: <strong>BFD_RELOC_NDS32_GOT_HI20</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fGOT_005fLO12">: <strong>BFD_RELOC_NDS32_GOT_LO12</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fGOTPC_005fHI20">: <strong>BFD_RELOC_NDS32_GOTPC_HI20</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fGOTPC_005fLO12">: <strong>BFD_RELOC_NDS32_GOTPC_LO12</strong></dt>
<dd><p>for PIC
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fNDS32_005fINSN16">: <strong>BFD_RELOC_NDS32_INSN16</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fLABEL">: <strong>BFD_RELOC_NDS32_LABEL</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fLONGCALL1">: <strong>BFD_RELOC_NDS32_LONGCALL1</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fLONGCALL2">: <strong>BFD_RELOC_NDS32_LONGCALL2</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fLONGCALL3">: <strong>BFD_RELOC_NDS32_LONGCALL3</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fLONGJUMP1">: <strong>BFD_RELOC_NDS32_LONGJUMP1</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fLONGJUMP2">: <strong>BFD_RELOC_NDS32_LONGJUMP2</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fLONGJUMP3">: <strong>BFD_RELOC_NDS32_LONGJUMP3</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fLOADSTORE">: <strong>BFD_RELOC_NDS32_LOADSTORE</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005f9_005fFIXED">: <strong>BFD_RELOC_NDS32_9_FIXED</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005f15_005fFIXED">: <strong>BFD_RELOC_NDS32_15_FIXED</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005f17_005fFIXED">: <strong>BFD_RELOC_NDS32_17_FIXED</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005f25_005fFIXED">: <strong>BFD_RELOC_NDS32_25_FIXED</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fLONGCALL4">: <strong>BFD_RELOC_NDS32_LONGCALL4</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fLONGCALL5">: <strong>BFD_RELOC_NDS32_LONGCALL5</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fLONGCALL6">: <strong>BFD_RELOC_NDS32_LONGCALL6</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fLONGJUMP4">: <strong>BFD_RELOC_NDS32_LONGJUMP4</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fLONGJUMP5">: <strong>BFD_RELOC_NDS32_LONGJUMP5</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fLONGJUMP6">: <strong>BFD_RELOC_NDS32_LONGJUMP6</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fLONGJUMP7">: <strong>BFD_RELOC_NDS32_LONGJUMP7</strong></dt>
<dd><p>for relax
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fNDS32_005fPLTREL_005fHI20">: <strong>BFD_RELOC_NDS32_PLTREL_HI20</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fPLTREL_005fLO12">: <strong>BFD_RELOC_NDS32_PLTREL_LO12</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fPLT_005fGOTREL_005fHI20">: <strong>BFD_RELOC_NDS32_PLT_GOTREL_HI20</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fPLT_005fGOTREL_005fLO12">: <strong>BFD_RELOC_NDS32_PLT_GOTREL_LO12</strong></dt>
<dd><p>for PIC
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fNDS32_005fSDA12S2_005fDP">: <strong>BFD_RELOC_NDS32_SDA12S2_DP</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fSDA12S2_005fSP">: <strong>BFD_RELOC_NDS32_SDA12S2_SP</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fLO12S2_005fDP">: <strong>BFD_RELOC_NDS32_LO12S2_DP</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fLO12S2_005fSP">: <strong>BFD_RELOC_NDS32_LO12S2_SP</strong></dt>
<dd><p>for floating point
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fNDS32_005fDWARF2_005fOP1">: <strong>BFD_RELOC_NDS32_DWARF2_OP1</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fDWARF2_005fOP2">: <strong>BFD_RELOC_NDS32_DWARF2_OP2</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fDWARF2_005fLEB">: <strong>BFD_RELOC_NDS32_DWARF2_LEB</strong></dt>
<dd><p>for dwarf2 debug_line.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fNDS32_005fUPDATE_005fTA">: <strong>BFD_RELOC_NDS32_UPDATE_TA</strong></dt>
<dd><p>for eliminate 16-bit instructions
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fNDS32_005fPLT_005fGOTREL_005fLO20">: <strong>BFD_RELOC_NDS32_PLT_GOTREL_LO20</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fPLT_005fGOTREL_005fLO15">: <strong>BFD_RELOC_NDS32_PLT_GOTREL_LO15</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fPLT_005fGOTREL_005fLO19">: <strong>BFD_RELOC_NDS32_PLT_GOTREL_LO19</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fGOT_005fLO15">: <strong>BFD_RELOC_NDS32_GOT_LO15</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fGOT_005fLO19">: <strong>BFD_RELOC_NDS32_GOT_LO19</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fGOTOFF_005fLO15">: <strong>BFD_RELOC_NDS32_GOTOFF_LO15</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fGOTOFF_005fLO19">: <strong>BFD_RELOC_NDS32_GOTOFF_LO19</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fGOT15S2">: <strong>BFD_RELOC_NDS32_GOT15S2</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fGOT17S2">: <strong>BFD_RELOC_NDS32_GOT17S2</strong></dt>
<dd><p>for PIC object relaxation
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fNDS32_005f5">: <strong>BFD_RELOC_NDS32_5</strong></dt>
<dd><p>NDS32 relocs.
This is a 5 bit absolute address.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fNDS32_005f10_005fUPCREL">: <strong>BFD_RELOC_NDS32_10_UPCREL</strong></dt>
<dd><p>This is a 10-bit unsigned pc-relative reloc with the right 1 bit assumed to be 0.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fNDS32_005fSDA_005fFP7U2_005fRELA">: <strong>BFD_RELOC_NDS32_SDA_FP7U2_RELA</strong></dt>
<dd><p>If fp were omitted, fp can used as another gp.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fNDS32_005fRELAX_005fENTRY">: <strong>BFD_RELOC_NDS32_RELAX_ENTRY</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fGOT_005fSUFF">: <strong>BFD_RELOC_NDS32_GOT_SUFF</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fGOTOFF_005fSUFF">: <strong>BFD_RELOC_NDS32_GOTOFF_SUFF</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fPLT_005fGOT_005fSUFF">: <strong>BFD_RELOC_NDS32_PLT_GOT_SUFF</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fMULCALL_005fSUFF">: <strong>BFD_RELOC_NDS32_MULCALL_SUFF</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fPTR">: <strong>BFD_RELOC_NDS32_PTR</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fPTR_005fCOUNT">: <strong>BFD_RELOC_NDS32_PTR_COUNT</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fPTR_005fRESOLVED">: <strong>BFD_RELOC_NDS32_PTR_RESOLVED</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fPLTBLOCK">: <strong>BFD_RELOC_NDS32_PLTBLOCK</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fRELAX_005fREGION_005fBEGIN">: <strong>BFD_RELOC_NDS32_RELAX_REGION_BEGIN</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fRELAX_005fREGION_005fEND">: <strong>BFD_RELOC_NDS32_RELAX_REGION_END</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fMINUEND">: <strong>BFD_RELOC_NDS32_MINUEND</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fSUBTRAHEND">: <strong>BFD_RELOC_NDS32_SUBTRAHEND</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fDIFF8">: <strong>BFD_RELOC_NDS32_DIFF8</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fDIFF16">: <strong>BFD_RELOC_NDS32_DIFF16</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fDIFF32">: <strong>BFD_RELOC_NDS32_DIFF32</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fDIFF_005fULEB128">: <strong>BFD_RELOC_NDS32_DIFF_ULEB128</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fEMPTY">: <strong>BFD_RELOC_NDS32_EMPTY</strong></dt>
<dd><p>relaxation relative relocation types
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fNDS32_005f25_005fABS">: <strong>BFD_RELOC_NDS32_25_ABS</strong></dt>
<dd><p>This is a 25 bit absolute address.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fNDS32_005fDATA">: <strong>BFD_RELOC_NDS32_DATA</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fTRAN">: <strong>BFD_RELOC_NDS32_TRAN</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005f17IFC_005fPCREL">: <strong>BFD_RELOC_NDS32_17IFC_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005f10IFCU_005fPCREL">: <strong>BFD_RELOC_NDS32_10IFCU_PCREL</strong></dt>
<dd><p>For ex9 and ifc using.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fNDS32_005fTPOFF">: <strong>BFD_RELOC_NDS32_TPOFF</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fGOTTPOFF">: <strong>BFD_RELOC_NDS32_GOTTPOFF</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fTLS_005fLE_005fHI20">: <strong>BFD_RELOC_NDS32_TLS_LE_HI20</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fTLS_005fLE_005fLO12">: <strong>BFD_RELOC_NDS32_TLS_LE_LO12</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fTLS_005fLE_005f20">: <strong>BFD_RELOC_NDS32_TLS_LE_20</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fTLS_005fLE_005f15S0">: <strong>BFD_RELOC_NDS32_TLS_LE_15S0</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fTLS_005fLE_005f15S1">: <strong>BFD_RELOC_NDS32_TLS_LE_15S1</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fTLS_005fLE_005f15S2">: <strong>BFD_RELOC_NDS32_TLS_LE_15S2</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fTLS_005fLE_005fADD">: <strong>BFD_RELOC_NDS32_TLS_LE_ADD</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fTLS_005fLE_005fLS">: <strong>BFD_RELOC_NDS32_TLS_LE_LS</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fTLS_005fIE_005fHI20">: <strong>BFD_RELOC_NDS32_TLS_IE_HI20</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fTLS_005fIE_005fLO12">: <strong>BFD_RELOC_NDS32_TLS_IE_LO12</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fTLS_005fIE_005fLO12S2">: <strong>BFD_RELOC_NDS32_TLS_IE_LO12S2</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fTLS_005fIEGP_005fHI20">: <strong>BFD_RELOC_NDS32_TLS_IEGP_HI20</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fTLS_005fIEGP_005fLO12">: <strong>BFD_RELOC_NDS32_TLS_IEGP_LO12</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fTLS_005fIEGP_005fLO12S2">: <strong>BFD_RELOC_NDS32_TLS_IEGP_LO12S2</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fTLS_005fIEGP_005fLW">: <strong>BFD_RELOC_NDS32_TLS_IEGP_LW</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fTLS_005fDESC">: <strong>BFD_RELOC_NDS32_TLS_DESC</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fTLS_005fDESC_005fHI20">: <strong>BFD_RELOC_NDS32_TLS_DESC_HI20</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fTLS_005fDESC_005fLO12">: <strong>BFD_RELOC_NDS32_TLS_DESC_LO12</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fTLS_005fDESC_005f20">: <strong>BFD_RELOC_NDS32_TLS_DESC_20</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fTLS_005fDESC_005fSDA17S2">: <strong>BFD_RELOC_NDS32_TLS_DESC_SDA17S2</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fTLS_005fDESC_005fADD">: <strong>BFD_RELOC_NDS32_TLS_DESC_ADD</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fTLS_005fDESC_005fFUNC">: <strong>BFD_RELOC_NDS32_TLS_DESC_FUNC</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fTLS_005fDESC_005fCALL">: <strong>BFD_RELOC_NDS32_TLS_DESC_CALL</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fTLS_005fDESC_005fMEM">: <strong>BFD_RELOC_NDS32_TLS_DESC_MEM</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fREMOVE">: <strong>BFD_RELOC_NDS32_REMOVE</strong></dt>
<dt id="index-BFD_005fRELOC_005fNDS32_005fGROUP">: <strong>BFD_RELOC_NDS32_GROUP</strong></dt>
<dd><p>For TLS.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fNDS32_005fLSI">: <strong>BFD_RELOC_NDS32_LSI</strong></dt>
<dd><p>For floating load store relaxation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fV850_005f9_005fPCREL">: <strong>BFD_RELOC_V850_9_PCREL</strong></dt>
<dd><p>This is a 9-bit reloc
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fV850_005f22_005fPCREL">: <strong>BFD_RELOC_V850_22_PCREL</strong></dt>
<dd><p>This is a 22-bit reloc
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fV850_005fSDA_005f16_005f16_005fOFFSET">: <strong>BFD_RELOC_V850_SDA_16_16_OFFSET</strong></dt>
<dd><p>This is a 16 bit offset from the short data area pointer.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fV850_005fSDA_005f15_005f16_005fOFFSET">: <strong>BFD_RELOC_V850_SDA_15_16_OFFSET</strong></dt>
<dd><p>This is a 16 bit offset (of which only 15 bits are used) from the
short data area pointer.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fV850_005fZDA_005f16_005f16_005fOFFSET">: <strong>BFD_RELOC_V850_ZDA_16_16_OFFSET</strong></dt>
<dd><p>This is a 16 bit offset from the zero data area pointer.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fV850_005fZDA_005f15_005f16_005fOFFSET">: <strong>BFD_RELOC_V850_ZDA_15_16_OFFSET</strong></dt>
<dd><p>This is a 16 bit offset (of which only 15 bits are used) from the
zero data area pointer.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fV850_005fTDA_005f6_005f8_005fOFFSET">: <strong>BFD_RELOC_V850_TDA_6_8_OFFSET</strong></dt>
<dd><p>This is an 8 bit offset (of which only 6 bits are used) from the
tiny data area pointer.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fV850_005fTDA_005f7_005f8_005fOFFSET">: <strong>BFD_RELOC_V850_TDA_7_8_OFFSET</strong></dt>
<dd><p>This is an 8bit offset (of which only 7 bits are used) from the tiny
data area pointer.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fV850_005fTDA_005f7_005f7_005fOFFSET">: <strong>BFD_RELOC_V850_TDA_7_7_OFFSET</strong></dt>
<dd><p>This is a 7 bit offset from the tiny data area pointer.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fV850_005fTDA_005f16_005f16_005fOFFSET">: <strong>BFD_RELOC_V850_TDA_16_16_OFFSET</strong></dt>
<dd><p>This is a 16 bit offset from the tiny data area pointer.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fV850_005fTDA_005f4_005f5_005fOFFSET">: <strong>BFD_RELOC_V850_TDA_4_5_OFFSET</strong></dt>
<dd><p>This is a 5 bit offset (of which only 4 bits are used) from the tiny
data area pointer.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fV850_005fTDA_005f4_005f4_005fOFFSET">: <strong>BFD_RELOC_V850_TDA_4_4_OFFSET</strong></dt>
<dd><p>This is a 4 bit offset from the tiny data area pointer.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fV850_005fSDA_005f16_005f16_005fSPLIT_005fOFFSET">: <strong>BFD_RELOC_V850_SDA_16_16_SPLIT_OFFSET</strong></dt>
<dd><p>This is a 16 bit offset from the short data area pointer, with the
bits placed non-contiguously in the instruction.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fV850_005fZDA_005f16_005f16_005fSPLIT_005fOFFSET">: <strong>BFD_RELOC_V850_ZDA_16_16_SPLIT_OFFSET</strong></dt>
<dd><p>This is a 16 bit offset from the zero data area pointer, with the
bits placed non-contiguously in the instruction.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fV850_005fCALLT_005f6_005f7_005fOFFSET">: <strong>BFD_RELOC_V850_CALLT_6_7_OFFSET</strong></dt>
<dd><p>This is a 6 bit offset from the call table base pointer.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fV850_005fCALLT_005f16_005f16_005fOFFSET">: <strong>BFD_RELOC_V850_CALLT_16_16_OFFSET</strong></dt>
<dd><p>This is a 16 bit offset from the call table base pointer.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fV850_005fLONGCALL">: <strong>BFD_RELOC_V850_LONGCALL</strong></dt>
<dd><p>Used for relaxing indirect function calls.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fV850_005fLONGJUMP">: <strong>BFD_RELOC_V850_LONGJUMP</strong></dt>
<dd><p>Used for relaxing indirect jumps.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fV850_005fALIGN">: <strong>BFD_RELOC_V850_ALIGN</strong></dt>
<dd><p>Used to maintain alignment whilst relaxing.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fV850_005fLO16_005fSPLIT_005fOFFSET">: <strong>BFD_RELOC_V850_LO16_SPLIT_OFFSET</strong></dt>
<dd><p>This is a variation of BFD_RELOC_LO16 that can be used in v850e ld.bu
instructions.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fV850_005f16_005fPCREL">: <strong>BFD_RELOC_V850_16_PCREL</strong></dt>
<dd><p>This is a 16-bit reloc.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fV850_005f17_005fPCREL">: <strong>BFD_RELOC_V850_17_PCREL</strong></dt>
<dd><p>This is a 17-bit reloc.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fV850_005f23">: <strong>BFD_RELOC_V850_23</strong></dt>
<dd><p>This is a 23-bit reloc.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fV850_005f32_005fPCREL">: <strong>BFD_RELOC_V850_32_PCREL</strong></dt>
<dd><p>This is a 32-bit reloc.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fV850_005f32_005fABS">: <strong>BFD_RELOC_V850_32_ABS</strong></dt>
<dd><p>This is a 32-bit reloc.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fV850_005f16_005fSPLIT_005fOFFSET">: <strong>BFD_RELOC_V850_16_SPLIT_OFFSET</strong></dt>
<dd><p>This is a 16-bit reloc.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fV850_005f16_005fS1">: <strong>BFD_RELOC_V850_16_S1</strong></dt>
<dd><p>This is a 16-bit reloc.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fV850_005fLO16_005fS1">: <strong>BFD_RELOC_V850_LO16_S1</strong></dt>
<dd><p>Low 16 bits. 16 bit shifted by 1.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fV850_005fCALLT_005f15_005f16_005fOFFSET">: <strong>BFD_RELOC_V850_CALLT_15_16_OFFSET</strong></dt>
<dd><p>This is a 16 bit offset from the call table base pointer.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fV850_005f32_005fGOTPCREL">: <strong>BFD_RELOC_V850_32_GOTPCREL</strong></dt>
<dd><p>DSO relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fV850_005f16_005fGOT">: <strong>BFD_RELOC_V850_16_GOT</strong></dt>
<dd><p>DSO relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fV850_005f32_005fGOT">: <strong>BFD_RELOC_V850_32_GOT</strong></dt>
<dd><p>DSO relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fV850_005f22_005fPLT_005fPCREL">: <strong>BFD_RELOC_V850_22_PLT_PCREL</strong></dt>
<dd><p>DSO relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fV850_005f32_005fPLT_005fPCREL">: <strong>BFD_RELOC_V850_32_PLT_PCREL</strong></dt>
<dd><p>DSO relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fV850_005fCOPY">: <strong>BFD_RELOC_V850_COPY</strong></dt>
<dd><p>DSO relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fV850_005fGLOB_005fDAT">: <strong>BFD_RELOC_V850_GLOB_DAT</strong></dt>
<dd><p>DSO relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fV850_005fJMP_005fSLOT">: <strong>BFD_RELOC_V850_JMP_SLOT</strong></dt>
<dd><p>DSO relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fV850_005fRELATIVE">: <strong>BFD_RELOC_V850_RELATIVE</strong></dt>
<dd><p>DSO relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fV850_005f16_005fGOTOFF">: <strong>BFD_RELOC_V850_16_GOTOFF</strong></dt>
<dd><p>DSO relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fV850_005f32_005fGOTOFF">: <strong>BFD_RELOC_V850_32_GOTOFF</strong></dt>
<dd><p>DSO relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fV850_005fCODE">: <strong>BFD_RELOC_V850_CODE</strong></dt>
<dd><p>start code.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fV850_005fDATA">: <strong>BFD_RELOC_V850_DATA</strong></dt>
<dd><p>start data in text.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fTIC30_005fLDP">: <strong>BFD_RELOC_TIC30_LDP</strong></dt>
<dd><p>This is a 8bit DP reloc for the tms320c30, where the most
significant 8 bits of a 24 bit word are placed into the least
significant 8 bits of the opcode.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fTIC54X_005fPARTLS7">: <strong>BFD_RELOC_TIC54X_PARTLS7</strong></dt>
<dd><p>This is a 7bit reloc for the tms320c54x, where the least
significant 7 bits of a 16 bit word are placed into the least
significant 7 bits of the opcode.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fTIC54X_005fPARTMS9">: <strong>BFD_RELOC_TIC54X_PARTMS9</strong></dt>
<dd><p>This is a 9bit DP reloc for the tms320c54x, where the most
significant 9 bits of a 16 bit word are placed into the least
significant 9 bits of the opcode.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fTIC54X_005f23">: <strong>BFD_RELOC_TIC54X_23</strong></dt>
<dd><p>This is an extended address 23-bit reloc for the tms320c54x.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fTIC54X_005f16_005fOF_005f23">: <strong>BFD_RELOC_TIC54X_16_OF_23</strong></dt>
<dd><p>This is a 16-bit reloc for the tms320c54x, where the least
significant 16 bits of a 23-bit extended address are placed into
the opcode.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fTIC54X_005fMS7_005fOF_005f23">: <strong>BFD_RELOC_TIC54X_MS7_OF_23</strong></dt>
<dd><p>This is a reloc for the tms320c54x, where the most
significant 7 bits of a 23-bit extended address are placed into
the opcode.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fC6000_005fPCR_005fS21">: <strong>BFD_RELOC_C6000_PCR_S21</strong></dt>
<dt id="index-BFD_005fRELOC_005fC6000_005fPCR_005fS12">: <strong>BFD_RELOC_C6000_PCR_S12</strong></dt>
<dt id="index-BFD_005fRELOC_005fC6000_005fPCR_005fS10">: <strong>BFD_RELOC_C6000_PCR_S10</strong></dt>
<dt id="index-BFD_005fRELOC_005fC6000_005fPCR_005fS7">: <strong>BFD_RELOC_C6000_PCR_S7</strong></dt>
<dt id="index-BFD_005fRELOC_005fC6000_005fABS_005fS16">: <strong>BFD_RELOC_C6000_ABS_S16</strong></dt>
<dt id="index-BFD_005fRELOC_005fC6000_005fABS_005fL16">: <strong>BFD_RELOC_C6000_ABS_L16</strong></dt>
<dt id="index-BFD_005fRELOC_005fC6000_005fABS_005fH16">: <strong>BFD_RELOC_C6000_ABS_H16</strong></dt>
<dt id="index-BFD_005fRELOC_005fC6000_005fSBR_005fU15_005fB">: <strong>BFD_RELOC_C6000_SBR_U15_B</strong></dt>
<dt id="index-BFD_005fRELOC_005fC6000_005fSBR_005fU15_005fH">: <strong>BFD_RELOC_C6000_SBR_U15_H</strong></dt>
<dt id="index-BFD_005fRELOC_005fC6000_005fSBR_005fU15_005fW">: <strong>BFD_RELOC_C6000_SBR_U15_W</strong></dt>
<dt id="index-BFD_005fRELOC_005fC6000_005fSBR_005fS16">: <strong>BFD_RELOC_C6000_SBR_S16</strong></dt>
<dt id="index-BFD_005fRELOC_005fC6000_005fSBR_005fL16_005fB">: <strong>BFD_RELOC_C6000_SBR_L16_B</strong></dt>
<dt id="index-BFD_005fRELOC_005fC6000_005fSBR_005fL16_005fH">: <strong>BFD_RELOC_C6000_SBR_L16_H</strong></dt>
<dt id="index-BFD_005fRELOC_005fC6000_005fSBR_005fL16_005fW">: <strong>BFD_RELOC_C6000_SBR_L16_W</strong></dt>
<dt id="index-BFD_005fRELOC_005fC6000_005fSBR_005fH16_005fB">: <strong>BFD_RELOC_C6000_SBR_H16_B</strong></dt>
<dt id="index-BFD_005fRELOC_005fC6000_005fSBR_005fH16_005fH">: <strong>BFD_RELOC_C6000_SBR_H16_H</strong></dt>
<dt id="index-BFD_005fRELOC_005fC6000_005fSBR_005fH16_005fW">: <strong>BFD_RELOC_C6000_SBR_H16_W</strong></dt>
<dt id="index-BFD_005fRELOC_005fC6000_005fSBR_005fGOT_005fU15_005fW">: <strong>BFD_RELOC_C6000_SBR_GOT_U15_W</strong></dt>
<dt id="index-BFD_005fRELOC_005fC6000_005fSBR_005fGOT_005fL16_005fW">: <strong>BFD_RELOC_C6000_SBR_GOT_L16_W</strong></dt>
<dt id="index-BFD_005fRELOC_005fC6000_005fSBR_005fGOT_005fH16_005fW">: <strong>BFD_RELOC_C6000_SBR_GOT_H16_W</strong></dt>
<dt id="index-BFD_005fRELOC_005fC6000_005fDSBT_005fINDEX">: <strong>BFD_RELOC_C6000_DSBT_INDEX</strong></dt>
<dt id="index-BFD_005fRELOC_005fC6000_005fPREL31">: <strong>BFD_RELOC_C6000_PREL31</strong></dt>
<dt id="index-BFD_005fRELOC_005fC6000_005fCOPY">: <strong>BFD_RELOC_C6000_COPY</strong></dt>
<dt id="index-BFD_005fRELOC_005fC6000_005fJUMP_005fSLOT">: <strong>BFD_RELOC_C6000_JUMP_SLOT</strong></dt>
<dt id="index-BFD_005fRELOC_005fC6000_005fEHTYPE">: <strong>BFD_RELOC_C6000_EHTYPE</strong></dt>
<dt id="index-BFD_005fRELOC_005fC6000_005fPCR_005fH16">: <strong>BFD_RELOC_C6000_PCR_H16</strong></dt>
<dt id="index-BFD_005fRELOC_005fC6000_005fPCR_005fL16">: <strong>BFD_RELOC_C6000_PCR_L16</strong></dt>
<dt id="index-BFD_005fRELOC_005fC6000_005fALIGN">: <strong>BFD_RELOC_C6000_ALIGN</strong></dt>
<dt id="index-BFD_005fRELOC_005fC6000_005fFPHEAD">: <strong>BFD_RELOC_C6000_FPHEAD</strong></dt>
<dt id="index-BFD_005fRELOC_005fC6000_005fNOCMP">: <strong>BFD_RELOC_C6000_NOCMP</strong></dt>
<dd><p>TMS320C6000 relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fFR30_005f48">: <strong>BFD_RELOC_FR30_48</strong></dt>
<dd><p>This is a 48 bit reloc for the FR30 that stores 32 bits.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fFR30_005f20">: <strong>BFD_RELOC_FR30_20</strong></dt>
<dd><p>This is a 32 bit reloc for the FR30 that stores 20 bits split up into
two sections.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fFR30_005f6_005fIN_005f4">: <strong>BFD_RELOC_FR30_6_IN_4</strong></dt>
<dd><p>This is a 16 bit reloc for the FR30 that stores a 6 bit word offset in
4 bits.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fFR30_005f8_005fIN_005f8">: <strong>BFD_RELOC_FR30_8_IN_8</strong></dt>
<dd><p>This is a 16 bit reloc for the FR30 that stores an 8 bit byte offset
into 8 bits.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fFR30_005f9_005fIN_005f8">: <strong>BFD_RELOC_FR30_9_IN_8</strong></dt>
<dd><p>This is a 16 bit reloc for the FR30 that stores a 9 bit short offset
into 8 bits.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fFR30_005f10_005fIN_005f8">: <strong>BFD_RELOC_FR30_10_IN_8</strong></dt>
<dd><p>This is a 16 bit reloc for the FR30 that stores a 10 bit word offset
into 8 bits.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fFR30_005f9_005fPCREL">: <strong>BFD_RELOC_FR30_9_PCREL</strong></dt>
<dd><p>This is a 16 bit reloc for the FR30 that stores a 9 bit pc relative
short offset into 8 bits.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fFR30_005f12_005fPCREL">: <strong>BFD_RELOC_FR30_12_PCREL</strong></dt>
<dd><p>This is a 16 bit reloc for the FR30 that stores a 12 bit pc relative
short offset into 11 bits.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMCORE_005fPCREL_005fIMM8BY4">: <strong>BFD_RELOC_MCORE_PCREL_IMM8BY4</strong></dt>
<dt id="index-BFD_005fRELOC_005fMCORE_005fPCREL_005fIMM11BY2">: <strong>BFD_RELOC_MCORE_PCREL_IMM11BY2</strong></dt>
<dt id="index-BFD_005fRELOC_005fMCORE_005fPCREL_005fIMM4BY2">: <strong>BFD_RELOC_MCORE_PCREL_IMM4BY2</strong></dt>
<dt id="index-BFD_005fRELOC_005fMCORE_005fPCREL_005f32">: <strong>BFD_RELOC_MCORE_PCREL_32</strong></dt>
<dt id="index-BFD_005fRELOC_005fMCORE_005fPCREL_005fJSR_005fIMM11BY2">: <strong>BFD_RELOC_MCORE_PCREL_JSR_IMM11BY2</strong></dt>
<dt id="index-BFD_005fRELOC_005fMCORE_005fRVA">: <strong>BFD_RELOC_MCORE_RVA</strong></dt>
<dd><p>Motorola Mcore relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMEP_005f8">: <strong>BFD_RELOC_MEP_8</strong></dt>
<dt id="index-BFD_005fRELOC_005fMEP_005f16">: <strong>BFD_RELOC_MEP_16</strong></dt>
<dt id="index-BFD_005fRELOC_005fMEP_005f32">: <strong>BFD_RELOC_MEP_32</strong></dt>
<dt id="index-BFD_005fRELOC_005fMEP_005fPCREL8A2">: <strong>BFD_RELOC_MEP_PCREL8A2</strong></dt>
<dt id="index-BFD_005fRELOC_005fMEP_005fPCREL12A2">: <strong>BFD_RELOC_MEP_PCREL12A2</strong></dt>
<dt id="index-BFD_005fRELOC_005fMEP_005fPCREL17A2">: <strong>BFD_RELOC_MEP_PCREL17A2</strong></dt>
<dt id="index-BFD_005fRELOC_005fMEP_005fPCREL24A2">: <strong>BFD_RELOC_MEP_PCREL24A2</strong></dt>
<dt id="index-BFD_005fRELOC_005fMEP_005fPCABS24A2">: <strong>BFD_RELOC_MEP_PCABS24A2</strong></dt>
<dt id="index-BFD_005fRELOC_005fMEP_005fLOW16">: <strong>BFD_RELOC_MEP_LOW16</strong></dt>
<dt id="index-BFD_005fRELOC_005fMEP_005fHI16U">: <strong>BFD_RELOC_MEP_HI16U</strong></dt>
<dt id="index-BFD_005fRELOC_005fMEP_005fHI16S">: <strong>BFD_RELOC_MEP_HI16S</strong></dt>
<dt id="index-BFD_005fRELOC_005fMEP_005fGPREL">: <strong>BFD_RELOC_MEP_GPREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fMEP_005fTPREL">: <strong>BFD_RELOC_MEP_TPREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fMEP_005fTPREL7">: <strong>BFD_RELOC_MEP_TPREL7</strong></dt>
<dt id="index-BFD_005fRELOC_005fMEP_005fTPREL7A2">: <strong>BFD_RELOC_MEP_TPREL7A2</strong></dt>
<dt id="index-BFD_005fRELOC_005fMEP_005fTPREL7A4">: <strong>BFD_RELOC_MEP_TPREL7A4</strong></dt>
<dt id="index-BFD_005fRELOC_005fMEP_005fUIMM24">: <strong>BFD_RELOC_MEP_UIMM24</strong></dt>
<dt id="index-BFD_005fRELOC_005fMEP_005fADDR24A4">: <strong>BFD_RELOC_MEP_ADDR24A4</strong></dt>
<dt id="index-BFD_005fRELOC_005fMEP_005fGNU_005fVTINHERIT">: <strong>BFD_RELOC_MEP_GNU_VTINHERIT</strong></dt>
<dt id="index-BFD_005fRELOC_005fMEP_005fGNU_005fVTENTRY">: <strong>BFD_RELOC_MEP_GNU_VTENTRY</strong></dt>
<dd><p>Toshiba Media Processor Relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMETAG_005fHIADDR16">: <strong>BFD_RELOC_METAG_HIADDR16</strong></dt>
<dt id="index-BFD_005fRELOC_005fMETAG_005fLOADDR16">: <strong>BFD_RELOC_METAG_LOADDR16</strong></dt>
<dt id="index-BFD_005fRELOC_005fMETAG_005fRELBRANCH">: <strong>BFD_RELOC_METAG_RELBRANCH</strong></dt>
<dt id="index-BFD_005fRELOC_005fMETAG_005fGETSETOFF">: <strong>BFD_RELOC_METAG_GETSETOFF</strong></dt>
<dt id="index-BFD_005fRELOC_005fMETAG_005fHIOG">: <strong>BFD_RELOC_METAG_HIOG</strong></dt>
<dt id="index-BFD_005fRELOC_005fMETAG_005fLOOG">: <strong>BFD_RELOC_METAG_LOOG</strong></dt>
<dt id="index-BFD_005fRELOC_005fMETAG_005fREL8">: <strong>BFD_RELOC_METAG_REL8</strong></dt>
<dt id="index-BFD_005fRELOC_005fMETAG_005fREL16">: <strong>BFD_RELOC_METAG_REL16</strong></dt>
<dt id="index-BFD_005fRELOC_005fMETAG_005fHI16_005fGOTOFF">: <strong>BFD_RELOC_METAG_HI16_GOTOFF</strong></dt>
<dt id="index-BFD_005fRELOC_005fMETAG_005fLO16_005fGOTOFF">: <strong>BFD_RELOC_METAG_LO16_GOTOFF</strong></dt>
<dt id="index-BFD_005fRELOC_005fMETAG_005fGETSET_005fGOTOFF">: <strong>BFD_RELOC_METAG_GETSET_GOTOFF</strong></dt>
<dt id="index-BFD_005fRELOC_005fMETAG_005fGETSET_005fGOT">: <strong>BFD_RELOC_METAG_GETSET_GOT</strong></dt>
<dt id="index-BFD_005fRELOC_005fMETAG_005fHI16_005fGOTPC">: <strong>BFD_RELOC_METAG_HI16_GOTPC</strong></dt>
<dt id="index-BFD_005fRELOC_005fMETAG_005fLO16_005fGOTPC">: <strong>BFD_RELOC_METAG_LO16_GOTPC</strong></dt>
<dt id="index-BFD_005fRELOC_005fMETAG_005fHI16_005fPLT">: <strong>BFD_RELOC_METAG_HI16_PLT</strong></dt>
<dt id="index-BFD_005fRELOC_005fMETAG_005fLO16_005fPLT">: <strong>BFD_RELOC_METAG_LO16_PLT</strong></dt>
<dt id="index-BFD_005fRELOC_005fMETAG_005fRELBRANCH_005fPLT">: <strong>BFD_RELOC_METAG_RELBRANCH_PLT</strong></dt>
<dt id="index-BFD_005fRELOC_005fMETAG_005fGOTOFF">: <strong>BFD_RELOC_METAG_GOTOFF</strong></dt>
<dt id="index-BFD_005fRELOC_005fMETAG_005fPLT">: <strong>BFD_RELOC_METAG_PLT</strong></dt>
<dt id="index-BFD_005fRELOC_005fMETAG_005fCOPY">: <strong>BFD_RELOC_METAG_COPY</strong></dt>
<dt id="index-BFD_005fRELOC_005fMETAG_005fJMP_005fSLOT">: <strong>BFD_RELOC_METAG_JMP_SLOT</strong></dt>
<dt id="index-BFD_005fRELOC_005fMETAG_005fRELATIVE">: <strong>BFD_RELOC_METAG_RELATIVE</strong></dt>
<dt id="index-BFD_005fRELOC_005fMETAG_005fGLOB_005fDAT">: <strong>BFD_RELOC_METAG_GLOB_DAT</strong></dt>
<dt id="index-BFD_005fRELOC_005fMETAG_005fTLS_005fGD">: <strong>BFD_RELOC_METAG_TLS_GD</strong></dt>
<dt id="index-BFD_005fRELOC_005fMETAG_005fTLS_005fLDM">: <strong>BFD_RELOC_METAG_TLS_LDM</strong></dt>
<dt id="index-BFD_005fRELOC_005fMETAG_005fTLS_005fLDO_005fHI16">: <strong>BFD_RELOC_METAG_TLS_LDO_HI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fMETAG_005fTLS_005fLDO_005fLO16">: <strong>BFD_RELOC_METAG_TLS_LDO_LO16</strong></dt>
<dt id="index-BFD_005fRELOC_005fMETAG_005fTLS_005fLDO">: <strong>BFD_RELOC_METAG_TLS_LDO</strong></dt>
<dt id="index-BFD_005fRELOC_005fMETAG_005fTLS_005fIE">: <strong>BFD_RELOC_METAG_TLS_IE</strong></dt>
<dt id="index-BFD_005fRELOC_005fMETAG_005fTLS_005fIENONPIC">: <strong>BFD_RELOC_METAG_TLS_IENONPIC</strong></dt>
<dt id="index-BFD_005fRELOC_005fMETAG_005fTLS_005fIENONPIC_005fHI16">: <strong>BFD_RELOC_METAG_TLS_IENONPIC_HI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fMETAG_005fTLS_005fIENONPIC_005fLO16">: <strong>BFD_RELOC_METAG_TLS_IENONPIC_LO16</strong></dt>
<dt id="index-BFD_005fRELOC_005fMETAG_005fTLS_005fTPOFF">: <strong>BFD_RELOC_METAG_TLS_TPOFF</strong></dt>
<dt id="index-BFD_005fRELOC_005fMETAG_005fTLS_005fDTPMOD">: <strong>BFD_RELOC_METAG_TLS_DTPMOD</strong></dt>
<dt id="index-BFD_005fRELOC_005fMETAG_005fTLS_005fDTPOFF">: <strong>BFD_RELOC_METAG_TLS_DTPOFF</strong></dt>
<dt id="index-BFD_005fRELOC_005fMETAG_005fTLS_005fLE">: <strong>BFD_RELOC_METAG_TLS_LE</strong></dt>
<dt id="index-BFD_005fRELOC_005fMETAG_005fTLS_005fLE_005fHI16">: <strong>BFD_RELOC_METAG_TLS_LE_HI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fMETAG_005fTLS_005fLE_005fLO16">: <strong>BFD_RELOC_METAG_TLS_LE_LO16</strong></dt>
<dd><p>Imagination Technologies Meta relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMMIX_005fGETA">: <strong>BFD_RELOC_MMIX_GETA</strong></dt>
<dt id="index-BFD_005fRELOC_005fMMIX_005fGETA_005f1">: <strong>BFD_RELOC_MMIX_GETA_1</strong></dt>
<dt id="index-BFD_005fRELOC_005fMMIX_005fGETA_005f2">: <strong>BFD_RELOC_MMIX_GETA_2</strong></dt>
<dt id="index-BFD_005fRELOC_005fMMIX_005fGETA_005f3">: <strong>BFD_RELOC_MMIX_GETA_3</strong></dt>
<dd><p>These are relocations for the GETA instruction.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMMIX_005fCBRANCH">: <strong>BFD_RELOC_MMIX_CBRANCH</strong></dt>
<dt id="index-BFD_005fRELOC_005fMMIX_005fCBRANCH_005fJ">: <strong>BFD_RELOC_MMIX_CBRANCH_J</strong></dt>
<dt id="index-BFD_005fRELOC_005fMMIX_005fCBRANCH_005f1">: <strong>BFD_RELOC_MMIX_CBRANCH_1</strong></dt>
<dt id="index-BFD_005fRELOC_005fMMIX_005fCBRANCH_005f2">: <strong>BFD_RELOC_MMIX_CBRANCH_2</strong></dt>
<dt id="index-BFD_005fRELOC_005fMMIX_005fCBRANCH_005f3">: <strong>BFD_RELOC_MMIX_CBRANCH_3</strong></dt>
<dd><p>These are relocations for a conditional branch instruction.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMMIX_005fPUSHJ">: <strong>BFD_RELOC_MMIX_PUSHJ</strong></dt>
<dt id="index-BFD_005fRELOC_005fMMIX_005fPUSHJ_005f1">: <strong>BFD_RELOC_MMIX_PUSHJ_1</strong></dt>
<dt id="index-BFD_005fRELOC_005fMMIX_005fPUSHJ_005f2">: <strong>BFD_RELOC_MMIX_PUSHJ_2</strong></dt>
<dt id="index-BFD_005fRELOC_005fMMIX_005fPUSHJ_005f3">: <strong>BFD_RELOC_MMIX_PUSHJ_3</strong></dt>
<dt id="index-BFD_005fRELOC_005fMMIX_005fPUSHJ_005fSTUBBABLE">: <strong>BFD_RELOC_MMIX_PUSHJ_STUBBABLE</strong></dt>
<dd><p>These are relocations for the PUSHJ instruction.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMMIX_005fJMP">: <strong>BFD_RELOC_MMIX_JMP</strong></dt>
<dt id="index-BFD_005fRELOC_005fMMIX_005fJMP_005f1">: <strong>BFD_RELOC_MMIX_JMP_1</strong></dt>
<dt id="index-BFD_005fRELOC_005fMMIX_005fJMP_005f2">: <strong>BFD_RELOC_MMIX_JMP_2</strong></dt>
<dt id="index-BFD_005fRELOC_005fMMIX_005fJMP_005f3">: <strong>BFD_RELOC_MMIX_JMP_3</strong></dt>
<dd><p>These are relocations for the JMP instruction.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMMIX_005fADDR19">: <strong>BFD_RELOC_MMIX_ADDR19</strong></dt>
<dd><p>This is a relocation for a relative address as in a GETA instruction or
a branch.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMMIX_005fADDR27">: <strong>BFD_RELOC_MMIX_ADDR27</strong></dt>
<dd><p>This is a relocation for a relative address as in a JMP instruction.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMMIX_005fREG_005fOR_005fBYTE">: <strong>BFD_RELOC_MMIX_REG_OR_BYTE</strong></dt>
<dd><p>This is a relocation for an instruction field that may be a general
register or a value 0..255.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMMIX_005fREG">: <strong>BFD_RELOC_MMIX_REG</strong></dt>
<dd><p>This is a relocation for an instruction field that may be a general
register.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMMIX_005fBASE_005fPLUS_005fOFFSET">: <strong>BFD_RELOC_MMIX_BASE_PLUS_OFFSET</strong></dt>
<dd><p>This is a relocation for two instruction fields holding a register and
an offset, the equivalent of the relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMMIX_005fLOCAL">: <strong>BFD_RELOC_MMIX_LOCAL</strong></dt>
<dd><p>This relocation is an assertion that the expression is not allocated as
a global register.  It does not modify contents.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAVR_005f7_005fPCREL">: <strong>BFD_RELOC_AVR_7_PCREL</strong></dt>
<dd><p>This is a 16 bit reloc for the AVR that stores 8 bit pc relative
short offset into 7 bits.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAVR_005f13_005fPCREL">: <strong>BFD_RELOC_AVR_13_PCREL</strong></dt>
<dd><p>This is a 16 bit reloc for the AVR that stores 13 bit pc relative
short offset into 12 bits.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAVR_005f16_005fPM">: <strong>BFD_RELOC_AVR_16_PM</strong></dt>
<dd><p>This is a 16 bit reloc for the AVR that stores 17 bit value (usually
program memory address) into 16 bits.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAVR_005fLO8_005fLDI">: <strong>BFD_RELOC_AVR_LO8_LDI</strong></dt>
<dd><p>This is a 16 bit reloc for the AVR that stores 8 bit value (usually
data memory address) into 8 bit immediate value of LDI insn.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAVR_005fHI8_005fLDI">: <strong>BFD_RELOC_AVR_HI8_LDI</strong></dt>
<dd><p>This is a 16 bit reloc for the AVR that stores 8 bit value (high 8 bit
of data memory address) into 8 bit immediate value of LDI insn.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAVR_005fHH8_005fLDI">: <strong>BFD_RELOC_AVR_HH8_LDI</strong></dt>
<dd><p>This is a 16 bit reloc for the AVR that stores 8 bit value (most high 8 bit
of program memory address) into 8 bit immediate value of LDI insn.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAVR_005fMS8_005fLDI">: <strong>BFD_RELOC_AVR_MS8_LDI</strong></dt>
<dd><p>This is a 16 bit reloc for the AVR that stores 8 bit value (most high 8 bit
of 32 bit value) into 8 bit immediate value of LDI insn.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAVR_005fLO8_005fLDI_005fNEG">: <strong>BFD_RELOC_AVR_LO8_LDI_NEG</strong></dt>
<dd><p>This is a 16 bit reloc for the AVR that stores negated 8 bit value
(usually data memory address) into 8 bit immediate value of SUBI insn.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAVR_005fHI8_005fLDI_005fNEG">: <strong>BFD_RELOC_AVR_HI8_LDI_NEG</strong></dt>
<dd><p>This is a 16 bit reloc for the AVR that stores negated 8 bit value
(high 8 bit of data memory address) into 8 bit immediate value of
SUBI insn.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAVR_005fHH8_005fLDI_005fNEG">: <strong>BFD_RELOC_AVR_HH8_LDI_NEG</strong></dt>
<dd><p>This is a 16 bit reloc for the AVR that stores negated 8 bit value
(most high 8 bit of program memory address) into 8 bit immediate value
of LDI or SUBI insn.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAVR_005fMS8_005fLDI_005fNEG">: <strong>BFD_RELOC_AVR_MS8_LDI_NEG</strong></dt>
<dd><p>This is a 16 bit reloc for the AVR that stores negated 8 bit value (msb
of 32 bit value) into 8 bit immediate value of LDI insn.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAVR_005fLO8_005fLDI_005fPM">: <strong>BFD_RELOC_AVR_LO8_LDI_PM</strong></dt>
<dd><p>This is a 16 bit reloc for the AVR that stores 8 bit value (usually
command address) into 8 bit immediate value of LDI insn.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAVR_005fLO8_005fLDI_005fGS">: <strong>BFD_RELOC_AVR_LO8_LDI_GS</strong></dt>
<dd><p>This is a 16 bit reloc for the AVR that stores 8 bit value
(command address) into 8 bit immediate value of LDI insn. If the address
is beyond the 128k boundary, the linker inserts a jump stub for this reloc
in the lower 128k.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAVR_005fHI8_005fLDI_005fPM">: <strong>BFD_RELOC_AVR_HI8_LDI_PM</strong></dt>
<dd><p>This is a 16 bit reloc for the AVR that stores 8 bit value (high 8 bit
of command address) into 8 bit immediate value of LDI insn.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAVR_005fHI8_005fLDI_005fGS">: <strong>BFD_RELOC_AVR_HI8_LDI_GS</strong></dt>
<dd><p>This is a 16 bit reloc for the AVR that stores 8 bit value (high 8 bit
of command address) into 8 bit immediate value of LDI insn.  If the address
is beyond the 128k boundary, the linker inserts a jump stub for this reloc
below 128k.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAVR_005fHH8_005fLDI_005fPM">: <strong>BFD_RELOC_AVR_HH8_LDI_PM</strong></dt>
<dd><p>This is a 16 bit reloc for the AVR that stores 8 bit value (most high 8 bit
of command address) into 8 bit immediate value of LDI insn.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAVR_005fLO8_005fLDI_005fPM_005fNEG">: <strong>BFD_RELOC_AVR_LO8_LDI_PM_NEG</strong></dt>
<dd><p>This is a 16 bit reloc for the AVR that stores negated 8 bit value
(usually command address) into 8 bit immediate value of SUBI insn.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAVR_005fHI8_005fLDI_005fPM_005fNEG">: <strong>BFD_RELOC_AVR_HI8_LDI_PM_NEG</strong></dt>
<dd><p>This is a 16 bit reloc for the AVR that stores negated 8 bit value
(high 8 bit of 16 bit command address) into 8 bit immediate value
of SUBI insn.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAVR_005fHH8_005fLDI_005fPM_005fNEG">: <strong>BFD_RELOC_AVR_HH8_LDI_PM_NEG</strong></dt>
<dd><p>This is a 16 bit reloc for the AVR that stores negated 8 bit value
(high 6 bit of 22 bit command address) into 8 bit immediate
value of SUBI insn.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAVR_005fCALL">: <strong>BFD_RELOC_AVR_CALL</strong></dt>
<dd><p>This is a 32 bit reloc for the AVR that stores 23 bit value
into 22 bits.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAVR_005fLDI">: <strong>BFD_RELOC_AVR_LDI</strong></dt>
<dd><p>This is a 16 bit reloc for the AVR that stores all needed bits
for absolute addressing with ldi with overflow check to linktime
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAVR_005f6">: <strong>BFD_RELOC_AVR_6</strong></dt>
<dd><p>This is a 6 bit reloc for the AVR that stores offset for ldd/std
instructions
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAVR_005f6_005fADIW">: <strong>BFD_RELOC_AVR_6_ADIW</strong></dt>
<dd><p>This is a 6 bit reloc for the AVR that stores offset for adiw/sbiw
instructions
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAVR_005f8_005fLO">: <strong>BFD_RELOC_AVR_8_LO</strong></dt>
<dd><p>This is a 8 bit reloc for the AVR that stores bits 0..7 of a symbol
in .byte lo8(symbol)
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAVR_005f8_005fHI">: <strong>BFD_RELOC_AVR_8_HI</strong></dt>
<dd><p>This is a 8 bit reloc for the AVR that stores bits 8..15 of a symbol
in .byte hi8(symbol)
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAVR_005f8_005fHLO">: <strong>BFD_RELOC_AVR_8_HLO</strong></dt>
<dd><p>This is a 8 bit reloc for the AVR that stores bits 16..23 of a symbol
in .byte hlo8(symbol)
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAVR_005fDIFF8">: <strong>BFD_RELOC_AVR_DIFF8</strong></dt>
<dt id="index-BFD_005fRELOC_005fAVR_005fDIFF16">: <strong>BFD_RELOC_AVR_DIFF16</strong></dt>
<dt id="index-BFD_005fRELOC_005fAVR_005fDIFF32">: <strong>BFD_RELOC_AVR_DIFF32</strong></dt>
<dd><p>AVR relocations to mark the difference of two local symbols.
These are only needed to support linker relaxation and can be ignored
when not relaxing.  The field is set to the value of the difference
assuming no relaxation.  The relocation encodes the position of the
second symbol so the linker can determine whether to adjust the field
value.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAVR_005fLDS_005fSTS_005f16">: <strong>BFD_RELOC_AVR_LDS_STS_16</strong></dt>
<dd><p>This is a 7 bit reloc for the AVR that stores SRAM address for 16bit
lds and sts instructions supported only tiny core.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAVR_005fPORT6">: <strong>BFD_RELOC_AVR_PORT6</strong></dt>
<dd><p>This is a 6 bit reloc for the AVR that stores an I/O register
number for the IN and OUT instructions
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAVR_005fPORT5">: <strong>BFD_RELOC_AVR_PORT5</strong></dt>
<dd><p>This is a 5 bit reloc for the AVR that stores an I/O register
number for the SBIC, SBIS, SBI and CBI instructions
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fRISCV_005fHI20">: <strong>BFD_RELOC_RISCV_HI20</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fPCREL_005fHI20">: <strong>BFD_RELOC_RISCV_PCREL_HI20</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fPCREL_005fLO12_005fI">: <strong>BFD_RELOC_RISCV_PCREL_LO12_I</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fPCREL_005fLO12_005fS">: <strong>BFD_RELOC_RISCV_PCREL_LO12_S</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fLO12_005fI">: <strong>BFD_RELOC_RISCV_LO12_I</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fLO12_005fS">: <strong>BFD_RELOC_RISCV_LO12_S</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fGPREL12_005fI">: <strong>BFD_RELOC_RISCV_GPREL12_I</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fGPREL12_005fS">: <strong>BFD_RELOC_RISCV_GPREL12_S</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fTPREL_005fHI20">: <strong>BFD_RELOC_RISCV_TPREL_HI20</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fTPREL_005fLO12_005fI">: <strong>BFD_RELOC_RISCV_TPREL_LO12_I</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fTPREL_005fLO12_005fS">: <strong>BFD_RELOC_RISCV_TPREL_LO12_S</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fTPREL_005fADD">: <strong>BFD_RELOC_RISCV_TPREL_ADD</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fCALL">: <strong>BFD_RELOC_RISCV_CALL</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fCALL_005fPLT">: <strong>BFD_RELOC_RISCV_CALL_PLT</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fADD8">: <strong>BFD_RELOC_RISCV_ADD8</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fADD16">: <strong>BFD_RELOC_RISCV_ADD16</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fADD32">: <strong>BFD_RELOC_RISCV_ADD32</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fADD64">: <strong>BFD_RELOC_RISCV_ADD64</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fSUB8">: <strong>BFD_RELOC_RISCV_SUB8</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fSUB16">: <strong>BFD_RELOC_RISCV_SUB16</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fSUB32">: <strong>BFD_RELOC_RISCV_SUB32</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fSUB64">: <strong>BFD_RELOC_RISCV_SUB64</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fGOT_005fHI20">: <strong>BFD_RELOC_RISCV_GOT_HI20</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fTLS_005fGOT_005fHI20">: <strong>BFD_RELOC_RISCV_TLS_GOT_HI20</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fTLS_005fGD_005fHI20">: <strong>BFD_RELOC_RISCV_TLS_GD_HI20</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fJMP">: <strong>BFD_RELOC_RISCV_JMP</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fTLS_005fDTPMOD32">: <strong>BFD_RELOC_RISCV_TLS_DTPMOD32</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fTLS_005fDTPREL32">: <strong>BFD_RELOC_RISCV_TLS_DTPREL32</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fTLS_005fDTPMOD64">: <strong>BFD_RELOC_RISCV_TLS_DTPMOD64</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fTLS_005fDTPREL64">: <strong>BFD_RELOC_RISCV_TLS_DTPREL64</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fTLS_005fTPREL32">: <strong>BFD_RELOC_RISCV_TLS_TPREL32</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fTLS_005fTPREL64">: <strong>BFD_RELOC_RISCV_TLS_TPREL64</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fALIGN">: <strong>BFD_RELOC_RISCV_ALIGN</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fRVC_005fBRANCH">: <strong>BFD_RELOC_RISCV_RVC_BRANCH</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fRVC_005fJUMP">: <strong>BFD_RELOC_RISCV_RVC_JUMP</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fRVC_005fLUI">: <strong>BFD_RELOC_RISCV_RVC_LUI</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fGPREL_005fI">: <strong>BFD_RELOC_RISCV_GPREL_I</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fGPREL_005fS">: <strong>BFD_RELOC_RISCV_GPREL_S</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fTPREL_005fI">: <strong>BFD_RELOC_RISCV_TPREL_I</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fTPREL_005fS">: <strong>BFD_RELOC_RISCV_TPREL_S</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fRELAX">: <strong>BFD_RELOC_RISCV_RELAX</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fCFA">: <strong>BFD_RELOC_RISCV_CFA</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fSUB6">: <strong>BFD_RELOC_RISCV_SUB6</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fSET6">: <strong>BFD_RELOC_RISCV_SET6</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fSET8">: <strong>BFD_RELOC_RISCV_SET8</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fSET16">: <strong>BFD_RELOC_RISCV_SET16</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005fSET32">: <strong>BFD_RELOC_RISCV_SET32</strong></dt>
<dt id="index-BFD_005fRELOC_005fRISCV_005f32_005fPCREL">: <strong>BFD_RELOC_RISCV_32_PCREL</strong></dt>
<dd><p>RISC-V relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fRL78_005fNEG8">: <strong>BFD_RELOC_RL78_NEG8</strong></dt>
<dt id="index-BFD_005fRELOC_005fRL78_005fNEG16">: <strong>BFD_RELOC_RL78_NEG16</strong></dt>
<dt id="index-BFD_005fRELOC_005fRL78_005fNEG24">: <strong>BFD_RELOC_RL78_NEG24</strong></dt>
<dt id="index-BFD_005fRELOC_005fRL78_005fNEG32">: <strong>BFD_RELOC_RL78_NEG32</strong></dt>
<dt id="index-BFD_005fRELOC_005fRL78_005f16_005fOP">: <strong>BFD_RELOC_RL78_16_OP</strong></dt>
<dt id="index-BFD_005fRELOC_005fRL78_005f24_005fOP">: <strong>BFD_RELOC_RL78_24_OP</strong></dt>
<dt id="index-BFD_005fRELOC_005fRL78_005f32_005fOP">: <strong>BFD_RELOC_RL78_32_OP</strong></dt>
<dt id="index-BFD_005fRELOC_005fRL78_005f8U">: <strong>BFD_RELOC_RL78_8U</strong></dt>
<dt id="index-BFD_005fRELOC_005fRL78_005f16U">: <strong>BFD_RELOC_RL78_16U</strong></dt>
<dt id="index-BFD_005fRELOC_005fRL78_005f24U">: <strong>BFD_RELOC_RL78_24U</strong></dt>
<dt id="index-BFD_005fRELOC_005fRL78_005fDIR3U_005fPCREL">: <strong>BFD_RELOC_RL78_DIR3U_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fRL78_005fDIFF">: <strong>BFD_RELOC_RL78_DIFF</strong></dt>
<dt id="index-BFD_005fRELOC_005fRL78_005fGPRELB">: <strong>BFD_RELOC_RL78_GPRELB</strong></dt>
<dt id="index-BFD_005fRELOC_005fRL78_005fGPRELW">: <strong>BFD_RELOC_RL78_GPRELW</strong></dt>
<dt id="index-BFD_005fRELOC_005fRL78_005fGPRELL">: <strong>BFD_RELOC_RL78_GPRELL</strong></dt>
<dt id="index-BFD_005fRELOC_005fRL78_005fSYM">: <strong>BFD_RELOC_RL78_SYM</strong></dt>
<dt id="index-BFD_005fRELOC_005fRL78_005fOP_005fSUBTRACT">: <strong>BFD_RELOC_RL78_OP_SUBTRACT</strong></dt>
<dt id="index-BFD_005fRELOC_005fRL78_005fOP_005fNEG">: <strong>BFD_RELOC_RL78_OP_NEG</strong></dt>
<dt id="index-BFD_005fRELOC_005fRL78_005fOP_005fAND">: <strong>BFD_RELOC_RL78_OP_AND</strong></dt>
<dt id="index-BFD_005fRELOC_005fRL78_005fOP_005fSHRA">: <strong>BFD_RELOC_RL78_OP_SHRA</strong></dt>
<dt id="index-BFD_005fRELOC_005fRL78_005fABS8">: <strong>BFD_RELOC_RL78_ABS8</strong></dt>
<dt id="index-BFD_005fRELOC_005fRL78_005fABS16">: <strong>BFD_RELOC_RL78_ABS16</strong></dt>
<dt id="index-BFD_005fRELOC_005fRL78_005fABS16_005fREV">: <strong>BFD_RELOC_RL78_ABS16_REV</strong></dt>
<dt id="index-BFD_005fRELOC_005fRL78_005fABS32">: <strong>BFD_RELOC_RL78_ABS32</strong></dt>
<dt id="index-BFD_005fRELOC_005fRL78_005fABS32_005fREV">: <strong>BFD_RELOC_RL78_ABS32_REV</strong></dt>
<dt id="index-BFD_005fRELOC_005fRL78_005fABS16U">: <strong>BFD_RELOC_RL78_ABS16U</strong></dt>
<dt id="index-BFD_005fRELOC_005fRL78_005fABS16UW">: <strong>BFD_RELOC_RL78_ABS16UW</strong></dt>
<dt id="index-BFD_005fRELOC_005fRL78_005fABS16UL">: <strong>BFD_RELOC_RL78_ABS16UL</strong></dt>
<dt id="index-BFD_005fRELOC_005fRL78_005fRELAX">: <strong>BFD_RELOC_RL78_RELAX</strong></dt>
<dt id="index-BFD_005fRELOC_005fRL78_005fHI16">: <strong>BFD_RELOC_RL78_HI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fRL78_005fHI8">: <strong>BFD_RELOC_RL78_HI8</strong></dt>
<dt id="index-BFD_005fRELOC_005fRL78_005fLO16">: <strong>BFD_RELOC_RL78_LO16</strong></dt>
<dt id="index-BFD_005fRELOC_005fRL78_005fCODE">: <strong>BFD_RELOC_RL78_CODE</strong></dt>
<dt id="index-BFD_005fRELOC_005fRL78_005fSADDR">: <strong>BFD_RELOC_RL78_SADDR</strong></dt>
<dd><p>Renesas RL78 Relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fRX_005fNEG8">: <strong>BFD_RELOC_RX_NEG8</strong></dt>
<dt id="index-BFD_005fRELOC_005fRX_005fNEG16">: <strong>BFD_RELOC_RX_NEG16</strong></dt>
<dt id="index-BFD_005fRELOC_005fRX_005fNEG24">: <strong>BFD_RELOC_RX_NEG24</strong></dt>
<dt id="index-BFD_005fRELOC_005fRX_005fNEG32">: <strong>BFD_RELOC_RX_NEG32</strong></dt>
<dt id="index-BFD_005fRELOC_005fRX_005f16_005fOP">: <strong>BFD_RELOC_RX_16_OP</strong></dt>
<dt id="index-BFD_005fRELOC_005fRX_005f24_005fOP">: <strong>BFD_RELOC_RX_24_OP</strong></dt>
<dt id="index-BFD_005fRELOC_005fRX_005f32_005fOP">: <strong>BFD_RELOC_RX_32_OP</strong></dt>
<dt id="index-BFD_005fRELOC_005fRX_005f8U">: <strong>BFD_RELOC_RX_8U</strong></dt>
<dt id="index-BFD_005fRELOC_005fRX_005f16U">: <strong>BFD_RELOC_RX_16U</strong></dt>
<dt id="index-BFD_005fRELOC_005fRX_005f24U">: <strong>BFD_RELOC_RX_24U</strong></dt>
<dt id="index-BFD_005fRELOC_005fRX_005fDIR3U_005fPCREL">: <strong>BFD_RELOC_RX_DIR3U_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fRX_005fDIFF">: <strong>BFD_RELOC_RX_DIFF</strong></dt>
<dt id="index-BFD_005fRELOC_005fRX_005fGPRELB">: <strong>BFD_RELOC_RX_GPRELB</strong></dt>
<dt id="index-BFD_005fRELOC_005fRX_005fGPRELW">: <strong>BFD_RELOC_RX_GPRELW</strong></dt>
<dt id="index-BFD_005fRELOC_005fRX_005fGPRELL">: <strong>BFD_RELOC_RX_GPRELL</strong></dt>
<dt id="index-BFD_005fRELOC_005fRX_005fSYM">: <strong>BFD_RELOC_RX_SYM</strong></dt>
<dt id="index-BFD_005fRELOC_005fRX_005fOP_005fSUBTRACT">: <strong>BFD_RELOC_RX_OP_SUBTRACT</strong></dt>
<dt id="index-BFD_005fRELOC_005fRX_005fOP_005fNEG">: <strong>BFD_RELOC_RX_OP_NEG</strong></dt>
<dt id="index-BFD_005fRELOC_005fRX_005fABS8">: <strong>BFD_RELOC_RX_ABS8</strong></dt>
<dt id="index-BFD_005fRELOC_005fRX_005fABS16">: <strong>BFD_RELOC_RX_ABS16</strong></dt>
<dt id="index-BFD_005fRELOC_005fRX_005fABS16_005fREV">: <strong>BFD_RELOC_RX_ABS16_REV</strong></dt>
<dt id="index-BFD_005fRELOC_005fRX_005fABS32">: <strong>BFD_RELOC_RX_ABS32</strong></dt>
<dt id="index-BFD_005fRELOC_005fRX_005fABS32_005fREV">: <strong>BFD_RELOC_RX_ABS32_REV</strong></dt>
<dt id="index-BFD_005fRELOC_005fRX_005fABS16U">: <strong>BFD_RELOC_RX_ABS16U</strong></dt>
<dt id="index-BFD_005fRELOC_005fRX_005fABS16UW">: <strong>BFD_RELOC_RX_ABS16UW</strong></dt>
<dt id="index-BFD_005fRELOC_005fRX_005fABS16UL">: <strong>BFD_RELOC_RX_ABS16UL</strong></dt>
<dt id="index-BFD_005fRELOC_005fRX_005fRELAX">: <strong>BFD_RELOC_RX_RELAX</strong></dt>
<dd><p>Renesas RX Relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005f390_005f12">: <strong>BFD_RELOC_390_12</strong></dt>
<dd><p>Direct 12 bit.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005f390_005fGOT12">: <strong>BFD_RELOC_390_GOT12</strong></dt>
<dd><p>12 bit GOT offset.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005f390_005fPLT32">: <strong>BFD_RELOC_390_PLT32</strong></dt>
<dd><p>32 bit PC relative PLT address.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005f390_005fCOPY">: <strong>BFD_RELOC_390_COPY</strong></dt>
<dd><p>Copy symbol at runtime.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005f390_005fGLOB_005fDAT">: <strong>BFD_RELOC_390_GLOB_DAT</strong></dt>
<dd><p>Create GOT entry.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005f390_005fJMP_005fSLOT">: <strong>BFD_RELOC_390_JMP_SLOT</strong></dt>
<dd><p>Create PLT entry.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005f390_005fRELATIVE">: <strong>BFD_RELOC_390_RELATIVE</strong></dt>
<dd><p>Adjust by program base.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005f390_005fGOTPC">: <strong>BFD_RELOC_390_GOTPC</strong></dt>
<dd><p>32 bit PC relative offset to GOT.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005f390_005fGOT16">: <strong>BFD_RELOC_390_GOT16</strong></dt>
<dd><p>16 bit GOT offset.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005f390_005fPC12DBL">: <strong>BFD_RELOC_390_PC12DBL</strong></dt>
<dd><p>PC relative 12 bit shifted by 1.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005f390_005fPLT12DBL">: <strong>BFD_RELOC_390_PLT12DBL</strong></dt>
<dd><p>12 bit PC rel. PLT shifted by 1.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005f390_005fPC16DBL">: <strong>BFD_RELOC_390_PC16DBL</strong></dt>
<dd><p>PC relative 16 bit shifted by 1.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005f390_005fPLT16DBL">: <strong>BFD_RELOC_390_PLT16DBL</strong></dt>
<dd><p>16 bit PC rel. PLT shifted by 1.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005f390_005fPC24DBL">: <strong>BFD_RELOC_390_PC24DBL</strong></dt>
<dd><p>PC relative 24 bit shifted by 1.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005f390_005fPLT24DBL">: <strong>BFD_RELOC_390_PLT24DBL</strong></dt>
<dd><p>24 bit PC rel. PLT shifted by 1.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005f390_005fPC32DBL">: <strong>BFD_RELOC_390_PC32DBL</strong></dt>
<dd><p>PC relative 32 bit shifted by 1.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005f390_005fPLT32DBL">: <strong>BFD_RELOC_390_PLT32DBL</strong></dt>
<dd><p>32 bit PC rel. PLT shifted by 1.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005f390_005fGOTPCDBL">: <strong>BFD_RELOC_390_GOTPCDBL</strong></dt>
<dd><p>32 bit PC rel. GOT shifted by 1.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005f390_005fGOT64">: <strong>BFD_RELOC_390_GOT64</strong></dt>
<dd><p>64 bit GOT offset.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005f390_005fPLT64">: <strong>BFD_RELOC_390_PLT64</strong></dt>
<dd><p>64 bit PC relative PLT address.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005f390_005fGOTENT">: <strong>BFD_RELOC_390_GOTENT</strong></dt>
<dd><p>32 bit rel. offset to GOT entry.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005f390_005fGOTOFF64">: <strong>BFD_RELOC_390_GOTOFF64</strong></dt>
<dd><p>64 bit offset to GOT.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005f390_005fGOTPLT12">: <strong>BFD_RELOC_390_GOTPLT12</strong></dt>
<dd><p>12-bit offset to symbol-entry within GOT, with PLT handling.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005f390_005fGOTPLT16">: <strong>BFD_RELOC_390_GOTPLT16</strong></dt>
<dd><p>16-bit offset to symbol-entry within GOT, with PLT handling.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005f390_005fGOTPLT32">: <strong>BFD_RELOC_390_GOTPLT32</strong></dt>
<dd><p>32-bit offset to symbol-entry within GOT, with PLT handling.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005f390_005fGOTPLT64">: <strong>BFD_RELOC_390_GOTPLT64</strong></dt>
<dd><p>64-bit offset to symbol-entry within GOT, with PLT handling.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005f390_005fGOTPLTENT">: <strong>BFD_RELOC_390_GOTPLTENT</strong></dt>
<dd><p>32-bit rel. offset to symbol-entry within GOT, with PLT handling.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005f390_005fPLTOFF16">: <strong>BFD_RELOC_390_PLTOFF16</strong></dt>
<dd><p>16-bit rel. offset from the GOT to a PLT entry.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005f390_005fPLTOFF32">: <strong>BFD_RELOC_390_PLTOFF32</strong></dt>
<dd><p>32-bit rel. offset from the GOT to a PLT entry.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005f390_005fPLTOFF64">: <strong>BFD_RELOC_390_PLTOFF64</strong></dt>
<dd><p>64-bit rel. offset from the GOT to a PLT entry.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005f390_005fTLS_005fLOAD">: <strong>BFD_RELOC_390_TLS_LOAD</strong></dt>
<dt id="index-BFD_005fRELOC_005f390_005fTLS_005fGDCALL">: <strong>BFD_RELOC_390_TLS_GDCALL</strong></dt>
<dt id="index-BFD_005fRELOC_005f390_005fTLS_005fLDCALL">: <strong>BFD_RELOC_390_TLS_LDCALL</strong></dt>
<dt id="index-BFD_005fRELOC_005f390_005fTLS_005fGD32">: <strong>BFD_RELOC_390_TLS_GD32</strong></dt>
<dt id="index-BFD_005fRELOC_005f390_005fTLS_005fGD64">: <strong>BFD_RELOC_390_TLS_GD64</strong></dt>
<dt id="index-BFD_005fRELOC_005f390_005fTLS_005fGOTIE12">: <strong>BFD_RELOC_390_TLS_GOTIE12</strong></dt>
<dt id="index-BFD_005fRELOC_005f390_005fTLS_005fGOTIE32">: <strong>BFD_RELOC_390_TLS_GOTIE32</strong></dt>
<dt id="index-BFD_005fRELOC_005f390_005fTLS_005fGOTIE64">: <strong>BFD_RELOC_390_TLS_GOTIE64</strong></dt>
<dt id="index-BFD_005fRELOC_005f390_005fTLS_005fLDM32">: <strong>BFD_RELOC_390_TLS_LDM32</strong></dt>
<dt id="index-BFD_005fRELOC_005f390_005fTLS_005fLDM64">: <strong>BFD_RELOC_390_TLS_LDM64</strong></dt>
<dt id="index-BFD_005fRELOC_005f390_005fTLS_005fIE32">: <strong>BFD_RELOC_390_TLS_IE32</strong></dt>
<dt id="index-BFD_005fRELOC_005f390_005fTLS_005fIE64">: <strong>BFD_RELOC_390_TLS_IE64</strong></dt>
<dt id="index-BFD_005fRELOC_005f390_005fTLS_005fIEENT">: <strong>BFD_RELOC_390_TLS_IEENT</strong></dt>
<dt id="index-BFD_005fRELOC_005f390_005fTLS_005fLE32">: <strong>BFD_RELOC_390_TLS_LE32</strong></dt>
<dt id="index-BFD_005fRELOC_005f390_005fTLS_005fLE64">: <strong>BFD_RELOC_390_TLS_LE64</strong></dt>
<dt id="index-BFD_005fRELOC_005f390_005fTLS_005fLDO32">: <strong>BFD_RELOC_390_TLS_LDO32</strong></dt>
<dt id="index-BFD_005fRELOC_005f390_005fTLS_005fLDO64">: <strong>BFD_RELOC_390_TLS_LDO64</strong></dt>
<dt id="index-BFD_005fRELOC_005f390_005fTLS_005fDTPMOD">: <strong>BFD_RELOC_390_TLS_DTPMOD</strong></dt>
<dt id="index-BFD_005fRELOC_005f390_005fTLS_005fDTPOFF">: <strong>BFD_RELOC_390_TLS_DTPOFF</strong></dt>
<dt id="index-BFD_005fRELOC_005f390_005fTLS_005fTPOFF">: <strong>BFD_RELOC_390_TLS_TPOFF</strong></dt>
<dd><p>s390 tls relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005f390_005f20">: <strong>BFD_RELOC_390_20</strong></dt>
<dt id="index-BFD_005fRELOC_005f390_005fGOT20">: <strong>BFD_RELOC_390_GOT20</strong></dt>
<dt id="index-BFD_005fRELOC_005f390_005fGOTPLT20">: <strong>BFD_RELOC_390_GOTPLT20</strong></dt>
<dt id="index-BFD_005fRELOC_005f390_005fTLS_005fGOTIE20">: <strong>BFD_RELOC_390_TLS_GOTIE20</strong></dt>
<dd><p>Long displacement extension.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005f390_005fIRELATIVE">: <strong>BFD_RELOC_390_IRELATIVE</strong></dt>
<dd><p>STT_GNU_IFUNC relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fSCORE_005fGPREL15">: <strong>BFD_RELOC_SCORE_GPREL15</strong></dt>
<dd><p>Score relocations
Low 16 bit for load/store
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fSCORE_005fDUMMY2">: <strong>BFD_RELOC_SCORE_DUMMY2</strong></dt>
<dt id="index-BFD_005fRELOC_005fSCORE_005fJMP">: <strong>BFD_RELOC_SCORE_JMP</strong></dt>
<dd><p>This is a 24-bit reloc with the right 1 bit assumed to be 0
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fSCORE_005fBRANCH">: <strong>BFD_RELOC_SCORE_BRANCH</strong></dt>
<dd><p>This is a 19-bit reloc with the right 1 bit assumed to be 0
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fSCORE_005fIMM30">: <strong>BFD_RELOC_SCORE_IMM30</strong></dt>
<dd><p>This is a 32-bit reloc for 48-bit instructions.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fSCORE_005fIMM32">: <strong>BFD_RELOC_SCORE_IMM32</strong></dt>
<dd><p>This is a 32-bit reloc for 48-bit instructions.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fSCORE16_005fJMP">: <strong>BFD_RELOC_SCORE16_JMP</strong></dt>
<dd><p>This is a 11-bit reloc with the right 1 bit assumed to be 0
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fSCORE16_005fBRANCH">: <strong>BFD_RELOC_SCORE16_BRANCH</strong></dt>
<dd><p>This is a 8-bit reloc with the right 1 bit assumed to be 0
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fSCORE_005fBCMP">: <strong>BFD_RELOC_SCORE_BCMP</strong></dt>
<dd><p>This is a 9-bit reloc with the right 1 bit assumed to be 0
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fSCORE_005fGOT15">: <strong>BFD_RELOC_SCORE_GOT15</strong></dt>
<dt id="index-BFD_005fRELOC_005fSCORE_005fGOT_005fLO16">: <strong>BFD_RELOC_SCORE_GOT_LO16</strong></dt>
<dt id="index-BFD_005fRELOC_005fSCORE_005fCALL15">: <strong>BFD_RELOC_SCORE_CALL15</strong></dt>
<dt id="index-BFD_005fRELOC_005fSCORE_005fDUMMY_005fHI16">: <strong>BFD_RELOC_SCORE_DUMMY_HI16</strong></dt>
<dd><p>Undocumented Score relocs
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fIP2K_005fFR9">: <strong>BFD_RELOC_IP2K_FR9</strong></dt>
<dd><p>Scenix IP2K - 9-bit register number / data address
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fIP2K_005fBANK">: <strong>BFD_RELOC_IP2K_BANK</strong></dt>
<dd><p>Scenix IP2K - 4-bit register/data bank number
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fIP2K_005fADDR16CJP">: <strong>BFD_RELOC_IP2K_ADDR16CJP</strong></dt>
<dd><p>Scenix IP2K - low 13 bits of instruction word address
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fIP2K_005fPAGE3">: <strong>BFD_RELOC_IP2K_PAGE3</strong></dt>
<dd><p>Scenix IP2K - high 3 bits of instruction word address
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fIP2K_005fLO8DATA">: <strong>BFD_RELOC_IP2K_LO8DATA</strong></dt>
<dt id="index-BFD_005fRELOC_005fIP2K_005fHI8DATA">: <strong>BFD_RELOC_IP2K_HI8DATA</strong></dt>
<dt id="index-BFD_005fRELOC_005fIP2K_005fEX8DATA">: <strong>BFD_RELOC_IP2K_EX8DATA</strong></dt>
<dd><p>Scenix IP2K - ext/low/high 8 bits of data address
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fIP2K_005fLO8INSN">: <strong>BFD_RELOC_IP2K_LO8INSN</strong></dt>
<dt id="index-BFD_005fRELOC_005fIP2K_005fHI8INSN">: <strong>BFD_RELOC_IP2K_HI8INSN</strong></dt>
<dd><p>Scenix IP2K - low/high 8 bits of instruction word address
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fIP2K_005fPC_005fSKIP">: <strong>BFD_RELOC_IP2K_PC_SKIP</strong></dt>
<dd><p>Scenix IP2K - even/odd PC modifier to modify snb pcl.0
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fIP2K_005fTEXT">: <strong>BFD_RELOC_IP2K_TEXT</strong></dt>
<dd><p>Scenix IP2K - 16 bit word address in text section.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fIP2K_005fFR_005fOFFSET">: <strong>BFD_RELOC_IP2K_FR_OFFSET</strong></dt>
<dd><p>Scenix IP2K - 7-bit sp or dp offset
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fVPE4KMATH_005fDATA">: <strong>BFD_RELOC_VPE4KMATH_DATA</strong></dt>
<dt id="index-BFD_005fRELOC_005fVPE4KMATH_005fINSN">: <strong>BFD_RELOC_VPE4KMATH_INSN</strong></dt>
<dd><p>Scenix VPE4K coprocessor - data/insn-space addressing
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fVTABLE_005fINHERIT">: <strong>BFD_RELOC_VTABLE_INHERIT</strong></dt>
<dt id="index-BFD_005fRELOC_005fVTABLE_005fENTRY">: <strong>BFD_RELOC_VTABLE_ENTRY</strong></dt>
<dd><p>These two relocations are used by the linker to determine which of
the entries in a C++ virtual function table are actually used.  When
the &ndash;gc-sections option is given, the linker will zero out the entries
that are not used, so that the code for those functions need not be
included in the output.
</p>
<p>VTABLE_INHERIT is a zero-space relocation used to describe to the
linker the inheritance tree of a C++ virtual function table.  The
relocation&rsquo;s symbol should be the parent class&rsquo; vtable, and the
relocation should be located at the child vtable.
</p>
<p>VTABLE_ENTRY is a zero-space relocation that describes the use of a
virtual function table entry.  The reloc&rsquo;s symbol should refer to the
table of the class mentioned in the code.  Off of that base, an offset
describes the entry that is being used.  For Rela hosts, this offset
is stored in the reloc&rsquo;s addend.  For Rel hosts, we are forced to put
this offset in the reloc&rsquo;s section offset.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fIA64_005fIMM14">: <strong>BFD_RELOC_IA64_IMM14</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fIMM22">: <strong>BFD_RELOC_IA64_IMM22</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fIMM64">: <strong>BFD_RELOC_IA64_IMM64</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fDIR32MSB">: <strong>BFD_RELOC_IA64_DIR32MSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fDIR32LSB">: <strong>BFD_RELOC_IA64_DIR32LSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fDIR64MSB">: <strong>BFD_RELOC_IA64_DIR64MSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fDIR64LSB">: <strong>BFD_RELOC_IA64_DIR64LSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fGPREL22">: <strong>BFD_RELOC_IA64_GPREL22</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fGPREL64I">: <strong>BFD_RELOC_IA64_GPREL64I</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fGPREL32MSB">: <strong>BFD_RELOC_IA64_GPREL32MSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fGPREL32LSB">: <strong>BFD_RELOC_IA64_GPREL32LSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fGPREL64MSB">: <strong>BFD_RELOC_IA64_GPREL64MSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fGPREL64LSB">: <strong>BFD_RELOC_IA64_GPREL64LSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fLTOFF22">: <strong>BFD_RELOC_IA64_LTOFF22</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fLTOFF64I">: <strong>BFD_RELOC_IA64_LTOFF64I</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fPLTOFF22">: <strong>BFD_RELOC_IA64_PLTOFF22</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fPLTOFF64I">: <strong>BFD_RELOC_IA64_PLTOFF64I</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fPLTOFF64MSB">: <strong>BFD_RELOC_IA64_PLTOFF64MSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fPLTOFF64LSB">: <strong>BFD_RELOC_IA64_PLTOFF64LSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fFPTR64I">: <strong>BFD_RELOC_IA64_FPTR64I</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fFPTR32MSB">: <strong>BFD_RELOC_IA64_FPTR32MSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fFPTR32LSB">: <strong>BFD_RELOC_IA64_FPTR32LSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fFPTR64MSB">: <strong>BFD_RELOC_IA64_FPTR64MSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fFPTR64LSB">: <strong>BFD_RELOC_IA64_FPTR64LSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fPCREL21B">: <strong>BFD_RELOC_IA64_PCREL21B</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fPCREL21BI">: <strong>BFD_RELOC_IA64_PCREL21BI</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fPCREL21M">: <strong>BFD_RELOC_IA64_PCREL21M</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fPCREL21F">: <strong>BFD_RELOC_IA64_PCREL21F</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fPCREL22">: <strong>BFD_RELOC_IA64_PCREL22</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fPCREL60B">: <strong>BFD_RELOC_IA64_PCREL60B</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fPCREL64I">: <strong>BFD_RELOC_IA64_PCREL64I</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fPCREL32MSB">: <strong>BFD_RELOC_IA64_PCREL32MSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fPCREL32LSB">: <strong>BFD_RELOC_IA64_PCREL32LSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fPCREL64MSB">: <strong>BFD_RELOC_IA64_PCREL64MSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fPCREL64LSB">: <strong>BFD_RELOC_IA64_PCREL64LSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fLTOFF_005fFPTR22">: <strong>BFD_RELOC_IA64_LTOFF_FPTR22</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fLTOFF_005fFPTR64I">: <strong>BFD_RELOC_IA64_LTOFF_FPTR64I</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fLTOFF_005fFPTR32MSB">: <strong>BFD_RELOC_IA64_LTOFF_FPTR32MSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fLTOFF_005fFPTR32LSB">: <strong>BFD_RELOC_IA64_LTOFF_FPTR32LSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fLTOFF_005fFPTR64MSB">: <strong>BFD_RELOC_IA64_LTOFF_FPTR64MSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fLTOFF_005fFPTR64LSB">: <strong>BFD_RELOC_IA64_LTOFF_FPTR64LSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fSEGREL32MSB">: <strong>BFD_RELOC_IA64_SEGREL32MSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fSEGREL32LSB">: <strong>BFD_RELOC_IA64_SEGREL32LSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fSEGREL64MSB">: <strong>BFD_RELOC_IA64_SEGREL64MSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fSEGREL64LSB">: <strong>BFD_RELOC_IA64_SEGREL64LSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fSECREL32MSB">: <strong>BFD_RELOC_IA64_SECREL32MSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fSECREL32LSB">: <strong>BFD_RELOC_IA64_SECREL32LSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fSECREL64MSB">: <strong>BFD_RELOC_IA64_SECREL64MSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fSECREL64LSB">: <strong>BFD_RELOC_IA64_SECREL64LSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fREL32MSB">: <strong>BFD_RELOC_IA64_REL32MSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fREL32LSB">: <strong>BFD_RELOC_IA64_REL32LSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fREL64MSB">: <strong>BFD_RELOC_IA64_REL64MSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fREL64LSB">: <strong>BFD_RELOC_IA64_REL64LSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fLTV32MSB">: <strong>BFD_RELOC_IA64_LTV32MSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fLTV32LSB">: <strong>BFD_RELOC_IA64_LTV32LSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fLTV64MSB">: <strong>BFD_RELOC_IA64_LTV64MSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fLTV64LSB">: <strong>BFD_RELOC_IA64_LTV64LSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fIPLTMSB">: <strong>BFD_RELOC_IA64_IPLTMSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fIPLTLSB">: <strong>BFD_RELOC_IA64_IPLTLSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fCOPY">: <strong>BFD_RELOC_IA64_COPY</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fLTOFF22X">: <strong>BFD_RELOC_IA64_LTOFF22X</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fLDXMOV">: <strong>BFD_RELOC_IA64_LDXMOV</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fTPREL14">: <strong>BFD_RELOC_IA64_TPREL14</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fTPREL22">: <strong>BFD_RELOC_IA64_TPREL22</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fTPREL64I">: <strong>BFD_RELOC_IA64_TPREL64I</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fTPREL64MSB">: <strong>BFD_RELOC_IA64_TPREL64MSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fTPREL64LSB">: <strong>BFD_RELOC_IA64_TPREL64LSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fLTOFF_005fTPREL22">: <strong>BFD_RELOC_IA64_LTOFF_TPREL22</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fDTPMOD64MSB">: <strong>BFD_RELOC_IA64_DTPMOD64MSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fDTPMOD64LSB">: <strong>BFD_RELOC_IA64_DTPMOD64LSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fLTOFF_005fDTPMOD22">: <strong>BFD_RELOC_IA64_LTOFF_DTPMOD22</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fDTPREL14">: <strong>BFD_RELOC_IA64_DTPREL14</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fDTPREL22">: <strong>BFD_RELOC_IA64_DTPREL22</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fDTPREL64I">: <strong>BFD_RELOC_IA64_DTPREL64I</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fDTPREL32MSB">: <strong>BFD_RELOC_IA64_DTPREL32MSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fDTPREL32LSB">: <strong>BFD_RELOC_IA64_DTPREL32LSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fDTPREL64MSB">: <strong>BFD_RELOC_IA64_DTPREL64MSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fDTPREL64LSB">: <strong>BFD_RELOC_IA64_DTPREL64LSB</strong></dt>
<dt id="index-BFD_005fRELOC_005fIA64_005fLTOFF_005fDTPREL22">: <strong>BFD_RELOC_IA64_LTOFF_DTPREL22</strong></dt>
<dd><p>Intel IA64 Relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fM68HC11_005fHI8">: <strong>BFD_RELOC_M68HC11_HI8</strong></dt>
<dd><p>Motorola 68HC11 reloc.
This is the 8 bit high part of an absolute address.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fM68HC11_005fLO8">: <strong>BFD_RELOC_M68HC11_LO8</strong></dt>
<dd><p>Motorola 68HC11 reloc.
This is the 8 bit low part of an absolute address.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fM68HC11_005f3B">: <strong>BFD_RELOC_M68HC11_3B</strong></dt>
<dd><p>Motorola 68HC11 reloc.
This is the 3 bit of a value.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fM68HC11_005fRL_005fJUMP">: <strong>BFD_RELOC_M68HC11_RL_JUMP</strong></dt>
<dd><p>Motorola 68HC11 reloc.
This reloc marks the beginning of a jump/call instruction.
It is used for linker relaxation to correctly identify beginning
of instruction and change some branches to use PC-relative
addressing mode.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fM68HC11_005fRL_005fGROUP">: <strong>BFD_RELOC_M68HC11_RL_GROUP</strong></dt>
<dd><p>Motorola 68HC11 reloc.
This reloc marks a group of several instructions that gcc generates
and for which the linker relaxation pass can modify and/or remove
some of them.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fM68HC11_005fLO16">: <strong>BFD_RELOC_M68HC11_LO16</strong></dt>
<dd><p>Motorola 68HC11 reloc.
This is the 16-bit lower part of an address.  It is used for &rsquo;call&rsquo;
instruction to specify the symbol address without any special
transformation (due to memory bank window).
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fM68HC11_005fPAGE">: <strong>BFD_RELOC_M68HC11_PAGE</strong></dt>
<dd><p>Motorola 68HC11 reloc.
This is a 8-bit reloc that specifies the page number of an address.
It is used by &rsquo;call&rsquo; instruction to specify the page number of
the symbol.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fM68HC11_005f24">: <strong>BFD_RELOC_M68HC11_24</strong></dt>
<dd><p>Motorola 68HC11 reloc.
This is a 24-bit reloc that represents the address with a 16-bit
value and a 8-bit page number.  The symbol address is transformed
to follow the 16K memory bank of 68HC12 (seen as mapped in the window).
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fM68HC12_005f5B">: <strong>BFD_RELOC_M68HC12_5B</strong></dt>
<dd><p>Motorola 68HC12 reloc.
This is the 5 bits of a value.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fXGATE_005fRL_005fJUMP">: <strong>BFD_RELOC_XGATE_RL_JUMP</strong></dt>
<dd><p>Freescale XGATE reloc.
This reloc marks the beginning of a bra/jal instruction.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fXGATE_005fRL_005fGROUP">: <strong>BFD_RELOC_XGATE_RL_GROUP</strong></dt>
<dd><p>Freescale XGATE reloc.
This reloc marks a group of several instructions that gcc generates
and for which the linker relaxation pass can modify and/or remove
some of them.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fXGATE_005fLO16">: <strong>BFD_RELOC_XGATE_LO16</strong></dt>
<dd><p>Freescale XGATE reloc.
This is the 16-bit lower part of an address.  It is used for the &rsquo;16-bit&rsquo;
instructions.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fXGATE_005fGPAGE">: <strong>BFD_RELOC_XGATE_GPAGE</strong></dt>
<dd><p>Freescale XGATE reloc.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fXGATE_005f24">: <strong>BFD_RELOC_XGATE_24</strong></dt>
<dd><p>Freescale XGATE reloc.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fXGATE_005fPCREL_005f9">: <strong>BFD_RELOC_XGATE_PCREL_9</strong></dt>
<dd><p>Freescale XGATE reloc.
This is a 9-bit pc-relative reloc.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fXGATE_005fPCREL_005f10">: <strong>BFD_RELOC_XGATE_PCREL_10</strong></dt>
<dd><p>Freescale XGATE reloc.
This is a 10-bit pc-relative reloc.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fXGATE_005fIMM8_005fLO">: <strong>BFD_RELOC_XGATE_IMM8_LO</strong></dt>
<dd><p>Freescale XGATE reloc.
This is the 16-bit lower part of an address.  It is used for the &rsquo;16-bit&rsquo;
instructions.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fXGATE_005fIMM8_005fHI">: <strong>BFD_RELOC_XGATE_IMM8_HI</strong></dt>
<dd><p>Freescale XGATE reloc.
This is the 16-bit higher part of an address.  It is used for the &rsquo;16-bit&rsquo;
instructions.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fXGATE_005fIMM3">: <strong>BFD_RELOC_XGATE_IMM3</strong></dt>
<dd><p>Freescale XGATE reloc.
This is a 3-bit pc-relative reloc.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fXGATE_005fIMM4">: <strong>BFD_RELOC_XGATE_IMM4</strong></dt>
<dd><p>Freescale XGATE reloc.
This is a 4-bit pc-relative reloc.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fXGATE_005fIMM5">: <strong>BFD_RELOC_XGATE_IMM5</strong></dt>
<dd><p>Freescale XGATE reloc.
This is a 5-bit pc-relative reloc.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fM68HC12_005f9B">: <strong>BFD_RELOC_M68HC12_9B</strong></dt>
<dd><p>Motorola 68HC12 reloc.
This is the 9 bits of a value.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fM68HC12_005f16B">: <strong>BFD_RELOC_M68HC12_16B</strong></dt>
<dd><p>Motorola 68HC12 reloc.
This is the 16 bits of a value.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fM68HC12_005f9_005fPCREL">: <strong>BFD_RELOC_M68HC12_9_PCREL</strong></dt>
<dd><p>Motorola 68HC12/XGATE reloc.
This is a PCREL9 branch.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fM68HC12_005f10_005fPCREL">: <strong>BFD_RELOC_M68HC12_10_PCREL</strong></dt>
<dd><p>Motorola 68HC12/XGATE reloc.
This is a PCREL10 branch.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fM68HC12_005fLO8XG">: <strong>BFD_RELOC_M68HC12_LO8XG</strong></dt>
<dd><p>Motorola 68HC12/XGATE reloc.
This is the 8 bit low part of an absolute address and immediately precedes
a matching HI8XG part.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fM68HC12_005fHI8XG">: <strong>BFD_RELOC_M68HC12_HI8XG</strong></dt>
<dd><p>Motorola 68HC12/XGATE reloc.
This is the 8 bit high part of an absolute address and immediately follows
a matching LO8XG part.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fS12Z_005f15_005fPCREL">: <strong>BFD_RELOC_S12Z_15_PCREL</strong></dt>
<dd><p>Freescale S12Z reloc.
This is a 15 bit relative address.  If the most significant bits are all zero
then it may be truncated to 8 bits.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fCR16_005fNUM8">: <strong>BFD_RELOC_CR16_NUM8</strong></dt>
<dt id="index-BFD_005fRELOC_005fCR16_005fNUM16">: <strong>BFD_RELOC_CR16_NUM16</strong></dt>
<dt id="index-BFD_005fRELOC_005fCR16_005fNUM32">: <strong>BFD_RELOC_CR16_NUM32</strong></dt>
<dt id="index-BFD_005fRELOC_005fCR16_005fNUM32a">: <strong>BFD_RELOC_CR16_NUM32a</strong></dt>
<dt id="index-BFD_005fRELOC_005fCR16_005fREGREL0">: <strong>BFD_RELOC_CR16_REGREL0</strong></dt>
<dt id="index-BFD_005fRELOC_005fCR16_005fREGREL4">: <strong>BFD_RELOC_CR16_REGREL4</strong></dt>
<dt id="index-BFD_005fRELOC_005fCR16_005fREGREL4a">: <strong>BFD_RELOC_CR16_REGREL4a</strong></dt>
<dt id="index-BFD_005fRELOC_005fCR16_005fREGREL14">: <strong>BFD_RELOC_CR16_REGREL14</strong></dt>
<dt id="index-BFD_005fRELOC_005fCR16_005fREGREL14a">: <strong>BFD_RELOC_CR16_REGREL14a</strong></dt>
<dt id="index-BFD_005fRELOC_005fCR16_005fREGREL16">: <strong>BFD_RELOC_CR16_REGREL16</strong></dt>
<dt id="index-BFD_005fRELOC_005fCR16_005fREGREL20">: <strong>BFD_RELOC_CR16_REGREL20</strong></dt>
<dt id="index-BFD_005fRELOC_005fCR16_005fREGREL20a">: <strong>BFD_RELOC_CR16_REGREL20a</strong></dt>
<dt id="index-BFD_005fRELOC_005fCR16_005fABS20">: <strong>BFD_RELOC_CR16_ABS20</strong></dt>
<dt id="index-BFD_005fRELOC_005fCR16_005fABS24">: <strong>BFD_RELOC_CR16_ABS24</strong></dt>
<dt id="index-BFD_005fRELOC_005fCR16_005fIMM4">: <strong>BFD_RELOC_CR16_IMM4</strong></dt>
<dt id="index-BFD_005fRELOC_005fCR16_005fIMM8">: <strong>BFD_RELOC_CR16_IMM8</strong></dt>
<dt id="index-BFD_005fRELOC_005fCR16_005fIMM16">: <strong>BFD_RELOC_CR16_IMM16</strong></dt>
<dt id="index-BFD_005fRELOC_005fCR16_005fIMM20">: <strong>BFD_RELOC_CR16_IMM20</strong></dt>
<dt id="index-BFD_005fRELOC_005fCR16_005fIMM24">: <strong>BFD_RELOC_CR16_IMM24</strong></dt>
<dt id="index-BFD_005fRELOC_005fCR16_005fIMM32">: <strong>BFD_RELOC_CR16_IMM32</strong></dt>
<dt id="index-BFD_005fRELOC_005fCR16_005fIMM32a">: <strong>BFD_RELOC_CR16_IMM32a</strong></dt>
<dt id="index-BFD_005fRELOC_005fCR16_005fDISP4">: <strong>BFD_RELOC_CR16_DISP4</strong></dt>
<dt id="index-BFD_005fRELOC_005fCR16_005fDISP8">: <strong>BFD_RELOC_CR16_DISP8</strong></dt>
<dt id="index-BFD_005fRELOC_005fCR16_005fDISP16">: <strong>BFD_RELOC_CR16_DISP16</strong></dt>
<dt id="index-BFD_005fRELOC_005fCR16_005fDISP20">: <strong>BFD_RELOC_CR16_DISP20</strong></dt>
<dt id="index-BFD_005fRELOC_005fCR16_005fDISP24">: <strong>BFD_RELOC_CR16_DISP24</strong></dt>
<dt id="index-BFD_005fRELOC_005fCR16_005fDISP24a">: <strong>BFD_RELOC_CR16_DISP24a</strong></dt>
<dt id="index-BFD_005fRELOC_005fCR16_005fSWITCH8">: <strong>BFD_RELOC_CR16_SWITCH8</strong></dt>
<dt id="index-BFD_005fRELOC_005fCR16_005fSWITCH16">: <strong>BFD_RELOC_CR16_SWITCH16</strong></dt>
<dt id="index-BFD_005fRELOC_005fCR16_005fSWITCH32">: <strong>BFD_RELOC_CR16_SWITCH32</strong></dt>
<dt id="index-BFD_005fRELOC_005fCR16_005fGOT_005fREGREL20">: <strong>BFD_RELOC_CR16_GOT_REGREL20</strong></dt>
<dt id="index-BFD_005fRELOC_005fCR16_005fGOTC_005fREGREL20">: <strong>BFD_RELOC_CR16_GOTC_REGREL20</strong></dt>
<dt id="index-BFD_005fRELOC_005fCR16_005fGLOB_005fDAT">: <strong>BFD_RELOC_CR16_GLOB_DAT</strong></dt>
<dd><p>NS CR16 Relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fCRX_005fREL4">: <strong>BFD_RELOC_CRX_REL4</strong></dt>
<dt id="index-BFD_005fRELOC_005fCRX_005fREL8">: <strong>BFD_RELOC_CRX_REL8</strong></dt>
<dt id="index-BFD_005fRELOC_005fCRX_005fREL8_005fCMP">: <strong>BFD_RELOC_CRX_REL8_CMP</strong></dt>
<dt id="index-BFD_005fRELOC_005fCRX_005fREL16">: <strong>BFD_RELOC_CRX_REL16</strong></dt>
<dt id="index-BFD_005fRELOC_005fCRX_005fREL24">: <strong>BFD_RELOC_CRX_REL24</strong></dt>
<dt id="index-BFD_005fRELOC_005fCRX_005fREL32">: <strong>BFD_RELOC_CRX_REL32</strong></dt>
<dt id="index-BFD_005fRELOC_005fCRX_005fREGREL12">: <strong>BFD_RELOC_CRX_REGREL12</strong></dt>
<dt id="index-BFD_005fRELOC_005fCRX_005fREGREL22">: <strong>BFD_RELOC_CRX_REGREL22</strong></dt>
<dt id="index-BFD_005fRELOC_005fCRX_005fREGREL28">: <strong>BFD_RELOC_CRX_REGREL28</strong></dt>
<dt id="index-BFD_005fRELOC_005fCRX_005fREGREL32">: <strong>BFD_RELOC_CRX_REGREL32</strong></dt>
<dt id="index-BFD_005fRELOC_005fCRX_005fABS16">: <strong>BFD_RELOC_CRX_ABS16</strong></dt>
<dt id="index-BFD_005fRELOC_005fCRX_005fABS32">: <strong>BFD_RELOC_CRX_ABS32</strong></dt>
<dt id="index-BFD_005fRELOC_005fCRX_005fNUM8">: <strong>BFD_RELOC_CRX_NUM8</strong></dt>
<dt id="index-BFD_005fRELOC_005fCRX_005fNUM16">: <strong>BFD_RELOC_CRX_NUM16</strong></dt>
<dt id="index-BFD_005fRELOC_005fCRX_005fNUM32">: <strong>BFD_RELOC_CRX_NUM32</strong></dt>
<dt id="index-BFD_005fRELOC_005fCRX_005fIMM16">: <strong>BFD_RELOC_CRX_IMM16</strong></dt>
<dt id="index-BFD_005fRELOC_005fCRX_005fIMM32">: <strong>BFD_RELOC_CRX_IMM32</strong></dt>
<dt id="index-BFD_005fRELOC_005fCRX_005fSWITCH8">: <strong>BFD_RELOC_CRX_SWITCH8</strong></dt>
<dt id="index-BFD_005fRELOC_005fCRX_005fSWITCH16">: <strong>BFD_RELOC_CRX_SWITCH16</strong></dt>
<dt id="index-BFD_005fRELOC_005fCRX_005fSWITCH32">: <strong>BFD_RELOC_CRX_SWITCH32</strong></dt>
<dd><p>NS CRX Relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fCRIS_005fBDISP8">: <strong>BFD_RELOC_CRIS_BDISP8</strong></dt>
<dt id="index-BFD_005fRELOC_005fCRIS_005fUNSIGNED_005f5">: <strong>BFD_RELOC_CRIS_UNSIGNED_5</strong></dt>
<dt id="index-BFD_005fRELOC_005fCRIS_005fSIGNED_005f6">: <strong>BFD_RELOC_CRIS_SIGNED_6</strong></dt>
<dt id="index-BFD_005fRELOC_005fCRIS_005fUNSIGNED_005f6">: <strong>BFD_RELOC_CRIS_UNSIGNED_6</strong></dt>
<dt id="index-BFD_005fRELOC_005fCRIS_005fSIGNED_005f8">: <strong>BFD_RELOC_CRIS_SIGNED_8</strong></dt>
<dt id="index-BFD_005fRELOC_005fCRIS_005fUNSIGNED_005f8">: <strong>BFD_RELOC_CRIS_UNSIGNED_8</strong></dt>
<dt id="index-BFD_005fRELOC_005fCRIS_005fSIGNED_005f16">: <strong>BFD_RELOC_CRIS_SIGNED_16</strong></dt>
<dt id="index-BFD_005fRELOC_005fCRIS_005fUNSIGNED_005f16">: <strong>BFD_RELOC_CRIS_UNSIGNED_16</strong></dt>
<dt id="index-BFD_005fRELOC_005fCRIS_005fLAPCQ_005fOFFSET">: <strong>BFD_RELOC_CRIS_LAPCQ_OFFSET</strong></dt>
<dt id="index-BFD_005fRELOC_005fCRIS_005fUNSIGNED_005f4">: <strong>BFD_RELOC_CRIS_UNSIGNED_4</strong></dt>
<dd><p>These relocs are only used within the CRIS assembler.  They are not
(at present) written to any object files.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fCRIS_005fCOPY">: <strong>BFD_RELOC_CRIS_COPY</strong></dt>
<dt id="index-BFD_005fRELOC_005fCRIS_005fGLOB_005fDAT">: <strong>BFD_RELOC_CRIS_GLOB_DAT</strong></dt>
<dt id="index-BFD_005fRELOC_005fCRIS_005fJUMP_005fSLOT">: <strong>BFD_RELOC_CRIS_JUMP_SLOT</strong></dt>
<dt id="index-BFD_005fRELOC_005fCRIS_005fRELATIVE">: <strong>BFD_RELOC_CRIS_RELATIVE</strong></dt>
<dd><p>Relocs used in ELF shared libraries for CRIS.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fCRIS_005f32_005fGOT">: <strong>BFD_RELOC_CRIS_32_GOT</strong></dt>
<dd><p>32-bit offset to symbol-entry within GOT.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fCRIS_005f16_005fGOT">: <strong>BFD_RELOC_CRIS_16_GOT</strong></dt>
<dd><p>16-bit offset to symbol-entry within GOT.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fCRIS_005f32_005fGOTPLT">: <strong>BFD_RELOC_CRIS_32_GOTPLT</strong></dt>
<dd><p>32-bit offset to symbol-entry within GOT, with PLT handling.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fCRIS_005f16_005fGOTPLT">: <strong>BFD_RELOC_CRIS_16_GOTPLT</strong></dt>
<dd><p>16-bit offset to symbol-entry within GOT, with PLT handling.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fCRIS_005f32_005fGOTREL">: <strong>BFD_RELOC_CRIS_32_GOTREL</strong></dt>
<dd><p>32-bit offset to symbol, relative to GOT.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fCRIS_005f32_005fPLT_005fGOTREL">: <strong>BFD_RELOC_CRIS_32_PLT_GOTREL</strong></dt>
<dd><p>32-bit offset to symbol with PLT entry, relative to GOT.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fCRIS_005f32_005fPLT_005fPCREL">: <strong>BFD_RELOC_CRIS_32_PLT_PCREL</strong></dt>
<dd><p>32-bit offset to symbol with PLT entry, relative to this relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fCRIS_005f32_005fGOT_005fGD">: <strong>BFD_RELOC_CRIS_32_GOT_GD</strong></dt>
<dt id="index-BFD_005fRELOC_005fCRIS_005f16_005fGOT_005fGD">: <strong>BFD_RELOC_CRIS_16_GOT_GD</strong></dt>
<dt id="index-BFD_005fRELOC_005fCRIS_005f32_005fGD">: <strong>BFD_RELOC_CRIS_32_GD</strong></dt>
<dt id="index-BFD_005fRELOC_005fCRIS_005fDTP">: <strong>BFD_RELOC_CRIS_DTP</strong></dt>
<dt id="index-BFD_005fRELOC_005fCRIS_005f32_005fDTPREL">: <strong>BFD_RELOC_CRIS_32_DTPREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fCRIS_005f16_005fDTPREL">: <strong>BFD_RELOC_CRIS_16_DTPREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fCRIS_005f32_005fGOT_005fTPREL">: <strong>BFD_RELOC_CRIS_32_GOT_TPREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fCRIS_005f16_005fGOT_005fTPREL">: <strong>BFD_RELOC_CRIS_16_GOT_TPREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fCRIS_005f32_005fTPREL">: <strong>BFD_RELOC_CRIS_32_TPREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fCRIS_005f16_005fTPREL">: <strong>BFD_RELOC_CRIS_16_TPREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fCRIS_005fDTPMOD">: <strong>BFD_RELOC_CRIS_DTPMOD</strong></dt>
<dt id="index-BFD_005fRELOC_005fCRIS_005f32_005fIE">: <strong>BFD_RELOC_CRIS_32_IE</strong></dt>
<dd><p>Relocs used in TLS code for CRIS.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fOR1K_005fREL_005f26">: <strong>BFD_RELOC_OR1K_REL_26</strong></dt>
<dt id="index-BFD_005fRELOC_005fOR1K_005fSLO16">: <strong>BFD_RELOC_OR1K_SLO16</strong></dt>
<dt id="index-BFD_005fRELOC_005fOR1K_005fPCREL_005fPG21">: <strong>BFD_RELOC_OR1K_PCREL_PG21</strong></dt>
<dt id="index-BFD_005fRELOC_005fOR1K_005fLO13">: <strong>BFD_RELOC_OR1K_LO13</strong></dt>
<dt id="index-BFD_005fRELOC_005fOR1K_005fSLO13">: <strong>BFD_RELOC_OR1K_SLO13</strong></dt>
<dt id="index-BFD_005fRELOC_005fOR1K_005fGOTPC_005fHI16">: <strong>BFD_RELOC_OR1K_GOTPC_HI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fOR1K_005fGOTPC_005fLO16">: <strong>BFD_RELOC_OR1K_GOTPC_LO16</strong></dt>
<dt id="index-BFD_005fRELOC_005fOR1K_005fGOT16">: <strong>BFD_RELOC_OR1K_GOT16</strong></dt>
<dt id="index-BFD_005fRELOC_005fOR1K_005fGOT_005fPG21">: <strong>BFD_RELOC_OR1K_GOT_PG21</strong></dt>
<dt id="index-BFD_005fRELOC_005fOR1K_005fGOT_005fLO13">: <strong>BFD_RELOC_OR1K_GOT_LO13</strong></dt>
<dt id="index-BFD_005fRELOC_005fOR1K_005fPLT26">: <strong>BFD_RELOC_OR1K_PLT26</strong></dt>
<dt id="index-BFD_005fRELOC_005fOR1K_005fPLTA26">: <strong>BFD_RELOC_OR1K_PLTA26</strong></dt>
<dt id="index-BFD_005fRELOC_005fOR1K_005fGOTOFF_005fSLO16">: <strong>BFD_RELOC_OR1K_GOTOFF_SLO16</strong></dt>
<dt id="index-BFD_005fRELOC_005fOR1K_005fCOPY">: <strong>BFD_RELOC_OR1K_COPY</strong></dt>
<dt id="index-BFD_005fRELOC_005fOR1K_005fGLOB_005fDAT">: <strong>BFD_RELOC_OR1K_GLOB_DAT</strong></dt>
<dt id="index-BFD_005fRELOC_005fOR1K_005fJMP_005fSLOT">: <strong>BFD_RELOC_OR1K_JMP_SLOT</strong></dt>
<dt id="index-BFD_005fRELOC_005fOR1K_005fRELATIVE">: <strong>BFD_RELOC_OR1K_RELATIVE</strong></dt>
<dt id="index-BFD_005fRELOC_005fOR1K_005fTLS_005fGD_005fHI16">: <strong>BFD_RELOC_OR1K_TLS_GD_HI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fOR1K_005fTLS_005fGD_005fLO16">: <strong>BFD_RELOC_OR1K_TLS_GD_LO16</strong></dt>
<dt id="index-BFD_005fRELOC_005fOR1K_005fTLS_005fGD_005fPG21">: <strong>BFD_RELOC_OR1K_TLS_GD_PG21</strong></dt>
<dt id="index-BFD_005fRELOC_005fOR1K_005fTLS_005fGD_005fLO13">: <strong>BFD_RELOC_OR1K_TLS_GD_LO13</strong></dt>
<dt id="index-BFD_005fRELOC_005fOR1K_005fTLS_005fLDM_005fHI16">: <strong>BFD_RELOC_OR1K_TLS_LDM_HI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fOR1K_005fTLS_005fLDM_005fLO16">: <strong>BFD_RELOC_OR1K_TLS_LDM_LO16</strong></dt>
<dt id="index-BFD_005fRELOC_005fOR1K_005fTLS_005fLDM_005fPG21">: <strong>BFD_RELOC_OR1K_TLS_LDM_PG21</strong></dt>
<dt id="index-BFD_005fRELOC_005fOR1K_005fTLS_005fLDM_005fLO13">: <strong>BFD_RELOC_OR1K_TLS_LDM_LO13</strong></dt>
<dt id="index-BFD_005fRELOC_005fOR1K_005fTLS_005fLDO_005fHI16">: <strong>BFD_RELOC_OR1K_TLS_LDO_HI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fOR1K_005fTLS_005fLDO_005fLO16">: <strong>BFD_RELOC_OR1K_TLS_LDO_LO16</strong></dt>
<dt id="index-BFD_005fRELOC_005fOR1K_005fTLS_005fIE_005fHI16">: <strong>BFD_RELOC_OR1K_TLS_IE_HI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fOR1K_005fTLS_005fIE_005fAHI16">: <strong>BFD_RELOC_OR1K_TLS_IE_AHI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fOR1K_005fTLS_005fIE_005fLO16">: <strong>BFD_RELOC_OR1K_TLS_IE_LO16</strong></dt>
<dt id="index-BFD_005fRELOC_005fOR1K_005fTLS_005fIE_005fPG21">: <strong>BFD_RELOC_OR1K_TLS_IE_PG21</strong></dt>
<dt id="index-BFD_005fRELOC_005fOR1K_005fTLS_005fIE_005fLO13">: <strong>BFD_RELOC_OR1K_TLS_IE_LO13</strong></dt>
<dt id="index-BFD_005fRELOC_005fOR1K_005fTLS_005fLE_005fHI16">: <strong>BFD_RELOC_OR1K_TLS_LE_HI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fOR1K_005fTLS_005fLE_005fAHI16">: <strong>BFD_RELOC_OR1K_TLS_LE_AHI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fOR1K_005fTLS_005fLE_005fLO16">: <strong>BFD_RELOC_OR1K_TLS_LE_LO16</strong></dt>
<dt id="index-BFD_005fRELOC_005fOR1K_005fTLS_005fLE_005fSLO16">: <strong>BFD_RELOC_OR1K_TLS_LE_SLO16</strong></dt>
<dt id="index-BFD_005fRELOC_005fOR1K_005fTLS_005fTPOFF">: <strong>BFD_RELOC_OR1K_TLS_TPOFF</strong></dt>
<dt id="index-BFD_005fRELOC_005fOR1K_005fTLS_005fDTPOFF">: <strong>BFD_RELOC_OR1K_TLS_DTPOFF</strong></dt>
<dt id="index-BFD_005fRELOC_005fOR1K_005fTLS_005fDTPMOD">: <strong>BFD_RELOC_OR1K_TLS_DTPMOD</strong></dt>
<dd><p>OpenRISC 1000 Relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fH8_005fDIR16A8">: <strong>BFD_RELOC_H8_DIR16A8</strong></dt>
<dt id="index-BFD_005fRELOC_005fH8_005fDIR16R8">: <strong>BFD_RELOC_H8_DIR16R8</strong></dt>
<dt id="index-BFD_005fRELOC_005fH8_005fDIR24A8">: <strong>BFD_RELOC_H8_DIR24A8</strong></dt>
<dt id="index-BFD_005fRELOC_005fH8_005fDIR24R8">: <strong>BFD_RELOC_H8_DIR24R8</strong></dt>
<dt id="index-BFD_005fRELOC_005fH8_005fDIR32A16">: <strong>BFD_RELOC_H8_DIR32A16</strong></dt>
<dt id="index-BFD_005fRELOC_005fH8_005fDISP32A16">: <strong>BFD_RELOC_H8_DISP32A16</strong></dt>
<dd><p>H8 elf Relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fXSTORMY16_005fREL_005f12">: <strong>BFD_RELOC_XSTORMY16_REL_12</strong></dt>
<dt id="index-BFD_005fRELOC_005fXSTORMY16_005f12">: <strong>BFD_RELOC_XSTORMY16_12</strong></dt>
<dt id="index-BFD_005fRELOC_005fXSTORMY16_005f24">: <strong>BFD_RELOC_XSTORMY16_24</strong></dt>
<dt id="index-BFD_005fRELOC_005fXSTORMY16_005fFPTR16">: <strong>BFD_RELOC_XSTORMY16_FPTR16</strong></dt>
<dd><p>Sony Xstormy16 Relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fRELC">: <strong>BFD_RELOC_RELC</strong></dt>
<dd><p>Self-describing complex relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fXC16X_005fPAG">: <strong>BFD_RELOC_XC16X_PAG</strong></dt>
<dt id="index-BFD_005fRELOC_005fXC16X_005fPOF">: <strong>BFD_RELOC_XC16X_POF</strong></dt>
<dt id="index-BFD_005fRELOC_005fXC16X_005fSEG">: <strong>BFD_RELOC_XC16X_SEG</strong></dt>
<dt id="index-BFD_005fRELOC_005fXC16X_005fSOF">: <strong>BFD_RELOC_XC16X_SOF</strong></dt>
<dd><p>Infineon Relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fVAX_005fGLOB_005fDAT">: <strong>BFD_RELOC_VAX_GLOB_DAT</strong></dt>
<dt id="index-BFD_005fRELOC_005fVAX_005fJMP_005fSLOT">: <strong>BFD_RELOC_VAX_JMP_SLOT</strong></dt>
<dt id="index-BFD_005fRELOC_005fVAX_005fRELATIVE">: <strong>BFD_RELOC_VAX_RELATIVE</strong></dt>
<dd><p>Relocations used by VAX ELF.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMT_005fPC16">: <strong>BFD_RELOC_MT_PC16</strong></dt>
<dd><p>Morpho MT - 16 bit immediate relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMT_005fHI16">: <strong>BFD_RELOC_MT_HI16</strong></dt>
<dd><p>Morpho MT - Hi 16 bits of an address.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMT_005fLO16">: <strong>BFD_RELOC_MT_LO16</strong></dt>
<dd><p>Morpho MT - Low 16 bits of an address.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMT_005fGNU_005fVTINHERIT">: <strong>BFD_RELOC_MT_GNU_VTINHERIT</strong></dt>
<dd><p>Morpho MT - Used to tell the linker which vtable entries are used.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMT_005fGNU_005fVTENTRY">: <strong>BFD_RELOC_MT_GNU_VTENTRY</strong></dt>
<dd><p>Morpho MT - Used to tell the linker which vtable entries are used.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMT_005fPCINSN8">: <strong>BFD_RELOC_MT_PCINSN8</strong></dt>
<dd><p>Morpho MT - 8 bit immediate relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMSP430_005f10_005fPCREL">: <strong>BFD_RELOC_MSP430_10_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fMSP430_005f16_005fPCREL">: <strong>BFD_RELOC_MSP430_16_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fMSP430_005f16">: <strong>BFD_RELOC_MSP430_16</strong></dt>
<dt id="index-BFD_005fRELOC_005fMSP430_005f16_005fPCREL_005fBYTE">: <strong>BFD_RELOC_MSP430_16_PCREL_BYTE</strong></dt>
<dt id="index-BFD_005fRELOC_005fMSP430_005f16_005fBYTE">: <strong>BFD_RELOC_MSP430_16_BYTE</strong></dt>
<dt id="index-BFD_005fRELOC_005fMSP430_005f2X_005fPCREL">: <strong>BFD_RELOC_MSP430_2X_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fMSP430_005fRL_005fPCREL">: <strong>BFD_RELOC_MSP430_RL_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fMSP430_005fABS8">: <strong>BFD_RELOC_MSP430_ABS8</strong></dt>
<dt id="index-BFD_005fRELOC_005fMSP430X_005fPCR20_005fEXT_005fSRC">: <strong>BFD_RELOC_MSP430X_PCR20_EXT_SRC</strong></dt>
<dt id="index-BFD_005fRELOC_005fMSP430X_005fPCR20_005fEXT_005fDST">: <strong>BFD_RELOC_MSP430X_PCR20_EXT_DST</strong></dt>
<dt id="index-BFD_005fRELOC_005fMSP430X_005fPCR20_005fEXT_005fODST">: <strong>BFD_RELOC_MSP430X_PCR20_EXT_ODST</strong></dt>
<dt id="index-BFD_005fRELOC_005fMSP430X_005fABS20_005fEXT_005fSRC">: <strong>BFD_RELOC_MSP430X_ABS20_EXT_SRC</strong></dt>
<dt id="index-BFD_005fRELOC_005fMSP430X_005fABS20_005fEXT_005fDST">: <strong>BFD_RELOC_MSP430X_ABS20_EXT_DST</strong></dt>
<dt id="index-BFD_005fRELOC_005fMSP430X_005fABS20_005fEXT_005fODST">: <strong>BFD_RELOC_MSP430X_ABS20_EXT_ODST</strong></dt>
<dt id="index-BFD_005fRELOC_005fMSP430X_005fABS20_005fADR_005fSRC">: <strong>BFD_RELOC_MSP430X_ABS20_ADR_SRC</strong></dt>
<dt id="index-BFD_005fRELOC_005fMSP430X_005fABS20_005fADR_005fDST">: <strong>BFD_RELOC_MSP430X_ABS20_ADR_DST</strong></dt>
<dt id="index-BFD_005fRELOC_005fMSP430X_005fPCR16">: <strong>BFD_RELOC_MSP430X_PCR16</strong></dt>
<dt id="index-BFD_005fRELOC_005fMSP430X_005fPCR20_005fCALL">: <strong>BFD_RELOC_MSP430X_PCR20_CALL</strong></dt>
<dt id="index-BFD_005fRELOC_005fMSP430X_005fABS16">: <strong>BFD_RELOC_MSP430X_ABS16</strong></dt>
<dt id="index-BFD_005fRELOC_005fMSP430_005fABS_005fHI16">: <strong>BFD_RELOC_MSP430_ABS_HI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fMSP430_005fPREL31">: <strong>BFD_RELOC_MSP430_PREL31</strong></dt>
<dt id="index-BFD_005fRELOC_005fMSP430_005fSYM_005fDIFF">: <strong>BFD_RELOC_MSP430_SYM_DIFF</strong></dt>
<dt id="index-BFD_005fRELOC_005fMSP430_005fSET_005fULEB128">: <strong>BFD_RELOC_MSP430_SET_ULEB128</strong></dt>
<dt id="index-BFD_005fRELOC_005fMSP430_005fSUB_005fULEB128">: <strong>BFD_RELOC_MSP430_SUB_ULEB128</strong></dt>
<dd><p>msp430 specific relocation codes
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fS16">: <strong>BFD_RELOC_NIOS2_S16</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fU16">: <strong>BFD_RELOC_NIOS2_U16</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fCALL26">: <strong>BFD_RELOC_NIOS2_CALL26</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fIMM5">: <strong>BFD_RELOC_NIOS2_IMM5</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fCACHE_005fOPX">: <strong>BFD_RELOC_NIOS2_CACHE_OPX</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fIMM6">: <strong>BFD_RELOC_NIOS2_IMM6</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fIMM8">: <strong>BFD_RELOC_NIOS2_IMM8</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fHI16">: <strong>BFD_RELOC_NIOS2_HI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fLO16">: <strong>BFD_RELOC_NIOS2_LO16</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fHIADJ16">: <strong>BFD_RELOC_NIOS2_HIADJ16</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fGPREL">: <strong>BFD_RELOC_NIOS2_GPREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fUJMP">: <strong>BFD_RELOC_NIOS2_UJMP</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fCJMP">: <strong>BFD_RELOC_NIOS2_CJMP</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fCALLR">: <strong>BFD_RELOC_NIOS2_CALLR</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fALIGN">: <strong>BFD_RELOC_NIOS2_ALIGN</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fGOT16">: <strong>BFD_RELOC_NIOS2_GOT16</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fCALL16">: <strong>BFD_RELOC_NIOS2_CALL16</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fGOTOFF_005fLO">: <strong>BFD_RELOC_NIOS2_GOTOFF_LO</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fGOTOFF_005fHA">: <strong>BFD_RELOC_NIOS2_GOTOFF_HA</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fPCREL_005fLO">: <strong>BFD_RELOC_NIOS2_PCREL_LO</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fPCREL_005fHA">: <strong>BFD_RELOC_NIOS2_PCREL_HA</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fTLS_005fGD16">: <strong>BFD_RELOC_NIOS2_TLS_GD16</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fTLS_005fLDM16">: <strong>BFD_RELOC_NIOS2_TLS_LDM16</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fTLS_005fLDO16">: <strong>BFD_RELOC_NIOS2_TLS_LDO16</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fTLS_005fIE16">: <strong>BFD_RELOC_NIOS2_TLS_IE16</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fTLS_005fLE16">: <strong>BFD_RELOC_NIOS2_TLS_LE16</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fTLS_005fDTPMOD">: <strong>BFD_RELOC_NIOS2_TLS_DTPMOD</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fTLS_005fDTPREL">: <strong>BFD_RELOC_NIOS2_TLS_DTPREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fTLS_005fTPREL">: <strong>BFD_RELOC_NIOS2_TLS_TPREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fCOPY">: <strong>BFD_RELOC_NIOS2_COPY</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fGLOB_005fDAT">: <strong>BFD_RELOC_NIOS2_GLOB_DAT</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fJUMP_005fSLOT">: <strong>BFD_RELOC_NIOS2_JUMP_SLOT</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fRELATIVE">: <strong>BFD_RELOC_NIOS2_RELATIVE</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fGOTOFF">: <strong>BFD_RELOC_NIOS2_GOTOFF</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fCALL26_005fNOAT">: <strong>BFD_RELOC_NIOS2_CALL26_NOAT</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fGOT_005fLO">: <strong>BFD_RELOC_NIOS2_GOT_LO</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fGOT_005fHA">: <strong>BFD_RELOC_NIOS2_GOT_HA</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fCALL_005fLO">: <strong>BFD_RELOC_NIOS2_CALL_LO</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fCALL_005fHA">: <strong>BFD_RELOC_NIOS2_CALL_HA</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fR2_005fS12">: <strong>BFD_RELOC_NIOS2_R2_S12</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fR2_005fI10_005f1_005fPCREL">: <strong>BFD_RELOC_NIOS2_R2_I10_1_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fR2_005fT1I7_005f1_005fPCREL">: <strong>BFD_RELOC_NIOS2_R2_T1I7_1_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fR2_005fT1I7_005f2">: <strong>BFD_RELOC_NIOS2_R2_T1I7_2</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fR2_005fT2I4">: <strong>BFD_RELOC_NIOS2_R2_T2I4</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fR2_005fT2I4_005f1">: <strong>BFD_RELOC_NIOS2_R2_T2I4_1</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fR2_005fT2I4_005f2">: <strong>BFD_RELOC_NIOS2_R2_T2I4_2</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fR2_005fX1I7_005f2">: <strong>BFD_RELOC_NIOS2_R2_X1I7_2</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fR2_005fX2L5">: <strong>BFD_RELOC_NIOS2_R2_X2L5</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fR2_005fF1I5_005f2">: <strong>BFD_RELOC_NIOS2_R2_F1I5_2</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fR2_005fL5I4X1">: <strong>BFD_RELOC_NIOS2_R2_L5I4X1</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fR2_005fT1X1I6">: <strong>BFD_RELOC_NIOS2_R2_T1X1I6</strong></dt>
<dt id="index-BFD_005fRELOC_005fNIOS2_005fR2_005fT1X1I6_005f2">: <strong>BFD_RELOC_NIOS2_R2_T1X1I6_2</strong></dt>
<dd><p>Relocations used by the Altera Nios II core.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fPRU_005fU16">: <strong>BFD_RELOC_PRU_U16</strong></dt>
<dd><p>PRU LDI 16-bit unsigned data-memory relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fPRU_005fU16_005fPMEMIMM">: <strong>BFD_RELOC_PRU_U16_PMEMIMM</strong></dt>
<dd><p>PRU LDI 16-bit unsigned instruction-memory relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fPRU_005fLDI32">: <strong>BFD_RELOC_PRU_LDI32</strong></dt>
<dd><p>PRU relocation for two consecutive LDI load instructions that load a
32 bit value into a register. If the higher bits are all zero, then
the second instruction may be relaxed.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fPRU_005fS10_005fPCREL">: <strong>BFD_RELOC_PRU_S10_PCREL</strong></dt>
<dd><p>PRU QBBx 10-bit signed PC-relative relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fPRU_005fU8_005fPCREL">: <strong>BFD_RELOC_PRU_U8_PCREL</strong></dt>
<dd><p>PRU 8-bit unsigned relocation used for the LOOP instruction.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fPRU_005f32_005fPMEM">: <strong>BFD_RELOC_PRU_32_PMEM</strong></dt>
<dt id="index-BFD_005fRELOC_005fPRU_005f16_005fPMEM">: <strong>BFD_RELOC_PRU_16_PMEM</strong></dt>
<dd><p>PRU Program Memory relocations.  Used to convert from byte addressing to
32-bit word addressing.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fPRU_005fGNU_005fDIFF8">: <strong>BFD_RELOC_PRU_GNU_DIFF8</strong></dt>
<dt id="index-BFD_005fRELOC_005fPRU_005fGNU_005fDIFF16">: <strong>BFD_RELOC_PRU_GNU_DIFF16</strong></dt>
<dt id="index-BFD_005fRELOC_005fPRU_005fGNU_005fDIFF32">: <strong>BFD_RELOC_PRU_GNU_DIFF32</strong></dt>
<dt id="index-BFD_005fRELOC_005fPRU_005fGNU_005fDIFF16_005fPMEM">: <strong>BFD_RELOC_PRU_GNU_DIFF16_PMEM</strong></dt>
<dt id="index-BFD_005fRELOC_005fPRU_005fGNU_005fDIFF32_005fPMEM">: <strong>BFD_RELOC_PRU_GNU_DIFF32_PMEM</strong></dt>
<dd><p>PRU relocations to mark the difference of two local symbols.
These are only needed to support linker relaxation and can be ignored
when not relaxing.  The field is set to the value of the difference
assuming no relaxation.  The relocation encodes the position of the
second symbol so the linker can determine whether to adjust the field
value. The PMEM variants encode the word difference, instead of byte
difference between symbols.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fIQ2000_005fOFFSET_005f16">: <strong>BFD_RELOC_IQ2000_OFFSET_16</strong></dt>
<dt id="index-BFD_005fRELOC_005fIQ2000_005fOFFSET_005f21">: <strong>BFD_RELOC_IQ2000_OFFSET_21</strong></dt>
<dt id="index-BFD_005fRELOC_005fIQ2000_005fUHI16">: <strong>BFD_RELOC_IQ2000_UHI16</strong></dt>
<dd><p>IQ2000 Relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fRTLD">: <strong>BFD_RELOC_XTENSA_RTLD</strong></dt>
<dd><p>Special Xtensa relocation used only by PLT entries in ELF shared
objects to indicate that the runtime linker should set the value
to one of its own internal functions or data structures.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fGLOB_005fDAT">: <strong>BFD_RELOC_XTENSA_GLOB_DAT</strong></dt>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fJMP_005fSLOT">: <strong>BFD_RELOC_XTENSA_JMP_SLOT</strong></dt>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fRELATIVE">: <strong>BFD_RELOC_XTENSA_RELATIVE</strong></dt>
<dd><p>Xtensa relocations for ELF shared objects.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fPLT">: <strong>BFD_RELOC_XTENSA_PLT</strong></dt>
<dd><p>Xtensa relocation used in ELF object files for symbols that may require
PLT entries.  Otherwise, this is just a generic 32-bit relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fDIFF8">: <strong>BFD_RELOC_XTENSA_DIFF8</strong></dt>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fDIFF16">: <strong>BFD_RELOC_XTENSA_DIFF16</strong></dt>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fDIFF32">: <strong>BFD_RELOC_XTENSA_DIFF32</strong></dt>
<dd><p>Xtensa relocations for backward compatibility.  These have been replaced
by BFD_RELOC_XTENSA_PDIFF and BFD_RELOC_XTENSA_NDIFF.
Xtensa relocations to mark the difference of two local symbols.
These are only needed to support linker relaxation and can be ignored
when not relaxing.  The field is set to the value of the difference
assuming no relaxation.  The relocation encodes the position of the
first symbol so the linker can determine whether to adjust the field
value.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fSLOT0_005fOP">: <strong>BFD_RELOC_XTENSA_SLOT0_OP</strong></dt>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fSLOT1_005fOP">: <strong>BFD_RELOC_XTENSA_SLOT1_OP</strong></dt>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fSLOT2_005fOP">: <strong>BFD_RELOC_XTENSA_SLOT2_OP</strong></dt>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fSLOT3_005fOP">: <strong>BFD_RELOC_XTENSA_SLOT3_OP</strong></dt>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fSLOT4_005fOP">: <strong>BFD_RELOC_XTENSA_SLOT4_OP</strong></dt>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fSLOT5_005fOP">: <strong>BFD_RELOC_XTENSA_SLOT5_OP</strong></dt>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fSLOT6_005fOP">: <strong>BFD_RELOC_XTENSA_SLOT6_OP</strong></dt>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fSLOT7_005fOP">: <strong>BFD_RELOC_XTENSA_SLOT7_OP</strong></dt>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fSLOT8_005fOP">: <strong>BFD_RELOC_XTENSA_SLOT8_OP</strong></dt>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fSLOT9_005fOP">: <strong>BFD_RELOC_XTENSA_SLOT9_OP</strong></dt>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fSLOT10_005fOP">: <strong>BFD_RELOC_XTENSA_SLOT10_OP</strong></dt>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fSLOT11_005fOP">: <strong>BFD_RELOC_XTENSA_SLOT11_OP</strong></dt>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fSLOT12_005fOP">: <strong>BFD_RELOC_XTENSA_SLOT12_OP</strong></dt>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fSLOT13_005fOP">: <strong>BFD_RELOC_XTENSA_SLOT13_OP</strong></dt>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fSLOT14_005fOP">: <strong>BFD_RELOC_XTENSA_SLOT14_OP</strong></dt>
<dd><p>Generic Xtensa relocations for instruction operands.  Only the slot
number is encoded in the relocation.  The relocation applies to the
last PC-relative immediate operand, or if there are no PC-relative
immediates, to the last immediate operand.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fSLOT0_005fALT">: <strong>BFD_RELOC_XTENSA_SLOT0_ALT</strong></dt>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fSLOT1_005fALT">: <strong>BFD_RELOC_XTENSA_SLOT1_ALT</strong></dt>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fSLOT2_005fALT">: <strong>BFD_RELOC_XTENSA_SLOT2_ALT</strong></dt>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fSLOT3_005fALT">: <strong>BFD_RELOC_XTENSA_SLOT3_ALT</strong></dt>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fSLOT4_005fALT">: <strong>BFD_RELOC_XTENSA_SLOT4_ALT</strong></dt>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fSLOT5_005fALT">: <strong>BFD_RELOC_XTENSA_SLOT5_ALT</strong></dt>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fSLOT6_005fALT">: <strong>BFD_RELOC_XTENSA_SLOT6_ALT</strong></dt>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fSLOT7_005fALT">: <strong>BFD_RELOC_XTENSA_SLOT7_ALT</strong></dt>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fSLOT8_005fALT">: <strong>BFD_RELOC_XTENSA_SLOT8_ALT</strong></dt>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fSLOT9_005fALT">: <strong>BFD_RELOC_XTENSA_SLOT9_ALT</strong></dt>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fSLOT10_005fALT">: <strong>BFD_RELOC_XTENSA_SLOT10_ALT</strong></dt>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fSLOT11_005fALT">: <strong>BFD_RELOC_XTENSA_SLOT11_ALT</strong></dt>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fSLOT12_005fALT">: <strong>BFD_RELOC_XTENSA_SLOT12_ALT</strong></dt>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fSLOT13_005fALT">: <strong>BFD_RELOC_XTENSA_SLOT13_ALT</strong></dt>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fSLOT14_005fALT">: <strong>BFD_RELOC_XTENSA_SLOT14_ALT</strong></dt>
<dd><p>Alternate Xtensa relocations.  Only the slot is encoded in the
relocation.  The meaning of these relocations is opcode-specific.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fOP0">: <strong>BFD_RELOC_XTENSA_OP0</strong></dt>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fOP1">: <strong>BFD_RELOC_XTENSA_OP1</strong></dt>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fOP2">: <strong>BFD_RELOC_XTENSA_OP2</strong></dt>
<dd><p>Xtensa relocations for backward compatibility.  These have all been
replaced by BFD_RELOC_XTENSA_SLOT0_OP.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fASM_005fEXPAND">: <strong>BFD_RELOC_XTENSA_ASM_EXPAND</strong></dt>
<dd><p>Xtensa relocation to mark that the assembler expanded the
instructions from an original target.  The expansion size is
encoded in the reloc size.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fASM_005fSIMPLIFY">: <strong>BFD_RELOC_XTENSA_ASM_SIMPLIFY</strong></dt>
<dd><p>Xtensa relocation to mark that the linker should simplify
assembler-expanded instructions.  This is commonly used
internally by the linker after analysis of a
BFD_RELOC_XTENSA_ASM_EXPAND.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fTLSDESC_005fFN">: <strong>BFD_RELOC_XTENSA_TLSDESC_FN</strong></dt>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fTLSDESC_005fARG">: <strong>BFD_RELOC_XTENSA_TLSDESC_ARG</strong></dt>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fTLS_005fDTPOFF">: <strong>BFD_RELOC_XTENSA_TLS_DTPOFF</strong></dt>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fTLS_005fTPOFF">: <strong>BFD_RELOC_XTENSA_TLS_TPOFF</strong></dt>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fTLS_005fFUNC">: <strong>BFD_RELOC_XTENSA_TLS_FUNC</strong></dt>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fTLS_005fARG">: <strong>BFD_RELOC_XTENSA_TLS_ARG</strong></dt>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fTLS_005fCALL">: <strong>BFD_RELOC_XTENSA_TLS_CALL</strong></dt>
<dd><p>Xtensa TLS relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fPDIFF8">: <strong>BFD_RELOC_XTENSA_PDIFF8</strong></dt>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fPDIFF16">: <strong>BFD_RELOC_XTENSA_PDIFF16</strong></dt>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fPDIFF32">: <strong>BFD_RELOC_XTENSA_PDIFF32</strong></dt>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fNDIFF8">: <strong>BFD_RELOC_XTENSA_NDIFF8</strong></dt>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fNDIFF16">: <strong>BFD_RELOC_XTENSA_NDIFF16</strong></dt>
<dt id="index-BFD_005fRELOC_005fXTENSA_005fNDIFF32">: <strong>BFD_RELOC_XTENSA_NDIFF32</strong></dt>
<dd><p>Xtensa relocations to mark the difference of two local symbols.
These are only needed to support linker relaxation and can be ignored
when not relaxing.  The field is set to the value of the difference
assuming no relaxation.  The relocation encodes the position of the
subtracted symbol so the linker can determine whether to adjust the field
value.  PDIFF relocations are used for positive differences, NDIFF
relocations are used for negative differences.  The difference value
is treated as unsigned with these relocation types, giving full
8/16 value ranges.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fZ80_005fDISP8">: <strong>BFD_RELOC_Z80_DISP8</strong></dt>
<dd><p>8 bit signed offset in (ix+d) or (iy+d).
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fZ80_005fBYTE0">: <strong>BFD_RELOC_Z80_BYTE0</strong></dt>
<dd><p>First 8 bits of multibyte (32, 24 or 16 bit) value.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fZ80_005fBYTE1">: <strong>BFD_RELOC_Z80_BYTE1</strong></dt>
<dd><p>Second 8 bits of multibyte (32, 24 or 16 bit) value.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fZ80_005fBYTE2">: <strong>BFD_RELOC_Z80_BYTE2</strong></dt>
<dd><p>Third 8 bits of multibyte (32 or 24 bit) value.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fZ80_005fBYTE3">: <strong>BFD_RELOC_Z80_BYTE3</strong></dt>
<dd><p>Fourth 8 bits of multibyte (32 bit) value.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fZ80_005fWORD0">: <strong>BFD_RELOC_Z80_WORD0</strong></dt>
<dd><p>Lowest 16 bits of multibyte (32 or 24 bit) value.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fZ80_005fWORD1">: <strong>BFD_RELOC_Z80_WORD1</strong></dt>
<dd><p>Highest 16 bits of multibyte (32 or 24 bit) value.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fZ80_005f16_005fBE">: <strong>BFD_RELOC_Z80_16_BE</strong></dt>
<dd><p>Like BFD_RELOC_16 but big-endian.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fZ8K_005fDISP7">: <strong>BFD_RELOC_Z8K_DISP7</strong></dt>
<dd><p>DJNZ offset.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fZ8K_005fCALLR">: <strong>BFD_RELOC_Z8K_CALLR</strong></dt>
<dd><p>CALR offset.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fZ8K_005fIMM4L">: <strong>BFD_RELOC_Z8K_IMM4L</strong></dt>
<dd><p>4 bit value.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fLM32_005fCALL">: <strong>BFD_RELOC_LM32_CALL</strong></dt>
<dt id="index-BFD_005fRELOC_005fLM32_005fBRANCH">: <strong>BFD_RELOC_LM32_BRANCH</strong></dt>
<dt id="index-BFD_005fRELOC_005fLM32_005f16_005fGOT">: <strong>BFD_RELOC_LM32_16_GOT</strong></dt>
<dt id="index-BFD_005fRELOC_005fLM32_005fGOTOFF_005fHI16">: <strong>BFD_RELOC_LM32_GOTOFF_HI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fLM32_005fGOTOFF_005fLO16">: <strong>BFD_RELOC_LM32_GOTOFF_LO16</strong></dt>
<dt id="index-BFD_005fRELOC_005fLM32_005fCOPY">: <strong>BFD_RELOC_LM32_COPY</strong></dt>
<dt id="index-BFD_005fRELOC_005fLM32_005fGLOB_005fDAT">: <strong>BFD_RELOC_LM32_GLOB_DAT</strong></dt>
<dt id="index-BFD_005fRELOC_005fLM32_005fJMP_005fSLOT">: <strong>BFD_RELOC_LM32_JMP_SLOT</strong></dt>
<dt id="index-BFD_005fRELOC_005fLM32_005fRELATIVE">: <strong>BFD_RELOC_LM32_RELATIVE</strong></dt>
<dd><p>Lattice Mico32 relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMACH_005fO_005fSECTDIFF">: <strong>BFD_RELOC_MACH_O_SECTDIFF</strong></dt>
<dd><p>Difference between two section addreses.  Must be followed by a
BFD_RELOC_MACH_O_PAIR.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMACH_005fO_005fLOCAL_005fSECTDIFF">: <strong>BFD_RELOC_MACH_O_LOCAL_SECTDIFF</strong></dt>
<dd><p>Like BFD_RELOC_MACH_O_SECTDIFF but with a local symbol.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMACH_005fO_005fPAIR">: <strong>BFD_RELOC_MACH_O_PAIR</strong></dt>
<dd><p>Pair of relocation.  Contains the first symbol.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMACH_005fO_005fSUBTRACTOR32">: <strong>BFD_RELOC_MACH_O_SUBTRACTOR32</strong></dt>
<dd><p>Symbol will be substracted.  Must be followed by a BFD_RELOC_32.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMACH_005fO_005fSUBTRACTOR64">: <strong>BFD_RELOC_MACH_O_SUBTRACTOR64</strong></dt>
<dd><p>Symbol will be substracted.  Must be followed by a BFD_RELOC_64.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMACH_005fO_005fX86_005f64_005fBRANCH32">: <strong>BFD_RELOC_MACH_O_X86_64_BRANCH32</strong></dt>
<dt id="index-BFD_005fRELOC_005fMACH_005fO_005fX86_005f64_005fBRANCH8">: <strong>BFD_RELOC_MACH_O_X86_64_BRANCH8</strong></dt>
<dd><p>PCREL relocations.  They are marked as branch to create PLT entry if
required.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMACH_005fO_005fX86_005f64_005fGOT">: <strong>BFD_RELOC_MACH_O_X86_64_GOT</strong></dt>
<dd><p>Used when referencing a GOT entry.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMACH_005fO_005fX86_005f64_005fGOT_005fLOAD">: <strong>BFD_RELOC_MACH_O_X86_64_GOT_LOAD</strong></dt>
<dd><p>Used when loading a GOT entry with movq.  It is specially marked so that
the linker could optimize the movq to a leaq if possible.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMACH_005fO_005fX86_005f64_005fPCREL32_005f1">: <strong>BFD_RELOC_MACH_O_X86_64_PCREL32_1</strong></dt>
<dd><p>Same as BFD_RELOC_32_PCREL but with an implicit -1 addend.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMACH_005fO_005fX86_005f64_005fPCREL32_005f2">: <strong>BFD_RELOC_MACH_O_X86_64_PCREL32_2</strong></dt>
<dd><p>Same as BFD_RELOC_32_PCREL but with an implicit -2 addend.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMACH_005fO_005fX86_005f64_005fPCREL32_005f4">: <strong>BFD_RELOC_MACH_O_X86_64_PCREL32_4</strong></dt>
<dd><p>Same as BFD_RELOC_32_PCREL but with an implicit -4 addend.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMACH_005fO_005fX86_005f64_005fTLV">: <strong>BFD_RELOC_MACH_O_X86_64_TLV</strong></dt>
<dd><p>Used when referencing a TLV entry.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMACH_005fO_005fARM64_005fADDEND">: <strong>BFD_RELOC_MACH_O_ARM64_ADDEND</strong></dt>
<dd><p>Addend for PAGE or PAGEOFF.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMACH_005fO_005fARM64_005fGOT_005fLOAD_005fPAGE21">: <strong>BFD_RELOC_MACH_O_ARM64_GOT_LOAD_PAGE21</strong></dt>
<dd><p>Relative offset to page of GOT slot.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMACH_005fO_005fARM64_005fGOT_005fLOAD_005fPAGEOFF12">: <strong>BFD_RELOC_MACH_O_ARM64_GOT_LOAD_PAGEOFF12</strong></dt>
<dd><p>Relative offset within page of GOT slot.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMACH_005fO_005fARM64_005fPOINTER_005fTO_005fGOT">: <strong>BFD_RELOC_MACH_O_ARM64_POINTER_TO_GOT</strong></dt>
<dd><p>Address of a GOT entry.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMICROBLAZE_005f32_005fLO">: <strong>BFD_RELOC_MICROBLAZE_32_LO</strong></dt>
<dd><p>This is a 32 bit reloc for the microblaze that stores the
low 16 bits of a value
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMICROBLAZE_005f32_005fLO_005fPCREL">: <strong>BFD_RELOC_MICROBLAZE_32_LO_PCREL</strong></dt>
<dd><p>This is a 32 bit pc-relative reloc for the microblaze that
stores the low 16 bits of a value
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMICROBLAZE_005f32_005fROSDA">: <strong>BFD_RELOC_MICROBLAZE_32_ROSDA</strong></dt>
<dd><p>This is a 32 bit reloc for the microblaze that stores a
value relative to the read-only small data area anchor
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMICROBLAZE_005f32_005fRWSDA">: <strong>BFD_RELOC_MICROBLAZE_32_RWSDA</strong></dt>
<dd><p>This is a 32 bit reloc for the microblaze that stores a
value relative to the read-write small data area anchor
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMICROBLAZE_005f32_005fSYM_005fOP_005fSYM">: <strong>BFD_RELOC_MICROBLAZE_32_SYM_OP_SYM</strong></dt>
<dd><p>This is a 32 bit reloc for the microblaze to handle
expressions of the form &quot;Symbol Op Symbol&quot;
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMICROBLAZE_005f64_005fNONE">: <strong>BFD_RELOC_MICROBLAZE_64_NONE</strong></dt>
<dd><p>This is a 64 bit reloc that stores the 32 bit pc relative
value in two words (with an imm instruction).  No relocation is
done here - only used for relaxing
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMICROBLAZE_005f64_005fGOTPC">: <strong>BFD_RELOC_MICROBLAZE_64_GOTPC</strong></dt>
<dd><p>This is a 64 bit reloc that stores the 32 bit pc relative
value in two words (with an imm instruction).  The relocation is
PC-relative GOT offset
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMICROBLAZE_005f64_005fGOT">: <strong>BFD_RELOC_MICROBLAZE_64_GOT</strong></dt>
<dd><p>This is a 64 bit reloc that stores the 32 bit pc relative
value in two words (with an imm instruction).  The relocation is
GOT offset
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMICROBLAZE_005f64_005fPLT">: <strong>BFD_RELOC_MICROBLAZE_64_PLT</strong></dt>
<dd><p>This is a 64 bit reloc that stores the 32 bit pc relative
value in two words (with an imm instruction).  The relocation is
PC-relative offset into PLT
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMICROBLAZE_005f64_005fGOTOFF">: <strong>BFD_RELOC_MICROBLAZE_64_GOTOFF</strong></dt>
<dd><p>This is a 64 bit reloc that stores the 32 bit GOT relative
value in two words (with an imm instruction).  The relocation is
relative offset from _GLOBAL_OFFSET_TABLE_
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMICROBLAZE_005f32_005fGOTOFF">: <strong>BFD_RELOC_MICROBLAZE_32_GOTOFF</strong></dt>
<dd><p>This is a 32 bit reloc that stores the 32 bit GOT relative
value in a word.  The relocation is relative offset from
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMICROBLAZE_005fCOPY">: <strong>BFD_RELOC_MICROBLAZE_COPY</strong></dt>
<dd><p>This is used to tell the dynamic linker to copy the value out of
the dynamic object into the runtime process image.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMICROBLAZE_005f64_005fTLS">: <strong>BFD_RELOC_MICROBLAZE_64_TLS</strong></dt>
<dd><p>Unused Reloc
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMICROBLAZE_005f64_005fTLSGD">: <strong>BFD_RELOC_MICROBLAZE_64_TLSGD</strong></dt>
<dd><p>This is a 64 bit reloc that stores the 32 bit GOT relative value
of the GOT TLS GD info entry in two words (with an imm instruction). The
relocation is GOT offset.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMICROBLAZE_005f64_005fTLSLD">: <strong>BFD_RELOC_MICROBLAZE_64_TLSLD</strong></dt>
<dd><p>This is a 64 bit reloc that stores the 32 bit GOT relative value
of the GOT TLS LD info entry in two words (with an imm instruction). The
relocation is GOT offset.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMICROBLAZE_005f32_005fTLSDTPMOD">: <strong>BFD_RELOC_MICROBLAZE_32_TLSDTPMOD</strong></dt>
<dd><p>This is a 32 bit reloc that stores the Module ID to GOT(n).
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMICROBLAZE_005f32_005fTLSDTPREL">: <strong>BFD_RELOC_MICROBLAZE_32_TLSDTPREL</strong></dt>
<dd><p>This is a 32 bit reloc that stores TLS offset to GOT(n+1).
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMICROBLAZE_005f64_005fTLSDTPREL">: <strong>BFD_RELOC_MICROBLAZE_64_TLSDTPREL</strong></dt>
<dd><p>This is a 32 bit reloc for storing TLS offset to two words (uses imm
instruction)
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMICROBLAZE_005f64_005fTLSGOTTPREL">: <strong>BFD_RELOC_MICROBLAZE_64_TLSGOTTPREL</strong></dt>
<dd><p>This is a 64 bit reloc that stores 32-bit thread pointer relative offset
to two words (uses imm instruction).
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMICROBLAZE_005f64_005fTLSTPREL">: <strong>BFD_RELOC_MICROBLAZE_64_TLSTPREL</strong></dt>
<dd><p>This is a 64 bit reloc that stores 32-bit thread pointer relative offset
to two words (uses imm instruction).
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMICROBLAZE_005f64_005fTEXTPCREL">: <strong>BFD_RELOC_MICROBLAZE_64_TEXTPCREL</strong></dt>
<dd><p>This is a 64 bit reloc that stores the 32 bit pc relative
value in two words (with an imm instruction).  The relocation is
PC-relative offset from start of TEXT.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fMICROBLAZE_005f64_005fTEXTREL">: <strong>BFD_RELOC_MICROBLAZE_64_TEXTREL</strong></dt>
<dd><p>This is a 64 bit reloc that stores the 32 bit offset
value in two words (with an imm instruction).  The relocation is
relative offset from start of TEXT.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fRELOC_005fSTART">: <strong>BFD_RELOC_AARCH64_RELOC_START</strong></dt>
<dd><p>AArch64 pseudo relocation code to mark the start of the AArch64
relocation enumerators.  N.B. the order of the enumerators is
important as several tables in the AArch64 bfd backend are indexed
by these enumerators; make sure they are all synced.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fNULL">: <strong>BFD_RELOC_AARCH64_NULL</strong></dt>
<dd><p>Deprecated AArch64 null relocation code.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fNONE">: <strong>BFD_RELOC_AARCH64_NONE</strong></dt>
<dd><p>AArch64 null relocation code.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005f64">: <strong>BFD_RELOC_AARCH64_64</strong></dt>
<dt id="index-BFD_005fRELOC_005fAARCH64_005f32">: <strong>BFD_RELOC_AARCH64_32</strong></dt>
<dt id="index-BFD_005fRELOC_005fAARCH64_005f16">: <strong>BFD_RELOC_AARCH64_16</strong></dt>
<dd><p>Basic absolute relocations of N bits.  These are equivalent to
BFD_RELOC_N and they were added to assist the indexing of the howto
table.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005f64_005fPCREL">: <strong>BFD_RELOC_AARCH64_64_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fAARCH64_005f32_005fPCREL">: <strong>BFD_RELOC_AARCH64_32_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fAARCH64_005f16_005fPCREL">: <strong>BFD_RELOC_AARCH64_16_PCREL</strong></dt>
<dd><p>PC-relative relocations.  These are equivalent to BFD_RELOC_N_PCREL
and they were added to assist the indexing of the howto table.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fMOVW_005fG0">: <strong>BFD_RELOC_AARCH64_MOVW_G0</strong></dt>
<dd><p>AArch64 MOV[NZK] instruction with most significant bits 0 to 15
of an unsigned address/value.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fMOVW_005fG0_005fNC">: <strong>BFD_RELOC_AARCH64_MOVW_G0_NC</strong></dt>
<dd><p>AArch64 MOV[NZK] instruction with less significant bits 0 to 15 of
an address/value.  No overflow checking.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fMOVW_005fG1">: <strong>BFD_RELOC_AARCH64_MOVW_G1</strong></dt>
<dd><p>AArch64 MOV[NZK] instruction with most significant bits 16 to 31
of an unsigned address/value.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fMOVW_005fG1_005fNC">: <strong>BFD_RELOC_AARCH64_MOVW_G1_NC</strong></dt>
<dd><p>AArch64 MOV[NZK] instruction with less significant bits 16 to 31
of an address/value.  No overflow checking.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fMOVW_005fG2">: <strong>BFD_RELOC_AARCH64_MOVW_G2</strong></dt>
<dd><p>AArch64 MOV[NZK] instruction with most significant bits 32 to 47
of an unsigned address/value.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fMOVW_005fG2_005fNC">: <strong>BFD_RELOC_AARCH64_MOVW_G2_NC</strong></dt>
<dd><p>AArch64 MOV[NZK] instruction with less significant bits 32 to 47
of an address/value.  No overflow checking.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fMOVW_005fG3">: <strong>BFD_RELOC_AARCH64_MOVW_G3</strong></dt>
<dd><p>AArch64 MOV[NZK] instruction with most signficant bits 48 to 64
of a signed or unsigned address/value.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fMOVW_005fG0_005fS">: <strong>BFD_RELOC_AARCH64_MOVW_G0_S</strong></dt>
<dd><p>AArch64 MOV[NZ] instruction with most significant bits 0 to 15
of a signed value.  Changes instruction to MOVZ or MOVN depending on the
value&rsquo;s sign.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fMOVW_005fG1_005fS">: <strong>BFD_RELOC_AARCH64_MOVW_G1_S</strong></dt>
<dd><p>AArch64 MOV[NZ] instruction with most significant bits 16 to 31
of a signed value.  Changes instruction to MOVZ or MOVN depending on the
value&rsquo;s sign.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fMOVW_005fG2_005fS">: <strong>BFD_RELOC_AARCH64_MOVW_G2_S</strong></dt>
<dd><p>AArch64 MOV[NZ] instruction with most significant bits 32 to 47
of a signed value.  Changes instruction to MOVZ or MOVN depending on the
value&rsquo;s sign.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fMOVW_005fPREL_005fG0">: <strong>BFD_RELOC_AARCH64_MOVW_PREL_G0</strong></dt>
<dd><p>AArch64 MOV[NZ] instruction with most significant bits 0 to 15
of a signed value.  Changes instruction to MOVZ or MOVN depending on the
value&rsquo;s sign.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fMOVW_005fPREL_005fG0_005fNC">: <strong>BFD_RELOC_AARCH64_MOVW_PREL_G0_NC</strong></dt>
<dd><p>AArch64 MOV[NZ] instruction with most significant bits 0 to 15
of a signed value.  Changes instruction to MOVZ or MOVN depending on the
value&rsquo;s sign.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fMOVW_005fPREL_005fG1">: <strong>BFD_RELOC_AARCH64_MOVW_PREL_G1</strong></dt>
<dd><p>AArch64 MOVK instruction with most significant bits 16 to 31
of a signed value.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fMOVW_005fPREL_005fG1_005fNC">: <strong>BFD_RELOC_AARCH64_MOVW_PREL_G1_NC</strong></dt>
<dd><p>AArch64 MOVK instruction with most significant bits 16 to 31
of a signed value.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fMOVW_005fPREL_005fG2">: <strong>BFD_RELOC_AARCH64_MOVW_PREL_G2</strong></dt>
<dd><p>AArch64 MOVK instruction with most significant bits 32 to 47
of a signed value.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fMOVW_005fPREL_005fG2_005fNC">: <strong>BFD_RELOC_AARCH64_MOVW_PREL_G2_NC</strong></dt>
<dd><p>AArch64 MOVK instruction with most significant bits 32 to 47
of a signed value.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fMOVW_005fPREL_005fG3">: <strong>BFD_RELOC_AARCH64_MOVW_PREL_G3</strong></dt>
<dd><p>AArch64 MOVK instruction with most significant bits 47 to 63
of a signed value.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fLD_005fLO19_005fPCREL">: <strong>BFD_RELOC_AARCH64_LD_LO19_PCREL</strong></dt>
<dd><p>AArch64 Load Literal instruction, holding a 19 bit pc-relative word
offset.  The lowest two bits must be zero and are not stored in the
instruction, giving a 21 bit signed byte offset.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fADR_005fLO21_005fPCREL">: <strong>BFD_RELOC_AARCH64_ADR_LO21_PCREL</strong></dt>
<dd><p>AArch64 ADR instruction, holding a simple 21 bit pc-relative byte offset.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fADR_005fHI21_005fPCREL">: <strong>BFD_RELOC_AARCH64_ADR_HI21_PCREL</strong></dt>
<dd><p>AArch64 ADRP instruction, with bits 12 to 32 of a pc-relative page
offset, giving a 4KB aligned page base address.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fADR_005fHI21_005fNC_005fPCREL">: <strong>BFD_RELOC_AARCH64_ADR_HI21_NC_PCREL</strong></dt>
<dd><p>AArch64 ADRP instruction, with bits 12 to 32 of a pc-relative page
offset, giving a 4KB aligned page base address, but with no overflow
checking.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fADD_005fLO12">: <strong>BFD_RELOC_AARCH64_ADD_LO12</strong></dt>
<dd><p>AArch64 ADD immediate instruction, holding bits 0 to 11 of the address.
Used in conjunction with BFD_RELOC_AARCH64_ADR_HI21_PCREL.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fLDST8_005fLO12">: <strong>BFD_RELOC_AARCH64_LDST8_LO12</strong></dt>
<dd><p>AArch64 8-bit load/store instruction, holding bits 0 to 11 of the
address.  Used in conjunction with BFD_RELOC_AARCH64_ADR_HI21_PCREL.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTSTBR14">: <strong>BFD_RELOC_AARCH64_TSTBR14</strong></dt>
<dd><p>AArch64 14 bit pc-relative test bit and branch.
The lowest two bits must be zero and are not stored in the instruction,
giving a 16 bit signed byte offset.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fBRANCH19">: <strong>BFD_RELOC_AARCH64_BRANCH19</strong></dt>
<dd><p>AArch64 19 bit pc-relative conditional branch and compare &amp; branch.
The lowest two bits must be zero and are not stored in the instruction,
giving a 21 bit signed byte offset.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fJUMP26">: <strong>BFD_RELOC_AARCH64_JUMP26</strong></dt>
<dd><p>AArch64 26 bit pc-relative unconditional branch.
The lowest two bits must be zero and are not stored in the instruction,
giving a 28 bit signed byte offset.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fCALL26">: <strong>BFD_RELOC_AARCH64_CALL26</strong></dt>
<dd><p>AArch64 26 bit pc-relative unconditional branch and link.
The lowest two bits must be zero and are not stored in the instruction,
giving a 28 bit signed byte offset.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fLDST16_005fLO12">: <strong>BFD_RELOC_AARCH64_LDST16_LO12</strong></dt>
<dd><p>AArch64 16-bit load/store instruction, holding bits 0 to 11 of the
address.  Used in conjunction with BFD_RELOC_AARCH64_ADR_HI21_PCREL.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fLDST32_005fLO12">: <strong>BFD_RELOC_AARCH64_LDST32_LO12</strong></dt>
<dd><p>AArch64 32-bit load/store instruction, holding bits 0 to 11 of the
address.  Used in conjunction with BFD_RELOC_AARCH64_ADR_HI21_PCREL.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fLDST64_005fLO12">: <strong>BFD_RELOC_AARCH64_LDST64_LO12</strong></dt>
<dd><p>AArch64 64-bit load/store instruction, holding bits 0 to 11 of the
address.  Used in conjunction with BFD_RELOC_AARCH64_ADR_HI21_PCREL.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fLDST128_005fLO12">: <strong>BFD_RELOC_AARCH64_LDST128_LO12</strong></dt>
<dd><p>AArch64 128-bit load/store instruction, holding bits 0 to 11 of the
address.  Used in conjunction with BFD_RELOC_AARCH64_ADR_HI21_PCREL.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fGOT_005fLD_005fPREL19">: <strong>BFD_RELOC_AARCH64_GOT_LD_PREL19</strong></dt>
<dd><p>AArch64 Load Literal instruction, holding a 19 bit PC relative word
offset of the global offset table entry for a symbol.  The lowest two
bits must be zero and are not stored in the instruction, giving a 21
bit signed byte offset.  This relocation type requires signed overflow
checking.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fADR_005fGOT_005fPAGE">: <strong>BFD_RELOC_AARCH64_ADR_GOT_PAGE</strong></dt>
<dd><p>Get to the page base of the global offset table entry for a symbol as
part of an ADRP instruction using a 21 bit PC relative value.Used in
conjunction with BFD_RELOC_AARCH64_LD64_GOT_LO12_NC.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fLD64_005fGOT_005fLO12_005fNC">: <strong>BFD_RELOC_AARCH64_LD64_GOT_LO12_NC</strong></dt>
<dd><p>Unsigned 12 bit byte offset for 64 bit load/store from the page of
the GOT entry for this symbol.  Used in conjunction with
BFD_RELOC_AARCH64_ADR_GOT_PAGE.  Valid in LP64 ABI only.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fLD32_005fGOT_005fLO12_005fNC">: <strong>BFD_RELOC_AARCH64_LD32_GOT_LO12_NC</strong></dt>
<dd><p>Unsigned 12 bit byte offset for 32 bit load/store from the page of
the GOT entry for this symbol.  Used in conjunction with
BFD_RELOC_AARCH64_ADR_GOT_PAGE.  Valid in ILP32 ABI only.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fMOVW_005fGOTOFF_005fG0_005fNC">: <strong>BFD_RELOC_AARCH64_MOVW_GOTOFF_G0_NC</strong></dt>
<dd><p>Unsigned 16 bit byte offset for 64 bit load/store from the GOT entry
for this symbol.  Valid in LP64 ABI only.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fMOVW_005fGOTOFF_005fG1">: <strong>BFD_RELOC_AARCH64_MOVW_GOTOFF_G1</strong></dt>
<dd><p>Unsigned 16 bit byte higher offset for 64 bit load/store from the GOT entry
for this symbol.  Valid in LP64 ABI only.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fLD64_005fGOTOFF_005fLO15">: <strong>BFD_RELOC_AARCH64_LD64_GOTOFF_LO15</strong></dt>
<dd><p>Unsigned 15 bit byte offset for 64 bit load/store from the page of
the GOT entry for this symbol.  Valid in LP64 ABI only.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fLD32_005fGOTPAGE_005fLO14">: <strong>BFD_RELOC_AARCH64_LD32_GOTPAGE_LO14</strong></dt>
<dd><p>Scaled 14 bit byte offset to the page base of the global offset table.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fLD64_005fGOTPAGE_005fLO15">: <strong>BFD_RELOC_AARCH64_LD64_GOTPAGE_LO15</strong></dt>
<dd><p>Scaled 15 bit byte offset to the page base of the global offset table.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSGD_005fADR_005fPAGE21">: <strong>BFD_RELOC_AARCH64_TLSGD_ADR_PAGE21</strong></dt>
<dd><p>Get to the page base of the global offset table entry for a symbols
tls_index structure as part of an adrp instruction using a 21 bit PC
relative value.  Used in conjunction with
BFD_RELOC_AARCH64_TLSGD_ADD_LO12_NC.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSGD_005fADR_005fPREL21">: <strong>BFD_RELOC_AARCH64_TLSGD_ADR_PREL21</strong></dt>
<dd><p>AArch64 TLS General Dynamic
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSGD_005fADD_005fLO12_005fNC">: <strong>BFD_RELOC_AARCH64_TLSGD_ADD_LO12_NC</strong></dt>
<dd><p>Unsigned 12 bit byte offset to global offset table entry for a symbols
tls_index structure.  Used in conjunction with
BFD_RELOC_AARCH64_TLSGD_ADR_PAGE21.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSGD_005fMOVW_005fG0_005fNC">: <strong>BFD_RELOC_AARCH64_TLSGD_MOVW_G0_NC</strong></dt>
<dd><p>AArch64 TLS General Dynamic relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSGD_005fMOVW_005fG1">: <strong>BFD_RELOC_AARCH64_TLSGD_MOVW_G1</strong></dt>
<dd><p>AArch64 TLS General Dynamic relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSIE_005fADR_005fGOTTPREL_005fPAGE21">: <strong>BFD_RELOC_AARCH64_TLSIE_ADR_GOTTPREL_PAGE21</strong></dt>
<dd><p>AArch64 TLS INITIAL EXEC relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSIE_005fLD64_005fGOTTPREL_005fLO12_005fNC">: <strong>BFD_RELOC_AARCH64_TLSIE_LD64_GOTTPREL_LO12_NC</strong></dt>
<dd><p>AArch64 TLS INITIAL EXEC relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSIE_005fLD32_005fGOTTPREL_005fLO12_005fNC">: <strong>BFD_RELOC_AARCH64_TLSIE_LD32_GOTTPREL_LO12_NC</strong></dt>
<dd><p>AArch64 TLS INITIAL EXEC relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSIE_005fLD_005fGOTTPREL_005fPREL19">: <strong>BFD_RELOC_AARCH64_TLSIE_LD_GOTTPREL_PREL19</strong></dt>
<dd><p>AArch64 TLS INITIAL EXEC relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSIE_005fMOVW_005fGOTTPREL_005fG0_005fNC">: <strong>BFD_RELOC_AARCH64_TLSIE_MOVW_GOTTPREL_G0_NC</strong></dt>
<dd><p>AArch64 TLS INITIAL EXEC relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSIE_005fMOVW_005fGOTTPREL_005fG1">: <strong>BFD_RELOC_AARCH64_TLSIE_MOVW_GOTTPREL_G1</strong></dt>
<dd><p>AArch64 TLS INITIAL EXEC relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSLD_005fADD_005fDTPREL_005fHI12">: <strong>BFD_RELOC_AARCH64_TLSLD_ADD_DTPREL_HI12</strong></dt>
<dd><p>bit[23:12] of byte offset to module TLS base address.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSLD_005fADD_005fDTPREL_005fLO12">: <strong>BFD_RELOC_AARCH64_TLSLD_ADD_DTPREL_LO12</strong></dt>
<dd><p>Unsigned 12 bit byte offset to module TLS base address.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSLD_005fADD_005fDTPREL_005fLO12_005fNC">: <strong>BFD_RELOC_AARCH64_TLSLD_ADD_DTPREL_LO12_NC</strong></dt>
<dd><p>No overflow check version of BFD_RELOC_AARCH64_TLSLD_ADD_DTPREL_LO12.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSLD_005fADD_005fLO12_005fNC">: <strong>BFD_RELOC_AARCH64_TLSLD_ADD_LO12_NC</strong></dt>
<dd><p>Unsigned 12 bit byte offset to global offset table entry for a symbols
tls_index structure.  Used in conjunction with
BFD_RELOC_AARCH64_TLSLD_ADR_PAGE21.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSLD_005fADR_005fPAGE21">: <strong>BFD_RELOC_AARCH64_TLSLD_ADR_PAGE21</strong></dt>
<dd><p>GOT entry page address for AArch64 TLS Local Dynamic, used with ADRP
instruction.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSLD_005fADR_005fPREL21">: <strong>BFD_RELOC_AARCH64_TLSLD_ADR_PREL21</strong></dt>
<dd><p>GOT entry address for AArch64 TLS Local Dynamic, used with ADR instruction.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSLD_005fLDST16_005fDTPREL_005fLO12">: <strong>BFD_RELOC_AARCH64_TLSLD_LDST16_DTPREL_LO12</strong></dt>
<dd><p>bit[11:1] of byte offset to module TLS base address, encoded in ldst
instructions.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSLD_005fLDST16_005fDTPREL_005fLO12_005fNC">: <strong>BFD_RELOC_AARCH64_TLSLD_LDST16_DTPREL_LO12_NC</strong></dt>
<dd><p>Similar as BFD_RELOC_AARCH64_TLSLD_LDST16_DTPREL_LO12, but no overflow check.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSLD_005fLDST32_005fDTPREL_005fLO12">: <strong>BFD_RELOC_AARCH64_TLSLD_LDST32_DTPREL_LO12</strong></dt>
<dd><p>bit[11:2] of byte offset to module TLS base address, encoded in ldst
instructions.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSLD_005fLDST32_005fDTPREL_005fLO12_005fNC">: <strong>BFD_RELOC_AARCH64_TLSLD_LDST32_DTPREL_LO12_NC</strong></dt>
<dd><p>Similar as BFD_RELOC_AARCH64_TLSLD_LDST32_DTPREL_LO12, but no overflow check.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSLD_005fLDST64_005fDTPREL_005fLO12">: <strong>BFD_RELOC_AARCH64_TLSLD_LDST64_DTPREL_LO12</strong></dt>
<dd><p>bit[11:3] of byte offset to module TLS base address, encoded in ldst
instructions.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSLD_005fLDST64_005fDTPREL_005fLO12_005fNC">: <strong>BFD_RELOC_AARCH64_TLSLD_LDST64_DTPREL_LO12_NC</strong></dt>
<dd><p>Similar as BFD_RELOC_AARCH64_TLSLD_LDST64_DTPREL_LO12, but no overflow check.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSLD_005fLDST8_005fDTPREL_005fLO12">: <strong>BFD_RELOC_AARCH64_TLSLD_LDST8_DTPREL_LO12</strong></dt>
<dd><p>bit[11:0] of byte offset to module TLS base address, encoded in ldst
instructions.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSLD_005fLDST8_005fDTPREL_005fLO12_005fNC">: <strong>BFD_RELOC_AARCH64_TLSLD_LDST8_DTPREL_LO12_NC</strong></dt>
<dd><p>Similar as BFD_RELOC_AARCH64_TLSLD_LDST8_DTPREL_LO12, but no overflow check.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSLD_005fMOVW_005fDTPREL_005fG0">: <strong>BFD_RELOC_AARCH64_TLSLD_MOVW_DTPREL_G0</strong></dt>
<dd><p>bit[15:0] of byte offset to module TLS base address.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSLD_005fMOVW_005fDTPREL_005fG0_005fNC">: <strong>BFD_RELOC_AARCH64_TLSLD_MOVW_DTPREL_G0_NC</strong></dt>
<dd><p>No overflow check version of BFD_RELOC_AARCH64_TLSLD_MOVW_DTPREL_G0
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSLD_005fMOVW_005fDTPREL_005fG1">: <strong>BFD_RELOC_AARCH64_TLSLD_MOVW_DTPREL_G1</strong></dt>
<dd><p>bit[31:16] of byte offset to module TLS base address.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSLD_005fMOVW_005fDTPREL_005fG1_005fNC">: <strong>BFD_RELOC_AARCH64_TLSLD_MOVW_DTPREL_G1_NC</strong></dt>
<dd><p>No overflow check version of BFD_RELOC_AARCH64_TLSLD_MOVW_DTPREL_G1
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSLD_005fMOVW_005fDTPREL_005fG2">: <strong>BFD_RELOC_AARCH64_TLSLD_MOVW_DTPREL_G2</strong></dt>
<dd><p>bit[47:32] of byte offset to module TLS base address.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSLE_005fMOVW_005fTPREL_005fG2">: <strong>BFD_RELOC_AARCH64_TLSLE_MOVW_TPREL_G2</strong></dt>
<dd><p>AArch64 TLS LOCAL EXEC relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSLE_005fMOVW_005fTPREL_005fG1">: <strong>BFD_RELOC_AARCH64_TLSLE_MOVW_TPREL_G1</strong></dt>
<dd><p>AArch64 TLS LOCAL EXEC relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSLE_005fMOVW_005fTPREL_005fG1_005fNC">: <strong>BFD_RELOC_AARCH64_TLSLE_MOVW_TPREL_G1_NC</strong></dt>
<dd><p>AArch64 TLS LOCAL EXEC relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSLE_005fMOVW_005fTPREL_005fG0">: <strong>BFD_RELOC_AARCH64_TLSLE_MOVW_TPREL_G0</strong></dt>
<dd><p>AArch64 TLS LOCAL EXEC relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSLE_005fMOVW_005fTPREL_005fG0_005fNC">: <strong>BFD_RELOC_AARCH64_TLSLE_MOVW_TPREL_G0_NC</strong></dt>
<dd><p>AArch64 TLS LOCAL EXEC relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSLE_005fADD_005fTPREL_005fHI12">: <strong>BFD_RELOC_AARCH64_TLSLE_ADD_TPREL_HI12</strong></dt>
<dd><p>AArch64 TLS LOCAL EXEC relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSLE_005fADD_005fTPREL_005fLO12">: <strong>BFD_RELOC_AARCH64_TLSLE_ADD_TPREL_LO12</strong></dt>
<dd><p>AArch64 TLS LOCAL EXEC relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSLE_005fADD_005fTPREL_005fLO12_005fNC">: <strong>BFD_RELOC_AARCH64_TLSLE_ADD_TPREL_LO12_NC</strong></dt>
<dd><p>AArch64 TLS LOCAL EXEC relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSLE_005fLDST16_005fTPREL_005fLO12">: <strong>BFD_RELOC_AARCH64_TLSLE_LDST16_TPREL_LO12</strong></dt>
<dd><p>bit[11:1] of byte offset to module TLS base address, encoded in ldst
instructions.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSLE_005fLDST16_005fTPREL_005fLO12_005fNC">: <strong>BFD_RELOC_AARCH64_TLSLE_LDST16_TPREL_LO12_NC</strong></dt>
<dd><p>Similar as BFD_RELOC_AARCH64_TLSLE_LDST16_TPREL_LO12, but no overflow check.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSLE_005fLDST32_005fTPREL_005fLO12">: <strong>BFD_RELOC_AARCH64_TLSLE_LDST32_TPREL_LO12</strong></dt>
<dd><p>bit[11:2] of byte offset to module TLS base address, encoded in ldst
instructions.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSLE_005fLDST32_005fTPREL_005fLO12_005fNC">: <strong>BFD_RELOC_AARCH64_TLSLE_LDST32_TPREL_LO12_NC</strong></dt>
<dd><p>Similar as BFD_RELOC_AARCH64_TLSLE_LDST32_TPREL_LO12, but no overflow check.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSLE_005fLDST64_005fTPREL_005fLO12">: <strong>BFD_RELOC_AARCH64_TLSLE_LDST64_TPREL_LO12</strong></dt>
<dd><p>bit[11:3] of byte offset to module TLS base address, encoded in ldst
instructions.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSLE_005fLDST64_005fTPREL_005fLO12_005fNC">: <strong>BFD_RELOC_AARCH64_TLSLE_LDST64_TPREL_LO12_NC</strong></dt>
<dd><p>Similar as BFD_RELOC_AARCH64_TLSLE_LDST64_TPREL_LO12, but no overflow check.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSLE_005fLDST8_005fTPREL_005fLO12">: <strong>BFD_RELOC_AARCH64_TLSLE_LDST8_TPREL_LO12</strong></dt>
<dd><p>bit[11:0] of byte offset to module TLS base address, encoded in ldst
instructions.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSLE_005fLDST8_005fTPREL_005fLO12_005fNC">: <strong>BFD_RELOC_AARCH64_TLSLE_LDST8_TPREL_LO12_NC</strong></dt>
<dd><p>Similar as BFD_RELOC_AARCH64_TLSLE_LDST8_TPREL_LO12, but no overflow check.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSDESC_005fLD_005fPREL19">: <strong>BFD_RELOC_AARCH64_TLSDESC_LD_PREL19</strong></dt>
<dd><p>AArch64 TLS DESC relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSDESC_005fADR_005fPREL21">: <strong>BFD_RELOC_AARCH64_TLSDESC_ADR_PREL21</strong></dt>
<dd><p>AArch64 TLS DESC relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSDESC_005fADR_005fPAGE21">: <strong>BFD_RELOC_AARCH64_TLSDESC_ADR_PAGE21</strong></dt>
<dd><p>AArch64 TLS DESC relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSDESC_005fLD64_005fLO12">: <strong>BFD_RELOC_AARCH64_TLSDESC_LD64_LO12</strong></dt>
<dd><p>AArch64 TLS DESC relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSDESC_005fLD32_005fLO12_005fNC">: <strong>BFD_RELOC_AARCH64_TLSDESC_LD32_LO12_NC</strong></dt>
<dd><p>AArch64 TLS DESC relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSDESC_005fADD_005fLO12">: <strong>BFD_RELOC_AARCH64_TLSDESC_ADD_LO12</strong></dt>
<dd><p>AArch64 TLS DESC relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSDESC_005fOFF_005fG1">: <strong>BFD_RELOC_AARCH64_TLSDESC_OFF_G1</strong></dt>
<dd><p>AArch64 TLS DESC relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSDESC_005fOFF_005fG0_005fNC">: <strong>BFD_RELOC_AARCH64_TLSDESC_OFF_G0_NC</strong></dt>
<dd><p>AArch64 TLS DESC relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSDESC_005fLDR">: <strong>BFD_RELOC_AARCH64_TLSDESC_LDR</strong></dt>
<dd><p>AArch64 TLS DESC relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSDESC_005fADD">: <strong>BFD_RELOC_AARCH64_TLSDESC_ADD</strong></dt>
<dd><p>AArch64 TLS DESC relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSDESC_005fCALL">: <strong>BFD_RELOC_AARCH64_TLSDESC_CALL</strong></dt>
<dd><p>AArch64 TLS DESC relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fCOPY">: <strong>BFD_RELOC_AARCH64_COPY</strong></dt>
<dd><p>AArch64 TLS relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fGLOB_005fDAT">: <strong>BFD_RELOC_AARCH64_GLOB_DAT</strong></dt>
<dd><p>AArch64 TLS relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fJUMP_005fSLOT">: <strong>BFD_RELOC_AARCH64_JUMP_SLOT</strong></dt>
<dd><p>AArch64 TLS relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fRELATIVE">: <strong>BFD_RELOC_AARCH64_RELATIVE</strong></dt>
<dd><p>AArch64 TLS relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLS_005fDTPMOD">: <strong>BFD_RELOC_AARCH64_TLS_DTPMOD</strong></dt>
<dd><p>AArch64 TLS relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLS_005fDTPREL">: <strong>BFD_RELOC_AARCH64_TLS_DTPREL</strong></dt>
<dd><p>AArch64 TLS relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLS_005fTPREL">: <strong>BFD_RELOC_AARCH64_TLS_TPREL</strong></dt>
<dd><p>AArch64 TLS relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSDESC">: <strong>BFD_RELOC_AARCH64_TLSDESC</strong></dt>
<dd><p>AArch64 TLS relocation.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fIRELATIVE">: <strong>BFD_RELOC_AARCH64_IRELATIVE</strong></dt>
<dd><p>AArch64 support for STT_GNU_IFUNC.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fRELOC_005fEND">: <strong>BFD_RELOC_AARCH64_RELOC_END</strong></dt>
<dd><p>AArch64 pseudo relocation code to mark the end of the AArch64
relocation enumerators that have direct mapping to ELF reloc codes.
There are a few more enumerators after this one; those are mainly
used by the AArch64 assembler for the internal fixup or to select
one of the above enumerators.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fGAS_005fINTERNAL_005fFIXUP">: <strong>BFD_RELOC_AARCH64_GAS_INTERNAL_FIXUP</strong></dt>
<dd><p>AArch64 pseudo relocation code to be used internally by the AArch64
assembler and not (currently) written to any object files.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fLDST_005fLO12">: <strong>BFD_RELOC_AARCH64_LDST_LO12</strong></dt>
<dd><p>AArch64 unspecified load/store instruction, holding bits 0 to 11 of the
address.  Used in conjunction with BFD_RELOC_AARCH64_ADR_HI21_PCREL.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSLD_005fLDST_005fDTPREL_005fLO12">: <strong>BFD_RELOC_AARCH64_TLSLD_LDST_DTPREL_LO12</strong></dt>
<dd><p>AArch64 pseudo relocation code for TLS local dynamic mode.  It&rsquo;s to be
used internally by the AArch64 assembler and not (currently) written to
any object files.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSLD_005fLDST_005fDTPREL_005fLO12_005fNC">: <strong>BFD_RELOC_AARCH64_TLSLD_LDST_DTPREL_LO12_NC</strong></dt>
<dd><p>Similar as BFD_RELOC_AARCH64_TLSLD_LDST_DTPREL_LO12, but no overflow check.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSLE_005fLDST_005fTPREL_005fLO12">: <strong>BFD_RELOC_AARCH64_TLSLE_LDST_TPREL_LO12</strong></dt>
<dd><p>AArch64 pseudo relocation code for TLS local exec mode.  It&rsquo;s to be
used internally by the AArch64 assembler and not (currently) written to
any object files.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSLE_005fLDST_005fTPREL_005fLO12_005fNC">: <strong>BFD_RELOC_AARCH64_TLSLE_LDST_TPREL_LO12_NC</strong></dt>
<dd><p>Similar as BFD_RELOC_AARCH64_TLSLE_LDST_TPREL_LO12, but no overflow check.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fLD_005fGOT_005fLO12_005fNC">: <strong>BFD_RELOC_AARCH64_LD_GOT_LO12_NC</strong></dt>
<dd><p>AArch64 pseudo relocation code to be used internally by the AArch64
assembler and not (currently) written to any object files.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSIE_005fLD_005fGOTTPREL_005fLO12_005fNC">: <strong>BFD_RELOC_AARCH64_TLSIE_LD_GOTTPREL_LO12_NC</strong></dt>
<dd><p>AArch64 pseudo relocation code to be used internally by the AArch64
assembler and not (currently) written to any object files.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fAARCH64_005fTLSDESC_005fLD_005fLO12_005fNC">: <strong>BFD_RELOC_AARCH64_TLSDESC_LD_LO12_NC</strong></dt>
<dd><p>AArch64 pseudo relocation code to be used internally by the AArch64
assembler and not (currently) written to any object files.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fCOPY">: <strong>BFD_RELOC_TILEPRO_COPY</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fGLOB_005fDAT">: <strong>BFD_RELOC_TILEPRO_GLOB_DAT</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fJMP_005fSLOT">: <strong>BFD_RELOC_TILEPRO_JMP_SLOT</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fRELATIVE">: <strong>BFD_RELOC_TILEPRO_RELATIVE</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fBROFF_005fX1">: <strong>BFD_RELOC_TILEPRO_BROFF_X1</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fJOFFLONG_005fX1">: <strong>BFD_RELOC_TILEPRO_JOFFLONG_X1</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fJOFFLONG_005fX1_005fPLT">: <strong>BFD_RELOC_TILEPRO_JOFFLONG_X1_PLT</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM8_005fX0">: <strong>BFD_RELOC_TILEPRO_IMM8_X0</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM8_005fY0">: <strong>BFD_RELOC_TILEPRO_IMM8_Y0</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM8_005fX1">: <strong>BFD_RELOC_TILEPRO_IMM8_X1</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM8_005fY1">: <strong>BFD_RELOC_TILEPRO_IMM8_Y1</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fDEST_005fIMM8_005fX1">: <strong>BFD_RELOC_TILEPRO_DEST_IMM8_X1</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fMT_005fIMM15_005fX1">: <strong>BFD_RELOC_TILEPRO_MT_IMM15_X1</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fMF_005fIMM15_005fX1">: <strong>BFD_RELOC_TILEPRO_MF_IMM15_X1</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX0">: <strong>BFD_RELOC_TILEPRO_IMM16_X0</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX1">: <strong>BFD_RELOC_TILEPRO_IMM16_X1</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX0_005fLO">: <strong>BFD_RELOC_TILEPRO_IMM16_X0_LO</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX1_005fLO">: <strong>BFD_RELOC_TILEPRO_IMM16_X1_LO</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX0_005fHI">: <strong>BFD_RELOC_TILEPRO_IMM16_X0_HI</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX1_005fHI">: <strong>BFD_RELOC_TILEPRO_IMM16_X1_HI</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX0_005fHA">: <strong>BFD_RELOC_TILEPRO_IMM16_X0_HA</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX1_005fHA">: <strong>BFD_RELOC_TILEPRO_IMM16_X1_HA</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX0_005fPCREL">: <strong>BFD_RELOC_TILEPRO_IMM16_X0_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX1_005fPCREL">: <strong>BFD_RELOC_TILEPRO_IMM16_X1_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX0_005fLO_005fPCREL">: <strong>BFD_RELOC_TILEPRO_IMM16_X0_LO_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX1_005fLO_005fPCREL">: <strong>BFD_RELOC_TILEPRO_IMM16_X1_LO_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX0_005fHI_005fPCREL">: <strong>BFD_RELOC_TILEPRO_IMM16_X0_HI_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX1_005fHI_005fPCREL">: <strong>BFD_RELOC_TILEPRO_IMM16_X1_HI_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX0_005fHA_005fPCREL">: <strong>BFD_RELOC_TILEPRO_IMM16_X0_HA_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX1_005fHA_005fPCREL">: <strong>BFD_RELOC_TILEPRO_IMM16_X1_HA_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX0_005fGOT">: <strong>BFD_RELOC_TILEPRO_IMM16_X0_GOT</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX1_005fGOT">: <strong>BFD_RELOC_TILEPRO_IMM16_X1_GOT</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX0_005fGOT_005fLO">: <strong>BFD_RELOC_TILEPRO_IMM16_X0_GOT_LO</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX1_005fGOT_005fLO">: <strong>BFD_RELOC_TILEPRO_IMM16_X1_GOT_LO</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX0_005fGOT_005fHI">: <strong>BFD_RELOC_TILEPRO_IMM16_X0_GOT_HI</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX1_005fGOT_005fHI">: <strong>BFD_RELOC_TILEPRO_IMM16_X1_GOT_HI</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX0_005fGOT_005fHA">: <strong>BFD_RELOC_TILEPRO_IMM16_X0_GOT_HA</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX1_005fGOT_005fHA">: <strong>BFD_RELOC_TILEPRO_IMM16_X1_GOT_HA</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fMMSTART_005fX0">: <strong>BFD_RELOC_TILEPRO_MMSTART_X0</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fMMEND_005fX0">: <strong>BFD_RELOC_TILEPRO_MMEND_X0</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fMMSTART_005fX1">: <strong>BFD_RELOC_TILEPRO_MMSTART_X1</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fMMEND_005fX1">: <strong>BFD_RELOC_TILEPRO_MMEND_X1</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fSHAMT_005fX0">: <strong>BFD_RELOC_TILEPRO_SHAMT_X0</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fSHAMT_005fX1">: <strong>BFD_RELOC_TILEPRO_SHAMT_X1</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fSHAMT_005fY0">: <strong>BFD_RELOC_TILEPRO_SHAMT_Y0</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fSHAMT_005fY1">: <strong>BFD_RELOC_TILEPRO_SHAMT_Y1</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fTLS_005fGD_005fCALL">: <strong>BFD_RELOC_TILEPRO_TLS_GD_CALL</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM8_005fX0_005fTLS_005fGD_005fADD">: <strong>BFD_RELOC_TILEPRO_IMM8_X0_TLS_GD_ADD</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM8_005fX1_005fTLS_005fGD_005fADD">: <strong>BFD_RELOC_TILEPRO_IMM8_X1_TLS_GD_ADD</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM8_005fY0_005fTLS_005fGD_005fADD">: <strong>BFD_RELOC_TILEPRO_IMM8_Y0_TLS_GD_ADD</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM8_005fY1_005fTLS_005fGD_005fADD">: <strong>BFD_RELOC_TILEPRO_IMM8_Y1_TLS_GD_ADD</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fTLS_005fIE_005fLOAD">: <strong>BFD_RELOC_TILEPRO_TLS_IE_LOAD</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX0_005fTLS_005fGD">: <strong>BFD_RELOC_TILEPRO_IMM16_X0_TLS_GD</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX1_005fTLS_005fGD">: <strong>BFD_RELOC_TILEPRO_IMM16_X1_TLS_GD</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX0_005fTLS_005fGD_005fLO">: <strong>BFD_RELOC_TILEPRO_IMM16_X0_TLS_GD_LO</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX1_005fTLS_005fGD_005fLO">: <strong>BFD_RELOC_TILEPRO_IMM16_X1_TLS_GD_LO</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX0_005fTLS_005fGD_005fHI">: <strong>BFD_RELOC_TILEPRO_IMM16_X0_TLS_GD_HI</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX1_005fTLS_005fGD_005fHI">: <strong>BFD_RELOC_TILEPRO_IMM16_X1_TLS_GD_HI</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX0_005fTLS_005fGD_005fHA">: <strong>BFD_RELOC_TILEPRO_IMM16_X0_TLS_GD_HA</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX1_005fTLS_005fGD_005fHA">: <strong>BFD_RELOC_TILEPRO_IMM16_X1_TLS_GD_HA</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX0_005fTLS_005fIE">: <strong>BFD_RELOC_TILEPRO_IMM16_X0_TLS_IE</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX1_005fTLS_005fIE">: <strong>BFD_RELOC_TILEPRO_IMM16_X1_TLS_IE</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX0_005fTLS_005fIE_005fLO">: <strong>BFD_RELOC_TILEPRO_IMM16_X0_TLS_IE_LO</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX1_005fTLS_005fIE_005fLO">: <strong>BFD_RELOC_TILEPRO_IMM16_X1_TLS_IE_LO</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX0_005fTLS_005fIE_005fHI">: <strong>BFD_RELOC_TILEPRO_IMM16_X0_TLS_IE_HI</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX1_005fTLS_005fIE_005fHI">: <strong>BFD_RELOC_TILEPRO_IMM16_X1_TLS_IE_HI</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX0_005fTLS_005fIE_005fHA">: <strong>BFD_RELOC_TILEPRO_IMM16_X0_TLS_IE_HA</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX1_005fTLS_005fIE_005fHA">: <strong>BFD_RELOC_TILEPRO_IMM16_X1_TLS_IE_HA</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fTLS_005fDTPMOD32">: <strong>BFD_RELOC_TILEPRO_TLS_DTPMOD32</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fTLS_005fDTPOFF32">: <strong>BFD_RELOC_TILEPRO_TLS_DTPOFF32</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fTLS_005fTPOFF32">: <strong>BFD_RELOC_TILEPRO_TLS_TPOFF32</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX0_005fTLS_005fLE">: <strong>BFD_RELOC_TILEPRO_IMM16_X0_TLS_LE</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX1_005fTLS_005fLE">: <strong>BFD_RELOC_TILEPRO_IMM16_X1_TLS_LE</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX0_005fTLS_005fLE_005fLO">: <strong>BFD_RELOC_TILEPRO_IMM16_X0_TLS_LE_LO</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX1_005fTLS_005fLE_005fLO">: <strong>BFD_RELOC_TILEPRO_IMM16_X1_TLS_LE_LO</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX0_005fTLS_005fLE_005fHI">: <strong>BFD_RELOC_TILEPRO_IMM16_X0_TLS_LE_HI</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX1_005fTLS_005fLE_005fHI">: <strong>BFD_RELOC_TILEPRO_IMM16_X1_TLS_LE_HI</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX0_005fTLS_005fLE_005fHA">: <strong>BFD_RELOC_TILEPRO_IMM16_X0_TLS_LE_HA</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEPRO_005fIMM16_005fX1_005fTLS_005fLE_005fHA">: <strong>BFD_RELOC_TILEPRO_IMM16_X1_TLS_LE_HA</strong></dt>
<dd><p>Tilera TILEPro Relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fHW0">: <strong>BFD_RELOC_TILEGX_HW0</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fHW1">: <strong>BFD_RELOC_TILEGX_HW1</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fHW2">: <strong>BFD_RELOC_TILEGX_HW2</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fHW3">: <strong>BFD_RELOC_TILEGX_HW3</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fHW0_005fLAST">: <strong>BFD_RELOC_TILEGX_HW0_LAST</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fHW1_005fLAST">: <strong>BFD_RELOC_TILEGX_HW1_LAST</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fHW2_005fLAST">: <strong>BFD_RELOC_TILEGX_HW2_LAST</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fCOPY">: <strong>BFD_RELOC_TILEGX_COPY</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fGLOB_005fDAT">: <strong>BFD_RELOC_TILEGX_GLOB_DAT</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fJMP_005fSLOT">: <strong>BFD_RELOC_TILEGX_JMP_SLOT</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fRELATIVE">: <strong>BFD_RELOC_TILEGX_RELATIVE</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fBROFF_005fX1">: <strong>BFD_RELOC_TILEGX_BROFF_X1</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fJUMPOFF_005fX1">: <strong>BFD_RELOC_TILEGX_JUMPOFF_X1</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fJUMPOFF_005fX1_005fPLT">: <strong>BFD_RELOC_TILEGX_JUMPOFF_X1_PLT</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM8_005fX0">: <strong>BFD_RELOC_TILEGX_IMM8_X0</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM8_005fY0">: <strong>BFD_RELOC_TILEGX_IMM8_Y0</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM8_005fX1">: <strong>BFD_RELOC_TILEGX_IMM8_X1</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM8_005fY1">: <strong>BFD_RELOC_TILEGX_IMM8_Y1</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fDEST_005fIMM8_005fX1">: <strong>BFD_RELOC_TILEGX_DEST_IMM8_X1</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fMT_005fIMM14_005fX1">: <strong>BFD_RELOC_TILEGX_MT_IMM14_X1</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fMF_005fIMM14_005fX1">: <strong>BFD_RELOC_TILEGX_MF_IMM14_X1</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fMMSTART_005fX0">: <strong>BFD_RELOC_TILEGX_MMSTART_X0</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fMMEND_005fX0">: <strong>BFD_RELOC_TILEGX_MMEND_X0</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fSHAMT_005fX0">: <strong>BFD_RELOC_TILEGX_SHAMT_X0</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fSHAMT_005fX1">: <strong>BFD_RELOC_TILEGX_SHAMT_X1</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fSHAMT_005fY0">: <strong>BFD_RELOC_TILEGX_SHAMT_Y0</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fSHAMT_005fY1">: <strong>BFD_RELOC_TILEGX_SHAMT_Y1</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX0_005fHW0">: <strong>BFD_RELOC_TILEGX_IMM16_X0_HW0</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX1_005fHW0">: <strong>BFD_RELOC_TILEGX_IMM16_X1_HW0</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX0_005fHW1">: <strong>BFD_RELOC_TILEGX_IMM16_X0_HW1</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX1_005fHW1">: <strong>BFD_RELOC_TILEGX_IMM16_X1_HW1</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX0_005fHW2">: <strong>BFD_RELOC_TILEGX_IMM16_X0_HW2</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX1_005fHW2">: <strong>BFD_RELOC_TILEGX_IMM16_X1_HW2</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX0_005fHW3">: <strong>BFD_RELOC_TILEGX_IMM16_X0_HW3</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX1_005fHW3">: <strong>BFD_RELOC_TILEGX_IMM16_X1_HW3</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX0_005fHW0_005fLAST">: <strong>BFD_RELOC_TILEGX_IMM16_X0_HW0_LAST</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX1_005fHW0_005fLAST">: <strong>BFD_RELOC_TILEGX_IMM16_X1_HW0_LAST</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX0_005fHW1_005fLAST">: <strong>BFD_RELOC_TILEGX_IMM16_X0_HW1_LAST</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX1_005fHW1_005fLAST">: <strong>BFD_RELOC_TILEGX_IMM16_X1_HW1_LAST</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX0_005fHW2_005fLAST">: <strong>BFD_RELOC_TILEGX_IMM16_X0_HW2_LAST</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX1_005fHW2_005fLAST">: <strong>BFD_RELOC_TILEGX_IMM16_X1_HW2_LAST</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX0_005fHW0_005fPCREL">: <strong>BFD_RELOC_TILEGX_IMM16_X0_HW0_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX1_005fHW0_005fPCREL">: <strong>BFD_RELOC_TILEGX_IMM16_X1_HW0_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX0_005fHW1_005fPCREL">: <strong>BFD_RELOC_TILEGX_IMM16_X0_HW1_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX1_005fHW1_005fPCREL">: <strong>BFD_RELOC_TILEGX_IMM16_X1_HW1_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX0_005fHW2_005fPCREL">: <strong>BFD_RELOC_TILEGX_IMM16_X0_HW2_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX1_005fHW2_005fPCREL">: <strong>BFD_RELOC_TILEGX_IMM16_X1_HW2_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX0_005fHW3_005fPCREL">: <strong>BFD_RELOC_TILEGX_IMM16_X0_HW3_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX1_005fHW3_005fPCREL">: <strong>BFD_RELOC_TILEGX_IMM16_X1_HW3_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX0_005fHW0_005fLAST_005fPCREL">: <strong>BFD_RELOC_TILEGX_IMM16_X0_HW0_LAST_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX1_005fHW0_005fLAST_005fPCREL">: <strong>BFD_RELOC_TILEGX_IMM16_X1_HW0_LAST_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX0_005fHW1_005fLAST_005fPCREL">: <strong>BFD_RELOC_TILEGX_IMM16_X0_HW1_LAST_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX1_005fHW1_005fLAST_005fPCREL">: <strong>BFD_RELOC_TILEGX_IMM16_X1_HW1_LAST_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX0_005fHW2_005fLAST_005fPCREL">: <strong>BFD_RELOC_TILEGX_IMM16_X0_HW2_LAST_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX1_005fHW2_005fLAST_005fPCREL">: <strong>BFD_RELOC_TILEGX_IMM16_X1_HW2_LAST_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX0_005fHW0_005fGOT">: <strong>BFD_RELOC_TILEGX_IMM16_X0_HW0_GOT</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX1_005fHW0_005fGOT">: <strong>BFD_RELOC_TILEGX_IMM16_X1_HW0_GOT</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX0_005fHW0_005fPLT_005fPCREL">: <strong>BFD_RELOC_TILEGX_IMM16_X0_HW0_PLT_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX1_005fHW0_005fPLT_005fPCREL">: <strong>BFD_RELOC_TILEGX_IMM16_X1_HW0_PLT_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX0_005fHW1_005fPLT_005fPCREL">: <strong>BFD_RELOC_TILEGX_IMM16_X0_HW1_PLT_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX1_005fHW1_005fPLT_005fPCREL">: <strong>BFD_RELOC_TILEGX_IMM16_X1_HW1_PLT_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX0_005fHW2_005fPLT_005fPCREL">: <strong>BFD_RELOC_TILEGX_IMM16_X0_HW2_PLT_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX1_005fHW2_005fPLT_005fPCREL">: <strong>BFD_RELOC_TILEGX_IMM16_X1_HW2_PLT_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX0_005fHW0_005fLAST_005fGOT">: <strong>BFD_RELOC_TILEGX_IMM16_X0_HW0_LAST_GOT</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX1_005fHW0_005fLAST_005fGOT">: <strong>BFD_RELOC_TILEGX_IMM16_X1_HW0_LAST_GOT</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX0_005fHW1_005fLAST_005fGOT">: <strong>BFD_RELOC_TILEGX_IMM16_X0_HW1_LAST_GOT</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX1_005fHW1_005fLAST_005fGOT">: <strong>BFD_RELOC_TILEGX_IMM16_X1_HW1_LAST_GOT</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX0_005fHW3_005fPLT_005fPCREL">: <strong>BFD_RELOC_TILEGX_IMM16_X0_HW3_PLT_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX1_005fHW3_005fPLT_005fPCREL">: <strong>BFD_RELOC_TILEGX_IMM16_X1_HW3_PLT_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX0_005fHW0_005fTLS_005fGD">: <strong>BFD_RELOC_TILEGX_IMM16_X0_HW0_TLS_GD</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX1_005fHW0_005fTLS_005fGD">: <strong>BFD_RELOC_TILEGX_IMM16_X1_HW0_TLS_GD</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX0_005fHW0_005fTLS_005fLE">: <strong>BFD_RELOC_TILEGX_IMM16_X0_HW0_TLS_LE</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX1_005fHW0_005fTLS_005fLE">: <strong>BFD_RELOC_TILEGX_IMM16_X1_HW0_TLS_LE</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX0_005fHW0_005fLAST_005fTLS_005fLE">: <strong>BFD_RELOC_TILEGX_IMM16_X0_HW0_LAST_TLS_LE</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX1_005fHW0_005fLAST_005fTLS_005fLE">: <strong>BFD_RELOC_TILEGX_IMM16_X1_HW0_LAST_TLS_LE</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX0_005fHW1_005fLAST_005fTLS_005fLE">: <strong>BFD_RELOC_TILEGX_IMM16_X0_HW1_LAST_TLS_LE</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX1_005fHW1_005fLAST_005fTLS_005fLE">: <strong>BFD_RELOC_TILEGX_IMM16_X1_HW1_LAST_TLS_LE</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX0_005fHW0_005fLAST_005fTLS_005fGD">: <strong>BFD_RELOC_TILEGX_IMM16_X0_HW0_LAST_TLS_GD</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX1_005fHW0_005fLAST_005fTLS_005fGD">: <strong>BFD_RELOC_TILEGX_IMM16_X1_HW0_LAST_TLS_GD</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX0_005fHW1_005fLAST_005fTLS_005fGD">: <strong>BFD_RELOC_TILEGX_IMM16_X0_HW1_LAST_TLS_GD</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX1_005fHW1_005fLAST_005fTLS_005fGD">: <strong>BFD_RELOC_TILEGX_IMM16_X1_HW1_LAST_TLS_GD</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX0_005fHW0_005fTLS_005fIE">: <strong>BFD_RELOC_TILEGX_IMM16_X0_HW0_TLS_IE</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX1_005fHW0_005fTLS_005fIE">: <strong>BFD_RELOC_TILEGX_IMM16_X1_HW0_TLS_IE</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX0_005fHW0_005fLAST_005fPLT_005fPCREL">: <strong>BFD_RELOC_TILEGX_IMM16_X0_HW0_LAST_PLT_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX1_005fHW0_005fLAST_005fPLT_005fPCREL">: <strong>BFD_RELOC_TILEGX_IMM16_X1_HW0_LAST_PLT_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX0_005fHW1_005fLAST_005fPLT_005fPCREL">: <strong>BFD_RELOC_TILEGX_IMM16_X0_HW1_LAST_PLT_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX1_005fHW1_005fLAST_005fPLT_005fPCREL">: <strong>BFD_RELOC_TILEGX_IMM16_X1_HW1_LAST_PLT_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX0_005fHW2_005fLAST_005fPLT_005fPCREL">: <strong>BFD_RELOC_TILEGX_IMM16_X0_HW2_LAST_PLT_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX1_005fHW2_005fLAST_005fPLT_005fPCREL">: <strong>BFD_RELOC_TILEGX_IMM16_X1_HW2_LAST_PLT_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX0_005fHW0_005fLAST_005fTLS_005fIE">: <strong>BFD_RELOC_TILEGX_IMM16_X0_HW0_LAST_TLS_IE</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX1_005fHW0_005fLAST_005fTLS_005fIE">: <strong>BFD_RELOC_TILEGX_IMM16_X1_HW0_LAST_TLS_IE</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX0_005fHW1_005fLAST_005fTLS_005fIE">: <strong>BFD_RELOC_TILEGX_IMM16_X0_HW1_LAST_TLS_IE</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM16_005fX1_005fHW1_005fLAST_005fTLS_005fIE">: <strong>BFD_RELOC_TILEGX_IMM16_X1_HW1_LAST_TLS_IE</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fTLS_005fDTPMOD64">: <strong>BFD_RELOC_TILEGX_TLS_DTPMOD64</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fTLS_005fDTPOFF64">: <strong>BFD_RELOC_TILEGX_TLS_DTPOFF64</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fTLS_005fTPOFF64">: <strong>BFD_RELOC_TILEGX_TLS_TPOFF64</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fTLS_005fDTPMOD32">: <strong>BFD_RELOC_TILEGX_TLS_DTPMOD32</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fTLS_005fDTPOFF32">: <strong>BFD_RELOC_TILEGX_TLS_DTPOFF32</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fTLS_005fTPOFF32">: <strong>BFD_RELOC_TILEGX_TLS_TPOFF32</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fTLS_005fGD_005fCALL">: <strong>BFD_RELOC_TILEGX_TLS_GD_CALL</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM8_005fX0_005fTLS_005fGD_005fADD">: <strong>BFD_RELOC_TILEGX_IMM8_X0_TLS_GD_ADD</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM8_005fX1_005fTLS_005fGD_005fADD">: <strong>BFD_RELOC_TILEGX_IMM8_X1_TLS_GD_ADD</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM8_005fY0_005fTLS_005fGD_005fADD">: <strong>BFD_RELOC_TILEGX_IMM8_Y0_TLS_GD_ADD</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM8_005fY1_005fTLS_005fGD_005fADD">: <strong>BFD_RELOC_TILEGX_IMM8_Y1_TLS_GD_ADD</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fTLS_005fIE_005fLOAD">: <strong>BFD_RELOC_TILEGX_TLS_IE_LOAD</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM8_005fX0_005fTLS_005fADD">: <strong>BFD_RELOC_TILEGX_IMM8_X0_TLS_ADD</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM8_005fX1_005fTLS_005fADD">: <strong>BFD_RELOC_TILEGX_IMM8_X1_TLS_ADD</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM8_005fY0_005fTLS_005fADD">: <strong>BFD_RELOC_TILEGX_IMM8_Y0_TLS_ADD</strong></dt>
<dt id="index-BFD_005fRELOC_005fTILEGX_005fIMM8_005fY1_005fTLS_005fADD">: <strong>BFD_RELOC_TILEGX_IMM8_Y1_TLS_ADD</strong></dt>
<dd><p>Tilera TILE-Gx Relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fBPF_005f64">: <strong>BFD_RELOC_BPF_64</strong></dt>
<dt id="index-BFD_005fRELOC_005fBPF_005f32">: <strong>BFD_RELOC_BPF_32</strong></dt>
<dt id="index-BFD_005fRELOC_005fBPF_005f16">: <strong>BFD_RELOC_BPF_16</strong></dt>
<dt id="index-BFD_005fRELOC_005fBPF_005fDISP16">: <strong>BFD_RELOC_BPF_DISP16</strong></dt>
<dt id="index-BFD_005fRELOC_005fBPF_005fDISP32">: <strong>BFD_RELOC_BPF_DISP32</strong></dt>
<dd><p>Linux eBPF relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fEPIPHANY_005fSIMM8">: <strong>BFD_RELOC_EPIPHANY_SIMM8</strong></dt>
<dd><p>Adapteva EPIPHANY - 8 bit signed pc-relative displacement
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fEPIPHANY_005fSIMM24">: <strong>BFD_RELOC_EPIPHANY_SIMM24</strong></dt>
<dd><p>Adapteva EPIPHANY - 24 bit signed pc-relative displacement
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fEPIPHANY_005fHIGH">: <strong>BFD_RELOC_EPIPHANY_HIGH</strong></dt>
<dd><p>Adapteva EPIPHANY - 16 most-significant bits of absolute address
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fEPIPHANY_005fLOW">: <strong>BFD_RELOC_EPIPHANY_LOW</strong></dt>
<dd><p>Adapteva EPIPHANY - 16 least-significant bits of absolute address
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fEPIPHANY_005fSIMM11">: <strong>BFD_RELOC_EPIPHANY_SIMM11</strong></dt>
<dd><p>Adapteva EPIPHANY - 11 bit signed number - add/sub immediate
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fEPIPHANY_005fIMM11">: <strong>BFD_RELOC_EPIPHANY_IMM11</strong></dt>
<dd><p>Adapteva EPIPHANY - 11 bit sign-magnitude number (ld/st displacement)
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fEPIPHANY_005fIMM8">: <strong>BFD_RELOC_EPIPHANY_IMM8</strong></dt>
<dd><p>Adapteva EPIPHANY - 8 bit immediate for 16 bit mov instruction.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fVISIUM_005fHI16">: <strong>BFD_RELOC_VISIUM_HI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fVISIUM_005fLO16">: <strong>BFD_RELOC_VISIUM_LO16</strong></dt>
<dt id="index-BFD_005fRELOC_005fVISIUM_005fIM16">: <strong>BFD_RELOC_VISIUM_IM16</strong></dt>
<dt id="index-BFD_005fRELOC_005fVISIUM_005fREL16">: <strong>BFD_RELOC_VISIUM_REL16</strong></dt>
<dt id="index-BFD_005fRELOC_005fVISIUM_005fHI16_005fPCREL">: <strong>BFD_RELOC_VISIUM_HI16_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fVISIUM_005fLO16_005fPCREL">: <strong>BFD_RELOC_VISIUM_LO16_PCREL</strong></dt>
<dt id="index-BFD_005fRELOC_005fVISIUM_005fIM16_005fPCREL">: <strong>BFD_RELOC_VISIUM_IM16_PCREL</strong></dt>
<dd><p>Visium Relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fWASM32_005fLEB128">: <strong>BFD_RELOC_WASM32_LEB128</strong></dt>
<dt id="index-BFD_005fRELOC_005fWASM32_005fLEB128_005fGOT">: <strong>BFD_RELOC_WASM32_LEB128_GOT</strong></dt>
<dt id="index-BFD_005fRELOC_005fWASM32_005fLEB128_005fGOT_005fCODE">: <strong>BFD_RELOC_WASM32_LEB128_GOT_CODE</strong></dt>
<dt id="index-BFD_005fRELOC_005fWASM32_005fLEB128_005fPLT">: <strong>BFD_RELOC_WASM32_LEB128_PLT</strong></dt>
<dt id="index-BFD_005fRELOC_005fWASM32_005fPLT_005fINDEX">: <strong>BFD_RELOC_WASM32_PLT_INDEX</strong></dt>
<dt id="index-BFD_005fRELOC_005fWASM32_005fABS32_005fCODE">: <strong>BFD_RELOC_WASM32_ABS32_CODE</strong></dt>
<dt id="index-BFD_005fRELOC_005fWASM32_005fCOPY">: <strong>BFD_RELOC_WASM32_COPY</strong></dt>
<dt id="index-BFD_005fRELOC_005fWASM32_005fCODE_005fPOINTER">: <strong>BFD_RELOC_WASM32_CODE_POINTER</strong></dt>
<dt id="index-BFD_005fRELOC_005fWASM32_005fINDEX">: <strong>BFD_RELOC_WASM32_INDEX</strong></dt>
<dt id="index-BFD_005fRELOC_005fWASM32_005fPLT_005fSIG">: <strong>BFD_RELOC_WASM32_PLT_SIG</strong></dt>
<dd><p>WebAssembly relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fNONE">: <strong>BFD_RELOC_CKCORE_NONE</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fADDR32">: <strong>BFD_RELOC_CKCORE_ADDR32</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fPCREL_005fIMM8BY4">: <strong>BFD_RELOC_CKCORE_PCREL_IMM8BY4</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fPCREL_005fIMM11BY2">: <strong>BFD_RELOC_CKCORE_PCREL_IMM11BY2</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fPCREL_005fIMM4BY2">: <strong>BFD_RELOC_CKCORE_PCREL_IMM4BY2</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fPCREL32">: <strong>BFD_RELOC_CKCORE_PCREL32</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fPCREL_005fJSR_005fIMM11BY2">: <strong>BFD_RELOC_CKCORE_PCREL_JSR_IMM11BY2</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fGNU_005fVTINHERIT">: <strong>BFD_RELOC_CKCORE_GNU_VTINHERIT</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fGNU_005fVTENTRY">: <strong>BFD_RELOC_CKCORE_GNU_VTENTRY</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fRELATIVE">: <strong>BFD_RELOC_CKCORE_RELATIVE</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fCOPY">: <strong>BFD_RELOC_CKCORE_COPY</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fGLOB_005fDAT">: <strong>BFD_RELOC_CKCORE_GLOB_DAT</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fJUMP_005fSLOT">: <strong>BFD_RELOC_CKCORE_JUMP_SLOT</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fGOTOFF">: <strong>BFD_RELOC_CKCORE_GOTOFF</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fGOTPC">: <strong>BFD_RELOC_CKCORE_GOTPC</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fGOT32">: <strong>BFD_RELOC_CKCORE_GOT32</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fPLT32">: <strong>BFD_RELOC_CKCORE_PLT32</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fADDRGOT">: <strong>BFD_RELOC_CKCORE_ADDRGOT</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fADDRPLT">: <strong>BFD_RELOC_CKCORE_ADDRPLT</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fPCREL_005fIMM26BY2">: <strong>BFD_RELOC_CKCORE_PCREL_IMM26BY2</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fPCREL_005fIMM16BY2">: <strong>BFD_RELOC_CKCORE_PCREL_IMM16BY2</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fPCREL_005fIMM16BY4">: <strong>BFD_RELOC_CKCORE_PCREL_IMM16BY4</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fPCREL_005fIMM10BY2">: <strong>BFD_RELOC_CKCORE_PCREL_IMM10BY2</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fPCREL_005fIMM10BY4">: <strong>BFD_RELOC_CKCORE_PCREL_IMM10BY4</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fADDR_005fHI16">: <strong>BFD_RELOC_CKCORE_ADDR_HI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fADDR_005fLO16">: <strong>BFD_RELOC_CKCORE_ADDR_LO16</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fGOTPC_005fHI16">: <strong>BFD_RELOC_CKCORE_GOTPC_HI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fGOTPC_005fLO16">: <strong>BFD_RELOC_CKCORE_GOTPC_LO16</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fGOTOFF_005fHI16">: <strong>BFD_RELOC_CKCORE_GOTOFF_HI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fGOTOFF_005fLO16">: <strong>BFD_RELOC_CKCORE_GOTOFF_LO16</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fGOT12">: <strong>BFD_RELOC_CKCORE_GOT12</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fGOT_005fHI16">: <strong>BFD_RELOC_CKCORE_GOT_HI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fGOT_005fLO16">: <strong>BFD_RELOC_CKCORE_GOT_LO16</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fPLT12">: <strong>BFD_RELOC_CKCORE_PLT12</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fPLT_005fHI16">: <strong>BFD_RELOC_CKCORE_PLT_HI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fPLT_005fLO16">: <strong>BFD_RELOC_CKCORE_PLT_LO16</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fADDRGOT_005fHI16">: <strong>BFD_RELOC_CKCORE_ADDRGOT_HI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fADDRGOT_005fLO16">: <strong>BFD_RELOC_CKCORE_ADDRGOT_LO16</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fADDRPLT_005fHI16">: <strong>BFD_RELOC_CKCORE_ADDRPLT_HI16</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fADDRPLT_005fLO16">: <strong>BFD_RELOC_CKCORE_ADDRPLT_LO16</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fPCREL_005fJSR_005fIMM26BY2">: <strong>BFD_RELOC_CKCORE_PCREL_JSR_IMM26BY2</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fTOFFSET_005fLO16">: <strong>BFD_RELOC_CKCORE_TOFFSET_LO16</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fDOFFSET_005fLO16">: <strong>BFD_RELOC_CKCORE_DOFFSET_LO16</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fPCREL_005fIMM18BY2">: <strong>BFD_RELOC_CKCORE_PCREL_IMM18BY2</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fDOFFSET_005fIMM18">: <strong>BFD_RELOC_CKCORE_DOFFSET_IMM18</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fDOFFSET_005fIMM18BY2">: <strong>BFD_RELOC_CKCORE_DOFFSET_IMM18BY2</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fDOFFSET_005fIMM18BY4">: <strong>BFD_RELOC_CKCORE_DOFFSET_IMM18BY4</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fGOTOFF_005fIMM18">: <strong>BFD_RELOC_CKCORE_GOTOFF_IMM18</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fGOT_005fIMM18BY4">: <strong>BFD_RELOC_CKCORE_GOT_IMM18BY4</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fPLT_005fIMM18BY4">: <strong>BFD_RELOC_CKCORE_PLT_IMM18BY4</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fPCREL_005fIMM7BY4">: <strong>BFD_RELOC_CKCORE_PCREL_IMM7BY4</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fTLS_005fLE32">: <strong>BFD_RELOC_CKCORE_TLS_LE32</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fTLS_005fIE32">: <strong>BFD_RELOC_CKCORE_TLS_IE32</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fTLS_005fGD32">: <strong>BFD_RELOC_CKCORE_TLS_GD32</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fTLS_005fLDM32">: <strong>BFD_RELOC_CKCORE_TLS_LDM32</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fTLS_005fLDO32">: <strong>BFD_RELOC_CKCORE_TLS_LDO32</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fTLS_005fDTPMOD32">: <strong>BFD_RELOC_CKCORE_TLS_DTPMOD32</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fTLS_005fDTPOFF32">: <strong>BFD_RELOC_CKCORE_TLS_DTPOFF32</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fTLS_005fTPOFF32">: <strong>BFD_RELOC_CKCORE_TLS_TPOFF32</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fPCREL_005fFLRW_005fIMM8BY4">: <strong>BFD_RELOC_CKCORE_PCREL_FLRW_IMM8BY4</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fNOJSRI">: <strong>BFD_RELOC_CKCORE_NOJSRI</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fCALLGRAPH">: <strong>BFD_RELOC_CKCORE_CALLGRAPH</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fIRELATIVE">: <strong>BFD_RELOC_CKCORE_IRELATIVE</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fPCREL_005fBLOOP_005fIMM4BY4">: <strong>BFD_RELOC_CKCORE_PCREL_BLOOP_IMM4BY4</strong></dt>
<dt id="index-BFD_005fRELOC_005fCKCORE_005fPCREL_005fBLOOP_005fIMM12BY4">: <strong>BFD_RELOC_CKCORE_PCREL_BLOOP_IMM12BY4</strong></dt>
<dd><p>C-SKY relocations.
</p></dd></dl>
<dl>
<dt id="index-BFD_005fRELOC_005fS12Z_005fOPR">: <strong>BFD_RELOC_S12Z_OPR</strong></dt>
<dd><p>S12Z relocations.
</p></dd></dl>

<div class="example">
<pre class="example">

typedef enum bfd_reloc_code_real bfd_reloc_code_real_type;
</pre></div>
<span id="index-bfd_005freloc_005ftype_005flookup"></span>
<span id="bfd_005freloc_005ftype_005flookup"></span><h4 class="subsubsection">2.10.2.2 <code>bfd_reloc_type_lookup</code></h4>
<p><strong>Synopsis</strong>
</p><div class="example">
<pre class="example">reloc_howto_type *bfd_reloc_type_lookup
   (bfd *abfd, bfd_reloc_code_real_type code);
reloc_howto_type *bfd_reloc_name_lookup
   (bfd *abfd, const char *reloc_name);
</pre></div>
<p><strong>Description</strong><br>
Return a pointer to a howto structure which, when
invoked, will perform the relocation <var>code</var> on data from the
architecture noted.
</p>
<span id="index-bfd_005fdefault_005freloc_005ftype_005flookup"></span>
<span id="bfd_005fdefault_005freloc_005ftype_005flookup"></span><h4 class="subsubsection">2.10.2.3 <code>bfd_default_reloc_type_lookup</code></h4>
<p><strong>Synopsis</strong>
</p><div class="example">
<pre class="example">reloc_howto_type *bfd_default_reloc_type_lookup
   (bfd *abfd, bfd_reloc_code_real_type  code);
</pre></div>
<p><strong>Description</strong><br>
Provides a default relocation lookup routine for any architecture.
</p>
<span id="index-bfd_005fget_005freloc_005fcode_005fname"></span>
<span id="bfd_005fget_005freloc_005fcode_005fname"></span><h4 class="subsubsection">2.10.2.4 <code>bfd_get_reloc_code_name</code></h4>
<p><strong>Synopsis</strong>
</p><div class="example">
<pre class="example">const char *bfd_get_reloc_code_name (bfd_reloc_code_real_type code);
</pre></div>
<p><strong>Description</strong><br>
Provides a printable name for the supplied relocation code.
Useful mainly for printing error messages.
</p>
<span id="index-bfd_005fgeneric_005frelax_005fsection"></span>
<span id="bfd_005fgeneric_005frelax_005fsection"></span><h4 class="subsubsection">2.10.2.5 <code>bfd_generic_relax_section</code></h4>
<p><strong>Synopsis</strong>
</p><div class="example">
<pre class="example">bfd_boolean bfd_generic_relax_section
   (bfd *abfd,
    asection *section,
    struct bfd_link_info *,
    bfd_boolean *);
</pre></div>
<p><strong>Description</strong><br>
Provides default handling for relaxing for back ends which
don&rsquo;t do relaxing.
</p>
<span id="index-bfd_005fgeneric_005fgc_005fsections"></span>
<span id="bfd_005fgeneric_005fgc_005fsections"></span><h4 class="subsubsection">2.10.2.6 <code>bfd_generic_gc_sections</code></h4>
<p><strong>Synopsis</strong>
</p><div class="example">
<pre class="example">bfd_boolean bfd_generic_gc_sections
   (bfd *, struct bfd_link_info *);
</pre></div>
<p><strong>Description</strong><br>
Provides default handling for relaxing for back ends which
don&rsquo;t do section gc &ndash; i.e., does nothing.
</p>
<span id="index-bfd_005fgeneric_005flookup_005fsection_005fflags"></span>
<span id="bfd_005fgeneric_005flookup_005fsection_005fflags"></span><h4 class="subsubsection">2.10.2.7 <code>bfd_generic_lookup_section_flags</code></h4>
<p><strong>Synopsis</strong>
</p><div class="example">
<pre class="example">bfd_boolean bfd_generic_lookup_section_flags
   (struct bfd_link_info *, struct flag_info *, asection *);
</pre></div>
<p><strong>Description</strong><br>
Provides default handling for section flags lookup
&ndash; i.e., does nothing.
Returns FALSE if the section should be omitted, otherwise TRUE.
</p>
<span id="index-bfd_005fgeneric_005fmerge_005fsections"></span>
<span id="bfd_005fgeneric_005fmerge_005fsections"></span><h4 class="subsubsection">2.10.2.8 <code>bfd_generic_merge_sections</code></h4>
<p><strong>Synopsis</strong>
</p><div class="example">
<pre class="example">bfd_boolean bfd_generic_merge_sections
   (bfd *, struct bfd_link_info *);
</pre></div>
<p><strong>Description</strong><br>
Provides default handling for SEC_MERGE section merging for back ends
which don&rsquo;t have SEC_MERGE support &ndash; i.e., does nothing.
</p>
<span id="index-bfd_005fgeneric_005fget_005frelocated_005fsection_005fcontents"></span>
<span id="bfd_005fgeneric_005fget_005frelocated_005fsection_005fcontents"></span><h4 class="subsubsection">2.10.2.9 <code>bfd_generic_get_relocated_section_contents</code></h4>
<p><strong>Synopsis</strong>
</p><div class="example">
<pre class="example">bfd_byte *bfd_generic_get_relocated_section_contents
   (bfd *abfd,
    struct bfd_link_info *link_info,
    struct bfd_link_order *link_order,
    bfd_byte *data,
    bfd_boolean relocatable,
    asymbol **symbols);
</pre></div>
<p><strong>Description</strong><br>
Provides default handling of relocation effort for back ends
which can&rsquo;t be bothered to do it efficiently.
</p>
<span id="index-_005fbfd_005fgeneric_005fset_005freloc"></span>
<span id="g_t_005fbfd_005fgeneric_005fset_005freloc"></span><h4 class="subsubsection">2.10.2.10 <code>_bfd_generic_set_reloc</code></h4>
<p><strong>Synopsis</strong>
</p><div class="example">
<pre class="example">void _bfd_generic_set_reloc
   (bfd *abfd,
    sec_ptr section,
    arelent **relptr,
    unsigned int count);
</pre></div>
<p><strong>Description</strong><br>
Installs a new set of internal relocations in SECTION.
</p>
<span id="index-_005fbfd_005funrecognized_005freloc"></span>
<span id="g_t_005fbfd_005funrecognized_005freloc"></span><h4 class="subsubsection">2.10.2.11 <code>_bfd_unrecognized_reloc</code></h4>
<p><strong>Synopsis</strong>
</p><div class="example">
<pre class="example">bfd_boolean _bfd_unrecognized_reloc
   (bfd * abfd,
    sec_ptr section,
    unsigned int r_type);
</pre></div>
<p><strong>Description</strong><br>
Reports an unrecognized reloc.
Written as a function in order to reduce code duplication.
Returns FALSE so that it can be called from a return statement.
</p>

<hr>
<div class="header">
<p>
Previous: <a href="typedef-arelent.html" accesskey="p" rel="prev">typedef arelent</a>, Up: <a href="Relocations.html" accesskey="u" rel="up">Relocations</a> &nbsp; [<a href="index.html#SEC_Contents" title="Table of contents" rel="contents">Contents</a>][<a href="BFD-Index.html" title="Index" rel="index">Index</a>]</p>
</div>



</body>
</html>
