-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for struct of ent_a
--
-- Generated
--  by:  wig
--  on:  Wed Nov  2 10:48:49 2005
--  cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl -nodelta ../../bugver.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: ent_a-struct-a.vhd,v 1.2 2005/11/02 14:29:09 wig Exp $
-- $Date: 2005/11/02 14:29:09 $
-- $Log: ent_a-struct-a.vhd,v $
-- Revision 1.2  2005/11/02 14:29:09  wig
-- Remove extra ; from port map if port has comment
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.66 2005/10/24 15:43:48 wig Exp 
--
-- Generator: mix_0.pl Revision: 1.38 , wilfried.gaensheimer@micronas.com
-- (C) 2003,2005 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture struct of ent_a
--
architecture struct of ent_a is 

	-- Generated Constant Declarations


	--
	-- Components
	--

	-- Generated Components
	component ent_aa	-- is i_padframe / hier inst_aa inst_aa inst_a
		-- No Generated Generics
		port (
		-- Generated Port for Entity ent_aa
			ramd_oe_i	: in	std_ulogic_vector(31 downto 0);	-- bad conection bits detected
			ramd_oe_i_r	: in	std_ulogic_vector(31 downto 0);	-- reverse order
			ramdm_oe_i	: in	std_ulogic_vector(3 downto 0);	-- bad conection bits detected
			ramdm_oe_i_r	: in	std_ulogic_vector(3 downto 0)	-- reverse order
		-- End of Generated Port for Entity ent_aa
		);
	end component;
	-- ---------

	component ent_ab	-- is i_vgca / hier inst_ab inst_ab inst_a
		-- No Generated Generics
		port (
		-- Generated Port for Entity ent_ab
			p_mix_sig_20051018d_go	: out	std_ulogic_vector(31 downto 0);
			p_mix_sigrev_20051018d_go	: out	std_ulogic_vector(31 downto 0)
		-- End of Generated Port for Entity ent_ab
		);
	end component;
	-- ---------



	--
	-- Nets
	--

		--
		-- Generated Signal List
		--
			signal	sig_20051018d	: std_ulogic_vector(31 downto 0); 
			signal	sigrev_20051018d	: std_ulogic_vector(31 downto 0); 
		--
		-- End of Generated Signal List
		--




begin


	--
	-- Generated Concurrent Statements
	--

	-- Generated Signal Assignments


	--
	-- Generated Instances
	--

	-- Generated Instances and Port Mappings
		-- Generated Instance Port Map for inst_aa
		inst_aa: ent_aa	-- is i_padframe / hier inst_aa inst_aa inst_a
		port map (
			ramd_oe_i => sig_20051018d,	-- bad conection bits detected
			ramd_oe_i_r => sigrev_20051018d,	-- reverse order
			ramdm_oe_i(1 downto 0) => sig_20051018d(8 downto 7),	-- bad conection bits detected
			ramdm_oe_i(3 downto 2) => sig_20051018d(24 downto 23),	-- bad conection bits detected
			ramdm_oe_i_r(1 downto 0) => sigrev_20051018d(8 downto 7),	-- reverse order
			ramdm_oe_i_r(3 downto 2) => sigrev_20051018d(24 downto 23)	-- reverse order
		);
		-- End of Generated Instance Port Map for inst_aa

		-- Generated Instance Port Map for inst_ab
		inst_ab: ent_ab	-- is i_vgca / hier inst_ab inst_ab inst_a
		port map (
			p_mix_sig_20051018d_go => sig_20051018d,	-- bad conection bits detected
			p_mix_sigrev_20051018d_go => sigrev_20051018d	-- reverse order
		);
		-- End of Generated Instance Port Map for inst_ab



end struct;


--
--!End of Architecture/s
-- --------------------------------------------------------------
