# hades.models.Design file
#  
[name] RUN1819_CPU
[components]
hades.models.Design ALU 24300 -600 @N 1001 ./ALU.hds
hades.models.rtlib.io.OpinVector ADDRESSBUS 41400 1200 @N 1001 32 1.0E-9 2
hades.models.io.Opin HALTED 38400 -5100 @N 1001 5.0E-9
hades.models.io.Opin nRE 41400 5700 @N 1001 5.0E-9
hades.models.Design timer -1800 1800 @N 1001 ./timer.hds
hades.models.io.Ipin CLOCK -6600 6600 @N 1001 null U
hades.models.gates.Xor2 i4 33600 -1800 @N 1001 1.0E-8
hades.models.rtlib.io.OpinVector DATABUS_OUT 41400 3000 @N 1001 32 1.0E-9 0
hades.models.rtlib.muxes.Mux21 i3 38100 -1800 @N 1001 32 10000111111111111111111111111110_B 1.0E-8
hades.models.rtlib.muxes.Mux21 i2 21900 -3000 @N 1001 32 11000011111111111111111111111111_B 1.0E-8
hades.models.Design registerbank 14700 -600 @N 1001 ./registerbank.hds
hades.models.gates.Xnor2 i1 7800 -3300 @N 1001 1.0E-8
hades.models.Design tester1 31200 8700 @N 1001 ./tester.hds
hades.models.rtlib.muxes.Mux21 i0 12300 -3300 @N 1001 32 11000011111111111111111111111111_B 1.0E-8
hades.models.rtlib.io.IpinVector DATABUS_IN -3900 -3000 @N 1001 32 11000011111111111111111111111111_B 1.0E-9 2
hades.models.Design instruction_decoder 6300 1800 @N 1001 ./instructiondecoder.hds
hades.models.Design Flag_Registerbank4 23700 9300 @N 1001 ./flagregisterbank.hds
hades.models.io.Ipin nRESET -6600 7800 @N 1001 null U
hades.models.io.Opin nWE 41400 7200 @N 1001 5.0E-9
[end components]
[signals]
hades.signals.SignalStdLogic1164 n34 2 i1 Y i0 S 1 2 11400 -2100 12300 -2100 0 
hades.signals.SignalStdLogic1164 n33 2 instruction_decoder PUSH i2 S 5 2 19800 7800 19800 1200 2 19800 1200 20700 1200 2 20700 1200 20700 -1800 2 20700 -1800 21900 -1800 2 19800 7800 11100 7800 0 
hades.signals.SignalStdLogic1164 n32 2 instruction_decoder POP registerbank POP 3 2 12600 8400 12600 600 2 12600 600 14700 600 2 12600 8400 11100 8400 0 
hades.signals.SignalStdLogic1164 n31 2 ALU OVERFLOW Flag_Registerbank4 OVERFLOW_IN 7 2 29100 600 31200 600 2 31200 600 31200 5400 2 31200 5400 25200 5400 2 25200 5400 25200 9000 2 25200 9000 23100 9000 2 23100 9000 23100 9900 2 23100 9900 23700 9900 0 
hades.signals.SignalStdLogic1164 n30 2 ALU NEGATIVE Flag_Registerbank4 NEGATIVE_IN 7 2 29100 1200 30600 1200 2 30600 1200 30600 4800 2 30600 4800 24600 4800 2 24600 4800 24600 8700 2 24600 8700 22200 8700 2 22200 8700 22200 10500 2 22200 10500 23700 10500 0 
hades.signals.SignalStdLogic1164 n18_0_0 3 instruction_decoder nWE nWE A i4 B 7 2 31800 7200 19200 7200 2 19200 7200 19200 6600 2 19200 6600 11100 6600 2 32400 7200 31800 7200 2 41400 7200 32400 7200 2 32400 7200 32400 0 2 32400 0 33600 0 1 32400 7200 
hades.signals.SignalStdLogicVector n5_0_0 32 3 ALU RESULT i0 A0 i3 A1 9 2 29100 0 30300 0 2 30300 -2400 30300 -4500 2 30300 -4500 30300 -4800 2 30300 -4800 14700 -4800 2 14700 -4800 14700 -3300 2 30300 0 30300 -2400 2 30300 -2400 35400 -2400 2 35400 -2400 39300 -2400 2 39300 -2400 39300 -1800 1 30300 -2400 
hades.signals.SignalStdLogic1164 n29 2 ALU CARRY Flag_Registerbank4 CARRY_IN 7 2 29100 1800 30000 1800 2 30000 1800 30000 4200 2 30000 4200 24000 4200 2 24000 4200 24000 8400 2 24000 8400 21600 8400 2 21600 8400 21600 11100 2 21600 11100 23700 11100 0 
hades.signals.SignalStdLogic1164 n28 2 ALU ZERO Flag_Registerbank4 ZERO_IN 8 2 29100 2400 29400 2400 2 29400 2400 29400 3600 2 29400 3600 23700 3600 2 23700 3600 23400 3600 2 23400 3600 23400 7800 2 23400 7800 21000 7800 2 21000 7800 21000 11700 2 21000 11700 23700 11700 0 
hades.signals.SignalStdLogicVector n27 32 2 instruction_decoder CONSTANT i2 A1 4 2 20400 4200 20400 -4500 2 20400 -4500 23100 -4500 2 23100 -4500 23100 -3000 2 20400 4200 11100 4200 0 
hades.signals.SignalStdLogicVector n26 4 2 instruction_decoder ADDR_DEST registerbank ADDR_DEST 4 2 12900 2400 12900 1500 2 12900 1500 12900 1200 2 12900 1200 14700 1200 2 12900 2400 11100 2400 0 
hades.signals.SignalStdLogicVector n25 32 2 i3 Y ADDRESSBUS A 2 2 39900 0 39900 1200 2 39900 1200 41400 1200 0 
hades.signals.SignalStdLogicVector n24 4 2 instruction_decoder ADDR_A registerbank ADDR_A 3 2 13500 3600 13500 2400 2 13500 2400 14700 2400 2 13500 3600 11100 3600 0 
hades.signals.SignalStdLogicVector n23 4 2 instruction_decoder ADDR_B registerbank ADDR_B 3 2 13200 3000 13200 1800 2 13200 1800 14700 1800 2 13200 3000 11100 3000 0 
hades.signals.SignalStdLogicVector n13_1_1 32 3 registerbank REG_B ALU B i3 A0 8 2 19500 0 20100 0 2 20100 0 20100 -3600 2 20100 -3600 22200 -3600 2 22200 -3600 34800 -3600 2 20100 0 24300 0 2 34800 -3600 36600 -3600 2 36600 -3600 40500 -3600 2 40500 -3600 40500 -1800 1 20100 0 
hades.signals.SignalStdLogicVector n22 32 2 i0 Y registerbank DATA 2 2 14100 -1500 14100 0 2 14100 0 14700 0 0 
hades.signals.SignalStdLogicVector n21 32 3 registerbank REG_A DATABUS_OUT A i2 A0 9 2 19500 600 21600 600 2 21600 600 21600 5400 2 21600 5400 36300 5400 2 36300 5400 36300 3000 2 36300 3000 41400 3000 2 21600 600 21600 -4200 2 21600 -4200 23100 -4200 2 23100 -4200 24300 -4200 2 24300 -4200 24300 -3000 1 21600 600 
hades.signals.SignalStdLogicVector n20 4 2 instruction_decoder CONDITION tester1 CONDITION 5 2 21000 6000 30000 6000 2 30000 6000 30000 9300 2 30000 9300 31200 9300 2 21000 6000 21000 5400 2 21000 5400 11100 5400 0 
hades.signals.SignalStdLogic1164 n9 2 Flag_Registerbank4 NEGATIVE_OUT tester1 N 1 2 28500 10500 31200 10500 0 
hades.signals.SignalStdLogic1164 n8 2 Flag_Registerbank4 OVERFLOW_OUT tester1 O 1 2 28500 9900 31200 9900 0 
hades.signals.SignalStdLogic1164 n7 5 CLOCK Y Flag_Registerbank4 CLOCK timer CLOCK registerbank CLOCK instruction_decoder CLOCK 13 2 -2400 6600 4800 6600 2 4800 6600 4800 4200 2 4800 4200 6300 4200 2 4800 6600 4800 12900 2 14100 12900 23400 12900 2 23400 12900 23700 12900 2 -6600 6600 -2400 6600 2 -2400 6600 -2400 3600 2 -2400 3600 -1800 3600 2 13800 12900 14100 12900 2 4800 12900 13800 12900 2 13800 12900 13800 3000 2 13800 3000 14700 3000 3 -2400 6600 4800 6600 13800 12900 
hades.signals.SignalStdLogic1164 n6 4 timer nRESET_OUT Flag_Registerbank4 nRESET registerbank nRESET instruction_decoder nRESET 8 2 3000 4200 4200 4200 2 4200 4200 4200 4800 2 4200 4800 6300 4800 2 4200 4800 4200 13500 2 14400 13500 23700 13500 2 4200 13500 14400 13500 2 14400 13500 14400 3600 2 14400 3600 14700 3600 2 14400 13500 4200 4800 
hades.signals.SignalStdLogic1164 n5 2 i4 Y i3 S 1 2 37200 -600 38100 -600 0 
hades.signals.SignalStdLogic1164 n4 2 nRESET Y timer nRESET_IN 3 2 -6600 7800 -3000 7800 2 -3000 7800 -3000 4200 2 -3000 4200 -1800 4200 0 
hades.signals.SignalStdLogic1164 n3 3 timer FETCH instruction_decoder FETCH i1 A 5 2 6000 3600 6300 3600 2 3000 3600 6000 3600 2 6000 3600 6000 -1500 2 6000 -1500 6000 -2700 2 6000 -2700 7800 -2700 1 6000 3600 
hades.signals.SignalStdLogic1164 n2 2 timer HALTED HALTED A 4 2 3000 2400 4200 2400 2 4200 2400 4200 -5100 2 4200 -5100 35400 -5100 2 35400 -5100 38400 -5100 0 
hades.signals.SignalStdLogicVector n1 32 3 DATABUS_IN Y i0 A1 instruction_decoder INSTRUCTION 7 2 -3900 -3000 5400 -3000 2 5400 -2700 5400 2400 2 5400 2400 6300 2400 2 5400 -3000 5400 -2700 2 5400 -2700 5400 -4200 2 5400 -4200 13500 -4200 2 13500 -4200 13500 -3300 1 5400 -2700 
hades.signals.SignalStdLogic1164 n0 2 timer EXECUTE instruction_decoder EXECUTE 1 2 3000 3000 6300 3000 0 
hades.signals.SignalStdLogic1164 n17 2 instruction_decoder HALT timer HALT 7 2 15000 9600 15000 15900 2 15000 15900 -3900 15900 2 -3900 15900 -3900 2400 2 -3900 2400 -1800 2400 2 15000 9600 15000 9300 2 15000 9300 15000 9000 2 15000 9000 11100 9000 0 
hades.signals.SignalStdLogic1164 n16 2 tester1 TEST_SUCCEEDS timer TEST_SUCCEEDS 6 2 36000 9300 36900 9300 2 36900 9300 36900 15300 2 36900 15300 -3300 15300 2 -3300 15300 -3300 3300 2 -3300 3300 -3300 3000 2 -3300 3000 -1800 3000 0 
hades.signals.SignalStdLogic1164 n15 2 instruction_decoder FLAGS_SET Flag_Registerbank4 Set_Flag 4 2 15600 7800 15600 12300 2 15600 12300 23700 12300 2 15600 7800 15600 7200 2 15600 7200 11100 7200 0 
hades.signals.SignalStdLogic1164 n14 2 Flag_Registerbank4 ZERO_OUT tester1 Z 1 2 28500 11700 31200 11700 0 
hades.signals.SignalStdLogicVector n12 32 2 i2 Y ALU A 2 2 23700 -1200 23700 600 2 23700 600 24300 600 0 
hades.signals.SignalStdLogic1164 n11 2 Flag_Registerbank4 CARRY_OUT tester1 C 1 2 28500 11100 31200 11100 0 
hades.signals.SignalStdLogicVector n10 3 2 instruction_decoder OPCODE ALU OPCODE 3 2 22800 4800 22800 1200 2 22800 1200 24300 1200 2 22800 4800 11100 4800 0 
hades.signals.SignalStdLogic1164 n19_0_0 4 instruction_decoder nRE nRE A i1 B i4 A 14 2 31800 6600 37800 6600 2 37800 6600 37800 5700 2 37800 5700 41400 5700 2 20400 6600 20400 6000 2 11700 6000 11100 6000 2 20400 6000 12000 6000 2 12000 6000 11700 6000 2 11700 6000 11700 600 2 11700 600 6600 600 2 6600 600 6600 -1500 2 6600 -1500 7800 -1500 2 20400 6600 31800 6600 2 31800 6600 31800 -1200 2 31800 -1200 33600 -1200 2 31800 6600 11700 6000 
[end signals]
[end]
