/**
* @file Merlin5-DesignSpec-PLLETN
* RBus systemc program.
*
* @author RS_MM2_SD
* @email mm_mm2_rd_sw_kernel@realtek.com
* @ingroup model_rbus
 * @version { 1.0 }
 **
 */

#ifndef _RBUS_PLLETN_REG_H_
#define _RBUS_PLLETN_REG_H_

#include "rbus_types.h"



//  PLLETN Register Address
#define  PLLETN_GETN_RST                                                        0x18016C00
#define  PLLETN_GETN_RST_reg_addr                                                "0xB8016C00"
#define  PLLETN_GETN_RST_reg                                                     0xB8016C00
#define  PLLETN_GETN_RST_inst_addr                                               "0x0000"
#define  set_PLLETN_GETN_RST_reg(data)                                           (*((volatile unsigned int*)PLLETN_GETN_RST_reg)=data)
#define  get_PLLETN_GETN_RST_reg                                                 (*((volatile unsigned int*)PLLETN_GETN_RST_reg))
#define  PLLETN_GETN_RST_dummy_4_shift                                           (4)
#define  PLLETN_GETN_RST_rstn_getn_phy_shift                                     (3)
#define  PLLETN_GETN_RST_rstn_getn_mac_shift                                     (2)
#define  PLLETN_GETN_RST_rstn_getn_sys_shift                                     (1)
#define  PLLETN_GETN_RST_write_data_shift                                        (0)
#define  PLLETN_GETN_RST_dummy_4_mask                                            (0x00000010)
#define  PLLETN_GETN_RST_rstn_getn_phy_mask                                      (0x00000008)
#define  PLLETN_GETN_RST_rstn_getn_mac_mask                                      (0x00000004)
#define  PLLETN_GETN_RST_rstn_getn_sys_mask                                      (0x00000002)
#define  PLLETN_GETN_RST_write_data_mask                                         (0x00000001)
#define  PLLETN_GETN_RST_dummy_4(data)                                           (0x00000010&((data)<<4))
#define  PLLETN_GETN_RST_rstn_getn_phy(data)                                     (0x00000008&((data)<<3))
#define  PLLETN_GETN_RST_rstn_getn_mac(data)                                     (0x00000004&((data)<<2))
#define  PLLETN_GETN_RST_rstn_getn_sys(data)                                     (0x00000002&((data)<<1))
#define  PLLETN_GETN_RST_write_data(data)                                        (0x00000001&(data))
#define  PLLETN_GETN_RST_get_dummy_4(data)                                       ((0x00000010&(data))>>4)
#define  PLLETN_GETN_RST_get_rstn_getn_phy(data)                                 ((0x00000008&(data))>>3)
#define  PLLETN_GETN_RST_get_rstn_getn_mac(data)                                 ((0x00000004&(data))>>2)
#define  PLLETN_GETN_RST_get_rstn_getn_sys(data)                                 ((0x00000002&(data))>>1)
#define  PLLETN_GETN_RST_get_write_data(data)                                    (0x00000001&(data))

#define  PLLETN_GETN_CLKEN                                                      0x18016C04
#define  PLLETN_GETN_CLKEN_reg_addr                                              "0xB8016C04"
#define  PLLETN_GETN_CLKEN_reg                                                   0xB8016C04
#define  PLLETN_GETN_CLKEN_inst_addr                                             "0x0001"
#define  set_PLLETN_GETN_CLKEN_reg(data)                                         (*((volatile unsigned int*)PLLETN_GETN_CLKEN_reg)=data)
#define  get_PLLETN_GETN_CLKEN_reg                                               (*((volatile unsigned int*)PLLETN_GETN_CLKEN_reg))
#define  PLLETN_GETN_CLKEN_clken_getn_mac_shift                                  (2)
#define  PLLETN_GETN_CLKEN_clken_getn_sys_shift                                  (1)
#define  PLLETN_GETN_CLKEN_write_data_shift                                      (0)
#define  PLLETN_GETN_CLKEN_clken_getn_mac_mask                                   (0x00000004)
#define  PLLETN_GETN_CLKEN_clken_getn_sys_mask                                   (0x00000002)
#define  PLLETN_GETN_CLKEN_write_data_mask                                       (0x00000001)
#define  PLLETN_GETN_CLKEN_clken_getn_mac(data)                                  (0x00000004&((data)<<2))
#define  PLLETN_GETN_CLKEN_clken_getn_sys(data)                                  (0x00000002&((data)<<1))
#define  PLLETN_GETN_CLKEN_write_data(data)                                      (0x00000001&(data))
#define  PLLETN_GETN_CLKEN_get_clken_getn_mac(data)                              ((0x00000004&(data))>>2)
#define  PLLETN_GETN_CLKEN_get_clken_getn_sys(data)                              ((0x00000002&(data))>>1)
#define  PLLETN_GETN_CLKEN_get_write_data(data)                                  (0x00000001&(data))

#define  PLLETN_MAC_ASYNC_CTRL                                                  0x18016C08
#define  PLLETN_MAC_ASYNC_CTRL_reg_addr                                          "0xB8016C08"
#define  PLLETN_MAC_ASYNC_CTRL_reg                                               0xB8016C08
#define  PLLETN_MAC_ASYNC_CTRL_inst_addr                                         "0x0002"
#define  set_PLLETN_MAC_ASYNC_CTRL_reg(data)                                     (*((volatile unsigned int*)PLLETN_MAC_ASYNC_CTRL_reg)=data)
#define  get_PLLETN_MAC_ASYNC_CTRL_reg                                           (*((volatile unsigned int*)PLLETN_MAC_ASYNC_CTRL_reg))
#define  PLLETN_MAC_ASYNC_CTRL_gmac_async_gating_shift                           (1)
#define  PLLETN_MAC_ASYNC_CTRL_gmac_async_rstsel_shift                           (0)
#define  PLLETN_MAC_ASYNC_CTRL_gmac_async_gating_mask                            (0x00000002)
#define  PLLETN_MAC_ASYNC_CTRL_gmac_async_rstsel_mask                            (0x00000001)
#define  PLLETN_MAC_ASYNC_CTRL_gmac_async_gating(data)                           (0x00000002&((data)<<1))
#define  PLLETN_MAC_ASYNC_CTRL_gmac_async_rstsel(data)                           (0x00000001&(data))
#define  PLLETN_MAC_ASYNC_CTRL_get_gmac_async_gating(data)                       ((0x00000002&(data))>>1)
#define  PLLETN_MAC_ASYNC_CTRL_get_gmac_async_rstsel(data)                       (0x00000001&(data))

#define  PLLETN_WOW_CLK                                                         0x18016C10
#define  PLLETN_WOW_CLK_reg_addr                                                 "0xB8016C10"
#define  PLLETN_WOW_CLK_reg                                                      0xB8016C10
#define  PLLETN_WOW_CLK_inst_addr                                                "0x0003"
#define  set_PLLETN_WOW_CLK_reg(data)                                            (*((volatile unsigned int*)PLLETN_WOW_CLK_reg)=data)
#define  get_PLLETN_WOW_CLK_reg                                                  (*((volatile unsigned int*)PLLETN_WOW_CLK_reg))
#define  PLLETN_WOW_CLK_dummy_31_shift                                           (31)
#define  PLLETN_WOW_CLK_wow_x27_clksel_shift                                     (1)
#define  PLLETN_WOW_CLK_wow_gmac_clksel_shift                                    (0)
#define  PLLETN_WOW_CLK_dummy_31_mask                                            (0x80000000)
#define  PLLETN_WOW_CLK_wow_x27_clksel_mask                                      (0x00000002)
#define  PLLETN_WOW_CLK_wow_gmac_clksel_mask                                     (0x00000001)
#define  PLLETN_WOW_CLK_dummy_31(data)                                           (0x80000000&((data)<<31))
#define  PLLETN_WOW_CLK_wow_x27_clksel(data)                                     (0x00000002&((data)<<1))
#define  PLLETN_WOW_CLK_wow_gmac_clksel(data)                                    (0x00000001&(data))
#define  PLLETN_WOW_CLK_get_dummy_31(data)                                       ((0x80000000&(data))>>31)
#define  PLLETN_WOW_CLK_get_wow_x27_clksel(data)                                 ((0x00000002&(data))>>1)
#define  PLLETN_WOW_CLK_get_wow_gmac_clksel(data)                                (0x00000001&(data))

#define  PLLETN_WOW_DBG                                                         0x18016C14
#define  PLLETN_WOW_DBG_reg_addr                                                 "0xB8016C14"
#define  PLLETN_WOW_DBG_reg                                                      0xB8016C14
#define  PLLETN_WOW_DBG_inst_addr                                                "0x0004"
#define  set_PLLETN_WOW_DBG_reg(data)                                            (*((volatile unsigned int*)PLLETN_WOW_DBG_reg)=data)
#define  get_PLLETN_WOW_DBG_reg                                                  (*((volatile unsigned int*)PLLETN_WOW_DBG_reg))
#define  PLLETN_WOW_DBG_sel_xtal27m_cen_l_shift                                  (5)
#define  PLLETN_WOW_DBG_iso_dbg_en_shift                                         (4)
#define  PLLETN_WOW_DBG_sel_xtal25m_cen_l_shift                                  (3)
#define  PLLETN_WOW_DBG_etn_ocd_mode_shift                                       (2)
#define  PLLETN_WOW_DBG_mdcmdio_dbg_shift                                        (1)
#define  PLLETN_WOW_DBG_mac_phy_dbg_sel_shift                                    (0)
#define  PLLETN_WOW_DBG_sel_xtal27m_cen_l_mask                                   (0x00000020)
#define  PLLETN_WOW_DBG_iso_dbg_en_mask                                          (0x00000010)
#define  PLLETN_WOW_DBG_sel_xtal25m_cen_l_mask                                   (0x00000008)
#define  PLLETN_WOW_DBG_etn_ocd_mode_mask                                        (0x00000004)
#define  PLLETN_WOW_DBG_mdcmdio_dbg_mask                                         (0x00000002)
#define  PLLETN_WOW_DBG_mac_phy_dbg_sel_mask                                     (0x00000001)
#define  PLLETN_WOW_DBG_sel_xtal27m_cen_l(data)                                  (0x00000020&((data)<<5))
#define  PLLETN_WOW_DBG_iso_dbg_en(data)                                         (0x00000010&((data)<<4))
#define  PLLETN_WOW_DBG_sel_xtal25m_cen_l(data)                                  (0x00000008&((data)<<3))
#define  PLLETN_WOW_DBG_etn_ocd_mode(data)                                       (0x00000004&((data)<<2))
#define  PLLETN_WOW_DBG_mdcmdio_dbg(data)                                        (0x00000002&((data)<<1))
#define  PLLETN_WOW_DBG_mac_phy_dbg_sel(data)                                    (0x00000001&(data))
#define  PLLETN_WOW_DBG_get_sel_xtal27m_cen_l(data)                              ((0x00000020&(data))>>5)
#define  PLLETN_WOW_DBG_get_iso_dbg_en(data)                                     ((0x00000010&(data))>>4)
#define  PLLETN_WOW_DBG_get_sel_xtal25m_cen_l(data)                              ((0x00000008&(data))>>3)
#define  PLLETN_WOW_DBG_get_etn_ocd_mode(data)                                   ((0x00000004&(data))>>2)
#define  PLLETN_WOW_DBG_get_mdcmdio_dbg(data)                                    ((0x00000002&(data))>>1)
#define  PLLETN_WOW_DBG_get_mac_phy_dbg_sel(data)                                (0x00000001&(data))

#define  PLLETN_SYS_PLL_ETN1                                                    0x18016C18
#define  PLLETN_SYS_PLL_ETN1_reg_addr                                            "0xB8016C18"
#define  PLLETN_SYS_PLL_ETN1_reg                                                 0xB8016C18
#define  PLLETN_SYS_PLL_ETN1_inst_addr                                           "0x0005"
#define  set_PLLETN_SYS_PLL_ETN1_reg(data)                                       (*((volatile unsigned int*)PLLETN_SYS_PLL_ETN1_reg)=data)
#define  get_PLLETN_SYS_PLL_ETN1_reg                                             (*((volatile unsigned int*)PLLETN_SYS_PLL_ETN1_reg))
#define  PLLETN_SYS_PLL_ETN1_plletn_tielalf_shift                                (24)
#define  PLLETN_SYS_PLL_ETN1_plletn_pow_shift                                    (23)
#define  PLLETN_SYS_PLL_ETN1_plletn_powldo_shift                                 (22)
#define  PLLETN_SYS_PLL_ETN1_plletn_tielalf_mask                                 (0x01000000)
#define  PLLETN_SYS_PLL_ETN1_plletn_pow_mask                                     (0x00800000)
#define  PLLETN_SYS_PLL_ETN1_plletn_powldo_mask                                  (0x00400000)
#define  PLLETN_SYS_PLL_ETN1_plletn_tielalf(data)                                (0x01000000&((data)<<24))
#define  PLLETN_SYS_PLL_ETN1_plletn_pow(data)                                    (0x00800000&((data)<<23))
#define  PLLETN_SYS_PLL_ETN1_plletn_powldo(data)                                 (0x00400000&((data)<<22))
#define  PLLETN_SYS_PLL_ETN1_get_plletn_tielalf(data)                            ((0x01000000&(data))>>24)
#define  PLLETN_SYS_PLL_ETN1_get_plletn_pow(data)                                ((0x00800000&(data))>>23)
#define  PLLETN_SYS_PLL_ETN1_get_plletn_powldo(data)                             ((0x00400000&(data))>>22)

#define  PLLETN_INIT_AUTOLOAD_DONE                                              0x18016C1C
#define  PLLETN_INIT_AUTOLOAD_DONE_reg_addr                                      "0xB8016C1C"
#define  PLLETN_INIT_AUTOLOAD_DONE_reg                                           0xB8016C1C
#define  PLLETN_INIT_AUTOLOAD_DONE_inst_addr                                     "0x0006"
#define  set_PLLETN_INIT_AUTOLOAD_DONE_reg(data)                                 (*((volatile unsigned int*)PLLETN_INIT_AUTOLOAD_DONE_reg)=data)
#define  get_PLLETN_INIT_AUTOLOAD_DONE_reg                                       (*((volatile unsigned int*)PLLETN_INIT_AUTOLOAD_DONE_reg))
#define  PLLETN_INIT_AUTOLOAD_DONE_init_autoload_done_shift                      (0)
#define  PLLETN_INIT_AUTOLOAD_DONE_init_autoload_done_mask                       (0x00000001)
#define  PLLETN_INIT_AUTOLOAD_DONE_init_autoload_done(data)                      (0x00000001&(data))
#define  PLLETN_INIT_AUTOLOAD_DONE_get_init_autoload_done(data)                  (0x00000001&(data))

#define  PLLETN_ETN_ANALOG_PHY                                                  0x18016C38
#define  PLLETN_ETN_ANALOG_PHY_reg_addr                                          "0xB8016C38"
#define  PLLETN_ETN_ANALOG_PHY_reg                                               0xB8016C38
#define  PLLETN_ETN_ANALOG_PHY_inst_addr                                         "0x0007"
#define  set_PLLETN_ETN_ANALOG_PHY_reg(data)                                     (*((volatile unsigned int*)PLLETN_ETN_ANALOG_PHY_reg)=data)
#define  get_PLLETN_ETN_ANALOG_PHY_reg                                           (*((volatile unsigned int*)PLLETN_ETN_ANALOG_PHY_reg))
#define  PLLETN_ETN_ANALOG_PHY_powldo_l_shift                                    (0)
#define  PLLETN_ETN_ANALOG_PHY_powldo_l_mask                                     (0x00000001)
#define  PLLETN_ETN_ANALOG_PHY_powldo_l(data)                                    (0x00000001&(data))
#define  PLLETN_ETN_ANALOG_PHY_get_powldo_l(data)                                (0x00000001&(data))

#define  PLLETN_ETN_phy_info_reg                                                0x18016C3C
#define  PLLETN_ETN_phy_info_reg_reg_addr                                        "0xB8016C3C"
#define  PLLETN_ETN_phy_info_reg_reg                                             0xB8016C3C
#define  PLLETN_ETN_phy_info_reg_inst_addr                                       "0x0008"
#define  set_PLLETN_ETN_phy_info_reg_reg(data)                                   (*((volatile unsigned int*)PLLETN_ETN_phy_info_reg_reg)=data)
#define  get_PLLETN_ETN_phy_info_reg_reg                                         (*((volatile unsigned int*)PLLETN_ETN_phy_info_reg_reg))
#define  PLLETN_ETN_phy_info_reg_afe_pow_state_shift                             (29)
#define  PLLETN_ETN_phy_info_reg_por_dvth_cen_shift                              (2)
#define  PLLETN_ETN_phy_info_reg_por_avth_cen_shift                              (0)
#define  PLLETN_ETN_phy_info_reg_afe_pow_state_mask                              (0x20000000)
#define  PLLETN_ETN_phy_info_reg_por_dvth_cen_mask                               (0x0000000C)
#define  PLLETN_ETN_phy_info_reg_por_avth_cen_mask                               (0x00000003)
#define  PLLETN_ETN_phy_info_reg_afe_pow_state(data)                             (0x20000000&((data)<<29))
#define  PLLETN_ETN_phy_info_reg_por_dvth_cen(data)                              (0x0000000C&((data)<<2))
#define  PLLETN_ETN_phy_info_reg_por_avth_cen(data)                              (0x00000003&(data))
#define  PLLETN_ETN_phy_info_reg_get_afe_pow_state(data)                         ((0x20000000&(data))>>29)
#define  PLLETN_ETN_phy_info_reg_get_por_dvth_cen(data)                          ((0x0000000C&(data))>>2)
#define  PLLETN_ETN_phy_info_reg_get_por_avth_cen(data)                          (0x00000003&(data))

#define  PLLETN_sf_test_ctrl                                                    0x18016C40
#define  PLLETN_sf_test_ctrl_reg_addr                                            "0xB8016C40"
#define  PLLETN_sf_test_ctrl_reg                                                 0xB8016C40
#define  PLLETN_sf_test_ctrl_inst_addr                                           "0x0009"
#define  set_PLLETN_sf_test_ctrl_reg(data)                                       (*((volatile unsigned int*)PLLETN_sf_test_ctrl_reg)=data)
#define  get_PLLETN_sf_test_ctrl_reg                                             (*((volatile unsigned int*)PLLETN_sf_test_ctrl_reg))
#define  PLLETN_sf_test_ctrl_sf_rx_debug_bit_sel_shift                           (7)
#define  PLLETN_sf_test_ctrl_sf_rx_gated_shift                                   (6)
#define  PLLETN_sf_test_ctrl_sf_rx_start_shift                                   (5)
#define  PLLETN_sf_test_ctrl_sf_rx_mode_shift                                    (4)
#define  PLLETN_sf_test_ctrl_sf_tx_start_shift                                   (1)
#define  PLLETN_sf_test_ctrl_sf_tx_mode_shift                                    (0)
#define  PLLETN_sf_test_ctrl_sf_rx_debug_bit_sel_mask                            (0x00007F80)
#define  PLLETN_sf_test_ctrl_sf_rx_gated_mask                                    (0x00000040)
#define  PLLETN_sf_test_ctrl_sf_rx_start_mask                                    (0x00000020)
#define  PLLETN_sf_test_ctrl_sf_rx_mode_mask                                     (0x00000010)
#define  PLLETN_sf_test_ctrl_sf_tx_start_mask                                    (0x00000002)
#define  PLLETN_sf_test_ctrl_sf_tx_mode_mask                                     (0x00000001)
#define  PLLETN_sf_test_ctrl_sf_rx_debug_bit_sel(data)                           (0x00007F80&((data)<<7))
#define  PLLETN_sf_test_ctrl_sf_rx_gated(data)                                   (0x00000040&((data)<<6))
#define  PLLETN_sf_test_ctrl_sf_rx_start(data)                                   (0x00000020&((data)<<5))
#define  PLLETN_sf_test_ctrl_sf_rx_mode(data)                                    (0x00000010&((data)<<4))
#define  PLLETN_sf_test_ctrl_sf_tx_start(data)                                   (0x00000002&((data)<<1))
#define  PLLETN_sf_test_ctrl_sf_tx_mode(data)                                    (0x00000001&(data))
#define  PLLETN_sf_test_ctrl_get_sf_rx_debug_bit_sel(data)                       ((0x00007F80&(data))>>7)
#define  PLLETN_sf_test_ctrl_get_sf_rx_gated(data)                               ((0x00000040&(data))>>6)
#define  PLLETN_sf_test_ctrl_get_sf_rx_start(data)                               ((0x00000020&(data))>>5)
#define  PLLETN_sf_test_ctrl_get_sf_rx_mode(data)                                ((0x00000010&(data))>>4)
#define  PLLETN_sf_test_ctrl_get_sf_tx_start(data)                               ((0x00000002&(data))>>1)
#define  PLLETN_sf_test_ctrl_get_sf_tx_mode(data)                                (0x00000001&(data))

#define  PLLETN_sf_test_status                                                  0x18016C44
#define  PLLETN_sf_test_status_reg_addr                                          "0xB8016C44"
#define  PLLETN_sf_test_status_reg                                               0xB8016C44
#define  PLLETN_sf_test_status_inst_addr                                         "0x000A"
#define  set_PLLETN_sf_test_status_reg(data)                                     (*((volatile unsigned int*)PLLETN_sf_test_status_reg)=data)
#define  get_PLLETN_sf_test_status_reg                                           (*((volatile unsigned int*)PLLETN_sf_test_status_reg))
#define  PLLETN_sf_test_status_reg_sf_rx_fail_bit_status_ro_shift                (6)
#define  PLLETN_sf_test_status_reg_sf_rx_err_shift                               (5)
#define  PLLETN_sf_test_status_reg_sf_rx_done_shift                              (4)
#define  PLLETN_sf_test_status_reg_sf_tx_work_shift                              (0)
#define  PLLETN_sf_test_status_reg_sf_rx_fail_bit_status_ro_mask                 (0x00000040)
#define  PLLETN_sf_test_status_reg_sf_rx_err_mask                                (0x00000020)
#define  PLLETN_sf_test_status_reg_sf_rx_done_mask                               (0x00000010)
#define  PLLETN_sf_test_status_reg_sf_tx_work_mask                               (0x00000001)
#define  PLLETN_sf_test_status_reg_sf_rx_fail_bit_status_ro(data)                (0x00000040&((data)<<6))
#define  PLLETN_sf_test_status_reg_sf_rx_err(data)                               (0x00000020&((data)<<5))
#define  PLLETN_sf_test_status_reg_sf_rx_done(data)                              (0x00000010&((data)<<4))
#define  PLLETN_sf_test_status_reg_sf_tx_work(data)                              (0x00000001&(data))
#define  PLLETN_sf_test_status_get_reg_sf_rx_fail_bit_status_ro(data)            ((0x00000040&(data))>>6)
#define  PLLETN_sf_test_status_get_reg_sf_rx_err(data)                           ((0x00000020&(data))>>5)
#define  PLLETN_sf_test_status_get_reg_sf_rx_done(data)                          ((0x00000010&(data))>>4)
#define  PLLETN_sf_test_status_get_reg_sf_tx_work(data)                          (0x00000001&(data))

#define  PLLETN_mp_cov_ctrl                                                     0x18016C48
#define  PLLETN_mp_cov_ctrl_reg_addr                                             "0xB8016C48"
#define  PLLETN_mp_cov_ctrl_reg                                                  0xB8016C48
#define  PLLETN_mp_cov_ctrl_inst_addr                                            "0x000B"
#define  set_PLLETN_mp_cov_ctrl_reg(data)                                        (*((volatile unsigned int*)PLLETN_mp_cov_ctrl_reg)=data)
#define  get_PLLETN_mp_cov_ctrl_reg                                              (*((volatile unsigned int*)PLLETN_mp_cov_ctrl_reg))
#define  PLLETN_mp_cov_ctrl_mp_cov_value_shift                                   (4)
#define  PLLETN_mp_cov_ctrl_mp_cov_mode_shift                                    (0)
#define  PLLETN_mp_cov_ctrl_mp_cov_value_mask                                    (0x00000010)
#define  PLLETN_mp_cov_ctrl_mp_cov_mode_mask                                     (0x00000001)
#define  PLLETN_mp_cov_ctrl_mp_cov_value(data)                                   (0x00000010&((data)<<4))
#define  PLLETN_mp_cov_ctrl_mp_cov_mode(data)                                    (0x00000001&(data))
#define  PLLETN_mp_cov_ctrl_get_mp_cov_value(data)                               ((0x00000010&(data))>>4)
#define  PLLETN_mp_cov_ctrl_get_mp_cov_mode(data)                                (0x00000001&(data))

#ifndef LITTLE_ENDIAN //apply BIG_ENDIAN

//======PLLETN register structure define==========

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  dummy18016c00_4:1;
        RBus_UInt32  rstn_getn_phy:1;
        RBus_UInt32  rstn_getn_mac:1;
        RBus_UInt32  rstn_getn_sys:1;
        RBus_UInt32  write_data:1;
    };
}plletn_getn_rst_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  res2:1;
        RBus_UInt32  clken_getn_mac:1;
        RBus_UInt32  clken_getn_sys:1;
        RBus_UInt32  write_data:1;
    };
}plletn_getn_clken_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  gmac_async_gating:1;
        RBus_UInt32  gmac_async_rstsel:1;
    };
}plletn_mac_async_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dummy18016c10_31:1;
        RBus_UInt32  res1:27;
        RBus_UInt32  res2:2;
        RBus_UInt32  wow_x27_clksel:1;
        RBus_UInt32  wow_gmac_clksel:1;
    };
}plletn_wow_clk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  sel_xtal27m_cen_l:1;
        RBus_UInt32  iso_dbg_en:1;
        RBus_UInt32  sel_xtal25m_cen_l:1;
        RBus_UInt32  etn_ocd_mode:1;
        RBus_UInt32  mdcmdio_dbg:1;
        RBus_UInt32  mac_phy_dbg_sel:1;
    };
}plletn_wow_dbg_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:7;
        RBus_UInt32  plletn_tielalf:1;
        RBus_UInt32  plletn_pow:1;
        RBus_UInt32  plletn_powldo:1;
        RBus_UInt32  res2:22;
    };
}plletn_sys_pll_etn1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  init_autoload_done:1;
    };
}plletn_init_autoload_done_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  powldo_l:1;
    };
}plletn_etn_analog_phy_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:1;
        RBus_UInt32  res2:1;
        RBus_UInt32  afe_pow_state:1;
        RBus_UInt32  res3:5;
        RBus_UInt32  res4:16;
        RBus_UInt32  res5:4;
        RBus_UInt32  por_dvth_cen:2;
        RBus_UInt32  por_avth_cen:2;
    };
}plletn_etn_phy_info_reg_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:17;
        RBus_UInt32  sf_rx_debug_bit_sel:8;
        RBus_UInt32  sf_rx_gated:1;
        RBus_UInt32  sf_rx_start:1;
        RBus_UInt32  sf_rx_mode:1;
        RBus_UInt32  res2:2;
        RBus_UInt32  sf_tx_start:1;
        RBus_UInt32  sf_tx_mode:1;
    };
}plletn_sf_test_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:25;
        RBus_UInt32  reg_sf_rx_fail_bit_status_ro:1;
        RBus_UInt32  reg_sf_rx_err:1;
        RBus_UInt32  reg_sf_rx_done:1;
        RBus_UInt32  res2:3;
        RBus_UInt32  reg_sf_tx_work:1;
    };
}plletn_sf_test_status_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  mp_cov_value:1;
        RBus_UInt32  res2:3;
        RBus_UInt32  mp_cov_mode:1;
    };
}plletn_mp_cov_ctrl_RBUS;

#else //apply LITTLE_ENDIAN

//======PLLETN register structure define==========

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  write_data:1;
        RBus_UInt32  rstn_getn_sys:1;
        RBus_UInt32  rstn_getn_mac:1;
        RBus_UInt32  rstn_getn_phy:1;
        RBus_UInt32  dummy18016c00_4:1;
        RBus_UInt32  res1:27;
    };
}plletn_getn_rst_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  write_data:1;
        RBus_UInt32  clken_getn_sys:1;
        RBus_UInt32  clken_getn_mac:1;
        RBus_UInt32  res1:1;
        RBus_UInt32  res2:28;
    };
}plletn_getn_clken_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  gmac_async_rstsel:1;
        RBus_UInt32  gmac_async_gating:1;
        RBus_UInt32  res1:30;
    };
}plletn_mac_async_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  wow_gmac_clksel:1;
        RBus_UInt32  wow_x27_clksel:1;
        RBus_UInt32  res1:2;
        RBus_UInt32  res2:27;
        RBus_UInt32  dummy18016c10_31:1;
    };
}plletn_wow_clk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  mac_phy_dbg_sel:1;
        RBus_UInt32  mdcmdio_dbg:1;
        RBus_UInt32  etn_ocd_mode:1;
        RBus_UInt32  sel_xtal25m_cen_l:1;
        RBus_UInt32  iso_dbg_en:1;
        RBus_UInt32  sel_xtal27m_cen_l:1;
        RBus_UInt32  res1:26;
    };
}plletn_wow_dbg_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:22;
        RBus_UInt32  plletn_powldo:1;
        RBus_UInt32  plletn_pow:1;
        RBus_UInt32  plletn_tielalf:1;
        RBus_UInt32  res2:7;
    };
}plletn_sys_pll_etn1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  init_autoload_done:1;
        RBus_UInt32  res1:31;
    };
}plletn_init_autoload_done_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  powldo_l:1;
        RBus_UInt32  res1:31;
    };
}plletn_etn_analog_phy_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  por_avth_cen:2;
        RBus_UInt32  por_dvth_cen:2;
        RBus_UInt32  res1:4;
        RBus_UInt32  res2:16;
        RBus_UInt32  res3:5;
        RBus_UInt32  afe_pow_state:1;
        RBus_UInt32  res4:1;
        RBus_UInt32  res5:1;
    };
}plletn_etn_phy_info_reg_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  sf_tx_mode:1;
        RBus_UInt32  sf_tx_start:1;
        RBus_UInt32  res1:2;
        RBus_UInt32  sf_rx_mode:1;
        RBus_UInt32  sf_rx_start:1;
        RBus_UInt32  sf_rx_gated:1;
        RBus_UInt32  sf_rx_debug_bit_sel:8;
        RBus_UInt32  res2:17;
    };
}plletn_sf_test_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  reg_sf_tx_work:1;
        RBus_UInt32  res1:3;
        RBus_UInt32  reg_sf_rx_done:1;
        RBus_UInt32  reg_sf_rx_err:1;
        RBus_UInt32  reg_sf_rx_fail_bit_status_ro:1;
        RBus_UInt32  res2:25;
    };
}plletn_sf_test_status_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  mp_cov_mode:1;
        RBus_UInt32  res1:3;
        RBus_UInt32  mp_cov_value:1;
        RBus_UInt32  res2:27;
    };
}plletn_mp_cov_ctrl_RBUS;




#endif 


#endif 
