$comment
	File created using the following command:
		vcd file outputs.msim.vcd -direction
$end
$date
	Thu Nov 03 10:48:47 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module outputs_vlg_vec_tst $end
$var reg 8 ! address [7:0] $end
$var reg 1 " clock $end
$var reg 8 # data_in [7:0] $end
$var reg 1 $ reset $end
$var reg 1 % writen $end
$var wire 1 & port_out_00 [7] $end
$var wire 1 ' port_out_00 [6] $end
$var wire 1 ( port_out_00 [5] $end
$var wire 1 ) port_out_00 [4] $end
$var wire 1 * port_out_00 [3] $end
$var wire 1 + port_out_00 [2] $end
$var wire 1 , port_out_00 [1] $end
$var wire 1 - port_out_00 [0] $end
$var wire 1 . port_out_01 [7] $end
$var wire 1 / port_out_01 [6] $end
$var wire 1 0 port_out_01 [5] $end
$var wire 1 1 port_out_01 [4] $end
$var wire 1 2 port_out_01 [3] $end
$var wire 1 3 port_out_01 [2] $end
$var wire 1 4 port_out_01 [1] $end
$var wire 1 5 port_out_01 [0] $end
$var wire 1 6 sampler $end
$scope module i1 $end
$var wire 1 7 gnd $end
$var wire 1 8 vcc $end
$var wire 1 9 unknown $end
$var tri1 1 : devclrn $end
$var tri1 1 ; devpor $end
$var tri1 1 < devoe $end
$var wire 1 = port_out_00[0]~output_o $end
$var wire 1 > port_out_00[1]~output_o $end
$var wire 1 ? port_out_00[2]~output_o $end
$var wire 1 @ port_out_00[3]~output_o $end
$var wire 1 A port_out_00[4]~output_o $end
$var wire 1 B port_out_00[5]~output_o $end
$var wire 1 C port_out_00[6]~output_o $end
$var wire 1 D port_out_00[7]~output_o $end
$var wire 1 E port_out_01[0]~output_o $end
$var wire 1 F port_out_01[1]~output_o $end
$var wire 1 G port_out_01[2]~output_o $end
$var wire 1 H port_out_01[3]~output_o $end
$var wire 1 I port_out_01[4]~output_o $end
$var wire 1 J port_out_01[5]~output_o $end
$var wire 1 K port_out_01[6]~output_o $end
$var wire 1 L port_out_01[7]~output_o $end
$var wire 1 M clock~input_o $end
$var wire 1 N clock~inputclkctrl_outclk $end
$var wire 1 O data_in[0]~input_o $end
$var wire 1 P reset~input_o $end
$var wire 1 Q reset~inputclkctrl_outclk $end
$var wire 1 R address[7]~input_o $end
$var wire 1 S address[6]~input_o $end
$var wire 1 T writen~input_o $end
$var wire 1 U address[5]~input_o $end
$var wire 1 V U3~1_combout $end
$var wire 1 W address[0]~input_o $end
$var wire 1 X address[3]~input_o $end
$var wire 1 Y address[2]~input_o $end
$var wire 1 Z address[1]~input_o $end
$var wire 1 [ address[4]~input_o $end
$var wire 1 \ U3~0_combout $end
$var wire 1 ] U3~2_combout $end
$var wire 1 ^ port_out_00[0]~reg0_q $end
$var wire 1 _ data_in[1]~input_o $end
$var wire 1 ` port_out_00[1]~reg0feeder_combout $end
$var wire 1 a port_out_00[1]~reg0_q $end
$var wire 1 b data_in[2]~input_o $end
$var wire 1 c port_out_00[2]~reg0feeder_combout $end
$var wire 1 d port_out_00[2]~reg0_q $end
$var wire 1 e data_in[3]~input_o $end
$var wire 1 f port_out_00[3]~reg0_q $end
$var wire 1 g data_in[4]~input_o $end
$var wire 1 h port_out_00[4]~reg0_q $end
$var wire 1 i data_in[5]~input_o $end
$var wire 1 j port_out_00[5]~reg0feeder_combout $end
$var wire 1 k port_out_00[5]~reg0_q $end
$var wire 1 l data_in[6]~input_o $end
$var wire 1 m port_out_00[6]~reg0feeder_combout $end
$var wire 1 n port_out_00[6]~reg0_q $end
$var wire 1 o data_in[7]~input_o $end
$var wire 1 p port_out_00[7]~reg0_q $end
$var wire 1 q U4~0_combout $end
$var wire 1 r port_out_01[0]~reg0_q $end
$var wire 1 s port_out_01[1]~reg0feeder_combout $end
$var wire 1 t port_out_01[1]~reg0_q $end
$var wire 1 u port_out_01[2]~reg0feeder_combout $end
$var wire 1 v port_out_01[2]~reg0_q $end
$var wire 1 w port_out_01[3]~reg0_q $end
$var wire 1 x port_out_01[4]~reg0_q $end
$var wire 1 y port_out_01[5]~reg0feeder_combout $end
$var wire 1 z port_out_01[5]~reg0_q $end
$var wire 1 { port_out_01[6]~reg0feeder_combout $end
$var wire 1 | port_out_01[6]~reg0_q $end
$var wire 1 } port_out_01[7]~reg0_q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11011111 !
0"
b101 #
1$
1%
0-
0,
0+
0*
0)
0(
0'
0&
05
04
03
02
01
00
0/
0.
x6
07
18
x9
1:
1;
1<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
1O
1P
1Q
1R
1S
1T
0U
0V
1W
1X
1Y
1Z
1[
0\
0]
0^
0_
0`
0a
1b
1c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
1u
0v
0w
0x
0y
0z
0{
0|
0}
$end
#50000
b11111111 !
b11101111 !
b11100111 !
b11100011 !
b11100001 !
b11100000 !
1"
0W
0Z
0Y
0X
0[
1U
1M
1N
06
1\
1V
1]
#100000
b11100001 !
0"
1W
0M
0N
16
1q
0]
#150000
b11100011 !
b11100010 !
1"
0W
1Z
1M
1N
06
0q
1]
0\
0]
1v
1r
1G
1E
13
15
#200000
b11100011 !
0"
1W
0M
0N
16
#250000
b11100111 !
b11100101 !
b11100100 !
1"
0W
0Z
1Y
1M
1N
06
#300000
b11100101 !
0"
1W
0M
0N
16
#350000
b11100111 !
b11100110 !
1"
0W
1Z
1M
1N
06
#400000
b11100111 !
0"
1W
0M
0N
16
#450000
b11101111 !
b11101011 !
b11101001 !
b11101000 !
1"
0W
0Z
0Y
1X
1M
1N
06
#500000
b11101001 !
0"
1W
0M
0N
16
#550000
b11101011 !
b11101010 !
1"
0W
1Z
1M
1N
06
#600000
b11101011 !
0"
1W
0M
0N
16
#650000
b11101111 !
b11101101 !
b11101100 !
1"
0W
0Z
1Y
1M
1N
06
#700000
b11101101 !
0"
1W
0M
0N
16
#750000
b11101111 !
b11101110 !
1"
0W
1Z
1M
1N
06
#800000
b11101111 !
0"
1W
0M
0N
16
#850000
b11111111 !
b11110111 !
b11110011 !
b11110001 !
b11110000 !
1"
0W
0Z
0Y
0X
1[
1M
1N
06
#900000
b11110001 !
0"
1W
0M
0N
16
#950000
b11110011 !
b11110010 !
1"
0W
1Z
1M
1N
06
#1000000
