name: ADC12_Common
description: Analog-to-Digital Converter
groupName: ADC
baseAddress: 1107460864
registers:
- name: ADC12_CSR
  displayName: ADC12_CSR
  description: ADC common status register
  addressOffset: 0
  size: 32
  access: read-only
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: ADRDY_MST
    description: "Master ADC ready\nThis bit is a copy of the ADRDY bit in the corresponding
      ADC_ISR register."
    bitOffset: 0
    bitWidth: 1
    access: read-only
  - name: EOSMP_MST
    description: "End of Sampling phase flag of the master ADC\nThis bit is a copy
      of the EOSMP bit in the corresponding ADC_ISR register."
    bitOffset: 1
    bitWidth: 1
    access: read-only
  - name: EOC_MST
    description: "End of regular conversion of the master ADC\nThis bit is a copy
      of the EOC bit in the corresponding ADC_ISR register."
    bitOffset: 2
    bitWidth: 1
    access: read-only
  - name: EOS_MST
    description: "End of regular sequence flag of the master ADC\nThis bit is a copy
      of the EOS bit in the corresponding ADC_ISR register."
    bitOffset: 3
    bitWidth: 1
    access: read-only
  - name: OVR_MST
    description: "Overrun flag of the master ADC\nThis bit is a copy of the OVR bit
      in the corresponding ADC_ISR register."
    bitOffset: 4
    bitWidth: 1
    access: read-only
  - name: JEOC_MST
    description: "End of injected conversion flag of the master ADC\nThis bit is a
      copy of the JEOC bit in the corresponding ADC_ISR register."
    bitOffset: 5
    bitWidth: 1
    access: read-only
  - name: JEOS_MST
    description: "End of injected sequence flag of the master ADC\nThis bit is a copy
      of the JEOS bit in the corresponding ADC_ISR register."
    bitOffset: 6
    bitWidth: 1
    access: read-only
  - name: AWD1_MST
    description: "Analog watchdog 1 flag of the master ADC\nThis bit is a copy of
      the AWD1 bit in the corresponding ADC_ISR register."
    bitOffset: 7
    bitWidth: 1
    access: read-only
  - name: AWD2_MST
    description: "Analog watchdog 2 flag of the master ADC\nThis bit is a copy of
      the AWD2 bit in the corresponding ADC_ISR register."
    bitOffset: 8
    bitWidth: 1
    access: read-only
  - name: AWD3_MST
    description: "Analog watchdog 3 flag of the master ADC\nThis bit is a copy of
      the AWD3 bit in the corresponding ADC_ISR register."
    bitOffset: 9
    bitWidth: 1
    access: read-only
  - name: LDORDY_MST
    description: "ADC voltage regulator ready flag of the master ADC\nThis bit is
      a copy of the LDORDY bit of the corresponding ADC_ISR register."
    bitOffset: 12
    bitWidth: 1
    access: read-only
  - name: ADRDY_SLV
    description: "Slave ADC ready\nThis bit is a copy of the ADRDY bit in the corresponding
      ADCx+1_ISR register."
    bitOffset: 16
    bitWidth: 1
    access: read-only
  - name: EOSMP_SLV
    description: "End of Sampling phase flag of the slave ADC\nThis bit is a copy
      of the EOSMP2 bit in the corresponding ADCx+1_ISR register."
    bitOffset: 17
    bitWidth: 1
    access: read-only
  - name: EOC_SLV
    description: "End of regular conversion of the slave ADC\nThis bit is a copy of
      the EOC bit in the corresponding ADCx+1_ISR register."
    bitOffset: 18
    bitWidth: 1
    access: read-only
  - name: EOS_SLV
    description: "End of regular sequence flag of the slave ADC\nThis bit is a copy
      of the EOS bit in the corresponding ADCx+1_ISR register."
    bitOffset: 19
    bitWidth: 1
    access: read-only
  - name: OVR_SLV
    description: "Overrun flag of the slave ADC\nThis bit is a copy of the OVR bit
      in the corresponding ADCx+1_ISR register."
    bitOffset: 20
    bitWidth: 1
    access: read-only
  - name: JEOC_SLV
    description: "End of injected conversion flag of the slave ADC\nThis bit is a
      copy of the JEOC bit in the corresponding ADCx+1_ISR register."
    bitOffset: 21
    bitWidth: 1
    access: read-only
  - name: JEOS_SLV
    description: "End of injected sequence flag of the slave ADC\nThis bit is a copy
      of the JEOS bit in the corresponding ADCx+1_ISR register."
    bitOffset: 22
    bitWidth: 1
    access: read-only
  - name: AWD1_SLV
    description: "Analog watchdog 1 flag of the slave ADC\nThis bit is a copy of the
      AWD1 bit in the corresponding ADCx+1_ISR register."
    bitOffset: 23
    bitWidth: 1
    access: read-only
  - name: AWD2_SLV
    description: "Analog watchdog 2 flag of the slave ADC\nThis bit is a copy of the
      AWD2 bit in the corresponding ADCx+1_ISR register."
    bitOffset: 24
    bitWidth: 1
    access: read-only
  - name: AWD3_SLV
    description: "Analog watchdog 3 flag of the slave ADC\nThis bit is a copy of the
      AWD3 bit in the corresponding ADCx+1_ISR register."
    bitOffset: 25
    bitWidth: 1
    access: read-only
  - name: LDORDY_SLV
    description: "ADC voltage regulator ready flag of the slave ADC\nThis bit is a
      copy of the LDORDY bit of the corresponding ADCx+1_ISR register."
    bitOffset: 28
    bitWidth: 1
    access: read-only
- name: ADC12_CCR
  displayName: ADC12_CCR
  description: ADC_CCR system control register
  addressOffset: 8
  size: 32
  access: read-write
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: DUAL
    description: "Dual ADC mode selection\nThese bits are written by software to select
      the operating mode.\nAll the ADCs are independent:\nThe configurations 00001
      to 01001 correspond to the following operating modes: Dual mode, master and
      slave ADCs working together:\nAll other combinations are reserved and must not
      be programmed\nNote: The software is allowed to write these bits only when the
      ADCs are disabled (ADCAL = 0, JADSTART = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0
      and ADEN = 0)."
    bitOffset: 0
    bitWidth: 5
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Independent mode
      value: 0
    - name: B_0x1
      description: Combined regular simultaneous + injected simultaneous mode
      value: 1
    - name: B_0x2
      description: Combined regular simultaneous + alternate trigger mode
      value: 2
    - name: B_0x3
      description: Combined Interleaved mode + injected simultaneous mode
      value: 3
    - name: B_0x5
      description: Injected simultaneous mode only
      value: 5
    - name: B_0x6
      description: Regular simultaneous mode only
      value: 6
    - name: B_0x7
      description: Interleaved mode only
      value: 7
    - name: B_0x9
      description: Alternate trigger mode only
      value: 9
  - name: DELAY
    description: "Delay between the end of the master ADC sampling phase and the beginning
      of\nthe slave ADC sampling phase.\nThese bits are set and cleared by software.
      These bits are used in dual interleaved modes. Refer to  for the value of ADC
      resolution versus DELAY bits values.\nNote: The software is allowed to write
      these bits only when the ADCs are disabled (ADCAL = 0, JADSTART = 0, ADSTART = 0,
      ADSTP = 0, ADDIS = 0 and ADEN = 0)."
    bitOffset: 8
    bitWidth: 4
    access: read-write
  - name: DAMDF
    description: "Dual ADC Mode Data Format\nThis bit-field is set and cleared by
      software. It specifies the data format in the common data register ADC12_CDR.\n\
      Note: The software is allowed to write these bits only when ADSTART = 0 (which
      ensures that no regular conversion is ongoing)."
    bitOffset: 14
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Dual ADC mode without data packing (ADC12_CDR and ADC12_CDR2 
        registers not used).
      value: 0
    - name: B_0x2
      description: Data formatting mode for 32 down to 10-bit resolution
      value: 2
    - name: B_0x3
      description: Data formatting mode for 8-bit resolution
      value: 3
  - name: PRESC
    description: "ADC prescaler\nThese bits are set and cleared by software to select
      the frequency of the ADC clock. The clock is common to all ADCs.\nOthers: Reserved,
      must not be used\nNote: The software is allowed to write this bit only when
      the ADCs are disabled (ADCAL = 0, JADSTART = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0
      and ADEN = 0)."
    bitOffset: 18
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: input ADC clock not divided
      value: 0
    - name: B_0x1
      description: input ADC clock divided by 2
      value: 1
    - name: B_0x2
      description: input ADC clock divided by 4
      value: 2
    - name: B_0x3
      description: input ADC clock divided by 6
      value: 3
    - name: B_0x4
      description: input ADC clock divided by 8
      value: 4
    - name: B_0x5
      description: input ADC clock divided by 10
      value: 5
    - name: B_0x6
      description: input ADC clock divided by 12
      value: 6
    - name: B_0x7
      description: input ADC clock divided by 16
      value: 7
    - name: B_0x8
      description: input ADC clock divided by 32
      value: 8
    - name: B_0x9
      description: input ADC clock divided by 64
      value: 9
    - name: B_0xA
      description: input ADC clock divided by 128
      value: 10
    - name: B_0xB
      description: input ADC clock divided by 256
      value: 11
  - name: VREFEN
    description: "VREFINT enable\nThis bit is set and cleared by software to enable/disable
      the VREFINT buffer.\nNote: The software is allowed to write this bit only when
      the ADCs are disabled (ADCAL = 0, JADSTART = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0
      and ADEN = 0)."
    bitOffset: 22
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: VREFINT channel disabled
      value: 0
    - name: B_0x1
      description: VREFINT channel enabled
      value: 1
  - name: VSENSESEL
    description: "Temperature sensor voltage selection\nThis bit is set and cleared
      by software to control the temperature sensor channel.\nNote: The software is
      allowed to write this bit only when the ADCs are disabled (ADCAL = 0, JADSTART = 0,
      ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0)."
    bitOffset: 23
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Temperature sensor channel disabled
      value: 0
    - name: B_0x1
      description: Temperature sensor channel enabled
      value: 1
  - name: VBATEN
    description: "VBAT enable\nThis bit is set and cleared by software to control
      the VBAT channel.\nNote: The software is allowed to write this bit only when
      the ADCs are disabled (ADCAL = 0, JADSTART = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0
      and ADEN = 0)."
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: VBAT channel disabled
      value: 0
    - name: B_0x1
      description: VBAT channel enabled
      value: 1
- name: ADC12_CDR
  displayName: ADC12_CDR
  description: ADC common regular data register for dual mode
  addressOffset: 12
  size: 32
  access: read-only
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: RDATA_MST
    description: "Regular data of the master ADC.\nIn dual mode, these bits contain
      the regular data of the master ADC. Refer to .\nThe data alignment is applied
      as described in offset (ADC_DR, ADC_JDRy, OFFSETy, OFFSETy_CH, OVSS, LSHIFT,
      USAT, SSAT))\nIn DAMDF[1:0] = 11 mode, bits 15:8 contains SLV_ADC_DR[7:0], bits
      7:0 contains MST_ADC_DR[7:0]."
    bitOffset: 0
    bitWidth: 16
    access: read-only
  - name: RDATA_SLV
    description: "Regular data of the slave ADC\nIn dual mode, these bits contain
      the regular data of the slave ADC. Refer to Dual ADC modes.\nThe data alignment
      is applied as described in offset (ADC_DR, ADC_JDRy, OFFSETy, OFFSETy_CH, OVSS,
      LSHIFT, USAT, SSAT))"
    bitOffset: 16
    bitWidth: 16
    access: read-only
- name: ADC12_CDR2
  displayName: ADC12_CDR2
  description: ADC common regular data register for 32-bit dual mode
  addressOffset: 16
  size: 32
  access: read-only
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: RDATA_ALT
    description: "Regular data of the master/slave alternated ADCs\nIn dual mode,
      these bits alternatively contains the regular 32-bit data of the master and
      the slave ADC. Refer to .\nThe data alignment is applied as described in (ADC_DR,
      ADC_JDRy, OFFSETy, OFFSETy_CH, OVSS, LSHIFT, USAT, SSAT)."
    bitOffset: 0
    bitWidth: 32
    access: read-only
addressBlocks:
- offset: 0
  size: 20
  usage: registers
