{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521125915016 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521125915016 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 15 23:58:34 2018 " "Processing started: Thu Mar 15 23:58:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521125915016 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521125915016 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscv -c riscv_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscv -c riscv_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521125915016 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1521125915594 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1521125915594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cygwin64/home/tatsu/work/repo/riscv/src/rtl/gen_gr.v 1 1 " "Found 1 design units, including 1 entities, in source file /cygwin64/home/tatsu/work/repo/riscv/src/rtl/gen_gr.v" { { "Info" "ISGN_ENTITY_NAME" "1 gen_gr " "Found entity 1: gen_gr" {  } { { "../src/rtl/gen_gr.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/gen_gr.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521125928033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521125928033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cygwin64/home/tatsu/work/repo/riscv/src/rtl/rv32i_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /cygwin64/home/tatsu/work/repo/riscv/src/rtl/rv32i_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_core " "Found entity 1: rv32i_core" {  } { { "../src/rtl/rv32i_core.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/rv32i_core.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521125928033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521125928033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cygwin64/home/tatsu/work/repo/riscv/src/rtl/sim_top.v 0 0 " "Found 0 design units, including 0 entities, in source file /cygwin64/home/tatsu/work/repo/riscv/src/rtl/sim_top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521125928048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cygwin64/home/tatsu/work/repo/riscv/ip/onchipram/onchipram.v 1 1 " "Found 1 design units, including 1 entities, in source file /cygwin64/home/tatsu/work/repo/riscv/ip/onchipram/onchipram.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnChipRAM " "Found entity 1: OnChipRAM" {  } { { "../ip/OnChipRAM/OnChipRAM.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/ip/OnChipRAM/OnChipRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521125928048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521125928048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cygwin64/home/tatsu/work/repo/riscv/ip/coderom/coderom.v 1 1 " "Found 1 design units, including 1 entities, in source file /cygwin64/home/tatsu/work/repo/riscv/ip/coderom/coderom.v" { { "Info" "ISGN_ENTITY_NAME" "1 CodeROM " "Found entity 1: CodeROM" {  } { { "../ip/CodeROM/CodeROM.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/ip/CodeROM/CodeROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521125928048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521125928048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cygwin64/home/tatsu/work/repo/riscv/src/rtl/seg7_ctrl.v 2 2 " "Found 2 design units, including 2 entities, in source file /cygwin64/home/tatsu/work/repo/riscv/src/rtl/seg7_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_ctrl " "Found entity 1: seg7_ctrl" {  } { { "../src/rtl/seg7_ctrl.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/seg7_ctrl.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521125928048 ""} { "Info" "ISGN_ENTITY_NAME" "2 digit_dec " "Found entity 2: digit_dec" {  } { { "../src/rtl/seg7_ctrl.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/seg7_ctrl.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521125928048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521125928048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cygwin64/home/tatsu/work/repo/riscv/src/rtl/rom_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file /cygwin64/home/tatsu/work/repo/riscv/src/rtl/rom_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_wrap " "Found entity 1: rom_wrap" {  } { { "../src/rtl/rom_wrap.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/rom_wrap.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521125928048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521125928048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_top " "Found entity 1: riscv_top" {  } { { "../src/rtl/riscv_top.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521125928064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521125928064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cygwin64/home/tatsu/work/repo/riscv/src/rtl/ram_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file /cygwin64/home/tatsu/work/repo/riscv/src/rtl/ram_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_wrap " "Found entity 1: ram_wrap" {  } { { "../src/rtl/ram_wrap.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/ram_wrap.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521125928064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521125928064 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "riscv_top " "Elaborating entity \"riscv_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1521125928111 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_core_rst_n riscv_top.v(39) " "Verilog HDL or VHDL warning at riscv_top.v(39): object \"_core_rst_n\" assigned a value but never read" {  } { { "../src/rtl/riscv_top.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521125928127 "|riscv_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_core_m_clock riscv_top.v(40) " "Verilog HDL or VHDL warning at riscv_top.v(40): object \"_core_m_clock\" assigned a value but never read" {  } { { "../src/rtl/riscv_top.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521125928127 "|riscv_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_rom_rst_n riscv_top.v(43) " "Verilog HDL or VHDL warning at riscv_top.v(43): object \"_rom_rst_n\" assigned a value but never read" {  } { { "../src/rtl/riscv_top.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521125928127 "|riscv_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_rom_m_clock riscv_top.v(44) " "Verilog HDL or VHDL warning at riscv_top.v(44): object \"_rom_m_clock\" assigned a value but never read" {  } { { "../src/rtl/riscv_top.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521125928127 "|riscv_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_ram_rst_n riscv_top.v(50) " "Verilog HDL or VHDL warning at riscv_top.v(50): object \"_ram_rst_n\" assigned a value but never read" {  } { { "../src/rtl/riscv_top.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521125928127 "|riscv_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_ram_m_clock riscv_top.v(51) " "Verilog HDL or VHDL warning at riscv_top.v(51): object \"_ram_m_clock\" assigned a value but never read" {  } { { "../src/rtl/riscv_top.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521125928127 "|riscv_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_segc_rst_n riscv_top.v(59) " "Verilog HDL or VHDL warning at riscv_top.v(59): object \"_segc_rst_n\" assigned a value but never read" {  } { { "../src/rtl/riscv_top.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521125928127 "|riscv_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_segc_m_clock riscv_top.v(60) " "Verilog HDL or VHDL warning at riscv_top.v(60): object \"_segc_m_clock\" assigned a value but never read" {  } { { "../src/rtl/riscv_top.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521125928127 "|riscv_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_ctrl seg7_ctrl:segc " "Elaborating entity \"seg7_ctrl\" for hierarchy \"seg7_ctrl:segc\"" {  } { { "../src/rtl/riscv_top.v" "segc" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521125928142 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_dec_rst_n seg7_ctrl.v(27) " "Verilog HDL or VHDL warning at seg7_ctrl.v(27): object \"_dec_rst_n\" assigned a value but never read" {  } { { "../src/rtl/seg7_ctrl.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/seg7_ctrl.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521125928142 "|riscv_top|seg7_ctrl:segc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_dec_m_clock seg7_ctrl.v(28) " "Verilog HDL or VHDL warning at seg7_ctrl.v(28): object \"_dec_m_clock\" assigned a value but never read" {  } { { "../src/rtl/seg7_ctrl.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/seg7_ctrl.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521125928142 "|riscv_top|seg7_ctrl:segc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_dec_5_rst_n seg7_ctrl.v(31) " "Verilog HDL or VHDL warning at seg7_ctrl.v(31): object \"_dec_5_rst_n\" assigned a value but never read" {  } { { "../src/rtl/seg7_ctrl.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/seg7_ctrl.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521125928142 "|riscv_top|seg7_ctrl:segc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_dec_5_m_clock seg7_ctrl.v(32) " "Verilog HDL or VHDL warning at seg7_ctrl.v(32): object \"_dec_5_m_clock\" assigned a value but never read" {  } { { "../src/rtl/seg7_ctrl.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/seg7_ctrl.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521125928142 "|riscv_top|seg7_ctrl:segc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_dec_4_rst_n seg7_ctrl.v(35) " "Verilog HDL or VHDL warning at seg7_ctrl.v(35): object \"_dec_4_rst_n\" assigned a value but never read" {  } { { "../src/rtl/seg7_ctrl.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/seg7_ctrl.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521125928142 "|riscv_top|seg7_ctrl:segc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_dec_4_m_clock seg7_ctrl.v(36) " "Verilog HDL or VHDL warning at seg7_ctrl.v(36): object \"_dec_4_m_clock\" assigned a value but never read" {  } { { "../src/rtl/seg7_ctrl.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/seg7_ctrl.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521125928142 "|riscv_top|seg7_ctrl:segc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_dec_3_rst_n seg7_ctrl.v(39) " "Verilog HDL or VHDL warning at seg7_ctrl.v(39): object \"_dec_3_rst_n\" assigned a value but never read" {  } { { "../src/rtl/seg7_ctrl.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/seg7_ctrl.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521125928142 "|riscv_top|seg7_ctrl:segc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_dec_3_m_clock seg7_ctrl.v(40) " "Verilog HDL or VHDL warning at seg7_ctrl.v(40): object \"_dec_3_m_clock\" assigned a value but never read" {  } { { "../src/rtl/seg7_ctrl.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/seg7_ctrl.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521125928142 "|riscv_top|seg7_ctrl:segc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_dec_2_rst_n seg7_ctrl.v(43) " "Verilog HDL or VHDL warning at seg7_ctrl.v(43): object \"_dec_2_rst_n\" assigned a value but never read" {  } { { "../src/rtl/seg7_ctrl.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/seg7_ctrl.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521125928142 "|riscv_top|seg7_ctrl:segc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_dec_2_m_clock seg7_ctrl.v(44) " "Verilog HDL or VHDL warning at seg7_ctrl.v(44): object \"_dec_2_m_clock\" assigned a value but never read" {  } { { "../src/rtl/seg7_ctrl.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/seg7_ctrl.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521125928142 "|riscv_top|seg7_ctrl:segc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_dec_1_rst_n seg7_ctrl.v(47) " "Verilog HDL or VHDL warning at seg7_ctrl.v(47): object \"_dec_1_rst_n\" assigned a value but never read" {  } { { "../src/rtl/seg7_ctrl.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/seg7_ctrl.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521125928142 "|riscv_top|seg7_ctrl:segc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_dec_1_m_clock seg7_ctrl.v(48) " "Verilog HDL or VHDL warning at seg7_ctrl.v(48): object \"_dec_1_m_clock\" assigned a value but never read" {  } { { "../src/rtl/seg7_ctrl.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/seg7_ctrl.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521125928142 "|riscv_top|seg7_ctrl:segc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit_dec seg7_ctrl:segc\|digit_dec:dec " "Elaborating entity \"digit_dec\" for hierarchy \"seg7_ctrl:segc\|digit_dec:dec\"" {  } { { "../src/rtl/seg7_ctrl.v" "dec" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/seg7_ctrl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521125928142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_wrap ram_wrap:ram " "Elaborating entity \"ram_wrap\" for hierarchy \"ram_wrap:ram\"" {  } { { "../src/rtl/riscv_top.v" "ram" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521125928158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnChipRAM ram_wrap:ram\|OnChipRAM:ram3 " "Elaborating entity \"OnChipRAM\" for hierarchy \"ram_wrap:ram\|OnChipRAM:ram3\"" {  } { { "../src/rtl/ram_wrap.v" "ram3" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/ram_wrap.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521125928173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_wrap:ram\|OnChipRAM:ram3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_wrap:ram\|OnChipRAM:ram3\|altsyncram:altsyncram_component\"" {  } { { "../ip/OnChipRAM/OnChipRAM.v" "altsyncram_component" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/ip/OnChipRAM/OnChipRAM.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521125928252 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_wrap:ram\|OnChipRAM:ram3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_wrap:ram\|OnChipRAM:ram3\|altsyncram:altsyncram_component\"" {  } { { "../ip/OnChipRAM/OnChipRAM.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/ip/OnChipRAM/OnChipRAM.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521125928267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_wrap:ram\|OnChipRAM:ram3\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_wrap:ram\|OnChipRAM:ram3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521125928267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521125928267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521125928267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521125928267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521125928267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521125928267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521125928267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521125928267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521125928267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521125928267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521125928267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521125928267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521125928267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521125928267 ""}  } { { "../ip/OnChipRAM/OnChipRAM.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/ip/OnChipRAM/OnChipRAM.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1521125928267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_77g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_77g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_77g1 " "Found entity 1: altsyncram_77g1" {  } { { "db/altsyncram_77g1.tdf" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/prj/db/altsyncram_77g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521125928330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521125928330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_77g1 ram_wrap:ram\|OnChipRAM:ram3\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated " "Elaborating entity \"altsyncram_77g1\" for hierarchy \"ram_wrap:ram\|OnChipRAM:ram3\|altsyncram:altsyncram_component\|altsyncram_77g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521125928330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_wrap rom_wrap:rom " "Elaborating entity \"rom_wrap\" for hierarchy \"rom_wrap:rom\"" {  } { { "../src/rtl/riscv_top.v" "rom" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521125928408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CodeROM rom_wrap:rom\|CodeROM:rom " "Elaborating entity \"CodeROM\" for hierarchy \"rom_wrap:rom\|CodeROM:rom\"" {  } { { "../src/rtl/rom_wrap.v" "rom" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/rom_wrap.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521125928423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_wrap:rom\|CodeROM:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_wrap:rom\|CodeROM:rom\|altsyncram:altsyncram_component\"" {  } { { "../ip/CodeROM/CodeROM.v" "altsyncram_component" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/ip/CodeROM/CodeROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521125928439 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_wrap:rom\|CodeROM:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_wrap:rom\|CodeROM:rom\|altsyncram:altsyncram_component\"" {  } { { "../ip/CodeROM/CodeROM.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/ip/CodeROM/CodeROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521125928455 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_wrap:rom\|CodeROM:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_wrap:rom\|CodeROM:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521125928455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521125928455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521125928455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../ip/CodeROM/riscv_top.mif " "Parameter \"init_file\" = \"../ip/CodeROM/riscv_top.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521125928455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521125928455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521125928455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521125928455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521125928455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521125928455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521125928455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521125928455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521125928455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521125928455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521125928455 ""}  } { { "../ip/CodeROM/CodeROM.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/ip/CodeROM/CodeROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1521125928455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fta1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fta1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fta1 " "Found entity 1: altsyncram_fta1" {  } { { "db/altsyncram_fta1.tdf" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/prj/db/altsyncram_fta1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521125928533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521125928533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fta1 rom_wrap:rom\|CodeROM:rom\|altsyncram:altsyncram_component\|altsyncram_fta1:auto_generated " "Elaborating entity \"altsyncram_fta1\" for hierarchy \"rom_wrap:rom\|CodeROM:rom\|altsyncram:altsyncram_component\|altsyncram_fta1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521125928533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_core rv32i_core:core " "Elaborating entity \"rv32i_core\" for hierarchy \"rv32i_core:core\"" {  } { { "../src/rtl/riscv_top.v" "core" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521125928595 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_gr_rst_n rv32i_core.v(70) " "Verilog HDL or VHDL warning at rv32i_core.v(70): object \"_gr_rst_n\" assigned a value but never read" {  } { { "../src/rtl/rv32i_core.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/rv32i_core.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521125928595 "|riscv_top|rv32i_core:core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_gr_m_clock rv32i_core.v(71) " "Verilog HDL or VHDL warning at rv32i_core.v(71): object \"_gr_m_clock\" assigned a value but never read" {  } { { "../src/rtl/rv32i_core.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/rv32i_core.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521125928595 "|riscv_top|rv32i_core:core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_gr rv32i_core:core\|gen_gr:gr " "Elaborating entity \"gen_gr\" for hierarchy \"rv32i_core:core\|gen_gr:gr\"" {  } { { "../src/rtl/rv32i_core.v" "gr" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/rv32i_core.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521125929330 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_wrap:rom\|CodeROM:rom\|altsyncram:altsyncram_component\|altsyncram_fta1:auto_generated\|q_a\[0\] " "Synthesized away node \"rom_wrap:rom\|CodeROM:rom\|altsyncram:altsyncram_component\|altsyncram_fta1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_fta1.tdf" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/prj/db/altsyncram_fta1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip/CodeROM/CodeROM.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/ip/CodeROM/CodeROM.v" 81 0 0 } } { "../src/rtl/rom_wrap.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/rom_wrap.v" 18 0 0 } } { "../src/rtl/riscv_top.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521125929533 "|riscv_top|rom_wrap:rom|CodeROM:rom|altsyncram:altsyncram_component|altsyncram_fta1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_wrap:rom\|CodeROM:rom\|altsyncram:altsyncram_component\|altsyncram_fta1:auto_generated\|q_a\[1\] " "Synthesized away node \"rom_wrap:rom\|CodeROM:rom\|altsyncram:altsyncram_component\|altsyncram_fta1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_fta1.tdf" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/prj/db/altsyncram_fta1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip/CodeROM/CodeROM.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/ip/CodeROM/CodeROM.v" 81 0 0 } } { "../src/rtl/rom_wrap.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/rom_wrap.v" 18 0 0 } } { "../src/rtl/riscv_top.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521125929533 "|riscv_top|rom_wrap:rom|CodeROM:rom|altsyncram:altsyncram_component|altsyncram_fta1:auto_generated|ram_block1a1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1521125929533 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1521125929533 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "rv32i_core:core\|gen_gr:gr\|gr " "RAM logic \"rv32i_core:core\|gen_gr:gr\|gr\" is uninferred due to asynchronous read logic" {  } { { "../src/rtl/gen_gr.v" "gr" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/gen_gr.v" 29 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1521125931658 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1521125931658 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_7_0\[7\] GND " "Pin \"seg_7_0\[7\]\" is stuck at GND" {  } { { "../src/rtl/riscv_top.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521125944363 "|riscv_top|seg_7_0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_7_1\[7\] GND " "Pin \"seg_7_1\[7\]\" is stuck at GND" {  } { { "../src/rtl/riscv_top.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521125944363 "|riscv_top|seg_7_1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_7_2\[7\] GND " "Pin \"seg_7_2\[7\]\" is stuck at GND" {  } { { "../src/rtl/riscv_top.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521125944363 "|riscv_top|seg_7_2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_7_3\[7\] GND " "Pin \"seg_7_3\[7\]\" is stuck at GND" {  } { { "../src/rtl/riscv_top.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521125944363 "|riscv_top|seg_7_3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_7_4\[7\] GND " "Pin \"seg_7_4\[7\]\" is stuck at GND" {  } { { "../src/rtl/riscv_top.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521125944363 "|riscv_top|seg_7_4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_7_5\[7\] GND " "Pin \"seg_7_5\[7\]\" is stuck at GND" {  } { { "../src/rtl/riscv_top.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521125944363 "|riscv_top|seg_7_5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1521125944363 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1521125944613 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "129 " "129 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1521125950942 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1521125951411 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521125951411 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5091 " "Implemented 5091 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1521125951739 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1521125951739 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4976 " "Implemented 4976 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1521125951739 ""} { "Info" "ICUT_CUT_TM_RAMS" "62 " "Implemented 62 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1521125951739 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1521125951739 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "728 " "Peak virtual memory: 728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521125951770 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 15 23:59:11 2018 " "Processing ended: Thu Mar 15 23:59:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521125951770 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521125951770 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521125951770 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521125951770 ""}
