Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Dec  2 15:55:38 2022
| Host         : DESKTOP-OJK9U19 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file add_sub_struct_timing_summary_routed.rpt -pb add_sub_struct_timing_summary_routed.pb -rpx add_sub_struct_timing_summary_routed.rpx -warn_on_violation
| Design       : add_sub_struct
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    9          inf        0.000                      0                    9           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            neg
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.623ns  (logic 5.472ns (32.918%)  route 11.151ns (67.082%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           3.656     5.111    B_IBUF[0]
    SLICE_X0Y18          LUT5 (Prop_lut5_I3_O)        0.124     5.235 r  out_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.691     5.925    A9/C2
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.124     6.049 r  out_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.451     6.501    A9/C4
    SLICE_X0Y17          LUT6 (Prop_lut6_I5_O)        0.124     6.625 r  out_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.877     7.502    A9/C6
    SLICE_X1Y17          LUT6 (Prop_lut6_I2_O)        0.124     7.626 r  neg_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.476    13.102    neg_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521    16.623 r  neg_OBUF_inst/O
                         net (fo=0)                   0.000    16.623    neg
    L1                                                                r  neg (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.979ns  (logic 5.457ns (42.043%)  route 7.522ns (57.957%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           3.656     5.111    B_IBUF[0]
    SLICE_X0Y18          LUT5 (Prop_lut5_I3_O)        0.124     5.235 r  out_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.691     5.925    A9/C2
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.124     6.049 r  out_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.451     6.501    A9/C4
    SLICE_X0Y17          LUT6 (Prop_lut6_I5_O)        0.124     6.625 r  out_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.456     7.080    A9/C6
    SLICE_X0Y17          LUT4 (Prop_lut4_I3_O)        0.124     7.204 r  out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.268     9.473    out_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.979 r  out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.979    out[6]
    U14                                                               r  out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.894ns  (logic 5.341ns (41.424%)  route 7.553ns (58.576%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           3.656     5.111    B_IBUF[0]
    SLICE_X0Y18          LUT5 (Prop_lut5_I3_O)        0.124     5.235 r  out_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.691     5.925    A9/C2
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.124     6.049 r  out_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           1.127     7.176    A9/C4
    SLICE_X0Y17          LUT6 (Prop_lut6_I2_O)        0.124     7.300 r  out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.079     9.379    out_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    12.894 r  out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.894    out[5]
    U15                                                               r  out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.704ns  (logic 5.451ns (42.910%)  route 7.253ns (57.090%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           3.656     5.111    B_IBUF[0]
    SLICE_X0Y18          LUT5 (Prop_lut5_I3_O)        0.124     5.235 r  out_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.691     5.925    A9/C2
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.124     6.049 r  out_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.451     6.501    A9/C4
    SLICE_X0Y17          LUT6 (Prop_lut6_I5_O)        0.124     6.625 r  out_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.181     6.806    A9/C6
    SLICE_X0Y17          LUT6 (Prop_lut6_I2_O)        0.124     6.930 r  out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.273     9.203    out_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.704 r  out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.704    out[7]
    V14                                                               r  out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.798ns  (logic 5.335ns (45.219%)  route 6.463ns (54.781%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           3.656     5.111    B_IBUF[0]
    SLICE_X0Y18          LUT5 (Prop_lut5_I3_O)        0.124     5.235 r  out_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.691     5.925    A9/C2
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.124     6.049 r  out_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.446     6.495    A9/C4
    SLICE_X0Y18          LUT4 (Prop_lut4_I3_O)        0.124     6.619 r  out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.671     8.290    out_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    11.798 r  out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.798    out[4]
    W18                                                               r  out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.525ns  (logic 5.336ns (46.300%)  route 6.189ns (53.700%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           3.656     5.111    B_IBUF[0]
    SLICE_X0Y18          LUT5 (Prop_lut5_I3_O)        0.150     5.261 r  out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.533     7.794    out_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.732    11.525 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.525    out[1]
    E19                                                               r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.195ns  (logic 5.203ns (46.479%)  route 5.992ns (53.521%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           3.656     5.111    B_IBUF[0]
    SLICE_X0Y18          LUT5 (Prop_lut5_I3_O)        0.124     5.235 r  out_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.668     5.903    A9/C2
    SLICE_X0Y19          LUT4 (Prop_lut4_I3_O)        0.124     6.027 r  out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668     7.694    out_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.195 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.195    out[2]
    U19                                                               r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.154ns  (logic 5.083ns (45.575%)  route 6.070ns (54.425%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           4.000     5.454    B_IBUF[0]
    SLICE_X0Y13          LUT2 (Prop_lut2_I1_O)        0.124     5.578 r  out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.070     7.649    out_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.154 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.154    out[0]
    U16                                                               r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.842ns  (logic 5.212ns (48.066%)  route 5.631ns (51.934%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           3.656     5.111    B_IBUF[0]
    SLICE_X0Y18          LUT5 (Prop_lut5_I3_O)        0.124     5.235 r  out_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.301     5.536    A9/C2
    SLICE_X0Y18          LUT6 (Prop_lut6_I2_O)        0.124     5.660 r  out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.674     7.333    out_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    10.842 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.842    out[3]
    V19                                                               r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sub
                            (input port)
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.208ns  (logic 1.457ns (65.959%)  route 0.752ns (34.041%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sub (IN)
                         net (fo=0)                   0.000     0.000    sub
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  sub_IBUF_inst/O
                         net (fo=11, routed)          0.433     0.643    sub_IBUF
    SLICE_X0Y19          LUT4 (Prop_lut4_I2_O)        0.045     0.688 r  out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.319     1.006    out_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.208 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.208    out[2]
    U19                                                               r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.361ns  (logic 1.487ns (62.973%)  route 0.874ns (37.027%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  A_IBUF[2]_inst/O
                         net (fo=3, routed)           0.550     0.781    A_IBUF[2]
    SLICE_X0Y18          LUT6 (Prop_lut6_I3_O)        0.045     0.826 r  out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.325     1.151    out_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.361 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.361    out[3]
    V19                                                               r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.443ns  (logic 1.472ns (60.260%)  route 0.971ns (39.740%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           0.479     0.700    A_IBUF[0]
    SLICE_X0Y13          LUT2 (Prop_lut2_I0_O)        0.045     0.745 r  out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.491     1.237    out_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.443 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.443    out[0]
    U16                                                               r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sub
                            (input port)
  Destination:            out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.483ns  (logic 1.464ns (58.979%)  route 1.018ns (41.021%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sub (IN)
                         net (fo=0)                   0.000     0.000    sub
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  sub_IBUF_inst/O
                         net (fo=11, routed)          0.680     0.889    sub_IBUF
    SLICE_X0Y18          LUT4 (Prop_lut4_I2_O)        0.045     0.934 r  out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.339     1.273    out_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.483 r  out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.483    out[4]
    W18                                                               r  out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[5]
                            (input port)
  Destination:            out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.569ns  (logic 1.495ns (58.183%)  route 1.074ns (41.817%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  A[5] (IN)
                         net (fo=0)                   0.000     0.000    A[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  A_IBUF[5]_inst/O
                         net (fo=2, routed)           0.567     0.801    A_IBUF[5]
    SLICE_X0Y17          LUT6 (Prop_lut6_I0_O)        0.045     0.846 r  out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.507     1.353    out_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     2.569 r  out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.569    out[5]
    U15                                                               r  out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[7]
                            (input port)
  Destination:            out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.570ns  (logic 1.474ns (57.349%)  route 1.096ns (42.651%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  A[7] (IN)
                         net (fo=0)                   0.000     0.000    A[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  A_IBUF[7]_inst/O
                         net (fo=2, routed)           0.505     0.732    A_IBUF[7]
    SLICE_X0Y17          LUT6 (Prop_lut6_I0_O)        0.045     0.777 r  out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.591     1.368    out_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     2.570 r  out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.570    out[7]
    V14                                                               r  out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sub
                            (input port)
  Destination:            out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.655ns  (logic 1.462ns (55.063%)  route 1.193ns (44.937%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sub (IN)
                         net (fo=0)                   0.000     0.000    sub
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  sub_IBUF_inst/O
                         net (fo=11, routed)          0.605     0.814    sub_IBUF
    SLICE_X0Y17          LUT4 (Prop_lut4_I2_O)        0.045     0.859 r  out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.588     1.448    out_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     2.655 r  out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.655    out[6]
    U14                                                               r  out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.770ns  (logic 1.564ns (56.461%)  route 1.206ns (43.539%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  A_IBUF[1]_inst/O
                         net (fo=2, routed)           0.489     0.719    A_IBUF[1]
    SLICE_X0Y18          LUT5 (Prop_lut5_I0_O)        0.042     0.761 r  out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.717     1.477    out_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.293     2.770 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.770    out[1]
    E19                                                               r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sub
                            (input port)
  Destination:            neg
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.117ns  (logic 1.477ns (35.870%)  route 2.641ns (64.130%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sub (IN)
                         net (fo=0)                   0.000     0.000    sub
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  sub_IBUF_inst/O
                         net (fo=11, routed)          0.436     0.645    sub_IBUF
    SLICE_X1Y17          LUT6 (Prop_lut6_I5_O)        0.045     0.690 r  neg_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.205     2.895    neg_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.222     4.117 r  neg_OBUF_inst/O
                         net (fo=0)                   0.000     4.117    neg
    L1                                                                r  neg (OUT)
  -------------------------------------------------------------------    -------------------





