Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Jun 14 15:58:08 2018
| Host         : PC-201805041311 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file led_test_timing_summary_routed.rpt -rpx led_test_timing_summary_routed.rpx -warn_on_violation
| Design       : led_test
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.716        0.000                      0                   36        0.260        0.000                      0                   36        2.000        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
sys_clk_p  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p           1.716        0.000                      0                   36        0.260        0.000                      0                   36        2.000        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        1.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.716ns  (required time - arrival time)
  Source:                 timer_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 0.878ns (26.756%)  route 2.404ns (73.244%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 8.852 - 5.000 ) 
    Source Clock Delay      (SCD):    4.088ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          1.438     4.088    sys_clk_BUFG
    SLICE_X4Y110         FDCE                                         r  timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDCE (Prop_fdce_C_Q)         0.379     4.467 f  timer_reg[27]/Q
                         net (fo=6, routed)           0.840     5.307    timer_reg_n_0_[27]
    SLICE_X4Y108         LUT4 (Prop_lut4_I1_O)        0.119     5.426 r  timer[31]_i_8/O
                         net (fo=1, routed)           0.237     5.663    timer[31]_i_8_n_0
    SLICE_X4Y109         LUT5 (Prop_lut5_I4_O)        0.275     5.938 r  timer[31]_i_5/O
                         net (fo=31, routed)          1.327     7.265    timer[31]_i_5_n_0
    SLICE_X2Y104         LUT5 (Prop_lut5_I2_O)        0.105     7.370 r  timer[1]_i_1/O
                         net (fo=1, routed)           0.000     7.370    timer[1]
    SLICE_X2Y104         FDCE                                         r  timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          1.333     8.852    sys_clk_BUFG
    SLICE_X2Y104         FDCE                                         r  timer_reg[1]/C
                         clock pessimism              0.197     9.049    
                         clock uncertainty           -0.035     9.014    
    SLICE_X2Y104         FDCE (Setup_fdce_C_D)        0.072     9.086    timer_reg[1]
  -------------------------------------------------------------------
                         required time                          9.086    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                  1.716    

Slack (MET) :             1.729ns  (required time - arrival time)
  Source:                 timer_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.878ns (26.829%)  route 2.395ns (73.171%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 8.852 - 5.000 ) 
    Source Clock Delay      (SCD):    4.088ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          1.438     4.088    sys_clk_BUFG
    SLICE_X4Y110         FDCE                                         r  timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDCE (Prop_fdce_C_Q)         0.379     4.467 f  timer_reg[27]/Q
                         net (fo=6, routed)           0.840     5.307    timer_reg_n_0_[27]
    SLICE_X4Y108         LUT4 (Prop_lut4_I1_O)        0.119     5.426 r  timer[31]_i_8/O
                         net (fo=1, routed)           0.237     5.663    timer[31]_i_8_n_0
    SLICE_X4Y109         LUT5 (Prop_lut5_I4_O)        0.275     5.938 r  timer[31]_i_5/O
                         net (fo=31, routed)          1.318     7.256    timer[31]_i_5_n_0
    SLICE_X2Y104         LUT5 (Prop_lut5_I2_O)        0.105     7.361 r  timer[2]_i_1/O
                         net (fo=1, routed)           0.000     7.361    timer[2]
    SLICE_X2Y104         FDCE                                         r  timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          1.333     8.852    sys_clk_BUFG
    SLICE_X2Y104         FDCE                                         r  timer_reg[2]/C
                         clock pessimism              0.197     9.049    
                         clock uncertainty           -0.035     9.014    
    SLICE_X2Y104         FDCE (Setup_fdce_C_D)        0.076     9.090    timer_reg[2]
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                  1.729    

Slack (MET) :             1.749ns  (required time - arrival time)
  Source:                 timer_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 0.878ns (27.263%)  route 2.343ns (72.737%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns = ( 8.850 - 5.000 ) 
    Source Clock Delay      (SCD):    4.088ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          1.438     4.088    sys_clk_BUFG
    SLICE_X4Y110         FDCE                                         r  timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDCE (Prop_fdce_C_Q)         0.379     4.467 f  timer_reg[27]/Q
                         net (fo=6, routed)           0.840     5.307    timer_reg_n_0_[27]
    SLICE_X4Y108         LUT4 (Prop_lut4_I1_O)        0.119     5.426 r  timer[31]_i_8/O
                         net (fo=1, routed)           0.237     5.663    timer[31]_i_8_n_0
    SLICE_X4Y109         LUT5 (Prop_lut5_I4_O)        0.275     5.938 r  timer[31]_i_5/O
                         net (fo=31, routed)          1.266     7.204    timer[31]_i_5_n_0
    SLICE_X4Y105         LUT5 (Prop_lut5_I2_O)        0.105     7.309 r  timer[7]_i_1/O
                         net (fo=1, routed)           0.000     7.309    timer[7]
    SLICE_X4Y105         FDCE                                         r  timer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          1.331     8.850    sys_clk_BUFG
    SLICE_X4Y105         FDCE                                         r  timer_reg[7]/C
                         clock pessimism              0.213     9.063    
                         clock uncertainty           -0.035     9.028    
    SLICE_X4Y105         FDCE (Setup_fdce_C_D)        0.030     9.058    timer_reg[7]
  -------------------------------------------------------------------
                         required time                          9.058    
                         arrival time                          -7.309    
  -------------------------------------------------------------------
                         slack                                  1.749    

Slack (MET) :             1.756ns  (required time - arrival time)
  Source:                 timer_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.995ns  (logic 0.920ns (30.721%)  route 2.075ns (69.279%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.849ns = ( 8.849 - 5.000 ) 
    Source Clock Delay      (SCD):    4.092ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          1.442     4.092    sys_clk_BUFG
    SLICE_X2Y108         FDCE                                         r  timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDCE (Prop_fdce_C_Q)         0.433     4.525 f  timer_reg[18]/Q
                         net (fo=5, routed)           0.710     5.235    timer_reg_n_0_[18]
    SLICE_X4Y107         LUT3 (Prop_lut3_I2_O)        0.115     5.350 f  led[1]_i_14/O
                         net (fo=2, routed)           0.621     5.972    led[1]_i_14_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I0_O)        0.267     6.239 f  led[1]_i_8/O
                         net (fo=1, routed)           0.369     6.608    led[1]_i_8_n_0
    SLICE_X4Y107         LUT6 (Prop_lut6_I5_O)        0.105     6.713 r  led[1]_i_1/O
                         net (fo=2, routed)           0.374     7.087    led[1]_i_1_n_0
    SLICE_X4Y108         FDCE                                         r  led_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          1.330     8.849    sys_clk_BUFG
    SLICE_X4Y108         FDCE                                         r  led_reg[0]/C
                         clock pessimism              0.197     9.046    
                         clock uncertainty           -0.035     9.011    
    SLICE_X4Y108         FDCE (Setup_fdce_C_CE)      -0.168     8.843    led_reg[0]
  -------------------------------------------------------------------
                         required time                          8.843    
                         arrival time                          -7.087    
  -------------------------------------------------------------------
                         slack                                  1.756    

Slack (MET) :             1.756ns  (required time - arrival time)
  Source:                 timer_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.995ns  (logic 0.920ns (30.721%)  route 2.075ns (69.279%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.849ns = ( 8.849 - 5.000 ) 
    Source Clock Delay      (SCD):    4.092ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          1.442     4.092    sys_clk_BUFG
    SLICE_X2Y108         FDCE                                         r  timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDCE (Prop_fdce_C_Q)         0.433     4.525 f  timer_reg[18]/Q
                         net (fo=5, routed)           0.710     5.235    timer_reg_n_0_[18]
    SLICE_X4Y107         LUT3 (Prop_lut3_I2_O)        0.115     5.350 f  led[1]_i_14/O
                         net (fo=2, routed)           0.621     5.972    led[1]_i_14_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I0_O)        0.267     6.239 f  led[1]_i_8/O
                         net (fo=1, routed)           0.369     6.608    led[1]_i_8_n_0
    SLICE_X4Y107         LUT6 (Prop_lut6_I5_O)        0.105     6.713 r  led[1]_i_1/O
                         net (fo=2, routed)           0.374     7.087    led[1]_i_1_n_0
    SLICE_X4Y108         FDCE                                         r  led_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          1.330     8.849    sys_clk_BUFG
    SLICE_X4Y108         FDCE                                         r  led_reg[1]/C
                         clock pessimism              0.197     9.046    
                         clock uncertainty           -0.035     9.011    
    SLICE_X4Y108         FDCE (Setup_fdce_C_CE)      -0.168     8.843    led_reg[1]
  -------------------------------------------------------------------
                         required time                          8.843    
                         arrival time                          -7.087    
  -------------------------------------------------------------------
                         slack                                  1.756    

Slack (MET) :             1.756ns  (required time - arrival time)
  Source:                 timer_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 0.878ns (27.051%)  route 2.368ns (72.949%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 8.852 - 5.000 ) 
    Source Clock Delay      (SCD):    4.088ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          1.438     4.088    sys_clk_BUFG
    SLICE_X4Y110         FDCE                                         r  timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDCE (Prop_fdce_C_Q)         0.379     4.467 f  timer_reg[27]/Q
                         net (fo=6, routed)           0.840     5.307    timer_reg_n_0_[27]
    SLICE_X4Y108         LUT4 (Prop_lut4_I1_O)        0.119     5.426 r  timer[31]_i_8/O
                         net (fo=1, routed)           0.237     5.663    timer[31]_i_8_n_0
    SLICE_X4Y109         LUT5 (Prop_lut5_I4_O)        0.275     5.938 r  timer[31]_i_5/O
                         net (fo=31, routed)          1.291     7.229    timer[31]_i_5_n_0
    SLICE_X2Y105         LUT5 (Prop_lut5_I2_O)        0.105     7.334 r  timer[5]_i_1/O
                         net (fo=1, routed)           0.000     7.334    timer[5]
    SLICE_X2Y105         FDCE                                         r  timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          1.333     8.852    sys_clk_BUFG
    SLICE_X2Y105         FDCE                                         r  timer_reg[5]/C
                         clock pessimism              0.197     9.049    
                         clock uncertainty           -0.035     9.014    
    SLICE_X2Y105         FDCE (Setup_fdce_C_D)        0.076     9.090    timer_reg[5]
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -7.334    
  -------------------------------------------------------------------
                         slack                                  1.756    

Slack (MET) :             1.775ns  (required time - arrival time)
  Source:                 timer_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.196ns  (logic 0.878ns (27.469%)  route 2.318ns (72.531%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns = ( 8.850 - 5.000 ) 
    Source Clock Delay      (SCD):    4.088ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          1.438     4.088    sys_clk_BUFG
    SLICE_X4Y110         FDCE                                         r  timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDCE (Prop_fdce_C_Q)         0.379     4.467 f  timer_reg[27]/Q
                         net (fo=6, routed)           0.840     5.307    timer_reg_n_0_[27]
    SLICE_X4Y108         LUT4 (Prop_lut4_I1_O)        0.119     5.426 r  timer[31]_i_8/O
                         net (fo=1, routed)           0.237     5.663    timer[31]_i_8_n_0
    SLICE_X4Y109         LUT5 (Prop_lut5_I4_O)        0.275     5.938 r  timer[31]_i_5/O
                         net (fo=31, routed)          1.241     7.179    timer[31]_i_5_n_0
    SLICE_X4Y105         LUT5 (Prop_lut5_I2_O)        0.105     7.284 r  timer[8]_i_1/O
                         net (fo=1, routed)           0.000     7.284    timer[8]
    SLICE_X4Y105         FDCE                                         r  timer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          1.331     8.850    sys_clk_BUFG
    SLICE_X4Y105         FDCE                                         r  timer_reg[8]/C
                         clock pessimism              0.213     9.063    
                         clock uncertainty           -0.035     9.028    
    SLICE_X4Y105         FDCE (Setup_fdce_C_D)        0.032     9.060    timer_reg[8]
  -------------------------------------------------------------------
                         required time                          9.060    
                         arrival time                          -7.284    
  -------------------------------------------------------------------
                         slack                                  1.775    

Slack (MET) :             1.824ns  (required time - arrival time)
  Source:                 timer_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.878ns (27.913%)  route 2.267ns (72.087%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns = ( 8.850 - 5.000 ) 
    Source Clock Delay      (SCD):    4.088ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          1.438     4.088    sys_clk_BUFG
    SLICE_X4Y110         FDCE                                         r  timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDCE (Prop_fdce_C_Q)         0.379     4.467 f  timer_reg[27]/Q
                         net (fo=6, routed)           0.840     5.307    timer_reg_n_0_[27]
    SLICE_X4Y108         LUT4 (Prop_lut4_I1_O)        0.119     5.426 r  timer[31]_i_8/O
                         net (fo=1, routed)           0.237     5.663    timer[31]_i_8_n_0
    SLICE_X4Y109         LUT5 (Prop_lut5_I4_O)        0.275     5.938 r  timer[31]_i_5/O
                         net (fo=31, routed)          1.191     7.128    timer[31]_i_5_n_0
    SLICE_X4Y106         LUT5 (Prop_lut5_I2_O)        0.105     7.233 r  timer[12]_i_1/O
                         net (fo=1, routed)           0.000     7.233    timer[12]
    SLICE_X4Y106         FDCE                                         r  timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          1.331     8.850    sys_clk_BUFG
    SLICE_X4Y106         FDCE                                         r  timer_reg[12]/C
                         clock pessimism              0.213     9.063    
                         clock uncertainty           -0.035     9.028    
    SLICE_X4Y106         FDCE (Setup_fdce_C_D)        0.030     9.058    timer_reg[12]
  -------------------------------------------------------------------
                         required time                          9.058    
                         arrival time                          -7.233    
  -------------------------------------------------------------------
                         slack                                  1.824    

Slack (MET) :             1.856ns  (required time - arrival time)
  Source:                 timer_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 0.878ns (27.930%)  route 2.266ns (72.070%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 8.852 - 5.000 ) 
    Source Clock Delay      (SCD):    4.088ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          1.438     4.088    sys_clk_BUFG
    SLICE_X4Y110         FDCE                                         r  timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDCE (Prop_fdce_C_Q)         0.379     4.467 f  timer_reg[27]/Q
                         net (fo=6, routed)           0.840     5.307    timer_reg_n_0_[27]
    SLICE_X4Y108         LUT4 (Prop_lut4_I1_O)        0.119     5.426 r  timer[31]_i_8/O
                         net (fo=1, routed)           0.237     5.663    timer[31]_i_8_n_0
    SLICE_X4Y109         LUT5 (Prop_lut5_I4_O)        0.275     5.938 r  timer[31]_i_5/O
                         net (fo=31, routed)          1.189     7.127    timer[31]_i_5_n_0
    SLICE_X2Y104         LUT5 (Prop_lut5_I2_O)        0.105     7.232 r  timer[4]_i_1/O
                         net (fo=1, routed)           0.000     7.232    timer[4]
    SLICE_X2Y104         FDCE                                         r  timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          1.333     8.852    sys_clk_BUFG
    SLICE_X2Y104         FDCE                                         r  timer_reg[4]/C
                         clock pessimism              0.197     9.049    
                         clock uncertainty           -0.035     9.014    
    SLICE_X2Y104         FDCE (Setup_fdce_C_D)        0.074     9.088    timer_reg[4]
  -------------------------------------------------------------------
                         required time                          9.088    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.858ns  (required time - arrival time)
  Source:                 timer_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.878ns (28.322%)  route 2.222ns (71.678%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 8.852 - 5.000 ) 
    Source Clock Delay      (SCD):    4.088ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          1.438     4.088    sys_clk_BUFG
    SLICE_X4Y110         FDCE                                         r  timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDCE (Prop_fdce_C_Q)         0.379     4.467 f  timer_reg[27]/Q
                         net (fo=6, routed)           0.840     5.307    timer_reg_n_0_[27]
    SLICE_X4Y108         LUT4 (Prop_lut4_I1_O)        0.119     5.426 r  timer[31]_i_8/O
                         net (fo=1, routed)           0.237     5.663    timer[31]_i_8_n_0
    SLICE_X4Y109         LUT5 (Prop_lut5_I4_O)        0.275     5.938 r  timer[31]_i_5/O
                         net (fo=31, routed)          1.145     7.083    timer[31]_i_5_n_0
    SLICE_X1Y107         LUT5 (Prop_lut5_I2_O)        0.105     7.188 r  timer[15]_i_1/O
                         net (fo=1, routed)           0.000     7.188    timer[15]
    SLICE_X1Y107         FDCE                                         r  timer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          1.333     8.852    sys_clk_BUFG
    SLICE_X1Y107         FDCE                                         r  timer_reg[15]/C
                         clock pessimism              0.197     9.049    
                         clock uncertainty           -0.035     9.014    
    SLICE_X1Y107         FDCE (Setup_fdce_C_D)        0.032     9.046    timer_reg[15]
  -------------------------------------------------------------------
                         required time                          9.046    
                         arrival time                          -7.188    
  -------------------------------------------------------------------
                         slack                                  1.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 timer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.724%)  route 0.186ns (47.276%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          0.600     1.639    sys_clk_BUFG
    SLICE_X2Y105         FDCE                                         r  timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDCE (Prop_fdce_C_Q)         0.164     1.803 f  timer_reg[0]/Q
                         net (fo=4, routed)           0.186     1.989    timer_reg_n_0_[0]
    SLICE_X2Y105         LUT1 (Prop_lut1_I0_O)        0.043     2.032 r  timer[0]_i_1/O
                         net (fo=1, routed)           0.000     2.032    timer[0]
    SLICE_X2Y105         FDCE                                         r  timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          0.872     2.001    sys_clk_BUFG
    SLICE_X2Y105         FDCE                                         r  timer_reg[0]/C
                         clock pessimism             -0.361     1.639    
    SLICE_X2Y105         FDCE (Hold_fdce_C_D)         0.133     1.772    timer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 timer_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.254ns (46.217%)  route 0.296ns (53.783%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          0.599     1.638    sys_clk_BUFG
    SLICE_X2Y108         FDCE                                         r  timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDCE (Prop_fdce_C_Q)         0.164     1.802 r  timer_reg[18]/Q
                         net (fo=5, routed)           0.147     1.950    timer_reg_n_0_[18]
    SLICE_X4Y107         LUT6 (Prop_lut6_I4_O)        0.045     1.995 r  timer[31]_i_4/O
                         net (fo=31, routed)          0.148     2.143    timer[31]_i_4_n_0
    SLICE_X4Y106         LUT5 (Prop_lut5_I1_O)        0.045     2.188 r  timer[12]_i_1/O
                         net (fo=1, routed)           0.000     2.188    timer[12]
    SLICE_X4Y106         FDCE                                         r  timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          0.869     1.998    sys_clk_BUFG
    SLICE_X4Y106         FDCE                                         r  timer_reg[12]/C
                         clock pessimism             -0.322     1.675    
    SLICE_X4Y106         FDCE (Hold_fdce_C_D)         0.091     1.766    timer_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 timer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.254ns (44.778%)  route 0.313ns (55.222%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          0.600     1.639    sys_clk_BUFG
    SLICE_X2Y104         FDCE                                         r  timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.164     1.803 f  timer_reg[2]/Q
                         net (fo=3, routed)           0.126     1.930    timer_reg_n_0_[2]
    SLICE_X2Y105         LUT4 (Prop_lut4_I1_O)        0.045     1.975 r  timer[31]_i_6/O
                         net (fo=33, routed)          0.187     2.162    timer[31]_i_6_n_0
    SLICE_X2Y105         LUT5 (Prop_lut5_I3_O)        0.045     2.207 r  timer[6]_i_1/O
                         net (fo=1, routed)           0.000     2.207    timer[6]
    SLICE_X2Y105         FDCE                                         r  timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          0.872     2.001    sys_clk_BUFG
    SLICE_X2Y105         FDCE                                         r  timer_reg[6]/C
                         clock pessimism             -0.345     1.655    
    SLICE_X2Y105         FDCE (Hold_fdce_C_D)         0.121     1.776    timer_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 timer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.254ns (44.973%)  route 0.311ns (55.027%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          0.600     1.639    sys_clk_BUFG
    SLICE_X2Y104         FDCE                                         r  timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.164     1.803 f  timer_reg[2]/Q
                         net (fo=3, routed)           0.126     1.930    timer_reg_n_0_[2]
    SLICE_X2Y105         LUT4 (Prop_lut4_I1_O)        0.045     1.975 r  timer[31]_i_6/O
                         net (fo=33, routed)          0.185     2.159    timer[31]_i_6_n_0
    SLICE_X2Y104         LUT5 (Prop_lut5_I3_O)        0.045     2.204 r  timer[4]_i_1/O
                         net (fo=1, routed)           0.000     2.204    timer[4]
    SLICE_X2Y104         FDCE                                         r  timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          0.872     2.001    sys_clk_BUFG
    SLICE_X2Y104         FDCE                                         r  timer_reg[4]/C
                         clock pessimism             -0.361     1.639    
    SLICE_X2Y104         FDCE (Hold_fdce_C_D)         0.121     1.760    timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 timer_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.228ns (40.014%)  route 0.342ns (59.986%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          0.597     1.636    sys_clk_BUFG
    SLICE_X4Y110         FDCE                                         r  timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDCE (Prop_fdce_C_Q)         0.141     1.777 r  timer_reg[25]/Q
                         net (fo=5, routed)           0.180     1.958    timer_reg_n_0_[25]
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.045     2.003 r  led[1]_i_10/O
                         net (fo=2, routed)           0.161     2.164    led[1]_i_10_n_0
    SLICE_X4Y108         LUT5 (Prop_lut5_I3_O)        0.042     2.206 r  led[1]_i_2/O
                         net (fo=1, routed)           0.000     2.206    led[1]_i_2_n_0
    SLICE_X4Y108         FDCE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          0.868     1.997    sys_clk_BUFG
    SLICE_X4Y108         FDCE                                         r  led_reg[1]/C
                         clock pessimism             -0.343     1.653    
    SLICE_X4Y108         FDCE (Hold_fdce_C_D)         0.107     1.760    led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 timer_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.231ns (40.328%)  route 0.342ns (59.672%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          0.597     1.636    sys_clk_BUFG
    SLICE_X4Y110         FDCE                                         r  timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDCE (Prop_fdce_C_Q)         0.141     1.777 f  timer_reg[25]/Q
                         net (fo=5, routed)           0.180     1.958    timer_reg_n_0_[25]
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.045     2.003 f  led[1]_i_10/O
                         net (fo=2, routed)           0.161     2.164    led[1]_i_10_n_0
    SLICE_X4Y108         LUT5 (Prop_lut5_I1_O)        0.045     2.209 r  led[0]_i_1/O
                         net (fo=1, routed)           0.000     2.209    led[0]_i_1_n_0
    SLICE_X4Y108         FDCE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          0.868     1.997    sys_clk_BUFG
    SLICE_X4Y108         FDCE                                         r  led_reg[0]/C
                         clock pessimism             -0.343     1.653    
    SLICE_X4Y108         FDCE (Hold_fdce_C_D)         0.091     1.744    led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 timer_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.231ns (40.721%)  route 0.336ns (59.279%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          0.598     1.637    sys_clk_BUFG
    SLICE_X4Y109         FDCE                                         r  timer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDCE (Prop_fdce_C_Q)         0.141     1.778 f  timer_reg[24]/Q
                         net (fo=6, routed)           0.238     2.016    timer_reg_n_0_[24]
    SLICE_X4Y109         LUT5 (Prop_lut5_I1_O)        0.045     2.061 r  timer[31]_i_5/O
                         net (fo=31, routed)          0.098     2.160    timer[31]_i_5_n_0
    SLICE_X4Y109         LUT5 (Prop_lut5_I2_O)        0.045     2.205 r  timer[24]_i_1/O
                         net (fo=1, routed)           0.000     2.205    timer[24]
    SLICE_X4Y109         FDCE                                         r  timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          0.868     1.997    sys_clk_BUFG
    SLICE_X4Y109         FDCE                                         r  timer_reg[24]/C
                         clock pessimism             -0.359     1.637    
    SLICE_X4Y109         FDCE (Hold_fdce_C_D)         0.092     1.729    timer_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 timer_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.231ns (40.734%)  route 0.336ns (59.266%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          0.598     1.637    sys_clk_BUFG
    SLICE_X4Y109         FDCE                                         r  timer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDCE (Prop_fdce_C_Q)         0.141     1.778 f  timer_reg[24]/Q
                         net (fo=6, routed)           0.238     2.016    timer_reg_n_0_[24]
    SLICE_X4Y109         LUT5 (Prop_lut5_I1_O)        0.045     2.061 r  timer[31]_i_5/O
                         net (fo=31, routed)          0.098     2.159    timer[31]_i_5_n_0
    SLICE_X4Y109         LUT5 (Prop_lut5_I2_O)        0.045     2.204 r  timer[20]_i_1/O
                         net (fo=1, routed)           0.000     2.204    timer[20]
    SLICE_X4Y109         FDCE                                         r  timer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          0.868     1.997    sys_clk_BUFG
    SLICE_X4Y109         FDCE                                         r  timer_reg[20]/C
                         clock pessimism             -0.359     1.637    
    SLICE_X4Y109         FDCE (Hold_fdce_C_D)         0.091     1.728    timer_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 timer_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.254ns (41.171%)  route 0.363ns (58.829%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          0.599     1.638    sys_clk_BUFG
    SLICE_X2Y108         FDCE                                         r  timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDCE (Prop_fdce_C_Q)         0.164     1.802 r  timer_reg[18]/Q
                         net (fo=5, routed)           0.147     1.950    timer_reg_n_0_[18]
    SLICE_X4Y107         LUT6 (Prop_lut6_I4_O)        0.045     1.995 r  timer[31]_i_4/O
                         net (fo=31, routed)          0.216     2.210    timer[31]_i_4_n_0
    SLICE_X2Y106         LUT5 (Prop_lut5_I1_O)        0.045     2.255 r  timer[10]_i_1/O
                         net (fo=1, routed)           0.000     2.255    timer[10]
    SLICE_X2Y106         FDCE                                         r  timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          0.872     2.001    sys_clk_BUFG
    SLICE_X2Y106         FDCE                                         r  timer_reg[10]/C
                         clock pessimism             -0.345     1.655    
    SLICE_X2Y106         FDCE (Hold_fdce_C_D)         0.120     1.775    timer_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 timer_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.231ns (37.235%)  route 0.389ns (62.765%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          0.600     1.639    sys_clk_BUFG
    SLICE_X1Y106         FDCE                                         r  timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.780 r  timer_reg[11]/Q
                         net (fo=3, routed)           0.246     2.026    timer_reg_n_0_[11]
    SLICE_X2Y106         LUT5 (Prop_lut5_I2_O)        0.045     2.071 f  timer[31]_i_7/O
                         net (fo=33, routed)          0.143     2.215    timer[31]_i_7_n_0
    SLICE_X2Y105         LUT5 (Prop_lut5_I4_O)        0.045     2.260 r  timer[5]_i_1/O
                         net (fo=1, routed)           0.000     2.260    timer[5]
    SLICE_X2Y105         FDCE                                         r  timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          0.872     2.001    sys_clk_BUFG
    SLICE_X2Y105         FDCE                                         r  timer_reg[5]/C
                         clock pessimism             -0.345     1.655    
    SLICE_X2Y105         FDCE (Hold_fdce_C_D)         0.121     1.776    timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.483    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         5.000       3.408      BUFGCTRL_X0Y0  sys_clk_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X4Y108   led_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X4Y108   led_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X2Y105   timer_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X2Y106   timer_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X1Y106   timer_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X4Y106   timer_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X1Y107   timer_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X2Y107   timer_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X1Y107   timer_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y110   timer_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y110   timer_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y110   timer_reg[27]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y110   timer_reg[28]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y110   timer_reg[29]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y110   timer_reg[30]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y110   timer_reg[31]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y110   timer_reg[25]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y110   timer_reg[26]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y110   timer_reg[27]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y108   led_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y108   led_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y106   timer_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y109   timer_reg[20]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y109   timer_reg[24]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y110   timer_reg[29]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y110   timer_reg[30]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y110   timer_reg[31]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y105   timer_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y105   timer_reg[8]/C



