 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : systolic_array
Version: L-2016.03-SP5
Date   : Wed Dec 21 12:24:55 2022
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: WCCOM   Library: tcb018gbwp7twc_ccs
Wire Load Model Mode: Inactive.

  Startpoint: rstn_p (input port clocked by clk_p)
  Endpoint: SA_B_0_shift_reg_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk_p)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clk_p (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             12.00      12.00 r
  rstn_p (in)                                             0.00      9.90      21.90 r    i 
  rstn_p (net)                                  1                   0.00      21.90 r
  u_pad_rst_n/PAD (PDUW0208SCDG)                          0.00      0.04 *    21.94 r
  u_pad_rst_n/C (PDUW0208SCDG)                            0.31      1.23      23.18 r
  rstn (net)                                    5                   0.00      23.18 r
  U1399/ZN (INVD0BWP7T)                                   0.46      0.37 *    23.54 f
  n3327 (net)                                   8                   0.00      23.54 f
  U3493/ZN (AOI21D2BWP7T)                                 0.60      0.49 *    24.03 r
  n3322 (net)                                   9                   0.00      24.03 r
  U4859/Z (DEL1BWP7T)                                     0.29      1.11 *    25.14 r
  n4397 (net)                                   5                   0.00      25.14 r
  U3495/ZN (OAI31D0BWP7T)                                 0.25      0.23 *    25.37 f
  n3152 (net)                                   1                   0.00      25.37 f
  U4854/Z (BUFFD1BWP7T)                                   0.40      0.44 *    25.81 f
  n4390 (net)                                   7                   0.00      25.81 f
  U3496/ZN (CKND2D3BWP7T)                                 0.32      0.28 *    26.09 r
  n3090 (net)                                  11                   0.00      26.09 r
  U3485/Z (DEL1BWP7T)                                     0.47      1.18 *    27.27 r
  n3968 (net)                                  13                   0.00      27.27 r
  U4214/ZN (AOI22D0BWP7T)                                 0.21      0.19 *    27.45 f
  n3470 (net)                                   1                   0.00      27.45 f
  U4215/ZN (OAI21D0BWP7T)                                 0.39      0.20 *    27.66 r
  n760 (net)                                    1                   0.00      27.66 r
  SA_B_0_shift_reg_reg_5__4_/D (DFQD0BWP7T)               0.39      0.00 *    27.66 r
  data arrival time                                                           27.66

  clock clk_p (rise edge)                                          40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.50      39.50
  SA_B_0_shift_reg_reg_5__4_/CP (DFQD0BWP7T)                        0.00      39.50 r
  library setup time                                               -0.12      39.38
  data required time                                                          39.38
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.38
  data arrival time                                                          -27.66
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 11.72


  Startpoint: SA_ctrl_state_overall_reg_1_
              (rising edge-triggered flip-flop clocked by clk_p)
  Endpoint: p_shift_out[5]
            (output port clocked by clk_p)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clk_p (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  SA_ctrl_state_overall_reg_1_/CP (DFQD1BWP7T)            0.00      0.00       0.00 r
  SA_ctrl_state_overall_reg_1_/Q (DFQD1BWP7T)             0.28      0.44       0.44 r
  SA_ctrl_state_overall[1] (net)                5                   0.00       0.44 r
  U2733/ZN (INVD0BWP7T)                                   0.29      0.25 *     0.69 f
  n3909 (net)                                   5                   0.00       0.69 f
  U1398/ZN (NR2D1BWP7T)                                   1.78      1.11 *     1.80 r
  ack (net)                                     9                   0.00       1.80 r
  U1417/ZN (ND3D0BWP7T)                                   1.27      0.94 *     2.74 f
  n3055 (net)                                   5                   0.00       2.74 f
  U3015/ZN (INVD0BWP7T)                                   0.71      0.68 *     3.42 r
  n3938 (net)                                   8                   0.00       3.42 r
  U1435/ZN (AOI22D0BWP7T)                                 0.34      0.28 *     3.69 f
  n1065 (net)                                   1                   0.00       3.69 f
  U1436/ZN (ND2D1BWP7T)                                   0.36      0.31 *     4.00 r
  shift_out[5] (net)                            1                   0.00       4.00 r
  u_pad_data_out_5/PAD (PDDW0208CDG)                      1.37      3.99 *     7.99 r
  p_shift_out[5] (net)                          1                   0.00       7.99 r
  p_shift_out[5] (out)                                    1.37      0.03 *     8.02 r
  data arrival time                                                            8.02

  clock clk_p (rise edge)                                          40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.50      39.50
  output external delay                                           -12.00      27.50
  data required time                                                          27.50
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          27.50
  data arrival time                                                           -8.02
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 19.48


  Startpoint: SA_core_pe_0_1_Aij_o_reg_0_
              (rising edge-triggered flip-flop clocked by clk_p)
  Endpoint: SA_core_pe_0_2_Cij_o_reg_7_
            (rising edge-triggered flip-flop clocked by clk_p)
  Path Group: clk_p
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clk_p (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  SA_core_pe_0_1_Aij_o_reg_0_/CP (DFQD1BWP7T)             0.00      0.00       0.00 r
  SA_core_pe_0_1_Aij_o_reg_0_/Q (DFQD1BWP7T)              0.17      0.47       0.47 f
  SA_core_connect[8] (net)                      5                   0.00       0.47 f
  U1401/ZN (INVD0BWP7T)                                   0.96      0.61 *     1.07 r
  n3766 (net)                                   8                   0.00       1.07 r
  U3129/ZN (NR3D0BWP7T)                                   0.32      0.30 *     1.37 f
  n2691 (net)                                   3                   0.00       1.37 f
  U4905/ZN (AOI21D0BWP7T)                                 0.36      0.34 *     1.71 r
  n4444 (net)                                   1                   0.00       1.71 r
  U3138/ZN (MAOI222D0BWP7T)                               0.25      0.25 *     1.97 f
  n2695 (net)                                   1                   0.00       1.97 f
  U4723/ZN (INVD0BWP7T)                                   0.13      0.13 *     2.10 r
  n4260 (net)                                   1                   0.00       2.10 r
  U4722/ZN (INVD0BWP7T)                                   0.09      0.09 *     2.19 f
  n4259 (net)                                   1                   0.00       2.19 f
  U3151/CO (FA1D0BWP7T)                                   0.20      0.60 *     2.78 f
  n2705 (net)                                   2                   0.00       2.78 f
  U2270/ZN (MAOI222D1BWP7T)                               0.44      0.28 *     3.07 r
  n4208 (net)                                   1                   0.00       3.07 r
  U3167/CO (FA1D0BWP7T)                                   0.19      0.52 *     3.59 r
  n2726 (net)                                   2                   0.00       3.59 r
  U3181/ZN (OAI21D0BWP7T)                                 0.15      0.14 *     3.73 f
  n2727 (net)                                   1                   0.00       3.73 f
  U3182/ZN (IOA21D0BWP7T)                                 0.17      0.15 *     3.88 r
  n2774 (net)                                   1                   0.00       3.88 r
  U3203/CO (FA1D0BWP7T)                                   0.18      0.59 *     4.47 r
  n2775 (net)                                   1                   0.00       4.47 r
  U3207/Z (XOR4D0BWP7T)                                   0.16      0.60 *     5.07 r
  n2793 (net)                                   1                   0.00       5.07 r
  U3217/ZN (XNR4D0BWP7T)                                  0.22      0.67 *     5.74 f
  n2795 (net)                                   1                   0.00       5.74 f
  U3218/ZN (MOAI22D0BWP7T)                                0.32      0.26 *     6.00 r
  SA_core_pe_0_2_N17 (net)                      1                   0.00       6.00 r
  SA_core_pe_0_2_Cij_o_reg_7_/D (DFQD0BWP7T)              0.32      0.00 *     6.00 r
  data arrival time                                                            6.00

  clock clk_p (rise edge)                                          40.00      40.00
  clock network delay (ideal)                                       0.00      40.00
  clock uncertainty                                                -0.50      39.50
  SA_core_pe_0_2_Cij_o_reg_7_/CP (DFQD0BWP7T)                       0.00      39.50 r
  library setup time                                               -0.12      39.38
  data required time                                                          39.38
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          39.38
  data arrival time                                                           -6.00
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 33.38


1
