{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1430629946539 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430629946540 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 03 02:12:26 2015 " "Processing started: Sun May 03 02:12:26 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430629946540 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1430629946540 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiplicador -c multiplicador " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiplicador -c multiplicador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1430629946540 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1430629946890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplicador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicador-arq " "Found design unit 1: multiplicador-arq" {  } { { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430629947507 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430629947507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430629947507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicar.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file multiplicar.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicar-arq " "Found design unit 1: multiplicar-arq" {  } { { "multiplicar.vhdl" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicar.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430629947510 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplicar " "Found entity 1: multiplicar" {  } { { "multiplicar.vhdl" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicar.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430629947510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430629947510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-arq " "Found design unit 1: somador-arq" {  } { { "somador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/somador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430629947514 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/somador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430629947514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430629947514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md.vhd 2 1 " "Found 2 design units, including 1 entities, in source file md.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 md-behavior " "Found design unit 1: md-behavior" {  } { { "md.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/md.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430629947518 ""} { "Info" "ISGN_ENTITY_NAME" "1 md " "Found entity 1: md" {  } { { "md.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/md.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430629947518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430629947518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multplexador2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multplexador2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multplexador2x1-behavioral " "Found design unit 1: multplexador2x1-behavioral" {  } { { "multplexador2x1.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multplexador2x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430629947521 ""} { "Info" "ISGN_ENTITY_NAME" "1 multplexador2x1 " "Found entity 1: multplexador2x1" {  } { { "multplexador2x1.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multplexador2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430629947521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430629947521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mr-behavior " "Found design unit 1: mr-behavior" {  } { { "mr.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/mr.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430629947525 ""} { "Info" "ISGN_ENTITY_NAME" "1 mr " "Found entity 1: mr" {  } { { "mr.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/mr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430629947525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430629947525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pr-behavior " "Found design unit 1: pr-behavior" {  } { { "pr.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/pr.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430629947529 ""} { "Info" "ISGN_ENTITY_NAME" "1 pr " "Found entity 1: pr" {  } { { "pr.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/pr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430629947529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430629947529 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiplicador " "Elaborating entity \"multiplicador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1430629947571 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "controle_carga_md multiplicador.vhd(15) " "VHDL Signal Declaration warning at multiplicador.vhd(15): used implicit default value for signal \"controle_carga_md\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430629947573 "|multiplicador"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "controle_carga_mr multiplicador.vhd(15) " "VHDL Signal Declaration warning at multiplicador.vhd(15): used implicit default value for signal \"controle_carga_mr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430629947573 "|multiplicador"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "controle_desloca_mr multiplicador.vhd(15) " "VHDL Signal Declaration warning at multiplicador.vhd(15): used implicit default value for signal \"controle_desloca_mr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430629947574 "|multiplicador"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "controle_limpa_pr multiplicador.vhd(15) " "VHDL Signal Declaration warning at multiplicador.vhd(15): used implicit default value for signal \"controle_limpa_pr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430629947574 "|multiplicador"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "controle_desloca_pr multiplicador.vhd(15) " "VHDL Signal Declaration warning at multiplicador.vhd(15): used implicit default value for signal \"controle_desloca_pr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1430629947574 "|multiplicador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "md md:md_map " "Elaborating entity \"md\" for hierarchy \"md:md_map\"" {  } { { "multiplicador.vhd" "md_map" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430629947592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multplexador2x1 multplexador2x1:mux " "Elaborating entity \"multplexador2x1\" for hierarchy \"multplexador2x1:mux\"" {  } { { "multiplicador.vhd" "mux" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430629947594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mr mr:mr_map " "Elaborating entity \"mr\" for hierarchy \"mr:mr_map\"" {  } { { "multiplicador.vhd" "mr_map" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430629947596 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d mr.vhd(18) " "VHDL Process Statement warning at mr.vhd(18): signal \"d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mr.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/mr.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430629947597 "|multiplicador|mr:mr_map"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:somar " "Elaborating entity \"somador\" for hierarchy \"somador:somar\"" {  } { { "multiplicador.vhd" "somar" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430629947599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pr pr:pr_map " "Elaborating entity \"pr\" for hierarchy \"pr:pr_map\"" {  } { { "multiplicador.vhd" "pr_map" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430629947612 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "reg_pr\[0\] GND " "Pin \"reg_pr\[0\]\" is stuck at GND" {  } { { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430629948064 "|multiplicador|reg_pr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_pr\[1\] GND " "Pin \"reg_pr\[1\]\" is stuck at GND" {  } { { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430629948064 "|multiplicador|reg_pr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_pr\[2\] GND " "Pin \"reg_pr\[2\]\" is stuck at GND" {  } { { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430629948064 "|multiplicador|reg_pr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_pr\[3\] GND " "Pin \"reg_pr\[3\]\" is stuck at GND" {  } { { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430629948064 "|multiplicador|reg_pr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_pr\[4\] GND " "Pin \"reg_pr\[4\]\" is stuck at GND" {  } { { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430629948064 "|multiplicador|reg_pr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_pr\[5\] GND " "Pin \"reg_pr\[5\]\" is stuck at GND" {  } { { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430629948064 "|multiplicador|reg_pr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_pr\[6\] GND " "Pin \"reg_pr\[6\]\" is stuck at GND" {  } { { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430629948064 "|multiplicador|reg_pr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_pr\[7\] GND " "Pin \"reg_pr\[7\]\" is stuck at GND" {  } { { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430629948064 "|multiplicador|reg_pr[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1430629948064 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1430629948228 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430629948228 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_md\[0\] " "No output dependent on input pin \"reg_md\[0\]\"" {  } { { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430629948276 "|multiplicador|reg_md[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_md\[1\] " "No output dependent on input pin \"reg_md\[1\]\"" {  } { { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430629948276 "|multiplicador|reg_md[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_md\[2\] " "No output dependent on input pin \"reg_md\[2\]\"" {  } { { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430629948276 "|multiplicador|reg_md[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_md\[3\] " "No output dependent on input pin \"reg_md\[3\]\"" {  } { { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430629948276 "|multiplicador|reg_md[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_mr\[0\] " "No output dependent on input pin \"reg_mr\[0\]\"" {  } { { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430629948276 "|multiplicador|reg_mr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_mr\[1\] " "No output dependent on input pin \"reg_mr\[1\]\"" {  } { { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430629948276 "|multiplicador|reg_mr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_mr\[2\] " "No output dependent on input pin \"reg_mr\[2\]\"" {  } { { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430629948276 "|multiplicador|reg_mr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_mr\[3\] " "No output dependent on input pin \"reg_mr\[3\]\"" {  } { { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430629948276 "|multiplicador|reg_mr[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1430629948276 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1430629948277 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1430629948277 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1430629948277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "488 " "Peak virtual memory: 488 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430629948315 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 03 02:12:28 2015 " "Processing ended: Sun May 03 02:12:28 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430629948315 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430629948315 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430629948315 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430629948315 ""}
