<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Dec 16 17:41:28 2020" VIVADOVERSION="2018.3">

  <SYSTEMINFO ARCH="zynquplus" BOARD="xilinx.com:zcu102:part0:3.2" DEVICE="xczu9eg" NAME="system" PACKAGE="ffvb1156" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT DIR="O" LEFT="2" NAME="spi0_csn" RIGHT="0" SIGIS="undef" SIGNAME="spi0_csn_concat_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spi0_csn_concat" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="spi0_sclk" SIGIS="undef" SIGNAME="sys_ps8_emio_spi0_sclk_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps8" PORT="emio_spi0_sclk_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="spi0_mosi" SIGIS="undef" SIGNAME="sys_ps8_emio_spi0_m_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps8" PORT="emio_spi0_m_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="spi0_miso" SIGIS="undef" SIGNAME="External_Ports_spi0_miso">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps8" PORT="emio_spi0_m_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="spi1_csn" RIGHT="0" SIGIS="undef" SIGNAME="spi1_csn_concat_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="spi1_csn_concat" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="spi1_sclk" SIGIS="undef" SIGNAME="sys_ps8_emio_spi1_sclk_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps8" PORT="emio_spi1_sclk_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="spi1_mosi" SIGIS="undef" SIGNAME="sys_ps8_emio_spi1_m_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps8" PORT="emio_spi1_m_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="spi1_miso" SIGIS="undef" SIGNAME="External_Ports_spi1_miso">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps8" PORT="emio_spi1_m_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="94" NAME="gpio_i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_gpio_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps8" PORT="emio_gpio_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="94" NAME="gpio_o" RIGHT="0" SIGIS="undef" SIGNAME="sys_ps8_emio_gpio_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps8" PORT="emio_gpio_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="94" NAME="gpio_t" RIGHT="0" SIGIS="undef" SIGNAME="sys_ps8_emio_gpio_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps8" PORT="emio_gpio_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dac_fifo_bypass" SIGIS="undef" SIGNAME="External_Ports_dac_fifo_bypass">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_adrv9009_dacfifo" PORT="bypass"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="adc_fir_filter_active" SIGIS="undef" SIGNAME="External_Ports_adc_fir_filter_active">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rx_fir_decimator_cdc_sync_active" PORT="in_bits"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dac_fir_filter_active" SIGIS="undef" SIGNAME="External_Ports_dac_fir_filter_active">
      <CONNECTIONS>
        <CONNECTION INSTANCE="tx_fir_interpolator_cdc_sync_active" PORT="in_bits"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="tx_ref_clk_0" SIGIS="undef" SIGNAME="External_Ports_tx_ref_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="qpll_ref_clk_0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rx_ref_clk_0" SIGIS="undef" SIGNAME="External_Ports_rx_ref_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="cpll_ref_clk_0"/>
        <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="cpll_ref_clk_1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rx_ref_clk_2" SIGIS="undef" SIGNAME="External_Ports_rx_ref_clk_2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="cpll_ref_clk_2"/>
        <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="cpll_ref_clk_3"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="tx_sysref_0" SIGIS="undef" SIGNAME="External_Ports_tx_sysref_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx" PORT="sysref"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="tx_sync_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_tx_sync_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx" PORT="sync"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="tx_data_0_p" SIGIS="undef" SIGNAME="util_adrv9009_xcvr_tx_0_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="tx_0_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="tx_data_0_n" SIGIS="undef" SIGNAME="util_adrv9009_xcvr_tx_0_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="tx_0_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="tx_data_1_p" SIGIS="undef" SIGNAME="util_adrv9009_xcvr_tx_1_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="tx_1_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="tx_data_1_n" SIGIS="undef" SIGNAME="util_adrv9009_xcvr_tx_1_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="tx_1_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="tx_data_2_p" SIGIS="undef" SIGNAME="util_adrv9009_xcvr_tx_2_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="tx_2_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="tx_data_2_n" SIGIS="undef" SIGNAME="util_adrv9009_xcvr_tx_2_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="tx_2_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="tx_data_3_p" SIGIS="undef" SIGNAME="util_adrv9009_xcvr_tx_3_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="tx_3_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="tx_data_3_n" SIGIS="undef" SIGNAME="util_adrv9009_xcvr_tx_3_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="tx_3_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rx_sysref_0" SIGIS="undef" SIGNAME="External_Ports_rx_sysref_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx" PORT="sysref"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="rx_sync_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_sync">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx" PORT="sync"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rx_data_0_p" SIGIS="undef" SIGNAME="External_Ports_rx_data_0_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="rx_0_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rx_data_0_n" SIGIS="undef" SIGNAME="External_Ports_rx_data_0_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="rx_0_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rx_data_1_p" SIGIS="undef" SIGNAME="External_Ports_rx_data_1_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="rx_1_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rx_data_1_n" SIGIS="undef" SIGNAME="External_Ports_rx_data_1_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="rx_1_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rx_sysref_2" SIGIS="undef" SIGNAME="External_Ports_rx_sysref_2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx" PORT="sysref"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="rx_sync_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_sync">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx" PORT="sync"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rx_data_2_p" SIGIS="undef" SIGNAME="External_Ports_rx_data_2_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="rx_2_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rx_data_2_n" SIGIS="undef" SIGNAME="External_Ports_rx_data_2_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="rx_2_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rx_data_3_p" SIGIS="undef" SIGNAME="External_Ports_rx_data_3_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="rx_3_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rx_data_3_n" SIGIS="undef" SIGNAME="External_Ports_rx_data_3_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="rx_3_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="99990005" DIR="O" NAME="axi_clk" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="axi_rst_n" RIGHT="0" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="axi_tx_bram_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="39" NAME="axi_tx_bram_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="axi_tx_bram_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="axi_tx_bram_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="axi_tx_bram_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="axi_tx_bram_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="axi_tx_bram_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="axi_tx_bram_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="axi_tx_bram_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="axi_tx_bram_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="axi_tx_bram_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="axi_tx_bram_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="axi_tx_bram_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="axi_tx_bram_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="axi_tx_bram_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="axi_tx_bram_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="axi_tx_bram_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="axi_tx_bram_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="axi_tx_bram_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="axi_tx_bram_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="axi_tx_bram_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="axi_tx_bram_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="39" NAME="axi_tx_bram_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="axi_tx_bram_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="axi_tx_bram_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="axi_tx_bram_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="axi_tx_bram_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="axi_tx_bram_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="axi_tx_bram_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="axi_tx_bram_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="axi_tx_bram_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="axi_tx_bram_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="axi_tx_bram_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="axi_tx_bram_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="axi_tx_bram_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="axi_tx_bram_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="axi_tx_bram_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="axi_tx_bram_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="axi_tx_bram_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="axi_rx_bram_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="39" NAME="axi_rx_bram_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="axi_rx_bram_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="axi_rx_bram_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="axi_rx_bram_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="axi_rx_bram_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="axi_rx_bram_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="axi_rx_bram_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="axi_rx_bram_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="axi_rx_bram_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="axi_rx_bram_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="axi_rx_bram_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="axi_rx_bram_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="axi_rx_bram_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="axi_rx_bram_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="axi_rx_bram_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="axi_rx_bram_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="axi_rx_bram_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="axi_rx_bram_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="axi_rx_bram_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="axi_rx_bram_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="axi_rx_bram_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="39" NAME="axi_rx_bram_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="axi_rx_bram_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="axi_rx_bram_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_arsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="axi_rx_bram_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="axi_rx_bram_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="axi_rx_bram_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="axi_rx_bram_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="axi_rx_bram_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_arregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="axi_rx_bram_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="axi_rx_bram_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="axi_rx_bram_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="axi_rx_bram_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="axi_rx_bram_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="axi_rx_bram_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="axi_rx_bram_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="axi_rx_bram_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="axi_rx_bram_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="39" NAME="axi_regs_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="axi_regs_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_regs_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_regs_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="axi_regs_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="axi_regs_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_regs_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_regs_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="axi_regs_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_regs_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_regs_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="39" NAME="axi_regs_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="axi_regs_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_regs_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_regs_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="axi_regs_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="axi_regs_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_regs_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_regs_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="39" NAME="axi_drp_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="axi_drp_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_drp_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_drp_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="axi_drp_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="axi_drp_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_drp_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_drp_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="axi_drp_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_drp_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_drp_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="39" NAME="axi_drp_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="axi_drp_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_drp_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_drp_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="axi_drp_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="axi_drp_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_drp_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_drp_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_rready"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="axi_interconnect_0_M01_AXI" DATAWIDTH="32" NAME="axi_tx_bram" TYPE="MASTER">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="99990005"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps8_0_pl_clk0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWID" PHYSICAL="axi_tx_bram_awid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="axi_tx_bram_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="axi_tx_bram_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="axi_tx_bram_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="axi_tx_bram_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="axi_tx_bram_awlock"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="axi_tx_bram_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="axi_tx_bram_awprot"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="axi_tx_bram_awregion"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="axi_tx_bram_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="axi_tx_bram_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="axi_tx_bram_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="axi_tx_bram_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="axi_tx_bram_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="axi_tx_bram_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="axi_tx_bram_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="axi_tx_bram_wready"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="axi_tx_bram_bid"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="axi_tx_bram_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="axi_tx_bram_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="axi_tx_bram_bready"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="axi_tx_bram_arid"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="axi_tx_bram_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="axi_tx_bram_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="axi_tx_bram_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="axi_tx_bram_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="axi_tx_bram_arlock"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="axi_tx_bram_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="axi_tx_bram_arprot"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="axi_tx_bram_arregion"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="axi_tx_bram_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="axi_tx_bram_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="axi_tx_bram_arready"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="axi_tx_bram_rid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="axi_tx_bram_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="axi_tx_bram_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="axi_tx_bram_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="axi_tx_bram_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="axi_tx_bram_rready"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="axi_interconnect_0_M02_AXI" DATAWIDTH="32" NAME="axi_rx_bram" TYPE="MASTER">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="99990005"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps8_0_pl_clk0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWID" PHYSICAL="axi_rx_bram_awid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="axi_rx_bram_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="axi_rx_bram_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="axi_rx_bram_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="axi_rx_bram_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="axi_rx_bram_awlock"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="axi_rx_bram_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="axi_rx_bram_awprot"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="axi_rx_bram_awregion"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="axi_rx_bram_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="axi_rx_bram_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="axi_rx_bram_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="axi_rx_bram_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="axi_rx_bram_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="axi_rx_bram_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="axi_rx_bram_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="axi_rx_bram_wready"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="axi_rx_bram_bid"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="axi_rx_bram_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="axi_rx_bram_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="axi_rx_bram_bready"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="axi_rx_bram_arid"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="axi_rx_bram_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="axi_rx_bram_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="axi_rx_bram_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="axi_rx_bram_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="axi_rx_bram_arlock"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="axi_rx_bram_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="axi_rx_bram_arprot"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="axi_rx_bram_arregion"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="axi_rx_bram_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="axi_rx_bram_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="axi_rx_bram_arready"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="axi_rx_bram_rid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="axi_rx_bram_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="axi_rx_bram_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="axi_rx_bram_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="axi_rx_bram_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="axi_rx_bram_rready"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="axi_interconnect_0_M00_AXI" DATAWIDTH="32" NAME="axi_regs" TYPE="MASTER">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="99990005"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="40"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps8_0_pl_clk0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="axi_regs_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="axi_regs_awprot"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="axi_regs_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="axi_regs_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="axi_regs_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="axi_regs_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="axi_regs_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="axi_regs_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="axi_regs_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="axi_regs_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="axi_regs_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="axi_regs_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="axi_regs_arprot"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="axi_regs_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="axi_regs_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="axi_regs_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="axi_regs_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="axi_regs_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="axi_regs_rready"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="axi_interconnect_0_M03_AXI" DATAWIDTH="32" NAME="axi_drp" TYPE="MASTER">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="99990005"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="40"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps8_0_pl_clk0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="axi_drp_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="axi_drp_awprot"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="axi_drp_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="axi_drp_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="axi_drp_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="axi_drp_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="axi_drp_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="axi_drp_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="axi_drp_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="axi_drp_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="axi_drp_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="axi_drp_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="axi_drp_arprot"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="axi_drp_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="axi_drp_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="axi_drp_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="axi_drp_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="axi_drp_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="axi_drp_rready"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="5" FULLNAME="/GND_1" HWVERSION="1.1" INSTANCE="GND_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_GND_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="emio_spi0_sclk_i"/>
            <CONNECTION INSTANCE="sys_ps8" PORT="emio_spi0_s_i"/>
            <CONNECTION INSTANCE="sys_ps8" PORT="emio_spi1_sclk_i"/>
            <CONNECTION INSTANCE="sys_ps8" PORT="emio_spi1_s_i"/>
            <CONNECTION INSTANCE="sys_concat_intc_1" PORT="In7"/>
            <CONNECTION INSTANCE="sys_concat_intc_1" PORT="In6"/>
            <CONNECTION INSTANCE="sys_concat_intc_0" PORT="In7"/>
            <CONNECTION INSTANCE="sys_concat_intc_0" PORT="In6"/>
            <CONNECTION INSTANCE="sys_concat_intc_0" PORT="In5"/>
            <CONNECTION INSTANCE="sys_concat_intc_0" PORT="In4"/>
            <CONNECTION INSTANCE="sys_concat_intc_0" PORT="In3"/>
            <CONNECTION INSTANCE="sys_concat_intc_0" PORT="In2"/>
            <CONNECTION INSTANCE="sys_concat_intc_0" PORT="In1"/>
            <CONNECTION INSTANCE="sys_concat_intc_0" PORT="In0"/>
            <CONNECTION INSTANCE="tx_fir_interpolator_rate_gen" PORT="load_config"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/GND_32" HWVERSION="1.1" INSTANCE="GND_32" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="32"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x00000000"/>
        <PARAMETER NAME="Component_Name" VALUE="system_GND_32_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="GND_32_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_rate_gen" PORT="pulse_width"/>
            <CONNECTION INSTANCE="tx_fir_interpolator_rate_gen" PORT="pulse_period"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/VCC_1" HWVERSION="1.1" INSTANCE="VCC_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_VCC_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="VCC_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="emio_spi0_ss_i_n"/>
            <CONNECTION INSTANCE="sys_ps8" PORT="emio_spi1_ss_i_n"/>
            <CONNECTION INSTANCE="tx_fir_interpolator_cdc_sync_active" PORT="out_resetn"/>
            <CONNECTION INSTANCE="rx_fir_decimator_cdc_sync_active" PORT="out_resetn"/>
            <CONNECTION INSTANCE="util_adrv9009_tx_upack" PORT="s_axis_valid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/adrv9009_rx_device_clk_rstgen" HWVERSION="5.0" INSTANCE="adrv9009_rx_device_clk_rstgen" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_adrv9009_rx_device_clk_rstgen_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="axi_adrv9009_rx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst" SIGNAME="adrv9009_rx_device_clk_rstgen_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_rx_cpack" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/adrv9009_rx_os_device_clk_rstgen" HWVERSION="5.0" INSTANCE="adrv9009_rx_os_device_clk_rstgen" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_adrv9009_rx_os_device_clk_rstgen_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="axi_adrv9009_rx_os_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst" SIGNAME="adrv9009_rx_os_device_clk_rstgen_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_rx_os_cpack" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/adrv9009_tx_device_clk_rstgen" HWVERSION="5.0" INSTANCE="adrv9009_tx_device_clk_rstgen" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_adrv9009_tx_device_clk_rstgen_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="axi_adrv9009_tx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst" SIGNAME="adrv9009_tx_device_clk_rstgen_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_tx_upack" PORT="reset"/>
            <CONNECTION INSTANCE="axi_adrv9009_dacfifo" PORT="dac_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/axi_adrv9009_dacfifo" HWVERSION="1.0" INSTANCE="axi_adrv9009_dacfifo" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_dacfifo" VLNV="analog.com:user:util_dacfifo:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ADDRESS_WIDTH" VALUE="17"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_adrv9009_dacfifo_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="249975021" DIR="I" NAME="dma_clk" SIGIS="clk" SIGNAME="sys_ps8_pl_clk1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma_rst" SIGIS="rst" SIGNAME="sys_250m_rstgen_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_250m_rstgen" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma_valid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_m_axis_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_dma" PORT="m_axis_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="dma_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_m_axis_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_dma" PORT="m_axis_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma_ready" SIGIS="undef" SIGNAME="axi_adrv9009_dacfifo_dma_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_dma" PORT="m_axis_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma_xfer_req" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_m_axis_xfer_req">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_dma" PORT="m_axis_xfer_req"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma_xfer_last" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_m_axis_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_dma" PORT="m_axis_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="dac_clk" SIGIS="clk" SIGNAME="axi_adrv9009_tx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dac_rst" SIGIS="rst" SIGNAME="adrv9009_tx_device_clk_rstgen_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adrv9009_tx_device_clk_rstgen" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dac_valid" SIGIS="undef" SIGNAME="util_adrv9009_tx_upack_s_axis_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_tx_upack" PORT="s_axis_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="dac_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_dacfifo_dac_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_tx_upack" PORT="s_axis_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_dunf" SIGIS="undef" SIGNAME="axi_adrv9009_dacfifo_dac_dunf">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_tpl_core" PORT="dac_dunf"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_xfer_out" SIGIS="undef"/>
        <PORT DIR="I" NAME="bypass" SIGIS="undef" SIGNAME="External_Ports_dac_fifo_bypass">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dac_fifo_bypass"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/axi_adrv9009_rx_clkgen" HWVERSION="1.0" INSTANCE="axi_adrv9009_rx_clkgen" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_clkgen" VLNV="analog.com:user:axi_clkgen:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="axi_lite" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="2"/>
        <PARAMETER NAME="FPGA_TECHNOLOGY" VALUE="3"/>
        <PARAMETER NAME="FPGA_FAMILY" VALUE="4"/>
        <PARAMETER NAME="SPEED_GRADE" VALUE="20"/>
        <PARAMETER NAME="DEV_PACKAGE" VALUE="3"/>
        <PARAMETER NAME="FPGA_VOLTAGE" VALUE="850"/>
        <PARAMETER NAME="CLKSEL_EN" VALUE="0"/>
        <PARAMETER NAME="CLKIN_PERIOD" VALUE="4"/>
        <PARAMETER NAME="CLKIN2_PERIOD" VALUE="5"/>
        <PARAMETER NAME="VCO_DIV" VALUE="1"/>
        <PARAMETER NAME="VCO_MUL" VALUE="4"/>
        <PARAMETER NAME="CLK0_DIV" VALUE="4"/>
        <PARAMETER NAME="CLK0_PHASE" VALUE="0"/>
        <PARAMETER NAME="CLK1_DIV" VALUE="6"/>
        <PARAMETER NAME="CLK1_PHASE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_adrv9009_rx_clkgen_0"/>
        <PARAMETER NAME="ENABLE_CLKIN2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_CLKOUT1" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x83C10000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x83C1FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="util_adrv9009_xcvr_rx_out_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="rx_out_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000.0" DIR="O" NAME="clk_0" SIGIS="clk" SIGNAME="axi_adrv9009_rx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adrv9009_rx_device_clk_rstgen" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="rx_clk_0"/>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="rx_clk_1"/>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="core_clk"/>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx" PORT="clk"/>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_tpl_core" PORT="link_clk"/>
            <CONNECTION INSTANCE="util_adrv9009_rx_cpack" PORT="clk"/>
            <CONNECTION INSTANCE="rx_fir_decimator_cdc_sync_active" PORT="out_clk"/>
            <CONNECTION INSTANCE="rx_fir_decimator_fir_decimation_0" PORT="aclk"/>
            <CONNECTION INSTANCE="rx_fir_decimator_fir_decimation_1" PORT="aclk"/>
            <CONNECTION INSTANCE="rx_fir_decimator_fir_decimation_2" PORT="aclk"/>
            <CONNECTION INSTANCE="rx_fir_decimator_fir_decimation_3" PORT="aclk"/>
            <CONNECTION INSTANCE="axi_adrv9009_rx_dma" PORT="fifo_wr_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99990005" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_clkgen_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_clkgen_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_clkgen_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_clkgen_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_clkgen_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_clkgen_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_clkgen_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_clkgen_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_clkgen_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_clkgen_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_clkgen_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_clkgen_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_clkgen_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_clkgen_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_clkgen_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_clkgen_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_clkgen_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_clkgen_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_clkgen_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M09_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99990005"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps8_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/axi_adrv9009_rx_dma" HWVERSION="1.0" INSTANCE="axi_adrv9009_rx_dma" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_dmac" VLNV="analog.com:user:axi_dmac:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="axi_lite" RANGE="2048" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="DMA_DATA_WIDTH_SRC" VALUE="64"/>
        <PARAMETER NAME="DMA_DATA_WIDTH_DEST" VALUE="128"/>
        <PARAMETER NAME="DMA_LENGTH_WIDTH" VALUE="24"/>
        <PARAMETER NAME="DMA_2D_TRANSFER" VALUE="false"/>
        <PARAMETER NAME="ASYNC_CLK_REQ_SRC" VALUE="true"/>
        <PARAMETER NAME="ASYNC_CLK_SRC_DEST" VALUE="true"/>
        <PARAMETER NAME="ASYNC_CLK_DEST_REQ" VALUE="true"/>
        <PARAMETER NAME="AXI_SLICE_DEST" VALUE="true"/>
        <PARAMETER NAME="AXI_SLICE_SRC" VALUE="true"/>
        <PARAMETER NAME="SYNC_TRANSFER_START" VALUE="true"/>
        <PARAMETER NAME="CYCLIC" VALUE="false"/>
        <PARAMETER NAME="DMA_AXI_PROTOCOL_DEST" VALUE="0"/>
        <PARAMETER NAME="DMA_AXI_PROTOCOL_SRC" VALUE="0"/>
        <PARAMETER NAME="DMA_TYPE_DEST" VALUE="0"/>
        <PARAMETER NAME="DMA_TYPE_SRC" VALUE="2"/>
        <PARAMETER NAME="DMA_AXI_ADDR_WIDTH" VALUE="31"/>
        <PARAMETER NAME="MAX_BYTES_PER_BURST" VALUE="256"/>
        <PARAMETER NAME="FIFO_SIZE" VALUE="32"/>
        <PARAMETER NAME="AXI_ID_WIDTH_SRC" VALUE="1"/>
        <PARAMETER NAME="AXI_ID_WIDTH_DEST" VALUE="1"/>
        <PARAMETER NAME="DMA_AXIS_ID_W" VALUE="8"/>
        <PARAMETER NAME="DMA_AXIS_DEST_W" VALUE="4"/>
        <PARAMETER NAME="DISABLE_DEBUG_REGISTERS" VALUE="false"/>
        <PARAMETER NAME="ENABLE_DIAGNOSTICS_IF" VALUE="false"/>
        <PARAMETER NAME="ALLOW_ASYM_MEM" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_adrv9009_rx_dma_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x9C400000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x9C400FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99990005" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M11_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M11_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M11_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M11_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M11_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M11_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M11_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M11_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M11_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M11_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M11_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M11_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M11_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M11_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M11_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M11_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M11_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M11_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M11_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_adrv9009_rx_dma_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_concat_intc_1" PORT="In5"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="249975021" DIR="I" NAME="m_dest_axi_aclk" SIGIS="clk" SIGNAME="sys_ps8_pl_clk1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_dest_axi_aresetn" SIGIS="rst" SIGNAME="sys_250m_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_250m_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="30" NAME="m_dest_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_m_dest_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp2_interconnect" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_dest_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_m_dest_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp2_interconnect" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_dest_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_m_dest_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp2_interconnect" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_dest_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_m_dest_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp2_interconnect" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_dest_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_m_dest_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp2_interconnect" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_dest_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_m_dest_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp2_interconnect" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_dest_axi_awvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_m_dest_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp2_interconnect" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_dest_axi_awready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_m_dest_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp2_interconnect" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_dest_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_m_dest_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp2_interconnect" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_dest_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_m_dest_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp2_interconnect" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_dest_axi_wready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_m_dest_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp2_interconnect" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_dest_axi_wvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_m_dest_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp2_interconnect" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_dest_axi_wlast" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_m_dest_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp2_interconnect" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_dest_axi_bvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_m_dest_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp2_interconnect" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_dest_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_m_dest_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp2_interconnect" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_dest_axi_bready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_m_dest_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp2_interconnect" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="fifo_wr_clk" SIGIS="clk" SIGNAME="axi_adrv9009_rx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="fifo_wr_en" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_fifo_wr_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_rx_cpack" PORT="packed_fifo_wr_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="fifo_wr_din" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_fifo_wr_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_rx_cpack" PORT="packed_fifo_wr_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fifo_wr_overflow" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_fifo_wr_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_rx_cpack" PORT="packed_fifo_wr_overflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="fifo_wr_sync" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_fifo_wr_sync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_rx_cpack" PORT="packed_fifo_wr_sync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fifo_wr_xfer_req" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M11_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99990005"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="11"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps8_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_rx_dma_m_dest_axi" DATAWIDTH="128" NAME="m_dest_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="249975021"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="31"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="0"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps8_0_pl_clk1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_dest_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_dest_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_dest_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_dest_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_dest_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_dest_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_dest_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_dest_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_dest_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_dest_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_dest_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_dest_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_dest_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_dest_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_dest_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_dest_axi_bready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="util_adrv9009_rx_cpack_packed_fifo_wr" NAME="fifo_wr" TYPE="TARGET" VLNV="analog.com:interface:fifo_wr:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="EN" PHYSICAL="fifo_wr_en"/>
            <PORTMAP LOGICAL="DATA" PHYSICAL="fifo_wr_din"/>
            <PORTMAP LOGICAL="OVERFLOW" PHYSICAL="fifo_wr_overflow"/>
            <PORTMAP LOGICAL="SYNC" PHYSICAL="fifo_wr_sync"/>
            <PORTMAP LOGICAL="XFER_REQ" PHYSICAL="fifo_wr_xfer_req"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="HP2_DDR_LOW" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="sys_ps8" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_dest_axi" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP2_FPD"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="sys_ps8"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/axi_adrv9009_rx_jesd/rx" HWVERSION="1.0" INSTANCE="axi_adrv9009_rx_jesd_rx" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="jesd204_rx" VLNV="analog.com:user:jesd204_rx:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NUM_LANES" VALUE="2"/>
        <PARAMETER NAME="NUM_LINKS" VALUE="1"/>
        <PARAMETER NAME="NUM_INPUT_PIPELINE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_rx_0"/>
        <PARAMETER NAME="SYSREF_IOB" VALUE="true"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="axi_adrv9009_rx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="axi_adrv9009_rx_jesd_rx_axi_core_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="core_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="phy_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_phy_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="rx_data_0"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="rx_data_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="phy_charisk" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_phy_charisk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="rx_charisk_0"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="rx_charisk_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="phy_notintable" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_phy_notintable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="rx_notintable_0"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="rx_notintable_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="phy_disperr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_phy_disperr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="rx_disperr_0"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="rx_disperr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sysref" SIGIS="undef" SIGNAME="External_Ports_rx_sysref_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_sysref_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lmfc_edge" SIGIS="undef"/>
        <PORT DIR="O" NAME="lmfc_clk" SIGIS="undef"/>
        <PORT DIR="O" NAME="event_sysref_alignment_error" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_event_sysref_alignment_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="core_event_sysref_alignment_error"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="event_sysref_edge" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_event_sysref_edge">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="core_event_sysref_edge"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="sync" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_sync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_sync_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="phy_en_char_align" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_phy_en_char_align">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="rx_calign_0"/>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="rx_calign_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="rx_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_rx_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_tpl_core" PORT="link_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_valid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_rx_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_tpl_core" PORT="link_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rx_eof" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="rx_sof" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_rx_sof">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_tpl_core" PORT="link_sof"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="cfg_lanes_disable" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_cfg_lanes_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="core_cfg_lanes_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="cfg_links_disable" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_cfg_links_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="core_cfg_links_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="cfg_beats_per_multiframe" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_cfg_beats_per_multiframe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="core_cfg_beats_per_multiframe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="cfg_octets_per_frame" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_cfg_octets_per_frame">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="core_cfg_octets_per_frame"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="cfg_lmfc_offset" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_cfg_lmfc_offset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="core_cfg_lmfc_offset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_sysref_disable" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_cfg_sysref_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="core_cfg_sysref_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_sysref_oneshot" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_cfg_sysref_oneshot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="core_cfg_sysref_oneshot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_buffer_early_release" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_cfg_buffer_early_release">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="core_cfg_buffer_early_release"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="cfg_buffer_delay" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_cfg_buffer_delay">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="core_cfg_buffer_delay"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_disable_char_replacement" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_cfg_disable_char_replacement">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="core_cfg_disable_char_replacement"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_disable_scrambler" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_cfg_disable_scrambler">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="core_cfg_disable_scrambler"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ctrl_err_statistics_reset" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_ctrl_err_statistics_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="core_ctrl_err_statistics_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ctrl_err_statistics_mask" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_ctrl_err_statistics_mask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="core_ctrl_err_statistics_mask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="status_err_statistics_cnt" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_status_err_statistics_cnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="core_status_err_statistics_cnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ilas_config_valid" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_ilas_config_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="core_ilas_config_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ilas_config_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_ilas_config_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="core_ilas_config_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="ilas_config_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_ilas_config_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="core_ilas_config_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="status_ctrl_state" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_status_ctrl_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="core_status_ctrl_state"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="status_lane_cgs_state" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_status_lane_cgs_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="core_status_lane_cgs_state"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="status_lane_ifs_ready" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_status_lane_ifs_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="core_status_lane_ifs_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="27" NAME="status_lane_latency" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_status_lane_latency">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="core_status_lane_latency"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="util_adrv9009_xcvr_rx_0" NAME="rx_phy0" TYPE="TARGET" VLNV="xilinx.com:display_jesd204:jesd204_rx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxdata" PHYSICAL="phy_data"/>
            <PORTMAP LOGICAL="rxcharisk" PHYSICAL="phy_charisk"/>
            <PORTMAP LOGICAL="rxdisperr" PHYSICAL="phy_disperr"/>
            <PORTMAP LOGICAL="rxnotintable" PHYSICAL="phy_notintable"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="util_adrv9009_xcvr_rx_1" NAME="rx_phy1" TYPE="TARGET" VLNV="xilinx.com:display_jesd204:jesd204_rx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxdata" PHYSICAL="phy_data"/>
            <PORTMAP LOGICAL="rxcharisk" PHYSICAL="phy_charisk"/>
            <PORTMAP LOGICAL="rxdisperr" PHYSICAL="phy_disperr"/>
            <PORTMAP LOGICAL="rxnotintable" PHYSICAL="phy_notintable"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_rx_jesd_rx_axi_rx_cfg" NAME="rx_cfg" TYPE="TARGET" VLNV="analog.com:interface:jesd204_rx_cfg:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="lanes_disable" PHYSICAL="cfg_lanes_disable"/>
            <PORTMAP LOGICAL="links_disable" PHYSICAL="cfg_links_disable"/>
            <PORTMAP LOGICAL="beats_per_multiframe" PHYSICAL="cfg_beats_per_multiframe"/>
            <PORTMAP LOGICAL="octets_per_frame" PHYSICAL="cfg_octets_per_frame"/>
            <PORTMAP LOGICAL="lmfc_offset" PHYSICAL="cfg_lmfc_offset"/>
            <PORTMAP LOGICAL="sysref_oneshot" PHYSICAL="cfg_sysref_oneshot"/>
            <PORTMAP LOGICAL="sysref_disable" PHYSICAL="cfg_sysref_disable"/>
            <PORTMAP LOGICAL="buffer_delay" PHYSICAL="cfg_buffer_delay"/>
            <PORTMAP LOGICAL="buffer_early_release" PHYSICAL="cfg_buffer_early_release"/>
            <PORTMAP LOGICAL="disable_char_replacement" PHYSICAL="cfg_disable_char_replacement"/>
            <PORTMAP LOGICAL="err_statistics_reset" PHYSICAL="ctrl_err_statistics_reset"/>
            <PORTMAP LOGICAL="err_statistics_mask" PHYSICAL="ctrl_err_statistics_mask"/>
            <PORTMAP LOGICAL="disable_scrambler" PHYSICAL="cfg_disable_scrambler"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_rx_jesd_rx_rx_status" NAME="rx_status" TYPE="INITIATOR" VLNV="analog.com:interface:jesd204_rx_status:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ctrl_state" PHYSICAL="status_ctrl_state"/>
            <PORTMAP LOGICAL="lane_cgs_state" PHYSICAL="status_lane_cgs_state"/>
            <PORTMAP LOGICAL="err_statistics_cnt" PHYSICAL="status_err_statistics_cnt"/>
            <PORTMAP LOGICAL="lane_ifs_ready" PHYSICAL="status_lane_ifs_ready"/>
            <PORTMAP LOGICAL="lane_latency" PHYSICAL="status_lane_latency"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_rx_jesd_rx_rx_ilas_config" NAME="rx_ilas_config" TYPE="INITIATOR" VLNV="analog.com:interface:jesd204_rx_ilas_config:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="valid" PHYSICAL="ilas_config_valid"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="ilas_config_addr"/>
            <PORTMAP LOGICAL="data" PHYSICAL="ilas_config_data"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_rx_jesd_rx_rx_event" NAME="rx_event" TYPE="INITIATOR" VLNV="analog.com:interface:jesd204_rx_event:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="sysref_alignment_error" PHYSICAL="event_sysref_alignment_error"/>
            <PORTMAP LOGICAL="sysref_edge" PHYSICAL="event_sysref_edge"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/axi_adrv9009_rx_jesd/rx_axi" HWVERSION="1.0" INSTANCE="axi_adrv9009_rx_jesd_rx_axi" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_jesd204_rx" VLNV="analog.com:user:axi_jesd204_rx:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="axi_lite" RANGE="16384" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="NUM_LANES" VALUE="2"/>
        <PARAMETER NAME="NUM_LINKS" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_rx_axi_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x84AA0000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x84AA3FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99990005" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_axi_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M10_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_axi_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M10_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_axi_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M10_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_axi_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M10_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_axi_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M10_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_axi_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M10_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_axi_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M10_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_axi_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M10_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_axi_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M10_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_axi_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M10_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_axi_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M10_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_axi_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M10_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_axi_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M10_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_axi_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M10_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_axi_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M10_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_axi_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M10_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_axi_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M10_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_axi_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M10_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_axi_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M10_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_adrv9009_rx_jesd_rx_axi_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_concat_intc_1" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="core_clk" SIGIS="clk" SIGNAME="axi_adrv9009_rx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="core_reset_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="core_reset" SIGIS="rst" SIGNAME="axi_adrv9009_rx_jesd_rx_axi_core_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="core_cfg_lanes_disable" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_cfg_lanes_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx" PORT="cfg_lanes_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="core_cfg_links_disable" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_cfg_links_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx" PORT="cfg_links_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="core_cfg_beats_per_multiframe" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_cfg_beats_per_multiframe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx" PORT="cfg_beats_per_multiframe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="core_cfg_octets_per_frame" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_cfg_octets_per_frame">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx" PORT="cfg_octets_per_frame"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_disable_scrambler" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_cfg_disable_scrambler">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx" PORT="cfg_disable_scrambler"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_disable_char_replacement" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_cfg_disable_char_replacement">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx" PORT="cfg_disable_char_replacement"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="core_cfg_lmfc_offset" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_cfg_lmfc_offset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx" PORT="cfg_lmfc_offset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_sysref_oneshot" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_cfg_sysref_oneshot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx" PORT="cfg_sysref_oneshot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_sysref_disable" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_cfg_sysref_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx" PORT="cfg_sysref_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_buffer_early_release" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_cfg_buffer_early_release">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx" PORT="cfg_buffer_early_release"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="core_cfg_buffer_delay" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_cfg_buffer_delay">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx" PORT="cfg_buffer_delay"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="core_ilas_config_valid" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_ilas_config_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx" PORT="ilas_config_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="core_ilas_config_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_ilas_config_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx" PORT="ilas_config_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="core_ilas_config_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_ilas_config_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx" PORT="ilas_config_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="core_event_sysref_alignment_error" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_event_sysref_alignment_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx" PORT="event_sysref_alignment_error"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="core_event_sysref_edge" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_event_sysref_edge">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx" PORT="event_sysref_edge"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="core_ctrl_err_statistics_mask" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_ctrl_err_statistics_mask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx" PORT="ctrl_err_statistics_mask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_ctrl_err_statistics_reset" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_ctrl_err_statistics_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx" PORT="ctrl_err_statistics_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="core_status_err_statistics_cnt" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_status_err_statistics_cnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx" PORT="status_err_statistics_cnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="core_status_ctrl_state" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_status_ctrl_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx" PORT="status_ctrl_state"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="core_status_lane_cgs_state" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_status_lane_cgs_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx" PORT="status_lane_cgs_state"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="core_status_lane_ifs_ready" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_status_lane_ifs_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx" PORT="status_lane_ifs_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="27" NAME="core_status_lane_latency" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_status_lane_latency">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx" PORT="status_lane_latency"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M10_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99990005"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="14"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps8_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_rx_jesd_rx_axi_rx_cfg" NAME="rx_cfg" TYPE="INITIATOR" VLNV="analog.com:interface:jesd204_rx_cfg:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="lanes_disable" PHYSICAL="core_cfg_lanes_disable"/>
            <PORTMAP LOGICAL="links_disable" PHYSICAL="core_cfg_links_disable"/>
            <PORTMAP LOGICAL="beats_per_multiframe" PHYSICAL="core_cfg_beats_per_multiframe"/>
            <PORTMAP LOGICAL="octets_per_frame" PHYSICAL="core_cfg_octets_per_frame"/>
            <PORTMAP LOGICAL="lmfc_offset" PHYSICAL="core_cfg_lmfc_offset"/>
            <PORTMAP LOGICAL="sysref_oneshot" PHYSICAL="core_cfg_sysref_oneshot"/>
            <PORTMAP LOGICAL="sysref_disable" PHYSICAL="core_cfg_sysref_disable"/>
            <PORTMAP LOGICAL="err_statistics_reset" PHYSICAL="core_ctrl_err_statistics_reset"/>
            <PORTMAP LOGICAL="err_statistics_mask" PHYSICAL="core_ctrl_err_statistics_mask"/>
            <PORTMAP LOGICAL="buffer_early_release" PHYSICAL="core_cfg_buffer_early_release"/>
            <PORTMAP LOGICAL="buffer_delay" PHYSICAL="core_cfg_buffer_delay"/>
            <PORTMAP LOGICAL="disable_char_replacement" PHYSICAL="core_cfg_disable_char_replacement"/>
            <PORTMAP LOGICAL="disable_scrambler" PHYSICAL="core_cfg_disable_scrambler"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_rx_jesd_rx_rx_ilas_config" NAME="rx_ilas_config" TYPE="TARGET" VLNV="analog.com:interface:jesd204_rx_ilas_config:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="valid" PHYSICAL="core_ilas_config_valid"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="core_ilas_config_addr"/>
            <PORTMAP LOGICAL="data" PHYSICAL="core_ilas_config_data"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_rx_jesd_rx_rx_event" NAME="rx_event" TYPE="TARGET" VLNV="analog.com:interface:jesd204_rx_event:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="sysref_alignment_error" PHYSICAL="core_event_sysref_alignment_error"/>
            <PORTMAP LOGICAL="sysref_edge" PHYSICAL="core_event_sysref_edge"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_rx_jesd_rx_rx_status" NAME="rx_status" TYPE="TARGET" VLNV="analog.com:interface:jesd204_rx_status:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ctrl_state" PHYSICAL="core_status_ctrl_state"/>
            <PORTMAP LOGICAL="lane_cgs_state" PHYSICAL="core_status_lane_cgs_state"/>
            <PORTMAP LOGICAL="lane_ifs_ready" PHYSICAL="core_status_lane_ifs_ready"/>
            <PORTMAP LOGICAL="lane_latency" PHYSICAL="core_status_lane_latency"/>
            <PORTMAP LOGICAL="err_statistics_cnt" PHYSICAL="core_status_err_statistics_cnt"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/axi_adrv9009_rx_os_clkgen" HWVERSION="1.0" INSTANCE="axi_adrv9009_rx_os_clkgen" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_clkgen" VLNV="analog.com:user:axi_clkgen:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="axi_lite" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="2"/>
        <PARAMETER NAME="FPGA_TECHNOLOGY" VALUE="3"/>
        <PARAMETER NAME="FPGA_FAMILY" VALUE="4"/>
        <PARAMETER NAME="SPEED_GRADE" VALUE="20"/>
        <PARAMETER NAME="DEV_PACKAGE" VALUE="3"/>
        <PARAMETER NAME="FPGA_VOLTAGE" VALUE="850"/>
        <PARAMETER NAME="CLKSEL_EN" VALUE="0"/>
        <PARAMETER NAME="CLKIN_PERIOD" VALUE="4"/>
        <PARAMETER NAME="CLKIN2_PERIOD" VALUE="5"/>
        <PARAMETER NAME="VCO_DIV" VALUE="1"/>
        <PARAMETER NAME="VCO_MUL" VALUE="4"/>
        <PARAMETER NAME="CLK0_DIV" VALUE="4"/>
        <PARAMETER NAME="CLK0_PHASE" VALUE="0"/>
        <PARAMETER NAME="CLK1_DIV" VALUE="6"/>
        <PARAMETER NAME="CLK1_PHASE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_adrv9009_rx_os_clkgen_0"/>
        <PARAMETER NAME="ENABLE_CLKIN2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_CLKOUT1" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x83C20000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x83C2FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="util_adrv9009_xcvr_rx_out_clk_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="rx_out_clk_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000.0" DIR="O" NAME="clk_0" SIGIS="clk" SIGNAME="axi_adrv9009_rx_os_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adrv9009_rx_os_device_clk_rstgen" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="rx_clk_2"/>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="rx_clk_3"/>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="core_clk"/>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx" PORT="clk"/>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_tpl_core" PORT="link_clk"/>
            <CONNECTION INSTANCE="util_adrv9009_rx_os_cpack" PORT="clk"/>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_dma" PORT="fifo_wr_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99990005" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_clkgen_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M13_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_clkgen_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M13_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_clkgen_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M13_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_clkgen_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M13_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_clkgen_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M13_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_clkgen_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M13_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_clkgen_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M13_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_clkgen_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M13_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_clkgen_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M13_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_clkgen_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M13_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_clkgen_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M13_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_clkgen_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M13_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_clkgen_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M13_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_clkgen_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M13_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_clkgen_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M13_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_clkgen_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M13_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_clkgen_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M13_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_clkgen_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M13_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_clkgen_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M13_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M13_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99990005"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps8_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/axi_adrv9009_rx_os_dma" HWVERSION="1.0" INSTANCE="axi_adrv9009_rx_os_dma" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_dmac" VLNV="analog.com:user:axi_dmac:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="axi_lite" RANGE="2048" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="DMA_DATA_WIDTH_SRC" VALUE="64"/>
        <PARAMETER NAME="DMA_DATA_WIDTH_DEST" VALUE="128"/>
        <PARAMETER NAME="DMA_LENGTH_WIDTH" VALUE="24"/>
        <PARAMETER NAME="DMA_2D_TRANSFER" VALUE="false"/>
        <PARAMETER NAME="ASYNC_CLK_REQ_SRC" VALUE="true"/>
        <PARAMETER NAME="ASYNC_CLK_SRC_DEST" VALUE="true"/>
        <PARAMETER NAME="ASYNC_CLK_DEST_REQ" VALUE="true"/>
        <PARAMETER NAME="AXI_SLICE_DEST" VALUE="true"/>
        <PARAMETER NAME="AXI_SLICE_SRC" VALUE="true"/>
        <PARAMETER NAME="SYNC_TRANSFER_START" VALUE="true"/>
        <PARAMETER NAME="CYCLIC" VALUE="false"/>
        <PARAMETER NAME="DMA_AXI_PROTOCOL_DEST" VALUE="0"/>
        <PARAMETER NAME="DMA_AXI_PROTOCOL_SRC" VALUE="0"/>
        <PARAMETER NAME="DMA_TYPE_DEST" VALUE="0"/>
        <PARAMETER NAME="DMA_TYPE_SRC" VALUE="2"/>
        <PARAMETER NAME="DMA_AXI_ADDR_WIDTH" VALUE="31"/>
        <PARAMETER NAME="MAX_BYTES_PER_BURST" VALUE="256"/>
        <PARAMETER NAME="FIFO_SIZE" VALUE="32"/>
        <PARAMETER NAME="AXI_ID_WIDTH_SRC" VALUE="1"/>
        <PARAMETER NAME="AXI_ID_WIDTH_DEST" VALUE="1"/>
        <PARAMETER NAME="DMA_AXIS_ID_W" VALUE="8"/>
        <PARAMETER NAME="DMA_AXIS_DEST_W" VALUE="4"/>
        <PARAMETER NAME="DISABLE_DEBUG_REGISTERS" VALUE="false"/>
        <PARAMETER NAME="ENABLE_DIAGNOSTICS_IF" VALUE="false"/>
        <PARAMETER NAME="ALLOW_ASYM_MEM" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_adrv9009_rx_os_dma_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x9C440000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x9C440FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99990005" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M15_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M15_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M15_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M15_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M15_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M15_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M15_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M15_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M15_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M15_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M15_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M15_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M15_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M15_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M15_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M15_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M15_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M15_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M15_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_adrv9009_rx_os_dma_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_concat_intc_1" PORT="In3"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="249975021" DIR="I" NAME="m_dest_axi_aclk" SIGIS="clk" SIGNAME="sys_ps8_pl_clk1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_dest_axi_aresetn" SIGIS="rst" SIGNAME="sys_250m_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_250m_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="30" NAME="m_dest_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_m_dest_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_dest_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_m_dest_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_dest_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_m_dest_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_dest_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_m_dest_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_dest_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_m_dest_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_dest_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_m_dest_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_dest_axi_awvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_m_dest_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_dest_axi_awready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_m_dest_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_dest_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_m_dest_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_dest_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_m_dest_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_dest_axi_wready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_m_dest_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_dest_axi_wvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_m_dest_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_dest_axi_wlast" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_m_dest_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_dest_axi_bvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_m_dest_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_dest_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_m_dest_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_dest_axi_bready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_m_dest_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="fifo_wr_clk" SIGIS="clk" SIGNAME="axi_adrv9009_rx_os_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="fifo_wr_en" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_fifo_wr_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_rx_os_cpack" PORT="packed_fifo_wr_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="fifo_wr_din" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_fifo_wr_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_rx_os_cpack" PORT="packed_fifo_wr_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fifo_wr_overflow" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_fifo_wr_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_rx_os_cpack" PORT="packed_fifo_wr_overflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="fifo_wr_sync" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_fifo_wr_sync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_rx_os_cpack" PORT="packed_fifo_wr_sync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fifo_wr_xfer_req" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M15_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99990005"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="11"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps8_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_rx_os_dma_m_dest_axi" DATAWIDTH="128" NAME="m_dest_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="249975021"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="31"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="0"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps8_0_pl_clk1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_dest_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_dest_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_dest_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_dest_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_dest_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_dest_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_dest_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_dest_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_dest_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_dest_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_dest_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_dest_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_dest_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_dest_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_dest_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_dest_axi_bready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="util_adrv9009_rx_os_cpack_packed_fifo_wr" NAME="fifo_wr" TYPE="TARGET" VLNV="analog.com:interface:fifo_wr:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="EN" PHYSICAL="fifo_wr_en"/>
            <PORTMAP LOGICAL="DATA" PHYSICAL="fifo_wr_din"/>
            <PORTMAP LOGICAL="OVERFLOW" PHYSICAL="fifo_wr_overflow"/>
            <PORTMAP LOGICAL="SYNC" PHYSICAL="fifo_wr_sync"/>
            <PORTMAP LOGICAL="XFER_REQ" PHYSICAL="fifo_wr_xfer_req"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="HP1_DDR_LOW" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="sys_ps8" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_dest_axi" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP1_FPD"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="sys_ps8"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/axi_adrv9009_rx_os_jesd/rx" HWVERSION="1.0" INSTANCE="axi_adrv9009_rx_os_jesd_rx" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="jesd204_rx" VLNV="analog.com:user:jesd204_rx:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NUM_LANES" VALUE="2"/>
        <PARAMETER NAME="NUM_LINKS" VALUE="1"/>
        <PARAMETER NAME="NUM_INPUT_PIPELINE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_rx_1"/>
        <PARAMETER NAME="SYSREF_IOB" VALUE="true"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="axi_adrv9009_rx_os_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="axi_adrv9009_rx_os_jesd_rx_axi_core_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="core_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="phy_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_phy_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="rx_data_2"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="rx_data_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="phy_charisk" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_phy_charisk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="rx_charisk_2"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="rx_charisk_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="phy_notintable" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_phy_notintable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="rx_notintable_2"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="rx_notintable_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="phy_disperr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_phy_disperr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="rx_disperr_2"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="rx_disperr_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sysref" SIGIS="undef" SIGNAME="External_Ports_rx_sysref_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_sysref_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lmfc_edge" SIGIS="undef"/>
        <PORT DIR="O" NAME="lmfc_clk" SIGIS="undef"/>
        <PORT DIR="O" NAME="event_sysref_alignment_error" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_event_sysref_alignment_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="core_event_sysref_alignment_error"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="event_sysref_edge" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_event_sysref_edge">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="core_event_sysref_edge"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="sync" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_sync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_sync_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="phy_en_char_align" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_phy_en_char_align">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="rx_calign_2"/>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="rx_calign_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="rx_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_rx_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_tpl_core" PORT="link_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_valid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_rx_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_tpl_core" PORT="link_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rx_eof" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="rx_sof" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_rx_sof">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_tpl_core" PORT="link_sof"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="cfg_lanes_disable" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_cfg_lanes_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="core_cfg_lanes_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="cfg_links_disable" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_cfg_links_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="core_cfg_links_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="cfg_beats_per_multiframe" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_cfg_beats_per_multiframe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="core_cfg_beats_per_multiframe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="cfg_octets_per_frame" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_cfg_octets_per_frame">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="core_cfg_octets_per_frame"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="cfg_lmfc_offset" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_cfg_lmfc_offset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="core_cfg_lmfc_offset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_sysref_disable" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_cfg_sysref_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="core_cfg_sysref_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_sysref_oneshot" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_cfg_sysref_oneshot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="core_cfg_sysref_oneshot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_buffer_early_release" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_cfg_buffer_early_release">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="core_cfg_buffer_early_release"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="cfg_buffer_delay" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_cfg_buffer_delay">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="core_cfg_buffer_delay"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_disable_char_replacement" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_cfg_disable_char_replacement">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="core_cfg_disable_char_replacement"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_disable_scrambler" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_cfg_disable_scrambler">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="core_cfg_disable_scrambler"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ctrl_err_statistics_reset" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_ctrl_err_statistics_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="core_ctrl_err_statistics_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ctrl_err_statistics_mask" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_ctrl_err_statistics_mask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="core_ctrl_err_statistics_mask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="status_err_statistics_cnt" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_status_err_statistics_cnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="core_status_err_statistics_cnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ilas_config_valid" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_ilas_config_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="core_ilas_config_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ilas_config_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_ilas_config_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="core_ilas_config_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="ilas_config_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_ilas_config_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="core_ilas_config_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="status_ctrl_state" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_status_ctrl_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="core_status_ctrl_state"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="status_lane_cgs_state" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_status_lane_cgs_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="core_status_lane_cgs_state"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="status_lane_ifs_ready" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_status_lane_ifs_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="core_status_lane_ifs_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="27" NAME="status_lane_latency" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_status_lane_latency">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="core_status_lane_latency"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="util_adrv9009_xcvr_rx_2" NAME="rx_phy0" TYPE="TARGET" VLNV="xilinx.com:display_jesd204:jesd204_rx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxdata" PHYSICAL="phy_data"/>
            <PORTMAP LOGICAL="rxcharisk" PHYSICAL="phy_charisk"/>
            <PORTMAP LOGICAL="rxdisperr" PHYSICAL="phy_disperr"/>
            <PORTMAP LOGICAL="rxnotintable" PHYSICAL="phy_notintable"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="util_adrv9009_xcvr_rx_3" NAME="rx_phy1" TYPE="TARGET" VLNV="xilinx.com:display_jesd204:jesd204_rx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxdata" PHYSICAL="phy_data"/>
            <PORTMAP LOGICAL="rxcharisk" PHYSICAL="phy_charisk"/>
            <PORTMAP LOGICAL="rxdisperr" PHYSICAL="phy_disperr"/>
            <PORTMAP LOGICAL="rxnotintable" PHYSICAL="phy_notintable"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_rx_os_jesd_rx_axi_rx_cfg" NAME="rx_cfg" TYPE="TARGET" VLNV="analog.com:interface:jesd204_rx_cfg:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="lanes_disable" PHYSICAL="cfg_lanes_disable"/>
            <PORTMAP LOGICAL="links_disable" PHYSICAL="cfg_links_disable"/>
            <PORTMAP LOGICAL="beats_per_multiframe" PHYSICAL="cfg_beats_per_multiframe"/>
            <PORTMAP LOGICAL="octets_per_frame" PHYSICAL="cfg_octets_per_frame"/>
            <PORTMAP LOGICAL="lmfc_offset" PHYSICAL="cfg_lmfc_offset"/>
            <PORTMAP LOGICAL="sysref_oneshot" PHYSICAL="cfg_sysref_oneshot"/>
            <PORTMAP LOGICAL="sysref_disable" PHYSICAL="cfg_sysref_disable"/>
            <PORTMAP LOGICAL="buffer_delay" PHYSICAL="cfg_buffer_delay"/>
            <PORTMAP LOGICAL="buffer_early_release" PHYSICAL="cfg_buffer_early_release"/>
            <PORTMAP LOGICAL="disable_char_replacement" PHYSICAL="cfg_disable_char_replacement"/>
            <PORTMAP LOGICAL="err_statistics_reset" PHYSICAL="ctrl_err_statistics_reset"/>
            <PORTMAP LOGICAL="err_statistics_mask" PHYSICAL="ctrl_err_statistics_mask"/>
            <PORTMAP LOGICAL="disable_scrambler" PHYSICAL="cfg_disable_scrambler"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_rx_os_jesd_rx_rx_status" NAME="rx_status" TYPE="INITIATOR" VLNV="analog.com:interface:jesd204_rx_status:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ctrl_state" PHYSICAL="status_ctrl_state"/>
            <PORTMAP LOGICAL="lane_cgs_state" PHYSICAL="status_lane_cgs_state"/>
            <PORTMAP LOGICAL="err_statistics_cnt" PHYSICAL="status_err_statistics_cnt"/>
            <PORTMAP LOGICAL="lane_ifs_ready" PHYSICAL="status_lane_ifs_ready"/>
            <PORTMAP LOGICAL="lane_latency" PHYSICAL="status_lane_latency"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_rx_os_jesd_rx_rx_ilas_config" NAME="rx_ilas_config" TYPE="INITIATOR" VLNV="analog.com:interface:jesd204_rx_ilas_config:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="valid" PHYSICAL="ilas_config_valid"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="ilas_config_addr"/>
            <PORTMAP LOGICAL="data" PHYSICAL="ilas_config_data"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_rx_os_jesd_rx_rx_event" NAME="rx_event" TYPE="INITIATOR" VLNV="analog.com:interface:jesd204_rx_event:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="sysref_alignment_error" PHYSICAL="event_sysref_alignment_error"/>
            <PORTMAP LOGICAL="sysref_edge" PHYSICAL="event_sysref_edge"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/axi_adrv9009_rx_os_jesd/rx_axi" HWVERSION="1.0" INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_jesd204_rx" VLNV="analog.com:user:axi_jesd204_rx:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="axi_lite" RANGE="16384" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="NUM_LANES" VALUE="2"/>
        <PARAMETER NAME="NUM_LINKS" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_rx_axi_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x84AB0000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x84AB3FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99990005" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_axi_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M14_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_axi_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M14_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_axi_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M14_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_axi_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M14_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_axi_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M14_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_axi_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M14_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_axi_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M14_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_axi_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M14_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_axi_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M14_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_axi_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M14_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_axi_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M14_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_axi_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M14_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_axi_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M14_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_axi_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M14_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_axi_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M14_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_axi_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M14_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_axi_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M14_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_axi_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M14_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_axi_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M14_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_adrv9009_rx_os_jesd_rx_axi_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_concat_intc_1" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="core_clk" SIGIS="clk" SIGNAME="axi_adrv9009_rx_os_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="core_reset_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="core_reset" SIGIS="rst" SIGNAME="axi_adrv9009_rx_os_jesd_rx_axi_core_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="core_cfg_lanes_disable" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_cfg_lanes_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx" PORT="cfg_lanes_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="core_cfg_links_disable" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_cfg_links_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx" PORT="cfg_links_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="core_cfg_beats_per_multiframe" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_cfg_beats_per_multiframe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx" PORT="cfg_beats_per_multiframe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="core_cfg_octets_per_frame" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_cfg_octets_per_frame">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx" PORT="cfg_octets_per_frame"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_disable_scrambler" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_cfg_disable_scrambler">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx" PORT="cfg_disable_scrambler"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_disable_char_replacement" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_cfg_disable_char_replacement">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx" PORT="cfg_disable_char_replacement"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="core_cfg_lmfc_offset" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_cfg_lmfc_offset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx" PORT="cfg_lmfc_offset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_sysref_oneshot" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_cfg_sysref_oneshot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx" PORT="cfg_sysref_oneshot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_sysref_disable" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_cfg_sysref_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx" PORT="cfg_sysref_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_buffer_early_release" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_cfg_buffer_early_release">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx" PORT="cfg_buffer_early_release"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="core_cfg_buffer_delay" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_cfg_buffer_delay">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx" PORT="cfg_buffer_delay"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="core_ilas_config_valid" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_ilas_config_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx" PORT="ilas_config_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="core_ilas_config_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_ilas_config_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx" PORT="ilas_config_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="core_ilas_config_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_ilas_config_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx" PORT="ilas_config_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="core_event_sysref_alignment_error" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_event_sysref_alignment_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx" PORT="event_sysref_alignment_error"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="core_event_sysref_edge" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_event_sysref_edge">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx" PORT="event_sysref_edge"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="core_ctrl_err_statistics_mask" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_ctrl_err_statistics_mask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx" PORT="ctrl_err_statistics_mask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_ctrl_err_statistics_reset" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_ctrl_err_statistics_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx" PORT="ctrl_err_statistics_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="core_status_err_statistics_cnt" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_status_err_statistics_cnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx" PORT="status_err_statistics_cnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="core_status_ctrl_state" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_status_ctrl_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx" PORT="status_ctrl_state"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="core_status_lane_cgs_state" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_status_lane_cgs_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx" PORT="status_lane_cgs_state"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="core_status_lane_ifs_ready" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_status_lane_ifs_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx" PORT="status_lane_ifs_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="27" NAME="core_status_lane_latency" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_status_lane_latency">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx" PORT="status_lane_latency"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M14_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99990005"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="14"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps8_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_rx_os_jesd_rx_axi_rx_cfg" NAME="rx_cfg" TYPE="INITIATOR" VLNV="analog.com:interface:jesd204_rx_cfg:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="lanes_disable" PHYSICAL="core_cfg_lanes_disable"/>
            <PORTMAP LOGICAL="links_disable" PHYSICAL="core_cfg_links_disable"/>
            <PORTMAP LOGICAL="beats_per_multiframe" PHYSICAL="core_cfg_beats_per_multiframe"/>
            <PORTMAP LOGICAL="octets_per_frame" PHYSICAL="core_cfg_octets_per_frame"/>
            <PORTMAP LOGICAL="lmfc_offset" PHYSICAL="core_cfg_lmfc_offset"/>
            <PORTMAP LOGICAL="sysref_oneshot" PHYSICAL="core_cfg_sysref_oneshot"/>
            <PORTMAP LOGICAL="sysref_disable" PHYSICAL="core_cfg_sysref_disable"/>
            <PORTMAP LOGICAL="err_statistics_reset" PHYSICAL="core_ctrl_err_statistics_reset"/>
            <PORTMAP LOGICAL="err_statistics_mask" PHYSICAL="core_ctrl_err_statistics_mask"/>
            <PORTMAP LOGICAL="buffer_early_release" PHYSICAL="core_cfg_buffer_early_release"/>
            <PORTMAP LOGICAL="buffer_delay" PHYSICAL="core_cfg_buffer_delay"/>
            <PORTMAP LOGICAL="disable_char_replacement" PHYSICAL="core_cfg_disable_char_replacement"/>
            <PORTMAP LOGICAL="disable_scrambler" PHYSICAL="core_cfg_disable_scrambler"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_rx_os_jesd_rx_rx_ilas_config" NAME="rx_ilas_config" TYPE="TARGET" VLNV="analog.com:interface:jesd204_rx_ilas_config:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="valid" PHYSICAL="core_ilas_config_valid"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="core_ilas_config_addr"/>
            <PORTMAP LOGICAL="data" PHYSICAL="core_ilas_config_data"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_rx_os_jesd_rx_rx_event" NAME="rx_event" TYPE="TARGET" VLNV="analog.com:interface:jesd204_rx_event:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="sysref_alignment_error" PHYSICAL="core_event_sysref_alignment_error"/>
            <PORTMAP LOGICAL="sysref_edge" PHYSICAL="core_event_sysref_edge"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_rx_os_jesd_rx_rx_status" NAME="rx_status" TYPE="TARGET" VLNV="analog.com:interface:jesd204_rx_status:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ctrl_state" PHYSICAL="core_status_ctrl_state"/>
            <PORTMAP LOGICAL="lane_cgs_state" PHYSICAL="core_status_lane_cgs_state"/>
            <PORTMAP LOGICAL="lane_ifs_ready" PHYSICAL="core_status_lane_ifs_ready"/>
            <PORTMAP LOGICAL="lane_latency" PHYSICAL="core_status_lane_latency"/>
            <PORTMAP LOGICAL="err_statistics_cnt" PHYSICAL="core_status_err_statistics_cnt"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/axi_adrv9009_rx_os_xcvr" HWVERSION="1.0" INSTANCE="axi_adrv9009_rx_os_xcvr" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_adxcvr" VLNV="analog.com:user:axi_adxcvr:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="axi_lite" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="NUM_OF_LANES" VALUE="2"/>
        <PARAMETER NAME="XCVR_TYPE" VALUE="8"/>
        <PARAMETER NAME="FPGA_TECHNOLOGY" VALUE="3"/>
        <PARAMETER NAME="FPGA_FAMILY" VALUE="4"/>
        <PARAMETER NAME="SPEED_GRADE" VALUE="20"/>
        <PARAMETER NAME="DEV_PACKAGE" VALUE="3"/>
        <PARAMETER NAME="FPGA_VOLTAGE" VALUE="850"/>
        <PARAMETER NAME="TX_OR_RX_N" VALUE="0"/>
        <PARAMETER NAME="QPLL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="LPM_OR_DFE_N" VALUE="1"/>
        <PARAMETER NAME="RATE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="TX_DIFFCTRL" VALUE="&quot;01000&quot;"/>
        <PARAMETER NAME="TX_POSTCURSOR" VALUE="&quot;00000&quot;"/>
        <PARAMETER NAME="TX_PRECURSOR" VALUE="&quot;00000&quot;"/>
        <PARAMETER NAME="SYS_CLK_SEL" VALUE="00"/>
        <PARAMETER NAME="OUT_CLK_SEL" VALUE="&quot;011&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_adrv9009_rx_os_xcvr_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x84A50000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x84A5FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="up_es_enb_0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_es_enb_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_es_enb_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="up_es_addr_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_es_addr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_es_addr_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_wr_0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_es_wr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_es_wr_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_reset_0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_es_reset_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_es_reset_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_es_wdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_es_wdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_es_wdata_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_es_rdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_es_rdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_es_rdata_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_ready_0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_es_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_es_ready_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_pll_locked_0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_pll_locked_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_pll_locked_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_rst_0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_rst_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_user_ready_0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_user_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_user_ready_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_rst_done_0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_rst_done_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_rst_done_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_lpm_dfe_n_0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_lpm_dfe_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_lpm_dfe_n_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_rate_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_rate_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_rate_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="up_ch_sys_clk_sel_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_sys_clk_sel_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_sys_clk_sel_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_out_clk_sel_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_out_clk_sel_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_out_clk_sel_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_diffctrl_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_postcursor_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_precursor_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="up_ch_enb_0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_enb_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_enb_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="up_ch_addr_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_addr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_addr_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_wr_0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_wr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_wr_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_ch_wdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_wdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_wdata_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_ch_rdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_rdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_rdata_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_ready_0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_ready_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_enb_1" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_es_enb_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_es_enb_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="up_es_addr_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_es_addr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_es_addr_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_wr_1" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_es_wr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_es_wr_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_reset_1" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_es_reset_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_es_reset_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_es_wdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_es_wdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_es_wdata_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_es_rdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_es_rdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_es_rdata_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_ready_1" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_es_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_es_ready_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_pll_locked_1" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_pll_locked_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_pll_locked_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_rst_1" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_rst_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_rst_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_user_ready_1" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_user_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_user_ready_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_rst_done_1" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_rst_done_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_rst_done_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_lpm_dfe_n_1" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_lpm_dfe_n_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_lpm_dfe_n_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_rate_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_rate_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_rate_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="up_ch_sys_clk_sel_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_sys_clk_sel_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_sys_clk_sel_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_out_clk_sel_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_out_clk_sel_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_out_clk_sel_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_diffctrl_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_postcursor_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_precursor_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="up_ch_enb_1" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_enb_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_enb_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="up_ch_addr_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_addr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_addr_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_wr_1" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_wr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_wr_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_ch_wdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_wdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_wdata_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_ch_rdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_rdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_rdata_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_ready_1" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_ready_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99990005" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_status" SIGIS="undef"/>
        <PORT DIR="O" NAME="up_pll_rst" SIGIS="rst" SIGNAME="axi_adrv9009_rx_os_xcvr_up_pll_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_cpll_rst_2"/>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_cpll_rst_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M12_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M12_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M12_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M12_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M12_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M12_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M12_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M12_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M12_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M12_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M12_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M12_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M12_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M12_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M12_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M12_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M12_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M12_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M12_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="S01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="S01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="S01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="S01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="S01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="S01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="S01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="S01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="S01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="S01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="S01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="S01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="S01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="S01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="S01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="S01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="S01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="S01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="S01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M12_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99990005"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps8_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_rx_os_xcvr_m_axi" DATAWIDTH="32" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99990005"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps8_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_rx_os_xcvr_up_es_0" NAME="up_es_0" TYPE="INITIATOR" VLNV="analog.com:interface:if_xcvr_cm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_es_enb_0"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_es_addr_0"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_es_wr_0"/>
            <PORTMAP LOGICAL="reset" PHYSICAL="up_es_reset_0"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_es_wdata_0"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_es_rdata_0"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_es_ready_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_rx_os_xcvr_up_ch_0" NAME="up_ch_0" TYPE="INITIATOR" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_ch_pll_locked_0"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_ch_rst_0"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_ch_user_ready_0"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_ch_rst_done_0"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_ch_lpm_dfe_n_0"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_ch_rate_0"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_ch_sys_clk_sel_0"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_ch_out_clk_sel_0"/>
            <PORTMAP LOGICAL="tx_diffctrl" PHYSICAL="up_ch_tx_diffctrl_0"/>
            <PORTMAP LOGICAL="tx_postcursor" PHYSICAL="up_ch_tx_postcursor_0"/>
            <PORTMAP LOGICAL="tx_precursor" PHYSICAL="up_ch_tx_precursor_0"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_ch_enb_0"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_ch_addr_0"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_ch_wr_0"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_ch_wdata_0"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_ch_rdata_0"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_ch_ready_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_rx_os_xcvr_up_es_1" NAME="up_es_1" TYPE="INITIATOR" VLNV="analog.com:interface:if_xcvr_cm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_es_enb_1"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_es_addr_1"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_es_wr_1"/>
            <PORTMAP LOGICAL="reset" PHYSICAL="up_es_reset_1"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_es_wdata_1"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_es_rdata_1"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_es_ready_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_rx_os_xcvr_up_ch_1" NAME="up_ch_1" TYPE="INITIATOR" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_ch_pll_locked_1"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_ch_rst_1"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_ch_user_ready_1"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_ch_rst_done_1"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_ch_lpm_dfe_n_1"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_ch_rate_1"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_ch_sys_clk_sel_1"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_ch_out_clk_sel_1"/>
            <PORTMAP LOGICAL="tx_diffctrl" PHYSICAL="up_ch_tx_diffctrl_1"/>
            <PORTMAP LOGICAL="tx_postcursor" PHYSICAL="up_ch_tx_postcursor_1"/>
            <PORTMAP LOGICAL="tx_precursor" PHYSICAL="up_ch_tx_precursor_1"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_ch_enb_1"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_ch_addr_1"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_ch_wr_1"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_ch_wdata_1"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_ch_rdata_1"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_ch_ready_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="HP0_DDR_LOW" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="sys_ps8" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP0_FPD"/>
        <MEMRANGE ADDRESSBLOCK="HP0_QSPI" BASENAME="C_BASEADDR" BASEVALUE="0xC0000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xDFFFFFFF" INSTANCE="sys_ps8" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP0_FPD"/>
        <MEMRANGE ADDRESSBLOCK="HP0_PCIE_LOW" BASENAME="C_BASEADDR" BASEVALUE="0xE0000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xEFFFFFFF" INSTANCE="sys_ps8" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP0_FPD"/>
        <MEMRANGE ADDRESSBLOCK="HP0_LPS_OCM" BASENAME="C_BASEADDR" BASEVALUE="0xFF000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xFFFFFFFF" INSTANCE="sys_ps8" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI_HP0_FPD"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="sys_ps8"/>
        <PERIPHERAL INSTANCE="util_adrv9009_xcvr"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/axi_adrv9009_rx_xcvr" HWVERSION="1.0" INSTANCE="axi_adrv9009_rx_xcvr" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_adxcvr" VLNV="analog.com:user:axi_adxcvr:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="axi_lite" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="NUM_OF_LANES" VALUE="2"/>
        <PARAMETER NAME="XCVR_TYPE" VALUE="8"/>
        <PARAMETER NAME="FPGA_TECHNOLOGY" VALUE="3"/>
        <PARAMETER NAME="FPGA_FAMILY" VALUE="4"/>
        <PARAMETER NAME="SPEED_GRADE" VALUE="20"/>
        <PARAMETER NAME="DEV_PACKAGE" VALUE="3"/>
        <PARAMETER NAME="FPGA_VOLTAGE" VALUE="850"/>
        <PARAMETER NAME="TX_OR_RX_N" VALUE="0"/>
        <PARAMETER NAME="QPLL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="LPM_OR_DFE_N" VALUE="1"/>
        <PARAMETER NAME="RATE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="TX_DIFFCTRL" VALUE="&quot;01000&quot;"/>
        <PARAMETER NAME="TX_POSTCURSOR" VALUE="&quot;00000&quot;"/>
        <PARAMETER NAME="TX_PRECURSOR" VALUE="&quot;00000&quot;"/>
        <PARAMETER NAME="SYS_CLK_SEL" VALUE="00"/>
        <PARAMETER NAME="OUT_CLK_SEL" VALUE="&quot;011&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_adrv9009_rx_xcvr_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x84A60000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x84A6FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="up_es_enb_0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_es_enb_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_es_enb_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="up_es_addr_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_es_addr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_es_addr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_wr_0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_es_wr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_es_wr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_reset_0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_es_reset_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_es_reset_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_es_wdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_es_wdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_es_wdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_es_rdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_es_rdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_es_rdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_ready_0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_es_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_es_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_pll_locked_0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_pll_locked_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_pll_locked_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_rst_0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_user_ready_0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_user_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_user_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_rst_done_0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_rst_done_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_rst_done_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_lpm_dfe_n_0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_lpm_dfe_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_lpm_dfe_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_rate_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_rate_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_rate_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="up_ch_sys_clk_sel_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_sys_clk_sel_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_sys_clk_sel_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_out_clk_sel_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_out_clk_sel_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_out_clk_sel_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_diffctrl_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_postcursor_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_precursor_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="up_ch_enb_0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_enb_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_enb_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="up_ch_addr_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_addr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_addr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_wr_0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_wr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_wr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_ch_wdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_wdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_wdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_ch_rdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_rdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_rdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_ready_0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_enb_1" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_es_enb_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_es_enb_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="up_es_addr_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_es_addr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_es_addr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_wr_1" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_es_wr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_es_wr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_reset_1" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_es_reset_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_es_reset_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_es_wdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_es_wdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_es_wdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_es_rdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_es_rdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_es_rdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_ready_1" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_es_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_es_ready_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_pll_locked_1" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_pll_locked_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_pll_locked_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_rst_1" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_rst_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_rst_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_user_ready_1" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_user_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_user_ready_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_rst_done_1" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_rst_done_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_rst_done_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_lpm_dfe_n_1" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_lpm_dfe_n_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_lpm_dfe_n_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_rate_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_rate_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_rate_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="up_ch_sys_clk_sel_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_sys_clk_sel_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_sys_clk_sel_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_out_clk_sel_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_out_clk_sel_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_out_clk_sel_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_diffctrl_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_postcursor_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_precursor_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="up_ch_enb_1" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_enb_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_enb_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="up_ch_addr_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_addr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_addr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_wr_1" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_wr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_wr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_ch_wdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_wdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_wdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_ch_rdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_rdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_rdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_ready_1" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rx_ready_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99990005" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_status" SIGIS="undef"/>
        <PORT DIR="O" NAME="up_pll_rst" SIGIS="rst" SIGNAME="axi_adrv9009_rx_xcvr_up_pll_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_cpll_rst_0"/>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_cpll_rst_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M08_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99990005"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps8_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_rx_xcvr_m_axi" DATAWIDTH="32" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99990005"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps8_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_rx_xcvr_up_es_0" NAME="up_es_0" TYPE="INITIATOR" VLNV="analog.com:interface:if_xcvr_cm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_es_enb_0"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_es_addr_0"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_es_wr_0"/>
            <PORTMAP LOGICAL="reset" PHYSICAL="up_es_reset_0"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_es_wdata_0"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_es_rdata_0"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_es_ready_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_rx_xcvr_up_ch_0" NAME="up_ch_0" TYPE="INITIATOR" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_ch_pll_locked_0"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_ch_rst_0"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_ch_user_ready_0"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_ch_rst_done_0"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_ch_lpm_dfe_n_0"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_ch_rate_0"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_ch_sys_clk_sel_0"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_ch_out_clk_sel_0"/>
            <PORTMAP LOGICAL="tx_diffctrl" PHYSICAL="up_ch_tx_diffctrl_0"/>
            <PORTMAP LOGICAL="tx_postcursor" PHYSICAL="up_ch_tx_postcursor_0"/>
            <PORTMAP LOGICAL="tx_precursor" PHYSICAL="up_ch_tx_precursor_0"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_ch_enb_0"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_ch_addr_0"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_ch_wr_0"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_ch_wdata_0"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_ch_rdata_0"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_ch_ready_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_rx_xcvr_up_es_1" NAME="up_es_1" TYPE="INITIATOR" VLNV="analog.com:interface:if_xcvr_cm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_es_enb_1"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_es_addr_1"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_es_wr_1"/>
            <PORTMAP LOGICAL="reset" PHYSICAL="up_es_reset_1"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_es_wdata_1"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_es_rdata_1"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_es_ready_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_rx_xcvr_up_ch_1" NAME="up_ch_1" TYPE="INITIATOR" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_ch_pll_locked_1"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_ch_rst_1"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_ch_user_ready_1"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_ch_rst_done_1"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_ch_lpm_dfe_n_1"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_ch_rate_1"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_ch_sys_clk_sel_1"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_ch_out_clk_sel_1"/>
            <PORTMAP LOGICAL="tx_diffctrl" PHYSICAL="up_ch_tx_diffctrl_1"/>
            <PORTMAP LOGICAL="tx_postcursor" PHYSICAL="up_ch_tx_postcursor_1"/>
            <PORTMAP LOGICAL="tx_precursor" PHYSICAL="up_ch_tx_precursor_1"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_ch_enb_1"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_ch_addr_1"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_ch_wr_1"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_ch_wdata_1"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_ch_rdata_1"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_ch_ready_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="HP0_DDR_LOW" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="sys_ps8" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP0_FPD"/>
        <MEMRANGE ADDRESSBLOCK="HP0_QSPI" BASENAME="C_BASEADDR" BASEVALUE="0xC0000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xDFFFFFFF" INSTANCE="sys_ps8" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP0_FPD"/>
        <MEMRANGE ADDRESSBLOCK="HP0_PCIE_LOW" BASENAME="C_BASEADDR" BASEVALUE="0xE0000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xEFFFFFFF" INSTANCE="sys_ps8" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP0_FPD"/>
        <MEMRANGE ADDRESSBLOCK="HP0_LPS_OCM" BASENAME="C_BASEADDR" BASEVALUE="0xFF000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xFFFFFFFF" INSTANCE="sys_ps8" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI_HP0_FPD"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="sys_ps8"/>
        <PERIPHERAL INSTANCE="util_adrv9009_xcvr"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/axi_adrv9009_tx_clkgen" HWVERSION="1.0" INSTANCE="axi_adrv9009_tx_clkgen" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_clkgen" VLNV="analog.com:user:axi_clkgen:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="axi_lite" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="2"/>
        <PARAMETER NAME="FPGA_TECHNOLOGY" VALUE="3"/>
        <PARAMETER NAME="FPGA_FAMILY" VALUE="4"/>
        <PARAMETER NAME="SPEED_GRADE" VALUE="20"/>
        <PARAMETER NAME="DEV_PACKAGE" VALUE="3"/>
        <PARAMETER NAME="FPGA_VOLTAGE" VALUE="850"/>
        <PARAMETER NAME="CLKSEL_EN" VALUE="0"/>
        <PARAMETER NAME="CLKIN_PERIOD" VALUE="4"/>
        <PARAMETER NAME="CLKIN2_PERIOD" VALUE="5"/>
        <PARAMETER NAME="VCO_DIV" VALUE="1"/>
        <PARAMETER NAME="VCO_MUL" VALUE="4"/>
        <PARAMETER NAME="CLK0_DIV" VALUE="4"/>
        <PARAMETER NAME="CLK0_PHASE" VALUE="0"/>
        <PARAMETER NAME="CLK1_DIV" VALUE="6"/>
        <PARAMETER NAME="CLK1_PHASE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_adrv9009_tx_clkgen_0"/>
        <PARAMETER NAME="ENABLE_CLKIN2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_CLKOUT1" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x83C00000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x83C0FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="util_adrv9009_xcvr_tx_out_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="tx_out_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000.0" DIR="O" NAME="clk_0" SIGIS="clk" SIGNAME="axi_adrv9009_tx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adrv9009_tx_device_clk_rstgen" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="tx_clk_0"/>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="tx_clk_3"/>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="tx_clk_2"/>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="tx_clk_1"/>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx_axi" PORT="core_clk"/>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx" PORT="clk"/>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_tpl_core" PORT="link_clk"/>
            <CONNECTION INSTANCE="util_adrv9009_tx_upack" PORT="clk"/>
            <CONNECTION INSTANCE="tx_fir_interpolator_cdc_sync_active" PORT="out_clk"/>
            <CONNECTION INSTANCE="tx_fir_interpolator_rate_gen" PORT="clk"/>
            <CONNECTION INSTANCE="tx_fir_interpolator_fir_interpolation_0" PORT="aclk"/>
            <CONNECTION INSTANCE="tx_fir_interpolator_fir_interpolation_1" PORT="aclk"/>
            <CONNECTION INSTANCE="tx_fir_interpolator_fir_interpolation_2" PORT="aclk"/>
            <CONNECTION INSTANCE="tx_fir_interpolator_fir_interpolation_3" PORT="aclk"/>
            <CONNECTION INSTANCE="axi_adrv9009_dacfifo" PORT="dac_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99990005" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_clkgen_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_clkgen_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_clkgen_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_clkgen_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_clkgen_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_clkgen_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_clkgen_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_clkgen_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_clkgen_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_clkgen_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_clkgen_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_clkgen_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_clkgen_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_clkgen_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_clkgen_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_clkgen_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_clkgen_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_clkgen_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_clkgen_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M05_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99990005"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps8_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/axi_adrv9009_tx_dma" HWVERSION="1.0" INSTANCE="axi_adrv9009_tx_dma" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_dmac" VLNV="analog.com:user:axi_dmac:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="axi_lite" RANGE="2048" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="DMA_DATA_WIDTH_SRC" VALUE="128"/>
        <PARAMETER NAME="DMA_DATA_WIDTH_DEST" VALUE="128"/>
        <PARAMETER NAME="DMA_LENGTH_WIDTH" VALUE="24"/>
        <PARAMETER NAME="DMA_2D_TRANSFER" VALUE="false"/>
        <PARAMETER NAME="ASYNC_CLK_REQ_SRC" VALUE="true"/>
        <PARAMETER NAME="ASYNC_CLK_SRC_DEST" VALUE="true"/>
        <PARAMETER NAME="ASYNC_CLK_DEST_REQ" VALUE="true"/>
        <PARAMETER NAME="AXI_SLICE_DEST" VALUE="true"/>
        <PARAMETER NAME="AXI_SLICE_SRC" VALUE="true"/>
        <PARAMETER NAME="SYNC_TRANSFER_START" VALUE="false"/>
        <PARAMETER NAME="CYCLIC" VALUE="true"/>
        <PARAMETER NAME="DMA_AXI_PROTOCOL_DEST" VALUE="0"/>
        <PARAMETER NAME="DMA_AXI_PROTOCOL_SRC" VALUE="0"/>
        <PARAMETER NAME="DMA_TYPE_DEST" VALUE="1"/>
        <PARAMETER NAME="DMA_TYPE_SRC" VALUE="0"/>
        <PARAMETER NAME="DMA_AXI_ADDR_WIDTH" VALUE="31"/>
        <PARAMETER NAME="MAX_BYTES_PER_BURST" VALUE="256"/>
        <PARAMETER NAME="FIFO_SIZE" VALUE="32"/>
        <PARAMETER NAME="AXI_ID_WIDTH_SRC" VALUE="1"/>
        <PARAMETER NAME="AXI_ID_WIDTH_DEST" VALUE="1"/>
        <PARAMETER NAME="DMA_AXIS_ID_W" VALUE="8"/>
        <PARAMETER NAME="DMA_AXIS_DEST_W" VALUE="4"/>
        <PARAMETER NAME="DISABLE_DEBUG_REGISTERS" VALUE="false"/>
        <PARAMETER NAME="ENABLE_DIAGNOSTICS_IF" VALUE="false"/>
        <PARAMETER NAME="ALLOW_ASYM_MEM" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_adrv9009_tx_dma_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x9C420000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x9C420FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99990005" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_adrv9009_tx_dma_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_concat_intc_1" PORT="In4"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="249975021" DIR="I" NAME="m_src_axi_aclk" SIGIS="clk" SIGNAME="sys_ps8_pl_clk1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_src_axi_aresetn" SIGIS="rst" SIGNAME="sys_250m_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_250m_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_src_axi_arready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_m_src_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_src_axi_arvalid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_m_src_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="30" NAME="m_src_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_m_src_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_src_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_m_src_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_src_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_m_src_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_src_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_m_src_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_src_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_m_src_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_src_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_m_src_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="m_src_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_m_src_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_src_axi_rready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_m_src_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_src_axi_rvalid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_m_src_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_src_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_m_src_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_src_axi_rlast" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_m_src_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="249975021" DIR="I" NAME="m_axis_aclk" SIGIS="clk" SIGNAME="sys_ps8_pl_clk1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_ready" SIGIS="undef" SIGNAME="axi_adrv9009_dacfifo_dma_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_dacfifo" PORT="dma_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_valid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_m_axis_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_dacfifo" PORT="dma_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axis_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_m_axis_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_dacfifo" PORT="dma_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axis_strb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="m_axis_keep" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="m_axis_user" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="m_axis_id" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axis_dest" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_last" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_m_axis_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_dacfifo" PORT="dma_xfer_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_xfer_req" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_m_axis_xfer_req">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_dacfifo" PORT="dma_xfer_req"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M07_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99990005"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="11"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps8_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_tx_dma_m_src_axi" DATAWIDTH="128" NAME="m_src_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="249975021"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="31"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps8_0_pl_clk1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_src_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_src_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_src_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_src_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_src_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_src_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_src_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_src_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_src_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_src_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_src_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_src_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_src_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="m_axis" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="4"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="249975021"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps8_0_pl_clk1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_ready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_valid"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_data"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="m_axis_strb"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_keep"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_user"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="m_axis_id"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="m_axis_dest"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_last"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="HP3_DDR_LOW" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="sys_ps8" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_src_axi" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP3_FPD"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="sys_ps8"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/axi_adrv9009_tx_jesd/tx" HWVERSION="1.0" INSTANCE="axi_adrv9009_tx_jesd_tx" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="jesd204_tx" VLNV="analog.com:user:jesd204_tx:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NUM_LANES" VALUE="4"/>
        <PARAMETER NAME="NUM_LINKS" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_tx_0"/>
        <PARAMETER NAME="SYSREF_IOB" VALUE="true"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="axi_adrv9009_tx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="axi_adrv9009_tx_jesd_tx_axi_core_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx_axi" PORT="core_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="phy_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_phy_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="tx_data_0"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="tx_data_3"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="tx_data_2"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="tx_data_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="phy_charisk" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_phy_charisk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="tx_charisk_0"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="tx_charisk_3"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="tx_charisk_2"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="tx_charisk_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sysref" SIGIS="undef" SIGNAME="External_Ports_tx_sysref_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_sysref_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lmfc_edge" SIGIS="undef"/>
        <PORT DIR="O" NAME="lmfc_clk" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="sync" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_tx_sync_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_sync_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="tx_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_tx_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_tpl_core" PORT="link_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_ready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_tx_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_tpl_core" PORT="link_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_valid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_tx_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_tpl_core" PORT="link_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="cfg_lanes_disable" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_cfg_lanes_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx_axi" PORT="core_cfg_lanes_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="cfg_links_disable" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_cfg_links_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx_axi" PORT="core_cfg_links_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="cfg_beats_per_multiframe" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_cfg_beats_per_multiframe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx_axi" PORT="core_cfg_beats_per_multiframe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="cfg_octets_per_frame" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_cfg_octets_per_frame">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx_axi" PORT="core_cfg_octets_per_frame"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="cfg_lmfc_offset" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_cfg_lmfc_offset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx_axi" PORT="core_cfg_lmfc_offset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_sysref_oneshot" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_cfg_sysref_oneshot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx_axi" PORT="core_cfg_sysref_oneshot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_sysref_disable" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_cfg_sysref_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx_axi" PORT="core_cfg_sysref_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_continuous_cgs" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_cfg_continuous_cgs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx_axi" PORT="core_cfg_continuous_cgs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_continuous_ilas" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_cfg_continuous_ilas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx_axi" PORT="core_cfg_continuous_ilas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_skip_ilas" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_cfg_skip_ilas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx_axi" PORT="core_cfg_skip_ilas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="cfg_mframes_per_ilas" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_cfg_mframes_per_ilas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx_axi" PORT="core_cfg_mframes_per_ilas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_disable_char_replacement" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_cfg_disable_char_replacement">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx_axi" PORT="core_cfg_disable_char_replacement"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_disable_scrambler" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_cfg_disable_scrambler">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx_axi" PORT="core_cfg_disable_scrambler"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ilas_config_rd" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_ilas_config_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx_axi" PORT="core_ilas_config_rd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ilas_config_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_ilas_config_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx_axi" PORT="core_ilas_config_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="ilas_config_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_ilas_config_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx_axi" PORT="core_ilas_config_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ctrl_manual_sync_request" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_ctrl_manual_sync_request">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx_axi" PORT="core_ctrl_manual_sync_request"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="event_sysref_edge" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_event_sysref_edge">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx_axi" PORT="core_event_sysref_edge"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="event_sysref_alignment_error" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_event_sysref_alignment_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx_axi" PORT="core_event_sysref_alignment_error"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="status_sync" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_status_sync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx_axi" PORT="core_status_sync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="status_state" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_status_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx_axi" PORT="core_status_state"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="tx_adrv9009_tpl_core_tpl_core_link" NAME="tx_data" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_axi_adrv9009_tx_clkgen_0_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="tx_valid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="tx_ready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="tx_data"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_tx_jesd_tx_tx_phy0" NAME="tx_phy0" TYPE="INITIATOR" VLNV="xilinx.com:display_jesd204:jesd204_tx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="txdata" PHYSICAL="phy_data"/>
            <PORTMAP LOGICAL="txcharisk" PHYSICAL="phy_charisk"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_tx_jesd_tx_tx_phy1" NAME="tx_phy1" TYPE="INITIATOR" VLNV="xilinx.com:display_jesd204:jesd204_tx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="txdata" PHYSICAL="phy_data"/>
            <PORTMAP LOGICAL="txcharisk" PHYSICAL="phy_charisk"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_tx_jesd_tx_tx_phy2" NAME="tx_phy2" TYPE="INITIATOR" VLNV="xilinx.com:display_jesd204:jesd204_tx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="txdata" PHYSICAL="phy_data"/>
            <PORTMAP LOGICAL="txcharisk" PHYSICAL="phy_charisk"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_tx_jesd_tx_tx_phy3" NAME="tx_phy3" TYPE="INITIATOR" VLNV="xilinx.com:display_jesd204:jesd204_tx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="txdata" PHYSICAL="phy_data"/>
            <PORTMAP LOGICAL="txcharisk" PHYSICAL="phy_charisk"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_tx_jesd_tx_axi_tx_cfg" NAME="tx_cfg" TYPE="TARGET" VLNV="analog.com:interface:jesd204_tx_cfg:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="lanes_disable" PHYSICAL="cfg_lanes_disable"/>
            <PORTMAP LOGICAL="links_disable" PHYSICAL="cfg_links_disable"/>
            <PORTMAP LOGICAL="beats_per_multiframe" PHYSICAL="cfg_beats_per_multiframe"/>
            <PORTMAP LOGICAL="octets_per_frame" PHYSICAL="cfg_octets_per_frame"/>
            <PORTMAP LOGICAL="lmfc_offset" PHYSICAL="cfg_lmfc_offset"/>
            <PORTMAP LOGICAL="sysref_oneshot" PHYSICAL="cfg_sysref_oneshot"/>
            <PORTMAP LOGICAL="sysref_disable" PHYSICAL="cfg_sysref_disable"/>
            <PORTMAP LOGICAL="continuous_cgs" PHYSICAL="cfg_continuous_cgs"/>
            <PORTMAP LOGICAL="continuous_ilas" PHYSICAL="cfg_continuous_ilas"/>
            <PORTMAP LOGICAL="skip_ilas" PHYSICAL="cfg_skip_ilas"/>
            <PORTMAP LOGICAL="mframes_per_ilas" PHYSICAL="cfg_mframes_per_ilas"/>
            <PORTMAP LOGICAL="disable_char_replacement" PHYSICAL="cfg_disable_char_replacement"/>
            <PORTMAP LOGICAL="disable_scrambler" PHYSICAL="cfg_disable_scrambler"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_tx_jesd_tx_tx_ilas_config" NAME="tx_ilas_config" TYPE="INITIATOR" VLNV="analog.com:interface:jesd204_tx_ilas_config:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rd" PHYSICAL="ilas_config_rd"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="ilas_config_addr"/>
            <PORTMAP LOGICAL="data" PHYSICAL="ilas_config_data"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_tx_jesd_tx_tx_event" NAME="tx_event" TYPE="INITIATOR" VLNV="analog.com:interface:jesd204_tx_event:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="sysref_alignment_error" PHYSICAL="event_sysref_alignment_error"/>
            <PORTMAP LOGICAL="sysref_edge" PHYSICAL="event_sysref_edge"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_tx_jesd_tx_tx_status" NAME="tx_status" TYPE="INITIATOR" VLNV="analog.com:interface:jesd204_tx_status:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="state" PHYSICAL="status_state"/>
            <PORTMAP LOGICAL="sync" PHYSICAL="status_sync"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_tx_jesd_tx_axi_tx_ctrl" NAME="tx_ctrl" TYPE="TARGET" VLNV="analog.com:interface:jesd204_tx_ctrl:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="manual_sync_request" PHYSICAL="ctrl_manual_sync_request"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/axi_adrv9009_tx_jesd/tx_axi" HWVERSION="1.0" INSTANCE="axi_adrv9009_tx_jesd_tx_axi" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_jesd204_tx" VLNV="analog.com:user:axi_jesd204_tx:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="axi_lite" RANGE="16384" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="NUM_LANES" VALUE="4"/>
        <PARAMETER NAME="NUM_LINKS" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_tx_axi_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x84A90000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x84A93FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99990005" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_axi_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_axi_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_axi_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_axi_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_axi_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_axi_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_axi_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_axi_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_axi_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_axi_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_axi_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_axi_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_axi_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_axi_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_axi_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_axi_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_axi_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_axi_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_axi_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_adrv9009_tx_jesd_tx_axi_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_concat_intc_1" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="core_clk" SIGIS="clk" SIGNAME="axi_adrv9009_tx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="core_reset_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="core_reset" SIGIS="rst" SIGNAME="axi_adrv9009_tx_jesd_tx_axi_core_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="core_cfg_lanes_disable" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_cfg_lanes_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx" PORT="cfg_lanes_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="core_cfg_links_disable" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_cfg_links_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx" PORT="cfg_links_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="core_cfg_beats_per_multiframe" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_cfg_beats_per_multiframe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx" PORT="cfg_beats_per_multiframe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="core_cfg_octets_per_frame" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_cfg_octets_per_frame">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx" PORT="cfg_octets_per_frame"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="core_cfg_lmfc_offset" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_cfg_lmfc_offset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx" PORT="cfg_lmfc_offset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_sysref_oneshot" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_cfg_sysref_oneshot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx" PORT="cfg_sysref_oneshot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_sysref_disable" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_cfg_sysref_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx" PORT="cfg_sysref_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_continuous_cgs" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_cfg_continuous_cgs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx" PORT="cfg_continuous_cgs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_continuous_ilas" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_cfg_continuous_ilas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx" PORT="cfg_continuous_ilas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_skip_ilas" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_cfg_skip_ilas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx" PORT="cfg_skip_ilas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="core_cfg_mframes_per_ilas" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_cfg_mframes_per_ilas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx" PORT="cfg_mframes_per_ilas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_disable_char_replacement" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_cfg_disable_char_replacement">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx" PORT="cfg_disable_char_replacement"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_disable_scrambler" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_cfg_disable_scrambler">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx" PORT="cfg_disable_scrambler"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="core_ilas_config_rd" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_ilas_config_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx" PORT="ilas_config_rd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="core_ilas_config_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_ilas_config_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx" PORT="ilas_config_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="core_ilas_config_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_ilas_config_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx" PORT="ilas_config_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="core_event_sysref_alignment_error" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_event_sysref_alignment_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx" PORT="event_sysref_alignment_error"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="core_event_sysref_edge" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_event_sysref_edge">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx" PORT="event_sysref_edge"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_ctrl_manual_sync_request" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_ctrl_manual_sync_request">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx" PORT="ctrl_manual_sync_request"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="core_status_state" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_status_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx" PORT="status_state"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="core_status_sync" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_status_sync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx" PORT="status_sync"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M06_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99990005"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="14"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps8_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_tx_jesd_tx_axi_tx_cfg" NAME="tx_cfg" TYPE="INITIATOR" VLNV="analog.com:interface:jesd204_tx_cfg:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="lanes_disable" PHYSICAL="core_cfg_lanes_disable"/>
            <PORTMAP LOGICAL="links_disable" PHYSICAL="core_cfg_links_disable"/>
            <PORTMAP LOGICAL="beats_per_multiframe" PHYSICAL="core_cfg_beats_per_multiframe"/>
            <PORTMAP LOGICAL="octets_per_frame" PHYSICAL="core_cfg_octets_per_frame"/>
            <PORTMAP LOGICAL="lmfc_offset" PHYSICAL="core_cfg_lmfc_offset"/>
            <PORTMAP LOGICAL="sysref_oneshot" PHYSICAL="core_cfg_sysref_oneshot"/>
            <PORTMAP LOGICAL="sysref_disable" PHYSICAL="core_cfg_sysref_disable"/>
            <PORTMAP LOGICAL="continuous_cgs" PHYSICAL="core_cfg_continuous_cgs"/>
            <PORTMAP LOGICAL="continuous_ilas" PHYSICAL="core_cfg_continuous_ilas"/>
            <PORTMAP LOGICAL="skip_ilas" PHYSICAL="core_cfg_skip_ilas"/>
            <PORTMAP LOGICAL="mframes_per_ilas" PHYSICAL="core_cfg_mframes_per_ilas"/>
            <PORTMAP LOGICAL="disable_char_replacement" PHYSICAL="core_cfg_disable_char_replacement"/>
            <PORTMAP LOGICAL="disable_scrambler" PHYSICAL="core_cfg_disable_scrambler"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_tx_jesd_tx_tx_ilas_config" NAME="tx_ilas_config" TYPE="TARGET" VLNV="analog.com:interface:jesd204_tx_ilas_config:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rd" PHYSICAL="core_ilas_config_rd"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="core_ilas_config_addr"/>
            <PORTMAP LOGICAL="data" PHYSICAL="core_ilas_config_data"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_tx_jesd_tx_tx_event" NAME="tx_event" TYPE="TARGET" VLNV="analog.com:interface:jesd204_tx_event:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="sysref_alignment_error" PHYSICAL="core_event_sysref_alignment_error"/>
            <PORTMAP LOGICAL="sysref_edge" PHYSICAL="core_event_sysref_edge"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_tx_jesd_tx_tx_status" NAME="tx_status" TYPE="TARGET" VLNV="analog.com:interface:jesd204_tx_status:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="state" PHYSICAL="core_status_state"/>
            <PORTMAP LOGICAL="sync" PHYSICAL="core_status_sync"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_tx_jesd_tx_axi_tx_ctrl" NAME="tx_ctrl" TYPE="INITIATOR" VLNV="analog.com:interface:jesd204_tx_ctrl:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="manual_sync_request" PHYSICAL="core_ctrl_manual_sync_request"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/axi_adrv9009_tx_xcvr" HWVERSION="1.0" INSTANCE="axi_adrv9009_tx_xcvr" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_adxcvr" VLNV="analog.com:user:axi_adxcvr:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="axi_lite" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="NUM_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="XCVR_TYPE" VALUE="8"/>
        <PARAMETER NAME="FPGA_TECHNOLOGY" VALUE="3"/>
        <PARAMETER NAME="FPGA_FAMILY" VALUE="4"/>
        <PARAMETER NAME="SPEED_GRADE" VALUE="20"/>
        <PARAMETER NAME="DEV_PACKAGE" VALUE="3"/>
        <PARAMETER NAME="FPGA_VOLTAGE" VALUE="850"/>
        <PARAMETER NAME="TX_OR_RX_N" VALUE="1"/>
        <PARAMETER NAME="QPLL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="LPM_OR_DFE_N" VALUE="1"/>
        <PARAMETER NAME="RATE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="TX_DIFFCTRL" VALUE="&quot;01000&quot;"/>
        <PARAMETER NAME="TX_POSTCURSOR" VALUE="&quot;00000&quot;"/>
        <PARAMETER NAME="TX_PRECURSOR" VALUE="&quot;00000&quot;"/>
        <PARAMETER NAME="SYS_CLK_SEL" VALUE="&quot;11&quot;"/>
        <PARAMETER NAME="OUT_CLK_SEL" VALUE="&quot;011&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_adrv9009_tx_xcvr_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x84A80000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x84A8FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="up_cm_enb_0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_cm_enb_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_cm_enb_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="up_cm_addr_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_cm_addr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_cm_addr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_cm_wr_0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_cm_wr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_cm_wr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_cm_wdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_cm_wdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_cm_wdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_cm_rdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_cm_rdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_cm_rdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_cm_ready_0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_cm_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_cm_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_pll_locked_0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_pll_locked_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_pll_locked_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_rst_0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_user_ready_0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_user_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_user_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_rst_done_0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_rst_done_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_rst_done_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_lpm_dfe_n_0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_lpm_dfe_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_lpm_dfe_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_rate_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_rate_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_rate_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="up_ch_sys_clk_sel_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_sys_clk_sel_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_sys_clk_sel_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_out_clk_sel_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_out_clk_sel_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_out_clk_sel_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_diffctrl_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_tx_diffctrl_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_diffctrl_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_postcursor_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_tx_postcursor_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_postcursor_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_precursor_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_tx_precursor_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_precursor_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_enb_0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_enb_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_enb_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="up_ch_addr_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_addr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_addr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_wr_0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_wr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_wr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_ch_wdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_wdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_wdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_ch_rdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_rdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_rdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_ready_0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_pll_locked_1" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_pll_locked_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_pll_locked_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_rst_1" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_rst_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_rst_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_user_ready_1" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_user_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_user_ready_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_rst_done_1" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_rst_done_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_rst_done_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_lpm_dfe_n_1" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_lpm_dfe_n_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_lpm_dfe_n_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_rate_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_rate_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_rate_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="up_ch_sys_clk_sel_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_sys_clk_sel_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_sys_clk_sel_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_out_clk_sel_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_out_clk_sel_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_out_clk_sel_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_diffctrl_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_tx_diffctrl_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_diffctrl_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_postcursor_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_tx_postcursor_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_postcursor_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_precursor_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_tx_precursor_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_precursor_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_enb_1" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_enb_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_enb_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="up_ch_addr_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_addr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_addr_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_wr_1" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_wr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_wr_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_ch_wdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_wdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_wdata_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_ch_rdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_rdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_rdata_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_ready_1" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_ready_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_pll_locked_2" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_pll_locked_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_pll_locked_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_rst_2" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_rst_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_rst_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_user_ready_2" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_user_ready_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_user_ready_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_rst_done_2" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_rst_done_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_rst_done_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_lpm_dfe_n_2" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_lpm_dfe_n_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_lpm_dfe_n_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_rate_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_rate_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_rate_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="up_ch_sys_clk_sel_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_sys_clk_sel_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_sys_clk_sel_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_out_clk_sel_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_out_clk_sel_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_out_clk_sel_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_diffctrl_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_tx_diffctrl_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_diffctrl_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_postcursor_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_tx_postcursor_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_postcursor_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_precursor_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_tx_precursor_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_precursor_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_enb_2" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_enb_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_enb_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="up_ch_addr_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_addr_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_addr_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_wr_2" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_wr_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_wr_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_ch_wdata_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_wdata_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_wdata_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_ch_rdata_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_rdata_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_rdata_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_ready_2" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_ready_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_ready_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_pll_locked_3" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_pll_locked_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_pll_locked_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_rst_3" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_rst_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_rst_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_user_ready_3" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_user_ready_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_user_ready_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_rst_done_3" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_rst_done_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_rst_done_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_lpm_dfe_n_3" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_lpm_dfe_n_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_lpm_dfe_n_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_rate_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_rate_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_rate_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="up_ch_sys_clk_sel_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_sys_clk_sel_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_sys_clk_sel_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_out_clk_sel_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_out_clk_sel_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_out_clk_sel_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_diffctrl_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_tx_diffctrl_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_diffctrl_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_postcursor_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_tx_postcursor_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_postcursor_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_precursor_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_tx_precursor_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_precursor_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_enb_3" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_enb_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_enb_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="up_ch_addr_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_addr_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_addr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_wr_3" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_wr_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_wr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_ch_wdata_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_wdata_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_wdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_ch_rdata_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_rdata_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_rdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_ready_3" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_ready_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_tx_ready_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99990005" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_status" SIGIS="undef"/>
        <PORT DIR="O" NAME="up_pll_rst" SIGIS="rst" SIGNAME="axi_adrv9009_tx_xcvr_up_pll_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_qpll_rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M04_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99990005"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps8_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_tx_xcvr_up_cm_0" NAME="up_cm_0" TYPE="INITIATOR" VLNV="analog.com:interface:if_xcvr_cm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_cm_enb_0"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_cm_addr_0"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_cm_wr_0"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_cm_wdata_0"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_cm_rdata_0"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_cm_ready_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_tx_xcvr_up_ch_0" NAME="up_ch_0" TYPE="INITIATOR" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_ch_pll_locked_0"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_ch_rst_0"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_ch_user_ready_0"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_ch_rst_done_0"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_ch_lpm_dfe_n_0"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_ch_rate_0"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_ch_sys_clk_sel_0"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_ch_out_clk_sel_0"/>
            <PORTMAP LOGICAL="tx_diffctrl" PHYSICAL="up_ch_tx_diffctrl_0"/>
            <PORTMAP LOGICAL="tx_postcursor" PHYSICAL="up_ch_tx_postcursor_0"/>
            <PORTMAP LOGICAL="tx_precursor" PHYSICAL="up_ch_tx_precursor_0"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_ch_enb_0"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_ch_addr_0"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_ch_wr_0"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_ch_wdata_0"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_ch_rdata_0"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_ch_ready_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_tx_xcvr_up_ch_1" NAME="up_ch_1" TYPE="INITIATOR" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_ch_pll_locked_1"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_ch_rst_1"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_ch_user_ready_1"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_ch_rst_done_1"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_ch_lpm_dfe_n_1"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_ch_rate_1"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_ch_sys_clk_sel_1"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_ch_out_clk_sel_1"/>
            <PORTMAP LOGICAL="tx_diffctrl" PHYSICAL="up_ch_tx_diffctrl_1"/>
            <PORTMAP LOGICAL="tx_postcursor" PHYSICAL="up_ch_tx_postcursor_1"/>
            <PORTMAP LOGICAL="tx_precursor" PHYSICAL="up_ch_tx_precursor_1"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_ch_enb_1"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_ch_addr_1"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_ch_wr_1"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_ch_wdata_1"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_ch_rdata_1"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_ch_ready_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_tx_xcvr_up_ch_2" NAME="up_ch_2" TYPE="INITIATOR" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_ch_pll_locked_2"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_ch_rst_2"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_ch_user_ready_2"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_ch_rst_done_2"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_ch_lpm_dfe_n_2"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_ch_rate_2"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_ch_sys_clk_sel_2"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_ch_out_clk_sel_2"/>
            <PORTMAP LOGICAL="tx_diffctrl" PHYSICAL="up_ch_tx_diffctrl_2"/>
            <PORTMAP LOGICAL="tx_postcursor" PHYSICAL="up_ch_tx_postcursor_2"/>
            <PORTMAP LOGICAL="tx_precursor" PHYSICAL="up_ch_tx_precursor_2"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_ch_enb_2"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_ch_addr_2"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_ch_wr_2"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_ch_wdata_2"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_ch_rdata_2"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_ch_ready_2"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_tx_xcvr_up_ch_3" NAME="up_ch_3" TYPE="INITIATOR" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_ch_pll_locked_3"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_ch_rst_3"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_ch_user_ready_3"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_ch_rst_done_3"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_ch_lpm_dfe_n_3"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_ch_rate_3"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_ch_sys_clk_sel_3"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_ch_out_clk_sel_3"/>
            <PORTMAP LOGICAL="tx_diffctrl" PHYSICAL="up_ch_tx_diffctrl_3"/>
            <PORTMAP LOGICAL="tx_postcursor" PHYSICAL="up_ch_tx_postcursor_3"/>
            <PORTMAP LOGICAL="tx_precursor" PHYSICAL="up_ch_tx_precursor_3"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_ch_enb_3"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_ch_addr_3"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_ch_wr_3"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_ch_wdata_3"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_ch_rdata_3"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_ch_ready_3"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="util_adrv9009_xcvr"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="19" FULLNAME="/axi_cpu_interconnect" HWVERSION="2.1" INSTANCE="axi_cpu_interconnect" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="17"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_cpu_interconnect_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ACLK" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ACLK" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_ACLK" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_ACLK" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_ACLK" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_ACLK" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_ACLK" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_ACLK" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_ACLK" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_ACLK" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_ACLK" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M13_ACLK" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M13_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_ACLK" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_ACLK" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M16_ACLK" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M16_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M10_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_axi_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M10_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_axi_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_awvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_axi_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_AXI_awready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_axi_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M10_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_axi_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M10_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_axi_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_wvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_axi_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_AXI_wready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_axi_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M10_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_axi_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_AXI_bvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_axi_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_bready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_axi_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M10_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_axi_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M10_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_axi_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_arvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_axi_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_AXI_arready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_axi_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M10_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_axi_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M10_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_axi_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_AXI_rvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_axi_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_rready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_axi_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M11_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_dma" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M11_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_dma" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M11_AXI_awvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_dma" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_AXI_awready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_dma" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M11_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_dma" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M11_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_dma" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M11_AXI_wvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_dma" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_AXI_wready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_dma" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M11_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_dma" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_AXI_bvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_dma" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M11_AXI_bready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_dma" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M11_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_dma" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M11_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_dma" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M11_AXI_arvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_dma" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_AXI_arready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_dma" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M11_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_dma" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M11_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_dma" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_AXI_rvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_dma" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M11_AXI_rready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_dma" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M12_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M12_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M12_AXI_awvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_AXI_awready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M12_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M12_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M12_AXI_wvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_AXI_wready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M12_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_AXI_bvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M12_AXI_bready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M12_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M12_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M12_AXI_arvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_AXI_arready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M12_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M12_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_AXI_rvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M12_AXI_rready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M13_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_clkgen_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_clkgen" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M13_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_clkgen_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_clkgen" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M13_AXI_awvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_clkgen_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_clkgen" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M13_AXI_awready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_clkgen_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_clkgen" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M13_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_clkgen_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_clkgen" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M13_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_clkgen_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_clkgen" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M13_AXI_wvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_clkgen_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_clkgen" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M13_AXI_wready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_clkgen_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_clkgen" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M13_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_clkgen_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_clkgen" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M13_AXI_bvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_clkgen_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_clkgen" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M13_AXI_bready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_clkgen_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_clkgen" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M13_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_clkgen_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_clkgen" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M13_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_clkgen_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_clkgen" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M13_AXI_arvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_clkgen_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_clkgen" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M13_AXI_arready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_clkgen_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_clkgen" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M13_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_clkgen_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_clkgen" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M13_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_clkgen_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_clkgen" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M13_AXI_rvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_clkgen_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_clkgen" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M13_AXI_rready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_clkgen_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_clkgen" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M14_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_axi_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M14_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_axi_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M14_AXI_awvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_axi_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_AXI_awready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_axi_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M14_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_axi_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M14_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_axi_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M14_AXI_wvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_axi_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_AXI_wready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_axi_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M14_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_axi_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_AXI_bvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_axi_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M14_AXI_bready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_axi_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M14_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_axi_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M14_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_axi_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M14_AXI_arvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_axi_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_AXI_arready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_axi_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M14_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_axi_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M14_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_axi_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_AXI_rvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_axi_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M14_AXI_rready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_axi_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M16_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M16_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M16_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M16_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M16_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M16_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M16_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M16_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M16_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M16_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M16_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M16_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M16_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M16_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M16_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M16_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M16_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M16_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M16_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M16_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M16_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M16_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M16_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M16_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M16_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M16_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M16_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M16_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M16_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M16_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M16_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M16_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M16_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M16_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M16_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M15_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_dma" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M15_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_dma" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M15_AXI_awvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_dma" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_AXI_awready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_dma" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M15_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_dma" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M15_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_dma" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M15_AXI_wvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_dma" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_AXI_wready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_dma" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M15_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_dma" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_AXI_bvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_dma" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M15_AXI_bready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_dma" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M15_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_dma" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M15_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_dma" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M15_AXI_arvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_dma" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_AXI_arready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_dma" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M15_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_dma" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M15_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_dma" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_AXI_rvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_dma" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M15_AXI_rready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_dma" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_tpl_core" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_tpl_core" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_tpl_core" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_tpl_core" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_tpl_core" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_tpl_core" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_tpl_core" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_tpl_core" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_tpl_core" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_tpl_core" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_tpl_core" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_tpl_core" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_tpl_core" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_tpl_core" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_tpl_core" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_tpl_core" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_tpl_core" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_tpl_core" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_tpl_core" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_tpl_core" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_tpl_core" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_tpl_core" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_tpl_core" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_tpl_core" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_tpl_core" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_tpl_core" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_tpl_core" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_tpl_core" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_tpl_core" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_tpl_core" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_tpl_core" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_tpl_core" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_tpl_core" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_tpl_core" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_tpl_core" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_tpl_core" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_tpl_core" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_tpl_core" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_tpl_core" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_tpl_core" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_tpl_core" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_tpl_core" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_tpl_core" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_tpl_core" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_tpl_core" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_tpl_core" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_tpl_core" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_tpl_core" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_tpl_core" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_tpl_core" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_tpl_core" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_tpl_core" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_tpl_core" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_tpl_core" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_tpl_core" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_tpl_core" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_tpl_core" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_awvalid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_awready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_wvalid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_wready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_bvalid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_bready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_arvalid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_arready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_rvalid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_rready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_clkgen_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_clkgen" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_clkgen_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_clkgen" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_awvalid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_clkgen_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_clkgen" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_awready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_clkgen_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_clkgen" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_clkgen_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_clkgen" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_clkgen_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_clkgen" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_wvalid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_clkgen_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_clkgen" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_wready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_clkgen_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_clkgen" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_clkgen_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_clkgen" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_bvalid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_clkgen_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_clkgen" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_bready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_clkgen_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_clkgen" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_clkgen_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_clkgen" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_clkgen_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_clkgen" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_arvalid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_clkgen_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_clkgen" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_arready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_clkgen_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_clkgen" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_clkgen_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_clkgen" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_clkgen_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_clkgen" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_rvalid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_clkgen_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_clkgen" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_rready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_clkgen_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_clkgen" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M06_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_axi_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx_axi" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M06_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_axi_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx_axi" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_awvalid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_axi_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx_axi" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_awready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_axi_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx_axi" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_axi_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx_axi" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M06_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_axi_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx_axi" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_wvalid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_axi_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx_axi" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_wready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_axi_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx_axi" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_axi_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx_axi" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_bvalid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_axi_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx_axi" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_bready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_axi_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx_axi" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M06_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_axi_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx_axi" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M06_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_axi_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx_axi" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_arvalid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_axi_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx_axi" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_arready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_axi_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx_axi" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M06_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_axi_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx_axi" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_axi_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx_axi" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_rvalid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_axi_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx_axi" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_rready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_axi_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx_axi" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M07_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_dma" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M07_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_dma" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_awvalid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_dma" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_awready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_dma" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_dma" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M07_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_dma" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_wvalid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_dma" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_wready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_dma" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_dma" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_bvalid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_dma" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_bready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_dma" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M07_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_dma" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M07_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_dma" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_arvalid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_dma" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_arready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_dma" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M07_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_dma" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_dma" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_rvalid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_dma" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_rready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_dma" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M08_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M08_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_awvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_awready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M08_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M08_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_wvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_wready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M08_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_bvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_bready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M08_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M08_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_arvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_arready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M08_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M08_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_rvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_rready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M09_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_clkgen_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_clkgen" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M09_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_clkgen_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_clkgen" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_awvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_clkgen_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_clkgen" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_awready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_clkgen_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_clkgen" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M09_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_clkgen_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_clkgen" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M09_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_clkgen_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_clkgen" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_wvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_clkgen_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_clkgen" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_wready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_clkgen_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_clkgen" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M09_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_clkgen_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_clkgen" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_bvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_clkgen_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_clkgen" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_bready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_clkgen_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_clkgen" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M09_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_clkgen_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_clkgen" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M09_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_clkgen_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_clkgen" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_arvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_clkgen_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_clkgen" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_arready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_clkgen_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_clkgen" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M09_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_clkgen_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_clkgen" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M09_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_clkgen_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_clkgen" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_rvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_clkgen_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_clkgen" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_rready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_clkgen_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_clkgen" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="maxigp2_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="maxigp2_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="maxigp2_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="maxigp2_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="maxigp2_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="maxigp2_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="maxigp2_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="maxigp2_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="maxigp2_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="maxigp2_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="maxigp2_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="maxigp2_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="maxigp2_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="maxigp2_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="maxigp2_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="maxigp2_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="maxigp2_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="maxigp2_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="maxigp2_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="maxigp2_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="maxigp2_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="maxigp2_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="maxigp2_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="maxigp2_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="maxigp2_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="maxigp2_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="maxigp2_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="maxigp2_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="maxigp2_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="maxigp2_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="maxigp2_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="maxigp2_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="maxigp2_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="maxigp2_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="maxigp2_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="maxigp2_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="maxigp2_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="maxigp2_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="maxigp2_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="sys_ps8_M_AXI_HPM0_LPD" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S00_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M03_AXI" DATAWIDTH="32" NAME="M03_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M03_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M03_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M03_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M03_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M03_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M03_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M03_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M03_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M03_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M03_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M03_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M03_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M04_AXI" DATAWIDTH="32" NAME="M04_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M04_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M04_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M04_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M04_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M04_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M04_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M04_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M04_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M04_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M04_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M04_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M04_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M04_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M04_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M04_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M05_AXI" DATAWIDTH="32" NAME="M05_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M05_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M05_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M05_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M05_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M05_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M05_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M05_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M05_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M05_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M05_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M05_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M05_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M05_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M05_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M05_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M05_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M05_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M05_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M05_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M06_AXI" DATAWIDTH="32" NAME="M06_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M06_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M06_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M06_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M06_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M06_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M06_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M06_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M06_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M06_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M06_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M06_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M06_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M06_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M06_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M06_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M06_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M06_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M06_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M06_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M07_AXI" DATAWIDTH="32" NAME="M07_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M07_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M07_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M07_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M07_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M07_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M07_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M07_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M07_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M07_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M07_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M07_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M07_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M07_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M07_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M07_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M07_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M07_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M07_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M07_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M08_AXI" DATAWIDTH="32" NAME="M08_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M08_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M08_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M08_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M08_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M08_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M08_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M08_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M08_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M08_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M08_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M08_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M08_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M08_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M08_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M08_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M08_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M08_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M08_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M08_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M09_AXI" DATAWIDTH="32" NAME="M09_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M09_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M09_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M09_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M09_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M09_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M09_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M09_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M09_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M09_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M09_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M09_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M09_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M09_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M09_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M09_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M09_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M09_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M09_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M09_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M10_AXI" DATAWIDTH="32" NAME="M10_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M10_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M10_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M10_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M10_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M10_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M10_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M10_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M10_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M10_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M10_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M10_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M10_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M10_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M10_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M10_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M10_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M10_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M10_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M10_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M11_AXI" DATAWIDTH="32" NAME="M11_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M11_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M11_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M11_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M11_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M11_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M11_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M11_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M11_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M11_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M11_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M11_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M11_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M11_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M11_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M11_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M11_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M11_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M11_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M11_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M12_AXI" DATAWIDTH="32" NAME="M12_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M12_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M12_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M12_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M12_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M12_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M12_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M12_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M12_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M12_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M12_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M12_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M12_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M12_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M12_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M12_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M12_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M12_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M12_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M12_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M13_AXI" DATAWIDTH="32" NAME="M13_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M13_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M13_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M13_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M13_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M13_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M13_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M13_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M13_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M13_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M13_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M13_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M13_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M13_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M13_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M13_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M13_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M13_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M13_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M13_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M14_AXI" DATAWIDTH="32" NAME="M14_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M14_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M14_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M14_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M14_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M14_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M14_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M14_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M14_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M14_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M14_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M14_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M14_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M14_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M14_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M14_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M14_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M14_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M14_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M14_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M15_AXI" DATAWIDTH="32" NAME="M15_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M15_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M15_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M15_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M15_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M15_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M15_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M15_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M15_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M15_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M15_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M15_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M15_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M15_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M15_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M15_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M15_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M15_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M15_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M15_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M16_AXI" DATAWIDTH="32" NAME="M16_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M16_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M16_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M16_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M16_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M16_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M16_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M16_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M16_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M16_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M16_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M16_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M16_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M16_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M16_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M16_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M16_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M16_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M16_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M16_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M16_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M16_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M16_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M16_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M16_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M16_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M16_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M16_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M16_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M16_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M16_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M16_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M16_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M16_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M16_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M16_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="system_axi_hp0_interconnect_0" BDTYPE="SBD" COREREVISION="10" DRIVERMODE="CORE" FULLNAME="/axi_hp0_interconnect" HWVERSION="1.0" INSTANCE="axi_hp0_interconnect" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="system_axi_hp0_interconnect_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="NUM_SI" VALUE="2"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="1"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_hp0_interconnect_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99990005" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_awready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_wready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_bvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_bready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_arready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_rready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="48" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp2_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp2_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp2_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp2_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp2_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp2_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp2_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp2_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp2_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp2_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp2_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp2_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp2_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp2_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp2_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp2_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp2_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp2_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="48" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp2_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp2_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp2_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp2_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp2_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp2_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp2_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp2_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp2_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp2_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp2_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp2_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp2_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp2_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp2_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_adrv9009_rx_xcvr_m_axi" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99990005"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps8_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_rx_os_xcvr_m_axi" DATAWIDTH="32" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99990005"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps8_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_hp0_interconnect_M00_AXI" DATAWIDTH="128" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99990005"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="49"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps8_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="system_axi_hp1_interconnect_0" BDTYPE="SBD" COREREVISION="10" DRIVERMODE="CORE" FULLNAME="/axi_hp1_interconnect" HWVERSION="1.0" INSTANCE="axi_hp1_interconnect" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="system_axi_hp1_interconnect_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="1"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_hp1_interconnect_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="249975021" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="sys_ps8_pl_clk1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="sys_250m_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_250m_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="30" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_m_dest_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_dma" PORT="m_dest_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_m_dest_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_dma" PORT="m_dest_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_m_dest_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_dma" PORT="m_dest_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_m_dest_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_dma" PORT="m_dest_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_m_dest_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_dma" PORT="m_dest_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_m_dest_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_dma" PORT="m_dest_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_m_dest_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_dma" PORT="m_dest_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_m_dest_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_dma" PORT="m_dest_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_m_dest_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_dma" PORT="m_dest_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_m_dest_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_dma" PORT="m_dest_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_m_dest_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_dma" PORT="m_dest_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_m_dest_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_dma" PORT="m_dest_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_m_dest_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_dma" PORT="m_dest_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_m_dest_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_dma" PORT="m_dest_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_m_dest_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_dma" PORT="m_dest_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_m_dest_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_dma" PORT="m_dest_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="48" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp3_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp3_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp3_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp3_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp3_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp3_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp3_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp3_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp3_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp3_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp3_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp3_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp3_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp3_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp3_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp3_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp3_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp3_bready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_adrv9009_rx_os_dma_m_dest_axi" DATAWIDTH="128" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="249975021"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="31"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="0"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps8_0_pl_clk1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_hp1_interconnect_M00_AXI" DATAWIDTH="128" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="249975021"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="49"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="0"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps8_0_pl_clk1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="system_axi_hp2_interconnect_0" BDTYPE="SBD" COREREVISION="10" DRIVERMODE="CORE" FULLNAME="/axi_hp2_interconnect" HWVERSION="1.0" INSTANCE="axi_hp2_interconnect" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="system_axi_hp2_interconnect_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="1"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_hp2_interconnect_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="249975021" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="sys_ps8_pl_clk1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="sys_250m_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_250m_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="30" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_m_dest_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_dma" PORT="m_dest_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_m_dest_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_dma" PORT="m_dest_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_m_dest_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_dma" PORT="m_dest_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_m_dest_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_dma" PORT="m_dest_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_m_dest_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_dma" PORT="m_dest_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_m_dest_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_dma" PORT="m_dest_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_m_dest_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_dma" PORT="m_dest_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_m_dest_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_dma" PORT="m_dest_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_m_dest_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_dma" PORT="m_dest_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_m_dest_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_dma" PORT="m_dest_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_m_dest_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_dma" PORT="m_dest_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_m_dest_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_dma" PORT="m_dest_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_m_dest_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_dma" PORT="m_dest_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_m_dest_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_dma" PORT="m_dest_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_m_dest_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_dma" PORT="m_dest_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_m_dest_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_dma" PORT="m_dest_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="48" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp2_interconnect_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp4_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp2_interconnect_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp4_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp2_interconnect_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp4_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp2_interconnect_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp4_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp2_interconnect_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp4_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp2_interconnect_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp4_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp2_interconnect_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp4_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp2_interconnect_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp4_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_hp2_interconnect_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp4_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="axi_hp2_interconnect_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp4_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp2_interconnect_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp4_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp2_interconnect_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp4_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="axi_hp2_interconnect_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp4_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_hp2_interconnect_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp4_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="axi_hp2_interconnect_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp4_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp2_interconnect_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp4_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_hp2_interconnect_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp4_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="axi_hp2_interconnect_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp4_bready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_adrv9009_rx_dma_m_dest_axi" DATAWIDTH="128" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="249975021"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="31"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="0"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps8_0_pl_clk1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_hp2_interconnect_M00_AXI" DATAWIDTH="128" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="249975021"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="49"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="0"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps8_0_pl_clk1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="system_axi_hp3_interconnect_0" BDTYPE="SBD" COREREVISION="10" DRIVERMODE="CORE" FULLNAME="/axi_hp3_interconnect" HWVERSION="1.0" INSTANCE="axi_hp3_interconnect" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="system_axi_hp3_interconnect_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="1"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_hp3_interconnect_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="249975021" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="sys_ps8_pl_clk1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="sys_250m_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_250m_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="30" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_m_src_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_dma" PORT="m_src_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_m_src_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_dma" PORT="m_src_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_m_src_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_dma" PORT="m_src_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_m_src_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_dma" PORT="m_src_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_m_src_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_dma" PORT="m_src_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_m_src_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_dma" PORT="m_src_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_m_src_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_dma" PORT="m_src_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_m_src_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_dma" PORT="m_src_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_m_src_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_dma" PORT="m_src_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_m_src_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_dma" PORT="m_src_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_m_src_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_dma" PORT="m_src_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_m_src_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_dma" PORT="m_src_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_m_src_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_dma" PORT="m_src_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="48" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp5_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp5_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp5_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp5_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp5_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp5_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp5_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp5_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp5_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp5_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp5_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp5_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp5_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp5_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxigp5_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_adrv9009_tx_dma_m_src_axi" DATAWIDTH="128" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="249975021"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="31"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps8_0_pl_clk1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_hp3_interconnect_M00_AXI" DATAWIDTH="128" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="249975021"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="49"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps8_0_pl_clk1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="19" FULLNAME="/axi_interconnect_0" HWVERSION="2.1" INSTANCE="axi_interconnect_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="2"/>
        <PARAMETER NAME="NUM_MI" VALUE="4"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_interconnect_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_ACLK" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ACLK" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ACLK" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M02_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_rx_bram_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_rx_bram_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M02_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_rx_bram_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_rx_bram_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M02_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_rx_bram_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_rx_bram_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_rx_bram_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_rx_bram_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_rx_bram_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_rx_bram_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_rx_bram_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_rx_bram_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_rx_bram_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_rx_bram_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_rx_bram_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_rx_bram_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_rx_bram_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_rx_bram_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_rx_bram_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_rx_bram_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_rx_bram_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M02_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_rx_bram_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_rx_bram_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M02_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_rx_bram_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_rx_bram_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M02_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_rx_bram_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_rx_bram_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_rx_bram_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_rx_bram_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_rx_bram_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_rx_bram_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_rx_bram_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_rx_bram_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_rx_bram_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_rx_bram_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_rx_bram_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_rx_bram_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_rx_bram_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_rx_bram_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_drp_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_drp_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_drp_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_drp_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_drp_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_drp_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_drp_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_drp_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_drp_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_drp_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_drp_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_drp_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_drp_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_drp_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_drp_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_drp_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_drp_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_drp_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_drp_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_tx_bram_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_tx_bram_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_tx_bram_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_tx_bram_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_tx_bram_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_tx_bram_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_tx_bram_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_tx_bram_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_tx_bram_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_tx_bram_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_tx_bram_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_tx_bram_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_tx_bram_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_tx_bram_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_tx_bram_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_tx_bram_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_tx_bram_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_tx_bram_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_tx_bram_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_tx_bram_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_tx_bram_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_tx_bram_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_tx_bram_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_tx_bram_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_tx_bram_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_tx_bram_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_tx_bram_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_tx_bram_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_tx_bram_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_tx_bram_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_tx_bram_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_tx_bram_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_tx_bram_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_tx_bram_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_tx_bram_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_tx_bram_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_tx_bram_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_tx_bram_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_tx_bram_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="39" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="39" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M16_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_regs_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_regs_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_regs_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_regs_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_regs_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_regs_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_regs_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_regs_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_regs_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_regs_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_regs_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_regs_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_regs_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_regs_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_regs_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_regs_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_regs_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_regs_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="axi_regs_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jtag_axi_0" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jtag_axi_0" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jtag_axi_0" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jtag_axi_0" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jtag_axi_0" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awlock" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jtag_axi_0" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jtag_axi_0" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jtag_axi_0" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jtag_axi_0" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jtag_axi_0" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jtag_axi_0" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jtag_axi_0" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jtag_axi_0" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wlast" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jtag_axi_0" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jtag_axi_0" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jtag_axi_0" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jtag_axi_0" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jtag_axi_0" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jtag_axi_0" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jtag_axi_0" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jtag_axi_0" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jtag_axi_0" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jtag_axi_0" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jtag_axi_0" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jtag_axi_0" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arlock" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jtag_axi_0" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jtag_axi_0" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jtag_axi_0" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jtag_axi_0" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jtag_axi_0" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jtag_axi_0" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jtag_axi_0" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jtag_axi_0" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jtag_axi_0" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rlast" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jtag_axi_0" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jtag_axi_0" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jtag_axi_0" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M16_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M01_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M01_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M01_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M01_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="jtag_axi_0_M_AXI" DATAWIDTH="32" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S01_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S01_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S01_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S01_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S01_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S01_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S01_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M02_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M02_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M02_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M02_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M02_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M02_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M02_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M02_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M03_AXI" DATAWIDTH="32" NAME="M03_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M03_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M03_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M03_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M03_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M03_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M03_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M03_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M03_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M03_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M03_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M03_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M03_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/axi_sysid_0" HWVERSION="1.0" INSTANCE="axi_sysid_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_sysid" VLNV="analog.com:user:axi_sysid:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="axi_lite" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ROM_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ROM_ADDR_BITS" VALUE="9"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_sysid_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x85000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x8500FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99990005" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="sys_rom_data" RIGHT="0" SIGIS="undef" SIGNAME="rom_sys_0_rom_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rom_sys_0" PORT="rom_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pr_rom_data" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="8" NAME="rom_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_sysid_0_rom_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rom_sys_0" PORT="rom_addr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M00_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99990005"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps8_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="8" FULLNAME="/jtag_axi_0" HWVERSION="1.2" INSTANCE="jtag_axi_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="jtag_axi" VLNV="xilinx.com:ip:jtag_axi:1.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=jtag_axi;v=v1_2;d=pg174-jtag-axi.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="RD_TXN_QUEUE_LENGTH" VALUE="1"/>
        <PARAMETER NAME="WR_TXN_QUEUE_LENGTH" VALUE="1"/>
        <PARAMETER NAME="M_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="M_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="FAMILY" VALUE="virtexu"/>
        <PARAMETER NAME="M_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="M_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_jtag_axi_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99990005" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awlock" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arlock" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="jtag_axi_0_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99990005"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps8_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0000FFFF" INSTANCE="axi_regs" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="axi_regs"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00010000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0001FFFF" INSTANCE="axi_tx_bram" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="axi_tx_bram"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00020000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0002FFFF" INSTANCE="axi_rx_bram" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="axi_rx_bram"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00030000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0003FFFF" INSTANCE="axi_drp" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="axi_drp"/>
      </MEMORYMAP>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/logic_or" HWVERSION="2.0" INSTANCE="logic_or" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_logic_or_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="tx_fir_interpolator_out_mux_0_valid_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_out_mux_0" PORT="valid_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="tx_fir_interpolator_out_mux_2_valid_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_out_mux_2" PORT="valid_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="logic_or_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_tx_upack" PORT="fifo_rd_en"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rom_sys_0" HWVERSION="1.0" INSTANCE="rom_sys_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sysid_rom" VLNV="analog.com:user:sysid_rom:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ROM_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ROM_ADDR_BITS" VALUE="9"/>
        <PARAMETER NAME="PATH_TO_FILE" VALUE="c:/github/hdl/projects/adrv9009/zcu102/mem_init_sys.txt"/>
        <PARAMETER NAME="Component_Name" VALUE="system_rom_sys_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99990005" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="rom_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_sysid_0_rom_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="rom_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rom_data" RIGHT="0" SIGIS="undef" SIGNAME="rom_sys_0_rom_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="sys_rom_data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rx_adrv9009_tpl_core/data_slice_0" HWVERSION="1.0" INSTANCE="rx_adrv9009_tpl_core_data_slice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="64"/>
        <PARAMETER NAME="DIN_FROM" VALUE="15"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_data_slice_0_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="63" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_tpl_core_adc_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_tpl_core" PORT="adc_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_data_slice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_fir_decimator_out_mux_0" PORT="data_in_0"/>
            <CONNECTION INSTANCE="rx_fir_decimator_fir_decimation_0" PORT="s_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rx_adrv9009_tpl_core/data_slice_1" HWVERSION="1.0" INSTANCE="rx_adrv9009_tpl_core_data_slice_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="64"/>
        <PARAMETER NAME="DIN_FROM" VALUE="31"/>
        <PARAMETER NAME="DIN_TO" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="system_data_slice_1_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="63" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_tpl_core_adc_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_tpl_core" PORT="adc_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_data_slice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_fir_decimator_out_mux_1" PORT="data_in_0"/>
            <CONNECTION INSTANCE="rx_fir_decimator_fir_decimation_1" PORT="s_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rx_adrv9009_tpl_core/data_slice_2" HWVERSION="1.0" INSTANCE="rx_adrv9009_tpl_core_data_slice_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="64"/>
        <PARAMETER NAME="DIN_FROM" VALUE="47"/>
        <PARAMETER NAME="DIN_TO" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="system_data_slice_2_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="63" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_tpl_core_adc_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_tpl_core" PORT="adc_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_data_slice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_fir_decimator_out_mux_2" PORT="data_in_0"/>
            <CONNECTION INSTANCE="rx_fir_decimator_fir_decimation_2" PORT="s_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rx_adrv9009_tpl_core/data_slice_3" HWVERSION="1.0" INSTANCE="rx_adrv9009_tpl_core_data_slice_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="64"/>
        <PARAMETER NAME="DIN_FROM" VALUE="63"/>
        <PARAMETER NAME="DIN_TO" VALUE="48"/>
        <PARAMETER NAME="Component_Name" VALUE="system_data_slice_3_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="63" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_tpl_core_adc_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_tpl_core" PORT="adc_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_data_slice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_fir_decimator_out_mux_3" PORT="data_in_0"/>
            <CONNECTION INSTANCE="rx_fir_decimator_fir_decimation_3" PORT="s_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rx_adrv9009_tpl_core/enable_slice_0" HWVERSION="1.0" INSTANCE="rx_adrv9009_tpl_core_enable_slice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="4"/>
        <PARAMETER NAME="DIN_FROM" VALUE="0"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_enable_slice_0_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_tpl_core_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_tpl_core" PORT="enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_enable_slice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_fir_decimator_out_mux_0" PORT="enable_in_0"/>
            <CONNECTION INSTANCE="rx_fir_decimator_out_mux_0" PORT="enable_in_1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rx_adrv9009_tpl_core/enable_slice_1" HWVERSION="1.0" INSTANCE="rx_adrv9009_tpl_core_enable_slice_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="4"/>
        <PARAMETER NAME="DIN_FROM" VALUE="1"/>
        <PARAMETER NAME="DIN_TO" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_enable_slice_1_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_tpl_core_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_tpl_core" PORT="enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_enable_slice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_fir_decimator_out_mux_1" PORT="enable_in_0"/>
            <CONNECTION INSTANCE="rx_fir_decimator_out_mux_1" PORT="enable_in_1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rx_adrv9009_tpl_core/enable_slice_2" HWVERSION="1.0" INSTANCE="rx_adrv9009_tpl_core_enable_slice_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="4"/>
        <PARAMETER NAME="DIN_FROM" VALUE="2"/>
        <PARAMETER NAME="DIN_TO" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="system_enable_slice_2_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_tpl_core_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_tpl_core" PORT="enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_enable_slice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_fir_decimator_out_mux_2" PORT="enable_in_0"/>
            <CONNECTION INSTANCE="rx_fir_decimator_out_mux_2" PORT="enable_in_1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rx_adrv9009_tpl_core/enable_slice_3" HWVERSION="1.0" INSTANCE="rx_adrv9009_tpl_core_enable_slice_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="4"/>
        <PARAMETER NAME="DIN_FROM" VALUE="3"/>
        <PARAMETER NAME="DIN_TO" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="system_enable_slice_3_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_tpl_core_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_tpl_core" PORT="enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_enable_slice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_fir_decimator_out_mux_3" PORT="enable_in_0"/>
            <CONNECTION INSTANCE="rx_fir_decimator_out_mux_3" PORT="enable_in_1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rx_adrv9009_tpl_core/tpl_core" HWVERSION="1.0" INSTANCE="rx_adrv9009_tpl_core_tpl_core" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ad_ip_jesd204_tpl_adc" VLNV="analog.com:user:ad_ip_jesd204_tpl_adc:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="axi_lite" RANGE="4096" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="FPGA_TECHNOLOGY" VALUE="0"/>
        <PARAMETER NAME="FPGA_FAMILY" VALUE="0"/>
        <PARAMETER NAME="SPEED_GRADE" VALUE="0"/>
        <PARAMETER NAME="DEV_PACKAGE" VALUE="0"/>
        <PARAMETER NAME="NUM_LANES" VALUE="2"/>
        <PARAMETER NAME="NUM_CHANNELS" VALUE="4"/>
        <PARAMETER NAME="SAMPLES_PER_FRAME" VALUE="1"/>
        <PARAMETER NAME="CONVERTER_RESOLUTION" VALUE="16"/>
        <PARAMETER NAME="BITS_PER_SAMPLE" VALUE="16"/>
        <PARAMETER NAME="OCTETS_PER_BEAT" VALUE="4"/>
        <PARAMETER NAME="TWOS_COMPLEMENT" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_tpl_core_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x84A00000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x84A00FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="link_clk" SIGIS="clk" SIGNAME="axi_adrv9009_rx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="link_sof" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_rx_sof">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx" PORT="rx_sof"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="link_valid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_rx_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx" PORT="rx_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="link_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_rx_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx" PORT="rx_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="link_ready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="enable" RIGHT="0" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_tpl_core_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_enable_slice_0" PORT="Din"/>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_enable_slice_1" PORT="Din"/>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_enable_slice_2" PORT="Din"/>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_enable_slice_3" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="adc_valid" RIGHT="0" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_tpl_core_adc_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_valid_slice_0" PORT="Din"/>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_valid_slice_1" PORT="Din"/>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_valid_slice_2" PORT="Din"/>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_valid_slice_3" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="adc_data" RIGHT="0" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_tpl_core_adc_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_data_slice_0" PORT="Din"/>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_data_slice_1" PORT="Din"/>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_data_slice_2" PORT="Din"/>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_data_slice_3" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="adc_dovf" SIGIS="undef" SIGNAME="util_adrv9009_rx_cpack_fifo_wr_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_rx_cpack" PORT="fifo_wr_overflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99990005" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M01_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99990005"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps8_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="link" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_axi_adrv9009_rx_clkgen_0_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="link_ready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="link_valid"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="link_data"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rx_adrv9009_tpl_core/valid_slice_0" HWVERSION="1.0" INSTANCE="rx_adrv9009_tpl_core_valid_slice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="4"/>
        <PARAMETER NAME="DIN_FROM" VALUE="0"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_valid_slice_0_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_tpl_core_adc_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_tpl_core" PORT="adc_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_valid_slice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_fir_decimator_out_mux_0" PORT="valid_in_0"/>
            <CONNECTION INSTANCE="rx_fir_decimator_fir_decimation_0" PORT="s_axis_data_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rx_adrv9009_tpl_core/valid_slice_1" HWVERSION="1.0" INSTANCE="rx_adrv9009_tpl_core_valid_slice_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="4"/>
        <PARAMETER NAME="DIN_FROM" VALUE="1"/>
        <PARAMETER NAME="DIN_TO" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_valid_slice_1_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_tpl_core_adc_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_tpl_core" PORT="adc_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_valid_slice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_fir_decimator_out_mux_1" PORT="valid_in_0"/>
            <CONNECTION INSTANCE="rx_fir_decimator_fir_decimation_1" PORT="s_axis_data_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rx_adrv9009_tpl_core/valid_slice_2" HWVERSION="1.0" INSTANCE="rx_adrv9009_tpl_core_valid_slice_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="4"/>
        <PARAMETER NAME="DIN_FROM" VALUE="2"/>
        <PARAMETER NAME="DIN_TO" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="system_valid_slice_2_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_tpl_core_adc_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_tpl_core" PORT="adc_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_valid_slice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_fir_decimator_out_mux_2" PORT="valid_in_0"/>
            <CONNECTION INSTANCE="rx_fir_decimator_fir_decimation_2" PORT="s_axis_data_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rx_adrv9009_tpl_core/valid_slice_3" HWVERSION="1.0" INSTANCE="rx_adrv9009_tpl_core_valid_slice_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="4"/>
        <PARAMETER NAME="DIN_FROM" VALUE="3"/>
        <PARAMETER NAME="DIN_TO" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="system_valid_slice_3_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_tpl_core_adc_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_tpl_core" PORT="adc_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_valid_slice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_fir_decimator_out_mux_3" PORT="valid_in_0"/>
            <CONNECTION INSTANCE="rx_fir_decimator_fir_decimation_3" PORT="s_axis_data_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rx_fir_decimator/cdc_sync_active" HWVERSION="1.0" INSTANCE="rx_fir_decimator_cdc_sync_active" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sync_bits" VLNV="xilinx.com:module_ref:sync_bits:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NUM_OF_BITS" VALUE="1"/>
        <PARAMETER NAME="ASYNC_CLK" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_cdc_sync_active_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="in_bits" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_adc_fir_filter_active">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="adc_fir_filter_active"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_resetn" SIGIS="rst" SIGNAME="VCC_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VCC_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="out_clk" SIGIS="clk" SIGNAME="axi_adrv9009_rx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="out_bits" RIGHT="0" SIGIS="undef" SIGNAME="rx_fir_decimator_cdc_sync_active_out_bits">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_fir_decimator_out_mux_0" PORT="select_path"/>
            <CONNECTION INSTANCE="rx_fir_decimator_out_mux_1" PORT="select_path"/>
            <CONNECTION INSTANCE="rx_fir_decimator_out_mux_2" PORT="select_path"/>
            <CONNECTION INSTANCE="rx_fir_decimator_out_mux_3" PORT="select_path"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="11" FULLNAME="/rx_fir_decimator/fir_decimation_0" HWVERSION="7.2" INSTANCE="rx_fir_decimator_fir_decimation_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fir_compiler" VLNV="xilinx.com:ip:fir_compiler:7.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fir_compiler;v=v7_2;d=pg149-fir-compiler.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_COMPONENT_NAME" VALUE="system_fir_decimation_0_0"/>
        <PARAMETER NAME="C_COEF_FILE" VALUE="system_fir_decimation_0_0.mif"/>
        <PARAMETER NAME="C_COEF_FILE_LINES" VALUE="72"/>
        <PARAMETER NAME="C_FILTER_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_INTERP_RATE" VALUE="1"/>
        <PARAMETER NAME="C_DECIM_RATE" VALUE="8"/>
        <PARAMETER NAME="C_ZERO_PACKING_FACTOR" VALUE="1"/>
        <PARAMETER NAME="C_SYMMETRY" VALUE="1"/>
        <PARAMETER NAME="C_NUM_FILTS" VALUE="1"/>
        <PARAMETER NAME="C_NUM_TAPS" VALUE="129"/>
        <PARAMETER NAME="C_NUM_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_CHANNEL_PATTERN" VALUE="fixed"/>
        <PARAMETER NAME="C_ROUND_MODE" VALUE="2"/>
        <PARAMETER NAME="C_COEF_RELOAD" VALUE="0"/>
        <PARAMETER NAME="C_NUM_RELOAD_SLOTS" VALUE="1"/>
        <PARAMETER NAME="C_COL_MODE" VALUE="1"/>
        <PARAMETER NAME="C_COL_PIPE_LEN" VALUE="4"/>
        <PARAMETER NAME="C_COL_CONFIG" VALUE="9"/>
        <PARAMETER NAME="C_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="C_DATA_PATH_WIDTHS" VALUE="16"/>
        <PARAMETER NAME="C_DATA_IP_PATH_WIDTHS" VALUE="16"/>
        <PARAMETER NAME="C_DATA_PX_PATH_WIDTHS" VALUE="16"/>
        <PARAMETER NAME="C_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_COEF_PATH_WIDTHS" VALUE="16"/>
        <PARAMETER NAME="C_COEF_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_DATA_PATH_SRC" VALUE="0"/>
        <PARAMETER NAME="C_COEF_PATH_SRC" VALUE="0"/>
        <PARAMETER NAME="C_PX_PATH_SRC" VALUE="0"/>
        <PARAMETER NAME="C_DATA_PATH_SIGN" VALUE="0"/>
        <PARAMETER NAME="C_COEF_PATH_SIGN" VALUE="0"/>
        <PARAMETER NAME="C_ACCUM_PATH_WIDTHS" VALUE="34"/>
        <PARAMETER NAME="C_OUTPUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_OUTPUT_PATH_WIDTHS" VALUE="16"/>
        <PARAMETER NAME="C_ACCUM_OP_PATH_WIDTHS" VALUE="34"/>
        <PARAMETER NAME="C_EXT_MULT_CNFG" VALUE="none"/>
        <PARAMETER NAME="C_DATA_PATH_PSAMP_SRC" VALUE="0"/>
        <PARAMETER NAME="C_OP_PATH_PSAMP_SRC" VALUE="0"/>
        <PARAMETER NAME="C_NUM_MADDS" VALUE="9"/>
        <PARAMETER NAME="C_OPT_MADDS" VALUE="none"/>
        <PARAMETER NAME="C_OVERSAMPLING_RATE" VALUE="1"/>
        <PARAMETER NAME="C_INPUT_RATE" VALUE="1"/>
        <PARAMETER NAME="C_OUTPUT_RATE" VALUE="8"/>
        <PARAMETER NAME="C_DATA_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_COEF_MEMTYPE" VALUE="2"/>
        <PARAMETER NAME="C_IPBUFF_MEMTYPE" VALUE="2"/>
        <PARAMETER NAME="C_OPBUFF_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_DATAPATH_MEMTYPE" VALUE="2"/>
        <PARAMETER NAME="C_MEM_ARRANGEMENT" VALUE="1"/>
        <PARAMETER NAME="C_DATA_MEM_PACKING" VALUE="0"/>
        <PARAMETER NAME="C_COEF_MEM_PACKING" VALUE="0"/>
        <PARAMETER NAME="C_FILTS_PACKED" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="16"/>
        <PARAMETER NAME="C_HAS_ARESETn" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_DATA_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_S_DATA_HAS_FIFO" VALUE="1"/>
        <PARAMETER NAME="C_S_DATA_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_S_DATA_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_S_DATA_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_DATA_HAS_TREADY" VALUE="0"/>
        <PARAMETER NAME="C_M_DATA_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_M_DATA_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_M_DATA_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_CONFIG_CHANNEL" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_SYNC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_PACKET_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_RELOAD_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_fir_decimation_0_0"/>
        <PARAMETER NAME="GUI_Behaviour" VALUE="Coregen"/>
        <PARAMETER NAME="CoefficientSource" VALUE="COE_File"/>
        <PARAMETER NAME="CoefficientVector" VALUE="6,0,-4,-3,5,6,-6,-13,7,44,64,44,7,-13,-6,6,5,-3,-4,0,6"/>
        <PARAMETER NAME="Coefficient_File" VALUE="../../../../imports/hdl/library/util_fir_int/coefile_int.coe"/>
        <PARAMETER NAME="Coefficient_Sets" VALUE="1"/>
        <PARAMETER NAME="Coefficient_Reload" VALUE="false"/>
        <PARAMETER NAME="Filter_Type" VALUE="Decimation"/>
        <PARAMETER NAME="Rate_Change_Type" VALUE="Integer"/>
        <PARAMETER NAME="Interpolation_Rate" VALUE="1"/>
        <PARAMETER NAME="Decimation_Rate" VALUE="8"/>
        <PARAMETER NAME="Zero_Pack_Factor" VALUE="1"/>
        <PARAMETER NAME="Channel_Sequence" VALUE="Basic"/>
        <PARAMETER NAME="Number_Channels" VALUE="1"/>
        <PARAMETER NAME="Select_Pattern" VALUE="All"/>
        <PARAMETER NAME="Pattern_List" VALUE="P4-0,P4-1,P4-2,P4-3,P4-4"/>
        <PARAMETER NAME="Number_Paths" VALUE="1"/>
        <PARAMETER NAME="RateSpecification" VALUE="Frequency_Specification"/>
        <PARAMETER NAME="HardwareOversamplingRate" VALUE="1"/>
        <PARAMETER NAME="SamplePeriod" VALUE="1"/>
        <PARAMETER NAME="Sample_Frequency" VALUE="122.88"/>
        <PARAMETER NAME="Clock_Frequency" VALUE="122.88"/>
        <PARAMETER NAME="Coefficient_Sign" VALUE="Signed"/>
        <PARAMETER NAME="Quantization" VALUE="Integer_Coefficients"/>
        <PARAMETER NAME="Coefficient_Width" VALUE="16"/>
        <PARAMETER NAME="BestPrecision" VALUE="false"/>
        <PARAMETER NAME="Coefficient_Fractional_Bits" VALUE="0"/>
        <PARAMETER NAME="Coefficient_Structure" VALUE="Inferred"/>
        <PARAMETER NAME="Data_Sign" VALUE="Signed"/>
        <PARAMETER NAME="Data_Width" VALUE="16"/>
        <PARAMETER NAME="Data_Fractional_Bits" VALUE="15"/>
        <PARAMETER NAME="Output_Rounding_Mode" VALUE="Symmetric_Rounding_to_Zero"/>
        <PARAMETER NAME="Output_Width" VALUE="16"/>
        <PARAMETER NAME="Filter_Architecture" VALUE="Systolic_Multiply_Accumulate"/>
        <PARAMETER NAME="Optimization_Goal" VALUE="Area"/>
        <PARAMETER NAME="Optimization_Selection" VALUE="None"/>
        <PARAMETER NAME="Optimization_List" VALUE="None"/>
        <PARAMETER NAME="Data_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Coefficient_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Input_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Output_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Preference_For_Other_Storage" VALUE="Automatic"/>
        <PARAMETER NAME="Multi_Column_Support" VALUE="Automatic"/>
        <PARAMETER NAME="Inter_Column_Pipe_Length" VALUE="4"/>
        <PARAMETER NAME="ColumnConfig" VALUE="9"/>
        <PARAMETER NAME="DATA_Has_TLAST" VALUE="Not_Required"/>
        <PARAMETER NAME="M_DATA_Has_TREADY" VALUE="false"/>
        <PARAMETER NAME="S_DATA_Has_FIFO" VALUE="true"/>
        <PARAMETER NAME="S_DATA_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="M_DATA_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="DATA_TUSER_Width" VALUE="1"/>
        <PARAMETER NAME="S_CONFIG_Sync_Mode" VALUE="On_Vector"/>
        <PARAMETER NAME="S_CONFIG_Method" VALUE="Single"/>
        <PARAMETER NAME="Num_Reload_Slots" VALUE="1"/>
        <PARAMETER NAME="Has_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Has_ARESETn" VALUE="false"/>
        <PARAMETER NAME="Reset_Data_Vector" VALUE="true"/>
        <PARAMETER NAME="Blank_Output" VALUE="false"/>
        <PARAMETER NAME="Gen_MIF_from_Spec" VALUE="false"/>
        <PARAMETER NAME="Gen_MIF_from_COE" VALUE="false"/>
        <PARAMETER NAME="Reload_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Gen_MIF_Files" VALUE="false"/>
        <PARAMETER NAME="DisplayReloadOrder" VALUE="false"/>
        <PARAMETER NAME="Passband_Min" VALUE="0.0"/>
        <PARAMETER NAME="Passband_Max" VALUE="0.5"/>
        <PARAMETER NAME="Stopband_Min" VALUE="0.5"/>
        <PARAMETER NAME="Stopband_Max" VALUE="1.0"/>
        <PARAMETER NAME="Filter_Selection" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="axi_adrv9009_rx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_data_tvalid" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_valid_slice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_valid_slice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_data_tready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="s_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_data_slice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_data_slice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_data_tvalid" SIGIS="undef" SIGNAME="rx_fir_decimator_fir_decimation_0_m_axis_data_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_fir_decimator_out_mux_0" PORT="valid_in_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="rx_fir_decimator_fir_decimation_0_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_fir_decimator_out_mux_0" PORT="data_in_1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXIS_DATA" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_axi_adrv9009_rx_clkgen_0_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_data_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_data_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS_DATA" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_axi_adrv9009_rx_clkgen_0_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 16} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value path} size {attribs {resolve_type generated dependency path_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency path_stride format long minimum {} maximum {}} value 16} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency out_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency out_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type generated dependency out_signed format bool minimum {} maximum {}} value true}}}}}}}}} TDATA_WIDTH 16 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_data_valid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_valid} enabled {attribs {resolve_type generated dependency data_valid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_valid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chanid_bitoffset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_data_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="11" FULLNAME="/rx_fir_decimator/fir_decimation_1" HWVERSION="7.2" INSTANCE="rx_fir_decimator_fir_decimation_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fir_compiler" VLNV="xilinx.com:ip:fir_compiler:7.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fir_compiler;v=v7_2;d=pg149-fir-compiler.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_COMPONENT_NAME" VALUE="system_fir_decimation_1_0"/>
        <PARAMETER NAME="C_COEF_FILE" VALUE="system_fir_decimation_1_0.mif"/>
        <PARAMETER NAME="C_COEF_FILE_LINES" VALUE="72"/>
        <PARAMETER NAME="C_FILTER_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_INTERP_RATE" VALUE="1"/>
        <PARAMETER NAME="C_DECIM_RATE" VALUE="8"/>
        <PARAMETER NAME="C_ZERO_PACKING_FACTOR" VALUE="1"/>
        <PARAMETER NAME="C_SYMMETRY" VALUE="1"/>
        <PARAMETER NAME="C_NUM_FILTS" VALUE="1"/>
        <PARAMETER NAME="C_NUM_TAPS" VALUE="129"/>
        <PARAMETER NAME="C_NUM_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_CHANNEL_PATTERN" VALUE="fixed"/>
        <PARAMETER NAME="C_ROUND_MODE" VALUE="2"/>
        <PARAMETER NAME="C_COEF_RELOAD" VALUE="0"/>
        <PARAMETER NAME="C_NUM_RELOAD_SLOTS" VALUE="1"/>
        <PARAMETER NAME="C_COL_MODE" VALUE="1"/>
        <PARAMETER NAME="C_COL_PIPE_LEN" VALUE="4"/>
        <PARAMETER NAME="C_COL_CONFIG" VALUE="9"/>
        <PARAMETER NAME="C_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="C_DATA_PATH_WIDTHS" VALUE="16"/>
        <PARAMETER NAME="C_DATA_IP_PATH_WIDTHS" VALUE="16"/>
        <PARAMETER NAME="C_DATA_PX_PATH_WIDTHS" VALUE="16"/>
        <PARAMETER NAME="C_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_COEF_PATH_WIDTHS" VALUE="16"/>
        <PARAMETER NAME="C_COEF_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_DATA_PATH_SRC" VALUE="0"/>
        <PARAMETER NAME="C_COEF_PATH_SRC" VALUE="0"/>
        <PARAMETER NAME="C_PX_PATH_SRC" VALUE="0"/>
        <PARAMETER NAME="C_DATA_PATH_SIGN" VALUE="0"/>
        <PARAMETER NAME="C_COEF_PATH_SIGN" VALUE="0"/>
        <PARAMETER NAME="C_ACCUM_PATH_WIDTHS" VALUE="34"/>
        <PARAMETER NAME="C_OUTPUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_OUTPUT_PATH_WIDTHS" VALUE="16"/>
        <PARAMETER NAME="C_ACCUM_OP_PATH_WIDTHS" VALUE="34"/>
        <PARAMETER NAME="C_EXT_MULT_CNFG" VALUE="none"/>
        <PARAMETER NAME="C_DATA_PATH_PSAMP_SRC" VALUE="0"/>
        <PARAMETER NAME="C_OP_PATH_PSAMP_SRC" VALUE="0"/>
        <PARAMETER NAME="C_NUM_MADDS" VALUE="9"/>
        <PARAMETER NAME="C_OPT_MADDS" VALUE="none"/>
        <PARAMETER NAME="C_OVERSAMPLING_RATE" VALUE="1"/>
        <PARAMETER NAME="C_INPUT_RATE" VALUE="1"/>
        <PARAMETER NAME="C_OUTPUT_RATE" VALUE="8"/>
        <PARAMETER NAME="C_DATA_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_COEF_MEMTYPE" VALUE="2"/>
        <PARAMETER NAME="C_IPBUFF_MEMTYPE" VALUE="2"/>
        <PARAMETER NAME="C_OPBUFF_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_DATAPATH_MEMTYPE" VALUE="2"/>
        <PARAMETER NAME="C_MEM_ARRANGEMENT" VALUE="1"/>
        <PARAMETER NAME="C_DATA_MEM_PACKING" VALUE="0"/>
        <PARAMETER NAME="C_COEF_MEM_PACKING" VALUE="0"/>
        <PARAMETER NAME="C_FILTS_PACKED" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="16"/>
        <PARAMETER NAME="C_HAS_ARESETn" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_DATA_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_S_DATA_HAS_FIFO" VALUE="1"/>
        <PARAMETER NAME="C_S_DATA_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_S_DATA_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_S_DATA_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_DATA_HAS_TREADY" VALUE="0"/>
        <PARAMETER NAME="C_M_DATA_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_M_DATA_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_M_DATA_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_CONFIG_CHANNEL" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_SYNC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_PACKET_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_RELOAD_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_fir_decimation_1_0"/>
        <PARAMETER NAME="GUI_Behaviour" VALUE="Coregen"/>
        <PARAMETER NAME="CoefficientSource" VALUE="COE_File"/>
        <PARAMETER NAME="CoefficientVector" VALUE="6,0,-4,-3,5,6,-6,-13,7,44,64,44,7,-13,-6,6,5,-3,-4,0,6"/>
        <PARAMETER NAME="Coefficient_File" VALUE="../../../../imports/hdl/library/util_fir_int/coefile_int.coe"/>
        <PARAMETER NAME="Coefficient_Sets" VALUE="1"/>
        <PARAMETER NAME="Coefficient_Reload" VALUE="false"/>
        <PARAMETER NAME="Filter_Type" VALUE="Decimation"/>
        <PARAMETER NAME="Rate_Change_Type" VALUE="Integer"/>
        <PARAMETER NAME="Interpolation_Rate" VALUE="1"/>
        <PARAMETER NAME="Decimation_Rate" VALUE="8"/>
        <PARAMETER NAME="Zero_Pack_Factor" VALUE="1"/>
        <PARAMETER NAME="Channel_Sequence" VALUE="Basic"/>
        <PARAMETER NAME="Number_Channels" VALUE="1"/>
        <PARAMETER NAME="Select_Pattern" VALUE="All"/>
        <PARAMETER NAME="Pattern_List" VALUE="P4-0,P4-1,P4-2,P4-3,P4-4"/>
        <PARAMETER NAME="Number_Paths" VALUE="1"/>
        <PARAMETER NAME="RateSpecification" VALUE="Frequency_Specification"/>
        <PARAMETER NAME="HardwareOversamplingRate" VALUE="1"/>
        <PARAMETER NAME="SamplePeriod" VALUE="1"/>
        <PARAMETER NAME="Sample_Frequency" VALUE="122.88"/>
        <PARAMETER NAME="Clock_Frequency" VALUE="122.88"/>
        <PARAMETER NAME="Coefficient_Sign" VALUE="Signed"/>
        <PARAMETER NAME="Quantization" VALUE="Integer_Coefficients"/>
        <PARAMETER NAME="Coefficient_Width" VALUE="16"/>
        <PARAMETER NAME="BestPrecision" VALUE="false"/>
        <PARAMETER NAME="Coefficient_Fractional_Bits" VALUE="0"/>
        <PARAMETER NAME="Coefficient_Structure" VALUE="Inferred"/>
        <PARAMETER NAME="Data_Sign" VALUE="Signed"/>
        <PARAMETER NAME="Data_Width" VALUE="16"/>
        <PARAMETER NAME="Data_Fractional_Bits" VALUE="15"/>
        <PARAMETER NAME="Output_Rounding_Mode" VALUE="Symmetric_Rounding_to_Zero"/>
        <PARAMETER NAME="Output_Width" VALUE="16"/>
        <PARAMETER NAME="Filter_Architecture" VALUE="Systolic_Multiply_Accumulate"/>
        <PARAMETER NAME="Optimization_Goal" VALUE="Area"/>
        <PARAMETER NAME="Optimization_Selection" VALUE="None"/>
        <PARAMETER NAME="Optimization_List" VALUE="None"/>
        <PARAMETER NAME="Data_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Coefficient_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Input_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Output_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Preference_For_Other_Storage" VALUE="Automatic"/>
        <PARAMETER NAME="Multi_Column_Support" VALUE="Automatic"/>
        <PARAMETER NAME="Inter_Column_Pipe_Length" VALUE="4"/>
        <PARAMETER NAME="ColumnConfig" VALUE="9"/>
        <PARAMETER NAME="DATA_Has_TLAST" VALUE="Not_Required"/>
        <PARAMETER NAME="M_DATA_Has_TREADY" VALUE="false"/>
        <PARAMETER NAME="S_DATA_Has_FIFO" VALUE="true"/>
        <PARAMETER NAME="S_DATA_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="M_DATA_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="DATA_TUSER_Width" VALUE="1"/>
        <PARAMETER NAME="S_CONFIG_Sync_Mode" VALUE="On_Vector"/>
        <PARAMETER NAME="S_CONFIG_Method" VALUE="Single"/>
        <PARAMETER NAME="Num_Reload_Slots" VALUE="1"/>
        <PARAMETER NAME="Has_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Has_ARESETn" VALUE="false"/>
        <PARAMETER NAME="Reset_Data_Vector" VALUE="true"/>
        <PARAMETER NAME="Blank_Output" VALUE="false"/>
        <PARAMETER NAME="Gen_MIF_from_Spec" VALUE="false"/>
        <PARAMETER NAME="Gen_MIF_from_COE" VALUE="false"/>
        <PARAMETER NAME="Reload_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Gen_MIF_Files" VALUE="false"/>
        <PARAMETER NAME="DisplayReloadOrder" VALUE="false"/>
        <PARAMETER NAME="Passband_Min" VALUE="0.0"/>
        <PARAMETER NAME="Passband_Max" VALUE="0.5"/>
        <PARAMETER NAME="Stopband_Min" VALUE="0.5"/>
        <PARAMETER NAME="Stopband_Max" VALUE="1.0"/>
        <PARAMETER NAME="Filter_Selection" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="axi_adrv9009_rx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_data_tvalid" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_valid_slice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_valid_slice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_data_tready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="s_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_data_slice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_data_slice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_data_tvalid" SIGIS="undef" SIGNAME="rx_fir_decimator_fir_decimation_1_m_axis_data_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_fir_decimator_out_mux_1" PORT="valid_in_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="rx_fir_decimator_fir_decimation_1_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_fir_decimator_out_mux_1" PORT="data_in_1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXIS_DATA" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_axi_adrv9009_rx_clkgen_0_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_data_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_data_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS_DATA" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_axi_adrv9009_rx_clkgen_0_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 16} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value path} size {attribs {resolve_type generated dependency path_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency path_stride format long minimum {} maximum {}} value 16} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency out_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency out_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type generated dependency out_signed format bool minimum {} maximum {}} value true}}}}}}}}} TDATA_WIDTH 16 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_data_valid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_valid} enabled {attribs {resolve_type generated dependency data_valid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_valid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chanid_bitoffset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_data_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="11" FULLNAME="/rx_fir_decimator/fir_decimation_2" HWVERSION="7.2" INSTANCE="rx_fir_decimator_fir_decimation_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fir_compiler" VLNV="xilinx.com:ip:fir_compiler:7.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fir_compiler;v=v7_2;d=pg149-fir-compiler.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_COMPONENT_NAME" VALUE="system_fir_decimation_2_0"/>
        <PARAMETER NAME="C_COEF_FILE" VALUE="system_fir_decimation_2_0.mif"/>
        <PARAMETER NAME="C_COEF_FILE_LINES" VALUE="72"/>
        <PARAMETER NAME="C_FILTER_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_INTERP_RATE" VALUE="1"/>
        <PARAMETER NAME="C_DECIM_RATE" VALUE="8"/>
        <PARAMETER NAME="C_ZERO_PACKING_FACTOR" VALUE="1"/>
        <PARAMETER NAME="C_SYMMETRY" VALUE="1"/>
        <PARAMETER NAME="C_NUM_FILTS" VALUE="1"/>
        <PARAMETER NAME="C_NUM_TAPS" VALUE="129"/>
        <PARAMETER NAME="C_NUM_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_CHANNEL_PATTERN" VALUE="fixed"/>
        <PARAMETER NAME="C_ROUND_MODE" VALUE="2"/>
        <PARAMETER NAME="C_COEF_RELOAD" VALUE="0"/>
        <PARAMETER NAME="C_NUM_RELOAD_SLOTS" VALUE="1"/>
        <PARAMETER NAME="C_COL_MODE" VALUE="1"/>
        <PARAMETER NAME="C_COL_PIPE_LEN" VALUE="4"/>
        <PARAMETER NAME="C_COL_CONFIG" VALUE="9"/>
        <PARAMETER NAME="C_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="C_DATA_PATH_WIDTHS" VALUE="16"/>
        <PARAMETER NAME="C_DATA_IP_PATH_WIDTHS" VALUE="16"/>
        <PARAMETER NAME="C_DATA_PX_PATH_WIDTHS" VALUE="16"/>
        <PARAMETER NAME="C_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_COEF_PATH_WIDTHS" VALUE="16"/>
        <PARAMETER NAME="C_COEF_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_DATA_PATH_SRC" VALUE="0"/>
        <PARAMETER NAME="C_COEF_PATH_SRC" VALUE="0"/>
        <PARAMETER NAME="C_PX_PATH_SRC" VALUE="0"/>
        <PARAMETER NAME="C_DATA_PATH_SIGN" VALUE="0"/>
        <PARAMETER NAME="C_COEF_PATH_SIGN" VALUE="0"/>
        <PARAMETER NAME="C_ACCUM_PATH_WIDTHS" VALUE="34"/>
        <PARAMETER NAME="C_OUTPUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_OUTPUT_PATH_WIDTHS" VALUE="16"/>
        <PARAMETER NAME="C_ACCUM_OP_PATH_WIDTHS" VALUE="34"/>
        <PARAMETER NAME="C_EXT_MULT_CNFG" VALUE="none"/>
        <PARAMETER NAME="C_DATA_PATH_PSAMP_SRC" VALUE="0"/>
        <PARAMETER NAME="C_OP_PATH_PSAMP_SRC" VALUE="0"/>
        <PARAMETER NAME="C_NUM_MADDS" VALUE="9"/>
        <PARAMETER NAME="C_OPT_MADDS" VALUE="none"/>
        <PARAMETER NAME="C_OVERSAMPLING_RATE" VALUE="1"/>
        <PARAMETER NAME="C_INPUT_RATE" VALUE="1"/>
        <PARAMETER NAME="C_OUTPUT_RATE" VALUE="8"/>
        <PARAMETER NAME="C_DATA_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_COEF_MEMTYPE" VALUE="2"/>
        <PARAMETER NAME="C_IPBUFF_MEMTYPE" VALUE="2"/>
        <PARAMETER NAME="C_OPBUFF_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_DATAPATH_MEMTYPE" VALUE="2"/>
        <PARAMETER NAME="C_MEM_ARRANGEMENT" VALUE="1"/>
        <PARAMETER NAME="C_DATA_MEM_PACKING" VALUE="0"/>
        <PARAMETER NAME="C_COEF_MEM_PACKING" VALUE="0"/>
        <PARAMETER NAME="C_FILTS_PACKED" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="16"/>
        <PARAMETER NAME="C_HAS_ARESETn" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_DATA_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_S_DATA_HAS_FIFO" VALUE="1"/>
        <PARAMETER NAME="C_S_DATA_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_S_DATA_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_S_DATA_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_DATA_HAS_TREADY" VALUE="0"/>
        <PARAMETER NAME="C_M_DATA_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_M_DATA_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_M_DATA_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_CONFIG_CHANNEL" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_SYNC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_PACKET_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_RELOAD_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_fir_decimation_2_0"/>
        <PARAMETER NAME="GUI_Behaviour" VALUE="Coregen"/>
        <PARAMETER NAME="CoefficientSource" VALUE="COE_File"/>
        <PARAMETER NAME="CoefficientVector" VALUE="6,0,-4,-3,5,6,-6,-13,7,44,64,44,7,-13,-6,6,5,-3,-4,0,6"/>
        <PARAMETER NAME="Coefficient_File" VALUE="../../../../imports/hdl/library/util_fir_int/coefile_int.coe"/>
        <PARAMETER NAME="Coefficient_Sets" VALUE="1"/>
        <PARAMETER NAME="Coefficient_Reload" VALUE="false"/>
        <PARAMETER NAME="Filter_Type" VALUE="Decimation"/>
        <PARAMETER NAME="Rate_Change_Type" VALUE="Integer"/>
        <PARAMETER NAME="Interpolation_Rate" VALUE="1"/>
        <PARAMETER NAME="Decimation_Rate" VALUE="8"/>
        <PARAMETER NAME="Zero_Pack_Factor" VALUE="1"/>
        <PARAMETER NAME="Channel_Sequence" VALUE="Basic"/>
        <PARAMETER NAME="Number_Channels" VALUE="1"/>
        <PARAMETER NAME="Select_Pattern" VALUE="All"/>
        <PARAMETER NAME="Pattern_List" VALUE="P4-0,P4-1,P4-2,P4-3,P4-4"/>
        <PARAMETER NAME="Number_Paths" VALUE="1"/>
        <PARAMETER NAME="RateSpecification" VALUE="Frequency_Specification"/>
        <PARAMETER NAME="HardwareOversamplingRate" VALUE="1"/>
        <PARAMETER NAME="SamplePeriod" VALUE="1"/>
        <PARAMETER NAME="Sample_Frequency" VALUE="122.88"/>
        <PARAMETER NAME="Clock_Frequency" VALUE="122.88"/>
        <PARAMETER NAME="Coefficient_Sign" VALUE="Signed"/>
        <PARAMETER NAME="Quantization" VALUE="Integer_Coefficients"/>
        <PARAMETER NAME="Coefficient_Width" VALUE="16"/>
        <PARAMETER NAME="BestPrecision" VALUE="false"/>
        <PARAMETER NAME="Coefficient_Fractional_Bits" VALUE="0"/>
        <PARAMETER NAME="Coefficient_Structure" VALUE="Inferred"/>
        <PARAMETER NAME="Data_Sign" VALUE="Signed"/>
        <PARAMETER NAME="Data_Width" VALUE="16"/>
        <PARAMETER NAME="Data_Fractional_Bits" VALUE="15"/>
        <PARAMETER NAME="Output_Rounding_Mode" VALUE="Symmetric_Rounding_to_Zero"/>
        <PARAMETER NAME="Output_Width" VALUE="16"/>
        <PARAMETER NAME="Filter_Architecture" VALUE="Systolic_Multiply_Accumulate"/>
        <PARAMETER NAME="Optimization_Goal" VALUE="Area"/>
        <PARAMETER NAME="Optimization_Selection" VALUE="None"/>
        <PARAMETER NAME="Optimization_List" VALUE="None"/>
        <PARAMETER NAME="Data_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Coefficient_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Input_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Output_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Preference_For_Other_Storage" VALUE="Automatic"/>
        <PARAMETER NAME="Multi_Column_Support" VALUE="Automatic"/>
        <PARAMETER NAME="Inter_Column_Pipe_Length" VALUE="4"/>
        <PARAMETER NAME="ColumnConfig" VALUE="9"/>
        <PARAMETER NAME="DATA_Has_TLAST" VALUE="Not_Required"/>
        <PARAMETER NAME="M_DATA_Has_TREADY" VALUE="false"/>
        <PARAMETER NAME="S_DATA_Has_FIFO" VALUE="true"/>
        <PARAMETER NAME="S_DATA_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="M_DATA_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="DATA_TUSER_Width" VALUE="1"/>
        <PARAMETER NAME="S_CONFIG_Sync_Mode" VALUE="On_Vector"/>
        <PARAMETER NAME="S_CONFIG_Method" VALUE="Single"/>
        <PARAMETER NAME="Num_Reload_Slots" VALUE="1"/>
        <PARAMETER NAME="Has_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Has_ARESETn" VALUE="false"/>
        <PARAMETER NAME="Reset_Data_Vector" VALUE="true"/>
        <PARAMETER NAME="Blank_Output" VALUE="false"/>
        <PARAMETER NAME="Gen_MIF_from_Spec" VALUE="false"/>
        <PARAMETER NAME="Gen_MIF_from_COE" VALUE="false"/>
        <PARAMETER NAME="Reload_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Gen_MIF_Files" VALUE="false"/>
        <PARAMETER NAME="DisplayReloadOrder" VALUE="false"/>
        <PARAMETER NAME="Passband_Min" VALUE="0.0"/>
        <PARAMETER NAME="Passband_Max" VALUE="0.5"/>
        <PARAMETER NAME="Stopband_Min" VALUE="0.5"/>
        <PARAMETER NAME="Stopband_Max" VALUE="1.0"/>
        <PARAMETER NAME="Filter_Selection" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="axi_adrv9009_rx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_data_tvalid" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_valid_slice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_valid_slice_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_data_tready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="s_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_data_slice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_data_slice_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_data_tvalid" SIGIS="undef" SIGNAME="rx_fir_decimator_fir_decimation_2_m_axis_data_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_fir_decimator_out_mux_2" PORT="valid_in_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="rx_fir_decimator_fir_decimation_2_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_fir_decimator_out_mux_2" PORT="data_in_1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXIS_DATA" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_axi_adrv9009_rx_clkgen_0_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_data_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_data_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS_DATA" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_axi_adrv9009_rx_clkgen_0_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 16} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value path} size {attribs {resolve_type generated dependency path_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency path_stride format long minimum {} maximum {}} value 16} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency out_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency out_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type generated dependency out_signed format bool minimum {} maximum {}} value true}}}}}}}}} TDATA_WIDTH 16 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_data_valid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_valid} enabled {attribs {resolve_type generated dependency data_valid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_valid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chanid_bitoffset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_data_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="11" FULLNAME="/rx_fir_decimator/fir_decimation_3" HWVERSION="7.2" INSTANCE="rx_fir_decimator_fir_decimation_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fir_compiler" VLNV="xilinx.com:ip:fir_compiler:7.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fir_compiler;v=v7_2;d=pg149-fir-compiler.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_COMPONENT_NAME" VALUE="system_fir_decimation_3_0"/>
        <PARAMETER NAME="C_COEF_FILE" VALUE="system_fir_decimation_3_0.mif"/>
        <PARAMETER NAME="C_COEF_FILE_LINES" VALUE="72"/>
        <PARAMETER NAME="C_FILTER_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_INTERP_RATE" VALUE="1"/>
        <PARAMETER NAME="C_DECIM_RATE" VALUE="8"/>
        <PARAMETER NAME="C_ZERO_PACKING_FACTOR" VALUE="1"/>
        <PARAMETER NAME="C_SYMMETRY" VALUE="1"/>
        <PARAMETER NAME="C_NUM_FILTS" VALUE="1"/>
        <PARAMETER NAME="C_NUM_TAPS" VALUE="129"/>
        <PARAMETER NAME="C_NUM_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_CHANNEL_PATTERN" VALUE="fixed"/>
        <PARAMETER NAME="C_ROUND_MODE" VALUE="2"/>
        <PARAMETER NAME="C_COEF_RELOAD" VALUE="0"/>
        <PARAMETER NAME="C_NUM_RELOAD_SLOTS" VALUE="1"/>
        <PARAMETER NAME="C_COL_MODE" VALUE="1"/>
        <PARAMETER NAME="C_COL_PIPE_LEN" VALUE="4"/>
        <PARAMETER NAME="C_COL_CONFIG" VALUE="9"/>
        <PARAMETER NAME="C_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="C_DATA_PATH_WIDTHS" VALUE="16"/>
        <PARAMETER NAME="C_DATA_IP_PATH_WIDTHS" VALUE="16"/>
        <PARAMETER NAME="C_DATA_PX_PATH_WIDTHS" VALUE="16"/>
        <PARAMETER NAME="C_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_COEF_PATH_WIDTHS" VALUE="16"/>
        <PARAMETER NAME="C_COEF_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_DATA_PATH_SRC" VALUE="0"/>
        <PARAMETER NAME="C_COEF_PATH_SRC" VALUE="0"/>
        <PARAMETER NAME="C_PX_PATH_SRC" VALUE="0"/>
        <PARAMETER NAME="C_DATA_PATH_SIGN" VALUE="0"/>
        <PARAMETER NAME="C_COEF_PATH_SIGN" VALUE="0"/>
        <PARAMETER NAME="C_ACCUM_PATH_WIDTHS" VALUE="34"/>
        <PARAMETER NAME="C_OUTPUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_OUTPUT_PATH_WIDTHS" VALUE="16"/>
        <PARAMETER NAME="C_ACCUM_OP_PATH_WIDTHS" VALUE="34"/>
        <PARAMETER NAME="C_EXT_MULT_CNFG" VALUE="none"/>
        <PARAMETER NAME="C_DATA_PATH_PSAMP_SRC" VALUE="0"/>
        <PARAMETER NAME="C_OP_PATH_PSAMP_SRC" VALUE="0"/>
        <PARAMETER NAME="C_NUM_MADDS" VALUE="9"/>
        <PARAMETER NAME="C_OPT_MADDS" VALUE="none"/>
        <PARAMETER NAME="C_OVERSAMPLING_RATE" VALUE="1"/>
        <PARAMETER NAME="C_INPUT_RATE" VALUE="1"/>
        <PARAMETER NAME="C_OUTPUT_RATE" VALUE="8"/>
        <PARAMETER NAME="C_DATA_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_COEF_MEMTYPE" VALUE="2"/>
        <PARAMETER NAME="C_IPBUFF_MEMTYPE" VALUE="2"/>
        <PARAMETER NAME="C_OPBUFF_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_DATAPATH_MEMTYPE" VALUE="2"/>
        <PARAMETER NAME="C_MEM_ARRANGEMENT" VALUE="1"/>
        <PARAMETER NAME="C_DATA_MEM_PACKING" VALUE="0"/>
        <PARAMETER NAME="C_COEF_MEM_PACKING" VALUE="0"/>
        <PARAMETER NAME="C_FILTS_PACKED" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="16"/>
        <PARAMETER NAME="C_HAS_ARESETn" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_DATA_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_S_DATA_HAS_FIFO" VALUE="1"/>
        <PARAMETER NAME="C_S_DATA_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_S_DATA_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_S_DATA_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_DATA_HAS_TREADY" VALUE="0"/>
        <PARAMETER NAME="C_M_DATA_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_M_DATA_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_M_DATA_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_CONFIG_CHANNEL" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_SYNC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_PACKET_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_RELOAD_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_fir_decimation_3_0"/>
        <PARAMETER NAME="GUI_Behaviour" VALUE="Coregen"/>
        <PARAMETER NAME="CoefficientSource" VALUE="COE_File"/>
        <PARAMETER NAME="CoefficientVector" VALUE="6,0,-4,-3,5,6,-6,-13,7,44,64,44,7,-13,-6,6,5,-3,-4,0,6"/>
        <PARAMETER NAME="Coefficient_File" VALUE="../../../../imports/hdl/library/util_fir_int/coefile_int.coe"/>
        <PARAMETER NAME="Coefficient_Sets" VALUE="1"/>
        <PARAMETER NAME="Coefficient_Reload" VALUE="false"/>
        <PARAMETER NAME="Filter_Type" VALUE="Decimation"/>
        <PARAMETER NAME="Rate_Change_Type" VALUE="Integer"/>
        <PARAMETER NAME="Interpolation_Rate" VALUE="1"/>
        <PARAMETER NAME="Decimation_Rate" VALUE="8"/>
        <PARAMETER NAME="Zero_Pack_Factor" VALUE="1"/>
        <PARAMETER NAME="Channel_Sequence" VALUE="Basic"/>
        <PARAMETER NAME="Number_Channels" VALUE="1"/>
        <PARAMETER NAME="Select_Pattern" VALUE="All"/>
        <PARAMETER NAME="Pattern_List" VALUE="P4-0,P4-1,P4-2,P4-3,P4-4"/>
        <PARAMETER NAME="Number_Paths" VALUE="1"/>
        <PARAMETER NAME="RateSpecification" VALUE="Frequency_Specification"/>
        <PARAMETER NAME="HardwareOversamplingRate" VALUE="1"/>
        <PARAMETER NAME="SamplePeriod" VALUE="1"/>
        <PARAMETER NAME="Sample_Frequency" VALUE="122.88"/>
        <PARAMETER NAME="Clock_Frequency" VALUE="122.88"/>
        <PARAMETER NAME="Coefficient_Sign" VALUE="Signed"/>
        <PARAMETER NAME="Quantization" VALUE="Integer_Coefficients"/>
        <PARAMETER NAME="Coefficient_Width" VALUE="16"/>
        <PARAMETER NAME="BestPrecision" VALUE="false"/>
        <PARAMETER NAME="Coefficient_Fractional_Bits" VALUE="0"/>
        <PARAMETER NAME="Coefficient_Structure" VALUE="Inferred"/>
        <PARAMETER NAME="Data_Sign" VALUE="Signed"/>
        <PARAMETER NAME="Data_Width" VALUE="16"/>
        <PARAMETER NAME="Data_Fractional_Bits" VALUE="15"/>
        <PARAMETER NAME="Output_Rounding_Mode" VALUE="Symmetric_Rounding_to_Zero"/>
        <PARAMETER NAME="Output_Width" VALUE="16"/>
        <PARAMETER NAME="Filter_Architecture" VALUE="Systolic_Multiply_Accumulate"/>
        <PARAMETER NAME="Optimization_Goal" VALUE="Area"/>
        <PARAMETER NAME="Optimization_Selection" VALUE="None"/>
        <PARAMETER NAME="Optimization_List" VALUE="None"/>
        <PARAMETER NAME="Data_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Coefficient_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Input_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Output_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Preference_For_Other_Storage" VALUE="Automatic"/>
        <PARAMETER NAME="Multi_Column_Support" VALUE="Automatic"/>
        <PARAMETER NAME="Inter_Column_Pipe_Length" VALUE="4"/>
        <PARAMETER NAME="ColumnConfig" VALUE="9"/>
        <PARAMETER NAME="DATA_Has_TLAST" VALUE="Not_Required"/>
        <PARAMETER NAME="M_DATA_Has_TREADY" VALUE="false"/>
        <PARAMETER NAME="S_DATA_Has_FIFO" VALUE="true"/>
        <PARAMETER NAME="S_DATA_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="M_DATA_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="DATA_TUSER_Width" VALUE="1"/>
        <PARAMETER NAME="S_CONFIG_Sync_Mode" VALUE="On_Vector"/>
        <PARAMETER NAME="S_CONFIG_Method" VALUE="Single"/>
        <PARAMETER NAME="Num_Reload_Slots" VALUE="1"/>
        <PARAMETER NAME="Has_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Has_ARESETn" VALUE="false"/>
        <PARAMETER NAME="Reset_Data_Vector" VALUE="true"/>
        <PARAMETER NAME="Blank_Output" VALUE="false"/>
        <PARAMETER NAME="Gen_MIF_from_Spec" VALUE="false"/>
        <PARAMETER NAME="Gen_MIF_from_COE" VALUE="false"/>
        <PARAMETER NAME="Reload_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Gen_MIF_Files" VALUE="false"/>
        <PARAMETER NAME="DisplayReloadOrder" VALUE="false"/>
        <PARAMETER NAME="Passband_Min" VALUE="0.0"/>
        <PARAMETER NAME="Passband_Max" VALUE="0.5"/>
        <PARAMETER NAME="Stopband_Min" VALUE="0.5"/>
        <PARAMETER NAME="Stopband_Max" VALUE="1.0"/>
        <PARAMETER NAME="Filter_Selection" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="axi_adrv9009_rx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_data_tvalid" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_valid_slice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_valid_slice_3" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_data_tready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="s_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_data_slice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_data_slice_3" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_data_tvalid" SIGIS="undef" SIGNAME="rx_fir_decimator_fir_decimation_3_m_axis_data_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_fir_decimator_out_mux_3" PORT="valid_in_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="rx_fir_decimator_fir_decimation_3_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_fir_decimator_out_mux_3" PORT="data_in_1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXIS_DATA" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_axi_adrv9009_rx_clkgen_0_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_data_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_data_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS_DATA" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_axi_adrv9009_rx_clkgen_0_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 16} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value path} size {attribs {resolve_type generated dependency path_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency path_stride format long minimum {} maximum {}} value 16} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency out_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency out_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type generated dependency out_signed format bool minimum {} maximum {}} value true}}}}}}}}} TDATA_WIDTH 16 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_data_valid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_valid} enabled {attribs {resolve_type generated dependency data_valid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_valid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chanid_bitoffset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_data_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rx_fir_decimator/out_mux_0" HWVERSION="1.0" INSTANCE="rx_fir_decimator_out_mux_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ad_bus_mux" VLNV="xilinx.com:module_ref:ad_bus_mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="system_out_mux_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="select_path" SIGIS="undef" SIGNAME="rx_fir_decimator_cdc_sync_active_out_bits">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_fir_decimator_cdc_sync_active" PORT="out_bits"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="valid_in_0" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_valid_slice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_valid_slice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_in_0" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_enable_slice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_enable_slice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="data_in_0" RIGHT="0" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_data_slice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_data_slice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="valid_in_1" SIGIS="undef" SIGNAME="rx_fir_decimator_fir_decimation_0_m_axis_data_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_fir_decimator_fir_decimation_0" PORT="m_axis_data_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_in_1" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_enable_slice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_enable_slice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="data_in_1" RIGHT="0" SIGIS="undef" SIGNAME="rx_fir_decimator_fir_decimation_0_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_fir_decimator_fir_decimation_0" PORT="m_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="valid_out" SIGIS="undef" SIGNAME="rx_fir_decimator_out_mux_0_valid_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_rx_cpack" PORT="fifo_wr_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="enable_out" SIGIS="undef" SIGNAME="rx_fir_decimator_out_mux_0_enable_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_rx_cpack" PORT="enable_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="rx_fir_decimator_out_mux_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_rx_cpack" PORT="fifo_wr_data_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rx_fir_decimator/out_mux_1" HWVERSION="1.0" INSTANCE="rx_fir_decimator_out_mux_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ad_bus_mux" VLNV="xilinx.com:module_ref:ad_bus_mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="system_out_mux_1_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="select_path" SIGIS="undef" SIGNAME="rx_fir_decimator_cdc_sync_active_out_bits">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_fir_decimator_cdc_sync_active" PORT="out_bits"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="valid_in_0" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_valid_slice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_valid_slice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_in_0" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_enable_slice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_enable_slice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="data_in_0" RIGHT="0" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_data_slice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_data_slice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="valid_in_1" SIGIS="undef" SIGNAME="rx_fir_decimator_fir_decimation_1_m_axis_data_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_fir_decimator_fir_decimation_1" PORT="m_axis_data_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_in_1" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_enable_slice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_enable_slice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="data_in_1" RIGHT="0" SIGIS="undef" SIGNAME="rx_fir_decimator_fir_decimation_1_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_fir_decimator_fir_decimation_1" PORT="m_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="valid_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="enable_out" SIGIS="undef" SIGNAME="rx_fir_decimator_out_mux_1_enable_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_rx_cpack" PORT="enable_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="rx_fir_decimator_out_mux_1_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_rx_cpack" PORT="fifo_wr_data_1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rx_fir_decimator/out_mux_2" HWVERSION="1.0" INSTANCE="rx_fir_decimator_out_mux_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ad_bus_mux" VLNV="xilinx.com:module_ref:ad_bus_mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="system_out_mux_2_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="select_path" SIGIS="undef" SIGNAME="rx_fir_decimator_cdc_sync_active_out_bits">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_fir_decimator_cdc_sync_active" PORT="out_bits"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="valid_in_0" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_valid_slice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_valid_slice_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_in_0" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_enable_slice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_enable_slice_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="data_in_0" RIGHT="0" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_data_slice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_data_slice_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="valid_in_1" SIGIS="undef" SIGNAME="rx_fir_decimator_fir_decimation_2_m_axis_data_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_fir_decimator_fir_decimation_2" PORT="m_axis_data_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_in_1" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_enable_slice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_enable_slice_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="data_in_1" RIGHT="0" SIGIS="undef" SIGNAME="rx_fir_decimator_fir_decimation_2_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_fir_decimator_fir_decimation_2" PORT="m_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="valid_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="enable_out" SIGIS="undef" SIGNAME="rx_fir_decimator_out_mux_2_enable_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_rx_cpack" PORT="enable_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="rx_fir_decimator_out_mux_2_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_rx_cpack" PORT="fifo_wr_data_2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rx_fir_decimator/out_mux_3" HWVERSION="1.0" INSTANCE="rx_fir_decimator_out_mux_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ad_bus_mux" VLNV="xilinx.com:module_ref:ad_bus_mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="system_out_mux_3_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="select_path" SIGIS="undef" SIGNAME="rx_fir_decimator_cdc_sync_active_out_bits">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_fir_decimator_cdc_sync_active" PORT="out_bits"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="valid_in_0" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_valid_slice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_valid_slice_3" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_in_0" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_enable_slice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_enable_slice_3" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="data_in_0" RIGHT="0" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_data_slice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_data_slice_3" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="valid_in_1" SIGIS="undef" SIGNAME="rx_fir_decimator_fir_decimation_3_m_axis_data_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_fir_decimator_fir_decimation_3" PORT="m_axis_data_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_in_1" SIGIS="undef" SIGNAME="rx_adrv9009_tpl_core_enable_slice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_enable_slice_3" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="data_in_1" RIGHT="0" SIGIS="undef" SIGNAME="rx_fir_decimator_fir_decimation_3_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_fir_decimator_fir_decimation_3" PORT="m_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="valid_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="enable_out" SIGIS="undef" SIGNAME="rx_fir_decimator_out_mux_3_enable_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_rx_cpack" PORT="enable_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="rx_fir_decimator_out_mux_3_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_rx_cpack" PORT="fifo_wr_data_3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rx_os_adrv9009_tpl_core/data_slice_0" HWVERSION="1.0" INSTANCE="rx_os_adrv9009_tpl_core_data_slice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="64"/>
        <PARAMETER NAME="DIN_FROM" VALUE="15"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_data_slice_0_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="63" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_os_adrv9009_tpl_core_tpl_core_adc_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_tpl_core" PORT="adc_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="rx_os_adrv9009_tpl_core_data_slice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_rx_os_cpack" PORT="fifo_wr_data_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rx_os_adrv9009_tpl_core/data_slice_1" HWVERSION="1.0" INSTANCE="rx_os_adrv9009_tpl_core_data_slice_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="64"/>
        <PARAMETER NAME="DIN_FROM" VALUE="31"/>
        <PARAMETER NAME="DIN_TO" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="system_data_slice_1_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="63" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_os_adrv9009_tpl_core_tpl_core_adc_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_tpl_core" PORT="adc_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="rx_os_adrv9009_tpl_core_data_slice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_rx_os_cpack" PORT="fifo_wr_data_1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rx_os_adrv9009_tpl_core/data_slice_2" HWVERSION="1.0" INSTANCE="rx_os_adrv9009_tpl_core_data_slice_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="64"/>
        <PARAMETER NAME="DIN_FROM" VALUE="47"/>
        <PARAMETER NAME="DIN_TO" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="system_data_slice_2_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="63" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_os_adrv9009_tpl_core_tpl_core_adc_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_tpl_core" PORT="adc_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="rx_os_adrv9009_tpl_core_data_slice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_rx_os_cpack" PORT="fifo_wr_data_2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rx_os_adrv9009_tpl_core/data_slice_3" HWVERSION="1.0" INSTANCE="rx_os_adrv9009_tpl_core_data_slice_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="64"/>
        <PARAMETER NAME="DIN_FROM" VALUE="63"/>
        <PARAMETER NAME="DIN_TO" VALUE="48"/>
        <PARAMETER NAME="Component_Name" VALUE="system_data_slice_3_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="63" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_os_adrv9009_tpl_core_tpl_core_adc_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_tpl_core" PORT="adc_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="rx_os_adrv9009_tpl_core_data_slice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_rx_os_cpack" PORT="fifo_wr_data_3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rx_os_adrv9009_tpl_core/enable_slice_0" HWVERSION="1.0" INSTANCE="rx_os_adrv9009_tpl_core_enable_slice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="4"/>
        <PARAMETER NAME="DIN_FROM" VALUE="0"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_enable_slice_0_2"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_os_adrv9009_tpl_core_tpl_core_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_tpl_core" PORT="enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="rx_os_adrv9009_tpl_core_enable_slice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_rx_os_cpack" PORT="enable_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rx_os_adrv9009_tpl_core/enable_slice_1" HWVERSION="1.0" INSTANCE="rx_os_adrv9009_tpl_core_enable_slice_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="4"/>
        <PARAMETER NAME="DIN_FROM" VALUE="1"/>
        <PARAMETER NAME="DIN_TO" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_enable_slice_1_2"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_os_adrv9009_tpl_core_tpl_core_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_tpl_core" PORT="enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="rx_os_adrv9009_tpl_core_enable_slice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_rx_os_cpack" PORT="enable_1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rx_os_adrv9009_tpl_core/enable_slice_2" HWVERSION="1.0" INSTANCE="rx_os_adrv9009_tpl_core_enable_slice_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="4"/>
        <PARAMETER NAME="DIN_FROM" VALUE="2"/>
        <PARAMETER NAME="DIN_TO" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="system_enable_slice_2_2"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_os_adrv9009_tpl_core_tpl_core_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_tpl_core" PORT="enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="rx_os_adrv9009_tpl_core_enable_slice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_rx_os_cpack" PORT="enable_2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rx_os_adrv9009_tpl_core/enable_slice_3" HWVERSION="1.0" INSTANCE="rx_os_adrv9009_tpl_core_enable_slice_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="4"/>
        <PARAMETER NAME="DIN_FROM" VALUE="3"/>
        <PARAMETER NAME="DIN_TO" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="system_enable_slice_3_2"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_os_adrv9009_tpl_core_tpl_core_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_tpl_core" PORT="enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="rx_os_adrv9009_tpl_core_enable_slice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_rx_os_cpack" PORT="enable_3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rx_os_adrv9009_tpl_core/tpl_core" HWVERSION="1.0" INSTANCE="rx_os_adrv9009_tpl_core_tpl_core" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ad_ip_jesd204_tpl_adc" VLNV="analog.com:user:ad_ip_jesd204_tpl_adc:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="axi_lite" RANGE="4096" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="FPGA_TECHNOLOGY" VALUE="0"/>
        <PARAMETER NAME="FPGA_FAMILY" VALUE="0"/>
        <PARAMETER NAME="SPEED_GRADE" VALUE="0"/>
        <PARAMETER NAME="DEV_PACKAGE" VALUE="0"/>
        <PARAMETER NAME="NUM_LANES" VALUE="2"/>
        <PARAMETER NAME="NUM_CHANNELS" VALUE="4"/>
        <PARAMETER NAME="SAMPLES_PER_FRAME" VALUE="1"/>
        <PARAMETER NAME="CONVERTER_RESOLUTION" VALUE="16"/>
        <PARAMETER NAME="BITS_PER_SAMPLE" VALUE="16"/>
        <PARAMETER NAME="OCTETS_PER_BEAT" VALUE="4"/>
        <PARAMETER NAME="TWOS_COMPLEMENT" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_tpl_core_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x84A08000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x84A08FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="link_clk" SIGIS="clk" SIGNAME="axi_adrv9009_rx_os_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="link_sof" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_rx_sof">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx" PORT="rx_sof"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="link_valid" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_rx_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx" PORT="rx_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="link_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_rx_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx" PORT="rx_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="link_ready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="enable" RIGHT="0" SIGIS="undef" SIGNAME="rx_os_adrv9009_tpl_core_tpl_core_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_enable_slice_0" PORT="Din"/>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_enable_slice_1" PORT="Din"/>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_enable_slice_2" PORT="Din"/>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_enable_slice_3" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="adc_valid" RIGHT="0" SIGIS="undef" SIGNAME="rx_os_adrv9009_tpl_core_tpl_core_adc_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_valid_slice_0" PORT="Din"/>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_valid_slice_1" PORT="Din"/>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_valid_slice_2" PORT="Din"/>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_valid_slice_3" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="adc_data" RIGHT="0" SIGIS="undef" SIGNAME="rx_os_adrv9009_tpl_core_tpl_core_adc_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_data_slice_0" PORT="Din"/>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_data_slice_1" PORT="Din"/>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_data_slice_2" PORT="Din"/>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_data_slice_3" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="adc_dovf" SIGIS="undef" SIGNAME="util_adrv9009_rx_os_cpack_fifo_wr_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_rx_os_cpack" PORT="fifo_wr_overflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99990005" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M03_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99990005"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps8_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="link" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_axi_adrv9009_rx_os_clkgen_0_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="link_ready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="link_valid"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="link_data"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rx_os_adrv9009_tpl_core/valid_slice_0" HWVERSION="1.0" INSTANCE="rx_os_adrv9009_tpl_core_valid_slice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="4"/>
        <PARAMETER NAME="DIN_FROM" VALUE="0"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_valid_slice_0_2"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_os_adrv9009_tpl_core_tpl_core_adc_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_tpl_core" PORT="adc_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="rx_os_adrv9009_tpl_core_valid_slice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_rx_os_cpack" PORT="fifo_wr_en"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rx_os_adrv9009_tpl_core/valid_slice_1" HWVERSION="1.0" INSTANCE="rx_os_adrv9009_tpl_core_valid_slice_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="4"/>
        <PARAMETER NAME="DIN_FROM" VALUE="1"/>
        <PARAMETER NAME="DIN_TO" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_valid_slice_1_2"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_os_adrv9009_tpl_core_tpl_core_adc_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_tpl_core" PORT="adc_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rx_os_adrv9009_tpl_core/valid_slice_2" HWVERSION="1.0" INSTANCE="rx_os_adrv9009_tpl_core_valid_slice_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="4"/>
        <PARAMETER NAME="DIN_FROM" VALUE="2"/>
        <PARAMETER NAME="DIN_TO" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="system_valid_slice_2_2"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_os_adrv9009_tpl_core_tpl_core_adc_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_tpl_core" PORT="adc_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rx_os_adrv9009_tpl_core/valid_slice_3" HWVERSION="1.0" INSTANCE="rx_os_adrv9009_tpl_core_valid_slice_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="4"/>
        <PARAMETER NAME="DIN_FROM" VALUE="3"/>
        <PARAMETER NAME="DIN_TO" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="system_valid_slice_3_2"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_os_adrv9009_tpl_core_tpl_core_adc_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_tpl_core" PORT="adc_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/spi0_csn_concat" HWVERSION="2.1" INSTANCE="spi0_csn_concat" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="3"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="system_spi0_csn_concat_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="sys_ps8_emio_spi0_ss_o_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="emio_spi0_ss_o_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="sys_ps8_emio_spi0_ss1_o_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="emio_spi0_ss1_o_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="sys_ps8_emio_spi0_ss2_o_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="emio_spi0_ss2_o_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="spi0_csn_concat_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi0_csn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/spi1_csn_concat" HWVERSION="2.1" INSTANCE="spi1_csn_concat" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="3"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="system_spi1_csn_concat_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="sys_ps8_emio_spi1_ss_o_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="emio_spi1_ss_o_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="sys_ps8_emio_spi1_ss1_o_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="emio_spi1_ss1_o_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="sys_ps8_emio_spi1_ss2_o_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="emio_spi1_ss2_o_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="spi1_csn_concat_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi1_csn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/sys_250m_rstgen" HWVERSION="5.0" INSTANCE="sys_250m_rstgen" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_sys_250m_rstgen_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="249975021" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="sys_ps8_pl_clk1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="sys_ps8_pl_resetn0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_resetn0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst" SIGNAME="sys_250m_rstgen_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_dacfifo" PORT="dma_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="sys_250m_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_dma" PORT="m_src_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_adrv9009_rx_dma" PORT="m_dest_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_dma" PORT="m_dest_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="aresetn"/>
            <CONNECTION INSTANCE="axi_hp2_interconnect" PORT="aresetn"/>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/sys_500m_rstgen" HWVERSION="5.0" INSTANCE="sys_500m_rstgen" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_sys_500m_rstgen_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="499950043" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="sys_ps8_pl_clk2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="sys_ps8_pl_resetn0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_resetn0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/sys_concat_intc_0" HWVERSION="2.1" INSTANCE="sys_concat_intc_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="8"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="system_sys_concat_intc_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In4" RIGHT="0" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In5" RIGHT="0" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In6" RIGHT="0" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In7" RIGHT="0" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="sys_concat_intc_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_ps_irq0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/sys_concat_intc_1" HWVERSION="2.1" INSTANCE="sys_concat_intc_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="8"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="system_sys_concat_intc_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_axi_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_axi_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx_axi" PORT="irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_axi_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_dma" PORT="irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In4" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_dma_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_dma" PORT="irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In5" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_dma" PORT="irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In6" RIGHT="0" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In7" RIGHT="0" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="sys_concat_intc_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_ps_irq1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE CONFIGURABLE="TRUE" COREREVISION="2" FULLNAME="/sys_ps8" HWVERSION="3.2" INSTANCE="sys_ps8" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODTYPE="zynq_ultra_ps_e" VLNV="xilinx.com:ip:zynq_ultra_ps_e:3.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=zynq_ultra_ps_e;v=v3_2;d=pg201-zynq-ultrascale-plus-processing-system.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="SAXIGP4" NAME="HP2_DDR_LOW" RANGE="0x80000000" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="SAXIGP3" NAME="HP1_DDR_LOW" RANGE="0x80000000" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="SAXIGP2" NAME="HP0_DDR_LOW" RANGE="0x80000000" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="SAXIGP2" NAME="HP0_LPS_OCM" RANGE="0x1000000" USAGE="register"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="SAXIGP2" NAME="HP0_PCIE_LOW" RANGE="0x10000000" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="SAXIGP2" NAME="HP0_QSPI" RANGE="0x20000000" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="SAXIGP2" NAME="HP0_DDR_LOW" RANGE="0x80000000" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="SAXIGP2" NAME="HP0_LPS_OCM" RANGE="0x1000000" USAGE="register"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="SAXIGP2" NAME="HP0_PCIE_LOW" RANGE="0x10000000" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="SAXIGP2" NAME="HP0_QSPI" RANGE="0x20000000" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_DP_USE_AUDIO" VALUE="0"/>
        <PARAMETER NAME="C_DP_USE_VIDEO" VALUE="0"/>
        <PARAMETER NAME="C_MAXIGP0_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_MAXIGP1_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_MAXIGP2_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SAXIGP0_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_SAXIGP1_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_SAXIGP2_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_SAXIGP3_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_SAXIGP4_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_SAXIGP5_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_SAXIGP6_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_USE_DIFF_RW_CLK_GP0" VALUE="0"/>
        <PARAMETER NAME="C_USE_DIFF_RW_CLK_GP1" VALUE="0"/>
        <PARAMETER NAME="C_USE_DIFF_RW_CLK_GP2" VALUE="0"/>
        <PARAMETER NAME="C_USE_DIFF_RW_CLK_GP3" VALUE="0"/>
        <PARAMETER NAME="C_USE_DIFF_RW_CLK_GP4" VALUE="0"/>
        <PARAMETER NAME="C_USE_DIFF_RW_CLK_GP5" VALUE="0"/>
        <PARAMETER NAME="C_USE_DIFF_RW_CLK_GP6" VALUE="0"/>
        <PARAMETER NAME="C_EN_FIFO_ENET0" VALUE="0"/>
        <PARAMETER NAME="C_EN_FIFO_ENET1" VALUE="0"/>
        <PARAMETER NAME="C_EN_FIFO_ENET2" VALUE="0"/>
        <PARAMETER NAME="C_EN_FIFO_ENET3" VALUE="0"/>
        <PARAMETER NAME="C_PL_CLK0_BUF" VALUE="TRUE"/>
        <PARAMETER NAME="C_PL_CLK1_BUF" VALUE="TRUE"/>
        <PARAMETER NAME="C_PL_CLK2_BUF" VALUE="TRUE"/>
        <PARAMETER NAME="C_PL_CLK3_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="C_TRACE_PIPELINE_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_EN_EMIO_TRACE" VALUE="0"/>
        <PARAMETER NAME="C_TRACE_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_USE_DEBUG_TEST" VALUE="0"/>
        <PARAMETER NAME="C_SD0_INTERNAL_BUS_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_SD1_INTERNAL_BUS_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_NUM_F2P_0_INTR_INPUTS" VALUE="8"/>
        <PARAMETER NAME="C_NUM_F2P_1_INTR_INPUTS" VALUE="8"/>
        <PARAMETER NAME="C_EMIO_GPIO_WIDTH" VALUE="95"/>
        <PARAMETER NAME="C_NUM_FABRIC_RESETS" VALUE="1"/>
        <PARAMETER NAME="PSU_VALUE_SILVERSION" VALUE="3"/>
        <PARAMETER NAME="PSU__USE__DDR_INTF_REQUESTED" VALUE="0"/>
        <PARAMETER NAME="PSU__EN_AXI_STATUS_PORTS" VALUE="0"/>
        <PARAMETER NAME="PSU__PSS_REF_CLK__FREQMHZ" VALUE="33.330"/>
        <PARAMETER NAME="PSU__PSS_ALT_REF_CLK__FREQMHZ" VALUE="33.333"/>
        <PARAMETER NAME="PSU__VIDEO_REF_CLK__FREQMHZ" VALUE="33.333"/>
        <PARAMETER NAME="PSU__AUX_REF_CLK__FREQMHZ" VALUE="33.333"/>
        <PARAMETER NAME="PSU__GT_REF_CLK__FREQMHZ" VALUE="33.333"/>
        <PARAMETER NAME="PSU__VIDEO_REF_CLK__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__VIDEO_REF_CLK__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PSS_ALT_REF_CLK__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PSS_ALT_REF_CLK__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CAN0__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CAN0__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CAN0__GRP_CLK__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CAN0__GRP_CLK__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CAN1__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__CAN1__PERIPHERAL__IO" VALUE="MIO 24 .. 25"/>
        <PARAMETER NAME="PSU__CAN1__GRP_CLK__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CAN1__GRP_CLK__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CAN0_LOOP_CAN1__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__DPAUX__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__DPAUX__PERIPHERAL__IO" VALUE="MIO 27 .. 30"/>
        <PARAMETER NAME="PSU__ENET0__GRP_MDIO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ACT_DDR_FREQ_MHZ" VALUE="1066.560059"/>
        <PARAMETER NAME="PSU__ENET0__GRP_MDIO__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__GEM__TSU__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__GEM__TSU__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__ENET0__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET0__FIFO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET0__PTP__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET0__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__ENET1__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET1__FIFO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET1__PTP__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET1__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__ENET1__GRP_MDIO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__FPGA_PL0_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__FPGA_PL1_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__FPGA_PL2_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__FPGA_PL3_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET1__GRP_MDIO__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__ENET2__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET2__FIFO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET2__PTP__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET2__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__ENET2__GRP_MDIO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET2__GRP_MDIO__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__ENET3__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__ENET3__FIFO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET3__PTP__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET3__PERIPHERAL__IO" VALUE="MIO 64 .. 75"/>
        <PARAMETER NAME="PSU__ENET3__GRP_MDIO__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__ENET3__GRP_MDIO__IO" VALUE="MIO 76 .. 77"/>
        <PARAMETER NAME="PSU__GPIO_EMIO__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__GPIO_EMIO__PERIPHERAL__IO" VALUE="95"/>
        <PARAMETER NAME="PSU__GPIO0_MIO__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__GPIO0_MIO__IO" VALUE="MIO 0 .. 25"/>
        <PARAMETER NAME="PSU__GPIO1_MIO__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__GPIO1_MIO__IO" VALUE="MIO 26 .. 51"/>
        <PARAMETER NAME="PSU__GPIO2_MIO__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__GPIO2_MIO__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__I2C0__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__I2C0__PERIPHERAL__IO" VALUE="MIO 14 .. 15"/>
        <PARAMETER NAME="PSU__I2C0__GRP_INT__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__I2C0__GRP_INT__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__I2C1__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__I2C1__PERIPHERAL__IO" VALUE="MIO 16 .. 17"/>
        <PARAMETER NAME="PSU__I2C1__GRP_INT__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__I2C1__GRP_INT__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__I2C0_LOOP_I2C1__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TESTSCAN__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__PCIE__PERIPHERAL__ENDPOINT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__PERIPHERAL__ROOTPORT_IO" VALUE="MIO 31"/>
        <PARAMETER NAME="PSU__PCIE__LANE0__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__PCIE__LANE0__IO" VALUE="GT Lane0"/>
        <PARAMETER NAME="PSU__PCIE__LANE1__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__LANE1__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__LANE2__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__LANE2__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__LANE3__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__LANE3__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__RESET__POLARITY" VALUE="Active Low"/>
        <PARAMETER NAME="PSU__GT__LINK_SPEED" VALUE="HBR"/>
        <PARAMETER NAME="PSU__GT__VLT_SWNG_LVL_4" VALUE="0"/>
        <PARAMETER NAME="PSU__GT__PRE_EMPH_LVL_4" VALUE="0"/>
        <PARAMETER NAME="PSU__USB0__REF_CLK_SEL" VALUE="Ref Clk2"/>
        <PARAMETER NAME="PSU__USB0__REF_CLK_FREQ" VALUE="26"/>
        <PARAMETER NAME="PSU__USB1__REF_CLK_SEL" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__USB1__REF_CLK_FREQ" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__GEM0__REF_CLK_SEL" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__GEM0__REF_CLK_FREQ" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__GEM1__REF_CLK_SEL" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__GEM1__REF_CLK_FREQ" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__GEM2__REF_CLK_SEL" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__GEM2__REF_CLK_FREQ" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__GEM3__REF_CLK_SEL" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__GEM3__REF_CLK_FREQ" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DP__REF_CLK_SEL" VALUE="Ref Clk3"/>
        <PARAMETER NAME="PSU__DP__REF_CLK_FREQ" VALUE="27"/>
        <PARAMETER NAME="PSU__SATA__REF_CLK_SEL" VALUE="Ref Clk1"/>
        <PARAMETER NAME="PSU__SATA__REF_CLK_FREQ" VALUE="125"/>
        <PARAMETER NAME="PSU__PCIE__REF_CLK_SEL" VALUE="Ref Clk0"/>
        <PARAMETER NAME="PSU__PCIE__REF_CLK_FREQ" VALUE="100"/>
        <PARAMETER NAME="PSU__DP__LANE_SEL" VALUE="Single Lower"/>
        <PARAMETER NAME="PSU__PCIE__DEVICE_PORT_TYPE" VALUE="Root Port"/>
        <PARAMETER NAME="PSU__PCIE__MAXIMUM_LINK_WIDTH" VALUE="x1"/>
        <PARAMETER NAME="PSU__PCIE__LINK_SPEED" VALUE="5.0 Gb/s"/>
        <PARAMETER NAME="PSU__PCIE__INTERFACE_WIDTH" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR0_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR0_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR0_SCALE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR0_64BIT" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR0_SIZE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR0_VAL" VALUE="0x0"/>
        <PARAMETER NAME="PSU__PCIE__BAR0_PREFETCHABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR1_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR1_SCALE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR1_64BIT" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR1_SIZE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR1_VAL" VALUE="0x0"/>
        <PARAMETER NAME="PSU__PCIE__BAR1_PREFETCHABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR2_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR2_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR2_SCALE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR2_64BIT" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR2_SIZE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR2_VAL" VALUE="0x0"/>
        <PARAMETER NAME="PSU__PCIE__BAR2_PREFETCHABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR3_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR3_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR3_SCALE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR3_64BIT" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR3_SIZE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR3_VAL" VALUE="0x0"/>
        <PARAMETER NAME="PSU__PCIE__BAR3_PREFETCHABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR4_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR4_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR4_SCALE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR4_64BIT" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR4_SIZE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR4_VAL" VALUE="0x0"/>
        <PARAMETER NAME="PSU__PCIE__BAR4_PREFETCHABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR5_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR5_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR5_SCALE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR5_64BIT" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR5_SIZE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR5_VAL" VALUE="0x0"/>
        <PARAMETER NAME="PSU__PCIE__BAR5_PREFETCHABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__EROM_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__EROM_SCALE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__EROM_SIZE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__EROM_VAL" VALUE="0x0"/>
        <PARAMETER NAME="PSU__PCIE__CAP_SLOT_IMPLEMENTED" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__MAX_PAYLOAD_SIZE" VALUE="256 bytes"/>
        <PARAMETER NAME="PSU__PCIE__LEGACY_INTERRUPT" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__VENDOR_ID" VALUE="0x10EE"/>
        <PARAMETER NAME="PSU__PCIE__DEVICE_ID" VALUE="0xD021"/>
        <PARAMETER NAME="PSU__PCIE__REVISION_ID" VALUE="0x0"/>
        <PARAMETER NAME="PSU__PCIE__SUBSYSTEM_VENDOR_ID" VALUE="0x10EE"/>
        <PARAMETER NAME="PSU__PCIE__SUBSYSTEM_ID" VALUE="0x7"/>
        <PARAMETER NAME="PSU__PCIE__BASE_CLASS_MENU" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__USE_CLASS_CODE_LOOKUP_ASSISTANT" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__SUB_CLASS_INTERFACE_MENU" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__CLASS_CODE_BASE" VALUE="0x06"/>
        <PARAMETER NAME="PSU__PCIE__CLASS_CODE_SUB" VALUE="0x4"/>
        <PARAMETER NAME="PSU__PCIE__CLASS_CODE_INTERFACE" VALUE="0x0"/>
        <PARAMETER NAME="PSU__PCIE__CLASS_CODE_VALUE" VALUE="0x60400"/>
        <PARAMETER NAME="PSU__PCIE__AER_CAPABILITY" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__CORRECTABLE_INT_ERR" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__HEADER_LOG_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__RECEIVER_ERR" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__SURPRISE_DOWN" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__FLOW_CONTROL_ERR" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__COMPLTION_TIMEOUT" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__COMPLETER_ABORT" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__RECEIVER_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__ECRC_ERR" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__ACS_VIOLAION" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__UNCORRECTABL_INT_ERR" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__MC_BLOCKED_TLP" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__ATOMICOP_EGRESS_BLOCKED" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__TLP_PREFIX_BLOCKED" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__FLOW_CONTROL_PROTOCOL_ERR" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__ACS_VIOLATION" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__MULTIHEADER" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__ECRC_CHECK" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__ECRC_GEN" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__PERM_ROOT_ERR_UPDATE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__CRS_SW_VISIBILITY" VALUE="1"/>
        <PARAMETER NAME="PSU__PCIE__INTX_GENERATION" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__INTX_PIN" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__MSI_CAPABILITY" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__MSI_64BIT_ADDR_CAPABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__MSI_MULTIPLE_MSG_CAPABLE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__MSIX_CAPABILITY" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__MSIX_TABLE_SIZE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__MSIX_TABLE_OFFSET" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__MSIX_BAR_INDICATOR"/>
        <PARAMETER NAME="PSU__PCIE__MSIX_PBA_OFFSET" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__MSIX_PBA_BAR_INDICATOR"/>
        <PARAMETER NAME="PSU__PCIE__BRIDGE_BAR_INDICATOR" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU_IMPORT_BOARD_PRESET"/>
        <PARAMETER NAME="PSU__PROTECTION__SUBSYSTEMS" VALUE="PMU Firmware:PMU"/>
        <PARAMETER NAME="PSU__PROTECTION__MASTERS_TZ" VALUE="GEM0:NonSecure|SD1:NonSecure|GEM2:NonSecure|GEM1:NonSecure|GEM3:NonSecure|PCIe:NonSecure|DP:NonSecure|NAND:NonSecure|GPU:NonSecure|USB1:NonSecure|USB0:NonSecure|LDMA:NonSecure|FDMA:NonSecure|QSPI:NonSecure|SD0:NonSecure"/>
        <PARAMETER NAME="PSU__PROTECTION__MASTERS" VALUE="USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;1|S_AXI_HP2_FPD:NA;1|S_AXI_HP1_FPD:NA;1|S_AXI_HP0_FPD:NA;1|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;1|SATA0:NonSecure;1|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;1|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"/>
        <PARAMETER NAME="PSU__PROTECTION__DDR_SEGMENTS" VALUE="NONE"/>
        <PARAMETER NAME="PSU__PROTECTION__OCM_SEGMENTS" VALUE="NONE"/>
        <PARAMETER NAME="PSU__PROTECTION__LPD_SEGMENTS" VALUE="SA:0xFF980000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF5E0000 ;SIZE:2560;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFFCC0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF180000 ;SIZE:768;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF410000 ;SIZE:640;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFFA70000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF9A0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware"/>
        <PARAMETER NAME="PSU__PROTECTION__FPD_SEGMENTS" VALUE="SA:0xFD1A0000 ;SIZE:1280;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFD000000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFD010000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFD020000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFD030000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFD040000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFD050000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFD610000 ;SIZE:512;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFD5D0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware"/>
        <PARAMETER NAME="PSU__PROTECTION__DEBUG" VALUE="0"/>
        <PARAMETER NAME="PSU__PROTECTION__SLAVES" VALUE="LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;1|LPD;SPI0;FF040000;FF04FFFF;1|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;1|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|FPD;RCPU_GIC;F9000000;F900FFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;1|FPD;PCIE_LOW;E0000000;EFFFFFFF;1|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;1|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;1|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;1|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;1|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_GPV;FD700000;FD7FFFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;0|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|FPD;CCI_GPV;FD6E0000;FD6EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;1|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"/>
        <PARAMETER NAME="PSU__PROTECTION__PRESUBSYSTEMS" VALUE="NONE"/>
        <PARAMETER NAME="PSU__PROTECTION__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__DDR_SW_REFRESH_ENABLED" VALUE="1"/>
        <PARAMETER NAME="PSU__PROTECTION__LOCK_UNUSED_SEGMENTS" VALUE="0"/>
        <PARAMETER NAME="PSU__EP__IP" VALUE="0"/>
        <PARAMETER NAME="PSU__ACTUAL__IP" VALUE="1"/>
        <PARAMETER NAME="SUBPRESET1" VALUE="Custom"/>
        <PARAMETER NAME="SUBPRESET2" VALUE="Custom"/>
        <PARAMETER NAME="PSU_UIPARAM_GENERATE_SUMMARY" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU_MIO_TREE_PERIPHERALS" VALUE="Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO0 MIO#I2C 0#I2C 0#I2C 1#I2C 1#UART 0#UART 0#UART 1#UART 1#GPIO0 MIO#GPIO0 MIO#CAN 1#CAN 1#GPIO1 MIO#DPAUX#DPAUX#DPAUX#DPAUX#PCIE#PMU GPO 0#PMU GPO 1#PMU GPO 2#PMU GPO 3#PMU GPO 4#PMU GPO 5#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3"/>
        <PARAMETER NAME="PSU_MIO_TREE_SIGNALS" VALUE="sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk#n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper#gpio0[13]#scl_out#sda_out#scl_out#sda_out#rxd#txd#txd#rxd#gpio0[22]#gpio0[23]#phy_tx#phy_rx#gpio1[26]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#reset_n#gpo[0]#gpo[1]#gpo[2]#gpo[3]#gpo[4]#gpo[5]#gpio1[38]#sdio1_data_out[4]#sdio1_data_out[5]#sdio1_data_out[6]#sdio1_data_out[7]#gpio1[43]#sdio1_wp#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out"/>
        <PARAMETER NAME="PSU_PERIPHERAL_BOARD_PRESET"/>
        <PARAMETER NAME="PSU__NAND__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__NAND__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__NAND__READY_BUSY__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__NAND__READY0_BUSY__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__NAND__READY1_BUSY__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__NAND__READY_BUSY__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__NAND__READY0_BUSY__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__NAND__READY1_BUSY__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__NAND__CHIP_ENABLE__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__NAND__CHIP_ENABLE__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__NAND__DATA_STROBE__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__NAND__DATA_STROBE__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PJTAG__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PJTAG__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PMU__AIBACK__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__PLERROR__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__PMU__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PMU__EMIO_GPI__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__EMIO_GPO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__GPI0__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__GPI1__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__GPI2__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__GPI3__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__GPI4__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__GPI5__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__GPO0__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__PMU__GPO1__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__PMU__GPO2__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__PMU__GPO3__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__PMU__GPO4__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__PMU__GPO5__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__PMU__GPI0__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PMU__GPI1__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PMU__GPI2__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PMU__GPI3__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PMU__GPI4__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PMU__GPI5__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PMU__GPO0__IO" VALUE="MIO 32"/>
        <PARAMETER NAME="PSU__PMU__GPO1__IO" VALUE="MIO 33"/>
        <PARAMETER NAME="PSU__PMU__GPO2__IO" VALUE="MIO 34"/>
        <PARAMETER NAME="PSU__PMU__GPO3__IO" VALUE="MIO 35"/>
        <PARAMETER NAME="PSU__PMU__GPO4__IO" VALUE="MIO 36"/>
        <PARAMETER NAME="PSU__PMU__GPO5__IO" VALUE="MIO 37"/>
        <PARAMETER NAME="PSU__PMU__GPO2__POLARITY" VALUE="high"/>
        <PARAMETER NAME="PSU__PMU__GPO3__POLARITY" VALUE="low"/>
        <PARAMETER NAME="PSU__PMU__GPO4__POLARITY" VALUE="low"/>
        <PARAMETER NAME="PSU__PMU__GPO5__POLARITY" VALUE="low"/>
        <PARAMETER NAME="PSU__CSU__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__QSPI__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__QSPI__PERIPHERAL__IO" VALUE="MIO 0 .. 12"/>
        <PARAMETER NAME="PSU__QSPI__PERIPHERAL__MODE" VALUE="Dual Parallel"/>
        <PARAMETER NAME="PSU__QSPI__PERIPHERAL__DATA_MODE" VALUE="x4"/>
        <PARAMETER NAME="PSU__QSPI__GRP_FBCLK__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__QSPI__GRP_FBCLK__IO" VALUE="MIO 6"/>
        <PARAMETER NAME="PSU__SD0__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SD0__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SD0__GRP_CD__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SD0__GRP_CD__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SD0__GRP_POW__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SD0__GRP_POW__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SD0__GRP_WP__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SD0__GRP_WP__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SD0__SLOT_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SD0__RESET__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SD0__DATA_TRANSFER_MODE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SD1__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__SD1__PERIPHERAL__IO" VALUE="MIO 39 .. 51"/>
        <PARAMETER NAME="PSU__SD1__GRP_CD__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__SD1__GRP_CD__IO" VALUE="MIO 45"/>
        <PARAMETER NAME="PSU__SD1__GRP_POW__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SD1__GRP_POW__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SD1__GRP_WP__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__SD1__GRP_WP__IO" VALUE="MIO 44"/>
        <PARAMETER NAME="PSU__SD1__SLOT_TYPE" VALUE="SD 3.0"/>
        <PARAMETER NAME="PSU__SD1__RESET__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SD1__DATA_TRANSFER_MODE" VALUE="8Bit"/>
        <PARAMETER NAME="PSU__DEVICE_TYPE" VALUE="EG"/>
        <PARAMETER NAME="PSU_SMC_CYCLE_T0" VALUE="NA"/>
        <PARAMETER NAME="PSU_SMC_CYCLE_T1" VALUE="NA"/>
        <PARAMETER NAME="PSU_SMC_CYCLE_T2" VALUE="NA"/>
        <PARAMETER NAME="PSU_SMC_CYCLE_T3" VALUE="NA"/>
        <PARAMETER NAME="PSU_SMC_CYCLE_T4" VALUE="NA"/>
        <PARAMETER NAME="PSU_SMC_CYCLE_T5" VALUE="NA"/>
        <PARAMETER NAME="PSU_SMC_CYCLE_T6" VALUE="NA"/>
        <PARAMETER NAME="PSU__SPI0__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__SPI0__PERIPHERAL__IO" VALUE="EMIO"/>
        <PARAMETER NAME="PSU__SPI0__GRP_SS0__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__SPI0__GRP_SS0__IO" VALUE="EMIO"/>
        <PARAMETER NAME="PSU__SPI0__GRP_SS1__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__SPI0__GRP_SS1__IO" VALUE="EMIO"/>
        <PARAMETER NAME="PSU__SPI0__GRP_SS2__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__SPI0__GRP_SS2__IO" VALUE="EMIO"/>
        <PARAMETER NAME="PSU__SPI1__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__SPI1__PERIPHERAL__IO" VALUE="EMIO"/>
        <PARAMETER NAME="PSU__SPI1__GRP_SS0__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__SPI1__GRP_SS0__IO" VALUE="EMIO"/>
        <PARAMETER NAME="PSU__SPI1__GRP_SS1__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__SPI1__GRP_SS1__IO" VALUE="EMIO"/>
        <PARAMETER NAME="PSU__SPI1__GRP_SS2__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__SPI1__GRP_SS2__IO" VALUE="EMIO"/>
        <PARAMETER NAME="PSU__SPI0_LOOP_SPI1__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__LPD_SLCR__CSUPMU_WDT_CLK_SEL__SELECT" VALUE="APB"/>
        <PARAMETER NAME="PSU__SWDT0__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__SWDT0__CLOCK__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SWDT0__RESET__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SWDT0__PERIPHERAL__IO" VALUE="NA"/>
        <PARAMETER NAME="PSU__SWDT0__CLOCK__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SWDT0__RESET__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SWDT1__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__SWDT1__CLOCK__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SWDT1__RESET__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SWDT1__PERIPHERAL__IO" VALUE="NA"/>
        <PARAMETER NAME="PSU__SWDT1__CLOCK__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SWDT1__RESET__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__UART0__BAUD_RATE" VALUE="115200"/>
        <PARAMETER NAME="PSU__TRACE__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TRACE__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__TRACE__WIDTH" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__TRACE__INTERNAL_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PSU_SD0_INTERNAL_BUS_WIDTH" VALUE="8"/>
        <PARAMETER NAME="PSU__TTC0__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__TTC0__CLOCK__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TTC0__WAVEOUT__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TTC0__CLOCK__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__TTC0__WAVEOUT__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__TTC0__PERIPHERAL__IO" VALUE="NA"/>
        <PARAMETER NAME="PSU__TTC1__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__TTC1__PERIPHERAL__IO" VALUE="NA"/>
        <PARAMETER NAME="PSU__UART1__BAUD_RATE" VALUE="115200"/>
        <PARAMETER NAME="PSU__TTC1__CLOCK__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TTC1__WAVEOUT__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TTC1__CLOCK__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__TTC1__WAVEOUT__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__TTC2__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__TTC2__PERIPHERAL__IO" VALUE="NA"/>
        <PARAMETER NAME="PSU__TTC2__CLOCK__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TTC2__WAVEOUT__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TTC2__CLOCK__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__TTC2__WAVEOUT__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__TTC3__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__TTC3__PERIPHERAL__IO" VALUE="NA"/>
        <PARAMETER NAME="PSU__TTC3__CLOCK__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TTC3__WAVEOUT__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TTC3__CLOCK__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__TTC3__WAVEOUT__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSUPMU__PERIPHERAL__VALID" VALUE="1"/>
        <PARAMETER NAME="PSU__DDRC__AL" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__BANK_ADDR_COUNT" VALUE="2"/>
        <PARAMETER NAME="PSU__DDRC__BUS_WIDTH" VALUE="64 Bit"/>
        <PARAMETER NAME="PSU__DDRC__CL" VALUE="15"/>
        <PARAMETER NAME="PSU__DDRC__CLOCK_STOP_EN" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__COL_ADDR_COUNT" VALUE="10"/>
        <PARAMETER NAME="PSU__DDRC__RANK_ADDR_COUNT" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__CWL" VALUE="14"/>
        <PARAMETER NAME="PSU__DDRC__BG_ADDR_COUNT" VALUE="2"/>
        <PARAMETER NAME="PSU__DDRC__DEVICE_CAPACITY" VALUE="4096 MBits"/>
        <PARAMETER NAME="PSU__DDRC__DRAM_WIDTH" VALUE="8 Bits"/>
        <PARAMETER NAME="PSU__DDRC__ECC" VALUE="Disabled"/>
        <PARAMETER NAME="PSU__DDRC__ECC_SCRUB" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__DDRC__FREQ_MHZ" VALUE="1"/>
        <PARAMETER NAME="PSU__DDRC__HIGH_TEMP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DDRC__MEMORY_TYPE" VALUE="DDR 4"/>
        <PARAMETER NAME="PSU__DDRC__PARTNO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DDRC__ROW_ADDR_COUNT" VALUE="15"/>
        <PARAMETER NAME="PSU__DDRC__SPEED_BIN" VALUE="DDR4_2133P"/>
        <PARAMETER NAME="PSU__DDRC__T_FAW" VALUE="30.0"/>
        <PARAMETER NAME="PSU__DDRC__T_RAS_MIN" VALUE="33"/>
        <PARAMETER NAME="PSU__DDRC__T_RC" VALUE="47.06"/>
        <PARAMETER NAME="PSU__DDRC__T_RCD" VALUE="15"/>
        <PARAMETER NAME="PSU__DDRC__T_RP" VALUE="15"/>
        <PARAMETER NAME="PSU__DDRC__TRAIN_DATA_EYE" VALUE="1"/>
        <PARAMETER NAME="PSU__DDRC__TRAIN_READ_GATE" VALUE="1"/>
        <PARAMETER NAME="PSU__DDRC__TRAIN_WRITE_LEVEL" VALUE="1"/>
        <PARAMETER NAME="PSU__DDRC__VREF" VALUE="1"/>
        <PARAMETER NAME="PSU__DDRC__VIDEO_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__BRC_MAPPING" VALUE="ROW_BANK_COL"/>
        <PARAMETER NAME="PSU__DDRC__DIMM_ADDR_MIRROR" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__STATIC_RD_MODE" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DDR4_MAXPWR_SAVING_EN" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__PWR_DOWN_EN" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DEEP_PWR_DOWN_EN" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__PLL_BYPASS" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DDR4_T_REF_MODE" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DDR4_T_REF_RANGE" VALUE="Normal (0-85)"/>
        <PARAMETER NAME="PSU__DDRC__DDR3_T_REF_RANGE" VALUE="NA"/>
        <PARAMETER NAME="PSU__DDRC__DDR3L_T_REF_RANGE" VALUE="NA"/>
        <PARAMETER NAME="PSU__DDRC__LPDDR3_T_REF_RANGE" VALUE="NA"/>
        <PARAMETER NAME="PSU__DDRC__LPDDR4_T_REF_RANGE" VALUE="NA"/>
        <PARAMETER NAME="PSU__DDRC__PHY_DBI_MODE" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DM_DBI" VALUE="DM_NO_DBI"/>
        <PARAMETER NAME="PSU__DDRC__COMPONENTS" VALUE="UDIMM"/>
        <PARAMETER NAME="PSU__DDRC__PARITY_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DDR4_CAL_MODE_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DDR4_CRC_CONTROL" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__FGRM" VALUE="1X"/>
        <PARAMETER NAME="PSU__DDRC__VENDOR_PART" VALUE="OTHERS"/>
        <PARAMETER NAME="PSU__DDRC__SB_TARGET" VALUE="15-15-15"/>
        <PARAMETER NAME="PSU__DDRC__LP_ASR" VALUE="manual normal"/>
        <PARAMETER NAME="PSU__DDRC__DDR4_ADDR_MAPPING" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__SELF_REF_ABORT" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DERATE_INT_D" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DDRC__ADDR_MIRROR" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__EN_2ND_CLK" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__LPDDR3_DUALRANK_SDP" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__PER_BANK_REFRESH" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__ENABLE_DP_SWITCH" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__ENABLE_LP4_SLOWBOOT" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__ENABLE_LP4_HAS_ECC_COMP" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__ENABLE_2T_TIMING" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__RD_DQS_CENTER" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_0_3" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_4_7" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_8_11" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_12_15" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_16_19" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_20_23" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_24_27" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_28_31" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_32_35" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_36_39" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_40_43" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_44_47" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_48_51" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_52_55" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_56_59" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_60_63" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_64_67" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_68_71" VALUE="0"/>
        <PARAMETER NAME="PSU_DDR_RAM_HIGHADDR" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="PSU_DDR_RAM_HIGHADDR_OFFSET" VALUE="0x800000000"/>
        <PARAMETER NAME="PSU_DDR_RAM_LOWADDR_OFFSET" VALUE="0x80000000"/>
        <PARAMETER NAME="PSU__DDR_QOS_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__DDR_QOS_PORT0_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DDR_QOS_PORT1_VN1_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DDR_QOS_PORT1_VN2_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DDR_QOS_PORT2_VN1_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DDR_QOS_PORT2_VN2_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DDR_QOS_PORT3_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DDR_QOS_PORT4_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DDR_QOS_PORT5_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DDR_QOS_RD_LPR_THRSHLD"/>
        <PARAMETER NAME="PSU__DDR_QOS_RD_HPR_THRSHLD"/>
        <PARAMETER NAME="PSU__DDR_QOS_WR_THRSHLD"/>
        <PARAMETER NAME="PSU__DDR_QOS_HP0_RDQOS"/>
        <PARAMETER NAME="PSU__DDR_QOS_HP0_WRQOS"/>
        <PARAMETER NAME="PSU__DDR_QOS_HP1_RDQOS"/>
        <PARAMETER NAME="PSU__DDR_QOS_HP1_WRQOS"/>
        <PARAMETER NAME="PSU__DDR_QOS_HP2_RDQOS"/>
        <PARAMETER NAME="PSU__DDR_QOS_HP2_WRQOS"/>
        <PARAMETER NAME="PSU__DDR_QOS_HP3_RDQOS"/>
        <PARAMETER NAME="PSU__DDR_QOS_HP3_WRQOS"/>
        <PARAMETER NAME="PSU__FP__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__PL__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__OCM_BANK0__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__OCM_BANK1__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__OCM_BANK2__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__OCM_BANK3__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__TCM0A__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__TCM0B__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__TCM1A__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__TCM1B__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__RPU__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__L2_BANK0__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__GPU_PP0__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__GPU_PP1__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__ACPU0__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__ACPU1__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__ACPU2__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__ACPU3__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__UART0__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__UART0__PERIPHERAL__IO" VALUE="MIO 18 .. 19"/>
        <PARAMETER NAME="PSU__UART0__MODEM__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__UART1__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__UART1__PERIPHERAL__IO" VALUE="MIO 20 .. 21"/>
        <PARAMETER NAME="PSU__UART1__MODEM__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__UART0_LOOP_UART1__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__USB0__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__USB0__PERIPHERAL__IO" VALUE="MIO 52 .. 63"/>
        <PARAMETER NAME="PSU__USB0__RESET__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__USB0__RESET__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__USB__RESET__MODE" VALUE="Boot Pin"/>
        <PARAMETER NAME="PSU__USB__RESET__POLARITY" VALUE="Active Low"/>
        <PARAMETER NAME="PSU__USB1__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__USB1__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__USB1__RESET__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__USB1__RESET__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__USB3_0__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__USB3_0__PERIPHERAL__IO" VALUE="GT Lane2"/>
        <PARAMETER NAME="PSU__USB3_1__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__USB3_1__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__USB3_0__EMIO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__USB2_0__EMIO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__USB3_1__EMIO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__USB2_1__EMIO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__USB3_0_HUB" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__USB3_1_HUB" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__ADMA" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__M_AXI_GP0" VALUE="0"/>
        <PARAMETER NAME="PSU__M_AXI_GP0_SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="PSU__MAXIGP0__DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="PSU__USE__M_AXI_GP1" VALUE="0"/>
        <PARAMETER NAME="PSU__M_AXI_GP1_SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="PSU__MAXIGP1__DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="PSU__USE__M_AXI_GP2" VALUE="1"/>
        <PARAMETER NAME="PSU__M_AXI_GP2_SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="PSU__MAXIGP2__DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PSU__USE__S_AXI_ACP" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__S_AXI_GP0" VALUE="0"/>
        <PARAMETER NAME="PSU__USE_DIFF_RW_CLK_GP0" VALUE="0"/>
        <PARAMETER NAME="PSU__SAXIGP0__DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="PSU__USE__S_AXI_GP1" VALUE="0"/>
        <PARAMETER NAME="PSU__USE_DIFF_RW_CLK_GP1" VALUE="0"/>
        <PARAMETER NAME="PSU__SAXIGP1__DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="PSU__USE__S_AXI_GP2" VALUE="1"/>
        <PARAMETER NAME="PSU__USE_DIFF_RW_CLK_GP2" VALUE="0"/>
        <PARAMETER NAME="PSU__SAXIGP2__DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="PSU__USE__S_AXI_GP3" VALUE="1"/>
        <PARAMETER NAME="PSU__USE_DIFF_RW_CLK_GP3" VALUE="0"/>
        <PARAMETER NAME="PSU__SAXIGP3__DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="PSU__USE__S_AXI_GP4" VALUE="1"/>
        <PARAMETER NAME="PSU__USE_DIFF_RW_CLK_GP4" VALUE="0"/>
        <PARAMETER NAME="PSU__SAXIGP4__DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="PSU__USE__S_AXI_GP5" VALUE="1"/>
        <PARAMETER NAME="PSU__USE_DIFF_RW_CLK_GP5" VALUE="0"/>
        <PARAMETER NAME="PSU__SAXIGP5__DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="PSU__USE__S_AXI_GP6" VALUE="0"/>
        <PARAMETER NAME="PSU__USE_DIFF_RW_CLK_GP6" VALUE="0"/>
        <PARAMETER NAME="PSU__SAXIGP6__DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="PSU__USE__S_AXI_ACE" VALUE="0"/>
        <PARAMETER NAME="PSU__TRACE_PIPELINE_WIDTH" VALUE="8"/>
        <PARAMETER NAME="PSU__EN_EMIO_TRACE" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__AUDIO" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__VIDEO" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__PROC_EVENT_BUS" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__FTM" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__CROSS_TRIGGER" VALUE="0"/>
        <PARAMETER NAME="PSU__FTM__CTI_IN_0" VALUE="0"/>
        <PARAMETER NAME="PSU__FTM__CTI_IN_1" VALUE="0"/>
        <PARAMETER NAME="PSU__FTM__CTI_IN_2" VALUE="0"/>
        <PARAMETER NAME="PSU__FTM__CTI_IN_3" VALUE="0"/>
        <PARAMETER NAME="PSU__FTM__CTI_OUT_0" VALUE="0"/>
        <PARAMETER NAME="PSU__FTM__CTI_OUT_1" VALUE="0"/>
        <PARAMETER NAME="PSU__FTM__CTI_OUT_2" VALUE="0"/>
        <PARAMETER NAME="PSU__FTM__CTI_OUT_3" VALUE="0"/>
        <PARAMETER NAME="PSU__FTM__GPO" VALUE="0"/>
        <PARAMETER NAME="PSU__FTM__GPI" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__GDMA" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__IRQ" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__IRQ0" VALUE="1"/>
        <PARAMETER NAME="PSU__USE__IRQ1" VALUE="1"/>
        <PARAMETER NAME="PSU__USE__CLK0" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__CLK1" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__CLK2" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__CLK3" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__RST0" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__RST1" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__RST2" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__RST3" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__FABRIC__RST" VALUE="1"/>
        <PARAMETER NAME="PSU__USE__RTC" VALUE="0"/>
        <PARAMETER NAME="PSU__PRESET_APPLIED" VALUE="1"/>
        <PARAMETER NAME="PSU__USE__EVENT_RPU" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__APU_LEGACY_INTERRUPT" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__RPU_LEGACY_INTERRUPT" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__STM" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__DEBUG__TEST" VALUE="0"/>
        <PARAMETER NAME="PSU__HIGH_ADDRESS__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__DDR_HIGH_ADDRESS_GUI_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__EXPAND__LOWER_LPS_SLAVES" VALUE="0"/>
        <PARAMETER NAME="PSU__EXPAND__CORESIGHT" VALUE="0"/>
        <PARAMETER NAME="PSU__EXPAND__GIC" VALUE="0"/>
        <PARAMETER NAME="PSU__EXPAND__FPD_SLAVES" VALUE="0"/>
        <PARAMETER NAME="PSU__EXPAND__UPPER_LPS_SLAVES" VALUE="0"/>
        <PARAMETER NAME="PSU_MIO_0_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_0_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_0_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_0_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_0_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_1_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_1_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_1_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_1_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_1_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_2_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_2_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_2_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_2_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_2_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_3_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_3_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_3_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_3_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_3_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_4_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_4_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_4_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_4_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_4_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_5_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_5_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_5_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_5_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_5_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_6_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_6_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_6_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_6_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_6_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_7_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_7_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_7_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_7_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_7_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_8_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_8_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_8_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_8_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_8_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_9_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_9_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_9_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_9_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_9_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_10_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_10_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_10_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_10_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_10_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_11_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_11_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_11_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_11_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_11_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_12_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_12_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_12_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_12_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_12_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_13_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_13_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_13_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_13_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_13_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_14_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_14_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_14_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_14_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_14_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_15_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_15_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_15_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_15_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_15_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_16_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_16_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_16_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_16_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_16_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_17_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_17_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_17_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_17_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_17_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_18_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_18_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_18_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_18_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_18_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_19_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_19_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_19_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_19_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_19_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_20_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_20_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_20_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_20_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_20_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_21_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_21_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_21_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_21_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_21_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_22_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_22_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_22_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_22_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_22_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_23_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_23_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_23_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_23_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_23_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_24_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_24_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_24_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_24_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_24_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_25_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_25_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_25_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_25_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_25_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_26_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_26_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_26_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_26_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_26_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_27_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_27_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_27_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_27_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_27_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_28_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_28_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_28_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_28_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_28_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_29_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_29_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_29_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_29_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_29_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_30_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_30_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_30_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_30_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_30_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_31_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_31_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_31_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_31_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_31_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_32_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_32_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_32_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_32_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_32_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_33_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_33_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_33_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_33_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_33_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_34_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_34_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_34_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_34_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_34_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_35_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_35_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_35_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_35_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_35_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_36_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_36_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_36_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_36_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_36_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_37_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_37_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_37_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_37_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_37_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_38_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_38_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_38_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_38_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_38_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_39_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_39_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_39_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_39_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_39_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_40_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_40_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_40_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_40_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_40_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_41_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_41_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_41_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_41_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_41_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_42_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_42_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_42_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_42_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_42_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_43_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_43_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_43_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_43_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_43_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_44_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_44_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_44_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_44_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_44_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_45_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_45_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_45_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_45_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_45_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_46_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_46_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_46_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_46_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_46_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_47_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_47_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_47_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_47_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_47_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_48_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_48_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_48_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_48_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_48_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_49_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_49_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_49_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_49_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_49_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_50_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_50_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_50_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_50_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_50_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_51_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_51_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_51_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_51_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_51_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_52_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_52_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_52_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_52_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_52_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_53_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_53_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_53_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_53_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_53_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_54_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_54_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_54_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_54_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_54_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_55_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_55_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_55_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_55_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_55_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_56_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_56_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_56_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_56_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_56_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_57_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_57_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_57_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_57_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_57_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_58_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_58_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_58_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_58_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_58_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_59_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_59_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_59_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_59_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_59_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_60_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_60_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_60_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_60_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_60_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_61_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_61_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_61_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_61_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_61_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_62_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_62_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_62_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_62_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_62_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_63_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_63_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_63_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_63_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_63_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_64_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_64_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_64_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_64_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_64_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_65_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_65_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_65_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_65_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_65_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_66_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_66_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_66_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_66_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_66_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_67_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_67_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_67_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_67_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_67_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_68_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_68_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_68_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_68_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_68_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_69_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_69_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_69_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_69_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_69_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_70_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_70_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_70_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_70_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_70_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_71_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_71_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_71_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_71_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_71_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_72_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_72_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_72_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_72_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_72_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_73_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_73_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_73_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_73_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_73_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_74_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_74_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_74_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_74_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_74_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_75_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_75_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_75_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_75_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_75_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_76_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_76_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_76_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_76_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_76_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_77_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_77_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_77_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_77_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_77_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_BANK_0_IO_STANDARD" VALUE="LVCMOS18"/>
        <PARAMETER NAME="PSU_BANK_1_IO_STANDARD" VALUE="LVCMOS18"/>
        <PARAMETER NAME="PSU_BANK_2_IO_STANDARD" VALUE="LVCMOS18"/>
        <PARAMETER NAME="PSU_BANK_3_IO_STANDARD" VALUE="LVCMOS18"/>
        <PARAMETER NAME="PSU__CRF_APB__APLL_CTRL__FRACDATA" VALUE="0.000000"/>
        <PARAMETER NAME="PSU__CRF_APB__VPLL_CTRL__FRACDATA" VALUE="0.000000"/>
        <PARAMETER NAME="PSU__CRF_APB__DPLL_CTRL__FRACDATA" VALUE="0.000000"/>
        <PARAMETER NAME="PSU__CRL_APB__IOPLL_CTRL__FRACDATA" VALUE="0.000000"/>
        <PARAMETER NAME="PSU__CRL_APB__RPLL_CTRL__FRACDATA" VALUE="0.000000"/>
        <PARAMETER NAME="PSU__CRF_APB__DPLL_CTRL__DIV2" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__APLL_CTRL__DIV2" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__VPLL_CTRL__DIV2" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__IOPLL_CTRL__DIV2" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__RPLL_CTRL__DIV2" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__APLL_CTRL__FBDIV" VALUE="72"/>
        <PARAMETER NAME="PSU__CRF_APB__DPLL_CTRL__FBDIV" VALUE="64"/>
        <PARAMETER NAME="PSU__CRF_APB__VPLL_CTRL__FBDIV" VALUE="90"/>
        <PARAMETER NAME="PSU__CRF_APB__APLL_TO_LPD_CTRL__DIVISOR0" VALUE="3"/>
        <PARAMETER NAME="PSU__CRF_APB__DPLL_TO_LPD_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRF_APB__VPLL_TO_LPD_CTRL__DIVISOR0" VALUE="3"/>
        <PARAMETER NAME="PSU__CRF_APB__ACPU_CTRL__DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_TRACE_CTRL__DIVISOR0" VALUE="5"/>
        <PARAMETER NAME="PSU__DISPLAYPORT__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__DISPLAYPORT__LANE0__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__DISPLAYPORT__LANE0__IO" VALUE="GT Lane1"/>
        <PARAMETER NAME="PSU__DISPLAYPORT__LANE1__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__DISPLAYPORT__LANE1__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_FPD_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRF_APB__APM_CTRL__DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR0" VALUE="5"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR0" VALUE="16"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__DDR_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRF_APB__GPU_REF_CTRL__DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI0_REF_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI0_REF__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI1_REF_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI1_REF__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI2_REF_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI2_REF__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI3_REF_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI3_REF__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI4_REF_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI4_REF__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI5_REF_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI5_REF__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__SATA_REF_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__SATA__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__SATA__LANE0__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SATA__LANE0__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SATA__LANE1__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__SATA__LANE1__IO" VALUE="GT Lane3"/>
        <PARAMETER NAME="PSU__CRF_APB__PCIE_REF_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRL_APB__PL0_REF_CTRL__DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PSU__CRL_APB__PL1_REF_CTRL__DIVISOR0" VALUE="6"/>
        <PARAMETER NAME="PSU__CRL_APB__PL2_REF_CTRL__DIVISOR0" VALUE="3"/>
        <PARAMETER NAME="PSU__CRL_APB__PL3_REF_CTRL__DIVISOR0" VALUE="4"/>
        <PARAMETER NAME="PSU__CRL_APB__PL0_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__PL1_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__PL2_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__PL3_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__AMS_REF_CTRL__DIVISOR0" VALUE="30"/>
        <PARAMETER NAME="PSU__CRL_APB__AMS_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__TIMESTAMP_REF_CTRL__DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PSU__CRL_APB__AFI6_REF_CTRL__DIVISOR0" VALUE="3"/>
        <PARAMETER NAME="PSU__CRL_APB__AFI6__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR0" VALUE="25"/>
        <PARAMETER NAME="PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR1" VALUE="3"/>
        <PARAMETER NAME="PSU__CRL_APB__USB3__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__GDMA_REF_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__USE__CLK" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__DPDMA_REF_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRF_APB__TOPSW_MAIN_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRF_APB__TOPSW_LSBUS_CTRL__DIVISOR0" VALUE="5"/>
        <PARAMETER NAME="PSU__CRF_APB__GTGREF0_REF_CTRL__DIVISOR0" VALUE="-1"/>
        <PARAMETER NAME="PSU__CRF_APB__GTGREF0__ENABLE" VALUE="NA"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_TSTMP_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRL_APB__IOPLL_CTRL__FBDIV" VALUE="90"/>
        <PARAMETER NAME="PSU__CRL_APB__RPLL_CTRL__FBDIV" VALUE="72"/>
        <PARAMETER NAME="PSU__CRL_APB__IOPLL_TO_FPD_CTRL__DIVISOR0" VALUE="3"/>
        <PARAMETER NAME="PSU__CRL_APB__RPLL_TO_FPD_CTRL__DIVISOR0" VALUE="3"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR0" VALUE="12"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR0" VALUE="12"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR0" VALUE="12"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR0" VALUE="12"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR0" VALUE="6"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR0" VALUE="6"/>
        <PARAMETER NAME="PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR0" VALUE="6"/>
        <PARAMETER NAME="PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR0" VALUE="12"/>
        <PARAMETER NAME="PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR0" VALUE="7"/>
        <PARAMETER NAME="PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR0" VALUE="8"/>
        <PARAMETER NAME="PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__UART0_REF_CTRL__DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PSU__CRL_APB__UART0_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__UART1_REF_CTRL__DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PSU__CRL_APB__UART1_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR0" VALUE="12"/>
        <PARAMETER NAME="PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR0" VALUE="12"/>
        <PARAMETER NAME="PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__DIVISOR0" VALUE="6"/>
        <PARAMETER NAME="PSU__CRL_APB__CPU_R5_CTRL__DIVISOR0" VALUE="3"/>
        <PARAMETER NAME="PSU__CRL_APB__OCM_MAIN_CTRL__DIVISOR0" VALUE="3"/>
        <PARAMETER NAME="PSU__CRL_APB__IOU_SWITCH_CTRL__DIVISOR0" VALUE="6"/>
        <PARAMETER NAME="PSU__CRL_APB__CSU_PLL_CTRL__DIVISOR0" VALUE="3"/>
        <PARAMETER NAME="PSU__CRL_APB__PCAP_CTRL__DIVISOR0" VALUE="8"/>
        <PARAMETER NAME="PSU__CRL_APB__LPD_LSBUS_CTRL__DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PSU__CRL_APB__LPD_SWITCH_CTRL__DIVISOR0" VALUE="3"/>
        <PARAMETER NAME="PSU__CRL_APB__DBG_LPD_CTRL__DIVISOR0" VALUE="6"/>
        <PARAMETER NAME="PSU__CRL_APB__NAND_REF_CTRL__DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PSU__CRL_APB__NAND_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__ADMA_REF_CTRL__DIVISOR0" VALUE="3"/>
        <PARAMETER NAME="PSU__CRF_APB__APLL_CTRL__SRCSEL" VALUE="PSS_REF_CLK"/>
        <PARAMETER NAME="PSU__CRF_APB__DPLL_CTRL__SRCSEL" VALUE="PSS_REF_CLK"/>
        <PARAMETER NAME="PSU__CRF_APB__VPLL_CTRL__SRCSEL" VALUE="PSS_REF_CLK"/>
        <PARAMETER NAME="PSU__CRF_APB__ACPU_CTRL__SRCSEL" VALUE="APLL"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__APM_CTRL__SRCSEL" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL" VALUE="VPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL" VALUE="RPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL" VALUE="RPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__DDR_CTRL__SRCSEL" VALUE="DPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__GPU_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI0_REF_CTRL__SRCSEL" VALUE="DPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI1_REF_CTRL__SRCSEL" VALUE="DPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI2_REF_CTRL__SRCSEL" VALUE="DPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI3_REF_CTRL__SRCSEL" VALUE="DPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI4_REF_CTRL__SRCSEL" VALUE="DPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI5_REF_CTRL__SRCSEL" VALUE="DPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__SATA_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__PCIE_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__PL0_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__PL1_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__PL2_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__PL3_REF_CTRL__SRCSEL" VALUE="RPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL" VALUE="APLL"/>
        <PARAMETER NAME="PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL" VALUE="APLL"/>
        <PARAMETER NAME="PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL" VALUE="DPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__GTGREF0_REF_CTRL__SRCSEL" VALUE="NA"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__IOPLL_CTRL__SRCSEL" VALUE="PSS_REF_CLK"/>
        <PARAMETER NAME="PSU__CRL_APB__RPLL_CTRL__SRCSEL" VALUE="PSS_REF_CLK"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM0_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM1_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM2_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__USB1_BUS_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL" VALUE="RPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__UART0_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__UART1_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__SPI0_REF_CTRL__SRCSEL" VALUE="RPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__SPI1_REF_CTRL__SRCSEL" VALUE="RPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__CAN0_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__SRCSEL" VALUE="RPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__CPU_R5_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__OCM_MAIN_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__CSU_PLL_CTRL__SRCSEL" VALUE="SysOsc"/>
        <PARAMETER NAME="PSU__CRL_APB__PCAP_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__NAND_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__DLL_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__AMS_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__AFI6_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__IOU_SLCR__WDT_CLK_SEL__SELECT" VALUE="APB"/>
        <PARAMETER NAME="PSU__FPD_SLCR__WDT_CLK_SEL__SELECT" VALUE="APB"/>
        <PARAMETER NAME="PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL" VALUE="APB"/>
        <PARAMETER NAME="PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL" VALUE="APB"/>
        <PARAMETER NAME="PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL" VALUE="APB"/>
        <PARAMETER NAME="PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL" VALUE="APB"/>
        <PARAMETER NAME="PSU__CRF_APB__APLL_FRAC_CFG__ENABLED" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__VPLL_FRAC_CFG__ENABLED" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__DPLL_FRAC_CFG__ENABLED" VALUE="0"/>
        <PARAMETER NAME="PSU__CRL_APB__IOPLL_FRAC_CFG__ENABLED" VALUE="0"/>
        <PARAMETER NAME="PSU__CRL_APB__RPLL_FRAC_CFG__ENABLED" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__ACPU__FRAC_ENABLED" VALUE="0"/>
        <PARAMETER NAME="PSU__OVERRIDE__BASIC_CLOCK" VALUE="0"/>
        <PARAMETER NAME="PSU__DLL__ISUSED" VALUE="1"/>
        <PARAMETER NAME="PSU__PL_CLK0_BUF" VALUE="TRUE"/>
        <PARAMETER NAME="PSU__PL_CLK1_BUF" VALUE="TRUE"/>
        <PARAMETER NAME="PSU__PL_CLK2_BUF" VALUE="TRUE"/>
        <PARAMETER NAME="PSU__PL_CLK3_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="PSU__CRF_APB__APLL_CTRL__FRACFREQ" VALUE="27.138"/>
        <PARAMETER NAME="PSU__CRF_APB__VPLL_CTRL__FRACFREQ" VALUE="27.138"/>
        <PARAMETER NAME="PSU__CRF_APB__DPLL_CTRL__FRACFREQ" VALUE="27.138"/>
        <PARAMETER NAME="PSU__CRL_APB__IOPLL_CTRL__FRACFREQ" VALUE="27.138"/>
        <PARAMETER NAME="PSU__CRL_APB__RPLL_CTRL__FRACFREQ" VALUE="27.138"/>
        <PARAMETER NAME="PSU__IOU_SLCR__TTC0__ACT_FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PSU__IOU_SLCR__TTC1__ACT_FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PSU__IOU_SLCR__TTC2__ACT_FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PSU__IOU_SLCR__TTC3__ACT_FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PSU__IOU_SLCR__WDT0__ACT_FREQMHZ" VALUE="99.990005"/>
        <PARAMETER NAME="PSU__FPD_SLCR__WDT1__ACT_FREQMHZ" VALUE="99.990005"/>
        <PARAMETER NAME="PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ" VALUE="1199.880127"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_TRACE_CTRL__ACT_FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ" VALUE="249.975021"/>
        <PARAMETER NAME="PSU__CRF_APB__APM_CTRL__ACT_FREQMHZ" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ" VALUE="299.970032"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ" VALUE="24.997503"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ" VALUE="26.664003"/>
        <PARAMETER NAME="PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ" VALUE="533.280029"/>
        <PARAMETER NAME="PSU__DDR__INTERFACE__FREQMHZ" VALUE="533.500"/>
        <PARAMETER NAME="PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ" VALUE="499.950043"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI0_REF_CTRL__ACT_FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI1_REF_CTRL__ACT_FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI2_REF_CTRL__ACT_FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI3_REF_CTRL__ACT_FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI4_REF_CTRL__ACT_FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI5_REF_CTRL__ACT_FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ" VALUE="249.975021"/>
        <PARAMETER NAME="PSU__CRF_APB__PCIE_REF_CTRL__ACT_FREQMHZ" VALUE="249.975021"/>
        <PARAMETER NAME="PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ" VALUE="99.990005"/>
        <PARAMETER NAME="PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ" VALUE="249.975021"/>
        <PARAMETER NAME="PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ" VALUE="499.950043"/>
        <PARAMETER NAME="PSU__CRL_APB__PL3_REF_CTRL__ACT_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ" VALUE="599.940063"/>
        <PARAMETER NAME="PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ" VALUE="599.940063"/>
        <PARAMETER NAME="PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ" VALUE="533.280029"/>
        <PARAMETER NAME="PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ" VALUE="99.990005"/>
        <PARAMETER NAME="PSU__CRF_APB__GTGREF0_REF_CTRL__ACT_FREQMHZ" VALUE="-1"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ" VALUE="249.975021"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM0_REF_CTRL__ACT_FREQMHZ" VALUE="125"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM1_REF_CTRL__ACT_FREQMHZ" VALUE="125"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM2_REF_CTRL__ACT_FREQMHZ" VALUE="125"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ" VALUE="124.987511"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ" VALUE="249.975021"/>
        <PARAMETER NAME="PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ" VALUE="249.975021"/>
        <PARAMETER NAME="PSU__CRL_APB__USB1_BUS_REF_CTRL__ACT_FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ" VALUE="124.987511"/>
        <PARAMETER NAME="PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ" VALUE="187.481262"/>
        <PARAMETER NAME="PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ" VALUE="99.990005"/>
        <PARAMETER NAME="PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ" VALUE="99.990005"/>
        <PARAMETER NAME="PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ" VALUE="99.990005"/>
        <PARAMETER NAME="PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ" VALUE="99.990005"/>
        <PARAMETER NAME="PSU__CRL_APB__SPI0_REF_CTRL__ACT_FREQMHZ" VALUE="99.990013"/>
        <PARAMETER NAME="PSU__CRL_APB__SPI1_REF_CTRL__ACT_FREQMHZ" VALUE="99.990013"/>
        <PARAMETER NAME="PSU__CRL_APB__CAN0_REF_CTRL__ACT_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__CAN1_REF_CTRL__ACT_FREQMHZ" VALUE="99.990005"/>
        <PARAMETER NAME="PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__ACT_FREQMHZ" VALUE="1000"/>
        <PARAMETER NAME="PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ" VALUE="499.950043"/>
        <PARAMETER NAME="PSU__CRL_APB__OCM_MAIN_CTRL__ACT_FREQMHZ" VALUE="500"/>
        <PARAMETER NAME="PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ" VALUE="249.975021"/>
        <PARAMETER NAME="PSU__CRL_APB__CSU_PLL_CTRL__ACT_FREQMHZ" VALUE="180"/>
        <PARAMETER NAME="PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ" VALUE="187.481262"/>
        <PARAMETER NAME="PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ" VALUE="99.990005"/>
        <PARAMETER NAME="PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ" VALUE="499.950043"/>
        <PARAMETER NAME="PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ" VALUE="249.975021"/>
        <PARAMETER NAME="PSU__CRL_APB__NAND_REF_CTRL__ACT_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ" VALUE="499.950043"/>
        <PARAMETER NAME="PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ" VALUE="1499.850098"/>
        <PARAMETER NAME="PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ" VALUE="49.995003"/>
        <PARAMETER NAME="PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ" VALUE="99.990005"/>
        <PARAMETER NAME="PSU__CRL_APB__AFI6_REF_CTRL__ACT_FREQMHZ" VALUE="500"/>
        <PARAMETER NAME="PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ" VALUE="19.998001"/>
        <PARAMETER NAME="PSU__CRF_APB__ACPU_CTRL__FREQMHZ" VALUE="1200"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRF_APB__APM_CTRL__FREQMHZ" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_VIDEO_REF_CTRL__FREQMHZ" VALUE="300"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_AUDIO_REF_CTRL__FREQMHZ" VALUE="25"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_STC_REF_CTRL__FREQMHZ" VALUE="27"/>
        <PARAMETER NAME="PSU__CRF_APB__DDR_CTRL__FREQMHZ" VALUE="1067"/>
        <PARAMETER NAME="PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ" VALUE="500"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI0_REF_CTRL__FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI1_REF_CTRL__FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI2_REF_CTRL__FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI3_REF_CTRL__FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI4_REF_CTRL__FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI5_REF_CTRL__FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRF_APB__PCIE_REF_CTRL__FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRL_APB__PL2_REF_CTRL__FREQMHZ" VALUE="500"/>
        <PARAMETER NAME="PSU__CRL_APB__PL3_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ" VALUE="600"/>
        <PARAMETER NAME="PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ" VALUE="600"/>
        <PARAMETER NAME="PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ" VALUE="533.33"/>
        <PARAMETER NAME="PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRF_APB__GTGREF0_REF_CTRL__FREQMHZ" VALUE="-1"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM0_REF_CTRL__FREQMHZ" VALUE="125"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM1_REF_CTRL__FREQMHZ" VALUE="125"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM2_REF_CTRL__FREQMHZ" VALUE="125"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ" VALUE="125"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM_TSU_REF_CTRL__FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRL_APB__USB1_BUS_REF_CTRL__FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ" VALUE="125"/>
        <PARAMETER NAME="PSU__CRL_APB__SDIO0_REF_CTRL__FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__SPI0_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__SPI1_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__CAN0_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__FREQMHZ" VALUE="1000"/>
        <PARAMETER NAME="PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ" VALUE="500"/>
        <PARAMETER NAME="PSU__CRL_APB__OCM_MAIN_CTRL__FREQMHZ" VALUE="500"/>
        <PARAMETER NAME="PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRL_APB__CSU_PLL_CTRL__FREQMHZ" VALUE="180"/>
        <PARAMETER NAME="PSU__CRL_APB__PCAP_CTRL__FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ" VALUE="500"/>
        <PARAMETER NAME="PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRL_APB__NAND_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ" VALUE="500"/>
        <PARAMETER NAME="PSU__CRL_APB__DLL_REF_CTRL__FREQMHZ" VALUE="1500"/>
        <PARAMETER NAME="PSU__CRL_APB__AMS_REF_CTRL__FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__AFI6_REF_CTRL__FREQMHZ" VALUE="500"/>
        <PARAMETER NAME="PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ" VALUE="20"/>
        <PARAMETER NAME="PSU__IOU_SLCR__TTC0__FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PSU__IOU_SLCR__TTC1__FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PSU__IOU_SLCR__TTC2__FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PSU__IOU_SLCR__TTC3__FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PSU__IOU_SLCR__WDT0__FREQMHZ" VALUE="99.990005"/>
        <PARAMETER NAME="PSU__FPD_SLCR__WDT1__FREQMHZ" VALUE="99.990005"/>
        <PARAMETER NAME="PSU__LPD_SLCR__CSUPMU__FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_0__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_1__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_2__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_3__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_4__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_5__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_6__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_7__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_8__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_9__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_10__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_11__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_12__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_0__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_1__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_2__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_3__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_4__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_5__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_6__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_7__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_8__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_9__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_10__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_11__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_12__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_0__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_1__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_2__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_3__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_4__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_5__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_6__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_7__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_8__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_9__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_10__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_11__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_12__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__GEN_IPI_0__MASTER" VALUE="APU"/>
        <PARAMETER NAME="PSU__GEN_IPI_1__MASTER" VALUE="RPU0"/>
        <PARAMETER NAME="PSU__GEN_IPI_2__MASTER" VALUE="RPU1"/>
        <PARAMETER NAME="PSU__GEN_IPI_3__MASTER" VALUE="PMU"/>
        <PARAMETER NAME="PSU__GEN_IPI_4__MASTER" VALUE="PMU"/>
        <PARAMETER NAME="PSU__GEN_IPI_5__MASTER" VALUE="PMU"/>
        <PARAMETER NAME="PSU__GEN_IPI_6__MASTER" VALUE="PMU"/>
        <PARAMETER NAME="PSU__GEN_IPI_7__MASTER" VALUE="NONE"/>
        <PARAMETER NAME="PSU__GEN_IPI_8__MASTER" VALUE="NONE"/>
        <PARAMETER NAME="PSU__GEN_IPI_9__MASTER" VALUE="NONE"/>
        <PARAMETER NAME="PSU__GEN_IPI_10__MASTER" VALUE="NONE"/>
        <PARAMETER NAME="PSU__GEN_IPI__TRUSTZONE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__IRQ_P2F_RPU_PERMON__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_OCM_ERR__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_LPD_APB__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_R5_CORE0_ECC_ERR__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_R5_CORE1_ECC_ERR__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_NAND__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_QSPI__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_GPIO__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_I2C0__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_I2C1__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_SPI0__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_SPI1__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_UART0__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_UART1__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_CAN0__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_CAN1__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_LPD_APM__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_RTC_ALARM__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_RTC_SECONDS__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_CLKMON__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_PL_IPI__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_RPU_IPI__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_APU_IPI__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC0__INT0" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC0__INT1" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC0__INT2" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC1__INT0" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC1__INT1" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC1__INT2" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC2__INT0" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC2__INT1" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC2__INT2" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC3__INT0" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC3__INT1" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC3__INT2" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_SDIO0__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_SDIO1__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_SDIO0_WAKE__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_SDIO1_WAKE__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_LP_WDT__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_CSUPMU_WDT__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_ATB_LPD__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_AIB_AXI__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_AMS__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_ENT0__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_ENT0_WAKEUP__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_ENT1__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_ENT1_WAKEUP__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_ENT2__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_ENT2_WAKEUP__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_ENT3__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_ENT3_WAKEUP__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_USB3_ENDPOINT__INT0" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_USB3_OTG__INT0" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_USB3_ENDPOINT__INT1" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_USB3_OTG__INT1" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_USB3_PMU_WAKEUP__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_ADMA_CHAN__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_CSU__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_CSU_DMA__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_EFUSE__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_XMPU_LPD__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_DDR_SS__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_FP_WDT__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_PCIE_MSI__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_PCIE_LEGACY__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_PCIE_DMA__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_PCIE_MSC__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_DPORT__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_FPD_APB__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_FPD_ATB_ERR__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_DPDMA__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_APM_FPD__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_GDMA_CHAN__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_GPU__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_SATA__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_XMPU_FPD__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_APU_CPUMNT__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_APU_CTI__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_APU_PMU__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_APU_COMM__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_APU_L2ERR__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_APU_EXTERR__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_APU_REGS__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F__INTF_PPD_CCI__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F__INTF_FPD_SMMU__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__NUM_F2P0__INTR__INPUTS" VALUE="8"/>
        <PARAMETER NAME="PSU__NUM_F2P1__INTR__INPUTS" VALUE="8"/>
        <PARAMETER NAME="PSU__NUM_FABRIC_RESETS" VALUE="1"/>
        <PARAMETER NAME="PSU__GPIO_EMIO_WIDTH" VALUE="95"/>
        <PARAMETER NAME="PSU__HPM0_FPD__NUM_WRITE_THREADS" VALUE="4"/>
        <PARAMETER NAME="PSU__HPM0_FPD__NUM_READ_THREADS" VALUE="4"/>
        <PARAMETER NAME="PSU__HPM1_FPD__NUM_WRITE_THREADS" VALUE="4"/>
        <PARAMETER NAME="PSU__HPM1_FPD__NUM_READ_THREADS" VALUE="4"/>
        <PARAMETER NAME="PSU__HPM0_LPD__NUM_WRITE_THREADS" VALUE="4"/>
        <PARAMETER NAME="PSU__HPM0_LPD__NUM_READ_THREADS" VALUE="4"/>
        <PARAMETER NAME="PSU__TRISTATE__INVERTED" VALUE="1"/>
        <PARAMETER NAME="PSU__GPIO_EMIO__WIDTH" VALUE="[94:0]"/>
        <PARAMETER NAME="PSU__REPORT__DBGLOG" VALUE="0"/>
        <PARAMETER NAME="IIC0_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="IIC1_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="QSPI_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="NAND_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="SD0_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="SD1_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="CAN0_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="CAN1_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="PJTAG_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="PMU_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="CSU_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="SPI0_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="SPI1_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="UART0_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="UART1_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="SWDT0_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="SWDT1_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="TRACE_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="TTC0_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="TTC1_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="TTC2_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="TTC3_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="GEM0_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="GEM1_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="GEM2_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="GEM3_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="USB0_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="USB1_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="PCIE_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="DP_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="SATA_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="preset" VALUE="None"/>
        <PARAMETER NAME="PSU__RPU_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__USB0_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__USB1_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__LPDMA0_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__LPDMA1_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__LPDMA2_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__LPDMA3_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__LPDMA4_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__LPDMA5_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__LPDMA6_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__LPDMA7_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__SD0_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__SD1_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__NAND_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__QSPI_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET0__TSU__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET1__TSU__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET2__TSU__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET3__TSU__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TSU__BUFG_PORT_PAIR" VALUE="0"/>
        <PARAMETER NAME="PSU__TSU__BUFG_PORT_LOOPBACK" VALUE="0"/>
        <PARAMETER NAME="PSU__GEM0_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__GEM1_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__GEM2_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__GEM3_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__AFI0_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__AFI1_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__FPDMASTERS_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__ENABLE__DDR__REFRESH__SIGNALS" VALUE="0"/>
        <PARAMETER NAME="PSU__M_AXI_GP0__FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PSU__M_AXI_GP1__FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PSU__M_AXI_GP2__FREQMHZ" VALUE="99.990005"/>
        <PARAMETER NAME="PSU__S_AXI_GP0__FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PSU__S_AXI_GP1__FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PSU__S_AXI_GP2__FREQMHZ" VALUE="99.990005"/>
        <PARAMETER NAME="PSU__S_AXI_GP3__FREQMHZ" VALUE="249.975021"/>
        <PARAMETER NAME="PSU__S_AXI_GP4__FREQMHZ" VALUE="249.975021"/>
        <PARAMETER NAME="PSU__S_AXI_GP5__FREQMHZ" VALUE="249.975021"/>
        <PARAMETER NAME="PSU__S_AXI_GP6__FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PSU_SD1_INTERNAL_BUS_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="system_sys_ps8_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x7FFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99990005" DIR="I" NAME="maxihpm0_lpd_aclk" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="maxigp2_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="maxigp2_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="maxigp2_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="maxigp2_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="maxigp2_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp2_awlock" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="maxigp2_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="maxigp2_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp2_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="maxigp2_awuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="maxigp2_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="maxigp2_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="maxigp2_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp2_wlast" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp2_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="maxigp2_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="maxigp2_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="maxigp2_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="maxigp2_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp2_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="maxigp2_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="maxigp2_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="maxigp2_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="maxigp2_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="maxigp2_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp2_arlock" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="maxigp2_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="maxigp2_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp2_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="maxigp2_aruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="maxigp2_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="maxigp2_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="maxigp2_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="maxigp2_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="maxigp2_rlast" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="maxigp2_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp2_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="maxigp2_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="maxigp2_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99990005" DIR="I" NAME="saxihp0_fpd_aclk" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp2_aruser" SIGIS="undef"/>
        <PORT DIR="I" NAME="saxigp2_awuser" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="saxigp2_awid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="48" NAME="saxigp2_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="saxigp2_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="saxigp2_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="saxigp2_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp2_awlock" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="saxigp2_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="saxigp2_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp2_awvalid" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="saxigp2_awready" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="saxigp2_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="saxigp2_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp2_wlast" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp2_wvalid" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="saxigp2_wready" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="saxigp2_bid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="saxigp2_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="saxigp2_bvalid" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp2_bready" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="saxigp2_arid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="48" NAME="saxigp2_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="saxigp2_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="saxigp2_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="saxigp2_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp2_arlock" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="saxigp2_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="saxigp2_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp2_arvalid" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="saxigp2_arready" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="saxigp2_rid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="127" NAME="saxigp2_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="saxigp2_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="saxigp2_rlast" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="saxigp2_rvalid" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp2_rready" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="saxigp2_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="saxigp2_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp0_interconnect_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="249975021" DIR="I" NAME="saxihp1_fpd_aclk" SIGIS="clk" SIGNAME="sys_ps8_pl_clk1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp3_aruser" SIGIS="undef"/>
        <PORT DIR="I" NAME="saxigp3_awuser" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="saxigp3_awid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="48" NAME="saxigp3_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="saxigp3_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="saxigp3_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="saxigp3_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp3_awlock" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="saxigp3_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="saxigp3_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp3_awvalid" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="saxigp3_awready" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="saxigp3_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="saxigp3_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp3_wlast" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp3_wvalid" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="saxigp3_wready" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="saxigp3_bid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="saxigp3_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="saxigp3_bvalid" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp3_bready" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="saxigp3_arid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="48" NAME="saxigp3_araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="saxigp3_arlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="saxigp3_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="saxigp3_arburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="saxigp3_arlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="saxigp3_arcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="saxigp3_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="saxigp3_arvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="saxigp3_arready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="5" NAME="saxigp3_rid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="127" NAME="saxigp3_rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="saxigp3_rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="saxigp3_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="saxigp3_rvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="saxigp3_rready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="saxigp3_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp1_interconnect_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="saxigp3_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="249975021" DIR="I" NAME="saxihp2_fpd_aclk" SIGIS="clk" SIGNAME="sys_ps8_pl_clk1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp4_aruser" SIGIS="undef"/>
        <PORT DIR="I" NAME="saxigp4_awuser" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="saxigp4_awid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="48" NAME="saxigp4_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp2_interconnect_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp2_interconnect" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="saxigp4_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp2_interconnect_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp2_interconnect" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="saxigp4_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp2_interconnect_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp2_interconnect" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="saxigp4_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp2_interconnect_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp2_interconnect" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp4_awlock" SIGIS="undef" SIGNAME="axi_hp2_interconnect_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp2_interconnect" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="saxigp4_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp2_interconnect_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp2_interconnect" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="saxigp4_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp2_interconnect_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp2_interconnect" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp4_awvalid" SIGIS="undef" SIGNAME="axi_hp2_interconnect_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp2_interconnect" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="saxigp4_awready" SIGIS="undef" SIGNAME="axi_hp2_interconnect_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp2_interconnect" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="saxigp4_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp2_interconnect_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp2_interconnect" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="saxigp4_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp2_interconnect_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp2_interconnect" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp4_wlast" SIGIS="undef" SIGNAME="axi_hp2_interconnect_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp2_interconnect" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp4_wvalid" SIGIS="undef" SIGNAME="axi_hp2_interconnect_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp2_interconnect" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="saxigp4_wready" SIGIS="undef" SIGNAME="axi_hp2_interconnect_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp2_interconnect" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="saxigp4_bid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="saxigp4_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp2_interconnect_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp2_interconnect" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="saxigp4_bvalid" SIGIS="undef" SIGNAME="axi_hp2_interconnect_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp2_interconnect" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp4_bready" SIGIS="undef" SIGNAME="axi_hp2_interconnect_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp2_interconnect" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="saxigp4_arid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="48" NAME="saxigp4_araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="saxigp4_arlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="saxigp4_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="saxigp4_arburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="saxigp4_arlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="saxigp4_arcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="saxigp4_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="saxigp4_arvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="saxigp4_arready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="5" NAME="saxigp4_rid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="127" NAME="saxigp4_rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="saxigp4_rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="saxigp4_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="saxigp4_rvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="saxigp4_rready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="saxigp4_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp2_interconnect_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp2_interconnect" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="saxigp4_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="249975021" DIR="I" NAME="saxihp3_fpd_aclk" SIGIS="clk" SIGNAME="sys_ps8_pl_clk1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp5_aruser" SIGIS="undef"/>
        <PORT DIR="I" NAME="saxigp5_awuser" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="saxigp5_awid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="48" NAME="saxigp5_awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="saxigp5_awlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="saxigp5_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="saxigp5_awburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="saxigp5_awlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="saxigp5_awcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="saxigp5_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="saxigp5_awvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="saxigp5_awready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="127" NAME="saxigp5_wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="saxigp5_wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="saxigp5_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="saxigp5_wvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="saxigp5_wready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="5" NAME="saxigp5_bid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="saxigp5_bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="saxigp5_bvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="saxigp5_bready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="saxigp5_arid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="48" NAME="saxigp5_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="saxigp5_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="saxigp5_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="saxigp5_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp5_arlock" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="saxigp5_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="saxigp5_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp5_arvalid" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="saxigp5_arready" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="saxigp5_rid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="127" NAME="saxigp5_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="saxigp5_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="saxigp5_rlast" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="saxigp5_rvalid" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp5_rready" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="saxigp5_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="saxigp5_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_hp3_interconnect_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="94" NAME="emio_gpio_i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_gpio_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gpio_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="94" NAME="emio_gpio_o" RIGHT="0" SIGIS="undef" SIGNAME="sys_ps8_emio_gpio_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gpio_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="94" NAME="emio_gpio_t" RIGHT="0" SIGIS="undef" SIGNAME="sys_ps8_emio_gpio_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gpio_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="emio_spi0_sclk_i" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="emio_spi0_sclk_o" SIGIS="undef" SIGNAME="sys_ps8_emio_spi0_sclk_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi0_sclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="emio_spi0_sclk_t" SIGIS="undef"/>
        <PORT DIR="I" NAME="emio_spi0_m_i" SIGIS="undef" SIGNAME="External_Ports_spi0_miso">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi0_miso"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="emio_spi0_m_o" SIGIS="undef" SIGNAME="sys_ps8_emio_spi0_m_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi0_mosi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="emio_spi0_mo_t" SIGIS="undef"/>
        <PORT DIR="I" NAME="emio_spi0_s_i" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="emio_spi0_s_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="emio_spi0_so_t" SIGIS="undef"/>
        <PORT DIR="I" NAME="emio_spi0_ss_i_n" SIGIS="undef" SIGNAME="VCC_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VCC_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="emio_spi0_ss_o_n" SIGIS="undef" SIGNAME="sys_ps8_emio_spi0_ss_o_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="spi0_csn_concat" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="emio_spi0_ss1_o_n" SIGIS="undef" SIGNAME="sys_ps8_emio_spi0_ss1_o_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="spi0_csn_concat" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="emio_spi0_ss2_o_n" SIGIS="undef" SIGNAME="sys_ps8_emio_spi0_ss2_o_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="spi0_csn_concat" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="emio_spi0_ss_n_t" SIGIS="undef"/>
        <PORT DIR="I" NAME="emio_spi1_sclk_i" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="emio_spi1_sclk_o" SIGIS="undef" SIGNAME="sys_ps8_emio_spi1_sclk_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi1_sclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="emio_spi1_sclk_t" SIGIS="undef"/>
        <PORT DIR="I" NAME="emio_spi1_m_i" SIGIS="undef" SIGNAME="External_Ports_spi1_miso">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi1_miso"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="emio_spi1_m_o" SIGIS="undef" SIGNAME="sys_ps8_emio_spi1_m_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi1_mosi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="emio_spi1_mo_t" SIGIS="undef"/>
        <PORT DIR="I" NAME="emio_spi1_s_i" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="emio_spi1_s_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="emio_spi1_so_t" SIGIS="undef"/>
        <PORT DIR="I" NAME="emio_spi1_ss_i_n" SIGIS="undef" SIGNAME="VCC_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VCC_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="emio_spi1_ss_o_n" SIGIS="undef" SIGNAME="sys_ps8_emio_spi1_ss_o_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="spi1_csn_concat" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="emio_spi1_ss1_o_n" SIGIS="undef" SIGNAME="sys_ps8_emio_spi1_ss1_o_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="spi1_csn_concat" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="emio_spi1_ss2_o_n" SIGIS="undef" SIGNAME="sys_ps8_emio_spi1_ss2_o_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="spi1_csn_concat" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="emio_spi1_ss_n_t" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="pl_ps_irq0" RIGHT="0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="sys_concat_intc_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_concat_intc_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pl_ps_irq1" RIGHT="0" SENSITIVITY="NULL:NULL:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="sys_concat_intc_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_concat_intc_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pl_resetn0" SIGIS="rst" SIGNAME="sys_ps8_pl_resetn0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="sys_250m_rstgen" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="sys_500m_rstgen" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99990005" DIR="O" NAME="pl_clk0" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="rom_sys_0" PORT="clk"/>
            <CONNECTION INSTANCE="sys_ps8" PORT="maxihpm0_lpd_aclk"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="aclk"/>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxihp0_fpd_aclk"/>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_clk"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_ACLK"/>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_tpl_core" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_ACLK"/>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_tpl_core" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_ACLK"/>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_tpl_core" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_ACLK"/>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_ACLK"/>
            <CONNECTION INSTANCE="axi_adrv9009_tx_clkgen" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_ACLK"/>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx_axi" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_ACLK"/>
            <CONNECTION INSTANCE="axi_adrv9009_tx_dma" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_ACLK"/>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_ACLK"/>
            <CONNECTION INSTANCE="axi_adrv9009_rx_clkgen" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M10_ACLK"/>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M11_ACLK"/>
            <CONNECTION INSTANCE="axi_adrv9009_rx_dma" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M12_ACLK"/>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M13_ACLK"/>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_clkgen" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M14_ACLK"/>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M15_ACLK"/>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_dma" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="External_Ports" PORT="axi_clk"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_ACLK"/>
            <CONNECTION INSTANCE="jtag_axi_0" PORT="aclk"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="249975021" DIR="O" NAME="pl_clk1" SIGIS="clk" SIGNAME="sys_ps8_pl_clk1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_250m_rstgen" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="axi_adrv9009_dacfifo" PORT="dma_clk"/>
            <CONNECTION INSTANCE="axi_adrv9009_tx_dma" PORT="m_axis_aclk"/>
            <CONNECTION INSTANCE="axi_hp1_interconnect" PORT="aclk"/>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxihp1_fpd_aclk"/>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_dma" PORT="m_dest_axi_aclk"/>
            <CONNECTION INSTANCE="axi_hp2_interconnect" PORT="aclk"/>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxihp2_fpd_aclk"/>
            <CONNECTION INSTANCE="axi_adrv9009_rx_dma" PORT="m_dest_axi_aclk"/>
            <CONNECTION INSTANCE="axi_hp3_interconnect" PORT="aclk"/>
            <CONNECTION INSTANCE="sys_ps8" PORT="saxihp3_fpd_aclk"/>
            <CONNECTION INSTANCE="axi_adrv9009_tx_dma" PORT="m_src_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="499950043" DIR="O" NAME="pl_clk2" SIGIS="clk" SIGNAME="sys_ps8_pl_clk2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_500m_rstgen" PORT="slowest_sync_clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="sys_ps8_M_AXI_HPM0_LPD" DATAWIDTH="32" NAME="M_AXI_HPM0_LPD" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99990005"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="40"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps8_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="4"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="maxigp2_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="maxigp2_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="maxigp2_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="maxigp2_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="maxigp2_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="maxigp2_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="maxigp2_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="maxigp2_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="maxigp2_awvalid"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="maxigp2_awuser"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="maxigp2_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="maxigp2_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="maxigp2_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="maxigp2_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="maxigp2_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="maxigp2_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="maxigp2_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="maxigp2_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="maxigp2_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="maxigp2_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="maxigp2_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="maxigp2_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="maxigp2_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="maxigp2_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="maxigp2_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="maxigp2_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="maxigp2_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="maxigp2_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="maxigp2_arvalid"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="maxigp2_aruser"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="maxigp2_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="maxigp2_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="maxigp2_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="maxigp2_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="maxigp2_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="maxigp2_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="maxigp2_rready"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="maxigp2_awqos"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="maxigp2_arqos"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_hp0_interconnect_M00_AXI" DATAWIDTH="128" NAME="S_AXI_HP0_FPD" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99990005"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="49"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps8_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="saxigp2_aruser"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="saxigp2_awuser"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="saxigp2_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="saxigp2_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="saxigp2_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="saxigp2_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="saxigp2_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="saxigp2_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="saxigp2_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="saxigp2_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="saxigp2_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="saxigp2_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="saxigp2_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="saxigp2_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="saxigp2_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="saxigp2_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="saxigp2_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="saxigp2_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="saxigp2_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="saxigp2_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="saxigp2_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="saxigp2_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="saxigp2_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="saxigp2_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="saxigp2_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="saxigp2_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="saxigp2_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="saxigp2_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="saxigp2_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="saxigp2_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="saxigp2_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="saxigp2_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="saxigp2_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="saxigp2_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="saxigp2_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="saxigp2_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="saxigp2_rready"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="saxigp2_awqos"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="saxigp2_arqos"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_hp1_interconnect_M00_AXI" DATAWIDTH="128" NAME="S_AXI_HP1_FPD" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="249975021"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="49"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps8_0_pl_clk1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="saxigp3_aruser"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="saxigp3_awuser"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="saxigp3_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="saxigp3_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="saxigp3_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="saxigp3_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="saxigp3_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="saxigp3_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="saxigp3_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="saxigp3_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="saxigp3_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="saxigp3_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="saxigp3_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="saxigp3_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="saxigp3_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="saxigp3_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="saxigp3_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="saxigp3_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="saxigp3_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="saxigp3_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="saxigp3_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="saxigp3_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="saxigp3_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="saxigp3_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="saxigp3_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="saxigp3_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="saxigp3_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="saxigp3_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="saxigp3_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="saxigp3_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="saxigp3_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="saxigp3_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="saxigp3_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="saxigp3_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="saxigp3_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="saxigp3_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="saxigp3_rready"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="saxigp3_awqos"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="saxigp3_arqos"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_hp2_interconnect_M00_AXI" DATAWIDTH="128" NAME="S_AXI_HP2_FPD" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="249975021"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="49"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps8_0_pl_clk1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="saxigp4_aruser"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="saxigp4_awuser"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="saxigp4_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="saxigp4_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="saxigp4_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="saxigp4_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="saxigp4_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="saxigp4_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="saxigp4_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="saxigp4_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="saxigp4_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="saxigp4_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="saxigp4_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="saxigp4_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="saxigp4_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="saxigp4_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="saxigp4_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="saxigp4_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="saxigp4_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="saxigp4_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="saxigp4_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="saxigp4_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="saxigp4_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="saxigp4_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="saxigp4_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="saxigp4_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="saxigp4_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="saxigp4_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="saxigp4_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="saxigp4_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="saxigp4_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="saxigp4_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="saxigp4_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="saxigp4_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="saxigp4_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="saxigp4_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="saxigp4_rready"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="saxigp4_awqos"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="saxigp4_arqos"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_hp3_interconnect_M00_AXI" DATAWIDTH="128" NAME="S_AXI_HP3_FPD" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="249975021"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="49"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps8_0_pl_clk1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="saxigp5_aruser"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="saxigp5_awuser"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="saxigp5_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="saxigp5_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="saxigp5_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="saxigp5_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="saxigp5_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="saxigp5_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="saxigp5_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="saxigp5_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="saxigp5_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="saxigp5_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="saxigp5_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="saxigp5_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="saxigp5_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="saxigp5_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="saxigp5_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="saxigp5_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="saxigp5_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="saxigp5_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="saxigp5_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="saxigp5_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="saxigp5_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="saxigp5_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="saxigp5_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="saxigp5_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="saxigp5_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="saxigp5_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="saxigp5_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="saxigp5_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="saxigp5_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="saxigp5_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="saxigp5_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="saxigp5_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="saxigp5_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="saxigp5_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="saxigp5_rready"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="saxigp5_awqos"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="saxigp5_arqos"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="emio_gpio_i"/>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="emio_gpio_o"/>
            <PORTMAP LOGICAL="TRI_T" PHYSICAL="emio_gpio_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="SPI_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:spi:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="SCK_I" PHYSICAL="emio_spi0_sclk_i"/>
            <PORTMAP LOGICAL="SCK_O" PHYSICAL="emio_spi0_sclk_o"/>
            <PORTMAP LOGICAL="SCK_T" PHYSICAL="emio_spi0_sclk_t"/>
            <PORTMAP LOGICAL="IO0_I" PHYSICAL="emio_spi0_m_i"/>
            <PORTMAP LOGICAL="IO0_O" PHYSICAL="emio_spi0_m_o"/>
            <PORTMAP LOGICAL="IO0_T" PHYSICAL="emio_spi0_mo_t"/>
            <PORTMAP LOGICAL="IO1_I" PHYSICAL="emio_spi0_s_i"/>
            <PORTMAP LOGICAL="IO1_O" PHYSICAL="emio_spi0_s_o"/>
            <PORTMAP LOGICAL="IO1_T" PHYSICAL="emio_spi0_so_t"/>
            <PORTMAP LOGICAL="SS_I" PHYSICAL="emio_spi0_ss_i_n"/>
            <PORTMAP LOGICAL="SS_O" PHYSICAL="emio_spi0_ss_o_n"/>
            <PORTMAP LOGICAL="SS1_O" PHYSICAL="emio_spi0_ss1_o_n"/>
            <PORTMAP LOGICAL="SS2_O" PHYSICAL="emio_spi0_ss2_o_n"/>
            <PORTMAP LOGICAL="SS_T" PHYSICAL="emio_spi0_ss_n_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="SPI_1" TYPE="INITIATOR" VLNV="xilinx.com:interface:spi:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="SCK_I" PHYSICAL="emio_spi1_sclk_i"/>
            <PORTMAP LOGICAL="SCK_O" PHYSICAL="emio_spi1_sclk_o"/>
            <PORTMAP LOGICAL="SCK_T" PHYSICAL="emio_spi1_sclk_t"/>
            <PORTMAP LOGICAL="IO0_I" PHYSICAL="emio_spi1_m_i"/>
            <PORTMAP LOGICAL="IO0_O" PHYSICAL="emio_spi1_m_o"/>
            <PORTMAP LOGICAL="IO0_T" PHYSICAL="emio_spi1_mo_t"/>
            <PORTMAP LOGICAL="IO1_I" PHYSICAL="emio_spi1_s_i"/>
            <PORTMAP LOGICAL="IO1_O" PHYSICAL="emio_spi1_s_o"/>
            <PORTMAP LOGICAL="IO1_T" PHYSICAL="emio_spi1_so_t"/>
            <PORTMAP LOGICAL="SS_I" PHYSICAL="emio_spi1_ss_i_n"/>
            <PORTMAP LOGICAL="SS_O" PHYSICAL="emio_spi1_ss_o_n"/>
            <PORTMAP LOGICAL="SS1_O" PHYSICAL="emio_spi1_ss1_o_n"/>
            <PORTMAP LOGICAL="SS2_O" PHYSICAL="emio_spi1_ss2_o_n"/>
            <PORTMAP LOGICAL="SS_T" PHYSICAL="emio_spi1_ss_n_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8000FFFF" INSTANCE="axi_regs" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM0_LPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="axi_regs"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x80100000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8017FFFF" INSTANCE="axi_tx_bram" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM0_LPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="axi_tx_bram"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x80200000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8027FFFF" INSTANCE="axi_rx_bram" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM0_LPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="axi_rx_bram"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x80300000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8030FFFF" INSTANCE="axi_drp" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM0_LPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="axi_drp"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0x83C00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x83C0FFFF" INSTANCE="axi_adrv9009_tx_clkgen" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM0_LPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0x83C10000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x83C1FFFF" INSTANCE="axi_adrv9009_rx_clkgen" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM0_LPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0x83C20000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x83C2FFFF" INSTANCE="axi_adrv9009_rx_os_clkgen" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM0_LPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0x84A00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x84A00FFF" INSTANCE="rx_adrv9009_tpl_core_tpl_core" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM0_LPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0x84A04000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x84A04FFF" INSTANCE="tx_adrv9009_tpl_core_tpl_core" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM0_LPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0x84A08000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x84A08FFF" INSTANCE="rx_os_adrv9009_tpl_core_tpl_core" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM0_LPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0x84A50000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x84A5FFFF" INSTANCE="axi_adrv9009_rx_os_xcvr" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM0_LPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0x84A60000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x84A6FFFF" INSTANCE="axi_adrv9009_rx_xcvr" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM0_LPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0x84A80000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x84A8FFFF" INSTANCE="axi_adrv9009_tx_xcvr" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM0_LPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0x84A90000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x84A93FFF" INSTANCE="axi_adrv9009_tx_jesd_tx_axi" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM0_LPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0x84AA0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x84AA3FFF" INSTANCE="axi_adrv9009_rx_jesd_rx_axi" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM0_LPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0x84AB0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x84AB3FFF" INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM0_LPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0x85000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8500FFFF" INSTANCE="axi_sysid_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM0_LPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0x9C400000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x9C400FFF" INSTANCE="axi_adrv9009_rx_dma" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM0_LPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0x9C420000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x9C420FFF" INSTANCE="axi_adrv9009_tx_dma" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM0_LPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0x9C440000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x9C440FFF" INSTANCE="axi_adrv9009_rx_os_dma" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM0_LPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_adrv9009_tx_clkgen"/>
        <PERIPHERAL INSTANCE="axi_adrv9009_rx_clkgen"/>
        <PERIPHERAL INSTANCE="axi_adrv9009_rx_os_clkgen"/>
        <PERIPHERAL INSTANCE="rx_adrv9009_tpl_core_tpl_core"/>
        <PERIPHERAL INSTANCE="tx_adrv9009_tpl_core_tpl_core"/>
        <PERIPHERAL INSTANCE="rx_os_adrv9009_tpl_core_tpl_core"/>
        <PERIPHERAL INSTANCE="axi_adrv9009_rx_os_xcvr"/>
        <PERIPHERAL INSTANCE="axi_adrv9009_rx_xcvr"/>
        <PERIPHERAL INSTANCE="axi_adrv9009_tx_xcvr"/>
        <PERIPHERAL INSTANCE="axi_adrv9009_tx_jesd_tx_axi"/>
        <PERIPHERAL INSTANCE="axi_adrv9009_rx_jesd_rx_axi"/>
        <PERIPHERAL INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi"/>
        <PERIPHERAL INSTANCE="axi_sysid_0"/>
        <PERIPHERAL INSTANCE="axi_adrv9009_rx_dma"/>
        <PERIPHERAL INSTANCE="axi_adrv9009_tx_dma"/>
        <PERIPHERAL INSTANCE="axi_adrv9009_rx_os_dma"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/sys_rstgen" HWVERSION="5.0" INSTANCE="sys_rstgen" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_sys_rstgen_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99990005" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="sys_ps8_pl_resetn0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_resetn0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="ARESETN"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_hp0_interconnect" PORT="aresetn"/>
            <CONNECTION INSTANCE="util_adrv9009_xcvr" PORT="up_rstn"/>
            <CONNECTION INSTANCE="adrv9009_tx_device_clk_rstgen" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="adrv9009_rx_device_clk_rstgen" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="adrv9009_rx_os_device_clk_rstgen" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_ARESETN"/>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_tpl_core" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_ARESETN"/>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_tpl_core" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_ARESETN"/>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_tpl_core" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_ARESETN"/>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_ARESETN"/>
            <CONNECTION INSTANCE="axi_adrv9009_tx_clkgen" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_ARESETN"/>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx_axi" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_ARESETN"/>
            <CONNECTION INSTANCE="axi_adrv9009_tx_dma" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_ARESETN"/>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_ARESETN"/>
            <CONNECTION INSTANCE="axi_adrv9009_rx_clkgen" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M10_ARESETN"/>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx_axi" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M11_ARESETN"/>
            <CONNECTION INSTANCE="axi_adrv9009_rx_dma" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M12_ARESETN"/>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M13_ARESETN"/>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_clkgen" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M14_ARESETN"/>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx_axi" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M15_ARESETN"/>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_dma" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="External_Ports" PORT="axi_rst_n"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_ARESETN"/>
            <CONNECTION INSTANCE="jtag_axi_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_ARESETN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/tx_adrv9009_tpl_core/data_concat" HWVERSION="2.1" INSTANCE="tx_adrv9009_tpl_core_data_concat" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="32"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="32"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="32"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="128"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="system_data_concat_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="tx_fir_interpolator_out_mux_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_out_mux_0" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="tx_fir_interpolator_out_mux_1_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_out_mux_1" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="tx_fir_interpolator_out_mux_2_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_out_mux_2" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="tx_fir_interpolator_out_mux_3_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_out_mux_3" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="tx_adrv9009_tpl_core_data_concat_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_tpl_core" PORT="dac_ddata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/tx_adrv9009_tpl_core/enable_slice_0" HWVERSION="1.0" INSTANCE="tx_adrv9009_tpl_core_enable_slice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="4"/>
        <PARAMETER NAME="DIN_FROM" VALUE="0"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_enable_slice_0_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="tx_adrv9009_tpl_core_tpl_core_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_tpl_core" PORT="enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="tx_adrv9009_tpl_core_enable_slice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_out_mux_0" PORT="enable_in_1"/>
            <CONNECTION INSTANCE="tx_fir_interpolator_out_mux_0" PORT="enable_in_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/tx_adrv9009_tpl_core/enable_slice_1" HWVERSION="1.0" INSTANCE="tx_adrv9009_tpl_core_enable_slice_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="4"/>
        <PARAMETER NAME="DIN_FROM" VALUE="1"/>
        <PARAMETER NAME="DIN_TO" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_enable_slice_1_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="tx_adrv9009_tpl_core_tpl_core_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_tpl_core" PORT="enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="tx_adrv9009_tpl_core_enable_slice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_out_mux_1" PORT="enable_in_1"/>
            <CONNECTION INSTANCE="tx_fir_interpolator_out_mux_1" PORT="enable_in_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/tx_adrv9009_tpl_core/enable_slice_2" HWVERSION="1.0" INSTANCE="tx_adrv9009_tpl_core_enable_slice_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="4"/>
        <PARAMETER NAME="DIN_FROM" VALUE="2"/>
        <PARAMETER NAME="DIN_TO" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="system_enable_slice_2_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="tx_adrv9009_tpl_core_tpl_core_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_tpl_core" PORT="enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="tx_adrv9009_tpl_core_enable_slice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_out_mux_2" PORT="enable_in_1"/>
            <CONNECTION INSTANCE="tx_fir_interpolator_out_mux_2" PORT="enable_in_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/tx_adrv9009_tpl_core/enable_slice_3" HWVERSION="1.0" INSTANCE="tx_adrv9009_tpl_core_enable_slice_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="4"/>
        <PARAMETER NAME="DIN_FROM" VALUE="3"/>
        <PARAMETER NAME="DIN_TO" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="system_enable_slice_3_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="tx_adrv9009_tpl_core_tpl_core_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_tpl_core" PORT="enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="tx_adrv9009_tpl_core_enable_slice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_out_mux_3" PORT="enable_in_1"/>
            <CONNECTION INSTANCE="tx_fir_interpolator_out_mux_3" PORT="enable_in_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/tx_adrv9009_tpl_core/tpl_core" HWVERSION="1.0" INSTANCE="tx_adrv9009_tpl_core_tpl_core" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ad_ip_jesd204_tpl_dac" VLNV="analog.com:user:ad_ip_jesd204_tpl_dac:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="axi_lite" RANGE="4096" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="FPGA_TECHNOLOGY" VALUE="0"/>
        <PARAMETER NAME="FPGA_FAMILY" VALUE="0"/>
        <PARAMETER NAME="SPEED_GRADE" VALUE="0"/>
        <PARAMETER NAME="DEV_PACKAGE" VALUE="0"/>
        <PARAMETER NAME="NUM_LANES" VALUE="4"/>
        <PARAMETER NAME="NUM_CHANNELS" VALUE="4"/>
        <PARAMETER NAME="SAMPLES_PER_FRAME" VALUE="1"/>
        <PARAMETER NAME="CONVERTER_RESOLUTION" VALUE="16"/>
        <PARAMETER NAME="BITS_PER_SAMPLE" VALUE="16"/>
        <PARAMETER NAME="OCTETS_PER_BEAT" VALUE="4"/>
        <PARAMETER NAME="DDS_TYPE" VALUE="1"/>
        <PARAMETER NAME="DDS_CORDIC_DW" VALUE="16"/>
        <PARAMETER NAME="DDS_CORDIC_PHASE_DW" VALUE="16"/>
        <PARAMETER NAME="DATAPATH_DISABLE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_tpl_core_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x84A04000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x84A04FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="link_clk" SIGIS="clk" SIGNAME="axi_adrv9009_tx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="link_valid" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_tx_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx" PORT="tx_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="link_ready" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_tx_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx" PORT="tx_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="link_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_tx_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx" PORT="tx_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="enable" RIGHT="0" SIGIS="undef" SIGNAME="tx_adrv9009_tpl_core_tpl_core_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_enable_slice_0" PORT="Din"/>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_enable_slice_1" PORT="Din"/>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_enable_slice_2" PORT="Din"/>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_enable_slice_3" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="dac_valid" RIGHT="0" SIGIS="undef" SIGNAME="tx_adrv9009_tpl_core_tpl_core_dac_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_valid_slice_0" PORT="Din"/>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_valid_slice_1" PORT="Din"/>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_valid_slice_2" PORT="Din"/>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_valid_slice_3" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="dac_ddata" RIGHT="0" SIGIS="undef" SIGNAME="tx_adrv9009_tpl_core_data_concat_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_data_concat" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dac_dunf" SIGIS="undef" SIGNAME="axi_adrv9009_dacfifo_dac_dunf">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_dacfifo" PORT="dac_dunf"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99990005" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M02_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99990005"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_sys_ps8_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="tx_adrv9009_tpl_core_tpl_core_link" NAME="link" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_axi_adrv9009_tx_clkgen_0_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="link_ready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="link_valid"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="link_data"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/tx_adrv9009_tpl_core/valid_slice_0" HWVERSION="1.0" INSTANCE="tx_adrv9009_tpl_core_valid_slice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="4"/>
        <PARAMETER NAME="DIN_FROM" VALUE="0"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_valid_slice_0_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="tx_adrv9009_tpl_core_tpl_core_dac_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_tpl_core" PORT="dac_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="tx_adrv9009_tpl_core_valid_slice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_logic_and_0" PORT="Op2"/>
            <CONNECTION INSTANCE="tx_fir_interpolator_out_mux_0" PORT="valid_in_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/tx_adrv9009_tpl_core/valid_slice_1" HWVERSION="1.0" INSTANCE="tx_adrv9009_tpl_core_valid_slice_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="4"/>
        <PARAMETER NAME="DIN_FROM" VALUE="1"/>
        <PARAMETER NAME="DIN_TO" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_valid_slice_1_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="tx_adrv9009_tpl_core_tpl_core_dac_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_tpl_core" PORT="dac_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="tx_adrv9009_tpl_core_valid_slice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_logic_and_1" PORT="Op2"/>
            <CONNECTION INSTANCE="tx_fir_interpolator_out_mux_1" PORT="valid_in_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/tx_adrv9009_tpl_core/valid_slice_2" HWVERSION="1.0" INSTANCE="tx_adrv9009_tpl_core_valid_slice_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="4"/>
        <PARAMETER NAME="DIN_FROM" VALUE="2"/>
        <PARAMETER NAME="DIN_TO" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="system_valid_slice_2_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="tx_adrv9009_tpl_core_tpl_core_dac_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_tpl_core" PORT="dac_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="tx_adrv9009_tpl_core_valid_slice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_logic_and_2" PORT="Op2"/>
            <CONNECTION INSTANCE="tx_fir_interpolator_out_mux_2" PORT="valid_in_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/tx_adrv9009_tpl_core/valid_slice_3" HWVERSION="1.0" INSTANCE="tx_adrv9009_tpl_core_valid_slice_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="4"/>
        <PARAMETER NAME="DIN_FROM" VALUE="3"/>
        <PARAMETER NAME="DIN_TO" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="system_valid_slice_3_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="tx_adrv9009_tpl_core_tpl_core_dac_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_tpl_core" PORT="dac_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="tx_adrv9009_tpl_core_valid_slice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_logic_and_3" PORT="Op2"/>
            <CONNECTION INSTANCE="tx_fir_interpolator_out_mux_3" PORT="valid_in_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/tx_fir_interpolator/cdc_sync_active" HWVERSION="1.0" INSTANCE="tx_fir_interpolator_cdc_sync_active" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sync_bits" VLNV="xilinx.com:module_ref:sync_bits:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NUM_OF_BITS" VALUE="1"/>
        <PARAMETER NAME="ASYNC_CLK" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_cdc_sync_active_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="in_bits" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_dac_fir_filter_active">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dac_fir_filter_active"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_resetn" SIGIS="rst" SIGNAME="VCC_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VCC_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="out_clk" SIGIS="clk" SIGNAME="axi_adrv9009_tx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="out_bits" RIGHT="0" SIGIS="undef" SIGNAME="tx_fir_interpolator_cdc_sync_active_out_bits">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_rate_gen" PORT="rstn"/>
            <CONNECTION INSTANCE="tx_fir_interpolator_out_mux_0" PORT="select_path"/>
            <CONNECTION INSTANCE="tx_fir_interpolator_out_mux_1" PORT="select_path"/>
            <CONNECTION INSTANCE="tx_fir_interpolator_out_mux_2" PORT="select_path"/>
            <CONNECTION INSTANCE="tx_fir_interpolator_out_mux_3" PORT="select_path"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="11" FULLNAME="/tx_fir_interpolator/fir_interpolation_0" HWVERSION="7.2" INSTANCE="tx_fir_interpolator_fir_interpolation_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fir_compiler" VLNV="xilinx.com:ip:fir_compiler:7.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fir_compiler;v=v7_2;d=pg149-fir-compiler.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_COMPONENT_NAME" VALUE="system_fir_interpolation_0_0"/>
        <PARAMETER NAME="C_COEF_FILE" VALUE="system_fir_interpolation_0_0.mif"/>
        <PARAMETER NAME="C_COEF_FILE_LINES" VALUE="72"/>
        <PARAMETER NAME="C_FILTER_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_INTERP_RATE" VALUE="8"/>
        <PARAMETER NAME="C_DECIM_RATE" VALUE="1"/>
        <PARAMETER NAME="C_ZERO_PACKING_FACTOR" VALUE="1"/>
        <PARAMETER NAME="C_SYMMETRY" VALUE="1"/>
        <PARAMETER NAME="C_NUM_FILTS" VALUE="1"/>
        <PARAMETER NAME="C_NUM_TAPS" VALUE="129"/>
        <PARAMETER NAME="C_NUM_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_CHANNEL_PATTERN" VALUE="fixed"/>
        <PARAMETER NAME="C_ROUND_MODE" VALUE="2"/>
        <PARAMETER NAME="C_COEF_RELOAD" VALUE="0"/>
        <PARAMETER NAME="C_NUM_RELOAD_SLOTS" VALUE="1"/>
        <PARAMETER NAME="C_COL_MODE" VALUE="1"/>
        <PARAMETER NAME="C_COL_PIPE_LEN" VALUE="4"/>
        <PARAMETER NAME="C_COL_CONFIG" VALUE="9"/>
        <PARAMETER NAME="C_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="C_DATA_PATH_WIDTHS" VALUE="16,16"/>
        <PARAMETER NAME="C_DATA_IP_PATH_WIDTHS" VALUE="16,16"/>
        <PARAMETER NAME="C_DATA_PX_PATH_WIDTHS" VALUE="16,16"/>
        <PARAMETER NAME="C_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_COEF_PATH_WIDTHS" VALUE="17,17"/>
        <PARAMETER NAME="C_COEF_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_DATA_PATH_SRC" VALUE="0,1"/>
        <PARAMETER NAME="C_COEF_PATH_SRC" VALUE="0,0"/>
        <PARAMETER NAME="C_PX_PATH_SRC" VALUE="0,1"/>
        <PARAMETER NAME="C_DATA_PATH_SIGN" VALUE="0,0"/>
        <PARAMETER NAME="C_COEF_PATH_SIGN" VALUE="0,0"/>
        <PARAMETER NAME="C_ACCUM_PATH_WIDTHS" VALUE="32,32"/>
        <PARAMETER NAME="C_OUTPUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_OUTPUT_PATH_WIDTHS" VALUE="16,16"/>
        <PARAMETER NAME="C_ACCUM_OP_PATH_WIDTHS" VALUE="31,31"/>
        <PARAMETER NAME="C_EXT_MULT_CNFG" VALUE="none"/>
        <PARAMETER NAME="C_DATA_PATH_PSAMP_SRC" VALUE="0"/>
        <PARAMETER NAME="C_OP_PATH_PSAMP_SRC" VALUE="0"/>
        <PARAMETER NAME="C_NUM_MADDS" VALUE="9"/>
        <PARAMETER NAME="C_OPT_MADDS" VALUE="none"/>
        <PARAMETER NAME="C_OVERSAMPLING_RATE" VALUE="1"/>
        <PARAMETER NAME="C_INPUT_RATE" VALUE="8"/>
        <PARAMETER NAME="C_OUTPUT_RATE" VALUE="1"/>
        <PARAMETER NAME="C_DATA_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_COEF_MEMTYPE" VALUE="2"/>
        <PARAMETER NAME="C_IPBUFF_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPBUFF_MEMTYPE" VALUE="2"/>
        <PARAMETER NAME="C_DATAPATH_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_MEM_ARRANGEMENT" VALUE="1"/>
        <PARAMETER NAME="C_DATA_MEM_PACKING" VALUE="0"/>
        <PARAMETER NAME="C_COEF_MEM_PACKING" VALUE="0"/>
        <PARAMETER NAME="C_FILTS_PACKED" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="20"/>
        <PARAMETER NAME="C_HAS_ARESETn" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_DATA_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_S_DATA_HAS_FIFO" VALUE="1"/>
        <PARAMETER NAME="C_S_DATA_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_S_DATA_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_DATA_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_DATA_HAS_TREADY" VALUE="0"/>
        <PARAMETER NAME="C_M_DATA_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_M_DATA_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_DATA_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_CONFIG_CHANNEL" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_SYNC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_PACKET_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_RELOAD_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_fir_interpolation_0_0"/>
        <PARAMETER NAME="GUI_Behaviour" VALUE="Coregen"/>
        <PARAMETER NAME="CoefficientSource" VALUE="COE_File"/>
        <PARAMETER NAME="CoefficientVector" VALUE="6,0,-4,-3,5,6,-6,-13,7,44,64,44,7,-13,-6,6,5,-3,-4,0,6"/>
        <PARAMETER NAME="Coefficient_File" VALUE="../../../../imports/hdl/library/util_fir_int/coefile_int.coe"/>
        <PARAMETER NAME="Coefficient_Sets" VALUE="1"/>
        <PARAMETER NAME="Coefficient_Reload" VALUE="false"/>
        <PARAMETER NAME="Filter_Type" VALUE="Interpolation"/>
        <PARAMETER NAME="Rate_Change_Type" VALUE="Integer"/>
        <PARAMETER NAME="Interpolation_Rate" VALUE="8"/>
        <PARAMETER NAME="Decimation_Rate" VALUE="1"/>
        <PARAMETER NAME="Zero_Pack_Factor" VALUE="1"/>
        <PARAMETER NAME="Channel_Sequence" VALUE="Basic"/>
        <PARAMETER NAME="Number_Channels" VALUE="1"/>
        <PARAMETER NAME="Select_Pattern" VALUE="All"/>
        <PARAMETER NAME="Pattern_List" VALUE="P4-0,P4-1,P4-2,P4-3,P4-4"/>
        <PARAMETER NAME="Number_Paths" VALUE="2"/>
        <PARAMETER NAME="RateSpecification" VALUE="Frequency_Specification"/>
        <PARAMETER NAME="HardwareOversamplingRate" VALUE="1"/>
        <PARAMETER NAME="SamplePeriod" VALUE="1"/>
        <PARAMETER NAME="Sample_Frequency" VALUE="15.36"/>
        <PARAMETER NAME="Clock_Frequency" VALUE="122.88"/>
        <PARAMETER NAME="Coefficient_Sign" VALUE="Signed"/>
        <PARAMETER NAME="Quantization" VALUE="Integer_Coefficients"/>
        <PARAMETER NAME="Coefficient_Width" VALUE="16"/>
        <PARAMETER NAME="BestPrecision" VALUE="false"/>
        <PARAMETER NAME="Coefficient_Fractional_Bits" VALUE="0"/>
        <PARAMETER NAME="Coefficient_Structure" VALUE="Inferred"/>
        <PARAMETER NAME="Data_Sign" VALUE="Signed"/>
        <PARAMETER NAME="Data_Width" VALUE="16"/>
        <PARAMETER NAME="Data_Fractional_Bits" VALUE="15"/>
        <PARAMETER NAME="Output_Rounding_Mode" VALUE="Symmetric_Rounding_to_Zero"/>
        <PARAMETER NAME="Output_Width" VALUE="16"/>
        <PARAMETER NAME="Filter_Architecture" VALUE="Systolic_Multiply_Accumulate"/>
        <PARAMETER NAME="Optimization_Goal" VALUE="Area"/>
        <PARAMETER NAME="Optimization_Selection" VALUE="None"/>
        <PARAMETER NAME="Optimization_List" VALUE="None"/>
        <PARAMETER NAME="Data_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Coefficient_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Input_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Output_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Preference_For_Other_Storage" VALUE="Automatic"/>
        <PARAMETER NAME="Multi_Column_Support" VALUE="Automatic"/>
        <PARAMETER NAME="Inter_Column_Pipe_Length" VALUE="4"/>
        <PARAMETER NAME="ColumnConfig" VALUE="9"/>
        <PARAMETER NAME="DATA_Has_TLAST" VALUE="Not_Required"/>
        <PARAMETER NAME="M_DATA_Has_TREADY" VALUE="false"/>
        <PARAMETER NAME="S_DATA_Has_FIFO" VALUE="true"/>
        <PARAMETER NAME="S_DATA_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="M_DATA_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="DATA_TUSER_Width" VALUE="1"/>
        <PARAMETER NAME="S_CONFIG_Sync_Mode" VALUE="On_Vector"/>
        <PARAMETER NAME="S_CONFIG_Method" VALUE="Single"/>
        <PARAMETER NAME="Num_Reload_Slots" VALUE="1"/>
        <PARAMETER NAME="Has_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Has_ARESETn" VALUE="false"/>
        <PARAMETER NAME="Reset_Data_Vector" VALUE="true"/>
        <PARAMETER NAME="Blank_Output" VALUE="false"/>
        <PARAMETER NAME="Gen_MIF_from_Spec" VALUE="false"/>
        <PARAMETER NAME="Gen_MIF_from_COE" VALUE="false"/>
        <PARAMETER NAME="Reload_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Gen_MIF_Files" VALUE="false"/>
        <PARAMETER NAME="DisplayReloadOrder" VALUE="false"/>
        <PARAMETER NAME="Passband_Min" VALUE="0.0"/>
        <PARAMETER NAME="Passband_Max" VALUE="0.5"/>
        <PARAMETER NAME="Stopband_Min" VALUE="0.5"/>
        <PARAMETER NAME="Stopband_Max" VALUE="1.0"/>
        <PARAMETER NAME="Filter_Selection" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="axi_adrv9009_tx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_data_tvalid" SIGIS="undef" SIGNAME="tx_fir_interpolator_logic_and_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_logic_and_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_data_tready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="util_adrv9009_tx_upack_fifo_rd_data_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_tx_upack" PORT="fifo_rd_data_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_data_tvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="m_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="tx_fir_interpolator_fir_interpolation_0_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_out_mux_0" PORT="data_in_1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXIS_DATA" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_axi_adrv9009_tx_clkgen_0_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_data_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_data_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS_DATA" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_axi_adrv9009_tx_clkgen_0_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value path} size {attribs {resolve_type generated dependency path_size format long minimum {} maximum {}} value 2} stride {attribs {resolve_type generated dependency path_stride format long minimum {} maximum {}} value 16} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency out_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency out_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type generated dependency out_signed format bool minimum {} maximum {}} value true}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_data_valid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_valid} enabled {attribs {resolve_type generated dependency data_valid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_valid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chanid_bitoffset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_data_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="11" FULLNAME="/tx_fir_interpolator/fir_interpolation_1" HWVERSION="7.2" INSTANCE="tx_fir_interpolator_fir_interpolation_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fir_compiler" VLNV="xilinx.com:ip:fir_compiler:7.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fir_compiler;v=v7_2;d=pg149-fir-compiler.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_COMPONENT_NAME" VALUE="system_fir_interpolation_1_0"/>
        <PARAMETER NAME="C_COEF_FILE" VALUE="system_fir_interpolation_1_0.mif"/>
        <PARAMETER NAME="C_COEF_FILE_LINES" VALUE="72"/>
        <PARAMETER NAME="C_FILTER_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_INTERP_RATE" VALUE="8"/>
        <PARAMETER NAME="C_DECIM_RATE" VALUE="1"/>
        <PARAMETER NAME="C_ZERO_PACKING_FACTOR" VALUE="1"/>
        <PARAMETER NAME="C_SYMMETRY" VALUE="1"/>
        <PARAMETER NAME="C_NUM_FILTS" VALUE="1"/>
        <PARAMETER NAME="C_NUM_TAPS" VALUE="129"/>
        <PARAMETER NAME="C_NUM_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_CHANNEL_PATTERN" VALUE="fixed"/>
        <PARAMETER NAME="C_ROUND_MODE" VALUE="2"/>
        <PARAMETER NAME="C_COEF_RELOAD" VALUE="0"/>
        <PARAMETER NAME="C_NUM_RELOAD_SLOTS" VALUE="1"/>
        <PARAMETER NAME="C_COL_MODE" VALUE="1"/>
        <PARAMETER NAME="C_COL_PIPE_LEN" VALUE="4"/>
        <PARAMETER NAME="C_COL_CONFIG" VALUE="9"/>
        <PARAMETER NAME="C_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="C_DATA_PATH_WIDTHS" VALUE="16,16"/>
        <PARAMETER NAME="C_DATA_IP_PATH_WIDTHS" VALUE="16,16"/>
        <PARAMETER NAME="C_DATA_PX_PATH_WIDTHS" VALUE="16,16"/>
        <PARAMETER NAME="C_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_COEF_PATH_WIDTHS" VALUE="17,17"/>
        <PARAMETER NAME="C_COEF_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_DATA_PATH_SRC" VALUE="0,1"/>
        <PARAMETER NAME="C_COEF_PATH_SRC" VALUE="0,0"/>
        <PARAMETER NAME="C_PX_PATH_SRC" VALUE="0,1"/>
        <PARAMETER NAME="C_DATA_PATH_SIGN" VALUE="0,0"/>
        <PARAMETER NAME="C_COEF_PATH_SIGN" VALUE="0,0"/>
        <PARAMETER NAME="C_ACCUM_PATH_WIDTHS" VALUE="32,32"/>
        <PARAMETER NAME="C_OUTPUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_OUTPUT_PATH_WIDTHS" VALUE="16,16"/>
        <PARAMETER NAME="C_ACCUM_OP_PATH_WIDTHS" VALUE="31,31"/>
        <PARAMETER NAME="C_EXT_MULT_CNFG" VALUE="none"/>
        <PARAMETER NAME="C_DATA_PATH_PSAMP_SRC" VALUE="0"/>
        <PARAMETER NAME="C_OP_PATH_PSAMP_SRC" VALUE="0"/>
        <PARAMETER NAME="C_NUM_MADDS" VALUE="9"/>
        <PARAMETER NAME="C_OPT_MADDS" VALUE="none"/>
        <PARAMETER NAME="C_OVERSAMPLING_RATE" VALUE="1"/>
        <PARAMETER NAME="C_INPUT_RATE" VALUE="8"/>
        <PARAMETER NAME="C_OUTPUT_RATE" VALUE="1"/>
        <PARAMETER NAME="C_DATA_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_COEF_MEMTYPE" VALUE="2"/>
        <PARAMETER NAME="C_IPBUFF_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPBUFF_MEMTYPE" VALUE="2"/>
        <PARAMETER NAME="C_DATAPATH_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_MEM_ARRANGEMENT" VALUE="1"/>
        <PARAMETER NAME="C_DATA_MEM_PACKING" VALUE="0"/>
        <PARAMETER NAME="C_COEF_MEM_PACKING" VALUE="0"/>
        <PARAMETER NAME="C_FILTS_PACKED" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="20"/>
        <PARAMETER NAME="C_HAS_ARESETn" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_DATA_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_S_DATA_HAS_FIFO" VALUE="1"/>
        <PARAMETER NAME="C_S_DATA_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_S_DATA_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_DATA_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_DATA_HAS_TREADY" VALUE="0"/>
        <PARAMETER NAME="C_M_DATA_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_M_DATA_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_DATA_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_CONFIG_CHANNEL" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_SYNC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_PACKET_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_RELOAD_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_fir_interpolation_1_0"/>
        <PARAMETER NAME="GUI_Behaviour" VALUE="Coregen"/>
        <PARAMETER NAME="CoefficientSource" VALUE="COE_File"/>
        <PARAMETER NAME="CoefficientVector" VALUE="6,0,-4,-3,5,6,-6,-13,7,44,64,44,7,-13,-6,6,5,-3,-4,0,6"/>
        <PARAMETER NAME="Coefficient_File" VALUE="../../../../imports/hdl/library/util_fir_int/coefile_int.coe"/>
        <PARAMETER NAME="Coefficient_Sets" VALUE="1"/>
        <PARAMETER NAME="Coefficient_Reload" VALUE="false"/>
        <PARAMETER NAME="Filter_Type" VALUE="Interpolation"/>
        <PARAMETER NAME="Rate_Change_Type" VALUE="Integer"/>
        <PARAMETER NAME="Interpolation_Rate" VALUE="8"/>
        <PARAMETER NAME="Decimation_Rate" VALUE="1"/>
        <PARAMETER NAME="Zero_Pack_Factor" VALUE="1"/>
        <PARAMETER NAME="Channel_Sequence" VALUE="Basic"/>
        <PARAMETER NAME="Number_Channels" VALUE="1"/>
        <PARAMETER NAME="Select_Pattern" VALUE="All"/>
        <PARAMETER NAME="Pattern_List" VALUE="P4-0,P4-1,P4-2,P4-3,P4-4"/>
        <PARAMETER NAME="Number_Paths" VALUE="2"/>
        <PARAMETER NAME="RateSpecification" VALUE="Frequency_Specification"/>
        <PARAMETER NAME="HardwareOversamplingRate" VALUE="1"/>
        <PARAMETER NAME="SamplePeriod" VALUE="1"/>
        <PARAMETER NAME="Sample_Frequency" VALUE="15.36"/>
        <PARAMETER NAME="Clock_Frequency" VALUE="122.88"/>
        <PARAMETER NAME="Coefficient_Sign" VALUE="Signed"/>
        <PARAMETER NAME="Quantization" VALUE="Integer_Coefficients"/>
        <PARAMETER NAME="Coefficient_Width" VALUE="16"/>
        <PARAMETER NAME="BestPrecision" VALUE="false"/>
        <PARAMETER NAME="Coefficient_Fractional_Bits" VALUE="0"/>
        <PARAMETER NAME="Coefficient_Structure" VALUE="Inferred"/>
        <PARAMETER NAME="Data_Sign" VALUE="Signed"/>
        <PARAMETER NAME="Data_Width" VALUE="16"/>
        <PARAMETER NAME="Data_Fractional_Bits" VALUE="15"/>
        <PARAMETER NAME="Output_Rounding_Mode" VALUE="Symmetric_Rounding_to_Zero"/>
        <PARAMETER NAME="Output_Width" VALUE="16"/>
        <PARAMETER NAME="Filter_Architecture" VALUE="Systolic_Multiply_Accumulate"/>
        <PARAMETER NAME="Optimization_Goal" VALUE="Area"/>
        <PARAMETER NAME="Optimization_Selection" VALUE="None"/>
        <PARAMETER NAME="Optimization_List" VALUE="None"/>
        <PARAMETER NAME="Data_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Coefficient_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Input_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Output_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Preference_For_Other_Storage" VALUE="Automatic"/>
        <PARAMETER NAME="Multi_Column_Support" VALUE="Automatic"/>
        <PARAMETER NAME="Inter_Column_Pipe_Length" VALUE="4"/>
        <PARAMETER NAME="ColumnConfig" VALUE="9"/>
        <PARAMETER NAME="DATA_Has_TLAST" VALUE="Not_Required"/>
        <PARAMETER NAME="M_DATA_Has_TREADY" VALUE="false"/>
        <PARAMETER NAME="S_DATA_Has_FIFO" VALUE="true"/>
        <PARAMETER NAME="S_DATA_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="M_DATA_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="DATA_TUSER_Width" VALUE="1"/>
        <PARAMETER NAME="S_CONFIG_Sync_Mode" VALUE="On_Vector"/>
        <PARAMETER NAME="S_CONFIG_Method" VALUE="Single"/>
        <PARAMETER NAME="Num_Reload_Slots" VALUE="1"/>
        <PARAMETER NAME="Has_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Has_ARESETn" VALUE="false"/>
        <PARAMETER NAME="Reset_Data_Vector" VALUE="true"/>
        <PARAMETER NAME="Blank_Output" VALUE="false"/>
        <PARAMETER NAME="Gen_MIF_from_Spec" VALUE="false"/>
        <PARAMETER NAME="Gen_MIF_from_COE" VALUE="false"/>
        <PARAMETER NAME="Reload_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Gen_MIF_Files" VALUE="false"/>
        <PARAMETER NAME="DisplayReloadOrder" VALUE="false"/>
        <PARAMETER NAME="Passband_Min" VALUE="0.0"/>
        <PARAMETER NAME="Passband_Max" VALUE="0.5"/>
        <PARAMETER NAME="Stopband_Min" VALUE="0.5"/>
        <PARAMETER NAME="Stopband_Max" VALUE="1.0"/>
        <PARAMETER NAME="Filter_Selection" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="axi_adrv9009_tx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_data_tvalid" SIGIS="undef" SIGNAME="tx_fir_interpolator_logic_and_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_logic_and_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_data_tready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="util_adrv9009_tx_upack_fifo_rd_data_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_tx_upack" PORT="fifo_rd_data_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_data_tvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="m_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="tx_fir_interpolator_fir_interpolation_1_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_out_mux_1" PORT="data_in_1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXIS_DATA" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_axi_adrv9009_tx_clkgen_0_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_data_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_data_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS_DATA" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_axi_adrv9009_tx_clkgen_0_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value path} size {attribs {resolve_type generated dependency path_size format long minimum {} maximum {}} value 2} stride {attribs {resolve_type generated dependency path_stride format long minimum {} maximum {}} value 16} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency out_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency out_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type generated dependency out_signed format bool minimum {} maximum {}} value true}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_data_valid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_valid} enabled {attribs {resolve_type generated dependency data_valid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_valid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chanid_bitoffset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_data_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="11" FULLNAME="/tx_fir_interpolator/fir_interpolation_2" HWVERSION="7.2" INSTANCE="tx_fir_interpolator_fir_interpolation_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fir_compiler" VLNV="xilinx.com:ip:fir_compiler:7.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fir_compiler;v=v7_2;d=pg149-fir-compiler.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_COMPONENT_NAME" VALUE="system_fir_interpolation_2_0"/>
        <PARAMETER NAME="C_COEF_FILE" VALUE="system_fir_interpolation_2_0.mif"/>
        <PARAMETER NAME="C_COEF_FILE_LINES" VALUE="72"/>
        <PARAMETER NAME="C_FILTER_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_INTERP_RATE" VALUE="8"/>
        <PARAMETER NAME="C_DECIM_RATE" VALUE="1"/>
        <PARAMETER NAME="C_ZERO_PACKING_FACTOR" VALUE="1"/>
        <PARAMETER NAME="C_SYMMETRY" VALUE="1"/>
        <PARAMETER NAME="C_NUM_FILTS" VALUE="1"/>
        <PARAMETER NAME="C_NUM_TAPS" VALUE="129"/>
        <PARAMETER NAME="C_NUM_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_CHANNEL_PATTERN" VALUE="fixed"/>
        <PARAMETER NAME="C_ROUND_MODE" VALUE="2"/>
        <PARAMETER NAME="C_COEF_RELOAD" VALUE="0"/>
        <PARAMETER NAME="C_NUM_RELOAD_SLOTS" VALUE="1"/>
        <PARAMETER NAME="C_COL_MODE" VALUE="1"/>
        <PARAMETER NAME="C_COL_PIPE_LEN" VALUE="4"/>
        <PARAMETER NAME="C_COL_CONFIG" VALUE="9"/>
        <PARAMETER NAME="C_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="C_DATA_PATH_WIDTHS" VALUE="16,16"/>
        <PARAMETER NAME="C_DATA_IP_PATH_WIDTHS" VALUE="16,16"/>
        <PARAMETER NAME="C_DATA_PX_PATH_WIDTHS" VALUE="16,16"/>
        <PARAMETER NAME="C_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_COEF_PATH_WIDTHS" VALUE="17,17"/>
        <PARAMETER NAME="C_COEF_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_DATA_PATH_SRC" VALUE="0,1"/>
        <PARAMETER NAME="C_COEF_PATH_SRC" VALUE="0,0"/>
        <PARAMETER NAME="C_PX_PATH_SRC" VALUE="0,1"/>
        <PARAMETER NAME="C_DATA_PATH_SIGN" VALUE="0,0"/>
        <PARAMETER NAME="C_COEF_PATH_SIGN" VALUE="0,0"/>
        <PARAMETER NAME="C_ACCUM_PATH_WIDTHS" VALUE="32,32"/>
        <PARAMETER NAME="C_OUTPUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_OUTPUT_PATH_WIDTHS" VALUE="16,16"/>
        <PARAMETER NAME="C_ACCUM_OP_PATH_WIDTHS" VALUE="31,31"/>
        <PARAMETER NAME="C_EXT_MULT_CNFG" VALUE="none"/>
        <PARAMETER NAME="C_DATA_PATH_PSAMP_SRC" VALUE="0"/>
        <PARAMETER NAME="C_OP_PATH_PSAMP_SRC" VALUE="0"/>
        <PARAMETER NAME="C_NUM_MADDS" VALUE="9"/>
        <PARAMETER NAME="C_OPT_MADDS" VALUE="none"/>
        <PARAMETER NAME="C_OVERSAMPLING_RATE" VALUE="1"/>
        <PARAMETER NAME="C_INPUT_RATE" VALUE="8"/>
        <PARAMETER NAME="C_OUTPUT_RATE" VALUE="1"/>
        <PARAMETER NAME="C_DATA_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_COEF_MEMTYPE" VALUE="2"/>
        <PARAMETER NAME="C_IPBUFF_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPBUFF_MEMTYPE" VALUE="2"/>
        <PARAMETER NAME="C_DATAPATH_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_MEM_ARRANGEMENT" VALUE="1"/>
        <PARAMETER NAME="C_DATA_MEM_PACKING" VALUE="0"/>
        <PARAMETER NAME="C_COEF_MEM_PACKING" VALUE="0"/>
        <PARAMETER NAME="C_FILTS_PACKED" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="20"/>
        <PARAMETER NAME="C_HAS_ARESETn" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_DATA_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_S_DATA_HAS_FIFO" VALUE="1"/>
        <PARAMETER NAME="C_S_DATA_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_S_DATA_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_DATA_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_DATA_HAS_TREADY" VALUE="0"/>
        <PARAMETER NAME="C_M_DATA_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_M_DATA_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_DATA_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_CONFIG_CHANNEL" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_SYNC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_PACKET_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_RELOAD_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_fir_interpolation_2_0"/>
        <PARAMETER NAME="GUI_Behaviour" VALUE="Coregen"/>
        <PARAMETER NAME="CoefficientSource" VALUE="COE_File"/>
        <PARAMETER NAME="CoefficientVector" VALUE="6,0,-4,-3,5,6,-6,-13,7,44,64,44,7,-13,-6,6,5,-3,-4,0,6"/>
        <PARAMETER NAME="Coefficient_File" VALUE="../../../../imports/hdl/library/util_fir_int/coefile_int.coe"/>
        <PARAMETER NAME="Coefficient_Sets" VALUE="1"/>
        <PARAMETER NAME="Coefficient_Reload" VALUE="false"/>
        <PARAMETER NAME="Filter_Type" VALUE="Interpolation"/>
        <PARAMETER NAME="Rate_Change_Type" VALUE="Integer"/>
        <PARAMETER NAME="Interpolation_Rate" VALUE="8"/>
        <PARAMETER NAME="Decimation_Rate" VALUE="1"/>
        <PARAMETER NAME="Zero_Pack_Factor" VALUE="1"/>
        <PARAMETER NAME="Channel_Sequence" VALUE="Basic"/>
        <PARAMETER NAME="Number_Channels" VALUE="1"/>
        <PARAMETER NAME="Select_Pattern" VALUE="All"/>
        <PARAMETER NAME="Pattern_List" VALUE="P4-0,P4-1,P4-2,P4-3,P4-4"/>
        <PARAMETER NAME="Number_Paths" VALUE="2"/>
        <PARAMETER NAME="RateSpecification" VALUE="Frequency_Specification"/>
        <PARAMETER NAME="HardwareOversamplingRate" VALUE="1"/>
        <PARAMETER NAME="SamplePeriod" VALUE="1"/>
        <PARAMETER NAME="Sample_Frequency" VALUE="15.36"/>
        <PARAMETER NAME="Clock_Frequency" VALUE="122.88"/>
        <PARAMETER NAME="Coefficient_Sign" VALUE="Signed"/>
        <PARAMETER NAME="Quantization" VALUE="Integer_Coefficients"/>
        <PARAMETER NAME="Coefficient_Width" VALUE="16"/>
        <PARAMETER NAME="BestPrecision" VALUE="false"/>
        <PARAMETER NAME="Coefficient_Fractional_Bits" VALUE="0"/>
        <PARAMETER NAME="Coefficient_Structure" VALUE="Inferred"/>
        <PARAMETER NAME="Data_Sign" VALUE="Signed"/>
        <PARAMETER NAME="Data_Width" VALUE="16"/>
        <PARAMETER NAME="Data_Fractional_Bits" VALUE="15"/>
        <PARAMETER NAME="Output_Rounding_Mode" VALUE="Symmetric_Rounding_to_Zero"/>
        <PARAMETER NAME="Output_Width" VALUE="16"/>
        <PARAMETER NAME="Filter_Architecture" VALUE="Systolic_Multiply_Accumulate"/>
        <PARAMETER NAME="Optimization_Goal" VALUE="Area"/>
        <PARAMETER NAME="Optimization_Selection" VALUE="None"/>
        <PARAMETER NAME="Optimization_List" VALUE="None"/>
        <PARAMETER NAME="Data_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Coefficient_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Input_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Output_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Preference_For_Other_Storage" VALUE="Automatic"/>
        <PARAMETER NAME="Multi_Column_Support" VALUE="Automatic"/>
        <PARAMETER NAME="Inter_Column_Pipe_Length" VALUE="4"/>
        <PARAMETER NAME="ColumnConfig" VALUE="9"/>
        <PARAMETER NAME="DATA_Has_TLAST" VALUE="Not_Required"/>
        <PARAMETER NAME="M_DATA_Has_TREADY" VALUE="false"/>
        <PARAMETER NAME="S_DATA_Has_FIFO" VALUE="true"/>
        <PARAMETER NAME="S_DATA_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="M_DATA_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="DATA_TUSER_Width" VALUE="1"/>
        <PARAMETER NAME="S_CONFIG_Sync_Mode" VALUE="On_Vector"/>
        <PARAMETER NAME="S_CONFIG_Method" VALUE="Single"/>
        <PARAMETER NAME="Num_Reload_Slots" VALUE="1"/>
        <PARAMETER NAME="Has_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Has_ARESETn" VALUE="false"/>
        <PARAMETER NAME="Reset_Data_Vector" VALUE="true"/>
        <PARAMETER NAME="Blank_Output" VALUE="false"/>
        <PARAMETER NAME="Gen_MIF_from_Spec" VALUE="false"/>
        <PARAMETER NAME="Gen_MIF_from_COE" VALUE="false"/>
        <PARAMETER NAME="Reload_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Gen_MIF_Files" VALUE="false"/>
        <PARAMETER NAME="DisplayReloadOrder" VALUE="false"/>
        <PARAMETER NAME="Passband_Min" VALUE="0.0"/>
        <PARAMETER NAME="Passband_Max" VALUE="0.5"/>
        <PARAMETER NAME="Stopband_Min" VALUE="0.5"/>
        <PARAMETER NAME="Stopband_Max" VALUE="1.0"/>
        <PARAMETER NAME="Filter_Selection" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="axi_adrv9009_tx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_data_tvalid" SIGIS="undef" SIGNAME="tx_fir_interpolator_logic_and_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_logic_and_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_data_tready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="util_adrv9009_tx_upack_fifo_rd_data_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_tx_upack" PORT="fifo_rd_data_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_data_tvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="m_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="tx_fir_interpolator_fir_interpolation_2_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_out_mux_2" PORT="data_in_1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXIS_DATA" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_axi_adrv9009_tx_clkgen_0_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_data_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_data_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS_DATA" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_axi_adrv9009_tx_clkgen_0_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value path} size {attribs {resolve_type generated dependency path_size format long minimum {} maximum {}} value 2} stride {attribs {resolve_type generated dependency path_stride format long minimum {} maximum {}} value 16} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency out_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency out_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type generated dependency out_signed format bool minimum {} maximum {}} value true}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_data_valid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_valid} enabled {attribs {resolve_type generated dependency data_valid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_valid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chanid_bitoffset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_data_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="11" FULLNAME="/tx_fir_interpolator/fir_interpolation_3" HWVERSION="7.2" INSTANCE="tx_fir_interpolator_fir_interpolation_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fir_compiler" VLNV="xilinx.com:ip:fir_compiler:7.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fir_compiler;v=v7_2;d=pg149-fir-compiler.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_COMPONENT_NAME" VALUE="system_fir_interpolation_3_0"/>
        <PARAMETER NAME="C_COEF_FILE" VALUE="system_fir_interpolation_3_0.mif"/>
        <PARAMETER NAME="C_COEF_FILE_LINES" VALUE="72"/>
        <PARAMETER NAME="C_FILTER_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_INTERP_RATE" VALUE="8"/>
        <PARAMETER NAME="C_DECIM_RATE" VALUE="1"/>
        <PARAMETER NAME="C_ZERO_PACKING_FACTOR" VALUE="1"/>
        <PARAMETER NAME="C_SYMMETRY" VALUE="1"/>
        <PARAMETER NAME="C_NUM_FILTS" VALUE="1"/>
        <PARAMETER NAME="C_NUM_TAPS" VALUE="129"/>
        <PARAMETER NAME="C_NUM_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_CHANNEL_PATTERN" VALUE="fixed"/>
        <PARAMETER NAME="C_ROUND_MODE" VALUE="2"/>
        <PARAMETER NAME="C_COEF_RELOAD" VALUE="0"/>
        <PARAMETER NAME="C_NUM_RELOAD_SLOTS" VALUE="1"/>
        <PARAMETER NAME="C_COL_MODE" VALUE="1"/>
        <PARAMETER NAME="C_COL_PIPE_LEN" VALUE="4"/>
        <PARAMETER NAME="C_COL_CONFIG" VALUE="9"/>
        <PARAMETER NAME="C_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="C_DATA_PATH_WIDTHS" VALUE="16,16"/>
        <PARAMETER NAME="C_DATA_IP_PATH_WIDTHS" VALUE="16,16"/>
        <PARAMETER NAME="C_DATA_PX_PATH_WIDTHS" VALUE="16,16"/>
        <PARAMETER NAME="C_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_COEF_PATH_WIDTHS" VALUE="17,17"/>
        <PARAMETER NAME="C_COEF_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_DATA_PATH_SRC" VALUE="0,1"/>
        <PARAMETER NAME="C_COEF_PATH_SRC" VALUE="0,0"/>
        <PARAMETER NAME="C_PX_PATH_SRC" VALUE="0,1"/>
        <PARAMETER NAME="C_DATA_PATH_SIGN" VALUE="0,0"/>
        <PARAMETER NAME="C_COEF_PATH_SIGN" VALUE="0,0"/>
        <PARAMETER NAME="C_ACCUM_PATH_WIDTHS" VALUE="32,32"/>
        <PARAMETER NAME="C_OUTPUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_OUTPUT_PATH_WIDTHS" VALUE="16,16"/>
        <PARAMETER NAME="C_ACCUM_OP_PATH_WIDTHS" VALUE="31,31"/>
        <PARAMETER NAME="C_EXT_MULT_CNFG" VALUE="none"/>
        <PARAMETER NAME="C_DATA_PATH_PSAMP_SRC" VALUE="0"/>
        <PARAMETER NAME="C_OP_PATH_PSAMP_SRC" VALUE="0"/>
        <PARAMETER NAME="C_NUM_MADDS" VALUE="9"/>
        <PARAMETER NAME="C_OPT_MADDS" VALUE="none"/>
        <PARAMETER NAME="C_OVERSAMPLING_RATE" VALUE="1"/>
        <PARAMETER NAME="C_INPUT_RATE" VALUE="8"/>
        <PARAMETER NAME="C_OUTPUT_RATE" VALUE="1"/>
        <PARAMETER NAME="C_DATA_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_COEF_MEMTYPE" VALUE="2"/>
        <PARAMETER NAME="C_IPBUFF_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPBUFF_MEMTYPE" VALUE="2"/>
        <PARAMETER NAME="C_DATAPATH_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_MEM_ARRANGEMENT" VALUE="1"/>
        <PARAMETER NAME="C_DATA_MEM_PACKING" VALUE="0"/>
        <PARAMETER NAME="C_COEF_MEM_PACKING" VALUE="0"/>
        <PARAMETER NAME="C_FILTS_PACKED" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="20"/>
        <PARAMETER NAME="C_HAS_ARESETn" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_DATA_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_S_DATA_HAS_FIFO" VALUE="1"/>
        <PARAMETER NAME="C_S_DATA_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_S_DATA_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_DATA_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_DATA_HAS_TREADY" VALUE="0"/>
        <PARAMETER NAME="C_M_DATA_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_M_DATA_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_DATA_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_CONFIG_CHANNEL" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_SYNC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_PACKET_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_RELOAD_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_fir_interpolation_3_0"/>
        <PARAMETER NAME="GUI_Behaviour" VALUE="Coregen"/>
        <PARAMETER NAME="CoefficientSource" VALUE="COE_File"/>
        <PARAMETER NAME="CoefficientVector" VALUE="6,0,-4,-3,5,6,-6,-13,7,44,64,44,7,-13,-6,6,5,-3,-4,0,6"/>
        <PARAMETER NAME="Coefficient_File" VALUE="../../../../imports/hdl/library/util_fir_int/coefile_int.coe"/>
        <PARAMETER NAME="Coefficient_Sets" VALUE="1"/>
        <PARAMETER NAME="Coefficient_Reload" VALUE="false"/>
        <PARAMETER NAME="Filter_Type" VALUE="Interpolation"/>
        <PARAMETER NAME="Rate_Change_Type" VALUE="Integer"/>
        <PARAMETER NAME="Interpolation_Rate" VALUE="8"/>
        <PARAMETER NAME="Decimation_Rate" VALUE="1"/>
        <PARAMETER NAME="Zero_Pack_Factor" VALUE="1"/>
        <PARAMETER NAME="Channel_Sequence" VALUE="Basic"/>
        <PARAMETER NAME="Number_Channels" VALUE="1"/>
        <PARAMETER NAME="Select_Pattern" VALUE="All"/>
        <PARAMETER NAME="Pattern_List" VALUE="P4-0,P4-1,P4-2,P4-3,P4-4"/>
        <PARAMETER NAME="Number_Paths" VALUE="2"/>
        <PARAMETER NAME="RateSpecification" VALUE="Frequency_Specification"/>
        <PARAMETER NAME="HardwareOversamplingRate" VALUE="1"/>
        <PARAMETER NAME="SamplePeriod" VALUE="1"/>
        <PARAMETER NAME="Sample_Frequency" VALUE="15.36"/>
        <PARAMETER NAME="Clock_Frequency" VALUE="122.88"/>
        <PARAMETER NAME="Coefficient_Sign" VALUE="Signed"/>
        <PARAMETER NAME="Quantization" VALUE="Integer_Coefficients"/>
        <PARAMETER NAME="Coefficient_Width" VALUE="16"/>
        <PARAMETER NAME="BestPrecision" VALUE="false"/>
        <PARAMETER NAME="Coefficient_Fractional_Bits" VALUE="0"/>
        <PARAMETER NAME="Coefficient_Structure" VALUE="Inferred"/>
        <PARAMETER NAME="Data_Sign" VALUE="Signed"/>
        <PARAMETER NAME="Data_Width" VALUE="16"/>
        <PARAMETER NAME="Data_Fractional_Bits" VALUE="15"/>
        <PARAMETER NAME="Output_Rounding_Mode" VALUE="Symmetric_Rounding_to_Zero"/>
        <PARAMETER NAME="Output_Width" VALUE="16"/>
        <PARAMETER NAME="Filter_Architecture" VALUE="Systolic_Multiply_Accumulate"/>
        <PARAMETER NAME="Optimization_Goal" VALUE="Area"/>
        <PARAMETER NAME="Optimization_Selection" VALUE="None"/>
        <PARAMETER NAME="Optimization_List" VALUE="None"/>
        <PARAMETER NAME="Data_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Coefficient_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Input_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Output_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Preference_For_Other_Storage" VALUE="Automatic"/>
        <PARAMETER NAME="Multi_Column_Support" VALUE="Automatic"/>
        <PARAMETER NAME="Inter_Column_Pipe_Length" VALUE="4"/>
        <PARAMETER NAME="ColumnConfig" VALUE="9"/>
        <PARAMETER NAME="DATA_Has_TLAST" VALUE="Not_Required"/>
        <PARAMETER NAME="M_DATA_Has_TREADY" VALUE="false"/>
        <PARAMETER NAME="S_DATA_Has_FIFO" VALUE="true"/>
        <PARAMETER NAME="S_DATA_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="M_DATA_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="DATA_TUSER_Width" VALUE="1"/>
        <PARAMETER NAME="S_CONFIG_Sync_Mode" VALUE="On_Vector"/>
        <PARAMETER NAME="S_CONFIG_Method" VALUE="Single"/>
        <PARAMETER NAME="Num_Reload_Slots" VALUE="1"/>
        <PARAMETER NAME="Has_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Has_ARESETn" VALUE="false"/>
        <PARAMETER NAME="Reset_Data_Vector" VALUE="true"/>
        <PARAMETER NAME="Blank_Output" VALUE="false"/>
        <PARAMETER NAME="Gen_MIF_from_Spec" VALUE="false"/>
        <PARAMETER NAME="Gen_MIF_from_COE" VALUE="false"/>
        <PARAMETER NAME="Reload_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Gen_MIF_Files" VALUE="false"/>
        <PARAMETER NAME="DisplayReloadOrder" VALUE="false"/>
        <PARAMETER NAME="Passband_Min" VALUE="0.0"/>
        <PARAMETER NAME="Passband_Max" VALUE="0.5"/>
        <PARAMETER NAME="Stopband_Min" VALUE="0.5"/>
        <PARAMETER NAME="Stopband_Max" VALUE="1.0"/>
        <PARAMETER NAME="Filter_Selection" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="axi_adrv9009_tx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_data_tvalid" SIGIS="undef" SIGNAME="tx_fir_interpolator_logic_and_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_logic_and_3" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_data_tready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="util_adrv9009_tx_upack_fifo_rd_data_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_tx_upack" PORT="fifo_rd_data_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_data_tvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="m_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="tx_fir_interpolator_fir_interpolation_3_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_out_mux_3" PORT="data_in_1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXIS_DATA" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_axi_adrv9009_tx_clkgen_0_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_data_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_data_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS_DATA" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_axi_adrv9009_tx_clkgen_0_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value path} size {attribs {resolve_type generated dependency path_size format long minimum {} maximum {}} value 2} stride {attribs {resolve_type generated dependency path_stride format long minimum {} maximum {}} value 16} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency out_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency out_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type generated dependency out_signed format bool minimum {} maximum {}} value true}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_data_valid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_valid} enabled {attribs {resolve_type generated dependency data_valid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_valid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chanid_bitoffset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_data_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/tx_fir_interpolator/logic_and_0" HWVERSION="2.0" INSTANCE="tx_fir_interpolator_logic_and_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_logic_and_0_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="tx_fir_interpolator_rate_gen_pulse">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_rate_gen" PORT="pulse"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="tx_adrv9009_tpl_core_valid_slice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_valid_slice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="tx_fir_interpolator_logic_and_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_fir_interpolation_0" PORT="s_axis_data_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/tx_fir_interpolator/logic_and_1" HWVERSION="2.0" INSTANCE="tx_fir_interpolator_logic_and_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_logic_and_1_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="tx_fir_interpolator_rate_gen_pulse">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_rate_gen" PORT="pulse"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="tx_adrv9009_tpl_core_valid_slice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_valid_slice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="tx_fir_interpolator_logic_and_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_fir_interpolation_1" PORT="s_axis_data_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/tx_fir_interpolator/logic_and_2" HWVERSION="2.0" INSTANCE="tx_fir_interpolator_logic_and_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_logic_and_2_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="tx_fir_interpolator_rate_gen_pulse">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_rate_gen" PORT="pulse"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="tx_adrv9009_tpl_core_valid_slice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_valid_slice_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="tx_fir_interpolator_logic_and_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_fir_interpolation_2" PORT="s_axis_data_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/tx_fir_interpolator/logic_and_3" HWVERSION="2.0" INSTANCE="tx_fir_interpolator_logic_and_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_logic_and_3_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="tx_fir_interpolator_rate_gen_pulse">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_rate_gen" PORT="pulse"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="tx_adrv9009_tpl_core_valid_slice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_valid_slice_3" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="tx_fir_interpolator_logic_and_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_fir_interpolation_3" PORT="s_axis_data_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/tx_fir_interpolator/out_mux_0" HWVERSION="1.0" INSTANCE="tx_fir_interpolator_out_mux_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ad_bus_mux" VLNV="xilinx.com:module_ref:ad_bus_mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="system_out_mux_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="select_path" SIGIS="undef" SIGNAME="tx_fir_interpolator_cdc_sync_active_out_bits">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_cdc_sync_active" PORT="out_bits"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="valid_in_0" SIGIS="undef" SIGNAME="tx_adrv9009_tpl_core_valid_slice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_valid_slice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_in_0" SIGIS="undef" SIGNAME="tx_adrv9009_tpl_core_enable_slice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_enable_slice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data_in_0" RIGHT="0" SIGIS="undef" SIGNAME="util_adrv9009_tx_upack_fifo_rd_data_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_tx_upack" PORT="fifo_rd_data_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="valid_in_1" SIGIS="undef" SIGNAME="tx_fir_interpolator_rate_gen_pulse">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_rate_gen" PORT="pulse"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_in_1" SIGIS="undef" SIGNAME="tx_adrv9009_tpl_core_enable_slice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_enable_slice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data_in_1" RIGHT="0" SIGIS="undef" SIGNAME="tx_fir_interpolator_fir_interpolation_0_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_fir_interpolation_0" PORT="m_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="valid_out" SIGIS="undef" SIGNAME="tx_fir_interpolator_out_mux_0_valid_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="logic_or" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="enable_out" SIGIS="undef" SIGNAME="tx_fir_interpolator_out_mux_0_enable_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_tx_upack" PORT="enable_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="tx_fir_interpolator_out_mux_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_data_concat" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/tx_fir_interpolator/out_mux_1" HWVERSION="1.0" INSTANCE="tx_fir_interpolator_out_mux_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ad_bus_mux" VLNV="xilinx.com:module_ref:ad_bus_mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="system_out_mux_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="select_path" SIGIS="undef" SIGNAME="tx_fir_interpolator_cdc_sync_active_out_bits">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_cdc_sync_active" PORT="out_bits"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="valid_in_0" SIGIS="undef" SIGNAME="tx_adrv9009_tpl_core_valid_slice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_valid_slice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_in_0" SIGIS="undef" SIGNAME="tx_adrv9009_tpl_core_enable_slice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_enable_slice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data_in_0" RIGHT="0" SIGIS="undef" SIGNAME="util_adrv9009_tx_upack_fifo_rd_data_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_tx_upack" PORT="fifo_rd_data_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="valid_in_1" SIGIS="undef" SIGNAME="tx_fir_interpolator_rate_gen_pulse">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_rate_gen" PORT="pulse"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_in_1" SIGIS="undef" SIGNAME="tx_adrv9009_tpl_core_enable_slice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_enable_slice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data_in_1" RIGHT="0" SIGIS="undef" SIGNAME="tx_fir_interpolator_fir_interpolation_1_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_fir_interpolation_1" PORT="m_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="valid_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="enable_out" SIGIS="undef" SIGNAME="tx_fir_interpolator_out_mux_1_enable_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_tx_upack" PORT="enable_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="tx_fir_interpolator_out_mux_1_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_data_concat" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/tx_fir_interpolator/out_mux_2" HWVERSION="1.0" INSTANCE="tx_fir_interpolator_out_mux_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ad_bus_mux" VLNV="xilinx.com:module_ref:ad_bus_mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="system_out_mux_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="select_path" SIGIS="undef" SIGNAME="tx_fir_interpolator_cdc_sync_active_out_bits">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_cdc_sync_active" PORT="out_bits"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="valid_in_0" SIGIS="undef" SIGNAME="tx_adrv9009_tpl_core_valid_slice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_valid_slice_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_in_0" SIGIS="undef" SIGNAME="tx_adrv9009_tpl_core_enable_slice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_enable_slice_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data_in_0" RIGHT="0" SIGIS="undef" SIGNAME="util_adrv9009_tx_upack_fifo_rd_data_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_tx_upack" PORT="fifo_rd_data_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="valid_in_1" SIGIS="undef" SIGNAME="tx_fir_interpolator_rate_gen_pulse">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_rate_gen" PORT="pulse"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_in_1" SIGIS="undef" SIGNAME="tx_adrv9009_tpl_core_enable_slice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_enable_slice_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data_in_1" RIGHT="0" SIGIS="undef" SIGNAME="tx_fir_interpolator_fir_interpolation_2_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_fir_interpolation_2" PORT="m_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="valid_out" SIGIS="undef" SIGNAME="tx_fir_interpolator_out_mux_2_valid_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="logic_or" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="enable_out" SIGIS="undef" SIGNAME="tx_fir_interpolator_out_mux_2_enable_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_tx_upack" PORT="enable_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="tx_fir_interpolator_out_mux_2_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_data_concat" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/tx_fir_interpolator/out_mux_3" HWVERSION="1.0" INSTANCE="tx_fir_interpolator_out_mux_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ad_bus_mux" VLNV="xilinx.com:module_ref:ad_bus_mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="system_out_mux_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="select_path" SIGIS="undef" SIGNAME="tx_fir_interpolator_cdc_sync_active_out_bits">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_cdc_sync_active" PORT="out_bits"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="valid_in_0" SIGIS="undef" SIGNAME="tx_adrv9009_tpl_core_valid_slice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_valid_slice_3" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_in_0" SIGIS="undef" SIGNAME="tx_adrv9009_tpl_core_enable_slice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_enable_slice_3" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data_in_0" RIGHT="0" SIGIS="undef" SIGNAME="util_adrv9009_tx_upack_fifo_rd_data_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_tx_upack" PORT="fifo_rd_data_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="valid_in_1" SIGIS="undef" SIGNAME="tx_fir_interpolator_rate_gen_pulse">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_rate_gen" PORT="pulse"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_in_1" SIGIS="undef" SIGNAME="tx_adrv9009_tpl_core_enable_slice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_enable_slice_3" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data_in_1" RIGHT="0" SIGIS="undef" SIGNAME="tx_fir_interpolator_fir_interpolation_3_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_fir_interpolation_3" PORT="m_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="valid_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="enable_out" SIGIS="undef" SIGNAME="tx_fir_interpolator_out_mux_3_enable_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_adrv9009_tx_upack" PORT="enable_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="tx_fir_interpolator_out_mux_3_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_adrv9009_tpl_core_data_concat" PORT="In3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/tx_fir_interpolator/rate_gen" HWVERSION="1.0" INSTANCE="tx_fir_interpolator_rate_gen" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_pulse_gen" VLNV="xilinx.com:module_ref:util_pulse_gen:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="PULSE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="PULSE_PERIOD" VALUE="7"/>
        <PARAMETER NAME="Component_Name" VALUE="system_rate_gen_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="axi_adrv9009_tx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstn" SIGIS="rst" SIGNAME="tx_fir_interpolator_cdc_sync_active_out_bits">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_cdc_sync_active" PORT="out_bits"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pulse_width" RIGHT="0" SIGIS="undef" SIGNAME="GND_32_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_32" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pulse_period" RIGHT="0" SIGIS="undef" SIGNAME="GND_32_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_32" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="load_config" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pulse" SIGIS="undef" SIGNAME="tx_fir_interpolator_rate_gen_pulse">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_logic_and_0" PORT="Op1"/>
            <CONNECTION INSTANCE="tx_fir_interpolator_out_mux_0" PORT="valid_in_1"/>
            <CONNECTION INSTANCE="tx_fir_interpolator_logic_and_1" PORT="Op1"/>
            <CONNECTION INSTANCE="tx_fir_interpolator_out_mux_1" PORT="valid_in_1"/>
            <CONNECTION INSTANCE="tx_fir_interpolator_logic_and_2" PORT="Op1"/>
            <CONNECTION INSTANCE="tx_fir_interpolator_out_mux_2" PORT="valid_in_1"/>
            <CONNECTION INSTANCE="tx_fir_interpolator_logic_and_3" PORT="Op1"/>
            <CONNECTION INSTANCE="tx_fir_interpolator_out_mux_3" PORT="valid_in_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="pulse_counter" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/util_adrv9009_rx_cpack" HWVERSION="1.0" INSTANCE="util_adrv9009_rx_cpack" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_cpack2" VLNV="analog.com:user:util_cpack2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NUM_OF_CHANNELS" VALUE="4"/>
        <PARAMETER NAME="SAMPLES_PER_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="SAMPLE_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="system_util_adrv9009_rx_cpack_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="axi_adrv9009_rx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="adrv9009_rx_device_clk_rstgen_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adrv9009_rx_device_clk_rstgen" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_0" SIGIS="undef" SIGNAME="rx_fir_decimator_out_mux_0_enable_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_fir_decimator_out_mux_0" PORT="enable_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_1" SIGIS="undef" SIGNAME="rx_fir_decimator_out_mux_1_enable_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_fir_decimator_out_mux_1" PORT="enable_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_2" SIGIS="undef" SIGNAME="rx_fir_decimator_out_mux_2_enable_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_fir_decimator_out_mux_2" PORT="enable_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_3" SIGIS="undef" SIGNAME="rx_fir_decimator_out_mux_3_enable_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_fir_decimator_out_mux_3" PORT="enable_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="fifo_wr_en" SIGIS="undef" SIGNAME="rx_fir_decimator_out_mux_0_valid_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_fir_decimator_out_mux_0" PORT="valid_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fifo_wr_overflow" SIGIS="undef" SIGNAME="util_adrv9009_rx_cpack_fifo_wr_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_adrv9009_tpl_core_tpl_core" PORT="adc_dovf"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="fifo_wr_data_0" RIGHT="0" SIGIS="undef" SIGNAME="rx_fir_decimator_out_mux_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_fir_decimator_out_mux_0" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="fifo_wr_data_1" RIGHT="0" SIGIS="undef" SIGNAME="rx_fir_decimator_out_mux_1_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_fir_decimator_out_mux_1" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="fifo_wr_data_2" RIGHT="0" SIGIS="undef" SIGNAME="rx_fir_decimator_out_mux_2_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_fir_decimator_out_mux_2" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="fifo_wr_data_3" RIGHT="0" SIGIS="undef" SIGNAME="rx_fir_decimator_out_mux_3_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_fir_decimator_out_mux_3" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="packed_fifo_wr_en" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_fifo_wr_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_dma" PORT="fifo_wr_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="packed_fifo_wr_overflow" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_fifo_wr_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_dma" PORT="fifo_wr_overflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="packed_fifo_wr_sync" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_fifo_wr_sync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_dma" PORT="fifo_wr_sync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="packed_fifo_wr_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_dma_fifo_wr_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_dma" PORT="fifo_wr_din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="util_adrv9009_rx_cpack_packed_fifo_wr" NAME="packed_fifo_wr" TYPE="INITIATOR" VLNV="analog.com:interface:fifo_wr:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="EN" PHYSICAL="packed_fifo_wr_en"/>
            <PORTMAP LOGICAL="DATA" PHYSICAL="packed_fifo_wr_data"/>
            <PORTMAP LOGICAL="OVERFLOW" PHYSICAL="packed_fifo_wr_overflow"/>
            <PORTMAP LOGICAL="SYNC" PHYSICAL="packed_fifo_wr_sync"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/util_adrv9009_rx_os_cpack" HWVERSION="1.0" INSTANCE="util_adrv9009_rx_os_cpack" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_cpack2" VLNV="analog.com:user:util_cpack2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NUM_OF_CHANNELS" VALUE="4"/>
        <PARAMETER NAME="SAMPLES_PER_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="SAMPLE_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="system_util_adrv9009_rx_os_cpack_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="axi_adrv9009_rx_os_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="adrv9009_rx_os_device_clk_rstgen_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adrv9009_rx_os_device_clk_rstgen" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_0" SIGIS="undef" SIGNAME="rx_os_adrv9009_tpl_core_enable_slice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_enable_slice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_1" SIGIS="undef" SIGNAME="rx_os_adrv9009_tpl_core_enable_slice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_enable_slice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_2" SIGIS="undef" SIGNAME="rx_os_adrv9009_tpl_core_enable_slice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_enable_slice_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_3" SIGIS="undef" SIGNAME="rx_os_adrv9009_tpl_core_enable_slice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_enable_slice_3" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="fifo_wr_en" SIGIS="undef" SIGNAME="rx_os_adrv9009_tpl_core_valid_slice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_valid_slice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fifo_wr_overflow" SIGIS="undef" SIGNAME="util_adrv9009_rx_os_cpack_fifo_wr_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_tpl_core" PORT="adc_dovf"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="fifo_wr_data_0" RIGHT="0" SIGIS="undef" SIGNAME="rx_os_adrv9009_tpl_core_data_slice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_data_slice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="fifo_wr_data_1" RIGHT="0" SIGIS="undef" SIGNAME="rx_os_adrv9009_tpl_core_data_slice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_data_slice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="fifo_wr_data_2" RIGHT="0" SIGIS="undef" SIGNAME="rx_os_adrv9009_tpl_core_data_slice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_data_slice_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="fifo_wr_data_3" RIGHT="0" SIGIS="undef" SIGNAME="rx_os_adrv9009_tpl_core_data_slice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_os_adrv9009_tpl_core_data_slice_3" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="packed_fifo_wr_en" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_fifo_wr_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_dma" PORT="fifo_wr_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="packed_fifo_wr_overflow" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_fifo_wr_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_dma" PORT="fifo_wr_overflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="packed_fifo_wr_sync" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_fifo_wr_sync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_dma" PORT="fifo_wr_sync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="packed_fifo_wr_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_dma_fifo_wr_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_dma" PORT="fifo_wr_din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="util_adrv9009_rx_os_cpack_packed_fifo_wr" NAME="packed_fifo_wr" TYPE="INITIATOR" VLNV="analog.com:interface:fifo_wr:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="EN" PHYSICAL="packed_fifo_wr_en"/>
            <PORTMAP LOGICAL="DATA" PHYSICAL="packed_fifo_wr_data"/>
            <PORTMAP LOGICAL="OVERFLOW" PHYSICAL="packed_fifo_wr_overflow"/>
            <PORTMAP LOGICAL="SYNC" PHYSICAL="packed_fifo_wr_sync"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/util_adrv9009_tx_upack" HWVERSION="1.0" INSTANCE="util_adrv9009_tx_upack" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_upack2" VLNV="analog.com:user:util_upack2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NUM_OF_CHANNELS" VALUE="4"/>
        <PARAMETER NAME="SAMPLES_PER_CHANNEL" VALUE="2"/>
        <PARAMETER NAME="SAMPLE_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="system_util_adrv9009_tx_upack_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="axi_adrv9009_tx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="adrv9009_tx_device_clk_rstgen_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adrv9009_tx_device_clk_rstgen" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_0" SIGIS="undef" SIGNAME="tx_fir_interpolator_out_mux_0_enable_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_out_mux_0" PORT="enable_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_1" SIGIS="undef" SIGNAME="tx_fir_interpolator_out_mux_1_enable_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_out_mux_1" PORT="enable_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_2" SIGIS="undef" SIGNAME="tx_fir_interpolator_out_mux_2_enable_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_out_mux_2" PORT="enable_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_3" SIGIS="undef" SIGNAME="tx_fir_interpolator_out_mux_3_enable_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_out_mux_3" PORT="enable_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="fifo_rd_en" SIGIS="undef" SIGNAME="logic_or_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="logic_or" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fifo_rd_valid" SIGIS="undef"/>
        <PORT DIR="O" NAME="fifo_rd_underflow" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="fifo_rd_data_0" RIGHT="0" SIGIS="undef" SIGNAME="util_adrv9009_tx_upack_fifo_rd_data_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_fir_interpolation_0" PORT="s_axis_data_tdata"/>
            <CONNECTION INSTANCE="tx_fir_interpolator_out_mux_0" PORT="data_in_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="fifo_rd_data_1" RIGHT="0" SIGIS="undef" SIGNAME="util_adrv9009_tx_upack_fifo_rd_data_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_fir_interpolation_1" PORT="s_axis_data_tdata"/>
            <CONNECTION INSTANCE="tx_fir_interpolator_out_mux_1" PORT="data_in_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="fifo_rd_data_2" RIGHT="0" SIGIS="undef" SIGNAME="util_adrv9009_tx_upack_fifo_rd_data_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_fir_interpolation_2" PORT="s_axis_data_tdata"/>
            <CONNECTION INSTANCE="tx_fir_interpolator_out_mux_2" PORT="data_in_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="fifo_rd_data_3" RIGHT="0" SIGIS="undef" SIGNAME="util_adrv9009_tx_upack_fifo_rd_data_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_fir_interpolator_fir_interpolation_3" PORT="s_axis_data_tdata"/>
            <CONNECTION INSTANCE="tx_fir_interpolator_out_mux_3" PORT="data_in_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_valid" SIGIS="undef" SIGNAME="VCC_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VCC_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_ready" SIGIS="undef" SIGNAME="util_adrv9009_tx_upack_s_axis_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_dacfifo" PORT="dac_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axis_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_dacfifo_dac_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_dacfifo" PORT="dac_data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="s_axis" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_axi_adrv9009_tx_clkgen_0_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_ready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_valid"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_data"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/util_adrv9009_xcvr" HWVERSION="1.0" INSTANCE="util_adrv9009_xcvr" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_adxcvr" VLNV="analog.com:user:util_adxcvr:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="XCVR_TYPE" VALUE="8"/>
        <PARAMETER NAME="QPLL_REFCLK_DIV" VALUE="1"/>
        <PARAMETER NAME="QPLL_FBDIV_RATIO" VALUE="1"/>
        <PARAMETER NAME="POR_CFG" VALUE="0x0006"/>
        <PARAMETER NAME="PPF0_CFG" VALUE="0x0600"/>
        <PARAMETER NAME="QPLL_CFG" VALUE="&quot;000011010000000000110000001&quot;"/>
        <PARAMETER NAME="QPLL_FBDIV" VALUE="&quot;0001010000&quot;"/>
        <PARAMETER NAME="QPLL_CFG0" VALUE="0x331C"/>
        <PARAMETER NAME="QPLL_CFG1" VALUE="0xD038"/>
        <PARAMETER NAME="QPLL_CFG1_G3" VALUE="0xD038"/>
        <PARAMETER NAME="QPLL_CFG2" VALUE="0x0FC0"/>
        <PARAMETER NAME="QPLL_CFG2_G3" VALUE="0x0FC0"/>
        <PARAMETER NAME="QPLL_CFG3" VALUE="0x0120"/>
        <PARAMETER NAME="QPLL_CFG4" VALUE="0x0003"/>
        <PARAMETER NAME="QPLL_CP_G3" VALUE="&quot;0000011111&quot;"/>
        <PARAMETER NAME="QPLL_LPF" VALUE="&quot;0100110111&quot;"/>
        <PARAMETER NAME="QPLL_CP" VALUE="&quot;0001111111&quot;"/>
        <PARAMETER NAME="GTY4_PPF0_CFG" VALUE="0x0800"/>
        <PARAMETER NAME="CPLL_FBDIV" VALUE="4"/>
        <PARAMETER NAME="CPLL_FBDIV_4_5" VALUE="5"/>
        <PARAMETER NAME="CPLL_CFG0" VALUE="0x01FA"/>
        <PARAMETER NAME="CPLL_CFG1" VALUE="0x0023"/>
        <PARAMETER NAME="CPLL_CFG2" VALUE="0x0002"/>
        <PARAMETER NAME="CPLL_CFG3" VALUE="0x0000"/>
        <PARAMETER NAME="GTH4_CH_HSPMUX" VALUE="0x2424"/>
        <PARAMETER NAME="GTH4_PREIQ_FREQ_BST" VALUE="0"/>
        <PARAMETER NAME="GTH4_RXPI_CFG0" VALUE="0x0002"/>
        <PARAMETER NAME="GTH4_RXPI_CFG1" VALUE="0x0015"/>
        <PARAMETER NAME="GTY4_CH_HSPMUX" VALUE="0x2020"/>
        <PARAMETER NAME="GTY4_PREIQ_FREQ_BST" VALUE="0"/>
        <PARAMETER NAME="GTY4_RTX_BUF_CML_CTRL" VALUE="&quot;011&quot;"/>
        <PARAMETER NAME="GTY4_RXPI_CFG0" VALUE="0x0100"/>
        <PARAMETER NAME="TX_NUM_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="TX_OUT_DIV" VALUE="1"/>
        <PARAMETER NAME="TX_CLK25_DIV" VALUE="10"/>
        <PARAMETER NAME="TX_LANE_INVERT" VALUE="0"/>
        <PARAMETER NAME="TX_PI_BIASSET" VALUE="1"/>
        <PARAMETER NAME="TXPI_CFG" VALUE="0x0054"/>
        <PARAMETER NAME="A_TXDIFFCTRL" VALUE="&quot;10110&quot;"/>
        <PARAMETER NAME="RX_NUM_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="RX_OUT_DIV" VALUE="1"/>
        <PARAMETER NAME="RX_CLK25_DIV" VALUE="10"/>
        <PARAMETER NAME="RX_DFE_LPM_CFG" VALUE="0x0104"/>
        <PARAMETER NAME="RX_PMA_CFG" VALUE="0x001E7080"/>
        <PARAMETER NAME="RX_CDR_CFG" VALUE="0x0b000023ff10400020"/>
        <PARAMETER NAME="RXCDR_CFG0" VALUE="0x0002"/>
        <PARAMETER NAME="RXCDR_CFG2_GEN2" VALUE="&quot;1001100101&quot;"/>
        <PARAMETER NAME="RXCDR_CFG2_GEN4" VALUE="0x00B4"/>
        <PARAMETER NAME="RXCDR_CFG3" VALUE="0x0012"/>
        <PARAMETER NAME="RXCDR_CFG3_GEN2" VALUE="&quot;011010&quot;"/>
        <PARAMETER NAME="RXCDR_CFG3_GEN3" VALUE="0x0012"/>
        <PARAMETER NAME="RXCDR_CFG3_GEN4" VALUE="0x0024"/>
        <PARAMETER NAME="RX_LANE_INVERT" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_util_adrv9009_xcvr_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="up_rstn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99990005" DIR="I" NAME="up_clk" SIGIS="clk" SIGNAME="sys_ps8_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ps8" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="qpll_ref_clk_0" SIGIS="clk" SIGNAME="External_Ports_tx_ref_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_ref_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_qpll_rst_0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_pll_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_pll_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="cpll_ref_clk_0" SIGIS="clk" SIGNAME="External_Ports_rx_ref_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_ref_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_cpll_rst_0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_pll_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="up_pll_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_0_p" SIGIS="undef" SIGNAME="External_Ports_rx_data_0_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_data_0_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_0_n" SIGIS="undef" SIGNAME="External_Ports_rx_data_0_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_data_0_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="rx_out_clk_0" SIGIS="clk" SIGNAME="util_adrv9009_xcvr_rx_out_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_clkgen" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="rx_clk_0" SIGIS="clk" SIGNAME="axi_adrv9009_rx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rx_charisk_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_phy_charisk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx" PORT="phy_charisk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rx_disperr_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_phy_disperr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx" PORT="phy_disperr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rx_notintable_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_phy_notintable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx" PORT="phy_notintable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rx_data_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_phy_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx" PORT="phy_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_calign_0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_phy_en_char_align">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx" PORT="phy_en_char_align"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_0_p" SIGIS="undef" SIGNAME="util_adrv9009_xcvr_tx_0_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_data_0_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_0_n" SIGIS="undef" SIGNAME="util_adrv9009_xcvr_tx_0_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_data_0_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="tx_out_clk_0" SIGIS="clk" SIGNAME="util_adrv9009_xcvr_tx_out_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_clkgen" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="tx_clk_0" SIGIS="clk" SIGNAME="axi_adrv9009_tx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="tx_charisk_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_phy_charisk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx" PORT="phy_charisk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="tx_data_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_phy_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx" PORT="phy_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_cm_enb_0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_cm_enb_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_cm_enb_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="up_cm_addr_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_cm_addr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_cm_addr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_cm_wr_0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_cm_wr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_cm_wr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_cm_wdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_cm_wdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_cm_wdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_cm_rdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_cm_rdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_cm_rdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_cm_ready_0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_cm_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_cm_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_enb_0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_es_enb_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="up_es_enb_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="up_es_addr_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_es_addr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="up_es_addr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_wr_0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_es_wr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="up_es_wr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_es_wdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_es_wdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="up_es_wdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_es_rdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_es_rdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="up_es_rdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_ready_0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_es_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="up_es_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_reset_0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_es_reset_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="up_es_reset_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_rx_pll_locked_0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_pll_locked_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="up_ch_pll_locked_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_rst_0" SIGIS="rst" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="up_ch_rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_user_ready_0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_user_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="up_ch_user_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_rx_rst_done_0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_rst_done_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="up_ch_rst_done_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_lpm_dfe_n_0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_lpm_dfe_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="up_ch_lpm_dfe_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_rx_rate_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_rate_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="up_ch_rate_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="up_rx_sys_clk_sel_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_sys_clk_sel_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="up_ch_sys_clk_sel_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_rx_out_clk_sel_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_out_clk_sel_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="up_ch_out_clk_sel_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_enb_0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_enb_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="up_ch_enb_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="up_rx_addr_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_addr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="up_ch_addr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_wr_0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_wr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="up_ch_wr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_rx_wdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_wdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="up_ch_wdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_rx_rdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_rdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="up_ch_rdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_rx_ready_0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="up_ch_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_tx_pll_locked_0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_pll_locked_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_pll_locked_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_rst_0" SIGIS="rst" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_user_ready_0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_user_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_user_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_tx_rst_done_0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_rst_done_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_rst_done_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_lpm_dfe_n_0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_lpm_dfe_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_lpm_dfe_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_tx_rate_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_rate_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_rate_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="up_tx_sys_clk_sel_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_sys_clk_sel_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_sys_clk_sel_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_tx_out_clk_sel_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_out_clk_sel_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_out_clk_sel_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="up_tx_diffctrl_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_tx_diffctrl_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_tx_diffctrl_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="up_tx_postcursor_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_tx_postcursor_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_tx_postcursor_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="up_tx_precursor_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_tx_precursor_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_tx_precursor_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_enb_0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_enb_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_enb_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="up_tx_addr_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_addr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_addr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_wr_0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_wr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_wr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_tx_wdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_wdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_wdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_tx_rdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_rdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_rdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_tx_ready_0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="cpll_ref_clk_1" SIGIS="clk" SIGNAME="External_Ports_rx_ref_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_ref_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_cpll_rst_1" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_pll_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="up_pll_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_1_p" SIGIS="undef" SIGNAME="External_Ports_rx_data_1_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_data_1_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_1_n" SIGIS="undef" SIGNAME="External_Ports_rx_data_1_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_data_1_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="rx_out_clk_1" SIGIS="clk"/>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="rx_clk_1" SIGIS="clk" SIGNAME="axi_adrv9009_rx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rx_charisk_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_phy_charisk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx" PORT="phy_charisk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rx_disperr_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_phy_disperr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx" PORT="phy_disperr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rx_notintable_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_phy_notintable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx" PORT="phy_notintable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rx_data_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_phy_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx" PORT="phy_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_calign_1" SIGIS="undef" SIGNAME="axi_adrv9009_rx_jesd_rx_phy_en_char_align">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_jesd_rx" PORT="phy_en_char_align"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_1_p" SIGIS="undef" SIGNAME="util_adrv9009_xcvr_tx_1_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_data_1_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_1_n" SIGIS="undef" SIGNAME="util_adrv9009_xcvr_tx_1_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_data_1_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="tx_out_clk_1" SIGIS="clk"/>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="tx_clk_1" SIGIS="clk" SIGNAME="axi_adrv9009_tx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="tx_charisk_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_phy_charisk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx" PORT="phy_charisk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="tx_data_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_phy_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx" PORT="phy_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_enb_1" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_es_enb_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="up_es_enb_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="up_es_addr_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_es_addr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="up_es_addr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_wr_1" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_es_wr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="up_es_wr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_es_wdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_es_wdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="up_es_wdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_es_rdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_es_rdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="up_es_rdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_ready_1" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_es_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="up_es_ready_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_reset_1" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_es_reset_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="up_es_reset_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_rx_pll_locked_1" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_pll_locked_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="up_ch_pll_locked_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_rst_1" SIGIS="rst" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_rst_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="up_ch_rst_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_user_ready_1" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_user_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="up_ch_user_ready_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_rx_rst_done_1" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_rst_done_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="up_ch_rst_done_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_lpm_dfe_n_1" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_lpm_dfe_n_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="up_ch_lpm_dfe_n_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_rx_rate_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_rate_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="up_ch_rate_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="up_rx_sys_clk_sel_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_sys_clk_sel_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="up_ch_sys_clk_sel_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_rx_out_clk_sel_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_out_clk_sel_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="up_ch_out_clk_sel_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_enb_1" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_enb_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="up_ch_enb_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="up_rx_addr_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_addr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="up_ch_addr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_wr_1" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_wr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="up_ch_wr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_rx_wdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_wdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="up_ch_wdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_rx_rdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_rdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="up_ch_rdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_rx_ready_1" SIGIS="undef" SIGNAME="axi_adrv9009_rx_xcvr_up_ch_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_xcvr" PORT="up_ch_ready_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_tx_pll_locked_1" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_pll_locked_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_pll_locked_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_rst_1" SIGIS="rst" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_rst_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_rst_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_user_ready_1" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_user_ready_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_user_ready_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_tx_rst_done_1" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_rst_done_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_rst_done_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_lpm_dfe_n_1" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_lpm_dfe_n_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_lpm_dfe_n_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_tx_rate_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_rate_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_rate_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="up_tx_sys_clk_sel_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_sys_clk_sel_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_sys_clk_sel_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_tx_out_clk_sel_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_out_clk_sel_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_out_clk_sel_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="up_tx_diffctrl_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_tx_diffctrl_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_tx_diffctrl_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="up_tx_postcursor_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_tx_postcursor_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_tx_postcursor_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="up_tx_precursor_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_tx_precursor_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_tx_precursor_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_enb_1" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_enb_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_enb_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="up_tx_addr_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_addr_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_addr_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_wr_1" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_wr_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_wr_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_tx_wdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_wdata_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_wdata_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_tx_rdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_rdata_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_rdata_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_tx_ready_1" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_ready_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_ready_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="cpll_ref_clk_2" SIGIS="clk" SIGNAME="External_Ports_rx_ref_clk_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_ref_clk_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_cpll_rst_2" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_pll_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="up_pll_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_2_p" SIGIS="undef" SIGNAME="External_Ports_rx_data_2_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_data_2_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_2_n" SIGIS="undef" SIGNAME="External_Ports_rx_data_2_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_data_2_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="rx_out_clk_2" SIGIS="clk" SIGNAME="util_adrv9009_xcvr_rx_out_clk_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_clkgen" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="rx_clk_2" SIGIS="clk" SIGNAME="axi_adrv9009_rx_os_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rx_charisk_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_phy_charisk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx" PORT="phy_charisk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rx_disperr_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_phy_disperr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx" PORT="phy_disperr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rx_notintable_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_phy_notintable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx" PORT="phy_notintable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rx_data_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_phy_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx" PORT="phy_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_calign_2" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_phy_en_char_align">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx" PORT="phy_en_char_align"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_2_p" SIGIS="undef" SIGNAME="util_adrv9009_xcvr_tx_2_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_data_2_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_2_n" SIGIS="undef" SIGNAME="util_adrv9009_xcvr_tx_2_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_data_2_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="tx_out_clk_2" SIGIS="clk"/>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="tx_clk_2" SIGIS="clk" SIGNAME="axi_adrv9009_tx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="tx_charisk_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_phy_charisk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx" PORT="phy_charisk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="tx_data_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_phy_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx" PORT="phy_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_enb_2" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_es_enb_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="up_es_enb_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="up_es_addr_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_es_addr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="up_es_addr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_wr_2" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_es_wr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="up_es_wr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_es_wdata_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_es_wdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="up_es_wdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_es_rdata_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_es_rdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="up_es_rdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_ready_2" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_es_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="up_es_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_reset_2" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_es_reset_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="up_es_reset_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_rx_pll_locked_2" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_pll_locked_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="up_ch_pll_locked_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_rst_2" SIGIS="rst" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="up_ch_rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_user_ready_2" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_user_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="up_ch_user_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_rx_rst_done_2" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_rst_done_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="up_ch_rst_done_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_lpm_dfe_n_2" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_lpm_dfe_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="up_ch_lpm_dfe_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_rx_rate_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_rate_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="up_ch_rate_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="up_rx_sys_clk_sel_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_sys_clk_sel_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="up_ch_sys_clk_sel_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_rx_out_clk_sel_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_out_clk_sel_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="up_ch_out_clk_sel_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_enb_2" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_enb_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="up_ch_enb_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="up_rx_addr_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_addr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="up_ch_addr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_wr_2" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_wr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="up_ch_wr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_rx_wdata_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_wdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="up_ch_wdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_rx_rdata_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_rdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="up_ch_rdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_rx_ready_2" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="up_ch_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_tx_pll_locked_2" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_pll_locked_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_pll_locked_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_rst_2" SIGIS="rst" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_rst_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_rst_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_user_ready_2" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_user_ready_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_user_ready_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_tx_rst_done_2" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_rst_done_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_rst_done_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_lpm_dfe_n_2" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_lpm_dfe_n_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_lpm_dfe_n_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_tx_rate_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_rate_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_rate_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="up_tx_sys_clk_sel_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_sys_clk_sel_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_sys_clk_sel_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_tx_out_clk_sel_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_out_clk_sel_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_out_clk_sel_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="up_tx_diffctrl_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_tx_diffctrl_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_tx_diffctrl_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="up_tx_postcursor_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_tx_postcursor_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_tx_postcursor_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="up_tx_precursor_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_tx_precursor_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_tx_precursor_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_enb_2" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_enb_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_enb_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="up_tx_addr_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_addr_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_addr_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_wr_2" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_wr_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_wr_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_tx_wdata_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_wdata_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_wdata_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_tx_rdata_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_rdata_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_rdata_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_tx_ready_2" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_ready_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_ready_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="cpll_ref_clk_3" SIGIS="clk" SIGNAME="External_Ports_rx_ref_clk_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_ref_clk_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_cpll_rst_3" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_pll_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="up_pll_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_3_p" SIGIS="undef" SIGNAME="External_Ports_rx_data_3_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_data_3_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_3_n" SIGIS="undef" SIGNAME="External_Ports_rx_data_3_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_data_3_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="rx_out_clk_3" SIGIS="clk"/>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="rx_clk_3" SIGIS="clk" SIGNAME="axi_adrv9009_rx_os_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rx_charisk_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_phy_charisk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx" PORT="phy_charisk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rx_disperr_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_phy_disperr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx" PORT="phy_disperr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rx_notintable_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_phy_notintable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx" PORT="phy_notintable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rx_data_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_phy_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx" PORT="phy_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_calign_3" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_jesd_rx_phy_en_char_align">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_jesd_rx" PORT="phy_en_char_align"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_3_p" SIGIS="undef" SIGNAME="util_adrv9009_xcvr_tx_3_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_data_3_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_3_n" SIGIS="undef" SIGNAME="util_adrv9009_xcvr_tx_3_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_data_3_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="tx_out_clk_3" SIGIS="clk"/>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="tx_clk_3" SIGIS="clk" SIGNAME="axi_adrv9009_tx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="tx_charisk_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_phy_charisk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx" PORT="phy_charisk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="tx_data_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_jesd_tx_phy_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_jesd_tx" PORT="phy_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_enb_3" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_es_enb_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="up_es_enb_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="up_es_addr_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_es_addr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="up_es_addr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_wr_3" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_es_wr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="up_es_wr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_es_wdata_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_es_wdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="up_es_wdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_es_rdata_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_es_rdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="up_es_rdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_ready_3" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_es_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="up_es_ready_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_reset_3" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_es_reset_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="up_es_reset_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_rx_pll_locked_3" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_pll_locked_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="up_ch_pll_locked_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_rst_3" SIGIS="rst" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_rst_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="up_ch_rst_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_user_ready_3" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_user_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="up_ch_user_ready_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_rx_rst_done_3" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_rst_done_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="up_ch_rst_done_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_lpm_dfe_n_3" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_lpm_dfe_n_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="up_ch_lpm_dfe_n_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_rx_rate_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_rate_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="up_ch_rate_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="up_rx_sys_clk_sel_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_sys_clk_sel_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="up_ch_sys_clk_sel_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_rx_out_clk_sel_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_out_clk_sel_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="up_ch_out_clk_sel_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_enb_3" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_enb_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="up_ch_enb_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="up_rx_addr_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_addr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="up_ch_addr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_wr_3" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_wr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="up_ch_wr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_rx_wdata_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_wdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="up_ch_wdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_rx_rdata_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_rdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="up_ch_rdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_rx_ready_3" SIGIS="undef" SIGNAME="axi_adrv9009_rx_os_xcvr_up_ch_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_rx_os_xcvr" PORT="up_ch_ready_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_tx_pll_locked_3" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_pll_locked_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_pll_locked_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_rst_3" SIGIS="rst" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_rst_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_rst_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_user_ready_3" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_user_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_user_ready_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_tx_rst_done_3" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_rst_done_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_rst_done_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_lpm_dfe_n_3" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_lpm_dfe_n_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_lpm_dfe_n_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_tx_rate_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_rate_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_rate_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="up_tx_sys_clk_sel_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_sys_clk_sel_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_sys_clk_sel_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_tx_out_clk_sel_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_out_clk_sel_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_out_clk_sel_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="up_tx_diffctrl_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_tx_diffctrl_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_tx_diffctrl_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="up_tx_postcursor_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_tx_postcursor_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_tx_postcursor_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="up_tx_precursor_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_tx_precursor_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_tx_precursor_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_enb_3" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_enb_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_enb_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="up_tx_addr_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_addr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_addr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_wr_3" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_wr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_wr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_tx_wdata_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_wdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_wdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_tx_rdata_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_rdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_rdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_tx_ready_3" SIGIS="undef" SIGNAME="axi_adrv9009_tx_xcvr_up_ch_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_adrv9009_tx_xcvr" PORT="up_ch_ready_1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_adrv9009_tx_xcvr_up_cm_0" NAME="up_cm_0" TYPE="TARGET" VLNV="analog.com:interface:if_xcvr_cm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_cm_enb_0"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_cm_addr_0"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_cm_wr_0"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_cm_wdata_0"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_cm_rdata_0"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_cm_ready_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_rx_xcvr_up_es_0" NAME="up_es_0" TYPE="TARGET" VLNV="analog.com:interface:if_xcvr_cm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_es_enb_0"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_es_addr_0"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_es_wr_0"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_es_wdata_0"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_es_rdata_0"/>
            <PORTMAP LOGICAL="reset" PHYSICAL="up_es_reset_0"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_es_ready_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_rx_xcvr_up_ch_0" NAME="up_rx_0" TYPE="TARGET" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_rx_pll_locked_0"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_rx_rst_0"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_rx_user_ready_0"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_rx_rst_done_0"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_rx_lpm_dfe_n_0"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_rx_rate_0"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_rx_sys_clk_sel_0"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_rx_out_clk_sel_0"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_rx_enb_0"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_rx_addr_0"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_rx_wr_0"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_rx_wdata_0"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_rx_rdata_0"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_rx_ready_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_tx_xcvr_up_ch_0" NAME="up_tx_0" TYPE="TARGET" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_tx_pll_locked_0"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_tx_rst_0"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_tx_user_ready_0"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_tx_rst_done_0"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_tx_lpm_dfe_n_0"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_tx_rate_0"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_tx_sys_clk_sel_0"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_tx_out_clk_sel_0"/>
            <PORTMAP LOGICAL="tx_diffctrl" PHYSICAL="up_tx_diffctrl_0"/>
            <PORTMAP LOGICAL="tx_postcursor" PHYSICAL="up_tx_postcursor_0"/>
            <PORTMAP LOGICAL="tx_precursor" PHYSICAL="up_tx_precursor_0"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_tx_enb_0"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_tx_addr_0"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_tx_wr_0"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_tx_wdata_0"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_tx_rdata_0"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_tx_ready_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="util_adrv9009_xcvr_rx_0" NAME="rx_0" TYPE="INITIATOR" VLNV="xilinx.com:display_jesd204:jesd204_rx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxcharisk" PHYSICAL="rx_charisk_0"/>
            <PORTMAP LOGICAL="rxnotintable" PHYSICAL="rx_notintable_0"/>
            <PORTMAP LOGICAL="rxdisperr" PHYSICAL="rx_disperr_0"/>
            <PORTMAP LOGICAL="rxdata" PHYSICAL="rx_data_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_tx_jesd_tx_tx_phy0" NAME="tx_0" TYPE="TARGET" VLNV="xilinx.com:display_jesd204:jesd204_tx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="txcharisk" PHYSICAL="tx_charisk_0"/>
            <PORTMAP LOGICAL="txdata" PHYSICAL="tx_data_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_rx_xcvr_up_es_1" NAME="up_es_1" TYPE="TARGET" VLNV="analog.com:interface:if_xcvr_cm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_es_enb_1"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_es_addr_1"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_es_wr_1"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_es_wdata_1"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_es_rdata_1"/>
            <PORTMAP LOGICAL="reset" PHYSICAL="up_es_reset_1"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_es_ready_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_rx_xcvr_up_ch_1" NAME="up_rx_1" TYPE="TARGET" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_rx_pll_locked_1"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_rx_rst_1"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_rx_user_ready_1"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_rx_rst_done_1"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_rx_lpm_dfe_n_1"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_rx_rate_1"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_rx_sys_clk_sel_1"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_rx_out_clk_sel_1"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_rx_enb_1"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_rx_addr_1"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_rx_wr_1"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_rx_wdata_1"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_rx_rdata_1"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_rx_ready_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_tx_xcvr_up_ch_3" NAME="up_tx_1" TYPE="TARGET" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_tx_pll_locked_1"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_tx_rst_1"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_tx_user_ready_1"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_tx_rst_done_1"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_tx_lpm_dfe_n_1"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_tx_rate_1"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_tx_sys_clk_sel_1"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_tx_out_clk_sel_1"/>
            <PORTMAP LOGICAL="tx_diffctrl" PHYSICAL="up_tx_diffctrl_1"/>
            <PORTMAP LOGICAL="tx_postcursor" PHYSICAL="up_tx_postcursor_1"/>
            <PORTMAP LOGICAL="tx_precursor" PHYSICAL="up_tx_precursor_1"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_tx_enb_1"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_tx_addr_1"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_tx_wr_1"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_tx_wdata_1"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_tx_rdata_1"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_tx_ready_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="util_adrv9009_xcvr_rx_1" NAME="rx_1" TYPE="INITIATOR" VLNV="xilinx.com:display_jesd204:jesd204_rx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxcharisk" PHYSICAL="rx_charisk_1"/>
            <PORTMAP LOGICAL="rxnotintable" PHYSICAL="rx_notintable_1"/>
            <PORTMAP LOGICAL="rxdisperr" PHYSICAL="rx_disperr_1"/>
            <PORTMAP LOGICAL="rxdata" PHYSICAL="rx_data_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_tx_jesd_tx_tx_phy3" NAME="tx_1" TYPE="TARGET" VLNV="xilinx.com:display_jesd204:jesd204_tx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="txcharisk" PHYSICAL="tx_charisk_1"/>
            <PORTMAP LOGICAL="txdata" PHYSICAL="tx_data_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_rx_os_xcvr_up_es_0" NAME="up_es_2" TYPE="TARGET" VLNV="analog.com:interface:if_xcvr_cm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_es_enb_2"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_es_addr_2"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_es_wr_2"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_es_wdata_2"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_es_rdata_2"/>
            <PORTMAP LOGICAL="reset" PHYSICAL="up_es_reset_2"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_es_ready_2"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_rx_os_xcvr_up_ch_0" NAME="up_rx_2" TYPE="TARGET" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_rx_pll_locked_2"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_rx_rst_2"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_rx_user_ready_2"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_rx_rst_done_2"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_rx_lpm_dfe_n_2"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_rx_rate_2"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_rx_sys_clk_sel_2"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_rx_out_clk_sel_2"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_rx_enb_2"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_rx_addr_2"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_rx_wr_2"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_rx_wdata_2"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_rx_rdata_2"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_rx_ready_2"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_tx_xcvr_up_ch_2" NAME="up_tx_2" TYPE="TARGET" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_tx_pll_locked_2"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_tx_rst_2"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_tx_user_ready_2"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_tx_rst_done_2"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_tx_lpm_dfe_n_2"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_tx_rate_2"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_tx_sys_clk_sel_2"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_tx_out_clk_sel_2"/>
            <PORTMAP LOGICAL="tx_diffctrl" PHYSICAL="up_tx_diffctrl_2"/>
            <PORTMAP LOGICAL="tx_postcursor" PHYSICAL="up_tx_postcursor_2"/>
            <PORTMAP LOGICAL="tx_precursor" PHYSICAL="up_tx_precursor_2"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_tx_enb_2"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_tx_addr_2"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_tx_wr_2"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_tx_wdata_2"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_tx_rdata_2"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_tx_ready_2"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="util_adrv9009_xcvr_rx_2" NAME="rx_2" TYPE="INITIATOR" VLNV="xilinx.com:display_jesd204:jesd204_rx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxcharisk" PHYSICAL="rx_charisk_2"/>
            <PORTMAP LOGICAL="rxnotintable" PHYSICAL="rx_notintable_2"/>
            <PORTMAP LOGICAL="rxdisperr" PHYSICAL="rx_disperr_2"/>
            <PORTMAP LOGICAL="rxdata" PHYSICAL="rx_data_2"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_tx_jesd_tx_tx_phy2" NAME="tx_2" TYPE="TARGET" VLNV="xilinx.com:display_jesd204:jesd204_tx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="txcharisk" PHYSICAL="tx_charisk_2"/>
            <PORTMAP LOGICAL="txdata" PHYSICAL="tx_data_2"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_rx_os_xcvr_up_es_1" NAME="up_es_3" TYPE="TARGET" VLNV="analog.com:interface:if_xcvr_cm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_es_enb_3"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_es_addr_3"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_es_wr_3"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_es_wdata_3"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_es_rdata_3"/>
            <PORTMAP LOGICAL="reset" PHYSICAL="up_es_reset_3"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_es_ready_3"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_rx_os_xcvr_up_ch_1" NAME="up_rx_3" TYPE="TARGET" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_rx_pll_locked_3"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_rx_rst_3"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_rx_user_ready_3"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_rx_rst_done_3"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_rx_lpm_dfe_n_3"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_rx_rate_3"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_rx_sys_clk_sel_3"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_rx_out_clk_sel_3"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_rx_enb_3"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_rx_addr_3"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_rx_wr_3"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_rx_wdata_3"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_rx_rdata_3"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_rx_ready_3"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_tx_xcvr_up_ch_1" NAME="up_tx_3" TYPE="TARGET" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_tx_pll_locked_3"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_tx_rst_3"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_tx_user_ready_3"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_tx_rst_done_3"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_tx_lpm_dfe_n_3"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_tx_rate_3"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_tx_sys_clk_sel_3"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_tx_out_clk_sel_3"/>
            <PORTMAP LOGICAL="tx_diffctrl" PHYSICAL="up_tx_diffctrl_3"/>
            <PORTMAP LOGICAL="tx_postcursor" PHYSICAL="up_tx_postcursor_3"/>
            <PORTMAP LOGICAL="tx_precursor" PHYSICAL="up_tx_precursor_3"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_tx_enb_3"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_tx_addr_3"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_tx_wr_3"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_tx_wdata_3"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_tx_rdata_3"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_tx_ready_3"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="util_adrv9009_xcvr_rx_3" NAME="rx_3" TYPE="INITIATOR" VLNV="xilinx.com:display_jesd204:jesd204_rx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxcharisk" PHYSICAL="rx_charisk_3"/>
            <PORTMAP LOGICAL="rxnotintable" PHYSICAL="rx_notintable_3"/>
            <PORTMAP LOGICAL="rxdisperr" PHYSICAL="rx_disperr_3"/>
            <PORTMAP LOGICAL="rxdata" PHYSICAL="rx_data_3"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_adrv9009_tx_jesd_tx_tx_phy1" NAME="tx_3" TYPE="TARGET" VLNV="xilinx.com:display_jesd204:jesd204_tx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="txcharisk" PHYSICAL="tx_charisk_3"/>
            <PORTMAP LOGICAL="txdata" PHYSICAL="tx_data_3"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
