`default_nettype none

module thinpad_top(
    input wire clk_50M,           //50MHz æ—¶é’Ÿè¾“å…¥
    input wire clk_11M0592,       //11.0592MHz æ—¶é’Ÿè¾“å…¥ï¼ˆå¤‡ç”¨ï¼Œå¯ä¸ç”¨ï¼‰

    input wire clock_btn,         //BTN5æ‰‹åŠ¨æ—¶é’ŸæŒ‰é’®å¼?å…³ï¼Œå¸¦æ¶ˆæŠ–ç”µè·¯ï¼ŒæŒ‰ä¸‹æ—¶ä¸º1
    input wire reset_btn,         //BTN6æ‰‹åŠ¨å¤ä½æŒ‰é’®å¼?å…³ï¼Œå¸¦æ¶ˆæŠ–ç”µè·¯ï¼ŒæŒ‰ä¸‹æ—¶ä¸º1

    input  wire[3:0]  touch_btn,  //BTN1~BTN4ï¼ŒæŒ‰é’®å¼€å…³ï¼ŒæŒ‰ä¸‹æ—¶ä¸º1
    input  wire[31:0] dip_sw,     //32ä½æ‹¨ç å¼€å…³ï¼Œæ‹¨åˆ°â€œONâ€æ—¶ä¸?1
    output wire[15:0] leds,       //16ä½LEDï¼Œè¾“å‡ºæ—¶1ç‚¹äº®
    output wire[7:0]  dpy0,       //æ•°ç ç®¡ä½ä½ä¿¡å·ï¼ŒåŒ…æ‹¬å°æ•°ç‚¹ï¼Œè¾“å‡º1ç‚¹äº®
    output wire[7:0]  dpy1,       //æ•°ç ç®¡é«˜ä½ä¿¡å·ï¼ŒåŒ…æ‹¬å°æ•°ç‚¹ï¼Œè¾“å‡º1ç‚¹äº®

    //BaseRAMä¿¡å·
    inout wire[31:0] base_ram_data,  //BaseRAMæ•°æ®ï¼Œä½8ä½ä¸CPLDä¸²å£æ§åˆ¶å™¨å…±äº?
    output wire[19:0] base_ram_addr, //BaseRAMåœ°å€
    output wire[3:0] base_ram_be_n,  //BaseRAMå­—èŠ‚ä½¿èƒ½ï¼Œä½æœ‰æ•ˆã€‚å¦‚æœä¸ä½¿ç”¨å­—èŠ‚ä½¿èƒ½ï¼Œè¯·ä¿æŒä¸?0
    output wire base_ram_ce_n,       //BaseRAMç‰‡é?‰ï¼Œä½æœ‰æ•?
    output wire base_ram_oe_n,       //BaseRAMè¯»ä½¿èƒ½ï¼Œä½æœ‰æ•?
    output wire base_ram_we_n,       //BaseRAMå†™ä½¿èƒ½ï¼Œä½æœ‰æ•?

    //ExtRAMä¿¡å·
    inout wire[31:0] ext_ram_data,  //ExtRAMæ•°æ®
    output wire[19:0] ext_ram_addr, //ExtRAMåœ°å€
    output wire[3:0] ext_ram_be_n,  //ExtRAMå­—èŠ‚ä½¿èƒ½ï¼Œä½æœ‰æ•ˆã€‚å¦‚æœä¸ä½¿ç”¨å­—èŠ‚ä½¿èƒ½ï¼Œè¯·ä¿æŒä¸?0
    output wire ext_ram_ce_n,       //ExtRAMç‰‡é?‰ï¼Œä½æœ‰æ•?
    output wire ext_ram_oe_n,       //ExtRAMè¯»ä½¿èƒ½ï¼Œä½æœ‰æ•?
    output wire ext_ram_we_n,       //ExtRAMå†™ä½¿èƒ½ï¼Œä½æœ‰æ•?

    //ç›´è¿ä¸²å£ä¿¡å·
    output wire txd,  //ç›´è¿ä¸²å£å‘é?ç«¯
    (*mark_debug = "true"*)input  wire rxd,  //ç›´è¿ä¸²å£æ¥æ”¶ç«?

    //Flashå­˜å‚¨å™¨ä¿¡å·ï¼Œå‚è?? JS28F640 èŠ¯ç‰‡æ‰‹å†Œ
    output wire [22:0]flash_a,      //Flashåœ°å€ï¼Œa0ä»…åœ¨8bitæ¨¡å¼æœ‰æ•ˆï¼?16bitæ¨¡å¼æ— æ„ä¹?
    inout  wire [15:0]flash_d,      //Flashæ•°æ®
    output wire flash_rp_n,         //Flashå¤ä½ä¿¡å·ï¼Œä½æœ‰æ•ˆ
    output wire flash_vpen,         //Flashå†™ä¿æŠ¤ä¿¡å·ï¼Œä½ç”µå¹³æ—¶ä¸èƒ½æ“¦é™¤ã€çƒ§å†?
    output wire flash_ce_n,         //Flashç‰‡é?‰ä¿¡å·ï¼Œä½æœ‰æ•?
    output wire flash_oe_n,         //Flashè¯»ä½¿èƒ½ä¿¡å·ï¼Œä½æœ‰æ•?
    output wire flash_we_n,         //Flashå†™ä½¿èƒ½ä¿¡å·ï¼Œä½æœ‰æ•?
    output wire flash_byte_n,       //Flash 8bitæ¨¡å¼é€‰æ‹©ï¼Œä½æœ‰æ•ˆã€‚åœ¨ä½¿ç”¨flashçš?16ä½æ¨¡å¼æ—¶è¯·è®¾ä¸?1

    //å›¾åƒè¾“å‡ºä¿¡å·
    output wire[2:0] video_red,    //çº¢è‰²åƒç´ ï¼?3ä½?
    output wire[2:0] video_green,  //ç»¿è‰²åƒç´ ï¼?3ä½?
    output wire[1:0] video_blue,   //è“è‰²åƒç´ ï¼?2ä½?
    output wire video_hsync,       //è¡ŒåŒæ­¥ï¼ˆæ°´å¹³åŒæ­¥ï¼‰ä¿¡å?
    output wire video_vsync,       //åœºåŒæ­¥ï¼ˆå‚ç›´åŒæ­¥ï¼‰ä¿¡å?
    output wire video_clk,         //åƒç´ æ—¶é’Ÿè¾“å‡º
    output wire video_de           //è¡Œæ•°æ®æœ‰æ•ˆä¿¡å·ï¼Œç”¨äºåŒºåˆ†æ¶ˆéšåŒ?
);

/* =========== Demo code begin =========== */

// PLLåˆ†é¢‘ç¤ºä¾‹
wire locked;
(*mark_debug = "true"*)	wire clk_10M;
wire clk_20M;
pll_example clock_gen 
(
// Clock in ports
.clk_in1(clk_50M),  // å¤–éƒ¨æ—¶é’Ÿè¾“å…¥
// Clock out ports
.clk_out1(clk_10M), // æ—¶é’Ÿè¾“å‡º1ï¼Œé¢‘ç‡åœ¨IPé…ç½®ç•Œé¢ä¸­è®¾ç½?
.clk_out2(clk_20M), // æ—¶é’Ÿè¾“å‡º2ï¼Œé¢‘ç‡åœ¨IPé…ç½®ç•Œé¢ä¸­è®¾ç½?
// Status and control signals
.reset(reset_btn), // PLLå¤ä½è¾“å…¥
.locked(locked)    // PLLé”å®šæŒ‡ç¤ºè¾“å‡ºï¼?"1"è¡¨ç¤ºæ—¶é’Ÿç¨³å®šï¼?
                   // åçº§ç”µè·¯å¤ä½ä¿¡å·åº”å½“ç”±å®ƒç”Ÿæˆï¼ˆè§ä¸‹ï¼‰
);
    // clk_pll clk_pll
    // (
        // .clk_in1 (clk_50M),
        // .cpu_clk (clk_10M),
        // .timer_clk (clk_20M)
    // );

reg reset_of_clk10M;
// å¼‚æ­¥å¤ä½ï¼ŒåŒæ­¥é‡Šæ”¾ï¼Œå°†lockedä¿¡å·è½¬ä¸ºåçº§ç”µè·¯çš„å¤ä½reset_of_clk10M
always@(posedge clk_10M or negedge locked) begin
   if(~locked) reset_of_clk10M <= 1'b1;
   else        reset_of_clk10M <= 1'b0;
end

always@(posedge clk_10M or posedge reset_of_clk10M) begin
   if(reset_of_clk10M)begin
       // Your Code
   end
   else begin
       // Your Code
   end
end

// // ä¸ä½¿ç”¨å†…å­˜ã?ä¸²å£æ—¶ï¼Œç¦ç”¨å…¶ä½¿èƒ½ä¿¡å·
// assign base_ram_ce_n = 1'b1;
// assign base_ram_oe_n = 1'b1;
// assign base_ram_we_n = 1'b1;

// assign ext_ram_ce_n = 1'b1;
// assign ext_ram_oe_n = 1'b1;
// assign ext_ram_we_n = 1'b1;

// // æ•°ç ç®¡è¿æ¥å…³ç³»ç¤ºæ„å›¾ï¼Œdpy1åŒç†
// // p=dpy0[0] // ---a---
// // c=dpy0[1] // |     |
// // d=dpy0[2] // f     b
// // e=dpy0[3] // |     |
// // b=dpy0[4] // ---g---
// // a=dpy0[5] // |     |
// // f=dpy0[6] // e     c
// // g=dpy0[7] // |     |
// //           // ---d---  p

// 7æ®µæ•°ç ç®¡è¯‘ç å™¨æ¼”ç¤ºï¼Œå°†numberç”?16è¿›åˆ¶æ˜¾ç¤ºåœ¨æ•°ç ç®¡ä¸Šé¢
wire[7:0] number;
SEG7_LUT segL(.oSEG1(dpy0), .iDIG(number[3:0])); //dpy0æ˜¯ä½ä½æ•°ç ç®¡
SEG7_LUT segH(.oSEG1(dpy1), .iDIG(number[7:4])); //dpy1æ˜¯é«˜ä½æ•°ç ç®¡

reg[15:0] led_bits;
assign leds = led_bits;

always@(posedge clock_btn or posedge reset_btn) begin
    if(reset_btn)begin //å¤ä½æŒ‰ä¸‹ï¼Œè®¾ç½®LEDä¸ºåˆå§‹å??
        led_bits <= 16'h1;
    end
    else begin //æ¯æ¬¡æŒ‰ä¸‹æ—¶é’ŸæŒ‰é’®ï¼ŒLEDå¾ªç¯å·¦ç§»
        led_bits <= {led_bits[14:0],led_bits[15]};
    end
end

// //ç›´è¿ä¸²å£æ¥æ”¶å‘é?æ¼”ç¤ºï¼Œä»ç›´è¿ä¸²å£æ”¶åˆ°çš„æ•°æ®å†å‘é€å‡ºå?
// wire [7:0] ext_uart_rx;
// reg  [7:0] ext_uart_buffer, ext_uart_tx;
// wire ext_uart_ready, ext_uart_clear, ext_uart_busy;
// reg ext_uart_start, ext_uart_avai;
    
// assign number = ext_uart_buffer;

// async_receiver #(.ClkFrequency(50000000),.Baud(9600)) //æ¥æ”¶æ¨¡å—ï¼?9600æ— æ£€éªŒä½
//     ext_uart_r(
//         .clk(clk_50M),                       //å¤–éƒ¨æ—¶é’Ÿä¿¡å·
//         .RxD(rxd),                           //å¤–éƒ¨ä¸²è¡Œä¿¡å·è¾“å…¥
//         .RxD_data_ready(ext_uart_ready),  //æ•°æ®æ¥æ”¶åˆ°æ ‡å¿?
//         .RxD_clear(ext_uart_clear),       //æ¸…é™¤æ¥æ”¶æ ‡å¿—
//         .RxD_data(ext_uart_rx)             //æ¥æ”¶åˆ°çš„ä¸?å­—èŠ‚æ•°æ®
//     );

// assign ext_uart_clear = ext_uart_ready; //æ”¶åˆ°æ•°æ®çš„åŒæ—¶ï¼Œæ¸…é™¤æ ‡å¿—ï¼Œå› ä¸ºæ•°æ®å·²å–åˆ°ext_uart_bufferä¸?
// always @(posedge clk_50M) begin //æ¥æ”¶åˆ°ç¼“å†²åŒºext_uart_buffer
    // if(ext_uart_ready)begin
        // ext_uart_buffer <= ext_uart_rx;
        // ext_uart_avai <= 1;
    // end else if(!ext_uart_busy && ext_uart_avai)begin 
        // ext_uart_avai <= 0;
    // end
// end
// always @(posedge clk_50M) begin //å°†ç¼“å†²åŒºext_uart_bufferå‘é?å‡ºå?
    // if(!ext_uart_busy && ext_uart_avai)begin 
        // ext_uart_tx <= ext_uart_buffer;
        // ext_uart_start <= 1;
    // end else begin 
        // ext_uart_start <= 0;
    // end
// end

// async_transmitter #(.ClkFrequency(50000000),.Baud(9600)) //å‘é?æ¨¡å—ï¼Œ9600æ— æ£€éªŒä½
//     ext_uart_t(
//         .clk(clk_50M),                  //å¤–éƒ¨æ—¶é’Ÿä¿¡å·
//         .TxD(txd),                      //ä¸²è¡Œä¿¡å·è¾“å‡º
//         .TxD_busy(ext_uart_busy),       //å‘é?å™¨å¿™çŠ¶æ€æŒ‡ç¤?
//         .TxD_start(ext_uart_start),    //å¼?å§‹å‘é€ä¿¡å?
//         .TxD_data(ext_uart_tx)        //å¾…å‘é€çš„æ•°æ®
//     );

// //å›¾åƒè¾“å‡ºæ¼”ç¤ºï¼Œåˆ†è¾¨ç‡800x600@75Hzï¼Œåƒç´ æ—¶é’Ÿä¸º50MHz
// wire [11:0] hdata;
// assign video_red = hdata < 266 ? 3'b111 : 0; //çº¢è‰²ç«–æ¡
// assign video_green = hdata < 532 && hdata >= 266 ? 3'b111 : 0; //ç»¿è‰²ç«–æ¡
// assign video_blue = hdata >= 532 ? 2'b11 : 0; //è“è‰²ç«–æ¡
// assign video_clk = clk_50M;
// vga #(12, 800, 856, 976, 1040, 600, 637, 643, 666, 1, 1) vga800x600at75 (
    // .clk(clk_50M), 
    // .hdata(hdata), //æ¨ªåæ ?
    // .vdata(),      //çºµåæ ?
    // .hsync(video_hsync),
    // .vsync(video_vsync),
    // .data_enable(video_de)
// );
// /* =========== Demo code end =========== */


//
  wire[`InstAddrBus] inst_addr;
  wire[`InstBus] inst_i;
  wire rom_ce;
  wire mem_we_i;
  wire[`RegBus] mem_addr_i;
  wire[`RegBus] mem_data_i;
  wire[`RegBus] mem_data_o;
  wire[3:0] mem_sel_i;  
  wire mem_ce_i;  
  wire[5:0] int_i;
  wire timer_int;
  wire[1:0]    state;
  wire stallreq;
  wire pre_stall;
  wire is_base_ram;
  wire is_ext_ram;
  wire baseram_finish;
  
  wire this_inst_is_load;
  wire [31:0]load_addr;
  wire load_we;
  wire [31:0]load_data;
  wire load_ce;
  wire [3:0] load_sel;
  wire load_baseram;
  wire store_baseram;
  wire will_be_baseram;
  wire id_branch_flag_o;
  wire[`RegBus] branch_target_address;
  // assign int = {5'b00000, timer_int};

 trymips trymips0(
		.clk(clk_10M),
		.rst(reset_of_clk10M),
		
		.stall(stallreq),
		.rom_addr_o(inst_addr),
		.rom_data_i(inst_i),
		.rom_ce_o(rom_ce),
		.this_inst_is_load(this_inst_is_load),
		
		.baseram_finish(baseram_finish),
		.is_base_ram(is_base_ram),
		.is_ext_ram(is_ext_ram),
		.will_be_baseram(will_be_baseram),
		.load_baseram(load_baseram),
		.store_baseram(store_baseram),
		.id_branch_flag_o(id_branch_flag_o),
		.branch_target_address(branch_target_address),
		// .int_i(int_i),
		.ram_we_o(mem_we_i),
		.ram_addr_o(mem_addr_i),
		.ram_sel_o(mem_sel_i),
		.ram_data_o(mem_data_i),
		.ram_data_i(mem_data_o),
		
		.load_addr(load_addr),
		.load_we(load_we),
		.load_data(load_data),
		.load_ce(load_ce),
		.load_sel(load_sel),
		// .timer_int_o(timer_int),
		.ram_ce_o(mem_ce_i)
		
	);


sram_ctrl_double_try sram_ctrl_double_try_0(

        .clk                (clk_10M),  
        .rst                (reset_of_clk10M),

        .rom_addr_i         (inst_addr),
        .rom_ce_i           (rom_ce),
        .inst_o             (inst_i),
		.baseram_finish     (baseram_finish),
		.this_inst_is_load  (this_inst_is_load),
		
		.load_addr(load_addr),
		.load_we(load_we),
		.load_data(load_data),
		.load_ce(load_ce),
		.load_sel(load_sel),
		.load_baseram(load_baseram),
		.store_baseram(store_baseram),
		.branch_flag_i(id_branch_flag_o),
		.branch_target_address_i(branch_target_address),
		
        .ram_data_o         (mem_data_o),
        .mem_addr_i         (mem_addr_i),
        .mem_data_i         (mem_data_i),
        .mem_we_n           (mem_we_i),
        .mem_sel_n          (mem_sel_i),
        .mem_ce_i           (mem_ce_i),

        .base_ram_data      (base_ram_data),
        .base_ram_addr      (base_ram_addr),
        .base_ram_be_n      (base_ram_be_n),
        .base_ram_ce_n      (base_ram_ce_n),
        .base_ram_oe_n      (base_ram_oe_n),
        .base_ram_we_n      (base_ram_we_n),

        .ext_ram_data       (ext_ram_data),
        .ext_ram_addr       (ext_ram_addr),
        .ext_ram_be_n       (ext_ram_be_n),
        .ext_ram_ce_n       (ext_ram_ce_n),
        .ext_ram_oe_n       (ext_ram_oe_n),
        .ext_ram_we_n       (ext_ram_we_n),
		
		.pre_stall(pre_stall),
		.stallreq (stallreq),
		
		.is_base_ram (is_base_ram),
		.is_ext_ram(is_ext_ram),
		.will_be_baseram(will_be_baseram),
		
        .txd                (txd),
        .rxd                (rxd)
    );
	
sram_check sram_check_0(
		.rst(reset_of_clk10M),
		.clk(clk_10M),
		.inst_check(inst_i),
		.pre_stall(pre_stall)
	);

///////////////////////////////////////////////

endmodule

