Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Dec 21 17:26:05 2023
| Host         : Gabeinstein running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            1 |
| No           | No                    | Yes                    |               7 |            5 |
| No           | Yes                   | No                     |              21 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              12 |            6 |
| Yes          | Yes                   | No                     |              14 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                            Enable Signal                           |                        Set/Reset Signal                       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                                    |                                                               |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | neopixel_unit/pixel_control_unit/next_bit_en_inter                 | controller_unit/AR[0]                                         |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | neopixel_unit/pixel_control_unit/current_bit_num                   | neopixel_unit/pixel_control_unit/FSM_onehot_state_reg_n_0_[0] |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG |                                                                    | controller_unit/AR[0]                                         |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG | neopixel_unit/NZR_protocol_controller/signal_high_timer[6]_i_1_n_0 | controller_unit/AR[0]                                         |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | neopixel_unit/pixel_control_unit/px_wait_counter[7]_i_2_n_0        | neopixel_unit/pixel_control_unit/px_wait_counter              |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG |                                                                    | reset_IBUF                                                    |                6 |             21 |         3.50 |
+----------------+--------------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+--------------+


