
/******************************************************************************/
/*                                                                            */
/* !Layer           :  Services Layer                                         */
/*                                                                            */
/* !Component       :  NvM                                                    */
/* !Description     :  Non Volatile RAM Manager                               */
/*                                                                            */
/* !Module          :  NvM                                                    */
/* !Description     :  Non Volatile RAM Manager                               */
/*                                                                            */
/* !File            :  NvM_Cfg.c                                              */
/*                                                                            */
/* !Scope           :  -                                                      */
/*                                                                            */
/* !Target          :  Any                                                    */
 /*                                                                           */
/* !Vendor          :  Valeo                                                  */
 /*                                                                           */
/* Coding language  : C                                                       */
/*                                                                            */
/* COPYRIGHT 2011 VALEO                                                       */
/* all rights reserved                                                        */
/*                                                                            */
/******************************************************************************/
/* PVCS Information                                                           */
/* !Deviation : Inhibit MISRA rule [0288]: Dollar sign is needed by           */
/*              configuration management tool (PVCS)                          */
/* PRQA S 0288 ++                                                             */
/*                                                                            */
/* $Header:   P:/EBx_V46/LDA/REF/modules/NVRAM/Nvm_Cfg.c_v   1.1   19 Sep 2014 17:10:22   wbouach  $/Data/pvcs65/CEE-SW/B01H01067-GroupSwStdDev/archives/02-R&D/02-Project/01-Modules/02-Services/04-NvM/02-Dev/01-SRC_NvM/NvM_Lcfg.c-arc   1.9   Aug 11 2008 22:25:42   abazaraa  $
                                                                              */
/* PRQA S 0288 --                                                             */
/******************************************************************************/
/*       THIS FILE IS CREATED AUTOMATICALY BY CONFIGURATION TOOLS             */
/******************************************************************************/
/* MODIFICATION LOG :                                                         */
/* TFR        : None                                                          */
/* Rev        : 1.1    R1.0.0    AR4.0_Rev2                                   */
/* Done by    : M.El-Ashmawy                               Date : 30/06/11    */
/* Description: - Changed value of NvM_kpfvideMultiBlockCallBack              */
/******************************************************************************/
/* MODIFICATION LOG :                                                         */
/* TFR        : None                                                          */
/* Rev        : 1.0    R1.0.0    AR4.0_Rev2                                   */
/* Done by    : M.El-Ashmawy                               Date : 26/06/11    */
/* Description: - Initial Revision                                            */
/******************************************************************************/

/*- Internal includes -*/            
/* !Deviation : inhibit MISRA rule [0537]: Because repeated file inclusion of */
/*              NvM.h could occur due to Autosar file architecture.           */
/*lint -save -vo -e537 -v */         
#include "NvM.h"
/* !Trace_To        : GSCSW-NVM-SDD-001-0065                                  */
#include "Users_NvM.h"

/*lint -restore                                                               */

/* !Deviation : inhibit MISRA rule [750]: because local non referenced macro  */
/*              is according to AUTOSAR specifications                        */
/* !Deviation : inhibit MISRA rule [760]: because redundant macro defined is  */
/*              according to AUTOSAR specifications                           */
/* !Deviation : inhibit MISRA rule [961]: because multiple use of #define is  */
/*              according to AUTOSAR specifications                           */
/* !Deviation : inhibit MISRA rule [537]: because repeated include for Memmap */
/*              is according to AUTOSAR specifications                        */
/* !Deviation : inhibit MISRA rule [960]: because use of #undef is according  */
/*              to AUTOSAR specifications                                     */
/*lint -save -vo -e750 -e760 -e961 -e537 -e960 -v */

/* !Deviation : inhibit MISRA rule [5087]: because #include is used after a   */
/*              non preprocessor directives                                   */
/* PRQA S 5087 L1                                                             */

#define NVM_START_SEC_VAR_8
#include "MemMap.h"
/* !Deviation : Inhibit MISRA rule [0850]: Macro expects empty arguments      */
/*              either using AUTOSAR AUTOMATIC definition or by configurable  */
/*              memory classes                                                */
/* PRQA S 0850 ++                                                             */

/* Definition of Crc buffers for blocks configured with Crc  */
static VAR(uint8,NVM_VAR) NvM_au8Blk1CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk2CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk3CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk4CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk5CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk6CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk7CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk8CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk9CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk10CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk11CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk12CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk13CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk14CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk15CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk16CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk17CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk18CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk19CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk20CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk21CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk22CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk23CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk24CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk25CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk26CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk27CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk28CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk29CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk30CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk31CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk32CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk33CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk34CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk35CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk36CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk37CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk38CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk39CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk40CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk41CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk42CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk43CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk44CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk45CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk46CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk47CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk48CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk49CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk50CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk51CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk52CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk53CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk54CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk55CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk56CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk57CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk58CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk59CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk60CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk61CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk62CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk63CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk64CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk65CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk66CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk67CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk68CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk69CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk70CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk71CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk72CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk73CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk74CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk75CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk76CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk77CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk78CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk79CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk80CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk81CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk82CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk83CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk84CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk85CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk86CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk87CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk88CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk89CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk90CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk91CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk92CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk93CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk94CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk95CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk96CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk97CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk98CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk99CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk100CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk101CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk102CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk103CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk104CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk105CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk106CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk107CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk108CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk109CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk110CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk111CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk112CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk113CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk114CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk115CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk116CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk117CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk118CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk119CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk120CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk121CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk122CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk123CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk124CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk125CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk126CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk127CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk128CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk129CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk130CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk131CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk132CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk133CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk134CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk135CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk136CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk137CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk138CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk139CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk140CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk141CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk142CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk143CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk144CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk145CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk146CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk147CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk148CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk149CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk150CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk151CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk152CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk153CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk154CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk155CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk156CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk157CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk158CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk159CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk160CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk161CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk162CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk163CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk164CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk165CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk166CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk167CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk168CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk169CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk170CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk171CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk172CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk173CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk174CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk175CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk176CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk177CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk178CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk179CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk180CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk181CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk182CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk183CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk184CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk185CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk186CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk187CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk188CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk189CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk190CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk191CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk192CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk193CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk194CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk195CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk196CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk197CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk198CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk199CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk200CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk201CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk202CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk203CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk204CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk205CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk206CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk207CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk208CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk209CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk210CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk211CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk212CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk213CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk214CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk215CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk216CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk217CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk218CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk219CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk220CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk221CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk222CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk223CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk224CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk225CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk226CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk227CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk228CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk229CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk230CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk231CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk232CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk233CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk234CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk235CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk236CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk237CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk238CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk239CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk240CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk241CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk242CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk243CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk244CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk245CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk246CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk247CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk248CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk249CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk250CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk251CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk252CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk253CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk254CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk255CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk256CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk257CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk258CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk259CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk260CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk261CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk262CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk263CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk264CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk265CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk266CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk267CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk268CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk269CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk270CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk271CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk272CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk273CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk274CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk275CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk276CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk277CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk278CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk279CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk280CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk281CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk282CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk283CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk284CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk285CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk286CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk287CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk288CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk289CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk290CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk291CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk292CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk293CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk294CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk295CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk296CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk297CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk298CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk299CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk300CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk301CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk302CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk303CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk304CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk305CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk306CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk307CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk308CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk309CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk310CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk311CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk312CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk313CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk314CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk315CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk316CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk317CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk318CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk319CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk320CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk321CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk322CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk323CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk324CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk325CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk326CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk327CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk328CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk329CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk330CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk331CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk332CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk333CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk334CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk335CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk336CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk337CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk338CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk339CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk340CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk341CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk342CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk343CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk344CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk345CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk346CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk347CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk348CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk349CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk350CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk351CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk352CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk353CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk354CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk355CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk356CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk357CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk358CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk359CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk360CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk361CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk362CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk363CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk364CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk365CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk366CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk367CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk368CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk369CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk370CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk371CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk372CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk373CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk374CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk375CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk376CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk377CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk378CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk379CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk380CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk381CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk382CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk383CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk384CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk385CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk386CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk387CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk388CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk389CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk390CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk391CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk392CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk393CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk394CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk395CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk396CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk397CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk398CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk399CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk400CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk401CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk402CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk403CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk404CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk405CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk406CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk407CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk408CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk409CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk410CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk411CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk412CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk413CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk414CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk415CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk416CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk417CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk418CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk419CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk420CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk421CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk422CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk423CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk424CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk425CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk426CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk427CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk428CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk429CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk430CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk431CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk432CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk433CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk434CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk435CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk436CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk437CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk438CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk439CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk440CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk441CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk442CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk443CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk444CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk445CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk446CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk447CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk448CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk449CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk450CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk451CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk452CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk453CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk454CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk455CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk456CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk457CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk458CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk459CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk460CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk461CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk462CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk463CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk464CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk465CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk466CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk467CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk468CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk469CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk470CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk471CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk472CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk473CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk474CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk475CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk476CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk477CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk478CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk479CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk480CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk481CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk482CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk483CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk484CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk485CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk486CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk487CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk488CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk489CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk490CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk491CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk492CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk493CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk494CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk495CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk496CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk497CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk498CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk499CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk500CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk501CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk502CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk503CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk504CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk505CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk506CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk507CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk508CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk509CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk510CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk511CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk512CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk513CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk514CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk515CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk516CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk517CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk518CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk519CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk520CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk521CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk522CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk523CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk524CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk525CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk526CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk527CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk528CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk529CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk530CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk531CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk532CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk533CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk534CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk535CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk536CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk537CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk538CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk539CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk540CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk541CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk542CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk543CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk544CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk545CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk546CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk547CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk548CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk549CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk550CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk551CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk552CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk553CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk554CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk555CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk556CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk557CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk558CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk559CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk560CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk561CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk562CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk563CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk564CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk565CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk566CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk567CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk568CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk569CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk570CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk571CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk572CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk573CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk574CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk575CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk576CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk577CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk578CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk579CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk580CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk581CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk582CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk583CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk584CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk585CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk586CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk587CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk588CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk589CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk590CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk591CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk592CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk593CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk594CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk595CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk596CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk597CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk598CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk599CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk600CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk601CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk602CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk603CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk604CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk605CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk606CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk607CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk608CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk609CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk610CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk611CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk612CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk613CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk614CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk615CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk616CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk617CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk618CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk619CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk620CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk621CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk622CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk623CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk624CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk625CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk626CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk627CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk628CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk629CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk630CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk631CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk632CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk633CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk634CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk635CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk636CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk637CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk638CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk639CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk640CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk641CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk642CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk643CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk644CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk645CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk646CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk647CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk648CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk649CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk650CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk651CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk652CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk653CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk654CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk655CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk656CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk657CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk658CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk659CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk660CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk661CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk662CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk663CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk664CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk665CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk666CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk667CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk668CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk669CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk670CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk671CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk672CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk673CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk674CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk675CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk676CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk677CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk678CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk679CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk680CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk681CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk682CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk683CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk684CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk685CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk686CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk687CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk688CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk689CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk690CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk691CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk692CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk693CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk694CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk695CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk696CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk697CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk698CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk699CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk700CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk701CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk702CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk703CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk704CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk705CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk706CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk707CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk708CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk709CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk710CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk711CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk712CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk713CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk714CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk715CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk716CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk717CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk718CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk719CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk720CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk721CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk722CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk723CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk724CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk725CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk726CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk727CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk728CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk729CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk730CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk731CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk732CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk733CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk734CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk735CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk736CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk737CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk738CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk739CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk740CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk741CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk742CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk743CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk744CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk745CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk746CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk747CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk748CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk749CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk750CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk751CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk752CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk753CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk754CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk755CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk756CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk757CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk758CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk759CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk760CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk761CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk762CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk763CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk764CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk765CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk766CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk767CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk768CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk769CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk770CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk771CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk772CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk773CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk774CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk775CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk776CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk777CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk778CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk779CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk780CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk781CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk782CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk783CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk784CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk785CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk786CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk787CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk788CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk789CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk790CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk791CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk792CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk793CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk794CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk795CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk796CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk797CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk798CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk799CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk800CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk801CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk802CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk803CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk804CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk805CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk806CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk807CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk808CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk809CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk810CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk811CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk812CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk813CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk814CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk815CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk816CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk817CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk818CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk819CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk820CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk821CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk822CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk823CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk824CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk825CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk826CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk827CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk828CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk829CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk830CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk831CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk832CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk833CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk834CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk835CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk836CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk837CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk838CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk839CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk840CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk841CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk842CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk843CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk844CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk845CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk846CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk847CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk848CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk849CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk850CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk851CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk852CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk853CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk854CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk855CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk856CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk857CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk858CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk859CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk860CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk861CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk862CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk863CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk864CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk865CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk866CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk867CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk868CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk869CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk870CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk871CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk872CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk873CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk874CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk875CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk876CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk877CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk878CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk879CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk880CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk881CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk882CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk883CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk884CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk885CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk886CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk887CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk888CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk889CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk890CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk891CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk892CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk893CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk894CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk895CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk896CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk897CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk898CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk899CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk900CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk901CrcAddress[2];
static VAR(uint8,NVM_VAR) NvM_au8Blk902CrcAddress[2];

/* PRQA S 0850 --                                                             */

#define NVM_STOP_SEC_VAR_8
#include "MemMap.h"

#define NVM_START_CONFIG_DATA_UNSPECIFIED
#include "MemMap.h"
/*lint -restore */
/* PRQA L:L1                                                                  */
  
/* !Parameter: NVM_MULTI_BLOCK_CALLBACK */
/* !Trace_To        : GSCSW-NVM-SDD-001-0068                                  */
/* !Trace_To        : GSCSW-NVM-SDD-001-0406                                  */
const NvM_tpfvidMultiBlkClBkType NvM_kpfvideMultiBlockCallBack  = NULL_PTR;

/* !Deviation : Inhibit MISRA rule [0850]: Macro expects empty arguments      */
/*              either using AUTOSAR AUTOMATIC definition or by configurable  */
/*              memory classes                                                */
/* !Deviation : inhibit MISRA rule [3212]: because the fields of the          */
/*              structure have to be explicitly casted in this particular use */
/*              case.                                                         */
/* PRQA S 0850, 3212 ++                                                       */



/* !Deviation : inhibit MISRA rule [961]: Redundant explicit casting is a     */
/*              requirement in SRS003                                         */
/*lint -save -vo -e961 -v */
/* !Parameter: Array of NvMBlockDescriptor configuration structure            */
/* !Trace_To        : GSCSW-NVM-SDD-001-0069                                  */

/* Eval('NvM-ICR-069','GENERAL')                                         */

/* Eval('NvM-ICR-070','GENERAL')                                         */

/* Eval('NVM-CCR-023','GENERAL')                                              */
CONST(NvM_tstrBlockDescriptorType,NVM_CFG_CONST) NvM_akstreBlockDescriptor[NVM_udtNUM_OF_NVRAM_BLOCKS + 1U]=
/* PRQA S 0850 --                                                             */
{
/* !Trace_To        : GSCSW-NVM-SDD-001-0070                                  */

     /* Block 0 (reserved - multi block job polling) */ 
{
  FALSE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1) 
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */ 
  #endif  
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  TRUE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  (uint8)7,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  (uint16)2,/* NVM_NV_BLOCK_LENGTH */
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  (uint8)0,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  (uint16)0x04D2,/* NVM_NV_BLOCK_BASE_NUMBER */
  (NvM_tpvidRamBlkDataAddrtype)NULL_PTR,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  (NvM_tpu8RamBlkCrcAddrtype)NULL_PTR,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  FALSE,/* NVM_SELECT_BLOCK_FOR_READALL */
  FALSE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
  },
  
/* Eval('NvM-ICR-068','GENERAL')*/

/* Eval('NVM-CCR-024','GENERAL')*/

/* Eval('NVM-CCR-025','GENERAL')*/

/* Eval('NVM-CCR-020','GENERAL')*/
/* Eval('NVM-CCR-013','GENERAL')*/

/* Block  1 (reserved - memory layout configuration ID) */
{
  
  /* Eval('NVM-CCR-027','Block_ConfigID')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','Block_ConfigID')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','Block_ConfigID')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  TRUE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','Block_ConfigID')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','Block_ConfigID')*/
  NVM_BLOCK_REDUNDANT,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','Block_ConfigID')*/
  
  /* Eval('NVM-CCR-008','Block_ConfigID')*/
  (uint8)2,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','Block_ConfigID')*/
  /* Eval('NVM-CCR-010','Block_ConfigID')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','Block_ConfigID')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','Block_ConfigID')*/
  
  /* Eval('NvM-ICR-072','Block_ConfigID')*/
  
  /* Eval('NVM-CCR-034','Block_ConfigID')*/
  
  (uint16)2,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','Block_ConfigID')*/
  (uint16)0x2,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&NVM_u16ConfigIdBlock,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk1CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','Block_ConfigID')*/
  /* Eval('NVM-CCR-015','Block_ConfigID')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','Block_ConfigID')*/
  /* Eval('NVM-CCR-014','Block_ConfigID')*/
  /* Eval('NVM-CCR-018','Block_ConfigID')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','Block_ConfigID')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','Block_ConfigID')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','Block_ConfigID')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block  2 (first user block) */
{
  
  /* Eval('NVM-CCR-027','TEST_EEPROM_1')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','TEST_EEPROM_1')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','TEST_EEPROM_1')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','TEST_EEPROM_1')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','TEST_EEPROM_1')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','TEST_EEPROM_1')*/
  
  /* Eval('NVM-CCR-008','TEST_EEPROM_1')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','TEST_EEPROM_1')*/
  /* Eval('NVM-CCR-010','TEST_EEPROM_1')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','TEST_EEPROM_1')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','TEST_EEPROM_1')*/
  
  /* Eval('NvM-ICR-072','TEST_EEPROM_1')*/
  
  /* Eval('NVM-CCR-034','TEST_EEPROM_1')*/
  
  (uint16)2,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','TEST_EEPROM_1')*/
  (uint16)0x4,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&TEST_EEPROM_1_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk2CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','TEST_EEPROM_1')*/
  /* Eval('NVM-CCR-015','TEST_EEPROM_1')*/
  (NvM_tpku8RomBlkDataAddrtype)&TEST_EEPROM_1_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','TEST_EEPROM_1')*/
  /* Eval('NVM-CCR-014','TEST_EEPROM_1')*/
  /* Eval('NVM-CCR-018','TEST_EEPROM_1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','TEST_EEPROM_1')*/
  FALSE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','TEST_EEPROM_1')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','TEST_EEPROM_1')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 3 */
{
  
  /* Eval('NVM-CCR-027','TEST_EEPROM_2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','TEST_EEPROM_2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','TEST_EEPROM_2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','TEST_EEPROM_2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','TEST_EEPROM_2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','TEST_EEPROM_2')*/
  
  /* Eval('NVM-CCR-008','TEST_EEPROM_2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','TEST_EEPROM_2')*/
  /* Eval('NVM-CCR-010','TEST_EEPROM_2')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','TEST_EEPROM_2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','TEST_EEPROM_2')*/
  
  /* Eval('NvM-ICR-072','TEST_EEPROM_2')*/
  
  /* Eval('NVM-CCR-034','TEST_EEPROM_2')*/
  
  (uint16)2,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','TEST_EEPROM_2')*/
  (uint16)0x6,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&TEST_EEPROM_2_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk3CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','TEST_EEPROM_2')*/
  /* Eval('NVM-CCR-015','TEST_EEPROM_2')*/
  (NvM_tpku8RomBlkDataAddrtype)&TEST_EEPROM_2_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','TEST_EEPROM_2')*/
  /* Eval('NVM-CCR-014','TEST_EEPROM_2')*/
  /* Eval('NVM-CCR-018','TEST_EEPROM_2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','TEST_EEPROM_2')*/
  FALSE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','TEST_EEPROM_2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','TEST_EEPROM_2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 4 */
{
  
  /* Eval('NVM-CCR-027','SPI_REREAD_FRAMES')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SPI_REREAD_FRAMES')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SPI_REREAD_FRAMES')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SPI_REREAD_FRAMES')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SPI_REREAD_FRAMES')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SPI_REREAD_FRAMES')*/
  
  /* Eval('NVM-CCR-008','SPI_REREAD_FRAMES')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SPI_REREAD_FRAMES')*/
  /* Eval('NVM-CCR-010','SPI_REREAD_FRAMES')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SPI_REREAD_FRAMES')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SPI_REREAD_FRAMES')*/
  
  /* Eval('NvM-ICR-072','SPI_REREAD_FRAMES')*/
  
  /* Eval('NVM-CCR-034','SPI_REREAD_FRAMES')*/
  
  (uint16)4,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SPI_REREAD_FRAMES')*/
  (uint16)0x8,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&SPI_REREAD_FRAMES_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk4CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SPI_REREAD_FRAMES')*/
  /* Eval('NVM-CCR-015','SPI_REREAD_FRAMES')*/
  (NvM_tpku8RomBlkDataAddrtype)&SPI_REREAD_FRAMES_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SPI_REREAD_FRAMES')*/
  /* Eval('NVM-CCR-014','SPI_REREAD_FRAMES')*/
  /* Eval('NVM-CCR-018','SPI_REREAD_FRAMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SPI_REREAD_FRAMES')*/
  FALSE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SPI_REREAD_FRAMES')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SPI_REREAD_FRAMES')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 5 */
{
  
  /* Eval('NVM-CCR-027','EPMSRV')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','EPMSRV')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','EPMSRV')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','EPMSRV')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','EPMSRV')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','EPMSRV')*/
  
  /* Eval('NVM-CCR-008','EPMSRV')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','EPMSRV')*/
  /* Eval('NVM-CCR-010','EPMSRV')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','EPMSRV')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','EPMSRV')*/
  
  /* Eval('NvM-ICR-072','EPMSRV')*/
  
  /* Eval('NVM-CCR-034','EPMSRV')*/
  
  (uint16)1,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','EPMSRV')*/
  (uint16)0xA,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&EPMSRV_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk5CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','EPMSRV')*/
  /* Eval('NVM-CCR-015','EPMSRV')*/
  (NvM_tpku8RomBlkDataAddrtype)&EPMSRV_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','EPMSRV')*/
  /* Eval('NVM-CCR-014','EPMSRV')*/
  /* Eval('NVM-CCR-018','EPMSRV')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','EPMSRV')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','EPMSRV')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','EPMSRV')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 6 */
{
  
  /* Eval('NVM-CCR-027','DOWNLOAD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','DOWNLOAD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','DOWNLOAD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  TRUE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','DOWNLOAD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','DOWNLOAD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','DOWNLOAD')*/
  
  /* Eval('NVM-CCR-008','DOWNLOAD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','DOWNLOAD')*/
  /* Eval('NVM-CCR-010','DOWNLOAD')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','DOWNLOAD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','DOWNLOAD')*/
  
  /* Eval('NvM-ICR-072','DOWNLOAD')*/
  
  /* Eval('NVM-CCR-034','DOWNLOAD')*/
  
  (uint16)1,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','DOWNLOAD')*/
  (uint16)0xC,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&DOWNLOAD_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk6CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','DOWNLOAD')*/
  /* Eval('NVM-CCR-015','DOWNLOAD')*/
  (NvM_tpku8RomBlkDataAddrtype)&DOWNLOAD_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','DOWNLOAD')*/
  /* Eval('NVM-CCR-014','DOWNLOAD')*/
  /* Eval('NVM-CCR-018','DOWNLOAD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','DOWNLOAD')*/
  FALSE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','DOWNLOAD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','DOWNLOAD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 7 */
{
  
  /* Eval('NVM-CCR-027','ECRITURES_EEPROM')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ECRITURES_EEPROM')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ECRITURES_EEPROM')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ECRITURES_EEPROM')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ECRITURES_EEPROM')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ECRITURES_EEPROM')*/
  
  /* Eval('NVM-CCR-008','ECRITURES_EEPROM')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ECRITURES_EEPROM')*/
  /* Eval('NVM-CCR-010','ECRITURES_EEPROM')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ECRITURES_EEPROM')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ECRITURES_EEPROM')*/
  
  /* Eval('NvM-ICR-072','ECRITURES_EEPROM')*/
  
  /* Eval('NVM-CCR-034','ECRITURES_EEPROM')*/
  
  (uint16)6,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ECRITURES_EEPROM')*/
  (uint16)0xE,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&ECRITURES_EEPROM_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk7CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ECRITURES_EEPROM')*/
  /* Eval('NVM-CCR-015','ECRITURES_EEPROM')*/
  (NvM_tpku8RomBlkDataAddrtype)&ECRITURES_EEPROM_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ECRITURES_EEPROM')*/
  /* Eval('NVM-CCR-014','ECRITURES_EEPROM')*/
  /* Eval('NVM-CCR-018','ECRITURES_EEPROM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ECRITURES_EEPROM')*/
  FALSE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ECRITURES_EEPROM')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ECRITURES_EEPROM')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 8 */
{
  
  /* Eval('NVM-CCR-027','RESET')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','RESET')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','RESET')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','RESET')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','RESET')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','RESET')*/
  
  /* Eval('NVM-CCR-008','RESET')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','RESET')*/
  /* Eval('NVM-CCR-010','RESET')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','RESET')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','RESET')*/
  
  /* Eval('NvM-ICR-072','RESET')*/
  
  /* Eval('NVM-CCR-034','RESET')*/
  
  (uint16)2,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','RESET')*/
  (uint16)0x10,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&RESET_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk8CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','RESET')*/
  /* Eval('NVM-CCR-015','RESET')*/
  (NvM_tpku8RomBlkDataAddrtype)&RESET_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','RESET')*/
  /* Eval('NVM-CCR-014','RESET')*/
  /* Eval('NVM-CCR-018','RESET')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','RESET')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','RESET')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','RESET')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 9 */
{
  
  /* Eval('NVM-CCR-027','EXCEPTION_REGS')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','EXCEPTION_REGS')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','EXCEPTION_REGS')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','EXCEPTION_REGS')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','EXCEPTION_REGS')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','EXCEPTION_REGS')*/
  
  /* Eval('NVM-CCR-008','EXCEPTION_REGS')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','EXCEPTION_REGS')*/
  /* Eval('NVM-CCR-010','EXCEPTION_REGS')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','EXCEPTION_REGS')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','EXCEPTION_REGS')*/
  
  /* Eval('NvM-ICR-072','EXCEPTION_REGS')*/
  
  /* Eval('NVM-CCR-034','EXCEPTION_REGS')*/
  
  (uint16)11,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','EXCEPTION_REGS')*/
  (uint16)0x12,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&EXCEPTION_REGS_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk9CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','EXCEPTION_REGS')*/
  /* Eval('NVM-CCR-015','EXCEPTION_REGS')*/
  (NvM_tpku8RomBlkDataAddrtype)&EXCEPTION_REGS_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','EXCEPTION_REGS')*/
  /* Eval('NVM-CCR-014','EXCEPTION_REGS')*/
  /* Eval('NVM-CCR-018','EXCEPTION_REGS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','EXCEPTION_REGS')*/
  FALSE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','EXCEPTION_REGS')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','EXCEPTION_REGS')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 10 */
{
  
  /* Eval('NVM-CCR-027','TEST_EEPROM_3')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','TEST_EEPROM_3')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','TEST_EEPROM_3')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','TEST_EEPROM_3')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','TEST_EEPROM_3')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','TEST_EEPROM_3')*/
  
  /* Eval('NVM-CCR-008','TEST_EEPROM_3')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','TEST_EEPROM_3')*/
  /* Eval('NVM-CCR-010','TEST_EEPROM_3')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','TEST_EEPROM_3')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','TEST_EEPROM_3')*/
  
  /* Eval('NvM-ICR-072','TEST_EEPROM_3')*/
  
  /* Eval('NVM-CCR-034','TEST_EEPROM_3')*/
  
  (uint16)2,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','TEST_EEPROM_3')*/
  (uint16)0x14,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&TEST_EEPROM_3_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk10CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','TEST_EEPROM_3')*/
  /* Eval('NVM-CCR-015','TEST_EEPROM_3')*/
  (NvM_tpku8RomBlkDataAddrtype)&TEST_EEPROM_3_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','TEST_EEPROM_3')*/
  /* Eval('NVM-CCR-014','TEST_EEPROM_3')*/
  /* Eval('NVM-CCR-018','TEST_EEPROM_3')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','TEST_EEPROM_3')*/
  FALSE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','TEST_EEPROM_3')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','TEST_EEPROM_3')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 11 */
{
  
  /* Eval('NVM-CCR-027','REDPROD_1')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','REDPROD_1')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','REDPROD_1')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  TRUE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','REDPROD_1')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','REDPROD_1')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','REDPROD_1')*/
  
  /* Eval('NVM-CCR-008','REDPROD_1')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','REDPROD_1')*/
  /* Eval('NVM-CCR-010','REDPROD_1')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','REDPROD_1')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','REDPROD_1')*/
  
  /* Eval('NvM-ICR-072','REDPROD_1')*/
  
  /* Eval('NVM-CCR-034','REDPROD_1')*/
  
  (uint16)30,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','REDPROD_1')*/
  (uint16)0x16,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&REDPROD_1_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk11CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','REDPROD_1')*/
  /* Eval('NVM-CCR-015','REDPROD_1')*/
  (NvM_tpku8RomBlkDataAddrtype)&REDPROD_1_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','REDPROD_1')*/
  /* Eval('NVM-CCR-014','REDPROD_1')*/
  /* Eval('NVM-CCR-018','REDPROD_1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','REDPROD_1')*/
  FALSE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','REDPROD_1')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','REDPROD_1')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 12 */
{
  
  /* Eval('NVM-CCR-027','REDPROD_2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','REDPROD_2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','REDPROD_2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  TRUE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','REDPROD_2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','REDPROD_2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','REDPROD_2')*/
  
  /* Eval('NVM-CCR-008','REDPROD_2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','REDPROD_2')*/
  /* Eval('NVM-CCR-010','REDPROD_2')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','REDPROD_2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','REDPROD_2')*/
  
  /* Eval('NvM-ICR-072','REDPROD_2')*/
  
  /* Eval('NVM-CCR-034','REDPROD_2')*/
  
  (uint16)30,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','REDPROD_2')*/
  (uint16)0x18,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&REDPROD_2_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk12CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','REDPROD_2')*/
  /* Eval('NVM-CCR-015','REDPROD_2')*/
  (NvM_tpku8RomBlkDataAddrtype)&REDPROD_2_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','REDPROD_2')*/
  /* Eval('NVM-CCR-014','REDPROD_2')*/
  /* Eval('NVM-CCR-018','REDPROD_2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','REDPROD_2')*/
  FALSE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','REDPROD_2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','REDPROD_2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 13 */
{
  
  /* Eval('NVM-CCR-027','REDPROD_5')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','REDPROD_5')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','REDPROD_5')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  TRUE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','REDPROD_5')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','REDPROD_5')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','REDPROD_5')*/
  
  /* Eval('NVM-CCR-008','REDPROD_5')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','REDPROD_5')*/
  /* Eval('NVM-CCR-010','REDPROD_5')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','REDPROD_5')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','REDPROD_5')*/
  
  /* Eval('NvM-ICR-072','REDPROD_5')*/
  
  /* Eval('NVM-CCR-034','REDPROD_5')*/
  
  (uint16)30,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','REDPROD_5')*/
  (uint16)0x1A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&REDPROD_5_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk13CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','REDPROD_5')*/
  /* Eval('NVM-CCR-015','REDPROD_5')*/
  (NvM_tpku8RomBlkDataAddrtype)&REDPROD_5_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','REDPROD_5')*/
  /* Eval('NVM-CCR-014','REDPROD_5')*/
  /* Eval('NVM-CCR-018','REDPROD_5')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','REDPROD_5')*/
  FALSE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','REDPROD_5')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','REDPROD_5')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 14 */
{
  
  /* Eval('NVM-CCR-027','REDPROD_8')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','REDPROD_8')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','REDPROD_8')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  TRUE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','REDPROD_8')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','REDPROD_8')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','REDPROD_8')*/
  
  /* Eval('NVM-CCR-008','REDPROD_8')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','REDPROD_8')*/
  /* Eval('NVM-CCR-010','REDPROD_8')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','REDPROD_8')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','REDPROD_8')*/
  
  /* Eval('NvM-ICR-072','REDPROD_8')*/
  
  /* Eval('NVM-CCR-034','REDPROD_8')*/
  
  (uint16)30,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','REDPROD_8')*/
  (uint16)0x1C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&REDPROD_8_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk14CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','REDPROD_8')*/
  /* Eval('NVM-CCR-015','REDPROD_8')*/
  (NvM_tpku8RomBlkDataAddrtype)&REDPROD_8_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','REDPROD_8')*/
  /* Eval('NVM-CCR-014','REDPROD_8')*/
  /* Eval('NVM-CCR-018','REDPROD_8')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','REDPROD_8')*/
  FALSE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','REDPROD_8')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','REDPROD_8')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 15 */
{
  
  /* Eval('NVM-CCR-027','PROD_1_VALEOIDENT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','PROD_1_VALEOIDENT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','PROD_1_VALEOIDENT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  TRUE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','PROD_1_VALEOIDENT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','PROD_1_VALEOIDENT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','PROD_1_VALEOIDENT')*/
  
  /* Eval('NVM-CCR-008','PROD_1_VALEOIDENT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','PROD_1_VALEOIDENT')*/
  /* Eval('NVM-CCR-010','PROD_1_VALEOIDENT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','PROD_1_VALEOIDENT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','PROD_1_VALEOIDENT')*/
  
  /* Eval('NvM-ICR-072','PROD_1_VALEOIDENT')*/
  
  /* Eval('NVM-CCR-034','PROD_1_VALEOIDENT')*/
  
  (uint16)30,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','PROD_1_VALEOIDENT')*/
  (uint16)0x1E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&PROD_1_VALEOIDENT_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk15CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','PROD_1_VALEOIDENT')*/
  /* Eval('NVM-CCR-015','PROD_1_VALEOIDENT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','PROD_1_VALEOIDENT')*/
  /* Eval('NVM-CCR-014','PROD_1_VALEOIDENT')*/
  /* Eval('NVM-CCR-018','PROD_1_VALEOIDENT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','PROD_1_VALEOIDENT')*/
  FALSE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','PROD_1_VALEOIDENT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','PROD_1_VALEOIDENT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 16 */
{
  
  /* Eval('NVM-CCR-027','PROD_2_PSAIDENT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','PROD_2_PSAIDENT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','PROD_2_PSAIDENT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  TRUE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','PROD_2_PSAIDENT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','PROD_2_PSAIDENT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','PROD_2_PSAIDENT')*/
  
  /* Eval('NVM-CCR-008','PROD_2_PSAIDENT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','PROD_2_PSAIDENT')*/
  /* Eval('NVM-CCR-010','PROD_2_PSAIDENT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','PROD_2_PSAIDENT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','PROD_2_PSAIDENT')*/
  
  /* Eval('NvM-ICR-072','PROD_2_PSAIDENT')*/
  
  /* Eval('NVM-CCR-034','PROD_2_PSAIDENT')*/
  
  (uint16)30,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','PROD_2_PSAIDENT')*/
  (uint16)0x20,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&PROD_2_PSAIDENT_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk16CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','PROD_2_PSAIDENT')*/
  /* Eval('NVM-CCR-015','PROD_2_PSAIDENT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','PROD_2_PSAIDENT')*/
  /* Eval('NVM-CCR-014','PROD_2_PSAIDENT')*/
  /* Eval('NVM-CCR-018','PROD_2_PSAIDENT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','PROD_2_PSAIDENT')*/
  FALSE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','PROD_2_PSAIDENT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','PROD_2_PSAIDENT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 17 */
{
  
  /* Eval('NVM-CCR-027','PROD_5_CIENUM')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','PROD_5_CIENUM')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','PROD_5_CIENUM')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  TRUE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','PROD_5_CIENUM')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','PROD_5_CIENUM')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','PROD_5_CIENUM')*/
  
  /* Eval('NVM-CCR-008','PROD_5_CIENUM')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','PROD_5_CIENUM')*/
  /* Eval('NVM-CCR-010','PROD_5_CIENUM')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','PROD_5_CIENUM')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','PROD_5_CIENUM')*/
  
  /* Eval('NvM-ICR-072','PROD_5_CIENUM')*/
  
  /* Eval('NVM-CCR-034','PROD_5_CIENUM')*/
  
  (uint16)30,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','PROD_5_CIENUM')*/
  (uint16)0x22,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&PROD_5_CIENUM_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk17CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','PROD_5_CIENUM')*/
  /* Eval('NVM-CCR-015','PROD_5_CIENUM')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','PROD_5_CIENUM')*/
  /* Eval('NVM-CCR-014','PROD_5_CIENUM')*/
  /* Eval('NVM-CCR-018','PROD_5_CIENUM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','PROD_5_CIENUM')*/
  FALSE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','PROD_5_CIENUM')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','PROD_5_CIENUM')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 18 */
{
  
  /* Eval('NVM-CCR-027','PROD_8_TRIMS')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','PROD_8_TRIMS')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','PROD_8_TRIMS')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  TRUE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','PROD_8_TRIMS')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','PROD_8_TRIMS')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','PROD_8_TRIMS')*/
  
  /* Eval('NVM-CCR-008','PROD_8_TRIMS')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','PROD_8_TRIMS')*/
  /* Eval('NVM-CCR-010','PROD_8_TRIMS')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','PROD_8_TRIMS')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','PROD_8_TRIMS')*/
  
  /* Eval('NvM-ICR-072','PROD_8_TRIMS')*/
  
  /* Eval('NVM-CCR-034','PROD_8_TRIMS')*/
  
  (uint16)30,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','PROD_8_TRIMS')*/
  (uint16)0x24,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&PROD_8_TRIMS_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk18CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','PROD_8_TRIMS')*/
  /* Eval('NVM-CCR-015','PROD_8_TRIMS')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','PROD_8_TRIMS')*/
  /* Eval('NVM-CCR-014','PROD_8_TRIMS')*/
  /* Eval('NVM-CCR-018','PROD_8_TRIMS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','PROD_8_TRIMS')*/
  FALSE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','PROD_8_TRIMS')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','PROD_8_TRIMS')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 19 */
{
  
  /* Eval('NVM-CCR-027','EEPROM_VERSION')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','EEPROM_VERSION')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','EEPROM_VERSION')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','EEPROM_VERSION')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','EEPROM_VERSION')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','EEPROM_VERSION')*/
  
  /* Eval('NVM-CCR-008','EEPROM_VERSION')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','EEPROM_VERSION')*/
  /* Eval('NVM-CCR-010','EEPROM_VERSION')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','EEPROM_VERSION')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','EEPROM_VERSION')*/
  
  /* Eval('NvM-ICR-072','EEPROM_VERSION')*/
  
  /* Eval('NVM-CCR-034','EEPROM_VERSION')*/
  
  (uint16)2,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','EEPROM_VERSION')*/
  (uint16)0x26,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&EEPROM_VERSION_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk19CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','EEPROM_VERSION')*/
  /* Eval('NVM-CCR-015','EEPROM_VERSION')*/
  (NvM_tpku8RomBlkDataAddrtype)&EEPROM_VERSION_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','EEPROM_VERSION')*/
  /* Eval('NVM-CCR-014','EEPROM_VERSION')*/
  /* Eval('NVM-CCR-018','EEPROM_VERSION')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','EEPROM_VERSION')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','EEPROM_VERSION')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','EEPROM_VERSION')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 20 */
{
  
  /* Eval('NVM-CCR-027','KNKADPCOR')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','KNKADPCOR')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','KNKADPCOR')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','KNKADPCOR')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','KNKADPCOR')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','KNKADPCOR')*/
  
  /* Eval('NVM-CCR-008','KNKADPCOR')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','KNKADPCOR')*/
  /* Eval('NVM-CCR-010','KNKADPCOR')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','KNKADPCOR')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','KNKADPCOR')*/
  
  /* Eval('NvM-ICR-072','KNKADPCOR')*/
  
  /* Eval('NVM-CCR-034','KNKADPCOR')*/
  
  (uint16)120,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','KNKADPCOR')*/
  (uint16)0x28,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&KNKADPCOR_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk20CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','KNKADPCOR')*/
  /* Eval('NVM-CCR-015','KNKADPCOR')*/
  (NvM_tpku8RomBlkDataAddrtype)&KNKADPCOR_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','KNKADPCOR')*/
  /* Eval('NVM-CCR-014','KNKADPCOR')*/
  /* Eval('NVM-CCR-018','KNKADPCOR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','KNKADPCOR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','KNKADPCOR')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','KNKADPCOR')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 21 */
{
  
  /* Eval('NVM-CCR-027','POSTEQUSRV')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','POSTEQUSRV')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','POSTEQUSRV')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  TRUE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','POSTEQUSRV')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','POSTEQUSRV')*/
  NVM_BLOCK_REDUNDANT,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','POSTEQUSRV')*/
  
  /* Eval('NVM-CCR-008','POSTEQUSRV')*/
  (uint8)2,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','POSTEQUSRV')*/
  /* Eval('NVM-CCR-010','POSTEQUSRV')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','POSTEQUSRV')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','POSTEQUSRV')*/
  
  /* Eval('NvM-ICR-072','POSTEQUSRV')*/
  
  /* Eval('NVM-CCR-034','POSTEQUSRV')*/
  
  (uint16)3,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','POSTEQUSRV')*/
  (uint16)0x2A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&POSTEQUSRV_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk21CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','POSTEQUSRV')*/
  /* Eval('NVM-CCR-015','POSTEQUSRV')*/
  (NvM_tpku8RomBlkDataAddrtype)&POSTEQUSRV_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','POSTEQUSRV')*/
  /* Eval('NVM-CCR-014','POSTEQUSRV')*/
  /* Eval('NVM-CCR-018','POSTEQUSRV')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','POSTEQUSRV')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','POSTEQUSRV')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','POSTEQUSRV')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 22 */
{
  
  /* Eval('NVM-CCR-027','SAIMMO_CODE')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SAIMMO_CODE')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SAIMMO_CODE')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SAIMMO_CODE')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SAIMMO_CODE')*/
  NVM_BLOCK_REDUNDANT,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SAIMMO_CODE')*/
  
  /* Eval('NVM-CCR-008','SAIMMO_CODE')*/
  (uint8)2,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SAIMMO_CODE')*/
  /* Eval('NVM-CCR-010','SAIMMO_CODE')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SAIMMO_CODE')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SAIMMO_CODE')*/
  
  /* Eval('NvM-ICR-072','SAIMMO_CODE')*/
  
  /* Eval('NVM-CCR-034','SAIMMO_CODE')*/
  
  (uint16)9,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SAIMMO_CODE')*/
  (uint16)0x2C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&SAIMMO_ObjCode,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk22CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SAIMMO_CODE')*/
  /* Eval('NVM-CCR-015','SAIMMO_CODE')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_SAIMMO_CODE__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SAIMMO_CODE')*/
  /* Eval('NVM-CCR-014','SAIMMO_CODE')*/
  /* Eval('NVM-CCR-018','SAIMMO_CODE')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SAIMMO_CODE')*/
  FALSE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SAIMMO_CODE')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SAIMMO_CODE')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 23 */
{
  
  /* Eval('NVM-CCR-027','SAIMMO_ETAT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SAIMMO_ETAT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SAIMMO_ETAT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SAIMMO_ETAT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SAIMMO_ETAT')*/
  NVM_BLOCK_REDUNDANT,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SAIMMO_ETAT')*/
  
  /* Eval('NVM-CCR-008','SAIMMO_ETAT')*/
  (uint8)2,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SAIMMO_ETAT')*/
  /* Eval('NVM-CCR-010','SAIMMO_ETAT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SAIMMO_ETAT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SAIMMO_ETAT')*/
  
  /* Eval('NvM-ICR-072','SAIMMO_ETAT')*/
  
  /* Eval('NVM-CCR-034','SAIMMO_ETAT')*/
  
  (uint16)4,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SAIMMO_ETAT')*/
  (uint16)0x2E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&SAIMMO_ObjEtat,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk23CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SAIMMO_ETAT')*/
  /* Eval('NVM-CCR-015','SAIMMO_ETAT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_SAIMMO_ETAT__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SAIMMO_ETAT')*/
  /* Eval('NVM-CCR-014','SAIMMO_ETAT')*/
  /* Eval('NVM-CCR-018','SAIMMO_ETAT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SAIMMO_ETAT')*/
  FALSE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SAIMMO_ETAT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SAIMMO_ETAT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 24 */
{
  
  /* Eval('NVM-CCR-027','TELECODAGE')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','TELECODAGE')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','TELECODAGE')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  TRUE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','TELECODAGE')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','TELECODAGE')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','TELECODAGE')*/
  
  /* Eval('NVM-CCR-008','TELECODAGE')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','TELECODAGE')*/
  /* Eval('NVM-CCR-010','TELECODAGE')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','TELECODAGE')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','TELECODAGE')*/
  
  /* Eval('NvM-ICR-072','TELECODAGE')*/
  
  /* Eval('NVM-CCR-034','TELECODAGE')*/
  
  (uint16)13,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','TELECODAGE')*/
  (uint16)0x30,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&TELECODAGE_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk24CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','TELECODAGE')*/
  /* Eval('NVM-CCR-015','TELECODAGE')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_TELECODAGE_NVMSRV_vidInit,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','TELECODAGE')*/
  /* Eval('NVM-CCR-014','TELECODAGE')*/
  /* Eval('NVM-CCR-018','TELECODAGE')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','TELECODAGE')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','TELECODAGE')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','TELECODAGE')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 25 */
{
  
  /* Eval('NVM-CCR-027','ACCPEM')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ACCPEM')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ACCPEM')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ACCPEM')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ACCPEM')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ACCPEM')*/
  
  /* Eval('NVM-CCR-008','ACCPEM')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ACCPEM')*/
  /* Eval('NVM-CCR-010','ACCPEM')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ACCPEM')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ACCPEM')*/
  
  /* Eval('NvM-ICR-072','ACCPEM')*/
  
  /* Eval('NVM-CCR-034','ACCPEM')*/
  
  (uint16)1,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ACCPEM')*/
  (uint16)0x32,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&ACCPEM_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk25CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ACCPEM')*/
  /* Eval('NVM-CCR-015','ACCPEM')*/
  (NvM_tpku8RomBlkDataAddrtype)&ACCPEM_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ACCPEM')*/
  /* Eval('NVM-CCR-014','ACCPEM')*/
  /* Eval('NVM-CCR-018','ACCPEM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ACCPEM')*/
  FALSE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ACCPEM')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ACCPEM')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 26 */
{
  
  /* Eval('NVM-CCR-027','ACCPLRNPOS')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ACCPLRNPOS')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ACCPLRNPOS')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ACCPLRNPOS')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ACCPLRNPOS')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ACCPLRNPOS')*/
  
  /* Eval('NVM-CCR-008','ACCPLRNPOS')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ACCPLRNPOS')*/
  /* Eval('NVM-CCR-010','ACCPLRNPOS')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ACCPLRNPOS')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ACCPLRNPOS')*/
  
  /* Eval('NvM-ICR-072','ACCPLRNPOS')*/
  
  /* Eval('NVM-CCR-034','ACCPLRNPOS')*/
  
  (uint16)8,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ACCPLRNPOS')*/
  (uint16)0x34,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&ACCPLRNPOS_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk26CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ACCPLRNPOS')*/
  /* Eval('NVM-CCR-015','ACCPLRNPOS')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ACCPLRNPOS_NVMSRV_vidInit,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ACCPLRNPOS')*/
  /* Eval('NVM-CCR-014','ACCPLRNPOS')*/
  /* Eval('NVM-CCR-018','ACCPLRNPOS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ACCPLRNPOS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ACCPLRNPOS')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ACCPLRNPOS')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 27 */
{
  
  /* Eval('NVM-CCR-027','ACQCOT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ACQCOT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ACQCOT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ACQCOT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ACQCOT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ACQCOT')*/
  
  /* Eval('NVM-CCR-008','ACQCOT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ACQCOT')*/
  /* Eval('NVM-CCR-010','ACQCOT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ACQCOT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ACQCOT')*/
  
  /* Eval('NvM-ICR-072','ACQCOT')*/
  
  /* Eval('NVM-CCR-034','ACQCOT')*/
  
  (uint16)2,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ACQCOT')*/
  (uint16)0x36,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&ACQCOT_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk27CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ACQCOT')*/
  /* Eval('NVM-CCR-015','ACQCOT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ACQCOT_NVMSRV_vidInit,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ACQCOT')*/
  /* Eval('NVM-CCR-014','ACQCOT')*/
  /* Eval('NVM-CCR-018','ACQCOT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ACQCOT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ACQCOT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ACQCOT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 28 */
{
  
  /* Eval('NVM-CCR-027','AFAMGTT_NVRAM_INT8_CONST')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','AFAMGTT_NVRAM_INT8_CONST')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','AFAMGTT_NVRAM_INT8_CONST')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','AFAMGTT_NVRAM_INT8_CONST')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','AFAMGTT_NVRAM_INT8_CONST')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','AFAMGTT_NVRAM_INT8_CONST')*/
  
  /* Eval('NVM-CCR-008','AFAMGTT_NVRAM_INT8_CONST')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','AFAMGTT_NVRAM_INT8_CONST')*/
  /* Eval('NVM-CCR-010','AFAMGTT_NVRAM_INT8_CONST')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','AFAMGTT_NVRAM_INT8_CONST')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','AFAMGTT_NVRAM_INT8_CONST')*/
  
  /* Eval('NvM-ICR-072','AFAMGTT_NVRAM_INT8_CONST')*/
  
  /* Eval('NVM-CCR-034','AFAMGTT_NVRAM_INT8_CONST')*/
  
  (uint16)1,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','AFAMGTT_NVRAM_INT8_CONST')*/
  (uint16)0x38,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&AFAMgtT_sNV_Z1_CONST_8BIT,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk28CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','AFAMGTT_NVRAM_INT8_CONST')*/
  /* Eval('NVM-CCR-015','AFAMGTT_NVRAM_INT8_CONST')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_AFAMgtT_NVRAM_int8_const__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','AFAMGTT_NVRAM_INT8_CONST')*/
  /* Eval('NVM-CCR-014','AFAMGTT_NVRAM_INT8_CONST')*/
  /* Eval('NVM-CCR-018','AFAMGTT_NVRAM_INT8_CONST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','AFAMGTT_NVRAM_INT8_CONST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','AFAMGTT_NVRAM_INT8_CONST')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','AFAMGTT_NVRAM_INT8_CONST')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 29 */
{
  
  /* Eval('NVM-CCR-027','AFAT_NVRAM_INT16_CALIB')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','AFAT_NVRAM_INT16_CALIB')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','AFAT_NVRAM_INT16_CALIB')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','AFAT_NVRAM_INT16_CALIB')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','AFAT_NVRAM_INT16_CALIB')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','AFAT_NVRAM_INT16_CALIB')*/
  
  /* Eval('NVM-CCR-008','AFAT_NVRAM_INT16_CALIB')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','AFAT_NVRAM_INT16_CALIB')*/
  /* Eval('NVM-CCR-010','AFAT_NVRAM_INT16_CALIB')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','AFAT_NVRAM_INT16_CALIB')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','AFAT_NVRAM_INT16_CALIB')*/
  
  /* Eval('NvM-ICR-072','AFAT_NVRAM_INT16_CALIB')*/
  
  /* Eval('NVM-CCR-034','AFAT_NVRAM_INT16_CALIB')*/
  
  (uint16)20,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','AFAT_NVRAM_INT16_CALIB')*/
  (uint16)0x3A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&AFAT_sNV_Z1_CALIB_16BIT,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk29CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','AFAT_NVRAM_INT16_CALIB')*/
  /* Eval('NVM-CCR-015','AFAT_NVRAM_INT16_CALIB')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_AFAT_NVRAM_int16_calib__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','AFAT_NVRAM_INT16_CALIB')*/
  /* Eval('NVM-CCR-014','AFAT_NVRAM_INT16_CALIB')*/
  /* Eval('NVM-CCR-018','AFAT_NVRAM_INT16_CALIB')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','AFAT_NVRAM_INT16_CALIB')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','AFAT_NVRAM_INT16_CALIB')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','AFAT_NVRAM_INT16_CALIB')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 30 */
{
  
  /* Eval('NVM-CCR-027','AFAT_NVRAM_INT32_CALIB')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','AFAT_NVRAM_INT32_CALIB')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','AFAT_NVRAM_INT32_CALIB')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','AFAT_NVRAM_INT32_CALIB')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','AFAT_NVRAM_INT32_CALIB')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','AFAT_NVRAM_INT32_CALIB')*/
  
  /* Eval('NVM-CCR-008','AFAT_NVRAM_INT32_CALIB')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','AFAT_NVRAM_INT32_CALIB')*/
  /* Eval('NVM-CCR-010','AFAT_NVRAM_INT32_CALIB')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','AFAT_NVRAM_INT32_CALIB')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','AFAT_NVRAM_INT32_CALIB')*/
  
  /* Eval('NvM-ICR-072','AFAT_NVRAM_INT32_CALIB')*/
  
  /* Eval('NVM-CCR-034','AFAT_NVRAM_INT32_CALIB')*/
  
  (uint16)4,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','AFAT_NVRAM_INT32_CALIB')*/
  (uint16)0x3C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&AFAT_sNV_Z1_CALIB_32BIT,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk30CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','AFAT_NVRAM_INT32_CALIB')*/
  /* Eval('NVM-CCR-015','AFAT_NVRAM_INT32_CALIB')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_AFAT_NVRAM_int32_calib__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','AFAT_NVRAM_INT32_CALIB')*/
  /* Eval('NVM-CCR-014','AFAT_NVRAM_INT32_CALIB')*/
  /* Eval('NVM-CCR-018','AFAT_NVRAM_INT32_CALIB')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','AFAT_NVRAM_INT32_CALIB')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','AFAT_NVRAM_INT32_CALIB')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','AFAT_NVRAM_INT32_CALIB')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 31 */
{
  
  /* Eval('NVM-CCR-027','AFAT_NVRAM_INT8_CALIB')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','AFAT_NVRAM_INT8_CALIB')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','AFAT_NVRAM_INT8_CALIB')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','AFAT_NVRAM_INT8_CALIB')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','AFAT_NVRAM_INT8_CALIB')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','AFAT_NVRAM_INT8_CALIB')*/
  
  /* Eval('NVM-CCR-008','AFAT_NVRAM_INT8_CALIB')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','AFAT_NVRAM_INT8_CALIB')*/
  /* Eval('NVM-CCR-010','AFAT_NVRAM_INT8_CALIB')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','AFAT_NVRAM_INT8_CALIB')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','AFAT_NVRAM_INT8_CALIB')*/
  
  /* Eval('NvM-ICR-072','AFAT_NVRAM_INT8_CALIB')*/
  
  /* Eval('NVM-CCR-034','AFAT_NVRAM_INT8_CALIB')*/
  
  (uint16)7,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','AFAT_NVRAM_INT8_CALIB')*/
  (uint16)0x3E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&AFAT_sNV_Z1_CALIB_8BIT,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk31CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','AFAT_NVRAM_INT8_CALIB')*/
  /* Eval('NVM-CCR-015','AFAT_NVRAM_INT8_CALIB')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_AFAT_NVRAM_int8_calib__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','AFAT_NVRAM_INT8_CALIB')*/
  /* Eval('NVM-CCR-014','AFAT_NVRAM_INT8_CALIB')*/
  /* Eval('NVM-CCR-018','AFAT_NVRAM_INT8_CALIB')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','AFAT_NVRAM_INT8_CALIB')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','AFAT_NVRAM_INT8_CALIB')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','AFAT_NVRAM_INT8_CALIB')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 32 */
{
  
  /* Eval('NVM-CCR-027','AFAT_NVRAM_BOOLEAN_CALIB')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','AFAT_NVRAM_BOOLEAN_CALIB')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','AFAT_NVRAM_BOOLEAN_CALIB')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','AFAT_NVRAM_BOOLEAN_CALIB')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','AFAT_NVRAM_BOOLEAN_CALIB')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','AFAT_NVRAM_BOOLEAN_CALIB')*/
  
  /* Eval('NVM-CCR-008','AFAT_NVRAM_BOOLEAN_CALIB')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','AFAT_NVRAM_BOOLEAN_CALIB')*/
  /* Eval('NVM-CCR-010','AFAT_NVRAM_BOOLEAN_CALIB')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','AFAT_NVRAM_BOOLEAN_CALIB')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','AFAT_NVRAM_BOOLEAN_CALIB')*/
  
  /* Eval('NvM-ICR-072','AFAT_NVRAM_BOOLEAN_CALIB')*/
  
  /* Eval('NVM-CCR-034','AFAT_NVRAM_BOOLEAN_CALIB')*/
  
  (uint16)1,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','AFAT_NVRAM_BOOLEAN_CALIB')*/
  (uint16)0x40,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&AFAT_sNV_Z1_CALIB_BOOLEAN,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk32CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','AFAT_NVRAM_BOOLEAN_CALIB')*/
  /* Eval('NVM-CCR-015','AFAT_NVRAM_BOOLEAN_CALIB')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_AFAT_NVRAM_boolean_calib__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','AFAT_NVRAM_BOOLEAN_CALIB')*/
  /* Eval('NVM-CCR-014','AFAT_NVRAM_BOOLEAN_CALIB')*/
  /* Eval('NVM-CCR-018','AFAT_NVRAM_BOOLEAN_CALIB')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','AFAT_NVRAM_BOOLEAN_CALIB')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','AFAT_NVRAM_BOOLEAN_CALIB')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','AFAT_NVRAM_BOOLEAN_CALIB')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 33 */
{
  
  /* Eval('NVM-CCR-027','AFAT_NVRAM_INT16_CONST')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','AFAT_NVRAM_INT16_CONST')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','AFAT_NVRAM_INT16_CONST')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','AFAT_NVRAM_INT16_CONST')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','AFAT_NVRAM_INT16_CONST')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','AFAT_NVRAM_INT16_CONST')*/
  
  /* Eval('NVM-CCR-008','AFAT_NVRAM_INT16_CONST')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','AFAT_NVRAM_INT16_CONST')*/
  /* Eval('NVM-CCR-010','AFAT_NVRAM_INT16_CONST')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','AFAT_NVRAM_INT16_CONST')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','AFAT_NVRAM_INT16_CONST')*/
  
  /* Eval('NvM-ICR-072','AFAT_NVRAM_INT16_CONST')*/
  
  /* Eval('NVM-CCR-034','AFAT_NVRAM_INT16_CONST')*/
  
  (uint16)18,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','AFAT_NVRAM_INT16_CONST')*/
  (uint16)0x42,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&AFAT_sNV_Z1_CONST_16BIT,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk33CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','AFAT_NVRAM_INT16_CONST')*/
  /* Eval('NVM-CCR-015','AFAT_NVRAM_INT16_CONST')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_AFAT_NVRAM_int16_const__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','AFAT_NVRAM_INT16_CONST')*/
  /* Eval('NVM-CCR-014','AFAT_NVRAM_INT16_CONST')*/
  /* Eval('NVM-CCR-018','AFAT_NVRAM_INT16_CONST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','AFAT_NVRAM_INT16_CONST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','AFAT_NVRAM_INT16_CONST')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','AFAT_NVRAM_INT16_CONST')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 34 */
{
  
  /* Eval('NVM-CCR-027','AFAT_NVRAM_INT8_CONST')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','AFAT_NVRAM_INT8_CONST')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','AFAT_NVRAM_INT8_CONST')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','AFAT_NVRAM_INT8_CONST')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','AFAT_NVRAM_INT8_CONST')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','AFAT_NVRAM_INT8_CONST')*/
  
  /* Eval('NVM-CCR-008','AFAT_NVRAM_INT8_CONST')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','AFAT_NVRAM_INT8_CONST')*/
  /* Eval('NVM-CCR-010','AFAT_NVRAM_INT8_CONST')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','AFAT_NVRAM_INT8_CONST')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','AFAT_NVRAM_INT8_CONST')*/
  
  /* Eval('NvM-ICR-072','AFAT_NVRAM_INT8_CONST')*/
  
  /* Eval('NVM-CCR-034','AFAT_NVRAM_INT8_CONST')*/
  
  (uint16)3,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','AFAT_NVRAM_INT8_CONST')*/
  (uint16)0x44,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&AFAT_sNV_Z1_CONST_8BIT,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk34CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','AFAT_NVRAM_INT8_CONST')*/
  /* Eval('NVM-CCR-015','AFAT_NVRAM_INT8_CONST')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_AFAT_NVRAM_int8_const__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','AFAT_NVRAM_INT8_CONST')*/
  /* Eval('NVM-CCR-014','AFAT_NVRAM_INT8_CONST')*/
  /* Eval('NVM-CCR-018','AFAT_NVRAM_INT8_CONST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','AFAT_NVRAM_INT8_CONST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','AFAT_NVRAM_INT8_CONST')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','AFAT_NVRAM_INT8_CONST')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 35 */
{
  
  /* Eval('NVM-CCR-027','AFAT_NVRAM_BOOLEAN_CONST')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','AFAT_NVRAM_BOOLEAN_CONST')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','AFAT_NVRAM_BOOLEAN_CONST')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','AFAT_NVRAM_BOOLEAN_CONST')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','AFAT_NVRAM_BOOLEAN_CONST')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','AFAT_NVRAM_BOOLEAN_CONST')*/
  
  /* Eval('NVM-CCR-008','AFAT_NVRAM_BOOLEAN_CONST')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','AFAT_NVRAM_BOOLEAN_CONST')*/
  /* Eval('NVM-CCR-010','AFAT_NVRAM_BOOLEAN_CONST')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','AFAT_NVRAM_BOOLEAN_CONST')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','AFAT_NVRAM_BOOLEAN_CONST')*/
  
  /* Eval('NvM-ICR-072','AFAT_NVRAM_BOOLEAN_CONST')*/
  
  /* Eval('NVM-CCR-034','AFAT_NVRAM_BOOLEAN_CONST')*/
  
  (uint16)1,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','AFAT_NVRAM_BOOLEAN_CONST')*/
  (uint16)0x46,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&AFAT_sNV_Z1_CONST_BOOLEAN,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk35CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','AFAT_NVRAM_BOOLEAN_CONST')*/
  /* Eval('NVM-CCR-015','AFAT_NVRAM_BOOLEAN_CONST')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_AFAT_NVRAM_boolean_const__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','AFAT_NVRAM_BOOLEAN_CONST')*/
  /* Eval('NVM-CCR-014','AFAT_NVRAM_BOOLEAN_CONST')*/
  /* Eval('NVM-CCR-018','AFAT_NVRAM_BOOLEAN_CONST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','AFAT_NVRAM_BOOLEAN_CONST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','AFAT_NVRAM_BOOLEAN_CONST')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','AFAT_NVRAM_BOOLEAN_CONST')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 36 */
{
  
  /* Eval('NVM-CCR-027','CLCNFISAGAIN')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CLCNFISAGAIN')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CLCNFISAGAIN')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CLCNFISAGAIN')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CLCNFISAGAIN')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CLCNFISAGAIN')*/
  
  /* Eval('NVM-CCR-008','CLCNFISAGAIN')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CLCNFISAGAIN')*/
  /* Eval('NVM-CCR-010','CLCNFISAGAIN')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CLCNFISAGAIN')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CLCNFISAGAIN')*/
  
  /* Eval('NvM-ICR-072','CLCNFISAGAIN')*/
  
  /* Eval('NVM-CCR-034','CLCNFISAGAIN')*/
  
  (uint16)1,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CLCNFISAGAIN')*/
  (uint16)0x48,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&CLCNFISAGAIN_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk36CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CLCNFISAGAIN')*/
  /* Eval('NVM-CCR-015','CLCNFISAGAIN')*/
  (NvM_tpku8RomBlkDataAddrtype)&CLCNFISAGAIN_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CLCNFISAGAIN')*/
  /* Eval('NVM-CCR-014','CLCNFISAGAIN')*/
  /* Eval('NVM-CCR-018','CLCNFISAGAIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CLCNFISAGAIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CLCNFISAGAIN')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CLCNFISAGAIN')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 37 */
{
  
  /* Eval('NVM-CCR-027','CLUPEDPOSNDIAG')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CLUPEDPOSNDIAG')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CLUPEDPOSNDIAG')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CLUPEDPOSNDIAG')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CLUPEDPOSNDIAG')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CLUPEDPOSNDIAG')*/
  
  /* Eval('NVM-CCR-008','CLUPEDPOSNDIAG')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CLUPEDPOSNDIAG')*/
  /* Eval('NVM-CCR-010','CLUPEDPOSNDIAG')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CLUPEDPOSNDIAG')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CLUPEDPOSNDIAG')*/
  
  /* Eval('NvM-ICR-072','CLUPEDPOSNDIAG')*/
  
  /* Eval('NVM-CCR-034','CLUPEDPOSNDIAG')*/
  
  (uint16)1,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CLUPEDPOSNDIAG')*/
  (uint16)0x4A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&CLUPEDPOSNDIAG_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk37CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CLUPEDPOSNDIAG')*/
  /* Eval('NVM-CCR-015','CLUPEDPOSNDIAG')*/
  (NvM_tpku8RomBlkDataAddrtype)&CLUPEDPOSNDIAG_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CLUPEDPOSNDIAG')*/
  /* Eval('NVM-CCR-014','CLUPEDPOSNDIAG')*/
  /* Eval('NVM-CCR-018','CLUPEDPOSNDIAG')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CLUPEDPOSNDIAG')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CLUPEDPOSNDIAG')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CLUPEDPOSNDIAG')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 38 */
{
  
  /* Eval('NVM-CCR-027','CLUSWTDIAG')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CLUSWTDIAG')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CLUSWTDIAG')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CLUSWTDIAG')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CLUSWTDIAG')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CLUSWTDIAG')*/
  
  /* Eval('NVM-CCR-008','CLUSWTDIAG')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CLUSWTDIAG')*/
  /* Eval('NVM-CCR-010','CLUSWTDIAG')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CLUSWTDIAG')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CLUSWTDIAG')*/
  
  /* Eval('NvM-ICR-072','CLUSWTDIAG')*/
  
  /* Eval('NVM-CCR-034','CLUSWTDIAG')*/
  
  (uint16)1,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CLUSWTDIAG')*/
  (uint16)0x4C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&CLUSWTDIAG_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk38CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CLUSWTDIAG')*/
  /* Eval('NVM-CCR-015','CLUSWTDIAG')*/
  (NvM_tpku8RomBlkDataAddrtype)&CLUSWTDIAG_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CLUSWTDIAG')*/
  /* Eval('NVM-CCR-014','CLUSWTDIAG')*/
  /* Eval('NVM-CCR-018','CLUSWTDIAG')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CLUSWTDIAG')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CLUSWTDIAG')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CLUSWTDIAG')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 39 */
{
  
  /* Eval('NVM-CCR-027','COEMSTT_NVRAM_INT16_CONST_1')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','COEMSTT_NVRAM_INT16_CONST_1')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','COEMSTT_NVRAM_INT16_CONST_1')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','COEMSTT_NVRAM_INT16_CONST_1')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','COEMSTT_NVRAM_INT16_CONST_1')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','COEMSTT_NVRAM_INT16_CONST_1')*/
  
  /* Eval('NVM-CCR-008','COEMSTT_NVRAM_INT16_CONST_1')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','COEMSTT_NVRAM_INT16_CONST_1')*/
  /* Eval('NVM-CCR-010','COEMSTT_NVRAM_INT16_CONST_1')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','COEMSTT_NVRAM_INT16_CONST_1')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','COEMSTT_NVRAM_INT16_CONST_1')*/
  
  /* Eval('NvM-ICR-072','COEMSTT_NVRAM_INT16_CONST_1')*/
  
  /* Eval('NVM-CCR-034','COEMSTT_NVRAM_INT16_CONST_1')*/
  
  (uint16)6,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','COEMSTT_NVRAM_INT16_CONST_1')*/
  (uint16)0x4E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&CoEmSTT_sNV_Z1_CST_16BIT_1,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk39CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','COEMSTT_NVRAM_INT16_CONST_1')*/
  /* Eval('NVM-CCR-015','COEMSTT_NVRAM_INT16_CONST_1')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_COEMSTT_NVRAM_int16_const_1__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','COEMSTT_NVRAM_INT16_CONST_1')*/
  /* Eval('NVM-CCR-014','COEMSTT_NVRAM_INT16_CONST_1')*/
  /* Eval('NVM-CCR-018','COEMSTT_NVRAM_INT16_CONST_1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','COEMSTT_NVRAM_INT16_CONST_1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','COEMSTT_NVRAM_INT16_CONST_1')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','COEMSTT_NVRAM_INT16_CONST_1')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 40 */
{
  
  /* Eval('NVM-CCR-027','COEMSTT_NVRAM_INT32_CONST_1')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','COEMSTT_NVRAM_INT32_CONST_1')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','COEMSTT_NVRAM_INT32_CONST_1')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','COEMSTT_NVRAM_INT32_CONST_1')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','COEMSTT_NVRAM_INT32_CONST_1')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','COEMSTT_NVRAM_INT32_CONST_1')*/
  
  /* Eval('NVM-CCR-008','COEMSTT_NVRAM_INT32_CONST_1')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','COEMSTT_NVRAM_INT32_CONST_1')*/
  /* Eval('NVM-CCR-010','COEMSTT_NVRAM_INT32_CONST_1')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','COEMSTT_NVRAM_INT32_CONST_1')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','COEMSTT_NVRAM_INT32_CONST_1')*/
  
  /* Eval('NvM-ICR-072','COEMSTT_NVRAM_INT32_CONST_1')*/
  
  /* Eval('NVM-CCR-034','COEMSTT_NVRAM_INT32_CONST_1')*/
  
  (uint16)4,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','COEMSTT_NVRAM_INT32_CONST_1')*/
  (uint16)0x50,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&CoEmSTT_sNV_Z1_CST_32BIT_1,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk40CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','COEMSTT_NVRAM_INT32_CONST_1')*/
  /* Eval('NVM-CCR-015','COEMSTT_NVRAM_INT32_CONST_1')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_COEMSTT_NVRAM_int32_const_1__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','COEMSTT_NVRAM_INT32_CONST_1')*/
  /* Eval('NVM-CCR-014','COEMSTT_NVRAM_INT32_CONST_1')*/
  /* Eval('NVM-CCR-018','COEMSTT_NVRAM_INT32_CONST_1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','COEMSTT_NVRAM_INT32_CONST_1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','COEMSTT_NVRAM_INT32_CONST_1')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','COEMSTT_NVRAM_INT32_CONST_1')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 41 */
{
  
  /* Eval('NVM-CCR-027','COEMSTT_NVRAM_INT8_CONST_1')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','COEMSTT_NVRAM_INT8_CONST_1')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','COEMSTT_NVRAM_INT8_CONST_1')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','COEMSTT_NVRAM_INT8_CONST_1')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','COEMSTT_NVRAM_INT8_CONST_1')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','COEMSTT_NVRAM_INT8_CONST_1')*/
  
  /* Eval('NVM-CCR-008','COEMSTT_NVRAM_INT8_CONST_1')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','COEMSTT_NVRAM_INT8_CONST_1')*/
  /* Eval('NVM-CCR-010','COEMSTT_NVRAM_INT8_CONST_1')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','COEMSTT_NVRAM_INT8_CONST_1')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','COEMSTT_NVRAM_INT8_CONST_1')*/
  
  /* Eval('NvM-ICR-072','COEMSTT_NVRAM_INT8_CONST_1')*/
  
  /* Eval('NVM-CCR-034','COEMSTT_NVRAM_INT8_CONST_1')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','COEMSTT_NVRAM_INT8_CONST_1')*/
  (uint16)0x52,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&CoEmSTT_sNV_Z1_CST_8BIT_1,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk41CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','COEMSTT_NVRAM_INT8_CONST_1')*/
  /* Eval('NVM-CCR-015','COEMSTT_NVRAM_INT8_CONST_1')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_COEMSTT_NVRAM_int8_const_1__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','COEMSTT_NVRAM_INT8_CONST_1')*/
  /* Eval('NVM-CCR-014','COEMSTT_NVRAM_INT8_CONST_1')*/
  /* Eval('NVM-CCR-018','COEMSTT_NVRAM_INT8_CONST_1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','COEMSTT_NVRAM_INT8_CONST_1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','COEMSTT_NVRAM_INT8_CONST_1')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','COEMSTT_NVRAM_INT8_CONST_1')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 42 */
{
  
  /* Eval('NVM-CCR-027','COFANCMDDIAG')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','COFANCMDDIAG')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','COFANCMDDIAG')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','COFANCMDDIAG')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','COFANCMDDIAG')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','COFANCMDDIAG')*/
  
  /* Eval('NVM-CCR-008','COFANCMDDIAG')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','COFANCMDDIAG')*/
  /* Eval('NVM-CCR-010','COFANCMDDIAG')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','COFANCMDDIAG')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','COFANCMDDIAG')*/
  
  /* Eval('NvM-ICR-072','COFANCMDDIAG')*/
  
  /* Eval('NVM-CCR-034','COFANCMDDIAG')*/
  
  (uint16)2,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','COFANCMDDIAG')*/
  (uint16)0x54,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&COFANCMDDIAG_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk42CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','COFANCMDDIAG')*/
  /* Eval('NVM-CCR-015','COFANCMDDIAG')*/
  (NvM_tpku8RomBlkDataAddrtype)&COFANCMDDIAG_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','COFANCMDDIAG')*/
  /* Eval('NVM-CCR-014','COFANCMDDIAG')*/
  /* Eval('NVM-CCR-018','COFANCMDDIAG')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','COFANCMDDIAG')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','COFANCMDDIAG')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','COFANCMDDIAG')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 43 */
{
  
  /* Eval('NVM-CCR-027','FHCANF552')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FHCANF552')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FHCANF552')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FHCANF552')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FHCANF552')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FHCANF552')*/
  
  /* Eval('NVM-CCR-008','FHCANF552')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FHCANF552')*/
  /* Eval('NVM-CCR-010','FHCANF552')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FHCANF552')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FHCANF552')*/
  
  /* Eval('NvM-ICR-072','FHCANF552')*/
  
  /* Eval('NVM-CCR-034','FHCANF552')*/
  
  (uint16)4,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FHCANF552')*/
  (uint16)0x56,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&FHCANF552_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk43CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FHCANF552')*/
  /* Eval('NVM-CCR-015','FHCANF552')*/
  (NvM_tpku8RomBlkDataAddrtype)&FHCANF552_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FHCANF552')*/
  /* Eval('NVM-CCR-014','FHCANF552')*/
  /* Eval('NVM-CCR-018','FHCANF552')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FHCANF552')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FHCANF552')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FHCANF552')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 44 */
{
  
  /* Eval('NVM-CCR-027','COSTOPSTART_NVRAM_INT16_CONST_1')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','COSTOPSTART_NVRAM_INT16_CONST_1')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','COSTOPSTART_NVRAM_INT16_CONST_1')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','COSTOPSTART_NVRAM_INT16_CONST_1')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','COSTOPSTART_NVRAM_INT16_CONST_1')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','COSTOPSTART_NVRAM_INT16_CONST_1')*/
  
  /* Eval('NVM-CCR-008','COSTOPSTART_NVRAM_INT16_CONST_1')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','COSTOPSTART_NVRAM_INT16_CONST_1')*/
  /* Eval('NVM-CCR-010','COSTOPSTART_NVRAM_INT16_CONST_1')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','COSTOPSTART_NVRAM_INT16_CONST_1')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','COSTOPSTART_NVRAM_INT16_CONST_1')*/
  
  /* Eval('NvM-ICR-072','COSTOPSTART_NVRAM_INT16_CONST_1')*/
  
  /* Eval('NVM-CCR-034','COSTOPSTART_NVRAM_INT16_CONST_1')*/
  
  (uint16)14,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','COSTOPSTART_NVRAM_INT16_CONST_1')*/
  (uint16)0x58,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&CoStopStart_sNV_Z1_CST_16BIT_1,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk44CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','COSTOPSTART_NVRAM_INT16_CONST_1')*/
  /* Eval('NVM-CCR-015','COSTOPSTART_NVRAM_INT16_CONST_1')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_COSTOPSTART_NVRAM_int16_const_1__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','COSTOPSTART_NVRAM_INT16_CONST_1')*/
  /* Eval('NVM-CCR-014','COSTOPSTART_NVRAM_INT16_CONST_1')*/
  /* Eval('NVM-CCR-018','COSTOPSTART_NVRAM_INT16_CONST_1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','COSTOPSTART_NVRAM_INT16_CONST_1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','COSTOPSTART_NVRAM_INT16_CONST_1')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','COSTOPSTART_NVRAM_INT16_CONST_1')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 45 */
{
  
  /* Eval('NVM-CCR-027','COSTOPSTART_NVRAM_INT8_CONST_1')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','COSTOPSTART_NVRAM_INT8_CONST_1')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','COSTOPSTART_NVRAM_INT8_CONST_1')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','COSTOPSTART_NVRAM_INT8_CONST_1')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','COSTOPSTART_NVRAM_INT8_CONST_1')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','COSTOPSTART_NVRAM_INT8_CONST_1')*/
  
  /* Eval('NVM-CCR-008','COSTOPSTART_NVRAM_INT8_CONST_1')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','COSTOPSTART_NVRAM_INT8_CONST_1')*/
  /* Eval('NVM-CCR-010','COSTOPSTART_NVRAM_INT8_CONST_1')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','COSTOPSTART_NVRAM_INT8_CONST_1')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','COSTOPSTART_NVRAM_INT8_CONST_1')*/
  
  /* Eval('NvM-ICR-072','COSTOPSTART_NVRAM_INT8_CONST_1')*/
  
  /* Eval('NVM-CCR-034','COSTOPSTART_NVRAM_INT8_CONST_1')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','COSTOPSTART_NVRAM_INT8_CONST_1')*/
  (uint16)0x5A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&CoStopStart_sNV_Z1_CST_8BIT_1,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk45CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','COSTOPSTART_NVRAM_INT8_CONST_1')*/
  /* Eval('NVM-CCR-015','COSTOPSTART_NVRAM_INT8_CONST_1')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_COSTOPSTART_NVRAM_int8_const_1__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','COSTOPSTART_NVRAM_INT8_CONST_1')*/
  /* Eval('NVM-CCR-014','COSTOPSTART_NVRAM_INT8_CONST_1')*/
  /* Eval('NVM-CCR-018','COSTOPSTART_NVRAM_INT8_CONST_1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','COSTOPSTART_NVRAM_INT8_CONST_1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','COSTOPSTART_NVRAM_INT8_CONST_1')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','COSTOPSTART_NVRAM_INT8_CONST_1')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 46 */
{
  
  /* Eval('NVM-CCR-027','COSTOPSTART_NVRAM_INT8_CONST_2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','COSTOPSTART_NVRAM_INT8_CONST_2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','COSTOPSTART_NVRAM_INT8_CONST_2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','COSTOPSTART_NVRAM_INT8_CONST_2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','COSTOPSTART_NVRAM_INT8_CONST_2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','COSTOPSTART_NVRAM_INT8_CONST_2')*/
  
  /* Eval('NVM-CCR-008','COSTOPSTART_NVRAM_INT8_CONST_2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','COSTOPSTART_NVRAM_INT8_CONST_2')*/
  /* Eval('NVM-CCR-010','COSTOPSTART_NVRAM_INT8_CONST_2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','COSTOPSTART_NVRAM_INT8_CONST_2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','COSTOPSTART_NVRAM_INT8_CONST_2')*/
  
  /* Eval('NvM-ICR-072','COSTOPSTART_NVRAM_INT8_CONST_2')*/
  
  /* Eval('NVM-CCR-034','COSTOPSTART_NVRAM_INT8_CONST_2')*/
  
  (uint16)3,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','COSTOPSTART_NVRAM_INT8_CONST_2')*/
  (uint16)0x5C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&CoStopStart_sNV_Z1_CST_8BIT_2,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk46CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','COSTOPSTART_NVRAM_INT8_CONST_2')*/
  /* Eval('NVM-CCR-015','COSTOPSTART_NVRAM_INT8_CONST_2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_COSTOPSTART_NVRAM_int8_const_2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','COSTOPSTART_NVRAM_INT8_CONST_2')*/
  /* Eval('NVM-CCR-014','COSTOPSTART_NVRAM_INT8_CONST_2')*/
  /* Eval('NVM-CCR-018','COSTOPSTART_NVRAM_INT8_CONST_2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','COSTOPSTART_NVRAM_INT8_CONST_2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','COSTOPSTART_NVRAM_INT8_CONST_2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','COSTOPSTART_NVRAM_INT8_CONST_2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 47 */
{
  
  /* Eval('NVM-CCR-027','COSTOPSTART_NVRAM_INT8_CONST_3')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','COSTOPSTART_NVRAM_INT8_CONST_3')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','COSTOPSTART_NVRAM_INT8_CONST_3')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','COSTOPSTART_NVRAM_INT8_CONST_3')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','COSTOPSTART_NVRAM_INT8_CONST_3')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','COSTOPSTART_NVRAM_INT8_CONST_3')*/
  
  /* Eval('NVM-CCR-008','COSTOPSTART_NVRAM_INT8_CONST_3')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','COSTOPSTART_NVRAM_INT8_CONST_3')*/
  /* Eval('NVM-CCR-010','COSTOPSTART_NVRAM_INT8_CONST_3')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','COSTOPSTART_NVRAM_INT8_CONST_3')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','COSTOPSTART_NVRAM_INT8_CONST_3')*/
  
  /* Eval('NvM-ICR-072','COSTOPSTART_NVRAM_INT8_CONST_3')*/
  
  /* Eval('NVM-CCR-034','COSTOPSTART_NVRAM_INT8_CONST_3')*/
  
  (uint16)1,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','COSTOPSTART_NVRAM_INT8_CONST_3')*/
  (uint16)0x5E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&CoStopStart_sNV_Z1_CST_8BIT_3,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk47CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','COSTOPSTART_NVRAM_INT8_CONST_3')*/
  /* Eval('NVM-CCR-015','COSTOPSTART_NVRAM_INT8_CONST_3')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_COSTOPSTART_NVRAM_int8_const_3__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','COSTOPSTART_NVRAM_INT8_CONST_3')*/
  /* Eval('NVM-CCR-014','COSTOPSTART_NVRAM_INT8_CONST_3')*/
  /* Eval('NVM-CCR-018','COSTOPSTART_NVRAM_INT8_CONST_3')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','COSTOPSTART_NVRAM_INT8_CONST_3')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','COSTOPSTART_NVRAM_INT8_CONST_3')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','COSTOPSTART_NVRAM_INT8_CONST_3')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 48 */
{
  
  /* Eval('NVM-CCR-027','COSTOPSTART_NVRAM_BOOLEAN_CONST_1')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','COSTOPSTART_NVRAM_BOOLEAN_CONST_1')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','COSTOPSTART_NVRAM_BOOLEAN_CONST_1')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','COSTOPSTART_NVRAM_BOOLEAN_CONST_1')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','COSTOPSTART_NVRAM_BOOLEAN_CONST_1')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','COSTOPSTART_NVRAM_BOOLEAN_CONST_1')*/
  
  /* Eval('NVM-CCR-008','COSTOPSTART_NVRAM_BOOLEAN_CONST_1')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','COSTOPSTART_NVRAM_BOOLEAN_CONST_1')*/
  /* Eval('NVM-CCR-010','COSTOPSTART_NVRAM_BOOLEAN_CONST_1')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','COSTOPSTART_NVRAM_BOOLEAN_CONST_1')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','COSTOPSTART_NVRAM_BOOLEAN_CONST_1')*/
  
  /* Eval('NvM-ICR-072','COSTOPSTART_NVRAM_BOOLEAN_CONST_1')*/
  
  /* Eval('NVM-CCR-034','COSTOPSTART_NVRAM_BOOLEAN_CONST_1')*/
  
  (uint16)1,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','COSTOPSTART_NVRAM_BOOLEAN_CONST_1')*/
  (uint16)0x60,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&CoStopStart_sNV_Z1_CST_BOOLEAN_1,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk48CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','COSTOPSTART_NVRAM_BOOLEAN_CONST_1')*/
  /* Eval('NVM-CCR-015','COSTOPSTART_NVRAM_BOOLEAN_CONST_1')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_COSTOPSTART_NVRAM_boolean_const_1__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','COSTOPSTART_NVRAM_BOOLEAN_CONST_1')*/
  /* Eval('NVM-CCR-014','COSTOPSTART_NVRAM_BOOLEAN_CONST_1')*/
  /* Eval('NVM-CCR-018','COSTOPSTART_NVRAM_BOOLEAN_CONST_1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','COSTOPSTART_NVRAM_BOOLEAN_CONST_1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','COSTOPSTART_NVRAM_BOOLEAN_CONST_1')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','COSTOPSTART_NVRAM_BOOLEAN_CONST_1')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 49 */
{
  
  /* Eval('NVM-CCR-027','COSTOPSTART_NVRAM_BOOLEAN_CONST_2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','COSTOPSTART_NVRAM_BOOLEAN_CONST_2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','COSTOPSTART_NVRAM_BOOLEAN_CONST_2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','COSTOPSTART_NVRAM_BOOLEAN_CONST_2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','COSTOPSTART_NVRAM_BOOLEAN_CONST_2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','COSTOPSTART_NVRAM_BOOLEAN_CONST_2')*/
  
  /* Eval('NVM-CCR-008','COSTOPSTART_NVRAM_BOOLEAN_CONST_2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','COSTOPSTART_NVRAM_BOOLEAN_CONST_2')*/
  /* Eval('NVM-CCR-010','COSTOPSTART_NVRAM_BOOLEAN_CONST_2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','COSTOPSTART_NVRAM_BOOLEAN_CONST_2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','COSTOPSTART_NVRAM_BOOLEAN_CONST_2')*/
  
  /* Eval('NvM-ICR-072','COSTOPSTART_NVRAM_BOOLEAN_CONST_2')*/
  
  /* Eval('NVM-CCR-034','COSTOPSTART_NVRAM_BOOLEAN_CONST_2')*/
  
  (uint16)2,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','COSTOPSTART_NVRAM_BOOLEAN_CONST_2')*/
  (uint16)0x62,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&CoStopStart_sNV_Z1_CST_BOOLEAN_2,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk49CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','COSTOPSTART_NVRAM_BOOLEAN_CONST_2')*/
  /* Eval('NVM-CCR-015','COSTOPSTART_NVRAM_BOOLEAN_CONST_2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_COSTOPSTART_NVRAM_boolean_const_2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','COSTOPSTART_NVRAM_BOOLEAN_CONST_2')*/
  /* Eval('NVM-CCR-014','COSTOPSTART_NVRAM_BOOLEAN_CONST_2')*/
  /* Eval('NVM-CCR-018','COSTOPSTART_NVRAM_BOOLEAN_CONST_2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','COSTOPSTART_NVRAM_BOOLEAN_CONST_2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','COSTOPSTART_NVRAM_BOOLEAN_CONST_2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','COSTOPSTART_NVRAM_BOOLEAN_CONST_2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 50 */
{
  
  /* Eval('NVM-CCR-027','CSTRFUCONCESTIM')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CSTRFUCONCESTIM')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CSTRFUCONCESTIM')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CSTRFUCONCESTIM')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CSTRFUCONCESTIM')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CSTRFUCONCESTIM')*/
  
  /* Eval('NVM-CCR-008','CSTRFUCONCESTIM')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CSTRFUCONCESTIM')*/
  /* Eval('NVM-CCR-010','CSTRFUCONCESTIM')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CSTRFUCONCESTIM')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CSTRFUCONCESTIM')*/
  
  /* Eval('NvM-ICR-072','CSTRFUCONCESTIM')*/
  
  /* Eval('NVM-CCR-034','CSTRFUCONCESTIM')*/
  
  (uint16)2,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CSTRFUCONCESTIM')*/
  (uint16)0x64,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&CSTRFUCONCESTIM_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk50CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CSTRFUCONCESTIM')*/
  /* Eval('NVM-CCR-015','CSTRFUCONCESTIM')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_CSTRFUCONCESTIM_NVMSRV_vidInit,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CSTRFUCONCESTIM')*/
  /* Eval('NVM-CCR-014','CSTRFUCONCESTIM')*/
  /* Eval('NVM-CCR-018','CSTRFUCONCESTIM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CSTRFUCONCESTIM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CSTRFUCONCESTIM')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CSTRFUCONCESTIM')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 51 */
{
  
  /* Eval('NVM-CCR-027','DCM_MANU')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','DCM_MANU')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','DCM_MANU')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','DCM_MANU')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','DCM_MANU')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','DCM_MANU')*/
  
  /* Eval('NVM-CCR-008','DCM_MANU')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','DCM_MANU')*/
  /* Eval('NVM-CCR-010','DCM_MANU')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','DCM_MANU')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','DCM_MANU')*/
  
  /* Eval('NvM-ICR-072','DCM_MANU')*/
  
  /* Eval('NVM-CCR-034','DCM_MANU')*/
  
  (uint16)3,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','DCM_MANU')*/
  (uint16)0x66,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&DCM_MANU_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk51CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','DCM_MANU')*/
  /* Eval('NVM-CCR-015','DCM_MANU')*/
  (NvM_tpku8RomBlkDataAddrtype)&DCM_MANU_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','DCM_MANU')*/
  /* Eval('NVM-CCR-014','DCM_MANU')*/
  /* Eval('NVM-CCR-018','DCM_MANU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','DCM_MANU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','DCM_MANU')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','DCM_MANU')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 52 */
{
  
  /* Eval('NVM-CCR-027','DFWCTL_NVRAM_INT16_CONST')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','DFWCTL_NVRAM_INT16_CONST')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','DFWCTL_NVRAM_INT16_CONST')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','DFWCTL_NVRAM_INT16_CONST')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','DFWCTL_NVRAM_INT16_CONST')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','DFWCTL_NVRAM_INT16_CONST')*/
  
  /* Eval('NVM-CCR-008','DFWCTL_NVRAM_INT16_CONST')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','DFWCTL_NVRAM_INT16_CONST')*/
  /* Eval('NVM-CCR-010','DFWCTL_NVRAM_INT16_CONST')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','DFWCTL_NVRAM_INT16_CONST')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','DFWCTL_NVRAM_INT16_CONST')*/
  
  /* Eval('NvM-ICR-072','DFWCTL_NVRAM_INT16_CONST')*/
  
  /* Eval('NVM-CCR-034','DFWCTL_NVRAM_INT16_CONST')*/
  
  (uint16)4,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','DFWCTL_NVRAM_INT16_CONST')*/
  (uint16)0x68,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&DfwCtl_sNV_Z1_CST_16BIT,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk52CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','DFWCTL_NVRAM_INT16_CONST')*/
  /* Eval('NVM-CCR-015','DFWCTL_NVRAM_INT16_CONST')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_DFWCTL_NVRAM_int16_const__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','DFWCTL_NVRAM_INT16_CONST')*/
  /* Eval('NVM-CCR-014','DFWCTL_NVRAM_INT16_CONST')*/
  /* Eval('NVM-CCR-018','DFWCTL_NVRAM_INT16_CONST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','DFWCTL_NVRAM_INT16_CONST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','DFWCTL_NVRAM_INT16_CONST')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','DFWCTL_NVRAM_INT16_CONST')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 53 */
{
  
  /* Eval('NVM-CCR-027','DIAGAIREXTPRES')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','DIAGAIREXTPRES')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','DIAGAIREXTPRES')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','DIAGAIREXTPRES')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','DIAGAIREXTPRES')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','DIAGAIREXTPRES')*/
  
  /* Eval('NVM-CCR-008','DIAGAIREXTPRES')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','DIAGAIREXTPRES')*/
  /* Eval('NVM-CCR-010','DIAGAIREXTPRES')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','DIAGAIREXTPRES')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','DIAGAIREXTPRES')*/
  
  /* Eval('NvM-ICR-072','DIAGAIREXTPRES')*/
  
  /* Eval('NVM-CCR-034','DIAGAIREXTPRES')*/
  
  (uint16)2,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','DIAGAIREXTPRES')*/
  (uint16)0x6A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&DIAGAIREXTPRES_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk53CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','DIAGAIREXTPRES')*/
  /* Eval('NVM-CCR-015','DIAGAIREXTPRES')*/
  (NvM_tpku8RomBlkDataAddrtype)&DIAGAIREXTPRES_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','DIAGAIREXTPRES')*/
  /* Eval('NVM-CCR-014','DIAGAIREXTPRES')*/
  /* Eval('NVM-CCR-018','DIAGAIREXTPRES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','DIAGAIREXTPRES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','DIAGAIREXTPRES')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','DIAGAIREXTPRES')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 54 */
{
  
  /* Eval('NVM-CCR-027','DSO2SEN')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','DSO2SEN')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','DSO2SEN')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','DSO2SEN')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','DSO2SEN')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','DSO2SEN')*/
  
  /* Eval('NVM-CCR-008','DSO2SEN')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','DSO2SEN')*/
  /* Eval('NVM-CCR-010','DSO2SEN')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','DSO2SEN')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','DSO2SEN')*/
  
  /* Eval('NvM-ICR-072','DSO2SEN')*/
  
  /* Eval('NVM-CCR-034','DSO2SEN')*/
  
  (uint16)4,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','DSO2SEN')*/
  (uint16)0x6C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&DSO2SEN_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk54CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','DSO2SEN')*/
  /* Eval('NVM-CCR-015','DSO2SEN')*/
  (NvM_tpku8RomBlkDataAddrtype)&DSO2SEN_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','DSO2SEN')*/
  /* Eval('NVM-CCR-014','DSO2SEN')*/
  /* Eval('NVM-CCR-018','DSO2SEN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','DSO2SEN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','DSO2SEN')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','DSO2SEN')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 55 */
{
  
  /* Eval('NVM-CCR-027','ECUMNG')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ECUMNG')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ECUMNG')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ECUMNG')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ECUMNG')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ECUMNG')*/
  
  /* Eval('NVM-CCR-008','ECUMNG')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ECUMNG')*/
  /* Eval('NVM-CCR-010','ECUMNG')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ECUMNG')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ECUMNG')*/
  
  /* Eval('NvM-ICR-072','ECUMNG')*/
  
  /* Eval('NVM-CCR-034','ECUMNG')*/
  
  (uint16)2,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ECUMNG')*/
  (uint16)0x6E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&ECUMNG_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk55CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ECUMNG')*/
  /* Eval('NVM-CCR-015','ECUMNG')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ECUMNG_NVMSRV_vidInit,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ECUMNG')*/
  /* Eval('NVM-CCR-014','ECUMNG')*/
  /* Eval('NVM-CCR-018','ECUMNG')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ECUMNG')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ECUMNG')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ECUMNG')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 56 */
{
  
  /* Eval('NVM-CCR-027','ENGRUNST')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ENGRUNST')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ENGRUNST')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ENGRUNST')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ENGRUNST')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ENGRUNST')*/
  
  /* Eval('NVM-CCR-008','ENGRUNST')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ENGRUNST')*/
  /* Eval('NVM-CCR-010','ENGRUNST')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ENGRUNST')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ENGRUNST')*/
  
  /* Eval('NvM-ICR-072','ENGRUNST')*/
  
  /* Eval('NVM-CCR-034','ENGRUNST')*/
  
  (uint16)2,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ENGRUNST')*/
  (uint16)0x70,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&ENGRUNST_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk56CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ENGRUNST')*/
  /* Eval('NVM-CCR-015','ENGRUNST')*/
  (NvM_tpku8RomBlkDataAddrtype)&ENGRUNST_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ENGRUNST')*/
  /* Eval('NVM-CCR-014','ENGRUNST')*/
  /* Eval('NVM-CCR-018','ENGRUNST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ENGRUNST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ENGRUNST')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ENGRUNST')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 57 */
{
  
  /* Eval('NVM-CCR-027','DIVERS_EEP_FIXE')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','DIVERS_EEP_FIXE')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','DIVERS_EEP_FIXE')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','DIVERS_EEP_FIXE')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','DIVERS_EEP_FIXE')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','DIVERS_EEP_FIXE')*/
  
  /* Eval('NVM-CCR-008','DIVERS_EEP_FIXE')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','DIVERS_EEP_FIXE')*/
  /* Eval('NVM-CCR-010','DIVERS_EEP_FIXE')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','DIVERS_EEP_FIXE')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','DIVERS_EEP_FIXE')*/
  
  /* Eval('NvM-ICR-072','DIVERS_EEP_FIXE')*/
  
  /* Eval('NVM-CCR-034','DIVERS_EEP_FIXE')*/
  
  (uint16)3,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','DIVERS_EEP_FIXE')*/
  (uint16)0x72,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&DIVERS_EEP_FIXE_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk57CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','DIVERS_EEP_FIXE')*/
  /* Eval('NVM-CCR-015','DIVERS_EEP_FIXE')*/
  (NvM_tpku8RomBlkDataAddrtype)&DIVERS_EEP_FIXE_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','DIVERS_EEP_FIXE')*/
  /* Eval('NVM-CCR-014','DIVERS_EEP_FIXE')*/
  /* Eval('NVM-CCR-018','DIVERS_EEP_FIXE')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','DIVERS_EEP_FIXE')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','DIVERS_EEP_FIXE')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','DIVERS_EEP_FIXE')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 58 */
{
  
  /* Eval('NVM-CCR-027','EOMGSL_NVRAM_INT32_CONST')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','EOMGSL_NVRAM_INT32_CONST')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','EOMGSL_NVRAM_INT32_CONST')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','EOMGSL_NVRAM_INT32_CONST')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','EOMGSL_NVRAM_INT32_CONST')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','EOMGSL_NVRAM_INT32_CONST')*/
  
  /* Eval('NVM-CCR-008','EOMGSL_NVRAM_INT32_CONST')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','EOMGSL_NVRAM_INT32_CONST')*/
  /* Eval('NVM-CCR-010','EOMGSL_NVRAM_INT32_CONST')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','EOMGSL_NVRAM_INT32_CONST')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','EOMGSL_NVRAM_INT32_CONST')*/
  
  /* Eval('NvM-ICR-072','EOMGSL_NVRAM_INT32_CONST')*/
  
  /* Eval('NVM-CCR-034','EOMGSL_NVRAM_INT32_CONST')*/
  
  (uint16)4,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','EOMGSL_NVRAM_INT32_CONST')*/
  (uint16)0x74,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&EOMGsl_sNV_Z1_CST_32BIT,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk58CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','EOMGSL_NVRAM_INT32_CONST')*/
  /* Eval('NVM-CCR-015','EOMGSL_NVRAM_INT32_CONST')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_EOMGSL_NVRAM_int32_const__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','EOMGSL_NVRAM_INT32_CONST')*/
  /* Eval('NVM-CCR-014','EOMGSL_NVRAM_INT32_CONST')*/
  /* Eval('NVM-CCR-018','EOMGSL_NVRAM_INT32_CONST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','EOMGSL_NVRAM_INT32_CONST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','EOMGSL_NVRAM_INT32_CONST')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','EOMGSL_NVRAM_INT32_CONST')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 59 */
{
  
  /* Eval('NVM-CCR-027','EXMGSLT2_NVRAM_INT16_CONST')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','EXMGSLT2_NVRAM_INT16_CONST')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','EXMGSLT2_NVRAM_INT16_CONST')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','EXMGSLT2_NVRAM_INT16_CONST')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','EXMGSLT2_NVRAM_INT16_CONST')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','EXMGSLT2_NVRAM_INT16_CONST')*/
  
  /* Eval('NVM-CCR-008','EXMGSLT2_NVRAM_INT16_CONST')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','EXMGSLT2_NVRAM_INT16_CONST')*/
  /* Eval('NVM-CCR-010','EXMGSLT2_NVRAM_INT16_CONST')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','EXMGSLT2_NVRAM_INT16_CONST')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','EXMGSLT2_NVRAM_INT16_CONST')*/
  
  /* Eval('NvM-ICR-072','EXMGSLT2_NVRAM_INT16_CONST')*/
  
  /* Eval('NVM-CCR-034','EXMGSLT2_NVRAM_INT16_CONST')*/
  
  (uint16)48,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','EXMGSLT2_NVRAM_INT16_CONST')*/
  (uint16)0x76,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&ExMGslT2_sNV_Z1_CONST_16BIT,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk59CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','EXMGSLT2_NVRAM_INT16_CONST')*/
  /* Eval('NVM-CCR-015','EXMGSLT2_NVRAM_INT16_CONST')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ExMGslT2_NVRAM_int16_const__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','EXMGSLT2_NVRAM_INT16_CONST')*/
  /* Eval('NVM-CCR-014','EXMGSLT2_NVRAM_INT16_CONST')*/
  /* Eval('NVM-CCR-018','EXMGSLT2_NVRAM_INT16_CONST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','EXMGSLT2_NVRAM_INT16_CONST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','EXMGSLT2_NVRAM_INT16_CONST')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','EXMGSLT2_NVRAM_INT16_CONST')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 60 */
{
  
  /* Eval('NVM-CCR-027','FISARFUDET')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FISARFUDET')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FISARFUDET')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FISARFUDET')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FISARFUDET')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FISARFUDET')*/
  
  /* Eval('NVM-CCR-008','FISARFUDET')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FISARFUDET')*/
  /* Eval('NVM-CCR-010','FISARFUDET')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FISARFUDET')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FISARFUDET')*/
  
  /* Eval('NvM-ICR-072','FISARFUDET')*/
  
  /* Eval('NVM-CCR-034','FISARFUDET')*/
  
  (uint16)6,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FISARFUDET')*/
  (uint16)0x78,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&FISARFUDET_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk60CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FISARFUDET')*/
  /* Eval('NVM-CCR-015','FISARFUDET')*/
  (NvM_tpku8RomBlkDataAddrtype)&FISARFUDET_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FISARFUDET')*/
  /* Eval('NVM-CCR-014','FISARFUDET')*/
  /* Eval('NVM-CCR-018','FISARFUDET')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FISARFUDET')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FISARFUDET')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FISARFUDET')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 61 */
{
  
  /* Eval('NVM-CCR-027','FISA_NVRAM_INT8_CONST_1')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FISA_NVRAM_INT8_CONST_1')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FISA_NVRAM_INT8_CONST_1')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FISA_NVRAM_INT8_CONST_1')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FISA_NVRAM_INT8_CONST_1')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FISA_NVRAM_INT8_CONST_1')*/
  
  /* Eval('NVM-CCR-008','FISA_NVRAM_INT8_CONST_1')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FISA_NVRAM_INT8_CONST_1')*/
  /* Eval('NVM-CCR-010','FISA_NVRAM_INT8_CONST_1')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FISA_NVRAM_INT8_CONST_1')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FISA_NVRAM_INT8_CONST_1')*/
  
  /* Eval('NvM-ICR-072','FISA_NVRAM_INT8_CONST_1')*/
  
  /* Eval('NVM-CCR-034','FISA_NVRAM_INT8_CONST_1')*/
  
  (uint16)1,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FISA_NVRAM_INT8_CONST_1')*/
  (uint16)0x7A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&FISA_sNV_Z1_CST_8BIT_1,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk61CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FISA_NVRAM_INT8_CONST_1')*/
  /* Eval('NVM-CCR-015','FISA_NVRAM_INT8_CONST_1')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FISA_NVRAM_int8_const_1__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FISA_NVRAM_INT8_CONST_1')*/
  /* Eval('NVM-CCR-014','FISA_NVRAM_INT8_CONST_1')*/
  /* Eval('NVM-CCR-018','FISA_NVRAM_INT8_CONST_1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FISA_NVRAM_INT8_CONST_1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FISA_NVRAM_INT8_CONST_1')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FISA_NVRAM_INT8_CONST_1')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 62 */
{
  
  /* Eval('NVM-CCR-027','FLOWMNG')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FLOWMNG')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FLOWMNG')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FLOWMNG')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FLOWMNG')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FLOWMNG')*/
  
  /* Eval('NVM-CCR-008','FLOWMNG')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FLOWMNG')*/
  /* Eval('NVM-CCR-010','FLOWMNG')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FLOWMNG')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FLOWMNG')*/
  
  /* Eval('NvM-ICR-072','FLOWMNG')*/
  
  /* Eval('NVM-CCR-034','FLOWMNG')*/
  
  (uint16)15,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FLOWMNG')*/
  (uint16)0x7C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&FLOWMNG_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk62CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FLOWMNG')*/
  /* Eval('NVM-CCR-015','FLOWMNG')*/
  (NvM_tpku8RomBlkDataAddrtype)&FLOWMNG_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FLOWMNG')*/
  /* Eval('NVM-CCR-014','FLOWMNG')*/
  /* Eval('NVM-CCR-018','FLOWMNG')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FLOWMNG')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FLOWMNG')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FLOWMNG')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 63 */
{
  
  /* Eval('NVM-CCR-027','FTPCTL')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FTPCTL')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FTPCTL')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FTPCTL')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FTPCTL')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FTPCTL')*/
  
  /* Eval('NVM-CCR-008','FTPCTL')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FTPCTL')*/
  /* Eval('NVM-CCR-010','FTPCTL')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FTPCTL')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FTPCTL')*/
  
  /* Eval('NvM-ICR-072','FTPCTL')*/
  
  /* Eval('NVM-CCR-034','FTPCTL')*/
  
  (uint16)3,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FTPCTL')*/
  (uint16)0x7E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&FTPCTL_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk63CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FTPCTL')*/
  /* Eval('NVM-CCR-015','FTPCTL')*/
  (NvM_tpku8RomBlkDataAddrtype)&FTPCTL_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FTPCTL')*/
  /* Eval('NVM-CCR-014','FTPCTL')*/
  /* Eval('NVM-CCR-018','FTPCTL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FTPCTL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FTPCTL')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FTPCTL')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 64 */
{
  
  /* Eval('NVM-CCR-027','FUCNS')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FUCNS')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FUCNS')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FUCNS')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FUCNS')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FUCNS')*/
  
  /* Eval('NVM-CCR-008','FUCNS')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FUCNS')*/
  /* Eval('NVM-CCR-010','FUCNS')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FUCNS')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FUCNS')*/
  
  /* Eval('NvM-ICR-072','FUCNS')*/
  
  /* Eval('NVM-CCR-034','FUCNS')*/
  
  (uint16)4,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FUCNS')*/
  (uint16)0x80,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&FUCNS_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk64CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FUCNS')*/
  /* Eval('NVM-CCR-015','FUCNS')*/
  (NvM_tpku8RomBlkDataAddrtype)&FUCNS_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FUCNS')*/
  /* Eval('NVM-CCR-014','FUCNS')*/
  /* Eval('NVM-CCR-018','FUCNS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FUCNS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FUCNS')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FUCNS')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 65 */
{
  
  /* Eval('NVM-CCR-027','FULVL')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FULVL')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FULVL')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FULVL')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FULVL')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FULVL')*/
  
  /* Eval('NVM-CCR-008','FULVL')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FULVL')*/
  /* Eval('NVM-CCR-010','FULVL')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FULVL')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FULVL')*/
  
  /* Eval('NvM-ICR-072','FULVL')*/
  
  /* Eval('NVM-CCR-034','FULVL')*/
  
  (uint16)1,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FULVL')*/
  (uint16)0x82,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&FULVL_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk65CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FULVL')*/
  /* Eval('NVM-CCR-015','FULVL')*/
  (NvM_tpku8RomBlkDataAddrtype)&FULVL_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FULVL')*/
  /* Eval('NVM-CCR-014','FULVL')*/
  /* Eval('NVM-CCR-018','FULVL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FULVL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FULVL')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FULVL')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 66 */
{
  
  /* Eval('NVM-CCR-027','WUC')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','WUC')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','WUC')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','WUC')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','WUC')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','WUC')*/
  
  /* Eval('NVM-CCR-008','WUC')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','WUC')*/
  /* Eval('NVM-CCR-010','WUC')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','WUC')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','WUC')*/
  
  /* Eval('NvM-ICR-072','WUC')*/
  
  /* Eval('NVM-CCR-034','WUC')*/
  
  (uint16)4,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','WUC')*/
  (uint16)0x84,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&WUC_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk66CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','WUC')*/
  /* Eval('NVM-CCR-015','WUC')*/
  (NvM_tpku8RomBlkDataAddrtype)&WUC_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','WUC')*/
  /* Eval('NVM-CCR-014','WUC')*/
  /* Eval('NVM-CCR-018','WUC')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','WUC')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','WUC')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','WUC')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 67 */
{
  
  /* Eval('NVM-CCR-027','STATUSOFDTC')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','STATUSOFDTC')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','STATUSOFDTC')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','STATUSOFDTC')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','STATUSOFDTC')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','STATUSOFDTC')*/
  
  /* Eval('NVM-CCR-008','STATUSOFDTC')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','STATUSOFDTC')*/
  /* Eval('NVM-CCR-010','STATUSOFDTC')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','STATUSOFDTC')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','STATUSOFDTC')*/
  
  /* Eval('NvM-ICR-072','STATUSOFDTC')*/
  
  /* Eval('NVM-CCR-034','STATUSOFDTC')*/
  
  (uint16)734,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','STATUSOFDTC')*/
  (uint16)0x86,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&STATUSOFDTC_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk67CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','STATUSOFDTC')*/
  /* Eval('NVM-CCR-015','STATUSOFDTC')*/
  (NvM_tpku8RomBlkDataAddrtype)&STATUSOFDTC_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','STATUSOFDTC')*/
  /* Eval('NVM-CCR-014','STATUSOFDTC')*/
  /* Eval('NVM-CCR-018','STATUSOFDTC')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','STATUSOFDTC')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','STATUSOFDTC')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','STATUSOFDTC')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 68 */
{
  
  /* Eval('NVM-CCR-027','INDICOBD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INDICOBD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INDICOBD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INDICOBD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INDICOBD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INDICOBD')*/
  
  /* Eval('NVM-CCR-008','INDICOBD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INDICOBD')*/
  /* Eval('NVM-CCR-010','INDICOBD')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INDICOBD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INDICOBD')*/
  
  /* Eval('NvM-ICR-072','INDICOBD')*/
  
  /* Eval('NVM-CCR-034','INDICOBD')*/
  
  (uint16)9,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INDICOBD')*/
  (uint16)0x88,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&INDICOBD_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk68CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INDICOBD')*/
  /* Eval('NVM-CCR-015','INDICOBD')*/
  (NvM_tpku8RomBlkDataAddrtype)&INDICOBD_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INDICOBD')*/
  /* Eval('NVM-CCR-014','INDICOBD')*/
  /* Eval('NVM-CCR-018','INDICOBD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INDICOBD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INDICOBD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INDICOBD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 69 */
{
  
  /* Eval('NVM-CCR-027','IUPRGENDEN')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','IUPRGENDEN')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','IUPRGENDEN')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','IUPRGENDEN')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','IUPRGENDEN')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','IUPRGENDEN')*/
  
  /* Eval('NVM-CCR-008','IUPRGENDEN')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','IUPRGENDEN')*/
  /* Eval('NVM-CCR-010','IUPRGENDEN')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','IUPRGENDEN')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','IUPRGENDEN')*/
  
  /* Eval('NvM-ICR-072','IUPRGENDEN')*/
  
  /* Eval('NVM-CCR-034','IUPRGENDEN')*/
  
  (uint16)4,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','IUPRGENDEN')*/
  (uint16)0x8A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&IUPRGENDEN_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk69CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','IUPRGENDEN')*/
  /* Eval('NVM-CCR-015','IUPRGENDEN')*/
  (NvM_tpku8RomBlkDataAddrtype)&IUPRGENDEN_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','IUPRGENDEN')*/
  /* Eval('NVM-CCR-014','IUPRGENDEN')*/
  /* Eval('NVM-CCR-018','IUPRGENDEN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','IUPRGENDEN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','IUPRGENDEN')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','IUPRGENDEN')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 70 */
{
  
  /* Eval('NVM-CCR-027','RC01')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','RC01')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','RC01')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','RC01')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','RC01')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','RC01')*/
  
  /* Eval('NVM-CCR-008','RC01')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','RC01')*/
  /* Eval('NVM-CCR-010','RC01')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','RC01')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','RC01')*/
  
  /* Eval('NvM-ICR-072','RC01')*/
  
  /* Eval('NVM-CCR-034','RC01')*/
  
  (uint16)94,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','RC01')*/
  (uint16)0x8C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&RC01_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk70CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','RC01')*/
  /* Eval('NVM-CCR-015','RC01')*/
  (NvM_tpku8RomBlkDataAddrtype)&RC01_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','RC01')*/
  /* Eval('NVM-CCR-014','RC01')*/
  /* Eval('NVM-CCR-018','RC01')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','RC01')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','RC01')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','RC01')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 71 */
{
  
  /* Eval('NVM-CCR-027','GOBD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','GOBD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','GOBD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','GOBD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','GOBD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','GOBD')*/
  
  /* Eval('NVM-CCR-008','GOBD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','GOBD')*/
  /* Eval('NVM-CCR-010','GOBD')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','GOBD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','GOBD')*/
  
  /* Eval('NvM-ICR-072','GOBD')*/
  
  /* Eval('NVM-CCR-034','GOBD')*/
  
  (uint16)2936,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','GOBD')*/
  (uint16)0x8E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GOBD_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk71CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','GOBD')*/
  /* Eval('NVM-CCR-015','GOBD')*/
  (NvM_tpku8RomBlkDataAddrtype)&GOBD_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','GOBD')*/
  /* Eval('NVM-CCR-014','GOBD')*/
  /* Eval('NVM-CCR-018','GOBD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','GOBD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','GOBD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','GOBD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 72 */
{
  
  /* Eval('NVM-CCR-027','IUPRRATIO')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','IUPRRATIO')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','IUPRRATIO')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','IUPRRATIO')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','IUPRRATIO')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','IUPRRATIO')*/
  
  /* Eval('NVM-CCR-008','IUPRRATIO')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','IUPRRATIO')*/
  /* Eval('NVM-CCR-010','IUPRRATIO')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','IUPRRATIO')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','IUPRRATIO')*/
  
  /* Eval('NvM-ICR-072','IUPRRATIO')*/
  
  /* Eval('NVM-CCR-034','IUPRRATIO')*/
  
  (uint16)400,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','IUPRRATIO')*/
  (uint16)0x90,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&IUPRRATIO_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk72CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','IUPRRATIO')*/
  /* Eval('NVM-CCR-015','IUPRRATIO')*/
  (NvM_tpku8RomBlkDataAddrtype)&IUPRRATIO_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','IUPRRATIO')*/
  /* Eval('NVM-CCR-014','IUPRRATIO')*/
  /* Eval('NVM-CCR-018','IUPRRATIO')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','IUPRRATIO')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','IUPRRATIO')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','IUPRRATIO')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 73 */
{
  
  /* Eval('NVM-CCR-027','MEM1')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MEM1')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MEM1')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MEM1')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MEM1')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MEM1')*/
  
  /* Eval('NVM-CCR-008','MEM1')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MEM1')*/
  /* Eval('NVM-CCR-010','MEM1')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MEM1')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MEM1')*/
  
  /* Eval('NvM-ICR-072','MEM1')*/
  
  /* Eval('NVM-CCR-034','MEM1')*/
  
  (uint16)160,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MEM1')*/
  (uint16)0x92,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&MEM1_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk73CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MEM1')*/
  /* Eval('NVM-CCR-015','MEM1')*/
  (NvM_tpku8RomBlkDataAddrtype)&MEM1_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MEM1')*/
  /* Eval('NVM-CCR-014','MEM1')*/
  /* Eval('NVM-CCR-018','MEM1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MEM1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MEM1')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MEM1')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 74 */
{
  
  /* Eval('NVM-CCR-027','MEM2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MEM2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MEM2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MEM2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MEM2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MEM2')*/
  
  /* Eval('NVM-CCR-008','MEM2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MEM2')*/
  /* Eval('NVM-CCR-010','MEM2')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MEM2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MEM2')*/
  
  /* Eval('NvM-ICR-072','MEM2')*/
  
  /* Eval('NVM-CCR-034','MEM2')*/
  
  (uint16)160,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MEM2')*/
  (uint16)0x94,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&MEM2_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk74CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MEM2')*/
  /* Eval('NVM-CCR-015','MEM2')*/
  (NvM_tpku8RomBlkDataAddrtype)&MEM2_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MEM2')*/
  /* Eval('NVM-CCR-014','MEM2')*/
  /* Eval('NVM-CCR-018','MEM2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MEM2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MEM2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MEM2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 75 */
{
  
  /* Eval('NVM-CCR-027','MEM3')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MEM3')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MEM3')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MEM3')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MEM3')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MEM3')*/
  
  /* Eval('NVM-CCR-008','MEM3')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MEM3')*/
  /* Eval('NVM-CCR-010','MEM3')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MEM3')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MEM3')*/
  
  /* Eval('NvM-ICR-072','MEM3')*/
  
  /* Eval('NVM-CCR-034','MEM3')*/
  
  (uint16)160,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MEM3')*/
  (uint16)0x96,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&MEM3_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk75CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MEM3')*/
  /* Eval('NVM-CCR-015','MEM3')*/
  (NvM_tpku8RomBlkDataAddrtype)&MEM3_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MEM3')*/
  /* Eval('NVM-CCR-014','MEM3')*/
  /* Eval('NVM-CCR-018','MEM3')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MEM3')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MEM3')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MEM3')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 76 */
{
  
  /* Eval('NVM-CCR-027','MEM4')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MEM4')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MEM4')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MEM4')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MEM4')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MEM4')*/
  
  /* Eval('NVM-CCR-008','MEM4')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MEM4')*/
  /* Eval('NVM-CCR-010','MEM4')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MEM4')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MEM4')*/
  
  /* Eval('NvM-ICR-072','MEM4')*/
  
  /* Eval('NVM-CCR-034','MEM4')*/
  
  (uint16)160,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MEM4')*/
  (uint16)0x98,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&MEM4_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk76CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MEM4')*/
  /* Eval('NVM-CCR-015','MEM4')*/
  (NvM_tpku8RomBlkDataAddrtype)&MEM4_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MEM4')*/
  /* Eval('NVM-CCR-014','MEM4')*/
  /* Eval('NVM-CCR-018','MEM4')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MEM4')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MEM4')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MEM4')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 77 */
{
  
  /* Eval('NVM-CCR-027','MEM5')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MEM5')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MEM5')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MEM5')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MEM5')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MEM5')*/
  
  /* Eval('NVM-CCR-008','MEM5')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MEM5')*/
  /* Eval('NVM-CCR-010','MEM5')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MEM5')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MEM5')*/
  
  /* Eval('NvM-ICR-072','MEM5')*/
  
  /* Eval('NVM-CCR-034','MEM5')*/
  
  (uint16)160,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MEM5')*/
  (uint16)0x9A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&MEM5_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk77CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MEM5')*/
  /* Eval('NVM-CCR-015','MEM5')*/
  (NvM_tpku8RomBlkDataAddrtype)&MEM5_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MEM5')*/
  /* Eval('NVM-CCR-014','MEM5')*/
  /* Eval('NVM-CCR-018','MEM5')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MEM5')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MEM5')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MEM5')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 78 */
{
  
  /* Eval('NVM-CCR-027','MEM6')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MEM6')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MEM6')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MEM6')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MEM6')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MEM6')*/
  
  /* Eval('NVM-CCR-008','MEM6')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MEM6')*/
  /* Eval('NVM-CCR-010','MEM6')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MEM6')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MEM6')*/
  
  /* Eval('NvM-ICR-072','MEM6')*/
  
  /* Eval('NVM-CCR-034','MEM6')*/
  
  (uint16)160,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MEM6')*/
  (uint16)0x9C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&MEM6_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk78CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MEM6')*/
  /* Eval('NVM-CCR-015','MEM6')*/
  (NvM_tpku8RomBlkDataAddrtype)&MEM6_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MEM6')*/
  /* Eval('NVM-CCR-014','MEM6')*/
  /* Eval('NVM-CCR-018','MEM6')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MEM6')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MEM6')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MEM6')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 79 */
{
  
  /* Eval('NVM-CCR-027','MEM7')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MEM7')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MEM7')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MEM7')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MEM7')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MEM7')*/
  
  /* Eval('NVM-CCR-008','MEM7')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MEM7')*/
  /* Eval('NVM-CCR-010','MEM7')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MEM7')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MEM7')*/
  
  /* Eval('NvM-ICR-072','MEM7')*/
  
  /* Eval('NVM-CCR-034','MEM7')*/
  
  (uint16)160,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MEM7')*/
  (uint16)0x9E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&MEM7_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk79CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MEM7')*/
  /* Eval('NVM-CCR-015','MEM7')*/
  (NvM_tpku8RomBlkDataAddrtype)&MEM7_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MEM7')*/
  /* Eval('NVM-CCR-014','MEM7')*/
  /* Eval('NVM-CCR-018','MEM7')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MEM7')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MEM7')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MEM7')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 80 */
{
  
  /* Eval('NVM-CCR-027','MEM8')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MEM8')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MEM8')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MEM8')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MEM8')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MEM8')*/
  
  /* Eval('NVM-CCR-008','MEM8')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MEM8')*/
  /* Eval('NVM-CCR-010','MEM8')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MEM8')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MEM8')*/
  
  /* Eval('NvM-ICR-072','MEM8')*/
  
  /* Eval('NVM-CCR-034','MEM8')*/
  
  (uint16)160,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MEM8')*/
  (uint16)0xA0,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&MEM8_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk80CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MEM8')*/
  /* Eval('NVM-CCR-015','MEM8')*/
  (NvM_tpku8RomBlkDataAddrtype)&MEM8_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MEM8')*/
  /* Eval('NVM-CCR-014','MEM8')*/
  /* Eval('NVM-CCR-018','MEM8')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MEM8')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MEM8')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MEM8')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 81 */
{
  
  /* Eval('NVM-CCR-027','MEM9')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MEM9')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MEM9')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MEM9')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MEM9')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MEM9')*/
  
  /* Eval('NVM-CCR-008','MEM9')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MEM9')*/
  /* Eval('NVM-CCR-010','MEM9')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MEM9')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MEM9')*/
  
  /* Eval('NvM-ICR-072','MEM9')*/
  
  /* Eval('NVM-CCR-034','MEM9')*/
  
  (uint16)160,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MEM9')*/
  (uint16)0xA2,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&MEM9_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk81CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MEM9')*/
  /* Eval('NVM-CCR-015','MEM9')*/
  (NvM_tpku8RomBlkDataAddrtype)&MEM9_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MEM9')*/
  /* Eval('NVM-CCR-014','MEM9')*/
  /* Eval('NVM-CCR-018','MEM9')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MEM9')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MEM9')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MEM9')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 82 */
{
  
  /* Eval('NVM-CCR-027','MEM10')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MEM10')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MEM10')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MEM10')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MEM10')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MEM10')*/
  
  /* Eval('NVM-CCR-008','MEM10')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MEM10')*/
  /* Eval('NVM-CCR-010','MEM10')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MEM10')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MEM10')*/
  
  /* Eval('NvM-ICR-072','MEM10')*/
  
  /* Eval('NVM-CCR-034','MEM10')*/
  
  (uint16)160,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MEM10')*/
  (uint16)0xA4,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&MEM10_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk82CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MEM10')*/
  /* Eval('NVM-CCR-015','MEM10')*/
  (NvM_tpku8RomBlkDataAddrtype)&MEM10_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MEM10')*/
  /* Eval('NVM-CCR-014','MEM10')*/
  /* Eval('NVM-CCR-018','MEM10')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MEM10')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MEM10')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MEM10')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 83 */
{
  
  /* Eval('NVM-CCR-027','MEM11')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MEM11')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MEM11')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MEM11')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MEM11')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MEM11')*/
  
  /* Eval('NVM-CCR-008','MEM11')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MEM11')*/
  /* Eval('NVM-CCR-010','MEM11')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MEM11')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MEM11')*/
  
  /* Eval('NvM-ICR-072','MEM11')*/
  
  /* Eval('NVM-CCR-034','MEM11')*/
  
  (uint16)80,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MEM11')*/
  (uint16)0xA6,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&MEM11_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk83CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MEM11')*/
  /* Eval('NVM-CCR-015','MEM11')*/
  (NvM_tpku8RomBlkDataAddrtype)&MEM11_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MEM11')*/
  /* Eval('NVM-CCR-014','MEM11')*/
  /* Eval('NVM-CCR-018','MEM11')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MEM11')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MEM11')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MEM11')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 84 */
{
  
  /* Eval('NVM-CCR-027','MEM12')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MEM12')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MEM12')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MEM12')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MEM12')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MEM12')*/
  
  /* Eval('NVM-CCR-008','MEM12')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MEM12')*/
  /* Eval('NVM-CCR-010','MEM12')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MEM12')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MEM12')*/
  
  /* Eval('NvM-ICR-072','MEM12')*/
  
  /* Eval('NVM-CCR-034','MEM12')*/
  
  (uint16)80,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MEM12')*/
  (uint16)0xA8,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&MEM12_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk84CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MEM12')*/
  /* Eval('NVM-CCR-015','MEM12')*/
  (NvM_tpku8RomBlkDataAddrtype)&MEM12_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MEM12')*/
  /* Eval('NVM-CCR-014','MEM12')*/
  /* Eval('NVM-CCR-018','MEM12')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MEM12')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MEM12')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MEM12')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 85 */
{
  
  /* Eval('NVM-CCR-027','MEM13')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MEM13')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MEM13')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MEM13')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MEM13')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MEM13')*/
  
  /* Eval('NVM-CCR-008','MEM13')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MEM13')*/
  /* Eval('NVM-CCR-010','MEM13')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MEM13')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MEM13')*/
  
  /* Eval('NvM-ICR-072','MEM13')*/
  
  /* Eval('NVM-CCR-034','MEM13')*/
  
  (uint16)80,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MEM13')*/
  (uint16)0xAA,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&MEM13_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk85CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MEM13')*/
  /* Eval('NVM-CCR-015','MEM13')*/
  (NvM_tpku8RomBlkDataAddrtype)&MEM13_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MEM13')*/
  /* Eval('NVM-CCR-014','MEM13')*/
  /* Eval('NVM-CCR-018','MEM13')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MEM13')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MEM13')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MEM13')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 86 */
{
  
  /* Eval('NVM-CCR-027','MEM14')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MEM14')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MEM14')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MEM14')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MEM14')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MEM14')*/
  
  /* Eval('NVM-CCR-008','MEM14')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MEM14')*/
  /* Eval('NVM-CCR-010','MEM14')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MEM14')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MEM14')*/
  
  /* Eval('NvM-ICR-072','MEM14')*/
  
  /* Eval('NVM-CCR-034','MEM14')*/
  
  (uint16)80,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MEM14')*/
  (uint16)0xAC,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&MEM14_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk86CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MEM14')*/
  /* Eval('NVM-CCR-015','MEM14')*/
  (NvM_tpku8RomBlkDataAddrtype)&MEM14_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MEM14')*/
  /* Eval('NVM-CCR-014','MEM14')*/
  /* Eval('NVM-CCR-018','MEM14')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MEM14')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MEM14')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MEM14')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 87 */
{
  
  /* Eval('NVM-CCR-027','MEM15')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MEM15')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MEM15')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MEM15')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MEM15')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MEM15')*/
  
  /* Eval('NVM-CCR-008','MEM15')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MEM15')*/
  /* Eval('NVM-CCR-010','MEM15')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MEM15')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MEM15')*/
  
  /* Eval('NvM-ICR-072','MEM15')*/
  
  /* Eval('NVM-CCR-034','MEM15')*/
  
  (uint16)80,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MEM15')*/
  (uint16)0xAE,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&MEM15_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk87CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MEM15')*/
  /* Eval('NVM-CCR-015','MEM15')*/
  (NvM_tpku8RomBlkDataAddrtype)&MEM15_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MEM15')*/
  /* Eval('NVM-CCR-014','MEM15')*/
  /* Eval('NVM-CCR-018','MEM15')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MEM15')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MEM15')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MEM15')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 88 */
{
  
  /* Eval('NVM-CCR-027','MEM16')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MEM16')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MEM16')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MEM16')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MEM16')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MEM16')*/
  
  /* Eval('NVM-CCR-008','MEM16')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MEM16')*/
  /* Eval('NVM-CCR-010','MEM16')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MEM16')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MEM16')*/
  
  /* Eval('NvM-ICR-072','MEM16')*/
  
  /* Eval('NVM-CCR-034','MEM16')*/
  
  (uint16)40,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MEM16')*/
  (uint16)0xB0,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&MEM16_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk88CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MEM16')*/
  /* Eval('NVM-CCR-015','MEM16')*/
  (NvM_tpku8RomBlkDataAddrtype)&MEM16_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MEM16')*/
  /* Eval('NVM-CCR-014','MEM16')*/
  /* Eval('NVM-CCR-018','MEM16')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MEM16')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MEM16')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MEM16')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 89 */
{
  
  /* Eval('NVM-CCR-027','MEM17')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MEM17')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MEM17')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MEM17')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MEM17')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MEM17')*/
  
  /* Eval('NVM-CCR-008','MEM17')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MEM17')*/
  /* Eval('NVM-CCR-010','MEM17')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MEM17')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MEM17')*/
  
  /* Eval('NvM-ICR-072','MEM17')*/
  
  /* Eval('NVM-CCR-034','MEM17')*/
  
  (uint16)40,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MEM17')*/
  (uint16)0xB2,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&MEM17_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk89CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MEM17')*/
  /* Eval('NVM-CCR-015','MEM17')*/
  (NvM_tpku8RomBlkDataAddrtype)&MEM17_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MEM17')*/
  /* Eval('NVM-CCR-014','MEM17')*/
  /* Eval('NVM-CCR-018','MEM17')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MEM17')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MEM17')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MEM17')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 90 */
{
  
  /* Eval('NVM-CCR-027','MEM18')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MEM18')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MEM18')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MEM18')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MEM18')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MEM18')*/
  
  /* Eval('NVM-CCR-008','MEM18')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MEM18')*/
  /* Eval('NVM-CCR-010','MEM18')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MEM18')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MEM18')*/
  
  /* Eval('NvM-ICR-072','MEM18')*/
  
  /* Eval('NVM-CCR-034','MEM18')*/
  
  (uint16)16,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MEM18')*/
  (uint16)0xB4,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&MEM18_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk90CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MEM18')*/
  /* Eval('NVM-CCR-015','MEM18')*/
  (NvM_tpku8RomBlkDataAddrtype)&MEM18_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MEM18')*/
  /* Eval('NVM-CCR-014','MEM18')*/
  /* Eval('NVM-CCR-018','MEM18')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MEM18')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MEM18')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MEM18')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 91 */
{
  
  /* Eval('NVM-CCR-027','MEM19')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MEM19')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MEM19')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MEM19')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MEM19')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MEM19')*/
  
  /* Eval('NVM-CCR-008','MEM19')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MEM19')*/
  /* Eval('NVM-CCR-010','MEM19')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MEM19')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MEM19')*/
  
  /* Eval('NvM-ICR-072','MEM19')*/
  
  /* Eval('NVM-CCR-034','MEM19')*/
  
  (uint16)737,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MEM19')*/
  (uint16)0xB6,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&MEM19_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk91CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MEM19')*/
  /* Eval('NVM-CCR-015','MEM19')*/
  (NvM_tpku8RomBlkDataAddrtype)&MEM19_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MEM19')*/
  /* Eval('NVM-CCR-014','MEM19')*/
  /* Eval('NVM-CCR-018','MEM19')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MEM19')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MEM19')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MEM19')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 92 */
{
  
  /* Eval('NVM-CCR-027','MEM20')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MEM20')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MEM20')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MEM20')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MEM20')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MEM20')*/
  
  /* Eval('NVM-CCR-008','MEM20')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MEM20')*/
  /* Eval('NVM-CCR-010','MEM20')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MEM20')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MEM20')*/
  
  /* Eval('NvM-ICR-072','MEM20')*/
  
  /* Eval('NVM-CCR-034','MEM20')*/
  
  (uint16)80,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MEM20')*/
  (uint16)0xB8,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&MEM20_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk92CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MEM20')*/
  /* Eval('NVM-CCR-015','MEM20')*/
  (NvM_tpku8RomBlkDataAddrtype)&MEM20_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MEM20')*/
  /* Eval('NVM-CCR-014','MEM20')*/
  /* Eval('NVM-CCR-018','MEM20')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MEM20')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MEM20')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MEM20')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 93 */
{
  
  /* Eval('NVM-CCR-027','MEM21')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MEM21')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MEM21')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MEM21')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MEM21')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MEM21')*/
  
  /* Eval('NVM-CCR-008','MEM21')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MEM21')*/
  /* Eval('NVM-CCR-010','MEM21')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MEM21')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MEM21')*/
  
  /* Eval('NvM-ICR-072','MEM21')*/
  
  /* Eval('NVM-CCR-034','MEM21')*/
  
  (uint16)80,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MEM21')*/
  (uint16)0xBA,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&MEM21_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk93CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MEM21')*/
  /* Eval('NVM-CCR-015','MEM21')*/
  (NvM_tpku8RomBlkDataAddrtype)&MEM21_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MEM21')*/
  /* Eval('NVM-CCR-014','MEM21')*/
  /* Eval('NVM-CCR-018','MEM21')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MEM21')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MEM21')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MEM21')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 94 */
{
  
  /* Eval('NVM-CCR-027','MEM22')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MEM22')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MEM22')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MEM22')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MEM22')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MEM22')*/
  
  /* Eval('NVM-CCR-008','MEM22')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MEM22')*/
  /* Eval('NVM-CCR-010','MEM22')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MEM22')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MEM22')*/
  
  /* Eval('NvM-ICR-072','MEM22')*/
  
  /* Eval('NVM-CCR-034','MEM22')*/
  
  (uint16)80,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MEM22')*/
  (uint16)0xBC,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&MEM22_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk94CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MEM22')*/
  /* Eval('NVM-CCR-015','MEM22')*/
  (NvM_tpku8RomBlkDataAddrtype)&MEM22_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MEM22')*/
  /* Eval('NVM-CCR-014','MEM22')*/
  /* Eval('NVM-CCR-018','MEM22')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MEM22')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MEM22')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MEM22')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 95 */
{
  
  /* Eval('NVM-CCR-027','MEM23')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MEM23')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MEM23')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MEM23')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MEM23')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MEM23')*/
  
  /* Eval('NVM-CCR-008','MEM23')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MEM23')*/
  /* Eval('NVM-CCR-010','MEM23')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MEM23')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MEM23')*/
  
  /* Eval('NvM-ICR-072','MEM23')*/
  
  /* Eval('NVM-CCR-034','MEM23')*/
  
  (uint16)80,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MEM23')*/
  (uint16)0xBE,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&MEM23_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk95CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MEM23')*/
  /* Eval('NVM-CCR-015','MEM23')*/
  (NvM_tpku8RomBlkDataAddrtype)&MEM23_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MEM23')*/
  /* Eval('NVM-CCR-014','MEM23')*/
  /* Eval('NVM-CCR-018','MEM23')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MEM23')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MEM23')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MEM23')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 96 */
{
  
  /* Eval('NVM-CCR-027','MEM24')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MEM24')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MEM24')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MEM24')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MEM24')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MEM24')*/
  
  /* Eval('NVM-CCR-008','MEM24')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MEM24')*/
  /* Eval('NVM-CCR-010','MEM24')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MEM24')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MEM24')*/
  
  /* Eval('NvM-ICR-072','MEM24')*/
  
  /* Eval('NVM-CCR-034','MEM24')*/
  
  (uint16)80,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MEM24')*/
  (uint16)0xC0,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&MEM24_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk96CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MEM24')*/
  /* Eval('NVM-CCR-015','MEM24')*/
  (NvM_tpku8RomBlkDataAddrtype)&MEM24_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MEM24')*/
  /* Eval('NVM-CCR-014','MEM24')*/
  /* Eval('NVM-CCR-018','MEM24')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MEM24')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MEM24')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MEM24')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 97 */
{
  
  /* Eval('NVM-CCR-027','MEM25')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MEM25')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MEM25')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MEM25')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MEM25')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MEM25')*/
  
  /* Eval('NVM-CCR-008','MEM25')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MEM25')*/
  /* Eval('NVM-CCR-010','MEM25')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MEM25')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MEM25')*/
  
  /* Eval('NvM-ICR-072','MEM25')*/
  
  /* Eval('NVM-CCR-034','MEM25')*/
  
  (uint16)80,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MEM25')*/
  (uint16)0xC2,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&MEM25_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk97CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MEM25')*/
  /* Eval('NVM-CCR-015','MEM25')*/
  (NvM_tpku8RomBlkDataAddrtype)&MEM25_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MEM25')*/
  /* Eval('NVM-CCR-014','MEM25')*/
  /* Eval('NVM-CCR-018','MEM25')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MEM25')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MEM25')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MEM25')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 98 */
{
  
  /* Eval('NVM-CCR-027','MEM26')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MEM26')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MEM26')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MEM26')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MEM26')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MEM26')*/
  
  /* Eval('NVM-CCR-008','MEM26')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MEM26')*/
  /* Eval('NVM-CCR-010','MEM26')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MEM26')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MEM26')*/
  
  /* Eval('NvM-ICR-072','MEM26')*/
  
  /* Eval('NVM-CCR-034','MEM26')*/
  
  (uint16)80,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MEM26')*/
  (uint16)0xC4,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&MEM26_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk98CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MEM26')*/
  /* Eval('NVM-CCR-015','MEM26')*/
  (NvM_tpku8RomBlkDataAddrtype)&MEM26_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MEM26')*/
  /* Eval('NVM-CCR-014','MEM26')*/
  /* Eval('NVM-CCR-018','MEM26')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MEM26')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MEM26')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MEM26')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 99 */
{
  
  /* Eval('NVM-CCR-027','MEM27')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MEM27')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MEM27')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MEM27')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MEM27')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MEM27')*/
  
  /* Eval('NVM-CCR-008','MEM27')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MEM27')*/
  /* Eval('NVM-CCR-010','MEM27')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MEM27')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MEM27')*/
  
  /* Eval('NvM-ICR-072','MEM27')*/
  
  /* Eval('NVM-CCR-034','MEM27')*/
  
  (uint16)80,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MEM27')*/
  (uint16)0xC6,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&MEM27_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk99CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MEM27')*/
  /* Eval('NVM-CCR-015','MEM27')*/
  (NvM_tpku8RomBlkDataAddrtype)&MEM27_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MEM27')*/
  /* Eval('NVM-CCR-014','MEM27')*/
  /* Eval('NVM-CCR-018','MEM27')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MEM27')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MEM27')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MEM27')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 100 */
{
  
  /* Eval('NVM-CCR-027','MEM28')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MEM28')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MEM28')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MEM28')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MEM28')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MEM28')*/
  
  /* Eval('NVM-CCR-008','MEM28')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MEM28')*/
  /* Eval('NVM-CCR-010','MEM28')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MEM28')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MEM28')*/
  
  /* Eval('NvM-ICR-072','MEM28')*/
  
  /* Eval('NVM-CCR-034','MEM28')*/
  
  (uint16)80,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MEM28')*/
  (uint16)0xC8,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&MEM28_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk100CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MEM28')*/
  /* Eval('NVM-CCR-015','MEM28')*/
  (NvM_tpku8RomBlkDataAddrtype)&MEM28_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MEM28')*/
  /* Eval('NVM-CCR-014','MEM28')*/
  /* Eval('NVM-CCR-018','MEM28')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MEM28')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MEM28')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MEM28')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 101 */
{
  
  /* Eval('NVM-CCR-027','MEM29')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MEM29')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MEM29')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MEM29')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MEM29')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MEM29')*/
  
  /* Eval('NVM-CCR-008','MEM29')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MEM29')*/
  /* Eval('NVM-CCR-010','MEM29')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MEM29')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MEM29')*/
  
  /* Eval('NvM-ICR-072','MEM29')*/
  
  /* Eval('NVM-CCR-034','MEM29')*/
  
  (uint16)40,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MEM29')*/
  (uint16)0xCA,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&MEM29_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk101CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MEM29')*/
  /* Eval('NVM-CCR-015','MEM29')*/
  (NvM_tpku8RomBlkDataAddrtype)&MEM29_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MEM29')*/
  /* Eval('NVM-CCR-014','MEM29')*/
  /* Eval('NVM-CCR-018','MEM29')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MEM29')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MEM29')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MEM29')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 102 */
{
  
  /* Eval('NVM-CCR-027','MEM30')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MEM30')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MEM30')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MEM30')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MEM30')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MEM30')*/
  
  /* Eval('NVM-CCR-008','MEM30')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MEM30')*/
  /* Eval('NVM-CCR-010','MEM30')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MEM30')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MEM30')*/
  
  /* Eval('NvM-ICR-072','MEM30')*/
  
  /* Eval('NVM-CCR-034','MEM30')*/
  
  (uint16)40,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MEM30')*/
  (uint16)0xCC,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&MEM30_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk102CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MEM30')*/
  /* Eval('NVM-CCR-015','MEM30')*/
  (NvM_tpku8RomBlkDataAddrtype)&MEM30_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MEM30')*/
  /* Eval('NVM-CCR-014','MEM30')*/
  /* Eval('NVM-CCR-018','MEM30')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MEM30')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MEM30')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MEM30')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 103 */
{
  
  /* Eval('NVM-CCR-027','MEM31')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MEM31')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MEM31')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MEM31')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MEM31')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MEM31')*/
  
  /* Eval('NVM-CCR-008','MEM31')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MEM31')*/
  /* Eval('NVM-CCR-010','MEM31')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MEM31')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MEM31')*/
  
  /* Eval('NvM-ICR-072','MEM31')*/
  
  /* Eval('NVM-CCR-034','MEM31')*/
  
  (uint16)40,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MEM31')*/
  (uint16)0xCE,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&MEM31_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk103CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MEM31')*/
  /* Eval('NVM-CCR-015','MEM31')*/
  (NvM_tpku8RomBlkDataAddrtype)&MEM31_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MEM31')*/
  /* Eval('NVM-CCR-014','MEM31')*/
  /* Eval('NVM-CCR-018','MEM31')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MEM31')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MEM31')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MEM31')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 104 */
{
  
  /* Eval('NVM-CCR-027','MEM32')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MEM32')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MEM32')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MEM32')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MEM32')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MEM32')*/
  
  /* Eval('NVM-CCR-008','MEM32')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MEM32')*/
  /* Eval('NVM-CCR-010','MEM32')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MEM32')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MEM32')*/
  
  /* Eval('NvM-ICR-072','MEM32')*/
  
  /* Eval('NVM-CCR-034','MEM32')*/
  
  (uint16)80,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MEM32')*/
  (uint16)0xD0,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&MEM32_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk104CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MEM32')*/
  /* Eval('NVM-CCR-015','MEM32')*/
  (NvM_tpku8RomBlkDataAddrtype)&MEM32_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MEM32')*/
  /* Eval('NVM-CCR-014','MEM32')*/
  /* Eval('NVM-CCR-018','MEM32')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MEM32')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MEM32')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MEM32')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 105 */
{
  
  /* Eval('NVM-CCR-027','MEM33')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MEM33')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MEM33')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MEM33')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MEM33')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MEM33')*/
  
  /* Eval('NVM-CCR-008','MEM33')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MEM33')*/
  /* Eval('NVM-CCR-010','MEM33')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MEM33')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MEM33')*/
  
  /* Eval('NvM-ICR-072','MEM33')*/
  
  /* Eval('NVM-CCR-034','MEM33')*/
  
  (uint16)40,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MEM33')*/
  (uint16)0xD2,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&MEM33_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk105CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MEM33')*/
  /* Eval('NVM-CCR-015','MEM33')*/
  (NvM_tpku8RomBlkDataAddrtype)&MEM33_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MEM33')*/
  /* Eval('NVM-CCR-014','MEM33')*/
  /* Eval('NVM-CCR-018','MEM33')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MEM33')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MEM33')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MEM33')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 106 */
{
  
  /* Eval('NVM-CCR-027','MEM34')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MEM34')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MEM34')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MEM34')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MEM34')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MEM34')*/
  
  /* Eval('NVM-CCR-008','MEM34')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MEM34')*/
  /* Eval('NVM-CCR-010','MEM34')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MEM34')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MEM34')*/
  
  /* Eval('NvM-ICR-072','MEM34')*/
  
  /* Eval('NVM-CCR-034','MEM34')*/
  
  (uint16)40,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MEM34')*/
  (uint16)0xD4,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&MEM34_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk106CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MEM34')*/
  /* Eval('NVM-CCR-015','MEM34')*/
  (NvM_tpku8RomBlkDataAddrtype)&MEM34_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MEM34')*/
  /* Eval('NVM-CCR-014','MEM34')*/
  /* Eval('NVM-CCR-018','MEM34')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MEM34')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MEM34')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MEM34')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 107 */
{
  
  /* Eval('NVM-CCR-027','MEM35')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MEM35')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MEM35')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MEM35')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MEM35')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MEM35')*/
  
  /* Eval('NVM-CCR-008','MEM35')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MEM35')*/
  /* Eval('NVM-CCR-010','MEM35')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MEM35')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MEM35')*/
  
  /* Eval('NvM-ICR-072','MEM35')*/
  
  /* Eval('NVM-CCR-034','MEM35')*/
  
  (uint16)80,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MEM35')*/
  (uint16)0xD6,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&MEM35_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk107CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MEM35')*/
  /* Eval('NVM-CCR-015','MEM35')*/
  (NvM_tpku8RomBlkDataAddrtype)&MEM35_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MEM35')*/
  /* Eval('NVM-CCR-014','MEM35')*/
  /* Eval('NVM-CCR-018','MEM35')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MEM35')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MEM35')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MEM35')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 108 */
{
  
  /* Eval('NVM-CCR-027','MEM36')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MEM36')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MEM36')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MEM36')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MEM36')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MEM36')*/
  
  /* Eval('NVM-CCR-008','MEM36')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MEM36')*/
  /* Eval('NVM-CCR-010','MEM36')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MEM36')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MEM36')*/
  
  /* Eval('NvM-ICR-072','MEM36')*/
  
  /* Eval('NVM-CCR-034','MEM36')*/
  
  (uint16)40,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MEM36')*/
  (uint16)0xD8,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&MEM36_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk108CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MEM36')*/
  /* Eval('NVM-CCR-015','MEM36')*/
  (NvM_tpku8RomBlkDataAddrtype)&MEM36_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MEM36')*/
  /* Eval('NVM-CCR-014','MEM36')*/
  /* Eval('NVM-CCR-018','MEM36')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MEM36')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MEM36')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MEM36')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 109 */
{
  
  /* Eval('NVM-CCR-027','MEM37')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MEM37')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MEM37')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MEM37')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MEM37')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MEM37')*/
  
  /* Eval('NVM-CCR-008','MEM37')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MEM37')*/
  /* Eval('NVM-CCR-010','MEM37')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MEM37')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MEM37')*/
  
  /* Eval('NvM-ICR-072','MEM37')*/
  
  /* Eval('NVM-CCR-034','MEM37')*/
  
  (uint16)80,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MEM37')*/
  (uint16)0xDA,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&MEM37_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk109CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MEM37')*/
  /* Eval('NVM-CCR-015','MEM37')*/
  (NvM_tpku8RomBlkDataAddrtype)&MEM37_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MEM37')*/
  /* Eval('NVM-CCR-014','MEM37')*/
  /* Eval('NVM-CCR-018','MEM37')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MEM37')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MEM37')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MEM37')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 110 */
{
  
  /* Eval('NVM-CCR-027','MEM38')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MEM38')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MEM38')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MEM38')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MEM38')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MEM38')*/
  
  /* Eval('NVM-CCR-008','MEM38')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MEM38')*/
  /* Eval('NVM-CCR-010','MEM38')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MEM38')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MEM38')*/
  
  /* Eval('NvM-ICR-072','MEM38')*/
  
  /* Eval('NVM-CCR-034','MEM38')*/
  
  (uint16)160,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MEM38')*/
  (uint16)0xDC,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&MEM38_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk110CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MEM38')*/
  /* Eval('NVM-CCR-015','MEM38')*/
  (NvM_tpku8RomBlkDataAddrtype)&MEM38_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MEM38')*/
  /* Eval('NVM-CCR-014','MEM38')*/
  /* Eval('NVM-CCR-018','MEM38')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MEM38')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MEM38')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MEM38')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 111 */
{
  
  /* Eval('NVM-CCR-027','MEM39')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MEM39')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MEM39')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MEM39')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MEM39')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MEM39')*/
  
  /* Eval('NVM-CCR-008','MEM39')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MEM39')*/
  /* Eval('NVM-CCR-010','MEM39')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MEM39')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MEM39')*/
  
  /* Eval('NvM-ICR-072','MEM39')*/
  
  /* Eval('NVM-CCR-034','MEM39')*/
  
  (uint16)80,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MEM39')*/
  (uint16)0xDE,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&MEM39_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk111CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MEM39')*/
  /* Eval('NVM-CCR-015','MEM39')*/
  (NvM_tpku8RomBlkDataAddrtype)&MEM39_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MEM39')*/
  /* Eval('NVM-CCR-014','MEM39')*/
  /* Eval('NVM-CCR-018','MEM39')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MEM39')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MEM39')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MEM39')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 112 */
{
  
  /* Eval('NVM-CCR-027','MEM40')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MEM40')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MEM40')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MEM40')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MEM40')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MEM40')*/
  
  /* Eval('NVM-CCR-008','MEM40')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MEM40')*/
  /* Eval('NVM-CCR-010','MEM40')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MEM40')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MEM40')*/
  
  /* Eval('NvM-ICR-072','MEM40')*/
  
  /* Eval('NVM-CCR-034','MEM40')*/
  
  (uint16)40,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MEM40')*/
  (uint16)0xE0,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&MEM40_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk112CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MEM40')*/
  /* Eval('NVM-CCR-015','MEM40')*/
  (NvM_tpku8RomBlkDataAddrtype)&MEM40_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MEM40')*/
  /* Eval('NVM-CCR-014','MEM40')*/
  /* Eval('NVM-CCR-018','MEM40')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MEM40')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MEM40')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MEM40')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 113 */
{
  
  /* Eval('NVM-CCR-027','GMIL')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','GMIL')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','GMIL')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','GMIL')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','GMIL')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','GMIL')*/
  
  /* Eval('NVM-CCR-008','GMIL')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','GMIL')*/
  /* Eval('NVM-CCR-010','GMIL')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','GMIL')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','GMIL')*/
  
  /* Eval('NvM-ICR-072','GMIL')*/
  
  /* Eval('NVM-CCR-034','GMIL')*/
  
  (uint16)1,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','GMIL')*/
  (uint16)0xE2,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GMIL_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk113CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','GMIL')*/
  /* Eval('NVM-CCR-015','GMIL')*/
  (NvM_tpku8RomBlkDataAddrtype)&GMIL_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','GMIL')*/
  /* Eval('NVM-CCR-014','GMIL')*/
  /* Eval('NVM-CCR-018','GMIL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','GMIL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','GMIL')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','GMIL')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 114 */
{
  
  /* Eval('NVM-CCR-027','AASTART_BIDON')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','AASTART_BIDON')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','AASTART_BIDON')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','AASTART_BIDON')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','AASTART_BIDON')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','AASTART_BIDON')*/
  
  /* Eval('NVM-CCR-008','AASTART_BIDON')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','AASTART_BIDON')*/
  /* Eval('NVM-CCR-010','AASTART_BIDON')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','AASTART_BIDON')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','AASTART_BIDON')*/
  
  /* Eval('NvM-ICR-072','AASTART_BIDON')*/
  
  /* Eval('NVM-CCR-034','AASTART_BIDON')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','AASTART_BIDON')*/
  (uint16)0xE4,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[0],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk114CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','AASTART_BIDON')*/
  /* Eval('NVM-CCR-015','AASTART_BIDON')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_AaStart_Bidon__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','AASTART_BIDON')*/
  /* Eval('NVM-CCR-014','AASTART_BIDON')*/
  /* Eval('NVM-CCR-018','AASTART_BIDON')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','AASTART_BIDON')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','AASTART_BIDON')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','AASTART_BIDON')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 115 */
{
  
  /* Eval('NVM-CCR-027','COH_PED')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','COH_PED')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','COH_PED')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','COH_PED')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','COH_PED')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','COH_PED')*/
  
  /* Eval('NVM-CCR-008','COH_PED')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','COH_PED')*/
  /* Eval('NVM-CCR-010','COH_PED')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','COH_PED')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','COH_PED')*/
  
  /* Eval('NvM-ICR-072','COH_PED')*/
  
  /* Eval('NVM-CCR-034','COH_PED')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','COH_PED')*/
  (uint16)0xE6,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[1],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk115CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','COH_PED')*/
  /* Eval('NVM-CCR-015','COH_PED')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Coh_Ped__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','COH_PED')*/
  /* Eval('NVM-CCR-014','COH_PED')*/
  /* Eval('NVM-CCR-018','COH_PED')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','COH_PED')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','COH_PED')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','COH_PED')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 116 */
{
  
  /* Eval('NVM-CCR-027','SCPOC_PED2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCPOC_PED2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCPOC_PED2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCPOC_PED2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCPOC_PED2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCPOC_PED2')*/
  
  /* Eval('NVM-CCR-008','SCPOC_PED2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCPOC_PED2')*/
  /* Eval('NVM-CCR-010','SCPOC_PED2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCPOC_PED2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCPOC_PED2')*/
  
  /* Eval('NvM-ICR-072','SCPOC_PED2')*/
  
  /* Eval('NVM-CCR-034','SCPOC_PED2')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCPOC_PED2')*/
  (uint16)0xE8,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[2],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk116CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCPOC_PED2')*/
  /* Eval('NVM-CCR-015','SCPOC_PED2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ScpOc_Ped2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCPOC_PED2')*/
  /* Eval('NVM-CCR-014','SCPOC_PED2')*/
  /* Eval('NVM-CCR-018','SCPOC_PED2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCPOC_PED2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCPOC_PED2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCPOC_PED2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 117 */
{
  
  /* Eval('NVM-CCR-027','SCG_PED2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCG_PED2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCG_PED2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCG_PED2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCG_PED2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCG_PED2')*/
  
  /* Eval('NVM-CCR-008','SCG_PED2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCG_PED2')*/
  /* Eval('NVM-CCR-010','SCG_PED2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCG_PED2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCG_PED2')*/
  
  /* Eval('NvM-ICR-072','SCG_PED2')*/
  
  /* Eval('NVM-CCR-034','SCG_PED2')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCG_PED2')*/
  (uint16)0xEA,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[3],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk117CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCG_PED2')*/
  /* Eval('NVM-CCR-015','SCG_PED2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scg_Ped2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCG_PED2')*/
  /* Eval('NVM-CCR-014','SCG_PED2')*/
  /* Eval('NVM-CCR-018','SCG_PED2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCG_PED2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCG_PED2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCG_PED2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 118 */
{
  
  /* Eval('NVM-CCR-027','SCPOC_PED1')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCPOC_PED1')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCPOC_PED1')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCPOC_PED1')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCPOC_PED1')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCPOC_PED1')*/
  
  /* Eval('NVM-CCR-008','SCPOC_PED1')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCPOC_PED1')*/
  /* Eval('NVM-CCR-010','SCPOC_PED1')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCPOC_PED1')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCPOC_PED1')*/
  
  /* Eval('NvM-ICR-072','SCPOC_PED1')*/
  
  /* Eval('NVM-CCR-034','SCPOC_PED1')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCPOC_PED1')*/
  (uint16)0xEC,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[4],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk118CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCPOC_PED1')*/
  /* Eval('NVM-CCR-015','SCPOC_PED1')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ScpOc_Ped1__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCPOC_PED1')*/
  /* Eval('NVM-CCR-014','SCPOC_PED1')*/
  /* Eval('NVM-CCR-018','SCPOC_PED1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCPOC_PED1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCPOC_PED1')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCPOC_PED1')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 119 */
{
  
  /* Eval('NVM-CCR-027','SCG_PED1')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCG_PED1')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCG_PED1')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCG_PED1')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCG_PED1')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCG_PED1')*/
  
  /* Eval('NVM-CCR-008','SCG_PED1')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCG_PED1')*/
  /* Eval('NVM-CCR-010','SCG_PED1')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCG_PED1')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCG_PED1')*/
  
  /* Eval('NvM-ICR-072','SCG_PED1')*/
  
  /* Eval('NVM-CCR-034','SCG_PED1')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCG_PED1')*/
  (uint16)0xEE,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[5],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk119CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCG_PED1')*/
  /* Eval('NVM-CCR-015','SCG_PED1')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scg_Ped1__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCG_PED1')*/
  /* Eval('NVM-CCR-014','SCG_PED1')*/
  /* Eval('NVM-CCR-018','SCG_PED1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCG_PED1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCG_PED1')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCG_PED1')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 120 */
{
  
  /* Eval('NVM-CCR-027','STUCKACCP')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','STUCKACCP')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','STUCKACCP')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','STUCKACCP')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','STUCKACCP')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','STUCKACCP')*/
  
  /* Eval('NVM-CCR-008','STUCKACCP')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','STUCKACCP')*/
  /* Eval('NVM-CCR-010','STUCKACCP')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','STUCKACCP')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','STUCKACCP')*/
  
  /* Eval('NvM-ICR-072','STUCKACCP')*/
  
  /* Eval('NVM-CCR-034','STUCKACCP')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','STUCKACCP')*/
  (uint16)0xF0,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[6],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk120CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','STUCKACCP')*/
  /* Eval('NVM-CCR-015','STUCKACCP')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_StuckAccP__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','STUCKACCP')*/
  /* Eval('NVM-CCR-014','STUCKACCP')*/
  /* Eval('NVM-CCR-018','STUCKACCP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','STUCKACCP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','STUCKACCP')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','STUCKACCP')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 121 */
{
  
  /* Eval('NVM-CCR-027','SCPACCPSWT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCPACCPSWT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCPACCPSWT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCPACCPSWT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCPACCPSWT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCPACCPSWT')*/
  
  /* Eval('NVM-CCR-008','SCPACCPSWT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCPACCPSWT')*/
  /* Eval('NVM-CCR-010','SCPACCPSWT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCPACCPSWT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCPACCPSWT')*/
  
  /* Eval('NvM-ICR-072','SCPACCPSWT')*/
  
  /* Eval('NVM-CCR-034','SCPACCPSWT')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCPACCPSWT')*/
  (uint16)0xF2,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[7],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk121CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCPACCPSWT')*/
  /* Eval('NVM-CCR-015','SCPACCPSWT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ScpAccPSwt__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCPACCPSWT')*/
  /* Eval('NVM-CCR-014','SCPACCPSWT')*/
  /* Eval('NVM-CCR-018','SCPACCPSWT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCPACCPSWT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCPACCPSWT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCPACCPSWT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 122 */
{
  
  /* Eval('NVM-CCR-027','STUCKACCPSWT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','STUCKACCPSWT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','STUCKACCPSWT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','STUCKACCPSWT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','STUCKACCPSWT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','STUCKACCPSWT')*/
  
  /* Eval('NVM-CCR-008','STUCKACCPSWT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','STUCKACCPSWT')*/
  /* Eval('NVM-CCR-010','STUCKACCPSWT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','STUCKACCPSWT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','STUCKACCPSWT')*/
  
  /* Eval('NvM-ICR-072','STUCKACCPSWT')*/
  
  /* Eval('NVM-CCR-034','STUCKACCPSWT')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','STUCKACCPSWT')*/
  (uint16)0xF4,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[8],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk122CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','STUCKACCPSWT')*/
  /* Eval('NVM-CCR-015','STUCKACCPSWT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_StuckAccPSwt__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','STUCKACCPSWT')*/
  /* Eval('NVM-CCR-014','STUCKACCPSWT')*/
  /* Eval('NVM-CCR-018','STUCKACCPSWT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','STUCKACCPSWT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','STUCKACCPSWT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','STUCKACCPSWT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 123 */
{
  
  /* Eval('NVM-CCR-027','SCGACCPSWT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCGACCPSWT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCGACCPSWT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCGACCPSWT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCGACCPSWT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCGACCPSWT')*/
  
  /* Eval('NVM-CCR-008','SCGACCPSWT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCGACCPSWT')*/
  /* Eval('NVM-CCR-010','SCGACCPSWT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCGACCPSWT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCGACCPSWT')*/
  
  /* Eval('NvM-ICR-072','SCGACCPSWT')*/
  
  /* Eval('NVM-CCR-034','SCGACCPSWT')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCGACCPSWT')*/
  (uint16)0xF6,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[9],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk123CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCGACCPSWT')*/
  /* Eval('NVM-CCR-015','SCGACCPSWT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ScgAccPSwt__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCGACCPSWT')*/
  /* Eval('NVM-CCR-014','SCGACCPSWT')*/
  /* Eval('NVM-CCR-018','SCGACCPSWT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCGACCPSWT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCGACCPSWT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCGACCPSWT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 124 */
{
  
  /* Eval('NVM-CCR-027','COHACCPSWT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','COHACCPSWT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','COHACCPSWT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','COHACCPSWT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','COHACCPSWT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','COHACCPSWT')*/
  
  /* Eval('NVM-CCR-008','COHACCPSWT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','COHACCPSWT')*/
  /* Eval('NVM-CCR-010','COHACCPSWT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','COHACCPSWT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','COHACCPSWT')*/
  
  /* Eval('NvM-ICR-072','COHACCPSWT')*/
  
  /* Eval('NVM-CCR-034','COHACCPSWT')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','COHACCPSWT')*/
  (uint16)0xF8,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[10],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk124CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','COHACCPSWT')*/
  /* Eval('NVM-CCR-015','COHACCPSWT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_CohAccPSwt__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','COHACCPSWT')*/
  /* Eval('NVM-CCR-014','COHACCPSWT')*/
  /* Eval('NVM-CCR-018','COHACCPSWT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','COHACCPSWT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','COHACCPSWT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','COHACCPSWT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 125 */
{
  
  /* Eval('NVM-CCR-027','COH_RACCP')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','COH_RACCP')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','COH_RACCP')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','COH_RACCP')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','COH_RACCP')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','COH_RACCP')*/
  
  /* Eval('NVM-CCR-008','COH_RACCP')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','COH_RACCP')*/
  /* Eval('NVM-CCR-010','COH_RACCP')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','COH_RACCP')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','COH_RACCP')*/
  
  /* Eval('NvM-ICR-072','COH_RACCP')*/
  
  /* Eval('NVM-CCR-034','COH_RACCP')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','COH_RACCP')*/
  (uint16)0xFA,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[11],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk125CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','COH_RACCP')*/
  /* Eval('NVM-CCR-015','COH_RACCP')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Coh_rAccP__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','COH_RACCP')*/
  /* Eval('NVM-CCR-014','COH_RACCP')*/
  /* Eval('NVM-CCR-018','COH_RACCP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','COH_RACCP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','COH_RACCP')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','COH_RACCP')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 126 */
{
  
  /* Eval('NVM-CCR-027','GRD_PACMES')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','GRD_PACMES')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','GRD_PACMES')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','GRD_PACMES')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','GRD_PACMES')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','GRD_PACMES')*/
  
  /* Eval('NVM-CCR-008','GRD_PACMES')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','GRD_PACMES')*/
  /* Eval('NVM-CCR-010','GRD_PACMES')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','GRD_PACMES')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','GRD_PACMES')*/
  
  /* Eval('NvM-ICR-072','GRD_PACMES')*/
  
  /* Eval('NVM-CCR-034','GRD_PACMES')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','GRD_PACMES')*/
  (uint16)0xFC,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[12],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk126CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','GRD_PACMES')*/
  /* Eval('NVM-CCR-015','GRD_PACMES')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Grd_pACMes__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','GRD_PACMES')*/
  /* Eval('NVM-CCR-014','GRD_PACMES')*/
  /* Eval('NVM-CCR-018','GRD_PACMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','GRD_PACMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','GRD_PACMES')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','GRD_PACMES')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 127 */
{
  
  /* Eval('NVM-CCR-027','HI_PACMES')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','HI_PACMES')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','HI_PACMES')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','HI_PACMES')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','HI_PACMES')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','HI_PACMES')*/
  
  /* Eval('NVM-CCR-008','HI_PACMES')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','HI_PACMES')*/
  /* Eval('NVM-CCR-010','HI_PACMES')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','HI_PACMES')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','HI_PACMES')*/
  
  /* Eval('NvM-ICR-072','HI_PACMES')*/
  
  /* Eval('NVM-CCR-034','HI_PACMES')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','HI_PACMES')*/
  (uint16)0xFE,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[13],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk127CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','HI_PACMES')*/
  /* Eval('NVM-CCR-015','HI_PACMES')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Hi_pACMes__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','HI_PACMES')*/
  /* Eval('NVM-CCR-014','HI_PACMES')*/
  /* Eval('NVM-CCR-018','HI_PACMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','HI_PACMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','HI_PACMES')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','HI_PACMES')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 128 */
{
  
  /* Eval('NVM-CCR-027','LO_PACMES')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','LO_PACMES')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','LO_PACMES')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','LO_PACMES')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','LO_PACMES')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','LO_PACMES')*/
  
  /* Eval('NVM-CCR-008','LO_PACMES')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','LO_PACMES')*/
  /* Eval('NVM-CCR-010','LO_PACMES')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','LO_PACMES')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','LO_PACMES')*/
  
  /* Eval('NvM-ICR-072','LO_PACMES')*/
  
  /* Eval('NVM-CCR-034','LO_PACMES')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','LO_PACMES')*/
  (uint16)0x100,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[14],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk128CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','LO_PACMES')*/
  /* Eval('NVM-CCR-015','LO_PACMES')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Lo_pACMes__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','LO_PACMES')*/
  /* Eval('NVM-CCR-014','LO_PACMES')*/
  /* Eval('NVM-CCR-018','LO_PACMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','LO_PACMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','LO_PACMES')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','LO_PACMES')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 129 */
{
  
  /* Eval('NVM-CCR-027','GRD_TCOMES')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','GRD_TCOMES')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','GRD_TCOMES')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','GRD_TCOMES')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','GRD_TCOMES')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','GRD_TCOMES')*/
  
  /* Eval('NVM-CCR-008','GRD_TCOMES')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','GRD_TCOMES')*/
  /* Eval('NVM-CCR-010','GRD_TCOMES')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','GRD_TCOMES')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','GRD_TCOMES')*/
  
  /* Eval('NvM-ICR-072','GRD_TCOMES')*/
  
  /* Eval('NVM-CCR-034','GRD_TCOMES')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','GRD_TCOMES')*/
  (uint16)0x102,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[15],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk129CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','GRD_TCOMES')*/
  /* Eval('NVM-CCR-015','GRD_TCOMES')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Grd_tCoMes__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','GRD_TCOMES')*/
  /* Eval('NVM-CCR-014','GRD_TCOMES')*/
  /* Eval('NVM-CCR-018','GRD_TCOMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','GRD_TCOMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','GRD_TCOMES')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','GRD_TCOMES')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 130 */
{
  
  /* Eval('NVM-CCR-027','OC_TCOMES')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','OC_TCOMES')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','OC_TCOMES')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','OC_TCOMES')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','OC_TCOMES')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','OC_TCOMES')*/
  
  /* Eval('NVM-CCR-008','OC_TCOMES')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','OC_TCOMES')*/
  /* Eval('NVM-CCR-010','OC_TCOMES')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','OC_TCOMES')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','OC_TCOMES')*/
  
  /* Eval('NvM-ICR-072','OC_TCOMES')*/
  
  /* Eval('NVM-CCR-034','OC_TCOMES')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','OC_TCOMES')*/
  (uint16)0x104,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[16],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk130CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','OC_TCOMES')*/
  /* Eval('NVM-CCR-015','OC_TCOMES')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Oc_tCoMes__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','OC_TCOMES')*/
  /* Eval('NVM-CCR-014','OC_TCOMES')*/
  /* Eval('NVM-CCR-018','OC_TCOMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','OC_TCOMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','OC_TCOMES')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','OC_TCOMES')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 131 */
{
  
  /* Eval('NVM-CCR-027','SCG_TCOMES')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCG_TCOMES')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCG_TCOMES')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCG_TCOMES')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCG_TCOMES')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCG_TCOMES')*/
  
  /* Eval('NVM-CCR-008','SCG_TCOMES')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCG_TCOMES')*/
  /* Eval('NVM-CCR-010','SCG_TCOMES')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCG_TCOMES')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCG_TCOMES')*/
  
  /* Eval('NvM-ICR-072','SCG_TCOMES')*/
  
  /* Eval('NVM-CCR-034','SCG_TCOMES')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCG_TCOMES')*/
  (uint16)0x106,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[17],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk131CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCG_TCOMES')*/
  /* Eval('NVM-CCR-015','SCG_TCOMES')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scg_tCoMes__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCG_TCOMES')*/
  /* Eval('NVM-CCR-014','SCG_TCOMES')*/
  /* Eval('NVM-CCR-018','SCG_TCOMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCG_TCOMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCG_TCOMES')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCG_TCOMES')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 132 */
{
  
  /* Eval('NVM-CCR-027','SCP_TCOMES')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCP_TCOMES')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCP_TCOMES')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCP_TCOMES')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCP_TCOMES')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCP_TCOMES')*/
  
  /* Eval('NVM-CCR-008','SCP_TCOMES')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCP_TCOMES')*/
  /* Eval('NVM-CCR-010','SCP_TCOMES')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCP_TCOMES')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCP_TCOMES')*/
  
  /* Eval('NvM-ICR-072','SCP_TCOMES')*/
  
  /* Eval('NVM-CCR-034','SCP_TCOMES')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCP_TCOMES')*/
  (uint16)0x108,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[18],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk132CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCP_TCOMES')*/
  /* Eval('NVM-CCR-015','SCP_TCOMES')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scp_tCoMes__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCP_TCOMES')*/
  /* Eval('NVM-CCR-014','SCP_TCOMES')*/
  /* Eval('NVM-CCR-018','SCP_TCOMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCP_TCOMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCP_TCOMES')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCP_TCOMES')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 133 */
{
  
  /* Eval('NVM-CCR-027','SCG_AIREXTPRESACQ')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCG_AIREXTPRESACQ')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCG_AIREXTPRESACQ')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCG_AIREXTPRESACQ')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCG_AIREXTPRESACQ')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCG_AIREXTPRESACQ')*/
  
  /* Eval('NVM-CCR-008','SCG_AIREXTPRESACQ')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCG_AIREXTPRESACQ')*/
  /* Eval('NVM-CCR-010','SCG_AIREXTPRESACQ')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCG_AIREXTPRESACQ')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCG_AIREXTPRESACQ')*/
  
  /* Eval('NvM-ICR-072','SCG_AIREXTPRESACQ')*/
  
  /* Eval('NVM-CCR-034','SCG_AIREXTPRESACQ')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCG_AIREXTPRESACQ')*/
  (uint16)0x10A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[19],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk133CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCG_AIREXTPRESACQ')*/
  /* Eval('NVM-CCR-015','SCG_AIREXTPRESACQ')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scg_AirExtPresAcq__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCG_AIREXTPRESACQ')*/
  /* Eval('NVM-CCR-014','SCG_AIREXTPRESACQ')*/
  /* Eval('NVM-CCR-018','SCG_AIREXTPRESACQ')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCG_AIREXTPRESACQ')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCG_AIREXTPRESACQ')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCG_AIREXTPRESACQ')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 134 */
{
  
  /* Eval('NVM-CCR-027','SCP_AIREXTPRESACQ')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCP_AIREXTPRESACQ')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCP_AIREXTPRESACQ')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCP_AIREXTPRESACQ')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCP_AIREXTPRESACQ')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCP_AIREXTPRESACQ')*/
  
  /* Eval('NVM-CCR-008','SCP_AIREXTPRESACQ')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCP_AIREXTPRESACQ')*/
  /* Eval('NVM-CCR-010','SCP_AIREXTPRESACQ')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCP_AIREXTPRESACQ')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCP_AIREXTPRESACQ')*/
  
  /* Eval('NvM-ICR-072','SCP_AIREXTPRESACQ')*/
  
  /* Eval('NVM-CCR-034','SCP_AIREXTPRESACQ')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCP_AIREXTPRESACQ')*/
  (uint16)0x10C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[20],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk134CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCP_AIREXTPRESACQ')*/
  /* Eval('NVM-CCR-015','SCP_AIREXTPRESACQ')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scp_AirExtPresAcq__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCP_AIREXTPRESACQ')*/
  /* Eval('NVM-CCR-014','SCP_AIREXTPRESACQ')*/
  /* Eval('NVM-CCR-018','SCP_AIREXTPRESACQ')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCP_AIREXTPRESACQ')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCP_AIREXTPRESACQ')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCP_AIREXTPRESACQ')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 135 */
{
  
  /* Eval('NVM-CCR-027','SCP_PDSTHRMES')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCP_PDSTHRMES')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCP_PDSTHRMES')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCP_PDSTHRMES')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCP_PDSTHRMES')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCP_PDSTHRMES')*/
  
  /* Eval('NVM-CCR-008','SCP_PDSTHRMES')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCP_PDSTHRMES')*/
  /* Eval('NVM-CCR-010','SCP_PDSTHRMES')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCP_PDSTHRMES')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCP_PDSTHRMES')*/
  
  /* Eval('NvM-ICR-072','SCP_PDSTHRMES')*/
  
  /* Eval('NVM-CCR-034','SCP_PDSTHRMES')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCP_PDSTHRMES')*/
  (uint16)0x10E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[21],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk135CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCP_PDSTHRMES')*/
  /* Eval('NVM-CCR-015','SCP_PDSTHRMES')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scp_pDsThrMes__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCP_PDSTHRMES')*/
  /* Eval('NVM-CCR-014','SCP_PDSTHRMES')*/
  /* Eval('NVM-CCR-018','SCP_PDSTHRMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCP_PDSTHRMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCP_PDSTHRMES')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCP_PDSTHRMES')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 136 */
{
  
  /* Eval('NVM-CCR-027','SCG_PDSTHRMES')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCG_PDSTHRMES')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCG_PDSTHRMES')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCG_PDSTHRMES')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCG_PDSTHRMES')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCG_PDSTHRMES')*/
  
  /* Eval('NVM-CCR-008','SCG_PDSTHRMES')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCG_PDSTHRMES')*/
  /* Eval('NVM-CCR-010','SCG_PDSTHRMES')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCG_PDSTHRMES')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCG_PDSTHRMES')*/
  
  /* Eval('NvM-ICR-072','SCG_PDSTHRMES')*/
  
  /* Eval('NVM-CCR-034','SCG_PDSTHRMES')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCG_PDSTHRMES')*/
  (uint16)0x110,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[22],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk136CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCG_PDSTHRMES')*/
  /* Eval('NVM-CCR-015','SCG_PDSTHRMES')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scg_pDsThrMes__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCG_PDSTHRMES')*/
  /* Eval('NVM-CCR-014','SCG_PDSTHRMES')*/
  /* Eval('NVM-CCR-018','SCG_PDSTHRMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCG_PDSTHRMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCG_PDSTHRMES')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCG_PDSTHRMES')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 137 */
{
  
  /* Eval('NVM-CCR-027','SCP_PBRKASI')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCP_PBRKASI')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCP_PBRKASI')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCP_PBRKASI')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCP_PBRKASI')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCP_PBRKASI')*/
  
  /* Eval('NVM-CCR-008','SCP_PBRKASI')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCP_PBRKASI')*/
  /* Eval('NVM-CCR-010','SCP_PBRKASI')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCP_PBRKASI')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCP_PBRKASI')*/
  
  /* Eval('NvM-ICR-072','SCP_PBRKASI')*/
  
  /* Eval('NVM-CCR-034','SCP_PBRKASI')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCP_PBRKASI')*/
  (uint16)0x112,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[23],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk137CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCP_PBRKASI')*/
  /* Eval('NVM-CCR-015','SCP_PBRKASI')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scp_pBrkAsi__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCP_PBRKASI')*/
  /* Eval('NVM-CCR-014','SCP_PBRKASI')*/
  /* Eval('NVM-CCR-018','SCP_PBRKASI')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCP_PBRKASI')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCP_PBRKASI')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCP_PBRKASI')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 138 */
{
  
  /* Eval('NVM-CCR-027','SCG_PBRKASI')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCG_PBRKASI')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCG_PBRKASI')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCG_PBRKASI')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCG_PBRKASI')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCG_PBRKASI')*/
  
  /* Eval('NVM-CCR-008','SCG_PBRKASI')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCG_PBRKASI')*/
  /* Eval('NVM-CCR-010','SCG_PBRKASI')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCG_PBRKASI')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCG_PBRKASI')*/
  
  /* Eval('NvM-ICR-072','SCG_PBRKASI')*/
  
  /* Eval('NVM-CCR-034','SCG_PBRKASI')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCG_PBRKASI')*/
  (uint16)0x114,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[24],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk138CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCG_PBRKASI')*/
  /* Eval('NVM-CCR-015','SCG_PBRKASI')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scg_pBrkAsi__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCG_PBRKASI')*/
  /* Eval('NVM-CCR-014','SCG_PBRKASI')*/
  /* Eval('NVM-CCR-018','SCG_PBRKASI')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCG_PBRKASI')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCG_PBRKASI')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCG_PBRKASI')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 139 */
{
  
  /* Eval('NVM-CCR-027','GRD_PBRKASI')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','GRD_PBRKASI')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','GRD_PBRKASI')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','GRD_PBRKASI')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','GRD_PBRKASI')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','GRD_PBRKASI')*/
  
  /* Eval('NVM-CCR-008','GRD_PBRKASI')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','GRD_PBRKASI')*/
  /* Eval('NVM-CCR-010','GRD_PBRKASI')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','GRD_PBRKASI')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','GRD_PBRKASI')*/
  
  /* Eval('NvM-ICR-072','GRD_PBRKASI')*/
  
  /* Eval('NVM-CCR-034','GRD_PBRKASI')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','GRD_PBRKASI')*/
  (uint16)0x116,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[25],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk139CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','GRD_PBRKASI')*/
  /* Eval('NVM-CCR-015','GRD_PBRKASI')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Grd_pBrkAsi__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','GRD_PBRKASI')*/
  /* Eval('NVM-CCR-014','GRD_PBRKASI')*/
  /* Eval('NVM-CCR-018','GRD_PBRKASI')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','GRD_PBRKASI')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','GRD_PBRKASI')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','GRD_PBRKASI')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 140 */
{
  
  /* Eval('NVM-CCR-027','STALLCOH_PDSTHR')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','STALLCOH_PDSTHR')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','STALLCOH_PDSTHR')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','STALLCOH_PDSTHR')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','STALLCOH_PDSTHR')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','STALLCOH_PDSTHR')*/
  
  /* Eval('NVM-CCR-008','STALLCOH_PDSTHR')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','STALLCOH_PDSTHR')*/
  /* Eval('NVM-CCR-010','STALLCOH_PDSTHR')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','STALLCOH_PDSTHR')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','STALLCOH_PDSTHR')*/
  
  /* Eval('NvM-ICR-072','STALLCOH_PDSTHR')*/
  
  /* Eval('NVM-CCR-034','STALLCOH_PDSTHR')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','STALLCOH_PDSTHR')*/
  (uint16)0x118,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[26],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk140CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','STALLCOH_PDSTHR')*/
  /* Eval('NVM-CCR-015','STALLCOH_PDSTHR')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_StallCoh_pDsThr__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','STALLCOH_PDSTHR')*/
  /* Eval('NVM-CCR-014','STALLCOH_PDSTHR')*/
  /* Eval('NVM-CCR-018','STALLCOH_PDSTHR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','STALLCOH_PDSTHR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','STALLCOH_PDSTHR')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','STALLCOH_PDSTHR')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 141 */
{
  
  /* Eval('NVM-CCR-027','CRKCOH_PDSTHR')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CRKCOH_PDSTHR')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CRKCOH_PDSTHR')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CRKCOH_PDSTHR')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CRKCOH_PDSTHR')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CRKCOH_PDSTHR')*/
  
  /* Eval('NVM-CCR-008','CRKCOH_PDSTHR')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CRKCOH_PDSTHR')*/
  /* Eval('NVM-CCR-010','CRKCOH_PDSTHR')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CRKCOH_PDSTHR')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CRKCOH_PDSTHR')*/
  
  /* Eval('NvM-ICR-072','CRKCOH_PDSTHR')*/
  
  /* Eval('NVM-CCR-034','CRKCOH_PDSTHR')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CRKCOH_PDSTHR')*/
  (uint16)0x11A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[27],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk141CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CRKCOH_PDSTHR')*/
  /* Eval('NVM-CCR-015','CRKCOH_PDSTHR')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_CrkCoh_pDsThr__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CRKCOH_PDSTHR')*/
  /* Eval('NVM-CCR-014','CRKCOH_PDSTHR')*/
  /* Eval('NVM-CCR-018','CRKCOH_PDSTHR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CRKCOH_PDSTHR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CRKCOH_PDSTHR')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CRKCOH_PDSTHR')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 142 */
{
  
  /* Eval('NVM-CCR-027','STABCOH_PDSTHR')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','STABCOH_PDSTHR')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','STABCOH_PDSTHR')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','STABCOH_PDSTHR')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','STABCOH_PDSTHR')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','STABCOH_PDSTHR')*/
  
  /* Eval('NVM-CCR-008','STABCOH_PDSTHR')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','STABCOH_PDSTHR')*/
  /* Eval('NVM-CCR-010','STABCOH_PDSTHR')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','STABCOH_PDSTHR')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','STABCOH_PDSTHR')*/
  
  /* Eval('NvM-ICR-072','STABCOH_PDSTHR')*/
  
  /* Eval('NVM-CCR-034','STABCOH_PDSTHR')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','STABCOH_PDSTHR')*/
  (uint16)0x11C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[28],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk142CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','STABCOH_PDSTHR')*/
  /* Eval('NVM-CCR-015','STABCOH_PDSTHR')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_StabCoh_pDsThr__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','STABCOH_PDSTHR')*/
  /* Eval('NVM-CCR-014','STABCOH_PDSTHR')*/
  /* Eval('NVM-CCR-018','STABCOH_PDSTHR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','STABCOH_PDSTHR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','STABCOH_PDSTHR')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','STABCOH_PDSTHR')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 143 */
{
  
  /* Eval('NVM-CCR-027','THRCOH_PDSTHR')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','THRCOH_PDSTHR')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','THRCOH_PDSTHR')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','THRCOH_PDSTHR')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','THRCOH_PDSTHR')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','THRCOH_PDSTHR')*/
  
  /* Eval('NVM-CCR-008','THRCOH_PDSTHR')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','THRCOH_PDSTHR')*/
  /* Eval('NVM-CCR-010','THRCOH_PDSTHR')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','THRCOH_PDSTHR')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','THRCOH_PDSTHR')*/
  
  /* Eval('NvM-ICR-072','THRCOH_PDSTHR')*/
  
  /* Eval('NVM-CCR-034','THRCOH_PDSTHR')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','THRCOH_PDSTHR')*/
  (uint16)0x11E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[29],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk143CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','THRCOH_PDSTHR')*/
  /* Eval('NVM-CCR-015','THRCOH_PDSTHR')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ThrCoh_pDsThr__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','THRCOH_PDSTHR')*/
  /* Eval('NVM-CCR-014','THRCOH_PDSTHR')*/
  /* Eval('NVM-CCR-018','THRCOH_PDSTHR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','THRCOH_PDSTHR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','THRCOH_PDSTHR')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','THRCOH_PDSTHR')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 144 */
{
  
  /* Eval('NVM-CCR-027','ORNG_PDSTHR')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNG_PDSTHR')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNG_PDSTHR')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNG_PDSTHR')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNG_PDSTHR')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNG_PDSTHR')*/
  
  /* Eval('NVM-CCR-008','ORNG_PDSTHR')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNG_PDSTHR')*/
  /* Eval('NVM-CCR-010','ORNG_PDSTHR')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNG_PDSTHR')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNG_PDSTHR')*/
  
  /* Eval('NvM-ICR-072','ORNG_PDSTHR')*/
  
  /* Eval('NVM-CCR-034','ORNG_PDSTHR')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNG_PDSTHR')*/
  (uint16)0x120,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[30],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk144CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNG_PDSTHR')*/
  /* Eval('NVM-CCR-015','ORNG_PDSTHR')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORng_pDsThr__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNG_PDSTHR')*/
  /* Eval('NVM-CCR-014','ORNG_PDSTHR')*/
  /* Eval('NVM-CCR-018','ORNG_PDSTHR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNG_PDSTHR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNG_PDSTHR')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNG_PDSTHR')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 145 */
{
  
  /* Eval('NVM-CCR-027','FLDCOH_PDSTHR')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FLDCOH_PDSTHR')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FLDCOH_PDSTHR')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FLDCOH_PDSTHR')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FLDCOH_PDSTHR')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FLDCOH_PDSTHR')*/
  
  /* Eval('NVM-CCR-008','FLDCOH_PDSTHR')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FLDCOH_PDSTHR')*/
  /* Eval('NVM-CCR-010','FLDCOH_PDSTHR')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FLDCOH_PDSTHR')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FLDCOH_PDSTHR')*/
  
  /* Eval('NvM-ICR-072','FLDCOH_PDSTHR')*/
  
  /* Eval('NVM-CCR-034','FLDCOH_PDSTHR')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FLDCOH_PDSTHR')*/
  (uint16)0x122,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[31],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk145CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FLDCOH_PDSTHR')*/
  /* Eval('NVM-CCR-015','FLDCOH_PDSTHR')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FldCoh_pDsThr__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FLDCOH_PDSTHR')*/
  /* Eval('NVM-CCR-014','FLDCOH_PDSTHR')*/
  /* Eval('NVM-CCR-018','FLDCOH_PDSTHR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FLDCOH_PDSTHR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FLDCOH_PDSTHR')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FLDCOH_PDSTHR')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 146 */
{
  
  /* Eval('NVM-CCR-027','GRD_PDSTHR')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','GRD_PDSTHR')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','GRD_PDSTHR')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','GRD_PDSTHR')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','GRD_PDSTHR')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','GRD_PDSTHR')*/
  
  /* Eval('NVM-CCR-008','GRD_PDSTHR')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','GRD_PDSTHR')*/
  /* Eval('NVM-CCR-010','GRD_PDSTHR')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','GRD_PDSTHR')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','GRD_PDSTHR')*/
  
  /* Eval('NvM-ICR-072','GRD_PDSTHR')*/
  
  /* Eval('NVM-CCR-034','GRD_PDSTHR')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','GRD_PDSTHR')*/
  (uint16)0x124,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[32],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk146CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','GRD_PDSTHR')*/
  /* Eval('NVM-CCR-015','GRD_PDSTHR')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Grd_pDsThr__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','GRD_PDSTHR')*/
  /* Eval('NVM-CCR-014','GRD_PDSTHR')*/
  /* Eval('NVM-CCR-018','GRD_PDSTHR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','GRD_PDSTHR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','GRD_PDSTHR')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','GRD_PDSTHR')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 147 */
{
  
  /* Eval('NVM-CCR-027','MAX_PAIREXT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MAX_PAIREXT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MAX_PAIREXT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MAX_PAIREXT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MAX_PAIREXT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MAX_PAIREXT')*/
  
  /* Eval('NVM-CCR-008','MAX_PAIREXT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MAX_PAIREXT')*/
  /* Eval('NVM-CCR-010','MAX_PAIREXT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MAX_PAIREXT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MAX_PAIREXT')*/
  
  /* Eval('NvM-ICR-072','MAX_PAIREXT')*/
  
  /* Eval('NVM-CCR-034','MAX_PAIREXT')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MAX_PAIREXT')*/
  (uint16)0x126,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[33],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk147CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MAX_PAIREXT')*/
  /* Eval('NVM-CCR-015','MAX_PAIREXT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Max_pAirExt__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MAX_PAIREXT')*/
  /* Eval('NVM-CCR-014','MAX_PAIREXT')*/
  /* Eval('NVM-CCR-018','MAX_PAIREXT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MAX_PAIREXT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MAX_PAIREXT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MAX_PAIREXT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 148 */
{
  
  /* Eval('NVM-CCR-027','MIN_PAIREXT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MIN_PAIREXT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MIN_PAIREXT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MIN_PAIREXT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MIN_PAIREXT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MIN_PAIREXT')*/
  
  /* Eval('NVM-CCR-008','MIN_PAIREXT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MIN_PAIREXT')*/
  /* Eval('NVM-CCR-010','MIN_PAIREXT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MIN_PAIREXT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MIN_PAIREXT')*/
  
  /* Eval('NvM-ICR-072','MIN_PAIREXT')*/
  
  /* Eval('NVM-CCR-034','MIN_PAIREXT')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MIN_PAIREXT')*/
  (uint16)0x128,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[34],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk148CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MIN_PAIREXT')*/
  /* Eval('NVM-CCR-015','MIN_PAIREXT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Min_pAirExt__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MIN_PAIREXT')*/
  /* Eval('NVM-CCR-014','MIN_PAIREXT')*/
  /* Eval('NVM-CCR-018','MIN_PAIREXT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MIN_PAIREXT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MIN_PAIREXT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MIN_PAIREXT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 149 */
{
  
  /* Eval('NVM-CCR-027','GRD_PAIREXT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','GRD_PAIREXT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','GRD_PAIREXT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','GRD_PAIREXT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','GRD_PAIREXT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','GRD_PAIREXT')*/
  
  /* Eval('NVM-CCR-008','GRD_PAIREXT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','GRD_PAIREXT')*/
  /* Eval('NVM-CCR-010','GRD_PAIREXT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','GRD_PAIREXT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','GRD_PAIREXT')*/
  
  /* Eval('NvM-ICR-072','GRD_PAIREXT')*/
  
  /* Eval('NVM-CCR-034','GRD_PAIREXT')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','GRD_PAIREXT')*/
  (uint16)0x12A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[35],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk149CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','GRD_PAIREXT')*/
  /* Eval('NVM-CCR-015','GRD_PAIREXT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Grd_pAirExt__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','GRD_PAIREXT')*/
  /* Eval('NVM-CCR-014','GRD_PAIREXT')*/
  /* Eval('NVM-CCR-018','GRD_PAIREXT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','GRD_PAIREXT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','GRD_PAIREXT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','GRD_PAIREXT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 150 */
{
  
  /* Eval('NVM-CCR-027','GRD_PAIREXTOLD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','GRD_PAIREXTOLD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','GRD_PAIREXTOLD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','GRD_PAIREXTOLD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','GRD_PAIREXTOLD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','GRD_PAIREXTOLD')*/
  
  /* Eval('NVM-CCR-008','GRD_PAIREXTOLD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','GRD_PAIREXTOLD')*/
  /* Eval('NVM-CCR-010','GRD_PAIREXTOLD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','GRD_PAIREXTOLD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','GRD_PAIREXTOLD')*/
  
  /* Eval('NvM-ICR-072','GRD_PAIREXTOLD')*/
  
  /* Eval('NVM-CCR-034','GRD_PAIREXTOLD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','GRD_PAIREXTOLD')*/
  (uint16)0x12C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[36],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk150CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','GRD_PAIREXTOLD')*/
  /* Eval('NVM-CCR-015','GRD_PAIREXTOLD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Grd_pAirExtOld__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','GRD_PAIREXTOLD')*/
  /* Eval('NVM-CCR-014','GRD_PAIREXTOLD')*/
  /* Eval('NVM-CCR-018','GRD_PAIREXTOLD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','GRD_PAIREXTOLD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','GRD_PAIREXTOLD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','GRD_PAIREXTOLD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 151 */
{
  
  /* Eval('NVM-CCR-027','COH_PBRKASI')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','COH_PBRKASI')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','COH_PBRKASI')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','COH_PBRKASI')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','COH_PBRKASI')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','COH_PBRKASI')*/
  
  /* Eval('NVM-CCR-008','COH_PBRKASI')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','COH_PBRKASI')*/
  /* Eval('NVM-CCR-010','COH_PBRKASI')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','COH_PBRKASI')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','COH_PBRKASI')*/
  
  /* Eval('NvM-ICR-072','COH_PBRKASI')*/
  
  /* Eval('NVM-CCR-034','COH_PBRKASI')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','COH_PBRKASI')*/
  (uint16)0x12E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[37],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk151CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','COH_PBRKASI')*/
  /* Eval('NVM-CCR-015','COH_PBRKASI')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Coh_pBrkAsi__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','COH_PBRKASI')*/
  /* Eval('NVM-CCR-014','COH_PBRKASI')*/
  /* Eval('NVM-CCR-018','COH_PBRKASI')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','COH_PBRKASI')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','COH_PBRKASI')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','COH_PBRKASI')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 152 */
{
  
  /* Eval('NVM-CCR-027','SCP_PRELBRKASI')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCP_PRELBRKASI')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCP_PRELBRKASI')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCP_PRELBRKASI')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCP_PRELBRKASI')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCP_PRELBRKASI')*/
  
  /* Eval('NVM-CCR-008','SCP_PRELBRKASI')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCP_PRELBRKASI')*/
  /* Eval('NVM-CCR-010','SCP_PRELBRKASI')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCP_PRELBRKASI')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCP_PRELBRKASI')*/
  
  /* Eval('NvM-ICR-072','SCP_PRELBRKASI')*/
  
  /* Eval('NVM-CCR-034','SCP_PRELBRKASI')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCP_PRELBRKASI')*/
  (uint16)0x130,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[38],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk152CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCP_PRELBRKASI')*/
  /* Eval('NVM-CCR-015','SCP_PRELBRKASI')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scp_pRelBrkAsi__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCP_PRELBRKASI')*/
  /* Eval('NVM-CCR-014','SCP_PRELBRKASI')*/
  /* Eval('NVM-CCR-018','SCP_PRELBRKASI')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCP_PRELBRKASI')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCP_PRELBRKASI')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCP_PRELBRKASI')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 153 */
{
  
  /* Eval('NVM-CCR-027','SCG_PRELBRKASI')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCG_PRELBRKASI')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCG_PRELBRKASI')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCG_PRELBRKASI')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCG_PRELBRKASI')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCG_PRELBRKASI')*/
  
  /* Eval('NVM-CCR-008','SCG_PRELBRKASI')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCG_PRELBRKASI')*/
  /* Eval('NVM-CCR-010','SCG_PRELBRKASI')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCG_PRELBRKASI')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCG_PRELBRKASI')*/
  
  /* Eval('NvM-ICR-072','SCG_PRELBRKASI')*/
  
  /* Eval('NVM-CCR-034','SCG_PRELBRKASI')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCG_PRELBRKASI')*/
  (uint16)0x132,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[39],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk153CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCG_PRELBRKASI')*/
  /* Eval('NVM-CCR-015','SCG_PRELBRKASI')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scg_pRelBrkAsi__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCG_PRELBRKASI')*/
  /* Eval('NVM-CCR-014','SCG_PRELBRKASI')*/
  /* Eval('NVM-CCR-018','SCG_PRELBRKASI')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCG_PRELBRKASI')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCG_PRELBRKASI')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCG_PRELBRKASI')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 154 */
{
  
  /* Eval('NVM-CCR-027','GRD_PRELBRKASI')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','GRD_PRELBRKASI')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','GRD_PRELBRKASI')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','GRD_PRELBRKASI')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','GRD_PRELBRKASI')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','GRD_PRELBRKASI')*/
  
  /* Eval('NVM-CCR-008','GRD_PRELBRKASI')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','GRD_PRELBRKASI')*/
  /* Eval('NVM-CCR-010','GRD_PRELBRKASI')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','GRD_PRELBRKASI')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','GRD_PRELBRKASI')*/
  
  /* Eval('NvM-ICR-072','GRD_PRELBRKASI')*/
  
  /* Eval('NVM-CCR-034','GRD_PRELBRKASI')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','GRD_PRELBRKASI')*/
  (uint16)0x134,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[40],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk154CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','GRD_PRELBRKASI')*/
  /* Eval('NVM-CCR-015','GRD_PRELBRKASI')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Grd_pRelBrkAsi__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','GRD_PRELBRKASI')*/
  /* Eval('NVM-CCR-014','GRD_PRELBRKASI')*/
  /* Eval('NVM-CCR-018','GRD_PRELBRKASI')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','GRD_PRELBRKASI')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','GRD_PRELBRKASI')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','GRD_PRELBRKASI')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 155 */
{
  
  /* Eval('NVM-CCR-027','BOOST1_PDSTHR')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','BOOST1_PDSTHR')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','BOOST1_PDSTHR')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','BOOST1_PDSTHR')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','BOOST1_PDSTHR')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','BOOST1_PDSTHR')*/
  
  /* Eval('NVM-CCR-008','BOOST1_PDSTHR')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','BOOST1_PDSTHR')*/
  /* Eval('NVM-CCR-010','BOOST1_PDSTHR')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','BOOST1_PDSTHR')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','BOOST1_PDSTHR')*/
  
  /* Eval('NvM-ICR-072','BOOST1_PDSTHR')*/
  
  /* Eval('NVM-CCR-034','BOOST1_PDSTHR')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','BOOST1_PDSTHR')*/
  (uint16)0x136,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[41],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk155CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','BOOST1_PDSTHR')*/
  /* Eval('NVM-CCR-015','BOOST1_PDSTHR')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Boost1_pDsThr__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','BOOST1_PDSTHR')*/
  /* Eval('NVM-CCR-014','BOOST1_PDSTHR')*/
  /* Eval('NVM-CCR-018','BOOST1_PDSTHR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','BOOST1_PDSTHR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','BOOST1_PDSTHR')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','BOOST1_PDSTHR')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 156 */
{
  
  /* Eval('NVM-CCR-027','BOOST2_PDSTHR')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','BOOST2_PDSTHR')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','BOOST2_PDSTHR')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','BOOST2_PDSTHR')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','BOOST2_PDSTHR')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','BOOST2_PDSTHR')*/
  
  /* Eval('NVM-CCR-008','BOOST2_PDSTHR')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','BOOST2_PDSTHR')*/
  /* Eval('NVM-CCR-010','BOOST2_PDSTHR')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','BOOST2_PDSTHR')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','BOOST2_PDSTHR')*/
  
  /* Eval('NvM-ICR-072','BOOST2_PDSTHR')*/
  
  /* Eval('NVM-CCR-034','BOOST2_PDSTHR')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','BOOST2_PDSTHR')*/
  (uint16)0x138,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[42],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk156CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','BOOST2_PDSTHR')*/
  /* Eval('NVM-CCR-015','BOOST2_PDSTHR')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Boost2_pDsThr__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','BOOST2_PDSTHR')*/
  /* Eval('NVM-CCR-014','BOOST2_PDSTHR')*/
  /* Eval('NVM-CCR-018','BOOST2_PDSTHR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','BOOST2_PDSTHR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','BOOST2_PDSTHR')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','BOOST2_PDSTHR')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 157 */
{
  
  /* Eval('NVM-CCR-027','BOOST3_PDSTHR')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','BOOST3_PDSTHR')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','BOOST3_PDSTHR')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','BOOST3_PDSTHR')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','BOOST3_PDSTHR')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','BOOST3_PDSTHR')*/
  
  /* Eval('NVM-CCR-008','BOOST3_PDSTHR')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','BOOST3_PDSTHR')*/
  /* Eval('NVM-CCR-010','BOOST3_PDSTHR')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','BOOST3_PDSTHR')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','BOOST3_PDSTHR')*/
  
  /* Eval('NvM-ICR-072','BOOST3_PDSTHR')*/
  
  /* Eval('NVM-CCR-034','BOOST3_PDSTHR')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','BOOST3_PDSTHR')*/
  (uint16)0x13A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[43],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk157CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','BOOST3_PDSTHR')*/
  /* Eval('NVM-CCR-015','BOOST3_PDSTHR')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Boost3_pDsThr__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','BOOST3_PDSTHR')*/
  /* Eval('NVM-CCR-014','BOOST3_PDSTHR')*/
  /* Eval('NVM-CCR-018','BOOST3_PDSTHR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','BOOST3_PDSTHR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','BOOST3_PDSTHR')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','BOOST3_PDSTHR')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 158 */
{
  
  /* Eval('NVM-CCR-027','BOOST4_PDSTHR')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','BOOST4_PDSTHR')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','BOOST4_PDSTHR')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','BOOST4_PDSTHR')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','BOOST4_PDSTHR')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','BOOST4_PDSTHR')*/
  
  /* Eval('NVM-CCR-008','BOOST4_PDSTHR')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','BOOST4_PDSTHR')*/
  /* Eval('NVM-CCR-010','BOOST4_PDSTHR')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','BOOST4_PDSTHR')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','BOOST4_PDSTHR')*/
  
  /* Eval('NvM-ICR-072','BOOST4_PDSTHR')*/
  
  /* Eval('NVM-CCR-034','BOOST4_PDSTHR')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','BOOST4_PDSTHR')*/
  (uint16)0x13C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[44],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk158CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','BOOST4_PDSTHR')*/
  /* Eval('NVM-CCR-015','BOOST4_PDSTHR')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Boost4_pDsThr__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','BOOST4_PDSTHR')*/
  /* Eval('NVM-CCR-014','BOOST4_PDSTHR')*/
  /* Eval('NVM-CCR-018','BOOST4_PDSTHR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','BOOST4_PDSTHR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','BOOST4_PDSTHR')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','BOOST4_PDSTHR')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 159 */
{
  
  /* Eval('NVM-CCR-027','OC_TAIRMES')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','OC_TAIRMES')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','OC_TAIRMES')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','OC_TAIRMES')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','OC_TAIRMES')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','OC_TAIRMES')*/
  
  /* Eval('NVM-CCR-008','OC_TAIRMES')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','OC_TAIRMES')*/
  /* Eval('NVM-CCR-010','OC_TAIRMES')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','OC_TAIRMES')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','OC_TAIRMES')*/
  
  /* Eval('NvM-ICR-072','OC_TAIRMES')*/
  
  /* Eval('NVM-CCR-034','OC_TAIRMES')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','OC_TAIRMES')*/
  (uint16)0x13E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[45],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk159CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','OC_TAIRMES')*/
  /* Eval('NVM-CCR-015','OC_TAIRMES')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Oc_tAirMes__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','OC_TAIRMES')*/
  /* Eval('NVM-CCR-014','OC_TAIRMES')*/
  /* Eval('NVM-CCR-018','OC_TAIRMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','OC_TAIRMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','OC_TAIRMES')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','OC_TAIRMES')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 160 */
{
  
  /* Eval('NVM-CCR-027','SCG_TAIRMES')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCG_TAIRMES')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCG_TAIRMES')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCG_TAIRMES')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCG_TAIRMES')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCG_TAIRMES')*/
  
  /* Eval('NVM-CCR-008','SCG_TAIRMES')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCG_TAIRMES')*/
  /* Eval('NVM-CCR-010','SCG_TAIRMES')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCG_TAIRMES')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCG_TAIRMES')*/
  
  /* Eval('NvM-ICR-072','SCG_TAIRMES')*/
  
  /* Eval('NVM-CCR-034','SCG_TAIRMES')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCG_TAIRMES')*/
  (uint16)0x140,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[46],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk160CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCG_TAIRMES')*/
  /* Eval('NVM-CCR-015','SCG_TAIRMES')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scg_tAirMes__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCG_TAIRMES')*/
  /* Eval('NVM-CCR-014','SCG_TAIRMES')*/
  /* Eval('NVM-CCR-018','SCG_TAIRMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCG_TAIRMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCG_TAIRMES')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCG_TAIRMES')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 161 */
{
  
  /* Eval('NVM-CCR-027','SCP_TAIRMES')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCP_TAIRMES')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCP_TAIRMES')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCP_TAIRMES')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCP_TAIRMES')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCP_TAIRMES')*/
  
  /* Eval('NVM-CCR-008','SCP_TAIRMES')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCP_TAIRMES')*/
  /* Eval('NVM-CCR-010','SCP_TAIRMES')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCP_TAIRMES')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCP_TAIRMES')*/
  
  /* Eval('NvM-ICR-072','SCP_TAIRMES')*/
  
  /* Eval('NVM-CCR-034','SCP_TAIRMES')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCP_TAIRMES')*/
  (uint16)0x142,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[47],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk161CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCP_TAIRMES')*/
  /* Eval('NVM-CCR-015','SCP_TAIRMES')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scp_tAirMes__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCP_TAIRMES')*/
  /* Eval('NVM-CCR-014','SCP_TAIRMES')*/
  /* Eval('NVM-CCR-018','SCP_TAIRMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCP_TAIRMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCP_TAIRMES')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCP_TAIRMES')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 162 */
{
  
  /* Eval('NVM-CCR-027','GRD_TAIRMES')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','GRD_TAIRMES')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','GRD_TAIRMES')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','GRD_TAIRMES')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','GRD_TAIRMES')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','GRD_TAIRMES')*/
  
  /* Eval('NVM-CCR-008','GRD_TAIRMES')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','GRD_TAIRMES')*/
  /* Eval('NVM-CCR-010','GRD_TAIRMES')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','GRD_TAIRMES')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','GRD_TAIRMES')*/
  
  /* Eval('NvM-ICR-072','GRD_TAIRMES')*/
  
  /* Eval('NVM-CCR-034','GRD_TAIRMES')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','GRD_TAIRMES')*/
  (uint16)0x144,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[48],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk162CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','GRD_TAIRMES')*/
  /* Eval('NVM-CCR-015','GRD_TAIRMES')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Grd_tAirMes__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','GRD_TAIRMES')*/
  /* Eval('NVM-CCR-014','GRD_TAIRMES')*/
  /* Eval('NVM-CCR-018','GRD_TAIRMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','GRD_TAIRMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','GRD_TAIRMES')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','GRD_TAIRMES')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 163 */
{
  
  /* Eval('NVM-CCR-027','NEGOFS_TAIRMES')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','NEGOFS_TAIRMES')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','NEGOFS_TAIRMES')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','NEGOFS_TAIRMES')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','NEGOFS_TAIRMES')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','NEGOFS_TAIRMES')*/
  
  /* Eval('NVM-CCR-008','NEGOFS_TAIRMES')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','NEGOFS_TAIRMES')*/
  /* Eval('NVM-CCR-010','NEGOFS_TAIRMES')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','NEGOFS_TAIRMES')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','NEGOFS_TAIRMES')*/
  
  /* Eval('NvM-ICR-072','NEGOFS_TAIRMES')*/
  
  /* Eval('NVM-CCR-034','NEGOFS_TAIRMES')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','NEGOFS_TAIRMES')*/
  (uint16)0x146,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[49],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk163CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','NEGOFS_TAIRMES')*/
  /* Eval('NVM-CCR-015','NEGOFS_TAIRMES')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_NegOfs_tAirMes__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','NEGOFS_TAIRMES')*/
  /* Eval('NVM-CCR-014','NEGOFS_TAIRMES')*/
  /* Eval('NVM-CCR-018','NEGOFS_TAIRMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','NEGOFS_TAIRMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','NEGOFS_TAIRMES')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','NEGOFS_TAIRMES')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 164 */
{
  
  /* Eval('NVM-CCR-027','ORNG_TAIRMES')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNG_TAIRMES')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNG_TAIRMES')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNG_TAIRMES')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNG_TAIRMES')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNG_TAIRMES')*/
  
  /* Eval('NVM-CCR-008','ORNG_TAIRMES')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNG_TAIRMES')*/
  /* Eval('NVM-CCR-010','ORNG_TAIRMES')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNG_TAIRMES')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNG_TAIRMES')*/
  
  /* Eval('NvM-ICR-072','ORNG_TAIRMES')*/
  
  /* Eval('NVM-CCR-034','ORNG_TAIRMES')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNG_TAIRMES')*/
  (uint16)0x148,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[50],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk164CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNG_TAIRMES')*/
  /* Eval('NVM-CCR-015','ORNG_TAIRMES')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORng_tAirMes__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNG_TAIRMES')*/
  /* Eval('NVM-CCR-014','ORNG_TAIRMES')*/
  /* Eval('NVM-CCR-018','ORNG_TAIRMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNG_TAIRMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNG_TAIRMES')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNG_TAIRMES')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 165 */
{
  
  /* Eval('NVM-CCR-027','POSOFS_TAIRMES')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','POSOFS_TAIRMES')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','POSOFS_TAIRMES')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','POSOFS_TAIRMES')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','POSOFS_TAIRMES')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','POSOFS_TAIRMES')*/
  
  /* Eval('NVM-CCR-008','POSOFS_TAIRMES')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','POSOFS_TAIRMES')*/
  /* Eval('NVM-CCR-010','POSOFS_TAIRMES')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','POSOFS_TAIRMES')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','POSOFS_TAIRMES')*/
  
  /* Eval('NvM-ICR-072','POSOFS_TAIRMES')*/
  
  /* Eval('NVM-CCR-034','POSOFS_TAIRMES')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','POSOFS_TAIRMES')*/
  (uint16)0x14A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[51],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk165CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','POSOFS_TAIRMES')*/
  /* Eval('NVM-CCR-015','POSOFS_TAIRMES')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_PosOfs_tAirMes__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','POSOFS_TAIRMES')*/
  /* Eval('NVM-CCR-014','POSOFS_TAIRMES')*/
  /* Eval('NVM-CCR-018','POSOFS_TAIRMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','POSOFS_TAIRMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','POSOFS_TAIRMES')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','POSOFS_TAIRMES')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 166 */
{
  
  /* Eval('NVM-CCR-027','STALLCOH_TAIRMES')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','STALLCOH_TAIRMES')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','STALLCOH_TAIRMES')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','STALLCOH_TAIRMES')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','STALLCOH_TAIRMES')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','STALLCOH_TAIRMES')*/
  
  /* Eval('NVM-CCR-008','STALLCOH_TAIRMES')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','STALLCOH_TAIRMES')*/
  /* Eval('NVM-CCR-010','STALLCOH_TAIRMES')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','STALLCOH_TAIRMES')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','STALLCOH_TAIRMES')*/
  
  /* Eval('NvM-ICR-072','STALLCOH_TAIRMES')*/
  
  /* Eval('NVM-CCR-034','STALLCOH_TAIRMES')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','STALLCOH_TAIRMES')*/
  (uint16)0x14C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[52],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk166CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','STALLCOH_TAIRMES')*/
  /* Eval('NVM-CCR-015','STALLCOH_TAIRMES')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_StallCoh_tAirMes__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','STALLCOH_TAIRMES')*/
  /* Eval('NVM-CCR-014','STALLCOH_TAIRMES')*/
  /* Eval('NVM-CCR-018','STALLCOH_TAIRMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','STALLCOH_TAIRMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','STALLCOH_TAIRMES')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','STALLCOH_TAIRMES')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 167 */
{
  
  /* Eval('NVM-CCR-027','DECELCOH_BRKPED')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','DECELCOH_BRKPED')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','DECELCOH_BRKPED')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','DECELCOH_BRKPED')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','DECELCOH_BRKPED')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','DECELCOH_BRKPED')*/
  
  /* Eval('NVM-CCR-008','DECELCOH_BRKPED')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','DECELCOH_BRKPED')*/
  /* Eval('NVM-CCR-010','DECELCOH_BRKPED')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','DECELCOH_BRKPED')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','DECELCOH_BRKPED')*/
  
  /* Eval('NvM-ICR-072','DECELCOH_BRKPED')*/
  
  /* Eval('NVM-CCR-034','DECELCOH_BRKPED')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','DECELCOH_BRKPED')*/
  (uint16)0x14E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[53],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk167CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','DECELCOH_BRKPED')*/
  /* Eval('NVM-CCR-015','DECELCOH_BRKPED')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_DecelCoh_BrkPed__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','DECELCOH_BRKPED')*/
  /* Eval('NVM-CCR-014','DECELCOH_BRKPED')*/
  /* Eval('NVM-CCR-018','DECELCOH_BRKPED')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','DECELCOH_BRKPED')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','DECELCOH_BRKPED')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','DECELCOH_BRKPED')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 168 */
{
  
  /* Eval('NVM-CCR-027','ACCELCOH_BRKPED')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ACCELCOH_BRKPED')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ACCELCOH_BRKPED')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ACCELCOH_BRKPED')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ACCELCOH_BRKPED')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ACCELCOH_BRKPED')*/
  
  /* Eval('NVM-CCR-008','ACCELCOH_BRKPED')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ACCELCOH_BRKPED')*/
  /* Eval('NVM-CCR-010','ACCELCOH_BRKPED')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ACCELCOH_BRKPED')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ACCELCOH_BRKPED')*/
  
  /* Eval('NvM-ICR-072','ACCELCOH_BRKPED')*/
  
  /* Eval('NVM-CCR-034','ACCELCOH_BRKPED')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ACCELCOH_BRKPED')*/
  (uint16)0x150,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[54],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk168CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ACCELCOH_BRKPED')*/
  /* Eval('NVM-CCR-015','ACCELCOH_BRKPED')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_AccelCoh_BrkPed__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ACCELCOH_BRKPED')*/
  /* Eval('NVM-CCR-014','ACCELCOH_BRKPED')*/
  /* Eval('NVM-CCR-018','ACCELCOH_BRKPED')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ACCELCOH_BRKPED')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ACCELCOH_BRKPED')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ACCELCOH_BRKPED')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 169 */
{
  
  /* Eval('NVM-CCR-027','INVCOH_BRKPED')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVCOH_BRKPED')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVCOH_BRKPED')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVCOH_BRKPED')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVCOH_BRKPED')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVCOH_BRKPED')*/
  
  /* Eval('NVM-CCR-008','INVCOH_BRKPED')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVCOH_BRKPED')*/
  /* Eval('NVM-CCR-010','INVCOH_BRKPED')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVCOH_BRKPED')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVCOH_BRKPED')*/
  
  /* Eval('NvM-ICR-072','INVCOH_BRKPED')*/
  
  /* Eval('NVM-CCR-034','INVCOH_BRKPED')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVCOH_BRKPED')*/
  (uint16)0x152,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[55],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk169CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVCOH_BRKPED')*/
  /* Eval('NVM-CCR-015','INVCOH_BRKPED')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvCoh_BrkPed__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVCOH_BRKPED')*/
  /* Eval('NVM-CCR-014','INVCOH_BRKPED')*/
  /* Eval('NVM-CCR-018','INVCOH_BRKPED')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVCOH_BRKPED')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVCOH_BRKPED')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVCOH_BRKPED')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 170 */
{
  
  /* Eval('NVM-CCR-027','DECELCOH_BRKPEDBVH2P')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','DECELCOH_BRKPEDBVH2P')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','DECELCOH_BRKPEDBVH2P')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','DECELCOH_BRKPEDBVH2P')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','DECELCOH_BRKPEDBVH2P')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','DECELCOH_BRKPEDBVH2P')*/
  
  /* Eval('NVM-CCR-008','DECELCOH_BRKPEDBVH2P')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','DECELCOH_BRKPEDBVH2P')*/
  /* Eval('NVM-CCR-010','DECELCOH_BRKPEDBVH2P')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','DECELCOH_BRKPEDBVH2P')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','DECELCOH_BRKPEDBVH2P')*/
  
  /* Eval('NvM-ICR-072','DECELCOH_BRKPEDBVH2P')*/
  
  /* Eval('NVM-CCR-034','DECELCOH_BRKPEDBVH2P')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','DECELCOH_BRKPEDBVH2P')*/
  (uint16)0x154,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[56],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk170CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','DECELCOH_BRKPEDBVH2P')*/
  /* Eval('NVM-CCR-015','DECELCOH_BRKPEDBVH2P')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_DecelCoh_BrkPedBVH2p__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','DECELCOH_BRKPEDBVH2P')*/
  /* Eval('NVM-CCR-014','DECELCOH_BRKPEDBVH2P')*/
  /* Eval('NVM-CCR-018','DECELCOH_BRKPEDBVH2P')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','DECELCOH_BRKPEDBVH2P')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','DECELCOH_BRKPEDBVH2P')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','DECELCOH_BRKPEDBVH2P')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 171 */
{
  
  /* Eval('NVM-CCR-027','ACCELCOH_BRKPEDBVH2P')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ACCELCOH_BRKPEDBVH2P')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ACCELCOH_BRKPEDBVH2P')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ACCELCOH_BRKPEDBVH2P')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ACCELCOH_BRKPEDBVH2P')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ACCELCOH_BRKPEDBVH2P')*/
  
  /* Eval('NVM-CCR-008','ACCELCOH_BRKPEDBVH2P')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ACCELCOH_BRKPEDBVH2P')*/
  /* Eval('NVM-CCR-010','ACCELCOH_BRKPEDBVH2P')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ACCELCOH_BRKPEDBVH2P')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ACCELCOH_BRKPEDBVH2P')*/
  
  /* Eval('NvM-ICR-072','ACCELCOH_BRKPEDBVH2P')*/
  
  /* Eval('NVM-CCR-034','ACCELCOH_BRKPEDBVH2P')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ACCELCOH_BRKPEDBVH2P')*/
  (uint16)0x156,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[57],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk171CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ACCELCOH_BRKPEDBVH2P')*/
  /* Eval('NVM-CCR-015','ACCELCOH_BRKPEDBVH2P')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_AccelCoh_BrkPedBVH2p__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ACCELCOH_BRKPEDBVH2P')*/
  /* Eval('NVM-CCR-014','ACCELCOH_BRKPEDBVH2P')*/
  /* Eval('NVM-CCR-018','ACCELCOH_BRKPEDBVH2P')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ACCELCOH_BRKPEDBVH2P')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ACCELCOH_BRKPEDBVH2P')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ACCELCOH_BRKPEDBVH2P')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 172 */
{
  
  /* Eval('NVM-CCR-027','COHBIT7_STDFTOBD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','COHBIT7_STDFTOBD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','COHBIT7_STDFTOBD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','COHBIT7_STDFTOBD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','COHBIT7_STDFTOBD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','COHBIT7_STDFTOBD')*/
  
  /* Eval('NVM-CCR-008','COHBIT7_STDFTOBD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','COHBIT7_STDFTOBD')*/
  /* Eval('NVM-CCR-010','COHBIT7_STDFTOBD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','COHBIT7_STDFTOBD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','COHBIT7_STDFTOBD')*/
  
  /* Eval('NvM-ICR-072','COHBIT7_STDFTOBD')*/
  
  /* Eval('NVM-CCR-034','COHBIT7_STDFTOBD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','COHBIT7_STDFTOBD')*/
  (uint16)0x158,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[58],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk172CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','COHBIT7_STDFTOBD')*/
  /* Eval('NVM-CCR-015','COHBIT7_STDFTOBD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_CohBit7_stDftOBD__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','COHBIT7_STDFTOBD')*/
  /* Eval('NVM-CCR-014','COHBIT7_STDFTOBD')*/
  /* Eval('NVM-CCR-018','COHBIT7_STDFTOBD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','COHBIT7_STDFTOBD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','COHBIT7_STDFTOBD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','COHBIT7_STDFTOBD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 173 */
{
  
  /* Eval('NVM-CCR-027','COHBIT4_STDFTOBD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','COHBIT4_STDFTOBD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','COHBIT4_STDFTOBD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','COHBIT4_STDFTOBD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','COHBIT4_STDFTOBD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','COHBIT4_STDFTOBD')*/
  
  /* Eval('NVM-CCR-008','COHBIT4_STDFTOBD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','COHBIT4_STDFTOBD')*/
  /* Eval('NVM-CCR-010','COHBIT4_STDFTOBD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','COHBIT4_STDFTOBD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','COHBIT4_STDFTOBD')*/
  
  /* Eval('NvM-ICR-072','COHBIT4_STDFTOBD')*/
  
  /* Eval('NVM-CCR-034','COHBIT4_STDFTOBD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','COHBIT4_STDFTOBD')*/
  (uint16)0x15A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[59],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk173CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','COHBIT4_STDFTOBD')*/
  /* Eval('NVM-CCR-015','COHBIT4_STDFTOBD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_CohBit4_stDftOBD__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','COHBIT4_STDFTOBD')*/
  /* Eval('NVM-CCR-014','COHBIT4_STDFTOBD')*/
  /* Eval('NVM-CCR-018','COHBIT4_STDFTOBD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','COHBIT4_STDFTOBD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','COHBIT4_STDFTOBD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','COHBIT4_STDFTOBD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 174 */
{
  
  /* Eval('NVM-CCR-027','COHBIT3_STDFTOBD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','COHBIT3_STDFTOBD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','COHBIT3_STDFTOBD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','COHBIT3_STDFTOBD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','COHBIT3_STDFTOBD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','COHBIT3_STDFTOBD')*/
  
  /* Eval('NVM-CCR-008','COHBIT3_STDFTOBD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','COHBIT3_STDFTOBD')*/
  /* Eval('NVM-CCR-010','COHBIT3_STDFTOBD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','COHBIT3_STDFTOBD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','COHBIT3_STDFTOBD')*/
  
  /* Eval('NvM-ICR-072','COHBIT3_STDFTOBD')*/
  
  /* Eval('NVM-CCR-034','COHBIT3_STDFTOBD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','COHBIT3_STDFTOBD')*/
  (uint16)0x15C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[60],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk174CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','COHBIT3_STDFTOBD')*/
  /* Eval('NVM-CCR-015','COHBIT3_STDFTOBD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_CohBit3_stDftOBD__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','COHBIT3_STDFTOBD')*/
  /* Eval('NVM-CCR-014','COHBIT3_STDFTOBD')*/
  /* Eval('NVM-CCR-018','COHBIT3_STDFTOBD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','COHBIT3_STDFTOBD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','COHBIT3_STDFTOBD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','COHBIT3_STDFTOBD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 175 */
{
  
  /* Eval('NVM-CCR-027','COHBIT2_STDFTOBD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','COHBIT2_STDFTOBD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','COHBIT2_STDFTOBD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','COHBIT2_STDFTOBD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','COHBIT2_STDFTOBD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','COHBIT2_STDFTOBD')*/
  
  /* Eval('NVM-CCR-008','COHBIT2_STDFTOBD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','COHBIT2_STDFTOBD')*/
  /* Eval('NVM-CCR-010','COHBIT2_STDFTOBD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','COHBIT2_STDFTOBD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','COHBIT2_STDFTOBD')*/
  
  /* Eval('NvM-ICR-072','COHBIT2_STDFTOBD')*/
  
  /* Eval('NVM-CCR-034','COHBIT2_STDFTOBD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','COHBIT2_STDFTOBD')*/
  (uint16)0x15E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[61],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk175CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','COHBIT2_STDFTOBD')*/
  /* Eval('NVM-CCR-015','COHBIT2_STDFTOBD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_CohBit2_stDftOBD__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','COHBIT2_STDFTOBD')*/
  /* Eval('NVM-CCR-014','COHBIT2_STDFTOBD')*/
  /* Eval('NVM-CCR-018','COHBIT2_STDFTOBD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','COHBIT2_STDFTOBD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','COHBIT2_STDFTOBD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','COHBIT2_STDFTOBD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 176 */
{
  
  /* Eval('NVM-CCR-027','CHKBATTSYS_IBATTMES')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CHKBATTSYS_IBATTMES')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CHKBATTSYS_IBATTMES')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CHKBATTSYS_IBATTMES')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CHKBATTSYS_IBATTMES')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CHKBATTSYS_IBATTMES')*/
  
  /* Eval('NVM-CCR-008','CHKBATTSYS_IBATTMES')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CHKBATTSYS_IBATTMES')*/
  /* Eval('NVM-CCR-010','CHKBATTSYS_IBATTMES')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CHKBATTSYS_IBATTMES')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CHKBATTSYS_IBATTMES')*/
  
  /* Eval('NvM-ICR-072','CHKBATTSYS_IBATTMES')*/
  
  /* Eval('NVM-CCR-034','CHKBATTSYS_IBATTMES')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CHKBATTSYS_IBATTMES')*/
  (uint16)0x160,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[62],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk176CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CHKBATTSYS_IBATTMES')*/
  /* Eval('NVM-CCR-015','CHKBATTSYS_IBATTMES')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ChkBattSys_iBattMes__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CHKBATTSYS_IBATTMES')*/
  /* Eval('NVM-CCR-014','CHKBATTSYS_IBATTMES')*/
  /* Eval('NVM-CCR-018','CHKBATTSYS_IBATTMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CHKBATTSYS_IBATTMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CHKBATTSYS_IBATTMES')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CHKBATTSYS_IBATTMES')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 177 */
{
  
  /* Eval('NVM-CCR-027','CHKBATTSYS_TBATTMES')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CHKBATTSYS_TBATTMES')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CHKBATTSYS_TBATTMES')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CHKBATTSYS_TBATTMES')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CHKBATTSYS_TBATTMES')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CHKBATTSYS_TBATTMES')*/
  
  /* Eval('NVM-CCR-008','CHKBATTSYS_TBATTMES')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CHKBATTSYS_TBATTMES')*/
  /* Eval('NVM-CCR-010','CHKBATTSYS_TBATTMES')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CHKBATTSYS_TBATTMES')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CHKBATTSYS_TBATTMES')*/
  
  /* Eval('NvM-ICR-072','CHKBATTSYS_TBATTMES')*/
  
  /* Eval('NVM-CCR-034','CHKBATTSYS_TBATTMES')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CHKBATTSYS_TBATTMES')*/
  (uint16)0x162,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[63],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk177CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CHKBATTSYS_TBATTMES')*/
  /* Eval('NVM-CCR-015','CHKBATTSYS_TBATTMES')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ChkBattSys_tBattMes__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CHKBATTSYS_TBATTMES')*/
  /* Eval('NVM-CCR-014','CHKBATTSYS_TBATTMES')*/
  /* Eval('NVM-CCR-018','CHKBATTSYS_TBATTMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CHKBATTSYS_TBATTMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CHKBATTSYS_TBATTMES')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CHKBATTSYS_TBATTMES')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 178 */
{
  
  /* Eval('NVM-CCR-027','CHKBATTSYS_UBATTCLC')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CHKBATTSYS_UBATTCLC')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CHKBATTSYS_UBATTCLC')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CHKBATTSYS_UBATTCLC')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CHKBATTSYS_UBATTCLC')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CHKBATTSYS_UBATTCLC')*/
  
  /* Eval('NVM-CCR-008','CHKBATTSYS_UBATTCLC')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CHKBATTSYS_UBATTCLC')*/
  /* Eval('NVM-CCR-010','CHKBATTSYS_UBATTCLC')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CHKBATTSYS_UBATTCLC')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CHKBATTSYS_UBATTCLC')*/
  
  /* Eval('NvM-ICR-072','CHKBATTSYS_UBATTCLC')*/
  
  /* Eval('NVM-CCR-034','CHKBATTSYS_UBATTCLC')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CHKBATTSYS_UBATTCLC')*/
  (uint16)0x164,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[64],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk178CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CHKBATTSYS_UBATTCLC')*/
  /* Eval('NVM-CCR-015','CHKBATTSYS_UBATTCLC')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ChkBattSys_uBattClc__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CHKBATTSYS_UBATTCLC')*/
  /* Eval('NVM-CCR-014','CHKBATTSYS_UBATTCLC')*/
  /* Eval('NVM-CCR-018','CHKBATTSYS_UBATTCLC')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CHKBATTSYS_UBATTCLC')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CHKBATTSYS_UBATTCLC')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CHKBATTSYS_UBATTCLC')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 179 */
{
  
  /* Eval('NVM-CCR-027','STFULVLDFT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','STFULVLDFT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','STFULVLDFT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','STFULVLDFT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','STFULVLDFT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','STFULVLDFT')*/
  
  /* Eval('NVM-CCR-008','STFULVLDFT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','STFULVLDFT')*/
  /* Eval('NVM-CCR-010','STFULVLDFT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','STFULVLDFT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','STFULVLDFT')*/
  
  /* Eval('NvM-ICR-072','STFULVLDFT')*/
  
  /* Eval('NVM-CCR-034','STFULVLDFT')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','STFULVLDFT')*/
  (uint16)0x166,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[65],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk179CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','STFULVLDFT')*/
  /* Eval('NVM-CCR-015','STFULVLDFT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_StFuLvlDft__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','STFULVLDFT')*/
  /* Eval('NVM-CCR-014','STFULVLDFT')*/
  /* Eval('NVM-CCR-018','STFULVLDFT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','STFULVLDFT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','STFULVLDFT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','STFULVLDFT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 180 */
{
  
  /* Eval('NVM-CCR-027','COH_BMODSPTREQ')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','COH_BMODSPTREQ')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','COH_BMODSPTREQ')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','COH_BMODSPTREQ')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','COH_BMODSPTREQ')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','COH_BMODSPTREQ')*/
  
  /* Eval('NVM-CCR-008','COH_BMODSPTREQ')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','COH_BMODSPTREQ')*/
  /* Eval('NVM-CCR-010','COH_BMODSPTREQ')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','COH_BMODSPTREQ')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','COH_BMODSPTREQ')*/
  
  /* Eval('NvM-ICR-072','COH_BMODSPTREQ')*/
  
  /* Eval('NVM-CCR-034','COH_BMODSPTREQ')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','COH_BMODSPTREQ')*/
  (uint16)0x168,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[66],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk180CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','COH_BMODSPTREQ')*/
  /* Eval('NVM-CCR-015','COH_BMODSPTREQ')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Coh_bModSptReq__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','COH_BMODSPTREQ')*/
  /* Eval('NVM-CCR-014','COH_BMODSPTREQ')*/
  /* Eval('NVM-CCR-018','COH_BMODSPTREQ')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','COH_BMODSPTREQ')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','COH_BMODSPTREQ')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','COH_BMODSPTREQ')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 181 */
{
  
  /* Eval('NVM-CCR-027','COH_STCLUAC')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','COH_STCLUAC')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','COH_STCLUAC')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','COH_STCLUAC')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','COH_STCLUAC')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','COH_STCLUAC')*/
  
  /* Eval('NVM-CCR-008','COH_STCLUAC')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','COH_STCLUAC')*/
  /* Eval('NVM-CCR-010','COH_STCLUAC')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','COH_STCLUAC')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','COH_STCLUAC')*/
  
  /* Eval('NvM-ICR-072','COH_STCLUAC')*/
  
  /* Eval('NVM-CCR-034','COH_STCLUAC')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','COH_STCLUAC')*/
  (uint16)0x16A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[67],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk181CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','COH_STCLUAC')*/
  /* Eval('NVM-CCR-015','COH_STCLUAC')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Coh_stCluAC__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','COH_STCLUAC')*/
  /* Eval('NVM-CCR-014','COH_STCLUAC')*/
  /* Eval('NVM-CCR-018','COH_STCLUAC')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','COH_STCLUAC')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','COH_STCLUAC')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','COH_STCLUAC')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 182 */
{
  
  /* Eval('NVM-CCR-027','COH_STPWRAC')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','COH_STPWRAC')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','COH_STPWRAC')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','COH_STPWRAC')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','COH_STPWRAC')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','COH_STPWRAC')*/
  
  /* Eval('NVM-CCR-008','COH_STPWRAC')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','COH_STPWRAC')*/
  /* Eval('NVM-CCR-010','COH_STPWRAC')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','COH_STPWRAC')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','COH_STPWRAC')*/
  
  /* Eval('NvM-ICR-072','COH_STPWRAC')*/
  
  /* Eval('NVM-CCR-034','COH_STPWRAC')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','COH_STPWRAC')*/
  (uint16)0x16C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[68],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk182CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','COH_STPWRAC')*/
  /* Eval('NVM-CCR-015','COH_STPWRAC')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Coh_stPwrAC__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','COH_STPWRAC')*/
  /* Eval('NVM-CCR-014','COH_STPWRAC')*/
  /* Eval('NVM-CCR-018','COH_STPWRAC')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','COH_STPWRAC')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','COH_STPWRAC')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','COH_STPWRAC')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 183 */
{
  
  /* Eval('NVM-CCR-027','SCP_UDSLS')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCP_UDSLS')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCP_UDSLS')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCP_UDSLS')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCP_UDSLS')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCP_UDSLS')*/
  
  /* Eval('NVM-CCR-008','SCP_UDSLS')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCP_UDSLS')*/
  /* Eval('NVM-CCR-010','SCP_UDSLS')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCP_UDSLS')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCP_UDSLS')*/
  
  /* Eval('NvM-ICR-072','SCP_UDSLS')*/
  
  /* Eval('NVM-CCR-034','SCP_UDSLS')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCP_UDSLS')*/
  (uint16)0x16E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[69],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk183CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCP_UDSLS')*/
  /* Eval('NVM-CCR-015','SCP_UDSLS')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scp_uDsLs__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCP_UDSLS')*/
  /* Eval('NVM-CCR-014','SCP_UDSLS')*/
  /* Eval('NVM-CCR-018','SCP_UDSLS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCP_UDSLS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCP_UDSLS')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCP_UDSLS')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 184 */
{
  
  /* Eval('NVM-CCR-027','OC_UDSLS')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','OC_UDSLS')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','OC_UDSLS')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','OC_UDSLS')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','OC_UDSLS')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','OC_UDSLS')*/
  
  /* Eval('NVM-CCR-008','OC_UDSLS')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','OC_UDSLS')*/
  /* Eval('NVM-CCR-010','OC_UDSLS')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','OC_UDSLS')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','OC_UDSLS')*/
  
  /* Eval('NvM-ICR-072','OC_UDSLS')*/
  
  /* Eval('NVM-CCR-034','OC_UDSLS')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','OC_UDSLS')*/
  (uint16)0x170,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[70],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk184CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','OC_UDSLS')*/
  /* Eval('NVM-CCR-015','OC_UDSLS')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Oc_uDsLs__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','OC_UDSLS')*/
  /* Eval('NVM-CCR-014','OC_UDSLS')*/
  /* Eval('NVM-CCR-018','OC_UDSLS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','OC_UDSLS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','OC_UDSLS')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','OC_UDSLS')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 185 */
{
  
  /* Eval('NVM-CCR-027','SCG_UDSLS')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCG_UDSLS')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCG_UDSLS')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCG_UDSLS')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCG_UDSLS')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCG_UDSLS')*/
  
  /* Eval('NVM-CCR-008','SCG_UDSLS')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCG_UDSLS')*/
  /* Eval('NVM-CCR-010','SCG_UDSLS')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCG_UDSLS')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCG_UDSLS')*/
  
  /* Eval('NvM-ICR-072','SCG_UDSLS')*/
  
  /* Eval('NVM-CCR-034','SCG_UDSLS')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCG_UDSLS')*/
  (uint16)0x172,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[71],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk185CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCG_UDSLS')*/
  /* Eval('NVM-CCR-015','SCG_UDSLS')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scg_uDsLs__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCG_UDSLS')*/
  /* Eval('NVM-CCR-014','SCG_UDSLS')*/
  /* Eval('NVM-CCR-018','SCG_UDSLS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCG_UDSLS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCG_UDSLS')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCG_UDSLS')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 186 */
{
  
  /* Eval('NVM-CCR-027','ORNG_SIGGRDDIAG')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNG_SIGGRDDIAG')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNG_SIGGRDDIAG')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNG_SIGGRDDIAG')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNG_SIGGRDDIAG')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNG_SIGGRDDIAG')*/
  
  /* Eval('NVM-CCR-008','ORNG_SIGGRDDIAG')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNG_SIGGRDDIAG')*/
  /* Eval('NVM-CCR-010','ORNG_SIGGRDDIAG')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNG_SIGGRDDIAG')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNG_SIGGRDDIAG')*/
  
  /* Eval('NvM-ICR-072','ORNG_SIGGRDDIAG')*/
  
  /* Eval('NVM-CCR-034','ORNG_SIGGRDDIAG')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNG_SIGGRDDIAG')*/
  (uint16)0x174,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[72],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk186CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNG_SIGGRDDIAG')*/
  /* Eval('NVM-CCR-015','ORNG_SIGGRDDIAG')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORng_SigGrdDiag__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNG_SIGGRDDIAG')*/
  /* Eval('NVM-CCR-014','ORNG_SIGGRDDIAG')*/
  /* Eval('NVM-CCR-018','ORNG_SIGGRDDIAG')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNG_SIGGRDDIAG')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNG_SIGGRDDIAG')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNG_SIGGRDDIAG')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 187 */
{
  
  /* Eval('NVM-CCR-027','ORNG_DSPLAUSFLD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNG_DSPLAUSFLD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNG_DSPLAUSFLD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNG_DSPLAUSFLD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNG_DSPLAUSFLD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNG_DSPLAUSFLD')*/
  
  /* Eval('NVM-CCR-008','ORNG_DSPLAUSFLD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNG_DSPLAUSFLD')*/
  /* Eval('NVM-CCR-010','ORNG_DSPLAUSFLD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNG_DSPLAUSFLD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNG_DSPLAUSFLD')*/
  
  /* Eval('NvM-ICR-072','ORNG_DSPLAUSFLD')*/
  
  /* Eval('NVM-CCR-034','ORNG_DSPLAUSFLD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNG_DSPLAUSFLD')*/
  (uint16)0x176,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[73],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk187CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNG_DSPLAUSFLD')*/
  /* Eval('NVM-CCR-015','ORNG_DSPLAUSFLD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORng_DsPlausFld__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNG_DSPLAUSFLD')*/
  /* Eval('NVM-CCR-014','ORNG_DSPLAUSFLD')*/
  /* Eval('NVM-CCR-018','ORNG_DSPLAUSFLD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNG_DSPLAUSFLD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNG_DSPLAUSFLD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNG_DSPLAUSFLD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 188 */
{
  
  /* Eval('NVM-CCR-027','ORNG_DSPLAUSFCO')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNG_DSPLAUSFCO')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNG_DSPLAUSFCO')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNG_DSPLAUSFCO')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNG_DSPLAUSFCO')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNG_DSPLAUSFCO')*/
  
  /* Eval('NVM-CCR-008','ORNG_DSPLAUSFCO')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNG_DSPLAUSFCO')*/
  /* Eval('NVM-CCR-010','ORNG_DSPLAUSFCO')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNG_DSPLAUSFCO')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNG_DSPLAUSFCO')*/
  
  /* Eval('NvM-ICR-072','ORNG_DSPLAUSFCO')*/
  
  /* Eval('NVM-CCR-034','ORNG_DSPLAUSFCO')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNG_DSPLAUSFCO')*/
  (uint16)0x178,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[74],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk188CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNG_DSPLAUSFCO')*/
  /* Eval('NVM-CCR-015','ORNG_DSPLAUSFCO')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORng_DsPlausFco__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNG_DSPLAUSFCO')*/
  /* Eval('NVM-CCR-014','ORNG_DSPLAUSFCO')*/
  /* Eval('NVM-CCR-018','ORNG_DSPLAUSFCO')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNG_DSPLAUSFCO')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNG_DSPLAUSFCO')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNG_DSPLAUSFCO')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 189 */
{
  
  /* Eval('NVM-CCR-027','OC_UUPLS')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','OC_UUPLS')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','OC_UUPLS')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','OC_UUPLS')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','OC_UUPLS')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','OC_UUPLS')*/
  
  /* Eval('NVM-CCR-008','OC_UUPLS')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','OC_UUPLS')*/
  /* Eval('NVM-CCR-010','OC_UUPLS')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','OC_UUPLS')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','OC_UUPLS')*/
  
  /* Eval('NvM-ICR-072','OC_UUPLS')*/
  
  /* Eval('NVM-CCR-034','OC_UUPLS')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','OC_UUPLS')*/
  (uint16)0x17A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[75],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk189CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','OC_UUPLS')*/
  /* Eval('NVM-CCR-015','OC_UUPLS')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Oc_uUpLs__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','OC_UUPLS')*/
  /* Eval('NVM-CCR-014','OC_UUPLS')*/
  /* Eval('NVM-CCR-018','OC_UUPLS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','OC_UUPLS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','OC_UUPLS')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','OC_UUPLS')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 190 */
{
  
  /* Eval('NVM-CCR-027','SCG_UUPLS')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCG_UUPLS')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCG_UUPLS')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCG_UUPLS')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCG_UUPLS')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCG_UUPLS')*/
  
  /* Eval('NVM-CCR-008','SCG_UUPLS')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCG_UUPLS')*/
  /* Eval('NVM-CCR-010','SCG_UUPLS')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCG_UUPLS')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCG_UUPLS')*/
  
  /* Eval('NvM-ICR-072','SCG_UUPLS')*/
  
  /* Eval('NVM-CCR-034','SCG_UUPLS')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCG_UUPLS')*/
  (uint16)0x17C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[76],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk190CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCG_UUPLS')*/
  /* Eval('NVM-CCR-015','SCG_UUPLS')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scg_uUpLs__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCG_UUPLS')*/
  /* Eval('NVM-CCR-014','SCG_UUPLS')*/
  /* Eval('NVM-CCR-018','SCG_UUPLS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCG_UUPLS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCG_UUPLS')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCG_UUPLS')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 191 */
{
  
  /* Eval('NVM-CCR-027','SCP_UUPLS')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCP_UUPLS')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCP_UUPLS')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCP_UUPLS')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCP_UUPLS')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCP_UUPLS')*/
  
  /* Eval('NVM-CCR-008','SCP_UUPLS')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCP_UUPLS')*/
  /* Eval('NVM-CCR-010','SCP_UUPLS')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCP_UUPLS')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCP_UUPLS')*/
  
  /* Eval('NvM-ICR-072','SCP_UUPLS')*/
  
  /* Eval('NVM-CCR-034','SCP_UUPLS')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCP_UUPLS')*/
  (uint16)0x17E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[77],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk191CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCP_UUPLS')*/
  /* Eval('NVM-CCR-015','SCP_UUPLS')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scp_uUpLs__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCP_UUPLS')*/
  /* Eval('NVM-CCR-014','SCP_UUPLS')*/
  /* Eval('NVM-CCR-018','SCP_UUPLS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCP_UUPLS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCP_UUPLS')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCP_UUPLS')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 192 */
{
  
  /* Eval('NVM-CCR-027','ORNG_OXYSENSPERD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNG_OXYSENSPERD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNG_OXYSENSPERD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNG_OXYSENSPERD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNG_OXYSENSPERD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNG_OXYSENSPERD')*/
  
  /* Eval('NVM-CCR-008','ORNG_OXYSENSPERD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNG_OXYSENSPERD')*/
  /* Eval('NVM-CCR-010','ORNG_OXYSENSPERD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNG_OXYSENSPERD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNG_OXYSENSPERD')*/
  
  /* Eval('NvM-ICR-072','ORNG_OXYSENSPERD')*/
  
  /* Eval('NVM-CCR-034','ORNG_OXYSENSPERD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNG_OXYSENSPERD')*/
  (uint16)0x180,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[78],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk192CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNG_OXYSENSPERD')*/
  /* Eval('NVM-CCR-015','ORNG_OXYSENSPERD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORng_OxySensPerd__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNG_OXYSENSPERD')*/
  /* Eval('NVM-CCR-014','ORNG_OXYSENSPERD')*/
  /* Eval('NVM-CCR-018','ORNG_OXYSENSPERD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNG_OXYSENSPERD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNG_OXYSENSPERD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNG_OXYSENSPERD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 193 */
{
  
  /* Eval('NVM-CCR-027','ORNG_OXYAPVPERD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNG_OXYAPVPERD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNG_OXYAPVPERD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNG_OXYAPVPERD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNG_OXYAPVPERD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNG_OXYAPVPERD')*/
  
  /* Eval('NVM-CCR-008','ORNG_OXYAPVPERD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNG_OXYAPVPERD')*/
  /* Eval('NVM-CCR-010','ORNG_OXYAPVPERD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNG_OXYAPVPERD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNG_OXYAPVPERD')*/
  
  /* Eval('NvM-ICR-072','ORNG_OXYAPVPERD')*/
  
  /* Eval('NVM-CCR-034','ORNG_OXYAPVPERD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNG_OXYAPVPERD')*/
  (uint16)0x182,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[79],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk193CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNG_OXYAPVPERD')*/
  /* Eval('NVM-CCR-015','ORNG_OXYAPVPERD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORng_OxyApvPerd__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNG_OXYAPVPERD')*/
  /* Eval('NVM-CCR-014','ORNG_OXYAPVPERD')*/
  /* Eval('NVM-CCR-018','ORNG_OXYAPVPERD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNG_OXYAPVPERD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNG_OXYAPVPERD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNG_OXYAPVPERD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 194 */
{
  
  /* Eval('NVM-CCR-027','ORNG_USPLAUSFLD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNG_USPLAUSFLD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNG_USPLAUSFLD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNG_USPLAUSFLD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNG_USPLAUSFLD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNG_USPLAUSFLD')*/
  
  /* Eval('NVM-CCR-008','ORNG_USPLAUSFLD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNG_USPLAUSFLD')*/
  /* Eval('NVM-CCR-010','ORNG_USPLAUSFLD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNG_USPLAUSFLD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNG_USPLAUSFLD')*/
  
  /* Eval('NvM-ICR-072','ORNG_USPLAUSFLD')*/
  
  /* Eval('NVM-CCR-034','ORNG_USPLAUSFLD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNG_USPLAUSFLD')*/
  (uint16)0x184,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[80],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk194CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNG_USPLAUSFLD')*/
  /* Eval('NVM-CCR-015','ORNG_USPLAUSFLD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORng_UsPlausFld__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNG_USPLAUSFLD')*/
  /* Eval('NVM-CCR-014','ORNG_USPLAUSFLD')*/
  /* Eval('NVM-CCR-018','ORNG_USPLAUSFLD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNG_USPLAUSFLD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNG_USPLAUSFLD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNG_USPLAUSFLD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 195 */
{
  
  /* Eval('NVM-CCR-027','ORNG_USPLAUSFCO')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNG_USPLAUSFCO')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNG_USPLAUSFCO')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNG_USPLAUSFCO')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNG_USPLAUSFCO')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNG_USPLAUSFCO')*/
  
  /* Eval('NVM-CCR-008','ORNG_USPLAUSFCO')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNG_USPLAUSFCO')*/
  /* Eval('NVM-CCR-010','ORNG_USPLAUSFCO')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNG_USPLAUSFCO')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNG_USPLAUSFCO')*/
  
  /* Eval('NvM-ICR-072','ORNG_USPLAUSFCO')*/
  
  /* Eval('NVM-CCR-034','ORNG_USPLAUSFCO')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNG_USPLAUSFCO')*/
  (uint16)0x186,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[81],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk195CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNG_USPLAUSFCO')*/
  /* Eval('NVM-CCR-015','ORNG_USPLAUSFCO')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORng_UsPlausFco__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNG_USPLAUSFCO')*/
  /* Eval('NVM-CCR-014','ORNG_USPLAUSFCO')*/
  /* Eval('NVM-CCR-018','ORNG_USPLAUSFCO')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNG_USPLAUSFCO')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNG_USPLAUSFCO')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNG_USPLAUSFCO')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 196 */
{
  
  /* Eval('NVM-CCR-027','COH_CLUST')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','COH_CLUST')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','COH_CLUST')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','COH_CLUST')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','COH_CLUST')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','COH_CLUST')*/
  
  /* Eval('NVM-CCR-008','COH_CLUST')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','COH_CLUST')*/
  /* Eval('NVM-CCR-010','COH_CLUST')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','COH_CLUST')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','COH_CLUST')*/
  
  /* Eval('NvM-ICR-072','COH_CLUST')*/
  
  /* Eval('NVM-CCR-034','COH_CLUST')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','COH_CLUST')*/
  (uint16)0x188,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[82],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk196CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','COH_CLUST')*/
  /* Eval('NVM-CCR-015','COH_CLUST')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Coh_CluSt__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','COH_CLUST')*/
  /* Eval('NVM-CCR-014','COH_CLUST')*/
  /* Eval('NVM-CCR-018','COH_CLUST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','COH_CLUST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','COH_CLUST')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','COH_CLUST')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 197 */
{
  
  /* Eval('NVM-CCR-027','STUCK_CLUST')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','STUCK_CLUST')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','STUCK_CLUST')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','STUCK_CLUST')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','STUCK_CLUST')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','STUCK_CLUST')*/
  
  /* Eval('NVM-CCR-008','STUCK_CLUST')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','STUCK_CLUST')*/
  /* Eval('NVM-CCR-010','STUCK_CLUST')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','STUCK_CLUST')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','STUCK_CLUST')*/
  
  /* Eval('NvM-ICR-072','STUCK_CLUST')*/
  
  /* Eval('NVM-CCR-034','STUCK_CLUST')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','STUCK_CLUST')*/
  (uint16)0x18A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[83],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk197CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','STUCK_CLUST')*/
  /* Eval('NVM-CCR-015','STUCK_CLUST')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Stuck_CluSt__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','STUCK_CLUST')*/
  /* Eval('NVM-CCR-014','STUCK_CLUST')*/
  /* Eval('NVM-CCR-018','STUCK_CLUST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','STUCK_CLUST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','STUCK_CLUST')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','STUCK_CLUST')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 198 */
{
  
  /* Eval('NVM-CCR-027','SCP_RCLUPEDPRSSMES')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCP_RCLUPEDPRSSMES')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCP_RCLUPEDPRSSMES')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCP_RCLUPEDPRSSMES')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCP_RCLUPEDPRSSMES')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCP_RCLUPEDPRSSMES')*/
  
  /* Eval('NVM-CCR-008','SCP_RCLUPEDPRSSMES')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCP_RCLUPEDPRSSMES')*/
  /* Eval('NVM-CCR-010','SCP_RCLUPEDPRSSMES')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCP_RCLUPEDPRSSMES')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCP_RCLUPEDPRSSMES')*/
  
  /* Eval('NvM-ICR-072','SCP_RCLUPEDPRSSMES')*/
  
  /* Eval('NVM-CCR-034','SCP_RCLUPEDPRSSMES')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCP_RCLUPEDPRSSMES')*/
  (uint16)0x18C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[84],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk198CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCP_RCLUPEDPRSSMES')*/
  /* Eval('NVM-CCR-015','SCP_RCLUPEDPRSSMES')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scp_rCluPedPrssMes__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCP_RCLUPEDPRSSMES')*/
  /* Eval('NVM-CCR-014','SCP_RCLUPEDPRSSMES')*/
  /* Eval('NVM-CCR-018','SCP_RCLUPEDPRSSMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCP_RCLUPEDPRSSMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCP_RCLUPEDPRSSMES')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCP_RCLUPEDPRSSMES')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 199 */
{
  
  /* Eval('NVM-CCR-027','SCG_RCLUPEDPRSSMES')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCG_RCLUPEDPRSSMES')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCG_RCLUPEDPRSSMES')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCG_RCLUPEDPRSSMES')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCG_RCLUPEDPRSSMES')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCG_RCLUPEDPRSSMES')*/
  
  /* Eval('NVM-CCR-008','SCG_RCLUPEDPRSSMES')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCG_RCLUPEDPRSSMES')*/
  /* Eval('NVM-CCR-010','SCG_RCLUPEDPRSSMES')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCG_RCLUPEDPRSSMES')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCG_RCLUPEDPRSSMES')*/
  
  /* Eval('NvM-ICR-072','SCG_RCLUPEDPRSSMES')*/
  
  /* Eval('NVM-CCR-034','SCG_RCLUPEDPRSSMES')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCG_RCLUPEDPRSSMES')*/
  (uint16)0x18E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[85],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk199CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCG_RCLUPEDPRSSMES')*/
  /* Eval('NVM-CCR-015','SCG_RCLUPEDPRSSMES')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scg_rCluPedPrssMes__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCG_RCLUPEDPRSSMES')*/
  /* Eval('NVM-CCR-014','SCG_RCLUPEDPRSSMES')*/
  /* Eval('NVM-CCR-018','SCG_RCLUPEDPRSSMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCG_RCLUPEDPRSSMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCG_RCLUPEDPRSSMES')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCG_RCLUPEDPRSSMES')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 200 */
{
  
  /* Eval('NVM-CCR-027','ORNG_RCLUPEDPRSSMES')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNG_RCLUPEDPRSSMES')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNG_RCLUPEDPRSSMES')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNG_RCLUPEDPRSSMES')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNG_RCLUPEDPRSSMES')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNG_RCLUPEDPRSSMES')*/
  
  /* Eval('NVM-CCR-008','ORNG_RCLUPEDPRSSMES')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNG_RCLUPEDPRSSMES')*/
  /* Eval('NVM-CCR-010','ORNG_RCLUPEDPRSSMES')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNG_RCLUPEDPRSSMES')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNG_RCLUPEDPRSSMES')*/
  
  /* Eval('NvM-ICR-072','ORNG_RCLUPEDPRSSMES')*/
  
  /* Eval('NVM-CCR-034','ORNG_RCLUPEDPRSSMES')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNG_RCLUPEDPRSSMES')*/
  (uint16)0x190,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[86],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk200CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNG_RCLUPEDPRSSMES')*/
  /* Eval('NVM-CCR-015','ORNG_RCLUPEDPRSSMES')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORng_rCluPedPrssMes__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNG_RCLUPEDPRSSMES')*/
  /* Eval('NVM-CCR-014','ORNG_RCLUPEDPRSSMES')*/
  /* Eval('NVM-CCR-018','ORNG_RCLUPEDPRSSMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNG_RCLUPEDPRSSMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNG_RCLUPEDPRSSMES')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNG_RCLUPEDPRSSMES')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 201 */
{
  
  /* Eval('NVM-CCR-027','GRD_RCLUPEDPRSSMES')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','GRD_RCLUPEDPRSSMES')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','GRD_RCLUPEDPRSSMES')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','GRD_RCLUPEDPRSSMES')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','GRD_RCLUPEDPRSSMES')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','GRD_RCLUPEDPRSSMES')*/
  
  /* Eval('NVM-CCR-008','GRD_RCLUPEDPRSSMES')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','GRD_RCLUPEDPRSSMES')*/
  /* Eval('NVM-CCR-010','GRD_RCLUPEDPRSSMES')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','GRD_RCLUPEDPRSSMES')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','GRD_RCLUPEDPRSSMES')*/
  
  /* Eval('NvM-ICR-072','GRD_RCLUPEDPRSSMES')*/
  
  /* Eval('NVM-CCR-034','GRD_RCLUPEDPRSSMES')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','GRD_RCLUPEDPRSSMES')*/
  (uint16)0x192,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[87],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk201CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','GRD_RCLUPEDPRSSMES')*/
  /* Eval('NVM-CCR-015','GRD_RCLUPEDPRSSMES')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Grd_rCluPedPrssMes__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','GRD_RCLUPEDPRSSMES')*/
  /* Eval('NVM-CCR-014','GRD_RCLUPEDPRSSMES')*/
  /* Eval('NVM-CCR-018','GRD_RCLUPEDPRSSMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','GRD_RCLUPEDPRSSMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','GRD_RCLUPEDPRSSMES')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','GRD_RCLUPEDPRSSMES')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 202 */
{
  
  /* Eval('NVM-CCR-027','FCTCLUP')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FCTCLUP')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FCTCLUP')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FCTCLUP')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FCTCLUP')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FCTCLUP')*/
  
  /* Eval('NVM-CCR-008','FCTCLUP')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FCTCLUP')*/
  /* Eval('NVM-CCR-010','FCTCLUP')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FCTCLUP')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FCTCLUP')*/
  
  /* Eval('NvM-ICR-072','FCTCLUP')*/
  
  /* Eval('NVM-CCR-034','FCTCLUP')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FCTCLUP')*/
  (uint16)0x194,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[88],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk202CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FCTCLUP')*/
  /* Eval('NVM-CCR-015','FCTCLUP')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FctCluP__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FCTCLUP')*/
  /* Eval('NVM-CCR-014','FCTCLUP')*/
  /* Eval('NVM-CCR-018','FCTCLUP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FCTCLUP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FCTCLUP')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FCTCLUP')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 203 */
{
  
  /* Eval('NVM-CCR-027','OC_DRVRFAN1')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','OC_DRVRFAN1')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','OC_DRVRFAN1')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','OC_DRVRFAN1')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','OC_DRVRFAN1')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','OC_DRVRFAN1')*/
  
  /* Eval('NVM-CCR-008','OC_DRVRFAN1')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','OC_DRVRFAN1')*/
  /* Eval('NVM-CCR-010','OC_DRVRFAN1')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','OC_DRVRFAN1')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','OC_DRVRFAN1')*/
  
  /* Eval('NvM-ICR-072','OC_DRVRFAN1')*/
  
  /* Eval('NVM-CCR-034','OC_DRVRFAN1')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','OC_DRVRFAN1')*/
  (uint16)0x196,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[89],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk203CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','OC_DRVRFAN1')*/
  /* Eval('NVM-CCR-015','OC_DRVRFAN1')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Oc_DrvrFan1__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','OC_DRVRFAN1')*/
  /* Eval('NVM-CCR-014','OC_DRVRFAN1')*/
  /* Eval('NVM-CCR-018','OC_DRVRFAN1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','OC_DRVRFAN1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','OC_DRVRFAN1')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','OC_DRVRFAN1')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 204 */
{
  
  /* Eval('NVM-CCR-027','LO_DRVRFAN1')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','LO_DRVRFAN1')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','LO_DRVRFAN1')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','LO_DRVRFAN1')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','LO_DRVRFAN1')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','LO_DRVRFAN1')*/
  
  /* Eval('NVM-CCR-008','LO_DRVRFAN1')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','LO_DRVRFAN1')*/
  /* Eval('NVM-CCR-010','LO_DRVRFAN1')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','LO_DRVRFAN1')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','LO_DRVRFAN1')*/
  
  /* Eval('NvM-ICR-072','LO_DRVRFAN1')*/
  
  /* Eval('NVM-CCR-034','LO_DRVRFAN1')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','LO_DRVRFAN1')*/
  (uint16)0x198,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[90],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk204CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','LO_DRVRFAN1')*/
  /* Eval('NVM-CCR-015','LO_DRVRFAN1')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Lo_DrvrFan1__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','LO_DRVRFAN1')*/
  /* Eval('NVM-CCR-014','LO_DRVRFAN1')*/
  /* Eval('NVM-CCR-018','LO_DRVRFAN1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','LO_DRVRFAN1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','LO_DRVRFAN1')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','LO_DRVRFAN1')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 205 */
{
  
  /* Eval('NVM-CCR-027','HI_DRVRFAN1')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','HI_DRVRFAN1')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','HI_DRVRFAN1')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','HI_DRVRFAN1')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','HI_DRVRFAN1')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','HI_DRVRFAN1')*/
  
  /* Eval('NVM-CCR-008','HI_DRVRFAN1')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','HI_DRVRFAN1')*/
  /* Eval('NVM-CCR-010','HI_DRVRFAN1')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','HI_DRVRFAN1')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','HI_DRVRFAN1')*/
  
  /* Eval('NvM-ICR-072','HI_DRVRFAN1')*/
  
  /* Eval('NVM-CCR-034','HI_DRVRFAN1')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','HI_DRVRFAN1')*/
  (uint16)0x19A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[91],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk205CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','HI_DRVRFAN1')*/
  /* Eval('NVM-CCR-015','HI_DRVRFAN1')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Hi_DrvrFan1__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','HI_DRVRFAN1')*/
  /* Eval('NVM-CCR-014','HI_DRVRFAN1')*/
  /* Eval('NVM-CCR-018','HI_DRVRFAN1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','HI_DRVRFAN1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','HI_DRVRFAN1')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','HI_DRVRFAN1')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 206 */
{
  
  /* Eval('NVM-CCR-027','OC_DRVRFAN2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','OC_DRVRFAN2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','OC_DRVRFAN2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','OC_DRVRFAN2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','OC_DRVRFAN2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','OC_DRVRFAN2')*/
  
  /* Eval('NVM-CCR-008','OC_DRVRFAN2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','OC_DRVRFAN2')*/
  /* Eval('NVM-CCR-010','OC_DRVRFAN2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','OC_DRVRFAN2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','OC_DRVRFAN2')*/
  
  /* Eval('NvM-ICR-072','OC_DRVRFAN2')*/
  
  /* Eval('NVM-CCR-034','OC_DRVRFAN2')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','OC_DRVRFAN2')*/
  (uint16)0x19C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[92],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk206CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','OC_DRVRFAN2')*/
  /* Eval('NVM-CCR-015','OC_DRVRFAN2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Oc_DrvrFan2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','OC_DRVRFAN2')*/
  /* Eval('NVM-CCR-014','OC_DRVRFAN2')*/
  /* Eval('NVM-CCR-018','OC_DRVRFAN2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','OC_DRVRFAN2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','OC_DRVRFAN2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','OC_DRVRFAN2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 207 */
{
  
  /* Eval('NVM-CCR-027','LO_DRVRFAN2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','LO_DRVRFAN2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','LO_DRVRFAN2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','LO_DRVRFAN2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','LO_DRVRFAN2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','LO_DRVRFAN2')*/
  
  /* Eval('NVM-CCR-008','LO_DRVRFAN2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','LO_DRVRFAN2')*/
  /* Eval('NVM-CCR-010','LO_DRVRFAN2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','LO_DRVRFAN2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','LO_DRVRFAN2')*/
  
  /* Eval('NvM-ICR-072','LO_DRVRFAN2')*/
  
  /* Eval('NVM-CCR-034','LO_DRVRFAN2')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','LO_DRVRFAN2')*/
  (uint16)0x19E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[93],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk207CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','LO_DRVRFAN2')*/
  /* Eval('NVM-CCR-015','LO_DRVRFAN2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Lo_DrvrFan2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','LO_DRVRFAN2')*/
  /* Eval('NVM-CCR-014','LO_DRVRFAN2')*/
  /* Eval('NVM-CCR-018','LO_DRVRFAN2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','LO_DRVRFAN2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','LO_DRVRFAN2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','LO_DRVRFAN2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 208 */
{
  
  /* Eval('NVM-CCR-027','HI_DRVRFAN2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','HI_DRVRFAN2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','HI_DRVRFAN2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','HI_DRVRFAN2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','HI_DRVRFAN2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','HI_DRVRFAN2')*/
  
  /* Eval('NVM-CCR-008','HI_DRVRFAN2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','HI_DRVRFAN2')*/
  /* Eval('NVM-CCR-010','HI_DRVRFAN2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','HI_DRVRFAN2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','HI_DRVRFAN2')*/
  
  /* Eval('NvM-ICR-072','HI_DRVRFAN2')*/
  
  /* Eval('NVM-CCR-034','HI_DRVRFAN2')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','HI_DRVRFAN2')*/
  (uint16)0x1A0,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[94],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk208CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','HI_DRVRFAN2')*/
  /* Eval('NVM-CCR-015','HI_DRVRFAN2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Hi_DrvrFan2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','HI_DRVRFAN2')*/
  /* Eval('NVM-CCR-014','HI_DRVRFAN2')*/
  /* Eval('NVM-CCR-018','HI_DRVRFAN2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','HI_DRVRFAN2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','HI_DRVRFAN2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','HI_DRVRFAN2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 209 */
{
  
  /* Eval('NVM-CCR-027','COH_STFANB1')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','COH_STFANB1')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','COH_STFANB1')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','COH_STFANB1')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','COH_STFANB1')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','COH_STFANB1')*/
  
  /* Eval('NVM-CCR-008','COH_STFANB1')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','COH_STFANB1')*/
  /* Eval('NVM-CCR-010','COH_STFANB1')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','COH_STFANB1')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','COH_STFANB1')*/
  
  /* Eval('NvM-ICR-072','COH_STFANB1')*/
  
  /* Eval('NVM-CCR-034','COH_STFANB1')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','COH_STFANB1')*/
  (uint16)0x1A2,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[95],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk209CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','COH_STFANB1')*/
  /* Eval('NVM-CCR-015','COH_STFANB1')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Coh_StFanB1__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','COH_STFANB1')*/
  /* Eval('NVM-CCR-014','COH_STFANB1')*/
  /* Eval('NVM-CCR-018','COH_STFANB1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','COH_STFANB1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','COH_STFANB1')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','COH_STFANB1')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 210 */
{
  
  /* Eval('NVM-CCR-027','COH_STFANB2LOSPD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','COH_STFANB2LOSPD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','COH_STFANB2LOSPD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','COH_STFANB2LOSPD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','COH_STFANB2LOSPD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','COH_STFANB2LOSPD')*/
  
  /* Eval('NVM-CCR-008','COH_STFANB2LOSPD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','COH_STFANB2LOSPD')*/
  /* Eval('NVM-CCR-010','COH_STFANB2LOSPD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','COH_STFANB2LOSPD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','COH_STFANB2LOSPD')*/
  
  /* Eval('NvM-ICR-072','COH_STFANB2LOSPD')*/
  
  /* Eval('NVM-CCR-034','COH_STFANB2LOSPD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','COH_STFANB2LOSPD')*/
  (uint16)0x1A4,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[96],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk210CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','COH_STFANB2LOSPD')*/
  /* Eval('NVM-CCR-015','COH_STFANB2LOSPD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Coh_StFanB2LoSpd__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','COH_STFANB2LOSPD')*/
  /* Eval('NVM-CCR-014','COH_STFANB2LOSPD')*/
  /* Eval('NVM-CCR-018','COH_STFANB2LOSPD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','COH_STFANB2LOSPD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','COH_STFANB2LOSPD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','COH_STFANB2LOSPD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 211 */
{
  
  /* Eval('NVM-CCR-027','COH_STFANB2HISPD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','COH_STFANB2HISPD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','COH_STFANB2HISPD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','COH_STFANB2HISPD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','COH_STFANB2HISPD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','COH_STFANB2HISPD')*/
  
  /* Eval('NVM-CCR-008','COH_STFANB2HISPD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','COH_STFANB2HISPD')*/
  /* Eval('NVM-CCR-010','COH_STFANB2HISPD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','COH_STFANB2HISPD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','COH_STFANB2HISPD')*/
  
  /* Eval('NvM-ICR-072','COH_STFANB2HISPD')*/
  
  /* Eval('NVM-CCR-034','COH_STFANB2HISPD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','COH_STFANB2HISPD')*/
  (uint16)0x1A6,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[97],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk211CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','COH_STFANB2HISPD')*/
  /* Eval('NVM-CCR-015','COH_STFANB2HISPD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Coh_StFanB2HiSpd__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','COH_STFANB2HISPD')*/
  /* Eval('NVM-CCR-014','COH_STFANB2HISPD')*/
  /* Eval('NVM-CCR-018','COH_STFANB2HISPD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','COH_STFANB2HISPD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','COH_STFANB2HISPD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','COH_STFANB2HISPD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 212 */
{
  
  /* Eval('NVM-CCR-027','COH_STFANB2NOSPD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','COH_STFANB2NOSPD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','COH_STFANB2NOSPD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','COH_STFANB2NOSPD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','COH_STFANB2NOSPD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','COH_STFANB2NOSPD')*/
  
  /* Eval('NVM-CCR-008','COH_STFANB2NOSPD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','COH_STFANB2NOSPD')*/
  /* Eval('NVM-CCR-010','COH_STFANB2NOSPD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','COH_STFANB2NOSPD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','COH_STFANB2NOSPD')*/
  
  /* Eval('NvM-ICR-072','COH_STFANB2NOSPD')*/
  
  /* Eval('NVM-CCR-034','COH_STFANB2NOSPD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','COH_STFANB2NOSPD')*/
  (uint16)0x1A8,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[98],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk212CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','COH_STFANB2NOSPD')*/
  /* Eval('NVM-CCR-015','COH_STFANB2NOSPD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Coh_StFanB2NoSpd__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','COH_STFANB2NOSPD')*/
  /* Eval('NVM-CCR-014','COH_STFANB2NOSPD')*/
  /* Eval('NVM-CCR-018','COH_STFANB2NOSPD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','COH_STFANB2NOSPD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','COH_STFANB2NOSPD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','COH_STFANB2NOSPD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 213 */
{
  
  /* Eval('NVM-CCR-027','CLSDRLY_STFANC')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CLSDRLY_STFANC')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CLSDRLY_STFANC')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CLSDRLY_STFANC')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CLSDRLY_STFANC')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CLSDRLY_STFANC')*/
  
  /* Eval('NVM-CCR-008','CLSDRLY_STFANC')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CLSDRLY_STFANC')*/
  /* Eval('NVM-CCR-010','CLSDRLY_STFANC')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CLSDRLY_STFANC')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CLSDRLY_STFANC')*/
  
  /* Eval('NvM-ICR-072','CLSDRLY_STFANC')*/
  
  /* Eval('NVM-CCR-034','CLSDRLY_STFANC')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CLSDRLY_STFANC')*/
  (uint16)0x1AA,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[99],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk213CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CLSDRLY_STFANC')*/
  /* Eval('NVM-CCR-015','CLSDRLY_STFANC')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ClsdRly_StFanC__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CLSDRLY_STFANC')*/
  /* Eval('NVM-CCR-014','CLSDRLY_STFANC')*/
  /* Eval('NVM-CCR-018','CLSDRLY_STFANC')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CLSDRLY_STFANC')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CLSDRLY_STFANC')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CLSDRLY_STFANC')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 214 */
{
  
  /* Eval('NVM-CCR-027','EL_STFANC')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','EL_STFANC')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','EL_STFANC')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','EL_STFANC')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','EL_STFANC')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','EL_STFANC')*/
  
  /* Eval('NVM-CCR-008','EL_STFANC')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','EL_STFANC')*/
  /* Eval('NVM-CCR-010','EL_STFANC')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','EL_STFANC')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','EL_STFANC')*/
  
  /* Eval('NvM-ICR-072','EL_STFANC')*/
  
  /* Eval('NVM-CCR-034','EL_STFANC')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','EL_STFANC')*/
  (uint16)0x1AC,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[100],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk214CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','EL_STFANC')*/
  /* Eval('NVM-CCR-015','EL_STFANC')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_El_StFanC__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','EL_STFANC')*/
  /* Eval('NVM-CCR-014','EL_STFANC')*/
  /* Eval('NVM-CCR-018','EL_STFANC')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','EL_STFANC')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','EL_STFANC')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','EL_STFANC')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 215 */
{
  
  /* Eval('NVM-CCR-027','UNVLD_STFANC')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','UNVLD_STFANC')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','UNVLD_STFANC')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','UNVLD_STFANC')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','UNVLD_STFANC')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','UNVLD_STFANC')*/
  
  /* Eval('NVM-CCR-008','UNVLD_STFANC')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','UNVLD_STFANC')*/
  /* Eval('NVM-CCR-010','UNVLD_STFANC')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','UNVLD_STFANC')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','UNVLD_STFANC')*/
  
  /* Eval('NvM-ICR-072','UNVLD_STFANC')*/
  
  /* Eval('NVM-CCR-034','UNVLD_STFANC')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','UNVLD_STFANC')*/
  (uint16)0x1AE,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[101],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk215CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','UNVLD_STFANC')*/
  /* Eval('NVM-CCR-015','UNVLD_STFANC')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_UnVld_StFanC__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','UNVLD_STFANC')*/
  /* Eval('NVM-CCR-014','UNVLD_STFANC')*/
  /* Eval('NVM-CCR-018','UNVLD_STFANC')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','UNVLD_STFANC')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','UNVLD_STFANC')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','UNVLD_STFANC')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 216 */
{
  
  /* Eval('NVM-CCR-027','CRITSC_STFANC')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CRITSC_STFANC')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CRITSC_STFANC')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CRITSC_STFANC')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CRITSC_STFANC')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CRITSC_STFANC')*/
  
  /* Eval('NVM-CCR-008','CRITSC_STFANC')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CRITSC_STFANC')*/
  /* Eval('NVM-CCR-010','CRITSC_STFANC')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CRITSC_STFANC')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CRITSC_STFANC')*/
  
  /* Eval('NvM-ICR-072','CRITSC_STFANC')*/
  
  /* Eval('NVM-CCR-034','CRITSC_STFANC')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CRITSC_STFANC')*/
  (uint16)0x1B0,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[102],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk216CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CRITSC_STFANC')*/
  /* Eval('NVM-CCR-015','CRITSC_STFANC')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_CritSc_StFanC__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CRITSC_STFANC')*/
  /* Eval('NVM-CCR-014','CRITSC_STFANC')*/
  /* Eval('NVM-CCR-018','CRITSC_STFANC')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CRITSC_STFANC')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CRITSC_STFANC')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CRITSC_STFANC')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 217 */
{
  
  /* Eval('NVM-CCR-027','ECI_STFANC')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ECI_STFANC')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ECI_STFANC')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ECI_STFANC')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ECI_STFANC')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ECI_STFANC')*/
  
  /* Eval('NVM-CCR-008','ECI_STFANC')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ECI_STFANC')*/
  /* Eval('NVM-CCR-010','ECI_STFANC')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ECI_STFANC')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ECI_STFANC')*/
  
  /* Eval('NvM-ICR-072','ECI_STFANC')*/
  
  /* Eval('NVM-CCR-034','ECI_STFANC')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ECI_STFANC')*/
  (uint16)0x1B2,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[103],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk217CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ECI_STFANC')*/
  /* Eval('NVM-CCR-015','ECI_STFANC')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ECI_StFanC__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ECI_STFANC')*/
  /* Eval('NVM-CCR-014','ECI_STFANC')*/
  /* Eval('NVM-CCR-018','ECI_STFANC')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ECI_STFANC')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ECI_STFANC')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ECI_STFANC')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 218 */
{
  
  /* Eval('NVM-CCR-027','SCP_ECTREQ')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCP_ECTREQ')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCP_ECTREQ')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCP_ECTREQ')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCP_ECTREQ')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCP_ECTREQ')*/
  
  /* Eval('NVM-CCR-008','SCP_ECTREQ')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCP_ECTREQ')*/
  /* Eval('NVM-CCR-010','SCP_ECTREQ')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCP_ECTREQ')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCP_ECTREQ')*/
  
  /* Eval('NvM-ICR-072','SCP_ECTREQ')*/
  
  /* Eval('NVM-CCR-034','SCP_ECTREQ')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCP_ECTREQ')*/
  (uint16)0x1B4,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[104],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk218CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCP_ECTREQ')*/
  /* Eval('NVM-CCR-015','SCP_ECTREQ')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scp_ECTReq__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCP_ECTREQ')*/
  /* Eval('NVM-CCR-014','SCP_ECTREQ')*/
  /* Eval('NVM-CCR-018','SCP_ECTREQ')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCP_ECTREQ')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCP_ECTREQ')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCP_ECTREQ')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 219 */
{
  
  /* Eval('NVM-CCR-027','SCG_ECTREQ')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCG_ECTREQ')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCG_ECTREQ')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCG_ECTREQ')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCG_ECTREQ')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCG_ECTREQ')*/
  
  /* Eval('NVM-CCR-008','SCG_ECTREQ')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCG_ECTREQ')*/
  /* Eval('NVM-CCR-010','SCG_ECTREQ')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCG_ECTREQ')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCG_ECTREQ')*/
  
  /* Eval('NvM-ICR-072','SCG_ECTREQ')*/
  
  /* Eval('NVM-CCR-034','SCG_ECTREQ')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCG_ECTREQ')*/
  (uint16)0x1B6,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[105],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk219CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCG_ECTREQ')*/
  /* Eval('NVM-CCR-015','SCG_ECTREQ')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scg_ECTReq__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCG_ECTREQ')*/
  /* Eval('NVM-CCR-014','SCG_ECTREQ')*/
  /* Eval('NVM-CCR-018','SCG_ECTREQ')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCG_ECTREQ')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCG_ECTREQ')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCG_ECTREQ')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 220 */
{
  
  /* Eval('NVM-CCR-027','OC_ECTREQ')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','OC_ECTREQ')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','OC_ECTREQ')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','OC_ECTREQ')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','OC_ECTREQ')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','OC_ECTREQ')*/
  
  /* Eval('NVM-CCR-008','OC_ECTREQ')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','OC_ECTREQ')*/
  /* Eval('NVM-CCR-010','OC_ECTREQ')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','OC_ECTREQ')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','OC_ECTREQ')*/
  
  /* Eval('NvM-ICR-072','OC_ECTREQ')*/
  
  /* Eval('NVM-CCR-034','OC_ECTREQ')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','OC_ECTREQ')*/
  (uint16)0x1B8,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[106],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk220CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','OC_ECTREQ')*/
  /* Eval('NVM-CCR-015','OC_ECTREQ')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Oc_ECTReq__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','OC_ECTREQ')*/
  /* Eval('NVM-CCR-014','OC_ECTREQ')*/
  /* Eval('NVM-CCR-018','OC_ECTREQ')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','OC_ECTREQ')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','OC_ECTREQ')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','OC_ECTREQ')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 221 */
{
  
  /* Eval('NVM-CCR-027','LINBLOCKEDBUS')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','LINBLOCKEDBUS')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','LINBLOCKEDBUS')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','LINBLOCKEDBUS')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','LINBLOCKEDBUS')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','LINBLOCKEDBUS')*/
  
  /* Eval('NVM-CCR-008','LINBLOCKEDBUS')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','LINBLOCKEDBUS')*/
  /* Eval('NVM-CCR-010','LINBLOCKEDBUS')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','LINBLOCKEDBUS')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','LINBLOCKEDBUS')*/
  
  /* Eval('NvM-ICR-072','LINBLOCKEDBUS')*/
  
  /* Eval('NVM-CCR-034','LINBLOCKEDBUS')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','LINBLOCKEDBUS')*/
  (uint16)0x1BA,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[107],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk221CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','LINBLOCKEDBUS')*/
  /* Eval('NVM-CCR-015','LINBLOCKEDBUS')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_LinBlockedBus__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','LINBLOCKEDBUS')*/
  /* Eval('NVM-CCR-014','LINBLOCKEDBUS')*/
  /* Eval('NVM-CCR-018','LINBLOCKEDBUS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','LINBLOCKEDBUS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','LINBLOCKEDBUS')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','LINBLOCKEDBUS')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 222 */
{
  
  /* Eval('NVM-CCR-027','ALTABSENTECU')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ALTABSENTECU')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ALTABSENTECU')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ALTABSENTECU')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ALTABSENTECU')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ALTABSENTECU')*/
  
  /* Eval('NVM-CCR-008','ALTABSENTECU')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ALTABSENTECU')*/
  /* Eval('NVM-CCR-010','ALTABSENTECU')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ALTABSENTECU')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ALTABSENTECU')*/
  
  /* Eval('NvM-ICR-072','ALTABSENTECU')*/
  
  /* Eval('NVM-CCR-034','ALTABSENTECU')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ALTABSENTECU')*/
  (uint16)0x1BC,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[108],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk222CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ALTABSENTECU')*/
  /* Eval('NVM-CCR-015','ALTABSENTECU')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_AltAbsentEcu__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ALTABSENTECU')*/
  /* Eval('NVM-CCR-014','ALTABSENTECU')*/
  /* Eval('NVM-CCR-018','ALTABSENTECU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ALTABSENTECU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ALTABSENTECU')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ALTABSENTECU')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 223 */
{
  
  /* Eval('NVM-CCR-027','ETAT_ALT1')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ETAT_ALT1')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ETAT_ALT1')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ETAT_ALT1')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ETAT_ALT1')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ETAT_ALT1')*/
  
  /* Eval('NVM-CCR-008','ETAT_ALT1')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ETAT_ALT1')*/
  /* Eval('NVM-CCR-010','ETAT_ALT1')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ETAT_ALT1')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ETAT_ALT1')*/
  
  /* Eval('NvM-ICR-072','ETAT_ALT1')*/
  
  /* Eval('NVM-CCR-034','ETAT_ALT1')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ETAT_ALT1')*/
  (uint16)0x1BE,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[109],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk223CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ETAT_ALT1')*/
  /* Eval('NVM-CCR-015','ETAT_ALT1')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Etat_Alt1__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ETAT_ALT1')*/
  /* Eval('NVM-CCR-014','ETAT_ALT1')*/
  /* Eval('NVM-CCR-018','ETAT_ALT1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ETAT_ALT1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ETAT_ALT1')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ETAT_ALT1')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 224 */
{
  
  /* Eval('NVM-CCR-027','ETAT_ALT2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ETAT_ALT2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ETAT_ALT2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ETAT_ALT2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ETAT_ALT2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ETAT_ALT2')*/
  
  /* Eval('NVM-CCR-008','ETAT_ALT2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ETAT_ALT2')*/
  /* Eval('NVM-CCR-010','ETAT_ALT2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ETAT_ALT2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ETAT_ALT2')*/
  
  /* Eval('NvM-ICR-072','ETAT_ALT2')*/
  
  /* Eval('NVM-CCR-034','ETAT_ALT2')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ETAT_ALT2')*/
  (uint16)0x1C0,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[110],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk224CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ETAT_ALT2')*/
  /* Eval('NVM-CCR-015','ETAT_ALT2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Etat_Alt2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ETAT_ALT2')*/
  /* Eval('NVM-CCR-014','ETAT_ALT2')*/
  /* Eval('NVM-CCR-018','ETAT_ALT2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ETAT_ALT2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ETAT_ALT2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ETAT_ALT2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 225 */
{
  
  /* Eval('NVM-CCR-027','TRCK_TCOMES')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','TRCK_TCOMES')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','TRCK_TCOMES')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','TRCK_TCOMES')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','TRCK_TCOMES')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','TRCK_TCOMES')*/
  
  /* Eval('NVM-CCR-008','TRCK_TCOMES')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','TRCK_TCOMES')*/
  /* Eval('NVM-CCR-010','TRCK_TCOMES')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','TRCK_TCOMES')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','TRCK_TCOMES')*/
  
  /* Eval('NvM-ICR-072','TRCK_TCOMES')*/
  
  /* Eval('NVM-CCR-034','TRCK_TCOMES')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','TRCK_TCOMES')*/
  (uint16)0x1C2,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[111],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk225CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','TRCK_TCOMES')*/
  /* Eval('NVM-CCR-015','TRCK_TCOMES')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Trck_tCoMes__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','TRCK_TCOMES')*/
  /* Eval('NVM-CCR-014','TRCK_TCOMES')*/
  /* Eval('NVM-CCR-018','TRCK_TCOMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','TRCK_TCOMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','TRCK_TCOMES')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','TRCK_TCOMES')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 226 */
{
  
  /* Eval('NVM-CCR-027','WUP_TCOMES')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','WUP_TCOMES')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','WUP_TCOMES')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','WUP_TCOMES')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','WUP_TCOMES')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','WUP_TCOMES')*/
  
  /* Eval('NVM-CCR-008','WUP_TCOMES')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','WUP_TCOMES')*/
  /* Eval('NVM-CCR-010','WUP_TCOMES')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','WUP_TCOMES')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','WUP_TCOMES')*/
  
  /* Eval('NvM-ICR-072','WUP_TCOMES')*/
  
  /* Eval('NVM-CCR-034','WUP_TCOMES')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','WUP_TCOMES')*/
  (uint16)0x1C4,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[112],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk226CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','WUP_TCOMES')*/
  /* Eval('NVM-CCR-015','WUP_TCOMES')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Wup_tCoMes__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','WUP_TCOMES')*/
  /* Eval('NVM-CCR-014','WUP_TCOMES')*/
  /* Eval('NVM-CCR-018','WUP_TCOMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','WUP_TCOMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','WUP_TCOMES')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','WUP_TCOMES')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 227 */
{
  
  /* Eval('NVM-CCR-027','LOCSTRDRV')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','LOCSTRDRV')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','LOCSTRDRV')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','LOCSTRDRV')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','LOCSTRDRV')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','LOCSTRDRV')*/
  
  /* Eval('NVM-CCR-008','LOCSTRDRV')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','LOCSTRDRV')*/
  /* Eval('NVM-CCR-010','LOCSTRDRV')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','LOCSTRDRV')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','LOCSTRDRV')*/
  
  /* Eval('NvM-ICR-072','LOCSTRDRV')*/
  
  /* Eval('NVM-CCR-034','LOCSTRDRV')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','LOCSTRDRV')*/
  (uint16)0x1C6,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[113],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk227CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','LOCSTRDRV')*/
  /* Eval('NVM-CCR-015','LOCSTRDRV')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_LoCstrDrv__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','LOCSTRDRV')*/
  /* Eval('NVM-CCR-014','LOCSTRDRV')*/
  /* Eval('NVM-CCR-018','LOCSTRDRV')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','LOCSTRDRV')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','LOCSTRDRV')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','LOCSTRDRV')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 228 */
{
  
  /* Eval('NVM-CCR-027','HICSTRDRV')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','HICSTRDRV')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','HICSTRDRV')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','HICSTRDRV')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','HICSTRDRV')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','HICSTRDRV')*/
  
  /* Eval('NVM-CCR-008','HICSTRDRV')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','HICSTRDRV')*/
  /* Eval('NVM-CCR-010','HICSTRDRV')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','HICSTRDRV')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','HICSTRDRV')*/
  
  /* Eval('NvM-ICR-072','HICSTRDRV')*/
  
  /* Eval('NVM-CCR-034','HICSTRDRV')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','HICSTRDRV')*/
  (uint16)0x1C8,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[114],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk228CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','HICSTRDRV')*/
  /* Eval('NVM-CCR-015','HICSTRDRV')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_HiCstrDrv__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','HICSTRDRV')*/
  /* Eval('NVM-CCR-014','HICSTRDRV')*/
  /* Eval('NVM-CCR-018','HICSTRDRV')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','HICSTRDRV')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','HICSTRDRV')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','HICSTRDRV')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 229 */
{
  
  /* Eval('NVM-CCR-027','ELINFBSIDFT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ELINFBSIDFT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ELINFBSIDFT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ELINFBSIDFT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ELINFBSIDFT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ELINFBSIDFT')*/
  
  /* Eval('NVM-CCR-008','ELINFBSIDFT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ELINFBSIDFT')*/
  /* Eval('NVM-CCR-010','ELINFBSIDFT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ELINFBSIDFT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ELINFBSIDFT')*/
  
  /* Eval('NvM-ICR-072','ELINFBSIDFT')*/
  
  /* Eval('NVM-CCR-034','ELINFBSIDFT')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ELINFBSIDFT')*/
  (uint16)0x1CA,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[115],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk229CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ELINFBSIDFT')*/
  /* Eval('NVM-CCR-015','ELINFBSIDFT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ElInfBsiDft__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ELINFBSIDFT')*/
  /* Eval('NVM-CCR-014','ELINFBSIDFT')*/
  /* Eval('NVM-CCR-018','ELINFBSIDFT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ELINFBSIDFT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ELINFBSIDFT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ELINFBSIDFT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 230 */
{
  
  /* Eval('NVM-CCR-027','ELCPTTRABSIDFT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ELCPTTRABSIDFT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ELCPTTRABSIDFT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ELCPTTRABSIDFT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ELCPTTRABSIDFT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ELCPTTRABSIDFT')*/
  
  /* Eval('NVM-CCR-008','ELCPTTRABSIDFT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ELCPTTRABSIDFT')*/
  /* Eval('NVM-CCR-010','ELCPTTRABSIDFT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ELCPTTRABSIDFT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ELCPTTRABSIDFT')*/
  
  /* Eval('NvM-ICR-072','ELCPTTRABSIDFT')*/
  
  /* Eval('NVM-CCR-034','ELCPTTRABSIDFT')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ELCPTTRABSIDFT')*/
  (uint16)0x1CC,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[116],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk230CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ELCPTTRABSIDFT')*/
  /* Eval('NVM-CCR-015','ELCPTTRABSIDFT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ElCptTraBsiDft__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ELCPTTRABSIDFT')*/
  /* Eval('NVM-CCR-014','ELCPTTRABSIDFT')*/
  /* Eval('NVM-CCR-018','ELCPTTRABSIDFT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ELCPTTRABSIDFT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ELCPTTRABSIDFT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ELCPTTRABSIDFT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 231 */
{
  
  /* Eval('NVM-CCR-027','ELCHKCONSDFT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ELCHKCONSDFT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ELCHKCONSDFT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ELCHKCONSDFT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ELCHKCONSDFT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ELCHKCONSDFT')*/
  
  /* Eval('NVM-CCR-008','ELCHKCONSDFT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ELCHKCONSDFT')*/
  /* Eval('NVM-CCR-010','ELCHKCONSDFT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ELCHKCONSDFT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ELCHKCONSDFT')*/
  
  /* Eval('NvM-ICR-072','ELCHKCONSDFT')*/
  
  /* Eval('NVM-CCR-034','ELCHKCONSDFT')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ELCHKCONSDFT')*/
  (uint16)0x1CE,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[117],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk231CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ELCHKCONSDFT')*/
  /* Eval('NVM-CCR-015','ELCHKCONSDFT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ElChkConsDft__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ELCHKCONSDFT')*/
  /* Eval('NVM-CCR-014','ELCHKCONSDFT')*/
  /* Eval('NVM-CCR-018','ELCHKCONSDFT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ELCHKCONSDFT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ELCHKCONSDFT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ELCHKCONSDFT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 232 */
{
  
  /* Eval('NVM-CCR-027','ELCONSDEFDFTVSLIM')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ELCONSDEFDFTVSLIM')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ELCONSDEFDFTVSLIM')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ELCONSDEFDFTVSLIM')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ELCONSDEFDFTVSLIM')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ELCONSDEFDFTVSLIM')*/
  
  /* Eval('NVM-CCR-008','ELCONSDEFDFTVSLIM')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ELCONSDEFDFTVSLIM')*/
  /* Eval('NVM-CCR-010','ELCONSDEFDFTVSLIM')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ELCONSDEFDFTVSLIM')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ELCONSDEFDFTVSLIM')*/
  
  /* Eval('NvM-ICR-072','ELCONSDEFDFTVSLIM')*/
  
  /* Eval('NVM-CCR-034','ELCONSDEFDFTVSLIM')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ELCONSDEFDFTVSLIM')*/
  (uint16)0x1D0,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[118],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk232CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ELCONSDEFDFTVSLIM')*/
  /* Eval('NVM-CCR-015','ELCONSDEFDFTVSLIM')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ElConsDefDftVSLim__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ELCONSDEFDFTVSLIM')*/
  /* Eval('NVM-CCR-014','ELCONSDEFDFTVSLIM')*/
  /* Eval('NVM-CCR-018','ELCONSDEFDFTVSLIM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ELCONSDEFDFTVSLIM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ELCONSDEFDFTVSLIM')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ELCONSDEFDFTVSLIM')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 233 */
{
  
  /* Eval('NVM-CCR-027','ELCONSVARDFTVSLIM')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ELCONSVARDFTVSLIM')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ELCONSVARDFTVSLIM')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ELCONSVARDFTVSLIM')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ELCONSVARDFTVSLIM')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ELCONSVARDFTVSLIM')*/
  
  /* Eval('NVM-CCR-008','ELCONSVARDFTVSLIM')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ELCONSVARDFTVSLIM')*/
  /* Eval('NVM-CCR-010','ELCONSVARDFTVSLIM')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ELCONSVARDFTVSLIM')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ELCONSVARDFTVSLIM')*/
  
  /* Eval('NvM-ICR-072','ELCONSVARDFTVSLIM')*/
  
  /* Eval('NVM-CCR-034','ELCONSVARDFTVSLIM')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ELCONSVARDFTVSLIM')*/
  (uint16)0x1D2,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[119],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk233CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ELCONSVARDFTVSLIM')*/
  /* Eval('NVM-CCR-015','ELCONSVARDFTVSLIM')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ElConsVarDftVSLim__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ELCONSVARDFTVSLIM')*/
  /* Eval('NVM-CCR-014','ELCONSVARDFTVSLIM')*/
  /* Eval('NVM-CCR-018','ELCONSVARDFTVSLIM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ELCONSVARDFTVSLIM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ELCONSVARDFTVSLIM')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ELCONSVARDFTVSLIM')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 234 */
{
  
  /* Eval('NVM-CCR-027','ELCONSDEFDFTVSREG')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ELCONSDEFDFTVSREG')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ELCONSDEFDFTVSREG')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ELCONSDEFDFTVSREG')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ELCONSDEFDFTVSREG')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ELCONSDEFDFTVSREG')*/
  
  /* Eval('NVM-CCR-008','ELCONSDEFDFTVSREG')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ELCONSDEFDFTVSREG')*/
  /* Eval('NVM-CCR-010','ELCONSDEFDFTVSREG')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ELCONSDEFDFTVSREG')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ELCONSDEFDFTVSREG')*/
  
  /* Eval('NvM-ICR-072','ELCONSDEFDFTVSREG')*/
  
  /* Eval('NVM-CCR-034','ELCONSDEFDFTVSREG')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ELCONSDEFDFTVSREG')*/
  (uint16)0x1D4,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[120],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk234CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ELCONSDEFDFTVSREG')*/
  /* Eval('NVM-CCR-015','ELCONSDEFDFTVSREG')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ElConsDefDftVSReg__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ELCONSDEFDFTVSREG')*/
  /* Eval('NVM-CCR-014','ELCONSDEFDFTVSREG')*/
  /* Eval('NVM-CCR-018','ELCONSDEFDFTVSREG')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ELCONSDEFDFTVSREG')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ELCONSDEFDFTVSREG')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ELCONSDEFDFTVSREG')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 235 */
{
  
  /* Eval('NVM-CCR-027','ELCONSVARDFTVSREG')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ELCONSVARDFTVSREG')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ELCONSVARDFTVSREG')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ELCONSVARDFTVSREG')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ELCONSVARDFTVSREG')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ELCONSVARDFTVSREG')*/
  
  /* Eval('NVM-CCR-008','ELCONSVARDFTVSREG')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ELCONSVARDFTVSREG')*/
  /* Eval('NVM-CCR-010','ELCONSVARDFTVSREG')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ELCONSVARDFTVSREG')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ELCONSVARDFTVSREG')*/
  
  /* Eval('NvM-ICR-072','ELCONSVARDFTVSREG')*/
  
  /* Eval('NVM-CCR-034','ELCONSVARDFTVSREG')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ELCONSVARDFTVSREG')*/
  (uint16)0x1D6,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[121],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk235CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ELCONSVARDFTVSREG')*/
  /* Eval('NVM-CCR-015','ELCONSVARDFTVSREG')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ElConsVarDftVSReg__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ELCONSVARDFTVSREG')*/
  /* Eval('NVM-CCR-014','ELCONSVARDFTVSREG')*/
  /* Eval('NVM-CCR-018','ELCONSVARDFTVSREG')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ELCONSVARDFTVSREG')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ELCONSVARDFTVSREG')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ELCONSVARDFTVSREG')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 236 */
{
  
  /* Eval('NVM-CCR-027','ELCONSINITDFTVSREG')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ELCONSINITDFTVSREG')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ELCONSINITDFTVSREG')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ELCONSINITDFTVSREG')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ELCONSINITDFTVSREG')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ELCONSINITDFTVSREG')*/
  
  /* Eval('NVM-CCR-008','ELCONSINITDFTVSREG')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ELCONSINITDFTVSREG')*/
  /* Eval('NVM-CCR-010','ELCONSINITDFTVSREG')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ELCONSINITDFTVSREG')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ELCONSINITDFTVSREG')*/
  
  /* Eval('NvM-ICR-072','ELCONSINITDFTVSREG')*/
  
  /* Eval('NVM-CCR-034','ELCONSINITDFTVSREG')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ELCONSINITDFTVSREG')*/
  (uint16)0x1D8,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[122],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk236CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ELCONSINITDFTVSREG')*/
  /* Eval('NVM-CCR-015','ELCONSINITDFTVSREG')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ElConsInitDftVSReg__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ELCONSINITDFTVSREG')*/
  /* Eval('NVM-CCR-014','ELCONSINITDFTVSREG')*/
  /* Eval('NVM-CCR-018','ELCONSINITDFTVSREG')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ELCONSINITDFTVSREG')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ELCONSINITDFTVSREG')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ELCONSINITDFTVSREG')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 237 */
{
  
  /* Eval('NVM-CCR-027','ELDFTCRSCTL')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ELDFTCRSCTL')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ELDFTCRSCTL')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ELDFTCRSCTL')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ELDFTCRSCTL')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ELDFTCRSCTL')*/
  
  /* Eval('NVM-CCR-008','ELDFTCRSCTL')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ELDFTCRSCTL')*/
  /* Eval('NVM-CCR-010','ELDFTCRSCTL')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ELDFTCRSCTL')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ELDFTCRSCTL')*/
  
  /* Eval('NvM-ICR-072','ELDFTCRSCTL')*/
  
  /* Eval('NVM-CCR-034','ELDFTCRSCTL')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ELDFTCRSCTL')*/
  (uint16)0x1DA,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[123],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk237CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ELDFTCRSCTL')*/
  /* Eval('NVM-CCR-015','ELDFTCRSCTL')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ElDftCrsCtl__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ELDFTCRSCTL')*/
  /* Eval('NVM-CCR-014','ELDFTCRSCTL')*/
  /* Eval('NVM-CCR-018','ELDFTCRSCTL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ELDFTCRSCTL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ELDFTCRSCTL')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ELDFTCRSCTL')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 238 */
{
  
  /* Eval('NVM-CCR-027','ZEROFRAMECNTDFT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ZEROFRAMECNTDFT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ZEROFRAMECNTDFT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ZEROFRAMECNTDFT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ZEROFRAMECNTDFT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ZEROFRAMECNTDFT')*/
  
  /* Eval('NVM-CCR-008','ZEROFRAMECNTDFT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ZEROFRAMECNTDFT')*/
  /* Eval('NVM-CCR-010','ZEROFRAMECNTDFT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ZEROFRAMECNTDFT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ZEROFRAMECNTDFT')*/
  
  /* Eval('NvM-ICR-072','ZEROFRAMECNTDFT')*/
  
  /* Eval('NVM-CCR-034','ZEROFRAMECNTDFT')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ZEROFRAMECNTDFT')*/
  (uint16)0x1DC,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[124],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk238CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ZEROFRAMECNTDFT')*/
  /* Eval('NVM-CCR-015','ZEROFRAMECNTDFT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ZeroFrameCntDft__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ZEROFRAMECNTDFT')*/
  /* Eval('NVM-CCR-014','ZEROFRAMECNTDFT')*/
  /* Eval('NVM-CCR-018','ZEROFRAMECNTDFT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ZEROFRAMECNTDFT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ZEROFRAMECNTDFT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ZEROFRAMECNTDFT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 239 */
{
  
  /* Eval('NVM-CCR-027','EVENFRAMECNTDFT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','EVENFRAMECNTDFT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','EVENFRAMECNTDFT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','EVENFRAMECNTDFT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','EVENFRAMECNTDFT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','EVENFRAMECNTDFT')*/
  
  /* Eval('NVM-CCR-008','EVENFRAMECNTDFT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','EVENFRAMECNTDFT')*/
  /* Eval('NVM-CCR-010','EVENFRAMECNTDFT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','EVENFRAMECNTDFT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','EVENFRAMECNTDFT')*/
  
  /* Eval('NvM-ICR-072','EVENFRAMECNTDFT')*/
  
  /* Eval('NVM-CCR-034','EVENFRAMECNTDFT')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','EVENFRAMECNTDFT')*/
  (uint16)0x1DE,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[125],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk239CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','EVENFRAMECNTDFT')*/
  /* Eval('NVM-CCR-015','EVENFRAMECNTDFT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_EvenFrameCntDft__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','EVENFRAMECNTDFT')*/
  /* Eval('NVM-CCR-014','EVENFRAMECNTDFT')*/
  /* Eval('NVM-CCR-018','EVENFRAMECNTDFT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','EVENFRAMECNTDFT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','EVENFRAMECNTDFT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','EVENFRAMECNTDFT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 240 */
{
  
  /* Eval('NVM-CCR-027','ELFRAMECNTINCDFT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ELFRAMECNTINCDFT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ELFRAMECNTINCDFT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ELFRAMECNTINCDFT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ELFRAMECNTINCDFT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ELFRAMECNTINCDFT')*/
  
  /* Eval('NVM-CCR-008','ELFRAMECNTINCDFT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ELFRAMECNTINCDFT')*/
  /* Eval('NVM-CCR-010','ELFRAMECNTINCDFT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ELFRAMECNTINCDFT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ELFRAMECNTINCDFT')*/
  
  /* Eval('NvM-ICR-072','ELFRAMECNTINCDFT')*/
  
  /* Eval('NVM-CCR-034','ELFRAMECNTINCDFT')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ELFRAMECNTINCDFT')*/
  (uint16)0x1E0,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[126],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk240CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ELFRAMECNTINCDFT')*/
  /* Eval('NVM-CCR-015','ELFRAMECNTINCDFT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ElFrameCntIncDft__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ELFRAMECNTINCDFT')*/
  /* Eval('NVM-CCR-014','ELFRAMECNTINCDFT')*/
  /* Eval('NVM-CCR-018','ELFRAMECNTINCDFT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ELFRAMECNTINCDFT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ELFRAMECNTINCDFT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ELFRAMECNTINCDFT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 241 */
{
  
  /* Eval('NVM-CCR-027','ELCONSCOHVSMAXP')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ELCONSCOHVSMAXP')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ELCONSCOHVSMAXP')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ELCONSCOHVSMAXP')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ELCONSCOHVSMAXP')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ELCONSCOHVSMAXP')*/
  
  /* Eval('NVM-CCR-008','ELCONSCOHVSMAXP')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ELCONSCOHVSMAXP')*/
  /* Eval('NVM-CCR-010','ELCONSCOHVSMAXP')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ELCONSCOHVSMAXP')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ELCONSCOHVSMAXP')*/
  
  /* Eval('NvM-ICR-072','ELCONSCOHVSMAXP')*/
  
  /* Eval('NVM-CCR-034','ELCONSCOHVSMAXP')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ELCONSCOHVSMAXP')*/
  (uint16)0x1E2,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[127],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk241CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ELCONSCOHVSMAXP')*/
  /* Eval('NVM-CCR-015','ELCONSCOHVSMAXP')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ElConsCohVSMaxp__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ELCONSCOHVSMAXP')*/
  /* Eval('NVM-CCR-014','ELCONSCOHVSMAXP')*/
  /* Eval('NVM-CCR-018','ELCONSCOHVSMAXP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ELCONSCOHVSMAXP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ELCONSCOHVSMAXP')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ELCONSCOHVSMAXP')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 242 */
{
  
  /* Eval('NVM-CCR-027','ELCONSDEFDFTVSMAXP')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ELCONSDEFDFTVSMAXP')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ELCONSDEFDFTVSMAXP')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ELCONSDEFDFTVSMAXP')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ELCONSDEFDFTVSMAXP')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ELCONSDEFDFTVSMAXP')*/
  
  /* Eval('NVM-CCR-008','ELCONSDEFDFTVSMAXP')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ELCONSDEFDFTVSMAXP')*/
  /* Eval('NVM-CCR-010','ELCONSDEFDFTVSMAXP')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ELCONSDEFDFTVSMAXP')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ELCONSDEFDFTVSMAXP')*/
  
  /* Eval('NvM-ICR-072','ELCONSDEFDFTVSMAXP')*/
  
  /* Eval('NVM-CCR-034','ELCONSDEFDFTVSMAXP')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ELCONSDEFDFTVSMAXP')*/
  (uint16)0x1E4,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[128],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk242CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ELCONSDEFDFTVSMAXP')*/
  /* Eval('NVM-CCR-015','ELCONSDEFDFTVSMAXP')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ElConsDefDftVSMaxp__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ELCONSDEFDFTVSMAXP')*/
  /* Eval('NVM-CCR-014','ELCONSDEFDFTVSMAXP')*/
  /* Eval('NVM-CCR-018','ELCONSDEFDFTVSMAXP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ELCONSDEFDFTVSMAXP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ELCONSDEFDFTVSMAXP')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ELCONSDEFDFTVSMAXP')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 243 */
{
  
  /* Eval('NVM-CCR-027','CRSCTLDFT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CRSCTLDFT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CRSCTLDFT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CRSCTLDFT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CRSCTLDFT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CRSCTLDFT')*/
  
  /* Eval('NVM-CCR-008','CRSCTLDFT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CRSCTLDFT')*/
  /* Eval('NVM-CCR-010','CRSCTLDFT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CRSCTLDFT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CRSCTLDFT')*/
  
  /* Eval('NvM-ICR-072','CRSCTLDFT')*/
  
  /* Eval('NVM-CCR-034','CRSCTLDFT')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CRSCTLDFT')*/
  (uint16)0x1E6,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[129],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk243CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CRSCTLDFT')*/
  /* Eval('NVM-CCR-015','CRSCTLDFT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_CrsCtlDft__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CRSCTLDFT')*/
  /* Eval('NVM-CCR-014','CRSCTLDFT')*/
  /* Eval('NVM-CCR-018','CRSCTLDFT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CRSCTLDFT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CRSCTLDFT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CRSCTLDFT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 244 */
{
  
  /* Eval('NVM-CCR-027','F432LOST')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','F432LOST')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','F432LOST')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','F432LOST')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','F432LOST')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','F432LOST')*/
  
  /* Eval('NVM-CCR-008','F432LOST')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','F432LOST')*/
  /* Eval('NVM-CCR-010','F432LOST')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','F432LOST')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','F432LOST')*/
  
  /* Eval('NvM-ICR-072','F432LOST')*/
  
  /* Eval('NVM-CCR-034','F432LOST')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','F432LOST')*/
  (uint16)0x1E8,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[130],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk244CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','F432LOST')*/
  /* Eval('NVM-CCR-015','F432LOST')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_F432Lost__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','F432LOST')*/
  /* Eval('NVM-CCR-014','F432LOST')*/
  /* Eval('NVM-CCR-018','F432LOST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','F432LOST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','F432LOST')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','F432LOST')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 245 */
{
  
  /* Eval('NVM-CCR-027','DFTEEPROM')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','DFTEEPROM')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','DFTEEPROM')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','DFTEEPROM')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','DFTEEPROM')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','DFTEEPROM')*/
  
  /* Eval('NVM-CCR-008','DFTEEPROM')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','DFTEEPROM')*/
  /* Eval('NVM-CCR-010','DFTEEPROM')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','DFTEEPROM')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','DFTEEPROM')*/
  
  /* Eval('NvM-ICR-072','DFTEEPROM')*/
  
  /* Eval('NVM-CCR-034','DFTEEPROM')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','DFTEEPROM')*/
  (uint16)0x1EA,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[131],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk245CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','DFTEEPROM')*/
  /* Eval('NVM-CCR-015','DFTEEPROM')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_DftEeprom__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','DFTEEPROM')*/
  /* Eval('NVM-CCR-014','DFTEEPROM')*/
  /* Eval('NVM-CCR-018','DFTEEPROM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','DFTEEPROM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','DFTEEPROM')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','DFTEEPROM')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 246 */
{
  
  /* Eval('NVM-CCR-027','FLASHCHK')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FLASHCHK')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FLASHCHK')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FLASHCHK')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FLASHCHK')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FLASHCHK')*/
  
  /* Eval('NVM-CCR-008','FLASHCHK')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FLASHCHK')*/
  /* Eval('NVM-CCR-010','FLASHCHK')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FLASHCHK')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FLASHCHK')*/
  
  /* Eval('NvM-ICR-072','FLASHCHK')*/
  
  /* Eval('NVM-CCR-034','FLASHCHK')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FLASHCHK')*/
  (uint16)0x1EC,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[132],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk246CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FLASHCHK')*/
  /* Eval('NVM-CCR-015','FLASHCHK')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FlashChk__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FLASHCHK')*/
  /* Eval('NVM-CCR-014','FLASHCHK')*/
  /* Eval('NVM-CCR-018','FLASHCHK')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FLASHCHK')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FLASHCHK')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FLASHCHK')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 247 */
{
  
  /* Eval('NVM-CCR-027','SCP_BINHCRKALTHW')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCP_BINHCRKALTHW')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCP_BINHCRKALTHW')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCP_BINHCRKALTHW')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCP_BINHCRKALTHW')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCP_BINHCRKALTHW')*/
  
  /* Eval('NVM-CCR-008','SCP_BINHCRKALTHW')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCP_BINHCRKALTHW')*/
  /* Eval('NVM-CCR-010','SCP_BINHCRKALTHW')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCP_BINHCRKALTHW')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCP_BINHCRKALTHW')*/
  
  /* Eval('NvM-ICR-072','SCP_BINHCRKALTHW')*/
  
  /* Eval('NVM-CCR-034','SCP_BINHCRKALTHW')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCP_BINHCRKALTHW')*/
  (uint16)0x1EE,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[133],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk247CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCP_BINHCRKALTHW')*/
  /* Eval('NVM-CCR-015','SCP_BINHCRKALTHW')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scp_bInhCrkAltHw__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCP_BINHCRKALTHW')*/
  /* Eval('NVM-CCR-014','SCP_BINHCRKALTHW')*/
  /* Eval('NVM-CCR-018','SCP_BINHCRKALTHW')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCP_BINHCRKALTHW')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCP_BINHCRKALTHW')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCP_BINHCRKALTHW')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 248 */
{
  
  /* Eval('NVM-CCR-027','SCG_BINHCRKALTHW')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCG_BINHCRKALTHW')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCG_BINHCRKALTHW')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCG_BINHCRKALTHW')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCG_BINHCRKALTHW')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCG_BINHCRKALTHW')*/
  
  /* Eval('NVM-CCR-008','SCG_BINHCRKALTHW')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCG_BINHCRKALTHW')*/
  /* Eval('NVM-CCR-010','SCG_BINHCRKALTHW')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCG_BINHCRKALTHW')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCG_BINHCRKALTHW')*/
  
  /* Eval('NvM-ICR-072','SCG_BINHCRKALTHW')*/
  
  /* Eval('NVM-CCR-034','SCG_BINHCRKALTHW')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCG_BINHCRKALTHW')*/
  (uint16)0x1F0,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[134],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk248CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCG_BINHCRKALTHW')*/
  /* Eval('NVM-CCR-015','SCG_BINHCRKALTHW')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scg_bInhCrkAltHw__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCG_BINHCRKALTHW')*/
  /* Eval('NVM-CCR-014','SCG_BINHCRKALTHW')*/
  /* Eval('NVM-CCR-018','SCG_BINHCRKALTHW')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCG_BINHCRKALTHW')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCG_BINHCRKALTHW')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCG_BINHCRKALTHW')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 249 */
{
  
  /* Eval('NVM-CCR-027','SCP_UDFTSTACMD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCP_UDFTSTACMD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCP_UDFTSTACMD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCP_UDFTSTACMD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCP_UDFTSTACMD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCP_UDFTSTACMD')*/
  
  /* Eval('NVM-CCR-008','SCP_UDFTSTACMD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCP_UDFTSTACMD')*/
  /* Eval('NVM-CCR-010','SCP_UDFTSTACMD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCP_UDFTSTACMD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCP_UDFTSTACMD')*/
  
  /* Eval('NvM-ICR-072','SCP_UDFTSTACMD')*/
  
  /* Eval('NVM-CCR-034','SCP_UDFTSTACMD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCP_UDFTSTACMD')*/
  (uint16)0x1F2,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[135],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk249CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCP_UDFTSTACMD')*/
  /* Eval('NVM-CCR-015','SCP_UDFTSTACMD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scp_uDftStaCmd__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCP_UDFTSTACMD')*/
  /* Eval('NVM-CCR-014','SCP_UDFTSTACMD')*/
  /* Eval('NVM-CCR-018','SCP_UDFTSTACMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCP_UDFTSTACMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCP_UDFTSTACMD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCP_UDFTSTACMD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 250 */
{
  
  /* Eval('NVM-CCR-027','SCG_UDFTSTACMD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCG_UDFTSTACMD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCG_UDFTSTACMD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCG_UDFTSTACMD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCG_UDFTSTACMD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCG_UDFTSTACMD')*/
  
  /* Eval('NVM-CCR-008','SCG_UDFTSTACMD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCG_UDFTSTACMD')*/
  /* Eval('NVM-CCR-010','SCG_UDFTSTACMD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCG_UDFTSTACMD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCG_UDFTSTACMD')*/
  
  /* Eval('NvM-ICR-072','SCG_UDFTSTACMD')*/
  
  /* Eval('NVM-CCR-034','SCG_UDFTSTACMD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCG_UDFTSTACMD')*/
  (uint16)0x1F4,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[136],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk250CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCG_UDFTSTACMD')*/
  /* Eval('NVM-CCR-015','SCG_UDFTSTACMD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scg_uDftStaCmd__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCG_UDFTSTACMD')*/
  /* Eval('NVM-CCR-014','SCG_UDFTSTACMD')*/
  /* Eval('NVM-CCR-018','SCG_UDFTSTACMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCG_UDFTSTACMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCG_UDFTSTACMD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCG_UDFTSTACMD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 251 */
{
  
  /* Eval('NVM-CCR-027','INVLD_UDFTSTACMD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLD_UDFTSTACMD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLD_UDFTSTACMD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLD_UDFTSTACMD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLD_UDFTSTACMD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLD_UDFTSTACMD')*/
  
  /* Eval('NVM-CCR-008','INVLD_UDFTSTACMD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLD_UDFTSTACMD')*/
  /* Eval('NVM-CCR-010','INVLD_UDFTSTACMD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLD_UDFTSTACMD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLD_UDFTSTACMD')*/
  
  /* Eval('NvM-ICR-072','INVLD_UDFTSTACMD')*/
  
  /* Eval('NVM-CCR-034','INVLD_UDFTSTACMD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLD_UDFTSTACMD')*/
  (uint16)0x1F6,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[137],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk251CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLD_UDFTSTACMD')*/
  /* Eval('NVM-CCR-015','INVLD_UDFTSTACMD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Invld_uDftStaCmd__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLD_UDFTSTACMD')*/
  /* Eval('NVM-CCR-014','INVLD_UDFTSTACMD')*/
  /* Eval('NVM-CCR-018','INVLD_UDFTSTACMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLD_UDFTSTACMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLD_UDFTSTACMD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLD_UDFTSTACMD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 252 */
{
  
  /* Eval('NVM-CCR-027','SCP_ENGSTOUTIDC')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCP_ENGSTOUTIDC')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCP_ENGSTOUTIDC')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCP_ENGSTOUTIDC')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCP_ENGSTOUTIDC')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCP_ENGSTOUTIDC')*/
  
  /* Eval('NVM-CCR-008','SCP_ENGSTOUTIDC')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCP_ENGSTOUTIDC')*/
  /* Eval('NVM-CCR-010','SCP_ENGSTOUTIDC')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCP_ENGSTOUTIDC')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCP_ENGSTOUTIDC')*/
  
  /* Eval('NvM-ICR-072','SCP_ENGSTOUTIDC')*/
  
  /* Eval('NVM-CCR-034','SCP_ENGSTOUTIDC')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCP_ENGSTOUTIDC')*/
  (uint16)0x1F8,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[138],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk252CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCP_ENGSTOUTIDC')*/
  /* Eval('NVM-CCR-015','SCP_ENGSTOUTIDC')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scp_EngStOutIdc__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCP_ENGSTOUTIDC')*/
  /* Eval('NVM-CCR-014','SCP_ENGSTOUTIDC')*/
  /* Eval('NVM-CCR-018','SCP_ENGSTOUTIDC')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCP_ENGSTOUTIDC')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCP_ENGSTOUTIDC')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCP_ENGSTOUTIDC')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 253 */
{
  
  /* Eval('NVM-CCR-027','SCG_ENGSTOUTIDC')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCG_ENGSTOUTIDC')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCG_ENGSTOUTIDC')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCG_ENGSTOUTIDC')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCG_ENGSTOUTIDC')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCG_ENGSTOUTIDC')*/
  
  /* Eval('NVM-CCR-008','SCG_ENGSTOUTIDC')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCG_ENGSTOUTIDC')*/
  /* Eval('NVM-CCR-010','SCG_ENGSTOUTIDC')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCG_ENGSTOUTIDC')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCG_ENGSTOUTIDC')*/
  
  /* Eval('NvM-ICR-072','SCG_ENGSTOUTIDC')*/
  
  /* Eval('NVM-CCR-034','SCG_ENGSTOUTIDC')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCG_ENGSTOUTIDC')*/
  (uint16)0x1FA,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[139],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk253CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCG_ENGSTOUTIDC')*/
  /* Eval('NVM-CCR-015','SCG_ENGSTOUTIDC')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scg_EngStOutIdc__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCG_ENGSTOUTIDC')*/
  /* Eval('NVM-CCR-014','SCG_ENGSTOUTIDC')*/
  /* Eval('NVM-CCR-018','SCG_ENGSTOUTIDC')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCG_ENGSTOUTIDC')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCG_ENGSTOUTIDC')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCG_ENGSTOUTIDC')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 254 */
{
  
  /* Eval('NVM-CCR-027','OC_ENGSTOUTIDC')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','OC_ENGSTOUTIDC')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','OC_ENGSTOUTIDC')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','OC_ENGSTOUTIDC')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','OC_ENGSTOUTIDC')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','OC_ENGSTOUTIDC')*/
  
  /* Eval('NVM-CCR-008','OC_ENGSTOUTIDC')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','OC_ENGSTOUTIDC')*/
  /* Eval('NVM-CCR-010','OC_ENGSTOUTIDC')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','OC_ENGSTOUTIDC')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','OC_ENGSTOUTIDC')*/
  
  /* Eval('NvM-ICR-072','OC_ENGSTOUTIDC')*/
  
  /* Eval('NVM-CCR-034','OC_ENGSTOUTIDC')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','OC_ENGSTOUTIDC')*/
  (uint16)0x1FC,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[140],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk254CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','OC_ENGSTOUTIDC')*/
  /* Eval('NVM-CCR-015','OC_ENGSTOUTIDC')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Oc_EngStOutIdc__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','OC_ENGSTOUTIDC')*/
  /* Eval('NVM-CCR-014','OC_ENGSTOUTIDC')*/
  /* Eval('NVM-CCR-018','OC_ENGSTOUTIDC')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','OC_ENGSTOUTIDC')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','OC_ENGSTOUTIDC')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','OC_ENGSTOUTIDC')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 255 */
{
  
  /* Eval('NVM-CCR-027','ORNGPFUENGST')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGPFUENGST')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGPFUENGST')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGPFUENGST')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGPFUENGST')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGPFUENGST')*/
  
  /* Eval('NVM-CCR-008','ORNGPFUENGST')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGPFUENGST')*/
  /* Eval('NVM-CCR-010','ORNGPFUENGST')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGPFUENGST')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGPFUENGST')*/
  
  /* Eval('NvM-ICR-072','ORNGPFUENGST')*/
  
  /* Eval('NVM-CCR-034','ORNGPFUENGST')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGPFUENGST')*/
  (uint16)0x1FE,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[141],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk255CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGPFUENGST')*/
  /* Eval('NVM-CCR-015','ORNGPFUENGST')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngPFuEngSt__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGPFUENGST')*/
  /* Eval('NVM-CCR-014','ORNGPFUENGST')*/
  /* Eval('NVM-CCR-018','ORNGPFUENGST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGPFUENGST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGPFUENGST')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGPFUENGST')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 256 */
{
  
  /* Eval('NVM-CCR-027','ORNGUNLOCKENGST')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGUNLOCKENGST')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGUNLOCKENGST')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGUNLOCKENGST')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGUNLOCKENGST')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGUNLOCKENGST')*/
  
  /* Eval('NVM-CCR-008','ORNGUNLOCKENGST')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGUNLOCKENGST')*/
  /* Eval('NVM-CCR-010','ORNGUNLOCKENGST')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGUNLOCKENGST')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGUNLOCKENGST')*/
  
  /* Eval('NvM-ICR-072','ORNGUNLOCKENGST')*/
  
  /* Eval('NVM-CCR-034','ORNGUNLOCKENGST')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGUNLOCKENGST')*/
  (uint16)0x200,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[142],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk256CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGUNLOCKENGST')*/
  /* Eval('NVM-CCR-015','ORNGUNLOCKENGST')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngUnlockEngSt__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGUNLOCKENGST')*/
  /* Eval('NVM-CCR-014','ORNGUNLOCKENGST')*/
  /* Eval('NVM-CCR-018','ORNGUNLOCKENGST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGUNLOCKENGST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGUNLOCKENGST')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGUNLOCKENGST')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 257 */
{
  
  /* Eval('NVM-CCR-027','ORNGSYNCENGST')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGSYNCENGST')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGSYNCENGST')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGSYNCENGST')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGSYNCENGST')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGSYNCENGST')*/
  
  /* Eval('NVM-CCR-008','ORNGSYNCENGST')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGSYNCENGST')*/
  /* Eval('NVM-CCR-010','ORNGSYNCENGST')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGSYNCENGST')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGSYNCENGST')*/
  
  /* Eval('NvM-ICR-072','ORNGSYNCENGST')*/
  
  /* Eval('NVM-CCR-034','ORNGSYNCENGST')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGSYNCENGST')*/
  (uint16)0x202,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[143],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk257CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGSYNCENGST')*/
  /* Eval('NVM-CCR-015','ORNGSYNCENGST')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngSyncEngSt__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGSYNCENGST')*/
  /* Eval('NVM-CCR-014','ORNGSYNCENGST')*/
  /* Eval('NVM-CCR-018','ORNGSYNCENGST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGSYNCENGST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGSYNCENGST')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGSYNCENGST')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 258 */
{
  
  /* Eval('NVM-CCR-027','ORNGSTRTENGST')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGSTRTENGST')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGSTRTENGST')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGSTRTENGST')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGSTRTENGST')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGSTRTENGST')*/
  
  /* Eval('NVM-CCR-008','ORNGSTRTENGST')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGSTRTENGST')*/
  /* Eval('NVM-CCR-010','ORNGSTRTENGST')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGSTRTENGST')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGSTRTENGST')*/
  
  /* Eval('NvM-ICR-072','ORNGSTRTENGST')*/
  
  /* Eval('NVM-CCR-034','ORNGSTRTENGST')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGSTRTENGST')*/
  (uint16)0x204,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[144],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk258CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGSTRTENGST')*/
  /* Eval('NVM-CCR-015','ORNGSTRTENGST')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngStrtEngSt__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGSTRTENGST')*/
  /* Eval('NVM-CCR-014','ORNGSTRTENGST')*/
  /* Eval('NVM-CCR-018','ORNGSTRTENGST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGSTRTENGST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGSTRTENGST')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGSTRTENGST')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 259 */
{
  
  /* Eval('NVM-CCR-027','SCP_DML')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCP_DML')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCP_DML')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCP_DML')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCP_DML')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCP_DML')*/
  
  /* Eval('NVM-CCR-008','SCP_DML')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCP_DML')*/
  /* Eval('NVM-CCR-010','SCP_DML')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCP_DML')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCP_DML')*/
  
  /* Eval('NvM-ICR-072','SCP_DML')*/
  
  /* Eval('NVM-CCR-034','SCP_DML')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCP_DML')*/
  (uint16)0x206,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[145],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk259CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCP_DML')*/
  /* Eval('NVM-CCR-015','SCP_DML')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scp_Dml__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCP_DML')*/
  /* Eval('NVM-CCR-014','SCP_DML')*/
  /* Eval('NVM-CCR-018','SCP_DML')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCP_DML')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCP_DML')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCP_DML')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 260 */
{
  
  /* Eval('NVM-CCR-027','OC_DML')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','OC_DML')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','OC_DML')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','OC_DML')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','OC_DML')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','OC_DML')*/
  
  /* Eval('NVM-CCR-008','OC_DML')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','OC_DML')*/
  /* Eval('NVM-CCR-010','OC_DML')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','OC_DML')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','OC_DML')*/
  
  /* Eval('NvM-ICR-072','OC_DML')*/
  
  /* Eval('NVM-CCR-034','OC_DML')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','OC_DML')*/
  (uint16)0x208,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[146],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk260CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','OC_DML')*/
  /* Eval('NVM-CCR-015','OC_DML')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Oc_Dml__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','OC_DML')*/
  /* Eval('NVM-CCR-014','OC_DML')*/
  /* Eval('NVM-CCR-018','OC_DML')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','OC_DML')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','OC_DML')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','OC_DML')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 261 */
{
  
  /* Eval('NVM-CCR-027','SCG_DML')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCG_DML')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCG_DML')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCG_DML')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCG_DML')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCG_DML')*/
  
  /* Eval('NVM-CCR-008','SCG_DML')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCG_DML')*/
  /* Eval('NVM-CCR-010','SCG_DML')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCG_DML')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCG_DML')*/
  
  /* Eval('NvM-ICR-072','SCG_DML')*/
  
  /* Eval('NVM-CCR-034','SCG_DML')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCG_DML')*/
  (uint16)0x20A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[147],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk261CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCG_DML')*/
  /* Eval('NVM-CCR-015','SCG_DML')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scg_Dml__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCG_DML')*/
  /* Eval('NVM-CCR-014','SCG_DML')*/
  /* Eval('NVM-CCR-018','SCG_DML')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCG_DML')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCG_DML')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCG_DML')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 262 */
{
  
  /* Eval('NVM-CCR-027','BLOCK_STRTR')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','BLOCK_STRTR')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','BLOCK_STRTR')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','BLOCK_STRTR')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','BLOCK_STRTR')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','BLOCK_STRTR')*/
  
  /* Eval('NVM-CCR-008','BLOCK_STRTR')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','BLOCK_STRTR')*/
  /* Eval('NVM-CCR-010','BLOCK_STRTR')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','BLOCK_STRTR')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','BLOCK_STRTR')*/
  
  /* Eval('NvM-ICR-072','BLOCK_STRTR')*/
  
  /* Eval('NVM-CCR-034','BLOCK_STRTR')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','BLOCK_STRTR')*/
  (uint16)0x20C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[148],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk262CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','BLOCK_STRTR')*/
  /* Eval('NVM-CCR-015','BLOCK_STRTR')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Block_Strtr__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','BLOCK_STRTR')*/
  /* Eval('NVM-CCR-014','BLOCK_STRTR')*/
  /* Eval('NVM-CCR-018','BLOCK_STRTR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','BLOCK_STRTR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','BLOCK_STRTR')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','BLOCK_STRTR')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 263 */
{
  
  /* Eval('NVM-CCR-027','REDESLIM')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','REDESLIM')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','REDESLIM')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','REDESLIM')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','REDESLIM')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','REDESLIM')*/
  
  /* Eval('NVM-CCR-008','REDESLIM')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','REDESLIM')*/
  /* Eval('NVM-CCR-010','REDESLIM')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','REDESLIM')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','REDESLIM')*/
  
  /* Eval('NvM-ICR-072','REDESLIM')*/
  
  /* Eval('NVM-CCR-034','REDESLIM')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','REDESLIM')*/
  (uint16)0x20E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[149],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk263CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','REDESLIM')*/
  /* Eval('NVM-CCR-015','REDESLIM')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_RedESLim__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','REDESLIM')*/
  /* Eval('NVM-CCR-014','REDESLIM')*/
  /* Eval('NVM-CCR-018','REDESLIM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','REDESLIM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','REDESLIM')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','REDESLIM')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 264 */
{
  
  /* Eval('NVM-CCR-027','ORNG_FUGAUGELVL')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNG_FUGAUGELVL')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNG_FUGAUGELVL')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNG_FUGAUGELVL')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNG_FUGAUGELVL')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNG_FUGAUGELVL')*/
  
  /* Eval('NVM-CCR-008','ORNG_FUGAUGELVL')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNG_FUGAUGELVL')*/
  /* Eval('NVM-CCR-010','ORNG_FUGAUGELVL')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNG_FUGAUGELVL')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNG_FUGAUGELVL')*/
  
  /* Eval('NvM-ICR-072','ORNG_FUGAUGELVL')*/
  
  /* Eval('NVM-CCR-034','ORNG_FUGAUGELVL')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNG_FUGAUGELVL')*/
  (uint16)0x210,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[150],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk264CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNG_FUGAUGELVL')*/
  /* Eval('NVM-CCR-015','ORNG_FUGAUGELVL')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORng_FuGaugeLvl__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNG_FUGAUGELVL')*/
  /* Eval('NVM-CCR-014','ORNG_FUGAUGELVL')*/
  /* Eval('NVM-CCR-018','ORNG_FUGAUGELVL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNG_FUGAUGELVL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNG_FUGAUGELVL')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNG_FUGAUGELVL')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 265 */
{
  
  /* Eval('NVM-CCR-027','LOFULVL')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','LOFULVL')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','LOFULVL')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','LOFULVL')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','LOFULVL')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','LOFULVL')*/
  
  /* Eval('NVM-CCR-008','LOFULVL')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','LOFULVL')*/
  /* Eval('NVM-CCR-010','LOFULVL')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','LOFULVL')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','LOFULVL')*/
  
  /* Eval('NvM-ICR-072','LOFULVL')*/
  
  /* Eval('NVM-CCR-034','LOFULVL')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','LOFULVL')*/
  (uint16)0x212,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[151],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk265CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','LOFULVL')*/
  /* Eval('NVM-CCR-015','LOFULVL')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_LoFuLvl__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','LOFULVL')*/
  /* Eval('NVM-CCR-014','LOFULVL')*/
  /* Eval('NVM-CCR-018','LOFULVL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','LOFULVL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','LOFULVL')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','LOFULVL')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 266 */
{
  
  /* Eval('NVM-CCR-027','OC_FUGAUGE')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','OC_FUGAUGE')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','OC_FUGAUGE')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','OC_FUGAUGE')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','OC_FUGAUGE')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','OC_FUGAUGE')*/
  
  /* Eval('NVM-CCR-008','OC_FUGAUGE')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','OC_FUGAUGE')*/
  /* Eval('NVM-CCR-010','OC_FUGAUGE')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','OC_FUGAUGE')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','OC_FUGAUGE')*/
  
  /* Eval('NvM-ICR-072','OC_FUGAUGE')*/
  
  /* Eval('NVM-CCR-034','OC_FUGAUGE')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','OC_FUGAUGE')*/
  (uint16)0x214,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[152],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk266CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','OC_FUGAUGE')*/
  /* Eval('NVM-CCR-015','OC_FUGAUGE')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Oc_FuGauge__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','OC_FUGAUGE')*/
  /* Eval('NVM-CCR-014','OC_FUGAUGE')*/
  /* Eval('NVM-CCR-018','OC_FUGAUGE')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','OC_FUGAUGE')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','OC_FUGAUGE')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','OC_FUGAUGE')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 267 */
{
  
  /* Eval('NVM-CCR-027','ORNG_FUGAUGE')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNG_FUGAUGE')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNG_FUGAUGE')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNG_FUGAUGE')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNG_FUGAUGE')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNG_FUGAUGE')*/
  
  /* Eval('NVM-CCR-008','ORNG_FUGAUGE')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNG_FUGAUGE')*/
  /* Eval('NVM-CCR-010','ORNG_FUGAUGE')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNG_FUGAUGE')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNG_FUGAUGE')*/
  
  /* Eval('NvM-ICR-072','ORNG_FUGAUGE')*/
  
  /* Eval('NVM-CCR-034','ORNG_FUGAUGE')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNG_FUGAUGE')*/
  (uint16)0x216,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[153],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk267CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNG_FUGAUGE')*/
  /* Eval('NVM-CCR-015','ORNG_FUGAUGE')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORng_FuGauge__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNG_FUGAUGE')*/
  /* Eval('NVM-CCR-014','ORNG_FUGAUGE')*/
  /* Eval('NVM-CCR-018','ORNG_FUGAUGE')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNG_FUGAUGE')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNG_FUGAUGE')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNG_FUGAUGE')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 268 */
{
  
  /* Eval('NVM-CCR-027','SCG_FUGAUGE')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCG_FUGAUGE')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCG_FUGAUGE')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCG_FUGAUGE')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCG_FUGAUGE')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCG_FUGAUGE')*/
  
  /* Eval('NVM-CCR-008','SCG_FUGAUGE')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCG_FUGAUGE')*/
  /* Eval('NVM-CCR-010','SCG_FUGAUGE')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCG_FUGAUGE')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCG_FUGAUGE')*/
  
  /* Eval('NvM-ICR-072','SCG_FUGAUGE')*/
  
  /* Eval('NVM-CCR-034','SCG_FUGAUGE')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCG_FUGAUGE')*/
  (uint16)0x218,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[154],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk268CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCG_FUGAUGE')*/
  /* Eval('NVM-CCR-015','SCG_FUGAUGE')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scg_FuGauge__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCG_FUGAUGE')*/
  /* Eval('NVM-CCR-014','SCG_FUGAUGE')*/
  /* Eval('NVM-CCR-018','SCG_FUGAUGE')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCG_FUGAUGE')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCG_FUGAUGE')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCG_FUGAUGE')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 269 */
{
  
  /* Eval('NVM-CCR-027','SCG_PROPFUPMP')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCG_PROPFUPMP')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCG_PROPFUPMP')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCG_PROPFUPMP')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCG_PROPFUPMP')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCG_PROPFUPMP')*/
  
  /* Eval('NVM-CCR-008','SCG_PROPFUPMP')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCG_PROPFUPMP')*/
  /* Eval('NVM-CCR-010','SCG_PROPFUPMP')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCG_PROPFUPMP')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCG_PROPFUPMP')*/
  
  /* Eval('NvM-ICR-072','SCG_PROPFUPMP')*/
  
  /* Eval('NVM-CCR-034','SCG_PROPFUPMP')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCG_PROPFUPMP')*/
  (uint16)0x21A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[155],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk269CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCG_PROPFUPMP')*/
  /* Eval('NVM-CCR-015','SCG_PROPFUPMP')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scg_PropFuPmp__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCG_PROPFUPMP')*/
  /* Eval('NVM-CCR-014','SCG_PROPFUPMP')*/
  /* Eval('NVM-CCR-018','SCG_PROPFUPMP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCG_PROPFUPMP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCG_PROPFUPMP')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCG_PROPFUPMP')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 270 */
{
  
  /* Eval('NVM-CCR-027','SCP_PROPFUPMP')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCP_PROPFUPMP')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCP_PROPFUPMP')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCP_PROPFUPMP')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCP_PROPFUPMP')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCP_PROPFUPMP')*/
  
  /* Eval('NVM-CCR-008','SCP_PROPFUPMP')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCP_PROPFUPMP')*/
  /* Eval('NVM-CCR-010','SCP_PROPFUPMP')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCP_PROPFUPMP')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCP_PROPFUPMP')*/
  
  /* Eval('NvM-ICR-072','SCP_PROPFUPMP')*/
  
  /* Eval('NVM-CCR-034','SCP_PROPFUPMP')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCP_PROPFUPMP')*/
  (uint16)0x21C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[156],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk270CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCP_PROPFUPMP')*/
  /* Eval('NVM-CCR-015','SCP_PROPFUPMP')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scp_PropFuPmp__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCP_PROPFUPMP')*/
  /* Eval('NVM-CCR-014','SCP_PROPFUPMP')*/
  /* Eval('NVM-CCR-018','SCP_PROPFUPMP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCP_PROPFUPMP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCP_PROPFUPMP')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCP_PROPFUPMP')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 271 */
{
  
  /* Eval('NVM-CCR-027','OC_PROPFUPMP')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','OC_PROPFUPMP')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','OC_PROPFUPMP')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','OC_PROPFUPMP')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','OC_PROPFUPMP')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','OC_PROPFUPMP')*/
  
  /* Eval('NVM-CCR-008','OC_PROPFUPMP')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','OC_PROPFUPMP')*/
  /* Eval('NVM-CCR-010','OC_PROPFUPMP')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','OC_PROPFUPMP')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','OC_PROPFUPMP')*/
  
  /* Eval('NvM-ICR-072','OC_PROPFUPMP')*/
  
  /* Eval('NVM-CCR-034','OC_PROPFUPMP')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','OC_PROPFUPMP')*/
  (uint16)0x21E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[157],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk271CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','OC_PROPFUPMP')*/
  /* Eval('NVM-CCR-015','OC_PROPFUPMP')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Oc_PropFuPmp__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','OC_PROPFUPMP')*/
  /* Eval('NVM-CCR-014','OC_PROPFUPMP')*/
  /* Eval('NVM-CCR-018','OC_PROPFUPMP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','OC_PROPFUPMP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','OC_PROPFUPMP')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','OC_PROPFUPMP')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 272 */
{
  
  /* Eval('NVM-CCR-027','MAP_PROPFUPMP')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MAP_PROPFUPMP')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MAP_PROPFUPMP')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MAP_PROPFUPMP')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MAP_PROPFUPMP')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MAP_PROPFUPMP')*/
  
  /* Eval('NVM-CCR-008','MAP_PROPFUPMP')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MAP_PROPFUPMP')*/
  /* Eval('NVM-CCR-010','MAP_PROPFUPMP')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MAP_PROPFUPMP')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MAP_PROPFUPMP')*/
  
  /* Eval('NvM-ICR-072','MAP_PROPFUPMP')*/
  
  /* Eval('NVM-CCR-034','MAP_PROPFUPMP')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MAP_PROPFUPMP')*/
  (uint16)0x220,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[158],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk272CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MAP_PROPFUPMP')*/
  /* Eval('NVM-CCR-015','MAP_PROPFUPMP')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Map_PropFuPmp__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MAP_PROPFUPMP')*/
  /* Eval('NVM-CCR-014','MAP_PROPFUPMP')*/
  /* Eval('NVM-CCR-018','MAP_PROPFUPMP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MAP_PROPFUPMP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MAP_PROPFUPMP')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MAP_PROPFUPMP')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 273 */
{
  
  /* Eval('NVM-CCR-027','GRAVSCP_PROPFUPMP')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','GRAVSCP_PROPFUPMP')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','GRAVSCP_PROPFUPMP')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','GRAVSCP_PROPFUPMP')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','GRAVSCP_PROPFUPMP')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','GRAVSCP_PROPFUPMP')*/
  
  /* Eval('NVM-CCR-008','GRAVSCP_PROPFUPMP')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','GRAVSCP_PROPFUPMP')*/
  /* Eval('NVM-CCR-010','GRAVSCP_PROPFUPMP')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','GRAVSCP_PROPFUPMP')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','GRAVSCP_PROPFUPMP')*/
  
  /* Eval('NvM-ICR-072','GRAVSCP_PROPFUPMP')*/
  
  /* Eval('NVM-CCR-034','GRAVSCP_PROPFUPMP')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','GRAVSCP_PROPFUPMP')*/
  (uint16)0x222,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[159],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk273CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','GRAVSCP_PROPFUPMP')*/
  /* Eval('NVM-CCR-015','GRAVSCP_PROPFUPMP')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_GravScp_PropFuPmp__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','GRAVSCP_PROPFUPMP')*/
  /* Eval('NVM-CCR-014','GRAVSCP_PROPFUPMP')*/
  /* Eval('NVM-CCR-018','GRAVSCP_PROPFUPMP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','GRAVSCP_PROPFUPMP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','GRAVSCP_PROPFUPMP')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','GRAVSCP_PROPFUPMP')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 274 */
{
  
  /* Eval('NVM-CCR-027','FRQ_PROPFUPMP')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRQ_PROPFUPMP')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRQ_PROPFUPMP')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRQ_PROPFUPMP')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRQ_PROPFUPMP')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRQ_PROPFUPMP')*/
  
  /* Eval('NVM-CCR-008','FRQ_PROPFUPMP')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRQ_PROPFUPMP')*/
  /* Eval('NVM-CCR-010','FRQ_PROPFUPMP')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRQ_PROPFUPMP')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRQ_PROPFUPMP')*/
  
  /* Eval('NvM-ICR-072','FRQ_PROPFUPMP')*/
  
  /* Eval('NVM-CCR-034','FRQ_PROPFUPMP')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRQ_PROPFUPMP')*/
  (uint16)0x224,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[160],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk274CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRQ_PROPFUPMP')*/
  /* Eval('NVM-CCR-015','FRQ_PROPFUPMP')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Frq_PropFuPmp__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRQ_PROPFUPMP')*/
  /* Eval('NVM-CCR-014','FRQ_PROPFUPMP')*/
  /* Eval('NVM-CCR-018','FRQ_PROPFUPMP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRQ_PROPFUPMP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRQ_PROPFUPMP')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRQ_PROPFUPMP')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 275 */
{
  
  /* Eval('NVM-CCR-027','RVSGEAR')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','RVSGEAR')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','RVSGEAR')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','RVSGEAR')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','RVSGEAR')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','RVSGEAR')*/
  
  /* Eval('NVM-CCR-008','RVSGEAR')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','RVSGEAR')*/
  /* Eval('NVM-CCR-010','RVSGEAR')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','RVSGEAR')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','RVSGEAR')*/
  
  /* Eval('NvM-ICR-072','RVSGEAR')*/
  
  /* Eval('NVM-CCR-034','RVSGEAR')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','RVSGEAR')*/
  (uint16)0x226,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[161],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk275CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','RVSGEAR')*/
  /* Eval('NVM-CCR-015','RVSGEAR')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_RvsGear__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','RVSGEAR')*/
  /* Eval('NVM-CCR-014','RVSGEAR')*/
  /* Eval('NVM-CCR-018','RVSGEAR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','RVSGEAR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','RVSGEAR')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','RVSGEAR')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 276 */
{
  
  /* Eval('NVM-CCR-027','SCP_BNEUT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCP_BNEUT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCP_BNEUT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCP_BNEUT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCP_BNEUT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCP_BNEUT')*/
  
  /* Eval('NVM-CCR-008','SCP_BNEUT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCP_BNEUT')*/
  /* Eval('NVM-CCR-010','SCP_BNEUT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCP_BNEUT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCP_BNEUT')*/
  
  /* Eval('NvM-ICR-072','SCP_BNEUT')*/
  
  /* Eval('NVM-CCR-034','SCP_BNEUT')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCP_BNEUT')*/
  (uint16)0x228,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[162],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk276CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCP_BNEUT')*/
  /* Eval('NVM-CCR-015','SCP_BNEUT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scp_bNeut__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCP_BNEUT')*/
  /* Eval('NVM-CCR-014','SCP_BNEUT')*/
  /* Eval('NVM-CCR-018','SCP_BNEUT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCP_BNEUT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCP_BNEUT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCP_BNEUT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 277 */
{
  
  /* Eval('NVM-CCR-027','SCG_BNEUT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCG_BNEUT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCG_BNEUT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCG_BNEUT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCG_BNEUT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCG_BNEUT')*/
  
  /* Eval('NVM-CCR-008','SCG_BNEUT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCG_BNEUT')*/
  /* Eval('NVM-CCR-010','SCG_BNEUT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCG_BNEUT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCG_BNEUT')*/
  
  /* Eval('NvM-ICR-072','SCG_BNEUT')*/
  
  /* Eval('NVM-CCR-034','SCG_BNEUT')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCG_BNEUT')*/
  (uint16)0x22A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[163],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk277CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCG_BNEUT')*/
  /* Eval('NVM-CCR-015','SCG_BNEUT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scg_bNeut__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCG_BNEUT')*/
  /* Eval('NVM-CCR-014','SCG_BNEUT')*/
  /* Eval('NVM-CCR-018','SCG_BNEUT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCG_BNEUT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCG_BNEUT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCG_BNEUT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 278 */
{
  
  /* Eval('NVM-CCR-027','ORNG_BNEUT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNG_BNEUT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNG_BNEUT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNG_BNEUT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNG_BNEUT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNG_BNEUT')*/
  
  /* Eval('NVM-CCR-008','ORNG_BNEUT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNG_BNEUT')*/
  /* Eval('NVM-CCR-010','ORNG_BNEUT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNG_BNEUT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNG_BNEUT')*/
  
  /* Eval('NvM-ICR-072','ORNG_BNEUT')*/
  
  /* Eval('NVM-CCR-034','ORNG_BNEUT')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNG_BNEUT')*/
  (uint16)0x22C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[164],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk278CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNG_BNEUT')*/
  /* Eval('NVM-CCR-015','ORNG_BNEUT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORng_bNeut__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNG_BNEUT')*/
  /* Eval('NVM-CCR-014','ORNG_BNEUT')*/
  /* Eval('NVM-CCR-018','ORNG_BNEUT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNG_BNEUT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNG_BNEUT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNG_BNEUT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 279 */
{
  
  /* Eval('NVM-CCR-027','COH_STRTLOCK')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','COH_STRTLOCK')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','COH_STRTLOCK')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','COH_STRTLOCK')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','COH_STRTLOCK')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','COH_STRTLOCK')*/
  
  /* Eval('NVM-CCR-008','COH_STRTLOCK')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','COH_STRTLOCK')*/
  /* Eval('NVM-CCR-010','COH_STRTLOCK')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','COH_STRTLOCK')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','COH_STRTLOCK')*/
  
  /* Eval('NvM-ICR-072','COH_STRTLOCK')*/
  
  /* Eval('NVM-CCR-034','COH_STRTLOCK')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','COH_STRTLOCK')*/
  (uint16)0x22E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[165],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk279CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','COH_STRTLOCK')*/
  /* Eval('NVM-CCR-015','COH_STRTLOCK')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Coh_StrtLock__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','COH_STRTLOCK')*/
  /* Eval('NVM-CCR-014','COH_STRTLOCK')*/
  /* Eval('NVM-CCR-018','COH_STRTLOCK')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','COH_STRTLOCK')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','COH_STRTLOCK')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','COH_STRTLOCK')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 280 */
{
  
  /* Eval('NVM-CCR-027','HI_DRVRSENO2DS')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','HI_DRVRSENO2DS')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','HI_DRVRSENO2DS')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','HI_DRVRSENO2DS')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','HI_DRVRSENO2DS')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','HI_DRVRSENO2DS')*/
  
  /* Eval('NVM-CCR-008','HI_DRVRSENO2DS')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','HI_DRVRSENO2DS')*/
  /* Eval('NVM-CCR-010','HI_DRVRSENO2DS')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','HI_DRVRSENO2DS')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','HI_DRVRSENO2DS')*/
  
  /* Eval('NvM-ICR-072','HI_DRVRSENO2DS')*/
  
  /* Eval('NVM-CCR-034','HI_DRVRSENO2DS')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','HI_DRVRSENO2DS')*/
  (uint16)0x230,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[166],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk280CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','HI_DRVRSENO2DS')*/
  /* Eval('NVM-CCR-015','HI_DRVRSENO2DS')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Hi_DrvrSenO2Ds__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','HI_DRVRSENO2DS')*/
  /* Eval('NVM-CCR-014','HI_DRVRSENO2DS')*/
  /* Eval('NVM-CCR-018','HI_DRVRSENO2DS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','HI_DRVRSENO2DS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','HI_DRVRSENO2DS')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','HI_DRVRSENO2DS')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 281 */
{
  
  /* Eval('NVM-CCR-027','LO_DRVRSENO2DS')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','LO_DRVRSENO2DS')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','LO_DRVRSENO2DS')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','LO_DRVRSENO2DS')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','LO_DRVRSENO2DS')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','LO_DRVRSENO2DS')*/
  
  /* Eval('NVM-CCR-008','LO_DRVRSENO2DS')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','LO_DRVRSENO2DS')*/
  /* Eval('NVM-CCR-010','LO_DRVRSENO2DS')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','LO_DRVRSENO2DS')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','LO_DRVRSENO2DS')*/
  
  /* Eval('NvM-ICR-072','LO_DRVRSENO2DS')*/
  
  /* Eval('NVM-CCR-034','LO_DRVRSENO2DS')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','LO_DRVRSENO2DS')*/
  (uint16)0x232,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[167],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk281CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','LO_DRVRSENO2DS')*/
  /* Eval('NVM-CCR-015','LO_DRVRSENO2DS')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Lo_DrvrSenO2Ds__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','LO_DRVRSENO2DS')*/
  /* Eval('NVM-CCR-014','LO_DRVRSENO2DS')*/
  /* Eval('NVM-CCR-018','LO_DRVRSENO2DS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','LO_DRVRSENO2DS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','LO_DRVRSENO2DS')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','LO_DRVRSENO2DS')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 282 */
{
  
  /* Eval('NVM-CCR-027','HI_DRVRSENO2US')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','HI_DRVRSENO2US')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','HI_DRVRSENO2US')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','HI_DRVRSENO2US')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','HI_DRVRSENO2US')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','HI_DRVRSENO2US')*/
  
  /* Eval('NVM-CCR-008','HI_DRVRSENO2US')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','HI_DRVRSENO2US')*/
  /* Eval('NVM-CCR-010','HI_DRVRSENO2US')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','HI_DRVRSENO2US')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','HI_DRVRSENO2US')*/
  
  /* Eval('NvM-ICR-072','HI_DRVRSENO2US')*/
  
  /* Eval('NVM-CCR-034','HI_DRVRSENO2US')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','HI_DRVRSENO2US')*/
  (uint16)0x234,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[168],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk282CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','HI_DRVRSENO2US')*/
  /* Eval('NVM-CCR-015','HI_DRVRSENO2US')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Hi_DrvrSenO2Us__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','HI_DRVRSENO2US')*/
  /* Eval('NVM-CCR-014','HI_DRVRSENO2US')*/
  /* Eval('NVM-CCR-018','HI_DRVRSENO2US')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','HI_DRVRSENO2US')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','HI_DRVRSENO2US')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','HI_DRVRSENO2US')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 283 */
{
  
  /* Eval('NVM-CCR-027','LO_DRVRSENO2US')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','LO_DRVRSENO2US')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','LO_DRVRSENO2US')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','LO_DRVRSENO2US')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','LO_DRVRSENO2US')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','LO_DRVRSENO2US')*/
  
  /* Eval('NVM-CCR-008','LO_DRVRSENO2US')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','LO_DRVRSENO2US')*/
  /* Eval('NVM-CCR-010','LO_DRVRSENO2US')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','LO_DRVRSENO2US')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','LO_DRVRSENO2US')*/
  
  /* Eval('NvM-ICR-072','LO_DRVRSENO2US')*/
  
  /* Eval('NVM-CCR-034','LO_DRVRSENO2US')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','LO_DRVRSENO2US')*/
  (uint16)0x236,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[169],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk283CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','LO_DRVRSENO2US')*/
  /* Eval('NVM-CCR-015','LO_DRVRSENO2US')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Lo_DrvrSenO2Us__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','LO_DRVRSENO2US')*/
  /* Eval('NVM-CCR-014','LO_DRVRSENO2US')*/
  /* Eval('NVM-CCR-018','LO_DRVRSENO2US')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','LO_DRVRSENO2US')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','LO_DRVRSENO2US')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','LO_DRVRSENO2US')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 284 */
{
  
  /* Eval('NVM-CCR-027','ORNG_USHEAT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNG_USHEAT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNG_USHEAT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNG_USHEAT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNG_USHEAT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNG_USHEAT')*/
  
  /* Eval('NVM-CCR-008','ORNG_USHEAT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNG_USHEAT')*/
  /* Eval('NVM-CCR-010','ORNG_USHEAT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNG_USHEAT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNG_USHEAT')*/
  
  /* Eval('NvM-ICR-072','ORNG_USHEAT')*/
  
  /* Eval('NVM-CCR-034','ORNG_USHEAT')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNG_USHEAT')*/
  (uint16)0x238,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[170],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk284CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNG_USHEAT')*/
  /* Eval('NVM-CCR-015','ORNG_USHEAT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORng_UsHeat__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNG_USHEAT')*/
  /* Eval('NVM-CCR-014','ORNG_USHEAT')*/
  /* Eval('NVM-CCR-018','ORNG_USHEAT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNG_USHEAT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNG_USHEAT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNG_USHEAT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 285 */
{
  
  /* Eval('NVM-CCR-027','ORNG_DSHEAT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNG_DSHEAT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNG_DSHEAT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNG_DSHEAT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNG_DSHEAT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNG_DSHEAT')*/
  
  /* Eval('NVM-CCR-008','ORNG_DSHEAT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNG_DSHEAT')*/
  /* Eval('NVM-CCR-010','ORNG_DSHEAT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNG_DSHEAT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNG_DSHEAT')*/
  
  /* Eval('NvM-ICR-072','ORNG_DSHEAT')*/
  
  /* Eval('NVM-CCR-034','ORNG_DSHEAT')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNG_DSHEAT')*/
  (uint16)0x23A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[171],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk285CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNG_DSHEAT')*/
  /* Eval('NVM-CCR-015','ORNG_DSHEAT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORng_DsHeat__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNG_DSHEAT')*/
  /* Eval('NVM-CCR-014','ORNG_DSHEAT')*/
  /* Eval('NVM-CCR-018','ORNG_DSHEAT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNG_DSHEAT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNG_DSHEAT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNG_DSHEAT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 286 */
{
  
  /* Eval('NVM-CCR-027','OC_IGCOIL1CMD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','OC_IGCOIL1CMD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','OC_IGCOIL1CMD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','OC_IGCOIL1CMD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','OC_IGCOIL1CMD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','OC_IGCOIL1CMD')*/
  
  /* Eval('NVM-CCR-008','OC_IGCOIL1CMD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','OC_IGCOIL1CMD')*/
  /* Eval('NVM-CCR-010','OC_IGCOIL1CMD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','OC_IGCOIL1CMD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','OC_IGCOIL1CMD')*/
  
  /* Eval('NvM-ICR-072','OC_IGCOIL1CMD')*/
  
  /* Eval('NVM-CCR-034','OC_IGCOIL1CMD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','OC_IGCOIL1CMD')*/
  (uint16)0x23C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[172],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk286CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','OC_IGCOIL1CMD')*/
  /* Eval('NVM-CCR-015','OC_IGCOIL1CMD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Oc_IgCoil1Cmd__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','OC_IGCOIL1CMD')*/
  /* Eval('NVM-CCR-014','OC_IGCOIL1CMD')*/
  /* Eval('NVM-CCR-018','OC_IGCOIL1CMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','OC_IGCOIL1CMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','OC_IGCOIL1CMD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','OC_IGCOIL1CMD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 287 */
{
  
  /* Eval('NVM-CCR-027','SCP_IGCOIL1CMD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCP_IGCOIL1CMD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCP_IGCOIL1CMD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCP_IGCOIL1CMD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCP_IGCOIL1CMD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCP_IGCOIL1CMD')*/
  
  /* Eval('NVM-CCR-008','SCP_IGCOIL1CMD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCP_IGCOIL1CMD')*/
  /* Eval('NVM-CCR-010','SCP_IGCOIL1CMD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCP_IGCOIL1CMD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCP_IGCOIL1CMD')*/
  
  /* Eval('NvM-ICR-072','SCP_IGCOIL1CMD')*/
  
  /* Eval('NVM-CCR-034','SCP_IGCOIL1CMD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCP_IGCOIL1CMD')*/
  (uint16)0x23E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[173],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk287CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCP_IGCOIL1CMD')*/
  /* Eval('NVM-CCR-015','SCP_IGCOIL1CMD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scp_IgCoil1Cmd__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCP_IGCOIL1CMD')*/
  /* Eval('NVM-CCR-014','SCP_IGCOIL1CMD')*/
  /* Eval('NVM-CCR-018','SCP_IGCOIL1CMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCP_IGCOIL1CMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCP_IGCOIL1CMD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCP_IGCOIL1CMD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 288 */
{
  
  /* Eval('NVM-CCR-027','OC_IGCOIL2CMD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','OC_IGCOIL2CMD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','OC_IGCOIL2CMD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','OC_IGCOIL2CMD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','OC_IGCOIL2CMD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','OC_IGCOIL2CMD')*/
  
  /* Eval('NVM-CCR-008','OC_IGCOIL2CMD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','OC_IGCOIL2CMD')*/
  /* Eval('NVM-CCR-010','OC_IGCOIL2CMD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','OC_IGCOIL2CMD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','OC_IGCOIL2CMD')*/
  
  /* Eval('NvM-ICR-072','OC_IGCOIL2CMD')*/
  
  /* Eval('NVM-CCR-034','OC_IGCOIL2CMD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','OC_IGCOIL2CMD')*/
  (uint16)0x240,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[174],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk288CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','OC_IGCOIL2CMD')*/
  /* Eval('NVM-CCR-015','OC_IGCOIL2CMD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Oc_IgCoil2Cmd__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','OC_IGCOIL2CMD')*/
  /* Eval('NVM-CCR-014','OC_IGCOIL2CMD')*/
  /* Eval('NVM-CCR-018','OC_IGCOIL2CMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','OC_IGCOIL2CMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','OC_IGCOIL2CMD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','OC_IGCOIL2CMD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 289 */
{
  
  /* Eval('NVM-CCR-027','SCP_IGCOIL2CMD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCP_IGCOIL2CMD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCP_IGCOIL2CMD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCP_IGCOIL2CMD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCP_IGCOIL2CMD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCP_IGCOIL2CMD')*/
  
  /* Eval('NVM-CCR-008','SCP_IGCOIL2CMD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCP_IGCOIL2CMD')*/
  /* Eval('NVM-CCR-010','SCP_IGCOIL2CMD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCP_IGCOIL2CMD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCP_IGCOIL2CMD')*/
  
  /* Eval('NvM-ICR-072','SCP_IGCOIL2CMD')*/
  
  /* Eval('NVM-CCR-034','SCP_IGCOIL2CMD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCP_IGCOIL2CMD')*/
  (uint16)0x242,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[175],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk289CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCP_IGCOIL2CMD')*/
  /* Eval('NVM-CCR-015','SCP_IGCOIL2CMD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scp_IgCoil2Cmd__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCP_IGCOIL2CMD')*/
  /* Eval('NVM-CCR-014','SCP_IGCOIL2CMD')*/
  /* Eval('NVM-CCR-018','SCP_IGCOIL2CMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCP_IGCOIL2CMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCP_IGCOIL2CMD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCP_IGCOIL2CMD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 290 */
{
  
  /* Eval('NVM-CCR-027','OC_IGCOIL3CMD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','OC_IGCOIL3CMD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','OC_IGCOIL3CMD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','OC_IGCOIL3CMD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','OC_IGCOIL3CMD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','OC_IGCOIL3CMD')*/
  
  /* Eval('NVM-CCR-008','OC_IGCOIL3CMD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','OC_IGCOIL3CMD')*/
  /* Eval('NVM-CCR-010','OC_IGCOIL3CMD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','OC_IGCOIL3CMD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','OC_IGCOIL3CMD')*/
  
  /* Eval('NvM-ICR-072','OC_IGCOIL3CMD')*/
  
  /* Eval('NVM-CCR-034','OC_IGCOIL3CMD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','OC_IGCOIL3CMD')*/
  (uint16)0x244,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[176],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk290CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','OC_IGCOIL3CMD')*/
  /* Eval('NVM-CCR-015','OC_IGCOIL3CMD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Oc_IgCoil3Cmd__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','OC_IGCOIL3CMD')*/
  /* Eval('NVM-CCR-014','OC_IGCOIL3CMD')*/
  /* Eval('NVM-CCR-018','OC_IGCOIL3CMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','OC_IGCOIL3CMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','OC_IGCOIL3CMD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','OC_IGCOIL3CMD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 291 */
{
  
  /* Eval('NVM-CCR-027','SCP_IGCOIL3CMD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCP_IGCOIL3CMD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCP_IGCOIL3CMD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCP_IGCOIL3CMD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCP_IGCOIL3CMD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCP_IGCOIL3CMD')*/
  
  /* Eval('NVM-CCR-008','SCP_IGCOIL3CMD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCP_IGCOIL3CMD')*/
  /* Eval('NVM-CCR-010','SCP_IGCOIL3CMD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCP_IGCOIL3CMD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCP_IGCOIL3CMD')*/
  
  /* Eval('NvM-ICR-072','SCP_IGCOIL3CMD')*/
  
  /* Eval('NVM-CCR-034','SCP_IGCOIL3CMD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCP_IGCOIL3CMD')*/
  (uint16)0x246,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[177],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk291CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCP_IGCOIL3CMD')*/
  /* Eval('NVM-CCR-015','SCP_IGCOIL3CMD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scp_IgCoil3Cmd__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCP_IGCOIL3CMD')*/
  /* Eval('NVM-CCR-014','SCP_IGCOIL3CMD')*/
  /* Eval('NVM-CCR-018','SCP_IGCOIL3CMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCP_IGCOIL3CMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCP_IGCOIL3CMD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCP_IGCOIL3CMD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 292 */
{
  
  /* Eval('NVM-CCR-027','OC_IGCOIL4CMD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','OC_IGCOIL4CMD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','OC_IGCOIL4CMD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','OC_IGCOIL4CMD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','OC_IGCOIL4CMD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','OC_IGCOIL4CMD')*/
  
  /* Eval('NVM-CCR-008','OC_IGCOIL4CMD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','OC_IGCOIL4CMD')*/
  /* Eval('NVM-CCR-010','OC_IGCOIL4CMD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','OC_IGCOIL4CMD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','OC_IGCOIL4CMD')*/
  
  /* Eval('NvM-ICR-072','OC_IGCOIL4CMD')*/
  
  /* Eval('NVM-CCR-034','OC_IGCOIL4CMD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','OC_IGCOIL4CMD')*/
  (uint16)0x248,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[178],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk292CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','OC_IGCOIL4CMD')*/
  /* Eval('NVM-CCR-015','OC_IGCOIL4CMD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Oc_IgCoil4Cmd__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','OC_IGCOIL4CMD')*/
  /* Eval('NVM-CCR-014','OC_IGCOIL4CMD')*/
  /* Eval('NVM-CCR-018','OC_IGCOIL4CMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','OC_IGCOIL4CMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','OC_IGCOIL4CMD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','OC_IGCOIL4CMD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 293 */
{
  
  /* Eval('NVM-CCR-027','SCP_IGCOIL4CMD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCP_IGCOIL4CMD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCP_IGCOIL4CMD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCP_IGCOIL4CMD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCP_IGCOIL4CMD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCP_IGCOIL4CMD')*/
  
  /* Eval('NVM-CCR-008','SCP_IGCOIL4CMD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCP_IGCOIL4CMD')*/
  /* Eval('NVM-CCR-010','SCP_IGCOIL4CMD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCP_IGCOIL4CMD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCP_IGCOIL4CMD')*/
  
  /* Eval('NvM-ICR-072','SCP_IGCOIL4CMD')*/
  
  /* Eval('NVM-CCR-034','SCP_IGCOIL4CMD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCP_IGCOIL4CMD')*/
  (uint16)0x24A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[179],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk293CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCP_IGCOIL4CMD')*/
  /* Eval('NVM-CCR-015','SCP_IGCOIL4CMD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scp_IgCoil4Cmd__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCP_IGCOIL4CMD')*/
  /* Eval('NVM-CCR-014','SCP_IGCOIL4CMD')*/
  /* Eval('NVM-CCR-018','SCP_IGCOIL4CMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCP_IGCOIL4CMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCP_IGCOIL4CMD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCP_IGCOIL4CMD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 294 */
{
  
  /* Eval('NVM-CCR-027','CMMABSENT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CMMABSENT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CMMABSENT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CMMABSENT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CMMABSENT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CMMABSENT')*/
  
  /* Eval('NVM-CCR-008','CMMABSENT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CMMABSENT')*/
  /* Eval('NVM-CCR-010','CMMABSENT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CMMABSENT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CMMABSENT')*/
  
  /* Eval('NvM-ICR-072','CMMABSENT')*/
  
  /* Eval('NVM-CCR-034','CMMABSENT')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CMMABSENT')*/
  (uint16)0x24C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[180],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk294CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CMMABSENT')*/
  /* Eval('NVM-CCR-015','CMMABSENT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_CmmAbsent__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CMMABSENT')*/
  /* Eval('NVM-CCR-014','CMMABSENT')*/
  /* Eval('NVM-CCR-018','CMMABSENT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CMMABSENT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CMMABSENT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CMMABSENT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 295 */
{
  
  /* Eval('NVM-CCR-027','CAPT_VOLABSENT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CAPT_VOLABSENT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CAPT_VOLABSENT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CAPT_VOLABSENT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CAPT_VOLABSENT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CAPT_VOLABSENT')*/
  
  /* Eval('NVM-CCR-008','CAPT_VOLABSENT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CAPT_VOLABSENT')*/
  /* Eval('NVM-CCR-010','CAPT_VOLABSENT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CAPT_VOLABSENT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CAPT_VOLABSENT')*/
  
  /* Eval('NvM-ICR-072','CAPT_VOLABSENT')*/
  
  /* Eval('NVM-CCR-034','CAPT_VOLABSENT')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CAPT_VOLABSENT')*/
  (uint16)0x24E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[181],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk295CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CAPT_VOLABSENT')*/
  /* Eval('NVM-CCR-015','CAPT_VOLABSENT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_CAPT_VOLAbsent__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CAPT_VOLABSENT')*/
  /* Eval('NVM-CCR-014','CAPT_VOLABSENT')*/
  /* Eval('NVM-CCR-018','CAPT_VOLABSENT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CAPT_VOLABSENT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CAPT_VOLABSENT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CAPT_VOLABSENT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 296 */
{
  
  /* Eval('NVM-CCR-027','MISSF305')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MISSF305')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MISSF305')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MISSF305')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MISSF305')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MISSF305')*/
  
  /* Eval('NVM-CCR-008','MISSF305')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MISSF305')*/
  /* Eval('NVM-CCR-010','MISSF305')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MISSF305')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MISSF305')*/
  
  /* Eval('NvM-ICR-072','MISSF305')*/
  
  /* Eval('NVM-CCR-034','MISSF305')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MISSF305')*/
  (uint16)0x250,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[182],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk296CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MISSF305')*/
  /* Eval('NVM-CCR-015','MISSF305')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_MissF305__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MISSF305')*/
  /* Eval('NVM-CCR-014','MISSF305')*/
  /* Eval('NVM-CCR-018','MISSF305')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MISSF305')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MISSF305')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MISSF305')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 297 */
{
  
  /* Eval('NVM-CCR-027','SHOF305')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SHOF305')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SHOF305')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SHOF305')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SHOF305')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SHOF305')*/
  
  /* Eval('NVM-CCR-008','SHOF305')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SHOF305')*/
  /* Eval('NVM-CCR-010','SHOF305')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SHOF305')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SHOF305')*/
  
  /* Eval('NvM-ICR-072','SHOF305')*/
  
  /* Eval('NVM-CCR-034','SHOF305')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SHOF305')*/
  (uint16)0x252,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[183],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk297CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SHOF305')*/
  /* Eval('NVM-CCR-015','SHOF305')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ShoF305__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SHOF305')*/
  /* Eval('NVM-CCR-014','SHOF305')*/
  /* Eval('NVM-CCR-018','SHOF305')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SHOF305')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SHOF305')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SHOF305')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 298 */
{
  
  /* Eval('NVM-CCR-027','CHKF305')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CHKF305')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CHKF305')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CHKF305')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CHKF305')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CHKF305')*/
  
  /* Eval('NVM-CCR-008','CHKF305')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CHKF305')*/
  /* Eval('NVM-CCR-010','CHKF305')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CHKF305')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CHKF305')*/
  
  /* Eval('NvM-ICR-072','CHKF305')*/
  
  /* Eval('NVM-CCR-034','CHKF305')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CHKF305')*/
  (uint16)0x254,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[184],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk298CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CHKF305')*/
  /* Eval('NVM-CCR-015','CHKF305')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ChkF305__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CHKF305')*/
  /* Eval('NVM-CCR-014','CHKF305')*/
  /* Eval('NVM-CCR-018','CHKF305')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CHKF305')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CHKF305')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CHKF305')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 299 */
{
  
  /* Eval('NVM-CCR-027','CNTF305')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CNTF305')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CNTF305')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CNTF305')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CNTF305')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CNTF305')*/
  
  /* Eval('NVM-CCR-008','CNTF305')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CNTF305')*/
  /* Eval('NVM-CCR-010','CNTF305')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CNTF305')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CNTF305')*/
  
  /* Eval('NvM-ICR-072','CNTF305')*/
  
  /* Eval('NVM-CCR-034','CNTF305')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CNTF305')*/
  (uint16)0x256,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[185],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk299CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CNTF305')*/
  /* Eval('NVM-CCR-015','CNTF305')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_CntF305__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CNTF305')*/
  /* Eval('NVM-CCR-014','CNTF305')*/
  /* Eval('NVM-CCR-018','CNTF305')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CNTF305')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CNTF305')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CNTF305')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 300 */
{
  
  /* Eval('NVM-CCR-027','INVLDF305P537')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF305P537')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF305P537')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF305P537')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF305P537')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF305P537')*/
  
  /* Eval('NVM-CCR-008','INVLDF305P537')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF305P537')*/
  /* Eval('NVM-CCR-010','INVLDF305P537')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF305P537')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF305P537')*/
  
  /* Eval('NvM-ICR-072','INVLDF305P537')*/
  
  /* Eval('NVM-CCR-034','INVLDF305P537')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF305P537')*/
  (uint16)0x258,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[186],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk300CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF305P537')*/
  /* Eval('NVM-CCR-015','INVLDF305P537')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF305P537__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF305P537')*/
  /* Eval('NVM-CCR-014','INVLDF305P537')*/
  /* Eval('NVM-CCR-018','INVLDF305P537')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF305P537')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF305P537')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF305P537')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 301 */
{
  
  /* Eval('NVM-CCR-027','INVLDF305P538')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF305P538')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF305P538')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF305P538')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF305P538')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF305P538')*/
  
  /* Eval('NVM-CCR-008','INVLDF305P538')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF305P538')*/
  /* Eval('NVM-CCR-010','INVLDF305P538')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF305P538')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF305P538')*/
  
  /* Eval('NvM-ICR-072','INVLDF305P538')*/
  
  /* Eval('NVM-CCR-034','INVLDF305P538')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF305P538')*/
  (uint16)0x25A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[187],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk301CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF305P538')*/
  /* Eval('NVM-CCR-015','INVLDF305P538')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF305P538__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF305P538')*/
  /* Eval('NVM-CCR-014','INVLDF305P538')*/
  /* Eval('NVM-CCR-018','INVLDF305P538')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF305P538')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF305P538')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF305P538')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 302 */
{
  
  /* Eval('NVM-CCR-027','FRBDF305P537')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF305P537')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF305P537')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF305P537')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF305P537')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF305P537')*/
  
  /* Eval('NVM-CCR-008','FRBDF305P537')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF305P537')*/
  /* Eval('NVM-CCR-010','FRBDF305P537')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF305P537')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF305P537')*/
  
  /* Eval('NvM-ICR-072','FRBDF305P537')*/
  
  /* Eval('NVM-CCR-034','FRBDF305P537')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF305P537')*/
  (uint16)0x25C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[188],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk302CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF305P537')*/
  /* Eval('NVM-CCR-015','FRBDF305P537')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF305P537__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF305P537')*/
  /* Eval('NVM-CCR-014','FRBDF305P537')*/
  /* Eval('NVM-CCR-018','FRBDF305P537')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF305P537')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF305P537')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF305P537')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 303 */
{
  
  /* Eval('NVM-CCR-027','MISSF30D')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MISSF30D')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MISSF30D')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MISSF30D')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MISSF30D')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MISSF30D')*/
  
  /* Eval('NVM-CCR-008','MISSF30D')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MISSF30D')*/
  /* Eval('NVM-CCR-010','MISSF30D')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MISSF30D')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MISSF30D')*/
  
  /* Eval('NvM-ICR-072','MISSF30D')*/
  
  /* Eval('NVM-CCR-034','MISSF30D')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MISSF30D')*/
  (uint16)0x25E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[189],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk303CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MISSF30D')*/
  /* Eval('NVM-CCR-015','MISSF30D')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_MissF30D__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MISSF30D')*/
  /* Eval('NVM-CCR-014','MISSF30D')*/
  /* Eval('NVM-CCR-018','MISSF30D')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MISSF30D')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MISSF30D')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MISSF30D')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 304 */
{
  
  /* Eval('NVM-CCR-027','SHOF30D')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SHOF30D')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SHOF30D')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SHOF30D')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SHOF30D')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SHOF30D')*/
  
  /* Eval('NVM-CCR-008','SHOF30D')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SHOF30D')*/
  /* Eval('NVM-CCR-010','SHOF30D')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SHOF30D')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SHOF30D')*/
  
  /* Eval('NvM-ICR-072','SHOF30D')*/
  
  /* Eval('NVM-CCR-034','SHOF30D')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SHOF30D')*/
  (uint16)0x260,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[190],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk304CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SHOF30D')*/
  /* Eval('NVM-CCR-015','SHOF30D')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ShoF30D__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SHOF30D')*/
  /* Eval('NVM-CCR-014','SHOF30D')*/
  /* Eval('NVM-CCR-018','SHOF30D')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SHOF30D')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SHOF30D')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SHOF30D')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 305 */
{
  
  /* Eval('NVM-CCR-027','INVLDF30DP263')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF30DP263')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF30DP263')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF30DP263')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF30DP263')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF30DP263')*/
  
  /* Eval('NVM-CCR-008','INVLDF30DP263')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF30DP263')*/
  /* Eval('NVM-CCR-010','INVLDF30DP263')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF30DP263')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF30DP263')*/
  
  /* Eval('NvM-ICR-072','INVLDF30DP263')*/
  
  /* Eval('NVM-CCR-034','INVLDF30DP263')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF30DP263')*/
  (uint16)0x262,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[191],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk305CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF30DP263')*/
  /* Eval('NVM-CCR-015','INVLDF30DP263')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF30DP263__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF30DP263')*/
  /* Eval('NVM-CCR-014','INVLDF30DP263')*/
  /* Eval('NVM-CCR-018','INVLDF30DP263')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF30DP263')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF30DP263')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF30DP263')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 306 */
{
  
  /* Eval('NVM-CCR-027','INVLDF30DP264')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF30DP264')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF30DP264')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF30DP264')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF30DP264')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF30DP264')*/
  
  /* Eval('NVM-CCR-008','INVLDF30DP264')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF30DP264')*/
  /* Eval('NVM-CCR-010','INVLDF30DP264')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF30DP264')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF30DP264')*/
  
  /* Eval('NvM-ICR-072','INVLDF30DP264')*/
  
  /* Eval('NVM-CCR-034','INVLDF30DP264')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF30DP264')*/
  (uint16)0x264,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[192],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk306CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF30DP264')*/
  /* Eval('NVM-CCR-015','INVLDF30DP264')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF30DP264__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF30DP264')*/
  /* Eval('NVM-CCR-014','INVLDF30DP264')*/
  /* Eval('NVM-CCR-018','INVLDF30DP264')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF30DP264')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF30DP264')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF30DP264')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 307 */
{
  
  /* Eval('NVM-CCR-027','INVLDF30DP265')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF30DP265')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF30DP265')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF30DP265')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF30DP265')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF30DP265')*/
  
  /* Eval('NVM-CCR-008','INVLDF30DP265')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF30DP265')*/
  /* Eval('NVM-CCR-010','INVLDF30DP265')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF30DP265')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF30DP265')*/
  
  /* Eval('NvM-ICR-072','INVLDF30DP265')*/
  
  /* Eval('NVM-CCR-034','INVLDF30DP265')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF30DP265')*/
  (uint16)0x266,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[193],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk307CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF30DP265')*/
  /* Eval('NVM-CCR-015','INVLDF30DP265')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF30DP265__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF30DP265')*/
  /* Eval('NVM-CCR-014','INVLDF30DP265')*/
  /* Eval('NVM-CCR-018','INVLDF30DP265')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF30DP265')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF30DP265')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF30DP265')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 308 */
{
  
  /* Eval('NVM-CCR-027','INVLDF30DP266')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF30DP266')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF30DP266')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF30DP266')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF30DP266')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF30DP266')*/
  
  /* Eval('NVM-CCR-008','INVLDF30DP266')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF30DP266')*/
  /* Eval('NVM-CCR-010','INVLDF30DP266')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF30DP266')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF30DP266')*/
  
  /* Eval('NvM-ICR-072','INVLDF30DP266')*/
  
  /* Eval('NVM-CCR-034','INVLDF30DP266')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF30DP266')*/
  (uint16)0x268,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[194],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk308CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF30DP266')*/
  /* Eval('NVM-CCR-015','INVLDF30DP266')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF30DP266__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF30DP266')*/
  /* Eval('NVM-CCR-014','INVLDF30DP266')*/
  /* Eval('NVM-CCR-018','INVLDF30DP266')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF30DP266')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF30DP266')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF30DP266')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 309 */
{
  
  /* Eval('NVM-CCR-027','MISSF329')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MISSF329')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MISSF329')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MISSF329')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MISSF329')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MISSF329')*/
  
  /* Eval('NVM-CCR-008','MISSF329')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MISSF329')*/
  /* Eval('NVM-CCR-010','MISSF329')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MISSF329')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MISSF329')*/
  
  /* Eval('NvM-ICR-072','MISSF329')*/
  
  /* Eval('NVM-CCR-034','MISSF329')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MISSF329')*/
  (uint16)0x26A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[195],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk309CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MISSF329')*/
  /* Eval('NVM-CCR-015','MISSF329')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_MissF329__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MISSF329')*/
  /* Eval('NVM-CCR-014','MISSF329')*/
  /* Eval('NVM-CCR-018','MISSF329')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MISSF329')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MISSF329')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MISSF329')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 310 */
{
  
  /* Eval('NVM-CCR-027','SHOF329')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SHOF329')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SHOF329')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SHOF329')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SHOF329')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SHOF329')*/
  
  /* Eval('NVM-CCR-008','SHOF329')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SHOF329')*/
  /* Eval('NVM-CCR-010','SHOF329')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SHOF329')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SHOF329')*/
  
  /* Eval('NvM-ICR-072','SHOF329')*/
  
  /* Eval('NVM-CCR-034','SHOF329')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SHOF329')*/
  (uint16)0x26C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[196],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk310CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SHOF329')*/
  /* Eval('NVM-CCR-015','SHOF329')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ShoF329__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SHOF329')*/
  /* Eval('NVM-CCR-014','SHOF329')*/
  /* Eval('NVM-CCR-018','SHOF329')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SHOF329')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SHOF329')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SHOF329')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 311 */
{
  
  /* Eval('NVM-CCR-027','CHKF329')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CHKF329')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CHKF329')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CHKF329')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CHKF329')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CHKF329')*/
  
  /* Eval('NVM-CCR-008','CHKF329')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CHKF329')*/
  /* Eval('NVM-CCR-010','CHKF329')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CHKF329')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CHKF329')*/
  
  /* Eval('NvM-ICR-072','CHKF329')*/
  
  /* Eval('NVM-CCR-034','CHKF329')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CHKF329')*/
  (uint16)0x26E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[197],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk311CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CHKF329')*/
  /* Eval('NVM-CCR-015','CHKF329')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ChkF329__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CHKF329')*/
  /* Eval('NVM-CCR-014','CHKF329')*/
  /* Eval('NVM-CCR-018','CHKF329')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CHKF329')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CHKF329')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CHKF329')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 312 */
{
  
  /* Eval('NVM-CCR-027','CNTF329')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CNTF329')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CNTF329')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CNTF329')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CNTF329')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CNTF329')*/
  
  /* Eval('NVM-CCR-008','CNTF329')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CNTF329')*/
  /* Eval('NVM-CCR-010','CNTF329')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CNTF329')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CNTF329')*/
  
  /* Eval('NvM-ICR-072','CNTF329')*/
  
  /* Eval('NVM-CCR-034','CNTF329')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CNTF329')*/
  (uint16)0x270,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[198],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk312CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CNTF329')*/
  /* Eval('NVM-CCR-015','CNTF329')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_CntF329__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CNTF329')*/
  /* Eval('NVM-CCR-014','CNTF329')*/
  /* Eval('NVM-CCR-018','CNTF329')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CNTF329')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CNTF329')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CNTF329')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 313 */
{
  
  /* Eval('NVM-CCR-027','INVLDF329P445')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF329P445')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF329P445')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF329P445')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF329P445')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF329P445')*/
  
  /* Eval('NVM-CCR-008','INVLDF329P445')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF329P445')*/
  /* Eval('NVM-CCR-010','INVLDF329P445')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF329P445')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF329P445')*/
  
  /* Eval('NvM-ICR-072','INVLDF329P445')*/
  
  /* Eval('NVM-CCR-034','INVLDF329P445')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF329P445')*/
  (uint16)0x272,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[199],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk313CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF329P445')*/
  /* Eval('NVM-CCR-015','INVLDF329P445')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF329P445__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF329P445')*/
  /* Eval('NVM-CCR-014','INVLDF329P445')*/
  /* Eval('NVM-CCR-018','INVLDF329P445')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF329P445')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF329P445')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF329P445')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 314 */
{
  
  /* Eval('NVM-CCR-027','FRBDF329P445')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF329P445')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF329P445')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF329P445')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF329P445')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF329P445')*/
  
  /* Eval('NVM-CCR-008','FRBDF329P445')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF329P445')*/
  /* Eval('NVM-CCR-010','FRBDF329P445')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF329P445')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF329P445')*/
  
  /* Eval('NvM-ICR-072','FRBDF329P445')*/
  
  /* Eval('NVM-CCR-034','FRBDF329P445')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF329P445')*/
  (uint16)0x274,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[200],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk314CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF329P445')*/
  /* Eval('NVM-CCR-015','FRBDF329P445')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF329P445__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF329P445')*/
  /* Eval('NVM-CCR-014','FRBDF329P445')*/
  /* Eval('NVM-CCR-018','FRBDF329P445')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF329P445')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF329P445')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF329P445')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 315 */
{
  
  /* Eval('NVM-CCR-027','FRBDF329P397')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF329P397')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF329P397')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF329P397')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF329P397')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF329P397')*/
  
  /* Eval('NVM-CCR-008','FRBDF329P397')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF329P397')*/
  /* Eval('NVM-CCR-010','FRBDF329P397')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF329P397')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF329P397')*/
  
  /* Eval('NvM-ICR-072','FRBDF329P397')*/
  
  /* Eval('NVM-CCR-034','FRBDF329P397')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF329P397')*/
  (uint16)0x276,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[201],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk315CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF329P397')*/
  /* Eval('NVM-CCR-015','FRBDF329P397')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF329P397__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF329P397')*/
  /* Eval('NVM-CCR-014','FRBDF329P397')*/
  /* Eval('NVM-CCR-018','FRBDF329P397')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF329P397')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF329P397')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF329P397')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 316 */
{
  
  /* Eval('NVM-CCR-027','MISSF349')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MISSF349')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MISSF349')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MISSF349')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MISSF349')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MISSF349')*/
  
  /* Eval('NVM-CCR-008','MISSF349')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MISSF349')*/
  /* Eval('NVM-CCR-010','MISSF349')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MISSF349')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MISSF349')*/
  
  /* Eval('NvM-ICR-072','MISSF349')*/
  
  /* Eval('NVM-CCR-034','MISSF349')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MISSF349')*/
  (uint16)0x278,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[202],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk316CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MISSF349')*/
  /* Eval('NVM-CCR-015','MISSF349')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_MissF349__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MISSF349')*/
  /* Eval('NVM-CCR-014','MISSF349')*/
  /* Eval('NVM-CCR-018','MISSF349')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MISSF349')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MISSF349')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MISSF349')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 317 */
{
  
  /* Eval('NVM-CCR-027','SHOF349')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SHOF349')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SHOF349')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SHOF349')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SHOF349')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SHOF349')*/
  
  /* Eval('NVM-CCR-008','SHOF349')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SHOF349')*/
  /* Eval('NVM-CCR-010','SHOF349')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SHOF349')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SHOF349')*/
  
  /* Eval('NvM-ICR-072','SHOF349')*/
  
  /* Eval('NVM-CCR-034','SHOF349')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SHOF349')*/
  (uint16)0x27A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[203],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk317CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SHOF349')*/
  /* Eval('NVM-CCR-015','SHOF349')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ShoF349__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SHOF349')*/
  /* Eval('NVM-CCR-014','SHOF349')*/
  /* Eval('NVM-CCR-018','SHOF349')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SHOF349')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SHOF349')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SHOF349')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 318 */
{
  
  /* Eval('NVM-CCR-027','CHKF349')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CHKF349')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CHKF349')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CHKF349')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CHKF349')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CHKF349')*/
  
  /* Eval('NVM-CCR-008','CHKF349')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CHKF349')*/
  /* Eval('NVM-CCR-010','CHKF349')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CHKF349')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CHKF349')*/
  
  /* Eval('NvM-ICR-072','CHKF349')*/
  
  /* Eval('NVM-CCR-034','CHKF349')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CHKF349')*/
  (uint16)0x27C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[204],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk318CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CHKF349')*/
  /* Eval('NVM-CCR-015','CHKF349')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ChkF349__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CHKF349')*/
  /* Eval('NVM-CCR-014','CHKF349')*/
  /* Eval('NVM-CCR-018','CHKF349')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CHKF349')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CHKF349')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CHKF349')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 319 */
{
  
  /* Eval('NVM-CCR-027','CNTF349')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CNTF349')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CNTF349')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CNTF349')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CNTF349')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CNTF349')*/
  
  /* Eval('NVM-CCR-008','CNTF349')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CNTF349')*/
  /* Eval('NVM-CCR-010','CNTF349')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CNTF349')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CNTF349')*/
  
  /* Eval('NvM-ICR-072','CNTF349')*/
  
  /* Eval('NVM-CCR-034','CNTF349')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CNTF349')*/
  (uint16)0x27E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[205],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk319CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CNTF349')*/
  /* Eval('NVM-CCR-015','CNTF349')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_CntF349__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CNTF349')*/
  /* Eval('NVM-CCR-014','CNTF349')*/
  /* Eval('NVM-CCR-018','CNTF349')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CNTF349')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CNTF349')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CNTF349')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 320 */
{
  
  /* Eval('NVM-CCR-027','INVLDF349P007')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF349P007')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF349P007')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF349P007')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF349P007')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF349P007')*/
  
  /* Eval('NVM-CCR-008','INVLDF349P007')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF349P007')*/
  /* Eval('NVM-CCR-010','INVLDF349P007')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF349P007')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF349P007')*/
  
  /* Eval('NvM-ICR-072','INVLDF349P007')*/
  
  /* Eval('NVM-CCR-034','INVLDF349P007')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF349P007')*/
  (uint16)0x280,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[206],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk320CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF349P007')*/
  /* Eval('NVM-CCR-015','INVLDF349P007')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF349P007__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF349P007')*/
  /* Eval('NVM-CCR-014','INVLDF349P007')*/
  /* Eval('NVM-CCR-018','INVLDF349P007')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF349P007')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF349P007')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF349P007')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 321 */
{
  
  /* Eval('NVM-CCR-027','INVLDF349P055')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF349P055')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF349P055')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF349P055')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF349P055')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF349P055')*/
  
  /* Eval('NVM-CCR-008','INVLDF349P055')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF349P055')*/
  /* Eval('NVM-CCR-010','INVLDF349P055')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF349P055')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF349P055')*/
  
  /* Eval('NvM-ICR-072','INVLDF349P055')*/
  
  /* Eval('NVM-CCR-034','INVLDF349P055')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF349P055')*/
  (uint16)0x282,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[207],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk321CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF349P055')*/
  /* Eval('NVM-CCR-015','INVLDF349P055')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF349P055__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF349P055')*/
  /* Eval('NVM-CCR-014','INVLDF349P055')*/
  /* Eval('NVM-CCR-018','INVLDF349P055')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF349P055')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF349P055')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF349P055')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 322 */
{
  
  /* Eval('NVM-CCR-027','FRBDF349P360')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF349P360')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF349P360')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF349P360')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF349P360')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF349P360')*/
  
  /* Eval('NVM-CCR-008','FRBDF349P360')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF349P360')*/
  /* Eval('NVM-CCR-010','FRBDF349P360')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF349P360')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF349P360')*/
  
  /* Eval('NvM-ICR-072','FRBDF349P360')*/
  
  /* Eval('NVM-CCR-034','FRBDF349P360')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF349P360')*/
  (uint16)0x284,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[208],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk322CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF349P360')*/
  /* Eval('NVM-CCR-015','FRBDF349P360')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF349P360__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF349P360')*/
  /* Eval('NVM-CCR-014','FRBDF349P360')*/
  /* Eval('NVM-CCR-018','FRBDF349P360')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF349P360')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF349P360')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF349P360')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 323 */
{
  
  /* Eval('NVM-CCR-027','FRBDF349P057')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF349P057')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF349P057')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF349P057')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF349P057')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF349P057')*/
  
  /* Eval('NVM-CCR-008','FRBDF349P057')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF349P057')*/
  /* Eval('NVM-CCR-010','FRBDF349P057')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF349P057')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF349P057')*/
  
  /* Eval('NvM-ICR-072','FRBDF349P057')*/
  
  /* Eval('NVM-CCR-034','FRBDF349P057')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF349P057')*/
  (uint16)0x286,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[209],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk323CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF349P057')*/
  /* Eval('NVM-CCR-015','FRBDF349P057')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF349P057__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF349P057')*/
  /* Eval('NVM-CCR-014','FRBDF349P057')*/
  /* Eval('NVM-CCR-018','FRBDF349P057')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF349P057')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF349P057')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF349P057')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 324 */
{
  
  /* Eval('NVM-CCR-027','FRBDF349P008')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF349P008')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF349P008')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF349P008')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF349P008')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF349P008')*/
  
  /* Eval('NVM-CCR-008','FRBDF349P008')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF349P008')*/
  /* Eval('NVM-CCR-010','FRBDF349P008')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF349P008')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF349P008')*/
  
  /* Eval('NvM-ICR-072','FRBDF349P008')*/
  
  /* Eval('NVM-CCR-034','FRBDF349P008')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF349P008')*/
  (uint16)0x288,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[210],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk324CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF349P008')*/
  /* Eval('NVM-CCR-015','FRBDF349P008')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF349P008__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF349P008')*/
  /* Eval('NVM-CCR-014','FRBDF349P008')*/
  /* Eval('NVM-CCR-018','FRBDF349P008')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF349P008')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF349P008')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF349P008')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 325 */
{
  
  /* Eval('NVM-CCR-027','FRBDF349P007')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF349P007')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF349P007')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF349P007')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF349P007')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF349P007')*/
  
  /* Eval('NVM-CCR-008','FRBDF349P007')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF349P007')*/
  /* Eval('NVM-CCR-010','FRBDF349P007')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF349P007')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF349P007')*/
  
  /* Eval('NvM-ICR-072','FRBDF349P007')*/
  
  /* Eval('NVM-CCR-034','FRBDF349P007')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF349P007')*/
  (uint16)0x28A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[211],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk325CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF349P007')*/
  /* Eval('NVM-CCR-015','FRBDF349P007')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF349P007__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF349P007')*/
  /* Eval('NVM-CCR-014','FRBDF349P007')*/
  /* Eval('NVM-CCR-018','FRBDF349P007')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF349P007')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF349P007')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF349P007')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 326 */
{
  
  /* Eval('NVM-CCR-027','FRBDF349P287')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF349P287')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF349P287')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF349P287')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF349P287')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF349P287')*/
  
  /* Eval('NVM-CCR-008','FRBDF349P287')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF349P287')*/
  /* Eval('NVM-CCR-010','FRBDF349P287')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF349P287')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF349P287')*/
  
  /* Eval('NvM-ICR-072','FRBDF349P287')*/
  
  /* Eval('NVM-CCR-034','FRBDF349P287')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF349P287')*/
  (uint16)0x28C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[212],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk326CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF349P287')*/
  /* Eval('NVM-CCR-015','FRBDF349P287')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF349P287__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF349P287')*/
  /* Eval('NVM-CCR-014','FRBDF349P287')*/
  /* Eval('NVM-CCR-018','FRBDF349P287')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF349P287')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF349P287')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF349P287')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 327 */
{
  
  /* Eval('NVM-CCR-027','FRBDF349PM1434')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF349PM1434')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF349PM1434')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF349PM1434')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF349PM1434')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF349PM1434')*/
  
  /* Eval('NVM-CCR-008','FRBDF349PM1434')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF349PM1434')*/
  /* Eval('NVM-CCR-010','FRBDF349PM1434')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF349PM1434')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF349PM1434')*/
  
  /* Eval('NvM-ICR-072','FRBDF349PM1434')*/
  
  /* Eval('NVM-CCR-034','FRBDF349PM1434')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF349PM1434')*/
  (uint16)0x28E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[213],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk327CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF349PM1434')*/
  /* Eval('NVM-CCR-015','FRBDF349PM1434')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF349PM1434__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF349PM1434')*/
  /* Eval('NVM-CCR-014','FRBDF349PM1434')*/
  /* Eval('NVM-CCR-018','FRBDF349PM1434')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF349PM1434')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF349PM1434')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF349PM1434')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 328 */
{
  
  /* Eval('NVM-CCR-027','FRBDF349P166')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF349P166')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF349P166')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF349P166')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF349P166')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF349P166')*/
  
  /* Eval('NVM-CCR-008','FRBDF349P166')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF349P166')*/
  /* Eval('NVM-CCR-010','FRBDF349P166')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF349P166')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF349P166')*/
  
  /* Eval('NvM-ICR-072','FRBDF349P166')*/
  
  /* Eval('NVM-CCR-034','FRBDF349P166')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF349P166')*/
  (uint16)0x290,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[214],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk328CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF349P166')*/
  /* Eval('NVM-CCR-015','FRBDF349P166')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF349P166__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF349P166')*/
  /* Eval('NVM-CCR-014','FRBDF349P166')*/
  /* Eval('NVM-CCR-018','FRBDF349P166')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF349P166')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF349P166')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF349P166')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 329 */
{
  
  /* Eval('NVM-CCR-027','MISSF34D')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MISSF34D')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MISSF34D')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MISSF34D')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MISSF34D')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MISSF34D')*/
  
  /* Eval('NVM-CCR-008','MISSF34D')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MISSF34D')*/
  /* Eval('NVM-CCR-010','MISSF34D')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MISSF34D')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MISSF34D')*/
  
  /* Eval('NvM-ICR-072','MISSF34D')*/
  
  /* Eval('NVM-CCR-034','MISSF34D')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MISSF34D')*/
  (uint16)0x292,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[215],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk329CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MISSF34D')*/
  /* Eval('NVM-CCR-015','MISSF34D')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_MissF34D__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MISSF34D')*/
  /* Eval('NVM-CCR-014','MISSF34D')*/
  /* Eval('NVM-CCR-018','MISSF34D')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MISSF34D')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MISSF34D')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MISSF34D')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 330 */
{
  
  /* Eval('NVM-CCR-027','SHOF34D')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SHOF34D')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SHOF34D')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SHOF34D')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SHOF34D')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SHOF34D')*/
  
  /* Eval('NVM-CCR-008','SHOF34D')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SHOF34D')*/
  /* Eval('NVM-CCR-010','SHOF34D')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SHOF34D')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SHOF34D')*/
  
  /* Eval('NvM-ICR-072','SHOF34D')*/
  
  /* Eval('NVM-CCR-034','SHOF34D')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SHOF34D')*/
  (uint16)0x294,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[216],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk330CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SHOF34D')*/
  /* Eval('NVM-CCR-015','SHOF34D')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ShoF34D__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SHOF34D')*/
  /* Eval('NVM-CCR-014','SHOF34D')*/
  /* Eval('NVM-CCR-018','SHOF34D')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SHOF34D')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SHOF34D')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SHOF34D')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 331 */
{
  
  /* Eval('NVM-CCR-027','CNTF34D')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CNTF34D')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CNTF34D')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CNTF34D')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CNTF34D')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CNTF34D')*/
  
  /* Eval('NVM-CCR-008','CNTF34D')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CNTF34D')*/
  /* Eval('NVM-CCR-010','CNTF34D')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CNTF34D')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CNTF34D')*/
  
  /* Eval('NvM-ICR-072','CNTF34D')*/
  
  /* Eval('NVM-CCR-034','CNTF34D')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CNTF34D')*/
  (uint16)0x296,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[217],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk331CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CNTF34D')*/
  /* Eval('NVM-CCR-015','CNTF34D')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_CntF34D__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CNTF34D')*/
  /* Eval('NVM-CCR-014','CNTF34D')*/
  /* Eval('NVM-CCR-018','CNTF34D')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CNTF34D')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CNTF34D')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CNTF34D')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 332 */
{
  
  /* Eval('NVM-CCR-027','INVLDF34DFP0593')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF34DFP0593')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF34DFP0593')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF34DFP0593')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF34DFP0593')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF34DFP0593')*/
  
  /* Eval('NVM-CCR-008','INVLDF34DFP0593')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF34DFP0593')*/
  /* Eval('NVM-CCR-010','INVLDF34DFP0593')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF34DFP0593')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF34DFP0593')*/
  
  /* Eval('NvM-ICR-072','INVLDF34DFP0593')*/
  
  /* Eval('NVM-CCR-034','INVLDF34DFP0593')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF34DFP0593')*/
  (uint16)0x298,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[218],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk332CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF34DFP0593')*/
  /* Eval('NVM-CCR-015','INVLDF34DFP0593')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF34DFP0593__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF34DFP0593')*/
  /* Eval('NVM-CCR-014','INVLDF34DFP0593')*/
  /* Eval('NVM-CCR-018','INVLDF34DFP0593')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF34DFP0593')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF34DFP0593')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF34DFP0593')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 333 */
{
  
  /* Eval('NVM-CCR-027','INVLDF34DPM1413')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF34DPM1413')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF34DPM1413')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF34DPM1413')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF34DPM1413')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF34DPM1413')*/
  
  /* Eval('NVM-CCR-008','INVLDF34DPM1413')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF34DPM1413')*/
  /* Eval('NVM-CCR-010','INVLDF34DPM1413')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF34DPM1413')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF34DPM1413')*/
  
  /* Eval('NvM-ICR-072','INVLDF34DPM1413')*/
  
  /* Eval('NVM-CCR-034','INVLDF34DPM1413')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF34DPM1413')*/
  (uint16)0x29A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[219],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk333CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF34DPM1413')*/
  /* Eval('NVM-CCR-015','INVLDF34DPM1413')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF34DPM1413__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF34DPM1413')*/
  /* Eval('NVM-CCR-014','INVLDF34DPM1413')*/
  /* Eval('NVM-CCR-018','INVLDF34DPM1413')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF34DPM1413')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF34DPM1413')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF34DPM1413')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 334 */
{
  
  /* Eval('NVM-CCR-027','FRBDF34DP047')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF34DP047')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF34DP047')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF34DP047')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF34DP047')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF34DP047')*/
  
  /* Eval('NVM-CCR-008','FRBDF34DP047')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF34DP047')*/
  /* Eval('NVM-CCR-010','FRBDF34DP047')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF34DP047')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF34DP047')*/
  
  /* Eval('NvM-ICR-072','FRBDF34DP047')*/
  
  /* Eval('NVM-CCR-034','FRBDF34DP047')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF34DP047')*/
  (uint16)0x29C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[220],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk334CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF34DP047')*/
  /* Eval('NVM-CCR-015','FRBDF34DP047')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF34DP047__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF34DP047')*/
  /* Eval('NVM-CCR-014','FRBDF34DP047')*/
  /* Eval('NVM-CCR-018','FRBDF34DP047')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF34DP047')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF34DP047')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF34DP047')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 335 */
{
  
  /* Eval('NVM-CCR-027','FRBDF34DP043')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF34DP043')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF34DP043')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF34DP043')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF34DP043')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF34DP043')*/
  
  /* Eval('NVM-CCR-008','FRBDF34DP043')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF34DP043')*/
  /* Eval('NVM-CCR-010','FRBDF34DP043')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF34DP043')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF34DP043')*/
  
  /* Eval('NvM-ICR-072','FRBDF34DP043')*/
  
  /* Eval('NVM-CCR-034','FRBDF34DP043')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF34DP043')*/
  (uint16)0x29E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[221],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk335CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF34DP043')*/
  /* Eval('NVM-CCR-015','FRBDF34DP043')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF34DP043__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF34DP043')*/
  /* Eval('NVM-CCR-014','FRBDF34DP043')*/
  /* Eval('NVM-CCR-018','FRBDF34DP043')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF34DP043')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF34DP043')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF34DP043')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 336 */
{
  
  /* Eval('NVM-CCR-027','FRBDF34DP044')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF34DP044')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF34DP044')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF34DP044')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF34DP044')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF34DP044')*/
  
  /* Eval('NVM-CCR-008','FRBDF34DP044')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF34DP044')*/
  /* Eval('NVM-CCR-010','FRBDF34DP044')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF34DP044')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF34DP044')*/
  
  /* Eval('NvM-ICR-072','FRBDF34DP044')*/
  
  /* Eval('NVM-CCR-034','FRBDF34DP044')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF34DP044')*/
  (uint16)0x2A0,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[222],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk336CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF34DP044')*/
  /* Eval('NVM-CCR-015','FRBDF34DP044')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF34DP044__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF34DP044')*/
  /* Eval('NVM-CCR-014','FRBDF34DP044')*/
  /* Eval('NVM-CCR-018','FRBDF34DP044')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF34DP044')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF34DP044')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF34DP044')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 337 */
{
  
  /* Eval('NVM-CCR-027','FRBDF34DP045')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF34DP045')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF34DP045')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF34DP045')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF34DP045')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF34DP045')*/
  
  /* Eval('NVM-CCR-008','FRBDF34DP045')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF34DP045')*/
  /* Eval('NVM-CCR-010','FRBDF34DP045')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF34DP045')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF34DP045')*/
  
  /* Eval('NvM-ICR-072','FRBDF34DP045')*/
  
  /* Eval('NVM-CCR-034','FRBDF34DP045')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF34DP045')*/
  (uint16)0x2A2,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[223],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk337CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF34DP045')*/
  /* Eval('NVM-CCR-015','FRBDF34DP045')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF34DP045__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF34DP045')*/
  /* Eval('NVM-CCR-014','FRBDF34DP045')*/
  /* Eval('NVM-CCR-018','FRBDF34DP045')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF34DP045')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF34DP045')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF34DP045')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 338 */
{
  
  /* Eval('NVM-CCR-027','FRBDF34DFP0593')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF34DFP0593')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF34DFP0593')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF34DFP0593')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF34DFP0593')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF34DFP0593')*/
  
  /* Eval('NVM-CCR-008','FRBDF34DFP0593')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF34DFP0593')*/
  /* Eval('NVM-CCR-010','FRBDF34DFP0593')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF34DFP0593')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF34DFP0593')*/
  
  /* Eval('NvM-ICR-072','FRBDF34DFP0593')*/
  
  /* Eval('NVM-CCR-034','FRBDF34DFP0593')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF34DFP0593')*/
  (uint16)0x2A4,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[224],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk338CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF34DFP0593')*/
  /* Eval('NVM-CCR-015','FRBDF34DFP0593')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF34DFP0593__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF34DFP0593')*/
  /* Eval('NVM-CCR-014','FRBDF34DFP0593')*/
  /* Eval('NVM-CCR-018','FRBDF34DFP0593')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF34DFP0593')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF34DFP0593')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF34DFP0593')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 339 */
{
  
  /* Eval('NVM-CCR-027','FRBDF34DPM1413')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF34DPM1413')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF34DPM1413')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF34DPM1413')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF34DPM1413')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF34DPM1413')*/
  
  /* Eval('NVM-CCR-008','FRBDF34DPM1413')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF34DPM1413')*/
  /* Eval('NVM-CCR-010','FRBDF34DPM1413')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF34DPM1413')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF34DPM1413')*/
  
  /* Eval('NvM-ICR-072','FRBDF34DPM1413')*/
  
  /* Eval('NVM-CCR-034','FRBDF34DPM1413')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF34DPM1413')*/
  (uint16)0x2A6,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[225],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk339CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF34DPM1413')*/
  /* Eval('NVM-CCR-015','FRBDF34DPM1413')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF34DPM1413__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF34DPM1413')*/
  /* Eval('NVM-CCR-014','FRBDF34DPM1413')*/
  /* Eval('NVM-CCR-018','FRBDF34DPM1413')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF34DPM1413')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF34DPM1413')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF34DPM1413')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 340 */
{
  
  /* Eval('NVM-CCR-027','UC_FREINABSENT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','UC_FREINABSENT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','UC_FREINABSENT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','UC_FREINABSENT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','UC_FREINABSENT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','UC_FREINABSENT')*/
  
  /* Eval('NVM-CCR-008','UC_FREINABSENT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','UC_FREINABSENT')*/
  /* Eval('NVM-CCR-010','UC_FREINABSENT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','UC_FREINABSENT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','UC_FREINABSENT')*/
  
  /* Eval('NvM-ICR-072','UC_FREINABSENT')*/
  
  /* Eval('NVM-CCR-034','UC_FREINABSENT')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','UC_FREINABSENT')*/
  (uint16)0x2A8,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[226],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk340CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','UC_FREINABSENT')*/
  /* Eval('NVM-CCR-015','UC_FREINABSENT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_UC_FREINAbsent__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','UC_FREINABSENT')*/
  /* Eval('NVM-CCR-014','UC_FREINABSENT')*/
  /* Eval('NVM-CCR-018','UC_FREINABSENT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','UC_FREINABSENT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','UC_FREINABSENT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','UC_FREINABSENT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 341 */
{
  
  /* Eval('NVM-CCR-027','MISSF38D')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MISSF38D')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MISSF38D')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MISSF38D')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MISSF38D')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MISSF38D')*/
  
  /* Eval('NVM-CCR-008','MISSF38D')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MISSF38D')*/
  /* Eval('NVM-CCR-010','MISSF38D')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MISSF38D')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MISSF38D')*/
  
  /* Eval('NvM-ICR-072','MISSF38D')*/
  
  /* Eval('NVM-CCR-034','MISSF38D')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MISSF38D')*/
  (uint16)0x2AA,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[227],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk341CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MISSF38D')*/
  /* Eval('NVM-CCR-015','MISSF38D')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_MissF38D__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MISSF38D')*/
  /* Eval('NVM-CCR-014','MISSF38D')*/
  /* Eval('NVM-CCR-018','MISSF38D')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MISSF38D')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MISSF38D')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MISSF38D')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 342 */
{
  
  /* Eval('NVM-CCR-027','SHOF38D')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SHOF38D')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SHOF38D')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SHOF38D')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SHOF38D')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SHOF38D')*/
  
  /* Eval('NVM-CCR-008','SHOF38D')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SHOF38D')*/
  /* Eval('NVM-CCR-010','SHOF38D')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SHOF38D')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SHOF38D')*/
  
  /* Eval('NvM-ICR-072','SHOF38D')*/
  
  /* Eval('NVM-CCR-034','SHOF38D')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SHOF38D')*/
  (uint16)0x2AC,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[228],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk342CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SHOF38D')*/
  /* Eval('NVM-CCR-015','SHOF38D')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ShoF38D__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SHOF38D')*/
  /* Eval('NVM-CCR-014','SHOF38D')*/
  /* Eval('NVM-CCR-018','SHOF38D')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SHOF38D')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SHOF38D')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SHOF38D')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 343 */
{
  
  /* Eval('NVM-CCR-027','CHKF38D')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CHKF38D')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CHKF38D')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CHKF38D')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CHKF38D')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CHKF38D')*/
  
  /* Eval('NVM-CCR-008','CHKF38D')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CHKF38D')*/
  /* Eval('NVM-CCR-010','CHKF38D')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CHKF38D')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CHKF38D')*/
  
  /* Eval('NvM-ICR-072','CHKF38D')*/
  
  /* Eval('NVM-CCR-034','CHKF38D')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CHKF38D')*/
  (uint16)0x2AE,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[229],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk343CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CHKF38D')*/
  /* Eval('NVM-CCR-015','CHKF38D')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ChkF38D__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CHKF38D')*/
  /* Eval('NVM-CCR-014','CHKF38D')*/
  /* Eval('NVM-CCR-018','CHKF38D')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CHKF38D')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CHKF38D')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CHKF38D')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 344 */
{
  
  /* Eval('NVM-CCR-027','CNTF38D')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CNTF38D')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CNTF38D')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CNTF38D')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CNTF38D')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CNTF38D')*/
  
  /* Eval('NVM-CCR-008','CNTF38D')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CNTF38D')*/
  /* Eval('NVM-CCR-010','CNTF38D')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CNTF38D')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CNTF38D')*/
  
  /* Eval('NvM-ICR-072','CNTF38D')*/
  
  /* Eval('NVM-CCR-034','CNTF38D')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CNTF38D')*/
  (uint16)0x2B0,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[230],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk344CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CNTF38D')*/
  /* Eval('NVM-CCR-015','CNTF38D')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_CntF38D__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CNTF38D')*/
  /* Eval('NVM-CCR-014','CNTF38D')*/
  /* Eval('NVM-CCR-018','CNTF38D')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CNTF38D')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CNTF38D')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CNTF38D')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 345 */
{
  
  /* Eval('NVM-CCR-027','INVLDF38DP010')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF38DP010')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF38DP010')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF38DP010')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF38DP010')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF38DP010')*/
  
  /* Eval('NVM-CCR-008','INVLDF38DP010')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF38DP010')*/
  /* Eval('NVM-CCR-010','INVLDF38DP010')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF38DP010')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF38DP010')*/
  
  /* Eval('NvM-ICR-072','INVLDF38DP010')*/
  
  /* Eval('NVM-CCR-034','INVLDF38DP010')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF38DP010')*/
  (uint16)0x2B2,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[231],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk345CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF38DP010')*/
  /* Eval('NVM-CCR-015','INVLDF38DP010')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF38DP010__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF38DP010')*/
  /* Eval('NVM-CCR-014','INVLDF38DP010')*/
  /* Eval('NVM-CCR-018','INVLDF38DP010')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF38DP010')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF38DP010')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF38DP010')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 346 */
{
  
  /* Eval('NVM-CCR-027','INVLDF38DP052')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF38DP052')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF38DP052')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF38DP052')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF38DP052')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF38DP052')*/
  
  /* Eval('NVM-CCR-008','INVLDF38DP052')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF38DP052')*/
  /* Eval('NVM-CCR-010','INVLDF38DP052')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF38DP052')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF38DP052')*/
  
  /* Eval('NvM-ICR-072','INVLDF38DP052')*/
  
  /* Eval('NVM-CCR-034','INVLDF38DP052')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF38DP052')*/
  (uint16)0x2B4,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[232],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk346CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF38DP052')*/
  /* Eval('NVM-CCR-015','INVLDF38DP052')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF38DP052__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF38DP052')*/
  /* Eval('NVM-CCR-014','INVLDF38DP052')*/
  /* Eval('NVM-CCR-018','INVLDF38DP052')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF38DP052')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF38DP052')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF38DP052')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 347 */
{
  
  /* Eval('NVM-CCR-027','MISSF3AD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MISSF3AD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MISSF3AD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MISSF3AD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MISSF3AD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MISSF3AD')*/
  
  /* Eval('NVM-CCR-008','MISSF3AD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MISSF3AD')*/
  /* Eval('NVM-CCR-010','MISSF3AD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MISSF3AD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MISSF3AD')*/
  
  /* Eval('NvM-ICR-072','MISSF3AD')*/
  
  /* Eval('NVM-CCR-034','MISSF3AD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MISSF3AD')*/
  (uint16)0x2B6,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[233],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk347CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MISSF3AD')*/
  /* Eval('NVM-CCR-015','MISSF3AD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_MissF3AD__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MISSF3AD')*/
  /* Eval('NVM-CCR-014','MISSF3AD')*/
  /* Eval('NVM-CCR-018','MISSF3AD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MISSF3AD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MISSF3AD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MISSF3AD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 348 */
{
  
  /* Eval('NVM-CCR-027','SHOF3AD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SHOF3AD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SHOF3AD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SHOF3AD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SHOF3AD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SHOF3AD')*/
  
  /* Eval('NVM-CCR-008','SHOF3AD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SHOF3AD')*/
  /* Eval('NVM-CCR-010','SHOF3AD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SHOF3AD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SHOF3AD')*/
  
  /* Eval('NvM-ICR-072','SHOF3AD')*/
  
  /* Eval('NVM-CCR-034','SHOF3AD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SHOF3AD')*/
  (uint16)0x2B8,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[234],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk348CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SHOF3AD')*/
  /* Eval('NVM-CCR-015','SHOF3AD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ShoF3AD__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SHOF3AD')*/
  /* Eval('NVM-CCR-014','SHOF3AD')*/
  /* Eval('NVM-CCR-018','SHOF3AD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SHOF3AD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SHOF3AD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SHOF3AD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 349 */
{
  
  /* Eval('NVM-CCR-027','CHKF3AD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CHKF3AD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CHKF3AD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CHKF3AD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CHKF3AD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CHKF3AD')*/
  
  /* Eval('NVM-CCR-008','CHKF3AD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CHKF3AD')*/
  /* Eval('NVM-CCR-010','CHKF3AD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CHKF3AD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CHKF3AD')*/
  
  /* Eval('NvM-ICR-072','CHKF3AD')*/
  
  /* Eval('NVM-CCR-034','CHKF3AD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CHKF3AD')*/
  (uint16)0x2BA,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[235],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk349CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CHKF3AD')*/
  /* Eval('NVM-CCR-015','CHKF3AD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ChkF3AD__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CHKF3AD')*/
  /* Eval('NVM-CCR-014','CHKF3AD')*/
  /* Eval('NVM-CCR-018','CHKF3AD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CHKF3AD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CHKF3AD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CHKF3AD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 350 */
{
  
  /* Eval('NVM-CCR-027','CNTF3AD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CNTF3AD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CNTF3AD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CNTF3AD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CNTF3AD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CNTF3AD')*/
  
  /* Eval('NVM-CCR-008','CNTF3AD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CNTF3AD')*/
  /* Eval('NVM-CCR-010','CNTF3AD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CNTF3AD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CNTF3AD')*/
  
  /* Eval('NvM-ICR-072','CNTF3AD')*/
  
  /* Eval('NVM-CCR-034','CNTF3AD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CNTF3AD')*/
  (uint16)0x2BC,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[236],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk350CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CNTF3AD')*/
  /* Eval('NVM-CCR-015','CNTF3AD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_CntF3AD__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CNTF3AD')*/
  /* Eval('NVM-CCR-014','CNTF3AD')*/
  /* Eval('NVM-CCR-018','CNTF3AD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CNTF3AD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CNTF3AD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CNTF3AD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 351 */
{
  
  /* Eval('NVM-CCR-027','FRBDF3ADP337')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF3ADP337')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF3ADP337')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF3ADP337')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF3ADP337')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF3ADP337')*/
  
  /* Eval('NVM-CCR-008','FRBDF3ADP337')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF3ADP337')*/
  /* Eval('NVM-CCR-010','FRBDF3ADP337')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF3ADP337')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF3ADP337')*/
  
  /* Eval('NvM-ICR-072','FRBDF3ADP337')*/
  
  /* Eval('NVM-CCR-034','FRBDF3ADP337')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF3ADP337')*/
  (uint16)0x2BE,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[237],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk351CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF3ADP337')*/
  /* Eval('NVM-CCR-015','FRBDF3ADP337')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF3ADP337__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF3ADP337')*/
  /* Eval('NVM-CCR-014','FRBDF3ADP337')*/
  /* Eval('NVM-CCR-018','FRBDF3ADP337')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF3ADP337')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF3ADP337')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF3ADP337')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 352 */
{
  
  /* Eval('NVM-CCR-027','MISSF3C9')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MISSF3C9')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MISSF3C9')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MISSF3C9')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MISSF3C9')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MISSF3C9')*/
  
  /* Eval('NVM-CCR-008','MISSF3C9')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MISSF3C9')*/
  /* Eval('NVM-CCR-010','MISSF3C9')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MISSF3C9')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MISSF3C9')*/
  
  /* Eval('NvM-ICR-072','MISSF3C9')*/
  
  /* Eval('NVM-CCR-034','MISSF3C9')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MISSF3C9')*/
  (uint16)0x2C0,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[238],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk352CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MISSF3C9')*/
  /* Eval('NVM-CCR-015','MISSF3C9')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_MissF3C9__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MISSF3C9')*/
  /* Eval('NVM-CCR-014','MISSF3C9')*/
  /* Eval('NVM-CCR-018','MISSF3C9')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MISSF3C9')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MISSF3C9')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MISSF3C9')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 353 */
{
  
  /* Eval('NVM-CCR-027','SHOF3C9')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SHOF3C9')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SHOF3C9')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SHOF3C9')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SHOF3C9')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SHOF3C9')*/
  
  /* Eval('NVM-CCR-008','SHOF3C9')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SHOF3C9')*/
  /* Eval('NVM-CCR-010','SHOF3C9')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SHOF3C9')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SHOF3C9')*/
  
  /* Eval('NvM-ICR-072','SHOF3C9')*/
  
  /* Eval('NVM-CCR-034','SHOF3C9')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SHOF3C9')*/
  (uint16)0x2C2,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[239],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk353CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SHOF3C9')*/
  /* Eval('NVM-CCR-015','SHOF3C9')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ShoF3C9__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SHOF3C9')*/
  /* Eval('NVM-CCR-014','SHOF3C9')*/
  /* Eval('NVM-CCR-018','SHOF3C9')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SHOF3C9')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SHOF3C9')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SHOF3C9')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 354 */
{
  
  /* Eval('NVM-CCR-027','CHKF3C9')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CHKF3C9')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CHKF3C9')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CHKF3C9')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CHKF3C9')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CHKF3C9')*/
  
  /* Eval('NVM-CCR-008','CHKF3C9')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CHKF3C9')*/
  /* Eval('NVM-CCR-010','CHKF3C9')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CHKF3C9')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CHKF3C9')*/
  
  /* Eval('NvM-ICR-072','CHKF3C9')*/
  
  /* Eval('NVM-CCR-034','CHKF3C9')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CHKF3C9')*/
  (uint16)0x2C4,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[240],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk354CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CHKF3C9')*/
  /* Eval('NVM-CCR-015','CHKF3C9')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ChkF3C9__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CHKF3C9')*/
  /* Eval('NVM-CCR-014','CHKF3C9')*/
  /* Eval('NVM-CCR-018','CHKF3C9')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CHKF3C9')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CHKF3C9')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CHKF3C9')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 355 */
{
  
  /* Eval('NVM-CCR-027','CNTF3C9')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CNTF3C9')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CNTF3C9')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CNTF3C9')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CNTF3C9')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CNTF3C9')*/
  
  /* Eval('NVM-CCR-008','CNTF3C9')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CNTF3C9')*/
  /* Eval('NVM-CCR-010','CNTF3C9')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CNTF3C9')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CNTF3C9')*/
  
  /* Eval('NvM-ICR-072','CNTF3C9')*/
  
  /* Eval('NVM-CCR-034','CNTF3C9')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CNTF3C9')*/
  (uint16)0x2C6,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[241],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk355CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CNTF3C9')*/
  /* Eval('NVM-CCR-015','CNTF3C9')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_CntF3C9__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CNTF3C9')*/
  /* Eval('NVM-CCR-014','CNTF3C9')*/
  /* Eval('NVM-CCR-018','CNTF3C9')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CNTF3C9')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CNTF3C9')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CNTF3C9')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 356 */
{
  
  /* Eval('NVM-CCR-027','INVLDF3C9P363')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF3C9P363')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF3C9P363')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF3C9P363')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF3C9P363')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF3C9P363')*/
  
  /* Eval('NVM-CCR-008','INVLDF3C9P363')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF3C9P363')*/
  /* Eval('NVM-CCR-010','INVLDF3C9P363')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF3C9P363')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF3C9P363')*/
  
  /* Eval('NvM-ICR-072','INVLDF3C9P363')*/
  
  /* Eval('NVM-CCR-034','INVLDF3C9P363')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF3C9P363')*/
  (uint16)0x2C8,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[242],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk356CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF3C9P363')*/
  /* Eval('NVM-CCR-015','INVLDF3C9P363')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF3C9P363__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF3C9P363')*/
  /* Eval('NVM-CCR-014','INVLDF3C9P363')*/
  /* Eval('NVM-CCR-018','INVLDF3C9P363')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF3C9P363')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF3C9P363')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF3C9P363')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 357 */
{
  
  /* Eval('NVM-CCR-027','INVLDF3C9P364')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF3C9P364')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF3C9P364')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF3C9P364')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF3C9P364')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF3C9P364')*/
  
  /* Eval('NVM-CCR-008','INVLDF3C9P364')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF3C9P364')*/
  /* Eval('NVM-CCR-010','INVLDF3C9P364')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF3C9P364')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF3C9P364')*/
  
  /* Eval('NvM-ICR-072','INVLDF3C9P364')*/
  
  /* Eval('NVM-CCR-034','INVLDF3C9P364')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF3C9P364')*/
  (uint16)0x2CA,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[243],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk357CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF3C9P364')*/
  /* Eval('NVM-CCR-015','INVLDF3C9P364')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF3C9P364__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF3C9P364')*/
  /* Eval('NVM-CCR-014','INVLDF3C9P364')*/
  /* Eval('NVM-CCR-018','INVLDF3C9P364')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF3C9P364')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF3C9P364')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF3C9P364')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 358 */
{
  
  /* Eval('NVM-CCR-027','INVLDF3C9P482')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF3C9P482')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF3C9P482')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF3C9P482')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF3C9P482')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF3C9P482')*/
  
  /* Eval('NVM-CCR-008','INVLDF3C9P482')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF3C9P482')*/
  /* Eval('NVM-CCR-010','INVLDF3C9P482')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF3C9P482')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF3C9P482')*/
  
  /* Eval('NvM-ICR-072','INVLDF3C9P482')*/
  
  /* Eval('NVM-CCR-034','INVLDF3C9P482')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF3C9P482')*/
  (uint16)0x2CC,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[244],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk358CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF3C9P482')*/
  /* Eval('NVM-CCR-015','INVLDF3C9P482')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF3C9P482__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF3C9P482')*/
  /* Eval('NVM-CCR-014','INVLDF3C9P482')*/
  /* Eval('NVM-CCR-018','INVLDF3C9P482')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF3C9P482')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF3C9P482')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF3C9P482')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 359 */
{
  
  /* Eval('NVM-CCR-027','INVLDF3C9P483')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF3C9P483')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF3C9P483')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF3C9P483')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF3C9P483')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF3C9P483')*/
  
  /* Eval('NVM-CCR-008','INVLDF3C9P483')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF3C9P483')*/
  /* Eval('NVM-CCR-010','INVLDF3C9P483')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF3C9P483')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF3C9P483')*/
  
  /* Eval('NvM-ICR-072','INVLDF3C9P483')*/
  
  /* Eval('NVM-CCR-034','INVLDF3C9P483')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF3C9P483')*/
  (uint16)0x2CE,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[245],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk359CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF3C9P483')*/
  /* Eval('NVM-CCR-015','INVLDF3C9P483')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF3C9P483__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF3C9P483')*/
  /* Eval('NVM-CCR-014','INVLDF3C9P483')*/
  /* Eval('NVM-CCR-018','INVLDF3C9P483')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF3C9P483')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF3C9P483')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF3C9P483')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 360 */
{
  
  /* Eval('NVM-CCR-027','FRBDF3C9P481')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF3C9P481')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF3C9P481')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF3C9P481')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF3C9P481')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF3C9P481')*/
  
  /* Eval('NVM-CCR-008','FRBDF3C9P481')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF3C9P481')*/
  /* Eval('NVM-CCR-010','FRBDF3C9P481')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF3C9P481')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF3C9P481')*/
  
  /* Eval('NvM-ICR-072','FRBDF3C9P481')*/
  
  /* Eval('NVM-CCR-034','FRBDF3C9P481')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF3C9P481')*/
  (uint16)0x2D0,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[246],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk360CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF3C9P481')*/
  /* Eval('NVM-CCR-015','FRBDF3C9P481')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF3C9P481__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF3C9P481')*/
  /* Eval('NVM-CCR-014','FRBDF3C9P481')*/
  /* Eval('NVM-CCR-018','FRBDF3C9P481')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF3C9P481')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF3C9P481')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF3C9P481')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 361 */
{
  
  /* Eval('NVM-CCR-027','FRBDF3C9P364')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF3C9P364')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF3C9P364')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF3C9P364')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF3C9P364')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF3C9P364')*/
  
  /* Eval('NVM-CCR-008','FRBDF3C9P364')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF3C9P364')*/
  /* Eval('NVM-CCR-010','FRBDF3C9P364')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF3C9P364')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF3C9P364')*/
  
  /* Eval('NvM-ICR-072','FRBDF3C9P364')*/
  
  /* Eval('NVM-CCR-034','FRBDF3C9P364')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF3C9P364')*/
  (uint16)0x2D2,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[247],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk361CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF3C9P364')*/
  /* Eval('NVM-CCR-015','FRBDF3C9P364')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF3C9P364__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF3C9P364')*/
  /* Eval('NVM-CCR-014','FRBDF3C9P364')*/
  /* Eval('NVM-CCR-018','FRBDF3C9P364')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF3C9P364')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF3C9P364')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF3C9P364')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 362 */
{
  
  /* Eval('NVM-CCR-027','FRBDF3C9P482')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF3C9P482')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF3C9P482')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF3C9P482')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF3C9P482')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF3C9P482')*/
  
  /* Eval('NVM-CCR-008','FRBDF3C9P482')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF3C9P482')*/
  /* Eval('NVM-CCR-010','FRBDF3C9P482')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF3C9P482')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF3C9P482')*/
  
  /* Eval('NvM-ICR-072','FRBDF3C9P482')*/
  
  /* Eval('NVM-CCR-034','FRBDF3C9P482')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF3C9P482')*/
  (uint16)0x2D4,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[248],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk362CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF3C9P482')*/
  /* Eval('NVM-CCR-015','FRBDF3C9P482')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF3C9P482__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF3C9P482')*/
  /* Eval('NVM-CCR-014','FRBDF3C9P482')*/
  /* Eval('NVM-CCR-018','FRBDF3C9P482')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF3C9P482')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF3C9P482')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF3C9P482')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 363 */
{
  
  /* Eval('NVM-CCR-027','FRBDF3C9P483')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF3C9P483')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF3C9P483')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF3C9P483')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF3C9P483')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF3C9P483')*/
  
  /* Eval('NVM-CCR-008','FRBDF3C9P483')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF3C9P483')*/
  /* Eval('NVM-CCR-010','FRBDF3C9P483')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF3C9P483')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF3C9P483')*/
  
  /* Eval('NvM-ICR-072','FRBDF3C9P483')*/
  
  /* Eval('NVM-CCR-034','FRBDF3C9P483')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF3C9P483')*/
  (uint16)0x2D6,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[249],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk363CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF3C9P483')*/
  /* Eval('NVM-CCR-015','FRBDF3C9P483')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF3C9P483__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF3C9P483')*/
  /* Eval('NVM-CCR-014','FRBDF3C9P483')*/
  /* Eval('NVM-CCR-018','FRBDF3C9P483')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF3C9P483')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF3C9P483')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF3C9P483')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 364 */
{
  
  /* Eval('NVM-CCR-027','MISSF3CD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MISSF3CD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MISSF3CD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MISSF3CD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MISSF3CD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MISSF3CD')*/
  
  /* Eval('NVM-CCR-008','MISSF3CD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MISSF3CD')*/
  /* Eval('NVM-CCR-010','MISSF3CD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MISSF3CD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MISSF3CD')*/
  
  /* Eval('NvM-ICR-072','MISSF3CD')*/
  
  /* Eval('NVM-CCR-034','MISSF3CD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MISSF3CD')*/
  (uint16)0x2D8,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[250],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk364CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MISSF3CD')*/
  /* Eval('NVM-CCR-015','MISSF3CD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_MissF3CD__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MISSF3CD')*/
  /* Eval('NVM-CCR-014','MISSF3CD')*/
  /* Eval('NVM-CCR-018','MISSF3CD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MISSF3CD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MISSF3CD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MISSF3CD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 365 */
{
  
  /* Eval('NVM-CCR-027','SHOF3CD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SHOF3CD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SHOF3CD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SHOF3CD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SHOF3CD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SHOF3CD')*/
  
  /* Eval('NVM-CCR-008','SHOF3CD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SHOF3CD')*/
  /* Eval('NVM-CCR-010','SHOF3CD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SHOF3CD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SHOF3CD')*/
  
  /* Eval('NvM-ICR-072','SHOF3CD')*/
  
  /* Eval('NVM-CCR-034','SHOF3CD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SHOF3CD')*/
  (uint16)0x2DA,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[251],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk365CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SHOF3CD')*/
  /* Eval('NVM-CCR-015','SHOF3CD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ShoF3CD__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SHOF3CD')*/
  /* Eval('NVM-CCR-014','SHOF3CD')*/
  /* Eval('NVM-CCR-018','SHOF3CD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SHOF3CD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SHOF3CD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SHOF3CD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 366 */
{
  
  /* Eval('NVM-CCR-027','INVLDF3CDP225')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF3CDP225')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF3CDP225')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF3CDP225')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF3CDP225')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF3CDP225')*/
  
  /* Eval('NVM-CCR-008','INVLDF3CDP225')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF3CDP225')*/
  /* Eval('NVM-CCR-010','INVLDF3CDP225')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF3CDP225')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF3CDP225')*/
  
  /* Eval('NvM-ICR-072','INVLDF3CDP225')*/
  
  /* Eval('NVM-CCR-034','INVLDF3CDP225')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF3CDP225')*/
  (uint16)0x2DC,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[252],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk366CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF3CDP225')*/
  /* Eval('NVM-CCR-015','INVLDF3CDP225')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF3CDP225__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF3CDP225')*/
  /* Eval('NVM-CCR-014','INVLDF3CDP225')*/
  /* Eval('NVM-CCR-018','INVLDF3CDP225')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF3CDP225')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF3CDP225')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF3CDP225')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 367 */
{
  
  /* Eval('NVM-CCR-027','INVLDF3CDP515')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF3CDP515')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF3CDP515')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF3CDP515')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF3CDP515')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF3CDP515')*/
  
  /* Eval('NVM-CCR-008','INVLDF3CDP515')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF3CDP515')*/
  /* Eval('NVM-CCR-010','INVLDF3CDP515')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF3CDP515')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF3CDP515')*/
  
  /* Eval('NvM-ICR-072','INVLDF3CDP515')*/
  
  /* Eval('NVM-CCR-034','INVLDF3CDP515')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF3CDP515')*/
  (uint16)0x2DE,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[253],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk367CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF3CDP515')*/
  /* Eval('NVM-CCR-015','INVLDF3CDP515')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF3CDP515__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF3CDP515')*/
  /* Eval('NVM-CCR-014','INVLDF3CDP515')*/
  /* Eval('NVM-CCR-018','INVLDF3CDP515')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF3CDP515')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF3CDP515')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF3CDP515')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 368 */
{
  
  /* Eval('NVM-CCR-027','INVLDF3CDP319')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF3CDP319')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF3CDP319')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF3CDP319')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF3CDP319')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF3CDP319')*/
  
  /* Eval('NVM-CCR-008','INVLDF3CDP319')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF3CDP319')*/
  /* Eval('NVM-CCR-010','INVLDF3CDP319')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF3CDP319')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF3CDP319')*/
  
  /* Eval('NvM-ICR-072','INVLDF3CDP319')*/
  
  /* Eval('NVM-CCR-034','INVLDF3CDP319')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF3CDP319')*/
  (uint16)0x2E0,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[254],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk368CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF3CDP319')*/
  /* Eval('NVM-CCR-015','INVLDF3CDP319')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF3CDP319__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF3CDP319')*/
  /* Eval('NVM-CCR-014','INVLDF3CDP319')*/
  /* Eval('NVM-CCR-018','INVLDF3CDP319')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF3CDP319')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF3CDP319')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF3CDP319')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 369 */
{
  
  /* Eval('NVM-CCR-027','FRBDF3CDPM1387')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF3CDPM1387')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF3CDPM1387')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF3CDPM1387')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF3CDPM1387')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF3CDPM1387')*/
  
  /* Eval('NVM-CCR-008','FRBDF3CDPM1387')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF3CDPM1387')*/
  /* Eval('NVM-CCR-010','FRBDF3CDPM1387')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF3CDPM1387')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF3CDPM1387')*/
  
  /* Eval('NvM-ICR-072','FRBDF3CDPM1387')*/
  
  /* Eval('NVM-CCR-034','FRBDF3CDPM1387')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF3CDPM1387')*/
  (uint16)0x2E2,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[255],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk369CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF3CDPM1387')*/
  /* Eval('NVM-CCR-015','FRBDF3CDPM1387')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF3CDPM1387__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF3CDPM1387')*/
  /* Eval('NVM-CCR-014','FRBDF3CDPM1387')*/
  /* Eval('NVM-CCR-018','FRBDF3CDPM1387')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF3CDPM1387')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF3CDPM1387')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF3CDPM1387')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 370 */
{
  
  /* Eval('NVM-CCR-027','FRBDF3CDP319')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF3CDP319')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF3CDP319')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF3CDP319')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF3CDP319')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF3CDP319')*/
  
  /* Eval('NVM-CCR-008','FRBDF3CDP319')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF3CDP319')*/
  /* Eval('NVM-CCR-010','FRBDF3CDP319')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF3CDP319')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF3CDP319')*/
  
  /* Eval('NvM-ICR-072','FRBDF3CDP319')*/
  
  /* Eval('NVM-CCR-034','FRBDF3CDP319')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF3CDP319')*/
  (uint16)0x2E4,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[256],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk370CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF3CDP319')*/
  /* Eval('NVM-CCR-015','FRBDF3CDP319')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF3CDP319__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF3CDP319')*/
  /* Eval('NVM-CCR-014','FRBDF3CDP319')*/
  /* Eval('NVM-CCR-018','FRBDF3CDP319')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF3CDP319')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF3CDP319')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF3CDP319')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 371 */
{
  
  /* Eval('NVM-CCR-027','MISSF412')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MISSF412')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MISSF412')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MISSF412')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MISSF412')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MISSF412')*/
  
  /* Eval('NVM-CCR-008','MISSF412')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MISSF412')*/
  /* Eval('NVM-CCR-010','MISSF412')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MISSF412')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MISSF412')*/
  
  /* Eval('NvM-ICR-072','MISSF412')*/
  
  /* Eval('NVM-CCR-034','MISSF412')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MISSF412')*/
  (uint16)0x2E6,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[257],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk371CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MISSF412')*/
  /* Eval('NVM-CCR-015','MISSF412')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_MissF412__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MISSF412')*/
  /* Eval('NVM-CCR-014','MISSF412')*/
  /* Eval('NVM-CCR-018','MISSF412')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MISSF412')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MISSF412')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MISSF412')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 372 */
{
  
  /* Eval('NVM-CCR-027','SHOF412')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SHOF412')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SHOF412')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SHOF412')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SHOF412')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SHOF412')*/
  
  /* Eval('NVM-CCR-008','SHOF412')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SHOF412')*/
  /* Eval('NVM-CCR-010','SHOF412')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SHOF412')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SHOF412')*/
  
  /* Eval('NvM-ICR-072','SHOF412')*/
  
  /* Eval('NVM-CCR-034','SHOF412')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SHOF412')*/
  (uint16)0x2E8,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[258],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk372CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SHOF412')*/
  /* Eval('NVM-CCR-015','SHOF412')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ShoF412__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SHOF412')*/
  /* Eval('NVM-CCR-014','SHOF412')*/
  /* Eval('NVM-CCR-018','SHOF412')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SHOF412')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SHOF412')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SHOF412')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 373 */
{
  
  /* Eval('NVM-CCR-027','INVLDF412P040')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF412P040')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF412P040')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF412P040')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF412P040')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF412P040')*/
  
  /* Eval('NVM-CCR-008','INVLDF412P040')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF412P040')*/
  /* Eval('NVM-CCR-010','INVLDF412P040')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF412P040')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF412P040')*/
  
  /* Eval('NvM-ICR-072','INVLDF412P040')*/
  
  /* Eval('NVM-CCR-034','INVLDF412P040')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF412P040')*/
  (uint16)0x2EA,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[259],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk373CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF412P040')*/
  /* Eval('NVM-CCR-015','INVLDF412P040')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF412P040__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF412P040')*/
  /* Eval('NVM-CCR-014','INVLDF412P040')*/
  /* Eval('NVM-CCR-018','INVLDF412P040')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF412P040')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF412P040')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF412P040')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 374 */
{
  
  /* Eval('NVM-CCR-027','MISSF432')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MISSF432')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MISSF432')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MISSF432')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MISSF432')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MISSF432')*/
  
  /* Eval('NVM-CCR-008','MISSF432')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MISSF432')*/
  /* Eval('NVM-CCR-010','MISSF432')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MISSF432')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MISSF432')*/
  
  /* Eval('NvM-ICR-072','MISSF432')*/
  
  /* Eval('NVM-CCR-034','MISSF432')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MISSF432')*/
  (uint16)0x2EC,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[260],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk374CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MISSF432')*/
  /* Eval('NVM-CCR-015','MISSF432')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_MissF432__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MISSF432')*/
  /* Eval('NVM-CCR-014','MISSF432')*/
  /* Eval('NVM-CCR-018','MISSF432')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MISSF432')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MISSF432')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MISSF432')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 375 */
{
  
  /* Eval('NVM-CCR-027','SHOF432')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SHOF432')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SHOF432')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SHOF432')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SHOF432')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SHOF432')*/
  
  /* Eval('NVM-CCR-008','SHOF432')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SHOF432')*/
  /* Eval('NVM-CCR-010','SHOF432')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SHOF432')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SHOF432')*/
  
  /* Eval('NvM-ICR-072','SHOF432')*/
  
  /* Eval('NVM-CCR-034','SHOF432')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SHOF432')*/
  (uint16)0x2EE,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[261],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk375CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SHOF432')*/
  /* Eval('NVM-CCR-015','SHOF432')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ShoF432__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SHOF432')*/
  /* Eval('NVM-CCR-014','SHOF432')*/
  /* Eval('NVM-CCR-018','SHOF432')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SHOF432')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SHOF432')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SHOF432')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 376 */
{
  
  /* Eval('NVM-CCR-027','INVLDF432P214')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF432P214')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF432P214')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF432P214')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF432P214')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF432P214')*/
  
  /* Eval('NVM-CCR-008','INVLDF432P214')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF432P214')*/
  /* Eval('NVM-CCR-010','INVLDF432P214')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF432P214')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF432P214')*/
  
  /* Eval('NvM-ICR-072','INVLDF432P214')*/
  
  /* Eval('NVM-CCR-034','INVLDF432P214')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF432P214')*/
  (uint16)0x2F0,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[262],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk376CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF432P214')*/
  /* Eval('NVM-CCR-015','INVLDF432P214')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF432P214__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF432P214')*/
  /* Eval('NVM-CCR-014','INVLDF432P214')*/
  /* Eval('NVM-CCR-018','INVLDF432P214')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF432P214')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF432P214')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF432P214')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 377 */
{
  
  /* Eval('NVM-CCR-027','FRBDF432P249')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF432P249')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF432P249')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF432P249')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF432P249')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF432P249')*/
  
  /* Eval('NVM-CCR-008','FRBDF432P249')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF432P249')*/
  /* Eval('NVM-CCR-010','FRBDF432P249')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF432P249')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF432P249')*/
  
  /* Eval('NvM-ICR-072','FRBDF432P249')*/
  
  /* Eval('NVM-CCR-034','FRBDF432P249')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF432P249')*/
  (uint16)0x2F2,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[263],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk377CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF432P249')*/
  /* Eval('NVM-CCR-015','FRBDF432P249')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF432P249__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF432P249')*/
  /* Eval('NVM-CCR-014','FRBDF432P249')*/
  /* Eval('NVM-CCR-018','FRBDF432P249')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF432P249')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF432P249')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF432P249')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 378 */
{
  
  /* Eval('NVM-CCR-027','FRBDF432P251')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF432P251')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF432P251')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF432P251')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF432P251')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF432P251')*/
  
  /* Eval('NVM-CCR-008','FRBDF432P251')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF432P251')*/
  /* Eval('NVM-CCR-010','FRBDF432P251')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF432P251')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF432P251')*/
  
  /* Eval('NvM-ICR-072','FRBDF432P251')*/
  
  /* Eval('NVM-CCR-034','FRBDF432P251')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF432P251')*/
  (uint16)0x2F4,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[264],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk378CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF432P251')*/
  /* Eval('NVM-CCR-015','FRBDF432P251')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF432P251__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF432P251')*/
  /* Eval('NVM-CCR-014','FRBDF432P251')*/
  /* Eval('NVM-CCR-018','FRBDF432P251')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF432P251')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF432P251')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF432P251')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 379 */
{
  
  /* Eval('NVM-CCR-027','FRBDF432P402')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF432P402')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF432P402')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF432P402')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF432P402')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF432P402')*/
  
  /* Eval('NVM-CCR-008','FRBDF432P402')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF432P402')*/
  /* Eval('NVM-CCR-010','FRBDF432P402')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF432P402')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF432P402')*/
  
  /* Eval('NvM-ICR-072','FRBDF432P402')*/
  
  /* Eval('NVM-CCR-034','FRBDF432P402')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF432P402')*/
  (uint16)0x2F6,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[265],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk379CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF432P402')*/
  /* Eval('NVM-CCR-015','FRBDF432P402')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF432P402__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF432P402')*/
  /* Eval('NVM-CCR-014','FRBDF432P402')*/
  /* Eval('NVM-CCR-018','FRBDF432P402')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF432P402')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF432P402')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF432P402')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 380 */
{
  
  /* Eval('NVM-CCR-027','FRBDF432P368')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF432P368')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF432P368')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF432P368')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF432P368')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF432P368')*/
  
  /* Eval('NVM-CCR-008','FRBDF432P368')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF432P368')*/
  /* Eval('NVM-CCR-010','FRBDF432P368')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF432P368')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF432P368')*/
  
  /* Eval('NvM-ICR-072','FRBDF432P368')*/
  
  /* Eval('NVM-CCR-034','FRBDF432P368')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF432P368')*/
  (uint16)0x2F8,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[266],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk380CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF432P368')*/
  /* Eval('NVM-CCR-015','FRBDF432P368')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF432P368__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF432P368')*/
  /* Eval('NVM-CCR-014','FRBDF432P368')*/
  /* Eval('NVM-CCR-018','FRBDF432P368')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF432P368')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF432P368')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF432P368')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 381 */
{
  
  /* Eval('NVM-CCR-027','FRBDF432P369')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF432P369')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF432P369')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF432P369')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF432P369')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF432P369')*/
  
  /* Eval('NVM-CCR-008','FRBDF432P369')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF432P369')*/
  /* Eval('NVM-CCR-010','FRBDF432P369')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF432P369')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF432P369')*/
  
  /* Eval('NvM-ICR-072','FRBDF432P369')*/
  
  /* Eval('NVM-CCR-034','FRBDF432P369')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF432P369')*/
  (uint16)0x2FA,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[267],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk381CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF432P369')*/
  /* Eval('NVM-CCR-015','FRBDF432P369')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF432P369__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF432P369')*/
  /* Eval('NVM-CCR-014','FRBDF432P369')*/
  /* Eval('NVM-CCR-018','FRBDF432P369')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF432P369')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF432P369')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF432P369')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 382 */
{
  
  /* Eval('NVM-CCR-027','FRBDF432PM1424')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF432PM1424')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF432PM1424')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF432PM1424')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF432PM1424')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF432PM1424')*/
  
  /* Eval('NVM-CCR-008','FRBDF432PM1424')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF432PM1424')*/
  /* Eval('NVM-CCR-010','FRBDF432PM1424')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF432PM1424')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF432PM1424')*/
  
  /* Eval('NvM-ICR-072','FRBDF432PM1424')*/
  
  /* Eval('NVM-CCR-034','FRBDF432PM1424')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF432PM1424')*/
  (uint16)0x2FC,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[268],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk382CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF432PM1424')*/
  /* Eval('NVM-CCR-015','FRBDF432PM1424')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF432PM1424__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF432PM1424')*/
  /* Eval('NVM-CCR-014','FRBDF432PM1424')*/
  /* Eval('NVM-CCR-018','FRBDF432PM1424')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF432PM1424')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF432PM1424')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF432PM1424')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 383 */
{
  
  /* Eval('NVM-CCR-027','MISSF44D')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MISSF44D')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MISSF44D')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MISSF44D')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MISSF44D')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MISSF44D')*/
  
  /* Eval('NVM-CCR-008','MISSF44D')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MISSF44D')*/
  /* Eval('NVM-CCR-010','MISSF44D')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MISSF44D')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MISSF44D')*/
  
  /* Eval('NvM-ICR-072','MISSF44D')*/
  
  /* Eval('NVM-CCR-034','MISSF44D')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MISSF44D')*/
  (uint16)0x2FE,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[269],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk383CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MISSF44D')*/
  /* Eval('NVM-CCR-015','MISSF44D')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_MissF44D__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MISSF44D')*/
  /* Eval('NVM-CCR-014','MISSF44D')*/
  /* Eval('NVM-CCR-018','MISSF44D')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MISSF44D')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MISSF44D')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MISSF44D')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 384 */
{
  
  /* Eval('NVM-CCR-027','SHOF44D')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SHOF44D')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SHOF44D')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SHOF44D')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SHOF44D')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SHOF44D')*/
  
  /* Eval('NVM-CCR-008','SHOF44D')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SHOF44D')*/
  /* Eval('NVM-CCR-010','SHOF44D')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SHOF44D')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SHOF44D')*/
  
  /* Eval('NvM-ICR-072','SHOF44D')*/
  
  /* Eval('NVM-CCR-034','SHOF44D')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SHOF44D')*/
  (uint16)0x300,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[270],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk384CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SHOF44D')*/
  /* Eval('NVM-CCR-015','SHOF44D')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ShoF44D__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SHOF44D')*/
  /* Eval('NVM-CCR-014','SHOF44D')*/
  /* Eval('NVM-CCR-018','SHOF44D')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SHOF44D')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SHOF44D')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SHOF44D')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 385 */
{
  
  /* Eval('NVM-CCR-027','INVLDF44DFP0535')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF44DFP0535')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF44DFP0535')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF44DFP0535')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF44DFP0535')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF44DFP0535')*/
  
  /* Eval('NVM-CCR-008','INVLDF44DFP0535')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF44DFP0535')*/
  /* Eval('NVM-CCR-010','INVLDF44DFP0535')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF44DFP0535')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF44DFP0535')*/
  
  /* Eval('NvM-ICR-072','INVLDF44DFP0535')*/
  
  /* Eval('NVM-CCR-034','INVLDF44DFP0535')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF44DFP0535')*/
  (uint16)0x302,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[271],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk385CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF44DFP0535')*/
  /* Eval('NVM-CCR-015','INVLDF44DFP0535')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF44DFP0535__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF44DFP0535')*/
  /* Eval('NVM-CCR-014','INVLDF44DFP0535')*/
  /* Eval('NVM-CCR-018','INVLDF44DFP0535')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF44DFP0535')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF44DFP0535')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF44DFP0535')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 386 */
{
  
  /* Eval('NVM-CCR-027','INVLDF44DP330')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF44DP330')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF44DP330')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF44DP330')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF44DP330')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF44DP330')*/
  
  /* Eval('NVM-CCR-008','INVLDF44DP330')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF44DP330')*/
  /* Eval('NVM-CCR-010','INVLDF44DP330')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF44DP330')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF44DP330')*/
  
  /* Eval('NvM-ICR-072','INVLDF44DP330')*/
  
  /* Eval('NVM-CCR-034','INVLDF44DP330')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF44DP330')*/
  (uint16)0x304,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[272],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk386CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF44DP330')*/
  /* Eval('NVM-CCR-015','INVLDF44DP330')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF44DP330__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF44DP330')*/
  /* Eval('NVM-CCR-014','INVLDF44DP330')*/
  /* Eval('NVM-CCR-018','INVLDF44DP330')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF44DP330')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF44DP330')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF44DP330')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 387 */
{
  
  /* Eval('NVM-CCR-027','INVLDF44DP331')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF44DP331')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF44DP331')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF44DP331')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF44DP331')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF44DP331')*/
  
  /* Eval('NVM-CCR-008','INVLDF44DP331')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF44DP331')*/
  /* Eval('NVM-CCR-010','INVLDF44DP331')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF44DP331')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF44DP331')*/
  
  /* Eval('NvM-ICR-072','INVLDF44DP331')*/
  
  /* Eval('NVM-CCR-034','INVLDF44DP331')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF44DP331')*/
  (uint16)0x306,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[273],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk387CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF44DP331')*/
  /* Eval('NVM-CCR-015','INVLDF44DP331')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF44DP331__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF44DP331')*/
  /* Eval('NVM-CCR-014','INVLDF44DP331')*/
  /* Eval('NVM-CCR-018','INVLDF44DP331')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF44DP331')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF44DP331')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF44DP331')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 388 */
{
  
  /* Eval('NVM-CCR-027','INVLDF44DP354')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF44DP354')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF44DP354')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF44DP354')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF44DP354')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF44DP354')*/
  
  /* Eval('NVM-CCR-008','INVLDF44DP354')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF44DP354')*/
  /* Eval('NVM-CCR-010','INVLDF44DP354')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF44DP354')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF44DP354')*/
  
  /* Eval('NvM-ICR-072','INVLDF44DP354')*/
  
  /* Eval('NVM-CCR-034','INVLDF44DP354')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF44DP354')*/
  (uint16)0x308,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[274],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk388CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF44DP354')*/
  /* Eval('NVM-CCR-015','INVLDF44DP354')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF44DP354__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF44DP354')*/
  /* Eval('NVM-CCR-014','INVLDF44DP354')*/
  /* Eval('NVM-CCR-018','INVLDF44DP354')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF44DP354')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF44DP354')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF44DP354')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 389 */
{
  
  /* Eval('NVM-CCR-027','FRBDF44DP354')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF44DP354')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF44DP354')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF44DP354')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF44DP354')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF44DP354')*/
  
  /* Eval('NVM-CCR-008','FRBDF44DP354')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF44DP354')*/
  /* Eval('NVM-CCR-010','FRBDF44DP354')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF44DP354')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF44DP354')*/
  
  /* Eval('NvM-ICR-072','FRBDF44DP354')*/
  
  /* Eval('NVM-CCR-034','FRBDF44DP354')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF44DP354')*/
  (uint16)0x30A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[275],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk389CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF44DP354')*/
  /* Eval('NVM-CCR-015','FRBDF44DP354')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF44DP354__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF44DP354')*/
  /* Eval('NVM-CCR-014','FRBDF44DP354')*/
  /* Eval('NVM-CCR-018','FRBDF44DP354')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF44DP354')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF44DP354')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF44DP354')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 390 */
{
  
  /* Eval('NVM-CCR-027','BVABSENT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','BVABSENT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','BVABSENT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','BVABSENT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','BVABSENT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','BVABSENT')*/
  
  /* Eval('NVM-CCR-008','BVABSENT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','BVABSENT')*/
  /* Eval('NVM-CCR-010','BVABSENT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','BVABSENT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','BVABSENT')*/
  
  /* Eval('NvM-ICR-072','BVABSENT')*/
  
  /* Eval('NVM-CCR-034','BVABSENT')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','BVABSENT')*/
  (uint16)0x30C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[276],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk390CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','BVABSENT')*/
  /* Eval('NVM-CCR-015','BVABSENT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_BVAbsent__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','BVABSENT')*/
  /* Eval('NVM-CCR-014','BVABSENT')*/
  /* Eval('NVM-CCR-018','BVABSENT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','BVABSENT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','BVABSENT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','BVABSENT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 391 */
{
  
  /* Eval('NVM-CCR-027','MISSF489')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MISSF489')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MISSF489')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MISSF489')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MISSF489')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MISSF489')*/
  
  /* Eval('NVM-CCR-008','MISSF489')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MISSF489')*/
  /* Eval('NVM-CCR-010','MISSF489')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MISSF489')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MISSF489')*/
  
  /* Eval('NvM-ICR-072','MISSF489')*/
  
  /* Eval('NVM-CCR-034','MISSF489')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MISSF489')*/
  (uint16)0x30E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[277],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk391CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MISSF489')*/
  /* Eval('NVM-CCR-015','MISSF489')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_MissF489__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MISSF489')*/
  /* Eval('NVM-CCR-014','MISSF489')*/
  /* Eval('NVM-CCR-018','MISSF489')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MISSF489')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MISSF489')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MISSF489')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 392 */
{
  
  /* Eval('NVM-CCR-027','SHOF489')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SHOF489')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SHOF489')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SHOF489')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SHOF489')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SHOF489')*/
  
  /* Eval('NVM-CCR-008','SHOF489')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SHOF489')*/
  /* Eval('NVM-CCR-010','SHOF489')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SHOF489')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SHOF489')*/
  
  /* Eval('NvM-ICR-072','SHOF489')*/
  
  /* Eval('NVM-CCR-034','SHOF489')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SHOF489')*/
  (uint16)0x310,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[278],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk392CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SHOF489')*/
  /* Eval('NVM-CCR-015','SHOF489')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ShoF489__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SHOF489')*/
  /* Eval('NVM-CCR-014','SHOF489')*/
  /* Eval('NVM-CCR-018','SHOF489')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SHOF489')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SHOF489')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SHOF489')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 393 */
{
  
  /* Eval('NVM-CCR-027','INVLDF489P102')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF489P102')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF489P102')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF489P102')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF489P102')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF489P102')*/
  
  /* Eval('NVM-CCR-008','INVLDF489P102')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF489P102')*/
  /* Eval('NVM-CCR-010','INVLDF489P102')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF489P102')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF489P102')*/
  
  /* Eval('NvM-ICR-072','INVLDF489P102')*/
  
  /* Eval('NVM-CCR-034','INVLDF489P102')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF489P102')*/
  (uint16)0x312,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[279],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk393CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF489P102')*/
  /* Eval('NVM-CCR-015','INVLDF489P102')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF489P102__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF489P102')*/
  /* Eval('NVM-CCR-014','INVLDF489P102')*/
  /* Eval('NVM-CCR-018','INVLDF489P102')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF489P102')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF489P102')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF489P102')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 394 */
{
  
  /* Eval('NVM-CCR-027','INVLDF489P254')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF489P254')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF489P254')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF489P254')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF489P254')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF489P254')*/
  
  /* Eval('NVM-CCR-008','INVLDF489P254')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF489P254')*/
  /* Eval('NVM-CCR-010','INVLDF489P254')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF489P254')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF489P254')*/
  
  /* Eval('NvM-ICR-072','INVLDF489P254')*/
  
  /* Eval('NVM-CCR-034','INVLDF489P254')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF489P254')*/
  (uint16)0x314,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[280],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk394CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF489P254')*/
  /* Eval('NVM-CCR-015','INVLDF489P254')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF489P254__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF489P254')*/
  /* Eval('NVM-CCR-014','INVLDF489P254')*/
  /* Eval('NVM-CCR-018','INVLDF489P254')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF489P254')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF489P254')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF489P254')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 395 */
{
  
  /* Eval('NVM-CCR-027','INVLDF489P218')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF489P218')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF489P218')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF489P218')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF489P218')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF489P218')*/
  
  /* Eval('NVM-CCR-008','INVLDF489P218')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF489P218')*/
  /* Eval('NVM-CCR-010','INVLDF489P218')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF489P218')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF489P218')*/
  
  /* Eval('NvM-ICR-072','INVLDF489P218')*/
  
  /* Eval('NVM-CCR-034','INVLDF489P218')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF489P218')*/
  (uint16)0x316,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[281],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk395CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF489P218')*/
  /* Eval('NVM-CCR-015','INVLDF489P218')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF489P218__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF489P218')*/
  /* Eval('NVM-CCR-014','INVLDF489P218')*/
  /* Eval('NVM-CCR-018','INVLDF489P218')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF489P218')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF489P218')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF489P218')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 396 */
{
  
  /* Eval('NVM-CCR-027','FRBDF489P254')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF489P254')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF489P254')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF489P254')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF489P254')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF489P254')*/
  
  /* Eval('NVM-CCR-008','FRBDF489P254')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF489P254')*/
  /* Eval('NVM-CCR-010','FRBDF489P254')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF489P254')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF489P254')*/
  
  /* Eval('NvM-ICR-072','FRBDF489P254')*/
  
  /* Eval('NVM-CCR-034','FRBDF489P254')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF489P254')*/
  (uint16)0x318,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[282],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk396CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF489P254')*/
  /* Eval('NVM-CCR-015','FRBDF489P254')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF489P254__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF489P254')*/
  /* Eval('NVM-CCR-014','FRBDF489P254')*/
  /* Eval('NVM-CCR-018','FRBDF489P254')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF489P254')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF489P254')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF489P254')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 397 */
{
  
  /* Eval('NVM-CCR-027','FRBDF489P218')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF489P218')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF489P218')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF489P218')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF489P218')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF489P218')*/
  
  /* Eval('NVM-CCR-008','FRBDF489P218')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF489P218')*/
  /* Eval('NVM-CCR-010','FRBDF489P218')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF489P218')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF489P218')*/
  
  /* Eval('NvM-ICR-072','FRBDF489P218')*/
  
  /* Eval('NVM-CCR-034','FRBDF489P218')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF489P218')*/
  (uint16)0x31A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[283],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk397CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF489P218')*/
  /* Eval('NVM-CCR-015','FRBDF489P218')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF489P218__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF489P218')*/
  /* Eval('NVM-CCR-014','FRBDF489P218')*/
  /* Eval('NVM-CCR-018','FRBDF489P218')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF489P218')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF489P218')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF489P218')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 398 */
{
  
  /* Eval('NVM-CCR-027','MISSF492')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MISSF492')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MISSF492')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MISSF492')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MISSF492')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MISSF492')*/
  
  /* Eval('NVM-CCR-008','MISSF492')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MISSF492')*/
  /* Eval('NVM-CCR-010','MISSF492')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MISSF492')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MISSF492')*/
  
  /* Eval('NvM-ICR-072','MISSF492')*/
  
  /* Eval('NVM-CCR-034','MISSF492')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MISSF492')*/
  (uint16)0x31C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[284],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk398CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MISSF492')*/
  /* Eval('NVM-CCR-015','MISSF492')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_MissF492__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MISSF492')*/
  /* Eval('NVM-CCR-014','MISSF492')*/
  /* Eval('NVM-CCR-018','MISSF492')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MISSF492')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MISSF492')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MISSF492')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 399 */
{
  
  /* Eval('NVM-CCR-027','SHOF492')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SHOF492')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SHOF492')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SHOF492')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SHOF492')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SHOF492')*/
  
  /* Eval('NVM-CCR-008','SHOF492')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SHOF492')*/
  /* Eval('NVM-CCR-010','SHOF492')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SHOF492')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SHOF492')*/
  
  /* Eval('NvM-ICR-072','SHOF492')*/
  
  /* Eval('NVM-CCR-034','SHOF492')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SHOF492')*/
  (uint16)0x31E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[285],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk399CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SHOF492')*/
  /* Eval('NVM-CCR-015','SHOF492')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ShoF492__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SHOF492')*/
  /* Eval('NVM-CCR-014','SHOF492')*/
  /* Eval('NVM-CCR-018','SHOF492')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SHOF492')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SHOF492')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SHOF492')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 400 */
{
  
  /* Eval('NVM-CCR-027','MISSF495')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MISSF495')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MISSF495')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MISSF495')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MISSF495')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MISSF495')*/
  
  /* Eval('NVM-CCR-008','MISSF495')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MISSF495')*/
  /* Eval('NVM-CCR-010','MISSF495')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MISSF495')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MISSF495')*/
  
  /* Eval('NvM-ICR-072','MISSF495')*/
  
  /* Eval('NVM-CCR-034','MISSF495')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MISSF495')*/
  (uint16)0x320,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[286],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk400CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MISSF495')*/
  /* Eval('NVM-CCR-015','MISSF495')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_MissF495__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MISSF495')*/
  /* Eval('NVM-CCR-014','MISSF495')*/
  /* Eval('NVM-CCR-018','MISSF495')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MISSF495')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MISSF495')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MISSF495')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 401 */
{
  
  /* Eval('NVM-CCR-027','SHOF495')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SHOF495')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SHOF495')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SHOF495')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SHOF495')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SHOF495')*/
  
  /* Eval('NVM-CCR-008','SHOF495')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SHOF495')*/
  /* Eval('NVM-CCR-010','SHOF495')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SHOF495')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SHOF495')*/
  
  /* Eval('NvM-ICR-072','SHOF495')*/
  
  /* Eval('NVM-CCR-034','SHOF495')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SHOF495')*/
  (uint16)0x322,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[287],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk401CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SHOF495')*/
  /* Eval('NVM-CCR-015','SHOF495')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ShoF495__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SHOF495')*/
  /* Eval('NVM-CCR-014','SHOF495')*/
  /* Eval('NVM-CCR-018','SHOF495')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SHOF495')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SHOF495')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SHOF495')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 402 */
{
  
  /* Eval('NVM-CCR-027','MISSF4B2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MISSF4B2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MISSF4B2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MISSF4B2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MISSF4B2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MISSF4B2')*/
  
  /* Eval('NVM-CCR-008','MISSF4B2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MISSF4B2')*/
  /* Eval('NVM-CCR-010','MISSF4B2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MISSF4B2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MISSF4B2')*/
  
  /* Eval('NvM-ICR-072','MISSF4B2')*/
  
  /* Eval('NVM-CCR-034','MISSF4B2')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MISSF4B2')*/
  (uint16)0x324,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[288],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk402CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MISSF4B2')*/
  /* Eval('NVM-CCR-015','MISSF4B2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_MissF4B2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MISSF4B2')*/
  /* Eval('NVM-CCR-014','MISSF4B2')*/
  /* Eval('NVM-CCR-018','MISSF4B2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MISSF4B2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MISSF4B2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MISSF4B2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 403 */
{
  
  /* Eval('NVM-CCR-027','SHOF4B2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SHOF4B2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SHOF4B2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SHOF4B2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SHOF4B2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SHOF4B2')*/
  
  /* Eval('NVM-CCR-008','SHOF4B2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SHOF4B2')*/
  /* Eval('NVM-CCR-010','SHOF4B2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SHOF4B2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SHOF4B2')*/
  
  /* Eval('NvM-ICR-072','SHOF4B2')*/
  
  /* Eval('NVM-CCR-034','SHOF4B2')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SHOF4B2')*/
  (uint16)0x326,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[289],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk403CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SHOF4B2')*/
  /* Eval('NVM-CCR-015','SHOF4B2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ShoF4B2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SHOF4B2')*/
  /* Eval('NVM-CCR-014','SHOF4B2')*/
  /* Eval('NVM-CCR-018','SHOF4B2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SHOF4B2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SHOF4B2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SHOF4B2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 404 */
{
  
  /* Eval('NVM-CCR-027','MISSF4D2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MISSF4D2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MISSF4D2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MISSF4D2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MISSF4D2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MISSF4D2')*/
  
  /* Eval('NVM-CCR-008','MISSF4D2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MISSF4D2')*/
  /* Eval('NVM-CCR-010','MISSF4D2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MISSF4D2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MISSF4D2')*/
  
  /* Eval('NvM-ICR-072','MISSF4D2')*/
  
  /* Eval('NVM-CCR-034','MISSF4D2')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MISSF4D2')*/
  (uint16)0x328,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[290],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk404CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MISSF4D2')*/
  /* Eval('NVM-CCR-015','MISSF4D2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_MissF4D2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MISSF4D2')*/
  /* Eval('NVM-CCR-014','MISSF4D2')*/
  /* Eval('NVM-CCR-018','MISSF4D2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MISSF4D2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MISSF4D2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MISSF4D2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 405 */
{
  
  /* Eval('NVM-CCR-027','SHOF4D2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SHOF4D2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SHOF4D2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SHOF4D2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SHOF4D2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SHOF4D2')*/
  
  /* Eval('NVM-CCR-008','SHOF4D2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SHOF4D2')*/
  /* Eval('NVM-CCR-010','SHOF4D2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SHOF4D2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SHOF4D2')*/
  
  /* Eval('NvM-ICR-072','SHOF4D2')*/
  
  /* Eval('NVM-CCR-034','SHOF4D2')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SHOF4D2')*/
  (uint16)0x32A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[291],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk405CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SHOF4D2')*/
  /* Eval('NVM-CCR-015','SHOF4D2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ShoF4D2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SHOF4D2')*/
  /* Eval('NVM-CCR-014','SHOF4D2')*/
  /* Eval('NVM-CCR-018','SHOF4D2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SHOF4D2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SHOF4D2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SHOF4D2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 406 */
{
  
  /* Eval('NVM-CCR-027','MISSF4F2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MISSF4F2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MISSF4F2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MISSF4F2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MISSF4F2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MISSF4F2')*/
  
  /* Eval('NVM-CCR-008','MISSF4F2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MISSF4F2')*/
  /* Eval('NVM-CCR-010','MISSF4F2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MISSF4F2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MISSF4F2')*/
  
  /* Eval('NvM-ICR-072','MISSF4F2')*/
  
  /* Eval('NVM-CCR-034','MISSF4F2')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MISSF4F2')*/
  (uint16)0x32C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[292],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk406CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MISSF4F2')*/
  /* Eval('NVM-CCR-015','MISSF4F2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_MissF4F2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MISSF4F2')*/
  /* Eval('NVM-CCR-014','MISSF4F2')*/
  /* Eval('NVM-CCR-018','MISSF4F2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MISSF4F2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MISSF4F2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MISSF4F2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 407 */
{
  
  /* Eval('NVM-CCR-027','SHOF4F2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SHOF4F2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SHOF4F2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SHOF4F2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SHOF4F2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SHOF4F2')*/
  
  /* Eval('NVM-CCR-008','SHOF4F2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SHOF4F2')*/
  /* Eval('NVM-CCR-010','SHOF4F2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SHOF4F2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SHOF4F2')*/
  
  /* Eval('NvM-ICR-072','SHOF4F2')*/
  
  /* Eval('NVM-CCR-034','SHOF4F2')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SHOF4F2')*/
  (uint16)0x32E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[293],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk407CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SHOF4F2')*/
  /* Eval('NVM-CCR-015','SHOF4F2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ShoF4F2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SHOF4F2')*/
  /* Eval('NVM-CCR-014','SHOF4F2')*/
  /* Eval('NVM-CCR-018','SHOF4F2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SHOF4F2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SHOF4F2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SHOF4F2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 408 */
{
  
  /* Eval('NVM-CCR-027','INVLDF4F2P434')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF4F2P434')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF4F2P434')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF4F2P434')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF4F2P434')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF4F2P434')*/
  
  /* Eval('NVM-CCR-008','INVLDF4F2P434')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF4F2P434')*/
  /* Eval('NVM-CCR-010','INVLDF4F2P434')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF4F2P434')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF4F2P434')*/
  
  /* Eval('NvM-ICR-072','INVLDF4F2P434')*/
  
  /* Eval('NVM-CCR-034','INVLDF4F2P434')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF4F2P434')*/
  (uint16)0x330,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[294],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk408CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF4F2P434')*/
  /* Eval('NVM-CCR-015','INVLDF4F2P434')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF4F2P434__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF4F2P434')*/
  /* Eval('NVM-CCR-014','INVLDF4F2P434')*/
  /* Eval('NVM-CCR-018','INVLDF4F2P434')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF4F2P434')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF4F2P434')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF4F2P434')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 409 */
{
  
  /* Eval('NVM-CCR-027','INVLDF4F2P438')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF4F2P438')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF4F2P438')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF4F2P438')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF4F2P438')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF4F2P438')*/
  
  /* Eval('NVM-CCR-008','INVLDF4F2P438')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF4F2P438')*/
  /* Eval('NVM-CCR-010','INVLDF4F2P438')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF4F2P438')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF4F2P438')*/
  
  /* Eval('NvM-ICR-072','INVLDF4F2P438')*/
  
  /* Eval('NVM-CCR-034','INVLDF4F2P438')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF4F2P438')*/
  (uint16)0x332,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[295],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk409CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF4F2P438')*/
  /* Eval('NVM-CCR-015','INVLDF4F2P438')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF4F2P438__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF4F2P438')*/
  /* Eval('NVM-CCR-014','INVLDF4F2P438')*/
  /* Eval('NVM-CCR-018','INVLDF4F2P438')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF4F2P438')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF4F2P438')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF4F2P438')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 410 */
{
  
  /* Eval('NVM-CCR-027','INVLDF4F2P429')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF4F2P429')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF4F2P429')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF4F2P429')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF4F2P429')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF4F2P429')*/
  
  /* Eval('NVM-CCR-008','INVLDF4F2P429')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF4F2P429')*/
  /* Eval('NVM-CCR-010','INVLDF4F2P429')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF4F2P429')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF4F2P429')*/
  
  /* Eval('NvM-ICR-072','INVLDF4F2P429')*/
  
  /* Eval('NVM-CCR-034','INVLDF4F2P429')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF4F2P429')*/
  (uint16)0x334,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[296],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk410CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF4F2P429')*/
  /* Eval('NVM-CCR-015','INVLDF4F2P429')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF4F2P429__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF4F2P429')*/
  /* Eval('NVM-CCR-014','INVLDF4F2P429')*/
  /* Eval('NVM-CCR-018','INVLDF4F2P429')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF4F2P429')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF4F2P429')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF4F2P429')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 411 */
{
  
  /* Eval('NVM-CCR-027','INVLDF4F2P437')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF4F2P437')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF4F2P437')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF4F2P437')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF4F2P437')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF4F2P437')*/
  
  /* Eval('NVM-CCR-008','INVLDF4F2P437')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF4F2P437')*/
  /* Eval('NVM-CCR-010','INVLDF4F2P437')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF4F2P437')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF4F2P437')*/
  
  /* Eval('NvM-ICR-072','INVLDF4F2P437')*/
  
  /* Eval('NVM-CCR-034','INVLDF4F2P437')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF4F2P437')*/
  (uint16)0x336,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[297],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk411CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF4F2P437')*/
  /* Eval('NVM-CCR-015','INVLDF4F2P437')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF4F2P437__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF4F2P437')*/
  /* Eval('NVM-CCR-014','INVLDF4F2P437')*/
  /* Eval('NVM-CCR-018','INVLDF4F2P437')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF4F2P437')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF4F2P437')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF4F2P437')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 412 */
{
  
  /* Eval('NVM-CCR-027','INVLDF4F2P490')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF4F2P490')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF4F2P490')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF4F2P490')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF4F2P490')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF4F2P490')*/
  
  /* Eval('NVM-CCR-008','INVLDF4F2P490')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF4F2P490')*/
  /* Eval('NVM-CCR-010','INVLDF4F2P490')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF4F2P490')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF4F2P490')*/
  
  /* Eval('NvM-ICR-072','INVLDF4F2P490')*/
  
  /* Eval('NVM-CCR-034','INVLDF4F2P490')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF4F2P490')*/
  (uint16)0x338,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[298],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk412CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF4F2P490')*/
  /* Eval('NVM-CCR-015','INVLDF4F2P490')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF4F2P490__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF4F2P490')*/
  /* Eval('NVM-CCR-014','INVLDF4F2P490')*/
  /* Eval('NVM-CCR-018','INVLDF4F2P490')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF4F2P490')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF4F2P490')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF4F2P490')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 413 */
{
  
  /* Eval('NVM-CCR-027','INVLDF4F2P491')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF4F2P491')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF4F2P491')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF4F2P491')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF4F2P491')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF4F2P491')*/
  
  /* Eval('NVM-CCR-008','INVLDF4F2P491')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF4F2P491')*/
  /* Eval('NVM-CCR-010','INVLDF4F2P491')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF4F2P491')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF4F2P491')*/
  
  /* Eval('NvM-ICR-072','INVLDF4F2P491')*/
  
  /* Eval('NVM-CCR-034','INVLDF4F2P491')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF4F2P491')*/
  (uint16)0x33A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[299],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk413CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF4F2P491')*/
  /* Eval('NVM-CCR-015','INVLDF4F2P491')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF4F2P491__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF4F2P491')*/
  /* Eval('NVM-CCR-014','INVLDF4F2P491')*/
  /* Eval('NVM-CCR-018','INVLDF4F2P491')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF4F2P491')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF4F2P491')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF4F2P491')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 414 */
{
  
  /* Eval('NVM-CCR-027','INVLDF4F2P492')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF4F2P492')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF4F2P492')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF4F2P492')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF4F2P492')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF4F2P492')*/
  
  /* Eval('NVM-CCR-008','INVLDF4F2P492')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF4F2P492')*/
  /* Eval('NVM-CCR-010','INVLDF4F2P492')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF4F2P492')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF4F2P492')*/
  
  /* Eval('NvM-ICR-072','INVLDF4F2P492')*/
  
  /* Eval('NVM-CCR-034','INVLDF4F2P492')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF4F2P492')*/
  (uint16)0x33C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[300],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk414CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF4F2P492')*/
  /* Eval('NVM-CCR-015','INVLDF4F2P492')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF4F2P492__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF4F2P492')*/
  /* Eval('NVM-CCR-014','INVLDF4F2P492')*/
  /* Eval('NVM-CCR-018','INVLDF4F2P492')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF4F2P492')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF4F2P492')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF4F2P492')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 415 */
{
  
  /* Eval('NVM-CCR-027','FRBDF4F2P434')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF4F2P434')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF4F2P434')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF4F2P434')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF4F2P434')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF4F2P434')*/
  
  /* Eval('NVM-CCR-008','FRBDF4F2P434')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF4F2P434')*/
  /* Eval('NVM-CCR-010','FRBDF4F2P434')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF4F2P434')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF4F2P434')*/
  
  /* Eval('NvM-ICR-072','FRBDF4F2P434')*/
  
  /* Eval('NVM-CCR-034','FRBDF4F2P434')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF4F2P434')*/
  (uint16)0x33E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[301],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk415CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF4F2P434')*/
  /* Eval('NVM-CCR-015','FRBDF4F2P434')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF4F2P434__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF4F2P434')*/
  /* Eval('NVM-CCR-014','FRBDF4F2P434')*/
  /* Eval('NVM-CCR-018','FRBDF4F2P434')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF4F2P434')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF4F2P434')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF4F2P434')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 416 */
{
  
  /* Eval('NVM-CCR-027','FRBDF4F2P438')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF4F2P438')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF4F2P438')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF4F2P438')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF4F2P438')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF4F2P438')*/
  
  /* Eval('NVM-CCR-008','FRBDF4F2P438')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF4F2P438')*/
  /* Eval('NVM-CCR-010','FRBDF4F2P438')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF4F2P438')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF4F2P438')*/
  
  /* Eval('NvM-ICR-072','FRBDF4F2P438')*/
  
  /* Eval('NVM-CCR-034','FRBDF4F2P438')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF4F2P438')*/
  (uint16)0x340,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[302],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk416CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF4F2P438')*/
  /* Eval('NVM-CCR-015','FRBDF4F2P438')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF4F2P438__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF4F2P438')*/
  /* Eval('NVM-CCR-014','FRBDF4F2P438')*/
  /* Eval('NVM-CCR-018','FRBDF4F2P438')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF4F2P438')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF4F2P438')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF4F2P438')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 417 */
{
  
  /* Eval('NVM-CCR-027','FRBDF4F2P437')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF4F2P437')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF4F2P437')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF4F2P437')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF4F2P437')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF4F2P437')*/
  
  /* Eval('NVM-CCR-008','FRBDF4F2P437')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF4F2P437')*/
  /* Eval('NVM-CCR-010','FRBDF4F2P437')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF4F2P437')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF4F2P437')*/
  
  /* Eval('NvM-ICR-072','FRBDF4F2P437')*/
  
  /* Eval('NVM-CCR-034','FRBDF4F2P437')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF4F2P437')*/
  (uint16)0x342,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[303],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk417CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF4F2P437')*/
  /* Eval('NVM-CCR-015','FRBDF4F2P437')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF4F2P437__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF4F2P437')*/
  /* Eval('NVM-CCR-014','FRBDF4F2P437')*/
  /* Eval('NVM-CCR-018','FRBDF4F2P437')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF4F2P437')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF4F2P437')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF4F2P437')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 418 */
{
  
  /* Eval('NVM-CCR-027','FRBDF4F2P490')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF4F2P490')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF4F2P490')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF4F2P490')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF4F2P490')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF4F2P490')*/
  
  /* Eval('NVM-CCR-008','FRBDF4F2P490')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF4F2P490')*/
  /* Eval('NVM-CCR-010','FRBDF4F2P490')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF4F2P490')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF4F2P490')*/
  
  /* Eval('NvM-ICR-072','FRBDF4F2P490')*/
  
  /* Eval('NVM-CCR-034','FRBDF4F2P490')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF4F2P490')*/
  (uint16)0x344,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[304],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk418CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF4F2P490')*/
  /* Eval('NVM-CCR-015','FRBDF4F2P490')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF4F2P490__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF4F2P490')*/
  /* Eval('NVM-CCR-014','FRBDF4F2P490')*/
  /* Eval('NVM-CCR-018','FRBDF4F2P490')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF4F2P490')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF4F2P490')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF4F2P490')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 419 */
{
  
  /* Eval('NVM-CCR-027','FRBDF4F2P493')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF4F2P493')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF4F2P493')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF4F2P493')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF4F2P493')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF4F2P493')*/
  
  /* Eval('NVM-CCR-008','FRBDF4F2P493')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF4F2P493')*/
  /* Eval('NVM-CCR-010','FRBDF4F2P493')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF4F2P493')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF4F2P493')*/
  
  /* Eval('NvM-ICR-072','FRBDF4F2P493')*/
  
  /* Eval('NVM-CCR-034','FRBDF4F2P493')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF4F2P493')*/
  (uint16)0x346,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[305],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk419CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF4F2P493')*/
  /* Eval('NVM-CCR-015','FRBDF4F2P493')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF4F2P493__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF4F2P493')*/
  /* Eval('NVM-CCR-014','FRBDF4F2P493')*/
  /* Eval('NVM-CCR-018','FRBDF4F2P493')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF4F2P493')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF4F2P493')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF4F2P493')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 420 */
{
  
  /* Eval('NVM-CCR-027','FRBDF4F2P491')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF4F2P491')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF4F2P491')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF4F2P491')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF4F2P491')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF4F2P491')*/
  
  /* Eval('NVM-CCR-008','FRBDF4F2P491')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF4F2P491')*/
  /* Eval('NVM-CCR-010','FRBDF4F2P491')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF4F2P491')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF4F2P491')*/
  
  /* Eval('NvM-ICR-072','FRBDF4F2P491')*/
  
  /* Eval('NVM-CCR-034','FRBDF4F2P491')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF4F2P491')*/
  (uint16)0x348,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[306],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk420CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF4F2P491')*/
  /* Eval('NVM-CCR-015','FRBDF4F2P491')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF4F2P491__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF4F2P491')*/
  /* Eval('NVM-CCR-014','FRBDF4F2P491')*/
  /* Eval('NVM-CCR-018','FRBDF4F2P491')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF4F2P491')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF4F2P491')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF4F2P491')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 421 */
{
  
  /* Eval('NVM-CCR-027','FRBDF4F2P494')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF4F2P494')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF4F2P494')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF4F2P494')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF4F2P494')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF4F2P494')*/
  
  /* Eval('NVM-CCR-008','FRBDF4F2P494')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF4F2P494')*/
  /* Eval('NVM-CCR-010','FRBDF4F2P494')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF4F2P494')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF4F2P494')*/
  
  /* Eval('NvM-ICR-072','FRBDF4F2P494')*/
  
  /* Eval('NVM-CCR-034','FRBDF4F2P494')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF4F2P494')*/
  (uint16)0x34A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[307],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk421CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF4F2P494')*/
  /* Eval('NVM-CCR-015','FRBDF4F2P494')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF4F2P494__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF4F2P494')*/
  /* Eval('NVM-CCR-014','FRBDF4F2P494')*/
  /* Eval('NVM-CCR-018','FRBDF4F2P494')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF4F2P494')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF4F2P494')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF4F2P494')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 422 */
{
  
  /* Eval('NVM-CCR-027','FRBDF4F2P492')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF4F2P492')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF4F2P492')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF4F2P492')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF4F2P492')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF4F2P492')*/
  
  /* Eval('NVM-CCR-008','FRBDF4F2P492')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF4F2P492')*/
  /* Eval('NVM-CCR-010','FRBDF4F2P492')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF4F2P492')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF4F2P492')*/
  
  /* Eval('NvM-ICR-072','FRBDF4F2P492')*/
  
  /* Eval('NVM-CCR-034','FRBDF4F2P492')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF4F2P492')*/
  (uint16)0x34C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[308],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk422CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF4F2P492')*/
  /* Eval('NVM-CCR-015','FRBDF4F2P492')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF4F2P492__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF4F2P492')*/
  /* Eval('NVM-CCR-014','FRBDF4F2P492')*/
  /* Eval('NVM-CCR-018','FRBDF4F2P492')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF4F2P492')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF4F2P492')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF4F2P492')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 423 */
{
  
  /* Eval('NVM-CCR-027','MISSF50D')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MISSF50D')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MISSF50D')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MISSF50D')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MISSF50D')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MISSF50D')*/
  
  /* Eval('NVM-CCR-008','MISSF50D')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MISSF50D')*/
  /* Eval('NVM-CCR-010','MISSF50D')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MISSF50D')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MISSF50D')*/
  
  /* Eval('NvM-ICR-072','MISSF50D')*/
  
  /* Eval('NVM-CCR-034','MISSF50D')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MISSF50D')*/
  (uint16)0x34E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[309],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk423CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MISSF50D')*/
  /* Eval('NVM-CCR-015','MISSF50D')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_MissF50D__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MISSF50D')*/
  /* Eval('NVM-CCR-014','MISSF50D')*/
  /* Eval('NVM-CCR-018','MISSF50D')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MISSF50D')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MISSF50D')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MISSF50D')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 424 */
{
  
  /* Eval('NVM-CCR-027','SHOF50D')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SHOF50D')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SHOF50D')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SHOF50D')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SHOF50D')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SHOF50D')*/
  
  /* Eval('NVM-CCR-008','SHOF50D')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SHOF50D')*/
  /* Eval('NVM-CCR-010','SHOF50D')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SHOF50D')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SHOF50D')*/
  
  /* Eval('NvM-ICR-072','SHOF50D')*/
  
  /* Eval('NVM-CCR-034','SHOF50D')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SHOF50D')*/
  (uint16)0x350,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[310],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk424CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SHOF50D')*/
  /* Eval('NVM-CCR-015','SHOF50D')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ShoF50D__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SHOF50D')*/
  /* Eval('NVM-CCR-014','SHOF50D')*/
  /* Eval('NVM-CCR-018','SHOF50D')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SHOF50D')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SHOF50D')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SHOF50D')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 425 */
{
  
  /* Eval('NVM-CCR-027','CHKF50D')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CHKF50D')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CHKF50D')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CHKF50D')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CHKF50D')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CHKF50D')*/
  
  /* Eval('NVM-CCR-008','CHKF50D')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CHKF50D')*/
  /* Eval('NVM-CCR-010','CHKF50D')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CHKF50D')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CHKF50D')*/
  
  /* Eval('NvM-ICR-072','CHKF50D')*/
  
  /* Eval('NVM-CCR-034','CHKF50D')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CHKF50D')*/
  (uint16)0x352,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[311],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk425CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CHKF50D')*/
  /* Eval('NVM-CCR-015','CHKF50D')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ChkF50D__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CHKF50D')*/
  /* Eval('NVM-CCR-014','CHKF50D')*/
  /* Eval('NVM-CCR-018','CHKF50D')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CHKF50D')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CHKF50D')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CHKF50D')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 426 */
{
  
  /* Eval('NVM-CCR-027','CNTF50D')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CNTF50D')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CNTF50D')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CNTF50D')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CNTF50D')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CNTF50D')*/
  
  /* Eval('NVM-CCR-008','CNTF50D')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CNTF50D')*/
  /* Eval('NVM-CCR-010','CNTF50D')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CNTF50D')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CNTF50D')*/
  
  /* Eval('NvM-ICR-072','CNTF50D')*/
  
  /* Eval('NVM-CCR-034','CNTF50D')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CNTF50D')*/
  (uint16)0x354,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[312],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk426CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CNTF50D')*/
  /* Eval('NVM-CCR-015','CNTF50D')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_CntF50D__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CNTF50D')*/
  /* Eval('NVM-CCR-014','CNTF50D')*/
  /* Eval('NVM-CCR-018','CNTF50D')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CNTF50D')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CNTF50D')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CNTF50D')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 427 */
{
  
  /* Eval('NVM-CCR-027','BSIABSENT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','BSIABSENT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','BSIABSENT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','BSIABSENT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','BSIABSENT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','BSIABSENT')*/
  
  /* Eval('NVM-CCR-008','BSIABSENT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','BSIABSENT')*/
  /* Eval('NVM-CCR-010','BSIABSENT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','BSIABSENT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','BSIABSENT')*/
  
  /* Eval('NvM-ICR-072','BSIABSENT')*/
  
  /* Eval('NVM-CCR-034','BSIABSENT')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','BSIABSENT')*/
  (uint16)0x356,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[313],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk427CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','BSIABSENT')*/
  /* Eval('NVM-CCR-015','BSIABSENT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_BSIAbsent__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','BSIABSENT')*/
  /* Eval('NVM-CCR-014','BSIABSENT')*/
  /* Eval('NVM-CCR-018','BSIABSENT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','BSIABSENT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','BSIABSENT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','BSIABSENT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 428 */
{
  
  /* Eval('NVM-CCR-027','MISSF50E')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MISSF50E')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MISSF50E')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MISSF50E')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MISSF50E')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MISSF50E')*/
  
  /* Eval('NVM-CCR-008','MISSF50E')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MISSF50E')*/
  /* Eval('NVM-CCR-010','MISSF50E')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MISSF50E')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MISSF50E')*/
  
  /* Eval('NvM-ICR-072','MISSF50E')*/
  
  /* Eval('NVM-CCR-034','MISSF50E')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MISSF50E')*/
  (uint16)0x358,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[314],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk428CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MISSF50E')*/
  /* Eval('NVM-CCR-015','MISSF50E')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_MissF50E__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MISSF50E')*/
  /* Eval('NVM-CCR-014','MISSF50E')*/
  /* Eval('NVM-CCR-018','MISSF50E')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MISSF50E')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MISSF50E')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MISSF50E')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 429 */
{
  
  /* Eval('NVM-CCR-027','SHOF50E')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SHOF50E')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SHOF50E')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SHOF50E')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SHOF50E')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SHOF50E')*/
  
  /* Eval('NVM-CCR-008','SHOF50E')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SHOF50E')*/
  /* Eval('NVM-CCR-010','SHOF50E')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SHOF50E')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SHOF50E')*/
  
  /* Eval('NvM-ICR-072','SHOF50E')*/
  
  /* Eval('NVM-CCR-034','SHOF50E')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SHOF50E')*/
  (uint16)0x35A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[315],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk429CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SHOF50E')*/
  /* Eval('NVM-CCR-015','SHOF50E')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ShoF50E__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SHOF50E')*/
  /* Eval('NVM-CCR-014','SHOF50E')*/
  /* Eval('NVM-CCR-018','SHOF50E')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SHOF50E')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SHOF50E')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SHOF50E')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 430 */
{
  
  /* Eval('NVM-CCR-027','INVLDF50EPM1386')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF50EPM1386')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF50EPM1386')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF50EPM1386')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF50EPM1386')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF50EPM1386')*/
  
  /* Eval('NVM-CCR-008','INVLDF50EPM1386')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF50EPM1386')*/
  /* Eval('NVM-CCR-010','INVLDF50EPM1386')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF50EPM1386')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF50EPM1386')*/
  
  /* Eval('NvM-ICR-072','INVLDF50EPM1386')*/
  
  /* Eval('NVM-CCR-034','INVLDF50EPM1386')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF50EPM1386')*/
  (uint16)0x35C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[316],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk430CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF50EPM1386')*/
  /* Eval('NVM-CCR-015','INVLDF50EPM1386')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF50EPM1386__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF50EPM1386')*/
  /* Eval('NVM-CCR-014','INVLDF50EPM1386')*/
  /* Eval('NVM-CCR-018','INVLDF50EPM1386')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF50EPM1386')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF50EPM1386')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF50EPM1386')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 431 */
{
  
  /* Eval('NVM-CCR-027','INVLDF50EP046')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF50EP046')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF50EP046')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF50EP046')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF50EP046')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF50EP046')*/
  
  /* Eval('NVM-CCR-008','INVLDF50EP046')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF50EP046')*/
  /* Eval('NVM-CCR-010','INVLDF50EP046')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF50EP046')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF50EP046')*/
  
  /* Eval('NvM-ICR-072','INVLDF50EP046')*/
  
  /* Eval('NVM-CCR-034','INVLDF50EP046')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF50EP046')*/
  (uint16)0x35E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[317],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk431CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF50EP046')*/
  /* Eval('NVM-CCR-015','INVLDF50EP046')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF50EP046__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF50EP046')*/
  /* Eval('NVM-CCR-014','INVLDF50EP046')*/
  /* Eval('NVM-CCR-018','INVLDF50EP046')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF50EP046')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF50EP046')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF50EP046')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 432 */
{
  
  /* Eval('NVM-CCR-027','INVLDF50EP210')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF50EP210')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF50EP210')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF50EP210')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF50EP210')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF50EP210')*/
  
  /* Eval('NVM-CCR-008','INVLDF50EP210')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF50EP210')*/
  /* Eval('NVM-CCR-010','INVLDF50EP210')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF50EP210')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF50EP210')*/
  
  /* Eval('NvM-ICR-072','INVLDF50EP210')*/
  
  /* Eval('NVM-CCR-034','INVLDF50EP210')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF50EP210')*/
  (uint16)0x360,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[318],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk432CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF50EP210')*/
  /* Eval('NVM-CCR-015','INVLDF50EP210')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF50EP210__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF50EP210')*/
  /* Eval('NVM-CCR-014','INVLDF50EP210')*/
  /* Eval('NVM-CCR-018','INVLDF50EP210')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF50EP210')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF50EP210')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF50EP210')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 433 */
{
  
  /* Eval('NVM-CCR-027','FRBDF50EP046')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF50EP046')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF50EP046')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF50EP046')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF50EP046')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF50EP046')*/
  
  /* Eval('NVM-CCR-008','FRBDF50EP046')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF50EP046')*/
  /* Eval('NVM-CCR-010','FRBDF50EP046')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF50EP046')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF50EP046')*/
  
  /* Eval('NvM-ICR-072','FRBDF50EP046')*/
  
  /* Eval('NVM-CCR-034','FRBDF50EP046')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF50EP046')*/
  (uint16)0x362,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[319],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk433CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF50EP046')*/
  /* Eval('NVM-CCR-015','FRBDF50EP046')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF50EP046__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF50EP046')*/
  /* Eval('NVM-CCR-014','FRBDF50EP046')*/
  /* Eval('NVM-CCR-018','FRBDF50EP046')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF50EP046')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF50EP046')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF50EP046')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 434 */
{
  
  /* Eval('NVM-CCR-027','FRBDF50EP417')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF50EP417')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF50EP417')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF50EP417')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF50EP417')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF50EP417')*/
  
  /* Eval('NVM-CCR-008','FRBDF50EP417')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF50EP417')*/
  /* Eval('NVM-CCR-010','FRBDF50EP417')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF50EP417')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF50EP417')*/
  
  /* Eval('NvM-ICR-072','FRBDF50EP417')*/
  
  /* Eval('NVM-CCR-034','FRBDF50EP417')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF50EP417')*/
  (uint16)0x364,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[320],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk434CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF50EP417')*/
  /* Eval('NVM-CCR-015','FRBDF50EP417')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF50EP417__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF50EP417')*/
  /* Eval('NVM-CCR-014','FRBDF50EP417')*/
  /* Eval('NVM-CCR-018','FRBDF50EP417')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF50EP417')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF50EP417')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF50EP417')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 435 */
{
  
  /* Eval('NVM-CCR-027','FRBDF50EP208')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF50EP208')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF50EP208')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF50EP208')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF50EP208')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF50EP208')*/
  
  /* Eval('NVM-CCR-008','FRBDF50EP208')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF50EP208')*/
  /* Eval('NVM-CCR-010','FRBDF50EP208')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF50EP208')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF50EP208')*/
  
  /* Eval('NvM-ICR-072','FRBDF50EP208')*/
  
  /* Eval('NVM-CCR-034','FRBDF50EP208')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF50EP208')*/
  (uint16)0x366,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[321],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk435CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF50EP208')*/
  /* Eval('NVM-CCR-015','FRBDF50EP208')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF50EP208__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF50EP208')*/
  /* Eval('NVM-CCR-014','FRBDF50EP208')*/
  /* Eval('NVM-CCR-018','FRBDF50EP208')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF50EP208')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF50EP208')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF50EP208')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 436 */
{
  
  /* Eval('NVM-CCR-027','MISSF532')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MISSF532')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MISSF532')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MISSF532')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MISSF532')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MISSF532')*/
  
  /* Eval('NVM-CCR-008','MISSF532')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MISSF532')*/
  /* Eval('NVM-CCR-010','MISSF532')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MISSF532')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MISSF532')*/
  
  /* Eval('NvM-ICR-072','MISSF532')*/
  
  /* Eval('NVM-CCR-034','MISSF532')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MISSF532')*/
  (uint16)0x368,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[322],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk436CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MISSF532')*/
  /* Eval('NVM-CCR-015','MISSF532')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_MissF532__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MISSF532')*/
  /* Eval('NVM-CCR-014','MISSF532')*/
  /* Eval('NVM-CCR-018','MISSF532')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MISSF532')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MISSF532')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MISSF532')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 437 */
{
  
  /* Eval('NVM-CCR-027','SHOF532')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SHOF532')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SHOF532')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SHOF532')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SHOF532')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SHOF532')*/
  
  /* Eval('NVM-CCR-008','SHOF532')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SHOF532')*/
  /* Eval('NVM-CCR-010','SHOF532')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SHOF532')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SHOF532')*/
  
  /* Eval('NvM-ICR-072','SHOF532')*/
  
  /* Eval('NVM-CCR-034','SHOF532')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SHOF532')*/
  (uint16)0x36A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[323],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk437CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SHOF532')*/
  /* Eval('NVM-CCR-015','SHOF532')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ShoF532__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SHOF532')*/
  /* Eval('NVM-CCR-014','SHOF532')*/
  /* Eval('NVM-CCR-018','SHOF532')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SHOF532')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SHOF532')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SHOF532')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 438 */
{
  
  /* Eval('NVM-CCR-027','INVLDF532PM1414')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF532PM1414')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF532PM1414')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF532PM1414')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF532PM1414')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF532PM1414')*/
  
  /* Eval('NVM-CCR-008','INVLDF532PM1414')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF532PM1414')*/
  /* Eval('NVM-CCR-010','INVLDF532PM1414')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF532PM1414')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF532PM1414')*/
  
  /* Eval('NvM-ICR-072','INVLDF532PM1414')*/
  
  /* Eval('NVM-CCR-034','INVLDF532PM1414')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF532PM1414')*/
  (uint16)0x36C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[324],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk438CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF532PM1414')*/
  /* Eval('NVM-CCR-015','INVLDF532PM1414')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF532PM1414__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF532PM1414')*/
  /* Eval('NVM-CCR-014','INVLDF532PM1414')*/
  /* Eval('NVM-CCR-018','INVLDF532PM1414')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF532PM1414')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF532PM1414')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF532PM1414')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 439 */
{
  
  /* Eval('NVM-CCR-027','INVLDF532PM1415')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF532PM1415')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF532PM1415')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF532PM1415')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF532PM1415')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF532PM1415')*/
  
  /* Eval('NVM-CCR-008','INVLDF532PM1415')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF532PM1415')*/
  /* Eval('NVM-CCR-010','INVLDF532PM1415')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF532PM1415')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF532PM1415')*/
  
  /* Eval('NvM-ICR-072','INVLDF532PM1415')*/
  
  /* Eval('NVM-CCR-034','INVLDF532PM1415')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF532PM1415')*/
  (uint16)0x36E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[325],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk439CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF532PM1415')*/
  /* Eval('NVM-CCR-015','INVLDF532PM1415')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF532PM1415__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF532PM1415')*/
  /* Eval('NVM-CCR-014','INVLDF532PM1415')*/
  /* Eval('NVM-CCR-018','INVLDF532PM1415')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF532PM1415')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF532PM1415')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF532PM1415')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 440 */
{
  
  /* Eval('NVM-CCR-027','INVLDF532PM1416')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF532PM1416')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF532PM1416')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF532PM1416')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF532PM1416')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF532PM1416')*/
  
  /* Eval('NVM-CCR-008','INVLDF532PM1416')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF532PM1416')*/
  /* Eval('NVM-CCR-010','INVLDF532PM1416')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF532PM1416')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF532PM1416')*/
  
  /* Eval('NvM-ICR-072','INVLDF532PM1416')*/
  
  /* Eval('NVM-CCR-034','INVLDF532PM1416')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF532PM1416')*/
  (uint16)0x370,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[326],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk440CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF532PM1416')*/
  /* Eval('NVM-CCR-015','INVLDF532PM1416')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF532PM1416__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF532PM1416')*/
  /* Eval('NVM-CCR-014','INVLDF532PM1416')*/
  /* Eval('NVM-CCR-018','INVLDF532PM1416')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF532PM1416')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF532PM1416')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF532PM1416')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 441 */
{
  
  /* Eval('NVM-CCR-027','FRBDF532PM1414')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF532PM1414')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF532PM1414')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF532PM1414')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF532PM1414')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF532PM1414')*/
  
  /* Eval('NVM-CCR-008','FRBDF532PM1414')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF532PM1414')*/
  /* Eval('NVM-CCR-010','FRBDF532PM1414')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF532PM1414')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF532PM1414')*/
  
  /* Eval('NvM-ICR-072','FRBDF532PM1414')*/
  
  /* Eval('NVM-CCR-034','FRBDF532PM1414')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF532PM1414')*/
  (uint16)0x372,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[327],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk441CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF532PM1414')*/
  /* Eval('NVM-CCR-015','FRBDF532PM1414')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF532PM1414__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF532PM1414')*/
  /* Eval('NVM-CCR-014','FRBDF532PM1414')*/
  /* Eval('NVM-CCR-018','FRBDF532PM1414')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF532PM1414')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF532PM1414')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF532PM1414')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 442 */
{
  
  /* Eval('NVM-CCR-027','FRBDF532PM1415')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF532PM1415')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF532PM1415')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF532PM1415')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF532PM1415')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF532PM1415')*/
  
  /* Eval('NVM-CCR-008','FRBDF532PM1415')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF532PM1415')*/
  /* Eval('NVM-CCR-010','FRBDF532PM1415')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF532PM1415')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF532PM1415')*/
  
  /* Eval('NvM-ICR-072','FRBDF532PM1415')*/
  
  /* Eval('NVM-CCR-034','FRBDF532PM1415')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF532PM1415')*/
  (uint16)0x374,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[328],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk442CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF532PM1415')*/
  /* Eval('NVM-CCR-015','FRBDF532PM1415')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF532PM1415__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF532PM1415')*/
  /* Eval('NVM-CCR-014','FRBDF532PM1415')*/
  /* Eval('NVM-CCR-018','FRBDF532PM1415')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF532PM1415')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF532PM1415')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF532PM1415')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 443 */
{
  
  /* Eval('NVM-CCR-027','FRBDF532PM1416')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF532PM1416')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF532PM1416')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF532PM1416')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF532PM1416')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF532PM1416')*/
  
  /* Eval('NVM-CCR-008','FRBDF532PM1416')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF532PM1416')*/
  /* Eval('NVM-CCR-010','FRBDF532PM1416')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF532PM1416')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF532PM1416')*/
  
  /* Eval('NvM-ICR-072','FRBDF532PM1416')*/
  
  /* Eval('NVM-CCR-034','FRBDF532PM1416')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF532PM1416')*/
  (uint16)0x376,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[329],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk443CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF532PM1416')*/
  /* Eval('NVM-CCR-015','FRBDF532PM1416')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF532PM1416__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF532PM1416')*/
  /* Eval('NVM-CCR-014','FRBDF532PM1416')*/
  /* Eval('NVM-CCR-018','FRBDF532PM1416')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF532PM1416')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF532PM1416')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF532PM1416')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 444 */
{
  
  /* Eval('NVM-CCR-027','MISSF552')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MISSF552')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MISSF552')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MISSF552')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MISSF552')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MISSF552')*/
  
  /* Eval('NVM-CCR-008','MISSF552')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MISSF552')*/
  /* Eval('NVM-CCR-010','MISSF552')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MISSF552')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MISSF552')*/
  
  /* Eval('NvM-ICR-072','MISSF552')*/
  
  /* Eval('NVM-CCR-034','MISSF552')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MISSF552')*/
  (uint16)0x378,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[330],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk444CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MISSF552')*/
  /* Eval('NVM-CCR-015','MISSF552')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_MissF552__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MISSF552')*/
  /* Eval('NVM-CCR-014','MISSF552')*/
  /* Eval('NVM-CCR-018','MISSF552')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MISSF552')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MISSF552')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MISSF552')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 445 */
{
  
  /* Eval('NVM-CCR-027','SHOF552')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SHOF552')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SHOF552')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SHOF552')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SHOF552')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SHOF552')*/
  
  /* Eval('NVM-CCR-008','SHOF552')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SHOF552')*/
  /* Eval('NVM-CCR-010','SHOF552')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SHOF552')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SHOF552')*/
  
  /* Eval('NvM-ICR-072','SHOF552')*/
  
  /* Eval('NVM-CCR-034','SHOF552')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SHOF552')*/
  (uint16)0x37A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[331],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk445CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SHOF552')*/
  /* Eval('NVM-CCR-015','SHOF552')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ShoF552__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SHOF552')*/
  /* Eval('NVM-CCR-014','SHOF552')*/
  /* Eval('NVM-CCR-018','SHOF552')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SHOF552')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SHOF552')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SHOF552')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 446 */
{
  
  /* Eval('NVM-CCR-027','INVLDF552P255')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF552P255')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF552P255')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF552P255')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF552P255')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF552P255')*/
  
  /* Eval('NVM-CCR-008','INVLDF552P255')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF552P255')*/
  /* Eval('NVM-CCR-010','INVLDF552P255')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF552P255')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF552P255')*/
  
  /* Eval('NvM-ICR-072','INVLDF552P255')*/
  
  /* Eval('NVM-CCR-034','INVLDF552P255')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF552P255')*/
  (uint16)0x37C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[332],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk446CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF552P255')*/
  /* Eval('NVM-CCR-015','INVLDF552P255')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF552P255__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF552P255')*/
  /* Eval('NVM-CCR-014','INVLDF552P255')*/
  /* Eval('NVM-CCR-018','INVLDF552P255')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF552P255')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF552P255')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF552P255')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 447 */
{
  
  /* Eval('NVM-CCR-027','INVLDF552P256')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF552P256')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF552P256')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF552P256')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF552P256')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF552P256')*/
  
  /* Eval('NVM-CCR-008','INVLDF552P256')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF552P256')*/
  /* Eval('NVM-CCR-010','INVLDF552P256')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF552P256')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF552P256')*/
  
  /* Eval('NvM-ICR-072','INVLDF552P256')*/
  
  /* Eval('NVM-CCR-034','INVLDF552P256')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF552P256')*/
  (uint16)0x37E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[333],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk447CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF552P256')*/
  /* Eval('NVM-CCR-015','INVLDF552P256')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF552P256__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF552P256')*/
  /* Eval('NVM-CCR-014','INVLDF552P256')*/
  /* Eval('NVM-CCR-018','INVLDF552P256')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF552P256')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF552P256')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF552P256')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 448 */
{
  
  /* Eval('NVM-CCR-027','INVLDF552P257')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF552P257')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF552P257')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF552P257')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF552P257')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF552P257')*/
  
  /* Eval('NVM-CCR-008','INVLDF552P257')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF552P257')*/
  /* Eval('NVM-CCR-010','INVLDF552P257')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF552P257')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF552P257')*/
  
  /* Eval('NvM-ICR-072','INVLDF552P257')*/
  
  /* Eval('NVM-CCR-034','INVLDF552P257')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF552P257')*/
  (uint16)0x380,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[334],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk448CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF552P257')*/
  /* Eval('NVM-CCR-015','INVLDF552P257')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF552P257__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF552P257')*/
  /* Eval('NVM-CCR-014','INVLDF552P257')*/
  /* Eval('NVM-CCR-018','INVLDF552P257')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF552P257')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF552P257')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF552P257')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 449 */
{
  
  /* Eval('NVM-CCR-027','INVLDF552P325')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF552P325')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF552P325')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF552P325')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF552P325')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF552P325')*/
  
  /* Eval('NVM-CCR-008','INVLDF552P325')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF552P325')*/
  /* Eval('NVM-CCR-010','INVLDF552P325')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF552P325')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF552P325')*/
  
  /* Eval('NvM-ICR-072','INVLDF552P325')*/
  
  /* Eval('NVM-CCR-034','INVLDF552P325')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF552P325')*/
  (uint16)0x382,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[335],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk449CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF552P325')*/
  /* Eval('NVM-CCR-015','INVLDF552P325')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF552P325__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF552P325')*/
  /* Eval('NVM-CCR-014','INVLDF552P325')*/
  /* Eval('NVM-CCR-018','INVLDF552P325')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF552P325')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF552P325')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF552P325')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 450 */
{
  
  /* Eval('NVM-CCR-027','INVLDF552P015')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF552P015')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF552P015')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF552P015')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF552P015')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF552P015')*/
  
  /* Eval('NVM-CCR-008','INVLDF552P015')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF552P015')*/
  /* Eval('NVM-CCR-010','INVLDF552P015')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF552P015')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF552P015')*/
  
  /* Eval('NvM-ICR-072','INVLDF552P015')*/
  
  /* Eval('NVM-CCR-034','INVLDF552P015')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF552P015')*/
  (uint16)0x384,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[336],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk450CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF552P015')*/
  /* Eval('NVM-CCR-015','INVLDF552P015')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF552P015__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF552P015')*/
  /* Eval('NVM-CCR-014','INVLDF552P015')*/
  /* Eval('NVM-CCR-018','INVLDF552P015')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF552P015')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF552P015')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF552P015')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 451 */
{
  
  /* Eval('NVM-CCR-027','INVLDF552P326')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF552P326')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF552P326')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF552P326')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF552P326')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF552P326')*/
  
  /* Eval('NVM-CCR-008','INVLDF552P326')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF552P326')*/
  /* Eval('NVM-CCR-010','INVLDF552P326')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF552P326')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF552P326')*/
  
  /* Eval('NvM-ICR-072','INVLDF552P326')*/
  
  /* Eval('NVM-CCR-034','INVLDF552P326')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF552P326')*/
  (uint16)0x386,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[337],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk451CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF552P326')*/
  /* Eval('NVM-CCR-015','INVLDF552P326')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF552P326__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF552P326')*/
  /* Eval('NVM-CCR-014','INVLDF552P326')*/
  /* Eval('NVM-CCR-018','INVLDF552P326')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF552P326')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF552P326')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF552P326')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 452 */
{
  
  /* Eval('NVM-CCR-027','FRBDF552P255')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF552P255')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF552P255')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF552P255')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF552P255')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF552P255')*/
  
  /* Eval('NVM-CCR-008','FRBDF552P255')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF552P255')*/
  /* Eval('NVM-CCR-010','FRBDF552P255')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF552P255')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF552P255')*/
  
  /* Eval('NvM-ICR-072','FRBDF552P255')*/
  
  /* Eval('NVM-CCR-034','FRBDF552P255')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF552P255')*/
  (uint16)0x388,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[338],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk452CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF552P255')*/
  /* Eval('NVM-CCR-015','FRBDF552P255')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF552P255__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF552P255')*/
  /* Eval('NVM-CCR-014','FRBDF552P255')*/
  /* Eval('NVM-CCR-018','FRBDF552P255')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF552P255')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF552P255')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF552P255')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 453 */
{
  
  /* Eval('NVM-CCR-027','FRBDF552P256')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF552P256')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF552P256')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF552P256')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF552P256')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF552P256')*/
  
  /* Eval('NVM-CCR-008','FRBDF552P256')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF552P256')*/
  /* Eval('NVM-CCR-010','FRBDF552P256')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF552P256')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF552P256')*/
  
  /* Eval('NvM-ICR-072','FRBDF552P256')*/
  
  /* Eval('NVM-CCR-034','FRBDF552P256')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF552P256')*/
  (uint16)0x38A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[339],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk453CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF552P256')*/
  /* Eval('NVM-CCR-015','FRBDF552P256')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF552P256__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF552P256')*/
  /* Eval('NVM-CCR-014','FRBDF552P256')*/
  /* Eval('NVM-CCR-018','FRBDF552P256')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF552P256')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF552P256')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF552P256')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 454 */
{
  
  /* Eval('NVM-CCR-027','FRBDF552P257')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF552P257')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF552P257')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF552P257')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF552P257')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF552P257')*/
  
  /* Eval('NVM-CCR-008','FRBDF552P257')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF552P257')*/
  /* Eval('NVM-CCR-010','FRBDF552P257')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF552P257')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF552P257')*/
  
  /* Eval('NvM-ICR-072','FRBDF552P257')*/
  
  /* Eval('NVM-CCR-034','FRBDF552P257')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF552P257')*/
  (uint16)0x38C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[340],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk454CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF552P257')*/
  /* Eval('NVM-CCR-015','FRBDF552P257')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF552P257__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF552P257')*/
  /* Eval('NVM-CCR-014','FRBDF552P257')*/
  /* Eval('NVM-CCR-018','FRBDF552P257')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF552P257')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF552P257')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF552P257')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 455 */
{
  
  /* Eval('NVM-CCR-027','MISSF572')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MISSF572')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MISSF572')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MISSF572')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MISSF572')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MISSF572')*/
  
  /* Eval('NVM-CCR-008','MISSF572')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MISSF572')*/
  /* Eval('NVM-CCR-010','MISSF572')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MISSF572')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MISSF572')*/
  
  /* Eval('NvM-ICR-072','MISSF572')*/
  
  /* Eval('NVM-CCR-034','MISSF572')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MISSF572')*/
  (uint16)0x38E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[341],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk455CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MISSF572')*/
  /* Eval('NVM-CCR-015','MISSF572')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_MissF572__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MISSF572')*/
  /* Eval('NVM-CCR-014','MISSF572')*/
  /* Eval('NVM-CCR-018','MISSF572')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MISSF572')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MISSF572')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MISSF572')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 456 */
{
  
  /* Eval('NVM-CCR-027','SHOF572')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SHOF572')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SHOF572')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SHOF572')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SHOF572')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SHOF572')*/
  
  /* Eval('NVM-CCR-008','SHOF572')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SHOF572')*/
  /* Eval('NVM-CCR-010','SHOF572')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SHOF572')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SHOF572')*/
  
  /* Eval('NvM-ICR-072','SHOF572')*/
  
  /* Eval('NVM-CCR-034','SHOF572')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SHOF572')*/
  (uint16)0x390,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[342],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk456CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SHOF572')*/
  /* Eval('NVM-CCR-015','SHOF572')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ShoF572__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SHOF572')*/
  /* Eval('NVM-CCR-014','SHOF572')*/
  /* Eval('NVM-CCR-018','SHOF572')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SHOF572')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SHOF572')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SHOF572')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 457 */
{
  
  /* Eval('NVM-CCR-027','INVLDF572PM1360')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF572PM1360')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF572PM1360')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF572PM1360')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF572PM1360')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF572PM1360')*/
  
  /* Eval('NVM-CCR-008','INVLDF572PM1360')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF572PM1360')*/
  /* Eval('NVM-CCR-010','INVLDF572PM1360')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF572PM1360')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF572PM1360')*/
  
  /* Eval('NvM-ICR-072','INVLDF572PM1360')*/
  
  /* Eval('NVM-CCR-034','INVLDF572PM1360')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF572PM1360')*/
  (uint16)0x392,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[343],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk457CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF572PM1360')*/
  /* Eval('NVM-CCR-015','INVLDF572PM1360')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF572PM1360__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF572PM1360')*/
  /* Eval('NVM-CCR-014','INVLDF572PM1360')*/
  /* Eval('NVM-CCR-018','INVLDF572PM1360')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF572PM1360')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF572PM1360')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF572PM1360')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 458 */
{
  
  /* Eval('NVM-CCR-027','FRBDF572PM1360')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF572PM1360')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF572PM1360')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF572PM1360')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF572PM1360')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF572PM1360')*/
  
  /* Eval('NVM-CCR-008','FRBDF572PM1360')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF572PM1360')*/
  /* Eval('NVM-CCR-010','FRBDF572PM1360')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF572PM1360')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF572PM1360')*/
  
  /* Eval('NvM-ICR-072','FRBDF572PM1360')*/
  
  /* Eval('NVM-CCR-034','FRBDF572PM1360')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF572PM1360')*/
  (uint16)0x394,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[344],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk458CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF572PM1360')*/
  /* Eval('NVM-CCR-015','FRBDF572PM1360')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF572PM1360__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF572PM1360')*/
  /* Eval('NVM-CCR-014','FRBDF572PM1360')*/
  /* Eval('NVM-CCR-018','FRBDF572PM1360')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF572PM1360')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF572PM1360')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF572PM1360')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 459 */
{
  
  /* Eval('NVM-CCR-027','DMTRABSENT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','DMTRABSENT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','DMTRABSENT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','DMTRABSENT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','DMTRABSENT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','DMTRABSENT')*/
  
  /* Eval('NVM-CCR-008','DMTRABSENT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','DMTRABSENT')*/
  /* Eval('NVM-CCR-010','DMTRABSENT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','DMTRABSENT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','DMTRABSENT')*/
  
  /* Eval('NvM-ICR-072','DMTRABSENT')*/
  
  /* Eval('NVM-CCR-034','DMTRABSENT')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','DMTRABSENT')*/
  (uint16)0x396,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[345],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk459CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','DMTRABSENT')*/
  /* Eval('NVM-CCR-015','DMTRABSENT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_DMTRAbsent__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','DMTRABSENT')*/
  /* Eval('NVM-CCR-014','DMTRABSENT')*/
  /* Eval('NVM-CCR-018','DMTRABSENT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','DMTRABSENT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','DMTRABSENT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','DMTRABSENT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 460 */
{
  
  /* Eval('NVM-CCR-027','MISSF57C')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MISSF57C')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MISSF57C')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MISSF57C')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MISSF57C')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MISSF57C')*/
  
  /* Eval('NVM-CCR-008','MISSF57C')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MISSF57C')*/
  /* Eval('NVM-CCR-010','MISSF57C')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MISSF57C')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MISSF57C')*/
  
  /* Eval('NvM-ICR-072','MISSF57C')*/
  
  /* Eval('NVM-CCR-034','MISSF57C')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MISSF57C')*/
  (uint16)0x398,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[346],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk460CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MISSF57C')*/
  /* Eval('NVM-CCR-015','MISSF57C')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_MissF57C__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MISSF57C')*/
  /* Eval('NVM-CCR-014','MISSF57C')*/
  /* Eval('NVM-CCR-018','MISSF57C')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MISSF57C')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MISSF57C')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MISSF57C')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 461 */
{
  
  /* Eval('NVM-CCR-027','SHOF57C')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SHOF57C')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SHOF57C')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SHOF57C')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SHOF57C')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SHOF57C')*/
  
  /* Eval('NVM-CCR-008','SHOF57C')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SHOF57C')*/
  /* Eval('NVM-CCR-010','SHOF57C')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SHOF57C')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SHOF57C')*/
  
  /* Eval('NvM-ICR-072','SHOF57C')*/
  
  /* Eval('NVM-CCR-034','SHOF57C')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SHOF57C')*/
  (uint16)0x39A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[347],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk461CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SHOF57C')*/
  /* Eval('NVM-CCR-015','SHOF57C')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ShoF57C__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SHOF57C')*/
  /* Eval('NVM-CCR-014','SHOF57C')*/
  /* Eval('NVM-CCR-018','SHOF57C')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SHOF57C')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SHOF57C')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SHOF57C')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 462 */
{
  
  /* Eval('NVM-CCR-027','INVLDF57CPM1418')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF57CPM1418')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF57CPM1418')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF57CPM1418')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF57CPM1418')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF57CPM1418')*/
  
  /* Eval('NVM-CCR-008','INVLDF57CPM1418')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF57CPM1418')*/
  /* Eval('NVM-CCR-010','INVLDF57CPM1418')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF57CPM1418')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF57CPM1418')*/
  
  /* Eval('NvM-ICR-072','INVLDF57CPM1418')*/
  
  /* Eval('NVM-CCR-034','INVLDF57CPM1418')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF57CPM1418')*/
  (uint16)0x39C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[348],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk462CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF57CPM1418')*/
  /* Eval('NVM-CCR-015','INVLDF57CPM1418')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF57CPM1418__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF57CPM1418')*/
  /* Eval('NVM-CCR-014','INVLDF57CPM1418')*/
  /* Eval('NVM-CCR-018','INVLDF57CPM1418')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF57CPM1418')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF57CPM1418')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF57CPM1418')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 463 */
{
  
  /* Eval('NVM-CCR-027','MISSF592')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MISSF592')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MISSF592')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MISSF592')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MISSF592')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MISSF592')*/
  
  /* Eval('NVM-CCR-008','MISSF592')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MISSF592')*/
  /* Eval('NVM-CCR-010','MISSF592')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MISSF592')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MISSF592')*/
  
  /* Eval('NvM-ICR-072','MISSF592')*/
  
  /* Eval('NVM-CCR-034','MISSF592')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MISSF592')*/
  (uint16)0x39E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[349],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk463CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MISSF592')*/
  /* Eval('NVM-CCR-015','MISSF592')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_MissF592__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MISSF592')*/
  /* Eval('NVM-CCR-014','MISSF592')*/
  /* Eval('NVM-CCR-018','MISSF592')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MISSF592')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MISSF592')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MISSF592')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 464 */
{
  
  /* Eval('NVM-CCR-027','SHOF592')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SHOF592')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SHOF592')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SHOF592')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SHOF592')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SHOF592')*/
  
  /* Eval('NVM-CCR-008','SHOF592')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SHOF592')*/
  /* Eval('NVM-CCR-010','SHOF592')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SHOF592')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SHOF592')*/
  
  /* Eval('NvM-ICR-072','SHOF592')*/
  
  /* Eval('NVM-CCR-034','SHOF592')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SHOF592')*/
  (uint16)0x3A0,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[350],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk464CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SHOF592')*/
  /* Eval('NVM-CCR-015','SHOF592')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ShoF592__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SHOF592')*/
  /* Eval('NVM-CCR-014','SHOF592')*/
  /* Eval('NVM-CCR-018','SHOF592')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SHOF592')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SHOF592')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SHOF592')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 465 */
{
  
  /* Eval('NVM-CCR-027','LIDF592')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','LIDF592')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','LIDF592')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','LIDF592')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','LIDF592')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','LIDF592')*/
  
  /* Eval('NVM-CCR-008','LIDF592')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','LIDF592')*/
  /* Eval('NVM-CCR-010','LIDF592')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','LIDF592')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','LIDF592')*/
  
  /* Eval('NvM-ICR-072','LIDF592')*/
  
  /* Eval('NVM-CCR-034','LIDF592')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','LIDF592')*/
  (uint16)0x3A2,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[351],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk465CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','LIDF592')*/
  /* Eval('NVM-CCR-015','LIDF592')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_LIDF592__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','LIDF592')*/
  /* Eval('NVM-CCR-014','LIDF592')*/
  /* Eval('NVM-CCR-018','LIDF592')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','LIDF592')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','LIDF592')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','LIDF592')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 466 */
{
  
  /* Eval('NVM-CCR-027','INVLDF592P272')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF592P272')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF592P272')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF592P272')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF592P272')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF592P272')*/
  
  /* Eval('NVM-CCR-008','INVLDF592P272')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF592P272')*/
  /* Eval('NVM-CCR-010','INVLDF592P272')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF592P272')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF592P272')*/
  
  /* Eval('NvM-ICR-072','INVLDF592P272')*/
  
  /* Eval('NVM-CCR-034','INVLDF592P272')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF592P272')*/
  (uint16)0x3A4,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[352],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk466CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF592P272')*/
  /* Eval('NVM-CCR-015','INVLDF592P272')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF592P272__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF592P272')*/
  /* Eval('NVM-CCR-014','INVLDF592P272')*/
  /* Eval('NVM-CCR-018','INVLDF592P272')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF592P272')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF592P272')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF592P272')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 467 */
{
  
  /* Eval('NVM-CCR-027','INVLDF592P273')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF592P273')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF592P273')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF592P273')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF592P273')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF592P273')*/
  
  /* Eval('NVM-CCR-008','INVLDF592P273')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF592P273')*/
  /* Eval('NVM-CCR-010','INVLDF592P273')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF592P273')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF592P273')*/
  
  /* Eval('NvM-ICR-072','INVLDF592P273')*/
  
  /* Eval('NVM-CCR-034','INVLDF592P273')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF592P273')*/
  (uint16)0x3A6,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[353],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk467CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF592P273')*/
  /* Eval('NVM-CCR-015','INVLDF592P273')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF592P273__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF592P273')*/
  /* Eval('NVM-CCR-014','INVLDF592P273')*/
  /* Eval('NVM-CCR-018','INVLDF592P273')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF592P273')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF592P273')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF592P273')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 468 */
{
  
  /* Eval('NVM-CCR-027','INVLDF592P349')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF592P349')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF592P349')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF592P349')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF592P349')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF592P349')*/
  
  /* Eval('NVM-CCR-008','INVLDF592P349')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF592P349')*/
  /* Eval('NVM-CCR-010','INVLDF592P349')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF592P349')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF592P349')*/
  
  /* Eval('NvM-ICR-072','INVLDF592P349')*/
  
  /* Eval('NVM-CCR-034','INVLDF592P349')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF592P349')*/
  (uint16)0x3A8,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[354],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk468CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF592P349')*/
  /* Eval('NVM-CCR-015','INVLDF592P349')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF592P349__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF592P349')*/
  /* Eval('NVM-CCR-014','INVLDF592P349')*/
  /* Eval('NVM-CCR-018','INVLDF592P349')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF592P349')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF592P349')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF592P349')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 469 */
{
  
  /* Eval('NVM-CCR-027','INVLDF592P418')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF592P418')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF592P418')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF592P418')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF592P418')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF592P418')*/
  
  /* Eval('NVM-CCR-008','INVLDF592P418')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF592P418')*/
  /* Eval('NVM-CCR-010','INVLDF592P418')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF592P418')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF592P418')*/
  
  /* Eval('NvM-ICR-072','INVLDF592P418')*/
  
  /* Eval('NVM-CCR-034','INVLDF592P418')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF592P418')*/
  (uint16)0x3AA,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[355],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk469CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF592P418')*/
  /* Eval('NVM-CCR-015','INVLDF592P418')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF592P418__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF592P418')*/
  /* Eval('NVM-CCR-014','INVLDF592P418')*/
  /* Eval('NVM-CCR-018','INVLDF592P418')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF592P418')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF592P418')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF592P418')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 470 */
{
  
  /* Eval('NVM-CCR-027','INVLDF592P419')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF592P419')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF592P419')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF592P419')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF592P419')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF592P419')*/
  
  /* Eval('NVM-CCR-008','INVLDF592P419')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF592P419')*/
  /* Eval('NVM-CCR-010','INVLDF592P419')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF592P419')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF592P419')*/
  
  /* Eval('NvM-ICR-072','INVLDF592P419')*/
  
  /* Eval('NVM-CCR-034','INVLDF592P419')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF592P419')*/
  (uint16)0x3AC,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[356],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk470CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF592P419')*/
  /* Eval('NVM-CCR-015','INVLDF592P419')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF592P419__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF592P419')*/
  /* Eval('NVM-CCR-014','INVLDF592P419')*/
  /* Eval('NVM-CCR-018','INVLDF592P419')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF592P419')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF592P419')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF592P419')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 471 */
{
  
  /* Eval('NVM-CCR-027','INVLDF592P420')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF592P420')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF592P420')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF592P420')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF592P420')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF592P420')*/
  
  /* Eval('NVM-CCR-008','INVLDF592P420')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF592P420')*/
  /* Eval('NVM-CCR-010','INVLDF592P420')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF592P420')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF592P420')*/
  
  /* Eval('NvM-ICR-072','INVLDF592P420')*/
  
  /* Eval('NVM-CCR-034','INVLDF592P420')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF592P420')*/
  (uint16)0x3AE,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[357],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk471CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF592P420')*/
  /* Eval('NVM-CCR-015','INVLDF592P420')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF592P420__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF592P420')*/
  /* Eval('NVM-CCR-014','INVLDF592P420')*/
  /* Eval('NVM-CCR-018','INVLDF592P420')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF592P420')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF592P420')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF592P420')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 472 */
{
  
  /* Eval('NVM-CCR-027','INVLDF592P421_1')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF592P421_1')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF592P421_1')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF592P421_1')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF592P421_1')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF592P421_1')*/
  
  /* Eval('NVM-CCR-008','INVLDF592P421_1')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF592P421_1')*/
  /* Eval('NVM-CCR-010','INVLDF592P421_1')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF592P421_1')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF592P421_1')*/
  
  /* Eval('NvM-ICR-072','INVLDF592P421_1')*/
  
  /* Eval('NVM-CCR-034','INVLDF592P421_1')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF592P421_1')*/
  (uint16)0x3B0,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[358],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk472CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF592P421_1')*/
  /* Eval('NVM-CCR-015','INVLDF592P421_1')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF592P421_1__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF592P421_1')*/
  /* Eval('NVM-CCR-014','INVLDF592P421_1')*/
  /* Eval('NVM-CCR-018','INVLDF592P421_1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF592P421_1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF592P421_1')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF592P421_1')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 473 */
{
  
  /* Eval('NVM-CCR-027','INVLDF592P421_2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF592P421_2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF592P421_2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF592P421_2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF592P421_2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF592P421_2')*/
  
  /* Eval('NVM-CCR-008','INVLDF592P421_2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF592P421_2')*/
  /* Eval('NVM-CCR-010','INVLDF592P421_2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF592P421_2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF592P421_2')*/
  
  /* Eval('NvM-ICR-072','INVLDF592P421_2')*/
  
  /* Eval('NVM-CCR-034','INVLDF592P421_2')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF592P421_2')*/
  (uint16)0x3B2,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[359],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk473CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF592P421_2')*/
  /* Eval('NVM-CCR-015','INVLDF592P421_2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF592P421_2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF592P421_2')*/
  /* Eval('NVM-CCR-014','INVLDF592P421_2')*/
  /* Eval('NVM-CCR-018','INVLDF592P421_2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF592P421_2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF592P421_2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF592P421_2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 474 */
{
  
  /* Eval('NVM-CCR-027','INVLDF592P421_3')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF592P421_3')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF592P421_3')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF592P421_3')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF592P421_3')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF592P421_3')*/
  
  /* Eval('NVM-CCR-008','INVLDF592P421_3')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF592P421_3')*/
  /* Eval('NVM-CCR-010','INVLDF592P421_3')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF592P421_3')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF592P421_3')*/
  
  /* Eval('NvM-ICR-072','INVLDF592P421_3')*/
  
  /* Eval('NVM-CCR-034','INVLDF592P421_3')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF592P421_3')*/
  (uint16)0x3B4,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[360],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk474CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF592P421_3')*/
  /* Eval('NVM-CCR-015','INVLDF592P421_3')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF592P421_3__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF592P421_3')*/
  /* Eval('NVM-CCR-014','INVLDF592P421_3')*/
  /* Eval('NVM-CCR-018','INVLDF592P421_3')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF592P421_3')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF592P421_3')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF592P421_3')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 475 */
{
  
  /* Eval('NVM-CCR-027','FRBDF592P272')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF592P272')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF592P272')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF592P272')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF592P272')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF592P272')*/
  
  /* Eval('NVM-CCR-008','FRBDF592P272')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF592P272')*/
  /* Eval('NVM-CCR-010','FRBDF592P272')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF592P272')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF592P272')*/
  
  /* Eval('NvM-ICR-072','FRBDF592P272')*/
  
  /* Eval('NVM-CCR-034','FRBDF592P272')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF592P272')*/
  (uint16)0x3B6,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[361],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk475CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF592P272')*/
  /* Eval('NVM-CCR-015','FRBDF592P272')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF592P272__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF592P272')*/
  /* Eval('NVM-CCR-014','FRBDF592P272')*/
  /* Eval('NVM-CCR-018','FRBDF592P272')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF592P272')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF592P272')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF592P272')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 476 */
{
  
  /* Eval('NVM-CCR-027','FRBDF592P273')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF592P273')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF592P273')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF592P273')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF592P273')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF592P273')*/
  
  /* Eval('NVM-CCR-008','FRBDF592P273')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF592P273')*/
  /* Eval('NVM-CCR-010','FRBDF592P273')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF592P273')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF592P273')*/
  
  /* Eval('NvM-ICR-072','FRBDF592P273')*/
  
  /* Eval('NVM-CCR-034','FRBDF592P273')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF592P273')*/
  (uint16)0x3B8,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[362],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk476CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF592P273')*/
  /* Eval('NVM-CCR-015','FRBDF592P273')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF592P273__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF592P273')*/
  /* Eval('NVM-CCR-014','FRBDF592P273')*/
  /* Eval('NVM-CCR-018','FRBDF592P273')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF592P273')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF592P273')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF592P273')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 477 */
{
  
  /* Eval('NVM-CCR-027','FRBDF592P349')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF592P349')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF592P349')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF592P349')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF592P349')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF592P349')*/
  
  /* Eval('NVM-CCR-008','FRBDF592P349')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF592P349')*/
  /* Eval('NVM-CCR-010','FRBDF592P349')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF592P349')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF592P349')*/
  
  /* Eval('NvM-ICR-072','FRBDF592P349')*/
  
  /* Eval('NVM-CCR-034','FRBDF592P349')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF592P349')*/
  (uint16)0x3BA,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[363],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk477CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF592P349')*/
  /* Eval('NVM-CCR-015','FRBDF592P349')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF592P349__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF592P349')*/
  /* Eval('NVM-CCR-014','FRBDF592P349')*/
  /* Eval('NVM-CCR-018','FRBDF592P349')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF592P349')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF592P349')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF592P349')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 478 */
{
  
  /* Eval('NVM-CCR-027','FRBDF592P418')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF592P418')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF592P418')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF592P418')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF592P418')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF592P418')*/
  
  /* Eval('NVM-CCR-008','FRBDF592P418')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF592P418')*/
  /* Eval('NVM-CCR-010','FRBDF592P418')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF592P418')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF592P418')*/
  
  /* Eval('NvM-ICR-072','FRBDF592P418')*/
  
  /* Eval('NVM-CCR-034','FRBDF592P418')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF592P418')*/
  (uint16)0x3BC,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[364],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk478CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF592P418')*/
  /* Eval('NVM-CCR-015','FRBDF592P418')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF592P418__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF592P418')*/
  /* Eval('NVM-CCR-014','FRBDF592P418')*/
  /* Eval('NVM-CCR-018','FRBDF592P418')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF592P418')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF592P418')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF592P418')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 479 */
{
  
  /* Eval('NVM-CCR-027','FRBDF592P419')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF592P419')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF592P419')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF592P419')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF592P419')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF592P419')*/
  
  /* Eval('NVM-CCR-008','FRBDF592P419')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF592P419')*/
  /* Eval('NVM-CCR-010','FRBDF592P419')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF592P419')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF592P419')*/
  
  /* Eval('NvM-ICR-072','FRBDF592P419')*/
  
  /* Eval('NVM-CCR-034','FRBDF592P419')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF592P419')*/
  (uint16)0x3BE,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[365],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk479CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF592P419')*/
  /* Eval('NVM-CCR-015','FRBDF592P419')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF592P419__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF592P419')*/
  /* Eval('NVM-CCR-014','FRBDF592P419')*/
  /* Eval('NVM-CCR-018','FRBDF592P419')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF592P419')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF592P419')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF592P419')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 480 */
{
  
  /* Eval('NVM-CCR-027','FRBDF592P421_1')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF592P421_1')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF592P421_1')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF592P421_1')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF592P421_1')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF592P421_1')*/
  
  /* Eval('NVM-CCR-008','FRBDF592P421_1')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF592P421_1')*/
  /* Eval('NVM-CCR-010','FRBDF592P421_1')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF592P421_1')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF592P421_1')*/
  
  /* Eval('NvM-ICR-072','FRBDF592P421_1')*/
  
  /* Eval('NVM-CCR-034','FRBDF592P421_1')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF592P421_1')*/
  (uint16)0x3C0,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[366],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk480CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF592P421_1')*/
  /* Eval('NVM-CCR-015','FRBDF592P421_1')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF592P421_1__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF592P421_1')*/
  /* Eval('NVM-CCR-014','FRBDF592P421_1')*/
  /* Eval('NVM-CCR-018','FRBDF592P421_1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF592P421_1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF592P421_1')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF592P421_1')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 481 */
{
  
  /* Eval('NVM-CCR-027','FRBDF592P421_2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF592P421_2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF592P421_2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF592P421_2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF592P421_2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF592P421_2')*/
  
  /* Eval('NVM-CCR-008','FRBDF592P421_2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF592P421_2')*/
  /* Eval('NVM-CCR-010','FRBDF592P421_2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF592P421_2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF592P421_2')*/
  
  /* Eval('NvM-ICR-072','FRBDF592P421_2')*/
  
  /* Eval('NVM-CCR-034','FRBDF592P421_2')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF592P421_2')*/
  (uint16)0x3C2,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[367],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk481CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF592P421_2')*/
  /* Eval('NVM-CCR-015','FRBDF592P421_2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF592P421_2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF592P421_2')*/
  /* Eval('NVM-CCR-014','FRBDF592P421_2')*/
  /* Eval('NVM-CCR-018','FRBDF592P421_2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF592P421_2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF592P421_2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF592P421_2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 482 */
{
  
  /* Eval('NVM-CCR-027','FRBDF592P421_3')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF592P421_3')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF592P421_3')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF592P421_3')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF592P421_3')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF592P421_3')*/
  
  /* Eval('NVM-CCR-008','FRBDF592P421_3')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF592P421_3')*/
  /* Eval('NVM-CCR-010','FRBDF592P421_3')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF592P421_3')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF592P421_3')*/
  
  /* Eval('NvM-ICR-072','FRBDF592P421_3')*/
  
  /* Eval('NVM-CCR-034','FRBDF592P421_3')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF592P421_3')*/
  (uint16)0x3C4,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[368],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk482CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF592P421_3')*/
  /* Eval('NVM-CCR-015','FRBDF592P421_3')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF592P421_3__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF592P421_3')*/
  /* Eval('NVM-CCR-014','FRBDF592P421_3')*/
  /* Eval('NVM-CCR-018','FRBDF592P421_3')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF592P421_3')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF592P421_3')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF592P421_3')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 483 */
{
  
  /* Eval('NVM-CCR-027','MISSF5B2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MISSF5B2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MISSF5B2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MISSF5B2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MISSF5B2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MISSF5B2')*/
  
  /* Eval('NVM-CCR-008','MISSF5B2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MISSF5B2')*/
  /* Eval('NVM-CCR-010','MISSF5B2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MISSF5B2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MISSF5B2')*/
  
  /* Eval('NvM-ICR-072','MISSF5B2')*/
  
  /* Eval('NVM-CCR-034','MISSF5B2')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MISSF5B2')*/
  (uint16)0x3C6,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[369],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk483CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MISSF5B2')*/
  /* Eval('NVM-CCR-015','MISSF5B2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_MissF5B2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MISSF5B2')*/
  /* Eval('NVM-CCR-014','MISSF5B2')*/
  /* Eval('NVM-CCR-018','MISSF5B2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MISSF5B2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MISSF5B2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MISSF5B2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 484 */
{
  
  /* Eval('NVM-CCR-027','SHOF5B2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SHOF5B2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SHOF5B2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SHOF5B2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SHOF5B2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SHOF5B2')*/
  
  /* Eval('NVM-CCR-008','SHOF5B2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SHOF5B2')*/
  /* Eval('NVM-CCR-010','SHOF5B2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SHOF5B2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SHOF5B2')*/
  
  /* Eval('NvM-ICR-072','SHOF5B2')*/
  
  /* Eval('NVM-CCR-034','SHOF5B2')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SHOF5B2')*/
  (uint16)0x3C8,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[370],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk484CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SHOF5B2')*/
  /* Eval('NVM-CCR-015','SHOF5B2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ShoF5B2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SHOF5B2')*/
  /* Eval('NVM-CCR-014','SHOF5B2')*/
  /* Eval('NVM-CCR-018','SHOF5B2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SHOF5B2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SHOF5B2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SHOF5B2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 485 */
{
  
  /* Eval('NVM-CCR-027','INVLDF5B2P146')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF5B2P146')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF5B2P146')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF5B2P146')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF5B2P146')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF5B2P146')*/
  
  /* Eval('NVM-CCR-008','INVLDF5B2P146')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF5B2P146')*/
  /* Eval('NVM-CCR-010','INVLDF5B2P146')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF5B2P146')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF5B2P146')*/
  
  /* Eval('NvM-ICR-072','INVLDF5B2P146')*/
  
  /* Eval('NVM-CCR-034','INVLDF5B2P146')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF5B2P146')*/
  (uint16)0x3CA,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[371],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk485CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF5B2P146')*/
  /* Eval('NVM-CCR-015','INVLDF5B2P146')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF5B2P146__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF5B2P146')*/
  /* Eval('NVM-CCR-014','INVLDF5B2P146')*/
  /* Eval('NVM-CCR-018','INVLDF5B2P146')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF5B2P146')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF5B2P146')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF5B2P146')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 486 */
{
  
  /* Eval('NVM-CCR-027','FRBDF5B2P146')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF5B2P146')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF5B2P146')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF5B2P146')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF5B2P146')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF5B2P146')*/
  
  /* Eval('NVM-CCR-008','FRBDF5B2P146')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF5B2P146')*/
  /* Eval('NVM-CCR-010','FRBDF5B2P146')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF5B2P146')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF5B2P146')*/
  
  /* Eval('NvM-ICR-072','FRBDF5B2P146')*/
  
  /* Eval('NVM-CCR-034','FRBDF5B2P146')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF5B2P146')*/
  (uint16)0x3CC,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[372],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk486CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF5B2P146')*/
  /* Eval('NVM-CCR-015','FRBDF5B2P146')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF5B2P146__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF5B2P146')*/
  /* Eval('NVM-CCR-014','FRBDF5B2P146')*/
  /* Eval('NVM-CCR-018','FRBDF5B2P146')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF5B2P146')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF5B2P146')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF5B2P146')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 487 */
{
  
  /* Eval('NVM-CCR-027','MISSF612')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MISSF612')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MISSF612')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MISSF612')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MISSF612')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MISSF612')*/
  
  /* Eval('NVM-CCR-008','MISSF612')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MISSF612')*/
  /* Eval('NVM-CCR-010','MISSF612')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MISSF612')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MISSF612')*/
  
  /* Eval('NvM-ICR-072','MISSF612')*/
  
  /* Eval('NVM-CCR-034','MISSF612')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MISSF612')*/
  (uint16)0x3CE,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[373],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk487CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MISSF612')*/
  /* Eval('NVM-CCR-015','MISSF612')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_MissF612__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MISSF612')*/
  /* Eval('NVM-CCR-014','MISSF612')*/
  /* Eval('NVM-CCR-018','MISSF612')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MISSF612')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MISSF612')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MISSF612')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 488 */
{
  
  /* Eval('NVM-CCR-027','SHOF612')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SHOF612')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SHOF612')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SHOF612')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SHOF612')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SHOF612')*/
  
  /* Eval('NVM-CCR-008','SHOF612')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SHOF612')*/
  /* Eval('NVM-CCR-010','SHOF612')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SHOF612')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SHOF612')*/
  
  /* Eval('NvM-ICR-072','SHOF612')*/
  
  /* Eval('NVM-CCR-034','SHOF612')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SHOF612')*/
  (uint16)0x3D0,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[374],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk488CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SHOF612')*/
  /* Eval('NVM-CCR-015','SHOF612')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ShoF612__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SHOF612')*/
  /* Eval('NVM-CCR-014','SHOF612')*/
  /* Eval('NVM-CCR-018','SHOF612')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SHOF612')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SHOF612')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SHOF612')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 489 */
{
  
  /* Eval('NVM-CCR-027','INVLDF612P260')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF612P260')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF612P260')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF612P260')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF612P260')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF612P260')*/
  
  /* Eval('NVM-CCR-008','INVLDF612P260')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF612P260')*/
  /* Eval('NVM-CCR-010','INVLDF612P260')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF612P260')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF612P260')*/
  
  /* Eval('NvM-ICR-072','INVLDF612P260')*/
  
  /* Eval('NVM-CCR-034','INVLDF612P260')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF612P260')*/
  (uint16)0x3D2,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[375],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk489CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF612P260')*/
  /* Eval('NVM-CCR-015','INVLDF612P260')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF612P260__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF612P260')*/
  /* Eval('NVM-CCR-014','INVLDF612P260')*/
  /* Eval('NVM-CCR-018','INVLDF612P260')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF612P260')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF612P260')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF612P260')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 490 */
{
  
  /* Eval('NVM-CCR-027','INVLDF612P436')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF612P436')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF612P436')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF612P436')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF612P436')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF612P436')*/
  
  /* Eval('NVM-CCR-008','INVLDF612P436')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF612P436')*/
  /* Eval('NVM-CCR-010','INVLDF612P436')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF612P436')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF612P436')*/
  
  /* Eval('NvM-ICR-072','INVLDF612P436')*/
  
  /* Eval('NVM-CCR-034','INVLDF612P436')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF612P436')*/
  (uint16)0x3D4,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[376],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk490CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF612P436')*/
  /* Eval('NVM-CCR-015','INVLDF612P436')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF612P436__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF612P436')*/
  /* Eval('NVM-CCR-014','INVLDF612P436')*/
  /* Eval('NVM-CCR-018','INVLDF612P436')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF612P436')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF612P436')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF612P436')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 491 */
{
  
  /* Eval('NVM-CCR-027','INVLDF612P705')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF612P705')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF612P705')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF612P705')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF612P705')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF612P705')*/
  
  /* Eval('NVM-CCR-008','INVLDF612P705')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF612P705')*/
  /* Eval('NVM-CCR-010','INVLDF612P705')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF612P705')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF612P705')*/
  
  /* Eval('NvM-ICR-072','INVLDF612P705')*/
  
  /* Eval('NVM-CCR-034','INVLDF612P705')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF612P705')*/
  (uint16)0x3D6,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[377],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk491CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF612P705')*/
  /* Eval('NVM-CCR-015','INVLDF612P705')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF612P705__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF612P705')*/
  /* Eval('NVM-CCR-014','INVLDF612P705')*/
  /* Eval('NVM-CCR-018','INVLDF612P705')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF612P705')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF612P705')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF612P705')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 492 */
{
  
  /* Eval('NVM-CCR-027','FRBDF612P927')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF612P927')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF612P927')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF612P927')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF612P927')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF612P927')*/
  
  /* Eval('NVM-CCR-008','FRBDF612P927')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF612P927')*/
  /* Eval('NVM-CCR-010','FRBDF612P927')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF612P927')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF612P927')*/
  
  /* Eval('NvM-ICR-072','FRBDF612P927')*/
  
  /* Eval('NVM-CCR-034','FRBDF612P927')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF612P927')*/
  (uint16)0x3D8,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[378],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk492CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF612P927')*/
  /* Eval('NVM-CCR-015','FRBDF612P927')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF612P927__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF612P927')*/
  /* Eval('NVM-CCR-014','FRBDF612P927')*/
  /* Eval('NVM-CCR-018','FRBDF612P927')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF612P927')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF612P927')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF612P927')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 493 */
{
  
  /* Eval('NVM-CCR-027','FRBDF612P436')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF612P436')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF612P436')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF612P436')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF612P436')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF612P436')*/
  
  /* Eval('NVM-CCR-008','FRBDF612P436')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF612P436')*/
  /* Eval('NVM-CCR-010','FRBDF612P436')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF612P436')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF612P436')*/
  
  /* Eval('NvM-ICR-072','FRBDF612P436')*/
  
  /* Eval('NVM-CCR-034','FRBDF612P436')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF612P436')*/
  (uint16)0x3DA,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[379],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk493CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF612P436')*/
  /* Eval('NVM-CCR-015','FRBDF612P436')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF612P436__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF612P436')*/
  /* Eval('NVM-CCR-014','FRBDF612P436')*/
  /* Eval('NVM-CCR-018','FRBDF612P436')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF612P436')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF612P436')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF612P436')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 494 */
{
  
  /* Eval('NVM-CCR-027','MISSF792')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MISSF792')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MISSF792')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MISSF792')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MISSF792')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MISSF792')*/
  
  /* Eval('NVM-CCR-008','MISSF792')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MISSF792')*/
  /* Eval('NVM-CCR-010','MISSF792')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MISSF792')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MISSF792')*/
  
  /* Eval('NvM-ICR-072','MISSF792')*/
  
  /* Eval('NVM-CCR-034','MISSF792')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MISSF792')*/
  (uint16)0x3DC,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[380],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk494CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MISSF792')*/
  /* Eval('NVM-CCR-015','MISSF792')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_MissF792__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MISSF792')*/
  /* Eval('NVM-CCR-014','MISSF792')*/
  /* Eval('NVM-CCR-018','MISSF792')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MISSF792')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MISSF792')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MISSF792')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 495 */
{
  
  /* Eval('NVM-CCR-027','SHOF792')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SHOF792')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SHOF792')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SHOF792')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SHOF792')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SHOF792')*/
  
  /* Eval('NVM-CCR-008','SHOF792')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SHOF792')*/
  /* Eval('NVM-CCR-010','SHOF792')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SHOF792')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SHOF792')*/
  
  /* Eval('NvM-ICR-072','SHOF792')*/
  
  /* Eval('NVM-CCR-034','SHOF792')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SHOF792')*/
  (uint16)0x3DE,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[381],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk495CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SHOF792')*/
  /* Eval('NVM-CCR-015','SHOF792')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ShoF792__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SHOF792')*/
  /* Eval('NVM-CCR-014','SHOF792')*/
  /* Eval('NVM-CCR-018','SHOF792')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SHOF792')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SHOF792')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SHOF792')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 496 */
{
  
  /* Eval('NVM-CCR-027','MISSF7F2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MISSF7F2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MISSF7F2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MISSF7F2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MISSF7F2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MISSF7F2')*/
  
  /* Eval('NVM-CCR-008','MISSF7F2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MISSF7F2')*/
  /* Eval('NVM-CCR-010','MISSF7F2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MISSF7F2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MISSF7F2')*/
  
  /* Eval('NvM-ICR-072','MISSF7F2')*/
  
  /* Eval('NVM-CCR-034','MISSF7F2')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MISSF7F2')*/
  (uint16)0x3E0,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[382],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk496CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MISSF7F2')*/
  /* Eval('NVM-CCR-015','MISSF7F2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_MissF7F2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MISSF7F2')*/
  /* Eval('NVM-CCR-014','MISSF7F2')*/
  /* Eval('NVM-CCR-018','MISSF7F2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MISSF7F2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MISSF7F2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MISSF7F2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 497 */
{
  
  /* Eval('NVM-CCR-027','SHOF7F2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SHOF7F2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SHOF7F2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SHOF7F2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SHOF7F2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SHOF7F2')*/
  
  /* Eval('NVM-CCR-008','SHOF7F2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SHOF7F2')*/
  /* Eval('NVM-CCR-010','SHOF7F2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SHOF7F2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SHOF7F2')*/
  
  /* Eval('NvM-ICR-072','SHOF7F2')*/
  
  /* Eval('NVM-CCR-034','SHOF7F2')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SHOF7F2')*/
  (uint16)0x3E2,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[383],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk497CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SHOF7F2')*/
  /* Eval('NVM-CCR-015','SHOF7F2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ShoF7F2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SHOF7F2')*/
  /* Eval('NVM-CCR-014','SHOF7F2')*/
  /* Eval('NVM-CCR-018','SHOF7F2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SHOF7F2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SHOF7F2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SHOF7F2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 498 */
{
  
  /* Eval('NVM-CCR-027','LIDF7F2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','LIDF7F2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','LIDF7F2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','LIDF7F2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','LIDF7F2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','LIDF7F2')*/
  
  /* Eval('NVM-CCR-008','LIDF7F2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','LIDF7F2')*/
  /* Eval('NVM-CCR-010','LIDF7F2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','LIDF7F2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','LIDF7F2')*/
  
  /* Eval('NvM-ICR-072','LIDF7F2')*/
  
  /* Eval('NVM-CCR-034','LIDF7F2')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','LIDF7F2')*/
  (uint16)0x3E4,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[384],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk498CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','LIDF7F2')*/
  /* Eval('NVM-CCR-015','LIDF7F2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_LIDF7F2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','LIDF7F2')*/
  /* Eval('NVM-CCR-014','LIDF7F2')*/
  /* Eval('NVM-CCR-018','LIDF7F2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','LIDF7F2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','LIDF7F2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','LIDF7F2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 499 */
{
  
  /* Eval('NVM-CCR-027','INVLDF7F2P146')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF7F2P146')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF7F2P146')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF7F2P146')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF7F2P146')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF7F2P146')*/
  
  /* Eval('NVM-CCR-008','INVLDF7F2P146')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF7F2P146')*/
  /* Eval('NVM-CCR-010','INVLDF7F2P146')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF7F2P146')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF7F2P146')*/
  
  /* Eval('NvM-ICR-072','INVLDF7F2P146')*/
  
  /* Eval('NVM-CCR-034','INVLDF7F2P146')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF7F2P146')*/
  (uint16)0x3E6,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[385],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk499CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF7F2P146')*/
  /* Eval('NVM-CCR-015','INVLDF7F2P146')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF7F2P146__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF7F2P146')*/
  /* Eval('NVM-CCR-014','INVLDF7F2P146')*/
  /* Eval('NVM-CCR-018','INVLDF7F2P146')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF7F2P146')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF7F2P146')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF7F2P146')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 500 */
{
  
  /* Eval('NVM-CCR-027','INVLDF7F2P015')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INVLDF7F2P015')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INVLDF7F2P015')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INVLDF7F2P015')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INVLDF7F2P015')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INVLDF7F2P015')*/
  
  /* Eval('NVM-CCR-008','INVLDF7F2P015')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INVLDF7F2P015')*/
  /* Eval('NVM-CCR-010','INVLDF7F2P015')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INVLDF7F2P015')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INVLDF7F2P015')*/
  
  /* Eval('NvM-ICR-072','INVLDF7F2P015')*/
  
  /* Eval('NVM-CCR-034','INVLDF7F2P015')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INVLDF7F2P015')*/
  (uint16)0x3E8,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[386],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk500CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INVLDF7F2P015')*/
  /* Eval('NVM-CCR-015','INVLDF7F2P015')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InvldF7F2P015__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INVLDF7F2P015')*/
  /* Eval('NVM-CCR-014','INVLDF7F2P015')*/
  /* Eval('NVM-CCR-018','INVLDF7F2P015')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INVLDF7F2P015')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INVLDF7F2P015')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INVLDF7F2P015')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 501 */
{
  
  /* Eval('NVM-CCR-027','FRBDF7F2P849')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF7F2P849')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF7F2P849')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF7F2P849')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF7F2P849')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF7F2P849')*/
  
  /* Eval('NVM-CCR-008','FRBDF7F2P849')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF7F2P849')*/
  /* Eval('NVM-CCR-010','FRBDF7F2P849')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF7F2P849')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF7F2P849')*/
  
  /* Eval('NvM-ICR-072','FRBDF7F2P849')*/
  
  /* Eval('NVM-CCR-034','FRBDF7F2P849')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF7F2P849')*/
  (uint16)0x3EA,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[387],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk501CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF7F2P849')*/
  /* Eval('NVM-CCR-015','FRBDF7F2P849')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF7F2P849__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF7F2P849')*/
  /* Eval('NVM-CCR-014','FRBDF7F2P849')*/
  /* Eval('NVM-CCR-018','FRBDF7F2P849')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF7F2P849')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF7F2P849')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF7F2P849')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 502 */
{
  
  /* Eval('NVM-CCR-027','FRBDF7F2P146')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FRBDF7F2P146')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FRBDF7F2P146')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FRBDF7F2P146')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FRBDF7F2P146')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FRBDF7F2P146')*/
  
  /* Eval('NVM-CCR-008','FRBDF7F2P146')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FRBDF7F2P146')*/
  /* Eval('NVM-CCR-010','FRBDF7F2P146')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FRBDF7F2P146')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FRBDF7F2P146')*/
  
  /* Eval('NvM-ICR-072','FRBDF7F2P146')*/
  
  /* Eval('NVM-CCR-034','FRBDF7F2P146')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FRBDF7F2P146')*/
  (uint16)0x3EC,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[388],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk502CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FRBDF7F2P146')*/
  /* Eval('NVM-CCR-015','FRBDF7F2P146')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FrbdF7F2P146__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FRBDF7F2P146')*/
  /* Eval('NVM-CCR-014','FRBDF7F2P146')*/
  /* Eval('NVM-CCR-018','FRBDF7F2P146')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FRBDF7F2P146')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FRBDF7F2P146')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FRBDF7F2P146')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 503 */
{
  
  /* Eval('NVM-CCR-027','SCP_INJ1CMD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCP_INJ1CMD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCP_INJ1CMD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCP_INJ1CMD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCP_INJ1CMD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCP_INJ1CMD')*/
  
  /* Eval('NVM-CCR-008','SCP_INJ1CMD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCP_INJ1CMD')*/
  /* Eval('NVM-CCR-010','SCP_INJ1CMD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCP_INJ1CMD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCP_INJ1CMD')*/
  
  /* Eval('NvM-ICR-072','SCP_INJ1CMD')*/
  
  /* Eval('NVM-CCR-034','SCP_INJ1CMD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCP_INJ1CMD')*/
  (uint16)0x3EE,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[389],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk503CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCP_INJ1CMD')*/
  /* Eval('NVM-CCR-015','SCP_INJ1CMD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scp_Inj1Cmd__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCP_INJ1CMD')*/
  /* Eval('NVM-CCR-014','SCP_INJ1CMD')*/
  /* Eval('NVM-CCR-018','SCP_INJ1CMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCP_INJ1CMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCP_INJ1CMD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCP_INJ1CMD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 504 */
{
  
  /* Eval('NVM-CCR-027','OC_INJ1CMD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','OC_INJ1CMD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','OC_INJ1CMD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','OC_INJ1CMD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','OC_INJ1CMD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','OC_INJ1CMD')*/
  
  /* Eval('NVM-CCR-008','OC_INJ1CMD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','OC_INJ1CMD')*/
  /* Eval('NVM-CCR-010','OC_INJ1CMD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','OC_INJ1CMD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','OC_INJ1CMD')*/
  
  /* Eval('NvM-ICR-072','OC_INJ1CMD')*/
  
  /* Eval('NVM-CCR-034','OC_INJ1CMD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','OC_INJ1CMD')*/
  (uint16)0x3F0,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[390],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk504CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','OC_INJ1CMD')*/
  /* Eval('NVM-CCR-015','OC_INJ1CMD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Oc_Inj1Cmd__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','OC_INJ1CMD')*/
  /* Eval('NVM-CCR-014','OC_INJ1CMD')*/
  /* Eval('NVM-CCR-018','OC_INJ1CMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','OC_INJ1CMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','OC_INJ1CMD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','OC_INJ1CMD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 505 */
{
  
  /* Eval('NVM-CCR-027','SCP_INJ2CMD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCP_INJ2CMD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCP_INJ2CMD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCP_INJ2CMD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCP_INJ2CMD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCP_INJ2CMD')*/
  
  /* Eval('NVM-CCR-008','SCP_INJ2CMD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCP_INJ2CMD')*/
  /* Eval('NVM-CCR-010','SCP_INJ2CMD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCP_INJ2CMD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCP_INJ2CMD')*/
  
  /* Eval('NvM-ICR-072','SCP_INJ2CMD')*/
  
  /* Eval('NVM-CCR-034','SCP_INJ2CMD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCP_INJ2CMD')*/
  (uint16)0x3F2,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[391],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk505CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCP_INJ2CMD')*/
  /* Eval('NVM-CCR-015','SCP_INJ2CMD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scp_Inj2Cmd__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCP_INJ2CMD')*/
  /* Eval('NVM-CCR-014','SCP_INJ2CMD')*/
  /* Eval('NVM-CCR-018','SCP_INJ2CMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCP_INJ2CMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCP_INJ2CMD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCP_INJ2CMD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 506 */
{
  
  /* Eval('NVM-CCR-027','OC_INJ2CMD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','OC_INJ2CMD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','OC_INJ2CMD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','OC_INJ2CMD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','OC_INJ2CMD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','OC_INJ2CMD')*/
  
  /* Eval('NVM-CCR-008','OC_INJ2CMD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','OC_INJ2CMD')*/
  /* Eval('NVM-CCR-010','OC_INJ2CMD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','OC_INJ2CMD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','OC_INJ2CMD')*/
  
  /* Eval('NvM-ICR-072','OC_INJ2CMD')*/
  
  /* Eval('NVM-CCR-034','OC_INJ2CMD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','OC_INJ2CMD')*/
  (uint16)0x3F4,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[392],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk506CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','OC_INJ2CMD')*/
  /* Eval('NVM-CCR-015','OC_INJ2CMD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Oc_Inj2Cmd__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','OC_INJ2CMD')*/
  /* Eval('NVM-CCR-014','OC_INJ2CMD')*/
  /* Eval('NVM-CCR-018','OC_INJ2CMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','OC_INJ2CMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','OC_INJ2CMD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','OC_INJ2CMD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 507 */
{
  
  /* Eval('NVM-CCR-027','SCP_INJ3CMD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCP_INJ3CMD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCP_INJ3CMD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCP_INJ3CMD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCP_INJ3CMD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCP_INJ3CMD')*/
  
  /* Eval('NVM-CCR-008','SCP_INJ3CMD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCP_INJ3CMD')*/
  /* Eval('NVM-CCR-010','SCP_INJ3CMD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCP_INJ3CMD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCP_INJ3CMD')*/
  
  /* Eval('NvM-ICR-072','SCP_INJ3CMD')*/
  
  /* Eval('NVM-CCR-034','SCP_INJ3CMD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCP_INJ3CMD')*/
  (uint16)0x3F6,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[393],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk507CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCP_INJ3CMD')*/
  /* Eval('NVM-CCR-015','SCP_INJ3CMD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scp_Inj3Cmd__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCP_INJ3CMD')*/
  /* Eval('NVM-CCR-014','SCP_INJ3CMD')*/
  /* Eval('NVM-CCR-018','SCP_INJ3CMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCP_INJ3CMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCP_INJ3CMD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCP_INJ3CMD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 508 */
{
  
  /* Eval('NVM-CCR-027','OC_INJ3CMD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','OC_INJ3CMD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','OC_INJ3CMD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','OC_INJ3CMD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','OC_INJ3CMD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','OC_INJ3CMD')*/
  
  /* Eval('NVM-CCR-008','OC_INJ3CMD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','OC_INJ3CMD')*/
  /* Eval('NVM-CCR-010','OC_INJ3CMD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','OC_INJ3CMD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','OC_INJ3CMD')*/
  
  /* Eval('NvM-ICR-072','OC_INJ3CMD')*/
  
  /* Eval('NVM-CCR-034','OC_INJ3CMD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','OC_INJ3CMD')*/
  (uint16)0x3F8,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[394],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk508CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','OC_INJ3CMD')*/
  /* Eval('NVM-CCR-015','OC_INJ3CMD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Oc_Inj3Cmd__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','OC_INJ3CMD')*/
  /* Eval('NVM-CCR-014','OC_INJ3CMD')*/
  /* Eval('NVM-CCR-018','OC_INJ3CMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','OC_INJ3CMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','OC_INJ3CMD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','OC_INJ3CMD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 509 */
{
  
  /* Eval('NVM-CCR-027','SCP_INJ4CMD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCP_INJ4CMD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCP_INJ4CMD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCP_INJ4CMD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCP_INJ4CMD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCP_INJ4CMD')*/
  
  /* Eval('NVM-CCR-008','SCP_INJ4CMD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCP_INJ4CMD')*/
  /* Eval('NVM-CCR-010','SCP_INJ4CMD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCP_INJ4CMD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCP_INJ4CMD')*/
  
  /* Eval('NvM-ICR-072','SCP_INJ4CMD')*/
  
  /* Eval('NVM-CCR-034','SCP_INJ4CMD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCP_INJ4CMD')*/
  (uint16)0x3FA,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[395],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk509CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCP_INJ4CMD')*/
  /* Eval('NVM-CCR-015','SCP_INJ4CMD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scp_Inj4Cmd__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCP_INJ4CMD')*/
  /* Eval('NVM-CCR-014','SCP_INJ4CMD')*/
  /* Eval('NVM-CCR-018','SCP_INJ4CMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCP_INJ4CMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCP_INJ4CMD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCP_INJ4CMD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 510 */
{
  
  /* Eval('NVM-CCR-027','OC_INJ4CMD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','OC_INJ4CMD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','OC_INJ4CMD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','OC_INJ4CMD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','OC_INJ4CMD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','OC_INJ4CMD')*/
  
  /* Eval('NVM-CCR-008','OC_INJ4CMD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','OC_INJ4CMD')*/
  /* Eval('NVM-CCR-010','OC_INJ4CMD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','OC_INJ4CMD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','OC_INJ4CMD')*/
  
  /* Eval('NvM-ICR-072','OC_INJ4CMD')*/
  
  /* Eval('NVM-CCR-034','OC_INJ4CMD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','OC_INJ4CMD')*/
  (uint16)0x3FC,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[396],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk510CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','OC_INJ4CMD')*/
  /* Eval('NVM-CCR-015','OC_INJ4CMD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Oc_Inj4Cmd__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','OC_INJ4CMD')*/
  /* Eval('NVM-CCR-014','OC_INJ4CMD')*/
  /* Eval('NVM-CCR-018','OC_INJ4CMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','OC_INJ4CMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','OC_INJ4CMD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','OC_INJ4CMD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 511 */
{
  
  /* Eval('NVM-CCR-027','ORNGLFBK_AFL')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGLFBK_AFL')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGLFBK_AFL')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGLFBK_AFL')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGLFBK_AFL')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGLFBK_AFL')*/
  
  /* Eval('NVM-CCR-008','ORNGLFBK_AFL')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGLFBK_AFL')*/
  /* Eval('NVM-CCR-010','ORNGLFBK_AFL')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGLFBK_AFL')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGLFBK_AFL')*/
  
  /* Eval('NvM-ICR-072','ORNGLFBK_AFL')*/
  
  /* Eval('NVM-CCR-034','ORNGLFBK_AFL')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGLFBK_AFL')*/
  (uint16)0x3FE,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[397],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk511CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGLFBK_AFL')*/
  /* Eval('NVM-CCR-015','ORNGLFBK_AFL')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngLfbk_Afl__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGLFBK_AFL')*/
  /* Eval('NVM-CCR-014','ORNGLFBK_AFL')*/
  /* Eval('NVM-CCR-018','ORNGLFBK_AFL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGLFBK_AFL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGLFBK_AFL')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGLFBK_AFL')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 512 */
{
  
  /* Eval('NVM-CCR-027','DFTFU_AFL')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','DFTFU_AFL')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','DFTFU_AFL')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','DFTFU_AFL')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','DFTFU_AFL')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','DFTFU_AFL')*/
  
  /* Eval('NVM-CCR-008','DFTFU_AFL')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','DFTFU_AFL')*/
  /* Eval('NVM-CCR-010','DFTFU_AFL')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','DFTFU_AFL')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','DFTFU_AFL')*/
  
  /* Eval('NvM-ICR-072','DFTFU_AFL')*/
  
  /* Eval('NVM-CCR-034','DFTFU_AFL')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','DFTFU_AFL')*/
  (uint16)0x400,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[398],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk512CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','DFTFU_AFL')*/
  /* Eval('NVM-CCR-015','DFTFU_AFL')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_DftFu_Afl__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','DFTFU_AFL')*/
  /* Eval('NVM-CCR-014','DFTFU_AFL')*/
  /* Eval('NVM-CCR-018','DFTFU_AFL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','DFTFU_AFL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','DFTFU_AFL')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','DFTFU_AFL')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 513 */
{
  
  /* Eval('NVM-CCR-027','DFTSENO2_AFL')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','DFTSENO2_AFL')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','DFTSENO2_AFL')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','DFTSENO2_AFL')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','DFTSENO2_AFL')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','DFTSENO2_AFL')*/
  
  /* Eval('NVM-CCR-008','DFTSENO2_AFL')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','DFTSENO2_AFL')*/
  /* Eval('NVM-CCR-010','DFTSENO2_AFL')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','DFTSENO2_AFL')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','DFTSENO2_AFL')*/
  
  /* Eval('NvM-ICR-072','DFTSENO2_AFL')*/
  
  /* Eval('NVM-CCR-034','DFTSENO2_AFL')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','DFTSENO2_AFL')*/
  (uint16)0x402,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[399],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk513CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','DFTSENO2_AFL')*/
  /* Eval('NVM-CCR-015','DFTSENO2_AFL')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_DftSenO2_Afl__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','DFTSENO2_AFL')*/
  /* Eval('NVM-CCR-014','DFTSENO2_AFL')*/
  /* Eval('NVM-CCR-018','DFTSENO2_AFL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','DFTSENO2_AFL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','DFTSENO2_AFL')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','DFTSENO2_AFL')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 514 */
{
  
  /* Eval('NVM-CCR-027','ORNGLFBKGAS_AFL')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGLFBKGAS_AFL')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGLFBKGAS_AFL')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGLFBKGAS_AFL')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGLFBKGAS_AFL')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGLFBKGAS_AFL')*/
  
  /* Eval('NVM-CCR-008','ORNGLFBKGAS_AFL')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGLFBKGAS_AFL')*/
  /* Eval('NVM-CCR-010','ORNGLFBKGAS_AFL')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGLFBKGAS_AFL')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGLFBKGAS_AFL')*/
  
  /* Eval('NvM-ICR-072','ORNGLFBKGAS_AFL')*/
  
  /* Eval('NVM-CCR-034','ORNGLFBKGAS_AFL')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGLFBKGAS_AFL')*/
  (uint16)0x404,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[400],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk514CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGLFBKGAS_AFL')*/
  /* Eval('NVM-CCR-015','ORNGLFBKGAS_AFL')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngLfbkGas_Afl__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGLFBKGAS_AFL')*/
  /* Eval('NVM-CCR-014','ORNGLFBKGAS_AFL')*/
  /* Eval('NVM-CCR-018','ORNGLFBKGAS_AFL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGLFBKGAS_AFL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGLFBKGAS_AFL')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGLFBKGAS_AFL')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 515 */
{
  
  /* Eval('NVM-CCR-027','DFTFUGAS_AFL')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','DFTFUGAS_AFL')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','DFTFUGAS_AFL')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','DFTFUGAS_AFL')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','DFTFUGAS_AFL')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','DFTFUGAS_AFL')*/
  
  /* Eval('NVM-CCR-008','DFTFUGAS_AFL')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','DFTFUGAS_AFL')*/
  /* Eval('NVM-CCR-010','DFTFUGAS_AFL')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','DFTFUGAS_AFL')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','DFTFUGAS_AFL')*/
  
  /* Eval('NvM-ICR-072','DFTFUGAS_AFL')*/
  
  /* Eval('NVM-CCR-034','DFTFUGAS_AFL')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','DFTFUGAS_AFL')*/
  (uint16)0x406,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[401],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk515CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','DFTFUGAS_AFL')*/
  /* Eval('NVM-CCR-015','DFTFUGAS_AFL')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_DftFuGas_Afl__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','DFTFUGAS_AFL')*/
  /* Eval('NVM-CCR-014','DFTFUGAS_AFL')*/
  /* Eval('NVM-CCR-018','DFTFUGAS_AFL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','DFTFUGAS_AFL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','DFTFUGAS_AFL')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','DFTFUGAS_AFL')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 516 */
{
  
  /* Eval('NVM-CCR-027','DFTSENO2GAS_AFL')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','DFTSENO2GAS_AFL')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','DFTSENO2GAS_AFL')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','DFTSENO2GAS_AFL')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','DFTSENO2GAS_AFL')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','DFTSENO2GAS_AFL')*/
  
  /* Eval('NVM-CCR-008','DFTSENO2GAS_AFL')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','DFTSENO2GAS_AFL')*/
  /* Eval('NVM-CCR-010','DFTSENO2GAS_AFL')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','DFTSENO2GAS_AFL')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','DFTSENO2GAS_AFL')*/
  
  /* Eval('NvM-ICR-072','DFTSENO2GAS_AFL')*/
  
  /* Eval('NVM-CCR-034','DFTSENO2GAS_AFL')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','DFTSENO2GAS_AFL')*/
  (uint16)0x408,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[402],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk516CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','DFTSENO2GAS_AFL')*/
  /* Eval('NVM-CCR-015','DFTSENO2GAS_AFL')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_DftSenO2Gas_Afl__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','DFTSENO2GAS_AFL')*/
  /* Eval('NVM-CCR-014','DFTSENO2GAS_AFL')*/
  /* Eval('NVM-CCR-018','DFTSENO2GAS_AFL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','DFTSENO2GAS_AFL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','DFTSENO2GAS_AFL')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','DFTSENO2GAS_AFL')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 517 */
{
  
  /* Eval('NVM-CCR-027','ORNGLFBK_AFR')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGLFBK_AFR')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGLFBK_AFR')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGLFBK_AFR')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGLFBK_AFR')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGLFBK_AFR')*/
  
  /* Eval('NVM-CCR-008','ORNGLFBK_AFR')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGLFBK_AFR')*/
  /* Eval('NVM-CCR-010','ORNGLFBK_AFR')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGLFBK_AFR')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGLFBK_AFR')*/
  
  /* Eval('NvM-ICR-072','ORNGLFBK_AFR')*/
  
  /* Eval('NVM-CCR-034','ORNGLFBK_AFR')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGLFBK_AFR')*/
  (uint16)0x40A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[403],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk517CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGLFBK_AFR')*/
  /* Eval('NVM-CCR-015','ORNGLFBK_AFR')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngLfbk_Afr__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGLFBK_AFR')*/
  /* Eval('NVM-CCR-014','ORNGLFBK_AFR')*/
  /* Eval('NVM-CCR-018','ORNGLFBK_AFR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGLFBK_AFR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGLFBK_AFR')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGLFBK_AFR')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 518 */
{
  
  /* Eval('NVM-CCR-027','DFTFU_AFR')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','DFTFU_AFR')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','DFTFU_AFR')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','DFTFU_AFR')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','DFTFU_AFR')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','DFTFU_AFR')*/
  
  /* Eval('NVM-CCR-008','DFTFU_AFR')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','DFTFU_AFR')*/
  /* Eval('NVM-CCR-010','DFTFU_AFR')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','DFTFU_AFR')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','DFTFU_AFR')*/
  
  /* Eval('NvM-ICR-072','DFTFU_AFR')*/
  
  /* Eval('NVM-CCR-034','DFTFU_AFR')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','DFTFU_AFR')*/
  (uint16)0x40C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[404],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk518CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','DFTFU_AFR')*/
  /* Eval('NVM-CCR-015','DFTFU_AFR')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_DftFu_Afr__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','DFTFU_AFR')*/
  /* Eval('NVM-CCR-014','DFTFU_AFR')*/
  /* Eval('NVM-CCR-018','DFTFU_AFR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','DFTFU_AFR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','DFTFU_AFR')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','DFTFU_AFR')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 519 */
{
  
  /* Eval('NVM-CCR-027','DFTSENO2_AFR')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','DFTSENO2_AFR')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','DFTSENO2_AFR')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','DFTSENO2_AFR')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','DFTSENO2_AFR')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','DFTSENO2_AFR')*/
  
  /* Eval('NVM-CCR-008','DFTSENO2_AFR')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','DFTSENO2_AFR')*/
  /* Eval('NVM-CCR-010','DFTSENO2_AFR')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','DFTSENO2_AFR')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','DFTSENO2_AFR')*/
  
  /* Eval('NvM-ICR-072','DFTSENO2_AFR')*/
  
  /* Eval('NVM-CCR-034','DFTSENO2_AFR')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','DFTSENO2_AFR')*/
  (uint16)0x40E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[405],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk519CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','DFTSENO2_AFR')*/
  /* Eval('NVM-CCR-015','DFTSENO2_AFR')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_DftSenO2_Afr__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','DFTSENO2_AFR')*/
  /* Eval('NVM-CCR-014','DFTSENO2_AFR')*/
  /* Eval('NVM-CCR-018','DFTSENO2_AFR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','DFTSENO2_AFR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','DFTSENO2_AFR')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','DFTSENO2_AFR')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 520 */
{
  
  /* Eval('NVM-CCR-027','ORNGLFBKGAS_AFR')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGLFBKGAS_AFR')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGLFBKGAS_AFR')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGLFBKGAS_AFR')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGLFBKGAS_AFR')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGLFBKGAS_AFR')*/
  
  /* Eval('NVM-CCR-008','ORNGLFBKGAS_AFR')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGLFBKGAS_AFR')*/
  /* Eval('NVM-CCR-010','ORNGLFBKGAS_AFR')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGLFBKGAS_AFR')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGLFBKGAS_AFR')*/
  
  /* Eval('NvM-ICR-072','ORNGLFBKGAS_AFR')*/
  
  /* Eval('NVM-CCR-034','ORNGLFBKGAS_AFR')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGLFBKGAS_AFR')*/
  (uint16)0x410,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[406],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk520CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGLFBKGAS_AFR')*/
  /* Eval('NVM-CCR-015','ORNGLFBKGAS_AFR')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngLfbkGas_Afr__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGLFBKGAS_AFR')*/
  /* Eval('NVM-CCR-014','ORNGLFBKGAS_AFR')*/
  /* Eval('NVM-CCR-018','ORNGLFBKGAS_AFR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGLFBKGAS_AFR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGLFBKGAS_AFR')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGLFBKGAS_AFR')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 521 */
{
  
  /* Eval('NVM-CCR-027','DFTFUGAS_AFR')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','DFTFUGAS_AFR')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','DFTFUGAS_AFR')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','DFTFUGAS_AFR')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','DFTFUGAS_AFR')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','DFTFUGAS_AFR')*/
  
  /* Eval('NVM-CCR-008','DFTFUGAS_AFR')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','DFTFUGAS_AFR')*/
  /* Eval('NVM-CCR-010','DFTFUGAS_AFR')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','DFTFUGAS_AFR')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','DFTFUGAS_AFR')*/
  
  /* Eval('NvM-ICR-072','DFTFUGAS_AFR')*/
  
  /* Eval('NVM-CCR-034','DFTFUGAS_AFR')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','DFTFUGAS_AFR')*/
  (uint16)0x412,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[407],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk521CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','DFTFUGAS_AFR')*/
  /* Eval('NVM-CCR-015','DFTFUGAS_AFR')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_DftFuGas_Afr__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','DFTFUGAS_AFR')*/
  /* Eval('NVM-CCR-014','DFTFUGAS_AFR')*/
  /* Eval('NVM-CCR-018','DFTFUGAS_AFR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','DFTFUGAS_AFR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','DFTFUGAS_AFR')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','DFTFUGAS_AFR')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 522 */
{
  
  /* Eval('NVM-CCR-027','DFTSENO2GAS_AFR')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','DFTSENO2GAS_AFR')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','DFTSENO2GAS_AFR')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','DFTSENO2GAS_AFR')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','DFTSENO2GAS_AFR')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','DFTSENO2GAS_AFR')*/
  
  /* Eval('NVM-CCR-008','DFTSENO2GAS_AFR')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','DFTSENO2GAS_AFR')*/
  /* Eval('NVM-CCR-010','DFTSENO2GAS_AFR')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','DFTSENO2GAS_AFR')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','DFTSENO2GAS_AFR')*/
  
  /* Eval('NvM-ICR-072','DFTSENO2GAS_AFR')*/
  
  /* Eval('NVM-CCR-034','DFTSENO2GAS_AFR')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','DFTSENO2GAS_AFR')*/
  (uint16)0x414,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[408],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk522CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','DFTSENO2GAS_AFR')*/
  /* Eval('NVM-CCR-015','DFTSENO2GAS_AFR')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_DftSenO2Gas_Afr__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','DFTSENO2GAS_AFR')*/
  /* Eval('NVM-CCR-014','DFTSENO2GAS_AFR')*/
  /* Eval('NVM-CCR-018','DFTSENO2GAS_AFR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','DFTSENO2GAS_AFR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','DFTSENO2GAS_AFR')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','DFTSENO2GAS_AFR')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 523 */
{
  
  /* Eval('NVM-CCR-027','HITALT_ALTCTL')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','HITALT_ALTCTL')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','HITALT_ALTCTL')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','HITALT_ALTCTL')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','HITALT_ALTCTL')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','HITALT_ALTCTL')*/
  
  /* Eval('NVM-CCR-008','HITALT_ALTCTL')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','HITALT_ALTCTL')*/
  /* Eval('NVM-CCR-010','HITALT_ALTCTL')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','HITALT_ALTCTL')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','HITALT_ALTCTL')*/
  
  /* Eval('NvM-ICR-072','HITALT_ALTCTL')*/
  
  /* Eval('NVM-CCR-034','HITALT_ALTCTL')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','HITALT_ALTCTL')*/
  (uint16)0x416,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[409],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk523CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','HITALT_ALTCTL')*/
  /* Eval('NVM-CCR-015','HITALT_ALTCTL')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_HiTAlt_AltCtl__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','HITALT_ALTCTL')*/
  /* Eval('NVM-CCR-014','HITALT_ALTCTL')*/
  /* Eval('NVM-CCR-018','HITALT_ALTCTL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','HITALT_ALTCTL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','HITALT_ALTCTL')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','HITALT_ALTCTL')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 524 */
{
  
  /* Eval('NVM-CCR-027','MECAALT_ALTCTL')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MECAALT_ALTCTL')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MECAALT_ALTCTL')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MECAALT_ALTCTL')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MECAALT_ALTCTL')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MECAALT_ALTCTL')*/
  
  /* Eval('NVM-CCR-008','MECAALT_ALTCTL')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MECAALT_ALTCTL')*/
  /* Eval('NVM-CCR-010','MECAALT_ALTCTL')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MECAALT_ALTCTL')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MECAALT_ALTCTL')*/
  
  /* Eval('NvM-ICR-072','MECAALT_ALTCTL')*/
  
  /* Eval('NVM-CCR-034','MECAALT_ALTCTL')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MECAALT_ALTCTL')*/
  (uint16)0x418,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[410],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk524CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MECAALT_ALTCTL')*/
  /* Eval('NVM-CCR-015','MECAALT_ALTCTL')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_MecaAlt_AltCtl__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MECAALT_ALTCTL')*/
  /* Eval('NVM-CCR-014','MECAALT_ALTCTL')*/
  /* Eval('NVM-CCR-018','MECAALT_ALTCTL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MECAALT_ALTCTL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MECAALT_ALTCTL')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MECAALT_ALTCTL')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 525 */
{
  
  /* Eval('NVM-CCR-027','ELECALT_ALTCTL')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ELECALT_ALTCTL')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ELECALT_ALTCTL')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ELECALT_ALTCTL')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ELECALT_ALTCTL')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ELECALT_ALTCTL')*/
  
  /* Eval('NVM-CCR-008','ELECALT_ALTCTL')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ELECALT_ALTCTL')*/
  /* Eval('NVM-CCR-010','ELECALT_ALTCTL')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ELECALT_ALTCTL')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ELECALT_ALTCTL')*/
  
  /* Eval('NvM-ICR-072','ELECALT_ALTCTL')*/
  
  /* Eval('NVM-CCR-034','ELECALT_ALTCTL')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ELECALT_ALTCTL')*/
  (uint16)0x41A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[411],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk525CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ELECALT_ALTCTL')*/
  /* Eval('NVM-CCR-015','ELECALT_ALTCTL')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ElecAlt_AltCtl__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ELECALT_ALTCTL')*/
  /* Eval('NVM-CCR-014','ELECALT_ALTCTL')*/
  /* Eval('NVM-CCR-018','ELECALT_ALTCTL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ELECALT_ALTCTL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ELECALT_ALTCTL')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ELECALT_ALTCTL')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 526 */
{
  
  /* Eval('NVM-CCR-027','COMALT_ALTCTL')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','COMALT_ALTCTL')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','COMALT_ALTCTL')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','COMALT_ALTCTL')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','COMALT_ALTCTL')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','COMALT_ALTCTL')*/
  
  /* Eval('NVM-CCR-008','COMALT_ALTCTL')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','COMALT_ALTCTL')*/
  /* Eval('NVM-CCR-010','COMALT_ALTCTL')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','COMALT_ALTCTL')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','COMALT_ALTCTL')*/
  
  /* Eval('NvM-ICR-072','COMALT_ALTCTL')*/
  
  /* Eval('NVM-CCR-034','COMALT_ALTCTL')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','COMALT_ALTCTL')*/
  (uint16)0x41C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[412],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk526CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','COMALT_ALTCTL')*/
  /* Eval('NVM-CCR-015','COMALT_ALTCTL')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ComAlt_AltCtl__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','COMALT_ALTCTL')*/
  /* Eval('NVM-CCR-014','COMALT_ALTCTL')*/
  /* Eval('NVM-CCR-018','COMALT_ALTCTL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','COMALT_ALTCTL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','COMALT_ALTCTL')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','COMALT_ALTCTL')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 527 */
{
  
  /* Eval('NVM-CCR-027','ORNG_KNKDIAG')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNG_KNKDIAG')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNG_KNKDIAG')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNG_KNKDIAG')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNG_KNKDIAG')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNG_KNKDIAG')*/
  
  /* Eval('NVM-CCR-008','ORNG_KNKDIAG')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNG_KNKDIAG')*/
  /* Eval('NVM-CCR-010','ORNG_KNKDIAG')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNG_KNKDIAG')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNG_KNKDIAG')*/
  
  /* Eval('NvM-ICR-072','ORNG_KNKDIAG')*/
  
  /* Eval('NVM-CCR-034','ORNG_KNKDIAG')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNG_KNKDIAG')*/
  (uint16)0x41E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[413],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk527CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNG_KNKDIAG')*/
  /* Eval('NVM-CCR-015','ORNG_KNKDIAG')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORng_KnkDiag__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNG_KNKDIAG')*/
  /* Eval('NVM-CCR-014','ORNG_KNKDIAG')*/
  /* Eval('NVM-CCR-018','ORNG_KNKDIAG')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNG_KNKDIAG')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNG_KNKDIAG')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNG_KNKDIAG')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 528 */
{
  
  /* Eval('NVM-CCR-027','HHIT_NOISEADP')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','HHIT_NOISEADP')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','HHIT_NOISEADP')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','HHIT_NOISEADP')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','HHIT_NOISEADP')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','HHIT_NOISEADP')*/
  
  /* Eval('NVM-CCR-008','HHIT_NOISEADP')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','HHIT_NOISEADP')*/
  /* Eval('NVM-CCR-010','HHIT_NOISEADP')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','HHIT_NOISEADP')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','HHIT_NOISEADP')*/
  
  /* Eval('NvM-ICR-072','HHIT_NOISEADP')*/
  
  /* Eval('NVM-CCR-034','HHIT_NOISEADP')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','HHIT_NOISEADP')*/
  (uint16)0x420,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[414],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk528CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','HHIT_NOISEADP')*/
  /* Eval('NVM-CCR-015','HHIT_NOISEADP')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_HHit_NoiseAdp__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','HHIT_NOISEADP')*/
  /* Eval('NVM-CCR-014','HHIT_NOISEADP')*/
  /* Eval('NVM-CCR-018','HHIT_NOISEADP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','HHIT_NOISEADP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','HHIT_NOISEADP')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','HHIT_NOISEADP')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 529 */
{
  
  /* Eval('NVM-CCR-027','LHIT_NOISEADP')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','LHIT_NOISEADP')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','LHIT_NOISEADP')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','LHIT_NOISEADP')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','LHIT_NOISEADP')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','LHIT_NOISEADP')*/
  
  /* Eval('NVM-CCR-008','LHIT_NOISEADP')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','LHIT_NOISEADP')*/
  /* Eval('NVM-CCR-010','LHIT_NOISEADP')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','LHIT_NOISEADP')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','LHIT_NOISEADP')*/
  
  /* Eval('NvM-ICR-072','LHIT_NOISEADP')*/
  
  /* Eval('NVM-CCR-034','LHIT_NOISEADP')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','LHIT_NOISEADP')*/
  (uint16)0x422,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[415],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk529CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','LHIT_NOISEADP')*/
  /* Eval('NVM-CCR-015','LHIT_NOISEADP')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_LHit_NoiseAdp__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','LHIT_NOISEADP')*/
  /* Eval('NVM-CCR-014','LHIT_NOISEADP')*/
  /* Eval('NVM-CCR-018','LHIT_NOISEADP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','LHIT_NOISEADP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','LHIT_NOISEADP')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','LHIT_NOISEADP')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 530 */
{
  
  /* Eval('NVM-CCR-027','HSLD_NOISEADP')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','HSLD_NOISEADP')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','HSLD_NOISEADP')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','HSLD_NOISEADP')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','HSLD_NOISEADP')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','HSLD_NOISEADP')*/
  
  /* Eval('NVM-CCR-008','HSLD_NOISEADP')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','HSLD_NOISEADP')*/
  /* Eval('NVM-CCR-010','HSLD_NOISEADP')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','HSLD_NOISEADP')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','HSLD_NOISEADP')*/
  
  /* Eval('NvM-ICR-072','HSLD_NOISEADP')*/
  
  /* Eval('NVM-CCR-034','HSLD_NOISEADP')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','HSLD_NOISEADP')*/
  (uint16)0x424,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[416],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk530CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','HSLD_NOISEADP')*/
  /* Eval('NVM-CCR-015','HSLD_NOISEADP')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_HSld_NoiseAdp__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','HSLD_NOISEADP')*/
  /* Eval('NVM-CCR-014','HSLD_NOISEADP')*/
  /* Eval('NVM-CCR-018','HSLD_NOISEADP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','HSLD_NOISEADP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','HSLD_NOISEADP')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','HSLD_NOISEADP')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 531 */
{
  
  /* Eval('NVM-CCR-027','LSLD_NOISEADP')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','LSLD_NOISEADP')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','LSLD_NOISEADP')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','LSLD_NOISEADP')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','LSLD_NOISEADP')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','LSLD_NOISEADP')*/
  
  /* Eval('NVM-CCR-008','LSLD_NOISEADP')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','LSLD_NOISEADP')*/
  /* Eval('NVM-CCR-010','LSLD_NOISEADP')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','LSLD_NOISEADP')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','LSLD_NOISEADP')*/
  
  /* Eval('NvM-ICR-072','LSLD_NOISEADP')*/
  
  /* Eval('NVM-CCR-034','LSLD_NOISEADP')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','LSLD_NOISEADP')*/
  (uint16)0x426,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[417],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk531CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','LSLD_NOISEADP')*/
  /* Eval('NVM-CCR-015','LSLD_NOISEADP')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_LSld_NoiseAdp__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','LSLD_NOISEADP')*/
  /* Eval('NVM-CCR-014','LSLD_NOISEADP')*/
  /* Eval('NVM-CCR-018','LSLD_NOISEADP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','LSLD_NOISEADP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','LSLD_NOISEADP')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','LSLD_NOISEADP')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 532 */
{
  
  /* Eval('NVM-CCR-027','ORNG_SHRTWINLRN')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNG_SHRTWINLRN')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNG_SHRTWINLRN')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNG_SHRTWINLRN')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNG_SHRTWINLRN')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNG_SHRTWINLRN')*/
  
  /* Eval('NVM-CCR-008','ORNG_SHRTWINLRN')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNG_SHRTWINLRN')*/
  /* Eval('NVM-CCR-010','ORNG_SHRTWINLRN')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNG_SHRTWINLRN')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNG_SHRTWINLRN')*/
  
  /* Eval('NvM-ICR-072','ORNG_SHRTWINLRN')*/
  
  /* Eval('NVM-CCR-034','ORNG_SHRTWINLRN')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNG_SHRTWINLRN')*/
  (uint16)0x428,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[418],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk532CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNG_SHRTWINLRN')*/
  /* Eval('NVM-CCR-015','ORNG_SHRTWINLRN')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORng_ShrtWinLrn__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNG_SHRTWINLRN')*/
  /* Eval('NVM-CCR-014','ORNG_SHRTWINLRN')*/
  /* Eval('NVM-CCR-018','ORNG_SHRTWINLRN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNG_SHRTWINLRN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNG_SHRTWINLRN')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNG_SHRTWINLRN')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 533 */
{
  
  /* Eval('NVM-CCR-027','ORNG_LONGWINLRN')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNG_LONGWINLRN')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNG_LONGWINLRN')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNG_LONGWINLRN')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNG_LONGWINLRN')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNG_LONGWINLRN')*/
  
  /* Eval('NVM-CCR-008','ORNG_LONGWINLRN')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNG_LONGWINLRN')*/
  /* Eval('NVM-CCR-010','ORNG_LONGWINLRN')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNG_LONGWINLRN')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNG_LONGWINLRN')*/
  
  /* Eval('NvM-ICR-072','ORNG_LONGWINLRN')*/
  
  /* Eval('NVM-CCR-034','ORNG_LONGWINLRN')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNG_LONGWINLRN')*/
  (uint16)0x42A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[419],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk533CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNG_LONGWINLRN')*/
  /* Eval('NVM-CCR-015','ORNG_LONGWINLRN')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORng_LongWinLrn__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNG_LONGWINLRN')*/
  /* Eval('NVM-CCR-014','ORNG_LONGWINLRN')*/
  /* Eval('NVM-CCR-018','ORNG_LONGWINLRN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNG_LONGWINLRN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNG_LONGWINLRN')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNG_LONGWINLRN')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 534 */
{
  
  /* Eval('NVM-CCR-027','ORNG_SHRTWINLRNMAX')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNG_SHRTWINLRNMAX')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNG_SHRTWINLRNMAX')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNG_SHRTWINLRNMAX')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNG_SHRTWINLRNMAX')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNG_SHRTWINLRNMAX')*/
  
  /* Eval('NVM-CCR-008','ORNG_SHRTWINLRNMAX')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNG_SHRTWINLRNMAX')*/
  /* Eval('NVM-CCR-010','ORNG_SHRTWINLRNMAX')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNG_SHRTWINLRNMAX')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNG_SHRTWINLRNMAX')*/
  
  /* Eval('NvM-ICR-072','ORNG_SHRTWINLRNMAX')*/
  
  /* Eval('NVM-CCR-034','ORNG_SHRTWINLRNMAX')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNG_SHRTWINLRNMAX')*/
  (uint16)0x42C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[420],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk534CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNG_SHRTWINLRNMAX')*/
  /* Eval('NVM-CCR-015','ORNG_SHRTWINLRNMAX')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORng_ShrtWinLrnMax__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNG_SHRTWINLRNMAX')*/
  /* Eval('NVM-CCR-014','ORNG_SHRTWINLRNMAX')*/
  /* Eval('NVM-CCR-018','ORNG_SHRTWINLRNMAX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNG_SHRTWINLRNMAX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNG_SHRTWINLRNMAX')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNG_SHRTWINLRNMAX')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 535 */
{
  
  /* Eval('NVM-CCR-027','ORNG_LONGWINLRNMAX')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNG_LONGWINLRNMAX')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNG_LONGWINLRNMAX')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNG_LONGWINLRNMAX')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNG_LONGWINLRNMAX')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNG_LONGWINLRNMAX')*/
  
  /* Eval('NVM-CCR-008','ORNG_LONGWINLRNMAX')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNG_LONGWINLRNMAX')*/
  /* Eval('NVM-CCR-010','ORNG_LONGWINLRNMAX')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNG_LONGWINLRNMAX')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNG_LONGWINLRNMAX')*/
  
  /* Eval('NvM-ICR-072','ORNG_LONGWINLRNMAX')*/
  
  /* Eval('NVM-CCR-034','ORNG_LONGWINLRNMAX')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNG_LONGWINLRNMAX')*/
  (uint16)0x42E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[421],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk535CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNG_LONGWINLRNMAX')*/
  /* Eval('NVM-CCR-015','ORNG_LONGWINLRNMAX')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORng_LongWinLrnMax__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNG_LONGWINLRNMAX')*/
  /* Eval('NVM-CCR-014','ORNG_LONGWINLRNMAX')*/
  /* Eval('NVM-CCR-018','ORNG_LONGWINLRNMAX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNG_LONGWINLRNMAX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNG_LONGWINLRNMAX')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNG_LONGWINLRNMAX')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 536 */
{
  
  /* Eval('NVM-CCR-027','LOSTMISFROUGHNSROAD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','LOSTMISFROUGHNSROAD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','LOSTMISFROUGHNSROAD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','LOSTMISFROUGHNSROAD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','LOSTMISFROUGHNSROAD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','LOSTMISFROUGHNSROAD')*/
  
  /* Eval('NVM-CCR-008','LOSTMISFROUGHNSROAD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','LOSTMISFROUGHNSROAD')*/
  /* Eval('NVM-CCR-010','LOSTMISFROUGHNSROAD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','LOSTMISFROUGHNSROAD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','LOSTMISFROUGHNSROAD')*/
  
  /* Eval('NvM-ICR-072','LOSTMISFROUGHNSROAD')*/
  
  /* Eval('NVM-CCR-034','LOSTMISFROUGHNSROAD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','LOSTMISFROUGHNSROAD')*/
  (uint16)0x430,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[422],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk536CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','LOSTMISFROUGHNSROAD')*/
  /* Eval('NVM-CCR-015','LOSTMISFROUGHNSROAD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_LostMisfRoughnsRoad__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','LOSTMISFROUGHNSROAD')*/
  /* Eval('NVM-CCR-014','LOSTMISFROUGHNSROAD')*/
  /* Eval('NVM-CCR-018','LOSTMISFROUGHNSROAD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','LOSTMISFROUGHNSROAD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','LOSTMISFROUGHNSROAD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','LOSTMISFROUGHNSROAD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 537 */
{
  
  /* Eval('NVM-CCR-027','ORNGDMGCATMD1')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGDMGCATMD1')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGDMGCATMD1')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGDMGCATMD1')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGDMGCATMD1')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGDMGCATMD1')*/
  
  /* Eval('NVM-CCR-008','ORNGDMGCATMD1')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGDMGCATMD1')*/
  /* Eval('NVM-CCR-010','ORNGDMGCATMD1')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGDMGCATMD1')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGDMGCATMD1')*/
  
  /* Eval('NvM-ICR-072','ORNGDMGCATMD1')*/
  
  /* Eval('NVM-CCR-034','ORNGDMGCATMD1')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGDMGCATMD1')*/
  (uint16)0x432,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[423],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk537CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGDMGCATMD1')*/
  /* Eval('NVM-CCR-015','ORNGDMGCATMD1')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngDmgCatMD1__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGDMGCATMD1')*/
  /* Eval('NVM-CCR-014','ORNGDMGCATMD1')*/
  /* Eval('NVM-CCR-018','ORNGDMGCATMD1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGDMGCATMD1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGDMGCATMD1')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGDMGCATMD1')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 538 */
{
  
  /* Eval('NVM-CCR-027','ORNGDMGCATMD2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGDMGCATMD2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGDMGCATMD2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGDMGCATMD2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGDMGCATMD2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGDMGCATMD2')*/
  
  /* Eval('NVM-CCR-008','ORNGDMGCATMD2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGDMGCATMD2')*/
  /* Eval('NVM-CCR-010','ORNGDMGCATMD2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGDMGCATMD2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGDMGCATMD2')*/
  
  /* Eval('NvM-ICR-072','ORNGDMGCATMD2')*/
  
  /* Eval('NVM-CCR-034','ORNGDMGCATMD2')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGDMGCATMD2')*/
  (uint16)0x434,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[424],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk538CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGDMGCATMD2')*/
  /* Eval('NVM-CCR-015','ORNGDMGCATMD2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngDmgCatMD2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGDMGCATMD2')*/
  /* Eval('NVM-CCR-014','ORNGDMGCATMD2')*/
  /* Eval('NVM-CCR-018','ORNGDMGCATMD2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGDMGCATMD2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGDMGCATMD2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGDMGCATMD2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 539 */
{
  
  /* Eval('NVM-CCR-027','ORNGDMGCATMD3')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGDMGCATMD3')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGDMGCATMD3')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGDMGCATMD3')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGDMGCATMD3')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGDMGCATMD3')*/
  
  /* Eval('NVM-CCR-008','ORNGDMGCATMD3')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGDMGCATMD3')*/
  /* Eval('NVM-CCR-010','ORNGDMGCATMD3')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGDMGCATMD3')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGDMGCATMD3')*/
  
  /* Eval('NvM-ICR-072','ORNGDMGCATMD3')*/
  
  /* Eval('NVM-CCR-034','ORNGDMGCATMD3')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGDMGCATMD3')*/
  (uint16)0x436,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[425],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk539CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGDMGCATMD3')*/
  /* Eval('NVM-CCR-015','ORNGDMGCATMD3')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngDmgCatMD3__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGDMGCATMD3')*/
  /* Eval('NVM-CCR-014','ORNGDMGCATMD3')*/
  /* Eval('NVM-CCR-018','ORNGDMGCATMD3')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGDMGCATMD3')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGDMGCATMD3')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGDMGCATMD3')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 540 */
{
  
  /* Eval('NVM-CCR-027','ORNGDMGCATMD4')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGDMGCATMD4')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGDMGCATMD4')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGDMGCATMD4')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGDMGCATMD4')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGDMGCATMD4')*/
  
  /* Eval('NVM-CCR-008','ORNGDMGCATMD4')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGDMGCATMD4')*/
  /* Eval('NVM-CCR-010','ORNGDMGCATMD4')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGDMGCATMD4')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGDMGCATMD4')*/
  
  /* Eval('NvM-ICR-072','ORNGDMGCATMD4')*/
  
  /* Eval('NVM-CCR-034','ORNGDMGCATMD4')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGDMGCATMD4')*/
  (uint16)0x438,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[426],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk540CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGDMGCATMD4')*/
  /* Eval('NVM-CCR-015','ORNGDMGCATMD4')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngDmgCatMD4__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGDMGCATMD4')*/
  /* Eval('NVM-CCR-014','ORNGDMGCATMD4')*/
  /* Eval('NVM-CCR-018','ORNGDMGCATMD4')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGDMGCATMD4')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGDMGCATMD4')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGDMGCATMD4')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 541 */
{
  
  /* Eval('NVM-CCR-027','ORNGDMGCATMDALL')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGDMGCATMDALL')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGDMGCATMDALL')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGDMGCATMDALL')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGDMGCATMDALL')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGDMGCATMDALL')*/
  
  /* Eval('NVM-CCR-008','ORNGDMGCATMDALL')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGDMGCATMDALL')*/
  /* Eval('NVM-CCR-010','ORNGDMGCATMDALL')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGDMGCATMDALL')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGDMGCATMDALL')*/
  
  /* Eval('NvM-ICR-072','ORNGDMGCATMDALL')*/
  
  /* Eval('NVM-CCR-034','ORNGDMGCATMDALL')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGDMGCATMDALL')*/
  (uint16)0x43A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[427],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk541CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGDMGCATMDALL')*/
  /* Eval('NVM-CCR-015','ORNGDMGCATMDALL')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngDmgCatMDAll__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGDMGCATMDALL')*/
  /* Eval('NVM-CCR-014','ORNGDMGCATMDALL')*/
  /* Eval('NVM-CCR-018','ORNGDMGCATMDALL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGDMGCATMDALL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGDMGCATMDALL')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGDMGCATMDALL')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 542 */
{
  
  /* Eval('NVM-CCR-027','ORNGDMGCATDTC1')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGDMGCATDTC1')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGDMGCATDTC1')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGDMGCATDTC1')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGDMGCATDTC1')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGDMGCATDTC1')*/
  
  /* Eval('NVM-CCR-008','ORNGDMGCATDTC1')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGDMGCATDTC1')*/
  /* Eval('NVM-CCR-010','ORNGDMGCATDTC1')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGDMGCATDTC1')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGDMGCATDTC1')*/
  
  /* Eval('NvM-ICR-072','ORNGDMGCATDTC1')*/
  
  /* Eval('NVM-CCR-034','ORNGDMGCATDTC1')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGDMGCATDTC1')*/
  (uint16)0x43C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[428],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk542CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGDMGCATDTC1')*/
  /* Eval('NVM-CCR-015','ORNGDMGCATDTC1')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngDmgCatDTC1__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGDMGCATDTC1')*/
  /* Eval('NVM-CCR-014','ORNGDMGCATDTC1')*/
  /* Eval('NVM-CCR-018','ORNGDMGCATDTC1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGDMGCATDTC1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGDMGCATDTC1')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGDMGCATDTC1')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 543 */
{
  
  /* Eval('NVM-CCR-027','ORNGDMGCATDTC2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGDMGCATDTC2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGDMGCATDTC2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGDMGCATDTC2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGDMGCATDTC2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGDMGCATDTC2')*/
  
  /* Eval('NVM-CCR-008','ORNGDMGCATDTC2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGDMGCATDTC2')*/
  /* Eval('NVM-CCR-010','ORNGDMGCATDTC2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGDMGCATDTC2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGDMGCATDTC2')*/
  
  /* Eval('NvM-ICR-072','ORNGDMGCATDTC2')*/
  
  /* Eval('NVM-CCR-034','ORNGDMGCATDTC2')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGDMGCATDTC2')*/
  (uint16)0x43E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[429],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk543CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGDMGCATDTC2')*/
  /* Eval('NVM-CCR-015','ORNGDMGCATDTC2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngDmgCatDTC2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGDMGCATDTC2')*/
  /* Eval('NVM-CCR-014','ORNGDMGCATDTC2')*/
  /* Eval('NVM-CCR-018','ORNGDMGCATDTC2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGDMGCATDTC2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGDMGCATDTC2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGDMGCATDTC2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 544 */
{
  
  /* Eval('NVM-CCR-027','ORNGDMGCATDTC3')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGDMGCATDTC3')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGDMGCATDTC3')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGDMGCATDTC3')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGDMGCATDTC3')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGDMGCATDTC3')*/
  
  /* Eval('NVM-CCR-008','ORNGDMGCATDTC3')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGDMGCATDTC3')*/
  /* Eval('NVM-CCR-010','ORNGDMGCATDTC3')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGDMGCATDTC3')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGDMGCATDTC3')*/
  
  /* Eval('NvM-ICR-072','ORNGDMGCATDTC3')*/
  
  /* Eval('NVM-CCR-034','ORNGDMGCATDTC3')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGDMGCATDTC3')*/
  (uint16)0x440,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[430],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk544CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGDMGCATDTC3')*/
  /* Eval('NVM-CCR-015','ORNGDMGCATDTC3')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngDmgCatDTC3__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGDMGCATDTC3')*/
  /* Eval('NVM-CCR-014','ORNGDMGCATDTC3')*/
  /* Eval('NVM-CCR-018','ORNGDMGCATDTC3')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGDMGCATDTC3')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGDMGCATDTC3')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGDMGCATDTC3')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 545 */
{
  
  /* Eval('NVM-CCR-027','ORNGDMGCATDTC4')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGDMGCATDTC4')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGDMGCATDTC4')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGDMGCATDTC4')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGDMGCATDTC4')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGDMGCATDTC4')*/
  
  /* Eval('NVM-CCR-008','ORNGDMGCATDTC4')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGDMGCATDTC4')*/
  /* Eval('NVM-CCR-010','ORNGDMGCATDTC4')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGDMGCATDTC4')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGDMGCATDTC4')*/
  
  /* Eval('NvM-ICR-072','ORNGDMGCATDTC4')*/
  
  /* Eval('NVM-CCR-034','ORNGDMGCATDTC4')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGDMGCATDTC4')*/
  (uint16)0x442,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[431],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk545CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGDMGCATDTC4')*/
  /* Eval('NVM-CCR-015','ORNGDMGCATDTC4')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngDmgCatDTC4__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGDMGCATDTC4')*/
  /* Eval('NVM-CCR-014','ORNGDMGCATDTC4')*/
  /* Eval('NVM-CCR-018','ORNGDMGCATDTC4')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGDMGCATDTC4')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGDMGCATDTC4')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGDMGCATDTC4')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 546 */
{
  
  /* Eval('NVM-CCR-027','ORNGDMGCATDTCALL')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGDMGCATDTCALL')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGDMGCATDTCALL')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGDMGCATDTCALL')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGDMGCATDTCALL')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGDMGCATDTCALL')*/
  
  /* Eval('NVM-CCR-008','ORNGDMGCATDTCALL')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGDMGCATDTCALL')*/
  /* Eval('NVM-CCR-010','ORNGDMGCATDTCALL')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGDMGCATDTCALL')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGDMGCATDTCALL')*/
  
  /* Eval('NvM-ICR-072','ORNGDMGCATDTCALL')*/
  
  /* Eval('NVM-CCR-034','ORNGDMGCATDTCALL')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGDMGCATDTCALL')*/
  (uint16)0x444,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[432],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk546CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGDMGCATDTCALL')*/
  /* Eval('NVM-CCR-015','ORNGDMGCATDTCALL')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngDmgCatDTCAll__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGDMGCATDTCALL')*/
  /* Eval('NVM-CCR-014','ORNGDMGCATDTCALL')*/
  /* Eval('NVM-CCR-018','ORNGDMGCATDTCALL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGDMGCATDTCALL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGDMGCATDTCALL')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGDMGCATDTCALL')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 547 */
{
  
  /* Eval('NVM-CCR-027','ORNGMISFEMI1')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGMISFEMI1')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGMISFEMI1')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGMISFEMI1')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGMISFEMI1')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGMISFEMI1')*/
  
  /* Eval('NVM-CCR-008','ORNGMISFEMI1')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGMISFEMI1')*/
  /* Eval('NVM-CCR-010','ORNGMISFEMI1')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGMISFEMI1')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGMISFEMI1')*/
  
  /* Eval('NvM-ICR-072','ORNGMISFEMI1')*/
  
  /* Eval('NVM-CCR-034','ORNGMISFEMI1')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGMISFEMI1')*/
  (uint16)0x446,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[433],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk547CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGMISFEMI1')*/
  /* Eval('NVM-CCR-015','ORNGMISFEMI1')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngMisfEmi1__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGMISFEMI1')*/
  /* Eval('NVM-CCR-014','ORNGMISFEMI1')*/
  /* Eval('NVM-CCR-018','ORNGMISFEMI1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGMISFEMI1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGMISFEMI1')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGMISFEMI1')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 548 */
{
  
  /* Eval('NVM-CCR-027','ORNGMISFEMI2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGMISFEMI2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGMISFEMI2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGMISFEMI2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGMISFEMI2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGMISFEMI2')*/
  
  /* Eval('NVM-CCR-008','ORNGMISFEMI2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGMISFEMI2')*/
  /* Eval('NVM-CCR-010','ORNGMISFEMI2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGMISFEMI2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGMISFEMI2')*/
  
  /* Eval('NvM-ICR-072','ORNGMISFEMI2')*/
  
  /* Eval('NVM-CCR-034','ORNGMISFEMI2')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGMISFEMI2')*/
  (uint16)0x448,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[434],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk548CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGMISFEMI2')*/
  /* Eval('NVM-CCR-015','ORNGMISFEMI2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngMisfEmi2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGMISFEMI2')*/
  /* Eval('NVM-CCR-014','ORNGMISFEMI2')*/
  /* Eval('NVM-CCR-018','ORNGMISFEMI2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGMISFEMI2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGMISFEMI2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGMISFEMI2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 549 */
{
  
  /* Eval('NVM-CCR-027','ORNGMISFEMI3')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGMISFEMI3')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGMISFEMI3')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGMISFEMI3')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGMISFEMI3')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGMISFEMI3')*/
  
  /* Eval('NVM-CCR-008','ORNGMISFEMI3')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGMISFEMI3')*/
  /* Eval('NVM-CCR-010','ORNGMISFEMI3')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGMISFEMI3')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGMISFEMI3')*/
  
  /* Eval('NvM-ICR-072','ORNGMISFEMI3')*/
  
  /* Eval('NVM-CCR-034','ORNGMISFEMI3')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGMISFEMI3')*/
  (uint16)0x44A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[435],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk549CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGMISFEMI3')*/
  /* Eval('NVM-CCR-015','ORNGMISFEMI3')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngMisfEmi3__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGMISFEMI3')*/
  /* Eval('NVM-CCR-014','ORNGMISFEMI3')*/
  /* Eval('NVM-CCR-018','ORNGMISFEMI3')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGMISFEMI3')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGMISFEMI3')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGMISFEMI3')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 550 */
{
  
  /* Eval('NVM-CCR-027','ORNGMISFEMI4')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGMISFEMI4')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGMISFEMI4')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGMISFEMI4')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGMISFEMI4')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGMISFEMI4')*/
  
  /* Eval('NVM-CCR-008','ORNGMISFEMI4')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGMISFEMI4')*/
  /* Eval('NVM-CCR-010','ORNGMISFEMI4')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGMISFEMI4')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGMISFEMI4')*/
  
  /* Eval('NvM-ICR-072','ORNGMISFEMI4')*/
  
  /* Eval('NVM-CCR-034','ORNGMISFEMI4')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGMISFEMI4')*/
  (uint16)0x44C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[436],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk550CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGMISFEMI4')*/
  /* Eval('NVM-CCR-015','ORNGMISFEMI4')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngMisfEmi4__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGMISFEMI4')*/
  /* Eval('NVM-CCR-014','ORNGMISFEMI4')*/
  /* Eval('NVM-CCR-018','ORNGMISFEMI4')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGMISFEMI4')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGMISFEMI4')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGMISFEMI4')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 551 */
{
  
  /* Eval('NVM-CCR-027','ORNGMISFEMIALL')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGMISFEMIALL')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGMISFEMIALL')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGMISFEMIALL')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGMISFEMIALL')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGMISFEMIALL')*/
  
  /* Eval('NVM-CCR-008','ORNGMISFEMIALL')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGMISFEMIALL')*/
  /* Eval('NVM-CCR-010','ORNGMISFEMIALL')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGMISFEMIALL')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGMISFEMIALL')*/
  
  /* Eval('NvM-ICR-072','ORNGMISFEMIALL')*/
  
  /* Eval('NVM-CCR-034','ORNGMISFEMIALL')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGMISFEMIALL')*/
  (uint16)0x44E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[437],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk551CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGMISFEMIALL')*/
  /* Eval('NVM-CCR-015','ORNGMISFEMIALL')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngMisfEmiAll__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGMISFEMIALL')*/
  /* Eval('NVM-CCR-014','ORNGMISFEMIALL')*/
  /* Eval('NVM-CCR-018','ORNGMISFEMIALL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGMISFEMIALL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGMISFEMIALL')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGMISFEMIALL')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 552 */
{
  
  /* Eval('NVM-CCR-027','ORNGDMGCATMDGAZ1')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGDMGCATMDGAZ1')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGDMGCATMDGAZ1')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGDMGCATMDGAZ1')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGDMGCATMDGAZ1')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGDMGCATMDGAZ1')*/
  
  /* Eval('NVM-CCR-008','ORNGDMGCATMDGAZ1')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGDMGCATMDGAZ1')*/
  /* Eval('NVM-CCR-010','ORNGDMGCATMDGAZ1')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGDMGCATMDGAZ1')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGDMGCATMDGAZ1')*/
  
  /* Eval('NvM-ICR-072','ORNGDMGCATMDGAZ1')*/
  
  /* Eval('NVM-CCR-034','ORNGDMGCATMDGAZ1')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGDMGCATMDGAZ1')*/
  (uint16)0x450,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[438],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk552CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGDMGCATMDGAZ1')*/
  /* Eval('NVM-CCR-015','ORNGDMGCATMDGAZ1')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngDmgCatMDGaz1__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGDMGCATMDGAZ1')*/
  /* Eval('NVM-CCR-014','ORNGDMGCATMDGAZ1')*/
  /* Eval('NVM-CCR-018','ORNGDMGCATMDGAZ1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGDMGCATMDGAZ1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGDMGCATMDGAZ1')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGDMGCATMDGAZ1')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 553 */
{
  
  /* Eval('NVM-CCR-027','ORNGDMGCATMDGAZ2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGDMGCATMDGAZ2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGDMGCATMDGAZ2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGDMGCATMDGAZ2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGDMGCATMDGAZ2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGDMGCATMDGAZ2')*/
  
  /* Eval('NVM-CCR-008','ORNGDMGCATMDGAZ2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGDMGCATMDGAZ2')*/
  /* Eval('NVM-CCR-010','ORNGDMGCATMDGAZ2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGDMGCATMDGAZ2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGDMGCATMDGAZ2')*/
  
  /* Eval('NvM-ICR-072','ORNGDMGCATMDGAZ2')*/
  
  /* Eval('NVM-CCR-034','ORNGDMGCATMDGAZ2')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGDMGCATMDGAZ2')*/
  (uint16)0x452,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[439],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk553CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGDMGCATMDGAZ2')*/
  /* Eval('NVM-CCR-015','ORNGDMGCATMDGAZ2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngDmgCatMDGaz2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGDMGCATMDGAZ2')*/
  /* Eval('NVM-CCR-014','ORNGDMGCATMDGAZ2')*/
  /* Eval('NVM-CCR-018','ORNGDMGCATMDGAZ2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGDMGCATMDGAZ2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGDMGCATMDGAZ2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGDMGCATMDGAZ2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 554 */
{
  
  /* Eval('NVM-CCR-027','ORNGDMGCATMDGAZ3')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGDMGCATMDGAZ3')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGDMGCATMDGAZ3')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGDMGCATMDGAZ3')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGDMGCATMDGAZ3')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGDMGCATMDGAZ3')*/
  
  /* Eval('NVM-CCR-008','ORNGDMGCATMDGAZ3')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGDMGCATMDGAZ3')*/
  /* Eval('NVM-CCR-010','ORNGDMGCATMDGAZ3')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGDMGCATMDGAZ3')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGDMGCATMDGAZ3')*/
  
  /* Eval('NvM-ICR-072','ORNGDMGCATMDGAZ3')*/
  
  /* Eval('NVM-CCR-034','ORNGDMGCATMDGAZ3')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGDMGCATMDGAZ3')*/
  (uint16)0x454,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[440],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk554CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGDMGCATMDGAZ3')*/
  /* Eval('NVM-CCR-015','ORNGDMGCATMDGAZ3')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngDmgCatMDGaz3__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGDMGCATMDGAZ3')*/
  /* Eval('NVM-CCR-014','ORNGDMGCATMDGAZ3')*/
  /* Eval('NVM-CCR-018','ORNGDMGCATMDGAZ3')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGDMGCATMDGAZ3')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGDMGCATMDGAZ3')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGDMGCATMDGAZ3')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 555 */
{
  
  /* Eval('NVM-CCR-027','ORNGDMGCATMDGAZ4')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGDMGCATMDGAZ4')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGDMGCATMDGAZ4')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGDMGCATMDGAZ4')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGDMGCATMDGAZ4')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGDMGCATMDGAZ4')*/
  
  /* Eval('NVM-CCR-008','ORNGDMGCATMDGAZ4')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGDMGCATMDGAZ4')*/
  /* Eval('NVM-CCR-010','ORNGDMGCATMDGAZ4')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGDMGCATMDGAZ4')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGDMGCATMDGAZ4')*/
  
  /* Eval('NvM-ICR-072','ORNGDMGCATMDGAZ4')*/
  
  /* Eval('NVM-CCR-034','ORNGDMGCATMDGAZ4')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGDMGCATMDGAZ4')*/
  (uint16)0x456,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[441],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk555CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGDMGCATMDGAZ4')*/
  /* Eval('NVM-CCR-015','ORNGDMGCATMDGAZ4')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngDmgCatMDGaz4__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGDMGCATMDGAZ4')*/
  /* Eval('NVM-CCR-014','ORNGDMGCATMDGAZ4')*/
  /* Eval('NVM-CCR-018','ORNGDMGCATMDGAZ4')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGDMGCATMDGAZ4')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGDMGCATMDGAZ4')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGDMGCATMDGAZ4')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 556 */
{
  
  /* Eval('NVM-CCR-027','ORNGDMGCATMDGAZALL')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGDMGCATMDGAZALL')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGDMGCATMDGAZALL')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGDMGCATMDGAZALL')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGDMGCATMDGAZALL')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGDMGCATMDGAZALL')*/
  
  /* Eval('NVM-CCR-008','ORNGDMGCATMDGAZALL')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGDMGCATMDGAZALL')*/
  /* Eval('NVM-CCR-010','ORNGDMGCATMDGAZALL')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGDMGCATMDGAZALL')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGDMGCATMDGAZALL')*/
  
  /* Eval('NvM-ICR-072','ORNGDMGCATMDGAZALL')*/
  
  /* Eval('NVM-CCR-034','ORNGDMGCATMDGAZALL')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGDMGCATMDGAZALL')*/
  (uint16)0x458,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[442],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk556CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGDMGCATMDGAZALL')*/
  /* Eval('NVM-CCR-015','ORNGDMGCATMDGAZALL')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngDmgCatMDGazAll__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGDMGCATMDGAZALL')*/
  /* Eval('NVM-CCR-014','ORNGDMGCATMDGAZALL')*/
  /* Eval('NVM-CCR-018','ORNGDMGCATMDGAZALL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGDMGCATMDGAZALL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGDMGCATMDGAZALL')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGDMGCATMDGAZALL')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 557 */
{
  
  /* Eval('NVM-CCR-027','ORNGDMGCATDTCGAZ1')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGDMGCATDTCGAZ1')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGDMGCATDTCGAZ1')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGDMGCATDTCGAZ1')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGDMGCATDTCGAZ1')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGDMGCATDTCGAZ1')*/
  
  /* Eval('NVM-CCR-008','ORNGDMGCATDTCGAZ1')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGDMGCATDTCGAZ1')*/
  /* Eval('NVM-CCR-010','ORNGDMGCATDTCGAZ1')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGDMGCATDTCGAZ1')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGDMGCATDTCGAZ1')*/
  
  /* Eval('NvM-ICR-072','ORNGDMGCATDTCGAZ1')*/
  
  /* Eval('NVM-CCR-034','ORNGDMGCATDTCGAZ1')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGDMGCATDTCGAZ1')*/
  (uint16)0x45A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[443],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk557CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGDMGCATDTCGAZ1')*/
  /* Eval('NVM-CCR-015','ORNGDMGCATDTCGAZ1')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngDmgCatDTCGaz1__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGDMGCATDTCGAZ1')*/
  /* Eval('NVM-CCR-014','ORNGDMGCATDTCGAZ1')*/
  /* Eval('NVM-CCR-018','ORNGDMGCATDTCGAZ1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGDMGCATDTCGAZ1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGDMGCATDTCGAZ1')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGDMGCATDTCGAZ1')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 558 */
{
  
  /* Eval('NVM-CCR-027','ORNGDMGCATDTCGAZ2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGDMGCATDTCGAZ2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGDMGCATDTCGAZ2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGDMGCATDTCGAZ2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGDMGCATDTCGAZ2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGDMGCATDTCGAZ2')*/
  
  /* Eval('NVM-CCR-008','ORNGDMGCATDTCGAZ2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGDMGCATDTCGAZ2')*/
  /* Eval('NVM-CCR-010','ORNGDMGCATDTCGAZ2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGDMGCATDTCGAZ2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGDMGCATDTCGAZ2')*/
  
  /* Eval('NvM-ICR-072','ORNGDMGCATDTCGAZ2')*/
  
  /* Eval('NVM-CCR-034','ORNGDMGCATDTCGAZ2')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGDMGCATDTCGAZ2')*/
  (uint16)0x45C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[444],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk558CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGDMGCATDTCGAZ2')*/
  /* Eval('NVM-CCR-015','ORNGDMGCATDTCGAZ2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngDmgCatDTCGaz2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGDMGCATDTCGAZ2')*/
  /* Eval('NVM-CCR-014','ORNGDMGCATDTCGAZ2')*/
  /* Eval('NVM-CCR-018','ORNGDMGCATDTCGAZ2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGDMGCATDTCGAZ2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGDMGCATDTCGAZ2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGDMGCATDTCGAZ2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 559 */
{
  
  /* Eval('NVM-CCR-027','ORNGDMGCATDTCGAZ3')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGDMGCATDTCGAZ3')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGDMGCATDTCGAZ3')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGDMGCATDTCGAZ3')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGDMGCATDTCGAZ3')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGDMGCATDTCGAZ3')*/
  
  /* Eval('NVM-CCR-008','ORNGDMGCATDTCGAZ3')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGDMGCATDTCGAZ3')*/
  /* Eval('NVM-CCR-010','ORNGDMGCATDTCGAZ3')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGDMGCATDTCGAZ3')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGDMGCATDTCGAZ3')*/
  
  /* Eval('NvM-ICR-072','ORNGDMGCATDTCGAZ3')*/
  
  /* Eval('NVM-CCR-034','ORNGDMGCATDTCGAZ3')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGDMGCATDTCGAZ3')*/
  (uint16)0x45E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[445],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk559CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGDMGCATDTCGAZ3')*/
  /* Eval('NVM-CCR-015','ORNGDMGCATDTCGAZ3')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngDmgCatDTCGaz3__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGDMGCATDTCGAZ3')*/
  /* Eval('NVM-CCR-014','ORNGDMGCATDTCGAZ3')*/
  /* Eval('NVM-CCR-018','ORNGDMGCATDTCGAZ3')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGDMGCATDTCGAZ3')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGDMGCATDTCGAZ3')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGDMGCATDTCGAZ3')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 560 */
{
  
  /* Eval('NVM-CCR-027','ORNGDMGCATDTCGAZ4')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGDMGCATDTCGAZ4')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGDMGCATDTCGAZ4')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGDMGCATDTCGAZ4')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGDMGCATDTCGAZ4')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGDMGCATDTCGAZ4')*/
  
  /* Eval('NVM-CCR-008','ORNGDMGCATDTCGAZ4')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGDMGCATDTCGAZ4')*/
  /* Eval('NVM-CCR-010','ORNGDMGCATDTCGAZ4')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGDMGCATDTCGAZ4')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGDMGCATDTCGAZ4')*/
  
  /* Eval('NvM-ICR-072','ORNGDMGCATDTCGAZ4')*/
  
  /* Eval('NVM-CCR-034','ORNGDMGCATDTCGAZ4')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGDMGCATDTCGAZ4')*/
  (uint16)0x460,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[446],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk560CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGDMGCATDTCGAZ4')*/
  /* Eval('NVM-CCR-015','ORNGDMGCATDTCGAZ4')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngDmgCatDTCGaz4__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGDMGCATDTCGAZ4')*/
  /* Eval('NVM-CCR-014','ORNGDMGCATDTCGAZ4')*/
  /* Eval('NVM-CCR-018','ORNGDMGCATDTCGAZ4')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGDMGCATDTCGAZ4')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGDMGCATDTCGAZ4')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGDMGCATDTCGAZ4')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 561 */
{
  
  /* Eval('NVM-CCR-027','ORNGDMGCATDTCGAZALL')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGDMGCATDTCGAZALL')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGDMGCATDTCGAZALL')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGDMGCATDTCGAZALL')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGDMGCATDTCGAZALL')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGDMGCATDTCGAZALL')*/
  
  /* Eval('NVM-CCR-008','ORNGDMGCATDTCGAZALL')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGDMGCATDTCGAZALL')*/
  /* Eval('NVM-CCR-010','ORNGDMGCATDTCGAZALL')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGDMGCATDTCGAZALL')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGDMGCATDTCGAZALL')*/
  
  /* Eval('NvM-ICR-072','ORNGDMGCATDTCGAZALL')*/
  
  /* Eval('NVM-CCR-034','ORNGDMGCATDTCGAZALL')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGDMGCATDTCGAZALL')*/
  (uint16)0x462,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[447],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk561CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGDMGCATDTCGAZALL')*/
  /* Eval('NVM-CCR-015','ORNGDMGCATDTCGAZALL')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngDmgCatDTCGazAll__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGDMGCATDTCGAZALL')*/
  /* Eval('NVM-CCR-014','ORNGDMGCATDTCGAZALL')*/
  /* Eval('NVM-CCR-018','ORNGDMGCATDTCGAZALL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGDMGCATDTCGAZALL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGDMGCATDTCGAZALL')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGDMGCATDTCGAZALL')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 562 */
{
  
  /* Eval('NVM-CCR-027','ORNGMISFEMIGAZ1')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGMISFEMIGAZ1')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGMISFEMIGAZ1')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGMISFEMIGAZ1')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGMISFEMIGAZ1')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGMISFEMIGAZ1')*/
  
  /* Eval('NVM-CCR-008','ORNGMISFEMIGAZ1')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGMISFEMIGAZ1')*/
  /* Eval('NVM-CCR-010','ORNGMISFEMIGAZ1')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGMISFEMIGAZ1')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGMISFEMIGAZ1')*/
  
  /* Eval('NvM-ICR-072','ORNGMISFEMIGAZ1')*/
  
  /* Eval('NVM-CCR-034','ORNGMISFEMIGAZ1')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGMISFEMIGAZ1')*/
  (uint16)0x464,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[448],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk562CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGMISFEMIGAZ1')*/
  /* Eval('NVM-CCR-015','ORNGMISFEMIGAZ1')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngMisfEmiGaz1__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGMISFEMIGAZ1')*/
  /* Eval('NVM-CCR-014','ORNGMISFEMIGAZ1')*/
  /* Eval('NVM-CCR-018','ORNGMISFEMIGAZ1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGMISFEMIGAZ1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGMISFEMIGAZ1')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGMISFEMIGAZ1')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 563 */
{
  
  /* Eval('NVM-CCR-027','ORNGMISFEMIGAZ2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGMISFEMIGAZ2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGMISFEMIGAZ2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGMISFEMIGAZ2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGMISFEMIGAZ2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGMISFEMIGAZ2')*/
  
  /* Eval('NVM-CCR-008','ORNGMISFEMIGAZ2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGMISFEMIGAZ2')*/
  /* Eval('NVM-CCR-010','ORNGMISFEMIGAZ2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGMISFEMIGAZ2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGMISFEMIGAZ2')*/
  
  /* Eval('NvM-ICR-072','ORNGMISFEMIGAZ2')*/
  
  /* Eval('NVM-CCR-034','ORNGMISFEMIGAZ2')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGMISFEMIGAZ2')*/
  (uint16)0x466,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[449],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk563CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGMISFEMIGAZ2')*/
  /* Eval('NVM-CCR-015','ORNGMISFEMIGAZ2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngMisfEmiGaz2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGMISFEMIGAZ2')*/
  /* Eval('NVM-CCR-014','ORNGMISFEMIGAZ2')*/
  /* Eval('NVM-CCR-018','ORNGMISFEMIGAZ2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGMISFEMIGAZ2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGMISFEMIGAZ2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGMISFEMIGAZ2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 564 */
{
  
  /* Eval('NVM-CCR-027','ORNGMISFEMIGAZ3')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGMISFEMIGAZ3')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGMISFEMIGAZ3')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGMISFEMIGAZ3')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGMISFEMIGAZ3')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGMISFEMIGAZ3')*/
  
  /* Eval('NVM-CCR-008','ORNGMISFEMIGAZ3')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGMISFEMIGAZ3')*/
  /* Eval('NVM-CCR-010','ORNGMISFEMIGAZ3')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGMISFEMIGAZ3')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGMISFEMIGAZ3')*/
  
  /* Eval('NvM-ICR-072','ORNGMISFEMIGAZ3')*/
  
  /* Eval('NVM-CCR-034','ORNGMISFEMIGAZ3')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGMISFEMIGAZ3')*/
  (uint16)0x468,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[450],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk564CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGMISFEMIGAZ3')*/
  /* Eval('NVM-CCR-015','ORNGMISFEMIGAZ3')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngMisfEmiGaz3__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGMISFEMIGAZ3')*/
  /* Eval('NVM-CCR-014','ORNGMISFEMIGAZ3')*/
  /* Eval('NVM-CCR-018','ORNGMISFEMIGAZ3')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGMISFEMIGAZ3')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGMISFEMIGAZ3')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGMISFEMIGAZ3')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 565 */
{
  
  /* Eval('NVM-CCR-027','ORNGMISFEMIGAZ4')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGMISFEMIGAZ4')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGMISFEMIGAZ4')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGMISFEMIGAZ4')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGMISFEMIGAZ4')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGMISFEMIGAZ4')*/
  
  /* Eval('NVM-CCR-008','ORNGMISFEMIGAZ4')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGMISFEMIGAZ4')*/
  /* Eval('NVM-CCR-010','ORNGMISFEMIGAZ4')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGMISFEMIGAZ4')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGMISFEMIGAZ4')*/
  
  /* Eval('NvM-ICR-072','ORNGMISFEMIGAZ4')*/
  
  /* Eval('NVM-CCR-034','ORNGMISFEMIGAZ4')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGMISFEMIGAZ4')*/
  (uint16)0x46A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[451],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk565CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGMISFEMIGAZ4')*/
  /* Eval('NVM-CCR-015','ORNGMISFEMIGAZ4')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngMisfEmiGaz4__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGMISFEMIGAZ4')*/
  /* Eval('NVM-CCR-014','ORNGMISFEMIGAZ4')*/
  /* Eval('NVM-CCR-018','ORNGMISFEMIGAZ4')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGMISFEMIGAZ4')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGMISFEMIGAZ4')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGMISFEMIGAZ4')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 566 */
{
  
  /* Eval('NVM-CCR-027','ORNGMISFEMIGAZALL')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGMISFEMIGAZALL')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGMISFEMIGAZALL')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGMISFEMIGAZALL')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGMISFEMIGAZALL')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGMISFEMIGAZALL')*/
  
  /* Eval('NVM-CCR-008','ORNGMISFEMIGAZALL')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGMISFEMIGAZALL')*/
  /* Eval('NVM-CCR-010','ORNGMISFEMIGAZALL')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGMISFEMIGAZALL')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGMISFEMIGAZALL')*/
  
  /* Eval('NvM-ICR-072','ORNGMISFEMIGAZALL')*/
  
  /* Eval('NVM-CCR-034','ORNGMISFEMIGAZALL')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGMISFEMIGAZALL')*/
  (uint16)0x46C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[452],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk566CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGMISFEMIGAZALL')*/
  /* Eval('NVM-CCR-015','ORNGMISFEMIGAZALL')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngMisfEmiGazAll__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGMISFEMIGAZALL')*/
  /* Eval('NVM-CCR-014','ORNGMISFEMIGAZALL')*/
  /* Eval('NVM-CCR-018','ORNGMISFEMIGAZALL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGMISFEMIGAZALL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGMISFEMIGAZALL')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGMISFEMIGAZALL')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 567 */
{
  
  /* Eval('NVM-CCR-027','DFTSENR_ACCP')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','DFTSENR_ACCP')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','DFTSENR_ACCP')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','DFTSENR_ACCP')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','DFTSENR_ACCP')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','DFTSENR_ACCP')*/
  
  /* Eval('NVM-CCR-008','DFTSENR_ACCP')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','DFTSENR_ACCP')*/
  /* Eval('NVM-CCR-010','DFTSENR_ACCP')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','DFTSENR_ACCP')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','DFTSENR_ACCP')*/
  
  /* Eval('NvM-ICR-072','DFTSENR_ACCP')*/
  
  /* Eval('NVM-CCR-034','DFTSENR_ACCP')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','DFTSENR_ACCP')*/
  (uint16)0x46E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[453],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk567CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','DFTSENR_ACCP')*/
  /* Eval('NVM-CCR-015','DFTSENR_ACCP')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_DftSenr_AccP__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','DFTSENR_ACCP')*/
  /* Eval('NVM-CCR-014','DFTSENR_ACCP')*/
  /* Eval('NVM-CCR-018','DFTSENR_ACCP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','DFTSENR_ACCP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','DFTSENR_ACCP')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','DFTSENR_ACCP')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 568 */
{
  
  /* Eval('NVM-CCR-027','OC_BINHCRKALTHW')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','OC_BINHCRKALTHW')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','OC_BINHCRKALTHW')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','OC_BINHCRKALTHW')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','OC_BINHCRKALTHW')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','OC_BINHCRKALTHW')*/
  
  /* Eval('NVM-CCR-008','OC_BINHCRKALTHW')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','OC_BINHCRKALTHW')*/
  /* Eval('NVM-CCR-010','OC_BINHCRKALTHW')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','OC_BINHCRKALTHW')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','OC_BINHCRKALTHW')*/
  
  /* Eval('NvM-ICR-072','OC_BINHCRKALTHW')*/
  
  /* Eval('NVM-CCR-034','OC_BINHCRKALTHW')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','OC_BINHCRKALTHW')*/
  (uint16)0x470,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[454],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk568CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','OC_BINHCRKALTHW')*/
  /* Eval('NVM-CCR-015','OC_BINHCRKALTHW')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Oc_bInhCrkAltHw__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','OC_BINHCRKALTHW')*/
  /* Eval('NVM-CCR-014','OC_BINHCRKALTHW')*/
  /* Eval('NVM-CCR-018','OC_BINHCRKALTHW')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','OC_BINHCRKALTHW')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','OC_BINHCRKALTHW')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','OC_BINHCRKALTHW')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 569 */
{
  
  /* Eval('NVM-CCR-027','LO_UBATTSPC')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','LO_UBATTSPC')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','LO_UBATTSPC')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','LO_UBATTSPC')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','LO_UBATTSPC')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','LO_UBATTSPC')*/
  
  /* Eval('NVM-CCR-008','LO_UBATTSPC')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','LO_UBATTSPC')*/
  /* Eval('NVM-CCR-010','LO_UBATTSPC')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','LO_UBATTSPC')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','LO_UBATTSPC')*/
  
  /* Eval('NvM-ICR-072','LO_UBATTSPC')*/
  
  /* Eval('NVM-CCR-034','LO_UBATTSPC')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','LO_UBATTSPC')*/
  (uint16)0x472,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[455],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk569CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','LO_UBATTSPC')*/
  /* Eval('NVM-CCR-015','LO_UBATTSPC')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Lo_uBattSpc__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','LO_UBATTSPC')*/
  /* Eval('NVM-CCR-014','LO_UBATTSPC')*/
  /* Eval('NVM-CCR-018','LO_UBATTSPC')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','LO_UBATTSPC')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','LO_UBATTSPC')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','LO_UBATTSPC')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 570 */
{
  
  /* Eval('NVM-CCR-027','ORNG_VMES4')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNG_VMES4')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNG_VMES4')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNG_VMES4')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNG_VMES4')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNG_VMES4')*/
  
  /* Eval('NVM-CCR-008','ORNG_VMES4')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNG_VMES4')*/
  /* Eval('NVM-CCR-010','ORNG_VMES4')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNG_VMES4')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNG_VMES4')*/
  
  /* Eval('NvM-ICR-072','ORNG_VMES4')*/
  
  /* Eval('NVM-CCR-034','ORNG_VMES4')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNG_VMES4')*/
  (uint16)0x474,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[456],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk570CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNG_VMES4')*/
  /* Eval('NVM-CCR-015','ORNG_VMES4')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORng_vMes4__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNG_VMES4')*/
  /* Eval('NVM-CCR-014','ORNG_VMES4')*/
  /* Eval('NVM-CCR-018','ORNG_VMES4')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNG_VMES4')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNG_VMES4')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNG_VMES4')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 571 */
{
  
  /* Eval('NVM-CCR-027','ORNG_VMES4_SFTY')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNG_VMES4_SFTY')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNG_VMES4_SFTY')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNG_VMES4_SFTY')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNG_VMES4_SFTY')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNG_VMES4_SFTY')*/
  
  /* Eval('NVM-CCR-008','ORNG_VMES4_SFTY')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNG_VMES4_SFTY')*/
  /* Eval('NVM-CCR-010','ORNG_VMES4_SFTY')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNG_VMES4_SFTY')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNG_VMES4_SFTY')*/
  
  /* Eval('NvM-ICR-072','ORNG_VMES4_SFTY')*/
  
  /* Eval('NVM-CCR-034','ORNG_VMES4_SFTY')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNG_VMES4_SFTY')*/
  (uint16)0x476,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[457],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk571CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNG_VMES4_SFTY')*/
  /* Eval('NVM-CCR-015','ORNG_VMES4_SFTY')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORng_vMes4_Sfty__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNG_VMES4_SFTY')*/
  /* Eval('NVM-CCR-014','ORNG_VMES4_SFTY')*/
  /* Eval('NVM-CCR-018','ORNG_VMES4_SFTY')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNG_VMES4_SFTY')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNG_VMES4_SFTY')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNG_VMES4_SFTY')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 572 */
{
  
  /* Eval('NVM-CCR-027','ALTABSENT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ALTABSENT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ALTABSENT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ALTABSENT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ALTABSENT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ALTABSENT')*/
  
  /* Eval('NVM-CCR-008','ALTABSENT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ALTABSENT')*/
  /* Eval('NVM-CCR-010','ALTABSENT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ALTABSENT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ALTABSENT')*/
  
  /* Eval('NvM-ICR-072','ALTABSENT')*/
  
  /* Eval('NVM-CCR-034','ALTABSENT')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ALTABSENT')*/
  (uint16)0x478,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[458],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk572CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ALTABSENT')*/
  /* Eval('NVM-CCR-015','ALTABSENT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_AltAbsent__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ALTABSENT')*/
  /* Eval('NVM-CCR-014','ALTABSENT')*/
  /* Eval('NVM-CCR-018','ALTABSENT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ALTABSENT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ALTABSENT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ALTABSENT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 573 */
{
  
  /* Eval('NVM-CCR-027','BUSOFF')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','BUSOFF')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','BUSOFF')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','BUSOFF')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','BUSOFF')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','BUSOFF')*/
  
  /* Eval('NVM-CCR-008','BUSOFF')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','BUSOFF')*/
  /* Eval('NVM-CCR-010','BUSOFF')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','BUSOFF')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','BUSOFF')*/
  
  /* Eval('NvM-ICR-072','BUSOFF')*/
  
  /* Eval('NVM-CCR-034','BUSOFF')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','BUSOFF')*/
  (uint16)0x47A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[459],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk573CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','BUSOFF')*/
  /* Eval('NVM-CCR-015','BUSOFF')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_BusOff__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','BUSOFF')*/
  /* Eval('NVM-CCR-014','BUSOFF')*/
  /* Eval('NVM-CCR-018','BUSOFF')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','BUSOFF')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','BUSOFF')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','BUSOFF')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 574 */
{
  
  /* Eval('NVM-CCR-027','LINBLOCKED')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','LINBLOCKED')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','LINBLOCKED')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','LINBLOCKED')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','LINBLOCKED')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','LINBLOCKED')*/
  
  /* Eval('NVM-CCR-008','LINBLOCKED')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','LINBLOCKED')*/
  /* Eval('NVM-CCR-010','LINBLOCKED')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','LINBLOCKED')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','LINBLOCKED')*/
  
  /* Eval('NvM-ICR-072','LINBLOCKED')*/
  
  /* Eval('NVM-CCR-034','LINBLOCKED')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','LINBLOCKED')*/
  (uint16)0x47C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[460],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk574CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','LINBLOCKED')*/
  /* Eval('NVM-CCR-015','LINBLOCKED')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_LinBlocked__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','LINBLOCKED')*/
  /* Eval('NVM-CCR-014','LINBLOCKED')*/
  /* Eval('NVM-CCR-018','LINBLOCKED')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','LINBLOCKED')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','LINBLOCKED')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','LINBLOCKED')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 575 */
{
  
  /* Eval('NVM-CCR-027','ORNG_CAT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNG_CAT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNG_CAT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNG_CAT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNG_CAT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNG_CAT')*/
  
  /* Eval('NVM-CCR-008','ORNG_CAT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNG_CAT')*/
  /* Eval('NVM-CCR-010','ORNG_CAT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNG_CAT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNG_CAT')*/
  
  /* Eval('NvM-ICR-072','ORNG_CAT')*/
  
  /* Eval('NVM-CCR-034','ORNG_CAT')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNG_CAT')*/
  (uint16)0x47E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[461],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk575CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNG_CAT')*/
  /* Eval('NVM-CCR-015','ORNG_CAT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORng_Cat__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNG_CAT')*/
  /* Eval('NVM-CCR-014','ORNG_CAT')*/
  /* Eval('NVM-CCR-018','ORNG_CAT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNG_CAT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNG_CAT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNG_CAT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 576 */
{
  
  /* Eval('NVM-CCR-027','ORNG_CATAPV')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNG_CATAPV')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNG_CATAPV')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNG_CATAPV')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNG_CATAPV')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNG_CATAPV')*/
  
  /* Eval('NVM-CCR-008','ORNG_CATAPV')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNG_CATAPV')*/
  /* Eval('NVM-CCR-010','ORNG_CATAPV')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNG_CATAPV')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNG_CATAPV')*/
  
  /* Eval('NvM-ICR-072','ORNG_CATAPV')*/
  
  /* Eval('NVM-CCR-034','ORNG_CATAPV')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNG_CATAPV')*/
  (uint16)0x480,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[462],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk576CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNG_CATAPV')*/
  /* Eval('NVM-CCR-015','ORNG_CATAPV')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORng_CatApv__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNG_CATAPV')*/
  /* Eval('NVM-CCR-014','ORNG_CATAPV')*/
  /* Eval('NVM-CCR-018','ORNG_CATAPV')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNG_CATAPV')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNG_CATAPV')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNG_CATAPV')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 577 */
{
  
  /* Eval('NVM-CCR-027','ABSESPMUTE')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ABSESPMUTE')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ABSESPMUTE')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ABSESPMUTE')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ABSESPMUTE')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ABSESPMUTE')*/
  
  /* Eval('NVM-CCR-008','ABSESPMUTE')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ABSESPMUTE')*/
  /* Eval('NVM-CCR-010','ABSESPMUTE')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ABSESPMUTE')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ABSESPMUTE')*/
  
  /* Eval('NvM-ICR-072','ABSESPMUTE')*/
  
  /* Eval('NVM-CCR-034','ABSESPMUTE')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ABSESPMUTE')*/
  (uint16)0x482,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[463],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk577CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ABSESPMUTE')*/
  /* Eval('NVM-CCR-015','ABSESPMUTE')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_AbsEspMute__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ABSESPMUTE')*/
  /* Eval('NVM-CCR-014','ABSESPMUTE')*/
  /* Eval('NVM-CCR-018','ABSESPMUTE')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ABSESPMUTE')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ABSESPMUTE')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ABSESPMUTE')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 578 */
{
  
  /* Eval('NVM-CCR-027','BSIMUTE')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','BSIMUTE')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','BSIMUTE')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','BSIMUTE')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','BSIMUTE')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','BSIMUTE')*/
  
  /* Eval('NVM-CCR-008','BSIMUTE')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','BSIMUTE')*/
  /* Eval('NVM-CCR-010','BSIMUTE')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','BSIMUTE')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','BSIMUTE')*/
  
  /* Eval('NvM-ICR-072','BSIMUTE')*/
  
  /* Eval('NVM-CCR-034','BSIMUTE')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','BSIMUTE')*/
  (uint16)0x484,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[464],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk578CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','BSIMUTE')*/
  /* Eval('NVM-CCR-015','BSIMUTE')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_BsiMute__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','BSIMUTE')*/
  /* Eval('NVM-CCR-014','BSIMUTE')*/
  /* Eval('NVM-CCR-018','BSIMUTE')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','BSIMUTE')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','BSIMUTE')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','BSIMUTE')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 579 */
{
  
  /* Eval('NVM-CCR-027','BVAMUTE')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','BVAMUTE')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','BVAMUTE')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','BVAMUTE')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','BVAMUTE')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','BVAMUTE')*/
  
  /* Eval('NVM-CCR-008','BVAMUTE')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','BVAMUTE')*/
  /* Eval('NVM-CCR-010','BVAMUTE')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','BVAMUTE')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','BVAMUTE')*/
  
  /* Eval('NvM-ICR-072','BVAMUTE')*/
  
  /* Eval('NVM-CCR-034','BVAMUTE')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','BVAMUTE')*/
  (uint16)0x486,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[465],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk579CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','BVAMUTE')*/
  /* Eval('NVM-CCR-015','BVAMUTE')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_BvaMute__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','BVAMUTE')*/
  /* Eval('NVM-CCR-014','BVAMUTE')*/
  /* Eval('NVM-CCR-018','BVAMUTE')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','BVAMUTE')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','BVAMUTE')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','BVAMUTE')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 580 */
{
  
  /* Eval('NVM-CCR-027','ECMMUTE')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ECMMUTE')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ECMMUTE')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ECMMUTE')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ECMMUTE')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ECMMUTE')*/
  
  /* Eval('NVM-CCR-008','ECMMUTE')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ECMMUTE')*/
  /* Eval('NVM-CCR-010','ECMMUTE')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ECMMUTE')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ECMMUTE')*/
  
  /* Eval('NvM-ICR-072','ECMMUTE')*/
  
  /* Eval('NVM-CCR-034','ECMMUTE')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ECMMUTE')*/
  (uint16)0x488,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[466],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk580CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ECMMUTE')*/
  /* Eval('NVM-CCR-015','ECMMUTE')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_EcmMute__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ECMMUTE')*/
  /* Eval('NVM-CCR-014','ECMMUTE')*/
  /* Eval('NVM-CCR-018','ECMMUTE')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ECMMUTE')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ECMMUTE')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ECMMUTE')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 581 */
{
  
  /* Eval('NVM-CCR-027','DIRAMUTE')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','DIRAMUTE')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','DIRAMUTE')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','DIRAMUTE')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','DIRAMUTE')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','DIRAMUTE')*/
  
  /* Eval('NVM-CCR-008','DIRAMUTE')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','DIRAMUTE')*/
  /* Eval('NVM-CCR-010','DIRAMUTE')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','DIRAMUTE')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','DIRAMUTE')*/
  
  /* Eval('NvM-ICR-072','DIRAMUTE')*/
  
  /* Eval('NVM-CCR-034','DIRAMUTE')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','DIRAMUTE')*/
  (uint16)0x48A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[467],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk581CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','DIRAMUTE')*/
  /* Eval('NVM-CCR-015','DIRAMUTE')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_DiraMute__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','DIRAMUTE')*/
  /* Eval('NVM-CCR-014','DIRAMUTE')*/
  /* Eval('NVM-CCR-018','DIRAMUTE')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','DIRAMUTE')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','DIRAMUTE')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','DIRAMUTE')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 582 */
{
  
  /* Eval('NVM-CCR-027','CAVMUTE')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CAVMUTE')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CAVMUTE')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CAVMUTE')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CAVMUTE')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CAVMUTE')*/
  
  /* Eval('NVM-CCR-008','CAVMUTE')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CAVMUTE')*/
  /* Eval('NVM-CCR-010','CAVMUTE')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CAVMUTE')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CAVMUTE')*/
  
  /* Eval('NvM-ICR-072','CAVMUTE')*/
  
  /* Eval('NVM-CCR-034','CAVMUTE')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CAVMUTE')*/
  (uint16)0x48C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[468],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk582CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CAVMUTE')*/
  /* Eval('NVM-CCR-015','CAVMUTE')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_CAVMute__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CAVMUTE')*/
  /* Eval('NVM-CCR-014','CAVMUTE')*/
  /* Eval('NVM-CCR-018','CAVMUTE')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CAVMUTE')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CAVMUTE')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CAVMUTE')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 583 */
{
  
  /* Eval('NVM-CCR-027','DMTRMUTE')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','DMTRMUTE')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','DMTRMUTE')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','DMTRMUTE')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','DMTRMUTE')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','DMTRMUTE')*/
  
  /* Eval('NVM-CCR-008','DMTRMUTE')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','DMTRMUTE')*/
  /* Eval('NVM-CCR-010','DMTRMUTE')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','DMTRMUTE')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','DMTRMUTE')*/
  
  /* Eval('NvM-ICR-072','DMTRMUTE')*/
  
  /* Eval('NVM-CCR-034','DMTRMUTE')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','DMTRMUTE')*/
  (uint16)0x48E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[469],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk583CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','DMTRMUTE')*/
  /* Eval('NVM-CCR-015','DMTRMUTE')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_DmtrMute__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','DMTRMUTE')*/
  /* Eval('NVM-CCR-014','DMTRMUTE')*/
  /* Eval('NVM-CCR-018','DMTRMUTE')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','DMTRMUTE')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','DMTRMUTE')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','DMTRMUTE')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 584 */
{
  
  /* Eval('NVM-CCR-027','F552BISP325INVLD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','F552BISP325INVLD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','F552BISP325INVLD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','F552BISP325INVLD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','F552BISP325INVLD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','F552BISP325INVLD')*/
  
  /* Eval('NVM-CCR-008','F552BISP325INVLD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','F552BISP325INVLD')*/
  /* Eval('NVM-CCR-010','F552BISP325INVLD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','F552BISP325INVLD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','F552BISP325INVLD')*/
  
  /* Eval('NvM-ICR-072','F552BISP325INVLD')*/
  
  /* Eval('NVM-CCR-034','F552BISP325INVLD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','F552BISP325INVLD')*/
  (uint16)0x490,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[470],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk584CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','F552BISP325INVLD')*/
  /* Eval('NVM-CCR-015','F552BISP325INVLD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_F552bisP325Invld__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','F552BISP325INVLD')*/
  /* Eval('NVM-CCR-014','F552BISP325INVLD')*/
  /* Eval('NVM-CCR-018','F552BISP325INVLD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','F552BISP325INVLD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','F552BISP325INVLD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','F552BISP325INVLD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 585 */
{
  
  /* Eval('NVM-CCR-027','F552P255INVLD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','F552P255INVLD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','F552P255INVLD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','F552P255INVLD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','F552P255INVLD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','F552P255INVLD')*/
  
  /* Eval('NVM-CCR-008','F552P255INVLD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','F552P255INVLD')*/
  /* Eval('NVM-CCR-010','F552P255INVLD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','F552P255INVLD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','F552P255INVLD')*/
  
  /* Eval('NvM-ICR-072','F552P255INVLD')*/
  
  /* Eval('NVM-CCR-034','F552P255INVLD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','F552P255INVLD')*/
  (uint16)0x492,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[471],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk585CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','F552P255INVLD')*/
  /* Eval('NVM-CCR-015','F552P255INVLD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_F552P255Invld__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','F552P255INVLD')*/
  /* Eval('NVM-CCR-014','F552P255INVLD')*/
  /* Eval('NVM-CCR-018','F552P255INVLD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','F552P255INVLD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','F552P255INVLD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','F552P255INVLD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 586 */
{
  
  /* Eval('NVM-CCR-027','F552P256INVLD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','F552P256INVLD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','F552P256INVLD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','F552P256INVLD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','F552P256INVLD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','F552P256INVLD')*/
  
  /* Eval('NVM-CCR-008','F552P256INVLD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','F552P256INVLD')*/
  /* Eval('NVM-CCR-010','F552P256INVLD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','F552P256INVLD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','F552P256INVLD')*/
  
  /* Eval('NvM-ICR-072','F552P256INVLD')*/
  
  /* Eval('NVM-CCR-034','F552P256INVLD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','F552P256INVLD')*/
  (uint16)0x494,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[472],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk586CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','F552P256INVLD')*/
  /* Eval('NVM-CCR-015','F552P256INVLD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_F552P256Invld__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','F552P256INVLD')*/
  /* Eval('NVM-CCR-014','F552P256INVLD')*/
  /* Eval('NVM-CCR-018','F552P256INVLD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','F552P256INVLD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','F552P256INVLD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','F552P256INVLD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 587 */
{
  
  /* Eval('NVM-CCR-027','F552P257INVLD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','F552P257INVLD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','F552P257INVLD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','F552P257INVLD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','F552P257INVLD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','F552P257INVLD')*/
  
  /* Eval('NVM-CCR-008','F552P257INVLD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','F552P257INVLD')*/
  /* Eval('NVM-CCR-010','F552P257INVLD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','F552P257INVLD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','F552P257INVLD')*/
  
  /* Eval('NvM-ICR-072','F552P257INVLD')*/
  
  /* Eval('NVM-CCR-034','F552P257INVLD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','F552P257INVLD')*/
  (uint16)0x496,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[473],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk587CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','F552P257INVLD')*/
  /* Eval('NVM-CCR-015','F552P257INVLD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_F552P257Invld__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','F552P257INVLD')*/
  /* Eval('NVM-CCR-014','F552P257INVLD')*/
  /* Eval('NVM-CCR-018','F552P257INVLD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','F552P257INVLD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','F552P257INVLD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','F552P257INVLD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 588 */
{
  
  /* Eval('NVM-CCR-027','HI_DMPVLVCMD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','HI_DMPVLVCMD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','HI_DMPVLVCMD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','HI_DMPVLVCMD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','HI_DMPVLVCMD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','HI_DMPVLVCMD')*/
  
  /* Eval('NVM-CCR-008','HI_DMPVLVCMD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','HI_DMPVLVCMD')*/
  /* Eval('NVM-CCR-010','HI_DMPVLVCMD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','HI_DMPVLVCMD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','HI_DMPVLVCMD')*/
  
  /* Eval('NvM-ICR-072','HI_DMPVLVCMD')*/
  
  /* Eval('NVM-CCR-034','HI_DMPVLVCMD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','HI_DMPVLVCMD')*/
  (uint16)0x498,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[474],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk588CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','HI_DMPVLVCMD')*/
  /* Eval('NVM-CCR-015','HI_DMPVLVCMD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Hi_DmpVlvCmd__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','HI_DMPVLVCMD')*/
  /* Eval('NVM-CCR-014','HI_DMPVLVCMD')*/
  /* Eval('NVM-CCR-018','HI_DMPVLVCMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','HI_DMPVLVCMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','HI_DMPVLVCMD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','HI_DMPVLVCMD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 589 */
{
  
  /* Eval('NVM-CCR-027','LO_DMPVLVCMD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','LO_DMPVLVCMD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','LO_DMPVLVCMD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','LO_DMPVLVCMD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','LO_DMPVLVCMD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','LO_DMPVLVCMD')*/
  
  /* Eval('NVM-CCR-008','LO_DMPVLVCMD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','LO_DMPVLVCMD')*/
  /* Eval('NVM-CCR-010','LO_DMPVLVCMD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','LO_DMPVLVCMD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','LO_DMPVLVCMD')*/
  
  /* Eval('NvM-ICR-072','LO_DMPVLVCMD')*/
  
  /* Eval('NVM-CCR-034','LO_DMPVLVCMD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','LO_DMPVLVCMD')*/
  (uint16)0x49A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[475],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk589CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','LO_DMPVLVCMD')*/
  /* Eval('NVM-CCR-015','LO_DMPVLVCMD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Lo_DmpVlvCmd__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','LO_DMPVLVCMD')*/
  /* Eval('NVM-CCR-014','LO_DMPVLVCMD')*/
  /* Eval('NVM-CCR-018','LO_DMPVLVCMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','LO_DMPVLVCMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','LO_DMPVLVCMD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','LO_DMPVLVCMD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 590 */
{
  
  /* Eval('NVM-CCR-027','HI_WGCCMD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','HI_WGCCMD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','HI_WGCCMD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','HI_WGCCMD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','HI_WGCCMD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','HI_WGCCMD')*/
  
  /* Eval('NVM-CCR-008','HI_WGCCMD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','HI_WGCCMD')*/
  /* Eval('NVM-CCR-010','HI_WGCCMD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','HI_WGCCMD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','HI_WGCCMD')*/
  
  /* Eval('NvM-ICR-072','HI_WGCCMD')*/
  
  /* Eval('NVM-CCR-034','HI_WGCCMD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','HI_WGCCMD')*/
  (uint16)0x49C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[476],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk590CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','HI_WGCCMD')*/
  /* Eval('NVM-CCR-015','HI_WGCCMD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Hi_WgcCmd__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','HI_WGCCMD')*/
  /* Eval('NVM-CCR-014','HI_WGCCMD')*/
  /* Eval('NVM-CCR-018','HI_WGCCMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','HI_WGCCMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','HI_WGCCMD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','HI_WGCCMD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 591 */
{
  
  /* Eval('NVM-CCR-027','LO_WGCCMD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','LO_WGCCMD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','LO_WGCCMD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','LO_WGCCMD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','LO_WGCCMD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','LO_WGCCMD')*/
  
  /* Eval('NVM-CCR-008','LO_WGCCMD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','LO_WGCCMD')*/
  /* Eval('NVM-CCR-010','LO_WGCCMD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','LO_WGCCMD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','LO_WGCCMD')*/
  
  /* Eval('NvM-ICR-072','LO_WGCCMD')*/
  
  /* Eval('NVM-CCR-034','LO_WGCCMD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','LO_WGCCMD')*/
  (uint16)0x49E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[477],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk591CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','LO_WGCCMD')*/
  /* Eval('NVM-CCR-015','LO_WGCCMD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Lo_WgcCmd__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','LO_WGCCMD')*/
  /* Eval('NVM-CCR-014','LO_WGCCMD')*/
  /* Eval('NVM-CCR-018','LO_WGCCMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','LO_WGCCMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','LO_WGCCMD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','LO_WGCCMD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 592 */
{
  
  /* Eval('NVM-CCR-027','OC_CTLPMPREQ')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','OC_CTLPMPREQ')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','OC_CTLPMPREQ')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','OC_CTLPMPREQ')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','OC_CTLPMPREQ')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','OC_CTLPMPREQ')*/
  
  /* Eval('NVM-CCR-008','OC_CTLPMPREQ')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','OC_CTLPMPREQ')*/
  /* Eval('NVM-CCR-010','OC_CTLPMPREQ')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','OC_CTLPMPREQ')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','OC_CTLPMPREQ')*/
  
  /* Eval('NvM-ICR-072','OC_CTLPMPREQ')*/
  
  /* Eval('NVM-CCR-034','OC_CTLPMPREQ')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','OC_CTLPMPREQ')*/
  (uint16)0x4A0,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[478],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk592CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','OC_CTLPMPREQ')*/
  /* Eval('NVM-CCR-015','OC_CTLPMPREQ')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Oc_CtlPmpReq__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','OC_CTLPMPREQ')*/
  /* Eval('NVM-CCR-014','OC_CTLPMPREQ')*/
  /* Eval('NVM-CCR-018','OC_CTLPMPREQ')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','OC_CTLPMPREQ')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','OC_CTLPMPREQ')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','OC_CTLPMPREQ')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 593 */
{
  
  /* Eval('NVM-CCR-027','OC_CTP1')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','OC_CTP1')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','OC_CTP1')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','OC_CTP1')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','OC_CTP1')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','OC_CTP1')*/
  
  /* Eval('NVM-CCR-008','OC_CTP1')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','OC_CTP1')*/
  /* Eval('NVM-CCR-010','OC_CTP1')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','OC_CTP1')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','OC_CTP1')*/
  
  /* Eval('NvM-ICR-072','OC_CTP1')*/
  
  /* Eval('NVM-CCR-034','OC_CTP1')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','OC_CTP1')*/
  (uint16)0x4A2,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[479],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk593CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','OC_CTP1')*/
  /* Eval('NVM-CCR-015','OC_CTP1')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Oc_CTP1__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','OC_CTP1')*/
  /* Eval('NVM-CCR-014','OC_CTP1')*/
  /* Eval('NVM-CCR-018','OC_CTP1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','OC_CTP1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','OC_CTP1')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','OC_CTP1')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 594 */
{
  
  /* Eval('NVM-CCR-027','OC_CTP2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','OC_CTP2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','OC_CTP2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','OC_CTP2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','OC_CTP2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','OC_CTP2')*/
  
  /* Eval('NVM-CCR-008','OC_CTP2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','OC_CTP2')*/
  /* Eval('NVM-CCR-010','OC_CTP2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','OC_CTP2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','OC_CTP2')*/
  
  /* Eval('NvM-ICR-072','OC_CTP2')*/
  
  /* Eval('NVM-CCR-034','OC_CTP2')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','OC_CTP2')*/
  (uint16)0x4A4,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[480],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk594CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','OC_CTP2')*/
  /* Eval('NVM-CCR-015','OC_CTP2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Oc_CTP2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','OC_CTP2')*/
  /* Eval('NVM-CCR-014','OC_CTP2')*/
  /* Eval('NVM-CCR-018','OC_CTP2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','OC_CTP2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','OC_CTP2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','OC_CTP2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 595 */
{
  
  /* Eval('NVM-CCR-027','OC_TRBWAPMP')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','OC_TRBWAPMP')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','OC_TRBWAPMP')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','OC_TRBWAPMP')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','OC_TRBWAPMP')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','OC_TRBWAPMP')*/
  
  /* Eval('NVM-CCR-008','OC_TRBWAPMP')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','OC_TRBWAPMP')*/
  /* Eval('NVM-CCR-010','OC_TRBWAPMP')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','OC_TRBWAPMP')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','OC_TRBWAPMP')*/
  
  /* Eval('NvM-ICR-072','OC_TRBWAPMP')*/
  
  /* Eval('NVM-CCR-034','OC_TRBWAPMP')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','OC_TRBWAPMP')*/
  (uint16)0x4A6,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[481],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk595CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','OC_TRBWAPMP')*/
  /* Eval('NVM-CCR-015','OC_TRBWAPMP')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Oc_TrbWaPmp__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','OC_TRBWAPMP')*/
  /* Eval('NVM-CCR-014','OC_TRBWAPMP')*/
  /* Eval('NVM-CCR-018','OC_TRBWAPMP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','OC_TRBWAPMP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','OC_TRBWAPMP')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','OC_TRBWAPMP')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 596 */
{
  
  /* Eval('NVM-CCR-027','SCG_CTLPMPREQ')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCG_CTLPMPREQ')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCG_CTLPMPREQ')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCG_CTLPMPREQ')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCG_CTLPMPREQ')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCG_CTLPMPREQ')*/
  
  /* Eval('NVM-CCR-008','SCG_CTLPMPREQ')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCG_CTLPMPREQ')*/
  /* Eval('NVM-CCR-010','SCG_CTLPMPREQ')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCG_CTLPMPREQ')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCG_CTLPMPREQ')*/
  
  /* Eval('NvM-ICR-072','SCG_CTLPMPREQ')*/
  
  /* Eval('NVM-CCR-034','SCG_CTLPMPREQ')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCG_CTLPMPREQ')*/
  (uint16)0x4A8,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[482],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk596CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCG_CTLPMPREQ')*/
  /* Eval('NVM-CCR-015','SCG_CTLPMPREQ')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scg_CtlPmpReq__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCG_CTLPMPREQ')*/
  /* Eval('NVM-CCR-014','SCG_CTLPMPREQ')*/
  /* Eval('NVM-CCR-018','SCG_CTLPMPREQ')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCG_CTLPMPREQ')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCG_CTLPMPREQ')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCG_CTLPMPREQ')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 597 */
{
  
  /* Eval('NVM-CCR-027','SCG_CTP1')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCG_CTP1')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCG_CTP1')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCG_CTP1')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCG_CTP1')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCG_CTP1')*/
  
  /* Eval('NVM-CCR-008','SCG_CTP1')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCG_CTP1')*/
  /* Eval('NVM-CCR-010','SCG_CTP1')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCG_CTP1')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCG_CTP1')*/
  
  /* Eval('NvM-ICR-072','SCG_CTP1')*/
  
  /* Eval('NVM-CCR-034','SCG_CTP1')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCG_CTP1')*/
  (uint16)0x4AA,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[483],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk597CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCG_CTP1')*/
  /* Eval('NVM-CCR-015','SCG_CTP1')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scg_CTP1__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCG_CTP1')*/
  /* Eval('NVM-CCR-014','SCG_CTP1')*/
  /* Eval('NVM-CCR-018','SCG_CTP1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCG_CTP1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCG_CTP1')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCG_CTP1')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 598 */
{
  
  /* Eval('NVM-CCR-027','SCP_CTP1')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCP_CTP1')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCP_CTP1')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCP_CTP1')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCP_CTP1')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCP_CTP1')*/
  
  /* Eval('NVM-CCR-008','SCP_CTP1')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCP_CTP1')*/
  /* Eval('NVM-CCR-010','SCP_CTP1')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCP_CTP1')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCP_CTP1')*/
  
  /* Eval('NvM-ICR-072','SCP_CTP1')*/
  
  /* Eval('NVM-CCR-034','SCP_CTP1')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCP_CTP1')*/
  (uint16)0x4AC,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[484],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk598CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCP_CTP1')*/
  /* Eval('NVM-CCR-015','SCP_CTP1')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scp_CTP1__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCP_CTP1')*/
  /* Eval('NVM-CCR-014','SCP_CTP1')*/
  /* Eval('NVM-CCR-018','SCP_CTP1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCP_CTP1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCP_CTP1')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCP_CTP1')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 599 */
{
  
  /* Eval('NVM-CCR-027','SCG_CTP2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCG_CTP2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCG_CTP2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCG_CTP2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCG_CTP2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCG_CTP2')*/
  
  /* Eval('NVM-CCR-008','SCG_CTP2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCG_CTP2')*/
  /* Eval('NVM-CCR-010','SCG_CTP2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCG_CTP2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCG_CTP2')*/
  
  /* Eval('NvM-ICR-072','SCG_CTP2')*/
  
  /* Eval('NVM-CCR-034','SCG_CTP2')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCG_CTP2')*/
  (uint16)0x4AE,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[485],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk599CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCG_CTP2')*/
  /* Eval('NVM-CCR-015','SCG_CTP2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scg_CTP2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCG_CTP2')*/
  /* Eval('NVM-CCR-014','SCG_CTP2')*/
  /* Eval('NVM-CCR-018','SCG_CTP2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCG_CTP2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCG_CTP2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCG_CTP2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 600 */
{
  
  /* Eval('NVM-CCR-027','SCP_CTP2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCP_CTP2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCP_CTP2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCP_CTP2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCP_CTP2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCP_CTP2')*/
  
  /* Eval('NVM-CCR-008','SCP_CTP2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCP_CTP2')*/
  /* Eval('NVM-CCR-010','SCP_CTP2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCP_CTP2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCP_CTP2')*/
  
  /* Eval('NvM-ICR-072','SCP_CTP2')*/
  
  /* Eval('NVM-CCR-034','SCP_CTP2')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCP_CTP2')*/
  (uint16)0x4B0,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[486],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk600CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCP_CTP2')*/
  /* Eval('NVM-CCR-015','SCP_CTP2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scp_CTP2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCP_CTP2')*/
  /* Eval('NVM-CCR-014','SCP_CTP2')*/
  /* Eval('NVM-CCR-018','SCP_CTP2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCP_CTP2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCP_CTP2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCP_CTP2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 601 */
{
  
  /* Eval('NVM-CCR-027','SCG_TRBWAPMP')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCG_TRBWAPMP')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCG_TRBWAPMP')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCG_TRBWAPMP')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCG_TRBWAPMP')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCG_TRBWAPMP')*/
  
  /* Eval('NVM-CCR-008','SCG_TRBWAPMP')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCG_TRBWAPMP')*/
  /* Eval('NVM-CCR-010','SCG_TRBWAPMP')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCG_TRBWAPMP')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCG_TRBWAPMP')*/
  
  /* Eval('NvM-ICR-072','SCG_TRBWAPMP')*/
  
  /* Eval('NVM-CCR-034','SCG_TRBWAPMP')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCG_TRBWAPMP')*/
  (uint16)0x4B2,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[487],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk601CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCG_TRBWAPMP')*/
  /* Eval('NVM-CCR-015','SCG_TRBWAPMP')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scg_TrbWaPmp__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCG_TRBWAPMP')*/
  /* Eval('NVM-CCR-014','SCG_TRBWAPMP')*/
  /* Eval('NVM-CCR-018','SCG_TRBWAPMP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCG_TRBWAPMP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCG_TRBWAPMP')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCG_TRBWAPMP')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 602 */
{
  
  /* Eval('NVM-CCR-027','SCP_CTLPMPREQ')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCP_CTLPMPREQ')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCP_CTLPMPREQ')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCP_CTLPMPREQ')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCP_CTLPMPREQ')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCP_CTLPMPREQ')*/
  
  /* Eval('NVM-CCR-008','SCP_CTLPMPREQ')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCP_CTLPMPREQ')*/
  /* Eval('NVM-CCR-010','SCP_CTLPMPREQ')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCP_CTLPMPREQ')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCP_CTLPMPREQ')*/
  
  /* Eval('NvM-ICR-072','SCP_CTLPMPREQ')*/
  
  /* Eval('NVM-CCR-034','SCP_CTLPMPREQ')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCP_CTLPMPREQ')*/
  (uint16)0x4B4,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[488],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk602CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCP_CTLPMPREQ')*/
  /* Eval('NVM-CCR-015','SCP_CTLPMPREQ')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scp_CtlPmpReq__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCP_CTLPMPREQ')*/
  /* Eval('NVM-CCR-014','SCP_CTLPMPREQ')*/
  /* Eval('NVM-CCR-018','SCP_CTLPMPREQ')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCP_CTLPMPREQ')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCP_CTLPMPREQ')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCP_CTLPMPREQ')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 603 */
{
  
  /* Eval('NVM-CCR-027','SCP_TRBWAPMP')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCP_TRBWAPMP')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCP_TRBWAPMP')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCP_TRBWAPMP')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCP_TRBWAPMP')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCP_TRBWAPMP')*/
  
  /* Eval('NVM-CCR-008','SCP_TRBWAPMP')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCP_TRBWAPMP')*/
  /* Eval('NVM-CCR-010','SCP_TRBWAPMP')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCP_TRBWAPMP')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCP_TRBWAPMP')*/
  
  /* Eval('NvM-ICR-072','SCP_TRBWAPMP')*/
  
  /* Eval('NVM-CCR-034','SCP_TRBWAPMP')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCP_TRBWAPMP')*/
  (uint16)0x4B6,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[489],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk603CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCP_TRBWAPMP')*/
  /* Eval('NVM-CCR-015','SCP_TRBWAPMP')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scp_TrbWaPmp__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCP_TRBWAPMP')*/
  /* Eval('NVM-CCR-014','SCP_TRBWAPMP')*/
  /* Eval('NVM-CCR-018','SCP_TRBWAPMP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCP_TRBWAPMP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCP_TRBWAPMP')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCP_TRBWAPMP')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 604 */
{
  
  /* Eval('NVM-CCR-027','SCG_BLOWBY1')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCG_BLOWBY1')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCG_BLOWBY1')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCG_BLOWBY1')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCG_BLOWBY1')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCG_BLOWBY1')*/
  
  /* Eval('NVM-CCR-008','SCG_BLOWBY1')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCG_BLOWBY1')*/
  /* Eval('NVM-CCR-010','SCG_BLOWBY1')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCG_BLOWBY1')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCG_BLOWBY1')*/
  
  /* Eval('NvM-ICR-072','SCG_BLOWBY1')*/
  
  /* Eval('NVM-CCR-034','SCG_BLOWBY1')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCG_BLOWBY1')*/
  (uint16)0x4B8,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[490],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk604CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCG_BLOWBY1')*/
  /* Eval('NVM-CCR-015','SCG_BLOWBY1')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scg_BlowBy1__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCG_BLOWBY1')*/
  /* Eval('NVM-CCR-014','SCG_BLOWBY1')*/
  /* Eval('NVM-CCR-018','SCG_BLOWBY1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCG_BLOWBY1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCG_BLOWBY1')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCG_BLOWBY1')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 605 */
{
  
  /* Eval('NVM-CCR-027','SCG_BLOWBY2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCG_BLOWBY2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCG_BLOWBY2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCG_BLOWBY2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCG_BLOWBY2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCG_BLOWBY2')*/
  
  /* Eval('NVM-CCR-008','SCG_BLOWBY2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCG_BLOWBY2')*/
  /* Eval('NVM-CCR-010','SCG_BLOWBY2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCG_BLOWBY2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCG_BLOWBY2')*/
  
  /* Eval('NvM-ICR-072','SCG_BLOWBY2')*/
  
  /* Eval('NVM-CCR-034','SCG_BLOWBY2')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCG_BLOWBY2')*/
  (uint16)0x4BA,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[491],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk605CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCG_BLOWBY2')*/
  /* Eval('NVM-CCR-015','SCG_BLOWBY2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scg_BlowBy2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCG_BLOWBY2')*/
  /* Eval('NVM-CCR-014','SCG_BLOWBY2')*/
  /* Eval('NVM-CCR-018','SCG_BLOWBY2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCG_BLOWBY2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCG_BLOWBY2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCG_BLOWBY2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 606 */
{
  
  /* Eval('NVM-CCR-027','SCP_BLOWBY1')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCP_BLOWBY1')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCP_BLOWBY1')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCP_BLOWBY1')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCP_BLOWBY1')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCP_BLOWBY1')*/
  
  /* Eval('NVM-CCR-008','SCP_BLOWBY1')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCP_BLOWBY1')*/
  /* Eval('NVM-CCR-010','SCP_BLOWBY1')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCP_BLOWBY1')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCP_BLOWBY1')*/
  
  /* Eval('NvM-ICR-072','SCP_BLOWBY1')*/
  
  /* Eval('NVM-CCR-034','SCP_BLOWBY1')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCP_BLOWBY1')*/
  (uint16)0x4BC,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[492],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk606CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCP_BLOWBY1')*/
  /* Eval('NVM-CCR-015','SCP_BLOWBY1')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scp_BlowBy1__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCP_BLOWBY1')*/
  /* Eval('NVM-CCR-014','SCP_BLOWBY1')*/
  /* Eval('NVM-CCR-018','SCP_BLOWBY1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCP_BLOWBY1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCP_BLOWBY1')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCP_BLOWBY1')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 607 */
{
  
  /* Eval('NVM-CCR-027','SCP_BLOWBY2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCP_BLOWBY2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCP_BLOWBY2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCP_BLOWBY2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCP_BLOWBY2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCP_BLOWBY2')*/
  
  /* Eval('NVM-CCR-008','SCP_BLOWBY2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCP_BLOWBY2')*/
  /* Eval('NVM-CCR-010','SCP_BLOWBY2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCP_BLOWBY2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCP_BLOWBY2')*/
  
  /* Eval('NvM-ICR-072','SCP_BLOWBY2')*/
  
  /* Eval('NVM-CCR-034','SCP_BLOWBY2')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCP_BLOWBY2')*/
  (uint16)0x4BE,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[493],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk607CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCP_BLOWBY2')*/
  /* Eval('NVM-CCR-015','SCP_BLOWBY2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scp_BlowBy2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCP_BLOWBY2')*/
  /* Eval('NVM-CCR-014','SCP_BLOWBY2')*/
  /* Eval('NVM-CCR-018','SCP_BLOWBY2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCP_BLOWBY2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCP_BLOWBY2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCP_BLOWBY2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 608 */
{
  
  /* Eval('NVM-CCR-027','OC_BLOWBY1')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','OC_BLOWBY1')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','OC_BLOWBY1')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','OC_BLOWBY1')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','OC_BLOWBY1')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','OC_BLOWBY1')*/
  
  /* Eval('NVM-CCR-008','OC_BLOWBY1')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','OC_BLOWBY1')*/
  /* Eval('NVM-CCR-010','OC_BLOWBY1')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','OC_BLOWBY1')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','OC_BLOWBY1')*/
  
  /* Eval('NvM-ICR-072','OC_BLOWBY1')*/
  
  /* Eval('NVM-CCR-034','OC_BLOWBY1')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','OC_BLOWBY1')*/
  (uint16)0x4C0,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[494],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk608CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','OC_BLOWBY1')*/
  /* Eval('NVM-CCR-015','OC_BLOWBY1')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Oc_BlowBy1__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','OC_BLOWBY1')*/
  /* Eval('NVM-CCR-014','OC_BLOWBY1')*/
  /* Eval('NVM-CCR-018','OC_BLOWBY1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','OC_BLOWBY1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','OC_BLOWBY1')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','OC_BLOWBY1')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 609 */
{
  
  /* Eval('NVM-CCR-027','OC_BLOWBY2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','OC_BLOWBY2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','OC_BLOWBY2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','OC_BLOWBY2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','OC_BLOWBY2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','OC_BLOWBY2')*/
  
  /* Eval('NVM-CCR-008','OC_BLOWBY2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','OC_BLOWBY2')*/
  /* Eval('NVM-CCR-010','OC_BLOWBY2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','OC_BLOWBY2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','OC_BLOWBY2')*/
  
  /* Eval('NvM-ICR-072','OC_BLOWBY2')*/
  
  /* Eval('NVM-CCR-034','OC_BLOWBY2')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','OC_BLOWBY2')*/
  (uint16)0x4C2,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[495],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk609CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','OC_BLOWBY2')*/
  /* Eval('NVM-CCR-015','OC_BLOWBY2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Oc_BlowBy2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','OC_BLOWBY2')*/
  /* Eval('NVM-CCR-014','OC_BLOWBY2')*/
  /* Eval('NVM-CCR-018','OC_BLOWBY2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','OC_BLOWBY2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','OC_BLOWBY2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','OC_BLOWBY2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 610 */
{
  
  /* Eval('NVM-CCR-027','ORNGHITOILESTIM')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGHITOILESTIM')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGHITOILESTIM')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGHITOILESTIM')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGHITOILESTIM')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGHITOILESTIM')*/
  
  /* Eval('NVM-CCR-008','ORNGHITOILESTIM')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGHITOILESTIM')*/
  /* Eval('NVM-CCR-010','ORNGHITOILESTIM')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGHITOILESTIM')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGHITOILESTIM')*/
  
  /* Eval('NvM-ICR-072','ORNGHITOILESTIM')*/
  
  /* Eval('NVM-CCR-034','ORNGHITOILESTIM')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGHITOILESTIM')*/
  (uint16)0x4C4,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[496],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk610CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGHITOILESTIM')*/
  /* Eval('NVM-CCR-015','ORNGHITOILESTIM')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngHiTOilEstim__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGHITOILESTIM')*/
  /* Eval('NVM-CCR-014','ORNGHITOILESTIM')*/
  /* Eval('NVM-CCR-018','ORNGHITOILESTIM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGHITOILESTIM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGHITOILESTIM')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGHITOILESTIM')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 611 */
{
  
  /* Eval('NVM-CCR-027','PWRLMRK')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','PWRLMRK')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','PWRLMRK')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','PWRLMRK')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','PWRLMRK')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','PWRLMRK')*/
  
  /* Eval('NVM-CCR-008','PWRLMRK')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','PWRLMRK')*/
  /* Eval('NVM-CCR-010','PWRLMRK')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','PWRLMRK')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','PWRLMRK')*/
  
  /* Eval('NvM-ICR-072','PWRLMRK')*/
  
  /* Eval('NVM-CCR-034','PWRLMRK')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','PWRLMRK')*/
  (uint16)0x4C6,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[497],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk611CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','PWRLMRK')*/
  /* Eval('NVM-CCR-015','PWRLMRK')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_PwrlMrk__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','PWRLMRK')*/
  /* Eval('NVM-CCR-014','PWRLMRK')*/
  /* Eval('NVM-CCR-018','PWRLMRK')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','PWRLMRK')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','PWRLMRK')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','PWRLMRK')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 612 */
{
  
  /* Eval('NVM-CCR-027','SCP_VSSNWACVREQ')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCP_VSSNWACVREQ')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCP_VSSNWACVREQ')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCP_VSSNWACVREQ')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCP_VSSNWACVREQ')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCP_VSSNWACVREQ')*/
  
  /* Eval('NVM-CCR-008','SCP_VSSNWACVREQ')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCP_VSSNWACVREQ')*/
  /* Eval('NVM-CCR-010','SCP_VSSNWACVREQ')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCP_VSSNWACVREQ')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCP_VSSNWACVREQ')*/
  
  /* Eval('NvM-ICR-072','SCP_VSSNWACVREQ')*/
  
  /* Eval('NVM-CCR-034','SCP_VSSNWACVREQ')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCP_VSSNWACVREQ')*/
  (uint16)0x4C8,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[498],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk612CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCP_VSSNWACVREQ')*/
  /* Eval('NVM-CCR-015','SCP_VSSNWACVREQ')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scp_VSSNwAcvReq__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCP_VSSNWACVREQ')*/
  /* Eval('NVM-CCR-014','SCP_VSSNWACVREQ')*/
  /* Eval('NVM-CCR-018','SCP_VSSNWACVREQ')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCP_VSSNWACVREQ')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCP_VSSNWACVREQ')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCP_VSSNWACVREQ')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 613 */
{
  
  /* Eval('NVM-CCR-027','SCG_VSSNWACVREQ')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCG_VSSNWACVREQ')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCG_VSSNWACVREQ')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCG_VSSNWACVREQ')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCG_VSSNWACVREQ')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCG_VSSNWACVREQ')*/
  
  /* Eval('NVM-CCR-008','SCG_VSSNWACVREQ')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCG_VSSNWACVREQ')*/
  /* Eval('NVM-CCR-010','SCG_VSSNWACVREQ')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCG_VSSNWACVREQ')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCG_VSSNWACVREQ')*/
  
  /* Eval('NvM-ICR-072','SCG_VSSNWACVREQ')*/
  
  /* Eval('NVM-CCR-034','SCG_VSSNWACVREQ')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCG_VSSNWACVREQ')*/
  (uint16)0x4CA,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[499],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk613CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCG_VSSNWACVREQ')*/
  /* Eval('NVM-CCR-015','SCG_VSSNWACVREQ')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scg_VSSNwAcvReq__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCG_VSSNWACVREQ')*/
  /* Eval('NVM-CCR-014','SCG_VSSNWACVREQ')*/
  /* Eval('NVM-CCR-018','SCG_VSSNWACVREQ')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCG_VSSNWACVREQ')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCG_VSSNWACVREQ')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCG_VSSNWACVREQ')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 614 */
{
  
  /* Eval('NVM-CCR-027','HI_UBATTMES')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','HI_UBATTMES')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','HI_UBATTMES')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','HI_UBATTMES')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','HI_UBATTMES')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','HI_UBATTMES')*/
  
  /* Eval('NVM-CCR-008','HI_UBATTMES')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','HI_UBATTMES')*/
  /* Eval('NVM-CCR-010','HI_UBATTMES')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','HI_UBATTMES')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','HI_UBATTMES')*/
  
  /* Eval('NvM-ICR-072','HI_UBATTMES')*/
  
  /* Eval('NVM-CCR-034','HI_UBATTMES')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','HI_UBATTMES')*/
  (uint16)0x4CC,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[500],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk614CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','HI_UBATTMES')*/
  /* Eval('NVM-CCR-015','HI_UBATTMES')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Hi_uBattMes__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','HI_UBATTMES')*/
  /* Eval('NVM-CCR-014','HI_UBATTMES')*/
  /* Eval('NVM-CCR-018','HI_UBATTMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','HI_UBATTMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','HI_UBATTMES')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','HI_UBATTMES')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 615 */
{
  
  /* Eval('NVM-CCR-027','LO_UBATTMES')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','LO_UBATTMES')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','LO_UBATTMES')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','LO_UBATTMES')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','LO_UBATTMES')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','LO_UBATTMES')*/
  
  /* Eval('NVM-CCR-008','LO_UBATTMES')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','LO_UBATTMES')*/
  /* Eval('NVM-CCR-010','LO_UBATTMES')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','LO_UBATTMES')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','LO_UBATTMES')*/
  
  /* Eval('NvM-ICR-072','LO_UBATTMES')*/
  
  /* Eval('NVM-CCR-034','LO_UBATTMES')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','LO_UBATTMES')*/
  (uint16)0x4CE,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[501],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk615CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','LO_UBATTMES')*/
  /* Eval('NVM-CCR-015','LO_UBATTMES')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Lo_uBattMes__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','LO_UBATTMES')*/
  /* Eval('NVM-CCR-014','LO_UBATTMES')*/
  /* Eval('NVM-CCR-018','LO_UBATTMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','LO_UBATTMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','LO_UBATTMES')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','LO_UBATTMES')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 616 */
{
  
  /* Eval('NVM-CCR-027','ORNG_VMES1')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNG_VMES1')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNG_VMES1')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNG_VMES1')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNG_VMES1')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNG_VMES1')*/
  
  /* Eval('NVM-CCR-008','ORNG_VMES1')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNG_VMES1')*/
  /* Eval('NVM-CCR-010','ORNG_VMES1')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNG_VMES1')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNG_VMES1')*/
  
  /* Eval('NvM-ICR-072','ORNG_VMES1')*/
  
  /* Eval('NVM-CCR-034','ORNG_VMES1')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNG_VMES1')*/
  (uint16)0x4D0,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[502],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk616CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNG_VMES1')*/
  /* Eval('NVM-CCR-015','ORNG_VMES1')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORng_vMes1__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNG_VMES1')*/
  /* Eval('NVM-CCR-014','ORNG_VMES1')*/
  /* Eval('NVM-CCR-018','ORNG_VMES1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNG_VMES1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNG_VMES1')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNG_VMES1')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 617 */
{
  
  /* Eval('NVM-CCR-027','ORNG_VMES1_SFTY')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNG_VMES1_SFTY')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNG_VMES1_SFTY')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNG_VMES1_SFTY')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNG_VMES1_SFTY')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNG_VMES1_SFTY')*/
  
  /* Eval('NVM-CCR-008','ORNG_VMES1_SFTY')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNG_VMES1_SFTY')*/
  /* Eval('NVM-CCR-010','ORNG_VMES1_SFTY')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNG_VMES1_SFTY')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNG_VMES1_SFTY')*/
  
  /* Eval('NvM-ICR-072','ORNG_VMES1_SFTY')*/
  
  /* Eval('NVM-CCR-034','ORNG_VMES1_SFTY')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNG_VMES1_SFTY')*/
  (uint16)0x4D2,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[503],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk617CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNG_VMES1_SFTY')*/
  /* Eval('NVM-CCR-015','ORNG_VMES1_SFTY')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORng_vMes1_Sfty__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNG_VMES1_SFTY')*/
  /* Eval('NVM-CCR-014','ORNG_VMES1_SFTY')*/
  /* Eval('NVM-CCR-018','ORNG_VMES1_SFTY')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNG_VMES1_SFTY')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNG_VMES1_SFTY')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNG_VMES1_SFTY')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 618 */
{
  
  /* Eval('NVM-CCR-027','ORNG_VMES2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNG_VMES2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNG_VMES2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNG_VMES2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNG_VMES2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNG_VMES2')*/
  
  /* Eval('NVM-CCR-008','ORNG_VMES2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNG_VMES2')*/
  /* Eval('NVM-CCR-010','ORNG_VMES2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNG_VMES2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNG_VMES2')*/
  
  /* Eval('NvM-ICR-072','ORNG_VMES2')*/
  
  /* Eval('NVM-CCR-034','ORNG_VMES2')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNG_VMES2')*/
  (uint16)0x4D4,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[504],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk618CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNG_VMES2')*/
  /* Eval('NVM-CCR-015','ORNG_VMES2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORng_vMes2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNG_VMES2')*/
  /* Eval('NVM-CCR-014','ORNG_VMES2')*/
  /* Eval('NVM-CCR-018','ORNG_VMES2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNG_VMES2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNG_VMES2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNG_VMES2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 619 */
{
  
  /* Eval('NVM-CCR-027','ORNG_VMES2_SFTY')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNG_VMES2_SFTY')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNG_VMES2_SFTY')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNG_VMES2_SFTY')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNG_VMES2_SFTY')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNG_VMES2_SFTY')*/
  
  /* Eval('NVM-CCR-008','ORNG_VMES2_SFTY')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNG_VMES2_SFTY')*/
  /* Eval('NVM-CCR-010','ORNG_VMES2_SFTY')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNG_VMES2_SFTY')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNG_VMES2_SFTY')*/
  
  /* Eval('NvM-ICR-072','ORNG_VMES2_SFTY')*/
  
  /* Eval('NVM-CCR-034','ORNG_VMES2_SFTY')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNG_VMES2_SFTY')*/
  (uint16)0x4D6,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[505],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk619CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNG_VMES2_SFTY')*/
  /* Eval('NVM-CCR-015','ORNG_VMES2_SFTY')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORng_vMes2_Sfty__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNG_VMES2_SFTY')*/
  /* Eval('NVM-CCR-014','ORNG_VMES2_SFTY')*/
  /* Eval('NVM-CCR-018','ORNG_VMES2_SFTY')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNG_VMES2_SFTY')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNG_VMES2_SFTY')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNG_VMES2_SFTY')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 620 */
{
  
  /* Eval('NVM-CCR-027','ORNG_VMES3')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNG_VMES3')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNG_VMES3')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNG_VMES3')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNG_VMES3')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNG_VMES3')*/
  
  /* Eval('NVM-CCR-008','ORNG_VMES3')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNG_VMES3')*/
  /* Eval('NVM-CCR-010','ORNG_VMES3')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNG_VMES3')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNG_VMES3')*/
  
  /* Eval('NvM-ICR-072','ORNG_VMES3')*/
  
  /* Eval('NVM-CCR-034','ORNG_VMES3')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNG_VMES3')*/
  (uint16)0x4D8,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[506],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk620CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNG_VMES3')*/
  /* Eval('NVM-CCR-015','ORNG_VMES3')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORng_vMes3__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNG_VMES3')*/
  /* Eval('NVM-CCR-014','ORNG_VMES3')*/
  /* Eval('NVM-CCR-018','ORNG_VMES3')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNG_VMES3')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNG_VMES3')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNG_VMES3')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 621 */
{
  
  /* Eval('NVM-CCR-027','ORNG_VMES3_SFTY')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNG_VMES3_SFTY')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNG_VMES3_SFTY')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNG_VMES3_SFTY')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNG_VMES3_SFTY')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNG_VMES3_SFTY')*/
  
  /* Eval('NVM-CCR-008','ORNG_VMES3_SFTY')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNG_VMES3_SFTY')*/
  /* Eval('NVM-CCR-010','ORNG_VMES3_SFTY')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNG_VMES3_SFTY')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNG_VMES3_SFTY')*/
  
  /* Eval('NvM-ICR-072','ORNG_VMES3_SFTY')*/
  
  /* Eval('NVM-CCR-034','ORNG_VMES3_SFTY')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNG_VMES3_SFTY')*/
  (uint16)0x4DA,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[507],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk621CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNG_VMES3_SFTY')*/
  /* Eval('NVM-CCR-015','ORNG_VMES3_SFTY')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORng_vMes3_Sfty__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNG_VMES3_SFTY')*/
  /* Eval('NVM-CCR-014','ORNG_VMES3_SFTY')*/
  /* Eval('NVM-CCR-018','ORNG_VMES3_SFTY')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNG_VMES3_SFTY')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNG_VMES3_SFTY')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNG_VMES3_SFTY')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 622 */
{
  
  /* Eval('NVM-CCR-027','INV_CALID')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INV_CALID')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INV_CALID')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INV_CALID')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INV_CALID')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INV_CALID')*/
  
  /* Eval('NVM-CCR-008','INV_CALID')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INV_CALID')*/
  /* Eval('NVM-CCR-010','INV_CALID')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INV_CALID')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INV_CALID')*/
  
  /* Eval('NvM-ICR-072','INV_CALID')*/
  
  /* Eval('NVM-CCR-034','INV_CALID')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INV_CALID')*/
  (uint16)0x4DC,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[508],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk622CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INV_CALID')*/
  /* Eval('NVM-CCR-015','INV_CALID')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Inv_CalId__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INV_CALID')*/
  /* Eval('NVM-CCR-014','INV_CALID')*/
  /* Eval('NVM-CCR-018','INV_CALID')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INV_CALID')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INV_CALID')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INV_CALID')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 623 */
{
  
  /* Eval('NVM-CCR-027','STUCK_MAINRLY')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','STUCK_MAINRLY')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','STUCK_MAINRLY')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','STUCK_MAINRLY')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','STUCK_MAINRLY')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','STUCK_MAINRLY')*/
  
  /* Eval('NVM-CCR-008','STUCK_MAINRLY')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','STUCK_MAINRLY')*/
  /* Eval('NVM-CCR-010','STUCK_MAINRLY')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','STUCK_MAINRLY')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','STUCK_MAINRLY')*/
  
  /* Eval('NvM-ICR-072','STUCK_MAINRLY')*/
  
  /* Eval('NVM-CCR-034','STUCK_MAINRLY')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','STUCK_MAINRLY')*/
  (uint16)0x4DE,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[509],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk623CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','STUCK_MAINRLY')*/
  /* Eval('NVM-CCR-015','STUCK_MAINRLY')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Stuck_MainRly__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','STUCK_MAINRLY')*/
  /* Eval('NVM-CCR-014','STUCK_MAINRLY')*/
  /* Eval('NVM-CCR-018','STUCK_MAINRLY')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','STUCK_MAINRLY')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','STUCK_MAINRLY')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','STUCK_MAINRLY')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 624 */
{
  
  /* Eval('NVM-CCR-027','STUCK_PWRRLY')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','STUCK_PWRRLY')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','STUCK_PWRRLY')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','STUCK_PWRRLY')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','STUCK_PWRRLY')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','STUCK_PWRRLY')*/
  
  /* Eval('NVM-CCR-008','STUCK_PWRRLY')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','STUCK_PWRRLY')*/
  /* Eval('NVM-CCR-010','STUCK_PWRRLY')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','STUCK_PWRRLY')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','STUCK_PWRRLY')*/
  
  /* Eval('NvM-ICR-072','STUCK_PWRRLY')*/
  
  /* Eval('NVM-CCR-034','STUCK_PWRRLY')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','STUCK_PWRRLY')*/
  (uint16)0x4E0,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[510],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk624CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','STUCK_PWRRLY')*/
  /* Eval('NVM-CCR-015','STUCK_PWRRLY')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Stuck_PwrRly__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','STUCK_PWRRLY')*/
  /* Eval('NVM-CCR-014','STUCK_PWRRLY')*/
  /* Eval('NVM-CCR-018','STUCK_PWRRLY')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','STUCK_PWRRLY')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','STUCK_PWRRLY')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','STUCK_PWRRLY')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 625 */
{
  
  /* Eval('NVM-CCR-027','SCP_PWRRLY')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCP_PWRRLY')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCP_PWRRLY')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCP_PWRRLY')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCP_PWRRLY')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCP_PWRRLY')*/
  
  /* Eval('NVM-CCR-008','SCP_PWRRLY')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCP_PWRRLY')*/
  /* Eval('NVM-CCR-010','SCP_PWRRLY')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCP_PWRRLY')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCP_PWRRLY')*/
  
  /* Eval('NvM-ICR-072','SCP_PWRRLY')*/
  
  /* Eval('NVM-CCR-034','SCP_PWRRLY')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCP_PWRRLY')*/
  (uint16)0x4E2,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[511],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk625CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCP_PWRRLY')*/
  /* Eval('NVM-CCR-015','SCP_PWRRLY')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scp_PwrRly__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCP_PWRRLY')*/
  /* Eval('NVM-CCR-014','SCP_PWRRLY')*/
  /* Eval('NVM-CCR-018','SCP_PWRRLY')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCP_PWRRLY')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCP_PWRRLY')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCP_PWRRLY')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 626 */
{
  
  /* Eval('NVM-CCR-027','OC_PWRRLY')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','OC_PWRRLY')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','OC_PWRRLY')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','OC_PWRRLY')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','OC_PWRRLY')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','OC_PWRRLY')*/
  
  /* Eval('NVM-CCR-008','OC_PWRRLY')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','OC_PWRRLY')*/
  /* Eval('NVM-CCR-010','OC_PWRRLY')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','OC_PWRRLY')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','OC_PWRRLY')*/
  
  /* Eval('NvM-ICR-072','OC_PWRRLY')*/
  
  /* Eval('NVM-CCR-034','OC_PWRRLY')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','OC_PWRRLY')*/
  (uint16)0x4E4,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[512],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk626CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','OC_PWRRLY')*/
  /* Eval('NVM-CCR-015','OC_PWRRLY')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Oc_PwrRly__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','OC_PWRRLY')*/
  /* Eval('NVM-CCR-014','OC_PWRRLY')*/
  /* Eval('NVM-CCR-018','OC_PWRRLY')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','OC_PWRRLY')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','OC_PWRRLY')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','OC_PWRRLY')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 627 */
{
  
  /* Eval('NVM-CCR-027','SCG_PWRRLY')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCG_PWRRLY')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCG_PWRRLY')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCG_PWRRLY')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCG_PWRRLY')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCG_PWRRLY')*/
  
  /* Eval('NVM-CCR-008','SCG_PWRRLY')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCG_PWRRLY')*/
  /* Eval('NVM-CCR-010','SCG_PWRRLY')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCG_PWRRLY')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCG_PWRRLY')*/
  
  /* Eval('NvM-ICR-072','SCG_PWRRLY')*/
  
  /* Eval('NVM-CCR-034','SCG_PWRRLY')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCG_PWRRLY')*/
  (uint16)0x4E6,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[513],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk627CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCG_PWRRLY')*/
  /* Eval('NVM-CCR-015','SCG_PWRRLY')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Scg_PwrRly__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCG_PWRRLY')*/
  /* Eval('NVM-CCR-014','SCG_PWRRLY')*/
  /* Eval('NVM-CCR-018','SCG_PWRRLY')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCG_PWRRLY')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCG_PWRRLY')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCG_PWRRLY')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 628 */
{
  
  /* Eval('NVM-CCR-027','DFT_INFO_CRASH')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','DFT_INFO_CRASH')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','DFT_INFO_CRASH')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','DFT_INFO_CRASH')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','DFT_INFO_CRASH')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','DFT_INFO_CRASH')*/
  
  /* Eval('NVM-CCR-008','DFT_INFO_CRASH')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','DFT_INFO_CRASH')*/
  /* Eval('NVM-CCR-010','DFT_INFO_CRASH')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','DFT_INFO_CRASH')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','DFT_INFO_CRASH')*/
  
  /* Eval('NvM-ICR-072','DFT_INFO_CRASH')*/
  
  /* Eval('NVM-CCR-034','DFT_INFO_CRASH')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','DFT_INFO_CRASH')*/
  (uint16)0x4E8,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[514],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk628CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','DFT_INFO_CRASH')*/
  /* Eval('NVM-CCR-015','DFT_INFO_CRASH')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Dft_Info_Crash__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','DFT_INFO_CRASH')*/
  /* Eval('NVM-CCR-014','DFT_INFO_CRASH')*/
  /* Eval('NVM-CCR-018','DFT_INFO_CRASH')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','DFT_INFO_CRASH')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','DFT_INFO_CRASH')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','DFT_INFO_CRASH')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 629 */
{
  
  /* Eval('NVM-CCR-027','AFA_ADPAREFFEGRVLVLIM')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','AFA_ADPAREFFEGRVLVLIM')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','AFA_ADPAREFFEGRVLVLIM')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','AFA_ADPAREFFEGRVLVLIM')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','AFA_ADPAREFFEGRVLVLIM')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','AFA_ADPAREFFEGRVLVLIM')*/
  
  /* Eval('NVM-CCR-008','AFA_ADPAREFFEGRVLVLIM')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','AFA_ADPAREFFEGRVLVLIM')*/
  /* Eval('NVM-CCR-010','AFA_ADPAREFFEGRVLVLIM')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','AFA_ADPAREFFEGRVLVLIM')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','AFA_ADPAREFFEGRVLVLIM')*/
  
  /* Eval('NvM-ICR-072','AFA_ADPAREFFEGRVLVLIM')*/
  
  /* Eval('NVM-CCR-034','AFA_ADPAREFFEGRVLVLIM')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','AFA_ADPAREFFEGRVLVLIM')*/
  (uint16)0x4EA,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[515],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk629CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','AFA_ADPAREFFEGRVLVLIM')*/
  /* Eval('NVM-CCR-015','AFA_ADPAREFFEGRVLVLIM')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_AFA_AdpArEffEGRVlvLim__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','AFA_ADPAREFFEGRVLVLIM')*/
  /* Eval('NVM-CCR-014','AFA_ADPAREFFEGRVLVLIM')*/
  /* Eval('NVM-CCR-018','AFA_ADPAREFFEGRVLVLIM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','AFA_ADPAREFFEGRVLVLIM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','AFA_ADPAREFFEGRVLVLIM')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','AFA_ADPAREFFEGRVLVLIM')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 630 */
{
  
  /* Eval('NVM-CCR-027','AFA_ADPAREFFTHROFS1LIM')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','AFA_ADPAREFFTHROFS1LIM')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','AFA_ADPAREFFTHROFS1LIM')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','AFA_ADPAREFFTHROFS1LIM')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','AFA_ADPAREFFTHROFS1LIM')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','AFA_ADPAREFFTHROFS1LIM')*/
  
  /* Eval('NVM-CCR-008','AFA_ADPAREFFTHROFS1LIM')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','AFA_ADPAREFFTHROFS1LIM')*/
  /* Eval('NVM-CCR-010','AFA_ADPAREFFTHROFS1LIM')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','AFA_ADPAREFFTHROFS1LIM')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','AFA_ADPAREFFTHROFS1LIM')*/
  
  /* Eval('NvM-ICR-072','AFA_ADPAREFFTHROFS1LIM')*/
  
  /* Eval('NVM-CCR-034','AFA_ADPAREFFTHROFS1LIM')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','AFA_ADPAREFFTHROFS1LIM')*/
  (uint16)0x4EC,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[516],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk630CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','AFA_ADPAREFFTHROFS1LIM')*/
  /* Eval('NVM-CCR-015','AFA_ADPAREFFTHROFS1LIM')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_AFA_AdpArEffThrOfs1Lim__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','AFA_ADPAREFFTHROFS1LIM')*/
  /* Eval('NVM-CCR-014','AFA_ADPAREFFTHROFS1LIM')*/
  /* Eval('NVM-CCR-018','AFA_ADPAREFFTHROFS1LIM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','AFA_ADPAREFFTHROFS1LIM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','AFA_ADPAREFFTHROFS1LIM')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','AFA_ADPAREFFTHROFS1LIM')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 631 */
{
  
  /* Eval('NVM-CCR-027','AFA_ADPAREFFTHROFS2LIM')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','AFA_ADPAREFFTHROFS2LIM')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','AFA_ADPAREFFTHROFS2LIM')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','AFA_ADPAREFFTHROFS2LIM')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','AFA_ADPAREFFTHROFS2LIM')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','AFA_ADPAREFFTHROFS2LIM')*/
  
  /* Eval('NVM-CCR-008','AFA_ADPAREFFTHROFS2LIM')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','AFA_ADPAREFFTHROFS2LIM')*/
  /* Eval('NVM-CCR-010','AFA_ADPAREFFTHROFS2LIM')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','AFA_ADPAREFFTHROFS2LIM')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','AFA_ADPAREFFTHROFS2LIM')*/
  
  /* Eval('NvM-ICR-072','AFA_ADPAREFFTHROFS2LIM')*/
  
  /* Eval('NVM-CCR-034','AFA_ADPAREFFTHROFS2LIM')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','AFA_ADPAREFFTHROFS2LIM')*/
  (uint16)0x4EE,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[517],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk631CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','AFA_ADPAREFFTHROFS2LIM')*/
  /* Eval('NVM-CCR-015','AFA_ADPAREFFTHROFS2LIM')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_AFA_AdpArEffThrOfs2Lim__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','AFA_ADPAREFFTHROFS2LIM')*/
  /* Eval('NVM-CCR-014','AFA_ADPAREFFTHROFS2LIM')*/
  /* Eval('NVM-CCR-018','AFA_ADPAREFFTHROFS2LIM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','AFA_ADPAREFFTHROFS2LIM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','AFA_ADPAREFFTHROFS2LIM')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','AFA_ADPAREFFTHROFS2LIM')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 632 */
{
  
  /* Eval('NVM-CCR-027','AFA_ADPAREFFTHROFS3LIM')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','AFA_ADPAREFFTHROFS3LIM')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','AFA_ADPAREFFTHROFS3LIM')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','AFA_ADPAREFFTHROFS3LIM')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','AFA_ADPAREFFTHROFS3LIM')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','AFA_ADPAREFFTHROFS3LIM')*/
  
  /* Eval('NVM-CCR-008','AFA_ADPAREFFTHROFS3LIM')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','AFA_ADPAREFFTHROFS3LIM')*/
  /* Eval('NVM-CCR-010','AFA_ADPAREFFTHROFS3LIM')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','AFA_ADPAREFFTHROFS3LIM')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','AFA_ADPAREFFTHROFS3LIM')*/
  
  /* Eval('NvM-ICR-072','AFA_ADPAREFFTHROFS3LIM')*/
  
  /* Eval('NVM-CCR-034','AFA_ADPAREFFTHROFS3LIM')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','AFA_ADPAREFFTHROFS3LIM')*/
  (uint16)0x4F0,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[518],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk632CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','AFA_ADPAREFFTHROFS3LIM')*/
  /* Eval('NVM-CCR-015','AFA_ADPAREFFTHROFS3LIM')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_AFA_AdpArEffThrOfs3Lim__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','AFA_ADPAREFFTHROFS3LIM')*/
  /* Eval('NVM-CCR-014','AFA_ADPAREFFTHROFS3LIM')*/
  /* Eval('NVM-CCR-018','AFA_ADPAREFFTHROFS3LIM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','AFA_ADPAREFFTHROFS3LIM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','AFA_ADPAREFFTHROFS3LIM')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','AFA_ADPAREFFTHROFS3LIM')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 633 */
{
  
  /* Eval('NVM-CCR-027','AFA_ADPAREFFTHROFSLIM')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','AFA_ADPAREFFTHROFSLIM')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','AFA_ADPAREFFTHROFSLIM')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','AFA_ADPAREFFTHROFSLIM')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','AFA_ADPAREFFTHROFSLIM')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','AFA_ADPAREFFTHROFSLIM')*/
  
  /* Eval('NVM-CCR-008','AFA_ADPAREFFTHROFSLIM')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','AFA_ADPAREFFTHROFSLIM')*/
  /* Eval('NVM-CCR-010','AFA_ADPAREFFTHROFSLIM')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','AFA_ADPAREFFTHROFSLIM')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','AFA_ADPAREFFTHROFSLIM')*/
  
  /* Eval('NvM-ICR-072','AFA_ADPAREFFTHROFSLIM')*/
  
  /* Eval('NVM-CCR-034','AFA_ADPAREFFTHROFSLIM')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','AFA_ADPAREFFTHROFSLIM')*/
  (uint16)0x4F2,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[519],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk633CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','AFA_ADPAREFFTHROFSLIM')*/
  /* Eval('NVM-CCR-015','AFA_ADPAREFFTHROFSLIM')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_AFA_AdpArEffThrOfsLim__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','AFA_ADPAREFFTHROFSLIM')*/
  /* Eval('NVM-CCR-014','AFA_ADPAREFFTHROFSLIM')*/
  /* Eval('NVM-CCR-018','AFA_ADPAREFFTHROFSLIM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','AFA_ADPAREFFTHROFSLIM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','AFA_ADPAREFFTHROFSLIM')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','AFA_ADPAREFFTHROFSLIM')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 634 */
{
  
  /* Eval('NVM-CCR-027','AFA_ADPCLSEXOFSLIM')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','AFA_ADPCLSEXOFSLIM')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','AFA_ADPCLSEXOFSLIM')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','AFA_ADPCLSEXOFSLIM')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','AFA_ADPCLSEXOFSLIM')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','AFA_ADPCLSEXOFSLIM')*/
  
  /* Eval('NVM-CCR-008','AFA_ADPCLSEXOFSLIM')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','AFA_ADPCLSEXOFSLIM')*/
  /* Eval('NVM-CCR-010','AFA_ADPCLSEXOFSLIM')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','AFA_ADPCLSEXOFSLIM')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','AFA_ADPCLSEXOFSLIM')*/
  
  /* Eval('NvM-ICR-072','AFA_ADPCLSEXOFSLIM')*/
  
  /* Eval('NVM-CCR-034','AFA_ADPCLSEXOFSLIM')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','AFA_ADPCLSEXOFSLIM')*/
  (uint16)0x4F4,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[520],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk634CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','AFA_ADPCLSEXOFSLIM')*/
  /* Eval('NVM-CCR-015','AFA_ADPCLSEXOFSLIM')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_AFA_AdpClsExOfsLim__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','AFA_ADPCLSEXOFSLIM')*/
  /* Eval('NVM-CCR-014','AFA_ADPCLSEXOFSLIM')*/
  /* Eval('NVM-CCR-018','AFA_ADPCLSEXOFSLIM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','AFA_ADPCLSEXOFSLIM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','AFA_ADPCLSEXOFSLIM')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','AFA_ADPCLSEXOFSLIM')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 635 */
{
  
  /* Eval('NVM-CCR-027','AFA_ADPINJOFSLIM')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','AFA_ADPINJOFSLIM')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','AFA_ADPINJOFSLIM')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','AFA_ADPINJOFSLIM')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','AFA_ADPINJOFSLIM')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','AFA_ADPINJOFSLIM')*/
  
  /* Eval('NVM-CCR-008','AFA_ADPINJOFSLIM')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','AFA_ADPINJOFSLIM')*/
  /* Eval('NVM-CCR-010','AFA_ADPINJOFSLIM')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','AFA_ADPINJOFSLIM')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','AFA_ADPINJOFSLIM')*/
  
  /* Eval('NvM-ICR-072','AFA_ADPINJOFSLIM')*/
  
  /* Eval('NVM-CCR-034','AFA_ADPINJOFSLIM')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','AFA_ADPINJOFSLIM')*/
  (uint16)0x4F6,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[521],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk635CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','AFA_ADPINJOFSLIM')*/
  /* Eval('NVM-CCR-015','AFA_ADPINJOFSLIM')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_AFA_AdpInjOfsLim__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','AFA_ADPINJOFSLIM')*/
  /* Eval('NVM-CCR-014','AFA_ADPINJOFSLIM')*/
  /* Eval('NVM-CCR-018','AFA_ADPINJOFSLIM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','AFA_ADPINJOFSLIM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','AFA_ADPINJOFSLIM')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','AFA_ADPINJOFSLIM')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 636 */
{
  
  /* Eval('NVM-CCR-027','AFA_ADPIVSINJCONLIM')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','AFA_ADPIVSINJCONLIM')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','AFA_ADPIVSINJCONLIM')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','AFA_ADPIVSINJCONLIM')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','AFA_ADPIVSINJCONLIM')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','AFA_ADPIVSINJCONLIM')*/
  
  /* Eval('NVM-CCR-008','AFA_ADPIVSINJCONLIM')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','AFA_ADPIVSINJCONLIM')*/
  /* Eval('NVM-CCR-010','AFA_ADPIVSINJCONLIM')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','AFA_ADPIVSINJCONLIM')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','AFA_ADPIVSINJCONLIM')*/
  
  /* Eval('NvM-ICR-072','AFA_ADPIVSINJCONLIM')*/
  
  /* Eval('NVM-CCR-034','AFA_ADPIVSINJCONLIM')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','AFA_ADPIVSINJCONLIM')*/
  (uint16)0x4F8,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[522],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk636CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','AFA_ADPIVSINJCONLIM')*/
  /* Eval('NVM-CCR-015','AFA_ADPIVSINJCONLIM')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_AFA_AdpIvsInjConLim__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','AFA_ADPIVSINJCONLIM')*/
  /* Eval('NVM-CCR-014','AFA_ADPIVSINJCONLIM')*/
  /* Eval('NVM-CCR-018','AFA_ADPIVSINJCONLIM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','AFA_ADPIVSINJCONLIM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','AFA_ADPIVSINJCONLIM')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','AFA_ADPIVSINJCONLIM')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 637 */
{
  
  /* Eval('NVM-CCR-027','AFA_ADPOPINOFSLIM')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','AFA_ADPOPINOFSLIM')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','AFA_ADPOPINOFSLIM')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','AFA_ADPOPINOFSLIM')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','AFA_ADPOPINOFSLIM')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','AFA_ADPOPINOFSLIM')*/
  
  /* Eval('NVM-CCR-008','AFA_ADPOPINOFSLIM')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','AFA_ADPOPINOFSLIM')*/
  /* Eval('NVM-CCR-010','AFA_ADPOPINOFSLIM')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','AFA_ADPOPINOFSLIM')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','AFA_ADPOPINOFSLIM')*/
  
  /* Eval('NvM-ICR-072','AFA_ADPOPINOFSLIM')*/
  
  /* Eval('NVM-CCR-034','AFA_ADPOPINOFSLIM')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','AFA_ADPOPINOFSLIM')*/
  (uint16)0x4FA,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[523],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk637CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','AFA_ADPOPINOFSLIM')*/
  /* Eval('NVM-CCR-015','AFA_ADPOPINOFSLIM')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_AFA_AdpOpInOfsLim__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','AFA_ADPOPINOFSLIM')*/
  /* Eval('NVM-CCR-014','AFA_ADPOPINOFSLIM')*/
  /* Eval('NVM-CCR-018','AFA_ADPOPINOFSLIM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','AFA_ADPOPINOFSLIM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','AFA_ADPOPINOFSLIM')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','AFA_ADPOPINOFSLIM')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 638 */
{
  
  /* Eval('NVM-CCR-027','AFA_ADPSLOPINJCONLIM')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','AFA_ADPSLOPINJCONLIM')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','AFA_ADPSLOPINJCONLIM')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','AFA_ADPSLOPINJCONLIM')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','AFA_ADPSLOPINJCONLIM')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','AFA_ADPSLOPINJCONLIM')*/
  
  /* Eval('NVM-CCR-008','AFA_ADPSLOPINJCONLIM')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','AFA_ADPSLOPINJCONLIM')*/
  /* Eval('NVM-CCR-010','AFA_ADPSLOPINJCONLIM')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','AFA_ADPSLOPINJCONLIM')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','AFA_ADPSLOPINJCONLIM')*/
  
  /* Eval('NvM-ICR-072','AFA_ADPSLOPINJCONLIM')*/
  
  /* Eval('NVM-CCR-034','AFA_ADPSLOPINJCONLIM')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','AFA_ADPSLOPINJCONLIM')*/
  (uint16)0x4FC,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[524],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk638CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','AFA_ADPSLOPINJCONLIM')*/
  /* Eval('NVM-CCR-015','AFA_ADPSLOPINJCONLIM')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_AFA_AdpSlopInjConLim__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','AFA_ADPSLOPINJCONLIM')*/
  /* Eval('NVM-CCR-014','AFA_ADPSLOPINJCONLIM')*/
  /* Eval('NVM-CCR-018','AFA_ADPSLOPINJCONLIM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','AFA_ADPSLOPINJCONLIM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','AFA_ADPSLOPINJCONLIM')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','AFA_ADPSLOPINJCONLIM')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 639 */
{
  
  /* Eval('NVM-CCR-027','ANTIBOIL')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ANTIBOIL')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ANTIBOIL')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ANTIBOIL')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ANTIBOIL')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ANTIBOIL')*/
  
  /* Eval('NVM-CCR-008','ANTIBOIL')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ANTIBOIL')*/
  /* Eval('NVM-CCR-010','ANTIBOIL')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ANTIBOIL')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ANTIBOIL')*/
  
  /* Eval('NvM-ICR-072','ANTIBOIL')*/
  
  /* Eval('NVM-CCR-034','ANTIBOIL')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ANTIBOIL')*/
  (uint16)0x4FE,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[525],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk639CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ANTIBOIL')*/
  /* Eval('NVM-CCR-015','ANTIBOIL')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_AntiBoil__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ANTIBOIL')*/
  /* Eval('NVM-CCR-014','ANTIBOIL')*/
  /* Eval('NVM-CCR-018','ANTIBOIL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ANTIBOIL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ANTIBOIL')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ANTIBOIL')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 640 */
{
  
  /* Eval('NVM-CCR-027','BLT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','BLT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','BLT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','BLT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','BLT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','BLT')*/
  
  /* Eval('NVM-CCR-008','BLT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','BLT')*/
  /* Eval('NVM-CCR-010','BLT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','BLT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','BLT')*/
  
  /* Eval('NvM-ICR-072','BLT')*/
  
  /* Eval('NVM-CCR-034','BLT')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','BLT')*/
  (uint16)0x500,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[526],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk640CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','BLT')*/
  /* Eval('NVM-CCR-015','BLT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Blt__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','BLT')*/
  /* Eval('NVM-CCR-014','BLT')*/
  /* Eval('NVM-CCR-018','BLT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','BLT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','BLT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','BLT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 641 */
{
  
  /* Eval('NVM-CCR-027','CAT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CAT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CAT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CAT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CAT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CAT')*/
  
  /* Eval('NVM-CCR-008','CAT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CAT')*/
  /* Eval('NVM-CCR-010','CAT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CAT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CAT')*/
  
  /* Eval('NvM-ICR-072','CAT')*/
  
  /* Eval('NVM-CCR-034','CAT')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CAT')*/
  (uint16)0x502,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[527],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk641CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CAT')*/
  /* Eval('NVM-CCR-015','CAT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Cat__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CAT')*/
  /* Eval('NVM-CCR-014','CAT')*/
  /* Eval('NVM-CCR-018','CAT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CAT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CAT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CAT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 642 */
{
  
  /* Eval('NVM-CCR-027','CATAPV')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CATAPV')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CATAPV')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CATAPV')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CATAPV')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CATAPV')*/
  
  /* Eval('NVM-CCR-008','CATAPV')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CATAPV')*/
  /* Eval('NVM-CCR-010','CATAPV')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CATAPV')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CATAPV')*/
  
  /* Eval('NvM-ICR-072','CATAPV')*/
  
  /* Eval('NVM-CCR-034','CATAPV')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CATAPV')*/
  (uint16)0x504,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[528],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk642CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CATAPV')*/
  /* Eval('NVM-CCR-015','CATAPV')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_CatApv__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CATAPV')*/
  /* Eval('NVM-CCR-014','CATAPV')*/
  /* Eval('NVM-CCR-018','CATAPV')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CATAPV')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CATAPV')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CATAPV')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 643 */
{
  
  /* Eval('NVM-CCR-027','CKSIG')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CKSIG')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CKSIG')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CKSIG')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CKSIG')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CKSIG')*/
  
  /* Eval('NVM-CCR-008','CKSIG')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CKSIG')*/
  /* Eval('NVM-CCR-010','CKSIG')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CKSIG')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CKSIG')*/
  
  /* Eval('NvM-ICR-072','CKSIG')*/
  
  /* Eval('NVM-CCR-034','CKSIG')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CKSIG')*/
  (uint16)0x506,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[529],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk643CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CKSIG')*/
  /* Eval('NVM-CCR-015','CKSIG')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_CkSig__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CKSIG')*/
  /* Eval('NVM-CCR-014','CKSIG')*/
  /* Eval('NVM-CCR-018','CKSIG')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CKSIG')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CKSIG')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CKSIG')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 644 */
{
  
  /* Eval('NVM-CCR-027','COSYSDFCT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','COSYSDFCT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','COSYSDFCT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','COSYSDFCT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','COSYSDFCT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','COSYSDFCT')*/
  
  /* Eval('NVM-CCR-008','COSYSDFCT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','COSYSDFCT')*/
  /* Eval('NVM-CCR-010','COSYSDFCT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','COSYSDFCT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','COSYSDFCT')*/
  
  /* Eval('NvM-ICR-072','COSYSDFCT')*/
  
  /* Eval('NVM-CCR-034','COSYSDFCT')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','COSYSDFCT')*/
  (uint16)0x508,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[530],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk644CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','COSYSDFCT')*/
  /* Eval('NVM-CCR-015','COSYSDFCT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_CoSysDfct__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','COSYSDFCT')*/
  /* Eval('NVM-CCR-014','COSYSDFCT')*/
  /* Eval('NVM-CCR-018','COSYSDFCT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','COSYSDFCT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','COSYSDFCT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','COSYSDFCT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 645 */
{
  
  /* Eval('NVM-CCR-027','CORLOSS')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CORLOSS')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CORLOSS')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CORLOSS')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CORLOSS')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CORLOSS')*/
  
  /* Eval('NVM-CCR-008','CORLOSS')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CORLOSS')*/
  /* Eval('NVM-CCR-010','CORLOSS')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CORLOSS')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CORLOSS')*/
  
  /* Eval('NvM-ICR-072','CORLOSS')*/
  
  /* Eval('NVM-CCR-034','CORLOSS')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CORLOSS')*/
  (uint16)0x50A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[531],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk645CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CORLOSS')*/
  /* Eval('NVM-CCR-015','CORLOSS')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_CorLoss__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CORLOSS')*/
  /* Eval('NVM-CCR-014','CORLOSS')*/
  /* Eval('NVM-CCR-018','CORLOSS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CORLOSS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CORLOSS')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CORLOSS')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 646 */
{
  
  /* Eval('NVM-CCR-027','CORSPCUR')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CORSPCUR')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CORSPCUR')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CORSPCUR')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CORSPCUR')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CORSPCUR')*/
  
  /* Eval('NVM-CCR-008','CORSPCUR')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CORSPCUR')*/
  /* Eval('NVM-CCR-010','CORSPCUR')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CORSPCUR')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CORSPCUR')*/
  
  /* Eval('NvM-ICR-072','CORSPCUR')*/
  
  /* Eval('NVM-CCR-034','CORSPCUR')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CORSPCUR')*/
  (uint16)0x50C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[532],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk646CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CORSPCUR')*/
  /* Eval('NVM-CCR-015','CORSPCUR')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_CorSpCur__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CORSPCUR')*/
  /* Eval('NVM-CCR-014','CORSPCUR')*/
  /* Eval('NVM-CCR-018','CORSPCUR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CORSPCUR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CORSPCUR')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CORSPCUR')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 647 */
{
  
  /* Eval('NVM-CCR-027','CUTREQ')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CUTREQ')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CUTREQ')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CUTREQ')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CUTREQ')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CUTREQ')*/
  
  /* Eval('NVM-CCR-008','CUTREQ')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CUTREQ')*/
  /* Eval('NVM-CCR-010','CUTREQ')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CUTREQ')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CUTREQ')*/
  
  /* Eval('NvM-ICR-072','CUTREQ')*/
  
  /* Eval('NVM-CCR-034','CUTREQ')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CUTREQ')*/
  (uint16)0x50E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[533],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk647CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CUTREQ')*/
  /* Eval('NVM-CCR-015','CUTREQ')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_CutReq__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CUTREQ')*/
  /* Eval('NVM-CCR-014','CUTREQ')*/
  /* Eval('NVM-CCR-018','CUTREQ')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CUTREQ')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CUTREQ')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CUTREQ')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 648 */
{
  
  /* Eval('NVM-CCR-027','FSFBLOCKCLS')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FSFBLOCKCLS')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FSFBLOCKCLS')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FSFBLOCKCLS')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FSFBLOCKCLS')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FSFBLOCKCLS')*/
  
  /* Eval('NVM-CCR-008','FSFBLOCKCLS')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FSFBLOCKCLS')*/
  /* Eval('NVM-CCR-010','FSFBLOCKCLS')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FSFBLOCKCLS')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FSFBLOCKCLS')*/
  
  /* Eval('NvM-ICR-072','FSFBLOCKCLS')*/
  
  /* Eval('NVM-CCR-034','FSFBLOCKCLS')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FSFBLOCKCLS')*/
  (uint16)0x510,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[534],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk648CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FSFBLOCKCLS')*/
  /* Eval('NVM-CCR-015','FSFBLOCKCLS')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FSFBlockCls__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FSFBLOCKCLS')*/
  /* Eval('NVM-CCR-014','FSFBLOCKCLS')*/
  /* Eval('NVM-CCR-018','FSFBLOCKCLS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FSFBLOCKCLS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FSFBLOCKCLS')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FSFBLOCKCLS')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 649 */
{
  
  /* Eval('NVM-CCR-027','FSFBLOCKOP')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','FSFBLOCKOP')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','FSFBLOCKOP')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','FSFBLOCKOP')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','FSFBLOCKOP')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','FSFBLOCKOP')*/
  
  /* Eval('NVM-CCR-008','FSFBLOCKOP')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','FSFBLOCKOP')*/
  /* Eval('NVM-CCR-010','FSFBLOCKOP')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','FSFBLOCKOP')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','FSFBLOCKOP')*/
  
  /* Eval('NvM-ICR-072','FSFBLOCKOP')*/
  
  /* Eval('NVM-CCR-034','FSFBLOCKOP')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','FSFBLOCKOP')*/
  (uint16)0x512,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[535],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk649CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','FSFBLOCKOP')*/
  /* Eval('NVM-CCR-015','FSFBLOCKOP')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_FSFBlockOp__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','FSFBLOCKOP')*/
  /* Eval('NVM-CCR-014','FSFBLOCKOP')*/
  /* Eval('NVM-CCR-018','FSFBLOCKOP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','FSFBLOCKOP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','FSFBLOCKOP')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','FSFBLOCKOP')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 650 */
{
  
  /* Eval('NVM-CCR-027','IRVENGSTOP')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','IRVENGSTOP')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','IRVENGSTOP')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','IRVENGSTOP')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','IRVENGSTOP')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','IRVENGSTOP')*/
  
  /* Eval('NVM-CCR-008','IRVENGSTOP')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','IRVENGSTOP')*/
  /* Eval('NVM-CCR-010','IRVENGSTOP')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','IRVENGSTOP')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','IRVENGSTOP')*/
  
  /* Eval('NvM-ICR-072','IRVENGSTOP')*/
  
  /* Eval('NVM-CCR-034','IRVENGSTOP')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','IRVENGSTOP')*/
  (uint16)0x514,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[536],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk650CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','IRVENGSTOP')*/
  /* Eval('NVM-CCR-015','IRVENGSTOP')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_IrvEngStop__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','IRVENGSTOP')*/
  /* Eval('NVM-CCR-014','IRVENGSTOP')*/
  /* Eval('NVM-CCR-018','IRVENGSTOP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','IRVENGSTOP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','IRVENGSTOP')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','IRVENGSTOP')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 651 */
{
  
  /* Eval('NVM-CCR-027','LGENGRSTRTINH')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','LGENGRSTRTINH')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','LGENGRSTRTINH')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','LGENGRSTRTINH')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','LGENGRSTRTINH')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','LGENGRSTRTINH')*/
  
  /* Eval('NVM-CCR-008','LGENGRSTRTINH')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','LGENGRSTRTINH')*/
  /* Eval('NVM-CCR-010','LGENGRSTRTINH')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','LGENGRSTRTINH')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','LGENGRSTRTINH')*/
  
  /* Eval('NvM-ICR-072','LGENGRSTRTINH')*/
  
  /* Eval('NVM-CCR-034','LGENGRSTRTINH')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','LGENGRSTRTINH')*/
  (uint16)0x516,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[537],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk651CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','LGENGRSTRTINH')*/
  /* Eval('NVM-CCR-015','LGENGRSTRTINH')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_LgEngRStrtInh__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','LGENGRSTRTINH')*/
  /* Eval('NVM-CCR-014','LGENGRSTRTINH')*/
  /* Eval('NVM-CCR-018','LGENGRSTRTINH')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','LGENGRSTRTINH')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','LGENGRSTRTINH')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','LGENGRSTRTINH')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 652 */
{
  
  /* Eval('NVM-CCR-027','MAINWKUDISRD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MAINWKUDISRD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MAINWKUDISRD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MAINWKUDISRD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MAINWKUDISRD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MAINWKUDISRD')*/
  
  /* Eval('NVM-CCR-008','MAINWKUDISRD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MAINWKUDISRD')*/
  /* Eval('NVM-CCR-010','MAINWKUDISRD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MAINWKUDISRD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MAINWKUDISRD')*/
  
  /* Eval('NvM-ICR-072','MAINWKUDISRD')*/
  
  /* Eval('NVM-CCR-034','MAINWKUDISRD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MAINWKUDISRD')*/
  (uint16)0x518,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[538],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk652CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MAINWKUDISRD')*/
  /* Eval('NVM-CCR-015','MAINWKUDISRD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_MainWkuDisrd__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MAINWKUDISRD')*/
  /* Eval('NVM-CCR-014','MAINWKUDISRD')*/
  /* Eval('NVM-CCR-018','MAINWKUDISRD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MAINWKUDISRD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MAINWKUDISRD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MAINWKUDISRD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 653 */
{
  
  /* Eval('NVM-CCR-027','MAINWKUINCST')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MAINWKUINCST')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MAINWKUINCST')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MAINWKUINCST')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MAINWKUINCST')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MAINWKUINCST')*/
  
  /* Eval('NVM-CCR-008','MAINWKUINCST')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MAINWKUINCST')*/
  /* Eval('NVM-CCR-010','MAINWKUINCST')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MAINWKUINCST')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MAINWKUINCST')*/
  
  /* Eval('NvM-ICR-072','MAINWKUINCST')*/
  
  /* Eval('NVM-CCR-034','MAINWKUINCST')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MAINWKUINCST')*/
  (uint16)0x51A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[539],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk653CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MAINWKUINCST')*/
  /* Eval('NVM-CCR-015','MAINWKUINCST')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_MainWkuIncst__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MAINWKUINCST')*/
  /* Eval('NVM-CCR-014','MAINWKUINCST')*/
  /* Eval('NVM-CCR-018','MAINWKUINCST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MAINWKUINCST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MAINWKUINCST')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MAINWKUINCST')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 654 */
{
  
  /* Eval('NVM-CCR-027','ORNGCUTOFFREQ')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGCUTOFFREQ')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGCUTOFFREQ')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGCUTOFFREQ')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGCUTOFFREQ')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGCUTOFFREQ')*/
  
  /* Eval('NVM-CCR-008','ORNGCUTOFFREQ')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGCUTOFFREQ')*/
  /* Eval('NVM-CCR-010','ORNGCUTOFFREQ')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGCUTOFFREQ')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGCUTOFFREQ')*/
  
  /* Eval('NvM-ICR-072','ORNGCUTOFFREQ')*/
  
  /* Eval('NVM-CCR-034','ORNGCUTOFFREQ')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGCUTOFFREQ')*/
  (uint16)0x51C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[540],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk654CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGCUTOFFREQ')*/
  /* Eval('NVM-CCR-015','ORNGCUTOFFREQ')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngCutOffReq__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGCUTOFFREQ')*/
  /* Eval('NVM-CCR-014','ORNGCUTOFFREQ')*/
  /* Eval('NVM-CCR-018','ORNGCUTOFFREQ')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGCUTOFFREQ')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGCUTOFFREQ')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGCUTOFFREQ')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 655 */
{
  
  /* Eval('NVM-CCR-027','ORNGGCCLU')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGGCCLU')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGGCCLU')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGGCCLU')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGGCCLU')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGGCCLU')*/
  
  /* Eval('NVM-CCR-008','ORNGGCCLU')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGGCCLU')*/
  /* Eval('NVM-CCR-010','ORNGGCCLU')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGGCCLU')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGGCCLU')*/
  
  /* Eval('NvM-ICR-072','ORNGGCCLU')*/
  
  /* Eval('NVM-CCR-034','ORNGGCCLU')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGGCCLU')*/
  (uint16)0x51E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[541],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk655CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGGCCLU')*/
  /* Eval('NVM-CCR-015','ORNGGCCLU')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngGcClu__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGGCCLU')*/
  /* Eval('NVM-CCR-014','ORNGGCCLU')*/
  /* Eval('NVM-CCR-018','ORNGGCCLU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGGCCLU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGGCCLU')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGGCCLU')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 656 */
{
  
  /* Eval('NVM-CCR-027','ORNGGCMINCLU')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGGCMINCLU')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGGCMINCLU')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGGCMINCLU')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGGCMINCLU')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGGCMINCLU')*/
  
  /* Eval('NVM-CCR-008','ORNGGCMINCLU')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGGCMINCLU')*/
  /* Eval('NVM-CCR-010','ORNGGCMINCLU')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGGCMINCLU')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGGCMINCLU')*/
  
  /* Eval('NvM-ICR-072','ORNGGCMINCLU')*/
  
  /* Eval('NVM-CCR-034','ORNGGCMINCLU')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGGCMINCLU')*/
  (uint16)0x520,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[542],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk656CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGGCMINCLU')*/
  /* Eval('NVM-CCR-015','ORNGGCMINCLU')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngGcMinClu__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGGCMINCLU')*/
  /* Eval('NVM-CCR-014','ORNGGCMINCLU')*/
  /* Eval('NVM-CCR-018','ORNGGCMINCLU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGGCMINCLU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGGCMINCLU')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGGCMINCLU')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 657 */
{
  
  /* Eval('NVM-CCR-027','ORNGGCNEUT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGGCNEUT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGGCNEUT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGGCNEUT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGGCNEUT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGGCNEUT')*/
  
  /* Eval('NVM-CCR-008','ORNGGCNEUT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGGCNEUT')*/
  /* Eval('NVM-CCR-010','ORNGGCNEUT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGGCNEUT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGGCNEUT')*/
  
  /* Eval('NvM-ICR-072','ORNGGCNEUT')*/
  
  /* Eval('NVM-CCR-034','ORNGGCNEUT')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGGCNEUT')*/
  (uint16)0x522,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[543],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk657CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGGCNEUT')*/
  /* Eval('NVM-CCR-015','ORNGGCNEUT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngGcNeut__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGGCNEUT')*/
  /* Eval('NVM-CCR-014','ORNGGCNEUT')*/
  /* Eval('NVM-CCR-018','ORNGGCNEUT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGGCNEUT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGGCNEUT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGGCNEUT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 658 */
{
  
  /* Eval('NVM-CCR-027','ORNGGEARENACLU')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGGEARENACLU')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGGEARENACLU')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGGEARENACLU')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGGEARENACLU')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGGEARENACLU')*/
  
  /* Eval('NVM-CCR-008','ORNGGEARENACLU')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGGEARENACLU')*/
  /* Eval('NVM-CCR-010','ORNGGEARENACLU')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGGEARENACLU')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGGEARENACLU')*/
  
  /* Eval('NvM-ICR-072','ORNGGEARENACLU')*/
  
  /* Eval('NVM-CCR-034','ORNGGEARENACLU')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGGEARENACLU')*/
  (uint16)0x524,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[544],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk658CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGGEARENACLU')*/
  /* Eval('NVM-CCR-015','ORNGGEARENACLU')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngGearEnaClu__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGGEARENACLU')*/
  /* Eval('NVM-CCR-014','ORNGGEARENACLU')*/
  /* Eval('NVM-CCR-018','ORNGGEARENACLU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGGEARENACLU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGGEARENACLU')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGGEARENACLU')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 659 */
{
  
  /* Eval('NVM-CCR-027','ORNGGEARMINCLU')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGGEARMINCLU')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGGEARMINCLU')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGGEARMINCLU')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGGEARMINCLU')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGGEARMINCLU')*/
  
  /* Eval('NVM-CCR-008','ORNGGEARMINCLU')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGGEARMINCLU')*/
  /* Eval('NVM-CCR-010','ORNGGEARMINCLU')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGGEARMINCLU')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGGEARMINCLU')*/
  
  /* Eval('NvM-ICR-072','ORNGGEARMINCLU')*/
  
  /* Eval('NVM-CCR-034','ORNGGEARMINCLU')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGGEARMINCLU')*/
  (uint16)0x526,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[545],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk659CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGGEARMINCLU')*/
  /* Eval('NVM-CCR-015','ORNGGEARMINCLU')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngGearMinClu__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGGEARMINCLU')*/
  /* Eval('NVM-CCR-014','ORNGGEARMINCLU')*/
  /* Eval('NVM-CCR-018','ORNGGEARMINCLU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGGEARMINCLU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGGEARMINCLU')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGGEARMINCLU')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 660 */
{
  
  /* Eval('NVM-CCR-027','ORNGGEARNEUT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGGEARNEUT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGGEARNEUT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGGEARNEUT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGGEARNEUT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGGEARNEUT')*/
  
  /* Eval('NVM-CCR-008','ORNGGEARNEUT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGGEARNEUT')*/
  /* Eval('NVM-CCR-010','ORNGGEARNEUT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGGEARNEUT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGGEARNEUT')*/
  
  /* Eval('NvM-ICR-072','ORNGGEARNEUT')*/
  
  /* Eval('NVM-CCR-034','ORNGGEARNEUT')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGGEARNEUT')*/
  (uint16)0x528,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[546],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk660CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGGEARNEUT')*/
  /* Eval('NVM-CCR-015','ORNGGEARNEUT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngGearNeut__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGGEARNEUT')*/
  /* Eval('NVM-CCR-014','ORNGGEARNEUT')*/
  /* Eval('NVM-CCR-018','ORNGGEARNEUT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGGEARNEUT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGGEARNEUT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGGEARNEUT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 661 */
{
  
  /* Eval('NVM-CCR-027','ORNGHIDRAGRED')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGHIDRAGRED')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGHIDRAGRED')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGHIDRAGRED')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGHIDRAGRED')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGHIDRAGRED')*/
  
  /* Eval('NVM-CCR-008','ORNGHIDRAGRED')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGHIDRAGRED')*/
  /* Eval('NVM-CCR-010','ORNGHIDRAGRED')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGHIDRAGRED')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGHIDRAGRED')*/
  
  /* Eval('NvM-ICR-072','ORNGHIDRAGRED')*/
  
  /* Eval('NVM-CCR-034','ORNGHIDRAGRED')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGHIDRAGRED')*/
  (uint16)0x52A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[547],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk661CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGHIDRAGRED')*/
  /* Eval('NVM-CCR-015','ORNGHIDRAGRED')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngHiDragRed__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGHIDRAGRED')*/
  /* Eval('NVM-CCR-014','ORNGHIDRAGRED')*/
  /* Eval('NVM-CCR-018','ORNGHIDRAGRED')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGHIDRAGRED')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGHIDRAGRED')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGHIDRAGRED')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 662 */
{
  
  /* Eval('NVM-CCR-027','ORNGHINEUT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGHINEUT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGHINEUT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGHINEUT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGHINEUT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGHINEUT')*/
  
  /* Eval('NVM-CCR-008','ORNGHINEUT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGHINEUT')*/
  /* Eval('NVM-CCR-010','ORNGHINEUT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGHINEUT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGHINEUT')*/
  
  /* Eval('NvM-ICR-072','ORNGHINEUT')*/
  
  /* Eval('NVM-CCR-034','ORNGHINEUT')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGHINEUT')*/
  (uint16)0x52C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[548],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk662CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGHINEUT')*/
  /* Eval('NVM-CCR-015','ORNGHINEUT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngHiNeut__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGHINEUT')*/
  /* Eval('NVM-CCR-014','ORNGHINEUT')*/
  /* Eval('NVM-CCR-018','ORNGHINEUT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGHINEUT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGHINEUT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGHINEUT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 663 */
{
  
  /* Eval('NVM-CCR-027','ORNGLODRAGRED')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGLODRAGRED')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGLODRAGRED')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGLODRAGRED')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGLODRAGRED')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGLODRAGRED')*/
  
  /* Eval('NVM-CCR-008','ORNGLODRAGRED')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGLODRAGRED')*/
  /* Eval('NVM-CCR-010','ORNGLODRAGRED')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGLODRAGRED')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGLODRAGRED')*/
  
  /* Eval('NvM-ICR-072','ORNGLODRAGRED')*/
  
  /* Eval('NVM-CCR-034','ORNGLODRAGRED')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGLODRAGRED')*/
  (uint16)0x52E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[549],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk663CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGLODRAGRED')*/
  /* Eval('NVM-CCR-015','ORNGLODRAGRED')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngLoDragRed__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGLODRAGRED')*/
  /* Eval('NVM-CCR-014','ORNGLODRAGRED')*/
  /* Eval('NVM-CCR-018','ORNGLODRAGRED')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGLODRAGRED')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGLODRAGRED')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGLODRAGRED')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 664 */
{
  
  /* Eval('NVM-CCR-027','ORNGLONEUT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGLONEUT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGLONEUT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGLONEUT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGLONEUT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGLONEUT')*/
  
  /* Eval('NVM-CCR-008','ORNGLONEUT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGLONEUT')*/
  /* Eval('NVM-CCR-010','ORNGLONEUT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGLONEUT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGLONEUT')*/
  
  /* Eval('NvM-ICR-072','ORNGLONEUT')*/
  
  /* Eval('NVM-CCR-034','ORNGLONEUT')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGLONEUT')*/
  (uint16)0x530,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[550],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk664CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGLONEUT')*/
  /* Eval('NVM-CCR-015','ORNGLONEUT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngLoNeut__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGLONEUT')*/
  /* Eval('NVM-CCR-014','ORNGLONEUT')*/
  /* Eval('NVM-CCR-018','ORNGLONEUT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGLONEUT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGLONEUT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGLONEUT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 665 */
{
  
  /* Eval('NVM-CCR-027','ORNGMPLREQ')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGMPLREQ')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGMPLREQ')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGMPLREQ')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGMPLREQ')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGMPLREQ')*/
  
  /* Eval('NVM-CCR-008','ORNGMPLREQ')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGMPLREQ')*/
  /* Eval('NVM-CCR-010','ORNGMPLREQ')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGMPLREQ')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGMPLREQ')*/
  
  /* Eval('NvM-ICR-072','ORNGMPLREQ')*/
  
  /* Eval('NVM-CCR-034','ORNGMPLREQ')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGMPLREQ')*/
  (uint16)0x532,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[551],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk665CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGMPLREQ')*/
  /* Eval('NVM-CCR-015','ORNGMPLREQ')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngMplReq__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGMPLREQ')*/
  /* Eval('NVM-CCR-014','ORNGMPLREQ')*/
  /* Eval('NVM-CCR-018','ORNGMPLREQ')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGMPLREQ')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGMPLREQ')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGMPLREQ')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 666 */
{
  
  /* Eval('NVM-CCR-027','ORNGSTOPREQ')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGSTOPREQ')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGSTOPREQ')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGSTOPREQ')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGSTOPREQ')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGSTOPREQ')*/
  
  /* Eval('NVM-CCR-008','ORNGSTOPREQ')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGSTOPREQ')*/
  /* Eval('NVM-CCR-010','ORNGSTOPREQ')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGSTOPREQ')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGSTOPREQ')*/
  
  /* Eval('NvM-ICR-072','ORNGSTOPREQ')*/
  
  /* Eval('NVM-CCR-034','ORNGSTOPREQ')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGSTOPREQ')*/
  (uint16)0x534,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[552],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk666CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGSTOPREQ')*/
  /* Eval('NVM-CCR-015','ORNGSTOPREQ')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngStopReq__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGSTOPREQ')*/
  /* Eval('NVM-CCR-014','ORNGSTOPREQ')*/
  /* Eval('NVM-CCR-018','ORNGSTOPREQ')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGSTOPREQ')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGSTOPREQ')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGSTOPREQ')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 667 */
{
  
  /* Eval('NVM-CCR-027','OBSADP')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','OBSADP')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','OBSADP')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','OBSADP')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','OBSADP')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','OBSADP')*/
  
  /* Eval('NVM-CCR-008','OBSADP')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','OBSADP')*/
  /* Eval('NVM-CCR-010','OBSADP')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','OBSADP')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','OBSADP')*/
  
  /* Eval('NvM-ICR-072','OBSADP')*/
  
  /* Eval('NVM-CCR-034','OBSADP')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','OBSADP')*/
  (uint16)0x536,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[553],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk667CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','OBSADP')*/
  /* Eval('NVM-CCR-015','OBSADP')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ObsAdp__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','OBSADP')*/
  /* Eval('NVM-CCR-014','OBSADP')*/
  /* Eval('NVM-CCR-018','OBSADP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','OBSADP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','OBSADP')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','OBSADP')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 668 */
{
  
  /* Eval('NVM-CCR-027','PROTADP')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','PROTADP')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','PROTADP')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','PROTADP')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','PROTADP')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','PROTADP')*/
  
  /* Eval('NVM-CCR-008','PROTADP')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','PROTADP')*/
  /* Eval('NVM-CCR-010','PROTADP')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','PROTADP')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','PROTADP')*/
  
  /* Eval('NvM-ICR-072','PROTADP')*/
  
  /* Eval('NVM-CCR-034','PROTADP')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','PROTADP')*/
  (uint16)0x538,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[554],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk668CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','PROTADP')*/
  /* Eval('NVM-CCR-015','PROTADP')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ProtAdp__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','PROTADP')*/
  /* Eval('NVM-CCR-014','PROTADP')*/
  /* Eval('NVM-CCR-018','PROTADP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','PROTADP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','PROTADP')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','PROTADP')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 669 */
{
  
  /* Eval('NVM-CCR-027','RCDLINESCG')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','RCDLINESCG')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','RCDLINESCG')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','RCDLINESCG')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','RCDLINESCG')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','RCDLINESCG')*/
  
  /* Eval('NVM-CCR-008','RCDLINESCG')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','RCDLINESCG')*/
  /* Eval('NVM-CCR-010','RCDLINESCG')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','RCDLINESCG')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','RCDLINESCG')*/
  
  /* Eval('NvM-ICR-072','RCDLINESCG')*/
  
  /* Eval('NVM-CCR-034','RCDLINESCG')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','RCDLINESCG')*/
  (uint16)0x53A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[555],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk669CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','RCDLINESCG')*/
  /* Eval('NVM-CCR-015','RCDLINESCG')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_RCDLineScg__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','RCDLINESCG')*/
  /* Eval('NVM-CCR-014','RCDLINESCG')*/
  /* Eval('NVM-CCR-018','RCDLINESCG')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','RCDLINESCG')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','RCDLINESCG')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','RCDLINESCG')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 670 */
{
  
  /* Eval('NVM-CCR-027','RATCONVTRACLC')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','RATCONVTRACLC')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','RATCONVTRACLC')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','RATCONVTRACLC')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','RATCONVTRACLC')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','RATCONVTRACLC')*/
  
  /* Eval('NVM-CCR-008','RATCONVTRACLC')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','RATCONVTRACLC')*/
  /* Eval('NVM-CCR-010','RATCONVTRACLC')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','RATCONVTRACLC')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','RATCONVTRACLC')*/
  
  /* Eval('NvM-ICR-072','RATCONVTRACLC')*/
  
  /* Eval('NVM-CCR-034','RATCONVTRACLC')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','RATCONVTRACLC')*/
  (uint16)0x53C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[556],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk670CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','RATCONVTRACLC')*/
  /* Eval('NVM-CCR-015','RATCONVTRACLC')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_RatConvTraClc__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','RATCONVTRACLC')*/
  /* Eval('NVM-CCR-014','RATCONVTRACLC')*/
  /* Eval('NVM-CCR-018','RATCONVTRACLC')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','RATCONVTRACLC')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','RATCONVTRACLC')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','RATCONVTRACLC')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 671 */
{
  
  /* Eval('NVM-CCR-027','SFTYORNGAMT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SFTYORNGAMT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SFTYORNGAMT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SFTYORNGAMT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SFTYORNGAMT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SFTYORNGAMT')*/
  
  /* Eval('NVM-CCR-008','SFTYORNGAMT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SFTYORNGAMT')*/
  /* Eval('NVM-CCR-010','SFTYORNGAMT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SFTYORNGAMT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SFTYORNGAMT')*/
  
  /* Eval('NvM-ICR-072','SFTYORNGAMT')*/
  
  /* Eval('NVM-CCR-034','SFTYORNGAMT')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SFTYORNGAMT')*/
  (uint16)0x53E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[557],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk671CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SFTYORNGAMT')*/
  /* Eval('NVM-CCR-015','SFTYORNGAMT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_SftyORngAMT__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SFTYORNGAMT')*/
  /* Eval('NVM-CCR-014','SFTYORNGAMT')*/
  /* Eval('NVM-CCR-018','SFTYORNGAMT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SFTYORNGAMT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SFTYORNGAMT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SFTYORNGAMT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 672 */
{
  
  /* Eval('NVM-CCR-027','SFTYORNGAT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SFTYORNGAT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SFTYORNGAT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SFTYORNGAT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SFTYORNGAT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SFTYORNGAT')*/
  
  /* Eval('NVM-CCR-008','SFTYORNGAT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SFTYORNGAT')*/
  /* Eval('NVM-CCR-010','SFTYORNGAT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SFTYORNGAT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SFTYORNGAT')*/
  
  /* Eval('NvM-ICR-072','SFTYORNGAT')*/
  
  /* Eval('NVM-CCR-034','SFTYORNGAT')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SFTYORNGAT')*/
  (uint16)0x540,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[558],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk672CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SFTYORNGAT')*/
  /* Eval('NVM-CCR-015','SFTYORNGAT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_SftyORngAT__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SFTYORNGAT')*/
  /* Eval('NVM-CCR-014','SFTYORNGAT')*/
  /* Eval('NVM-CCR-018','SFTYORNGAT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SFTYORNGAT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SFTYORNGAT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SFTYORNGAT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 673 */
{
  
  /* Eval('NVM-CCR-027','SPDVEHCLC')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SPDVEHCLC')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SPDVEHCLC')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SPDVEHCLC')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SPDVEHCLC')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SPDVEHCLC')*/
  
  /* Eval('NVM-CCR-008','SPDVEHCLC')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SPDVEHCLC')*/
  /* Eval('NVM-CCR-010','SPDVEHCLC')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SPDVEHCLC')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SPDVEHCLC')*/
  
  /* Eval('NvM-ICR-072','SPDVEHCLC')*/
  
  /* Eval('NVM-CCR-034','SPDVEHCLC')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SPDVEHCLC')*/
  (uint16)0x542,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[559],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk673CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SPDVEHCLC')*/
  /* Eval('NVM-CCR-015','SPDVEHCLC')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_SpdVehClc__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SPDVEHCLC')*/
  /* Eval('NVM-CCR-014','SPDVEHCLC')*/
  /* Eval('NVM-CCR-018','SPDVEHCLC')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SPDVEHCLC')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SPDVEHCLC')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SPDVEHCLC')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 674 */
{
  
  /* Eval('NVM-CCR-027','STAACVTHD1')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','STAACVTHD1')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','STAACVTHD1')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','STAACVTHD1')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','STAACVTHD1')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','STAACVTHD1')*/
  
  /* Eval('NVM-CCR-008','STAACVTHD1')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','STAACVTHD1')*/
  /* Eval('NVM-CCR-010','STAACVTHD1')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','STAACVTHD1')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','STAACVTHD1')*/
  
  /* Eval('NvM-ICR-072','STAACVTHD1')*/
  
  /* Eval('NVM-CCR-034','STAACVTHD1')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','STAACVTHD1')*/
  (uint16)0x544,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[560],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk674CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','STAACVTHD1')*/
  /* Eval('NVM-CCR-015','STAACVTHD1')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_StaAcvThd1__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','STAACVTHD1')*/
  /* Eval('NVM-CCR-014','STAACVTHD1')*/
  /* Eval('NVM-CCR-018','STAACVTHD1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','STAACVTHD1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','STAACVTHD1')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','STAACVTHD1')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 675 */
{
  
  /* Eval('NVM-CCR-027','STAACVTHD2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','STAACVTHD2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','STAACVTHD2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','STAACVTHD2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','STAACVTHD2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','STAACVTHD2')*/
  
  /* Eval('NVM-CCR-008','STAACVTHD2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','STAACVTHD2')*/
  /* Eval('NVM-CCR-010','STAACVTHD2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','STAACVTHD2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','STAACVTHD2')*/
  
  /* Eval('NvM-ICR-072','STAACVTHD2')*/
  
  /* Eval('NVM-CCR-034','STAACVTHD2')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','STAACVTHD2')*/
  (uint16)0x546,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[561],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk675CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','STAACVTHD2')*/
  /* Eval('NVM-CCR-015','STAACVTHD2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_StaAcvThd2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','STAACVTHD2')*/
  /* Eval('NVM-CCR-014','STAACVTHD2')*/
  /* Eval('NVM-CCR-018','STAACVTHD2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','STAACVTHD2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','STAACVTHD2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','STAACVTHD2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 676 */
{
  
  /* Eval('NVM-CCR-027','STACMD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','STACMD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','STACMD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','STACMD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','STACMD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','STACMD')*/
  
  /* Eval('NVM-CCR-008','STACMD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','STACMD')*/
  /* Eval('NVM-CCR-010','STACMD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','STACMD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','STACMD')*/
  
  /* Eval('NvM-ICR-072','STACMD')*/
  
  /* Eval('NVM-CCR-034','STACMD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','STACMD')*/
  (uint16)0x548,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[562],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk676CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','STACMD')*/
  /* Eval('NVM-CCR-015','STACMD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_StaCmd__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','STACMD')*/
  /* Eval('NVM-CCR-014','STACMD')*/
  /* Eval('NVM-CCR-018','STACMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','STACMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','STACMD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','STACMD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 677 */
{
  
  /* Eval('NVM-CCR-027','STACMDINFO')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','STACMDINFO')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','STACMDINFO')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','STACMDINFO')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','STACMDINFO')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','STACMDINFO')*/
  
  /* Eval('NVM-CCR-008','STACMDINFO')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','STACMDINFO')*/
  /* Eval('NVM-CCR-010','STACMDINFO')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','STACMDINFO')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','STACMDINFO')*/
  
  /* Eval('NvM-ICR-072','STACMDINFO')*/
  
  /* Eval('NVM-CCR-034','STACMDINFO')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','STACMDINFO')*/
  (uint16)0x54A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[563],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk677CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','STACMDINFO')*/
  /* Eval('NVM-CCR-015','STACMDINFO')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_StaCmdInfo__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','STACMDINFO')*/
  /* Eval('NVM-CCR-014','STACMDINFO')*/
  /* Eval('NVM-CCR-018','STACMDINFO')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','STACMDINFO')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','STACMDINFO')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','STACMDINFO')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 678 */
{
  
  /* Eval('NVM-CCR-027','STAELCMD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','STAELCMD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','STAELCMD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','STAELCMD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','STAELCMD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','STAELCMD')*/
  
  /* Eval('NVM-CCR-008','STAELCMD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','STAELCMD')*/
  /* Eval('NVM-CCR-010','STAELCMD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','STAELCMD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','STAELCMD')*/
  
  /* Eval('NvM-ICR-072','STAELCMD')*/
  
  /* Eval('NVM-CCR-034','STAELCMD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','STAELCMD')*/
  (uint16)0x54C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[564],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk678CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','STAELCMD')*/
  /* Eval('NVM-CCR-015','STAELCMD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_StaElCmd__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','STAELCMD')*/
  /* Eval('NVM-CCR-014','STAELCMD')*/
  /* Eval('NVM-CCR-018','STAELCMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','STAELCMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','STAELCMD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','STAELCMD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 679 */
{
  
  /* Eval('NVM-CCR-027','STUCKMEC')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','STUCKMEC')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','STUCKMEC')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','STUCKMEC')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','STUCKMEC')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','STUCKMEC')*/
  
  /* Eval('NVM-CCR-008','STUCKMEC')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','STUCKMEC')*/
  /* Eval('NVM-CCR-010','STUCKMEC')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','STUCKMEC')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','STUCKMEC')*/
  
  /* Eval('NvM-ICR-072','STUCKMEC')*/
  
  /* Eval('NVM-CCR-034','STUCKMEC')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','STUCKMEC')*/
  (uint16)0x54E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[565],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk679CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','STUCKMEC')*/
  /* Eval('NVM-CCR-015','STUCKMEC')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_StuckMec__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','STUCKMEC')*/
  /* Eval('NVM-CCR-014','STUCKMEC')*/
  /* Eval('NVM-CCR-018','STUCKMEC')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','STUCKMEC')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','STUCKMEC')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','STUCKMEC')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 680 */
{
  
  /* Eval('NVM-CCR-027','TCOBLOCK')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','TCOBLOCK')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','TCOBLOCK')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','TCOBLOCK')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','TCOBLOCK')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','TCOBLOCK')*/
  
  /* Eval('NVM-CCR-008','TCOBLOCK')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','TCOBLOCK')*/
  /* Eval('NVM-CCR-010','TCOBLOCK')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','TCOBLOCK')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','TCOBLOCK')*/
  
  /* Eval('NvM-ICR-072','TCOBLOCK')*/
  
  /* Eval('NVM-CCR-034','TCOBLOCK')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','TCOBLOCK')*/
  (uint16)0x550,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[566],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk680CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','TCOBLOCK')*/
  /* Eval('NVM-CCR-015','TCOBLOCK')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_TCoBlock__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','TCOBLOCK')*/
  /* Eval('NVM-CCR-014','TCOBLOCK')*/
  /* Eval('NVM-CCR-018','TCOBLOCK')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','TCOBLOCK')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','TCOBLOCK')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','TCOBLOCK')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 681 */
{
  
  /* Eval('NVM-CCR-027','TCOOVERESTIM')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','TCOOVERESTIM')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','TCOOVERESTIM')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','TCOOVERESTIM')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','TCOOVERESTIM')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','TCOOVERESTIM')*/
  
  /* Eval('NVM-CCR-008','TCOOVERESTIM')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','TCOOVERESTIM')*/
  /* Eval('NVM-CCR-010','TCOOVERESTIM')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','TCOOVERESTIM')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','TCOOVERESTIM')*/
  
  /* Eval('NvM-ICR-072','TCOOVERESTIM')*/
  
  /* Eval('NVM-CCR-034','TCOOVERESTIM')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','TCOOVERESTIM')*/
  (uint16)0x552,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[567],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk681CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','TCOOVERESTIM')*/
  /* Eval('NVM-CCR-015','TCOOVERESTIM')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_TCoOverEstim__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','TCOOVERESTIM')*/
  /* Eval('NVM-CCR-014','TCOOVERESTIM')*/
  /* Eval('NVM-CCR-018','TCOOVERESTIM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','TCOOVERESTIM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','TCOOVERESTIM')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','TCOOVERESTIM')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 682 */
{
  
  /* Eval('NVM-CCR-027','TCOSLOWRISE')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','TCOSLOWRISE')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','TCOSLOWRISE')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','TCOSLOWRISE')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','TCOSLOWRISE')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','TCOSLOWRISE')*/
  
  /* Eval('NVM-CCR-008','TCOSLOWRISE')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','TCOSLOWRISE')*/
  /* Eval('NVM-CCR-010','TCOSLOWRISE')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','TCOSLOWRISE')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','TCOSLOWRISE')*/
  
  /* Eval('NvM-ICR-072','TCOSLOWRISE')*/
  
  /* Eval('NVM-CCR-034','TCOSLOWRISE')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','TCOSLOWRISE')*/
  (uint16)0x554,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[568],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk682CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','TCOSLOWRISE')*/
  /* Eval('NVM-CCR-015','TCOSLOWRISE')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_TCoSlowRise__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','TCOSLOWRISE')*/
  /* Eval('NVM-CCR-014','TCOSLOWRISE')*/
  /* Eval('NVM-CCR-018','TCOSLOWRISE')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','TCOSLOWRISE')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','TCOSLOWRISE')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','TCOSLOWRISE')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 683 */
{
  
  /* Eval('NVM-CCR-027','TCOUNDESTIM')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','TCOUNDESTIM')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','TCOUNDESTIM')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','TCOUNDESTIM')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','TCOUNDESTIM')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','TCOUNDESTIM')*/
  
  /* Eval('NVM-CCR-008','TCOUNDESTIM')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','TCOUNDESTIM')*/
  /* Eval('NVM-CCR-010','TCOUNDESTIM')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','TCOUNDESTIM')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','TCOUNDESTIM')*/
  
  /* Eval('NvM-ICR-072','TCOUNDESTIM')*/
  
  /* Eval('NVM-CCR-034','TCOUNDESTIM')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','TCOUNDESTIM')*/
  (uint16)0x556,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[569],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk683CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','TCOUNDESTIM')*/
  /* Eval('NVM-CCR-015','TCOUNDESTIM')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_TCoUndEstim__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','TCOUNDESTIM')*/
  /* Eval('NVM-CCR-014','TCOUNDESTIM')*/
  /* Eval('NVM-CCR-018','TCOUNDESTIM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','TCOUNDESTIM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','TCOUNDESTIM')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','TCOUNDESTIM')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 684 */
{
  
  /* Eval('NVM-CCR-027','TCOWARN')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','TCOWARN')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','TCOWARN')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','TCOWARN')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','TCOWARN')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','TCOWARN')*/
  
  /* Eval('NVM-CCR-008','TCOWARN')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','TCOWARN')*/
  /* Eval('NVM-CCR-010','TCOWARN')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','TCOWARN')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','TCOWARN')*/
  
  /* Eval('NvM-ICR-072','TCOWARN')*/
  
  /* Eval('NVM-CCR-034','TCOWARN')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','TCOWARN')*/
  (uint16)0x558,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[570],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk684CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','TCOWARN')*/
  /* Eval('NVM-CCR-015','TCOWARN')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_TCoWarn__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','TCOWARN')*/
  /* Eval('NVM-CCR-014','TCOWARN')*/
  /* Eval('NVM-CCR-018','TCOWARN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','TCOWARN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','TCOWARN')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','TCOWARN')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 685 */
{
  
  /* Eval('NVM-CCR-027','THERMOSTUCKCLS')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','THERMOSTUCKCLS')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','THERMOSTUCKCLS')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','THERMOSTUCKCLS')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','THERMOSTUCKCLS')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','THERMOSTUCKCLS')*/
  
  /* Eval('NVM-CCR-008','THERMOSTUCKCLS')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','THERMOSTUCKCLS')*/
  /* Eval('NVM-CCR-010','THERMOSTUCKCLS')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','THERMOSTUCKCLS')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','THERMOSTUCKCLS')*/
  
  /* Eval('NvM-ICR-072','THERMOSTUCKCLS')*/
  
  /* Eval('NVM-CCR-034','THERMOSTUCKCLS')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','THERMOSTUCKCLS')*/
  (uint16)0x55A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[571],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk685CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','THERMOSTUCKCLS')*/
  /* Eval('NVM-CCR-015','THERMOSTUCKCLS')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ThermoStuckCls__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','THERMOSTUCKCLS')*/
  /* Eval('NVM-CCR-014','THERMOSTUCKCLS')*/
  /* Eval('NVM-CCR-018','THERMOSTUCKCLS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','THERMOSTUCKCLS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','THERMOSTUCKCLS')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','THERMOSTUCKCLS')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 686 */
{
  
  /* Eval('NVM-CCR-027','THERMOSTUCKOP')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','THERMOSTUCKOP')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','THERMOSTUCKOP')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','THERMOSTUCKOP')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','THERMOSTUCKOP')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','THERMOSTUCKOP')*/
  
  /* Eval('NVM-CCR-008','THERMOSTUCKOP')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','THERMOSTUCKOP')*/
  /* Eval('NVM-CCR-010','THERMOSTUCKOP')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','THERMOSTUCKOP')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','THERMOSTUCKOP')*/
  
  /* Eval('NvM-ICR-072','THERMOSTUCKOP')*/
  
  /* Eval('NVM-CCR-034','THERMOSTUCKOP')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','THERMOSTUCKOP')*/
  (uint16)0x55C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[572],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk686CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','THERMOSTUCKOP')*/
  /* Eval('NVM-CCR-015','THERMOSTUCKOP')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ThermoStuckOp__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','THERMOSTUCKOP')*/
  /* Eval('NVM-CCR-014','THERMOSTUCKOP')*/
  /* Eval('NVM-CCR-018','THERMOSTUCKOP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','THERMOSTUCKOP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','THERMOSTUCKOP')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','THERMOSTUCKOP')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 687 */
{
  
  /* Eval('NVM-CCR-027','TQALT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','TQALT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','TQALT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','TQALT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','TQALT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','TQALT')*/
  
  /* Eval('NVM-CCR-008','TQALT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','TQALT')*/
  /* Eval('NVM-CCR-010','TQALT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','TQALT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','TQALT')*/
  
  /* Eval('NvM-ICR-072','TQALT')*/
  
  /* Eval('NVM-CCR-034','TQALT')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','TQALT')*/
  (uint16)0x55E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[573],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk687CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','TQALT')*/
  /* Eval('NVM-CCR-015','TQALT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_TqAlt__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','TQALT')*/
  /* Eval('NVM-CCR-014','TQALT')*/
  /* Eval('NVM-CCR-018','TQALT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','TQALT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','TQALT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','TQALT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 688 */
{
  
  /* Eval('NVM-CCR-027','VSLIM')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','VSLIM')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','VSLIM')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','VSLIM')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','VSLIM')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','VSLIM')*/
  
  /* Eval('NVM-CCR-008','VSLIM')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','VSLIM')*/
  /* Eval('NVM-CCR-010','VSLIM')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','VSLIM')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','VSLIM')*/
  
  /* Eval('NvM-ICR-072','VSLIM')*/
  
  /* Eval('NVM-CCR-034','VSLIM')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','VSLIM')*/
  (uint16)0x560,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[574],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk688CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','VSLIM')*/
  /* Eval('NVM-CCR-015','VSLIM')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_VSLim__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','VSLIM')*/
  /* Eval('NVM-CCR-014','VSLIM')*/
  /* Eval('NVM-CCR-018','VSLIM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','VSLIM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','VSLIM')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','VSLIM')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 689 */
{
  
  /* Eval('NVM-CCR-027','VSLIMBODY')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','VSLIMBODY')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','VSLIMBODY')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','VSLIMBODY')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','VSLIMBODY')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','VSLIMBODY')*/
  
  /* Eval('NVM-CCR-008','VSLIMBODY')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','VSLIMBODY')*/
  /* Eval('NVM-CCR-010','VSLIMBODY')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','VSLIMBODY')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','VSLIMBODY')*/
  
  /* Eval('NvM-ICR-072','VSLIMBODY')*/
  
  /* Eval('NVM-CCR-034','VSLIMBODY')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','VSLIMBODY')*/
  (uint16)0x562,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[575],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk689CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','VSLIMBODY')*/
  /* Eval('NVM-CCR-015','VSLIMBODY')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_VSLimBody__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','VSLIMBODY')*/
  /* Eval('NVM-CCR-014','VSLIMBODY')*/
  /* Eval('NVM-CCR-018','VSLIMBODY')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','VSLIMBODY')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','VSLIMBODY')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','VSLIMBODY')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 690 */
{
  
  /* Eval('NVM-CCR-027','VSMAX')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','VSMAX')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','VSMAX')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','VSMAX')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','VSMAX')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','VSMAX')*/
  
  /* Eval('NVM-CCR-008','VSMAX')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','VSMAX')*/
  /* Eval('NVM-CCR-010','VSMAX')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','VSMAX')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','VSMAX')*/
  
  /* Eval('NvM-ICR-072','VSMAX')*/
  
  /* Eval('NVM-CCR-034','VSMAX')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','VSMAX')*/
  (uint16)0x564,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[576],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk690CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','VSMAX')*/
  /* Eval('NVM-CCR-015','VSMAX')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_VSMax__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','VSMAX')*/
  /* Eval('NVM-CCR-014','VSMAX')*/
  /* Eval('NVM-CCR-018','VSMAX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','VSMAX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','VSMAX')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','VSMAX')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 691 */
{
  
  /* Eval('NVM-CCR-027','VSMAXP')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','VSMAXP')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','VSMAXP')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','VSMAXP')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','VSMAXP')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','VSMAXP')*/
  
  /* Eval('NVM-CCR-008','VSMAXP')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','VSMAXP')*/
  /* Eval('NVM-CCR-010','VSMAXP')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','VSMAXP')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','VSMAXP')*/
  
  /* Eval('NvM-ICR-072','VSMAXP')*/
  
  /* Eval('NVM-CCR-034','VSMAXP')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','VSMAXP')*/
  (uint16)0x566,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[577],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk691CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','VSMAXP')*/
  /* Eval('NVM-CCR-015','VSMAXP')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_VSMaxp__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','VSMAXP')*/
  /* Eval('NVM-CCR-014','VSMAXP')*/
  /* Eval('NVM-CCR-018','VSMAXP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','VSMAXP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','VSMAXP')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','VSMAXP')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 692 */
{
  
  /* Eval('NVM-CCR-027','VSREG')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','VSREG')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','VSREG')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','VSREG')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','VSREG')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','VSREG')*/
  
  /* Eval('NVM-CCR-008','VSREG')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','VSREG')*/
  /* Eval('NVM-CCR-010','VSREG')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','VSREG')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','VSREG')*/
  
  /* Eval('NvM-ICR-072','VSREG')*/
  
  /* Eval('NVM-CCR-034','VSREG')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','VSREG')*/
  (uint16)0x568,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[578],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk692CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','VSREG')*/
  /* Eval('NVM-CCR-015','VSREG')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_VSReg__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','VSREG')*/
  /* Eval('NVM-CCR-014','VSREG')*/
  /* Eval('NVM-CCR-018','VSREG')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','VSREG')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','VSREG')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','VSREG')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 693 */
{
  
  /* Eval('NVM-CCR-027','VSREGBODY')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','VSREGBODY')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','VSREGBODY')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','VSREGBODY')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','VSREGBODY')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','VSREGBODY')*/
  
  /* Eval('NVM-CCR-008','VSREGBODY')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','VSREGBODY')*/
  /* Eval('NVM-CCR-010','VSREGBODY')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','VSREGBODY')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','VSREGBODY')*/
  
  /* Eval('NvM-ICR-072','VSREGBODY')*/
  
  /* Eval('NVM-CCR-034','VSREGBODY')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','VSREGBODY')*/
  (uint16)0x56A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[579],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk693CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','VSREGBODY')*/
  /* Eval('NVM-CCR-015','VSREGBODY')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_VSRegBody__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','VSREGBODY')*/
  /* Eval('NVM-CCR-014','VSREGBODY')*/
  /* Eval('NVM-CCR-018','VSREGBODY')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','VSREGBODY')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','VSREGBODY')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','VSREGBODY')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 694 */
{
  
  /* Eval('NVM-CCR-027','VSREGVEH')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','VSREGVEH')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','VSREGVEH')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','VSREGVEH')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','VSREGVEH')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','VSREGVEH')*/
  
  /* Eval('NVM-CCR-008','VSREGVEH')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','VSREGVEH')*/
  /* Eval('NVM-CCR-010','VSREGVEH')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','VSREGVEH')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','VSREGVEH')*/
  
  /* Eval('NvM-ICR-072','VSREGVEH')*/
  
  /* Eval('NVM-CCR-034','VSREGVEH')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','VSREGVEH')*/
  (uint16)0x56C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[580],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk694CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','VSREGVEH')*/
  /* Eval('NVM-CCR-015','VSREGVEH')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_VSRegVeh__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','VSREGVEH')*/
  /* Eval('NVM-CCR-014','VSREGVEH')*/
  /* Eval('NVM-CCR-018','VSREGVEH')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','VSREGVEH')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','VSREGVEH')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','VSREGVEH')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 695 */
{
  
  /* Eval('NVM-CCR-027','IBATTMAXCKG')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','IBATTMAXCKG')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','IBATTMAXCKG')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','IBATTMAXCKG')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','IBATTMAXCKG')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','IBATTMAXCKG')*/
  
  /* Eval('NVM-CCR-008','IBATTMAXCKG')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','IBATTMAXCKG')*/
  /* Eval('NVM-CCR-010','IBATTMAXCKG')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','IBATTMAXCKG')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','IBATTMAXCKG')*/
  
  /* Eval('NvM-ICR-072','IBATTMAXCKG')*/
  
  /* Eval('NVM-CCR-034','IBATTMAXCKG')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','IBATTMAXCKG')*/
  (uint16)0x56E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[581],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk695CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','IBATTMAXCKG')*/
  /* Eval('NVM-CCR-015','IBATTMAXCKG')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_iBattMaxCkg__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','IBATTMAXCKG')*/
  /* Eval('NVM-CCR-014','IBATTMAXCKG')*/
  /* Eval('NVM-CCR-018','IBATTMAXCKG')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','IBATTMAXCKG')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','IBATTMAXCKG')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','IBATTMAXCKG')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 696 */
{
  
  /* Eval('NVM-CCR-027','IBATTMES')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','IBATTMES')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','IBATTMES')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','IBATTMES')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','IBATTMES')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','IBATTMES')*/
  
  /* Eval('NVM-CCR-008','IBATTMES')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','IBATTMES')*/
  /* Eval('NVM-CCR-010','IBATTMES')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','IBATTMES')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','IBATTMES')*/
  
  /* Eval('NvM-ICR-072','IBATTMES')*/
  
  /* Eval('NVM-CCR-034','IBATTMES')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','IBATTMES')*/
  (uint16)0x570,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[582],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk696CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','IBATTMES')*/
  /* Eval('NVM-CCR-015','IBATTMES')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_iBattMes__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','IBATTMES')*/
  /* Eval('NVM-CCR-014','IBATTMES')*/
  /* Eval('NVM-CCR-018','IBATTMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','IBATTMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','IBATTMES')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','IBATTMES')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 697 */
{
  
  /* Eval('NVM-CCR-027','RBATTSOC')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','RBATTSOC')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','RBATTSOC')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','RBATTSOC')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','RBATTSOC')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','RBATTSOC')*/
  
  /* Eval('NVM-CCR-008','RBATTSOC')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','RBATTSOC')*/
  /* Eval('NVM-CCR-010','RBATTSOC')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','RBATTSOC')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','RBATTSOC')*/
  
  /* Eval('NvM-ICR-072','RBATTSOC')*/
  
  /* Eval('NVM-CCR-034','RBATTSOC')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','RBATTSOC')*/
  (uint16)0x572,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[583],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk697CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','RBATTSOC')*/
  /* Eval('NVM-CCR-015','RBATTSOC')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_rBattSoC__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','RBATTSOC')*/
  /* Eval('NVM-CCR-014','RBATTSOC')*/
  /* Eval('NVM-CCR-018','RBATTSOC')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','RBATTSOC')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','RBATTSOC')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','RBATTSOC')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 698 */
{
  
  /* Eval('NVM-CCR-027','RESBATTIT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','RESBATTIT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','RESBATTIT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','RESBATTIT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','RESBATTIT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','RESBATTIT')*/
  
  /* Eval('NVM-CCR-008','RESBATTIT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','RESBATTIT')*/
  /* Eval('NVM-CCR-010','RESBATTIT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','RESBATTIT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','RESBATTIT')*/
  
  /* Eval('NvM-ICR-072','RESBATTIT')*/
  
  /* Eval('NVM-CCR-034','RESBATTIT')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','RESBATTIT')*/
  (uint16)0x574,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[584],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk698CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','RESBATTIT')*/
  /* Eval('NVM-CCR-015','RESBATTIT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_resBattIt__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','RESBATTIT')*/
  /* Eval('NVM-CCR-014','RESBATTIT')*/
  /* Eval('NVM-CCR-018','RESBATTIT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','RESBATTIT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','RESBATTIT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','RESBATTIT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 699 */
{
  
  /* Eval('NVM-CCR-027','TBATTMES')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','TBATTMES')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','TBATTMES')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','TBATTMES')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','TBATTMES')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','TBATTMES')*/
  
  /* Eval('NVM-CCR-008','TBATTMES')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','TBATTMES')*/
  /* Eval('NVM-CCR-010','TBATTMES')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','TBATTMES')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','TBATTMES')*/
  
  /* Eval('NvM-ICR-072','TBATTMES')*/
  
  /* Eval('NVM-CCR-034','TBATTMES')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','TBATTMES')*/
  (uint16)0x576,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[585],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk699CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','TBATTMES')*/
  /* Eval('NVM-CCR-015','TBATTMES')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_tBattMes__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','TBATTMES')*/
  /* Eval('NVM-CCR-014','TBATTMES')*/
  /* Eval('NVM-CCR-018','TBATTMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','TBATTMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','TBATTMES')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','TBATTMES')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 700 */
{
  
  /* Eval('NVM-CCR-027','TQALTRV')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','TQALTRV')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','TQALTRV')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','TQALTRV')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','TQALTRV')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','TQALTRV')*/
  
  /* Eval('NVM-CCR-008','TQALTRV')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','TQALTRV')*/
  /* Eval('NVM-CCR-010','TQALTRV')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','TQALTRV')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','TQALTRV')*/
  
  /* Eval('NvM-ICR-072','TQALTRV')*/
  
  /* Eval('NVM-CCR-034','TQALTRV')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','TQALTRV')*/
  (uint16)0x578,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[586],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk700CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','TQALTRV')*/
  /* Eval('NVM-CCR-015','TQALTRV')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_tqAltRv__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','TQALTRV')*/
  /* Eval('NVM-CCR-014','TQALTRV')*/
  /* Eval('NVM-CCR-018','TQALTRV')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','TQALTRV')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','TQALTRV')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','TQALTRV')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 701 */
{
  
  /* Eval('NVM-CCR-027','UBATTMES')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','UBATTMES')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','UBATTMES')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','UBATTMES')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','UBATTMES')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','UBATTMES')*/
  
  /* Eval('NVM-CCR-008','UBATTMES')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','UBATTMES')*/
  /* Eval('NVM-CCR-010','UBATTMES')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','UBATTMES')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','UBATTMES')*/
  
  /* Eval('NvM-ICR-072','UBATTMES')*/
  
  /* Eval('NVM-CCR-034','UBATTMES')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','UBATTMES')*/
  (uint16)0x57A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[587],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk701CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','UBATTMES')*/
  /* Eval('NVM-CCR-015','UBATTMES')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_uBattMes__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','UBATTMES')*/
  /* Eval('NVM-CCR-014','UBATTMES')*/
  /* Eval('NVM-CCR-018','UBATTMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','UBATTMES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','UBATTMES')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','UBATTMES')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 702 */
{
  
  /* Eval('NVM-CCR-027','UBATTMINCKG')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','UBATTMINCKG')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','UBATTMINCKG')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','UBATTMINCKG')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','UBATTMINCKG')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','UBATTMINCKG')*/
  
  /* Eval('NVM-CCR-008','UBATTMINCKG')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','UBATTMINCKG')*/
  /* Eval('NVM-CCR-010','UBATTMINCKG')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','UBATTMINCKG')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','UBATTMINCKG')*/
  
  /* Eval('NvM-ICR-072','UBATTMINCKG')*/
  
  /* Eval('NVM-CCR-034','UBATTMINCKG')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','UBATTMINCKG')*/
  (uint16)0x57C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[588],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk702CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','UBATTMINCKG')*/
  /* Eval('NVM-CCR-015','UBATTMINCKG')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_uBattMinCkg__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','UBATTMINCKG')*/
  /* Eval('NVM-CCR-014','UBATTMINCKG')*/
  /* Eval('NVM-CCR-018','UBATTMINCKG')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','UBATTMINCKG')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','UBATTMINCKG')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','UBATTMINCKG')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 703 */
{
  
  /* Eval('NVM-CCR-027','UBATTOC')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','UBATTOC')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','UBATTOC')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','UBATTOC')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','UBATTOC')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','UBATTOC')*/
  
  /* Eval('NVM-CCR-008','UBATTOC')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','UBATTOC')*/
  /* Eval('NVM-CCR-010','UBATTOC')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','UBATTOC')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','UBATTOC')*/
  
  /* Eval('NvM-ICR-072','UBATTOC')*/
  
  /* Eval('NVM-CCR-034','UBATTOC')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','UBATTOC')*/
  (uint16)0x57E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[589],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk703CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','UBATTOC')*/
  /* Eval('NVM-CCR-015','UBATTOC')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_uBattOc__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','UBATTOC')*/
  /* Eval('NVM-CCR-014','UBATTOC')*/
  /* Eval('NVM-CCR-018','UBATTOC')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','UBATTOC')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','UBATTOC')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','UBATTOC')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 704 */
{
  
  /* Eval('NVM-CCR-027','UBATTRSTRT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','UBATTRSTRT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','UBATTRSTRT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','UBATTRSTRT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','UBATTRSTRT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','UBATTRSTRT')*/
  
  /* Eval('NVM-CCR-008','UBATTRSTRT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','UBATTRSTRT')*/
  /* Eval('NVM-CCR-010','UBATTRSTRT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','UBATTRSTRT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','UBATTRSTRT')*/
  
  /* Eval('NvM-ICR-072','UBATTRSTRT')*/
  
  /* Eval('NVM-CCR-034','UBATTRSTRT')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','UBATTRSTRT')*/
  (uint16)0x580,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[590],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk704CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','UBATTRSTRT')*/
  /* Eval('NVM-CCR-015','UBATTRSTRT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_uBattRstrt__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','UBATTRSTRT')*/
  /* Eval('NVM-CCR-014','UBATTRSTRT')*/
  /* Eval('NVM-CCR-018','UBATTRSTRT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','UBATTRSTRT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','UBATTRSTRT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','UBATTRSTRT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 705 */
{
  
  /* Eval('NVM-CCR-027','UBATTSTRT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','UBATTSTRT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','UBATTSTRT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','UBATTSTRT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','UBATTSTRT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','UBATTSTRT')*/
  
  /* Eval('NVM-CCR-008','UBATTSTRT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','UBATTSTRT')*/
  /* Eval('NVM-CCR-010','UBATTSTRT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','UBATTSTRT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','UBATTSTRT')*/
  
  /* Eval('NvM-ICR-072','UBATTSTRT')*/
  
  /* Eval('NVM-CCR-034','UBATTSTRT')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','UBATTSTRT')*/
  (uint16)0x582,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[591],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk705CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','UBATTSTRT')*/
  /* Eval('NVM-CCR-015','UBATTSTRT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_uBattStrt__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','UBATTSTRT')*/
  /* Eval('NVM-CCR-014','UBATTSTRT')*/
  /* Eval('NVM-CCR-018','UBATTSTRT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','UBATTSTRT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','UBATTSTRT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','UBATTSTRT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 706 */
{
  
  /* Eval('NVM-CCR-027','NOANSWCTLUNIT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','NOANSWCTLUNIT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','NOANSWCTLUNIT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','NOANSWCTLUNIT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','NOANSWCTLUNIT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','NOANSWCTLUNIT')*/
  
  /* Eval('NVM-CCR-008','NOANSWCTLUNIT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','NOANSWCTLUNIT')*/
  /* Eval('NVM-CCR-010','NOANSWCTLUNIT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','NOANSWCTLUNIT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','NOANSWCTLUNIT')*/
  
  /* Eval('NvM-ICR-072','NOANSWCTLUNIT')*/
  
  /* Eval('NVM-CCR-034','NOANSWCTLUNIT')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','NOANSWCTLUNIT')*/
  (uint16)0x584,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[592],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk706CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','NOANSWCTLUNIT')*/
  /* Eval('NVM-CCR-015','NOANSWCTLUNIT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_NoAnswCtlUnit__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','NOANSWCTLUNIT')*/
  /* Eval('NVM-CCR-014','NOANSWCTLUNIT')*/
  /* Eval('NVM-CCR-018','NOANSWCTLUNIT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','NOANSWCTLUNIT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','NOANSWCTLUNIT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','NOANSWCTLUNIT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 707 */
{
  
  /* Eval('NVM-CCR-027','WRGANSWCTLUNIT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','WRGANSWCTLUNIT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','WRGANSWCTLUNIT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','WRGANSWCTLUNIT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','WRGANSWCTLUNIT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','WRGANSWCTLUNIT')*/
  
  /* Eval('NVM-CCR-008','WRGANSWCTLUNIT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','WRGANSWCTLUNIT')*/
  /* Eval('NVM-CCR-010','WRGANSWCTLUNIT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','WRGANSWCTLUNIT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','WRGANSWCTLUNIT')*/
  
  /* Eval('NvM-ICR-072','WRGANSWCTLUNIT')*/
  
  /* Eval('NVM-CCR-034','WRGANSWCTLUNIT')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','WRGANSWCTLUNIT')*/
  (uint16)0x586,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[593],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk707CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','WRGANSWCTLUNIT')*/
  /* Eval('NVM-CCR-015','WRGANSWCTLUNIT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_WrgAnswCtlUnit__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','WRGANSWCTLUNIT')*/
  /* Eval('NVM-CCR-014','WRGANSWCTLUNIT')*/
  /* Eval('NVM-CCR-018','WRGANSWCTLUNIT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','WRGANSWCTLUNIT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','WRGANSWCTLUNIT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','WRGANSWCTLUNIT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 708 */
{
  
  /* Eval('NVM-CCR-027','IMMOCODNOTREAD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','IMMOCODNOTREAD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','IMMOCODNOTREAD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','IMMOCODNOTREAD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','IMMOCODNOTREAD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','IMMOCODNOTREAD')*/
  
  /* Eval('NVM-CCR-008','IMMOCODNOTREAD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','IMMOCODNOTREAD')*/
  /* Eval('NVM-CCR-010','IMMOCODNOTREAD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','IMMOCODNOTREAD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','IMMOCODNOTREAD')*/
  
  /* Eval('NvM-ICR-072','IMMOCODNOTREAD')*/
  
  /* Eval('NVM-CCR-034','IMMOCODNOTREAD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','IMMOCODNOTREAD')*/
  (uint16)0x588,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[594],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk708CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','IMMOCODNOTREAD')*/
  /* Eval('NVM-CCR-015','IMMOCODNOTREAD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ImmoCodNotRead__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','IMMOCODNOTREAD')*/
  /* Eval('NVM-CCR-014','IMMOCODNOTREAD')*/
  /* Eval('NVM-CCR-018','IMMOCODNOTREAD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','IMMOCODNOTREAD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','IMMOCODNOTREAD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','IMMOCODNOTREAD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 709 */
{
  
  /* Eval('NVM-CCR-027','NOGAP_CKSTS')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','NOGAP_CKSTS')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','NOGAP_CKSTS')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','NOGAP_CKSTS')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','NOGAP_CKSTS')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','NOGAP_CKSTS')*/
  
  /* Eval('NVM-CCR-008','NOGAP_CKSTS')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','NOGAP_CKSTS')*/
  /* Eval('NVM-CCR-010','NOGAP_CKSTS')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','NOGAP_CKSTS')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','NOGAP_CKSTS')*/
  
  /* Eval('NvM-ICR-072','NOGAP_CKSTS')*/
  
  /* Eval('NVM-CCR-034','NOGAP_CKSTS')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','NOGAP_CKSTS')*/
  (uint16)0x58A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[595],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk709CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','NOGAP_CKSTS')*/
  /* Eval('NVM-CCR-015','NOGAP_CKSTS')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_NoGap_CkSts__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','NOGAP_CKSTS')*/
  /* Eval('NVM-CCR-014','NOGAP_CKSTS')*/
  /* Eval('NVM-CCR-018','NOGAP_CKSTS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','NOGAP_CKSTS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','NOGAP_CKSTS')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','NOGAP_CKSTS')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 710 */
{
  
  /* Eval('NVM-CCR-027','TOOTHCOH_CKSTS')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','TOOTHCOH_CKSTS')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','TOOTHCOH_CKSTS')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','TOOTHCOH_CKSTS')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','TOOTHCOH_CKSTS')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','TOOTHCOH_CKSTS')*/
  
  /* Eval('NVM-CCR-008','TOOTHCOH_CKSTS')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','TOOTHCOH_CKSTS')*/
  /* Eval('NVM-CCR-010','TOOTHCOH_CKSTS')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','TOOTHCOH_CKSTS')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','TOOTHCOH_CKSTS')*/
  
  /* Eval('NvM-ICR-072','TOOTHCOH_CKSTS')*/
  
  /* Eval('NVM-CCR-034','TOOTHCOH_CKSTS')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','TOOTHCOH_CKSTS')*/
  (uint16)0x58C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[596],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk710CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','TOOTHCOH_CKSTS')*/
  /* Eval('NVM-CCR-015','TOOTHCOH_CKSTS')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ToothCoh_CkSts__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','TOOTHCOH_CKSTS')*/
  /* Eval('NVM-CCR-014','TOOTHCOH_CKSTS')*/
  /* Eval('NVM-CCR-018','TOOTHCOH_CKSTS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','TOOTHCOH_CKSTS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','TOOTHCOH_CKSTS')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','TOOTHCOH_CKSTS')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 711 */
{
  
  /* Eval('NVM-CCR-027','HITOOTHCOH_CKSTS')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','HITOOTHCOH_CKSTS')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','HITOOTHCOH_CKSTS')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','HITOOTHCOH_CKSTS')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','HITOOTHCOH_CKSTS')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','HITOOTHCOH_CKSTS')*/
  
  /* Eval('NVM-CCR-008','HITOOTHCOH_CKSTS')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','HITOOTHCOH_CKSTS')*/
  /* Eval('NVM-CCR-010','HITOOTHCOH_CKSTS')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','HITOOTHCOH_CKSTS')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','HITOOTHCOH_CKSTS')*/
  
  /* Eval('NvM-ICR-072','HITOOTHCOH_CKSTS')*/
  
  /* Eval('NVM-CCR-034','HITOOTHCOH_CKSTS')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','HITOOTHCOH_CKSTS')*/
  (uint16)0x58E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[597],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk711CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','HITOOTHCOH_CKSTS')*/
  /* Eval('NVM-CCR-015','HITOOTHCOH_CKSTS')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_HiToothCoh_CkSts__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','HITOOTHCOH_CKSTS')*/
  /* Eval('NVM-CCR-014','HITOOTHCOH_CKSTS')*/
  /* Eval('NVM-CCR-018','HITOOTHCOH_CKSTS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','HITOOTHCOH_CKSTS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','HITOOTHCOH_CKSTS')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','HITOOTHCOH_CKSTS')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 712 */
{
  
  /* Eval('NVM-CCR-027','IUPRSYNT1')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','IUPRSYNT1')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','IUPRSYNT1')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','IUPRSYNT1')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','IUPRSYNT1')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','IUPRSYNT1')*/
  
  /* Eval('NVM-CCR-008','IUPRSYNT1')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','IUPRSYNT1')*/
  /* Eval('NVM-CCR-010','IUPRSYNT1')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','IUPRSYNT1')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','IUPRSYNT1')*/
  
  /* Eval('NvM-ICR-072','IUPRSYNT1')*/
  
  /* Eval('NVM-CCR-034','IUPRSYNT1')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','IUPRSYNT1')*/
  (uint16)0x590,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[598],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk712CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','IUPRSYNT1')*/
  /* Eval('NVM-CCR-015','IUPRSYNT1')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_IUPRSynt1__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','IUPRSYNT1')*/
  /* Eval('NVM-CCR-014','IUPRSYNT1')*/
  /* Eval('NVM-CCR-018','IUPRSYNT1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','IUPRSYNT1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','IUPRSYNT1')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','IUPRSYNT1')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 713 */
{
  
  /* Eval('NVM-CCR-027','IUPRSYNT2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','IUPRSYNT2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','IUPRSYNT2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','IUPRSYNT2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','IUPRSYNT2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','IUPRSYNT2')*/
  
  /* Eval('NVM-CCR-008','IUPRSYNT2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','IUPRSYNT2')*/
  /* Eval('NVM-CCR-010','IUPRSYNT2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','IUPRSYNT2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','IUPRSYNT2')*/
  
  /* Eval('NvM-ICR-072','IUPRSYNT2')*/
  
  /* Eval('NVM-CCR-034','IUPRSYNT2')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','IUPRSYNT2')*/
  (uint16)0x592,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[599],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk713CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','IUPRSYNT2')*/
  /* Eval('NVM-CCR-015','IUPRSYNT2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_IUPRSynt2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','IUPRSYNT2')*/
  /* Eval('NVM-CCR-014','IUPRSYNT2')*/
  /* Eval('NVM-CCR-018','IUPRSYNT2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','IUPRSYNT2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','IUPRSYNT2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','IUPRSYNT2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 714 */
{
  
  /* Eval('NVM-CCR-027','IUPRSYNT3')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','IUPRSYNT3')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','IUPRSYNT3')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','IUPRSYNT3')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','IUPRSYNT3')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','IUPRSYNT3')*/
  
  /* Eval('NVM-CCR-008','IUPRSYNT3')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','IUPRSYNT3')*/
  /* Eval('NVM-CCR-010','IUPRSYNT3')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','IUPRSYNT3')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','IUPRSYNT3')*/
  
  /* Eval('NvM-ICR-072','IUPRSYNT3')*/
  
  /* Eval('NVM-CCR-034','IUPRSYNT3')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','IUPRSYNT3')*/
  (uint16)0x594,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[600],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk714CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','IUPRSYNT3')*/
  /* Eval('NVM-CCR-015','IUPRSYNT3')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_IUPRSynt3__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','IUPRSYNT3')*/
  /* Eval('NVM-CCR-014','IUPRSYNT3')*/
  /* Eval('NVM-CCR-018','IUPRSYNT3')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','IUPRSYNT3')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','IUPRSYNT3')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','IUPRSYNT3')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 715 */
{
  
  /* Eval('NVM-CCR-027','SFTYCHKPT_PFCMNG')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SFTYCHKPT_PFCMNG')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SFTYCHKPT_PFCMNG')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SFTYCHKPT_PFCMNG')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SFTYCHKPT_PFCMNG')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SFTYCHKPT_PFCMNG')*/
  
  /* Eval('NVM-CCR-008','SFTYCHKPT_PFCMNG')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SFTYCHKPT_PFCMNG')*/
  /* Eval('NVM-CCR-010','SFTYCHKPT_PFCMNG')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SFTYCHKPT_PFCMNG')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SFTYCHKPT_PFCMNG')*/
  
  /* Eval('NvM-ICR-072','SFTYCHKPT_PFCMNG')*/
  
  /* Eval('NVM-CCR-034','SFTYCHKPT_PFCMNG')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SFTYCHKPT_PFCMNG')*/
  (uint16)0x596,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[601],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk715CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SFTYCHKPT_PFCMNG')*/
  /* Eval('NVM-CCR-015','SFTYCHKPT_PFCMNG')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_SftyChkPt_PfcMng__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SFTYCHKPT_PFCMNG')*/
  /* Eval('NVM-CCR-014','SFTYCHKPT_PFCMNG')*/
  /* Eval('NVM-CCR-018','SFTYCHKPT_PFCMNG')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SFTYCHKPT_PFCMNG')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SFTYCHKPT_PFCMNG')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SFTYCHKPT_PFCMNG')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 716 */
{
  
  /* Eval('NVM-CCR-027','IRVSTT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','IRVSTT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','IRVSTT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','IRVSTT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','IRVSTT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','IRVSTT')*/
  
  /* Eval('NVM-CCR-008','IRVSTT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','IRVSTT')*/
  /* Eval('NVM-CCR-010','IRVSTT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','IRVSTT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','IRVSTT')*/
  
  /* Eval('NvM-ICR-072','IRVSTT')*/
  
  /* Eval('NVM-CCR-034','IRVSTT')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','IRVSTT')*/
  (uint16)0x598,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[602],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk716CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','IRVSTT')*/
  /* Eval('NVM-CCR-015','IRVSTT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_IrvSTT__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','IRVSTT')*/
  /* Eval('NVM-CCR-014','IRVSTT')*/
  /* Eval('NVM-CCR-018','IRVSTT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','IRVSTT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','IRVSTT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','IRVSTT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 717 */
{
  
  /* Eval('NVM-CCR-027','RVLIH')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','RVLIH')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','RVLIH')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','RVLIH')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','RVLIH')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','RVLIH')*/
  
  /* Eval('NVM-CCR-008','RVLIH')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','RVLIH')*/
  /* Eval('NVM-CCR-010','RVLIH')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','RVLIH')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','RVLIH')*/
  
  /* Eval('NvM-ICR-072','RVLIH')*/
  
  /* Eval('NVM-CCR-034','RVLIH')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','RVLIH')*/
  (uint16)0x59A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[603],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk717CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','RVLIH')*/
  /* Eval('NVM-CCR-015','RVLIH')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_RvLih__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','RVLIH')*/
  /* Eval('NVM-CCR-014','RVLIH')*/
  /* Eval('NVM-CCR-018','RVLIH')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','RVLIH')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','RVLIH')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','RVLIH')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 718 */
{
  
  /* Eval('NVM-CCR-027','IRVVSCTL')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','IRVVSCTL')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','IRVVSCTL')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','IRVVSCTL')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','IRVVSCTL')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','IRVVSCTL')*/
  
  /* Eval('NVM-CCR-008','IRVVSCTL')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','IRVVSCTL')*/
  /* Eval('NVM-CCR-010','IRVVSCTL')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','IRVVSCTL')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','IRVVSCTL')*/
  
  /* Eval('NvM-ICR-072','IRVVSCTL')*/
  
  /* Eval('NVM-CCR-034','IRVVSCTL')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','IRVVSCTL')*/
  (uint16)0x59C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[604],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk718CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','IRVVSCTL')*/
  /* Eval('NVM-CCR-015','IRVVSCTL')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_IrvVSCtl__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','IRVVSCTL')*/
  /* Eval('NVM-CCR-014','IRVVSCTL')*/
  /* Eval('NVM-CCR-018','IRVVSCTL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','IRVVSCTL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','IRVVSCTL')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','IRVVSCTL')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 719 */
{
  
  /* Eval('NVM-CCR-027','INHCHKINITSFTY')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INHCHKINITSFTY')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INHCHKINITSFTY')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INHCHKINITSFTY')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INHCHKINITSFTY')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INHCHKINITSFTY')*/
  
  /* Eval('NVM-CCR-008','INHCHKINITSFTY')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INHCHKINITSFTY')*/
  /* Eval('NVM-CCR-010','INHCHKINITSFTY')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INHCHKINITSFTY')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INHCHKINITSFTY')*/
  
  /* Eval('NvM-ICR-072','INHCHKINITSFTY')*/
  
  /* Eval('NVM-CCR-034','INHCHKINITSFTY')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INHCHKINITSFTY')*/
  (uint16)0x59E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[605],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk719CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INHCHKINITSFTY')*/
  /* Eval('NVM-CCR-015','INHCHKINITSFTY')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InhChkInitSfty__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INHCHKINITSFTY')*/
  /* Eval('NVM-CCR-014','INHCHKINITSFTY')*/
  /* Eval('NVM-CCR-018','INHCHKINITSFTY')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INHCHKINITSFTY')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INHCHKINITSFTY')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INHCHKINITSFTY')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 720 */
{
  
  /* Eval('NVM-CCR-027','DRVTRA')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','DRVTRA')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','DRVTRA')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','DRVTRA')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','DRVTRA')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','DRVTRA')*/
  
  /* Eval('NVM-CCR-008','DRVTRA')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','DRVTRA')*/
  /* Eval('NVM-CCR-010','DRVTRA')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','DRVTRA')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','DRVTRA')*/
  
  /* Eval('NvM-ICR-072','DRVTRA')*/
  
  /* Eval('NVM-CCR-034','DRVTRA')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','DRVTRA')*/
  (uint16)0x5A0,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[606],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk720CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','DRVTRA')*/
  /* Eval('NVM-CCR-015','DRVTRA')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_DrvTra__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','DRVTRA')*/
  /* Eval('NVM-CCR-014','DRVTRA')*/
  /* Eval('NVM-CCR-018','DRVTRA')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','DRVTRA')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','DRVTRA')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','DRVTRA')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 721 */
{
  
  /* Eval('NVM-CCR-027','INHENGSTOPSTT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INHENGSTOPSTT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INHENGSTOPSTT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INHENGSTOPSTT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INHENGSTOPSTT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INHENGSTOPSTT')*/
  
  /* Eval('NVM-CCR-008','INHENGSTOPSTT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INHENGSTOPSTT')*/
  /* Eval('NVM-CCR-010','INHENGSTOPSTT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INHENGSTOPSTT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INHENGSTOPSTT')*/
  
  /* Eval('NvM-ICR-072','INHENGSTOPSTT')*/
  
  /* Eval('NVM-CCR-034','INHENGSTOPSTT')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INHENGSTOPSTT')*/
  (uint16)0x5A2,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[607],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk721CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INHENGSTOPSTT')*/
  /* Eval('NVM-CCR-015','INHENGSTOPSTT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InhEngStopSTT__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INHENGSTOPSTT')*/
  /* Eval('NVM-CCR-014','INHENGSTOPSTT')*/
  /* Eval('NVM-CCR-018','INHENGSTOPSTT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INHENGSTOPSTT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INHENGSTOPSTT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INHENGSTOPSTT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 722 */
{
  
  /* Eval('NVM-CCR-027','IRVECU')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','IRVECU')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','IRVECU')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','IRVECU')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','IRVECU')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','IRVECU')*/
  
  /* Eval('NVM-CCR-008','IRVECU')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','IRVECU')*/
  /* Eval('NVM-CCR-010','IRVECU')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','IRVECU')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','IRVECU')*/
  
  /* Eval('NvM-ICR-072','IRVECU')*/
  
  /* Eval('NVM-CCR-034','IRVECU')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','IRVECU')*/
  (uint16)0x5A4,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[608],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk722CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','IRVECU')*/
  /* Eval('NVM-CCR-015','IRVECU')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_IrvECU__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','IRVECU')*/
  /* Eval('NVM-CCR-014','IRVECU')*/
  /* Eval('NVM-CCR-018','IRVECU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','IRVECU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','IRVECU')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','IRVECU')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 723 */
{
  
  /* Eval('NVM-CCR-027','IRVEM')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','IRVEM')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','IRVEM')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','IRVEM')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','IRVEM')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','IRVEM')*/
  
  /* Eval('NVM-CCR-008','IRVEM')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','IRVEM')*/
  /* Eval('NVM-CCR-010','IRVEM')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','IRVEM')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','IRVEM')*/
  
  /* Eval('NvM-ICR-072','IRVEM')*/
  
  /* Eval('NVM-CCR-034','IRVEM')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','IRVEM')*/
  (uint16)0x5A6,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[609],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk723CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','IRVEM')*/
  /* Eval('NVM-CCR-015','IRVEM')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_IrvEM__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','IRVEM')*/
  /* Eval('NVM-CCR-014','IRVEM')*/
  /* Eval('NVM-CCR-018','IRVEM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','IRVEM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','IRVEM')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','IRVEM')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 724 */
{
  
  /* Eval('NVM-CCR-027','COMSPI_CPU')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','COMSPI_CPU')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','COMSPI_CPU')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','COMSPI_CPU')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','COMSPI_CPU')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','COMSPI_CPU')*/
  
  /* Eval('NVM-CCR-008','COMSPI_CPU')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','COMSPI_CPU')*/
  /* Eval('NVM-CCR-010','COMSPI_CPU')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','COMSPI_CPU')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','COMSPI_CPU')*/
  
  /* Eval('NvM-ICR-072','COMSPI_CPU')*/
  
  /* Eval('NVM-CCR-034','COMSPI_CPU')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','COMSPI_CPU')*/
  (uint16)0x5A8,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[610],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk724CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','COMSPI_CPU')*/
  /* Eval('NVM-CCR-015','COMSPI_CPU')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ComSpi_Cpu__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','COMSPI_CPU')*/
  /* Eval('NVM-CCR-014','COMSPI_CPU')*/
  /* Eval('NVM-CCR-018','COMSPI_CPU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','COMSPI_CPU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','COMSPI_CPU')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','COMSPI_CPU')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 725 */
{
  
  /* Eval('NVM-CCR-027','COMTOUT_CPU')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','COMTOUT_CPU')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','COMTOUT_CPU')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','COMTOUT_CPU')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','COMTOUT_CPU')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','COMTOUT_CPU')*/
  
  /* Eval('NVM-CCR-008','COMTOUT_CPU')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','COMTOUT_CPU')*/
  /* Eval('NVM-CCR-010','COMTOUT_CPU')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','COMTOUT_CPU')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','COMTOUT_CPU')*/
  
  /* Eval('NvM-ICR-072','COMTOUT_CPU')*/
  
  /* Eval('NVM-CCR-034','COMTOUT_CPU')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','COMTOUT_CPU')*/
  (uint16)0x5AA,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[611],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk725CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','COMTOUT_CPU')*/
  /* Eval('NVM-CCR-015','COMTOUT_CPU')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ComTout_Cpu__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','COMTOUT_CPU')*/
  /* Eval('NVM-CCR-014','COMTOUT_CPU')*/
  /* Eval('NVM-CCR-018','COMTOUT_CPU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','COMTOUT_CPU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','COMTOUT_CPU')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','COMTOUT_CPU')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 726 */
{
  
  /* Eval('NVM-CCR-027','SYNCMON_CPU')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SYNCMON_CPU')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SYNCMON_CPU')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SYNCMON_CPU')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SYNCMON_CPU')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SYNCMON_CPU')*/
  
  /* Eval('NVM-CCR-008','SYNCMON_CPU')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SYNCMON_CPU')*/
  /* Eval('NVM-CCR-010','SYNCMON_CPU')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SYNCMON_CPU')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SYNCMON_CPU')*/
  
  /* Eval('NvM-ICR-072','SYNCMON_CPU')*/
  
  /* Eval('NVM-CCR-034','SYNCMON_CPU')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SYNCMON_CPU')*/
  (uint16)0x5AC,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[612],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk726CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SYNCMON_CPU')*/
  /* Eval('NVM-CCR-015','SYNCMON_CPU')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_SyncMon_Cpu__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SYNCMON_CPU')*/
  /* Eval('NVM-CCR-014','SYNCMON_CPU')*/
  /* Eval('NVM-CCR-018','SYNCMON_CPU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SYNCMON_CPU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SYNCMON_CPU')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SYNCMON_CPU')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 727 */
{
  
  /* Eval('NVM-CCR-027','ACCP_CPU')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ACCP_CPU')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ACCP_CPU')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ACCP_CPU')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ACCP_CPU')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ACCP_CPU')*/
  
  /* Eval('NVM-CCR-008','ACCP_CPU')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ACCP_CPU')*/
  /* Eval('NVM-CCR-010','ACCP_CPU')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ACCP_CPU')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ACCP_CPU')*/
  
  /* Eval('NvM-ICR-072','ACCP_CPU')*/
  
  /* Eval('NVM-CCR-034','ACCP_CPU')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ACCP_CPU')*/
  (uint16)0x5AE,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[613],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk727CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ACCP_CPU')*/
  /* Eval('NVM-CCR-015','ACCP_CPU')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_AccP_Cpu__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ACCP_CPU')*/
  /* Eval('NVM-CCR-014','ACCP_CPU')*/
  /* Eval('NVM-CCR-018','ACCP_CPU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ACCP_CPU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ACCP_CPU')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ACCP_CPU')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 728 */
{
  
  /* Eval('NVM-CCR-027','THR_CPU')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','THR_CPU')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','THR_CPU')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','THR_CPU')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','THR_CPU')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','THR_CPU')*/
  
  /* Eval('NVM-CCR-008','THR_CPU')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','THR_CPU')*/
  /* Eval('NVM-CCR-010','THR_CPU')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','THR_CPU')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','THR_CPU')*/
  
  /* Eval('NvM-ICR-072','THR_CPU')*/
  
  /* Eval('NVM-CCR-034','THR_CPU')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','THR_CPU')*/
  (uint16)0x5B0,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[614],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk728CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','THR_CPU')*/
  /* Eval('NVM-CCR-015','THR_CPU')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Thr_Cpu__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','THR_CPU')*/
  /* Eval('NVM-CCR-014','THR_CPU')*/
  /* Eval('NVM-CCR-018','THR_CPU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','THR_CPU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','THR_CPU')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','THR_CPU')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 729 */
{
  
  /* Eval('NVM-CCR-027','CLK_CPU')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CLK_CPU')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CLK_CPU')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CLK_CPU')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CLK_CPU')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CLK_CPU')*/
  
  /* Eval('NVM-CCR-008','CLK_CPU')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CLK_CPU')*/
  /* Eval('NVM-CCR-010','CLK_CPU')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CLK_CPU')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CLK_CPU')*/
  
  /* Eval('NvM-ICR-072','CLK_CPU')*/
  
  /* Eval('NVM-CCR-034','CLK_CPU')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CLK_CPU')*/
  (uint16)0x5B2,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[615],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk729CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CLK_CPU')*/
  /* Eval('NVM-CCR-015','CLK_CPU')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Clk_Cpu__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CLK_CPU')*/
  /* Eval('NVM-CCR-014','CLK_CPU')*/
  /* Eval('NVM-CCR-018','CLK_CPU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CLK_CPU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CLK_CPU')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CLK_CPU')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 730 */
{
  
  /* Eval('NVM-CCR-027','ALGO_CPU')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ALGO_CPU')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ALGO_CPU')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ALGO_CPU')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ALGO_CPU')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ALGO_CPU')*/
  
  /* Eval('NVM-CCR-008','ALGO_CPU')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ALGO_CPU')*/
  /* Eval('NVM-CCR-010','ALGO_CPU')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ALGO_CPU')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ALGO_CPU')*/
  
  /* Eval('NvM-ICR-072','ALGO_CPU')*/
  
  /* Eval('NVM-CCR-034','ALGO_CPU')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ALGO_CPU')*/
  (uint16)0x5B4,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[616],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk730CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ALGO_CPU')*/
  /* Eval('NVM-CCR-015','ALGO_CPU')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Algo_Cpu__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ALGO_CPU')*/
  /* Eval('NVM-CCR-014','ALGO_CPU')*/
  /* Eval('NVM-CCR-018','ALGO_CPU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ALGO_CPU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ALGO_CPU')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ALGO_CPU')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 731 */
{
  
  /* Eval('NVM-CCR-027','COMSPI_CPUSFTY')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','COMSPI_CPUSFTY')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','COMSPI_CPUSFTY')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','COMSPI_CPUSFTY')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','COMSPI_CPUSFTY')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','COMSPI_CPUSFTY')*/
  
  /* Eval('NVM-CCR-008','COMSPI_CPUSFTY')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','COMSPI_CPUSFTY')*/
  /* Eval('NVM-CCR-010','COMSPI_CPUSFTY')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','COMSPI_CPUSFTY')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','COMSPI_CPUSFTY')*/
  
  /* Eval('NvM-ICR-072','COMSPI_CPUSFTY')*/
  
  /* Eval('NVM-CCR-034','COMSPI_CPUSFTY')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','COMSPI_CPUSFTY')*/
  (uint16)0x5B6,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[617],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk731CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','COMSPI_CPUSFTY')*/
  /* Eval('NVM-CCR-015','COMSPI_CPUSFTY')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ComSpi_CpuSfty__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','COMSPI_CPUSFTY')*/
  /* Eval('NVM-CCR-014','COMSPI_CPUSFTY')*/
  /* Eval('NVM-CCR-018','COMSPI_CPUSFTY')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','COMSPI_CPUSFTY')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','COMSPI_CPUSFTY')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','COMSPI_CPUSFTY')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 732 */
{
  
  /* Eval('NVM-CCR-027','COMTOUT_CPUSFTY')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','COMTOUT_CPUSFTY')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','COMTOUT_CPUSFTY')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','COMTOUT_CPUSFTY')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','COMTOUT_CPUSFTY')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','COMTOUT_CPUSFTY')*/
  
  /* Eval('NVM-CCR-008','COMTOUT_CPUSFTY')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','COMTOUT_CPUSFTY')*/
  /* Eval('NVM-CCR-010','COMTOUT_CPUSFTY')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','COMTOUT_CPUSFTY')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','COMTOUT_CPUSFTY')*/
  
  /* Eval('NvM-ICR-072','COMTOUT_CPUSFTY')*/
  
  /* Eval('NVM-CCR-034','COMTOUT_CPUSFTY')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','COMTOUT_CPUSFTY')*/
  (uint16)0x5B8,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[618],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk732CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','COMTOUT_CPUSFTY')*/
  /* Eval('NVM-CCR-015','COMTOUT_CPUSFTY')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ComTout_CpuSfty__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','COMTOUT_CPUSFTY')*/
  /* Eval('NVM-CCR-014','COMTOUT_CPUSFTY')*/
  /* Eval('NVM-CCR-018','COMTOUT_CPUSFTY')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','COMTOUT_CPUSFTY')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','COMTOUT_CPUSFTY')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','COMTOUT_CPUSFTY')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 733 */
{
  
  /* Eval('NVM-CCR-027','SYNCMON_CPUSFTY')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SYNCMON_CPUSFTY')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SYNCMON_CPUSFTY')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SYNCMON_CPUSFTY')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SYNCMON_CPUSFTY')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SYNCMON_CPUSFTY')*/
  
  /* Eval('NVM-CCR-008','SYNCMON_CPUSFTY')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SYNCMON_CPUSFTY')*/
  /* Eval('NVM-CCR-010','SYNCMON_CPUSFTY')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SYNCMON_CPUSFTY')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SYNCMON_CPUSFTY')*/
  
  /* Eval('NvM-ICR-072','SYNCMON_CPUSFTY')*/
  
  /* Eval('NVM-CCR-034','SYNCMON_CPUSFTY')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SYNCMON_CPUSFTY')*/
  (uint16)0x5BA,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[619],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk733CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SYNCMON_CPUSFTY')*/
  /* Eval('NVM-CCR-015','SYNCMON_CPUSFTY')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_SyncMon_CpuSfty__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SYNCMON_CPUSFTY')*/
  /* Eval('NVM-CCR-014','SYNCMON_CPUSFTY')*/
  /* Eval('NVM-CCR-018','SYNCMON_CPUSFTY')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SYNCMON_CPUSFTY')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SYNCMON_CPUSFTY')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SYNCMON_CPUSFTY')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 734 */
{
  
  /* Eval('NVM-CCR-027','CLK_CPUSFTY')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CLK_CPUSFTY')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CLK_CPUSFTY')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CLK_CPUSFTY')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CLK_CPUSFTY')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CLK_CPUSFTY')*/
  
  /* Eval('NVM-CCR-008','CLK_CPUSFTY')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CLK_CPUSFTY')*/
  /* Eval('NVM-CCR-010','CLK_CPUSFTY')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CLK_CPUSFTY')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CLK_CPUSFTY')*/
  
  /* Eval('NvM-ICR-072','CLK_CPUSFTY')*/
  
  /* Eval('NVM-CCR-034','CLK_CPUSFTY')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CLK_CPUSFTY')*/
  (uint16)0x5BC,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[620],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk734CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CLK_CPUSFTY')*/
  /* Eval('NVM-CCR-015','CLK_CPUSFTY')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Clk_CpuSfty__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CLK_CPUSFTY')*/
  /* Eval('NVM-CCR-014','CLK_CPUSFTY')*/
  /* Eval('NVM-CCR-018','CLK_CPUSFTY')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CLK_CPUSFTY')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CLK_CPUSFTY')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CLK_CPUSFTY')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 735 */
{
  
  /* Eval('NVM-CCR-027','ALGO_CPUSFTY')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ALGO_CPUSFTY')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ALGO_CPUSFTY')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ALGO_CPUSFTY')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ALGO_CPUSFTY')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ALGO_CPUSFTY')*/
  
  /* Eval('NVM-CCR-008','ALGO_CPUSFTY')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ALGO_CPUSFTY')*/
  /* Eval('NVM-CCR-010','ALGO_CPUSFTY')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ALGO_CPUSFTY')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ALGO_CPUSFTY')*/
  
  /* Eval('NvM-ICR-072','ALGO_CPUSFTY')*/
  
  /* Eval('NVM-CCR-034','ALGO_CPUSFTY')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ALGO_CPUSFTY')*/
  (uint16)0x5BE,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[621],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk735CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ALGO_CPUSFTY')*/
  /* Eval('NVM-CCR-015','ALGO_CPUSFTY')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Algo_CpuSfty__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ALGO_CPUSFTY')*/
  /* Eval('NVM-CCR-014','ALGO_CPUSFTY')*/
  /* Eval('NVM-CCR-018','ALGO_CPUSFTY')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ALGO_CPUSFTY')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ALGO_CPUSFTY')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ALGO_CPUSFTY')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 736 */
{
  
  /* Eval('NVM-CCR-027','CKSROM_CPUSFTY')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CKSROM_CPUSFTY')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CKSROM_CPUSFTY')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CKSROM_CPUSFTY')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CKSROM_CPUSFTY')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CKSROM_CPUSFTY')*/
  
  /* Eval('NVM-CCR-008','CKSROM_CPUSFTY')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CKSROM_CPUSFTY')*/
  /* Eval('NVM-CCR-010','CKSROM_CPUSFTY')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CKSROM_CPUSFTY')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CKSROM_CPUSFTY')*/
  
  /* Eval('NvM-ICR-072','CKSROM_CPUSFTY')*/
  
  /* Eval('NVM-CCR-034','CKSROM_CPUSFTY')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CKSROM_CPUSFTY')*/
  (uint16)0x5C0,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[622],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk736CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CKSROM_CPUSFTY')*/
  /* Eval('NVM-CCR-015','CKSROM_CPUSFTY')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_CksRom_CpuSfty__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CKSROM_CPUSFTY')*/
  /* Eval('NVM-CCR-014','CKSROM_CPUSFTY')*/
  /* Eval('NVM-CCR-018','CKSROM_CPUSFTY')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CKSROM_CPUSFTY')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CKSROM_CPUSFTY')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CKSROM_CPUSFTY')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 737 */
{
  
  /* Eval('NVM-CCR-027','DEGMOD_CPUSFTY')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','DEGMOD_CPUSFTY')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','DEGMOD_CPUSFTY')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','DEGMOD_CPUSFTY')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','DEGMOD_CPUSFTY')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','DEGMOD_CPUSFTY')*/
  
  /* Eval('NVM-CCR-008','DEGMOD_CPUSFTY')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','DEGMOD_CPUSFTY')*/
  /* Eval('NVM-CCR-010','DEGMOD_CPUSFTY')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','DEGMOD_CPUSFTY')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','DEGMOD_CPUSFTY')*/
  
  /* Eval('NvM-ICR-072','DEGMOD_CPUSFTY')*/
  
  /* Eval('NVM-CCR-034','DEGMOD_CPUSFTY')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','DEGMOD_CPUSFTY')*/
  (uint16)0x5C2,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[623],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk737CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','DEGMOD_CPUSFTY')*/
  /* Eval('NVM-CCR-015','DEGMOD_CPUSFTY')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_DegMod_CpuSfty__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','DEGMOD_CPUSFTY')*/
  /* Eval('NVM-CCR-014','DEGMOD_CPUSFTY')*/
  /* Eval('NVM-CCR-018','DEGMOD_CPUSFTY')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','DEGMOD_CPUSFTY')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','DEGMOD_CPUSFTY')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','DEGMOD_CPUSFTY')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 738 */
{
  
  /* Eval('NVM-CCR-027','HI_AENG')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','HI_AENG')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','HI_AENG')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','HI_AENG')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','HI_AENG')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','HI_AENG')*/
  
  /* Eval('NVM-CCR-008','HI_AENG')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','HI_AENG')*/
  /* Eval('NVM-CCR-010','HI_AENG')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','HI_AENG')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','HI_AENG')*/
  
  /* Eval('NvM-ICR-072','HI_AENG')*/
  
  /* Eval('NVM-CCR-034','HI_AENG')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','HI_AENG')*/
  (uint16)0x5C4,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[624],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk738CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','HI_AENG')*/
  /* Eval('NVM-CCR-015','HI_AENG')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Hi_aEng__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','HI_AENG')*/
  /* Eval('NVM-CCR-014','HI_AENG')*/
  /* Eval('NVM-CCR-018','HI_AENG')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','HI_AENG')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','HI_AENG')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','HI_AENG')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 739 */
{
  
  /* Eval('NVM-CCR-027','HI_NENG')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','HI_NENG')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','HI_NENG')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','HI_NENG')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','HI_NENG')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','HI_NENG')*/
  
  /* Eval('NVM-CCR-008','HI_NENG')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','HI_NENG')*/
  /* Eval('NVM-CCR-010','HI_NENG')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','HI_NENG')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','HI_NENG')*/
  
  /* Eval('NvM-ICR-072','HI_NENG')*/
  
  /* Eval('NVM-CCR-034','HI_NENG')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','HI_NENG')*/
  (uint16)0x5C6,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[625],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk739CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','HI_NENG')*/
  /* Eval('NVM-CCR-015','HI_NENG')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Hi_nEng__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','HI_NENG')*/
  /* Eval('NVM-CCR-014','HI_NENG')*/
  /* Eval('NVM-CCR-018','HI_NENG')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','HI_NENG')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','HI_NENG')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','HI_NENG')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 740 */
{
  
  /* Eval('NVM-CCR-027','DISTSIG')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','DISTSIG')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','DISTSIG')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','DISTSIG')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','DISTSIG')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','DISTSIG')*/
  
  /* Eval('NVM-CCR-008','DISTSIG')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','DISTSIG')*/
  /* Eval('NVM-CCR-010','DISTSIG')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','DISTSIG')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','DISTSIG')*/
  
  /* Eval('NvM-ICR-072','DISTSIG')*/
  
  /* Eval('NVM-CCR-034','DISTSIG')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','DISTSIG')*/
  (uint16)0x5C8,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[626],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk740CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','DISTSIG')*/
  /* Eval('NVM-CCR-015','DISTSIG')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_DistSig__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','DISTSIG')*/
  /* Eval('NVM-CCR-014','DISTSIG')*/
  /* Eval('NVM-CCR-018','DISTSIG')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','DISTSIG')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','DISTSIG')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','DISTSIG')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 741 */
{
  
  /* Eval('NVM-CCR-027','COH_INCM')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','COH_INCM')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','COH_INCM')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','COH_INCM')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','COH_INCM')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','COH_INCM')*/
  
  /* Eval('NVM-CCR-008','COH_INCM')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','COH_INCM')*/
  /* Eval('NVM-CCR-010','COH_INCM')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','COH_INCM')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','COH_INCM')*/
  
  /* Eval('NvM-ICR-072','COH_INCM')*/
  
  /* Eval('NVM-CCR-034','COH_INCM')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','COH_INCM')*/
  (uint16)0x5CA,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[627],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk741CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','COH_INCM')*/
  /* Eval('NVM-CCR-015','COH_INCM')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Coh_InCm__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','COH_INCM')*/
  /* Eval('NVM-CCR-014','COH_INCM')*/
  /* Eval('NVM-CCR-018','COH_INCM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','COH_INCM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','COH_INCM')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','COH_INCM')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 742 */
{
  
  /* Eval('NVM-CCR-027','COH_EXCM')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','COH_EXCM')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','COH_EXCM')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','COH_EXCM')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','COH_EXCM')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','COH_EXCM')*/
  
  /* Eval('NVM-CCR-008','COH_EXCM')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','COH_EXCM')*/
  /* Eval('NVM-CCR-010','COH_EXCM')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','COH_EXCM')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','COH_EXCM')*/
  
  /* Eval('NvM-ICR-072','COH_EXCM')*/
  
  /* Eval('NVM-CCR-034','COH_EXCM')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','COH_EXCM')*/
  (uint16)0x5CC,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[628],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk742CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','COH_EXCM')*/
  /* Eval('NVM-CCR-015','COH_EXCM')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Coh_ExCm__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','COH_EXCM')*/
  /* Eval('NVM-CCR-014','COH_EXCM')*/
  /* Eval('NVM-CCR-018','COH_EXCM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','COH_EXCM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','COH_EXCM')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','COH_EXCM')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 743 */
{
  
  /* Eval('NVM-CCR-027','ENGSPDCOHCK')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ENGSPDCOHCK')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ENGSPDCOHCK')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ENGSPDCOHCK')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ENGSPDCOHCK')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ENGSPDCOHCK')*/
  
  /* Eval('NVM-CCR-008','ENGSPDCOHCK')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ENGSPDCOHCK')*/
  /* Eval('NVM-CCR-010','ENGSPDCOHCK')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ENGSPDCOHCK')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ENGSPDCOHCK')*/
  
  /* Eval('NvM-ICR-072','ENGSPDCOHCK')*/
  
  /* Eval('NVM-CCR-034','ENGSPDCOHCK')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ENGSPDCOHCK')*/
  (uint16)0x5CE,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[629],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk743CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ENGSPDCOHCK')*/
  /* Eval('NVM-CCR-015','ENGSPDCOHCK')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_EngSpdCohCk__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ENGSPDCOHCK')*/
  /* Eval('NVM-CCR-014','ENGSPDCOHCK')*/
  /* Eval('NVM-CCR-018','ENGSPDCOHCK')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ENGSPDCOHCK')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ENGSPDCOHCK')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ENGSPDCOHCK')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 744 */
{
  
  /* Eval('NVM-CCR-027','ENGSPDCOHINCM')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ENGSPDCOHINCM')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ENGSPDCOHINCM')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ENGSPDCOHINCM')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ENGSPDCOHINCM')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ENGSPDCOHINCM')*/
  
  /* Eval('NVM-CCR-008','ENGSPDCOHINCM')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ENGSPDCOHINCM')*/
  /* Eval('NVM-CCR-010','ENGSPDCOHINCM')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ENGSPDCOHINCM')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ENGSPDCOHINCM')*/
  
  /* Eval('NvM-ICR-072','ENGSPDCOHINCM')*/
  
  /* Eval('NVM-CCR-034','ENGSPDCOHINCM')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ENGSPDCOHINCM')*/
  (uint16)0x5D0,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[630],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk744CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ENGSPDCOHINCM')*/
  /* Eval('NVM-CCR-015','ENGSPDCOHINCM')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_EngSpdCohInCm__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ENGSPDCOHINCM')*/
  /* Eval('NVM-CCR-014','ENGSPDCOHINCM')*/
  /* Eval('NVM-CCR-018','ENGSPDCOHINCM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ENGSPDCOHINCM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ENGSPDCOHINCM')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ENGSPDCOHINCM')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 745 */
{
  
  /* Eval('NVM-CCR-027','ENGSPDCOHEXCM')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ENGSPDCOHEXCM')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ENGSPDCOHEXCM')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ENGSPDCOHEXCM')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ENGSPDCOHEXCM')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ENGSPDCOHEXCM')*/
  
  /* Eval('NVM-CCR-008','ENGSPDCOHEXCM')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ENGSPDCOHEXCM')*/
  /* Eval('NVM-CCR-010','ENGSPDCOHEXCM')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ENGSPDCOHEXCM')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ENGSPDCOHEXCM')*/
  
  /* Eval('NvM-ICR-072','ENGSPDCOHEXCM')*/
  
  /* Eval('NVM-CCR-034','ENGSPDCOHEXCM')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ENGSPDCOHEXCM')*/
  (uint16)0x5D2,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[631],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk745CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ENGSPDCOHEXCM')*/
  /* Eval('NVM-CCR-015','ENGSPDCOHEXCM')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_EngSpdCohExCm__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ENGSPDCOHEXCM')*/
  /* Eval('NVM-CCR-014','ENGSPDCOHEXCM')*/
  /* Eval('NVM-CCR-018','ENGSPDCOHEXCM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ENGSPDCOHEXCM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ENGSPDCOHEXCM')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ENGSPDCOHEXCM')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 746 */
{
  
  /* Eval('NVM-CCR-027','NOSIGCK')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','NOSIGCK')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','NOSIGCK')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','NOSIGCK')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','NOSIGCK')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','NOSIGCK')*/
  
  /* Eval('NVM-CCR-008','NOSIGCK')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','NOSIGCK')*/
  /* Eval('NVM-CCR-010','NOSIGCK')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','NOSIGCK')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','NOSIGCK')*/
  
  /* Eval('NvM-ICR-072','NOSIGCK')*/
  
  /* Eval('NVM-CCR-034','NOSIGCK')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','NOSIGCK')*/
  (uint16)0x5D4,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[632],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk746CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','NOSIGCK')*/
  /* Eval('NVM-CCR-015','NOSIGCK')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_NoSigCk__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','NOSIGCK')*/
  /* Eval('NVM-CCR-014','NOSIGCK')*/
  /* Eval('NVM-CCR-018','NOSIGCK')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','NOSIGCK')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','NOSIGCK')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','NOSIGCK')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 747 */
{
  
  /* Eval('NVM-CCR-027','SIGLOSSCK')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SIGLOSSCK')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SIGLOSSCK')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SIGLOSSCK')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SIGLOSSCK')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SIGLOSSCK')*/
  
  /* Eval('NVM-CCR-008','SIGLOSSCK')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SIGLOSSCK')*/
  /* Eval('NVM-CCR-010','SIGLOSSCK')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SIGLOSSCK')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SIGLOSSCK')*/
  
  /* Eval('NvM-ICR-072','SIGLOSSCK')*/
  
  /* Eval('NVM-CCR-034','SIGLOSSCK')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SIGLOSSCK')*/
  (uint16)0x5D6,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[633],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk747CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SIGLOSSCK')*/
  /* Eval('NVM-CCR-015','SIGLOSSCK')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_SigLossCk__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SIGLOSSCK')*/
  /* Eval('NVM-CCR-014','SIGLOSSCK')*/
  /* Eval('NVM-CCR-018','SIGLOSSCK')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SIGLOSSCK')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SIGLOSSCK')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SIGLOSSCK')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 748 */
{
  
  /* Eval('NVM-CCR-027','NOSIGINCM')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','NOSIGINCM')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','NOSIGINCM')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','NOSIGINCM')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','NOSIGINCM')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','NOSIGINCM')*/
  
  /* Eval('NVM-CCR-008','NOSIGINCM')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','NOSIGINCM')*/
  /* Eval('NVM-CCR-010','NOSIGINCM')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','NOSIGINCM')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','NOSIGINCM')*/
  
  /* Eval('NvM-ICR-072','NOSIGINCM')*/
  
  /* Eval('NVM-CCR-034','NOSIGINCM')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','NOSIGINCM')*/
  (uint16)0x5D8,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[634],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk748CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','NOSIGINCM')*/
  /* Eval('NVM-CCR-015','NOSIGINCM')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_NoSigInCm__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','NOSIGINCM')*/
  /* Eval('NVM-CCR-014','NOSIGINCM')*/
  /* Eval('NVM-CCR-018','NOSIGINCM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','NOSIGINCM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','NOSIGINCM')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','NOSIGINCM')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 749 */
{
  
  /* Eval('NVM-CCR-027','SIGLOSSINCM')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SIGLOSSINCM')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SIGLOSSINCM')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SIGLOSSINCM')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SIGLOSSINCM')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SIGLOSSINCM')*/
  
  /* Eval('NVM-CCR-008','SIGLOSSINCM')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SIGLOSSINCM')*/
  /* Eval('NVM-CCR-010','SIGLOSSINCM')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SIGLOSSINCM')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SIGLOSSINCM')*/
  
  /* Eval('NvM-ICR-072','SIGLOSSINCM')*/
  
  /* Eval('NVM-CCR-034','SIGLOSSINCM')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SIGLOSSINCM')*/
  (uint16)0x5DA,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[635],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk749CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SIGLOSSINCM')*/
  /* Eval('NVM-CCR-015','SIGLOSSINCM')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_SigLossInCm__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SIGLOSSINCM')*/
  /* Eval('NVM-CCR-014','SIGLOSSINCM')*/
  /* Eval('NVM-CCR-018','SIGLOSSINCM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SIGLOSSINCM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SIGLOSSINCM')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SIGLOSSINCM')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 750 */
{
  
  /* Eval('NVM-CCR-027','NOSIGEXCM')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','NOSIGEXCM')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','NOSIGEXCM')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','NOSIGEXCM')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','NOSIGEXCM')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','NOSIGEXCM')*/
  
  /* Eval('NVM-CCR-008','NOSIGEXCM')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','NOSIGEXCM')*/
  /* Eval('NVM-CCR-010','NOSIGEXCM')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','NOSIGEXCM')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','NOSIGEXCM')*/
  
  /* Eval('NvM-ICR-072','NOSIGEXCM')*/
  
  /* Eval('NVM-CCR-034','NOSIGEXCM')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','NOSIGEXCM')*/
  (uint16)0x5DC,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[636],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk750CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','NOSIGEXCM')*/
  /* Eval('NVM-CCR-015','NOSIGEXCM')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_NoSigExCm__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','NOSIGEXCM')*/
  /* Eval('NVM-CCR-014','NOSIGEXCM')*/
  /* Eval('NVM-CCR-018','NOSIGEXCM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','NOSIGEXCM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','NOSIGEXCM')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','NOSIGEXCM')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 751 */
{
  
  /* Eval('NVM-CCR-027','SIGLOSSEXCM')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SIGLOSSEXCM')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SIGLOSSEXCM')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SIGLOSSEXCM')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SIGLOSSEXCM')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SIGLOSSEXCM')*/
  
  /* Eval('NVM-CCR-008','SIGLOSSEXCM')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SIGLOSSEXCM')*/
  /* Eval('NVM-CCR-010','SIGLOSSEXCM')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SIGLOSSEXCM')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SIGLOSSEXCM')*/
  
  /* Eval('NvM-ICR-072','SIGLOSSEXCM')*/
  
  /* Eval('NVM-CCR-034','SIGLOSSEXCM')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SIGLOSSEXCM')*/
  (uint16)0x5DE,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[637],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk751CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SIGLOSSEXCM')*/
  /* Eval('NVM-CCR-015','SIGLOSSEXCM')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_SigLossExCm__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SIGLOSSEXCM')*/
  /* Eval('NVM-CCR-014','SIGLOSSEXCM')*/
  /* Eval('NVM-CCR-018','SIGLOSSEXCM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SIGLOSSEXCM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SIGLOSSEXCM')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SIGLOSSEXCM')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 752 */
{
  
  /* Eval('NVM-CCR-027','ORNG_TIENGSTOP')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNG_TIENGSTOP')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNG_TIENGSTOP')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNG_TIENGSTOP')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNG_TIENGSTOP')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNG_TIENGSTOP')*/
  
  /* Eval('NVM-CCR-008','ORNG_TIENGSTOP')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNG_TIENGSTOP')*/
  /* Eval('NVM-CCR-010','ORNG_TIENGSTOP')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNG_TIENGSTOP')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNG_TIENGSTOP')*/
  
  /* Eval('NvM-ICR-072','ORNG_TIENGSTOP')*/
  
  /* Eval('NVM-CCR-034','ORNG_TIENGSTOP')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNG_TIENGSTOP')*/
  (uint16)0x5E0,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[638],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk752CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNG_TIENGSTOP')*/
  /* Eval('NVM-CCR-015','ORNG_TIENGSTOP')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORng_tiEngStop__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNG_TIENGSTOP')*/
  /* Eval('NVM-CCR-014','ORNG_TIENGSTOP')*/
  /* Eval('NVM-CCR-018','ORNG_TIENGSTOP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNG_TIENGSTOP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNG_TIENGSTOP')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNG_TIENGSTOP')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 753 */
{
  
  /* Eval('NVM-CCR-027','COH_TIENGSTOP')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','COH_TIENGSTOP')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','COH_TIENGSTOP')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','COH_TIENGSTOP')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','COH_TIENGSTOP')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','COH_TIENGSTOP')*/
  
  /* Eval('NVM-CCR-008','COH_TIENGSTOP')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','COH_TIENGSTOP')*/
  /* Eval('NVM-CCR-010','COH_TIENGSTOP')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','COH_TIENGSTOP')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','COH_TIENGSTOP')*/
  
  /* Eval('NvM-ICR-072','COH_TIENGSTOP')*/
  
  /* Eval('NVM-CCR-034','COH_TIENGSTOP')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','COH_TIENGSTOP')*/
  (uint16)0x5E2,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[639],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk753CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','COH_TIENGSTOP')*/
  /* Eval('NVM-CCR-015','COH_TIENGSTOP')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Coh_tiEngStop__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','COH_TIENGSTOP')*/
  /* Eval('NVM-CCR-014','COH_TIENGSTOP')*/
  /* Eval('NVM-CCR-018','COH_TIENGSTOP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','COH_TIENGSTOP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','COH_TIENGSTOP')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','COH_TIENGSTOP')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 754 */
{
  
  /* Eval('NVM-CCR-027','INV_VARCOD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INV_VARCOD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INV_VARCOD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INV_VARCOD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INV_VARCOD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INV_VARCOD')*/
  
  /* Eval('NVM-CCR-008','INV_VARCOD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INV_VARCOD')*/
  /* Eval('NVM-CCR-010','INV_VARCOD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INV_VARCOD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INV_VARCOD')*/
  
  /* Eval('NvM-ICR-072','INV_VARCOD')*/
  
  /* Eval('NVM-CCR-034','INV_VARCOD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INV_VARCOD')*/
  (uint16)0x5E4,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[640],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk754CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INV_VARCOD')*/
  /* Eval('NVM-CCR-015','INV_VARCOD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Inv_VarCod__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INV_VARCOD')*/
  /* Eval('NVM-CCR-014','INV_VARCOD')*/
  /* Eval('NVM-CCR-018','INV_VARCOD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INV_VARCOD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INV_VARCOD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INV_VARCOD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 755 */
{
  
  /* Eval('NVM-CCR-027','ORNGSERVO')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGSERVO')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGSERVO')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGSERVO')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGSERVO')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGSERVO')*/
  
  /* Eval('NVM-CCR-008','ORNGSERVO')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGSERVO')*/
  /* Eval('NVM-CCR-010','ORNGSERVO')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGSERVO')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGSERVO')*/
  
  /* Eval('NvM-ICR-072','ORNGSERVO')*/
  
  /* Eval('NVM-CCR-034','ORNGSERVO')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGSERVO')*/
  (uint16)0x5E6,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[641],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk755CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGSERVO')*/
  /* Eval('NVM-CCR-015','ORNGSERVO')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngServo__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGSERVO')*/
  /* Eval('NVM-CCR-014','ORNGSERVO')*/
  /* Eval('NVM-CCR-018','ORNGSERVO')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGSERVO')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGSERVO')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGSERVO')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 756 */
{
  
  /* Eval('NVM-CCR-027','ORNGSERVODIFPOS')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGSERVODIFPOS')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGSERVODIFPOS')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGSERVODIFPOS')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGSERVODIFPOS')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGSERVODIFPOS')*/
  
  /* Eval('NVM-CCR-008','ORNGSERVODIFPOS')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGSERVODIFPOS')*/
  /* Eval('NVM-CCR-010','ORNGSERVODIFPOS')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGSERVODIFPOS')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGSERVODIFPOS')*/
  
  /* Eval('NvM-ICR-072','ORNGSERVODIFPOS')*/
  
  /* Eval('NVM-CCR-034','ORNGSERVODIFPOS')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGSERVODIFPOS')*/
  (uint16)0x5E8,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[642],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk756CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGSERVODIFPOS')*/
  /* Eval('NVM-CCR-015','ORNGSERVODIFPOS')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngServoDifPos__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGSERVODIFPOS')*/
  /* Eval('NVM-CCR-014','ORNGSERVODIFPOS')*/
  /* Eval('NVM-CCR-018','ORNGSERVODIFPOS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGSERVODIFPOS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGSERVODIFPOS')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGSERVODIFPOS')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 757 */
{
  
  /* Eval('NVM-CCR-027','ORNGSERVODIFNEG')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGSERVODIFNEG')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGSERVODIFNEG')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGSERVODIFNEG')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGSERVODIFNEG')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGSERVODIFNEG')*/
  
  /* Eval('NVM-CCR-008','ORNGSERVODIFNEG')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGSERVODIFNEG')*/
  /* Eval('NVM-CCR-010','ORNGSERVODIFNEG')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGSERVODIFNEG')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGSERVODIFNEG')*/
  
  /* Eval('NvM-ICR-072','ORNGSERVODIFNEG')*/
  
  /* Eval('NVM-CCR-034','ORNGSERVODIFNEG')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGSERVODIFNEG')*/
  (uint16)0x5EA,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[643],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk757CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGSERVODIFNEG')*/
  /* Eval('NVM-CCR-015','ORNGSERVODIFNEG')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngServoDifNeg__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGSERVODIFNEG')*/
  /* Eval('NVM-CCR-014','ORNGSERVODIFNEG')*/
  /* Eval('NVM-CCR-018','ORNGSERVODIFNEG')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGSERVODIFNEG')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGSERVODIFNEG')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGSERVODIFNEG')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 758 */
{
  
  /* Eval('NVM-CCR-027','ENDSTOPREQ1')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ENDSTOPREQ1')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ENDSTOPREQ1')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ENDSTOPREQ1')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ENDSTOPREQ1')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ENDSTOPREQ1')*/
  
  /* Eval('NVM-CCR-008','ENDSTOPREQ1')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ENDSTOPREQ1')*/
  /* Eval('NVM-CCR-010','ENDSTOPREQ1')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ENDSTOPREQ1')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ENDSTOPREQ1')*/
  
  /* Eval('NvM-ICR-072','ENDSTOPREQ1')*/
  
  /* Eval('NVM-CCR-034','ENDSTOPREQ1')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ENDSTOPREQ1')*/
  (uint16)0x5EC,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[644],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk758CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ENDSTOPREQ1')*/
  /* Eval('NVM-CCR-015','ENDSTOPREQ1')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_EndStopReq1__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ENDSTOPREQ1')*/
  /* Eval('NVM-CCR-014','ENDSTOPREQ1')*/
  /* Eval('NVM-CCR-018','ENDSTOPREQ1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ENDSTOPREQ1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ENDSTOPREQ1')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ENDSTOPREQ1')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 759 */
{
  
  /* Eval('NVM-CCR-027','ENDSTOPREQ2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ENDSTOPREQ2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ENDSTOPREQ2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ENDSTOPREQ2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ENDSTOPREQ2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ENDSTOPREQ2')*/
  
  /* Eval('NVM-CCR-008','ENDSTOPREQ2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ENDSTOPREQ2')*/
  /* Eval('NVM-CCR-010','ENDSTOPREQ2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ENDSTOPREQ2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ENDSTOPREQ2')*/
  
  /* Eval('NvM-ICR-072','ENDSTOPREQ2')*/
  
  /* Eval('NVM-CCR-034','ENDSTOPREQ2')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ENDSTOPREQ2')*/
  (uint16)0x5EE,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[645],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk759CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ENDSTOPREQ2')*/
  /* Eval('NVM-CCR-015','ENDSTOPREQ2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_EndStopReq2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ENDSTOPREQ2')*/
  /* Eval('NVM-CCR-014','ENDSTOPREQ2')*/
  /* Eval('NVM-CCR-018','ENDSTOPREQ2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ENDSTOPREQ2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ENDSTOPREQ2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ENDSTOPREQ2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 760 */
{
  
  /* Eval('NVM-CCR-027','CLSIDLCTL')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CLSIDLCTL')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CLSIDLCTL')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CLSIDLCTL')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CLSIDLCTL')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CLSIDLCTL')*/
  
  /* Eval('NVM-CCR-008','CLSIDLCTL')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CLSIDLCTL')*/
  /* Eval('NVM-CCR-010','CLSIDLCTL')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CLSIDLCTL')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CLSIDLCTL')*/
  
  /* Eval('NvM-ICR-072','CLSIDLCTL')*/
  
  /* Eval('NVM-CCR-034','CLSIDLCTL')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CLSIDLCTL')*/
  (uint16)0x5F0,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[646],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk760CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CLSIDLCTL')*/
  /* Eval('NVM-CCR-015','CLSIDLCTL')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ClsIdlCtl__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CLSIDLCTL')*/
  /* Eval('NVM-CCR-014','CLSIDLCTL')*/
  /* Eval('NVM-CCR-018','CLSIDLCTL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CLSIDLCTL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CLSIDLCTL')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CLSIDLCTL')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 761 */
{
  
  /* Eval('NVM-CCR-027','LIHREQ1')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','LIHREQ1')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','LIHREQ1')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','LIHREQ1')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','LIHREQ1')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','LIHREQ1')*/
  
  /* Eval('NVM-CCR-008','LIHREQ1')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','LIHREQ1')*/
  /* Eval('NVM-CCR-010','LIHREQ1')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','LIHREQ1')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','LIHREQ1')*/
  
  /* Eval('NvM-ICR-072','LIHREQ1')*/
  
  /* Eval('NVM-CCR-034','LIHREQ1')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','LIHREQ1')*/
  (uint16)0x5F2,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[647],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk761CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','LIHREQ1')*/
  /* Eval('NVM-CCR-015','LIHREQ1')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_LihReq1__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','LIHREQ1')*/
  /* Eval('NVM-CCR-014','LIHREQ1')*/
  /* Eval('NVM-CCR-018','LIHREQ1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','LIHREQ1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','LIHREQ1')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','LIHREQ1')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 762 */
{
  
  /* Eval('NVM-CCR-027','LIHREQ2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','LIHREQ2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','LIHREQ2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','LIHREQ2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','LIHREQ2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','LIHREQ2')*/
  
  /* Eval('NVM-CCR-008','LIHREQ2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','LIHREQ2')*/
  /* Eval('NVM-CCR-010','LIHREQ2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','LIHREQ2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','LIHREQ2')*/
  
  /* Eval('NvM-ICR-072','LIHREQ2')*/
  
  /* Eval('NVM-CCR-034','LIHREQ2')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','LIHREQ2')*/
  (uint16)0x5F4,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[648],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk762CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','LIHREQ2')*/
  /* Eval('NVM-CCR-015','LIHREQ2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_LihReq2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','LIHREQ2')*/
  /* Eval('NVM-CCR-014','LIHREQ2')*/
  /* Eval('NVM-CCR-018','LIHREQ2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','LIHREQ2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','LIHREQ2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','LIHREQ2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 763 */
{
  
  /* Eval('NVM-CCR-027','COHPOSNSNSR')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','COHPOSNSNSR')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','COHPOSNSNSR')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','COHPOSNSNSR')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','COHPOSNSNSR')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','COHPOSNSNSR')*/
  
  /* Eval('NVM-CCR-008','COHPOSNSNSR')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','COHPOSNSNSR')*/
  /* Eval('NVM-CCR-010','COHPOSNSNSR')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','COHPOSNSNSR')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','COHPOSNSNSR')*/
  
  /* Eval('NvM-ICR-072','COHPOSNSNSR')*/
  
  /* Eval('NVM-CCR-034','COHPOSNSNSR')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','COHPOSNSNSR')*/
  (uint16)0x5F6,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[649],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk763CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','COHPOSNSNSR')*/
  /* Eval('NVM-CCR-015','COHPOSNSNSR')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_CohPosnSnsr__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','COHPOSNSNSR')*/
  /* Eval('NVM-CCR-014','COHPOSNSNSR')*/
  /* Eval('NVM-CCR-018','COHPOSNSNSR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','COHPOSNSNSR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','COHPOSNSNSR')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','COHPOSNSNSR')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 764 */
{
  
  /* Eval('NVM-CCR-027','SCPPOSNSNSR1')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCPPOSNSNSR1')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCPPOSNSNSR1')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCPPOSNSNSR1')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCPPOSNSNSR1')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCPPOSNSNSR1')*/
  
  /* Eval('NVM-CCR-008','SCPPOSNSNSR1')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCPPOSNSNSR1')*/
  /* Eval('NVM-CCR-010','SCPPOSNSNSR1')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCPPOSNSNSR1')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCPPOSNSNSR1')*/
  
  /* Eval('NvM-ICR-072','SCPPOSNSNSR1')*/
  
  /* Eval('NVM-CCR-034','SCPPOSNSNSR1')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCPPOSNSNSR1')*/
  (uint16)0x5F8,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[650],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk764CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCPPOSNSNSR1')*/
  /* Eval('NVM-CCR-015','SCPPOSNSNSR1')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ScpPosnSnsr1__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCPPOSNSNSR1')*/
  /* Eval('NVM-CCR-014','SCPPOSNSNSR1')*/
  /* Eval('NVM-CCR-018','SCPPOSNSNSR1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCPPOSNSNSR1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCPPOSNSNSR1')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCPPOSNSNSR1')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 765 */
{
  
  /* Eval('NVM-CCR-027','SCGPOSNSNSR1')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCGPOSNSNSR1')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCGPOSNSNSR1')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCGPOSNSNSR1')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCGPOSNSNSR1')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCGPOSNSNSR1')*/
  
  /* Eval('NVM-CCR-008','SCGPOSNSNSR1')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCGPOSNSNSR1')*/
  /* Eval('NVM-CCR-010','SCGPOSNSNSR1')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCGPOSNSNSR1')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCGPOSNSNSR1')*/
  
  /* Eval('NvM-ICR-072','SCGPOSNSNSR1')*/
  
  /* Eval('NVM-CCR-034','SCGPOSNSNSR1')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCGPOSNSNSR1')*/
  (uint16)0x5FA,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[651],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk765CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCGPOSNSNSR1')*/
  /* Eval('NVM-CCR-015','SCGPOSNSNSR1')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ScgPosnSnsr1__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCGPOSNSNSR1')*/
  /* Eval('NVM-CCR-014','SCGPOSNSNSR1')*/
  /* Eval('NVM-CCR-018','SCGPOSNSNSR1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCGPOSNSNSR1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCGPOSNSNSR1')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCGPOSNSNSR1')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 766 */
{
  
  /* Eval('NVM-CCR-027','SCPPOSNSNSR2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCPPOSNSNSR2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCPPOSNSNSR2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCPPOSNSNSR2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCPPOSNSNSR2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCPPOSNSNSR2')*/
  
  /* Eval('NVM-CCR-008','SCPPOSNSNSR2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCPPOSNSNSR2')*/
  /* Eval('NVM-CCR-010','SCPPOSNSNSR2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCPPOSNSNSR2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCPPOSNSNSR2')*/
  
  /* Eval('NvM-ICR-072','SCPPOSNSNSR2')*/
  
  /* Eval('NVM-CCR-034','SCPPOSNSNSR2')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCPPOSNSNSR2')*/
  (uint16)0x5FC,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[652],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk766CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCPPOSNSNSR2')*/
  /* Eval('NVM-CCR-015','SCPPOSNSNSR2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ScpPosnSnsr2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCPPOSNSNSR2')*/
  /* Eval('NVM-CCR-014','SCPPOSNSNSR2')*/
  /* Eval('NVM-CCR-018','SCPPOSNSNSR2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCPPOSNSNSR2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCPPOSNSNSR2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCPPOSNSNSR2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 767 */
{
  
  /* Eval('NVM-CCR-027','SCGPOSNSNSR2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SCGPOSNSNSR2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SCGPOSNSNSR2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SCGPOSNSNSR2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SCGPOSNSNSR2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SCGPOSNSNSR2')*/
  
  /* Eval('NVM-CCR-008','SCGPOSNSNSR2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SCGPOSNSNSR2')*/
  /* Eval('NVM-CCR-010','SCGPOSNSNSR2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SCGPOSNSNSR2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SCGPOSNSNSR2')*/
  
  /* Eval('NvM-ICR-072','SCGPOSNSNSR2')*/
  
  /* Eval('NVM-CCR-034','SCGPOSNSNSR2')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SCGPOSNSNSR2')*/
  (uint16)0x5FE,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[653],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk767CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SCGPOSNSNSR2')*/
  /* Eval('NVM-CCR-015','SCGPOSNSNSR2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ScgPosnSnsr2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SCGPOSNSNSR2')*/
  /* Eval('NVM-CCR-014','SCGPOSNSNSR2')*/
  /* Eval('NVM-CCR-018','SCGPOSNSNSR2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SCGPOSNSNSR2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SCGPOSNSNSR2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SCGPOSNSNSR2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 768 */
{
  
  /* Eval('NVM-CCR-027','DFTSENR_THR')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','DFTSENR_THR')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','DFTSENR_THR')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','DFTSENR_THR')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','DFTSENR_THR')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','DFTSENR_THR')*/
  
  /* Eval('NVM-CCR-008','DFTSENR_THR')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','DFTSENR_THR')*/
  /* Eval('NVM-CCR-010','DFTSENR_THR')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','DFTSENR_THR')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','DFTSENR_THR')*/
  
  /* Eval('NvM-ICR-072','DFTSENR_THR')*/
  
  /* Eval('NVM-CCR-034','DFTSENR_THR')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','DFTSENR_THR')*/
  (uint16)0x600,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[654],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk768CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','DFTSENR_THR')*/
  /* Eval('NVM-CCR-015','DFTSENR_THR')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_DftSenr_Thr__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','DFTSENR_THR')*/
  /* Eval('NVM-CCR-014','DFTSENR_THR')*/
  /* Eval('NVM-CCR-018','DFTSENR_THR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','DFTSENR_THR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','DFTSENR_THR')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','DFTSENR_THR')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 769 */
{
  
  /* Eval('NVM-CCR-027','OVLD_THRCMD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','OVLD_THRCMD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','OVLD_THRCMD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','OVLD_THRCMD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','OVLD_THRCMD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','OVLD_THRCMD')*/
  
  /* Eval('NVM-CCR-008','OVLD_THRCMD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','OVLD_THRCMD')*/
  /* Eval('NVM-CCR-010','OVLD_THRCMD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','OVLD_THRCMD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','OVLD_THRCMD')*/
  
  /* Eval('NvM-ICR-072','OVLD_THRCMD')*/
  
  /* Eval('NVM-CCR-034','OVLD_THRCMD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','OVLD_THRCMD')*/
  (uint16)0x602,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[655],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk769CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','OVLD_THRCMD')*/
  /* Eval('NVM-CCR-015','OVLD_THRCMD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Ovld_ThrCmd__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','OVLD_THRCMD')*/
  /* Eval('NVM-CCR-014','OVLD_THRCMD')*/
  /* Eval('NVM-CCR-018','OVLD_THRCMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','OVLD_THRCMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','OVLD_THRCMD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','OVLD_THRCMD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 770 */
{
  
  /* Eval('NVM-CCR-027','CPT_THRCMD')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CPT_THRCMD')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CPT_THRCMD')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CPT_THRCMD')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CPT_THRCMD')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CPT_THRCMD')*/
  
  /* Eval('NVM-CCR-008','CPT_THRCMD')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CPT_THRCMD')*/
  /* Eval('NVM-CCR-010','CPT_THRCMD')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CPT_THRCMD')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CPT_THRCMD')*/
  
  /* Eval('NvM-ICR-072','CPT_THRCMD')*/
  
  /* Eval('NVM-CCR-034','CPT_THRCMD')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CPT_THRCMD')*/
  (uint16)0x604,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[656],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk770CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CPT_THRCMD')*/
  /* Eval('NVM-CCR-015','CPT_THRCMD')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Cpt_ThrCmd__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CPT_THRCMD')*/
  /* Eval('NVM-CCR-014','CPT_THRCMD')*/
  /* Eval('NVM-CCR-018','CPT_THRCMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CPT_THRCMD')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CPT_THRCMD')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CPT_THRCMD')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 771 */
{
  
  /* Eval('NVM-CCR-027','READPININHTHR_CPU')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','READPININHTHR_CPU')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','READPININHTHR_CPU')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','READPININHTHR_CPU')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','READPININHTHR_CPU')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','READPININHTHR_CPU')*/
  
  /* Eval('NVM-CCR-008','READPININHTHR_CPU')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','READPININHTHR_CPU')*/
  /* Eval('NVM-CCR-010','READPININHTHR_CPU')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','READPININHTHR_CPU')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','READPININHTHR_CPU')*/
  
  /* Eval('NvM-ICR-072','READPININHTHR_CPU')*/
  
  /* Eval('NVM-CCR-034','READPININHTHR_CPU')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','READPININHTHR_CPU')*/
  (uint16)0x606,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[657],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk771CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','READPININHTHR_CPU')*/
  /* Eval('NVM-CCR-015','READPININHTHR_CPU')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ReadPinInhThr_Cpu__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','READPININHTHR_CPU')*/
  /* Eval('NVM-CCR-014','READPININHTHR_CPU')*/
  /* Eval('NVM-CCR-018','READPININHTHR_CPU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','READPININHTHR_CPU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','READPININHTHR_CPU')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','READPININHTHR_CPU')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 772 */
{
  
  /* Eval('NVM-CCR-027','INHTHR_CPUSFTY')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INHTHR_CPUSFTY')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INHTHR_CPUSFTY')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INHTHR_CPUSFTY')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INHTHR_CPUSFTY')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INHTHR_CPUSFTY')*/
  
  /* Eval('NVM-CCR-008','INHTHR_CPUSFTY')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INHTHR_CPUSFTY')*/
  /* Eval('NVM-CCR-010','INHTHR_CPUSFTY')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INHTHR_CPUSFTY')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INHTHR_CPUSFTY')*/
  
  /* Eval('NvM-ICR-072','INHTHR_CPUSFTY')*/
  
  /* Eval('NVM-CCR-034','INHTHR_CPUSFTY')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INHTHR_CPUSFTY')*/
  (uint16)0x608,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[658],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk772CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INHTHR_CPUSFTY')*/
  /* Eval('NVM-CCR-015','INHTHR_CPUSFTY')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_InhThr_CpuSfty__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INHTHR_CPUSFTY')*/
  /* Eval('NVM-CCR-014','INHTHR_CPUSFTY')*/
  /* Eval('NVM-CCR-018','INHTHR_CPUSFTY')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INHTHR_CPUSFTY')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INHTHR_CPUSFTY')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INHTHR_CPUSFTY')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 773 */
{
  
  /* Eval('NVM-CCR-027','OVLDTHERMOTHR')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','OVLDTHERMOTHR')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','OVLDTHERMOTHR')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','OVLDTHERMOTHR')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','OVLDTHERMOTHR')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','OVLDTHERMOTHR')*/
  
  /* Eval('NVM-CCR-008','OVLDTHERMOTHR')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','OVLDTHERMOTHR')*/
  /* Eval('NVM-CCR-010','OVLDTHERMOTHR')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','OVLDTHERMOTHR')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','OVLDTHERMOTHR')*/
  
  /* Eval('NvM-ICR-072','OVLDTHERMOTHR')*/
  
  /* Eval('NVM-CCR-034','OVLDTHERMOTHR')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','OVLDTHERMOTHR')*/
  (uint16)0x60A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[659],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk773CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','OVLDTHERMOTHR')*/
  /* Eval('NVM-CCR-015','OVLDTHERMOTHR')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_OvldThermoThr__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','OVLDTHERMOTHR')*/
  /* Eval('NVM-CCR-014','OVLDTHERMOTHR')*/
  /* Eval('NVM-CCR-018','OVLDTHERMOTHR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','OVLDTHERMOTHR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','OVLDTHERMOTHR')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','OVLDTHERMOTHR')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 774 */
{
  
  /* Eval('NVM-CCR-027','ORNGSFTYDFTLIH')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGSFTYDFTLIH')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGSFTYDFTLIH')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGSFTYDFTLIH')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGSFTYDFTLIH')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGSFTYDFTLIH')*/
  
  /* Eval('NVM-CCR-008','ORNGSFTYDFTLIH')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGSFTYDFTLIH')*/
  /* Eval('NVM-CCR-010','ORNGSFTYDFTLIH')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGSFTYDFTLIH')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGSFTYDFTLIH')*/
  
  /* Eval('NvM-ICR-072','ORNGSFTYDFTLIH')*/
  
  /* Eval('NVM-CCR-034','ORNGSFTYDFTLIH')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGSFTYDFTLIH')*/
  (uint16)0x60C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[660],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk774CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGSFTYDFTLIH')*/
  /* Eval('NVM-CCR-015','ORNGSFTYDFTLIH')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngSftyDftLih__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGSFTYDFTLIH')*/
  /* Eval('NVM-CCR-014','ORNGSFTYDFTLIH')*/
  /* Eval('NVM-CCR-018','ORNGSFTYDFTLIH')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGSFTYDFTLIH')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGSFTYDFTLIH')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGSFTYDFTLIH')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 775 */
{
  
  /* Eval('NVM-CCR-027','ELDIAGINHPIN0_CPU')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ELDIAGINHPIN0_CPU')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ELDIAGINHPIN0_CPU')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ELDIAGINHPIN0_CPU')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ELDIAGINHPIN0_CPU')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ELDIAGINHPIN0_CPU')*/
  
  /* Eval('NVM-CCR-008','ELDIAGINHPIN0_CPU')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ELDIAGINHPIN0_CPU')*/
  /* Eval('NVM-CCR-010','ELDIAGINHPIN0_CPU')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ELDIAGINHPIN0_CPU')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ELDIAGINHPIN0_CPU')*/
  
  /* Eval('NvM-ICR-072','ELDIAGINHPIN0_CPU')*/
  
  /* Eval('NVM-CCR-034','ELDIAGINHPIN0_CPU')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ELDIAGINHPIN0_CPU')*/
  (uint16)0x60E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[661],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk775CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ELDIAGINHPIN0_CPU')*/
  /* Eval('NVM-CCR-015','ELDIAGINHPIN0_CPU')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ElDiagInhPin0_Cpu__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ELDIAGINHPIN0_CPU')*/
  /* Eval('NVM-CCR-014','ELDIAGINHPIN0_CPU')*/
  /* Eval('NVM-CCR-018','ELDIAGINHPIN0_CPU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ELDIAGINHPIN0_CPU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ELDIAGINHPIN0_CPU')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ELDIAGINHPIN0_CPU')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 776 */
{
  
  /* Eval('NVM-CCR-027','ELDIAGINHPIN1_CPU')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ELDIAGINHPIN1_CPU')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ELDIAGINHPIN1_CPU')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ELDIAGINHPIN1_CPU')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ELDIAGINHPIN1_CPU')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ELDIAGINHPIN1_CPU')*/
  
  /* Eval('NVM-CCR-008','ELDIAGINHPIN1_CPU')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ELDIAGINHPIN1_CPU')*/
  /* Eval('NVM-CCR-010','ELDIAGINHPIN1_CPU')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ELDIAGINHPIN1_CPU')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ELDIAGINHPIN1_CPU')*/
  
  /* Eval('NvM-ICR-072','ELDIAGINHPIN1_CPU')*/
  
  /* Eval('NVM-CCR-034','ELDIAGINHPIN1_CPU')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ELDIAGINHPIN1_CPU')*/
  (uint16)0x610,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[662],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk776CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ELDIAGINHPIN1_CPU')*/
  /* Eval('NVM-CCR-015','ELDIAGINHPIN1_CPU')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ElDiagInhPin1_Cpu__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ELDIAGINHPIN1_CPU')*/
  /* Eval('NVM-CCR-014','ELDIAGINHPIN1_CPU')*/
  /* Eval('NVM-CCR-018','ELDIAGINHPIN1_CPU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ELDIAGINHPIN1_CPU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ELDIAGINHPIN1_CPU')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ELDIAGINHPIN1_CPU')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 777 */
{
  
  /* Eval('NVM-CCR-027','MCPRAMTEST_CPU')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MCPRAMTEST_CPU')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MCPRAMTEST_CPU')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MCPRAMTEST_CPU')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MCPRAMTEST_CPU')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MCPRAMTEST_CPU')*/
  
  /* Eval('NVM-CCR-008','MCPRAMTEST_CPU')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MCPRAMTEST_CPU')*/
  /* Eval('NVM-CCR-010','MCPRAMTEST_CPU')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MCPRAMTEST_CPU')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MCPRAMTEST_CPU')*/
  
  /* Eval('NvM-ICR-072','MCPRAMTEST_CPU')*/
  
  /* Eval('NVM-CCR-034','MCPRAMTEST_CPU')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MCPRAMTEST_CPU')*/
  (uint16)0x612,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[663],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk777CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MCPRAMTEST_CPU')*/
  /* Eval('NVM-CCR-015','MCPRAMTEST_CPU')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_McpRAMTest_Cpu__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MCPRAMTEST_CPU')*/
  /* Eval('NVM-CCR-014','MCPRAMTEST_CPU')*/
  /* Eval('NVM-CCR-018','MCPRAMTEST_CPU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MCPRAMTEST_CPU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MCPRAMTEST_CPU')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MCPRAMTEST_CPU')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 778 */
{
  
  /* Eval('NVM-CCR-027','MCPFLASHCKS_CPU')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MCPFLASHCKS_CPU')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MCPFLASHCKS_CPU')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MCPFLASHCKS_CPU')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MCPFLASHCKS_CPU')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MCPFLASHCKS_CPU')*/
  
  /* Eval('NVM-CCR-008','MCPFLASHCKS_CPU')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MCPFLASHCKS_CPU')*/
  /* Eval('NVM-CCR-010','MCPFLASHCKS_CPU')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MCPFLASHCKS_CPU')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MCPFLASHCKS_CPU')*/
  
  /* Eval('NvM-ICR-072','MCPFLASHCKS_CPU')*/
  
  /* Eval('NVM-CCR-034','MCPFLASHCKS_CPU')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MCPFLASHCKS_CPU')*/
  (uint16)0x614,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[664],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk778CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MCPFLASHCKS_CPU')*/
  /* Eval('NVM-CCR-015','MCPFLASHCKS_CPU')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_McpFlashCks_Cpu__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MCPFLASHCKS_CPU')*/
  /* Eval('NVM-CCR-014','MCPFLASHCKS_CPU')*/
  /* Eval('NVM-CCR-018','MCPFLASHCKS_CPU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MCPFLASHCKS_CPU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MCPFLASHCKS_CPU')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MCPFLASHCKS_CPU')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 779 */
{
  
  /* Eval('NVM-CCR-027','MCWCKSCALC_CPU')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MCWCKSCALC_CPU')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MCWCKSCALC_CPU')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MCWCKSCALC_CPU')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MCWCKSCALC_CPU')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MCWCKSCALC_CPU')*/
  
  /* Eval('NVM-CCR-008','MCWCKSCALC_CPU')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MCWCKSCALC_CPU')*/
  /* Eval('NVM-CCR-010','MCWCKSCALC_CPU')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MCWCKSCALC_CPU')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MCWCKSCALC_CPU')*/
  
  /* Eval('NvM-ICR-072','MCWCKSCALC_CPU')*/
  
  /* Eval('NVM-CCR-034','MCWCKSCALC_CPU')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MCWCKSCALC_CPU')*/
  (uint16)0x616,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[665],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk779CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MCWCKSCALC_CPU')*/
  /* Eval('NVM-CCR-015','MCWCKSCALC_CPU')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_McwCksCalc_Cpu__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MCWCKSCALC_CPU')*/
  /* Eval('NVM-CCR-014','MCWCKSCALC_CPU')*/
  /* Eval('NVM-CCR-018','MCWCKSCALC_CPU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MCWCKSCALC_CPU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MCWCKSCALC_CPU')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MCWCKSCALC_CPU')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 780 */
{
  
  /* Eval('NVM-CCR-027','MCWINITSFTYRSLT_CPU')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MCWINITSFTYRSLT_CPU')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MCWINITSFTYRSLT_CPU')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MCWINITSFTYRSLT_CPU')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MCWINITSFTYRSLT_CPU')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MCWINITSFTYRSLT_CPU')*/
  
  /* Eval('NVM-CCR-008','MCWINITSFTYRSLT_CPU')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MCWINITSFTYRSLT_CPU')*/
  /* Eval('NVM-CCR-010','MCWINITSFTYRSLT_CPU')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MCWINITSFTYRSLT_CPU')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MCWINITSFTYRSLT_CPU')*/
  
  /* Eval('NvM-ICR-072','MCWINITSFTYRSLT_CPU')*/
  
  /* Eval('NVM-CCR-034','MCWINITSFTYRSLT_CPU')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MCWINITSFTYRSLT_CPU')*/
  (uint16)0x618,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[666],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk780CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MCWINITSFTYRSLT_CPU')*/
  /* Eval('NVM-CCR-015','MCWINITSFTYRSLT_CPU')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_McwInitSftyRslt_Cpu__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MCWINITSFTYRSLT_CPU')*/
  /* Eval('NVM-CCR-014','MCWINITSFTYRSLT_CPU')*/
  /* Eval('NVM-CCR-018','MCWINITSFTYRSLT_CPU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MCWINITSFTYRSLT_CPU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MCWINITSFTYRSLT_CPU')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MCWINITSFTYRSLT_CPU')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 781 */
{
  
  /* Eval('NVM-CCR-027','MCWFCTTEST_CPU')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MCWFCTTEST_CPU')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MCWFCTTEST_CPU')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MCWFCTTEST_CPU')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MCWFCTTEST_CPU')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MCWFCTTEST_CPU')*/
  
  /* Eval('NVM-CCR-008','MCWFCTTEST_CPU')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MCWFCTTEST_CPU')*/
  /* Eval('NVM-CCR-010','MCWFCTTEST_CPU')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MCWFCTTEST_CPU')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MCWFCTTEST_CPU')*/
  
  /* Eval('NvM-ICR-072','MCWFCTTEST_CPU')*/
  
  /* Eval('NVM-CCR-034','MCWFCTTEST_CPU')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MCWFCTTEST_CPU')*/
  (uint16)0x61A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[667],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk781CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MCWFCTTEST_CPU')*/
  /* Eval('NVM-CCR-015','MCWFCTTEST_CPU')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_McwFctTest_Cpu__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MCWFCTTEST_CPU')*/
  /* Eval('NVM-CCR-014','MCWFCTTEST_CPU')*/
  /* Eval('NVM-CCR-018','MCWFCTTEST_CPU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MCWFCTTEST_CPU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MCWFCTTEST_CPU')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MCWFCTTEST_CPU')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 782 */
{
  
  /* Eval('NVM-CCR-027','CLUDMGAFTS')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CLUDMGAFTS')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CLUDMGAFTS')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CLUDMGAFTS')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CLUDMGAFTS')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CLUDMGAFTS')*/
  
  /* Eval('NVM-CCR-008','CLUDMGAFTS')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CLUDMGAFTS')*/
  /* Eval('NVM-CCR-010','CLUDMGAFTS')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CLUDMGAFTS')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CLUDMGAFTS')*/
  
  /* Eval('NvM-ICR-072','CLUDMGAFTS')*/
  
  /* Eval('NVM-CCR-034','CLUDMGAFTS')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CLUDMGAFTS')*/
  (uint16)0x61C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[668],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk782CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CLUDMGAFTS')*/
  /* Eval('NVM-CCR-015','CLUDMGAFTS')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_CluDmgAfts__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CLUDMGAFTS')*/
  /* Eval('NVM-CCR-014','CLUDMGAFTS')*/
  /* Eval('NVM-CCR-018','CLUDMGAFTS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CLUDMGAFTS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CLUDMGAFTS')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CLUDMGAFTS')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 783 */
{
  
  /* Eval('NVM-CCR-027','COH_SPDVEH')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','COH_SPDVEH')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','COH_SPDVEH')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','COH_SPDVEH')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','COH_SPDVEH')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','COH_SPDVEH')*/
  
  /* Eval('NVM-CCR-008','COH_SPDVEH')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','COH_SPDVEH')*/
  /* Eval('NVM-CCR-010','COH_SPDVEH')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','COH_SPDVEH')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','COH_SPDVEH')*/
  
  /* Eval('NvM-ICR-072','COH_SPDVEH')*/
  
  /* Eval('NVM-CCR-034','COH_SPDVEH')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','COH_SPDVEH')*/
  (uint16)0x61E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[669],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk783CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','COH_SPDVEH')*/
  /* Eval('NVM-CCR-015','COH_SPDVEH')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_Coh_spdVeh__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','COH_SPDVEH')*/
  /* Eval('NVM-CCR-014','COH_SPDVEH')*/
  /* Eval('NVM-CCR-018','COH_SPDVEH')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','COH_SPDVEH')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','COH_SPDVEH')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','COH_SPDVEH')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 784 */
{
  
  /* Eval('NVM-CCR-027','ORNG_SPDVEH')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNG_SPDVEH')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNG_SPDVEH')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNG_SPDVEH')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNG_SPDVEH')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNG_SPDVEH')*/
  
  /* Eval('NVM-CCR-008','ORNG_SPDVEH')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNG_SPDVEH')*/
  /* Eval('NVM-CCR-010','ORNG_SPDVEH')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNG_SPDVEH')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNG_SPDVEH')*/
  
  /* Eval('NvM-ICR-072','ORNG_SPDVEH')*/
  
  /* Eval('NVM-CCR-034','ORNG_SPDVEH')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNG_SPDVEH')*/
  (uint16)0x620,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[670],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk784CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNG_SPDVEH')*/
  /* Eval('NVM-CCR-015','ORNG_SPDVEH')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORng_spdVeh__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNG_SPDVEH')*/
  /* Eval('NVM-CCR-014','ORNG_SPDVEH')*/
  /* Eval('NVM-CCR-018','ORNG_SPDVEH')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNG_SPDVEH')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNG_SPDVEH')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNG_SPDVEH')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 785 */
{
  
  /* Eval('NVM-CCR-027','SERVOERRVLVACTEX')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SERVOERRVLVACTEX')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SERVOERRVLVACTEX')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SERVOERRVLVACTEX')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SERVOERRVLVACTEX')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SERVOERRVLVACTEX')*/
  
  /* Eval('NVM-CCR-008','SERVOERRVLVACTEX')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SERVOERRVLVACTEX')*/
  /* Eval('NVM-CCR-010','SERVOERRVLVACTEX')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SERVOERRVLVACTEX')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SERVOERRVLVACTEX')*/
  
  /* Eval('NvM-ICR-072','SERVOERRVLVACTEX')*/
  
  /* Eval('NVM-CCR-034','SERVOERRVLVACTEX')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SERVOERRVLVACTEX')*/
  (uint16)0x622,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[671],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk785CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SERVOERRVLVACTEX')*/
  /* Eval('NVM-CCR-015','SERVOERRVLVACTEX')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ServoErrVlvActEx__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SERVOERRVLVACTEX')*/
  /* Eval('NVM-CCR-014','SERVOERRVLVACTEX')*/
  /* Eval('NVM-CCR-018','SERVOERRVLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SERVOERRVLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SERVOERRVLVACTEX')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SERVOERRVLVACTEX')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 786 */
{
  
  /* Eval('NVM-CCR-027','IMAXVLVACTEX')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','IMAXVLVACTEX')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','IMAXVLVACTEX')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','IMAXVLVACTEX')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','IMAXVLVACTEX')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','IMAXVLVACTEX')*/
  
  /* Eval('NVM-CCR-008','IMAXVLVACTEX')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','IMAXVLVACTEX')*/
  /* Eval('NVM-CCR-010','IMAXVLVACTEX')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','IMAXVLVACTEX')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','IMAXVLVACTEX')*/
  
  /* Eval('NvM-ICR-072','IMAXVLVACTEX')*/
  
  /* Eval('NVM-CCR-034','IMAXVLVACTEX')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','IMAXVLVACTEX')*/
  (uint16)0x624,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[672],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk786CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','IMAXVLVACTEX')*/
  /* Eval('NVM-CCR-015','IMAXVLVACTEX')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_IMaxVlvActEx__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','IMAXVLVACTEX')*/
  /* Eval('NVM-CCR-014','IMAXVLVACTEX')*/
  /* Eval('NVM-CCR-018','IMAXVLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','IMAXVLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','IMAXVLVACTEX')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','IMAXVLVACTEX')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 787 */
{
  
  /* Eval('NVM-CCR-027','ORNGSPDVLVACTEX')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGSPDVLVACTEX')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGSPDVLVACTEX')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGSPDVLVACTEX')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGSPDVLVACTEX')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGSPDVLVACTEX')*/
  
  /* Eval('NVM-CCR-008','ORNGSPDVLVACTEX')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGSPDVLVACTEX')*/
  /* Eval('NVM-CCR-010','ORNGSPDVLVACTEX')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGSPDVLVACTEX')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGSPDVLVACTEX')*/
  
  /* Eval('NvM-ICR-072','ORNGSPDVLVACTEX')*/
  
  /* Eval('NVM-CCR-034','ORNGSPDVLVACTEX')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGSPDVLVACTEX')*/
  (uint16)0x626,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[673],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk787CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGSPDVLVACTEX')*/
  /* Eval('NVM-CCR-015','ORNGSPDVLVACTEX')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngSpdVlvActEx__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGSPDVLVACTEX')*/
  /* Eval('NVM-CCR-014','ORNGSPDVLVACTEX')*/
  /* Eval('NVM-CCR-018','ORNGSPDVLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGSPDVLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGSPDVLVACTEX')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGSPDVLVACTEX')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 788 */
{
  
  /* Eval('NVM-CCR-027','ORNGSHIFTVLVACTEX')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGSHIFTVLVACTEX')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGSHIFTVLVACTEX')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGSHIFTVLVACTEX')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGSHIFTVLVACTEX')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGSHIFTVLVACTEX')*/
  
  /* Eval('NVM-CCR-008','ORNGSHIFTVLVACTEX')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGSHIFTVLVACTEX')*/
  /* Eval('NVM-CCR-010','ORNGSHIFTVLVACTEX')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGSHIFTVLVACTEX')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGSHIFTVLVACTEX')*/
  
  /* Eval('NvM-ICR-072','ORNGSHIFTVLVACTEX')*/
  
  /* Eval('NVM-CCR-034','ORNGSHIFTVLVACTEX')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGSHIFTVLVACTEX')*/
  (uint16)0x628,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[674],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk788CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGSHIFTVLVACTEX')*/
  /* Eval('NVM-CCR-015','ORNGSHIFTVLVACTEX')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngShiftVlvActEx__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGSHIFTVLVACTEX')*/
  /* Eval('NVM-CCR-014','ORNGSHIFTVLVACTEX')*/
  /* Eval('NVM-CCR-018','ORNGSHIFTVLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGSHIFTVLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGSHIFTVLVACTEX')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGSHIFTVLVACTEX')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 789 */
{
  
  /* Eval('NVM-CCR-027','MISSTOOTHVLVACTEX')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MISSTOOTHVLVACTEX')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MISSTOOTHVLVACTEX')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MISSTOOTHVLVACTEX')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MISSTOOTHVLVACTEX')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MISSTOOTHVLVACTEX')*/
  
  /* Eval('NVM-CCR-008','MISSTOOTHVLVACTEX')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MISSTOOTHVLVACTEX')*/
  /* Eval('NVM-CCR-010','MISSTOOTHVLVACTEX')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MISSTOOTHVLVACTEX')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MISSTOOTHVLVACTEX')*/
  
  /* Eval('NvM-ICR-072','MISSTOOTHVLVACTEX')*/
  
  /* Eval('NVM-CCR-034','MISSTOOTHVLVACTEX')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MISSTOOTHVLVACTEX')*/
  (uint16)0x62A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[675],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk789CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MISSTOOTHVLVACTEX')*/
  /* Eval('NVM-CCR-015','MISSTOOTHVLVACTEX')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_MissToothVlvActEx__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MISSTOOTHVLVACTEX')*/
  /* Eval('NVM-CCR-014','MISSTOOTHVLVACTEX')*/
  /* Eval('NVM-CCR-018','MISSTOOTHVLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MISSTOOTHVLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MISSTOOTHVLVACTEX')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MISSTOOTHVLVACTEX')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 790 */
{
  
  /* Eval('NVM-CCR-027','TDCDIAGVLVACTEX')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','TDCDIAGVLVACTEX')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','TDCDIAGVLVACTEX')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','TDCDIAGVLVACTEX')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','TDCDIAGVLVACTEX')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','TDCDIAGVLVACTEX')*/
  
  /* Eval('NVM-CCR-008','TDCDIAGVLVACTEX')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','TDCDIAGVLVACTEX')*/
  /* Eval('NVM-CCR-010','TDCDIAGVLVACTEX')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','TDCDIAGVLVACTEX')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','TDCDIAGVLVACTEX')*/
  
  /* Eval('NvM-ICR-072','TDCDIAGVLVACTEX')*/
  
  /* Eval('NVM-CCR-034','TDCDIAGVLVACTEX')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','TDCDIAGVLVACTEX')*/
  (uint16)0x62C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[676],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk790CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','TDCDIAGVLVACTEX')*/
  /* Eval('NVM-CCR-015','TDCDIAGVLVACTEX')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_TDCDiagVlvActEx__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','TDCDIAGVLVACTEX')*/
  /* Eval('NVM-CCR-014','TDCDIAGVLVACTEX')*/
  /* Eval('NVM-CCR-018','TDCDIAGVLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','TDCDIAGVLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','TDCDIAGVLVACTEX')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','TDCDIAGVLVACTEX')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 791 */
{
  
  /* Eval('NVM-CCR-027','CLNERRVLVACTEX')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CLNERRVLVACTEX')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CLNERRVLVACTEX')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CLNERRVLVACTEX')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CLNERRVLVACTEX')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CLNERRVLVACTEX')*/
  
  /* Eval('NVM-CCR-008','CLNERRVLVACTEX')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CLNERRVLVACTEX')*/
  /* Eval('NVM-CCR-010','CLNERRVLVACTEX')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CLNERRVLVACTEX')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CLNERRVLVACTEX')*/
  
  /* Eval('NvM-ICR-072','CLNERRVLVACTEX')*/
  
  /* Eval('NVM-CCR-034','CLNERRVLVACTEX')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CLNERRVLVACTEX')*/
  (uint16)0x62E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[677],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk791CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CLNERRVLVACTEX')*/
  /* Eval('NVM-CCR-015','CLNERRVLVACTEX')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ClnErrVlvActEx__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CLNERRVLVACTEX')*/
  /* Eval('NVM-CCR-014','CLNERRVLVACTEX')*/
  /* Eval('NVM-CCR-018','CLNERRVLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CLNERRVLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CLNERRVLVACTEX')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CLNERRVLVACTEX')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 792 */
{
  
  /* Eval('NVM-CCR-027','LRNENDSTOPVLVACTEX')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','LRNENDSTOPVLVACTEX')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','LRNENDSTOPVLVACTEX')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','LRNENDSTOPVLVACTEX')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','LRNENDSTOPVLVACTEX')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','LRNENDSTOPVLVACTEX')*/
  
  /* Eval('NVM-CCR-008','LRNENDSTOPVLVACTEX')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','LRNENDSTOPVLVACTEX')*/
  /* Eval('NVM-CCR-010','LRNENDSTOPVLVACTEX')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','LRNENDSTOPVLVACTEX')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','LRNENDSTOPVLVACTEX')*/
  
  /* Eval('NvM-ICR-072','LRNENDSTOPVLVACTEX')*/
  
  /* Eval('NVM-CCR-034','LRNENDSTOPVLVACTEX')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','LRNENDSTOPVLVACTEX')*/
  (uint16)0x630,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[678],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk792CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','LRNENDSTOPVLVACTEX')*/
  /* Eval('NVM-CCR-015','LRNENDSTOPVLVACTEX')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_LrnEndStopVlvActEx__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','LRNENDSTOPVLVACTEX')*/
  /* Eval('NVM-CCR-014','LRNENDSTOPVLVACTEX')*/
  /* Eval('NVM-CCR-018','LRNENDSTOPVLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','LRNENDSTOPVLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','LRNENDSTOPVLVACTEX')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','LRNENDSTOPVLVACTEX')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 793 */
{
  
  /* Eval('NVM-CCR-027','ENDSTOPOLDVLVACTEX')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ENDSTOPOLDVLVACTEX')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ENDSTOPOLDVLVACTEX')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ENDSTOPOLDVLVACTEX')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ENDSTOPOLDVLVACTEX')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ENDSTOPOLDVLVACTEX')*/
  
  /* Eval('NVM-CCR-008','ENDSTOPOLDVLVACTEX')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ENDSTOPOLDVLVACTEX')*/
  /* Eval('NVM-CCR-010','ENDSTOPOLDVLVACTEX')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ENDSTOPOLDVLVACTEX')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ENDSTOPOLDVLVACTEX')*/
  
  /* Eval('NvM-ICR-072','ENDSTOPOLDVLVACTEX')*/
  
  /* Eval('NVM-CCR-034','ENDSTOPOLDVLVACTEX')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ENDSTOPOLDVLVACTEX')*/
  (uint16)0x632,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[679],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk793CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ENDSTOPOLDVLVACTEX')*/
  /* Eval('NVM-CCR-015','ENDSTOPOLDVLVACTEX')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_EndStopOldVlvActEx__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ENDSTOPOLDVLVACTEX')*/
  /* Eval('NVM-CCR-014','ENDSTOPOLDVLVACTEX')*/
  /* Eval('NVM-CCR-018','ENDSTOPOLDVLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ENDSTOPOLDVLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ENDSTOPOLDVLVACTEX')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ENDSTOPOLDVLVACTEX')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 794 */
{
  
  /* Eval('NVM-CCR-027','LRNFAILIMVLVACTEX')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','LRNFAILIMVLVACTEX')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','LRNFAILIMVLVACTEX')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','LRNFAILIMVLVACTEX')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','LRNFAILIMVLVACTEX')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','LRNFAILIMVLVACTEX')*/
  
  /* Eval('NVM-CCR-008','LRNFAILIMVLVACTEX')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','LRNFAILIMVLVACTEX')*/
  /* Eval('NVM-CCR-010','LRNFAILIMVLVACTEX')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','LRNFAILIMVLVACTEX')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','LRNFAILIMVLVACTEX')*/
  
  /* Eval('NvM-ICR-072','LRNFAILIMVLVACTEX')*/
  
  /* Eval('NVM-CCR-034','LRNFAILIMVLVACTEX')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','LRNFAILIMVLVACTEX')*/
  (uint16)0x634,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[680],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk794CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','LRNFAILIMVLVACTEX')*/
  /* Eval('NVM-CCR-015','LRNFAILIMVLVACTEX')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_LrnFaiLimVlvActEx__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','LRNFAILIMVLVACTEX')*/
  /* Eval('NVM-CCR-014','LRNFAILIMVLVACTEX')*/
  /* Eval('NVM-CCR-018','LRNFAILIMVLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','LRNFAILIMVLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','LRNFAILIMVLVACTEX')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','LRNFAILIMVLVACTEX')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 795 */
{
  
  /* Eval('NVM-CCR-027','OLDLRNVLVACTEX')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','OLDLRNVLVACTEX')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','OLDLRNVLVACTEX')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','OLDLRNVLVACTEX')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','OLDLRNVLVACTEX')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','OLDLRNVLVACTEX')*/
  
  /* Eval('NVM-CCR-008','OLDLRNVLVACTEX')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','OLDLRNVLVACTEX')*/
  /* Eval('NVM-CCR-010','OLDLRNVLVACTEX')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','OLDLRNVLVACTEX')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','OLDLRNVLVACTEX')*/
  
  /* Eval('NvM-ICR-072','OLDLRNVLVACTEX')*/
  
  /* Eval('NVM-CCR-034','OLDLRNVLVACTEX')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','OLDLRNVLVACTEX')*/
  (uint16)0x636,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[681],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk795CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','OLDLRNVLVACTEX')*/
  /* Eval('NVM-CCR-015','OLDLRNVLVACTEX')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_OldLrnVlvActEx__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','OLDLRNVLVACTEX')*/
  /* Eval('NVM-CCR-014','OLDLRNVLVACTEX')*/
  /* Eval('NVM-CCR-018','OLDLRNVLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','OLDLRNVLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','OLDLRNVLVACTEX')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','OLDLRNVLVACTEX')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 796 */
{
  
  /* Eval('NVM-CCR-027','LOVLVACTEXDRV')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','LOVLVACTEXDRV')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','LOVLVACTEXDRV')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','LOVLVACTEXDRV')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','LOVLVACTEXDRV')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','LOVLVACTEXDRV')*/
  
  /* Eval('NVM-CCR-008','LOVLVACTEXDRV')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','LOVLVACTEXDRV')*/
  /* Eval('NVM-CCR-010','LOVLVACTEXDRV')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','LOVLVACTEXDRV')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','LOVLVACTEXDRV')*/
  
  /* Eval('NvM-ICR-072','LOVLVACTEXDRV')*/
  
  /* Eval('NVM-CCR-034','LOVLVACTEXDRV')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','LOVLVACTEXDRV')*/
  (uint16)0x638,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[682],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk796CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','LOVLVACTEXDRV')*/
  /* Eval('NVM-CCR-015','LOVLVACTEXDRV')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_LoVlvActExDrv__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','LOVLVACTEXDRV')*/
  /* Eval('NVM-CCR-014','LOVLVACTEXDRV')*/
  /* Eval('NVM-CCR-018','LOVLVACTEXDRV')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','LOVLVACTEXDRV')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','LOVLVACTEXDRV')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','LOVLVACTEXDRV')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 797 */
{
  
  /* Eval('NVM-CCR-027','HIVLVACTEXDRV')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','HIVLVACTEXDRV')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','HIVLVACTEXDRV')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','HIVLVACTEXDRV')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','HIVLVACTEXDRV')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','HIVLVACTEXDRV')*/
  
  /* Eval('NVM-CCR-008','HIVLVACTEXDRV')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','HIVLVACTEXDRV')*/
  /* Eval('NVM-CCR-010','HIVLVACTEXDRV')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','HIVLVACTEXDRV')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','HIVLVACTEXDRV')*/
  
  /* Eval('NvM-ICR-072','HIVLVACTEXDRV')*/
  
  /* Eval('NVM-CCR-034','HIVLVACTEXDRV')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','HIVLVACTEXDRV')*/
  (uint16)0x63A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[683],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk797CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','HIVLVACTEXDRV')*/
  /* Eval('NVM-CCR-015','HIVLVACTEXDRV')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_HiVlvActExDrv__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','HIVLVACTEXDRV')*/
  /* Eval('NVM-CCR-014','HIVLVACTEXDRV')*/
  /* Eval('NVM-CCR-018','HIVLVACTEXDRV')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','HIVLVACTEXDRV')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','HIVLVACTEXDRV')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','HIVLVACTEXDRV')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 798 */
{
  
  /* Eval('NVM-CCR-027','DFTCVLVACTEX')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','DFTCVLVACTEX')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','DFTCVLVACTEX')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','DFTCVLVACTEX')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','DFTCVLVACTEX')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','DFTCVLVACTEX')*/
  
  /* Eval('NVM-CCR-008','DFTCVLVACTEX')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','DFTCVLVACTEX')*/
  /* Eval('NVM-CCR-010','DFTCVLVACTEX')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','DFTCVLVACTEX')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','DFTCVLVACTEX')*/
  
  /* Eval('NvM-ICR-072','DFTCVLVACTEX')*/
  
  /* Eval('NVM-CCR-034','DFTCVLVACTEX')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','DFTCVLVACTEX')*/
  (uint16)0x63C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[684],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk798CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','DFTCVLVACTEX')*/
  /* Eval('NVM-CCR-015','DFTCVLVACTEX')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_DftCVlvActEx__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','DFTCVLVACTEX')*/
  /* Eval('NVM-CCR-014','DFTCVLVACTEX')*/
  /* Eval('NVM-CCR-018','DFTCVLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','DFTCVLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','DFTCVLVACTEX')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','DFTCVLVACTEX')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 799 */
{
  
  /* Eval('NVM-CCR-027','ORNGCVLVACTEX')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGCVLVACTEX')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGCVLVACTEX')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGCVLVACTEX')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGCVLVACTEX')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGCVLVACTEX')*/
  
  /* Eval('NVM-CCR-008','ORNGCVLVACTEX')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGCVLVACTEX')*/
  /* Eval('NVM-CCR-010','ORNGCVLVACTEX')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGCVLVACTEX')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGCVLVACTEX')*/
  
  /* Eval('NvM-ICR-072','ORNGCVLVACTEX')*/
  
  /* Eval('NVM-CCR-034','ORNGCVLVACTEX')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGCVLVACTEX')*/
  (uint16)0x63E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[685],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk799CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGCVLVACTEX')*/
  /* Eval('NVM-CCR-015','ORNGCVLVACTEX')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngCVlvActEx__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGCVLVACTEX')*/
  /* Eval('NVM-CCR-014','ORNGCVLVACTEX')*/
  /* Eval('NVM-CCR-018','ORNGCVLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGCVLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGCVLVACTEX')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGCVLVACTEX')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 800 */
{
  
  /* Eval('NVM-CCR-027','CMDCVLVACTEX')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CMDCVLVACTEX')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CMDCVLVACTEX')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CMDCVLVACTEX')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CMDCVLVACTEX')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CMDCVLVACTEX')*/
  
  /* Eval('NVM-CCR-008','CMDCVLVACTEX')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CMDCVLVACTEX')*/
  /* Eval('NVM-CCR-010','CMDCVLVACTEX')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CMDCVLVACTEX')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CMDCVLVACTEX')*/
  
  /* Eval('NvM-ICR-072','CMDCVLVACTEX')*/
  
  /* Eval('NVM-CCR-034','CMDCVLVACTEX')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CMDCVLVACTEX')*/
  (uint16)0x640,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[686],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk800CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CMDCVLVACTEX')*/
  /* Eval('NVM-CCR-015','CMDCVLVACTEX')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_CmdCVlvActEx__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CMDCVLVACTEX')*/
  /* Eval('NVM-CCR-014','CMDCVLVACTEX')*/
  /* Eval('NVM-CCR-018','CMDCVLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CMDCVLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CMDCVLVACTEX')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CMDCVLVACTEX')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 801 */
{
  
  /* Eval('NVM-CCR-027','SLOWC1VLVACTEX')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SLOWC1VLVACTEX')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SLOWC1VLVACTEX')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SLOWC1VLVACTEX')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SLOWC1VLVACTEX')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SLOWC1VLVACTEX')*/
  
  /* Eval('NVM-CCR-008','SLOWC1VLVACTEX')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SLOWC1VLVACTEX')*/
  /* Eval('NVM-CCR-010','SLOWC1VLVACTEX')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SLOWC1VLVACTEX')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SLOWC1VLVACTEX')*/
  
  /* Eval('NvM-ICR-072','SLOWC1VLVACTEX')*/
  
  /* Eval('NVM-CCR-034','SLOWC1VLVACTEX')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SLOWC1VLVACTEX')*/
  (uint16)0x642,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[687],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk801CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SLOWC1VLVACTEX')*/
  /* Eval('NVM-CCR-015','SLOWC1VLVACTEX')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_SlowC1VlvActEx__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SLOWC1VLVACTEX')*/
  /* Eval('NVM-CCR-014','SLOWC1VLVACTEX')*/
  /* Eval('NVM-CCR-018','SLOWC1VLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SLOWC1VLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SLOWC1VLVACTEX')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SLOWC1VLVACTEX')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 802 */
{
  
  /* Eval('NVM-CCR-027','SLOWC2VLVACTEX')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SLOWC2VLVACTEX')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SLOWC2VLVACTEX')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SLOWC2VLVACTEX')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SLOWC2VLVACTEX')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SLOWC2VLVACTEX')*/
  
  /* Eval('NVM-CCR-008','SLOWC2VLVACTEX')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SLOWC2VLVACTEX')*/
  /* Eval('NVM-CCR-010','SLOWC2VLVACTEX')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SLOWC2VLVACTEX')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SLOWC2VLVACTEX')*/
  
  /* Eval('NvM-ICR-072','SLOWC2VLVACTEX')*/
  
  /* Eval('NVM-CCR-034','SLOWC2VLVACTEX')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SLOWC2VLVACTEX')*/
  (uint16)0x644,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[688],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk802CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SLOWC2VLVACTEX')*/
  /* Eval('NVM-CCR-015','SLOWC2VLVACTEX')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_SlowC2VlvActEx__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SLOWC2VLVACTEX')*/
  /* Eval('NVM-CCR-014','SLOWC2VLVACTEX')*/
  /* Eval('NVM-CCR-018','SLOWC2VLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SLOWC2VLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SLOWC2VLVACTEX')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SLOWC2VLVACTEX')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 803 */
{
  
  /* Eval('NVM-CCR-027','DFTHVLVACTEX')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','DFTHVLVACTEX')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','DFTHVLVACTEX')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','DFTHVLVACTEX')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','DFTHVLVACTEX')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','DFTHVLVACTEX')*/
  
  /* Eval('NVM-CCR-008','DFTHVLVACTEX')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','DFTHVLVACTEX')*/
  /* Eval('NVM-CCR-010','DFTHVLVACTEX')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','DFTHVLVACTEX')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','DFTHVLVACTEX')*/
  
  /* Eval('NvM-ICR-072','DFTHVLVACTEX')*/
  
  /* Eval('NVM-CCR-034','DFTHVLVACTEX')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','DFTHVLVACTEX')*/
  (uint16)0x646,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[689],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk803CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','DFTHVLVACTEX')*/
  /* Eval('NVM-CCR-015','DFTHVLVACTEX')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_DftHVlvActEx__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','DFTHVLVACTEX')*/
  /* Eval('NVM-CCR-014','DFTHVLVACTEX')*/
  /* Eval('NVM-CCR-018','DFTHVLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','DFTHVLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','DFTHVLVACTEX')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','DFTHVLVACTEX')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 804 */
{
  
  /* Eval('NVM-CCR-027','ORNGHVLVACTEX')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGHVLVACTEX')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGHVLVACTEX')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGHVLVACTEX')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGHVLVACTEX')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGHVLVACTEX')*/
  
  /* Eval('NVM-CCR-008','ORNGHVLVACTEX')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGHVLVACTEX')*/
  /* Eval('NVM-CCR-010','ORNGHVLVACTEX')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGHVLVACTEX')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGHVLVACTEX')*/
  
  /* Eval('NvM-ICR-072','ORNGHVLVACTEX')*/
  
  /* Eval('NVM-CCR-034','ORNGHVLVACTEX')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGHVLVACTEX')*/
  (uint16)0x648,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[690],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk804CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGHVLVACTEX')*/
  /* Eval('NVM-CCR-015','ORNGHVLVACTEX')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngHVlvActEx__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGHVLVACTEX')*/
  /* Eval('NVM-CCR-014','ORNGHVLVACTEX')*/
  /* Eval('NVM-CCR-018','ORNGHVLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGHVLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGHVLVACTEX')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGHVLVACTEX')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 805 */
{
  
  /* Eval('NVM-CCR-027','CMDHVLVACTEX')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CMDHVLVACTEX')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CMDHVLVACTEX')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CMDHVLVACTEX')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CMDHVLVACTEX')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CMDHVLVACTEX')*/
  
  /* Eval('NVM-CCR-008','CMDHVLVACTEX')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CMDHVLVACTEX')*/
  /* Eval('NVM-CCR-010','CMDHVLVACTEX')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CMDHVLVACTEX')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CMDHVLVACTEX')*/
  
  /* Eval('NvM-ICR-072','CMDHVLVACTEX')*/
  
  /* Eval('NVM-CCR-034','CMDHVLVACTEX')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CMDHVLVACTEX')*/
  (uint16)0x64A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[691],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk805CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CMDHVLVACTEX')*/
  /* Eval('NVM-CCR-015','CMDHVLVACTEX')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_CmdHVlvActEx__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CMDHVLVACTEX')*/
  /* Eval('NVM-CCR-014','CMDHVLVACTEX')*/
  /* Eval('NVM-CCR-018','CMDHVLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CMDHVLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CMDHVLVACTEX')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CMDHVLVACTEX')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 806 */
{
  
  /* Eval('NVM-CCR-027','STUCKHVLVACTEX')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','STUCKHVLVACTEX')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','STUCKHVLVACTEX')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','STUCKHVLVACTEX')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','STUCKHVLVACTEX')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','STUCKHVLVACTEX')*/
  
  /* Eval('NVM-CCR-008','STUCKHVLVACTEX')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','STUCKHVLVACTEX')*/
  /* Eval('NVM-CCR-010','STUCKHVLVACTEX')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','STUCKHVLVACTEX')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','STUCKHVLVACTEX')*/
  
  /* Eval('NvM-ICR-072','STUCKHVLVACTEX')*/
  
  /* Eval('NVM-CCR-034','STUCKHVLVACTEX')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','STUCKHVLVACTEX')*/
  (uint16)0x64C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[692],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk806CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','STUCKHVLVACTEX')*/
  /* Eval('NVM-CCR-015','STUCKHVLVACTEX')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_StuckHVlvActEx__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','STUCKHVLVACTEX')*/
  /* Eval('NVM-CCR-014','STUCKHVLVACTEX')*/
  /* Eval('NVM-CCR-018','STUCKHVLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','STUCKHVLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','STUCKHVLVACTEX')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','STUCKHVLVACTEX')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 807 */
{
  
  /* Eval('NVM-CCR-027','SLOWH1VLVACTEX')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SLOWH1VLVACTEX')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SLOWH1VLVACTEX')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SLOWH1VLVACTEX')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SLOWH1VLVACTEX')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SLOWH1VLVACTEX')*/
  
  /* Eval('NVM-CCR-008','SLOWH1VLVACTEX')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SLOWH1VLVACTEX')*/
  /* Eval('NVM-CCR-010','SLOWH1VLVACTEX')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SLOWH1VLVACTEX')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SLOWH1VLVACTEX')*/
  
  /* Eval('NvM-ICR-072','SLOWH1VLVACTEX')*/
  
  /* Eval('NVM-CCR-034','SLOWH1VLVACTEX')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SLOWH1VLVACTEX')*/
  (uint16)0x64E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[693],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk807CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SLOWH1VLVACTEX')*/
  /* Eval('NVM-CCR-015','SLOWH1VLVACTEX')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_SlowH1VlvActEx__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SLOWH1VLVACTEX')*/
  /* Eval('NVM-CCR-014','SLOWH1VLVACTEX')*/
  /* Eval('NVM-CCR-018','SLOWH1VLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SLOWH1VLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SLOWH1VLVACTEX')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SLOWH1VLVACTEX')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 808 */
{
  
  /* Eval('NVM-CCR-027','STUCKH1VLVACTEX')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','STUCKH1VLVACTEX')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','STUCKH1VLVACTEX')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','STUCKH1VLVACTEX')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','STUCKH1VLVACTEX')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','STUCKH1VLVACTEX')*/
  
  /* Eval('NVM-CCR-008','STUCKH1VLVACTEX')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','STUCKH1VLVACTEX')*/
  /* Eval('NVM-CCR-010','STUCKH1VLVACTEX')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','STUCKH1VLVACTEX')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','STUCKH1VLVACTEX')*/
  
  /* Eval('NvM-ICR-072','STUCKH1VLVACTEX')*/
  
  /* Eval('NVM-CCR-034','STUCKH1VLVACTEX')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','STUCKH1VLVACTEX')*/
  (uint16)0x650,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[694],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk808CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','STUCKH1VLVACTEX')*/
  /* Eval('NVM-CCR-015','STUCKH1VLVACTEX')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_StuckH1VlvActEx__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','STUCKH1VLVACTEX')*/
  /* Eval('NVM-CCR-014','STUCKH1VLVACTEX')*/
  /* Eval('NVM-CCR-018','STUCKH1VLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','STUCKH1VLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','STUCKH1VLVACTEX')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','STUCKH1VLVACTEX')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 809 */
{
  
  /* Eval('NVM-CCR-027','SLOWH2VLVACTEX')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SLOWH2VLVACTEX')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SLOWH2VLVACTEX')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SLOWH2VLVACTEX')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SLOWH2VLVACTEX')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SLOWH2VLVACTEX')*/
  
  /* Eval('NVM-CCR-008','SLOWH2VLVACTEX')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SLOWH2VLVACTEX')*/
  /* Eval('NVM-CCR-010','SLOWH2VLVACTEX')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SLOWH2VLVACTEX')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SLOWH2VLVACTEX')*/
  
  /* Eval('NvM-ICR-072','SLOWH2VLVACTEX')*/
  
  /* Eval('NVM-CCR-034','SLOWH2VLVACTEX')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SLOWH2VLVACTEX')*/
  (uint16)0x652,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[695],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk809CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SLOWH2VLVACTEX')*/
  /* Eval('NVM-CCR-015','SLOWH2VLVACTEX')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_SlowH2VlvActEx__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SLOWH2VLVACTEX')*/
  /* Eval('NVM-CCR-014','SLOWH2VLVACTEX')*/
  /* Eval('NVM-CCR-018','SLOWH2VLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SLOWH2VLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SLOWH2VLVACTEX')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SLOWH2VLVACTEX')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 810 */
{
  
  /* Eval('NVM-CCR-027','STUCKH2VLVACTEX')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','STUCKH2VLVACTEX')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','STUCKH2VLVACTEX')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','STUCKH2VLVACTEX')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','STUCKH2VLVACTEX')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','STUCKH2VLVACTEX')*/
  
  /* Eval('NVM-CCR-008','STUCKH2VLVACTEX')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','STUCKH2VLVACTEX')*/
  /* Eval('NVM-CCR-010','STUCKH2VLVACTEX')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','STUCKH2VLVACTEX')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','STUCKH2VLVACTEX')*/
  
  /* Eval('NvM-ICR-072','STUCKH2VLVACTEX')*/
  
  /* Eval('NVM-CCR-034','STUCKH2VLVACTEX')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','STUCKH2VLVACTEX')*/
  (uint16)0x654,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[696],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk810CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','STUCKH2VLVACTEX')*/
  /* Eval('NVM-CCR-015','STUCKH2VLVACTEX')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_StuckH2VlvActEx__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','STUCKH2VLVACTEX')*/
  /* Eval('NVM-CCR-014','STUCKH2VLVACTEX')*/
  /* Eval('NVM-CCR-018','STUCKH2VLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','STUCKH2VLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','STUCKH2VLVACTEX')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','STUCKH2VLVACTEX')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 811 */
{
  
  /* Eval('NVM-CCR-027','STUCKH3VLVACTEX')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','STUCKH3VLVACTEX')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','STUCKH3VLVACTEX')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','STUCKH3VLVACTEX')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','STUCKH3VLVACTEX')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','STUCKH3VLVACTEX')*/
  
  /* Eval('NVM-CCR-008','STUCKH3VLVACTEX')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','STUCKH3VLVACTEX')*/
  /* Eval('NVM-CCR-010','STUCKH3VLVACTEX')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','STUCKH3VLVACTEX')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','STUCKH3VLVACTEX')*/
  
  /* Eval('NvM-ICR-072','STUCKH3VLVACTEX')*/
  
  /* Eval('NVM-CCR-034','STUCKH3VLVACTEX')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','STUCKH3VLVACTEX')*/
  (uint16)0x656,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[697],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk811CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','STUCKH3VLVACTEX')*/
  /* Eval('NVM-CCR-015','STUCKH3VLVACTEX')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_StuckH3VlvActEx__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','STUCKH3VLVACTEX')*/
  /* Eval('NVM-CCR-014','STUCKH3VLVACTEX')*/
  /* Eval('NVM-CCR-018','STUCKH3VLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','STUCKH3VLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','STUCKH3VLVACTEX')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','STUCKH3VLVACTEX')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 812 */
{
  
  /* Eval('NVM-CCR-027','DIFPOS1VLVACTEX')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','DIFPOS1VLVACTEX')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','DIFPOS1VLVACTEX')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','DIFPOS1VLVACTEX')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','DIFPOS1VLVACTEX')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','DIFPOS1VLVACTEX')*/
  
  /* Eval('NVM-CCR-008','DIFPOS1VLVACTEX')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','DIFPOS1VLVACTEX')*/
  /* Eval('NVM-CCR-010','DIFPOS1VLVACTEX')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','DIFPOS1VLVACTEX')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','DIFPOS1VLVACTEX')*/
  
  /* Eval('NvM-ICR-072','DIFPOS1VLVACTEX')*/
  
  /* Eval('NVM-CCR-034','DIFPOS1VLVACTEX')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','DIFPOS1VLVACTEX')*/
  (uint16)0x658,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[698],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk812CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','DIFPOS1VLVACTEX')*/
  /* Eval('NVM-CCR-015','DIFPOS1VLVACTEX')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_DifPos1VlvActEx__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','DIFPOS1VLVACTEX')*/
  /* Eval('NVM-CCR-014','DIFPOS1VLVACTEX')*/
  /* Eval('NVM-CCR-018','DIFPOS1VLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','DIFPOS1VLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','DIFPOS1VLVACTEX')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','DIFPOS1VLVACTEX')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 813 */
{
  
  /* Eval('NVM-CCR-027','DIFPOS2VLVACTEX')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','DIFPOS2VLVACTEX')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','DIFPOS2VLVACTEX')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','DIFPOS2VLVACTEX')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','DIFPOS2VLVACTEX')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','DIFPOS2VLVACTEX')*/
  
  /* Eval('NVM-CCR-008','DIFPOS2VLVACTEX')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','DIFPOS2VLVACTEX')*/
  /* Eval('NVM-CCR-010','DIFPOS2VLVACTEX')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','DIFPOS2VLVACTEX')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','DIFPOS2VLVACTEX')*/
  
  /* Eval('NvM-ICR-072','DIFPOS2VLVACTEX')*/
  
  /* Eval('NVM-CCR-034','DIFPOS2VLVACTEX')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','DIFPOS2VLVACTEX')*/
  (uint16)0x65A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[699],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk813CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','DIFPOS2VLVACTEX')*/
  /* Eval('NVM-CCR-015','DIFPOS2VLVACTEX')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_DifPos2VlvActEx__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','DIFPOS2VLVACTEX')*/
  /* Eval('NVM-CCR-014','DIFPOS2VLVACTEX')*/
  /* Eval('NVM-CCR-018','DIFPOS2VLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','DIFPOS2VLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','DIFPOS2VLVACTEX')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','DIFPOS2VLVACTEX')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 814 */
{
  
  /* Eval('NVM-CCR-027','DIFNEG1VLVACTEX')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','DIFNEG1VLVACTEX')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','DIFNEG1VLVACTEX')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','DIFNEG1VLVACTEX')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','DIFNEG1VLVACTEX')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','DIFNEG1VLVACTEX')*/
  
  /* Eval('NVM-CCR-008','DIFNEG1VLVACTEX')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','DIFNEG1VLVACTEX')*/
  /* Eval('NVM-CCR-010','DIFNEG1VLVACTEX')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','DIFNEG1VLVACTEX')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','DIFNEG1VLVACTEX')*/
  
  /* Eval('NvM-ICR-072','DIFNEG1VLVACTEX')*/
  
  /* Eval('NVM-CCR-034','DIFNEG1VLVACTEX')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','DIFNEG1VLVACTEX')*/
  (uint16)0x65C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[700],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk814CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','DIFNEG1VLVACTEX')*/
  /* Eval('NVM-CCR-015','DIFNEG1VLVACTEX')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_DifNeg1VlvActEx__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','DIFNEG1VLVACTEX')*/
  /* Eval('NVM-CCR-014','DIFNEG1VLVACTEX')*/
  /* Eval('NVM-CCR-018','DIFNEG1VLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','DIFNEG1VLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','DIFNEG1VLVACTEX')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','DIFNEG1VLVACTEX')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 815 */
{
  
  /* Eval('NVM-CCR-027','DIFNEG2VLVACTEX')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','DIFNEG2VLVACTEX')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','DIFNEG2VLVACTEX')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','DIFNEG2VLVACTEX')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','DIFNEG2VLVACTEX')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','DIFNEG2VLVACTEX')*/
  
  /* Eval('NVM-CCR-008','DIFNEG2VLVACTEX')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','DIFNEG2VLVACTEX')*/
  /* Eval('NVM-CCR-010','DIFNEG2VLVACTEX')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','DIFNEG2VLVACTEX')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','DIFNEG2VLVACTEX')*/
  
  /* Eval('NvM-ICR-072','DIFNEG2VLVACTEX')*/
  
  /* Eval('NVM-CCR-034','DIFNEG2VLVACTEX')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','DIFNEG2VLVACTEX')*/
  (uint16)0x65E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[701],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk815CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','DIFNEG2VLVACTEX')*/
  /* Eval('NVM-CCR-015','DIFNEG2VLVACTEX')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_DifNeg2VlvActEx__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','DIFNEG2VLVACTEX')*/
  /* Eval('NVM-CCR-014','DIFNEG2VLVACTEX')*/
  /* Eval('NVM-CCR-018','DIFNEG2VLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','DIFNEG2VLVACTEX')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','DIFNEG2VLVACTEX')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','DIFNEG2VLVACTEX')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 816 */
{
  
  /* Eval('NVM-CCR-027','SERVOERRVLVACTIN')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SERVOERRVLVACTIN')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SERVOERRVLVACTIN')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SERVOERRVLVACTIN')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SERVOERRVLVACTIN')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SERVOERRVLVACTIN')*/
  
  /* Eval('NVM-CCR-008','SERVOERRVLVACTIN')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SERVOERRVLVACTIN')*/
  /* Eval('NVM-CCR-010','SERVOERRVLVACTIN')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SERVOERRVLVACTIN')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SERVOERRVLVACTIN')*/
  
  /* Eval('NvM-ICR-072','SERVOERRVLVACTIN')*/
  
  /* Eval('NVM-CCR-034','SERVOERRVLVACTIN')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SERVOERRVLVACTIN')*/
  (uint16)0x660,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[702],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk816CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SERVOERRVLVACTIN')*/
  /* Eval('NVM-CCR-015','SERVOERRVLVACTIN')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ServoErrVlvActIn__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SERVOERRVLVACTIN')*/
  /* Eval('NVM-CCR-014','SERVOERRVLVACTIN')*/
  /* Eval('NVM-CCR-018','SERVOERRVLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SERVOERRVLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SERVOERRVLVACTIN')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SERVOERRVLVACTIN')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 817 */
{
  
  /* Eval('NVM-CCR-027','IMAXVLVACTIN')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','IMAXVLVACTIN')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','IMAXVLVACTIN')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','IMAXVLVACTIN')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','IMAXVLVACTIN')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','IMAXVLVACTIN')*/
  
  /* Eval('NVM-CCR-008','IMAXVLVACTIN')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','IMAXVLVACTIN')*/
  /* Eval('NVM-CCR-010','IMAXVLVACTIN')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','IMAXVLVACTIN')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','IMAXVLVACTIN')*/
  
  /* Eval('NvM-ICR-072','IMAXVLVACTIN')*/
  
  /* Eval('NVM-CCR-034','IMAXVLVACTIN')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','IMAXVLVACTIN')*/
  (uint16)0x662,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[703],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk817CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','IMAXVLVACTIN')*/
  /* Eval('NVM-CCR-015','IMAXVLVACTIN')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_IMaxVlvActIn__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','IMAXVLVACTIN')*/
  /* Eval('NVM-CCR-014','IMAXVLVACTIN')*/
  /* Eval('NVM-CCR-018','IMAXVLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','IMAXVLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','IMAXVLVACTIN')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','IMAXVLVACTIN')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 818 */
{
  
  /* Eval('NVM-CCR-027','ORNGSPDVLVACTIN')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGSPDVLVACTIN')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGSPDVLVACTIN')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGSPDVLVACTIN')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGSPDVLVACTIN')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGSPDVLVACTIN')*/
  
  /* Eval('NVM-CCR-008','ORNGSPDVLVACTIN')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGSPDVLVACTIN')*/
  /* Eval('NVM-CCR-010','ORNGSPDVLVACTIN')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGSPDVLVACTIN')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGSPDVLVACTIN')*/
  
  /* Eval('NvM-ICR-072','ORNGSPDVLVACTIN')*/
  
  /* Eval('NVM-CCR-034','ORNGSPDVLVACTIN')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGSPDVLVACTIN')*/
  (uint16)0x664,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[704],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk818CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGSPDVLVACTIN')*/
  /* Eval('NVM-CCR-015','ORNGSPDVLVACTIN')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngSpdVlvActIn__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGSPDVLVACTIN')*/
  /* Eval('NVM-CCR-014','ORNGSPDVLVACTIN')*/
  /* Eval('NVM-CCR-018','ORNGSPDVLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGSPDVLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGSPDVLVACTIN')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGSPDVLVACTIN')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 819 */
{
  
  /* Eval('NVM-CCR-027','ORNGSHIFTVLVACTIN')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGSHIFTVLVACTIN')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGSHIFTVLVACTIN')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGSHIFTVLVACTIN')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGSHIFTVLVACTIN')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGSHIFTVLVACTIN')*/
  
  /* Eval('NVM-CCR-008','ORNGSHIFTVLVACTIN')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGSHIFTVLVACTIN')*/
  /* Eval('NVM-CCR-010','ORNGSHIFTVLVACTIN')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGSHIFTVLVACTIN')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGSHIFTVLVACTIN')*/
  
  /* Eval('NvM-ICR-072','ORNGSHIFTVLVACTIN')*/
  
  /* Eval('NVM-CCR-034','ORNGSHIFTVLVACTIN')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGSHIFTVLVACTIN')*/
  (uint16)0x666,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[705],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk819CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGSHIFTVLVACTIN')*/
  /* Eval('NVM-CCR-015','ORNGSHIFTVLVACTIN')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngShiftVlvActIn__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGSHIFTVLVACTIN')*/
  /* Eval('NVM-CCR-014','ORNGSHIFTVLVACTIN')*/
  /* Eval('NVM-CCR-018','ORNGSHIFTVLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGSHIFTVLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGSHIFTVLVACTIN')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGSHIFTVLVACTIN')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 820 */
{
  
  /* Eval('NVM-CCR-027','MISSTOOTHVLVACTIN')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MISSTOOTHVLVACTIN')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MISSTOOTHVLVACTIN')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MISSTOOTHVLVACTIN')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MISSTOOTHVLVACTIN')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MISSTOOTHVLVACTIN')*/
  
  /* Eval('NVM-CCR-008','MISSTOOTHVLVACTIN')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MISSTOOTHVLVACTIN')*/
  /* Eval('NVM-CCR-010','MISSTOOTHVLVACTIN')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MISSTOOTHVLVACTIN')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MISSTOOTHVLVACTIN')*/
  
  /* Eval('NvM-ICR-072','MISSTOOTHVLVACTIN')*/
  
  /* Eval('NVM-CCR-034','MISSTOOTHVLVACTIN')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MISSTOOTHVLVACTIN')*/
  (uint16)0x668,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[706],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk820CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MISSTOOTHVLVACTIN')*/
  /* Eval('NVM-CCR-015','MISSTOOTHVLVACTIN')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_MissToothVlvActIn__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MISSTOOTHVLVACTIN')*/
  /* Eval('NVM-CCR-014','MISSTOOTHVLVACTIN')*/
  /* Eval('NVM-CCR-018','MISSTOOTHVLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MISSTOOTHVLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MISSTOOTHVLVACTIN')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MISSTOOTHVLVACTIN')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 821 */
{
  
  /* Eval('NVM-CCR-027','TDCDIAGVLVACTIN')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','TDCDIAGVLVACTIN')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','TDCDIAGVLVACTIN')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','TDCDIAGVLVACTIN')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','TDCDIAGVLVACTIN')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','TDCDIAGVLVACTIN')*/
  
  /* Eval('NVM-CCR-008','TDCDIAGVLVACTIN')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','TDCDIAGVLVACTIN')*/
  /* Eval('NVM-CCR-010','TDCDIAGVLVACTIN')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','TDCDIAGVLVACTIN')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','TDCDIAGVLVACTIN')*/
  
  /* Eval('NvM-ICR-072','TDCDIAGVLVACTIN')*/
  
  /* Eval('NVM-CCR-034','TDCDIAGVLVACTIN')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','TDCDIAGVLVACTIN')*/
  (uint16)0x66A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[707],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk821CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','TDCDIAGVLVACTIN')*/
  /* Eval('NVM-CCR-015','TDCDIAGVLVACTIN')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_TDCDiagVlvActIn__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','TDCDIAGVLVACTIN')*/
  /* Eval('NVM-CCR-014','TDCDIAGVLVACTIN')*/
  /* Eval('NVM-CCR-018','TDCDIAGVLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','TDCDIAGVLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','TDCDIAGVLVACTIN')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','TDCDIAGVLVACTIN')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 822 */
{
  
  /* Eval('NVM-CCR-027','CLNERRVLVACTIN')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CLNERRVLVACTIN')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CLNERRVLVACTIN')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CLNERRVLVACTIN')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CLNERRVLVACTIN')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CLNERRVLVACTIN')*/
  
  /* Eval('NVM-CCR-008','CLNERRVLVACTIN')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CLNERRVLVACTIN')*/
  /* Eval('NVM-CCR-010','CLNERRVLVACTIN')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CLNERRVLVACTIN')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CLNERRVLVACTIN')*/
  
  /* Eval('NvM-ICR-072','CLNERRVLVACTIN')*/
  
  /* Eval('NVM-CCR-034','CLNERRVLVACTIN')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CLNERRVLVACTIN')*/
  (uint16)0x66C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[708],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk822CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CLNERRVLVACTIN')*/
  /* Eval('NVM-CCR-015','CLNERRVLVACTIN')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ClnErrVlvActIn__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CLNERRVLVACTIN')*/
  /* Eval('NVM-CCR-014','CLNERRVLVACTIN')*/
  /* Eval('NVM-CCR-018','CLNERRVLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CLNERRVLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CLNERRVLVACTIN')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CLNERRVLVACTIN')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 823 */
{
  
  /* Eval('NVM-CCR-027','LRNENDSTOPVLVACTIN')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','LRNENDSTOPVLVACTIN')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','LRNENDSTOPVLVACTIN')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','LRNENDSTOPVLVACTIN')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','LRNENDSTOPVLVACTIN')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','LRNENDSTOPVLVACTIN')*/
  
  /* Eval('NVM-CCR-008','LRNENDSTOPVLVACTIN')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','LRNENDSTOPVLVACTIN')*/
  /* Eval('NVM-CCR-010','LRNENDSTOPVLVACTIN')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','LRNENDSTOPVLVACTIN')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','LRNENDSTOPVLVACTIN')*/
  
  /* Eval('NvM-ICR-072','LRNENDSTOPVLVACTIN')*/
  
  /* Eval('NVM-CCR-034','LRNENDSTOPVLVACTIN')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','LRNENDSTOPVLVACTIN')*/
  (uint16)0x66E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[709],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk823CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','LRNENDSTOPVLVACTIN')*/
  /* Eval('NVM-CCR-015','LRNENDSTOPVLVACTIN')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_LrnEndStopVlvActIn__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','LRNENDSTOPVLVACTIN')*/
  /* Eval('NVM-CCR-014','LRNENDSTOPVLVACTIN')*/
  /* Eval('NVM-CCR-018','LRNENDSTOPVLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','LRNENDSTOPVLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','LRNENDSTOPVLVACTIN')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','LRNENDSTOPVLVACTIN')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 824 */
{
  
  /* Eval('NVM-CCR-027','ENDSTOPOLDVLVACTIN')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ENDSTOPOLDVLVACTIN')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ENDSTOPOLDVLVACTIN')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ENDSTOPOLDVLVACTIN')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ENDSTOPOLDVLVACTIN')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ENDSTOPOLDVLVACTIN')*/
  
  /* Eval('NVM-CCR-008','ENDSTOPOLDVLVACTIN')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ENDSTOPOLDVLVACTIN')*/
  /* Eval('NVM-CCR-010','ENDSTOPOLDVLVACTIN')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ENDSTOPOLDVLVACTIN')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ENDSTOPOLDVLVACTIN')*/
  
  /* Eval('NvM-ICR-072','ENDSTOPOLDVLVACTIN')*/
  
  /* Eval('NVM-CCR-034','ENDSTOPOLDVLVACTIN')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ENDSTOPOLDVLVACTIN')*/
  (uint16)0x670,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[710],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk824CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ENDSTOPOLDVLVACTIN')*/
  /* Eval('NVM-CCR-015','ENDSTOPOLDVLVACTIN')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_EndStopOldVlvActIn__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ENDSTOPOLDVLVACTIN')*/
  /* Eval('NVM-CCR-014','ENDSTOPOLDVLVACTIN')*/
  /* Eval('NVM-CCR-018','ENDSTOPOLDVLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ENDSTOPOLDVLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ENDSTOPOLDVLVACTIN')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ENDSTOPOLDVLVACTIN')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 825 */
{
  
  /* Eval('NVM-CCR-027','LRNFAILIMVLVACTIN')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','LRNFAILIMVLVACTIN')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','LRNFAILIMVLVACTIN')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','LRNFAILIMVLVACTIN')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','LRNFAILIMVLVACTIN')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','LRNFAILIMVLVACTIN')*/
  
  /* Eval('NVM-CCR-008','LRNFAILIMVLVACTIN')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','LRNFAILIMVLVACTIN')*/
  /* Eval('NVM-CCR-010','LRNFAILIMVLVACTIN')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','LRNFAILIMVLVACTIN')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','LRNFAILIMVLVACTIN')*/
  
  /* Eval('NvM-ICR-072','LRNFAILIMVLVACTIN')*/
  
  /* Eval('NVM-CCR-034','LRNFAILIMVLVACTIN')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','LRNFAILIMVLVACTIN')*/
  (uint16)0x672,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[711],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk825CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','LRNFAILIMVLVACTIN')*/
  /* Eval('NVM-CCR-015','LRNFAILIMVLVACTIN')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_LrnFaiLimVlvActIn__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','LRNFAILIMVLVACTIN')*/
  /* Eval('NVM-CCR-014','LRNFAILIMVLVACTIN')*/
  /* Eval('NVM-CCR-018','LRNFAILIMVLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','LRNFAILIMVLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','LRNFAILIMVLVACTIN')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','LRNFAILIMVLVACTIN')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 826 */
{
  
  /* Eval('NVM-CCR-027','OLDLRNVLVACTIN')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','OLDLRNVLVACTIN')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','OLDLRNVLVACTIN')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','OLDLRNVLVACTIN')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','OLDLRNVLVACTIN')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','OLDLRNVLVACTIN')*/
  
  /* Eval('NVM-CCR-008','OLDLRNVLVACTIN')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','OLDLRNVLVACTIN')*/
  /* Eval('NVM-CCR-010','OLDLRNVLVACTIN')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','OLDLRNVLVACTIN')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','OLDLRNVLVACTIN')*/
  
  /* Eval('NvM-ICR-072','OLDLRNVLVACTIN')*/
  
  /* Eval('NVM-CCR-034','OLDLRNVLVACTIN')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','OLDLRNVLVACTIN')*/
  (uint16)0x674,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[712],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk826CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','OLDLRNVLVACTIN')*/
  /* Eval('NVM-CCR-015','OLDLRNVLVACTIN')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_OldLrnVlvActIn__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','OLDLRNVLVACTIN')*/
  /* Eval('NVM-CCR-014','OLDLRNVLVACTIN')*/
  /* Eval('NVM-CCR-018','OLDLRNVLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','OLDLRNVLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','OLDLRNVLVACTIN')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','OLDLRNVLVACTIN')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 827 */
{
  
  /* Eval('NVM-CCR-027','LOVLVACTINDRV')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','LOVLVACTINDRV')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','LOVLVACTINDRV')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','LOVLVACTINDRV')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','LOVLVACTINDRV')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','LOVLVACTINDRV')*/
  
  /* Eval('NVM-CCR-008','LOVLVACTINDRV')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','LOVLVACTINDRV')*/
  /* Eval('NVM-CCR-010','LOVLVACTINDRV')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','LOVLVACTINDRV')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','LOVLVACTINDRV')*/
  
  /* Eval('NvM-ICR-072','LOVLVACTINDRV')*/
  
  /* Eval('NVM-CCR-034','LOVLVACTINDRV')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','LOVLVACTINDRV')*/
  (uint16)0x676,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[713],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk827CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','LOVLVACTINDRV')*/
  /* Eval('NVM-CCR-015','LOVLVACTINDRV')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_LoVlvActInDrv__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','LOVLVACTINDRV')*/
  /* Eval('NVM-CCR-014','LOVLVACTINDRV')*/
  /* Eval('NVM-CCR-018','LOVLVACTINDRV')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','LOVLVACTINDRV')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','LOVLVACTINDRV')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','LOVLVACTINDRV')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 828 */
{
  
  /* Eval('NVM-CCR-027','HIVLVACTINDRV')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','HIVLVACTINDRV')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','HIVLVACTINDRV')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','HIVLVACTINDRV')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','HIVLVACTINDRV')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','HIVLVACTINDRV')*/
  
  /* Eval('NVM-CCR-008','HIVLVACTINDRV')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','HIVLVACTINDRV')*/
  /* Eval('NVM-CCR-010','HIVLVACTINDRV')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','HIVLVACTINDRV')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','HIVLVACTINDRV')*/
  
  /* Eval('NvM-ICR-072','HIVLVACTINDRV')*/
  
  /* Eval('NVM-CCR-034','HIVLVACTINDRV')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','HIVLVACTINDRV')*/
  (uint16)0x678,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[714],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk828CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','HIVLVACTINDRV')*/
  /* Eval('NVM-CCR-015','HIVLVACTINDRV')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_HiVlvActInDrv__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','HIVLVACTINDRV')*/
  /* Eval('NVM-CCR-014','HIVLVACTINDRV')*/
  /* Eval('NVM-CCR-018','HIVLVACTINDRV')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','HIVLVACTINDRV')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','HIVLVACTINDRV')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','HIVLVACTINDRV')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 829 */
{
  
  /* Eval('NVM-CCR-027','DFTCVLVACTIN')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','DFTCVLVACTIN')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','DFTCVLVACTIN')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','DFTCVLVACTIN')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','DFTCVLVACTIN')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','DFTCVLVACTIN')*/
  
  /* Eval('NVM-CCR-008','DFTCVLVACTIN')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','DFTCVLVACTIN')*/
  /* Eval('NVM-CCR-010','DFTCVLVACTIN')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','DFTCVLVACTIN')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','DFTCVLVACTIN')*/
  
  /* Eval('NvM-ICR-072','DFTCVLVACTIN')*/
  
  /* Eval('NVM-CCR-034','DFTCVLVACTIN')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','DFTCVLVACTIN')*/
  (uint16)0x67A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[715],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk829CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','DFTCVLVACTIN')*/
  /* Eval('NVM-CCR-015','DFTCVLVACTIN')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_DftCVlvActIn__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','DFTCVLVACTIN')*/
  /* Eval('NVM-CCR-014','DFTCVLVACTIN')*/
  /* Eval('NVM-CCR-018','DFTCVLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','DFTCVLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','DFTCVLVACTIN')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','DFTCVLVACTIN')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 830 */
{
  
  /* Eval('NVM-CCR-027','ORNGCVLVACTIN')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGCVLVACTIN')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGCVLVACTIN')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGCVLVACTIN')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGCVLVACTIN')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGCVLVACTIN')*/
  
  /* Eval('NVM-CCR-008','ORNGCVLVACTIN')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGCVLVACTIN')*/
  /* Eval('NVM-CCR-010','ORNGCVLVACTIN')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGCVLVACTIN')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGCVLVACTIN')*/
  
  /* Eval('NvM-ICR-072','ORNGCVLVACTIN')*/
  
  /* Eval('NVM-CCR-034','ORNGCVLVACTIN')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGCVLVACTIN')*/
  (uint16)0x67C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[716],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk830CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGCVLVACTIN')*/
  /* Eval('NVM-CCR-015','ORNGCVLVACTIN')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngCVlvActIn__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGCVLVACTIN')*/
  /* Eval('NVM-CCR-014','ORNGCVLVACTIN')*/
  /* Eval('NVM-CCR-018','ORNGCVLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGCVLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGCVLVACTIN')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGCVLVACTIN')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 831 */
{
  
  /* Eval('NVM-CCR-027','CMDCVLVACTIN')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CMDCVLVACTIN')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CMDCVLVACTIN')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CMDCVLVACTIN')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CMDCVLVACTIN')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CMDCVLVACTIN')*/
  
  /* Eval('NVM-CCR-008','CMDCVLVACTIN')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CMDCVLVACTIN')*/
  /* Eval('NVM-CCR-010','CMDCVLVACTIN')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CMDCVLVACTIN')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CMDCVLVACTIN')*/
  
  /* Eval('NvM-ICR-072','CMDCVLVACTIN')*/
  
  /* Eval('NVM-CCR-034','CMDCVLVACTIN')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CMDCVLVACTIN')*/
  (uint16)0x67E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[717],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk831CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CMDCVLVACTIN')*/
  /* Eval('NVM-CCR-015','CMDCVLVACTIN')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_CmdCVlvActIn__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CMDCVLVACTIN')*/
  /* Eval('NVM-CCR-014','CMDCVLVACTIN')*/
  /* Eval('NVM-CCR-018','CMDCVLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CMDCVLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CMDCVLVACTIN')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CMDCVLVACTIN')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 832 */
{
  
  /* Eval('NVM-CCR-027','SLOWC1VLVACTIN')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SLOWC1VLVACTIN')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SLOWC1VLVACTIN')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SLOWC1VLVACTIN')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SLOWC1VLVACTIN')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SLOWC1VLVACTIN')*/
  
  /* Eval('NVM-CCR-008','SLOWC1VLVACTIN')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SLOWC1VLVACTIN')*/
  /* Eval('NVM-CCR-010','SLOWC1VLVACTIN')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SLOWC1VLVACTIN')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SLOWC1VLVACTIN')*/
  
  /* Eval('NvM-ICR-072','SLOWC1VLVACTIN')*/
  
  /* Eval('NVM-CCR-034','SLOWC1VLVACTIN')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SLOWC1VLVACTIN')*/
  (uint16)0x680,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[718],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk832CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SLOWC1VLVACTIN')*/
  /* Eval('NVM-CCR-015','SLOWC1VLVACTIN')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_SlowC1VlvActIn__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SLOWC1VLVACTIN')*/
  /* Eval('NVM-CCR-014','SLOWC1VLVACTIN')*/
  /* Eval('NVM-CCR-018','SLOWC1VLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SLOWC1VLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SLOWC1VLVACTIN')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SLOWC1VLVACTIN')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 833 */
{
  
  /* Eval('NVM-CCR-027','SLOWC2VLVACTIN')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SLOWC2VLVACTIN')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SLOWC2VLVACTIN')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SLOWC2VLVACTIN')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SLOWC2VLVACTIN')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SLOWC2VLVACTIN')*/
  
  /* Eval('NVM-CCR-008','SLOWC2VLVACTIN')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SLOWC2VLVACTIN')*/
  /* Eval('NVM-CCR-010','SLOWC2VLVACTIN')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SLOWC2VLVACTIN')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SLOWC2VLVACTIN')*/
  
  /* Eval('NvM-ICR-072','SLOWC2VLVACTIN')*/
  
  /* Eval('NVM-CCR-034','SLOWC2VLVACTIN')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SLOWC2VLVACTIN')*/
  (uint16)0x682,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[719],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk833CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SLOWC2VLVACTIN')*/
  /* Eval('NVM-CCR-015','SLOWC2VLVACTIN')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_SlowC2VlvActIn__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SLOWC2VLVACTIN')*/
  /* Eval('NVM-CCR-014','SLOWC2VLVACTIN')*/
  /* Eval('NVM-CCR-018','SLOWC2VLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SLOWC2VLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SLOWC2VLVACTIN')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SLOWC2VLVACTIN')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 834 */
{
  
  /* Eval('NVM-CCR-027','DFTHVLVACTIN')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','DFTHVLVACTIN')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','DFTHVLVACTIN')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','DFTHVLVACTIN')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','DFTHVLVACTIN')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','DFTHVLVACTIN')*/
  
  /* Eval('NVM-CCR-008','DFTHVLVACTIN')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','DFTHVLVACTIN')*/
  /* Eval('NVM-CCR-010','DFTHVLVACTIN')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','DFTHVLVACTIN')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','DFTHVLVACTIN')*/
  
  /* Eval('NvM-ICR-072','DFTHVLVACTIN')*/
  
  /* Eval('NVM-CCR-034','DFTHVLVACTIN')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','DFTHVLVACTIN')*/
  (uint16)0x684,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[720],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk834CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','DFTHVLVACTIN')*/
  /* Eval('NVM-CCR-015','DFTHVLVACTIN')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_DftHVlvActIn__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','DFTHVLVACTIN')*/
  /* Eval('NVM-CCR-014','DFTHVLVACTIN')*/
  /* Eval('NVM-CCR-018','DFTHVLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','DFTHVLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','DFTHVLVACTIN')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','DFTHVLVACTIN')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 835 */
{
  
  /* Eval('NVM-CCR-027','ORNGHVLVACTIN')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ORNGHVLVACTIN')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ORNGHVLVACTIN')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ORNGHVLVACTIN')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ORNGHVLVACTIN')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ORNGHVLVACTIN')*/
  
  /* Eval('NVM-CCR-008','ORNGHVLVACTIN')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ORNGHVLVACTIN')*/
  /* Eval('NVM-CCR-010','ORNGHVLVACTIN')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ORNGHVLVACTIN')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ORNGHVLVACTIN')*/
  
  /* Eval('NvM-ICR-072','ORNGHVLVACTIN')*/
  
  /* Eval('NVM-CCR-034','ORNGHVLVACTIN')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ORNGHVLVACTIN')*/
  (uint16)0x686,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[721],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk835CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ORNGHVLVACTIN')*/
  /* Eval('NVM-CCR-015','ORNGHVLVACTIN')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ORngHVlvActIn__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ORNGHVLVACTIN')*/
  /* Eval('NVM-CCR-014','ORNGHVLVACTIN')*/
  /* Eval('NVM-CCR-018','ORNGHVLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ORNGHVLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ORNGHVLVACTIN')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ORNGHVLVACTIN')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 836 */
{
  
  /* Eval('NVM-CCR-027','CMDHVLVACTIN')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','CMDHVLVACTIN')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','CMDHVLVACTIN')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','CMDHVLVACTIN')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','CMDHVLVACTIN')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','CMDHVLVACTIN')*/
  
  /* Eval('NVM-CCR-008','CMDHVLVACTIN')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','CMDHVLVACTIN')*/
  /* Eval('NVM-CCR-010','CMDHVLVACTIN')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','CMDHVLVACTIN')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','CMDHVLVACTIN')*/
  
  /* Eval('NvM-ICR-072','CMDHVLVACTIN')*/
  
  /* Eval('NVM-CCR-034','CMDHVLVACTIN')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','CMDHVLVACTIN')*/
  (uint16)0x688,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[722],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk836CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','CMDHVLVACTIN')*/
  /* Eval('NVM-CCR-015','CMDHVLVACTIN')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_CmdHVlvActIn__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','CMDHVLVACTIN')*/
  /* Eval('NVM-CCR-014','CMDHVLVACTIN')*/
  /* Eval('NVM-CCR-018','CMDHVLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','CMDHVLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','CMDHVLVACTIN')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','CMDHVLVACTIN')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 837 */
{
  
  /* Eval('NVM-CCR-027','STUCKHVLVACTIN')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','STUCKHVLVACTIN')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','STUCKHVLVACTIN')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','STUCKHVLVACTIN')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','STUCKHVLVACTIN')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','STUCKHVLVACTIN')*/
  
  /* Eval('NVM-CCR-008','STUCKHVLVACTIN')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','STUCKHVLVACTIN')*/
  /* Eval('NVM-CCR-010','STUCKHVLVACTIN')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','STUCKHVLVACTIN')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','STUCKHVLVACTIN')*/
  
  /* Eval('NvM-ICR-072','STUCKHVLVACTIN')*/
  
  /* Eval('NVM-CCR-034','STUCKHVLVACTIN')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','STUCKHVLVACTIN')*/
  (uint16)0x68A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[723],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk837CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','STUCKHVLVACTIN')*/
  /* Eval('NVM-CCR-015','STUCKHVLVACTIN')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_StuckHVlvActIn__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','STUCKHVLVACTIN')*/
  /* Eval('NVM-CCR-014','STUCKHVLVACTIN')*/
  /* Eval('NVM-CCR-018','STUCKHVLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','STUCKHVLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','STUCKHVLVACTIN')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','STUCKHVLVACTIN')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 838 */
{
  
  /* Eval('NVM-CCR-027','SLOWH1VLVACTIN')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SLOWH1VLVACTIN')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SLOWH1VLVACTIN')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SLOWH1VLVACTIN')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SLOWH1VLVACTIN')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SLOWH1VLVACTIN')*/
  
  /* Eval('NVM-CCR-008','SLOWH1VLVACTIN')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SLOWH1VLVACTIN')*/
  /* Eval('NVM-CCR-010','SLOWH1VLVACTIN')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SLOWH1VLVACTIN')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SLOWH1VLVACTIN')*/
  
  /* Eval('NvM-ICR-072','SLOWH1VLVACTIN')*/
  
  /* Eval('NVM-CCR-034','SLOWH1VLVACTIN')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SLOWH1VLVACTIN')*/
  (uint16)0x68C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[724],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk838CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SLOWH1VLVACTIN')*/
  /* Eval('NVM-CCR-015','SLOWH1VLVACTIN')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_SlowH1VlvActIn__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SLOWH1VLVACTIN')*/
  /* Eval('NVM-CCR-014','SLOWH1VLVACTIN')*/
  /* Eval('NVM-CCR-018','SLOWH1VLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SLOWH1VLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SLOWH1VLVACTIN')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SLOWH1VLVACTIN')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 839 */
{
  
  /* Eval('NVM-CCR-027','STUCKH1VLVACTIN')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','STUCKH1VLVACTIN')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','STUCKH1VLVACTIN')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','STUCKH1VLVACTIN')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','STUCKH1VLVACTIN')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','STUCKH1VLVACTIN')*/
  
  /* Eval('NVM-CCR-008','STUCKH1VLVACTIN')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','STUCKH1VLVACTIN')*/
  /* Eval('NVM-CCR-010','STUCKH1VLVACTIN')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','STUCKH1VLVACTIN')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','STUCKH1VLVACTIN')*/
  
  /* Eval('NvM-ICR-072','STUCKH1VLVACTIN')*/
  
  /* Eval('NVM-CCR-034','STUCKH1VLVACTIN')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','STUCKH1VLVACTIN')*/
  (uint16)0x68E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[725],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk839CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','STUCKH1VLVACTIN')*/
  /* Eval('NVM-CCR-015','STUCKH1VLVACTIN')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_StuckH1VlvActIn__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','STUCKH1VLVACTIN')*/
  /* Eval('NVM-CCR-014','STUCKH1VLVACTIN')*/
  /* Eval('NVM-CCR-018','STUCKH1VLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','STUCKH1VLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','STUCKH1VLVACTIN')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','STUCKH1VLVACTIN')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 840 */
{
  
  /* Eval('NVM-CCR-027','SLOWH2VLVACTIN')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SLOWH2VLVACTIN')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SLOWH2VLVACTIN')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SLOWH2VLVACTIN')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SLOWH2VLVACTIN')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SLOWH2VLVACTIN')*/
  
  /* Eval('NVM-CCR-008','SLOWH2VLVACTIN')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SLOWH2VLVACTIN')*/
  /* Eval('NVM-CCR-010','SLOWH2VLVACTIN')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SLOWH2VLVACTIN')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SLOWH2VLVACTIN')*/
  
  /* Eval('NvM-ICR-072','SLOWH2VLVACTIN')*/
  
  /* Eval('NVM-CCR-034','SLOWH2VLVACTIN')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SLOWH2VLVACTIN')*/
  (uint16)0x690,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[726],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk840CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SLOWH2VLVACTIN')*/
  /* Eval('NVM-CCR-015','SLOWH2VLVACTIN')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_SlowH2VlvActIn__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SLOWH2VLVACTIN')*/
  /* Eval('NVM-CCR-014','SLOWH2VLVACTIN')*/
  /* Eval('NVM-CCR-018','SLOWH2VLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SLOWH2VLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SLOWH2VLVACTIN')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SLOWH2VLVACTIN')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 841 */
{
  
  /* Eval('NVM-CCR-027','STUCKH2VLVACTIN')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','STUCKH2VLVACTIN')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','STUCKH2VLVACTIN')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','STUCKH2VLVACTIN')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','STUCKH2VLVACTIN')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','STUCKH2VLVACTIN')*/
  
  /* Eval('NVM-CCR-008','STUCKH2VLVACTIN')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','STUCKH2VLVACTIN')*/
  /* Eval('NVM-CCR-010','STUCKH2VLVACTIN')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','STUCKH2VLVACTIN')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','STUCKH2VLVACTIN')*/
  
  /* Eval('NvM-ICR-072','STUCKH2VLVACTIN')*/
  
  /* Eval('NVM-CCR-034','STUCKH2VLVACTIN')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','STUCKH2VLVACTIN')*/
  (uint16)0x692,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[727],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk841CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','STUCKH2VLVACTIN')*/
  /* Eval('NVM-CCR-015','STUCKH2VLVACTIN')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_StuckH2VlvActIn__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','STUCKH2VLVACTIN')*/
  /* Eval('NVM-CCR-014','STUCKH2VLVACTIN')*/
  /* Eval('NVM-CCR-018','STUCKH2VLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','STUCKH2VLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','STUCKH2VLVACTIN')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','STUCKH2VLVACTIN')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 842 */
{
  
  /* Eval('NVM-CCR-027','STUCKH3VLVACTIN')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','STUCKH3VLVACTIN')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','STUCKH3VLVACTIN')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','STUCKH3VLVACTIN')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','STUCKH3VLVACTIN')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','STUCKH3VLVACTIN')*/
  
  /* Eval('NVM-CCR-008','STUCKH3VLVACTIN')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','STUCKH3VLVACTIN')*/
  /* Eval('NVM-CCR-010','STUCKH3VLVACTIN')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','STUCKH3VLVACTIN')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','STUCKH3VLVACTIN')*/
  
  /* Eval('NvM-ICR-072','STUCKH3VLVACTIN')*/
  
  /* Eval('NVM-CCR-034','STUCKH3VLVACTIN')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','STUCKH3VLVACTIN')*/
  (uint16)0x694,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[728],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk842CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','STUCKH3VLVACTIN')*/
  /* Eval('NVM-CCR-015','STUCKH3VLVACTIN')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_StuckH3VlvActIn__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','STUCKH3VLVACTIN')*/
  /* Eval('NVM-CCR-014','STUCKH3VLVACTIN')*/
  /* Eval('NVM-CCR-018','STUCKH3VLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','STUCKH3VLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','STUCKH3VLVACTIN')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','STUCKH3VLVACTIN')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 843 */
{
  
  /* Eval('NVM-CCR-027','DIFPOS1VLVACTIN')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','DIFPOS1VLVACTIN')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','DIFPOS1VLVACTIN')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','DIFPOS1VLVACTIN')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','DIFPOS1VLVACTIN')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','DIFPOS1VLVACTIN')*/
  
  /* Eval('NVM-CCR-008','DIFPOS1VLVACTIN')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','DIFPOS1VLVACTIN')*/
  /* Eval('NVM-CCR-010','DIFPOS1VLVACTIN')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','DIFPOS1VLVACTIN')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','DIFPOS1VLVACTIN')*/
  
  /* Eval('NvM-ICR-072','DIFPOS1VLVACTIN')*/
  
  /* Eval('NVM-CCR-034','DIFPOS1VLVACTIN')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','DIFPOS1VLVACTIN')*/
  (uint16)0x696,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[729],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk843CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','DIFPOS1VLVACTIN')*/
  /* Eval('NVM-CCR-015','DIFPOS1VLVACTIN')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_DifPos1VlvActIn__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','DIFPOS1VLVACTIN')*/
  /* Eval('NVM-CCR-014','DIFPOS1VLVACTIN')*/
  /* Eval('NVM-CCR-018','DIFPOS1VLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','DIFPOS1VLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','DIFPOS1VLVACTIN')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','DIFPOS1VLVACTIN')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 844 */
{
  
  /* Eval('NVM-CCR-027','DIFPOS2VLVACTIN')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','DIFPOS2VLVACTIN')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','DIFPOS2VLVACTIN')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','DIFPOS2VLVACTIN')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','DIFPOS2VLVACTIN')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','DIFPOS2VLVACTIN')*/
  
  /* Eval('NVM-CCR-008','DIFPOS2VLVACTIN')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','DIFPOS2VLVACTIN')*/
  /* Eval('NVM-CCR-010','DIFPOS2VLVACTIN')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','DIFPOS2VLVACTIN')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','DIFPOS2VLVACTIN')*/
  
  /* Eval('NvM-ICR-072','DIFPOS2VLVACTIN')*/
  
  /* Eval('NVM-CCR-034','DIFPOS2VLVACTIN')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','DIFPOS2VLVACTIN')*/
  (uint16)0x698,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[730],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk844CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','DIFPOS2VLVACTIN')*/
  /* Eval('NVM-CCR-015','DIFPOS2VLVACTIN')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_DifPos2VlvActIn__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','DIFPOS2VLVACTIN')*/
  /* Eval('NVM-CCR-014','DIFPOS2VLVACTIN')*/
  /* Eval('NVM-CCR-018','DIFPOS2VLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','DIFPOS2VLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','DIFPOS2VLVACTIN')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','DIFPOS2VLVACTIN')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 845 */
{
  
  /* Eval('NVM-CCR-027','DIFNEG1VLVACTIN')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','DIFNEG1VLVACTIN')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','DIFNEG1VLVACTIN')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','DIFNEG1VLVACTIN')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','DIFNEG1VLVACTIN')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','DIFNEG1VLVACTIN')*/
  
  /* Eval('NVM-CCR-008','DIFNEG1VLVACTIN')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','DIFNEG1VLVACTIN')*/
  /* Eval('NVM-CCR-010','DIFNEG1VLVACTIN')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','DIFNEG1VLVACTIN')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','DIFNEG1VLVACTIN')*/
  
  /* Eval('NvM-ICR-072','DIFNEG1VLVACTIN')*/
  
  /* Eval('NVM-CCR-034','DIFNEG1VLVACTIN')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','DIFNEG1VLVACTIN')*/
  (uint16)0x69A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[731],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk845CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','DIFNEG1VLVACTIN')*/
  /* Eval('NVM-CCR-015','DIFNEG1VLVACTIN')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_DifNeg1VlvActIn__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','DIFNEG1VLVACTIN')*/
  /* Eval('NVM-CCR-014','DIFNEG1VLVACTIN')*/
  /* Eval('NVM-CCR-018','DIFNEG1VLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','DIFNEG1VLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','DIFNEG1VLVACTIN')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','DIFNEG1VLVACTIN')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 846 */
{
  
  /* Eval('NVM-CCR-027','DIFNEG2VLVACTIN')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','DIFNEG2VLVACTIN')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','DIFNEG2VLVACTIN')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','DIFNEG2VLVACTIN')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','DIFNEG2VLVACTIN')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','DIFNEG2VLVACTIN')*/
  
  /* Eval('NVM-CCR-008','DIFNEG2VLVACTIN')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','DIFNEG2VLVACTIN')*/
  /* Eval('NVM-CCR-010','DIFNEG2VLVACTIN')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','DIFNEG2VLVACTIN')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','DIFNEG2VLVACTIN')*/
  
  /* Eval('NvM-ICR-072','DIFNEG2VLVACTIN')*/
  
  /* Eval('NVM-CCR-034','DIFNEG2VLVACTIN')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','DIFNEG2VLVACTIN')*/
  (uint16)0x69C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[732],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk846CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','DIFNEG2VLVACTIN')*/
  /* Eval('NVM-CCR-015','DIFNEG2VLVACTIN')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_DifNeg2VlvActIn__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','DIFNEG2VLVACTIN')*/
  /* Eval('NVM-CCR-014','DIFNEG2VLVACTIN')*/
  /* Eval('NVM-CCR-018','DIFNEG2VLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','DIFNEG2VLVACTIN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','DIFNEG2VLVACTIN')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','DIFNEG2VLVACTIN')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 847 */
{
  
  /* Eval('NVM-CCR-027','ZZEND_BIDON')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ZZEND_BIDON')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ZZEND_BIDON')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ZZEND_BIDON')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ZZEND_BIDON')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ZZEND_BIDON')*/
  
  /* Eval('NVM-CCR-008','ZZEND_BIDON')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ZZEND_BIDON')*/
  /* Eval('NVM-CCR-010','ZZEND_BIDON')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ZZEND_BIDON')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ZZEND_BIDON')*/
  
  /* Eval('NvM-ICR-072','ZZEND_BIDON')*/
  
  /* Eval('NVM-CCR-034','ZZEND_BIDON')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ZZEND_BIDON')*/
  (uint16)0x69E,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&GD_strSaveDftEep[733],/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk847CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ZZEND_BIDON')*/
  /* Eval('NVM-CCR-015','ZZEND_BIDON')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ZzEnd_Bidon__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ZZEND_BIDON')*/
  /* Eval('NVM-CCR-014','ZZEND_BIDON')*/
  /* Eval('NVM-CCR-018','ZZEND_BIDON')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ZZEND_BIDON')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ZZEND_BIDON')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ZZEND_BIDON')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 848 */
{
  
  /* Eval('NVM-CCR-027','HEATSENO2DSDERIDIAG')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','HEATSENO2DSDERIDIAG')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','HEATSENO2DSDERIDIAG')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','HEATSENO2DSDERIDIAG')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','HEATSENO2DSDERIDIAG')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','HEATSENO2DSDERIDIAG')*/
  
  /* Eval('NVM-CCR-008','HEATSENO2DSDERIDIAG')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','HEATSENO2DSDERIDIAG')*/
  /* Eval('NVM-CCR-010','HEATSENO2DSDERIDIAG')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','HEATSENO2DSDERIDIAG')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','HEATSENO2DSDERIDIAG')*/
  
  /* Eval('NvM-ICR-072','HEATSENO2DSDERIDIAG')*/
  
  /* Eval('NVM-CCR-034','HEATSENO2DSDERIDIAG')*/
  
  (uint16)4,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','HEATSENO2DSDERIDIAG')*/
  (uint16)0x6A0,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&HEATSENO2DSDERIDIAG_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk848CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','HEATSENO2DSDERIDIAG')*/
  /* Eval('NVM-CCR-015','HEATSENO2DSDERIDIAG')*/
  (NvM_tpku8RomBlkDataAddrtype)&HEATSENO2DSDERIDIAG_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','HEATSENO2DSDERIDIAG')*/
  /* Eval('NVM-CCR-014','HEATSENO2DSDERIDIAG')*/
  /* Eval('NVM-CCR-018','HEATSENO2DSDERIDIAG')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','HEATSENO2DSDERIDIAG')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','HEATSENO2DSDERIDIAG')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','HEATSENO2DSDERIDIAG')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 849 */
{
  
  /* Eval('NVM-CCR-027','HEATSENO2DS')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','HEATSENO2DS')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','HEATSENO2DS')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','HEATSENO2DS')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','HEATSENO2DS')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','HEATSENO2DS')*/
  
  /* Eval('NVM-CCR-008','HEATSENO2DS')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','HEATSENO2DS')*/
  /* Eval('NVM-CCR-010','HEATSENO2DS')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','HEATSENO2DS')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','HEATSENO2DS')*/
  
  /* Eval('NvM-ICR-072','HEATSENO2DS')*/
  
  /* Eval('NVM-CCR-034','HEATSENO2DS')*/
  
  (uint16)2,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','HEATSENO2DS')*/
  (uint16)0x6A2,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&HEATSENO2DS_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk849CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','HEATSENO2DS')*/
  /* Eval('NVM-CCR-015','HEATSENO2DS')*/
  (NvM_tpku8RomBlkDataAddrtype)&HEATSENO2DS_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','HEATSENO2DS')*/
  /* Eval('NVM-CCR-014','HEATSENO2DS')*/
  /* Eval('NVM-CCR-018','HEATSENO2DS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','HEATSENO2DS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','HEATSENO2DS')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','HEATSENO2DS')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 850 */
{
  
  /* Eval('NVM-CCR-027','HEATSENO2US')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','HEATSENO2US')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','HEATSENO2US')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','HEATSENO2US')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','HEATSENO2US')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','HEATSENO2US')*/
  
  /* Eval('NVM-CCR-008','HEATSENO2US')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','HEATSENO2US')*/
  /* Eval('NVM-CCR-010','HEATSENO2US')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','HEATSENO2US')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','HEATSENO2US')*/
  
  /* Eval('NvM-ICR-072','HEATSENO2US')*/
  
  /* Eval('NVM-CCR-034','HEATSENO2US')*/
  
  (uint16)2,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','HEATSENO2US')*/
  (uint16)0x6A4,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&HEATSENO2US_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk850CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','HEATSENO2US')*/
  /* Eval('NVM-CCR-015','HEATSENO2US')*/
  (NvM_tpku8RomBlkDataAddrtype)&HEATSENO2US_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','HEATSENO2US')*/
  /* Eval('NVM-CCR-014','HEATSENO2US')*/
  /* Eval('NVM-CCR-018','HEATSENO2US')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','HEATSENO2US')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','HEATSENO2US')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','HEATSENO2US')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 851 */
{
  
  /* Eval('NVM-CCR-027','IFAIRSYSIGSYS')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','IFAIRSYSIGSYS')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','IFAIRSYSIGSYS')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','IFAIRSYSIGSYS')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','IFAIRSYSIGSYS')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','IFAIRSYSIGSYS')*/
  
  /* Eval('NVM-CCR-008','IFAIRSYSIGSYS')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','IFAIRSYSIGSYS')*/
  /* Eval('NVM-CCR-010','IFAIRSYSIGSYS')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','IFAIRSYSIGSYS')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','IFAIRSYSIGSYS')*/
  
  /* Eval('NvM-ICR-072','IFAIRSYSIGSYS')*/
  
  /* Eval('NVM-CCR-034','IFAIRSYSIGSYS')*/
  
  (uint16)6,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','IFAIRSYSIGSYS')*/
  (uint16)0x6A6,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&IFAIRSYSIGSYS_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk851CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','IFAIRSYSIGSYS')*/
  /* Eval('NVM-CCR-015','IFAIRSYSIGSYS')*/
  (NvM_tpku8RomBlkDataAddrtype)&IFAIRSYSIGSYS_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','IFAIRSYSIGSYS')*/
  /* Eval('NVM-CCR-014','IFAIRSYSIGSYS')*/
  /* Eval('NVM-CCR-018','IFAIRSYSIGSYS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','IFAIRSYSIGSYS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','IFAIRSYSIGSYS')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','IFAIRSYSIGSYS')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 852 */
{
  
  /* Eval('NVM-CCR-027','INJFARCTLDSCTL')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INJFARCTLDSCTL')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INJFARCTLDSCTL')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  TRUE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INJFARCTLDSCTL')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INJFARCTLDSCTL')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INJFARCTLDSCTL')*/
  
  /* Eval('NVM-CCR-008','INJFARCTLDSCTL')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INJFARCTLDSCTL')*/
  /* Eval('NVM-CCR-010','INJFARCTLDSCTL')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INJFARCTLDSCTL')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INJFARCTLDSCTL')*/
  
  /* Eval('NvM-ICR-072','INJFARCTLDSCTL')*/
  
  /* Eval('NVM-CCR-034','INJFARCTLDSCTL')*/
  
  (uint16)2,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INJFARCTLDSCTL')*/
  (uint16)0x6A8,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&INJFARCTLDSCTL_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk852CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INJFARCTLDSCTL')*/
  /* Eval('NVM-CCR-015','INJFARCTLDSCTL')*/
  (NvM_tpku8RomBlkDataAddrtype)&INJFARCTLDSCTL_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INJFARCTLDSCTL')*/
  /* Eval('NVM-CCR-014','INJFARCTLDSCTL')*/
  /* Eval('NVM-CCR-018','INJFARCTLDSCTL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INJFARCTLDSCTL')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INJFARCTLDSCTL')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INJFARCTLDSCTL')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 853 */
{
  
  /* Eval('NVM-CCR-027','MISFDFTLRN')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MISFDFTLRN')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MISFDFTLRN')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MISFDFTLRN')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MISFDFTLRN')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MISFDFTLRN')*/
  
  /* Eval('NVM-CCR-008','MISFDFTLRN')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MISFDFTLRN')*/
  /* Eval('NVM-CCR-010','MISFDFTLRN')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MISFDFTLRN')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MISFDFTLRN')*/
  
  /* Eval('NvM-ICR-072','MISFDFTLRN')*/
  
  /* Eval('NVM-CCR-034','MISFDFTLRN')*/
  
  (uint16)340,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MISFDFTLRN')*/
  (uint16)0x6AA,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&MISFDFTLRN_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk853CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MISFDFTLRN')*/
  /* Eval('NVM-CCR-015','MISFDFTLRN')*/
  (NvM_tpku8RomBlkDataAddrtype)&MISFDFTLRN_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MISFDFTLRN')*/
  /* Eval('NVM-CCR-014','MISFDFTLRN')*/
  /* Eval('NVM-CCR-018','MISFDFTLRN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MISFDFTLRN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MISFDFTLRN')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MISFDFTLRN')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 854 */
{
  
  /* Eval('NVM-CCR-027','MPM_NVRAM_INT16_CONST')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MPM_NVRAM_INT16_CONST')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MPM_NVRAM_INT16_CONST')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MPM_NVRAM_INT16_CONST')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MPM_NVRAM_INT16_CONST')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MPM_NVRAM_INT16_CONST')*/
  
  /* Eval('NVM-CCR-008','MPM_NVRAM_INT16_CONST')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MPM_NVRAM_INT16_CONST')*/
  /* Eval('NVM-CCR-010','MPM_NVRAM_INT16_CONST')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MPM_NVRAM_INT16_CONST')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MPM_NVRAM_INT16_CONST')*/
  
  /* Eval('NvM-ICR-072','MPM_NVRAM_INT16_CONST')*/
  
  /* Eval('NVM-CCR-034','MPM_NVRAM_INT16_CONST')*/
  
  (uint16)2,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MPM_NVRAM_INT16_CONST')*/
  (uint16)0x6AC,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&MPM_sNV_Z1_CST_16BIT,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk854CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MPM_NVRAM_INT16_CONST')*/
  /* Eval('NVM-CCR-015','MPM_NVRAM_INT16_CONST')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_MPM_NVRAM_int16_const__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MPM_NVRAM_INT16_CONST')*/
  /* Eval('NVM-CCR-014','MPM_NVRAM_INT16_CONST')*/
  /* Eval('NVM-CCR-018','MPM_NVRAM_INT16_CONST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MPM_NVRAM_INT16_CONST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MPM_NVRAM_INT16_CONST')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MPM_NVRAM_INT16_CONST')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 855 */
{
  
  /* Eval('NVM-CCR-027','MPM_NVRAM_INT32_CONST')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MPM_NVRAM_INT32_CONST')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MPM_NVRAM_INT32_CONST')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MPM_NVRAM_INT32_CONST')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MPM_NVRAM_INT32_CONST')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MPM_NVRAM_INT32_CONST')*/
  
  /* Eval('NVM-CCR-008','MPM_NVRAM_INT32_CONST')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MPM_NVRAM_INT32_CONST')*/
  /* Eval('NVM-CCR-010','MPM_NVRAM_INT32_CONST')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MPM_NVRAM_INT32_CONST')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MPM_NVRAM_INT32_CONST')*/
  
  /* Eval('NvM-ICR-072','MPM_NVRAM_INT32_CONST')*/
  
  /* Eval('NVM-CCR-034','MPM_NVRAM_INT32_CONST')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MPM_NVRAM_INT32_CONST')*/
  (uint16)0x6AE,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&MPM_sNV_Z1_CST_32BIT,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk855CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MPM_NVRAM_INT32_CONST')*/
  /* Eval('NVM-CCR-015','MPM_NVRAM_INT32_CONST')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_MPM_NVRAM_int32_const__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MPM_NVRAM_INT32_CONST')*/
  /* Eval('NVM-CCR-014','MPM_NVRAM_INT32_CONST')*/
  /* Eval('NVM-CCR-018','MPM_NVRAM_INT32_CONST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MPM_NVRAM_INT32_CONST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MPM_NVRAM_INT32_CONST')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MPM_NVRAM_INT32_CONST')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 856 */
{
  
  /* Eval('NVM-CCR-027','MPM_NVRAM_INT32_CONST_1')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MPM_NVRAM_INT32_CONST_1')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MPM_NVRAM_INT32_CONST_1')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MPM_NVRAM_INT32_CONST_1')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MPM_NVRAM_INT32_CONST_1')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MPM_NVRAM_INT32_CONST_1')*/
  
  /* Eval('NVM-CCR-008','MPM_NVRAM_INT32_CONST_1')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MPM_NVRAM_INT32_CONST_1')*/
  /* Eval('NVM-CCR-010','MPM_NVRAM_INT32_CONST_1')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MPM_NVRAM_INT32_CONST_1')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MPM_NVRAM_INT32_CONST_1')*/
  
  /* Eval('NvM-ICR-072','MPM_NVRAM_INT32_CONST_1')*/
  
  /* Eval('NVM-CCR-034','MPM_NVRAM_INT32_CONST_1')*/
  
  (uint16)4,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MPM_NVRAM_INT32_CONST_1')*/
  (uint16)0x6B0,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&MPM_sNV_Z1_CST_32BIT_1,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk856CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MPM_NVRAM_INT32_CONST_1')*/
  /* Eval('NVM-CCR-015','MPM_NVRAM_INT32_CONST_1')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_MPM_NVRAM_int32_const_1__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MPM_NVRAM_INT32_CONST_1')*/
  /* Eval('NVM-CCR-014','MPM_NVRAM_INT32_CONST_1')*/
  /* Eval('NVM-CCR-018','MPM_NVRAM_INT32_CONST_1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MPM_NVRAM_INT32_CONST_1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MPM_NVRAM_INT32_CONST_1')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MPM_NVRAM_INT32_CONST_1')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 857 */
{
  
  /* Eval('NVM-CCR-027','MPM_NVRAM_INT32_CONST_2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','MPM_NVRAM_INT32_CONST_2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','MPM_NVRAM_INT32_CONST_2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','MPM_NVRAM_INT32_CONST_2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','MPM_NVRAM_INT32_CONST_2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','MPM_NVRAM_INT32_CONST_2')*/
  
  /* Eval('NVM-CCR-008','MPM_NVRAM_INT32_CONST_2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','MPM_NVRAM_INT32_CONST_2')*/
  /* Eval('NVM-CCR-010','MPM_NVRAM_INT32_CONST_2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','MPM_NVRAM_INT32_CONST_2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','MPM_NVRAM_INT32_CONST_2')*/
  
  /* Eval('NvM-ICR-072','MPM_NVRAM_INT32_CONST_2')*/
  
  /* Eval('NVM-CCR-034','MPM_NVRAM_INT32_CONST_2')*/
  
  (uint16)4,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','MPM_NVRAM_INT32_CONST_2')*/
  (uint16)0x6B2,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&MPM_sNV_Z1_CST_32BIT_2,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk857CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','MPM_NVRAM_INT32_CONST_2')*/
  /* Eval('NVM-CCR-015','MPM_NVRAM_INT32_CONST_2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_MPM_NVRAM_int32_const_2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','MPM_NVRAM_INT32_CONST_2')*/
  /* Eval('NVM-CCR-014','MPM_NVRAM_INT32_CONST_2')*/
  /* Eval('NVM-CCR-018','MPM_NVRAM_INT32_CONST_2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','MPM_NVRAM_INT32_CONST_2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','MPM_NVRAM_INT32_CONST_2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','MPM_NVRAM_INT32_CONST_2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 858 */
{
  
  /* Eval('NVM-CCR-027','INJRCHRN')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','INJRCHRN')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','INJRCHRN')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','INJRCHRN')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','INJRCHRN')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','INJRCHRN')*/
  
  /* Eval('NVM-CCR-008','INJRCHRN')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','INJRCHRN')*/
  /* Eval('NVM-CCR-010','INJRCHRN')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','INJRCHRN')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','INJRCHRN')*/
  
  /* Eval('NvM-ICR-072','INJRCHRN')*/
  
  /* Eval('NVM-CCR-034','INJRCHRN')*/
  
  (uint16)1,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','INJRCHRN')*/
  (uint16)0x6B4,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&INJRCHRN_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk858CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','INJRCHRN')*/
  /* Eval('NVM-CCR-015','INJRCHRN')*/
  (NvM_tpku8RomBlkDataAddrtype)&INJRCHRN_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','INJRCHRN')*/
  /* Eval('NVM-CCR-014','INJRCHRN')*/
  /* Eval('NVM-CCR-018','INJRCHRN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','INJRCHRN')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','INJRCHRN')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','INJRCHRN')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 859 */
{
  
  /* Eval('NVM-CCR-027','OBDSRV06')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','OBDSRV06')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','OBDSRV06')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','OBDSRV06')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','OBDSRV06')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','OBDSRV06')*/
  
  /* Eval('NVM-CCR-008','OBDSRV06')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','OBDSRV06')*/
  /* Eval('NVM-CCR-010','OBDSRV06')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','OBDSRV06')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','OBDSRV06')*/
  
  /* Eval('NvM-ICR-072','OBDSRV06')*/
  
  /* Eval('NVM-CCR-034','OBDSRV06')*/
  
  (uint16)44,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','OBDSRV06')*/
  (uint16)0x6B6,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&OBDSRV06_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk859CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','OBDSRV06')*/
  /* Eval('NVM-CCR-015','OBDSRV06')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_OBDSRV06_NVMSRV_vidInit,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','OBDSRV06')*/
  /* Eval('NVM-CCR-014','OBDSRV06')*/
  /* Eval('NVM-CCR-018','OBDSRV06')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','OBDSRV06')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','OBDSRV06')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','OBDSRV06')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 860 */
{
  
  /* Eval('NVM-CCR-027','POSTEQUSRV_BANTISCANNING')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','POSTEQUSRV_BANTISCANNING')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','POSTEQUSRV_BANTISCANNING')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','POSTEQUSRV_BANTISCANNING')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','POSTEQUSRV_BANTISCANNING')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','POSTEQUSRV_BANTISCANNING')*/
  
  /* Eval('NVM-CCR-008','POSTEQUSRV_BANTISCANNING')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','POSTEQUSRV_BANTISCANNING')*/
  /* Eval('NVM-CCR-010','POSTEQUSRV_BANTISCANNING')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','POSTEQUSRV_BANTISCANNING')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','POSTEQUSRV_BANTISCANNING')*/
  
  /* Eval('NvM-ICR-072','POSTEQUSRV_BANTISCANNING')*/
  
  /* Eval('NVM-CCR-034','POSTEQUSRV_BANTISCANNING')*/
  
  (uint16)1,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','POSTEQUSRV_BANTISCANNING')*/
  (uint16)0x6B8,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&POSTEQUSRV_BANTISCANNING_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk860CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','POSTEQUSRV_BANTISCANNING')*/
  /* Eval('NVM-CCR-015','POSTEQUSRV_BANTISCANNING')*/
  (NvM_tpku8RomBlkDataAddrtype)&POSTEQUSRV_BANTISCANNING_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','POSTEQUSRV_BANTISCANNING')*/
  /* Eval('NVM-CCR-014','POSTEQUSRV_BANTISCANNING')*/
  /* Eval('NVM-CCR-018','POSTEQUSRV_BANTISCANNING')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','POSTEQUSRV_BANTISCANNING')*/
  FALSE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','POSTEQUSRV_BANTISCANNING')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','POSTEQUSRV_BANTISCANNING')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 861 */
{
  
  /* Eval('NVM-CCR-027','PREDES')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','PREDES')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','PREDES')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','PREDES')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','PREDES')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','PREDES')*/
  
  /* Eval('NVM-CCR-008','PREDES')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','PREDES')*/
  /* Eval('NVM-CCR-010','PREDES')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','PREDES')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','PREDES')*/
  
  /* Eval('NvM-ICR-072','PREDES')*/
  
  /* Eval('NVM-CCR-034','PREDES')*/
  
  (uint16)5,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','PREDES')*/
  (uint16)0x6BA,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&PREDES_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk861CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','PREDES')*/
  /* Eval('NVM-CCR-015','PREDES')*/
  (NvM_tpku8RomBlkDataAddrtype)&PREDES_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','PREDES')*/
  /* Eval('NVM-CCR-014','PREDES')*/
  /* Eval('NVM-CCR-018','PREDES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','PREDES')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','PREDES')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','PREDES')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 862 */
{
  
  /* Eval('NVM-CCR-027','PRODELEM_NVRAM_INT16_CONST_1')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','PRODELEM_NVRAM_INT16_CONST_1')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','PRODELEM_NVRAM_INT16_CONST_1')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','PRODELEM_NVRAM_INT16_CONST_1')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','PRODELEM_NVRAM_INT16_CONST_1')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','PRODELEM_NVRAM_INT16_CONST_1')*/
  
  /* Eval('NVM-CCR-008','PRODELEM_NVRAM_INT16_CONST_1')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','PRODELEM_NVRAM_INT16_CONST_1')*/
  /* Eval('NVM-CCR-010','PRODELEM_NVRAM_INT16_CONST_1')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','PRODELEM_NVRAM_INT16_CONST_1')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','PRODELEM_NVRAM_INT16_CONST_1')*/
  
  /* Eval('NvM-ICR-072','PRODELEM_NVRAM_INT16_CONST_1')*/
  
  /* Eval('NVM-CCR-034','PRODELEM_NVRAM_INT16_CONST_1')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','PRODELEM_NVRAM_INT16_CONST_1')*/
  (uint16)0x6BC,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&ProdElEm_sNV_Z1_CST_16BIT_1,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk862CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','PRODELEM_NVRAM_INT16_CONST_1')*/
  /* Eval('NVM-CCR-015','PRODELEM_NVRAM_INT16_CONST_1')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_PRODELEM_NVRAM_int16_const_1__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','PRODELEM_NVRAM_INT16_CONST_1')*/
  /* Eval('NVM-CCR-014','PRODELEM_NVRAM_INT16_CONST_1')*/
  /* Eval('NVM-CCR-018','PRODELEM_NVRAM_INT16_CONST_1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','PRODELEM_NVRAM_INT16_CONST_1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','PRODELEM_NVRAM_INT16_CONST_1')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','PRODELEM_NVRAM_INT16_CONST_1')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 863 */
{
  
  /* Eval('NVM-CCR-027','PRODELEM_NVRAM_INT16_CONST_2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','PRODELEM_NVRAM_INT16_CONST_2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','PRODELEM_NVRAM_INT16_CONST_2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','PRODELEM_NVRAM_INT16_CONST_2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','PRODELEM_NVRAM_INT16_CONST_2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','PRODELEM_NVRAM_INT16_CONST_2')*/
  
  /* Eval('NVM-CCR-008','PRODELEM_NVRAM_INT16_CONST_2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','PRODELEM_NVRAM_INT16_CONST_2')*/
  /* Eval('NVM-CCR-010','PRODELEM_NVRAM_INT16_CONST_2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','PRODELEM_NVRAM_INT16_CONST_2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','PRODELEM_NVRAM_INT16_CONST_2')*/
  
  /* Eval('NvM-ICR-072','PRODELEM_NVRAM_INT16_CONST_2')*/
  
  /* Eval('NVM-CCR-034','PRODELEM_NVRAM_INT16_CONST_2')*/
  
  (uint16)30,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','PRODELEM_NVRAM_INT16_CONST_2')*/
  (uint16)0x6BE,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&ProdElEm_sNV_Z1_CST_16BIT_2,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk863CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','PRODELEM_NVRAM_INT16_CONST_2')*/
  /* Eval('NVM-CCR-015','PRODELEM_NVRAM_INT16_CONST_2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_PRODELEM_NVRAM_int16_const_2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','PRODELEM_NVRAM_INT16_CONST_2')*/
  /* Eval('NVM-CCR-014','PRODELEM_NVRAM_INT16_CONST_2')*/
  /* Eval('NVM-CCR-018','PRODELEM_NVRAM_INT16_CONST_2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','PRODELEM_NVRAM_INT16_CONST_2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','PRODELEM_NVRAM_INT16_CONST_2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','PRODELEM_NVRAM_INT16_CONST_2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 864 */
{
  
  /* Eval('NVM-CCR-027','PRODELEM_NVRAM_INT32_CONST_1')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','PRODELEM_NVRAM_INT32_CONST_1')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','PRODELEM_NVRAM_INT32_CONST_1')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','PRODELEM_NVRAM_INT32_CONST_1')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','PRODELEM_NVRAM_INT32_CONST_1')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','PRODELEM_NVRAM_INT32_CONST_1')*/
  
  /* Eval('NVM-CCR-008','PRODELEM_NVRAM_INT32_CONST_1')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','PRODELEM_NVRAM_INT32_CONST_1')*/
  /* Eval('NVM-CCR-010','PRODELEM_NVRAM_INT32_CONST_1')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','PRODELEM_NVRAM_INT32_CONST_1')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','PRODELEM_NVRAM_INT32_CONST_1')*/
  
  /* Eval('NvM-ICR-072','PRODELEM_NVRAM_INT32_CONST_1')*/
  
  /* Eval('NVM-CCR-034','PRODELEM_NVRAM_INT32_CONST_1')*/
  
  (uint16)28,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','PRODELEM_NVRAM_INT32_CONST_1')*/
  (uint16)0x6C0,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&ProdElEm_sNV_Z1_CST_32BIT_1,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk864CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','PRODELEM_NVRAM_INT32_CONST_1')*/
  /* Eval('NVM-CCR-015','PRODELEM_NVRAM_INT32_CONST_1')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_PRODELEM_NVRAM_int32_const_1__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','PRODELEM_NVRAM_INT32_CONST_1')*/
  /* Eval('NVM-CCR-014','PRODELEM_NVRAM_INT32_CONST_1')*/
  /* Eval('NVM-CCR-018','PRODELEM_NVRAM_INT32_CONST_1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','PRODELEM_NVRAM_INT32_CONST_1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','PRODELEM_NVRAM_INT32_CONST_1')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','PRODELEM_NVRAM_INT32_CONST_1')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 865 */
{
  
  /* Eval('NVM-CCR-027','PRODELEM_NVRAM_INT32_CONST_2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','PRODELEM_NVRAM_INT32_CONST_2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','PRODELEM_NVRAM_INT32_CONST_2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','PRODELEM_NVRAM_INT32_CONST_2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','PRODELEM_NVRAM_INT32_CONST_2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','PRODELEM_NVRAM_INT32_CONST_2')*/
  
  /* Eval('NVM-CCR-008','PRODELEM_NVRAM_INT32_CONST_2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','PRODELEM_NVRAM_INT32_CONST_2')*/
  /* Eval('NVM-CCR-010','PRODELEM_NVRAM_INT32_CONST_2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','PRODELEM_NVRAM_INT32_CONST_2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','PRODELEM_NVRAM_INT32_CONST_2')*/
  
  /* Eval('NvM-ICR-072','PRODELEM_NVRAM_INT32_CONST_2')*/
  
  /* Eval('NVM-CCR-034','PRODELEM_NVRAM_INT32_CONST_2')*/
  
  (uint16)8,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','PRODELEM_NVRAM_INT32_CONST_2')*/
  (uint16)0x6C2,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&ProdElEm_sNV_Z1_CST_32BIT_2,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk865CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','PRODELEM_NVRAM_INT32_CONST_2')*/
  /* Eval('NVM-CCR-015','PRODELEM_NVRAM_INT32_CONST_2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_PRODELEM_NVRAM_int32_const_2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','PRODELEM_NVRAM_INT32_CONST_2')*/
  /* Eval('NVM-CCR-014','PRODELEM_NVRAM_INT32_CONST_2')*/
  /* Eval('NVM-CCR-018','PRODELEM_NVRAM_INT32_CONST_2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','PRODELEM_NVRAM_INT32_CONST_2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','PRODELEM_NVRAM_INT32_CONST_2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','PRODELEM_NVRAM_INT32_CONST_2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 866 */
{
  
  /* Eval('NVM-CCR-027','PRODELEM_NVRAM_INT32_CONST_3')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','PRODELEM_NVRAM_INT32_CONST_3')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','PRODELEM_NVRAM_INT32_CONST_3')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','PRODELEM_NVRAM_INT32_CONST_3')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','PRODELEM_NVRAM_INT32_CONST_3')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','PRODELEM_NVRAM_INT32_CONST_3')*/
  
  /* Eval('NVM-CCR-008','PRODELEM_NVRAM_INT32_CONST_3')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','PRODELEM_NVRAM_INT32_CONST_3')*/
  /* Eval('NVM-CCR-010','PRODELEM_NVRAM_INT32_CONST_3')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','PRODELEM_NVRAM_INT32_CONST_3')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','PRODELEM_NVRAM_INT32_CONST_3')*/
  
  /* Eval('NvM-ICR-072','PRODELEM_NVRAM_INT32_CONST_3')*/
  
  /* Eval('NVM-CCR-034','PRODELEM_NVRAM_INT32_CONST_3')*/
  
  (uint16)8,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','PRODELEM_NVRAM_INT32_CONST_3')*/
  (uint16)0x6C4,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&ProdElEm_sNV_Z1_CST_32BIT_3,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk866CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','PRODELEM_NVRAM_INT32_CONST_3')*/
  /* Eval('NVM-CCR-015','PRODELEM_NVRAM_INT32_CONST_3')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_PRODELEM_NVRAM_int32_const_3__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','PRODELEM_NVRAM_INT32_CONST_3')*/
  /* Eval('NVM-CCR-014','PRODELEM_NVRAM_INT32_CONST_3')*/
  /* Eval('NVM-CCR-018','PRODELEM_NVRAM_INT32_CONST_3')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','PRODELEM_NVRAM_INT32_CONST_3')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','PRODELEM_NVRAM_INT32_CONST_3')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','PRODELEM_NVRAM_INT32_CONST_3')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 867 */
{
  
  /* Eval('NVM-CCR-027','PRODELEM_NVRAM_INT8_CONST_1')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','PRODELEM_NVRAM_INT8_CONST_1')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','PRODELEM_NVRAM_INT8_CONST_1')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','PRODELEM_NVRAM_INT8_CONST_1')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','PRODELEM_NVRAM_INT8_CONST_1')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','PRODELEM_NVRAM_INT8_CONST_1')*/
  
  /* Eval('NVM-CCR-008','PRODELEM_NVRAM_INT8_CONST_1')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','PRODELEM_NVRAM_INT8_CONST_1')*/
  /* Eval('NVM-CCR-010','PRODELEM_NVRAM_INT8_CONST_1')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','PRODELEM_NVRAM_INT8_CONST_1')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','PRODELEM_NVRAM_INT8_CONST_1')*/
  
  /* Eval('NvM-ICR-072','PRODELEM_NVRAM_INT8_CONST_1')*/
  
  /* Eval('NVM-CCR-034','PRODELEM_NVRAM_INT8_CONST_1')*/
  
  (uint16)2,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','PRODELEM_NVRAM_INT8_CONST_1')*/
  (uint16)0x6C6,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&ProdElEm_sNV_Z1_CST_8BIT_1,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk867CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','PRODELEM_NVRAM_INT8_CONST_1')*/
  /* Eval('NVM-CCR-015','PRODELEM_NVRAM_INT8_CONST_1')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_PRODELEM_NVRAM_int8_const_1__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','PRODELEM_NVRAM_INT8_CONST_1')*/
  /* Eval('NVM-CCR-014','PRODELEM_NVRAM_INT8_CONST_1')*/
  /* Eval('NVM-CCR-018','PRODELEM_NVRAM_INT8_CONST_1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','PRODELEM_NVRAM_INT8_CONST_1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','PRODELEM_NVRAM_INT8_CONST_1')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','PRODELEM_NVRAM_INT8_CONST_1')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 868 */
{
  
  /* Eval('NVM-CCR-027','PRODELEM_NVRAM_INT8_CONST_2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','PRODELEM_NVRAM_INT8_CONST_2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','PRODELEM_NVRAM_INT8_CONST_2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','PRODELEM_NVRAM_INT8_CONST_2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','PRODELEM_NVRAM_INT8_CONST_2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','PRODELEM_NVRAM_INT8_CONST_2')*/
  
  /* Eval('NVM-CCR-008','PRODELEM_NVRAM_INT8_CONST_2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','PRODELEM_NVRAM_INT8_CONST_2')*/
  /* Eval('NVM-CCR-010','PRODELEM_NVRAM_INT8_CONST_2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','PRODELEM_NVRAM_INT8_CONST_2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','PRODELEM_NVRAM_INT8_CONST_2')*/
  
  /* Eval('NvM-ICR-072','PRODELEM_NVRAM_INT8_CONST_2')*/
  
  /* Eval('NVM-CCR-034','PRODELEM_NVRAM_INT8_CONST_2')*/
  
  (uint16)3,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','PRODELEM_NVRAM_INT8_CONST_2')*/
  (uint16)0x6C8,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&ProdElEm_sNV_Z1_CST_8BIT_2,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk868CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','PRODELEM_NVRAM_INT8_CONST_2')*/
  /* Eval('NVM-CCR-015','PRODELEM_NVRAM_INT8_CONST_2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_PRODELEM_NVRAM_int8_const_2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','PRODELEM_NVRAM_INT8_CONST_2')*/
  /* Eval('NVM-CCR-014','PRODELEM_NVRAM_INT8_CONST_2')*/
  /* Eval('NVM-CCR-018','PRODELEM_NVRAM_INT8_CONST_2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','PRODELEM_NVRAM_INT8_CONST_2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','PRODELEM_NVRAM_INT8_CONST_2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','PRODELEM_NVRAM_INT8_CONST_2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 869 */
{
  
  /* Eval('NVM-CCR-027','PRODELEM_NVRAM_BOOLEAN_CONST_1')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','PRODELEM_NVRAM_BOOLEAN_CONST_1')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','PRODELEM_NVRAM_BOOLEAN_CONST_1')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','PRODELEM_NVRAM_BOOLEAN_CONST_1')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','PRODELEM_NVRAM_BOOLEAN_CONST_1')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','PRODELEM_NVRAM_BOOLEAN_CONST_1')*/
  
  /* Eval('NVM-CCR-008','PRODELEM_NVRAM_BOOLEAN_CONST_1')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','PRODELEM_NVRAM_BOOLEAN_CONST_1')*/
  /* Eval('NVM-CCR-010','PRODELEM_NVRAM_BOOLEAN_CONST_1')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','PRODELEM_NVRAM_BOOLEAN_CONST_1')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','PRODELEM_NVRAM_BOOLEAN_CONST_1')*/
  
  /* Eval('NvM-ICR-072','PRODELEM_NVRAM_BOOLEAN_CONST_1')*/
  
  /* Eval('NVM-CCR-034','PRODELEM_NVRAM_BOOLEAN_CONST_1')*/
  
  (uint16)1,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','PRODELEM_NVRAM_BOOLEAN_CONST_1')*/
  (uint16)0x6CA,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&ProdElEm_sNV_Z1_CST_BOOLEAN_1,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk869CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','PRODELEM_NVRAM_BOOLEAN_CONST_1')*/
  /* Eval('NVM-CCR-015','PRODELEM_NVRAM_BOOLEAN_CONST_1')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_PRODELEM_NVRAM_boolean_const_1__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','PRODELEM_NVRAM_BOOLEAN_CONST_1')*/
  /* Eval('NVM-CCR-014','PRODELEM_NVRAM_BOOLEAN_CONST_1')*/
  /* Eval('NVM-CCR-018','PRODELEM_NVRAM_BOOLEAN_CONST_1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','PRODELEM_NVRAM_BOOLEAN_CONST_1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','PRODELEM_NVRAM_BOOLEAN_CONST_1')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','PRODELEM_NVRAM_BOOLEAN_CONST_1')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 870 */
{
  
  /* Eval('NVM-CCR-027','PRODELEM_NVRAM_BOOLEAN_CONST_2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','PRODELEM_NVRAM_BOOLEAN_CONST_2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','PRODELEM_NVRAM_BOOLEAN_CONST_2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','PRODELEM_NVRAM_BOOLEAN_CONST_2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','PRODELEM_NVRAM_BOOLEAN_CONST_2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','PRODELEM_NVRAM_BOOLEAN_CONST_2')*/
  
  /* Eval('NVM-CCR-008','PRODELEM_NVRAM_BOOLEAN_CONST_2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','PRODELEM_NVRAM_BOOLEAN_CONST_2')*/
  /* Eval('NVM-CCR-010','PRODELEM_NVRAM_BOOLEAN_CONST_2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','PRODELEM_NVRAM_BOOLEAN_CONST_2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','PRODELEM_NVRAM_BOOLEAN_CONST_2')*/
  
  /* Eval('NvM-ICR-072','PRODELEM_NVRAM_BOOLEAN_CONST_2')*/
  
  /* Eval('NVM-CCR-034','PRODELEM_NVRAM_BOOLEAN_CONST_2')*/
  
  (uint16)1,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','PRODELEM_NVRAM_BOOLEAN_CONST_2')*/
  (uint16)0x6CC,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&ProdElEm_sNV_Z1_CST_BOOLEAN_2,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk870CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','PRODELEM_NVRAM_BOOLEAN_CONST_2')*/
  /* Eval('NVM-CCR-015','PRODELEM_NVRAM_BOOLEAN_CONST_2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_PRODELEM_NVRAM_boolean_const_2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','PRODELEM_NVRAM_BOOLEAN_CONST_2')*/
  /* Eval('NVM-CCR-014','PRODELEM_NVRAM_BOOLEAN_CONST_2')*/
  /* Eval('NVM-CCR-018','PRODELEM_NVRAM_BOOLEAN_CONST_2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','PRODELEM_NVRAM_BOOLEAN_CONST_2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','PRODELEM_NVRAM_BOOLEAN_CONST_2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','PRODELEM_NVRAM_BOOLEAN_CONST_2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 871 */
{
  
  /* Eval('NVM-CCR-027','PRODELENG_NVRAM_INT32_CONST_1')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','PRODELENG_NVRAM_INT32_CONST_1')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','PRODELENG_NVRAM_INT32_CONST_1')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','PRODELENG_NVRAM_INT32_CONST_1')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','PRODELENG_NVRAM_INT32_CONST_1')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','PRODELENG_NVRAM_INT32_CONST_1')*/
  
  /* Eval('NVM-CCR-008','PRODELENG_NVRAM_INT32_CONST_1')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','PRODELENG_NVRAM_INT32_CONST_1')*/
  /* Eval('NVM-CCR-010','PRODELENG_NVRAM_INT32_CONST_1')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','PRODELENG_NVRAM_INT32_CONST_1')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','PRODELENG_NVRAM_INT32_CONST_1')*/
  
  /* Eval('NvM-ICR-072','PRODELENG_NVRAM_INT32_CONST_1')*/
  
  /* Eval('NVM-CCR-034','PRODELENG_NVRAM_INT32_CONST_1')*/
  
  (uint16)4,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','PRODELENG_NVRAM_INT32_CONST_1')*/
  (uint16)0x6CE,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&ProdElEng_sNV_Z1_CST_32BIT_1,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk871CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','PRODELENG_NVRAM_INT32_CONST_1')*/
  /* Eval('NVM-CCR-015','PRODELENG_NVRAM_INT32_CONST_1')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_PRODELENG_NVRAM_int32_const_1__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','PRODELENG_NVRAM_INT32_CONST_1')*/
  /* Eval('NVM-CCR-014','PRODELENG_NVRAM_INT32_CONST_1')*/
  /* Eval('NVM-CCR-018','PRODELENG_NVRAM_INT32_CONST_1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','PRODELENG_NVRAM_INT32_CONST_1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','PRODELENG_NVRAM_INT32_CONST_1')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','PRODELENG_NVRAM_INT32_CONST_1')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 872 */
{
  
  /* Eval('NVM-CCR-027','PROTMANCLU')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','PROTMANCLU')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','PROTMANCLU')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','PROTMANCLU')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','PROTMANCLU')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','PROTMANCLU')*/
  
  /* Eval('NVM-CCR-008','PROTMANCLU')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','PROTMANCLU')*/
  /* Eval('NVM-CCR-010','PROTMANCLU')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','PROTMANCLU')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','PROTMANCLU')*/
  
  /* Eval('NvM-ICR-072','PROTMANCLU')*/
  
  /* Eval('NVM-CCR-034','PROTMANCLU')*/
  
  (uint16)14,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','PROTMANCLU')*/
  (uint16)0x6D0,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&PROTMANCLU_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk872CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','PROTMANCLU')*/
  /* Eval('NVM-CCR-015','PROTMANCLU')*/
  (NvM_tpku8RomBlkDataAddrtype)&PROTMANCLU_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','PROTMANCLU')*/
  /* Eval('NVM-CCR-014','PROTMANCLU')*/
  /* Eval('NVM-CCR-018','PROTMANCLU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','PROTMANCLU')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','PROTMANCLU')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','PROTMANCLU')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 873 */
{
  
  /* Eval('NVM-CCR-027','ECUSTSRVPWRLST')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','ECUSTSRVPWRLST')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','ECUSTSRVPWRLST')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','ECUSTSRVPWRLST')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','ECUSTSRVPWRLST')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','ECUSTSRVPWRLST')*/
  
  /* Eval('NVM-CCR-008','ECUSTSRVPWRLST')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','ECUSTSRVPWRLST')*/
  /* Eval('NVM-CCR-010','ECUSTSRVPWRLST')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','ECUSTSRVPWRLST')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','ECUSTSRVPWRLST')*/
  
  /* Eval('NvM-ICR-072','ECUSTSRVPWRLST')*/
  
  /* Eval('NVM-CCR-034','ECUSTSRVPWRLST')*/
  
  (uint16)1,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','ECUSTSRVPWRLST')*/
  (uint16)0x6D2,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&ECUSTSRVPWRLST_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk873CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','ECUSTSRVPWRLST')*/
  /* Eval('NVM-CCR-015','ECUSTSRVPWRLST')*/
  (NvM_tpku8RomBlkDataAddrtype)&ECUSTSRVPWRLST_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','ECUSTSRVPWRLST')*/
  /* Eval('NVM-CCR-014','ECUSTSRVPWRLST')*/
  /* Eval('NVM-CCR-018','ECUSTSRVPWRLST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','ECUSTSRVPWRLST')*/
  FALSE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','ECUSTSRVPWRLST')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','ECUSTSRVPWRLST')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 874 */
{
  
  /* Eval('NVM-CCR-027','REFIDETA')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','REFIDETA')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','REFIDETA')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','REFIDETA')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','REFIDETA')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','REFIDETA')*/
  
  /* Eval('NVM-CCR-008','REFIDETA')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','REFIDETA')*/
  /* Eval('NVM-CCR-010','REFIDETA')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','REFIDETA')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','REFIDETA')*/
  
  /* Eval('NvM-ICR-072','REFIDETA')*/
  
  /* Eval('NVM-CCR-034','REFIDETA')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','REFIDETA')*/
  (uint16)0x6D4,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&REFIDETA_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk874CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','REFIDETA')*/
  /* Eval('NVM-CCR-015','REFIDETA')*/
  (NvM_tpku8RomBlkDataAddrtype)&REFIDETA_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','REFIDETA')*/
  /* Eval('NVM-CCR-014','REFIDETA')*/
  /* Eval('NVM-CCR-018','REFIDETA')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','REFIDETA')*/
  FALSE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','REFIDETA')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','REFIDETA')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 875 */
{
  
  /* Eval('NVM-CCR-027','RANDOM')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','RANDOM')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','RANDOM')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','RANDOM')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','RANDOM')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','RANDOM')*/
  
  /* Eval('NVM-CCR-008','RANDOM')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','RANDOM')*/
  /* Eval('NVM-CCR-010','RANDOM')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','RANDOM')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','RANDOM')*/
  
  /* Eval('NvM-ICR-072','RANDOM')*/
  
  /* Eval('NVM-CCR-034','RANDOM')*/
  
  (uint16)4,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','RANDOM')*/
  (uint16)0x6D6,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&RANDOM_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk875CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','RANDOM')*/
  /* Eval('NVM-CCR-015','RANDOM')*/
  (NvM_tpku8RomBlkDataAddrtype)&RANDOM_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','RANDOM')*/
  /* Eval('NVM-CCR-014','RANDOM')*/
  /* Eval('NVM-CCR-018','RANDOM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','RANDOM')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','RANDOM')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','RANDOM')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 876 */
{
  
  /* Eval('NVM-CCR-027','SFTYMNGR')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SFTYMNGR')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SFTYMNGR')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SFTYMNGR')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SFTYMNGR')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SFTYMNGR')*/
  
  /* Eval('NVM-CCR-008','SFTYMNGR')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SFTYMNGR')*/
  /* Eval('NVM-CCR-010','SFTYMNGR')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SFTYMNGR')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SFTYMNGR')*/
  
  /* Eval('NvM-ICR-072','SFTYMNGR')*/
  
  /* Eval('NVM-CCR-034','SFTYMNGR')*/
  
  (uint16)35,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SFTYMNGR')*/
  (uint16)0x6D8,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&SFTYMNGR_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk876CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SFTYMNGR')*/
  /* Eval('NVM-CCR-015','SFTYMNGR')*/
  (NvM_tpku8RomBlkDataAddrtype)&SFTYMNGR_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SFTYMNGR')*/
  /* Eval('NVM-CCR-014','SFTYMNGR')*/
  /* Eval('NVM-CCR-018','SFTYMNGR')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SFTYMNGR')*/
  FALSE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SFTYMNGR')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SFTYMNGR')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 877 */
{
  
  /* Eval('NVM-CCR-027','SPYEMSTT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SPYEMSTT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SPYEMSTT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SPYEMSTT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SPYEMSTT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SPYEMSTT')*/
  
  /* Eval('NVM-CCR-008','SPYEMSTT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SPYEMSTT')*/
  /* Eval('NVM-CCR-010','SPYEMSTT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SPYEMSTT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SPYEMSTT')*/
  
  /* Eval('NvM-ICR-072','SPYEMSTT')*/
  
  /* Eval('NVM-CCR-034','SPYEMSTT')*/
  
  (uint16)29,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SPYEMSTT')*/
  (uint16)0x6DA,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&SPYEMSTT_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk877CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SPYEMSTT')*/
  /* Eval('NVM-CCR-015','SPYEMSTT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_SPYEMSTT_NVMSRV_vidInit,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SPYEMSTT')*/
  /* Eval('NVM-CCR-014','SPYEMSTT')*/
  /* Eval('NVM-CCR-018','SPYEMSTT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SPYEMSTT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SPYEMSTT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SPYEMSTT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 878 */
{
  
  /* Eval('NVM-CCR-027','SPYSTT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SPYSTT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SPYSTT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SPYSTT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SPYSTT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SPYSTT')*/
  
  /* Eval('NVM-CCR-008','SPYSTT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SPYSTT')*/
  /* Eval('NVM-CCR-010','SPYSTT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SPYSTT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SPYSTT')*/
  
  /* Eval('NvM-ICR-072','SPYSTT')*/
  
  /* Eval('NVM-CCR-034','SPYSTT')*/
  
  (uint16)45,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SPYSTT')*/
  (uint16)0x6DC,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&SPYSTT_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk878CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SPYSTT')*/
  /* Eval('NVM-CCR-015','SPYSTT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_SPYSTT_NVMSRV_vidInit,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SPYSTT')*/
  /* Eval('NVM-CCR-014','SPYSTT')*/
  /* Eval('NVM-CCR-018','SPYSTT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SPYSTT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SPYSTT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SPYSTT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 879 */
{
  
  /* Eval('NVM-CCR-027','STOPSTRTEM_NVRAM_INT16_CONST_3')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','STOPSTRTEM_NVRAM_INT16_CONST_3')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','STOPSTRTEM_NVRAM_INT16_CONST_3')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','STOPSTRTEM_NVRAM_INT16_CONST_3')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','STOPSTRTEM_NVRAM_INT16_CONST_3')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','STOPSTRTEM_NVRAM_INT16_CONST_3')*/
  
  /* Eval('NVM-CCR-008','STOPSTRTEM_NVRAM_INT16_CONST_3')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','STOPSTRTEM_NVRAM_INT16_CONST_3')*/
  /* Eval('NVM-CCR-010','STOPSTRTEM_NVRAM_INT16_CONST_3')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','STOPSTRTEM_NVRAM_INT16_CONST_3')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','STOPSTRTEM_NVRAM_INT16_CONST_3')*/
  
  /* Eval('NvM-ICR-072','STOPSTRTEM_NVRAM_INT16_CONST_3')*/
  
  /* Eval('NVM-CCR-034','STOPSTRTEM_NVRAM_INT16_CONST_3')*/
  
  (uint16)6,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','STOPSTRTEM_NVRAM_INT16_CONST_3')*/
  (uint16)0x6DE,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&StopStrtEm_sNV_Z1_CST_16BIT_3,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk879CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','STOPSTRTEM_NVRAM_INT16_CONST_3')*/
  /* Eval('NVM-CCR-015','STOPSTRTEM_NVRAM_INT16_CONST_3')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_STOPSTRTEM_NVRAM_int16_const_3__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','STOPSTRTEM_NVRAM_INT16_CONST_3')*/
  /* Eval('NVM-CCR-014','STOPSTRTEM_NVRAM_INT16_CONST_3')*/
  /* Eval('NVM-CCR-018','STOPSTRTEM_NVRAM_INT16_CONST_3')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','STOPSTRTEM_NVRAM_INT16_CONST_3')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','STOPSTRTEM_NVRAM_INT16_CONST_3')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','STOPSTRTEM_NVRAM_INT16_CONST_3')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 880 */
{
  
  /* Eval('NVM-CCR-027','STOPSTRTEM_NVRAM_INT32_CONST_1')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','STOPSTRTEM_NVRAM_INT32_CONST_1')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','STOPSTRTEM_NVRAM_INT32_CONST_1')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','STOPSTRTEM_NVRAM_INT32_CONST_1')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','STOPSTRTEM_NVRAM_INT32_CONST_1')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','STOPSTRTEM_NVRAM_INT32_CONST_1')*/
  
  /* Eval('NVM-CCR-008','STOPSTRTEM_NVRAM_INT32_CONST_1')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','STOPSTRTEM_NVRAM_INT32_CONST_1')*/
  /* Eval('NVM-CCR-010','STOPSTRTEM_NVRAM_INT32_CONST_1')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','STOPSTRTEM_NVRAM_INT32_CONST_1')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','STOPSTRTEM_NVRAM_INT32_CONST_1')*/
  
  /* Eval('NvM-ICR-072','STOPSTRTEM_NVRAM_INT32_CONST_1')*/
  
  /* Eval('NVM-CCR-034','STOPSTRTEM_NVRAM_INT32_CONST_1')*/
  
  (uint16)20,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','STOPSTRTEM_NVRAM_INT32_CONST_1')*/
  (uint16)0x6E0,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&StopStrtEm_sNV_Z1_CST_32BIT_1,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk880CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','STOPSTRTEM_NVRAM_INT32_CONST_1')*/
  /* Eval('NVM-CCR-015','STOPSTRTEM_NVRAM_INT32_CONST_1')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_STOPSTRTEM_NVRAM_int32_const_1__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','STOPSTRTEM_NVRAM_INT32_CONST_1')*/
  /* Eval('NVM-CCR-014','STOPSTRTEM_NVRAM_INT32_CONST_1')*/
  /* Eval('NVM-CCR-018','STOPSTRTEM_NVRAM_INT32_CONST_1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','STOPSTRTEM_NVRAM_INT32_CONST_1')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','STOPSTRTEM_NVRAM_INT32_CONST_1')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','STOPSTRTEM_NVRAM_INT32_CONST_1')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 881 */
{
  
  /* Eval('NVM-CCR-027','STOPSTRTEM_NVRAM_INT32_CONST_2')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','STOPSTRTEM_NVRAM_INT32_CONST_2')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','STOPSTRTEM_NVRAM_INT32_CONST_2')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','STOPSTRTEM_NVRAM_INT32_CONST_2')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','STOPSTRTEM_NVRAM_INT32_CONST_2')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','STOPSTRTEM_NVRAM_INT32_CONST_2')*/
  
  /* Eval('NVM-CCR-008','STOPSTRTEM_NVRAM_INT32_CONST_2')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','STOPSTRTEM_NVRAM_INT32_CONST_2')*/
  /* Eval('NVM-CCR-010','STOPSTRTEM_NVRAM_INT32_CONST_2')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','STOPSTRTEM_NVRAM_INT32_CONST_2')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','STOPSTRTEM_NVRAM_INT32_CONST_2')*/
  
  /* Eval('NvM-ICR-072','STOPSTRTEM_NVRAM_INT32_CONST_2')*/
  
  /* Eval('NVM-CCR-034','STOPSTRTEM_NVRAM_INT32_CONST_2')*/
  
  (uint16)8,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','STOPSTRTEM_NVRAM_INT32_CONST_2')*/
  (uint16)0x6E2,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&StopStrtEm_sNV_Z1_CST_32BIT_2,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk881CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','STOPSTRTEM_NVRAM_INT32_CONST_2')*/
  /* Eval('NVM-CCR-015','STOPSTRTEM_NVRAM_INT32_CONST_2')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_STOPSTRTEM_NVRAM_int32_const_2__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','STOPSTRTEM_NVRAM_INT32_CONST_2')*/
  /* Eval('NVM-CCR-014','STOPSTRTEM_NVRAM_INT32_CONST_2')*/
  /* Eval('NVM-CCR-018','STOPSTRTEM_NVRAM_INT32_CONST_2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','STOPSTRTEM_NVRAM_INT32_CONST_2')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','STOPSTRTEM_NVRAM_INT32_CONST_2')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','STOPSTRTEM_NVRAM_INT32_CONST_2')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 882 */
{
  
  /* Eval('NVM-CCR-027','SYNCENGCLC')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','SYNCENGCLC')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','SYNCENGCLC')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','SYNCENGCLC')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','SYNCENGCLC')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','SYNCENGCLC')*/
  
  /* Eval('NVM-CCR-008','SYNCENGCLC')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','SYNCENGCLC')*/
  /* Eval('NVM-CCR-010','SYNCENGCLC')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','SYNCENGCLC')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','SYNCENGCLC')*/
  
  /* Eval('NvM-ICR-072','SYNCENGCLC')*/
  
  /* Eval('NVM-CCR-034','SYNCENGCLC')*/
  
  (uint16)80,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','SYNCENGCLC')*/
  (uint16)0x6E4,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&SYNCENGCLC_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk882CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','SYNCENGCLC')*/
  /* Eval('NVM-CCR-015','SYNCENGCLC')*/
  (NvM_tpku8RomBlkDataAddrtype)&SYNCENGCLC_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','SYNCENGCLC')*/
  /* Eval('NVM-CCR-014','SYNCENGCLC')*/
  /* Eval('NVM-CCR-018','SYNCENGCLC')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','SYNCENGCLC')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','SYNCENGCLC')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','SYNCENGCLC')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 883 */
{
  
  /* Eval('NVM-CCR-027','TELE_BANTISCANNING')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','TELE_BANTISCANNING')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','TELE_BANTISCANNING')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','TELE_BANTISCANNING')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','TELE_BANTISCANNING')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','TELE_BANTISCANNING')*/
  
  /* Eval('NVM-CCR-008','TELE_BANTISCANNING')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','TELE_BANTISCANNING')*/
  /* Eval('NVM-CCR-010','TELE_BANTISCANNING')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','TELE_BANTISCANNING')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','TELE_BANTISCANNING')*/
  
  /* Eval('NvM-ICR-072','TELE_BANTISCANNING')*/
  
  /* Eval('NVM-CCR-034','TELE_BANTISCANNING')*/
  
  (uint16)1,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','TELE_BANTISCANNING')*/
  (uint16)0x6E6,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&TELE_BANTISCANNING_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk883CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','TELE_BANTISCANNING')*/
  /* Eval('NVM-CCR-015','TELE_BANTISCANNING')*/
  (NvM_tpku8RomBlkDataAddrtype)&TELE_BANTISCANNING_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','TELE_BANTISCANNING')*/
  /* Eval('NVM-CCR-014','TELE_BANTISCANNING')*/
  /* Eval('NVM-CCR-018','TELE_BANTISCANNING')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','TELE_BANTISCANNING')*/
  FALSE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','TELE_BANTISCANNING')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','TELE_BANTISCANNING')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 884 */
{
  
  /* Eval('NVM-CCR-027','THMGT_NVRAM_INT8_CONST')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','THMGT_NVRAM_INT8_CONST')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','THMGT_NVRAM_INT8_CONST')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','THMGT_NVRAM_INT8_CONST')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','THMGT_NVRAM_INT8_CONST')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','THMGT_NVRAM_INT8_CONST')*/
  
  /* Eval('NVM-CCR-008','THMGT_NVRAM_INT8_CONST')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','THMGT_NVRAM_INT8_CONST')*/
  /* Eval('NVM-CCR-010','THMGT_NVRAM_INT8_CONST')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','THMGT_NVRAM_INT8_CONST')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','THMGT_NVRAM_INT8_CONST')*/
  
  /* Eval('NvM-ICR-072','THMGT_NVRAM_INT8_CONST')*/
  
  /* Eval('NVM-CCR-034','THMGT_NVRAM_INT8_CONST')*/
  
  (uint16)1,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','THMGT_NVRAM_INT8_CONST')*/
  (uint16)0x6E8,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&ThMgt_sNV_Z1_CST_8BIT,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk884CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','THMGT_NVRAM_INT8_CONST')*/
  /* Eval('NVM-CCR-015','THMGT_NVRAM_INT8_CONST')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_THMGT_NVRAM_int8_const__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','THMGT_NVRAM_INT8_CONST')*/
  /* Eval('NVM-CCR-014','THMGT_NVRAM_INT8_CONST')*/
  /* Eval('NVM-CCR-018','THMGT_NVRAM_INT8_CONST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','THMGT_NVRAM_INT8_CONST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','THMGT_NVRAM_INT8_CONST')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','THMGT_NVRAM_INT8_CONST')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 885 */
{
  
  /* Eval('NVM-CCR-027','THMGT_NVRAM_BOOLEAN_CONST')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','THMGT_NVRAM_BOOLEAN_CONST')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','THMGT_NVRAM_BOOLEAN_CONST')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','THMGT_NVRAM_BOOLEAN_CONST')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','THMGT_NVRAM_BOOLEAN_CONST')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','THMGT_NVRAM_BOOLEAN_CONST')*/
  
  /* Eval('NVM-CCR-008','THMGT_NVRAM_BOOLEAN_CONST')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','THMGT_NVRAM_BOOLEAN_CONST')*/
  /* Eval('NVM-CCR-010','THMGT_NVRAM_BOOLEAN_CONST')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','THMGT_NVRAM_BOOLEAN_CONST')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','THMGT_NVRAM_BOOLEAN_CONST')*/
  
  /* Eval('NvM-ICR-072','THMGT_NVRAM_BOOLEAN_CONST')*/
  
  /* Eval('NVM-CCR-034','THMGT_NVRAM_BOOLEAN_CONST')*/
  
  (uint16)1,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','THMGT_NVRAM_BOOLEAN_CONST')*/
  (uint16)0x6EA,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&ThMgt_sNV_Z1_CST_BOOLEAN,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk885CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','THMGT_NVRAM_BOOLEAN_CONST')*/
  /* Eval('NVM-CCR-015','THMGT_NVRAM_BOOLEAN_CONST')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_THMGT_NVRAM_boolean_const__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','THMGT_NVRAM_BOOLEAN_CONST')*/
  /* Eval('NVM-CCR-014','THMGT_NVRAM_BOOLEAN_CONST')*/
  /* Eval('NVM-CCR-018','THMGT_NVRAM_BOOLEAN_CONST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','THMGT_NVRAM_BOOLEAN_CONST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','THMGT_NVRAM_BOOLEAN_CONST')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','THMGT_NVRAM_BOOLEAN_CONST')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 886 */
{
  
  /* Eval('NVM-CCR-027','THRSPT_NVRAM_INT32_CONST')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','THRSPT_NVRAM_INT32_CONST')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','THRSPT_NVRAM_INT32_CONST')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','THRSPT_NVRAM_INT32_CONST')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','THRSPT_NVRAM_INT32_CONST')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','THRSPT_NVRAM_INT32_CONST')*/
  
  /* Eval('NVM-CCR-008','THRSPT_NVRAM_INT32_CONST')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','THRSPT_NVRAM_INT32_CONST')*/
  /* Eval('NVM-CCR-010','THRSPT_NVRAM_INT32_CONST')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','THRSPT_NVRAM_INT32_CONST')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','THRSPT_NVRAM_INT32_CONST')*/
  
  /* Eval('NvM-ICR-072','THRSPT_NVRAM_INT32_CONST')*/
  
  /* Eval('NVM-CCR-034','THRSPT_NVRAM_INT32_CONST')*/
  
  (uint16)4,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','THRSPT_NVRAM_INT32_CONST')*/
  (uint16)0x6EC,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&ThrSpT_sNV_Z1_CONST_32BIT,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk886CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','THRSPT_NVRAM_INT32_CONST')*/
  /* Eval('NVM-CCR-015','THRSPT_NVRAM_INT32_CONST')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_ThrSpT_NVRAM_int32_const__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','THRSPT_NVRAM_INT32_CONST')*/
  /* Eval('NVM-CCR-014','THRSPT_NVRAM_INT32_CONST')*/
  /* Eval('NVM-CCR-018','THRSPT_NVRAM_INT32_CONST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','THRSPT_NVRAM_INT32_CONST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','THRSPT_NVRAM_INT32_CONST')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','THRSPT_NVRAM_INT32_CONST')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 887 */
{
  
  /* Eval('NVM-CCR-027','PAP_MOT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','PAP_MOT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','PAP_MOT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','PAP_MOT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','PAP_MOT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','PAP_MOT')*/
  
  /* Eval('NVM-CCR-008','PAP_MOT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','PAP_MOT')*/
  /* Eval('NVM-CCR-010','PAP_MOT')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','PAP_MOT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','PAP_MOT')*/
  
  /* Eval('NvM-ICR-072','PAP_MOT')*/
  
  /* Eval('NVM-CCR-034','PAP_MOT')*/
  
  (uint16)26,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','PAP_MOT')*/
  (uint16)0x6EE,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&PAP_MOT_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk887CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','PAP_MOT')*/
  /* Eval('NVM-CCR-015','PAP_MOT')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_pap_mot_NVMSRV_vidInit,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','PAP_MOT')*/
  /* Eval('NVM-CCR-014','PAP_MOT')*/
  /* Eval('NVM-CCR-018','PAP_MOT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','PAP_MOT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','PAP_MOT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','PAP_MOT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 888 */
{
  
  /* Eval('NVM-CCR-027','TIENGSTOP')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','TIENGSTOP')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','TIENGSTOP')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','TIENGSTOP')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','TIENGSTOP')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','TIENGSTOP')*/
  
  /* Eval('NVM-CCR-008','TIENGSTOP')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','TIENGSTOP')*/
  /* Eval('NVM-CCR-010','TIENGSTOP')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','TIENGSTOP')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','TIENGSTOP')*/
  
  /* Eval('NvM-ICR-072','TIENGSTOP')*/
  
  /* Eval('NVM-CCR-034','TIENGSTOP')*/
  
  (uint16)21,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','TIENGSTOP')*/
  (uint16)0x6F0,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&TIENGSTOP_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk888CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','TIENGSTOP')*/
  /* Eval('NVM-CCR-015','TIENGSTOP')*/
  (NvM_tpku8RomBlkDataAddrtype)&TIENGSTOP_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','TIENGSTOP')*/
  /* Eval('NVM-CCR-014','TIENGSTOP')*/
  /* Eval('NVM-CCR-018','TIENGSTOP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','TIENGSTOP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','TIENGSTOP')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','TIENGSTOP')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 889 */
{
  
  /* Eval('NVM-CCR-027','TOILEST')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','TOILEST')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','TOILEST')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','TOILEST')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','TOILEST')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','TOILEST')*/
  
  /* Eval('NVM-CCR-008','TOILEST')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','TOILEST')*/
  /* Eval('NVM-CCR-010','TOILEST')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','TOILEST')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','TOILEST')*/
  
  /* Eval('NvM-ICR-072','TOILEST')*/
  
  /* Eval('NVM-CCR-034','TOILEST')*/
  
  (uint16)5,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','TOILEST')*/
  (uint16)0x6F2,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&TOILEST_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk889CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','TOILEST')*/
  /* Eval('NVM-CCR-015','TOILEST')*/
  (NvM_tpku8RomBlkDataAddrtype)&TOILEST_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','TOILEST')*/
  /* Eval('NVM-CCR-014','TOILEST')*/
  /* Eval('NVM-CCR-018','TOILEST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','TOILEST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','TOILEST')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','TOILEST')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 890 */
{
  
  /* Eval('NVM-CCR-027','TPM_NVRAM_INT16_CONST')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','TPM_NVRAM_INT16_CONST')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','TPM_NVRAM_INT16_CONST')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','TPM_NVRAM_INT16_CONST')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','TPM_NVRAM_INT16_CONST')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','TPM_NVRAM_INT16_CONST')*/
  
  /* Eval('NVM-CCR-008','TPM_NVRAM_INT16_CONST')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','TPM_NVRAM_INT16_CONST')*/
  /* Eval('NVM-CCR-010','TPM_NVRAM_INT16_CONST')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','TPM_NVRAM_INT16_CONST')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','TPM_NVRAM_INT16_CONST')*/
  
  /* Eval('NvM-ICR-072','TPM_NVRAM_INT16_CONST')*/
  
  /* Eval('NVM-CCR-034','TPM_NVRAM_INT16_CONST')*/
  
  (uint16)4,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','TPM_NVRAM_INT16_CONST')*/
  (uint16)0x6F4,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&TPM_sNV_Z1_CST_16BIT,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk890CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','TPM_NVRAM_INT16_CONST')*/
  /* Eval('NVM-CCR-015','TPM_NVRAM_INT16_CONST')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_TPM_NVRAM_int16_const__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','TPM_NVRAM_INT16_CONST')*/
  /* Eval('NVM-CCR-014','TPM_NVRAM_INT16_CONST')*/
  /* Eval('NVM-CCR-018','TPM_NVRAM_INT16_CONST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','TPM_NVRAM_INT16_CONST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','TPM_NVRAM_INT16_CONST')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','TPM_NVRAM_INT16_CONST')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 891 */
{
  
  /* Eval('NVM-CCR-027','TQADPCMP_NVRAM_INT16_CONST')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','TQADPCMP_NVRAM_INT16_CONST')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','TQADPCMP_NVRAM_INT16_CONST')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','TQADPCMP_NVRAM_INT16_CONST')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','TQADPCMP_NVRAM_INT16_CONST')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','TQADPCMP_NVRAM_INT16_CONST')*/
  
  /* Eval('NVM-CCR-008','TQADPCMP_NVRAM_INT16_CONST')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','TQADPCMP_NVRAM_INT16_CONST')*/
  /* Eval('NVM-CCR-010','TQADPCMP_NVRAM_INT16_CONST')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','TQADPCMP_NVRAM_INT16_CONST')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','TQADPCMP_NVRAM_INT16_CONST')*/
  
  /* Eval('NvM-ICR-072','TQADPCMP_NVRAM_INT16_CONST')*/
  
  /* Eval('NVM-CCR-034','TQADPCMP_NVRAM_INT16_CONST')*/
  
  (uint16)32,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','TQADPCMP_NVRAM_INT16_CONST')*/
  (uint16)0x6F6,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&TqAdpCmp_sNV_Z1_CST_16BIT,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk891CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','TQADPCMP_NVRAM_INT16_CONST')*/
  /* Eval('NVM-CCR-015','TQADPCMP_NVRAM_INT16_CONST')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_TQADPCMP_NVRAM_int16_const__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','TQADPCMP_NVRAM_INT16_CONST')*/
  /* Eval('NVM-CCR-014','TQADPCMP_NVRAM_INT16_CONST')*/
  /* Eval('NVM-CCR-018','TQADPCMP_NVRAM_INT16_CONST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','TQADPCMP_NVRAM_INT16_CONST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','TQADPCMP_NVRAM_INT16_CONST')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','TQADPCMP_NVRAM_INT16_CONST')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 892 */
{
  
  /* Eval('NVM-CCR-027','TQADPCMP_NVRAM_INT32_CONST')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','TQADPCMP_NVRAM_INT32_CONST')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','TQADPCMP_NVRAM_INT32_CONST')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','TQADPCMP_NVRAM_INT32_CONST')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','TQADPCMP_NVRAM_INT32_CONST')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','TQADPCMP_NVRAM_INT32_CONST')*/
  
  /* Eval('NVM-CCR-008','TQADPCMP_NVRAM_INT32_CONST')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','TQADPCMP_NVRAM_INT32_CONST')*/
  /* Eval('NVM-CCR-010','TQADPCMP_NVRAM_INT32_CONST')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','TQADPCMP_NVRAM_INT32_CONST')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','TQADPCMP_NVRAM_INT32_CONST')*/
  
  /* Eval('NvM-ICR-072','TQADPCMP_NVRAM_INT32_CONST')*/
  
  /* Eval('NVM-CCR-034','TQADPCMP_NVRAM_INT32_CONST')*/
  
  (uint16)4,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','TQADPCMP_NVRAM_INT32_CONST')*/
  (uint16)0x6F8,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&TqAdpCmp_sNV_Z1_CST_32BIT,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk892CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','TQADPCMP_NVRAM_INT32_CONST')*/
  /* Eval('NVM-CCR-015','TQADPCMP_NVRAM_INT32_CONST')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_TQADPCMP_NVRAM_int32_const__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','TQADPCMP_NVRAM_INT32_CONST')*/
  /* Eval('NVM-CCR-014','TQADPCMP_NVRAM_INT32_CONST')*/
  /* Eval('NVM-CCR-018','TQADPCMP_NVRAM_INT32_CONST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','TQADPCMP_NVRAM_INT32_CONST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','TQADPCMP_NVRAM_INT32_CONST')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','TQADPCMP_NVRAM_INT32_CONST')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 893 */
{
  
  /* Eval('NVM-CCR-027','TQADPCMP_NVRAM_INT8_CONST')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','TQADPCMP_NVRAM_INT8_CONST')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','TQADPCMP_NVRAM_INT8_CONST')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','TQADPCMP_NVRAM_INT8_CONST')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','TQADPCMP_NVRAM_INT8_CONST')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','TQADPCMP_NVRAM_INT8_CONST')*/
  
  /* Eval('NVM-CCR-008','TQADPCMP_NVRAM_INT8_CONST')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','TQADPCMP_NVRAM_INT8_CONST')*/
  /* Eval('NVM-CCR-010','TQADPCMP_NVRAM_INT8_CONST')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','TQADPCMP_NVRAM_INT8_CONST')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','TQADPCMP_NVRAM_INT8_CONST')*/
  
  /* Eval('NvM-ICR-072','TQADPCMP_NVRAM_INT8_CONST')*/
  
  /* Eval('NVM-CCR-034','TQADPCMP_NVRAM_INT8_CONST')*/
  
  (uint16)3,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','TQADPCMP_NVRAM_INT8_CONST')*/
  (uint16)0x6FA,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&TqAdpCmp_sNV_Z1_CST_8BIT,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk893CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','TQADPCMP_NVRAM_INT8_CONST')*/
  /* Eval('NVM-CCR-015','TQADPCMP_NVRAM_INT8_CONST')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_TQADPCMP_NVRAM_int8_const__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','TQADPCMP_NVRAM_INT8_CONST')*/
  /* Eval('NVM-CCR-014','TQADPCMP_NVRAM_INT8_CONST')*/
  /* Eval('NVM-CCR-018','TQADPCMP_NVRAM_INT8_CONST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','TQADPCMP_NVRAM_INT8_CONST')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','TQADPCMP_NVRAM_INT8_CONST')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','TQADPCMP_NVRAM_INT8_CONST')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 894 */
{
  
  /* Eval('NVM-CCR-027','TWCMGT')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','TWCMGT')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','TWCMGT')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','TWCMGT')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','TWCMGT')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','TWCMGT')*/
  
  /* Eval('NVM-CCR-008','TWCMGT')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','TWCMGT')*/
  /* Eval('NVM-CCR-010','TWCMGT')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','TWCMGT')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','TWCMGT')*/
  
  /* Eval('NvM-ICR-072','TWCMGT')*/
  
  /* Eval('NVM-CCR-034','TWCMGT')*/
  
  (uint16)2,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','TWCMGT')*/
  (uint16)0x6FC,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&TWCMGT_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk894CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','TWCMGT')*/
  /* Eval('NVM-CCR-015','TWCMGT')*/
  (NvM_tpku8RomBlkDataAddrtype)&TWCMGT_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','TWCMGT')*/
  /* Eval('NVM-CCR-014','TWCMGT')*/
  /* Eval('NVM-CCR-018','TWCMGT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','TWCMGT')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','TWCMGT')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','TWCMGT')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 895 */
{
  
  /* Eval('NVM-CCR-027','UPLSACQ')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','UPLSACQ')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','UPLSACQ')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','UPLSACQ')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','UPLSACQ')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','UPLSACQ')*/
  
  /* Eval('NVM-CCR-008','UPLSACQ')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','UPLSACQ')*/
  /* Eval('NVM-CCR-010','UPLSACQ')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','UPLSACQ')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','UPLSACQ')*/
  
  /* Eval('NvM-ICR-072','UPLSACQ')*/
  
  /* Eval('NVM-CCR-034','UPLSACQ')*/
  
  (uint16)4,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','UPLSACQ')*/
  (uint16)0x6FE,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&UPLSACQ_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk895CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','UPLSACQ')*/
  /* Eval('NVM-CCR-015','UPLSACQ')*/
  (NvM_tpku8RomBlkDataAddrtype)&UPLSACQ_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','UPLSACQ')*/
  /* Eval('NVM-CCR-014','UPLSACQ')*/
  /* Eval('NVM-CCR-018','UPLSACQ')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','UPLSACQ')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','UPLSACQ')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','UPLSACQ')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 896 */
{
  
  /* Eval('NVM-CCR-027','USTHRMT_NVRAM_INT16_CALIB')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','USTHRMT_NVRAM_INT16_CALIB')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','USTHRMT_NVRAM_INT16_CALIB')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','USTHRMT_NVRAM_INT16_CALIB')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','USTHRMT_NVRAM_INT16_CALIB')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','USTHRMT_NVRAM_INT16_CALIB')*/
  
  /* Eval('NVM-CCR-008','USTHRMT_NVRAM_INT16_CALIB')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','USTHRMT_NVRAM_INT16_CALIB')*/
  /* Eval('NVM-CCR-010','USTHRMT_NVRAM_INT16_CALIB')*/
  (uint8)0,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','USTHRMT_NVRAM_INT16_CALIB')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','USTHRMT_NVRAM_INT16_CALIB')*/
  
  /* Eval('NvM-ICR-072','USTHRMT_NVRAM_INT16_CALIB')*/
  
  /* Eval('NVM-CCR-034','USTHRMT_NVRAM_INT16_CALIB')*/
  
  (uint16)2,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','USTHRMT_NVRAM_INT16_CALIB')*/
  (uint16)0x700,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&UsThrMT_sNV_Z1_CALIB_16BIT,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk896CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','USTHRMT_NVRAM_INT16_CALIB')*/
  /* Eval('NVM-CCR-015','USTHRMT_NVRAM_INT16_CALIB')*/
  (NvM_tpku8RomBlkDataAddrtype)NULL_PTR,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NVM_UsThrMT_NVRAM_int16_calib__nvmini,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','USTHRMT_NVRAM_INT16_CALIB')*/
  /* Eval('NVM-CCR-014','USTHRMT_NVRAM_INT16_CALIB')*/
  /* Eval('NVM-CCR-018','USTHRMT_NVRAM_INT16_CALIB')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','USTHRMT_NVRAM_INT16_CALIB')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','USTHRMT_NVRAM_INT16_CALIB')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','USTHRMT_NVRAM_INT16_CALIB')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 897 */
{
  
  /* Eval('NVM-CCR-027','VLVACTEXENDSTOP')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','VLVACTEXENDSTOP')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','VLVACTEXENDSTOP')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','VLVACTEXENDSTOP')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','VLVACTEXENDSTOP')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','VLVACTEXENDSTOP')*/
  
  /* Eval('NVM-CCR-008','VLVACTEXENDSTOP')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','VLVACTEXENDSTOP')*/
  /* Eval('NVM-CCR-010','VLVACTEXENDSTOP')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','VLVACTEXENDSTOP')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','VLVACTEXENDSTOP')*/
  
  /* Eval('NvM-ICR-072','VLVACTEXENDSTOP')*/
  
  /* Eval('NVM-CCR-034','VLVACTEXENDSTOP')*/
  
  (uint16)11,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','VLVACTEXENDSTOP')*/
  (uint16)0x702,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&VLVACTEXENDSTOP_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk897CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','VLVACTEXENDSTOP')*/
  /* Eval('NVM-CCR-015','VLVACTEXENDSTOP')*/
  (NvM_tpku8RomBlkDataAddrtype)&VLVACTEXENDSTOP_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','VLVACTEXENDSTOP')*/
  /* Eval('NVM-CCR-014','VLVACTEXENDSTOP')*/
  /* Eval('NVM-CCR-018','VLVACTEXENDSTOP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','VLVACTEXENDSTOP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','VLVACTEXENDSTOP')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','VLVACTEXENDSTOP')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 898 */
{
  
  /* Eval('NVM-CCR-027','VLVACTINENDSTOP')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','VLVACTINENDSTOP')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','VLVACTINENDSTOP')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','VLVACTINENDSTOP')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','VLVACTINENDSTOP')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','VLVACTINENDSTOP')*/
  
  /* Eval('NVM-CCR-008','VLVACTINENDSTOP')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','VLVACTINENDSTOP')*/
  /* Eval('NVM-CCR-010','VLVACTINENDSTOP')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','VLVACTINENDSTOP')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','VLVACTINENDSTOP')*/
  
  /* Eval('NvM-ICR-072','VLVACTINENDSTOP')*/
  
  /* Eval('NVM-CCR-034','VLVACTINENDSTOP')*/
  
  (uint16)11,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','VLVACTINENDSTOP')*/
  (uint16)0x704,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&VLVACTINENDSTOP_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk898CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','VLVACTINENDSTOP')*/
  /* Eval('NVM-CCR-015','VLVACTINENDSTOP')*/
  (NvM_tpku8RomBlkDataAddrtype)&VLVACTINENDSTOP_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','VLVACTINENDSTOP')*/
  /* Eval('NVM-CCR-014','VLVACTINENDSTOP')*/
  /* Eval('NVM-CCR-018','VLVACTINENDSTOP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','VLVACTINENDSTOP')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','VLVACTINENDSTOP')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','VLVACTINENDSTOP')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 899 */
{
  
  /* Eval('NVM-CCR-027','VSC')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','VSC')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','VSC')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','VSC')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','VSC')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','VSC')*/
  
  /* Eval('NVM-CCR-008','VSC')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','VSC')*/
  /* Eval('NVM-CCR-010','VSC')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','VSC')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','VSC')*/
  
  /* Eval('NvM-ICR-072','VSC')*/
  
  /* Eval('NVM-CCR-034','VSC')*/
  
  (uint16)121,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','VSC')*/
  (uint16)0x706,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&VSC_NvMRamBlockDataStruct,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk899CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','VSC')*/
  /* Eval('NVM-CCR-015','VSC')*/
  (NvM_tpku8RomBlkDataAddrtype)&VSC_NvMRomBlockDataStruct,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','VSC')*/
  /* Eval('NVM-CCR-014','VSC')*/
  /* Eval('NVM-CCR-018','VSC')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','VSC')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','VSC')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','VSC')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 900 */
{
  
  /* Eval('NVM-CCR-027','BSW_BLOCK_RESET')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','BSW_BLOCK_RESET')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','BSW_BLOCK_RESET')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','BSW_BLOCK_RESET')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','BSW_BLOCK_RESET')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','BSW_BLOCK_RESET')*/
  
  /* Eval('NVM-CCR-008','BSW_BLOCK_RESET')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','BSW_BLOCK_RESET')*/
  /* Eval('NVM-CCR-010','BSW_BLOCK_RESET')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','BSW_BLOCK_RESET')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','BSW_BLOCK_RESET')*/
  
  /* Eval('NvM-ICR-072','BSW_BLOCK_RESET')*/
  
  /* Eval('NVM-CCR-034','BSW_BLOCK_RESET')*/
  
  (uint16)2,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','BSW_BLOCK_RESET')*/
  (uint16)0x708,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&RSTSRV_u16HotResetCtr,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk900CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','BSW_BLOCK_RESET')*/
  /* Eval('NVM-CCR-015','BSW_BLOCK_RESET')*/
  (NvM_tpku8RomBlkDataAddrtype)&RSTSRV_ku16HotResetCtr,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','BSW_BLOCK_RESET')*/
  /* Eval('NVM-CCR-014','BSW_BLOCK_RESET')*/
  /* Eval('NVM-CCR-018','BSW_BLOCK_RESET')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','BSW_BLOCK_RESET')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','BSW_BLOCK_RESET')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','BSW_BLOCK_RESET')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 901 */
{
  
  /* Eval('NVM-CCR-027','BSW_BLOCK_EXCEPTIONS')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','BSW_BLOCK_EXCEPTIONS')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','BSW_BLOCK_EXCEPTIONS')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  TRUE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','BSW_BLOCK_EXCEPTIONS')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','BSW_BLOCK_EXCEPTIONS')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','BSW_BLOCK_EXCEPTIONS')*/
  
  /* Eval('NVM-CCR-008','BSW_BLOCK_EXCEPTIONS')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','BSW_BLOCK_EXCEPTIONS')*/
  /* Eval('NVM-CCR-010','BSW_BLOCK_EXCEPTIONS')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','BSW_BLOCK_EXCEPTIONS')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','BSW_BLOCK_EXCEPTIONS')*/
  
  /* Eval('NvM-ICR-072','BSW_BLOCK_EXCEPTIONS')*/
  
  /* Eval('NVM-CCR-034','BSW_BLOCK_EXCEPTIONS')*/
  
  (uint16)12,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','BSW_BLOCK_EXCEPTIONS')*/
  (uint16)0x70A,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&KRN_strExceptionRegs,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk901CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','BSW_BLOCK_EXCEPTIONS')*/
  /* Eval('NVM-CCR-015','BSW_BLOCK_EXCEPTIONS')*/
  (NvM_tpku8RomBlkDataAddrtype)&KRN_kstrExceptionRegs,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','BSW_BLOCK_EXCEPTIONS')*/
  /* Eval('NVM-CCR-014','BSW_BLOCK_EXCEPTIONS')*/
  /* Eval('NVM-CCR-018','BSW_BLOCK_EXCEPTIONS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','BSW_BLOCK_EXCEPTIONS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','BSW_BLOCK_EXCEPTIONS')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','BSW_BLOCK_EXCEPTIONS')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
},
/* Block 902 */
{
  
  /* Eval('NVM-CCR-027','BSW_BLOCK_MEAS')*/
    TRUE,/* NVM_BLOCK_USE_CRC */
  #if (NVM_SET_RAM_BLOCK_STATUS_API != STD_OFF)
  
  /* Eval('NVM-CCR-022','BSW_BLOCK_MEAS')*/
  FALSE,/* NVM_CALC_RAM_BLOCK_CRC */
  #endif
  NVM_CRC16,/* NVM_BLOCK_CRC_TYPE */
  
  #if (NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1)
  FALSE, /* NVM_BLOCK_USE_SYNC_MECHANISM */
  #endif
  
  /* Eval('NVM-CCR-028','BSW_BLOCK_MEAS')*/
  FALSE,/* NVM_BLOCK_WRITE_PROT */
  FALSE,/* NVM_WRITE_BLOCK_ONCE */
  FALSE,/* NVM_STATIC_BLOCK_ID_CHECK */
  #if (NVM_DYNAMIC_CONFIGURATION != STD_OFF)
  FALSE,/* NVM_RESISTANT_TO_CHANGED_SW */
  #endif
  FALSE,/* NVM_WRITE_VERIFICATION */
  
  /* Eval('NVM-CCR-030','BSW_BLOCK_MEAS')*/
  
  (uint16)0,/* NVM_WRITE_VERIFICATION_DATA_SIZE */
  
  (uint8)0,/* NVM_NVRAM_DEVICE_ID */
  
  /* Eval('NVM-CCR-007','BSW_BLOCK_MEAS')*/
  NVM_BLOCK_NATIVE,/* NVM_BLOCK_MANAGEMENT_TYPE */
  
  /* Eval('NvM-ICR-071','BSW_BLOCK_MEAS')*/
  
  /* Eval('NVM-CCR-008','BSW_BLOCK_MEAS')*/
  (uint8)1,/* NVM_NV_BLOCK_NUM */
  
  /* Eval('NVM-CCR-009','BSW_BLOCK_MEAS')*/
  /* Eval('NVM-CCR-010','BSW_BLOCK_MEAS')*/
  (uint8)1,/* NVM_ROM_BLOCK_NUM */
  #if ((NVM_JOB_PRIORITIZATION != STD_OFF)&&(NVM_API_CONFIG_CLASS != NVM_API_CONFIG_CLASS_1))
  
  /* Eval('NvM-ICR-073','BSW_BLOCK_MEAS')*/
  (uint8)1,/* NVM_BLOCK_JOB_PRIORITY */
  #endif
  
  /* Eval('NvM-ICR-075','BSW_BLOCK_MEAS')*/
  
  /* Eval('NvM-ICR-072','BSW_BLOCK_MEAS')*/
  
  /* Eval('NVM-CCR-034','BSW_BLOCK_MEAS')*/
  
  (uint16)4,/* NVM_NV_BLOCK_LENGTH */
  
  (uint8)0,/* NVM_MAX_NUM_OF_READ_RETRIES */
  
  (uint8)3,/* NVM_MAX_NUM_OF_WRITE_RETRIES */
  
  /* Eval('NVM-CCR-012','BSW_BLOCK_MEAS')*/
  (uint16)0x70C,/* NVM_NV_BLOCK_BASE_NUMBER */
  
  (NvM_tpvidRamBlkDataAddrtype)&NvmIf_u32NvMInitDuration_us,/* NVM_RAM_BLOCK_DATA_ADDRESS */
  
  (NvM_tpu8RamBlkCrcAddrtype)NvM_au8Blk902CrcAddress,/* NVM_RAM_BLOCK_CRC_ADDRESS */
  
  /* Eval('NVM-CCR-021','BSW_BLOCK_MEAS')*/
  /* Eval('NVM-CCR-015','BSW_BLOCK_MEAS')*/
  (NvM_tpku8RomBlkDataAddrtype)&NvmIf_ku32NvMInitDuration_us,/* NVM_ROM_BLOCK_DATA_ADDRESS */
  NULL_PTR,/* NVM_INIT_BLOCK_CALLBACK */
  NULL_PTR,/* NVM_SINGLE_BLOCK_CALLBACK */
  
  /* Eval('NVM-CCR-017','BSW_BLOCK_MEAS')*/
  /* Eval('NVM-CCR-014','BSW_BLOCK_MEAS')*/
  /* Eval('NVM-CCR-018','BSW_BLOCK_MEAS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_READALL */
  
  /* Eval('NVM-CCR-031','BSW_BLOCK_MEAS')*/
  TRUE,/* NVM_SELECT_BLOCK_FOR_WRITEALL */
  
  /* Eval('NVM-CCR-032','BSW_BLOCK_MEAS')*/
  NULL_PTR,/* NVM_READ_RAM_BLOCK_FROM_NVM */
  
  /* Eval('NVM-CCR-033','BSW_BLOCK_MEAS')*/
  NULL_PTR /* NVM_WRITE_RAM_BLOCK_TO_NVM */
}
};
/* PRQA S 3212 --                                                             */
/*lint -restore */

/* !Deviation : inhibit MISRA rule [750]: because local non referenced macro  */
/*              is according to AUTOSAR specifications                        */
/* !Deviation : inhibit MISRA rule [760]: because redundant macro defined is  */
/*              according to AUTOSAR specifications                           */
/* !Deviation : inhibit MISRA rule [961]: because multiple use of #define is  */
/*              according to AUTOSAR specifications                           */
/* !Deviation : inhibit MISRA rule [537]: because repeated include for Memmap */
/*              is according to AUTOSAR specifications                        */
/* !Deviation : inhibit MISRA rule [960]: because use of #undef is according  */
/*              to AUTOSAR specifications                                     */
/*lint -save -vo -e750 -e760 -e961 -e537 -e960 -v */

/* !Deviation : inhibit MISRA rule [5087]: because #include is used after a   */
/*              non preprocessor directives                                   */
/* PRQA S 5087  L1                                                            */

#define NVM_STOP_CONFIG_DATA_UNSPECIFIED
#include "MemMap.h"
/*lint -restore */
/* PRQA L:L1                                                                  */

/* !Deviation:  Inhibit MISRA rule [766] because inclusion of Memmap is       */
/*              is according to AUTOSAR specifications                        */
/*lint -vo -e750 -e766 -v                                                     */

/*==== End of file ===========================================================*/
