
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035100                       # Number of seconds simulated
sim_ticks                                 35099975034                       # Number of ticks simulated
final_tick                               563148435705                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 293548                       # Simulator instruction rate (inst/s)
host_op_rate                                   370800                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3126111                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902612                       # Number of bytes of host memory used
host_seconds                                 11228.00                       # Real time elapsed on the host
sim_insts                                  3295957350                       # Number of instructions simulated
sim_ops                                    4163342390                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       747392                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1750912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1994752                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4498048                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1531648                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1531648                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5839                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13679                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15584                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 35141                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11966                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11966                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        51054                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     21293235                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        43761                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     49883568                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        47407                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     56830582                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               128149607                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        51054                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        43761                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        47407                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             142222                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          43636726                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               43636726                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          43636726                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        51054                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     21293235                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        43761                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     49883568                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        47407                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     56830582                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              171786333                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84172603                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31107252                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25357745                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2076698                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13075294                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12154711                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3351065                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92137                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31119376                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170931345                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31107252                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15505776                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37968128                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11045245                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5187626                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15359586                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1004104                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83218118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.545576                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.295163                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        45249990     54.38%     54.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2514470      3.02%     57.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4702598      5.65%     63.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4661451      5.60%     68.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2905679      3.49%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2302017      2.77%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1445083      1.74%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1363938      1.64%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18072892     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83218118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.369565                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.030724                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32446543                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5130157                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36474891                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       223820                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8942699                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5265414                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          255                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205098932                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1391                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8942699                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        34801668                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         991592                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       913993                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34298857                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3269301                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197791007                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1356779                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1002639                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    277683147                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    922796935                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    922796935                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       105978578                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35251                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9106426                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18304954                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9353575                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       117633                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3238077                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         186433688                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148486099                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       291690                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     63071617                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    192941232                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     83218118                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.784300                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.897408                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28406347     34.13%     34.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18113521     21.77%     55.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11985436     14.40%     70.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7846172      9.43%     79.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8264952      9.93%     89.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3994641      4.80%     94.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3153979      3.79%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       718257      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       734813      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83218118                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         925647     72.46%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        176962     13.85%     86.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       174888     13.69%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124206447     83.65%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1995055      1.34%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14359265      9.67%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7908426      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148486099                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.764067                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1277497                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008603                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381759503                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    249539442                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145084548                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149763596                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       463275                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7111519                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1940                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          325                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2262533                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8942699                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         516116                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        89491                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    186467505                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       371063                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18304954                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9353575                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16906                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         70191                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          325                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1297550                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1155670                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2453220                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146507692                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13700063                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1978407                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21421397                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20776644                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7721334                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.740563                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145125959                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145084548                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92476082                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265396549                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.723655                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348445                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     63338546                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2101818                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74275419                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.657741                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.150207                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28066539     37.79%     37.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20861214     28.09%     65.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8665175     11.67%     77.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4323405      5.82%     83.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4311044      5.80%     89.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1741737      2.34%     91.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1749895      2.36%     93.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       935874      1.26%     95.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3620536      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74275419                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3620536                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257122845                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          381884433                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32688                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 954485                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.841726                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.841726                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.188035                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.188035                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       658136938                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201533879                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188388730                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84172603                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30642383                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25136900                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1993007                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12931998                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11962527                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3122421                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        86284                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31657729                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             168341486                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30642383                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15084948                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36181372                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10676266                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6503835                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15488742                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       797495                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     82994159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.492372                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.334743                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46812787     56.40%     56.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3611798      4.35%     60.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3163630      3.81%     64.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3405497      4.10%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2982784      3.59%     72.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1552939      1.87%     74.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1018579      1.23%     75.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2679682      3.23%     78.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17766463     21.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     82994159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364042                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.999956                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33301421                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6091471                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34418522                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       537905                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8644836                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5018612                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6406                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     199626593                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        50516                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8644836                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34952131                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2627986                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       801350                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33275574                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2692279                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     192865119                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        11723                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1682870                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       739276                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           67                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    267896246                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    899360060                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    899360060                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    166391530                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       101504635                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33577                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17728                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7150764                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18999205                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9900902                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       240229                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3247801                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         181809889                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        33562                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146104540                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       276333                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     60282424                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    184252996                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1866                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     82994159                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.760420                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.908863                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29387924     35.41%     35.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17629574     21.24%     56.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11879862     14.31%     70.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7547231      9.09%     80.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7433587      8.96%     89.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4386251      5.29%     94.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3346889      4.03%     98.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       736116      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       646725      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     82994159                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1072793     70.20%     70.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            35      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        200219     13.10%     83.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       255146     16.70%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120205490     82.27%     82.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1995469      1.37%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15848      0.01%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15564285     10.65%     94.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8323448      5.70%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146104540                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.735773                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1528193                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.010460                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    377007761                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    242126910                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    142015722                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147632733                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       260527                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6932178                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          415                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1062                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2251928                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          569                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8644836                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1883835                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       161486                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    181843451                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       314033                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18999205                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9900902                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17714                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        117065                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         7735                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1062                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1219956                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1113619                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2333575                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    143567876                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14624789                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2536660                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22716129                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20351986                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8091340                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.705637                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             142160945                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            142015722                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92660491                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        258839894                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.687197                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.357984                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98878030                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121051185                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     60795061                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31696                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2017915                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74349323                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.628141                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.172162                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29544525     39.74%     39.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20224048     27.20%     66.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8282457     11.14%     78.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4240330      5.70%     83.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3650027      4.91%     88.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1791602      2.41%     91.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1975260      2.66%     93.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       997037      1.34%     95.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3644037      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74349323                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98878030                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121051185                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19715994                       # Number of memory references committed
system.switch_cpus1.commit.loads             12067023                       # Number of loads committed
system.switch_cpus1.commit.membars              15848                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17378146                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108913262                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2387025                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3644037                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           252551532                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          372345550                       # The number of ROB writes
system.switch_cpus1.timesIdled                  40936                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1178444                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98878030                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121051185                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98878030                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.851277                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.851277                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.174706                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.174706                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       648207262                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      194820448                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      187230394                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31696                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84172603                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30427521                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24727502                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2073688                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12785904                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11895438                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3212512                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        88016                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30537303                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             168739609                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30427521                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15107950                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37122529                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11142069                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6143745                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14956869                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       892315                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     82825901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.517407                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.306405                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        45703372     55.18%     55.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3251998      3.93%     59.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2645928      3.19%     62.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6402504      7.73%     70.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1751414      2.11%     72.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2232901      2.70%     74.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1606007      1.94%     76.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          905269      1.09%     77.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18326508     22.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     82825901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.361490                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.004686                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        31947174                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5955440                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35701193                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       240597                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8981492                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5199561                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        41143                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     201794559                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        77094                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8981492                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34287998                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1325606                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1172530                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33545493                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3512777                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     194679207                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        31005                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1454580                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1092652                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1527                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    272481018                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    908893649                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    908893649                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    167174237                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       105306760                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        39609                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22179                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9627740                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18156151                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9242737                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       144934                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2984940                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         184107144                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38113                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        146271162                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       280170                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63545233                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    194142897                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5725                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     82825901                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.766007                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.887174                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28622960     34.56%     34.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17882838     21.59%     56.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11698247     14.12%     70.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8660542     10.46%     80.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7457932      9.00%     89.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3877302      4.68%     94.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3297597      3.98%     98.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       621480      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       707003      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     82825901                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         855868     71.03%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             7      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        175165     14.54%     85.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       173893     14.43%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121876817     83.32%     83.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2083319      1.42%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16194      0.01%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14514104      9.92%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7780728      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     146271162                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.737753                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1204933                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008238                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    376853328                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    247691114                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    142555387                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     147476095                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       550221                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7153839                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2919                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          626                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2361792                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8981492                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         537615                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        79377                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    184145258                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       401035                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18156151                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9242737                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21919                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         70925                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          626                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1238766                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1167628                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2406394                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    143945527                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13619352                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2325635                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21195743                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20307503                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7576391                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.710123                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             142646989                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            142555387                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         92908195                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        262324069                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.693608                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354173                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     97937347                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    120276440                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63869654                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32388                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2078544                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     73844409                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.628782                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.140953                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28569528     38.69%     38.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20525304     27.80%     66.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8350949     11.31%     77.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4697207      6.36%     84.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3837568      5.20%     89.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1556651      2.11%     91.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1851857      2.51%     93.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       929812      1.26%     95.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3525533      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     73844409                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     97937347                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     120276440                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17883257                       # Number of memory references committed
system.switch_cpus2.commit.loads             11002312                       # Number of loads committed
system.switch_cpus2.commit.membars              16194                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17281477                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108373393                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2448658                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3525533                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           254464970                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          377279329                       # The number of ROB writes
system.switch_cpus2.timesIdled                  42642                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1346702                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           97937347                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            120276440                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     97937347                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.859454                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.859454                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.163530                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.163530                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       647591265                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      197003611                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      186163994                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32388                       # number of misc regfile writes
system.l2.replacements                          35143                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1880573                       # Total number of references to valid blocks.
system.l2.sampled_refs                          67911                       # Sample count of references to valid blocks.
system.l2.avg_refs                          27.691729                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           735.372676                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.831755                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2445.448505                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.073657                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5912.867395                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.011210                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5177.844788                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4691.178416                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           7994.093129                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5784.278470                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.022442                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000300                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.074629                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000246                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.180446                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000275                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.158015                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.143163                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.243960                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.176522                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        33013                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        81128                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        55556                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  169697                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            52553                       # number of Writeback hits
system.l2.Writeback_hits::total                 52553                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        33013                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        81128                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        55556                       # number of demand (read+write) hits
system.l2.demand_hits::total                   169697                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        33013                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        81128                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        55556                       # number of overall hits
system.l2.overall_hits::total                  169697                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         5839                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           12                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        13679                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        15584                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 35141                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5839                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13679                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        15584                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35141                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5839                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13679                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        15584                       # number of overall misses
system.l2.overall_misses::total                 35141                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       639667                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    326094992                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       531908                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    738918138                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       517783                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    798370925                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1865073413                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       639667                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    326094992                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       531908                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    738918138                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       517783                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    798370925                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1865073413                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       639667                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    326094992                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       531908                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    738918138                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       517783                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    798370925                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1865073413                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        38852                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        94807                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        71140                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              204838                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        52553                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             52553                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        38852                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        94807                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        71140                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               204838                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        38852                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        94807                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        71140                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              204838                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.150288                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.144283                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.219061                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.171555                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.150288                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.144283                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.219061                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.171555                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.150288                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.144283                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.219061                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.171555                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 45690.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 55847.746532                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 44325.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 54018.432488                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 39829.461538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 51230.167159                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53073.999402                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 45690.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 55847.746532                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 44325.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 54018.432488                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 39829.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 51230.167159                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53073.999402                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 45690.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 55847.746532                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 44325.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 54018.432488                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 39829.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 51230.167159                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53073.999402                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11966                       # number of writebacks
system.l2.writebacks::total                     11966                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         5839                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        13679                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        15584                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            35141                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         5839                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        13679                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        15584                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35141                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         5839                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        13679                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        15584                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35141                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       560475                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    292380140                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       462239                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    660258768                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       441787                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    708146091                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1662249500                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       560475                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    292380140                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       462239                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    660258768                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       441787                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    708146091                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1662249500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       560475                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    292380140                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       462239                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    660258768                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       441787                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    708146091                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1662249500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.150288                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.144283                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.219061                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.171555                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.150288                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.144283                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.219061                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.171555                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.150288                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.144283                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.219061                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.171555                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 40033.928571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 50073.666724                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 38519.916667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 48268.058191                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 33983.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 45440.585921                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47302.282234                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 40033.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 50073.666724                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 38519.916667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 48268.058191                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 33983.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 45440.585921                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47302.282234                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 40033.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 50073.666724                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 38519.916667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 48268.058191                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 33983.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 45440.585921                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47302.282234                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996362                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015367219                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2193017.751620                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996362                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15359570                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15359570                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15359570                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15359570                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15359570                       # number of overall hits
system.cpu0.icache.overall_hits::total       15359570                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       865089                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       865089                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       865089                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       865089                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       865089                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       865089                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15359586                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15359586                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15359586                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15359586                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15359586                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15359586                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 54068.062500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54068.062500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 54068.062500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54068.062500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 54068.062500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54068.062500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       722333                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       722333                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       722333                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       722333                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       722333                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       722333                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 51595.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51595.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 51595.214286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51595.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 51595.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51595.214286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38852                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               169193689                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39108                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4326.319142                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.597385                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.402615                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904677                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095323                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10451813                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10451813                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17509590                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17509590                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17509590                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17509590                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       101795                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       101795                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       101795                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        101795                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       101795                       # number of overall misses
system.cpu0.dcache.overall_misses::total       101795                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   3312500039                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3312500039                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   3312500039                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   3312500039                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   3312500039                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   3312500039                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10553608                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10553608                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17611385                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17611385                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17611385                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17611385                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009646                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009646                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005780                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005780                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005780                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005780                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 32540.891390                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32540.891390                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 32540.891390                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32540.891390                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 32540.891390                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32540.891390                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10322                       # number of writebacks
system.cpu0.dcache.writebacks::total            10322                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        62943                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        62943                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        62943                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        62943                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        62943                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        62943                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38852                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38852                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38852                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38852                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38852                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38852                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    587329813                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    587329813                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    587329813                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    587329813                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    587329813                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    587329813                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 15117.106275                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15117.106275                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 15117.106275                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15117.106275                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 15117.106275                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15117.106275                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               551.001729                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1012525290                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   552                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1834284.945652                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    11.001729                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.017631                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.883016                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15488727                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15488727                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15488727                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15488727                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15488727                       # number of overall hits
system.cpu1.icache.overall_hits::total       15488727                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       731031                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       731031                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       731031                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       731031                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       731031                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       731031                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15488742                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15488742                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15488742                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15488742                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15488742                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15488742                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 48735.400000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48735.400000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 48735.400000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48735.400000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 48735.400000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48735.400000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           12                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           12                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           12                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       545320                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       545320                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       545320                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       545320                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       545320                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       545320                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 45443.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 45443.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 45443.333333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 45443.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 45443.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 45443.333333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 94807                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               191189272                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 95063                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2011.184919                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.876628                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.123372                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.917487                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.082513                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     11493793                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11493793                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7617125                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7617125                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16914                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16914                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15848                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15848                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19110918                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19110918                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19110918                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19110918                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       353972                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       353972                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           50                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           50                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       354022                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        354022                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       354022                       # number of overall misses
system.cpu1.dcache.overall_misses::total       354022                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  10021865479                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10021865479                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      1947500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1947500                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  10023812979                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10023812979                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  10023812979                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10023812979                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11847765                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11847765                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7617175                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7617175                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16914                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16914                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15848                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15848                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19464940                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19464940                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19464940                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19464940                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.029877                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029877                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000007                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000007                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.018188                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018188                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.018188                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018188                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 28312.593875                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28312.593875                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data        38950                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total        38950                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 28314.096240                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28314.096240                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 28314.096240                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28314.096240                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21895                       # number of writebacks
system.cpu1.dcache.writebacks::total            21895                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       259165                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       259165                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           50                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           50                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       259215                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       259215                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       259215                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       259215                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        94807                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        94807                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        94807                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        94807                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        94807                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        94807                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1531043264                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1531043264                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1531043264                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1531043264                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1531043264                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1531043264                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008002                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008002                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004871                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004871                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004871                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004871                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 16149.052960                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16149.052960                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 16149.052960                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16149.052960                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 16149.052960                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16149.052960                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996657                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1017077537                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2050559.550403                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996657                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14956852                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14956852                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14956852                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14956852                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14956852                       # number of overall hits
system.cpu2.icache.overall_hits::total       14956852                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       727025                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       727025                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       727025                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       727025                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       727025                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       727025                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14956869                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14956869                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14956869                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14956869                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14956869                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14956869                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 42766.176471                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 42766.176471                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 42766.176471                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 42766.176471                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 42766.176471                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 42766.176471                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       582322                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       582322                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       582322                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       582322                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       582322                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       582322                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst        44794                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total        44794                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst        44794                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total        44794                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst        44794                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total        44794                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 71140                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180512314                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 71396                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2528.325312                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.430571                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.569429                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.900119                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.099881                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10343587                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10343587                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6848558                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6848558                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21532                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21532                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16194                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16194                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17192145                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17192145                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17192145                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17192145                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       150720                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       150720                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       150720                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        150720                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       150720                       # number of overall misses
system.cpu2.dcache.overall_misses::total       150720                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4710560989                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4710560989                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4710560989                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4710560989                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4710560989                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4710560989                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10494307                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10494307                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6848558                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6848558                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21532                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21532                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16194                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16194                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17342865                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17342865                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17342865                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17342865                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014362                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014362                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008691                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008691                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008691                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008691                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 31253.722061                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 31253.722061                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 31253.722061                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 31253.722061                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 31253.722061                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 31253.722061                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        20336                       # number of writebacks
system.cpu2.dcache.writebacks::total            20336                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        79580                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        79580                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        79580                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        79580                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        79580                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        79580                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        71140                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        71140                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        71140                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        71140                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        71140                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        71140                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1318545206                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1318545206                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1318545206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1318545206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1318545206                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1318545206                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006779                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006779                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004102                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004102                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004102                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004102                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 18534.512314                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 18534.512314                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 18534.512314                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 18534.512314                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 18534.512314                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 18534.512314                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
