// Seed: 2250288257
module module_0 (
    input supply0 id_0,
    output supply0 id_1,
    output tri id_2,
    input tri1 id_3,
    input supply1 id_4,
    input tri id_5,
    input tri0 id_6,
    input wire id_7,
    output tri1 id_8,
    output supply0 id_9,
    input tri id_10,
    input wire id_11
    , id_16,
    output wor id_12,
    input tri0 id_13,
    output tri1 id_14
);
  logic id_17;
endmodule
module module_1 #(
    parameter id_0 = 32'd36
) (
    input  tri0  _id_0,
    input  tri   id_1
    , id_8,
    input  tri   id_2,
    output tri   id_3,
    input  wor   id_4,
    input  uwire id_5,
    input  tri1  id_6
);
  assign id_8.id_8[id_0] = -1;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_1,
      id_6,
      id_1,
      id_2,
      id_2,
      id_3,
      id_3,
      id_4,
      id_5,
      id_3,
      id_1,
      id_3
  );
  assign modCall_1.id_9 = 0;
endmodule
