
GenerateurSignaux.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000081ec  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000340  08008380  08008380  00018380  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080086c0  080086c0  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  080086c0  080086c0  000186c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080086c8  080086c8  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080086c8  080086c8  000186c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080086cc  080086cc  000186cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  080086d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020078  2**0
                  CONTENTS
 10 .bss          0000086c  20000078  20000078  00020078  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200008e4  200008e4  00020078  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 13 .debug_info   00012dfb  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000025be  00000000  00000000  00032ea3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001180  00000000  00000000  00035468  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001090  00000000  00000000  000365e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022ad5  00000000  00000000  00037678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014464  00000000  00000000  0005a14d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d0d21  00000000  00000000  0006e5b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0013f2d2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005854  00000000  00000000  0013f324  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .stab         00000024  00000000  00000000  00144b78  2**2
                  CONTENTS, READONLY, DEBUGGING
 23 .stabstr      0000004e  00000000  00000000  00144b9c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008364 	.word	0x08008364

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	08008364 	.word	0x08008364

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_d2iz>:
 8000b1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b24:	d215      	bcs.n	8000b52 <__aeabi_d2iz+0x36>
 8000b26:	d511      	bpl.n	8000b4c <__aeabi_d2iz+0x30>
 8000b28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b30:	d912      	bls.n	8000b58 <__aeabi_d2iz+0x3c>
 8000b32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b42:	fa23 f002 	lsr.w	r0, r3, r2
 8000b46:	bf18      	it	ne
 8000b48:	4240      	negne	r0, r0
 8000b4a:	4770      	bx	lr
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b56:	d105      	bne.n	8000b64 <__aeabi_d2iz+0x48>
 8000b58:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	bf08      	it	eq
 8000b5e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b62:	4770      	bx	lr
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop

08000b6c <__aeabi_d2uiz>:
 8000b6c:	004a      	lsls	r2, r1, #1
 8000b6e:	d211      	bcs.n	8000b94 <__aeabi_d2uiz+0x28>
 8000b70:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b74:	d211      	bcs.n	8000b9a <__aeabi_d2uiz+0x2e>
 8000b76:	d50d      	bpl.n	8000b94 <__aeabi_d2uiz+0x28>
 8000b78:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b80:	d40e      	bmi.n	8000ba0 <__aeabi_d2uiz+0x34>
 8000b82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b86:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	4770      	bx	lr
 8000b94:	f04f 0000 	mov.w	r0, #0
 8000b98:	4770      	bx	lr
 8000b9a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9e:	d102      	bne.n	8000ba6 <__aeabi_d2uiz+0x3a>
 8000ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ba4:	4770      	bx	lr
 8000ba6:	f04f 0000 	mov.w	r0, #0
 8000baa:	4770      	bx	lr

08000bac <__aeabi_uldivmod>:
 8000bac:	b953      	cbnz	r3, 8000bc4 <__aeabi_uldivmod+0x18>
 8000bae:	b94a      	cbnz	r2, 8000bc4 <__aeabi_uldivmod+0x18>
 8000bb0:	2900      	cmp	r1, #0
 8000bb2:	bf08      	it	eq
 8000bb4:	2800      	cmpeq	r0, #0
 8000bb6:	bf1c      	itt	ne
 8000bb8:	f04f 31ff 	movne.w	r1, #4294967295
 8000bbc:	f04f 30ff 	movne.w	r0, #4294967295
 8000bc0:	f000 b974 	b.w	8000eac <__aeabi_idiv0>
 8000bc4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bcc:	f000 f806 	bl	8000bdc <__udivmoddi4>
 8000bd0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd8:	b004      	add	sp, #16
 8000bda:	4770      	bx	lr

08000bdc <__udivmoddi4>:
 8000bdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000be0:	9d08      	ldr	r5, [sp, #32]
 8000be2:	4604      	mov	r4, r0
 8000be4:	468e      	mov	lr, r1
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d14d      	bne.n	8000c86 <__udivmoddi4+0xaa>
 8000bea:	428a      	cmp	r2, r1
 8000bec:	4694      	mov	ip, r2
 8000bee:	d969      	bls.n	8000cc4 <__udivmoddi4+0xe8>
 8000bf0:	fab2 f282 	clz	r2, r2
 8000bf4:	b152      	cbz	r2, 8000c0c <__udivmoddi4+0x30>
 8000bf6:	fa01 f302 	lsl.w	r3, r1, r2
 8000bfa:	f1c2 0120 	rsb	r1, r2, #32
 8000bfe:	fa20 f101 	lsr.w	r1, r0, r1
 8000c02:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c06:	ea41 0e03 	orr.w	lr, r1, r3
 8000c0a:	4094      	lsls	r4, r2
 8000c0c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c10:	0c21      	lsrs	r1, r4, #16
 8000c12:	fbbe f6f8 	udiv	r6, lr, r8
 8000c16:	fa1f f78c 	uxth.w	r7, ip
 8000c1a:	fb08 e316 	mls	r3, r8, r6, lr
 8000c1e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c22:	fb06 f107 	mul.w	r1, r6, r7
 8000c26:	4299      	cmp	r1, r3
 8000c28:	d90a      	bls.n	8000c40 <__udivmoddi4+0x64>
 8000c2a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c32:	f080 811f 	bcs.w	8000e74 <__udivmoddi4+0x298>
 8000c36:	4299      	cmp	r1, r3
 8000c38:	f240 811c 	bls.w	8000e74 <__udivmoddi4+0x298>
 8000c3c:	3e02      	subs	r6, #2
 8000c3e:	4463      	add	r3, ip
 8000c40:	1a5b      	subs	r3, r3, r1
 8000c42:	b2a4      	uxth	r4, r4
 8000c44:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c48:	fb08 3310 	mls	r3, r8, r0, r3
 8000c4c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c50:	fb00 f707 	mul.w	r7, r0, r7
 8000c54:	42a7      	cmp	r7, r4
 8000c56:	d90a      	bls.n	8000c6e <__udivmoddi4+0x92>
 8000c58:	eb1c 0404 	adds.w	r4, ip, r4
 8000c5c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c60:	f080 810a 	bcs.w	8000e78 <__udivmoddi4+0x29c>
 8000c64:	42a7      	cmp	r7, r4
 8000c66:	f240 8107 	bls.w	8000e78 <__udivmoddi4+0x29c>
 8000c6a:	4464      	add	r4, ip
 8000c6c:	3802      	subs	r0, #2
 8000c6e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c72:	1be4      	subs	r4, r4, r7
 8000c74:	2600      	movs	r6, #0
 8000c76:	b11d      	cbz	r5, 8000c80 <__udivmoddi4+0xa4>
 8000c78:	40d4      	lsrs	r4, r2
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	e9c5 4300 	strd	r4, r3, [r5]
 8000c80:	4631      	mov	r1, r6
 8000c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c86:	428b      	cmp	r3, r1
 8000c88:	d909      	bls.n	8000c9e <__udivmoddi4+0xc2>
 8000c8a:	2d00      	cmp	r5, #0
 8000c8c:	f000 80ef 	beq.w	8000e6e <__udivmoddi4+0x292>
 8000c90:	2600      	movs	r6, #0
 8000c92:	e9c5 0100 	strd	r0, r1, [r5]
 8000c96:	4630      	mov	r0, r6
 8000c98:	4631      	mov	r1, r6
 8000c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9e:	fab3 f683 	clz	r6, r3
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	d14a      	bne.n	8000d3c <__udivmoddi4+0x160>
 8000ca6:	428b      	cmp	r3, r1
 8000ca8:	d302      	bcc.n	8000cb0 <__udivmoddi4+0xd4>
 8000caa:	4282      	cmp	r2, r0
 8000cac:	f200 80f9 	bhi.w	8000ea2 <__udivmoddi4+0x2c6>
 8000cb0:	1a84      	subs	r4, r0, r2
 8000cb2:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	469e      	mov	lr, r3
 8000cba:	2d00      	cmp	r5, #0
 8000cbc:	d0e0      	beq.n	8000c80 <__udivmoddi4+0xa4>
 8000cbe:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cc2:	e7dd      	b.n	8000c80 <__udivmoddi4+0xa4>
 8000cc4:	b902      	cbnz	r2, 8000cc8 <__udivmoddi4+0xec>
 8000cc6:	deff      	udf	#255	; 0xff
 8000cc8:	fab2 f282 	clz	r2, r2
 8000ccc:	2a00      	cmp	r2, #0
 8000cce:	f040 8092 	bne.w	8000df6 <__udivmoddi4+0x21a>
 8000cd2:	eba1 010c 	sub.w	r1, r1, ip
 8000cd6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cda:	fa1f fe8c 	uxth.w	lr, ip
 8000cde:	2601      	movs	r6, #1
 8000ce0:	0c20      	lsrs	r0, r4, #16
 8000ce2:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ce6:	fb07 1113 	mls	r1, r7, r3, r1
 8000cea:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cee:	fb0e f003 	mul.w	r0, lr, r3
 8000cf2:	4288      	cmp	r0, r1
 8000cf4:	d908      	bls.n	8000d08 <__udivmoddi4+0x12c>
 8000cf6:	eb1c 0101 	adds.w	r1, ip, r1
 8000cfa:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cfe:	d202      	bcs.n	8000d06 <__udivmoddi4+0x12a>
 8000d00:	4288      	cmp	r0, r1
 8000d02:	f200 80cb 	bhi.w	8000e9c <__udivmoddi4+0x2c0>
 8000d06:	4643      	mov	r3, r8
 8000d08:	1a09      	subs	r1, r1, r0
 8000d0a:	b2a4      	uxth	r4, r4
 8000d0c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d10:	fb07 1110 	mls	r1, r7, r0, r1
 8000d14:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d18:	fb0e fe00 	mul.w	lr, lr, r0
 8000d1c:	45a6      	cmp	lr, r4
 8000d1e:	d908      	bls.n	8000d32 <__udivmoddi4+0x156>
 8000d20:	eb1c 0404 	adds.w	r4, ip, r4
 8000d24:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d28:	d202      	bcs.n	8000d30 <__udivmoddi4+0x154>
 8000d2a:	45a6      	cmp	lr, r4
 8000d2c:	f200 80bb 	bhi.w	8000ea6 <__udivmoddi4+0x2ca>
 8000d30:	4608      	mov	r0, r1
 8000d32:	eba4 040e 	sub.w	r4, r4, lr
 8000d36:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d3a:	e79c      	b.n	8000c76 <__udivmoddi4+0x9a>
 8000d3c:	f1c6 0720 	rsb	r7, r6, #32
 8000d40:	40b3      	lsls	r3, r6
 8000d42:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d46:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d4a:	fa20 f407 	lsr.w	r4, r0, r7
 8000d4e:	fa01 f306 	lsl.w	r3, r1, r6
 8000d52:	431c      	orrs	r4, r3
 8000d54:	40f9      	lsrs	r1, r7
 8000d56:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d5a:	fa00 f306 	lsl.w	r3, r0, r6
 8000d5e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d62:	0c20      	lsrs	r0, r4, #16
 8000d64:	fa1f fe8c 	uxth.w	lr, ip
 8000d68:	fb09 1118 	mls	r1, r9, r8, r1
 8000d6c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d70:	fb08 f00e 	mul.w	r0, r8, lr
 8000d74:	4288      	cmp	r0, r1
 8000d76:	fa02 f206 	lsl.w	r2, r2, r6
 8000d7a:	d90b      	bls.n	8000d94 <__udivmoddi4+0x1b8>
 8000d7c:	eb1c 0101 	adds.w	r1, ip, r1
 8000d80:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d84:	f080 8088 	bcs.w	8000e98 <__udivmoddi4+0x2bc>
 8000d88:	4288      	cmp	r0, r1
 8000d8a:	f240 8085 	bls.w	8000e98 <__udivmoddi4+0x2bc>
 8000d8e:	f1a8 0802 	sub.w	r8, r8, #2
 8000d92:	4461      	add	r1, ip
 8000d94:	1a09      	subs	r1, r1, r0
 8000d96:	b2a4      	uxth	r4, r4
 8000d98:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d9c:	fb09 1110 	mls	r1, r9, r0, r1
 8000da0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000da4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da8:	458e      	cmp	lr, r1
 8000daa:	d908      	bls.n	8000dbe <__udivmoddi4+0x1e2>
 8000dac:	eb1c 0101 	adds.w	r1, ip, r1
 8000db0:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db4:	d26c      	bcs.n	8000e90 <__udivmoddi4+0x2b4>
 8000db6:	458e      	cmp	lr, r1
 8000db8:	d96a      	bls.n	8000e90 <__udivmoddi4+0x2b4>
 8000dba:	3802      	subs	r0, #2
 8000dbc:	4461      	add	r1, ip
 8000dbe:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dc2:	fba0 9402 	umull	r9, r4, r0, r2
 8000dc6:	eba1 010e 	sub.w	r1, r1, lr
 8000dca:	42a1      	cmp	r1, r4
 8000dcc:	46c8      	mov	r8, r9
 8000dce:	46a6      	mov	lr, r4
 8000dd0:	d356      	bcc.n	8000e80 <__udivmoddi4+0x2a4>
 8000dd2:	d053      	beq.n	8000e7c <__udivmoddi4+0x2a0>
 8000dd4:	b15d      	cbz	r5, 8000dee <__udivmoddi4+0x212>
 8000dd6:	ebb3 0208 	subs.w	r2, r3, r8
 8000dda:	eb61 010e 	sbc.w	r1, r1, lr
 8000dde:	fa01 f707 	lsl.w	r7, r1, r7
 8000de2:	fa22 f306 	lsr.w	r3, r2, r6
 8000de6:	40f1      	lsrs	r1, r6
 8000de8:	431f      	orrs	r7, r3
 8000dea:	e9c5 7100 	strd	r7, r1, [r5]
 8000dee:	2600      	movs	r6, #0
 8000df0:	4631      	mov	r1, r6
 8000df2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df6:	f1c2 0320 	rsb	r3, r2, #32
 8000dfa:	40d8      	lsrs	r0, r3
 8000dfc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e00:	fa21 f303 	lsr.w	r3, r1, r3
 8000e04:	4091      	lsls	r1, r2
 8000e06:	4301      	orrs	r1, r0
 8000e08:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e0c:	fa1f fe8c 	uxth.w	lr, ip
 8000e10:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e14:	fb07 3610 	mls	r6, r7, r0, r3
 8000e18:	0c0b      	lsrs	r3, r1, #16
 8000e1a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e1e:	fb00 f60e 	mul.w	r6, r0, lr
 8000e22:	429e      	cmp	r6, r3
 8000e24:	fa04 f402 	lsl.w	r4, r4, r2
 8000e28:	d908      	bls.n	8000e3c <__udivmoddi4+0x260>
 8000e2a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e32:	d22f      	bcs.n	8000e94 <__udivmoddi4+0x2b8>
 8000e34:	429e      	cmp	r6, r3
 8000e36:	d92d      	bls.n	8000e94 <__udivmoddi4+0x2b8>
 8000e38:	3802      	subs	r0, #2
 8000e3a:	4463      	add	r3, ip
 8000e3c:	1b9b      	subs	r3, r3, r6
 8000e3e:	b289      	uxth	r1, r1
 8000e40:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e44:	fb07 3316 	mls	r3, r7, r6, r3
 8000e48:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e4c:	fb06 f30e 	mul.w	r3, r6, lr
 8000e50:	428b      	cmp	r3, r1
 8000e52:	d908      	bls.n	8000e66 <__udivmoddi4+0x28a>
 8000e54:	eb1c 0101 	adds.w	r1, ip, r1
 8000e58:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e5c:	d216      	bcs.n	8000e8c <__udivmoddi4+0x2b0>
 8000e5e:	428b      	cmp	r3, r1
 8000e60:	d914      	bls.n	8000e8c <__udivmoddi4+0x2b0>
 8000e62:	3e02      	subs	r6, #2
 8000e64:	4461      	add	r1, ip
 8000e66:	1ac9      	subs	r1, r1, r3
 8000e68:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e6c:	e738      	b.n	8000ce0 <__udivmoddi4+0x104>
 8000e6e:	462e      	mov	r6, r5
 8000e70:	4628      	mov	r0, r5
 8000e72:	e705      	b.n	8000c80 <__udivmoddi4+0xa4>
 8000e74:	4606      	mov	r6, r0
 8000e76:	e6e3      	b.n	8000c40 <__udivmoddi4+0x64>
 8000e78:	4618      	mov	r0, r3
 8000e7a:	e6f8      	b.n	8000c6e <__udivmoddi4+0x92>
 8000e7c:	454b      	cmp	r3, r9
 8000e7e:	d2a9      	bcs.n	8000dd4 <__udivmoddi4+0x1f8>
 8000e80:	ebb9 0802 	subs.w	r8, r9, r2
 8000e84:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e88:	3801      	subs	r0, #1
 8000e8a:	e7a3      	b.n	8000dd4 <__udivmoddi4+0x1f8>
 8000e8c:	4646      	mov	r6, r8
 8000e8e:	e7ea      	b.n	8000e66 <__udivmoddi4+0x28a>
 8000e90:	4620      	mov	r0, r4
 8000e92:	e794      	b.n	8000dbe <__udivmoddi4+0x1e2>
 8000e94:	4640      	mov	r0, r8
 8000e96:	e7d1      	b.n	8000e3c <__udivmoddi4+0x260>
 8000e98:	46d0      	mov	r8, sl
 8000e9a:	e77b      	b.n	8000d94 <__udivmoddi4+0x1b8>
 8000e9c:	3b02      	subs	r3, #2
 8000e9e:	4461      	add	r1, ip
 8000ea0:	e732      	b.n	8000d08 <__udivmoddi4+0x12c>
 8000ea2:	4630      	mov	r0, r6
 8000ea4:	e709      	b.n	8000cba <__udivmoddi4+0xde>
 8000ea6:	4464      	add	r4, ip
 8000ea8:	3802      	subs	r0, #2
 8000eaa:	e742      	b.n	8000d32 <__udivmoddi4+0x156>

08000eac <__aeabi_idiv0>:
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop

08000eb0 <HAL_UART_RxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b082      	sub	sp, #8
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT (&huart2, Rx_data, PACKET_SIZE);
 8000eb8:	2208      	movs	r2, #8
 8000eba:	4904      	ldr	r1, [pc, #16]	; (8000ecc <HAL_UART_RxCpltCallback+0x1c>)
 8000ebc:	4804      	ldr	r0, [pc, #16]	; (8000ed0 <HAL_UART_RxCpltCallback+0x20>)
 8000ebe:	f004 fa0e 	bl	80052de <HAL_UART_Receive_IT>
}
 8000ec2:	bf00      	nop
 8000ec4:	3708      	adds	r7, #8
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	bf00      	nop
 8000ecc:	20000278 	.word	0x20000278
 8000ed0:	20000234 	.word	0x20000234

08000ed4 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b084      	sub	sp, #16
 8000ed8:	af02      	add	r7, sp, #8
 8000eda:	4603      	mov	r3, r0
 8000edc:	80fb      	strh	r3, [r7, #6]
	HAL_TIM_Base_Stop(&htim2);
 8000ede:	4843      	ldr	r0, [pc, #268]	; (8000fec <HAL_GPIO_EXTI_Callback+0x118>)
 8000ee0:	f003 f964 	bl	80041ac <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Stop_IT(&htim3);
 8000ee4:	4842      	ldr	r0, [pc, #264]	; (8000ff0 <HAL_GPIO_EXTI_Callback+0x11c>)
 8000ee6:	f003 f9f9 	bl	80042dc <HAL_TIM_Base_Stop_IT>
    if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1)){
 8000eea:	2102      	movs	r1, #2
 8000eec:	4841      	ldr	r0, [pc, #260]	; (8000ff4 <HAL_GPIO_EXTI_Callback+0x120>)
 8000eee:	f002 faa5 	bl	800343c <HAL_GPIO_ReadPin>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d067      	beq.n	8000fc8 <HAL_GPIO_EXTI_Callback+0xf4>
        switch (wave_type){
 8000ef8:	4b3f      	ldr	r3, [pc, #252]	; (8000ff8 <HAL_GPIO_EXTI_Callback+0x124>)
 8000efa:	781b      	ldrb	r3, [r3, #0]
 8000efc:	2b03      	cmp	r3, #3
 8000efe:	d82f      	bhi.n	8000f60 <HAL_GPIO_EXTI_Callback+0x8c>
 8000f00:	a201      	add	r2, pc, #4	; (adr r2, 8000f08 <HAL_GPIO_EXTI_Callback+0x34>)
 8000f02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f06:	bf00      	nop
 8000f08:	08000f19 	.word	0x08000f19
 8000f0c:	08000f2b 	.word	0x08000f2b
 8000f10:	08000f3d 	.word	0x08000f3d
 8000f14:	08000f4f 	.word	0x08000f4f
            case 0:
                HAL_DAC_Start_DMA(&hdac, DAC1_CHANNEL_1, (uint32_t*)sine_val, N_SAMPLES, DAC_ALIGN_12B_R);
 8000f18:	2300      	movs	r3, #0
 8000f1a:	9300      	str	r3, [sp, #0]
 8000f1c:	2364      	movs	r3, #100	; 0x64
 8000f1e:	4a37      	ldr	r2, [pc, #220]	; (8000ffc <HAL_GPIO_EXTI_Callback+0x128>)
 8000f20:	2100      	movs	r1, #0
 8000f22:	4837      	ldr	r0, [pc, #220]	; (8001000 <HAL_GPIO_EXTI_Callback+0x12c>)
 8000f24:	f001 fade 	bl	80024e4 <HAL_DAC_Start_DMA>
                break;
 8000f28:	e01b      	b.n	8000f62 <HAL_GPIO_EXTI_Callback+0x8e>
            case 1:
                HAL_DAC_Start_DMA(&hdac, DAC1_CHANNEL_1, (uint32_t*)tri_val, N_SAMPLES, DAC_ALIGN_12B_R);
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	9300      	str	r3, [sp, #0]
 8000f2e:	2364      	movs	r3, #100	; 0x64
 8000f30:	4a34      	ldr	r2, [pc, #208]	; (8001004 <HAL_GPIO_EXTI_Callback+0x130>)
 8000f32:	2100      	movs	r1, #0
 8000f34:	4832      	ldr	r0, [pc, #200]	; (8001000 <HAL_GPIO_EXTI_Callback+0x12c>)
 8000f36:	f001 fad5 	bl	80024e4 <HAL_DAC_Start_DMA>
                break;
 8000f3a:	e012      	b.n	8000f62 <HAL_GPIO_EXTI_Callback+0x8e>
            case 2:
                HAL_DAC_Start_DMA(&hdac, DAC1_CHANNEL_1, (uint32_t*)square_val, N_SAMPLES, DAC_ALIGN_12B_R);
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	9300      	str	r3, [sp, #0]
 8000f40:	2364      	movs	r3, #100	; 0x64
 8000f42:	4a31      	ldr	r2, [pc, #196]	; (8001008 <HAL_GPIO_EXTI_Callback+0x134>)
 8000f44:	2100      	movs	r1, #0
 8000f46:	482e      	ldr	r0, [pc, #184]	; (8001000 <HAL_GPIO_EXTI_Callback+0x12c>)
 8000f48:	f001 facc 	bl	80024e4 <HAL_DAC_Start_DMA>
                break;
 8000f4c:	e009      	b.n	8000f62 <HAL_GPIO_EXTI_Callback+0x8e>
            case 3:
                HAL_DAC_Start_DMA(&hdac, DAC1_CHANNEL_1, (uint32_t*)saw_val, N_SAMPLES, DAC_ALIGN_12B_R);
 8000f4e:	2300      	movs	r3, #0
 8000f50:	9300      	str	r3, [sp, #0]
 8000f52:	2364      	movs	r3, #100	; 0x64
 8000f54:	4a2d      	ldr	r2, [pc, #180]	; (800100c <HAL_GPIO_EXTI_Callback+0x138>)
 8000f56:	2100      	movs	r1, #0
 8000f58:	4829      	ldr	r0, [pc, #164]	; (8001000 <HAL_GPIO_EXTI_Callback+0x12c>)
 8000f5a:	f001 fac3 	bl	80024e4 <HAL_DAC_Start_DMA>
                break;
 8000f5e:	e000      	b.n	8000f62 <HAL_GPIO_EXTI_Callback+0x8e>
            default:
                //Nothing
                break;
 8000f60:	bf00      	nop
        }
        if(randomOn){
 8000f62:	4b2b      	ldr	r3, [pc, #172]	; (8001010 <HAL_GPIO_EXTI_Callback+0x13c>)
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d019      	beq.n	8000f9e <HAL_GPIO_EXTI_Callback+0xca>
			r = rand() % 256;
 8000f6a:	f005 f943 	bl	80061f4 <rand>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	425a      	negs	r2, r3
 8000f72:	b2db      	uxtb	r3, r3
 8000f74:	b2d2      	uxtb	r2, r2
 8000f76:	bf58      	it	pl
 8000f78:	4253      	negpl	r3, r2
 8000f7a:	4a26      	ldr	r2, [pc, #152]	; (8001014 <HAL_GPIO_EXTI_Callback+0x140>)
 8000f7c:	6013      	str	r3, [r2, #0]
			htim3.Instance->CCR1 = (4000*r)/255;
 8000f7e:	4b25      	ldr	r3, [pc, #148]	; (8001014 <HAL_GPIO_EXTI_Callback+0x140>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8000f86:	fb02 f303 	mul.w	r3, r2, r3
 8000f8a:	4a23      	ldr	r2, [pc, #140]	; (8001018 <HAL_GPIO_EXTI_Callback+0x144>)
 8000f8c:	fb82 1203 	smull	r1, r2, r2, r3
 8000f90:	441a      	add	r2, r3
 8000f92:	11d2      	asrs	r2, r2, #7
 8000f94:	17db      	asrs	r3, r3, #31
 8000f96:	1ad2      	subs	r2, r2, r3
 8000f98:	4b15      	ldr	r3, [pc, #84]	; (8000ff0 <HAL_GPIO_EXTI_Callback+0x11c>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	635a      	str	r2, [r3, #52]	; 0x34
        }
        HAL_TIM_Base_Start(&htim2);
 8000f9e:	4813      	ldr	r0, [pc, #76]	; (8000fec <HAL_GPIO_EXTI_Callback+0x118>)
 8000fa0:	f003 f89c 	bl	80040dc <HAL_TIM_Base_Start>
        htim4.Instance->CCR1 = (4000*light_intensity)/255;
 8000fa4:	4b1d      	ldr	r3, [pc, #116]	; (800101c <HAL_GPIO_EXTI_Callback+0x148>)
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	461a      	mov	r2, r3
 8000faa:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 8000fae:	fb02 f303 	mul.w	r3, r2, r3
 8000fb2:	4a19      	ldr	r2, [pc, #100]	; (8001018 <HAL_GPIO_EXTI_Callback+0x144>)
 8000fb4:	fb82 1203 	smull	r1, r2, r2, r3
 8000fb8:	441a      	add	r2, r3
 8000fba:	11d2      	asrs	r2, r2, #7
 8000fbc:	17db      	asrs	r3, r3, #31
 8000fbe:	1ad2      	subs	r2, r2, r3
 8000fc0:	4b17      	ldr	r3, [pc, #92]	; (8001020 <HAL_GPIO_EXTI_Callback+0x14c>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	635a      	str	r2, [r3, #52]	; 0x34
 8000fc6:	e007      	b.n	8000fd8 <HAL_GPIO_EXTI_Callback+0x104>
        //HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
    }
    else {
        HAL_DAC_Stop_DMA(&hdac, DAC_CHANNEL_1);
 8000fc8:	2100      	movs	r1, #0
 8000fca:	480d      	ldr	r0, [pc, #52]	; (8001000 <HAL_GPIO_EXTI_Callback+0x12c>)
 8000fcc:	f001 fb58 	bl	8002680 <HAL_DAC_Stop_DMA>
        htim4.Instance->CCR1 = 0;
 8000fd0:	4b13      	ldr	r3, [pc, #76]	; (8001020 <HAL_GPIO_EXTI_Callback+0x14c>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	635a      	str	r2, [r3, #52]	; 0x34
        //HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_1);
    }
    HAL_TIM_Base_Start(&htim2);
 8000fd8:	4804      	ldr	r0, [pc, #16]	; (8000fec <HAL_GPIO_EXTI_Callback+0x118>)
 8000fda:	f003 f87f 	bl	80040dc <HAL_TIM_Base_Start>
    HAL_TIM_Base_Start_IT(&htim3);
 8000fde:	4804      	ldr	r0, [pc, #16]	; (8000ff0 <HAL_GPIO_EXTI_Callback+0x11c>)
 8000fe0:	f003 f90c 	bl	80041fc <HAL_TIM_Base_Start_IT>
}
 8000fe4:	bf00      	nop
 8000fe6:	3708      	adds	r7, #8
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	2000015c 	.word	0x2000015c
 8000ff0:	200001a4 	.word	0x200001a4
 8000ff4:	40020400 	.word	0x40020400
 8000ff8:	20000285 	.word	0x20000285
 8000ffc:	20000290 	.word	0x20000290
 8001000:	20000094 	.word	0x20000094
 8001004:	200005b0 	.word	0x200005b0
 8001008:	20000740 	.word	0x20000740
 800100c:	20000420 	.word	0x20000420
 8001010:	20000286 	.word	0x20000286
 8001014:	20000280 	.word	0x20000280
 8001018:	80808081 	.word	0x80808081
 800101c:	20000288 	.word	0x20000288
 8001020:	200001ec 	.word	0x200001ec

08001024 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001028:	f001 f892 	bl	8002150 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800102c:	f000 f842 	bl	80010b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001030:	f000 faae 	bl	8001590 <MX_GPIO_Init>
  MX_DMA_Init();
 8001034:	f000 fa8c 	bl	8001550 <MX_DMA_Init>
  MX_DAC_Init();
 8001038:	f000 f8a4 	bl	8001184 <MX_DAC_Init>
  MX_USART2_UART_Init();
 800103c:	f000 fa5e 	bl	80014fc <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8001040:	f000 f8f8 	bl	8001234 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001044:	f000 f94a 	bl	80012dc <MX_TIM3_Init>
  MX_TIM4_Init();
 8001048:	f000 f9d8 	bl	80013fc <MX_TIM4_Init>
  MX_I2C2_Init();
 800104c:	f000 f8c4 	bl	80011d8 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */

  //Activate timer for signal generator (pitch)
  HAL_TIM_Base_Start(&htim2);
 8001050:	4812      	ldr	r0, [pc, #72]	; (800109c <main+0x78>)
 8001052:	f003 f843 	bl	80040dc <HAL_TIM_Base_Start>

  //Activate timer for stimulation frequency
  //HAL_TIM_Base_Start_IT(&htim3);

  //Activate PWM for duty cycle of light stimulation
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001056:	2100      	movs	r1, #0
 8001058:	4811      	ldr	r0, [pc, #68]	; (80010a0 <main+0x7c>)
 800105a:	f003 f9c7 	bl	80043ec <HAL_TIM_PWM_Start>

  //Activate interrupt for TIM4
  //HAL_TIM_Base_Start_IT(&htim4);

  //Activate PWM for light intensity
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 800105e:	2100      	movs	r1, #0
 8001060:	4810      	ldr	r0, [pc, #64]	; (80010a4 <main+0x80>)
 8001062:	f003 f9c3 	bl	80043ec <HAL_TIM_PWM_Start>

  //Calculate waveforms
  init_waves(255); //255 is max amplitude
 8001066:	20ff      	movs	r0, #255	; 0xff
 8001068:	f000 fee2 	bl	8001e30 <init_waves>

  //Activate UART RX
  HAL_UART_Receive_IT (&huart2, Rx_data, PACKET_SIZE);
 800106c:	2208      	movs	r2, #8
 800106e:	490e      	ldr	r1, [pc, #56]	; (80010a8 <main+0x84>)
 8001070:	480e      	ldr	r0, [pc, #56]	; (80010ac <main+0x88>)
 8001072:	f004 f934 	bl	80052de <HAL_UART_Receive_IT>

  //Initialize random
  srand(time(NULL));
 8001076:	2000      	movs	r0, #0
 8001078:	f005 f8fa 	bl	8006270 <time>
 800107c:	4602      	mov	r2, r0
 800107e:	460b      	mov	r3, r1
 8001080:	4613      	mov	r3, r2
 8001082:	4618      	mov	r0, r3
 8001084:	f005 f888 	bl	8006198 <srand>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    HAL_Delay(1000);
 8001088:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800108c:	f001 f8d2 	bl	8002234 <HAL_Delay>
    HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15); //Control LED
 8001090:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001094:	4806      	ldr	r0, [pc, #24]	; (80010b0 <main+0x8c>)
 8001096:	f002 fa02 	bl	800349e <HAL_GPIO_TogglePin>
    HAL_Delay(1000);
 800109a:	e7f5      	b.n	8001088 <main+0x64>
 800109c:	2000015c 	.word	0x2000015c
 80010a0:	200001a4 	.word	0x200001a4
 80010a4:	200001ec 	.word	0x200001ec
 80010a8:	20000278 	.word	0x20000278
 80010ac:	20000234 	.word	0x20000234
 80010b0:	40020c00 	.word	0x40020c00

080010b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b094      	sub	sp, #80	; 0x50
 80010b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010ba:	f107 0320 	add.w	r3, r7, #32
 80010be:	2230      	movs	r2, #48	; 0x30
 80010c0:	2100      	movs	r1, #0
 80010c2:	4618      	mov	r0, r3
 80010c4:	f005 f860 	bl	8006188 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010c8:	f107 030c 	add.w	r3, r7, #12
 80010cc:	2200      	movs	r2, #0
 80010ce:	601a      	str	r2, [r3, #0]
 80010d0:	605a      	str	r2, [r3, #4]
 80010d2:	609a      	str	r2, [r3, #8]
 80010d4:	60da      	str	r2, [r3, #12]
 80010d6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010d8:	2300      	movs	r3, #0
 80010da:	60bb      	str	r3, [r7, #8]
 80010dc:	4b27      	ldr	r3, [pc, #156]	; (800117c <SystemClock_Config+0xc8>)
 80010de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010e0:	4a26      	ldr	r2, [pc, #152]	; (800117c <SystemClock_Config+0xc8>)
 80010e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010e6:	6413      	str	r3, [r2, #64]	; 0x40
 80010e8:	4b24      	ldr	r3, [pc, #144]	; (800117c <SystemClock_Config+0xc8>)
 80010ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010f0:	60bb      	str	r3, [r7, #8]
 80010f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010f4:	2300      	movs	r3, #0
 80010f6:	607b      	str	r3, [r7, #4]
 80010f8:	4b21      	ldr	r3, [pc, #132]	; (8001180 <SystemClock_Config+0xcc>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	4a20      	ldr	r2, [pc, #128]	; (8001180 <SystemClock_Config+0xcc>)
 80010fe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001102:	6013      	str	r3, [r2, #0]
 8001104:	4b1e      	ldr	r3, [pc, #120]	; (8001180 <SystemClock_Config+0xcc>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800110c:	607b      	str	r3, [r7, #4]
 800110e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001110:	2302      	movs	r3, #2
 8001112:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001114:	2301      	movs	r3, #1
 8001116:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001118:	2310      	movs	r3, #16
 800111a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800111c:	2302      	movs	r3, #2
 800111e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001120:	2300      	movs	r3, #0
 8001122:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001124:	2308      	movs	r3, #8
 8001126:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8001128:	2354      	movs	r3, #84	; 0x54
 800112a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800112c:	2302      	movs	r3, #2
 800112e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001130:	2304      	movs	r3, #4
 8001132:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001134:	f107 0320 	add.w	r3, r7, #32
 8001138:	4618      	mov	r0, r3
 800113a:	f002 fb27 	bl	800378c <HAL_RCC_OscConfig>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d001      	beq.n	8001148 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001144:	f000 fa9c 	bl	8001680 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001148:	230f      	movs	r3, #15
 800114a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800114c:	2302      	movs	r3, #2
 800114e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001150:	2300      	movs	r3, #0
 8001152:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001154:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001158:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800115a:	2300      	movs	r3, #0
 800115c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800115e:	f107 030c 	add.w	r3, r7, #12
 8001162:	2102      	movs	r1, #2
 8001164:	4618      	mov	r0, r3
 8001166:	f002 fd89 	bl	8003c7c <HAL_RCC_ClockConfig>
 800116a:	4603      	mov	r3, r0
 800116c:	2b00      	cmp	r3, #0
 800116e:	d001      	beq.n	8001174 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001170:	f000 fa86 	bl	8001680 <Error_Handler>
  }
}
 8001174:	bf00      	nop
 8001176:	3750      	adds	r7, #80	; 0x50
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	40023800 	.word	0x40023800
 8001180:	40007000 	.word	0x40007000

08001184 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800118a:	463b      	mov	r3, r7
 800118c:	2200      	movs	r2, #0
 800118e:	601a      	str	r2, [r3, #0]
 8001190:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8001192:	4b0f      	ldr	r3, [pc, #60]	; (80011d0 <MX_DAC_Init+0x4c>)
 8001194:	4a0f      	ldr	r2, [pc, #60]	; (80011d4 <MX_DAC_Init+0x50>)
 8001196:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001198:	480d      	ldr	r0, [pc, #52]	; (80011d0 <MX_DAC_Init+0x4c>)
 800119a:	f001 f980 	bl	800249e <HAL_DAC_Init>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d001      	beq.n	80011a8 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 80011a4:	f000 fa6c 	bl	8001680 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 80011a8:	2324      	movs	r3, #36	; 0x24
 80011aa:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80011ac:	2300      	movs	r3, #0
 80011ae:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80011b0:	463b      	mov	r3, r7
 80011b2:	2200      	movs	r2, #0
 80011b4:	4619      	mov	r1, r3
 80011b6:	4806      	ldr	r0, [pc, #24]	; (80011d0 <MX_DAC_Init+0x4c>)
 80011b8:	f001 fac8 	bl	800274c <HAL_DAC_ConfigChannel>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d001      	beq.n	80011c6 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80011c2:	f000 fa5d 	bl	8001680 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 80011c6:	bf00      	nop
 80011c8:	3708      	adds	r7, #8
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	20000094 	.word	0x20000094
 80011d4:	40007400 	.word	0x40007400

080011d8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80011dc:	4b12      	ldr	r3, [pc, #72]	; (8001228 <MX_I2C2_Init+0x50>)
 80011de:	4a13      	ldr	r2, [pc, #76]	; (800122c <MX_I2C2_Init+0x54>)
 80011e0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80011e2:	4b11      	ldr	r3, [pc, #68]	; (8001228 <MX_I2C2_Init+0x50>)
 80011e4:	4a12      	ldr	r2, [pc, #72]	; (8001230 <MX_I2C2_Init+0x58>)
 80011e6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80011e8:	4b0f      	ldr	r3, [pc, #60]	; (8001228 <MX_I2C2_Init+0x50>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80011ee:	4b0e      	ldr	r3, [pc, #56]	; (8001228 <MX_I2C2_Init+0x50>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011f4:	4b0c      	ldr	r3, [pc, #48]	; (8001228 <MX_I2C2_Init+0x50>)
 80011f6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80011fa:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011fc:	4b0a      	ldr	r3, [pc, #40]	; (8001228 <MX_I2C2_Init+0x50>)
 80011fe:	2200      	movs	r2, #0
 8001200:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001202:	4b09      	ldr	r3, [pc, #36]	; (8001228 <MX_I2C2_Init+0x50>)
 8001204:	2200      	movs	r2, #0
 8001206:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001208:	4b07      	ldr	r3, [pc, #28]	; (8001228 <MX_I2C2_Init+0x50>)
 800120a:	2200      	movs	r2, #0
 800120c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800120e:	4b06      	ldr	r3, [pc, #24]	; (8001228 <MX_I2C2_Init+0x50>)
 8001210:	2200      	movs	r2, #0
 8001212:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001214:	4804      	ldr	r0, [pc, #16]	; (8001228 <MX_I2C2_Init+0x50>)
 8001216:	f002 f975 	bl	8003504 <HAL_I2C_Init>
 800121a:	4603      	mov	r3, r0
 800121c:	2b00      	cmp	r3, #0
 800121e:	d001      	beq.n	8001224 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001220:	f000 fa2e 	bl	8001680 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001224:	bf00      	nop
 8001226:	bd80      	pop	{r7, pc}
 8001228:	20000108 	.word	0x20000108
 800122c:	40005800 	.word	0x40005800
 8001230:	000186a0 	.word	0x000186a0

08001234 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b086      	sub	sp, #24
 8001238:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800123a:	f107 0308 	add.w	r3, r7, #8
 800123e:	2200      	movs	r2, #0
 8001240:	601a      	str	r2, [r3, #0]
 8001242:	605a      	str	r2, [r3, #4]
 8001244:	609a      	str	r2, [r3, #8]
 8001246:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001248:	463b      	mov	r3, r7
 800124a:	2200      	movs	r2, #0
 800124c:	601a      	str	r2, [r3, #0]
 800124e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001250:	4b1f      	ldr	r3, [pc, #124]	; (80012d0 <MX_TIM2_Init+0x9c>)
 8001252:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001256:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = (42000000/N_SAMPLES) / frequence;
 8001258:	4b1e      	ldr	r3, [pc, #120]	; (80012d4 <MX_TIM2_Init+0xa0>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	4a1e      	ldr	r2, [pc, #120]	; (80012d8 <MX_TIM2_Init+0xa4>)
 800125e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001262:	4a1b      	ldr	r2, [pc, #108]	; (80012d0 <MX_TIM2_Init+0x9c>)
 8001264:	6053      	str	r3, [r2, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001266:	4b1a      	ldr	r3, [pc, #104]	; (80012d0 <MX_TIM2_Init+0x9c>)
 8001268:	2200      	movs	r2, #0
 800126a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1;
 800126c:	4b18      	ldr	r3, [pc, #96]	; (80012d0 <MX_TIM2_Init+0x9c>)
 800126e:	2201      	movs	r2, #1
 8001270:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001272:	4b17      	ldr	r3, [pc, #92]	; (80012d0 <MX_TIM2_Init+0x9c>)
 8001274:	2200      	movs	r2, #0
 8001276:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001278:	4b15      	ldr	r3, [pc, #84]	; (80012d0 <MX_TIM2_Init+0x9c>)
 800127a:	2200      	movs	r2, #0
 800127c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800127e:	4814      	ldr	r0, [pc, #80]	; (80012d0 <MX_TIM2_Init+0x9c>)
 8001280:	f002 fedc 	bl	800403c <HAL_TIM_Base_Init>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800128a:	f000 f9f9 	bl	8001680 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800128e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001292:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001294:	f107 0308 	add.w	r3, r7, #8
 8001298:	4619      	mov	r1, r3
 800129a:	480d      	ldr	r0, [pc, #52]	; (80012d0 <MX_TIM2_Init+0x9c>)
 800129c:	f003 fb38 	bl	8004910 <HAL_TIM_ConfigClockSource>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d001      	beq.n	80012aa <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 80012a6:	f000 f9eb 	bl	8001680 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80012aa:	2320      	movs	r3, #32
 80012ac:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012ae:	2300      	movs	r3, #0
 80012b0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012b2:	463b      	mov	r3, r7
 80012b4:	4619      	mov	r1, r3
 80012b6:	4806      	ldr	r0, [pc, #24]	; (80012d0 <MX_TIM2_Init+0x9c>)
 80012b8:	f003 ff34 	bl	8005124 <HAL_TIMEx_MasterConfigSynchronization>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d001      	beq.n	80012c6 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 80012c2:	f000 f9dd 	bl	8001680 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80012c6:	bf00      	nop
 80012c8:	3718      	adds	r7, #24
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	2000015c 	.word	0x2000015c
 80012d4:	20000004 	.word	0x20000004
 80012d8:	000668a0 	.word	0x000668a0

080012dc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b08e      	sub	sp, #56	; 0x38
 80012e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012e2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012e6:	2200      	movs	r2, #0
 80012e8:	601a      	str	r2, [r3, #0]
 80012ea:	605a      	str	r2, [r3, #4]
 80012ec:	609a      	str	r2, [r3, #8]
 80012ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012f0:	f107 0320 	add.w	r3, r7, #32
 80012f4:	2200      	movs	r2, #0
 80012f6:	601a      	str	r2, [r3, #0]
 80012f8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012fa:	1d3b      	adds	r3, r7, #4
 80012fc:	2200      	movs	r2, #0
 80012fe:	601a      	str	r2, [r3, #0]
 8001300:	605a      	str	r2, [r3, #4]
 8001302:	609a      	str	r2, [r3, #8]
 8001304:	60da      	str	r2, [r3, #12]
 8001306:	611a      	str	r2, [r3, #16]
 8001308:	615a      	str	r2, [r3, #20]
 800130a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800130c:	4b36      	ldr	r3, [pc, #216]	; (80013e8 <MX_TIM3_Init+0x10c>)
 800130e:	4a37      	ldr	r2, [pc, #220]	; (80013ec <MX_TIM3_Init+0x110>)
 8001310:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 21000/stim_freq;
 8001312:	4b37      	ldr	r3, [pc, #220]	; (80013f0 <MX_TIM3_Init+0x114>)
 8001314:	781b      	ldrb	r3, [r3, #0]
 8001316:	461a      	mov	r2, r3
 8001318:	f245 2308 	movw	r3, #21000	; 0x5208
 800131c:	fb93 f3f2 	sdiv	r3, r3, r2
 8001320:	461a      	mov	r2, r3
 8001322:	4b31      	ldr	r3, [pc, #196]	; (80013e8 <MX_TIM3_Init+0x10c>)
 8001324:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001326:	4b30      	ldr	r3, [pc, #192]	; (80013e8 <MX_TIM3_Init+0x10c>)
 8001328:	2200      	movs	r2, #0
 800132a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4000-1;
 800132c:	4b2e      	ldr	r3, [pc, #184]	; (80013e8 <MX_TIM3_Init+0x10c>)
 800132e:	f640 729f 	movw	r2, #3999	; 0xf9f
 8001332:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001334:	4b2c      	ldr	r3, [pc, #176]	; (80013e8 <MX_TIM3_Init+0x10c>)
 8001336:	2200      	movs	r2, #0
 8001338:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800133a:	4b2b      	ldr	r3, [pc, #172]	; (80013e8 <MX_TIM3_Init+0x10c>)
 800133c:	2200      	movs	r2, #0
 800133e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001340:	4829      	ldr	r0, [pc, #164]	; (80013e8 <MX_TIM3_Init+0x10c>)
 8001342:	f002 fe7b 	bl	800403c <HAL_TIM_Base_Init>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d001      	beq.n	8001350 <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 800134c:	f000 f998 	bl	8001680 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001350:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001354:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001356:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800135a:	4619      	mov	r1, r3
 800135c:	4822      	ldr	r0, [pc, #136]	; (80013e8 <MX_TIM3_Init+0x10c>)
 800135e:	f003 fad7 	bl	8004910 <HAL_TIM_ConfigClockSource>
 8001362:	4603      	mov	r3, r0
 8001364:	2b00      	cmp	r3, #0
 8001366:	d001      	beq.n	800136c <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8001368:	f000 f98a 	bl	8001680 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800136c:	481e      	ldr	r0, [pc, #120]	; (80013e8 <MX_TIM3_Init+0x10c>)
 800136e:	f002 ffe4 	bl	800433a <HAL_TIM_PWM_Init>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d001      	beq.n	800137c <MX_TIM3_Init+0xa0>
  {
    Error_Handler();
 8001378:	f000 f982 	bl	8001680 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800137c:	2300      	movs	r3, #0
 800137e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001380:	2300      	movs	r3, #0
 8001382:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001384:	f107 0320 	add.w	r3, r7, #32
 8001388:	4619      	mov	r1, r3
 800138a:	4817      	ldr	r0, [pc, #92]	; (80013e8 <MX_TIM3_Init+0x10c>)
 800138c:	f003 feca 	bl	8005124 <HAL_TIMEx_MasterConfigSynchronization>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <MX_TIM3_Init+0xbe>
  {
    Error_Handler();
 8001396:	f000 f973 	bl	8001680 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800139a:	2360      	movs	r3, #96	; 0x60
 800139c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = (4000*duty_cycle)/255;
 800139e:	4b15      	ldr	r3, [pc, #84]	; (80013f4 <MX_TIM3_Init+0x118>)
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	461a      	mov	r2, r3
 80013a4:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 80013a8:	fb02 f303 	mul.w	r3, r2, r3
 80013ac:	4a12      	ldr	r2, [pc, #72]	; (80013f8 <MX_TIM3_Init+0x11c>)
 80013ae:	fb82 1203 	smull	r1, r2, r2, r3
 80013b2:	441a      	add	r2, r3
 80013b4:	11d2      	asrs	r2, r2, #7
 80013b6:	17db      	asrs	r3, r3, #31
 80013b8:	1ad3      	subs	r3, r2, r3
 80013ba:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013bc:	2300      	movs	r3, #0
 80013be:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013c0:	2300      	movs	r3, #0
 80013c2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013c4:	1d3b      	adds	r3, r7, #4
 80013c6:	2200      	movs	r2, #0
 80013c8:	4619      	mov	r1, r3
 80013ca:	4807      	ldr	r0, [pc, #28]	; (80013e8 <MX_TIM3_Init+0x10c>)
 80013cc:	f003 f9de 	bl	800478c <HAL_TIM_PWM_ConfigChannel>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d001      	beq.n	80013da <MX_TIM3_Init+0xfe>
  {
    Error_Handler();
 80013d6:	f000 f953 	bl	8001680 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80013da:	4803      	ldr	r0, [pc, #12]	; (80013e8 <MX_TIM3_Init+0x10c>)
 80013dc:	f000 fab0 	bl	8001940 <HAL_TIM_MspPostInit>

}
 80013e0:	bf00      	nop
 80013e2:	3738      	adds	r7, #56	; 0x38
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	200001a4 	.word	0x200001a4
 80013ec:	40000400 	.word	0x40000400
 80013f0:	20000000 	.word	0x20000000
 80013f4:	20000284 	.word	0x20000284
 80013f8:	80808081 	.word	0x80808081

080013fc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b08e      	sub	sp, #56	; 0x38
 8001400:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001402:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001406:	2200      	movs	r2, #0
 8001408:	601a      	str	r2, [r3, #0]
 800140a:	605a      	str	r2, [r3, #4]
 800140c:	609a      	str	r2, [r3, #8]
 800140e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001410:	f107 0320 	add.w	r3, r7, #32
 8001414:	2200      	movs	r2, #0
 8001416:	601a      	str	r2, [r3, #0]
 8001418:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800141a:	1d3b      	adds	r3, r7, #4
 800141c:	2200      	movs	r2, #0
 800141e:	601a      	str	r2, [r3, #0]
 8001420:	605a      	str	r2, [r3, #4]
 8001422:	609a      	str	r2, [r3, #8]
 8001424:	60da      	str	r2, [r3, #12]
 8001426:	611a      	str	r2, [r3, #16]
 8001428:	615a      	str	r2, [r3, #20]
 800142a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800142c:	4b2f      	ldr	r3, [pc, #188]	; (80014ec <MX_TIM4_Init+0xf0>)
 800142e:	4a30      	ldr	r2, [pc, #192]	; (80014f0 <MX_TIM4_Init+0xf4>)
 8001430:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = htim3.Init.Prescaler/100;
 8001432:	4b30      	ldr	r3, [pc, #192]	; (80014f4 <MX_TIM4_Init+0xf8>)
 8001434:	685b      	ldr	r3, [r3, #4]
 8001436:	4a30      	ldr	r2, [pc, #192]	; (80014f8 <MX_TIM4_Init+0xfc>)
 8001438:	fba2 2303 	umull	r2, r3, r2, r3
 800143c:	095b      	lsrs	r3, r3, #5
 800143e:	4a2b      	ldr	r2, [pc, #172]	; (80014ec <MX_TIM4_Init+0xf0>)
 8001440:	6053      	str	r3, [r2, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001442:	4b2a      	ldr	r3, [pc, #168]	; (80014ec <MX_TIM4_Init+0xf0>)
 8001444:	2200      	movs	r2, #0
 8001446:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 4000-1;;
 8001448:	4b28      	ldr	r3, [pc, #160]	; (80014ec <MX_TIM4_Init+0xf0>)
 800144a:	f640 729f 	movw	r2, #3999	; 0xf9f
 800144e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001450:	4b26      	ldr	r3, [pc, #152]	; (80014ec <MX_TIM4_Init+0xf0>)
 8001452:	2200      	movs	r2, #0
 8001454:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001456:	4b25      	ldr	r3, [pc, #148]	; (80014ec <MX_TIM4_Init+0xf0>)
 8001458:	2200      	movs	r2, #0
 800145a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800145c:	4823      	ldr	r0, [pc, #140]	; (80014ec <MX_TIM4_Init+0xf0>)
 800145e:	f002 fded 	bl	800403c <HAL_TIM_Base_Init>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d001      	beq.n	800146c <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8001468:	f000 f90a 	bl	8001680 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800146c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001470:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001472:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001476:	4619      	mov	r1, r3
 8001478:	481c      	ldr	r0, [pc, #112]	; (80014ec <MX_TIM4_Init+0xf0>)
 800147a:	f003 fa49 	bl	8004910 <HAL_TIM_ConfigClockSource>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d001      	beq.n	8001488 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8001484:	f000 f8fc 	bl	8001680 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001488:	4818      	ldr	r0, [pc, #96]	; (80014ec <MX_TIM4_Init+0xf0>)
 800148a:	f002 ff56 	bl	800433a <HAL_TIM_PWM_Init>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d001      	beq.n	8001498 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8001494:	f000 f8f4 	bl	8001680 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001498:	2300      	movs	r3, #0
 800149a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800149c:	2300      	movs	r3, #0
 800149e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80014a0:	f107 0320 	add.w	r3, r7, #32
 80014a4:	4619      	mov	r1, r3
 80014a6:	4811      	ldr	r0, [pc, #68]	; (80014ec <MX_TIM4_Init+0xf0>)
 80014a8:	f003 fe3c 	bl	8005124 <HAL_TIMEx_MasterConfigSynchronization>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d001      	beq.n	80014b6 <MX_TIM4_Init+0xba>
  {
    Error_Handler();
 80014b2:	f000 f8e5 	bl	8001680 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014b6:	2360      	movs	r3, #96	; 0x60
 80014b8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80014ba:	2300      	movs	r3, #0
 80014bc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014be:	2300      	movs	r3, #0
 80014c0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014c2:	2300      	movs	r3, #0
 80014c4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014c6:	1d3b      	adds	r3, r7, #4
 80014c8:	2200      	movs	r2, #0
 80014ca:	4619      	mov	r1, r3
 80014cc:	4807      	ldr	r0, [pc, #28]	; (80014ec <MX_TIM4_Init+0xf0>)
 80014ce:	f003 f95d 	bl	800478c <HAL_TIM_PWM_ConfigChannel>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d001      	beq.n	80014dc <MX_TIM4_Init+0xe0>
  {
    Error_Handler();
 80014d8:	f000 f8d2 	bl	8001680 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80014dc:	4803      	ldr	r0, [pc, #12]	; (80014ec <MX_TIM4_Init+0xf0>)
 80014de:	f000 fa2f 	bl	8001940 <HAL_TIM_MspPostInit>

}
 80014e2:	bf00      	nop
 80014e4:	3738      	adds	r7, #56	; 0x38
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	200001ec 	.word	0x200001ec
 80014f0:	40000800 	.word	0x40000800
 80014f4:	200001a4 	.word	0x200001a4
 80014f8:	51eb851f 	.word	0x51eb851f

080014fc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001500:	4b11      	ldr	r3, [pc, #68]	; (8001548 <MX_USART2_UART_Init+0x4c>)
 8001502:	4a12      	ldr	r2, [pc, #72]	; (800154c <MX_USART2_UART_Init+0x50>)
 8001504:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001506:	4b10      	ldr	r3, [pc, #64]	; (8001548 <MX_USART2_UART_Init+0x4c>)
 8001508:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800150c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800150e:	4b0e      	ldr	r3, [pc, #56]	; (8001548 <MX_USART2_UART_Init+0x4c>)
 8001510:	2200      	movs	r2, #0
 8001512:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001514:	4b0c      	ldr	r3, [pc, #48]	; (8001548 <MX_USART2_UART_Init+0x4c>)
 8001516:	2200      	movs	r2, #0
 8001518:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800151a:	4b0b      	ldr	r3, [pc, #44]	; (8001548 <MX_USART2_UART_Init+0x4c>)
 800151c:	2200      	movs	r2, #0
 800151e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001520:	4b09      	ldr	r3, [pc, #36]	; (8001548 <MX_USART2_UART_Init+0x4c>)
 8001522:	220c      	movs	r2, #12
 8001524:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001526:	4b08      	ldr	r3, [pc, #32]	; (8001548 <MX_USART2_UART_Init+0x4c>)
 8001528:	2200      	movs	r2, #0
 800152a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800152c:	4b06      	ldr	r3, [pc, #24]	; (8001548 <MX_USART2_UART_Init+0x4c>)
 800152e:	2200      	movs	r2, #0
 8001530:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001532:	4805      	ldr	r0, [pc, #20]	; (8001548 <MX_USART2_UART_Init+0x4c>)
 8001534:	f003 fe86 	bl	8005244 <HAL_UART_Init>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d001      	beq.n	8001542 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800153e:	f000 f89f 	bl	8001680 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001542:	bf00      	nop
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	20000234 	.word	0x20000234
 800154c:	40004400 	.word	0x40004400

08001550 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b082      	sub	sp, #8
 8001554:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001556:	2300      	movs	r3, #0
 8001558:	607b      	str	r3, [r7, #4]
 800155a:	4b0c      	ldr	r3, [pc, #48]	; (800158c <MX_DMA_Init+0x3c>)
 800155c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800155e:	4a0b      	ldr	r2, [pc, #44]	; (800158c <MX_DMA_Init+0x3c>)
 8001560:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001564:	6313      	str	r3, [r2, #48]	; 0x30
 8001566:	4b09      	ldr	r3, [pc, #36]	; (800158c <MX_DMA_Init+0x3c>)
 8001568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800156a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800156e:	607b      	str	r3, [r7, #4]
 8001570:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001572:	2200      	movs	r2, #0
 8001574:	2100      	movs	r1, #0
 8001576:	2010      	movs	r0, #16
 8001578:	f000 ff5b 	bl	8002432 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800157c:	2010      	movs	r0, #16
 800157e:	f000 ff74 	bl	800246a <HAL_NVIC_EnableIRQ>

}
 8001582:	bf00      	nop
 8001584:	3708      	adds	r7, #8
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	40023800 	.word	0x40023800

08001590 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b08a      	sub	sp, #40	; 0x28
 8001594:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001596:	f107 0314 	add.w	r3, r7, #20
 800159a:	2200      	movs	r2, #0
 800159c:	601a      	str	r2, [r3, #0]
 800159e:	605a      	str	r2, [r3, #4]
 80015a0:	609a      	str	r2, [r3, #8]
 80015a2:	60da      	str	r2, [r3, #12]
 80015a4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80015a6:	2300      	movs	r3, #0
 80015a8:	613b      	str	r3, [r7, #16]
 80015aa:	4b32      	ldr	r3, [pc, #200]	; (8001674 <MX_GPIO_Init+0xe4>)
 80015ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ae:	4a31      	ldr	r2, [pc, #196]	; (8001674 <MX_GPIO_Init+0xe4>)
 80015b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80015b4:	6313      	str	r3, [r2, #48]	; 0x30
 80015b6:	4b2f      	ldr	r3, [pc, #188]	; (8001674 <MX_GPIO_Init+0xe4>)
 80015b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015be:	613b      	str	r3, [r7, #16]
 80015c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015c2:	2300      	movs	r3, #0
 80015c4:	60fb      	str	r3, [r7, #12]
 80015c6:	4b2b      	ldr	r3, [pc, #172]	; (8001674 <MX_GPIO_Init+0xe4>)
 80015c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ca:	4a2a      	ldr	r2, [pc, #168]	; (8001674 <MX_GPIO_Init+0xe4>)
 80015cc:	f043 0301 	orr.w	r3, r3, #1
 80015d0:	6313      	str	r3, [r2, #48]	; 0x30
 80015d2:	4b28      	ldr	r3, [pc, #160]	; (8001674 <MX_GPIO_Init+0xe4>)
 80015d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015d6:	f003 0301 	and.w	r3, r3, #1
 80015da:	60fb      	str	r3, [r7, #12]
 80015dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015de:	2300      	movs	r3, #0
 80015e0:	60bb      	str	r3, [r7, #8]
 80015e2:	4b24      	ldr	r3, [pc, #144]	; (8001674 <MX_GPIO_Init+0xe4>)
 80015e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015e6:	4a23      	ldr	r2, [pc, #140]	; (8001674 <MX_GPIO_Init+0xe4>)
 80015e8:	f043 0302 	orr.w	r3, r3, #2
 80015ec:	6313      	str	r3, [r2, #48]	; 0x30
 80015ee:	4b21      	ldr	r3, [pc, #132]	; (8001674 <MX_GPIO_Init+0xe4>)
 80015f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015f2:	f003 0302 	and.w	r3, r3, #2
 80015f6:	60bb      	str	r3, [r7, #8]
 80015f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015fa:	2300      	movs	r3, #0
 80015fc:	607b      	str	r3, [r7, #4]
 80015fe:	4b1d      	ldr	r3, [pc, #116]	; (8001674 <MX_GPIO_Init+0xe4>)
 8001600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001602:	4a1c      	ldr	r2, [pc, #112]	; (8001674 <MX_GPIO_Init+0xe4>)
 8001604:	f043 0308 	orr.w	r3, r3, #8
 8001608:	6313      	str	r3, [r2, #48]	; 0x30
 800160a:	4b1a      	ldr	r3, [pc, #104]	; (8001674 <MX_GPIO_Init+0xe4>)
 800160c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800160e:	f003 0308 	and.w	r3, r3, #8
 8001612:	607b      	str	r3, [r7, #4]
 8001614:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED_ROUGE_Pin|LED_BLEU_Pin, GPIO_PIN_RESET);
 8001616:	2200      	movs	r2, #0
 8001618:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 800161c:	4816      	ldr	r0, [pc, #88]	; (8001678 <MX_GPIO_Init+0xe8>)
 800161e:	f001 ff25 	bl	800346c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001622:	2302      	movs	r3, #2
 8001624:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001626:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 800162a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162c:	2300      	movs	r3, #0
 800162e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001630:	f107 0314 	add.w	r3, r7, #20
 8001634:	4619      	mov	r1, r3
 8001636:	4811      	ldr	r0, [pc, #68]	; (800167c <MX_GPIO_Init+0xec>)
 8001638:	f001 fd64 	bl	8003104 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_ROUGE_Pin LED_BLEU_Pin */
  GPIO_InitStruct.Pin = LED_ROUGE_Pin|LED_BLEU_Pin;
 800163c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001640:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001642:	2301      	movs	r3, #1
 8001644:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001646:	2300      	movs	r3, #0
 8001648:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800164a:	2300      	movs	r3, #0
 800164c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800164e:	f107 0314 	add.w	r3, r7, #20
 8001652:	4619      	mov	r1, r3
 8001654:	4808      	ldr	r0, [pc, #32]	; (8001678 <MX_GPIO_Init+0xe8>)
 8001656:	f001 fd55 	bl	8003104 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 1, 1);
 800165a:	2201      	movs	r2, #1
 800165c:	2101      	movs	r1, #1
 800165e:	2007      	movs	r0, #7
 8001660:	f000 fee7 	bl	8002432 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001664:	2007      	movs	r0, #7
 8001666:	f000 ff00 	bl	800246a <HAL_NVIC_EnableIRQ>

}
 800166a:	bf00      	nop
 800166c:	3728      	adds	r7, #40	; 0x28
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	40023800 	.word	0x40023800
 8001678:	40020c00 	.word	0x40020c00
 800167c:	40020400 	.word	0x40020400

08001680 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001684:	b672      	cpsid	i
}
 8001686:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001688:	e7fe      	b.n	8001688 <Error_Handler+0x8>
	...

0800168c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b082      	sub	sp, #8
 8001690:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001692:	2300      	movs	r3, #0
 8001694:	607b      	str	r3, [r7, #4]
 8001696:	4b13      	ldr	r3, [pc, #76]	; (80016e4 <HAL_MspInit+0x58>)
 8001698:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800169a:	4a12      	ldr	r2, [pc, #72]	; (80016e4 <HAL_MspInit+0x58>)
 800169c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016a0:	6453      	str	r3, [r2, #68]	; 0x44
 80016a2:	4b10      	ldr	r3, [pc, #64]	; (80016e4 <HAL_MspInit+0x58>)
 80016a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016aa:	607b      	str	r3, [r7, #4]
 80016ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016ae:	2300      	movs	r3, #0
 80016b0:	603b      	str	r3, [r7, #0]
 80016b2:	4b0c      	ldr	r3, [pc, #48]	; (80016e4 <HAL_MspInit+0x58>)
 80016b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016b6:	4a0b      	ldr	r2, [pc, #44]	; (80016e4 <HAL_MspInit+0x58>)
 80016b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016bc:	6413      	str	r3, [r2, #64]	; 0x40
 80016be:	4b09      	ldr	r3, [pc, #36]	; (80016e4 <HAL_MspInit+0x58>)
 80016c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016c6:	603b      	str	r3, [r7, #0]
 80016c8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 80016ca:	2200      	movs	r2, #0
 80016cc:	2100      	movs	r1, #0
 80016ce:	2005      	movs	r0, #5
 80016d0:	f000 feaf 	bl	8002432 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80016d4:	2005      	movs	r0, #5
 80016d6:	f000 fec8 	bl	800246a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016da:	bf00      	nop
 80016dc:	3708      	adds	r7, #8
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	40023800 	.word	0x40023800

080016e8 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b08a      	sub	sp, #40	; 0x28
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f0:	f107 0314 	add.w	r3, r7, #20
 80016f4:	2200      	movs	r2, #0
 80016f6:	601a      	str	r2, [r3, #0]
 80016f8:	605a      	str	r2, [r3, #4]
 80016fa:	609a      	str	r2, [r3, #8]
 80016fc:	60da      	str	r2, [r3, #12]
 80016fe:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	4a34      	ldr	r2, [pc, #208]	; (80017d8 <HAL_DAC_MspInit+0xf0>)
 8001706:	4293      	cmp	r3, r2
 8001708:	d161      	bne.n	80017ce <HAL_DAC_MspInit+0xe6>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800170a:	2300      	movs	r3, #0
 800170c:	613b      	str	r3, [r7, #16]
 800170e:	4b33      	ldr	r3, [pc, #204]	; (80017dc <HAL_DAC_MspInit+0xf4>)
 8001710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001712:	4a32      	ldr	r2, [pc, #200]	; (80017dc <HAL_DAC_MspInit+0xf4>)
 8001714:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001718:	6413      	str	r3, [r2, #64]	; 0x40
 800171a:	4b30      	ldr	r3, [pc, #192]	; (80017dc <HAL_DAC_MspInit+0xf4>)
 800171c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800171e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001722:	613b      	str	r3, [r7, #16]
 8001724:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001726:	2300      	movs	r3, #0
 8001728:	60fb      	str	r3, [r7, #12]
 800172a:	4b2c      	ldr	r3, [pc, #176]	; (80017dc <HAL_DAC_MspInit+0xf4>)
 800172c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172e:	4a2b      	ldr	r2, [pc, #172]	; (80017dc <HAL_DAC_MspInit+0xf4>)
 8001730:	f043 0301 	orr.w	r3, r3, #1
 8001734:	6313      	str	r3, [r2, #48]	; 0x30
 8001736:	4b29      	ldr	r3, [pc, #164]	; (80017dc <HAL_DAC_MspInit+0xf4>)
 8001738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173a:	f003 0301 	and.w	r3, r3, #1
 800173e:	60fb      	str	r3, [r7, #12]
 8001740:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001742:	2310      	movs	r3, #16
 8001744:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001746:	2303      	movs	r3, #3
 8001748:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174a:	2300      	movs	r3, #0
 800174c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800174e:	f107 0314 	add.w	r3, r7, #20
 8001752:	4619      	mov	r1, r3
 8001754:	4822      	ldr	r0, [pc, #136]	; (80017e0 <HAL_DAC_MspInit+0xf8>)
 8001756:	f001 fcd5 	bl	8003104 <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC1 Init */
    hdma_dac1.Instance = DMA1_Stream5;
 800175a:	4b22      	ldr	r3, [pc, #136]	; (80017e4 <HAL_DAC_MspInit+0xfc>)
 800175c:	4a22      	ldr	r2, [pc, #136]	; (80017e8 <HAL_DAC_MspInit+0x100>)
 800175e:	601a      	str	r2, [r3, #0]
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 8001760:	4b20      	ldr	r3, [pc, #128]	; (80017e4 <HAL_DAC_MspInit+0xfc>)
 8001762:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8001766:	605a      	str	r2, [r3, #4]
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001768:	4b1e      	ldr	r3, [pc, #120]	; (80017e4 <HAL_DAC_MspInit+0xfc>)
 800176a:	2240      	movs	r2, #64	; 0x40
 800176c:	609a      	str	r2, [r3, #8]
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 800176e:	4b1d      	ldr	r3, [pc, #116]	; (80017e4 <HAL_DAC_MspInit+0xfc>)
 8001770:	2200      	movs	r2, #0
 8001772:	60da      	str	r2, [r3, #12]
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 8001774:	4b1b      	ldr	r3, [pc, #108]	; (80017e4 <HAL_DAC_MspInit+0xfc>)
 8001776:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800177a:	611a      	str	r2, [r3, #16]
    hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800177c:	4b19      	ldr	r3, [pc, #100]	; (80017e4 <HAL_DAC_MspInit+0xfc>)
 800177e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001782:	615a      	str	r2, [r3, #20]
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001784:	4b17      	ldr	r3, [pc, #92]	; (80017e4 <HAL_DAC_MspInit+0xfc>)
 8001786:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800178a:	619a      	str	r2, [r3, #24]
    hdma_dac1.Init.Mode = DMA_CIRCULAR;
 800178c:	4b15      	ldr	r3, [pc, #84]	; (80017e4 <HAL_DAC_MspInit+0xfc>)
 800178e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001792:	61da      	str	r2, [r3, #28]
    hdma_dac1.Init.Priority = DMA_PRIORITY_HIGH;
 8001794:	4b13      	ldr	r3, [pc, #76]	; (80017e4 <HAL_DAC_MspInit+0xfc>)
 8001796:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800179a:	621a      	str	r2, [r3, #32]
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800179c:	4b11      	ldr	r3, [pc, #68]	; (80017e4 <HAL_DAC_MspInit+0xfc>)
 800179e:	2200      	movs	r2, #0
 80017a0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 80017a2:	4810      	ldr	r0, [pc, #64]	; (80017e4 <HAL_DAC_MspInit+0xfc>)
 80017a4:	f001 f8ac 	bl	8002900 <HAL_DMA_Init>
 80017a8:	4603      	mov	r3, r0
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d001      	beq.n	80017b2 <HAL_DAC_MspInit+0xca>
    {
      Error_Handler();
 80017ae:	f7ff ff67 	bl	8001680 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	4a0b      	ldr	r2, [pc, #44]	; (80017e4 <HAL_DAC_MspInit+0xfc>)
 80017b6:	609a      	str	r2, [r3, #8]
 80017b8:	4a0a      	ldr	r2, [pc, #40]	; (80017e4 <HAL_DAC_MspInit+0xfc>)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6393      	str	r3, [r2, #56]	; 0x38

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80017be:	2200      	movs	r2, #0
 80017c0:	2100      	movs	r1, #0
 80017c2:	2036      	movs	r0, #54	; 0x36
 80017c4:	f000 fe35 	bl	8002432 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80017c8:	2036      	movs	r0, #54	; 0x36
 80017ca:	f000 fe4e 	bl	800246a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80017ce:	bf00      	nop
 80017d0:	3728      	adds	r7, #40	; 0x28
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	40007400 	.word	0x40007400
 80017dc:	40023800 	.word	0x40023800
 80017e0:	40020000 	.word	0x40020000
 80017e4:	200000a8 	.word	0x200000a8
 80017e8:	40026088 	.word	0x40026088

080017ec <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b08a      	sub	sp, #40	; 0x28
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017f4:	f107 0314 	add.w	r3, r7, #20
 80017f8:	2200      	movs	r2, #0
 80017fa:	601a      	str	r2, [r3, #0]
 80017fc:	605a      	str	r2, [r3, #4]
 80017fe:	609a      	str	r2, [r3, #8]
 8001800:	60da      	str	r2, [r3, #12]
 8001802:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a19      	ldr	r2, [pc, #100]	; (8001870 <HAL_I2C_MspInit+0x84>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d12c      	bne.n	8001868 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800180e:	2300      	movs	r3, #0
 8001810:	613b      	str	r3, [r7, #16]
 8001812:	4b18      	ldr	r3, [pc, #96]	; (8001874 <HAL_I2C_MspInit+0x88>)
 8001814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001816:	4a17      	ldr	r2, [pc, #92]	; (8001874 <HAL_I2C_MspInit+0x88>)
 8001818:	f043 0302 	orr.w	r3, r3, #2
 800181c:	6313      	str	r3, [r2, #48]	; 0x30
 800181e:	4b15      	ldr	r3, [pc, #84]	; (8001874 <HAL_I2C_MspInit+0x88>)
 8001820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001822:	f003 0302 	and.w	r3, r3, #2
 8001826:	613b      	str	r3, [r7, #16]
 8001828:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800182a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800182e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001830:	2312      	movs	r3, #18
 8001832:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001834:	2300      	movs	r3, #0
 8001836:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001838:	2303      	movs	r3, #3
 800183a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800183c:	2304      	movs	r3, #4
 800183e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001840:	f107 0314 	add.w	r3, r7, #20
 8001844:	4619      	mov	r1, r3
 8001846:	480c      	ldr	r0, [pc, #48]	; (8001878 <HAL_I2C_MspInit+0x8c>)
 8001848:	f001 fc5c 	bl	8003104 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800184c:	2300      	movs	r3, #0
 800184e:	60fb      	str	r3, [r7, #12]
 8001850:	4b08      	ldr	r3, [pc, #32]	; (8001874 <HAL_I2C_MspInit+0x88>)
 8001852:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001854:	4a07      	ldr	r2, [pc, #28]	; (8001874 <HAL_I2C_MspInit+0x88>)
 8001856:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800185a:	6413      	str	r3, [r2, #64]	; 0x40
 800185c:	4b05      	ldr	r3, [pc, #20]	; (8001874 <HAL_I2C_MspInit+0x88>)
 800185e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001860:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001864:	60fb      	str	r3, [r7, #12]
 8001866:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001868:	bf00      	nop
 800186a:	3728      	adds	r7, #40	; 0x28
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}
 8001870:	40005800 	.word	0x40005800
 8001874:	40023800 	.word	0x40023800
 8001878:	40020400 	.word	0x40020400

0800187c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b086      	sub	sp, #24
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800188c:	d116      	bne.n	80018bc <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800188e:	2300      	movs	r3, #0
 8001890:	617b      	str	r3, [r7, #20]
 8001892:	4b28      	ldr	r3, [pc, #160]	; (8001934 <HAL_TIM_Base_MspInit+0xb8>)
 8001894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001896:	4a27      	ldr	r2, [pc, #156]	; (8001934 <HAL_TIM_Base_MspInit+0xb8>)
 8001898:	f043 0301 	orr.w	r3, r3, #1
 800189c:	6413      	str	r3, [r2, #64]	; 0x40
 800189e:	4b25      	ldr	r3, [pc, #148]	; (8001934 <HAL_TIM_Base_MspInit+0xb8>)
 80018a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018a2:	f003 0301 	and.w	r3, r3, #1
 80018a6:	617b      	str	r3, [r7, #20]
 80018a8:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80018aa:	2200      	movs	r2, #0
 80018ac:	2100      	movs	r1, #0
 80018ae:	201c      	movs	r0, #28
 80018b0:	f000 fdbf 	bl	8002432 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80018b4:	201c      	movs	r0, #28
 80018b6:	f000 fdd8 	bl	800246a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80018ba:	e036      	b.n	800192a <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM3)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4a1d      	ldr	r2, [pc, #116]	; (8001938 <HAL_TIM_Base_MspInit+0xbc>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d116      	bne.n	80018f4 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80018c6:	2300      	movs	r3, #0
 80018c8:	613b      	str	r3, [r7, #16]
 80018ca:	4b1a      	ldr	r3, [pc, #104]	; (8001934 <HAL_TIM_Base_MspInit+0xb8>)
 80018cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ce:	4a19      	ldr	r2, [pc, #100]	; (8001934 <HAL_TIM_Base_MspInit+0xb8>)
 80018d0:	f043 0302 	orr.w	r3, r3, #2
 80018d4:	6413      	str	r3, [r2, #64]	; 0x40
 80018d6:	4b17      	ldr	r3, [pc, #92]	; (8001934 <HAL_TIM_Base_MspInit+0xb8>)
 80018d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018da:	f003 0302 	and.w	r3, r3, #2
 80018de:	613b      	str	r3, [r7, #16]
 80018e0:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80018e2:	2200      	movs	r2, #0
 80018e4:	2100      	movs	r1, #0
 80018e6:	201d      	movs	r0, #29
 80018e8:	f000 fda3 	bl	8002432 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80018ec:	201d      	movs	r0, #29
 80018ee:	f000 fdbc 	bl	800246a <HAL_NVIC_EnableIRQ>
}
 80018f2:	e01a      	b.n	800192a <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM4)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a10      	ldr	r2, [pc, #64]	; (800193c <HAL_TIM_Base_MspInit+0xc0>)
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d115      	bne.n	800192a <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80018fe:	2300      	movs	r3, #0
 8001900:	60fb      	str	r3, [r7, #12]
 8001902:	4b0c      	ldr	r3, [pc, #48]	; (8001934 <HAL_TIM_Base_MspInit+0xb8>)
 8001904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001906:	4a0b      	ldr	r2, [pc, #44]	; (8001934 <HAL_TIM_Base_MspInit+0xb8>)
 8001908:	f043 0304 	orr.w	r3, r3, #4
 800190c:	6413      	str	r3, [r2, #64]	; 0x40
 800190e:	4b09      	ldr	r3, [pc, #36]	; (8001934 <HAL_TIM_Base_MspInit+0xb8>)
 8001910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001912:	f003 0304 	and.w	r3, r3, #4
 8001916:	60fb      	str	r3, [r7, #12]
 8001918:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800191a:	2200      	movs	r2, #0
 800191c:	2100      	movs	r1, #0
 800191e:	201e      	movs	r0, #30
 8001920:	f000 fd87 	bl	8002432 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001924:	201e      	movs	r0, #30
 8001926:	f000 fda0 	bl	800246a <HAL_NVIC_EnableIRQ>
}
 800192a:	bf00      	nop
 800192c:	3718      	adds	r7, #24
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	40023800 	.word	0x40023800
 8001938:	40000400 	.word	0x40000400
 800193c:	40000800 	.word	0x40000800

08001940 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b08a      	sub	sp, #40	; 0x28
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001948:	f107 0314 	add.w	r3, r7, #20
 800194c:	2200      	movs	r2, #0
 800194e:	601a      	str	r2, [r3, #0]
 8001950:	605a      	str	r2, [r3, #4]
 8001952:	609a      	str	r2, [r3, #8]
 8001954:	60da      	str	r2, [r3, #12]
 8001956:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4a24      	ldr	r2, [pc, #144]	; (80019f0 <HAL_TIM_MspPostInit+0xb0>)
 800195e:	4293      	cmp	r3, r2
 8001960:	d11e      	bne.n	80019a0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001962:	2300      	movs	r3, #0
 8001964:	613b      	str	r3, [r7, #16]
 8001966:	4b23      	ldr	r3, [pc, #140]	; (80019f4 <HAL_TIM_MspPostInit+0xb4>)
 8001968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196a:	4a22      	ldr	r2, [pc, #136]	; (80019f4 <HAL_TIM_MspPostInit+0xb4>)
 800196c:	f043 0301 	orr.w	r3, r3, #1
 8001970:	6313      	str	r3, [r2, #48]	; 0x30
 8001972:	4b20      	ldr	r3, [pc, #128]	; (80019f4 <HAL_TIM_MspPostInit+0xb4>)
 8001974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001976:	f003 0301 	and.w	r3, r3, #1
 800197a:	613b      	str	r3, [r7, #16]
 800197c:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800197e:	2340      	movs	r3, #64	; 0x40
 8001980:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001982:	2302      	movs	r3, #2
 8001984:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001986:	2300      	movs	r3, #0
 8001988:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800198a:	2300      	movs	r3, #0
 800198c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800198e:	2302      	movs	r3, #2
 8001990:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001992:	f107 0314 	add.w	r3, r7, #20
 8001996:	4619      	mov	r1, r3
 8001998:	4817      	ldr	r0, [pc, #92]	; (80019f8 <HAL_TIM_MspPostInit+0xb8>)
 800199a:	f001 fbb3 	bl	8003104 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800199e:	e023      	b.n	80019e8 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM4)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a15      	ldr	r2, [pc, #84]	; (80019fc <HAL_TIM_MspPostInit+0xbc>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d11e      	bne.n	80019e8 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80019aa:	2300      	movs	r3, #0
 80019ac:	60fb      	str	r3, [r7, #12]
 80019ae:	4b11      	ldr	r3, [pc, #68]	; (80019f4 <HAL_TIM_MspPostInit+0xb4>)
 80019b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b2:	4a10      	ldr	r2, [pc, #64]	; (80019f4 <HAL_TIM_MspPostInit+0xb4>)
 80019b4:	f043 0308 	orr.w	r3, r3, #8
 80019b8:	6313      	str	r3, [r2, #48]	; 0x30
 80019ba:	4b0e      	ldr	r3, [pc, #56]	; (80019f4 <HAL_TIM_MspPostInit+0xb4>)
 80019bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019be:	f003 0308 	and.w	r3, r3, #8
 80019c2:	60fb      	str	r3, [r7, #12]
 80019c4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80019c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019cc:	2302      	movs	r3, #2
 80019ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d0:	2300      	movs	r3, #0
 80019d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019d4:	2300      	movs	r3, #0
 80019d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80019d8:	2302      	movs	r3, #2
 80019da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80019dc:	f107 0314 	add.w	r3, r7, #20
 80019e0:	4619      	mov	r1, r3
 80019e2:	4807      	ldr	r0, [pc, #28]	; (8001a00 <HAL_TIM_MspPostInit+0xc0>)
 80019e4:	f001 fb8e 	bl	8003104 <HAL_GPIO_Init>
}
 80019e8:	bf00      	nop
 80019ea:	3728      	adds	r7, #40	; 0x28
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	40000400 	.word	0x40000400
 80019f4:	40023800 	.word	0x40023800
 80019f8:	40020000 	.word	0x40020000
 80019fc:	40000800 	.word	0x40000800
 8001a00:	40020c00 	.word	0x40020c00

08001a04 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b08a      	sub	sp, #40	; 0x28
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a0c:	f107 0314 	add.w	r3, r7, #20
 8001a10:	2200      	movs	r2, #0
 8001a12:	601a      	str	r2, [r3, #0]
 8001a14:	605a      	str	r2, [r3, #4]
 8001a16:	609a      	str	r2, [r3, #8]
 8001a18:	60da      	str	r2, [r3, #12]
 8001a1a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4a1d      	ldr	r2, [pc, #116]	; (8001a98 <HAL_UART_MspInit+0x94>)
 8001a22:	4293      	cmp	r3, r2
 8001a24:	d133      	bne.n	8001a8e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a26:	2300      	movs	r3, #0
 8001a28:	613b      	str	r3, [r7, #16]
 8001a2a:	4b1c      	ldr	r3, [pc, #112]	; (8001a9c <HAL_UART_MspInit+0x98>)
 8001a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a2e:	4a1b      	ldr	r2, [pc, #108]	; (8001a9c <HAL_UART_MspInit+0x98>)
 8001a30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a34:	6413      	str	r3, [r2, #64]	; 0x40
 8001a36:	4b19      	ldr	r3, [pc, #100]	; (8001a9c <HAL_UART_MspInit+0x98>)
 8001a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a3e:	613b      	str	r3, [r7, #16]
 8001a40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a42:	2300      	movs	r3, #0
 8001a44:	60fb      	str	r3, [r7, #12]
 8001a46:	4b15      	ldr	r3, [pc, #84]	; (8001a9c <HAL_UART_MspInit+0x98>)
 8001a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a4a:	4a14      	ldr	r2, [pc, #80]	; (8001a9c <HAL_UART_MspInit+0x98>)
 8001a4c:	f043 0301 	orr.w	r3, r3, #1
 8001a50:	6313      	str	r3, [r2, #48]	; 0x30
 8001a52:	4b12      	ldr	r3, [pc, #72]	; (8001a9c <HAL_UART_MspInit+0x98>)
 8001a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a56:	f003 0301 	and.w	r3, r3, #1
 8001a5a:	60fb      	str	r3, [r7, #12]
 8001a5c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001a5e:	230c      	movs	r3, #12
 8001a60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a62:	2302      	movs	r3, #2
 8001a64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a66:	2300      	movs	r3, #0
 8001a68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a6a:	2303      	movs	r3, #3
 8001a6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a6e:	2307      	movs	r3, #7
 8001a70:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a72:	f107 0314 	add.w	r3, r7, #20
 8001a76:	4619      	mov	r1, r3
 8001a78:	4809      	ldr	r0, [pc, #36]	; (8001aa0 <HAL_UART_MspInit+0x9c>)
 8001a7a:	f001 fb43 	bl	8003104 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001a7e:	2200      	movs	r2, #0
 8001a80:	2100      	movs	r1, #0
 8001a82:	2026      	movs	r0, #38	; 0x26
 8001a84:	f000 fcd5 	bl	8002432 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001a88:	2026      	movs	r0, #38	; 0x26
 8001a8a:	f000 fcee 	bl	800246a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001a8e:	bf00      	nop
 8001a90:	3728      	adds	r7, #40	; 0x28
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	40004400 	.word	0x40004400
 8001a9c:	40023800 	.word	0x40023800
 8001aa0:	40020000 	.word	0x40020000

08001aa4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001aa8:	e7fe      	b.n	8001aa8 <NMI_Handler+0x4>

08001aaa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001aaa:	b480      	push	{r7}
 8001aac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001aae:	e7fe      	b.n	8001aae <HardFault_Handler+0x4>

08001ab0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ab4:	e7fe      	b.n	8001ab4 <MemManage_Handler+0x4>

08001ab6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ab6:	b480      	push	{r7}
 8001ab8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001aba:	e7fe      	b.n	8001aba <BusFault_Handler+0x4>

08001abc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ac0:	e7fe      	b.n	8001ac0 <UsageFault_Handler+0x4>

08001ac2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ac2:	b480      	push	{r7}
 8001ac4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ac6:	bf00      	nop
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr

08001ad0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ad4:	bf00      	nop
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001adc:	4770      	bx	lr

08001ade <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ade:	b480      	push	{r7}
 8001ae0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ae2:	bf00      	nop
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aea:	4770      	bx	lr

08001aec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001af0:	f000 fb80 	bl	80021f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001af4:	bf00      	nop
 8001af6:	bd80      	pop	{r7, pc}

08001af8 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8001afc:	bf00      	nop
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr

08001b06 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001b06:	b580      	push	{r7, lr}
 8001b08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001b0a:	2002      	movs	r0, #2
 8001b0c:	f001 fce2 	bl	80034d4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001b10:	bf00      	nop
 8001b12:	bd80      	pop	{r7, pc}

08001b14 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1);
 8001b18:	4802      	ldr	r0, [pc, #8]	; (8001b24 <DMA1_Stream5_IRQHandler+0x10>)
 8001b1a:	f001 f889 	bl	8002c30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001b1e:	bf00      	nop
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	200000a8 	.word	0x200000a8

08001b28 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001b2c:	4802      	ldr	r0, [pc, #8]	; (8001b38 <TIM2_IRQHandler+0x10>)
 8001b2e:	f002 fd25 	bl	800457c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001b32:	bf00      	nop
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	2000015c 	.word	0x2000015c

08001b3c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001b40:	4804      	ldr	r0, [pc, #16]	; (8001b54 <TIM3_IRQHandler+0x18>)
 8001b42:	f002 fd1b 	bl	800457c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 8001b46:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b4a:	4803      	ldr	r0, [pc, #12]	; (8001b58 <TIM3_IRQHandler+0x1c>)
 8001b4c:	f001 fca7 	bl	800349e <HAL_GPIO_TogglePin>

  /* USER CODE END TIM3_IRQn 1 */
}
 8001b50:	bf00      	nop
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	200001a4 	.word	0x200001a4
 8001b58:	40020c00 	.word	0x40020c00

08001b5c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001b60:	4802      	ldr	r0, [pc, #8]	; (8001b6c <TIM4_IRQHandler+0x10>)
 8001b62:	f002 fd0b 	bl	800457c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001b66:	bf00      	nop
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	200001ec 	.word	0x200001ec

08001b70 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001b74:	4832      	ldr	r0, [pc, #200]	; (8001c40 <USART2_IRQHandler+0xd0>)
 8001b76:	f003 fbe3 	bl	8005340 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  //STOOOPPP!!!
  HAL_DAC_Stop_DMA(&hdac, DAC_CHANNEL_1);
 8001b7a:	2100      	movs	r1, #0
 8001b7c:	4831      	ldr	r0, [pc, #196]	; (8001c44 <USART2_IRQHandler+0xd4>)
 8001b7e:	f000 fd7f 	bl	8002680 <HAL_DAC_Stop_DMA>
  HAL_TIM_Base_Stop(&htim2);
 8001b82:	4831      	ldr	r0, [pc, #196]	; (8001c48 <USART2_IRQHandler+0xd8>)
 8001b84:	f002 fb12 	bl	80041ac <HAL_TIM_Base_Stop>
  //HAL_TIM_Base_Stop_IT(&htim3);

  //Get values from Rx buffer
  wave_type = Rx_data[0];
 8001b88:	4b30      	ldr	r3, [pc, #192]	; (8001c4c <USART2_IRQHandler+0xdc>)
 8001b8a:	781a      	ldrb	r2, [r3, #0]
 8001b8c:	4b30      	ldr	r3, [pc, #192]	; (8001c50 <USART2_IRQHandler+0xe0>)
 8001b8e:	701a      	strb	r2, [r3, #0]
  frequence = Rx_data[1] << 8 | Rx_data[2];
 8001b90:	4b2e      	ldr	r3, [pc, #184]	; (8001c4c <USART2_IRQHandler+0xdc>)
 8001b92:	785b      	ldrb	r3, [r3, #1]
 8001b94:	021b      	lsls	r3, r3, #8
 8001b96:	4a2d      	ldr	r2, [pc, #180]	; (8001c4c <USART2_IRQHandler+0xdc>)
 8001b98:	7892      	ldrb	r2, [r2, #2]
 8001b9a:	4313      	orrs	r3, r2
 8001b9c:	461a      	mov	r2, r3
 8001b9e:	4b2d      	ldr	r3, [pc, #180]	; (8001c54 <USART2_IRQHandler+0xe4>)
 8001ba0:	601a      	str	r2, [r3, #0]
  stim_freq = Rx_data[3];
 8001ba2:	4b2a      	ldr	r3, [pc, #168]	; (8001c4c <USART2_IRQHandler+0xdc>)
 8001ba4:	78da      	ldrb	r2, [r3, #3]
 8001ba6:	4b2c      	ldr	r3, [pc, #176]	; (8001c58 <USART2_IRQHandler+0xe8>)
 8001ba8:	701a      	strb	r2, [r3, #0]
  duty_cycle = Rx_data[4];
 8001baa:	4b28      	ldr	r3, [pc, #160]	; (8001c4c <USART2_IRQHandler+0xdc>)
 8001bac:	791a      	ldrb	r2, [r3, #4]
 8001bae:	4b2b      	ldr	r3, [pc, #172]	; (8001c5c <USART2_IRQHandler+0xec>)
 8001bb0:	701a      	strb	r2, [r3, #0]
  randomOn = Rx_data[5];
 8001bb2:	4b26      	ldr	r3, [pc, #152]	; (8001c4c <USART2_IRQHandler+0xdc>)
 8001bb4:	795a      	ldrb	r2, [r3, #5]
 8001bb6:	4b2a      	ldr	r3, [pc, #168]	; (8001c60 <USART2_IRQHandler+0xf0>)
 8001bb8:	701a      	strb	r2, [r3, #0]
  sound_intensity = Rx_data[6];
 8001bba:	4b24      	ldr	r3, [pc, #144]	; (8001c4c <USART2_IRQHandler+0xdc>)
 8001bbc:	799a      	ldrb	r2, [r3, #6]
 8001bbe:	4b29      	ldr	r3, [pc, #164]	; (8001c64 <USART2_IRQHandler+0xf4>)
 8001bc0:	701a      	strb	r2, [r3, #0]
  light_intensity = Rx_data[7];
 8001bc2:	4b22      	ldr	r3, [pc, #136]	; (8001c4c <USART2_IRQHandler+0xdc>)
 8001bc4:	79da      	ldrb	r2, [r3, #7]
 8001bc6:	4b28      	ldr	r3, [pc, #160]	; (8001c68 <USART2_IRQHandler+0xf8>)
 8001bc8:	701a      	strb	r2, [r3, #0]

  //Set pitch
  if (frequence){
 8001bca:	4b22      	ldr	r3, [pc, #136]	; (8001c54 <USART2_IRQHandler+0xe4>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d007      	beq.n	8001be2 <USART2_IRQHandler+0x72>
	htim2.Instance->PSC = (42000000/N_SAMPLES) / frequence;
 8001bd2:	4b20      	ldr	r3, [pc, #128]	; (8001c54 <USART2_IRQHandler+0xe4>)
 8001bd4:	681a      	ldr	r2, [r3, #0]
 8001bd6:	4b1c      	ldr	r3, [pc, #112]	; (8001c48 <USART2_IRQHandler+0xd8>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4924      	ldr	r1, [pc, #144]	; (8001c6c <USART2_IRQHandler+0xfc>)
 8001bdc:	fbb1 f2f2 	udiv	r2, r1, r2
 8001be0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  //Set stimulation frequency
  if (stim_freq){
 8001be2:	4b1d      	ldr	r3, [pc, #116]	; (8001c58 <USART2_IRQHandler+0xe8>)
 8001be4:	781b      	ldrb	r3, [r3, #0]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d009      	beq.n	8001bfe <USART2_IRQHandler+0x8e>
	  htim3.Instance->PSC = 21000/stim_freq;
 8001bea:	4b1b      	ldr	r3, [pc, #108]	; (8001c58 <USART2_IRQHandler+0xe8>)
 8001bec:	781b      	ldrb	r3, [r3, #0]
 8001bee:	461a      	mov	r2, r3
 8001bf0:	f245 2308 	movw	r3, #21000	; 0x5208
 8001bf4:	fb93 f2f2 	sdiv	r2, r3, r2
 8001bf8:	4b1d      	ldr	r3, [pc, #116]	; (8001c70 <USART2_IRQHandler+0x100>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  //Set duty cycle for light frequency
  htim3.Instance->CCR1 = (4000*duty_cycle)/255;
 8001bfe:	4b17      	ldr	r3, [pc, #92]	; (8001c5c <USART2_IRQHandler+0xec>)
 8001c00:	781b      	ldrb	r3, [r3, #0]
 8001c02:	461a      	mov	r2, r3
 8001c04:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 8001c08:	fb02 f303 	mul.w	r3, r2, r3
 8001c0c:	4a19      	ldr	r2, [pc, #100]	; (8001c74 <USART2_IRQHandler+0x104>)
 8001c0e:	fb82 1203 	smull	r1, r2, r2, r3
 8001c12:	441a      	add	r2, r3
 8001c14:	11d2      	asrs	r2, r2, #7
 8001c16:	17db      	asrs	r3, r3, #31
 8001c18:	1ad2      	subs	r2, r2, r3
 8001c1a:	4b15      	ldr	r3, [pc, #84]	; (8001c70 <USART2_IRQHandler+0x100>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	635a      	str	r2, [r3, #52]	; 0x34
  //Set intensity for MAX9744 with I2C
  //HAL_I2C_Master_Transmit(&hi2c2, DevAddress, pData, Size, Timeout);
  //HAL_I2C_Master_Transmit(&hi2c2, 0b10010010, &sound_intensity, 1, 1);

  //Set frequency for PWM controlling light intensity
  htim4.Instance->PSC = (htim3.Instance->PSC)/100;
 8001c20:	4b13      	ldr	r3, [pc, #76]	; (8001c70 <USART2_IRQHandler+0x100>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001c26:	4b14      	ldr	r3, [pc, #80]	; (8001c78 <USART2_IRQHandler+0x108>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4914      	ldr	r1, [pc, #80]	; (8001c7c <USART2_IRQHandler+0x10c>)
 8001c2c:	fba1 1202 	umull	r1, r2, r1, r2
 8001c30:	0952      	lsrs	r2, r2, #5
 8001c32:	629a      	str	r2, [r3, #40]	; 0x28

  //GOOOOOOOOOOOO!!!
  HAL_TIM_Base_Start(&htim2);
 8001c34:	4804      	ldr	r0, [pc, #16]	; (8001c48 <USART2_IRQHandler+0xd8>)
 8001c36:	f002 fa51 	bl	80040dc <HAL_TIM_Base_Start>
  //HAL_TIM_Base_Start_IT(&htim3);

  /* USER CODE END USART2_IRQn 1 */
}
 8001c3a:	bf00      	nop
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	20000234 	.word	0x20000234
 8001c44:	20000094 	.word	0x20000094
 8001c48:	2000015c 	.word	0x2000015c
 8001c4c:	20000278 	.word	0x20000278
 8001c50:	20000285 	.word	0x20000285
 8001c54:	20000004 	.word	0x20000004
 8001c58:	20000000 	.word	0x20000000
 8001c5c:	20000284 	.word	0x20000284
 8001c60:	20000286 	.word	0x20000286
 8001c64:	20000287 	.word	0x20000287
 8001c68:	20000288 	.word	0x20000288
 8001c6c:	000668a0 	.word	0x000668a0
 8001c70:	200001a4 	.word	0x200001a4
 8001c74:	80808081 	.word	0x80808081
 8001c78:	200001ec 	.word	0x200001ec
 8001c7c:	51eb851f 	.word	0x51eb851f

08001c80 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0
  return 1;
 8001c84:	2301      	movs	r3, #1
}
 8001c86:	4618      	mov	r0, r3
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8e:	4770      	bx	lr

08001c90 <_kill>:

int _kill(int pid, int sig)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b082      	sub	sp, #8
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
 8001c98:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c9a:	f004 fa4b 	bl	8006134 <__errno>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	2216      	movs	r2, #22
 8001ca2:	601a      	str	r2, [r3, #0]
  return -1;
 8001ca4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ca8:	4618      	mov	r0, r3
 8001caa:	3708      	adds	r7, #8
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}

08001cb0 <_exit>:

void _exit (int status)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001cb8:	f04f 31ff 	mov.w	r1, #4294967295
 8001cbc:	6878      	ldr	r0, [r7, #4]
 8001cbe:	f7ff ffe7 	bl	8001c90 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001cc2:	e7fe      	b.n	8001cc2 <_exit+0x12>

08001cc4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b086      	sub	sp, #24
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	60f8      	str	r0, [r7, #12]
 8001ccc:	60b9      	str	r1, [r7, #8]
 8001cce:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	617b      	str	r3, [r7, #20]
 8001cd4:	e00a      	b.n	8001cec <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001cd6:	f3af 8000 	nop.w
 8001cda:	4601      	mov	r1, r0
 8001cdc:	68bb      	ldr	r3, [r7, #8]
 8001cde:	1c5a      	adds	r2, r3, #1
 8001ce0:	60ba      	str	r2, [r7, #8]
 8001ce2:	b2ca      	uxtb	r2, r1
 8001ce4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ce6:	697b      	ldr	r3, [r7, #20]
 8001ce8:	3301      	adds	r3, #1
 8001cea:	617b      	str	r3, [r7, #20]
 8001cec:	697a      	ldr	r2, [r7, #20]
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	429a      	cmp	r2, r3
 8001cf2:	dbf0      	blt.n	8001cd6 <_read+0x12>
  }

  return len;
 8001cf4:	687b      	ldr	r3, [r7, #4]
}
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	3718      	adds	r7, #24
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}

08001cfe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001cfe:	b580      	push	{r7, lr}
 8001d00:	b086      	sub	sp, #24
 8001d02:	af00      	add	r7, sp, #0
 8001d04:	60f8      	str	r0, [r7, #12]
 8001d06:	60b9      	str	r1, [r7, #8]
 8001d08:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	617b      	str	r3, [r7, #20]
 8001d0e:	e009      	b.n	8001d24 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001d10:	68bb      	ldr	r3, [r7, #8]
 8001d12:	1c5a      	adds	r2, r3, #1
 8001d14:	60ba      	str	r2, [r7, #8]
 8001d16:	781b      	ldrb	r3, [r3, #0]
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d1e:	697b      	ldr	r3, [r7, #20]
 8001d20:	3301      	adds	r3, #1
 8001d22:	617b      	str	r3, [r7, #20]
 8001d24:	697a      	ldr	r2, [r7, #20]
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	429a      	cmp	r2, r3
 8001d2a:	dbf1      	blt.n	8001d10 <_write+0x12>
  }
  return len;
 8001d2c:	687b      	ldr	r3, [r7, #4]
}
 8001d2e:	4618      	mov	r0, r3
 8001d30:	3718      	adds	r7, #24
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}

08001d36 <_close>:

int _close(int file)
{
 8001d36:	b480      	push	{r7}
 8001d38:	b083      	sub	sp, #12
 8001d3a:	af00      	add	r7, sp, #0
 8001d3c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d3e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d42:	4618      	mov	r0, r3
 8001d44:	370c      	adds	r7, #12
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr

08001d4e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d4e:	b480      	push	{r7}
 8001d50:	b083      	sub	sp, #12
 8001d52:	af00      	add	r7, sp, #0
 8001d54:	6078      	str	r0, [r7, #4]
 8001d56:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d5e:	605a      	str	r2, [r3, #4]
  return 0;
 8001d60:	2300      	movs	r3, #0
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	370c      	adds	r7, #12
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr

08001d6e <_isatty>:

int _isatty(int file)
{
 8001d6e:	b480      	push	{r7}
 8001d70:	b083      	sub	sp, #12
 8001d72:	af00      	add	r7, sp, #0
 8001d74:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d76:	2301      	movs	r3, #1
}
 8001d78:	4618      	mov	r0, r3
 8001d7a:	370c      	adds	r7, #12
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr

08001d84 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b085      	sub	sp, #20
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	60f8      	str	r0, [r7, #12]
 8001d8c:	60b9      	str	r1, [r7, #8]
 8001d8e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d90:	2300      	movs	r3, #0
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	3714      	adds	r7, #20
 8001d96:	46bd      	mov	sp, r7
 8001d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9c:	4770      	bx	lr
	...

08001da0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b086      	sub	sp, #24
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001da8:	4a14      	ldr	r2, [pc, #80]	; (8001dfc <_sbrk+0x5c>)
 8001daa:	4b15      	ldr	r3, [pc, #84]	; (8001e00 <_sbrk+0x60>)
 8001dac:	1ad3      	subs	r3, r2, r3
 8001dae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001db4:	4b13      	ldr	r3, [pc, #76]	; (8001e04 <_sbrk+0x64>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d102      	bne.n	8001dc2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001dbc:	4b11      	ldr	r3, [pc, #68]	; (8001e04 <_sbrk+0x64>)
 8001dbe:	4a12      	ldr	r2, [pc, #72]	; (8001e08 <_sbrk+0x68>)
 8001dc0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001dc2:	4b10      	ldr	r3, [pc, #64]	; (8001e04 <_sbrk+0x64>)
 8001dc4:	681a      	ldr	r2, [r3, #0]
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	4413      	add	r3, r2
 8001dca:	693a      	ldr	r2, [r7, #16]
 8001dcc:	429a      	cmp	r2, r3
 8001dce:	d207      	bcs.n	8001de0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001dd0:	f004 f9b0 	bl	8006134 <__errno>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	220c      	movs	r2, #12
 8001dd8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001dda:	f04f 33ff 	mov.w	r3, #4294967295
 8001dde:	e009      	b.n	8001df4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001de0:	4b08      	ldr	r3, [pc, #32]	; (8001e04 <_sbrk+0x64>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001de6:	4b07      	ldr	r3, [pc, #28]	; (8001e04 <_sbrk+0x64>)
 8001de8:	681a      	ldr	r2, [r3, #0]
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	4413      	add	r3, r2
 8001dee:	4a05      	ldr	r2, [pc, #20]	; (8001e04 <_sbrk+0x64>)
 8001df0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001df2:	68fb      	ldr	r3, [r7, #12]
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	3718      	adds	r7, #24
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	20020000 	.word	0x20020000
 8001e00:	00000400 	.word	0x00000400
 8001e04:	2000028c 	.word	0x2000028c
 8001e08:	200008e8 	.word	0x200008e8

08001e0c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e10:	4b06      	ldr	r3, [pc, #24]	; (8001e2c <SystemInit+0x20>)
 8001e12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e16:	4a05      	ldr	r2, [pc, #20]	; (8001e2c <SystemInit+0x20>)
 8001e18:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e1c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e20:	bf00      	nop
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr
 8001e2a:	bf00      	nop
 8001e2c:	e000ed00 	.word	0xe000ed00

08001e30 <init_waves>:
//

#include "../../Inc/init.h"
#include "../../Inc/waves.h"

void init_waves(unsigned int amplitude){
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b082      	sub	sp, #8
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
    calcsin(amplitude);
 8001e38:	6878      	ldr	r0, [r7, #4]
 8001e3a:	f000 f80d 	bl	8001e58 <calcsin>
    calcsaw(amplitude);
 8001e3e:	6878      	ldr	r0, [r7, #4]
 8001e40:	f000 f878 	bl	8001f34 <calcsaw>
    calctri(amplitude);
 8001e44:	6878      	ldr	r0, [r7, #4]
 8001e46:	f000 f8b1 	bl	8001fac <calctri>
    calcsquare(amplitude);
 8001e4a:	6878      	ldr	r0, [r7, #4]
 8001e4c:	f000 f918 	bl	8002080 <calcsquare>
}
 8001e50:	bf00      	nop
 8001e52:	3708      	adds	r7, #8
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}

08001e58 <calcsin>:
unsigned int square_val[N_SAMPLES];
unsigned int empty[N_SAMPLES] = {0};


void calcsin (unsigned int amplitude)
{
 8001e58:	b5b0      	push	{r4, r5, r7, lr}
 8001e5a:	b084      	sub	sp, #16
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
    for (int i=0; i<N_SAMPLES; i++)
 8001e60:	2300      	movs	r3, #0
 8001e62:	60fb      	str	r3, [r7, #12]
 8001e64:	e04f      	b.n	8001f06 <calcsin+0xae>
    {
        sine_val[i] = ((float)amplitude/255)*((sin(i*2*PI/N_SAMPLES) + 1)*(4096/2));
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	ee07 3a90 	vmov	s15, r3
 8001e6c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e70:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8001f20 <calcsin+0xc8>
 8001e74:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001e78:	ee16 0a90 	vmov	r0, s13
 8001e7c:	f7fe fb5c 	bl	8000538 <__aeabi_f2d>
 8001e80:	4604      	mov	r4, r0
 8001e82:	460d      	mov	r5, r1
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	005b      	lsls	r3, r3, #1
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f7fe fb43 	bl	8000514 <__aeabi_i2d>
 8001e8e:	a322      	add	r3, pc, #136	; (adr r3, 8001f18 <calcsin+0xc0>)
 8001e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e94:	f7fe fba8 	bl	80005e8 <__aeabi_dmul>
 8001e98:	4602      	mov	r2, r0
 8001e9a:	460b      	mov	r3, r1
 8001e9c:	4610      	mov	r0, r2
 8001e9e:	4619      	mov	r1, r3
 8001ea0:	f04f 0200 	mov.w	r2, #0
 8001ea4:	4b1f      	ldr	r3, [pc, #124]	; (8001f24 <calcsin+0xcc>)
 8001ea6:	f7fe fcc9 	bl	800083c <__aeabi_ddiv>
 8001eaa:	4602      	mov	r2, r0
 8001eac:	460b      	mov	r3, r1
 8001eae:	ec43 2b17 	vmov	d7, r2, r3
 8001eb2:	eeb0 0a47 	vmov.f32	s0, s14
 8001eb6:	eef0 0a67 	vmov.f32	s1, s15
 8001eba:	f005 fa01 	bl	80072c0 <sin>
 8001ebe:	ec51 0b10 	vmov	r0, r1, d0
 8001ec2:	f04f 0200 	mov.w	r2, #0
 8001ec6:	4b18      	ldr	r3, [pc, #96]	; (8001f28 <calcsin+0xd0>)
 8001ec8:	f7fe f9d8 	bl	800027c <__adddf3>
 8001ecc:	4602      	mov	r2, r0
 8001ece:	460b      	mov	r3, r1
 8001ed0:	4610      	mov	r0, r2
 8001ed2:	4619      	mov	r1, r3
 8001ed4:	f04f 0200 	mov.w	r2, #0
 8001ed8:	4b14      	ldr	r3, [pc, #80]	; (8001f2c <calcsin+0xd4>)
 8001eda:	f7fe fb85 	bl	80005e8 <__aeabi_dmul>
 8001ede:	4602      	mov	r2, r0
 8001ee0:	460b      	mov	r3, r1
 8001ee2:	4620      	mov	r0, r4
 8001ee4:	4629      	mov	r1, r5
 8001ee6:	f7fe fb7f 	bl	80005e8 <__aeabi_dmul>
 8001eea:	4602      	mov	r2, r0
 8001eec:	460b      	mov	r3, r1
 8001eee:	4610      	mov	r0, r2
 8001ef0:	4619      	mov	r1, r3
 8001ef2:	f7fe fe3b 	bl	8000b6c <__aeabi_d2uiz>
 8001ef6:	4602      	mov	r2, r0
 8001ef8:	490d      	ldr	r1, [pc, #52]	; (8001f30 <calcsin+0xd8>)
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (int i=0; i<N_SAMPLES; i++)
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	3301      	adds	r3, #1
 8001f04:	60fb      	str	r3, [r7, #12]
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	2b63      	cmp	r3, #99	; 0x63
 8001f0a:	ddac      	ble.n	8001e66 <calcsin+0xe>
    }
}
 8001f0c:	bf00      	nop
 8001f0e:	bf00      	nop
 8001f10:	3710      	adds	r7, #16
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bdb0      	pop	{r4, r5, r7, pc}
 8001f16:	bf00      	nop
 8001f18:	4d12d84a 	.word	0x4d12d84a
 8001f1c:	400921fb 	.word	0x400921fb
 8001f20:	437f0000 	.word	0x437f0000
 8001f24:	40590000 	.word	0x40590000
 8001f28:	3ff00000 	.word	0x3ff00000
 8001f2c:	40a00000 	.word	0x40a00000
 8001f30:	20000290 	.word	0x20000290

08001f34 <calcsaw>:

void calcsaw (unsigned int amplitude)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b085      	sub	sp, #20
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
    for (int j=0; j<N_SAMPLES; j++)
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	60fb      	str	r3, [r7, #12]
 8001f40:	e022      	b.n	8001f88 <calcsaw+0x54>
    {
        saw_val[j] = ((float)amplitude/255)*((float)j/N_SAMPLES)*(4096);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	ee07 3a90 	vmov	s15, r3
 8001f48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f4c:	eddf 6a13 	vldr	s13, [pc, #76]	; 8001f9c <calcsaw+0x68>
 8001f50:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	ee07 3a90 	vmov	s15, r3
 8001f5a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001f5e:	ed9f 6a10 	vldr	s12, [pc, #64]	; 8001fa0 <calcsaw+0x6c>
 8001f62:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001f66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f6a:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8001fa4 <calcsaw+0x70>
 8001f6e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f72:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f76:	ee17 1a90 	vmov	r1, s15
 8001f7a:	4a0b      	ldr	r2, [pc, #44]	; (8001fa8 <calcsaw+0x74>)
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int j=0; j<N_SAMPLES; j++)
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	3301      	adds	r3, #1
 8001f86:	60fb      	str	r3, [r7, #12]
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	2b63      	cmp	r3, #99	; 0x63
 8001f8c:	ddd9      	ble.n	8001f42 <calcsaw+0xe>
    }
}
 8001f8e:	bf00      	nop
 8001f90:	bf00      	nop
 8001f92:	3714      	adds	r7, #20
 8001f94:	46bd      	mov	sp, r7
 8001f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9a:	4770      	bx	lr
 8001f9c:	437f0000 	.word	0x437f0000
 8001fa0:	42c80000 	.word	0x42c80000
 8001fa4:	45800000 	.word	0x45800000
 8001fa8:	20000420 	.word	0x20000420

08001fac <calctri>:

void calctri (unsigned int amplitude)
{
 8001fac:	b480      	push	{r7}
 8001fae:	b085      	sub	sp, #20
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
    for (int k=0; k<N_SAMPLES/2; k++)
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	60fb      	str	r3, [r7, #12]
 8001fb8:	e022      	b.n	8002000 <calctri+0x54>
    {
        tri_val[k] = ((float)amplitude/255)*((float)k/(N_SAMPLES/2))*(4095);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	ee07 3a90 	vmov	s15, r3
 8001fc0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001fc4:	eddf 6a2a 	vldr	s13, [pc, #168]	; 8002070 <calctri+0xc4>
 8001fc8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	ee07 3a90 	vmov	s15, r3
 8001fd2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001fd6:	ed9f 6a27 	vldr	s12, [pc, #156]	; 8002074 <calctri+0xc8>
 8001fda:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001fde:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fe2:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8002078 <calctri+0xcc>
 8001fe6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001fee:	ee17 1a90 	vmov	r1, s15
 8001ff2:	4a22      	ldr	r2, [pc, #136]	; (800207c <calctri+0xd0>)
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int k=0; k<N_SAMPLES/2; k++)
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	3301      	adds	r3, #1
 8001ffe:	60fb      	str	r3, [r7, #12]
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	2b31      	cmp	r3, #49	; 0x31
 8002004:	ddd9      	ble.n	8001fba <calctri+0xe>
    }
    for (int k=N_SAMPLES/2; k<N_SAMPLES; k++)
 8002006:	2332      	movs	r3, #50	; 0x32
 8002008:	60bb      	str	r3, [r7, #8]
 800200a:	e027      	b.n	800205c <calctri+0xb0>
    {
        tri_val[k] = ((float)amplitude/255)*(1-((float)(k-(N_SAMPLES/2)))/(N_SAMPLES/2))*(4095);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	ee07 3a90 	vmov	s15, r3
 8002012:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002016:	eddf 6a16 	vldr	s13, [pc, #88]	; 8002070 <calctri+0xc4>
 800201a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800201e:	68bb      	ldr	r3, [r7, #8]
 8002020:	3b32      	subs	r3, #50	; 0x32
 8002022:	ee07 3a90 	vmov	s15, r3
 8002026:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800202a:	ed9f 6a12 	vldr	s12, [pc, #72]	; 8002074 <calctri+0xc8>
 800202e:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002032:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002036:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800203a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800203e:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8002078 <calctri+0xcc>
 8002042:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002046:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800204a:	ee17 1a90 	vmov	r1, s15
 800204e:	4a0b      	ldr	r2, [pc, #44]	; (800207c <calctri+0xd0>)
 8002050:	68bb      	ldr	r3, [r7, #8]
 8002052:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int k=N_SAMPLES/2; k<N_SAMPLES; k++)
 8002056:	68bb      	ldr	r3, [r7, #8]
 8002058:	3301      	adds	r3, #1
 800205a:	60bb      	str	r3, [r7, #8]
 800205c:	68bb      	ldr	r3, [r7, #8]
 800205e:	2b63      	cmp	r3, #99	; 0x63
 8002060:	ddd4      	ble.n	800200c <calctri+0x60>
    }
}
 8002062:	bf00      	nop
 8002064:	bf00      	nop
 8002066:	3714      	adds	r7, #20
 8002068:	46bd      	mov	sp, r7
 800206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206e:	4770      	bx	lr
 8002070:	437f0000 	.word	0x437f0000
 8002074:	42480000 	.word	0x42480000
 8002078:	457ff000 	.word	0x457ff000
 800207c:	200005b0 	.word	0x200005b0

08002080 <calcsquare>:

void calcsquare (unsigned int amplitude)
{
 8002080:	b480      	push	{r7}
 8002082:	b085      	sub	sp, #20
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
    for (int h=0; h<N_SAMPLES/2; h++)
 8002088:	2300      	movs	r3, #0
 800208a:	60fb      	str	r3, [r7, #12]
 800208c:	e017      	b.n	80020be <calcsquare+0x3e>
    {
        square_val[h] = ((float)amplitude/255)*4095;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	ee07 3a90 	vmov	s15, r3
 8002094:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002098:	eddf 6a15 	vldr	s13, [pc, #84]	; 80020f0 <calcsquare+0x70>
 800209c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020a0:	ed9f 7a14 	vldr	s14, [pc, #80]	; 80020f4 <calcsquare+0x74>
 80020a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80020ac:	ee17 1a90 	vmov	r1, s15
 80020b0:	4a11      	ldr	r2, [pc, #68]	; (80020f8 <calcsquare+0x78>)
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int h=0; h<N_SAMPLES/2; h++)
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	3301      	adds	r3, #1
 80020bc:	60fb      	str	r3, [r7, #12]
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	2b31      	cmp	r3, #49	; 0x31
 80020c2:	dde4      	ble.n	800208e <calcsquare+0xe>
    }
    for (int h=N_SAMPLES/2; h<N_SAMPLES; h++)
 80020c4:	2332      	movs	r3, #50	; 0x32
 80020c6:	60bb      	str	r3, [r7, #8]
 80020c8:	e007      	b.n	80020da <calcsquare+0x5a>
    {
        square_val[h] = 0;
 80020ca:	4a0b      	ldr	r2, [pc, #44]	; (80020f8 <calcsquare+0x78>)
 80020cc:	68bb      	ldr	r3, [r7, #8]
 80020ce:	2100      	movs	r1, #0
 80020d0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int h=N_SAMPLES/2; h<N_SAMPLES; h++)
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	3301      	adds	r3, #1
 80020d8:	60bb      	str	r3, [r7, #8]
 80020da:	68bb      	ldr	r3, [r7, #8]
 80020dc:	2b63      	cmp	r3, #99	; 0x63
 80020de:	ddf4      	ble.n	80020ca <calcsquare+0x4a>
    }
}
 80020e0:	bf00      	nop
 80020e2:	bf00      	nop
 80020e4:	3714      	adds	r7, #20
 80020e6:	46bd      	mov	sp, r7
 80020e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ec:	4770      	bx	lr
 80020ee:	bf00      	nop
 80020f0:	437f0000 	.word	0x437f0000
 80020f4:	457ff000 	.word	0x457ff000
 80020f8:	20000740 	.word	0x20000740

080020fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80020fc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002134 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002100:	480d      	ldr	r0, [pc, #52]	; (8002138 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002102:	490e      	ldr	r1, [pc, #56]	; (800213c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002104:	4a0e      	ldr	r2, [pc, #56]	; (8002140 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002106:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002108:	e002      	b.n	8002110 <LoopCopyDataInit>

0800210a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800210a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800210c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800210e:	3304      	adds	r3, #4

08002110 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002110:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002112:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002114:	d3f9      	bcc.n	800210a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002116:	4a0b      	ldr	r2, [pc, #44]	; (8002144 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002118:	4c0b      	ldr	r4, [pc, #44]	; (8002148 <LoopFillZerobss+0x26>)
  movs r3, #0
 800211a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800211c:	e001      	b.n	8002122 <LoopFillZerobss>

0800211e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800211e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002120:	3204      	adds	r2, #4

08002122 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002122:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002124:	d3fb      	bcc.n	800211e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002126:	f7ff fe71 	bl	8001e0c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800212a:	f004 f809 	bl	8006140 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800212e:	f7fe ff79 	bl	8001024 <main>
  bx  lr    
 8002132:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002134:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002138:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800213c:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8002140:	080086d0 	.word	0x080086d0
  ldr r2, =_sbss
 8002144:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8002148:	200008e4 	.word	0x200008e4

0800214c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800214c:	e7fe      	b.n	800214c <ADC_IRQHandler>
	...

08002150 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002154:	4b0e      	ldr	r3, [pc, #56]	; (8002190 <HAL_Init+0x40>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a0d      	ldr	r2, [pc, #52]	; (8002190 <HAL_Init+0x40>)
 800215a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800215e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002160:	4b0b      	ldr	r3, [pc, #44]	; (8002190 <HAL_Init+0x40>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4a0a      	ldr	r2, [pc, #40]	; (8002190 <HAL_Init+0x40>)
 8002166:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800216a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800216c:	4b08      	ldr	r3, [pc, #32]	; (8002190 <HAL_Init+0x40>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a07      	ldr	r2, [pc, #28]	; (8002190 <HAL_Init+0x40>)
 8002172:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002176:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002178:	2003      	movs	r0, #3
 800217a:	f000 f94f 	bl	800241c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800217e:	200f      	movs	r0, #15
 8002180:	f000 f808 	bl	8002194 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002184:	f7ff fa82 	bl	800168c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002188:	2300      	movs	r3, #0
}
 800218a:	4618      	mov	r0, r3
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	40023c00 	.word	0x40023c00

08002194 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b082      	sub	sp, #8
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800219c:	4b12      	ldr	r3, [pc, #72]	; (80021e8 <HAL_InitTick+0x54>)
 800219e:	681a      	ldr	r2, [r3, #0]
 80021a0:	4b12      	ldr	r3, [pc, #72]	; (80021ec <HAL_InitTick+0x58>)
 80021a2:	781b      	ldrb	r3, [r3, #0]
 80021a4:	4619      	mov	r1, r3
 80021a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80021aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80021ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80021b2:	4618      	mov	r0, r3
 80021b4:	f000 f967 	bl	8002486 <HAL_SYSTICK_Config>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d001      	beq.n	80021c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80021be:	2301      	movs	r3, #1
 80021c0:	e00e      	b.n	80021e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2b0f      	cmp	r3, #15
 80021c6:	d80a      	bhi.n	80021de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021c8:	2200      	movs	r2, #0
 80021ca:	6879      	ldr	r1, [r7, #4]
 80021cc:	f04f 30ff 	mov.w	r0, #4294967295
 80021d0:	f000 f92f 	bl	8002432 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80021d4:	4a06      	ldr	r2, [pc, #24]	; (80021f0 <HAL_InitTick+0x5c>)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80021da:	2300      	movs	r3, #0
 80021dc:	e000      	b.n	80021e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80021de:	2301      	movs	r3, #1
}
 80021e0:	4618      	mov	r0, r3
 80021e2:	3708      	adds	r7, #8
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bd80      	pop	{r7, pc}
 80021e8:	20000008 	.word	0x20000008
 80021ec:	20000010 	.word	0x20000010
 80021f0:	2000000c 	.word	0x2000000c

080021f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021f4:	b480      	push	{r7}
 80021f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021f8:	4b06      	ldr	r3, [pc, #24]	; (8002214 <HAL_IncTick+0x20>)
 80021fa:	781b      	ldrb	r3, [r3, #0]
 80021fc:	461a      	mov	r2, r3
 80021fe:	4b06      	ldr	r3, [pc, #24]	; (8002218 <HAL_IncTick+0x24>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4413      	add	r3, r2
 8002204:	4a04      	ldr	r2, [pc, #16]	; (8002218 <HAL_IncTick+0x24>)
 8002206:	6013      	str	r3, [r2, #0]
}
 8002208:	bf00      	nop
 800220a:	46bd      	mov	sp, r7
 800220c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002210:	4770      	bx	lr
 8002212:	bf00      	nop
 8002214:	20000010 	.word	0x20000010
 8002218:	200008d0 	.word	0x200008d0

0800221c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800221c:	b480      	push	{r7}
 800221e:	af00      	add	r7, sp, #0
  return uwTick;
 8002220:	4b03      	ldr	r3, [pc, #12]	; (8002230 <HAL_GetTick+0x14>)
 8002222:	681b      	ldr	r3, [r3, #0]
}
 8002224:	4618      	mov	r0, r3
 8002226:	46bd      	mov	sp, r7
 8002228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222c:	4770      	bx	lr
 800222e:	bf00      	nop
 8002230:	200008d0 	.word	0x200008d0

08002234 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b084      	sub	sp, #16
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800223c:	f7ff ffee 	bl	800221c <HAL_GetTick>
 8002240:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	f1b3 3fff 	cmp.w	r3, #4294967295
 800224c:	d005      	beq.n	800225a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800224e:	4b0a      	ldr	r3, [pc, #40]	; (8002278 <HAL_Delay+0x44>)
 8002250:	781b      	ldrb	r3, [r3, #0]
 8002252:	461a      	mov	r2, r3
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	4413      	add	r3, r2
 8002258:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800225a:	bf00      	nop
 800225c:	f7ff ffde 	bl	800221c <HAL_GetTick>
 8002260:	4602      	mov	r2, r0
 8002262:	68bb      	ldr	r3, [r7, #8]
 8002264:	1ad3      	subs	r3, r2, r3
 8002266:	68fa      	ldr	r2, [r7, #12]
 8002268:	429a      	cmp	r2, r3
 800226a:	d8f7      	bhi.n	800225c <HAL_Delay+0x28>
  {
  }
}
 800226c:	bf00      	nop
 800226e:	bf00      	nop
 8002270:	3710      	adds	r7, #16
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	20000010 	.word	0x20000010

0800227c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800227c:	b480      	push	{r7}
 800227e:	b085      	sub	sp, #20
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	f003 0307 	and.w	r3, r3, #7
 800228a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800228c:	4b0c      	ldr	r3, [pc, #48]	; (80022c0 <__NVIC_SetPriorityGrouping+0x44>)
 800228e:	68db      	ldr	r3, [r3, #12]
 8002290:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002292:	68ba      	ldr	r2, [r7, #8]
 8002294:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002298:	4013      	ands	r3, r2
 800229a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022a0:	68bb      	ldr	r3, [r7, #8]
 80022a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80022a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022ae:	4a04      	ldr	r2, [pc, #16]	; (80022c0 <__NVIC_SetPriorityGrouping+0x44>)
 80022b0:	68bb      	ldr	r3, [r7, #8]
 80022b2:	60d3      	str	r3, [r2, #12]
}
 80022b4:	bf00      	nop
 80022b6:	3714      	adds	r7, #20
 80022b8:	46bd      	mov	sp, r7
 80022ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022be:	4770      	bx	lr
 80022c0:	e000ed00 	.word	0xe000ed00

080022c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022c4:	b480      	push	{r7}
 80022c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022c8:	4b04      	ldr	r3, [pc, #16]	; (80022dc <__NVIC_GetPriorityGrouping+0x18>)
 80022ca:	68db      	ldr	r3, [r3, #12]
 80022cc:	0a1b      	lsrs	r3, r3, #8
 80022ce:	f003 0307 	and.w	r3, r3, #7
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	46bd      	mov	sp, r7
 80022d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022da:	4770      	bx	lr
 80022dc:	e000ed00 	.word	0xe000ed00

080022e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022e0:	b480      	push	{r7}
 80022e2:	b083      	sub	sp, #12
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	4603      	mov	r3, r0
 80022e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	db0b      	blt.n	800230a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022f2:	79fb      	ldrb	r3, [r7, #7]
 80022f4:	f003 021f 	and.w	r2, r3, #31
 80022f8:	4907      	ldr	r1, [pc, #28]	; (8002318 <__NVIC_EnableIRQ+0x38>)
 80022fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022fe:	095b      	lsrs	r3, r3, #5
 8002300:	2001      	movs	r0, #1
 8002302:	fa00 f202 	lsl.w	r2, r0, r2
 8002306:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800230a:	bf00      	nop
 800230c:	370c      	adds	r7, #12
 800230e:	46bd      	mov	sp, r7
 8002310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002314:	4770      	bx	lr
 8002316:	bf00      	nop
 8002318:	e000e100 	.word	0xe000e100

0800231c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800231c:	b480      	push	{r7}
 800231e:	b083      	sub	sp, #12
 8002320:	af00      	add	r7, sp, #0
 8002322:	4603      	mov	r3, r0
 8002324:	6039      	str	r1, [r7, #0]
 8002326:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002328:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800232c:	2b00      	cmp	r3, #0
 800232e:	db0a      	blt.n	8002346 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	b2da      	uxtb	r2, r3
 8002334:	490c      	ldr	r1, [pc, #48]	; (8002368 <__NVIC_SetPriority+0x4c>)
 8002336:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800233a:	0112      	lsls	r2, r2, #4
 800233c:	b2d2      	uxtb	r2, r2
 800233e:	440b      	add	r3, r1
 8002340:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002344:	e00a      	b.n	800235c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	b2da      	uxtb	r2, r3
 800234a:	4908      	ldr	r1, [pc, #32]	; (800236c <__NVIC_SetPriority+0x50>)
 800234c:	79fb      	ldrb	r3, [r7, #7]
 800234e:	f003 030f 	and.w	r3, r3, #15
 8002352:	3b04      	subs	r3, #4
 8002354:	0112      	lsls	r2, r2, #4
 8002356:	b2d2      	uxtb	r2, r2
 8002358:	440b      	add	r3, r1
 800235a:	761a      	strb	r2, [r3, #24]
}
 800235c:	bf00      	nop
 800235e:	370c      	adds	r7, #12
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr
 8002368:	e000e100 	.word	0xe000e100
 800236c:	e000ed00 	.word	0xe000ed00

08002370 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002370:	b480      	push	{r7}
 8002372:	b089      	sub	sp, #36	; 0x24
 8002374:	af00      	add	r7, sp, #0
 8002376:	60f8      	str	r0, [r7, #12]
 8002378:	60b9      	str	r1, [r7, #8]
 800237a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	f003 0307 	and.w	r3, r3, #7
 8002382:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002384:	69fb      	ldr	r3, [r7, #28]
 8002386:	f1c3 0307 	rsb	r3, r3, #7
 800238a:	2b04      	cmp	r3, #4
 800238c:	bf28      	it	cs
 800238e:	2304      	movcs	r3, #4
 8002390:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002392:	69fb      	ldr	r3, [r7, #28]
 8002394:	3304      	adds	r3, #4
 8002396:	2b06      	cmp	r3, #6
 8002398:	d902      	bls.n	80023a0 <NVIC_EncodePriority+0x30>
 800239a:	69fb      	ldr	r3, [r7, #28]
 800239c:	3b03      	subs	r3, #3
 800239e:	e000      	b.n	80023a2 <NVIC_EncodePriority+0x32>
 80023a0:	2300      	movs	r3, #0
 80023a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023a4:	f04f 32ff 	mov.w	r2, #4294967295
 80023a8:	69bb      	ldr	r3, [r7, #24]
 80023aa:	fa02 f303 	lsl.w	r3, r2, r3
 80023ae:	43da      	mvns	r2, r3
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	401a      	ands	r2, r3
 80023b4:	697b      	ldr	r3, [r7, #20]
 80023b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023b8:	f04f 31ff 	mov.w	r1, #4294967295
 80023bc:	697b      	ldr	r3, [r7, #20]
 80023be:	fa01 f303 	lsl.w	r3, r1, r3
 80023c2:	43d9      	mvns	r1, r3
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023c8:	4313      	orrs	r3, r2
         );
}
 80023ca:	4618      	mov	r0, r3
 80023cc:	3724      	adds	r7, #36	; 0x24
 80023ce:	46bd      	mov	sp, r7
 80023d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d4:	4770      	bx	lr
	...

080023d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b082      	sub	sp, #8
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	3b01      	subs	r3, #1
 80023e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80023e8:	d301      	bcc.n	80023ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023ea:	2301      	movs	r3, #1
 80023ec:	e00f      	b.n	800240e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023ee:	4a0a      	ldr	r2, [pc, #40]	; (8002418 <SysTick_Config+0x40>)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	3b01      	subs	r3, #1
 80023f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023f6:	210f      	movs	r1, #15
 80023f8:	f04f 30ff 	mov.w	r0, #4294967295
 80023fc:	f7ff ff8e 	bl	800231c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002400:	4b05      	ldr	r3, [pc, #20]	; (8002418 <SysTick_Config+0x40>)
 8002402:	2200      	movs	r2, #0
 8002404:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002406:	4b04      	ldr	r3, [pc, #16]	; (8002418 <SysTick_Config+0x40>)
 8002408:	2207      	movs	r2, #7
 800240a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800240c:	2300      	movs	r3, #0
}
 800240e:	4618      	mov	r0, r3
 8002410:	3708      	adds	r7, #8
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	e000e010 	.word	0xe000e010

0800241c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b082      	sub	sp, #8
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002424:	6878      	ldr	r0, [r7, #4]
 8002426:	f7ff ff29 	bl	800227c <__NVIC_SetPriorityGrouping>
}
 800242a:	bf00      	nop
 800242c:	3708      	adds	r7, #8
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}

08002432 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002432:	b580      	push	{r7, lr}
 8002434:	b086      	sub	sp, #24
 8002436:	af00      	add	r7, sp, #0
 8002438:	4603      	mov	r3, r0
 800243a:	60b9      	str	r1, [r7, #8]
 800243c:	607a      	str	r2, [r7, #4]
 800243e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002440:	2300      	movs	r3, #0
 8002442:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002444:	f7ff ff3e 	bl	80022c4 <__NVIC_GetPriorityGrouping>
 8002448:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800244a:	687a      	ldr	r2, [r7, #4]
 800244c:	68b9      	ldr	r1, [r7, #8]
 800244e:	6978      	ldr	r0, [r7, #20]
 8002450:	f7ff ff8e 	bl	8002370 <NVIC_EncodePriority>
 8002454:	4602      	mov	r2, r0
 8002456:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800245a:	4611      	mov	r1, r2
 800245c:	4618      	mov	r0, r3
 800245e:	f7ff ff5d 	bl	800231c <__NVIC_SetPriority>
}
 8002462:	bf00      	nop
 8002464:	3718      	adds	r7, #24
 8002466:	46bd      	mov	sp, r7
 8002468:	bd80      	pop	{r7, pc}

0800246a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800246a:	b580      	push	{r7, lr}
 800246c:	b082      	sub	sp, #8
 800246e:	af00      	add	r7, sp, #0
 8002470:	4603      	mov	r3, r0
 8002472:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002474:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002478:	4618      	mov	r0, r3
 800247a:	f7ff ff31 	bl	80022e0 <__NVIC_EnableIRQ>
}
 800247e:	bf00      	nop
 8002480:	3708      	adds	r7, #8
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}

08002486 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002486:	b580      	push	{r7, lr}
 8002488:	b082      	sub	sp, #8
 800248a:	af00      	add	r7, sp, #0
 800248c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800248e:	6878      	ldr	r0, [r7, #4]
 8002490:	f7ff ffa2 	bl	80023d8 <SysTick_Config>
 8002494:	4603      	mov	r3, r0
}
 8002496:	4618      	mov	r0, r3
 8002498:	3708      	adds	r7, #8
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}

0800249e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800249e:	b580      	push	{r7, lr}
 80024a0:	b082      	sub	sp, #8
 80024a2:	af00      	add	r7, sp, #0
 80024a4:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d101      	bne.n	80024b0 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80024ac:	2301      	movs	r3, #1
 80024ae:	e014      	b.n	80024da <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	791b      	ldrb	r3, [r3, #4]
 80024b4:	b2db      	uxtb	r3, r3
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d105      	bne.n	80024c6 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2200      	movs	r2, #0
 80024be:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80024c0:	6878      	ldr	r0, [r7, #4]
 80024c2:	f7ff f911 	bl	80016e8 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2202      	movs	r2, #2
 80024ca:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2200      	movs	r2, #0
 80024d0:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2201      	movs	r2, #1
 80024d6:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80024d8:	2300      	movs	r3, #0
}
 80024da:	4618      	mov	r0, r3
 80024dc:	3708      	adds	r7, #8
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}
	...

080024e4 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b086      	sub	sp, #24
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	60f8      	str	r0, [r7, #12]
 80024ec:	60b9      	str	r1, [r7, #8]
 80024ee:	607a      	str	r2, [r7, #4]
 80024f0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80024f2:	2300      	movs	r3, #0
 80024f4:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpreg = 0U;
 80024f6:	2300      	movs	r3, #0
 80024f8:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	795b      	ldrb	r3, [r3, #5]
 80024fe:	2b01      	cmp	r3, #1
 8002500:	d101      	bne.n	8002506 <HAL_DAC_Start_DMA+0x22>
 8002502:	2302      	movs	r3, #2
 8002504:	e0ab      	b.n	800265e <HAL_DAC_Start_DMA+0x17a>
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	2201      	movs	r2, #1
 800250a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	2202      	movs	r2, #2
 8002510:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d12f      	bne.n	8002578 <HAL_DAC_Start_DMA+0x94>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	689b      	ldr	r3, [r3, #8]
 800251c:	4a52      	ldr	r2, [pc, #328]	; (8002668 <HAL_DAC_Start_DMA+0x184>)
 800251e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	689b      	ldr	r3, [r3, #8]
 8002524:	4a51      	ldr	r2, [pc, #324]	; (800266c <HAL_DAC_Start_DMA+0x188>)
 8002526:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	689b      	ldr	r3, [r3, #8]
 800252c:	4a50      	ldr	r2, [pc, #320]	; (8002670 <HAL_DAC_Start_DMA+0x18c>)
 800252e:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	681a      	ldr	r2, [r3, #0]
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800253e:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8002540:	6a3b      	ldr	r3, [r7, #32]
 8002542:	2b08      	cmp	r3, #8
 8002544:	d013      	beq.n	800256e <HAL_DAC_Start_DMA+0x8a>
 8002546:	6a3b      	ldr	r3, [r7, #32]
 8002548:	2b08      	cmp	r3, #8
 800254a:	d845      	bhi.n	80025d8 <HAL_DAC_Start_DMA+0xf4>
 800254c:	6a3b      	ldr	r3, [r7, #32]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d003      	beq.n	800255a <HAL_DAC_Start_DMA+0x76>
 8002552:	6a3b      	ldr	r3, [r7, #32]
 8002554:	2b04      	cmp	r3, #4
 8002556:	d005      	beq.n	8002564 <HAL_DAC_Start_DMA+0x80>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8002558:	e03e      	b.n	80025d8 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	3308      	adds	r3, #8
 8002560:	613b      	str	r3, [r7, #16]
        break;
 8002562:	e03c      	b.n	80025de <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	330c      	adds	r3, #12
 800256a:	613b      	str	r3, [r7, #16]
        break;
 800256c:	e037      	b.n	80025de <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	3310      	adds	r3, #16
 8002574:	613b      	str	r3, [r7, #16]
        break;
 8002576:	e032      	b.n	80025de <HAL_DAC_Start_DMA+0xfa>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	68db      	ldr	r3, [r3, #12]
 800257c:	4a3d      	ldr	r2, [pc, #244]	; (8002674 <HAL_DAC_Start_DMA+0x190>)
 800257e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	68db      	ldr	r3, [r3, #12]
 8002584:	4a3c      	ldr	r2, [pc, #240]	; (8002678 <HAL_DAC_Start_DMA+0x194>)
 8002586:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	68db      	ldr	r3, [r3, #12]
 800258c:	4a3b      	ldr	r2, [pc, #236]	; (800267c <HAL_DAC_Start_DMA+0x198>)
 800258e:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	681a      	ldr	r2, [r3, #0]
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800259e:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 80025a0:	6a3b      	ldr	r3, [r7, #32]
 80025a2:	2b08      	cmp	r3, #8
 80025a4:	d013      	beq.n	80025ce <HAL_DAC_Start_DMA+0xea>
 80025a6:	6a3b      	ldr	r3, [r7, #32]
 80025a8:	2b08      	cmp	r3, #8
 80025aa:	d817      	bhi.n	80025dc <HAL_DAC_Start_DMA+0xf8>
 80025ac:	6a3b      	ldr	r3, [r7, #32]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d003      	beq.n	80025ba <HAL_DAC_Start_DMA+0xd6>
 80025b2:	6a3b      	ldr	r3, [r7, #32]
 80025b4:	2b04      	cmp	r3, #4
 80025b6:	d005      	beq.n	80025c4 <HAL_DAC_Start_DMA+0xe0>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 80025b8:	e010      	b.n	80025dc <HAL_DAC_Start_DMA+0xf8>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	3314      	adds	r3, #20
 80025c0:	613b      	str	r3, [r7, #16]
        break;
 80025c2:	e00c      	b.n	80025de <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	3318      	adds	r3, #24
 80025ca:	613b      	str	r3, [r7, #16]
        break;
 80025cc:	e007      	b.n	80025de <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	331c      	adds	r3, #28
 80025d4:	613b      	str	r3, [r7, #16]
        break;
 80025d6:	e002      	b.n	80025de <HAL_DAC_Start_DMA+0xfa>
        break;
 80025d8:	bf00      	nop
 80025da:	e000      	b.n	80025de <HAL_DAC_Start_DMA+0xfa>
        break;
 80025dc:	bf00      	nop
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Enable the DMA Stream */
  if (Channel == DAC_CHANNEL_1)
 80025de:	68bb      	ldr	r3, [r7, #8]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d111      	bne.n	8002608 <HAL_DAC_Start_DMA+0x124>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	681a      	ldr	r2, [r3, #0]
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80025f2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	6898      	ldr	r0, [r3, #8]
 80025f8:	6879      	ldr	r1, [r7, #4]
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	693a      	ldr	r2, [r7, #16]
 80025fe:	f000 fa2d 	bl	8002a5c <HAL_DMA_Start_IT>
 8002602:	4603      	mov	r3, r0
 8002604:	75fb      	strb	r3, [r7, #23]
 8002606:	e010      	b.n	800262a <HAL_DAC_Start_DMA+0x146>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	681a      	ldr	r2, [r3, #0]
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8002616:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	68d8      	ldr	r0, [r3, #12]
 800261c:	6879      	ldr	r1, [r7, #4]
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	693a      	ldr	r2, [r7, #16]
 8002622:	f000 fa1b 	bl	8002a5c <HAL_DMA_Start_IT>
 8002626:	4603      	mov	r3, r0
 8002628:	75fb      	strb	r3, [r7, #23]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	2200      	movs	r2, #0
 800262e:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8002630:	7dfb      	ldrb	r3, [r7, #23]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d10c      	bne.n	8002650 <HAL_DAC_Start_DMA+0x16c>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	6819      	ldr	r1, [r3, #0]
 800263c:	68bb      	ldr	r3, [r7, #8]
 800263e:	f003 0310 	and.w	r3, r3, #16
 8002642:	2201      	movs	r2, #1
 8002644:	409a      	lsls	r2, r3
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	430a      	orrs	r2, r1
 800264c:	601a      	str	r2, [r3, #0]
 800264e:	e005      	b.n	800265c <HAL_DAC_Start_DMA+0x178>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	691b      	ldr	r3, [r3, #16]
 8002654:	f043 0204 	orr.w	r2, r3, #4
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 800265c:	7dfb      	ldrb	r3, [r7, #23]
}
 800265e:	4618      	mov	r0, r3
 8002660:	3718      	adds	r7, #24
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
 8002666:	bf00      	nop
 8002668:	080027eb 	.word	0x080027eb
 800266c:	0800280d 	.word	0x0800280d
 8002670:	08002829 	.word	0x08002829
 8002674:	08002893 	.word	0x08002893
 8002678:	080028b5 	.word	0x080028b5
 800267c:	080028d1 	.word	0x080028d1

08002680 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b082      	sub	sp, #8
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
 8002688:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	6819      	ldr	r1, [r3, #0]
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	f003 0310 	and.w	r3, r3, #16
 8002696:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800269a:	fa02 f303 	lsl.w	r3, r2, r3
 800269e:	43da      	mvns	r2, r3
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	400a      	ands	r2, r1
 80026a6:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	6819      	ldr	r1, [r3, #0]
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	f003 0310 	and.w	r3, r3, #16
 80026b4:	2201      	movs	r2, #1
 80026b6:	fa02 f303 	lsl.w	r3, r2, r3
 80026ba:	43da      	mvns	r2, r3
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	400a      	ands	r2, r1
 80026c2:	601a      	str	r2, [r3, #0]

  /* Disable the DMA Stream */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d10d      	bne.n	80026e6 <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	689b      	ldr	r3, [r3, #8]
 80026ce:	4618      	mov	r0, r3
 80026d0:	f000 fa1c 	bl	8002b0c <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	681a      	ldr	r2, [r3, #0]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80026e2:	601a      	str	r2, [r3, #0]
 80026e4:	e00c      	b.n	8002700 <HAL_DAC_Stop_DMA+0x80>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else /* Channel2 is used for */
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	68db      	ldr	r3, [r3, #12]
 80026ea:	4618      	mov	r0, r3
 80026ec:	f000 fa0e 	bl	8002b0c <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	681a      	ldr	r2, [r3, #0]
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 80026fe:	601a      	str	r2, [r3, #0]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2201      	movs	r2, #1
 8002704:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002706:	2300      	movs	r3, #0
}
 8002708:	4618      	mov	r0, r3
 800270a:	3708      	adds	r7, #8
 800270c:	46bd      	mov	sp, r7
 800270e:	bd80      	pop	{r7, pc}

08002710 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002710:	b480      	push	{r7}
 8002712:	b083      	sub	sp, #12
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8002718:	bf00      	nop
 800271a:	370c      	adds	r7, #12
 800271c:	46bd      	mov	sp, r7
 800271e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002722:	4770      	bx	lr

08002724 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002724:	b480      	push	{r7}
 8002726:	b083      	sub	sp, #12
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 800272c:	bf00      	nop
 800272e:	370c      	adds	r7, #12
 8002730:	46bd      	mov	sp, r7
 8002732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002736:	4770      	bx	lr

08002738 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002738:	b480      	push	{r7}
 800273a:	b083      	sub	sp, #12
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8002740:	bf00      	nop
 8002742:	370c      	adds	r7, #12
 8002744:	46bd      	mov	sp, r7
 8002746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274a:	4770      	bx	lr

0800274c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800274c:	b480      	push	{r7}
 800274e:	b087      	sub	sp, #28
 8002750:	af00      	add	r7, sp, #0
 8002752:	60f8      	str	r0, [r7, #12]
 8002754:	60b9      	str	r1, [r7, #8]
 8002756:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	795b      	ldrb	r3, [r3, #5]
 800275c:	2b01      	cmp	r3, #1
 800275e:	d101      	bne.n	8002764 <HAL_DAC_ConfigChannel+0x18>
 8002760:	2302      	movs	r3, #2
 8002762:	e03c      	b.n	80027de <HAL_DAC_ConfigChannel+0x92>
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	2201      	movs	r2, #1
 8002768:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	2202      	movs	r2, #2
 800276e:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	f003 0310 	and.w	r3, r3, #16
 800277e:	f640 72fe 	movw	r2, #4094	; 0xffe
 8002782:	fa02 f303 	lsl.w	r3, r2, r3
 8002786:	43db      	mvns	r3, r3
 8002788:	697a      	ldr	r2, [r7, #20]
 800278a:	4013      	ands	r3, r2
 800278c:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800278e:	68bb      	ldr	r3, [r7, #8]
 8002790:	681a      	ldr	r2, [r3, #0]
 8002792:	68bb      	ldr	r3, [r7, #8]
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	4313      	orrs	r3, r2
 8002798:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	f003 0310 	and.w	r3, r3, #16
 80027a0:	693a      	ldr	r2, [r7, #16]
 80027a2:	fa02 f303 	lsl.w	r3, r2, r3
 80027a6:	697a      	ldr	r2, [r7, #20]
 80027a8:	4313      	orrs	r3, r2
 80027aa:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	697a      	ldr	r2, [r7, #20]
 80027b2:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	6819      	ldr	r1, [r3, #0]
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	f003 0310 	and.w	r3, r3, #16
 80027c0:	22c0      	movs	r2, #192	; 0xc0
 80027c2:	fa02 f303 	lsl.w	r3, r2, r3
 80027c6:	43da      	mvns	r2, r3
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	400a      	ands	r2, r1
 80027ce:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	2201      	movs	r2, #1
 80027d4:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	2200      	movs	r2, #0
 80027da:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80027dc:	2300      	movs	r3, #0
}
 80027de:	4618      	mov	r0, r3
 80027e0:	371c      	adds	r7, #28
 80027e2:	46bd      	mov	sp, r7
 80027e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e8:	4770      	bx	lr

080027ea <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80027ea:	b580      	push	{r7, lr}
 80027ec:	b084      	sub	sp, #16
 80027ee:	af00      	add	r7, sp, #0
 80027f0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027f6:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 80027f8:	68f8      	ldr	r0, [r7, #12]
 80027fa:	f7ff ff89 	bl	8002710 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	2201      	movs	r2, #1
 8002802:	711a      	strb	r2, [r3, #4]
}
 8002804:	bf00      	nop
 8002806:	3710      	adds	r7, #16
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}

0800280c <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b084      	sub	sp, #16
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002818:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 800281a:	68f8      	ldr	r0, [r7, #12]
 800281c:	f7ff ff82 	bl	8002724 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002820:	bf00      	nop
 8002822:	3710      	adds	r7, #16
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}

08002828 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b084      	sub	sp, #16
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002834:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	691b      	ldr	r3, [r3, #16]
 800283a:	f043 0204 	orr.w	r2, r3, #4
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8002842:	68f8      	ldr	r0, [r7, #12]
 8002844:	f7ff ff78 	bl	8002738 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	2201      	movs	r2, #1
 800284c:	711a      	strb	r2, [r3, #4]
}
 800284e:	bf00      	nop
 8002850:	3710      	adds	r7, #16
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}

08002856 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002856:	b480      	push	{r7}
 8002858:	b083      	sub	sp, #12
 800285a:	af00      	add	r7, sp, #0
 800285c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 800285e:	bf00      	nop
 8002860:	370c      	adds	r7, #12
 8002862:	46bd      	mov	sp, r7
 8002864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002868:	4770      	bx	lr

0800286a <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800286a:	b480      	push	{r7}
 800286c:	b083      	sub	sp, #12
 800286e:	af00      	add	r7, sp, #0
 8002870:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8002872:	bf00      	nop
 8002874:	370c      	adds	r7, #12
 8002876:	46bd      	mov	sp, r7
 8002878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287c:	4770      	bx	lr

0800287e <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800287e:	b480      	push	{r7}
 8002880:	b083      	sub	sp, #12
 8002882:	af00      	add	r7, sp, #0
 8002884:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8002886:	bf00      	nop
 8002888:	370c      	adds	r7, #12
 800288a:	46bd      	mov	sp, r7
 800288c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002890:	4770      	bx	lr

08002892 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002892:	b580      	push	{r7, lr}
 8002894:	b084      	sub	sp, #16
 8002896:	af00      	add	r7, sp, #0
 8002898:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800289e:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80028a0:	68f8      	ldr	r0, [r7, #12]
 80028a2:	f7ff ffd8 	bl	8002856 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	2201      	movs	r2, #1
 80028aa:	711a      	strb	r2, [r3, #4]
}
 80028ac:	bf00      	nop
 80028ae:	3710      	adds	r7, #16
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bd80      	pop	{r7, pc}

080028b4 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b084      	sub	sp, #16
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028c0:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80028c2:	68f8      	ldr	r0, [r7, #12]
 80028c4:	f7ff ffd1 	bl	800286a <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80028c8:	bf00      	nop
 80028ca:	3710      	adds	r7, #16
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bd80      	pop	{r7, pc}

080028d0 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b084      	sub	sp, #16
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028dc:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	691b      	ldr	r3, [r3, #16]
 80028e2:	f043 0204 	orr.w	r2, r3, #4
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 80028ea:	68f8      	ldr	r0, [r7, #12]
 80028ec:	f7ff ffc7 	bl	800287e <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	2201      	movs	r2, #1
 80028f4:	711a      	strb	r2, [r3, #4]
}
 80028f6:	bf00      	nop
 80028f8:	3710      	adds	r7, #16
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}
	...

08002900 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b086      	sub	sp, #24
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002908:	2300      	movs	r3, #0
 800290a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800290c:	f7ff fc86 	bl	800221c <HAL_GetTick>
 8002910:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d101      	bne.n	800291c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002918:	2301      	movs	r3, #1
 800291a:	e099      	b.n	8002a50 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2202      	movs	r2, #2
 8002920:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2200      	movs	r2, #0
 8002928:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	681a      	ldr	r2, [r3, #0]
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f022 0201 	bic.w	r2, r2, #1
 800293a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800293c:	e00f      	b.n	800295e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800293e:	f7ff fc6d 	bl	800221c <HAL_GetTick>
 8002942:	4602      	mov	r2, r0
 8002944:	693b      	ldr	r3, [r7, #16]
 8002946:	1ad3      	subs	r3, r2, r3
 8002948:	2b05      	cmp	r3, #5
 800294a:	d908      	bls.n	800295e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2220      	movs	r2, #32
 8002950:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2203      	movs	r2, #3
 8002956:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800295a:	2303      	movs	r3, #3
 800295c:	e078      	b.n	8002a50 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f003 0301 	and.w	r3, r3, #1
 8002968:	2b00      	cmp	r3, #0
 800296a:	d1e8      	bne.n	800293e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002974:	697a      	ldr	r2, [r7, #20]
 8002976:	4b38      	ldr	r3, [pc, #224]	; (8002a58 <HAL_DMA_Init+0x158>)
 8002978:	4013      	ands	r3, r2
 800297a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	685a      	ldr	r2, [r3, #4]
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	689b      	ldr	r3, [r3, #8]
 8002984:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800298a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	691b      	ldr	r3, [r3, #16]
 8002990:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002996:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	699b      	ldr	r3, [r3, #24]
 800299c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029a2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6a1b      	ldr	r3, [r3, #32]
 80029a8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80029aa:	697a      	ldr	r2, [r7, #20]
 80029ac:	4313      	orrs	r3, r2
 80029ae:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029b4:	2b04      	cmp	r3, #4
 80029b6:	d107      	bne.n	80029c8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029c0:	4313      	orrs	r3, r2
 80029c2:	697a      	ldr	r2, [r7, #20]
 80029c4:	4313      	orrs	r3, r2
 80029c6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	697a      	ldr	r2, [r7, #20]
 80029ce:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	695b      	ldr	r3, [r3, #20]
 80029d6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80029d8:	697b      	ldr	r3, [r7, #20]
 80029da:	f023 0307 	bic.w	r3, r3, #7
 80029de:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029e4:	697a      	ldr	r2, [r7, #20]
 80029e6:	4313      	orrs	r3, r2
 80029e8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029ee:	2b04      	cmp	r3, #4
 80029f0:	d117      	bne.n	8002a22 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029f6:	697a      	ldr	r2, [r7, #20]
 80029f8:	4313      	orrs	r3, r2
 80029fa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d00e      	beq.n	8002a22 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002a04:	6878      	ldr	r0, [r7, #4]
 8002a06:	f000 fb01 	bl	800300c <DMA_CheckFifoParam>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d008      	beq.n	8002a22 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2240      	movs	r2, #64	; 0x40
 8002a14:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2201      	movs	r2, #1
 8002a1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002a1e:	2301      	movs	r3, #1
 8002a20:	e016      	b.n	8002a50 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	697a      	ldr	r2, [r7, #20]
 8002a28:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002a2a:	6878      	ldr	r0, [r7, #4]
 8002a2c:	f000 fab8 	bl	8002fa0 <DMA_CalcBaseAndBitshift>
 8002a30:	4603      	mov	r3, r0
 8002a32:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a38:	223f      	movs	r2, #63	; 0x3f
 8002a3a:	409a      	lsls	r2, r3
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2200      	movs	r2, #0
 8002a44:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2201      	movs	r2, #1
 8002a4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002a4e:	2300      	movs	r3, #0
}
 8002a50:	4618      	mov	r0, r3
 8002a52:	3718      	adds	r7, #24
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}
 8002a58:	f010803f 	.word	0xf010803f

08002a5c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b086      	sub	sp, #24
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	60f8      	str	r0, [r7, #12]
 8002a64:	60b9      	str	r1, [r7, #8]
 8002a66:	607a      	str	r2, [r7, #4]
 8002a68:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a72:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002a7a:	2b01      	cmp	r3, #1
 8002a7c:	d101      	bne.n	8002a82 <HAL_DMA_Start_IT+0x26>
 8002a7e:	2302      	movs	r3, #2
 8002a80:	e040      	b.n	8002b04 <HAL_DMA_Start_IT+0xa8>
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	2201      	movs	r2, #1
 8002a86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002a90:	b2db      	uxtb	r3, r3
 8002a92:	2b01      	cmp	r3, #1
 8002a94:	d12f      	bne.n	8002af6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	2202      	movs	r2, #2
 8002a9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	687a      	ldr	r2, [r7, #4]
 8002aa8:	68b9      	ldr	r1, [r7, #8]
 8002aaa:	68f8      	ldr	r0, [r7, #12]
 8002aac:	f000 fa4a 	bl	8002f44 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ab4:	223f      	movs	r2, #63	; 0x3f
 8002ab6:	409a      	lsls	r2, r3
 8002ab8:	693b      	ldr	r3, [r7, #16]
 8002aba:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	681a      	ldr	r2, [r3, #0]
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f042 0216 	orr.w	r2, r2, #22
 8002aca:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d007      	beq.n	8002ae4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	681a      	ldr	r2, [r3, #0]
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f042 0208 	orr.w	r2, r2, #8
 8002ae2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	681a      	ldr	r2, [r3, #0]
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f042 0201 	orr.w	r2, r2, #1
 8002af2:	601a      	str	r2, [r3, #0]
 8002af4:	e005      	b.n	8002b02 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	2200      	movs	r2, #0
 8002afa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002afe:	2302      	movs	r3, #2
 8002b00:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002b02:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	3718      	adds	r7, #24
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bd80      	pop	{r7, pc}

08002b0c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b084      	sub	sp, #16
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b18:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002b1a:	f7ff fb7f 	bl	800221c <HAL_GetTick>
 8002b1e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002b26:	b2db      	uxtb	r3, r3
 8002b28:	2b02      	cmp	r3, #2
 8002b2a:	d008      	beq.n	8002b3e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2280      	movs	r2, #128	; 0x80
 8002b30:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2200      	movs	r2, #0
 8002b36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	e052      	b.n	8002be4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	681a      	ldr	r2, [r3, #0]
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f022 0216 	bic.w	r2, r2, #22
 8002b4c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	695a      	ldr	r2, [r3, #20]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002b5c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d103      	bne.n	8002b6e <HAL_DMA_Abort+0x62>
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d007      	beq.n	8002b7e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	681a      	ldr	r2, [r3, #0]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f022 0208 	bic.w	r2, r2, #8
 8002b7c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	681a      	ldr	r2, [r3, #0]
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f022 0201 	bic.w	r2, r2, #1
 8002b8c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b8e:	e013      	b.n	8002bb8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002b90:	f7ff fb44 	bl	800221c <HAL_GetTick>
 8002b94:	4602      	mov	r2, r0
 8002b96:	68bb      	ldr	r3, [r7, #8]
 8002b98:	1ad3      	subs	r3, r2, r3
 8002b9a:	2b05      	cmp	r3, #5
 8002b9c:	d90c      	bls.n	8002bb8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2220      	movs	r2, #32
 8002ba2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2203      	movs	r2, #3
 8002ba8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2200      	movs	r2, #0
 8002bb0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002bb4:	2303      	movs	r3, #3
 8002bb6:	e015      	b.n	8002be4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f003 0301 	and.w	r3, r3, #1
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d1e4      	bne.n	8002b90 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bca:	223f      	movs	r2, #63	; 0x3f
 8002bcc:	409a      	lsls	r2, r3
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2201      	movs	r2, #1
 8002bd6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2200      	movs	r2, #0
 8002bde:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002be2:	2300      	movs	r3, #0
}
 8002be4:	4618      	mov	r0, r3
 8002be6:	3710      	adds	r7, #16
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bd80      	pop	{r7, pc}

08002bec <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002bec:	b480      	push	{r7}
 8002bee:	b083      	sub	sp, #12
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002bfa:	b2db      	uxtb	r3, r3
 8002bfc:	2b02      	cmp	r3, #2
 8002bfe:	d004      	beq.n	8002c0a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2280      	movs	r2, #128	; 0x80
 8002c04:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002c06:	2301      	movs	r3, #1
 8002c08:	e00c      	b.n	8002c24 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2205      	movs	r2, #5
 8002c0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	681a      	ldr	r2, [r3, #0]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f022 0201 	bic.w	r2, r2, #1
 8002c20:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002c22:	2300      	movs	r3, #0
}
 8002c24:	4618      	mov	r0, r3
 8002c26:	370c      	adds	r7, #12
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2e:	4770      	bx	lr

08002c30 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b086      	sub	sp, #24
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002c3c:	4b8e      	ldr	r3, [pc, #568]	; (8002e78 <HAL_DMA_IRQHandler+0x248>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a8e      	ldr	r2, [pc, #568]	; (8002e7c <HAL_DMA_IRQHandler+0x24c>)
 8002c42:	fba2 2303 	umull	r2, r3, r2, r3
 8002c46:	0a9b      	lsrs	r3, r3, #10
 8002c48:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c4e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002c50:	693b      	ldr	r3, [r7, #16]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c5a:	2208      	movs	r2, #8
 8002c5c:	409a      	lsls	r2, r3
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	4013      	ands	r3, r2
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d01a      	beq.n	8002c9c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f003 0304 	and.w	r3, r3, #4
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d013      	beq.n	8002c9c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	681a      	ldr	r2, [r3, #0]
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f022 0204 	bic.w	r2, r2, #4
 8002c82:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c88:	2208      	movs	r2, #8
 8002c8a:	409a      	lsls	r2, r3
 8002c8c:	693b      	ldr	r3, [r7, #16]
 8002c8e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c94:	f043 0201 	orr.w	r2, r3, #1
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ca0:	2201      	movs	r2, #1
 8002ca2:	409a      	lsls	r2, r3
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	4013      	ands	r3, r2
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d012      	beq.n	8002cd2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	695b      	ldr	r3, [r3, #20]
 8002cb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d00b      	beq.n	8002cd2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cbe:	2201      	movs	r2, #1
 8002cc0:	409a      	lsls	r2, r3
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cca:	f043 0202 	orr.w	r2, r3, #2
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cd6:	2204      	movs	r2, #4
 8002cd8:	409a      	lsls	r2, r3
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	4013      	ands	r3, r2
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d012      	beq.n	8002d08 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f003 0302 	and.w	r3, r3, #2
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d00b      	beq.n	8002d08 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cf4:	2204      	movs	r2, #4
 8002cf6:	409a      	lsls	r2, r3
 8002cf8:	693b      	ldr	r3, [r7, #16]
 8002cfa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d00:	f043 0204 	orr.w	r2, r3, #4
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d0c:	2210      	movs	r2, #16
 8002d0e:	409a      	lsls	r2, r3
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	4013      	ands	r3, r2
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d043      	beq.n	8002da0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f003 0308 	and.w	r3, r3, #8
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d03c      	beq.n	8002da0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d2a:	2210      	movs	r2, #16
 8002d2c:	409a      	lsls	r2, r3
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d018      	beq.n	8002d72 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d108      	bne.n	8002d60 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d024      	beq.n	8002da0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d5a:	6878      	ldr	r0, [r7, #4]
 8002d5c:	4798      	blx	r3
 8002d5e:	e01f      	b.n	8002da0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d01b      	beq.n	8002da0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d6c:	6878      	ldr	r0, [r7, #4]
 8002d6e:	4798      	blx	r3
 8002d70:	e016      	b.n	8002da0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d107      	bne.n	8002d90 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	681a      	ldr	r2, [r3, #0]
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f022 0208 	bic.w	r2, r2, #8
 8002d8e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d003      	beq.n	8002da0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d9c:	6878      	ldr	r0, [r7, #4]
 8002d9e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002da4:	2220      	movs	r2, #32
 8002da6:	409a      	lsls	r2, r3
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	4013      	ands	r3, r2
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	f000 808f 	beq.w	8002ed0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f003 0310 	and.w	r3, r3, #16
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	f000 8087 	beq.w	8002ed0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dc6:	2220      	movs	r2, #32
 8002dc8:	409a      	lsls	r2, r3
 8002dca:	693b      	ldr	r3, [r7, #16]
 8002dcc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002dd4:	b2db      	uxtb	r3, r3
 8002dd6:	2b05      	cmp	r3, #5
 8002dd8:	d136      	bne.n	8002e48 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	681a      	ldr	r2, [r3, #0]
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f022 0216 	bic.w	r2, r2, #22
 8002de8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	695a      	ldr	r2, [r3, #20]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002df8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d103      	bne.n	8002e0a <HAL_DMA_IRQHandler+0x1da>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d007      	beq.n	8002e1a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	681a      	ldr	r2, [r3, #0]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f022 0208 	bic.w	r2, r2, #8
 8002e18:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e1e:	223f      	movs	r2, #63	; 0x3f
 8002e20:	409a      	lsls	r2, r3
 8002e22:	693b      	ldr	r3, [r7, #16]
 8002e24:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2201      	movs	r2, #1
 8002e2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2200      	movs	r2, #0
 8002e32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d07e      	beq.n	8002f3c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e42:	6878      	ldr	r0, [r7, #4]
 8002e44:	4798      	blx	r3
        }
        return;
 8002e46:	e079      	b.n	8002f3c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d01d      	beq.n	8002e92 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d10d      	bne.n	8002e80 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d031      	beq.n	8002ed0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e70:	6878      	ldr	r0, [r7, #4]
 8002e72:	4798      	blx	r3
 8002e74:	e02c      	b.n	8002ed0 <HAL_DMA_IRQHandler+0x2a0>
 8002e76:	bf00      	nop
 8002e78:	20000008 	.word	0x20000008
 8002e7c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d023      	beq.n	8002ed0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e8c:	6878      	ldr	r0, [r7, #4]
 8002e8e:	4798      	blx	r3
 8002e90:	e01e      	b.n	8002ed0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d10f      	bne.n	8002ec0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	681a      	ldr	r2, [r3, #0]
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f022 0210 	bic.w	r2, r2, #16
 8002eae:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2201      	movs	r2, #1
 8002eb4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d003      	beq.n	8002ed0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ecc:	6878      	ldr	r0, [r7, #4]
 8002ece:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d032      	beq.n	8002f3e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002edc:	f003 0301 	and.w	r3, r3, #1
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d022      	beq.n	8002f2a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2205      	movs	r2, #5
 8002ee8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	681a      	ldr	r2, [r3, #0]
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f022 0201 	bic.w	r2, r2, #1
 8002efa:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002efc:	68bb      	ldr	r3, [r7, #8]
 8002efe:	3301      	adds	r3, #1
 8002f00:	60bb      	str	r3, [r7, #8]
 8002f02:	697a      	ldr	r2, [r7, #20]
 8002f04:	429a      	cmp	r2, r3
 8002f06:	d307      	bcc.n	8002f18 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f003 0301 	and.w	r3, r3, #1
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d1f2      	bne.n	8002efc <HAL_DMA_IRQHandler+0x2cc>
 8002f16:	e000      	b.n	8002f1a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002f18:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2200      	movs	r2, #0
 8002f26:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d005      	beq.n	8002f3e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f36:	6878      	ldr	r0, [r7, #4]
 8002f38:	4798      	blx	r3
 8002f3a:	e000      	b.n	8002f3e <HAL_DMA_IRQHandler+0x30e>
        return;
 8002f3c:	bf00      	nop
    }
  }
}
 8002f3e:	3718      	adds	r7, #24
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bd80      	pop	{r7, pc}

08002f44 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f44:	b480      	push	{r7}
 8002f46:	b085      	sub	sp, #20
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	60f8      	str	r0, [r7, #12]
 8002f4c:	60b9      	str	r1, [r7, #8]
 8002f4e:	607a      	str	r2, [r7, #4]
 8002f50:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	681a      	ldr	r2, [r3, #0]
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002f60:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	683a      	ldr	r2, [r7, #0]
 8002f68:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	689b      	ldr	r3, [r3, #8]
 8002f6e:	2b40      	cmp	r3, #64	; 0x40
 8002f70:	d108      	bne.n	8002f84 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	687a      	ldr	r2, [r7, #4]
 8002f78:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	68ba      	ldr	r2, [r7, #8]
 8002f80:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002f82:	e007      	b.n	8002f94 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	68ba      	ldr	r2, [r7, #8]
 8002f8a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	687a      	ldr	r2, [r7, #4]
 8002f92:	60da      	str	r2, [r3, #12]
}
 8002f94:	bf00      	nop
 8002f96:	3714      	adds	r7, #20
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9e:	4770      	bx	lr

08002fa0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b085      	sub	sp, #20
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	b2db      	uxtb	r3, r3
 8002fae:	3b10      	subs	r3, #16
 8002fb0:	4a14      	ldr	r2, [pc, #80]	; (8003004 <DMA_CalcBaseAndBitshift+0x64>)
 8002fb2:	fba2 2303 	umull	r2, r3, r2, r3
 8002fb6:	091b      	lsrs	r3, r3, #4
 8002fb8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002fba:	4a13      	ldr	r2, [pc, #76]	; (8003008 <DMA_CalcBaseAndBitshift+0x68>)
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	4413      	add	r3, r2
 8002fc0:	781b      	ldrb	r3, [r3, #0]
 8002fc2:	461a      	mov	r2, r3
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	2b03      	cmp	r3, #3
 8002fcc:	d909      	bls.n	8002fe2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002fd6:	f023 0303 	bic.w	r3, r3, #3
 8002fda:	1d1a      	adds	r2, r3, #4
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	659a      	str	r2, [r3, #88]	; 0x58
 8002fe0:	e007      	b.n	8002ff2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002fea:	f023 0303 	bic.w	r3, r3, #3
 8002fee:	687a      	ldr	r2, [r7, #4]
 8002ff0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	3714      	adds	r7, #20
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003000:	4770      	bx	lr
 8003002:	bf00      	nop
 8003004:	aaaaaaab 	.word	0xaaaaaaab
 8003008:	08008398 	.word	0x08008398

0800300c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800300c:	b480      	push	{r7}
 800300e:	b085      	sub	sp, #20
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003014:	2300      	movs	r3, #0
 8003016:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800301c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	699b      	ldr	r3, [r3, #24]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d11f      	bne.n	8003066 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003026:	68bb      	ldr	r3, [r7, #8]
 8003028:	2b03      	cmp	r3, #3
 800302a:	d856      	bhi.n	80030da <DMA_CheckFifoParam+0xce>
 800302c:	a201      	add	r2, pc, #4	; (adr r2, 8003034 <DMA_CheckFifoParam+0x28>)
 800302e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003032:	bf00      	nop
 8003034:	08003045 	.word	0x08003045
 8003038:	08003057 	.word	0x08003057
 800303c:	08003045 	.word	0x08003045
 8003040:	080030db 	.word	0x080030db
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003048:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800304c:	2b00      	cmp	r3, #0
 800304e:	d046      	beq.n	80030de <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003050:	2301      	movs	r3, #1
 8003052:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003054:	e043      	b.n	80030de <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800305a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800305e:	d140      	bne.n	80030e2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003060:	2301      	movs	r3, #1
 8003062:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003064:	e03d      	b.n	80030e2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	699b      	ldr	r3, [r3, #24]
 800306a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800306e:	d121      	bne.n	80030b4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	2b03      	cmp	r3, #3
 8003074:	d837      	bhi.n	80030e6 <DMA_CheckFifoParam+0xda>
 8003076:	a201      	add	r2, pc, #4	; (adr r2, 800307c <DMA_CheckFifoParam+0x70>)
 8003078:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800307c:	0800308d 	.word	0x0800308d
 8003080:	08003093 	.word	0x08003093
 8003084:	0800308d 	.word	0x0800308d
 8003088:	080030a5 	.word	0x080030a5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800308c:	2301      	movs	r3, #1
 800308e:	73fb      	strb	r3, [r7, #15]
      break;
 8003090:	e030      	b.n	80030f4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003096:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800309a:	2b00      	cmp	r3, #0
 800309c:	d025      	beq.n	80030ea <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800309e:	2301      	movs	r3, #1
 80030a0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030a2:	e022      	b.n	80030ea <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030a8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80030ac:	d11f      	bne.n	80030ee <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80030b2:	e01c      	b.n	80030ee <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80030b4:	68bb      	ldr	r3, [r7, #8]
 80030b6:	2b02      	cmp	r3, #2
 80030b8:	d903      	bls.n	80030c2 <DMA_CheckFifoParam+0xb6>
 80030ba:	68bb      	ldr	r3, [r7, #8]
 80030bc:	2b03      	cmp	r3, #3
 80030be:	d003      	beq.n	80030c8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80030c0:	e018      	b.n	80030f4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80030c2:	2301      	movs	r3, #1
 80030c4:	73fb      	strb	r3, [r7, #15]
      break;
 80030c6:	e015      	b.n	80030f4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030cc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d00e      	beq.n	80030f2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80030d4:	2301      	movs	r3, #1
 80030d6:	73fb      	strb	r3, [r7, #15]
      break;
 80030d8:	e00b      	b.n	80030f2 <DMA_CheckFifoParam+0xe6>
      break;
 80030da:	bf00      	nop
 80030dc:	e00a      	b.n	80030f4 <DMA_CheckFifoParam+0xe8>
      break;
 80030de:	bf00      	nop
 80030e0:	e008      	b.n	80030f4 <DMA_CheckFifoParam+0xe8>
      break;
 80030e2:	bf00      	nop
 80030e4:	e006      	b.n	80030f4 <DMA_CheckFifoParam+0xe8>
      break;
 80030e6:	bf00      	nop
 80030e8:	e004      	b.n	80030f4 <DMA_CheckFifoParam+0xe8>
      break;
 80030ea:	bf00      	nop
 80030ec:	e002      	b.n	80030f4 <DMA_CheckFifoParam+0xe8>
      break;   
 80030ee:	bf00      	nop
 80030f0:	e000      	b.n	80030f4 <DMA_CheckFifoParam+0xe8>
      break;
 80030f2:	bf00      	nop
    }
  } 
  
  return status; 
 80030f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80030f6:	4618      	mov	r0, r3
 80030f8:	3714      	adds	r7, #20
 80030fa:	46bd      	mov	sp, r7
 80030fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003100:	4770      	bx	lr
 8003102:	bf00      	nop

08003104 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003104:	b480      	push	{r7}
 8003106:	b089      	sub	sp, #36	; 0x24
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
 800310c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800310e:	2300      	movs	r3, #0
 8003110:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003112:	2300      	movs	r3, #0
 8003114:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003116:	2300      	movs	r3, #0
 8003118:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800311a:	2300      	movs	r3, #0
 800311c:	61fb      	str	r3, [r7, #28]
 800311e:	e16b      	b.n	80033f8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003120:	2201      	movs	r2, #1
 8003122:	69fb      	ldr	r3, [r7, #28]
 8003124:	fa02 f303 	lsl.w	r3, r2, r3
 8003128:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	697a      	ldr	r2, [r7, #20]
 8003130:	4013      	ands	r3, r2
 8003132:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003134:	693a      	ldr	r2, [r7, #16]
 8003136:	697b      	ldr	r3, [r7, #20]
 8003138:	429a      	cmp	r2, r3
 800313a:	f040 815a 	bne.w	80033f2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	f003 0303 	and.w	r3, r3, #3
 8003146:	2b01      	cmp	r3, #1
 8003148:	d005      	beq.n	8003156 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003152:	2b02      	cmp	r3, #2
 8003154:	d130      	bne.n	80031b8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800315c:	69fb      	ldr	r3, [r7, #28]
 800315e:	005b      	lsls	r3, r3, #1
 8003160:	2203      	movs	r2, #3
 8003162:	fa02 f303 	lsl.w	r3, r2, r3
 8003166:	43db      	mvns	r3, r3
 8003168:	69ba      	ldr	r2, [r7, #24]
 800316a:	4013      	ands	r3, r2
 800316c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	68da      	ldr	r2, [r3, #12]
 8003172:	69fb      	ldr	r3, [r7, #28]
 8003174:	005b      	lsls	r3, r3, #1
 8003176:	fa02 f303 	lsl.w	r3, r2, r3
 800317a:	69ba      	ldr	r2, [r7, #24]
 800317c:	4313      	orrs	r3, r2
 800317e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	69ba      	ldr	r2, [r7, #24]
 8003184:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800318c:	2201      	movs	r2, #1
 800318e:	69fb      	ldr	r3, [r7, #28]
 8003190:	fa02 f303 	lsl.w	r3, r2, r3
 8003194:	43db      	mvns	r3, r3
 8003196:	69ba      	ldr	r2, [r7, #24]
 8003198:	4013      	ands	r3, r2
 800319a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	091b      	lsrs	r3, r3, #4
 80031a2:	f003 0201 	and.w	r2, r3, #1
 80031a6:	69fb      	ldr	r3, [r7, #28]
 80031a8:	fa02 f303 	lsl.w	r3, r2, r3
 80031ac:	69ba      	ldr	r2, [r7, #24]
 80031ae:	4313      	orrs	r3, r2
 80031b0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	69ba      	ldr	r2, [r7, #24]
 80031b6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	f003 0303 	and.w	r3, r3, #3
 80031c0:	2b03      	cmp	r3, #3
 80031c2:	d017      	beq.n	80031f4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	68db      	ldr	r3, [r3, #12]
 80031c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80031ca:	69fb      	ldr	r3, [r7, #28]
 80031cc:	005b      	lsls	r3, r3, #1
 80031ce:	2203      	movs	r2, #3
 80031d0:	fa02 f303 	lsl.w	r3, r2, r3
 80031d4:	43db      	mvns	r3, r3
 80031d6:	69ba      	ldr	r2, [r7, #24]
 80031d8:	4013      	ands	r3, r2
 80031da:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	689a      	ldr	r2, [r3, #8]
 80031e0:	69fb      	ldr	r3, [r7, #28]
 80031e2:	005b      	lsls	r3, r3, #1
 80031e4:	fa02 f303 	lsl.w	r3, r2, r3
 80031e8:	69ba      	ldr	r2, [r7, #24]
 80031ea:	4313      	orrs	r3, r2
 80031ec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	69ba      	ldr	r2, [r7, #24]
 80031f2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	f003 0303 	and.w	r3, r3, #3
 80031fc:	2b02      	cmp	r3, #2
 80031fe:	d123      	bne.n	8003248 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003200:	69fb      	ldr	r3, [r7, #28]
 8003202:	08da      	lsrs	r2, r3, #3
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	3208      	adds	r2, #8
 8003208:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800320c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800320e:	69fb      	ldr	r3, [r7, #28]
 8003210:	f003 0307 	and.w	r3, r3, #7
 8003214:	009b      	lsls	r3, r3, #2
 8003216:	220f      	movs	r2, #15
 8003218:	fa02 f303 	lsl.w	r3, r2, r3
 800321c:	43db      	mvns	r3, r3
 800321e:	69ba      	ldr	r2, [r7, #24]
 8003220:	4013      	ands	r3, r2
 8003222:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	691a      	ldr	r2, [r3, #16]
 8003228:	69fb      	ldr	r3, [r7, #28]
 800322a:	f003 0307 	and.w	r3, r3, #7
 800322e:	009b      	lsls	r3, r3, #2
 8003230:	fa02 f303 	lsl.w	r3, r2, r3
 8003234:	69ba      	ldr	r2, [r7, #24]
 8003236:	4313      	orrs	r3, r2
 8003238:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800323a:	69fb      	ldr	r3, [r7, #28]
 800323c:	08da      	lsrs	r2, r3, #3
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	3208      	adds	r2, #8
 8003242:	69b9      	ldr	r1, [r7, #24]
 8003244:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800324e:	69fb      	ldr	r3, [r7, #28]
 8003250:	005b      	lsls	r3, r3, #1
 8003252:	2203      	movs	r2, #3
 8003254:	fa02 f303 	lsl.w	r3, r2, r3
 8003258:	43db      	mvns	r3, r3
 800325a:	69ba      	ldr	r2, [r7, #24]
 800325c:	4013      	ands	r3, r2
 800325e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	685b      	ldr	r3, [r3, #4]
 8003264:	f003 0203 	and.w	r2, r3, #3
 8003268:	69fb      	ldr	r3, [r7, #28]
 800326a:	005b      	lsls	r3, r3, #1
 800326c:	fa02 f303 	lsl.w	r3, r2, r3
 8003270:	69ba      	ldr	r2, [r7, #24]
 8003272:	4313      	orrs	r3, r2
 8003274:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	69ba      	ldr	r2, [r7, #24]
 800327a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003284:	2b00      	cmp	r3, #0
 8003286:	f000 80b4 	beq.w	80033f2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800328a:	2300      	movs	r3, #0
 800328c:	60fb      	str	r3, [r7, #12]
 800328e:	4b60      	ldr	r3, [pc, #384]	; (8003410 <HAL_GPIO_Init+0x30c>)
 8003290:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003292:	4a5f      	ldr	r2, [pc, #380]	; (8003410 <HAL_GPIO_Init+0x30c>)
 8003294:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003298:	6453      	str	r3, [r2, #68]	; 0x44
 800329a:	4b5d      	ldr	r3, [pc, #372]	; (8003410 <HAL_GPIO_Init+0x30c>)
 800329c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800329e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80032a2:	60fb      	str	r3, [r7, #12]
 80032a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80032a6:	4a5b      	ldr	r2, [pc, #364]	; (8003414 <HAL_GPIO_Init+0x310>)
 80032a8:	69fb      	ldr	r3, [r7, #28]
 80032aa:	089b      	lsrs	r3, r3, #2
 80032ac:	3302      	adds	r3, #2
 80032ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80032b4:	69fb      	ldr	r3, [r7, #28]
 80032b6:	f003 0303 	and.w	r3, r3, #3
 80032ba:	009b      	lsls	r3, r3, #2
 80032bc:	220f      	movs	r2, #15
 80032be:	fa02 f303 	lsl.w	r3, r2, r3
 80032c2:	43db      	mvns	r3, r3
 80032c4:	69ba      	ldr	r2, [r7, #24]
 80032c6:	4013      	ands	r3, r2
 80032c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	4a52      	ldr	r2, [pc, #328]	; (8003418 <HAL_GPIO_Init+0x314>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d02b      	beq.n	800332a <HAL_GPIO_Init+0x226>
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	4a51      	ldr	r2, [pc, #324]	; (800341c <HAL_GPIO_Init+0x318>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d025      	beq.n	8003326 <HAL_GPIO_Init+0x222>
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	4a50      	ldr	r2, [pc, #320]	; (8003420 <HAL_GPIO_Init+0x31c>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d01f      	beq.n	8003322 <HAL_GPIO_Init+0x21e>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	4a4f      	ldr	r2, [pc, #316]	; (8003424 <HAL_GPIO_Init+0x320>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d019      	beq.n	800331e <HAL_GPIO_Init+0x21a>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	4a4e      	ldr	r2, [pc, #312]	; (8003428 <HAL_GPIO_Init+0x324>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d013      	beq.n	800331a <HAL_GPIO_Init+0x216>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	4a4d      	ldr	r2, [pc, #308]	; (800342c <HAL_GPIO_Init+0x328>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d00d      	beq.n	8003316 <HAL_GPIO_Init+0x212>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	4a4c      	ldr	r2, [pc, #304]	; (8003430 <HAL_GPIO_Init+0x32c>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d007      	beq.n	8003312 <HAL_GPIO_Init+0x20e>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	4a4b      	ldr	r2, [pc, #300]	; (8003434 <HAL_GPIO_Init+0x330>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d101      	bne.n	800330e <HAL_GPIO_Init+0x20a>
 800330a:	2307      	movs	r3, #7
 800330c:	e00e      	b.n	800332c <HAL_GPIO_Init+0x228>
 800330e:	2308      	movs	r3, #8
 8003310:	e00c      	b.n	800332c <HAL_GPIO_Init+0x228>
 8003312:	2306      	movs	r3, #6
 8003314:	e00a      	b.n	800332c <HAL_GPIO_Init+0x228>
 8003316:	2305      	movs	r3, #5
 8003318:	e008      	b.n	800332c <HAL_GPIO_Init+0x228>
 800331a:	2304      	movs	r3, #4
 800331c:	e006      	b.n	800332c <HAL_GPIO_Init+0x228>
 800331e:	2303      	movs	r3, #3
 8003320:	e004      	b.n	800332c <HAL_GPIO_Init+0x228>
 8003322:	2302      	movs	r3, #2
 8003324:	e002      	b.n	800332c <HAL_GPIO_Init+0x228>
 8003326:	2301      	movs	r3, #1
 8003328:	e000      	b.n	800332c <HAL_GPIO_Init+0x228>
 800332a:	2300      	movs	r3, #0
 800332c:	69fa      	ldr	r2, [r7, #28]
 800332e:	f002 0203 	and.w	r2, r2, #3
 8003332:	0092      	lsls	r2, r2, #2
 8003334:	4093      	lsls	r3, r2
 8003336:	69ba      	ldr	r2, [r7, #24]
 8003338:	4313      	orrs	r3, r2
 800333a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800333c:	4935      	ldr	r1, [pc, #212]	; (8003414 <HAL_GPIO_Init+0x310>)
 800333e:	69fb      	ldr	r3, [r7, #28]
 8003340:	089b      	lsrs	r3, r3, #2
 8003342:	3302      	adds	r3, #2
 8003344:	69ba      	ldr	r2, [r7, #24]
 8003346:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800334a:	4b3b      	ldr	r3, [pc, #236]	; (8003438 <HAL_GPIO_Init+0x334>)
 800334c:	689b      	ldr	r3, [r3, #8]
 800334e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003350:	693b      	ldr	r3, [r7, #16]
 8003352:	43db      	mvns	r3, r3
 8003354:	69ba      	ldr	r2, [r7, #24]
 8003356:	4013      	ands	r3, r2
 8003358:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003362:	2b00      	cmp	r3, #0
 8003364:	d003      	beq.n	800336e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003366:	69ba      	ldr	r2, [r7, #24]
 8003368:	693b      	ldr	r3, [r7, #16]
 800336a:	4313      	orrs	r3, r2
 800336c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800336e:	4a32      	ldr	r2, [pc, #200]	; (8003438 <HAL_GPIO_Init+0x334>)
 8003370:	69bb      	ldr	r3, [r7, #24]
 8003372:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003374:	4b30      	ldr	r3, [pc, #192]	; (8003438 <HAL_GPIO_Init+0x334>)
 8003376:	68db      	ldr	r3, [r3, #12]
 8003378:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800337a:	693b      	ldr	r3, [r7, #16]
 800337c:	43db      	mvns	r3, r3
 800337e:	69ba      	ldr	r2, [r7, #24]
 8003380:	4013      	ands	r3, r2
 8003382:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800338c:	2b00      	cmp	r3, #0
 800338e:	d003      	beq.n	8003398 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003390:	69ba      	ldr	r2, [r7, #24]
 8003392:	693b      	ldr	r3, [r7, #16]
 8003394:	4313      	orrs	r3, r2
 8003396:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003398:	4a27      	ldr	r2, [pc, #156]	; (8003438 <HAL_GPIO_Init+0x334>)
 800339a:	69bb      	ldr	r3, [r7, #24]
 800339c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800339e:	4b26      	ldr	r3, [pc, #152]	; (8003438 <HAL_GPIO_Init+0x334>)
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033a4:	693b      	ldr	r3, [r7, #16]
 80033a6:	43db      	mvns	r3, r3
 80033a8:	69ba      	ldr	r2, [r7, #24]
 80033aa:	4013      	ands	r3, r2
 80033ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d003      	beq.n	80033c2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80033ba:	69ba      	ldr	r2, [r7, #24]
 80033bc:	693b      	ldr	r3, [r7, #16]
 80033be:	4313      	orrs	r3, r2
 80033c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80033c2:	4a1d      	ldr	r2, [pc, #116]	; (8003438 <HAL_GPIO_Init+0x334>)
 80033c4:	69bb      	ldr	r3, [r7, #24]
 80033c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80033c8:	4b1b      	ldr	r3, [pc, #108]	; (8003438 <HAL_GPIO_Init+0x334>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033ce:	693b      	ldr	r3, [r7, #16]
 80033d0:	43db      	mvns	r3, r3
 80033d2:	69ba      	ldr	r2, [r7, #24]
 80033d4:	4013      	ands	r3, r2
 80033d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d003      	beq.n	80033ec <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80033e4:	69ba      	ldr	r2, [r7, #24]
 80033e6:	693b      	ldr	r3, [r7, #16]
 80033e8:	4313      	orrs	r3, r2
 80033ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80033ec:	4a12      	ldr	r2, [pc, #72]	; (8003438 <HAL_GPIO_Init+0x334>)
 80033ee:	69bb      	ldr	r3, [r7, #24]
 80033f0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80033f2:	69fb      	ldr	r3, [r7, #28]
 80033f4:	3301      	adds	r3, #1
 80033f6:	61fb      	str	r3, [r7, #28]
 80033f8:	69fb      	ldr	r3, [r7, #28]
 80033fa:	2b0f      	cmp	r3, #15
 80033fc:	f67f ae90 	bls.w	8003120 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003400:	bf00      	nop
 8003402:	bf00      	nop
 8003404:	3724      	adds	r7, #36	; 0x24
 8003406:	46bd      	mov	sp, r7
 8003408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340c:	4770      	bx	lr
 800340e:	bf00      	nop
 8003410:	40023800 	.word	0x40023800
 8003414:	40013800 	.word	0x40013800
 8003418:	40020000 	.word	0x40020000
 800341c:	40020400 	.word	0x40020400
 8003420:	40020800 	.word	0x40020800
 8003424:	40020c00 	.word	0x40020c00
 8003428:	40021000 	.word	0x40021000
 800342c:	40021400 	.word	0x40021400
 8003430:	40021800 	.word	0x40021800
 8003434:	40021c00 	.word	0x40021c00
 8003438:	40013c00 	.word	0x40013c00

0800343c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800343c:	b480      	push	{r7}
 800343e:	b085      	sub	sp, #20
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
 8003444:	460b      	mov	r3, r1
 8003446:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	691a      	ldr	r2, [r3, #16]
 800344c:	887b      	ldrh	r3, [r7, #2]
 800344e:	4013      	ands	r3, r2
 8003450:	2b00      	cmp	r3, #0
 8003452:	d002      	beq.n	800345a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003454:	2301      	movs	r3, #1
 8003456:	73fb      	strb	r3, [r7, #15]
 8003458:	e001      	b.n	800345e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800345a:	2300      	movs	r3, #0
 800345c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800345e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003460:	4618      	mov	r0, r3
 8003462:	3714      	adds	r7, #20
 8003464:	46bd      	mov	sp, r7
 8003466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346a:	4770      	bx	lr

0800346c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800346c:	b480      	push	{r7}
 800346e:	b083      	sub	sp, #12
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
 8003474:	460b      	mov	r3, r1
 8003476:	807b      	strh	r3, [r7, #2]
 8003478:	4613      	mov	r3, r2
 800347a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800347c:	787b      	ldrb	r3, [r7, #1]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d003      	beq.n	800348a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003482:	887a      	ldrh	r2, [r7, #2]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003488:	e003      	b.n	8003492 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800348a:	887b      	ldrh	r3, [r7, #2]
 800348c:	041a      	lsls	r2, r3, #16
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	619a      	str	r2, [r3, #24]
}
 8003492:	bf00      	nop
 8003494:	370c      	adds	r7, #12
 8003496:	46bd      	mov	sp, r7
 8003498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349c:	4770      	bx	lr

0800349e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800349e:	b480      	push	{r7}
 80034a0:	b085      	sub	sp, #20
 80034a2:	af00      	add	r7, sp, #0
 80034a4:	6078      	str	r0, [r7, #4]
 80034a6:	460b      	mov	r3, r1
 80034a8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	695b      	ldr	r3, [r3, #20]
 80034ae:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80034b0:	887a      	ldrh	r2, [r7, #2]
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	4013      	ands	r3, r2
 80034b6:	041a      	lsls	r2, r3, #16
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	43d9      	mvns	r1, r3
 80034bc:	887b      	ldrh	r3, [r7, #2]
 80034be:	400b      	ands	r3, r1
 80034c0:	431a      	orrs	r2, r3
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	619a      	str	r2, [r3, #24]
}
 80034c6:	bf00      	nop
 80034c8:	3714      	adds	r7, #20
 80034ca:	46bd      	mov	sp, r7
 80034cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d0:	4770      	bx	lr
	...

080034d4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b082      	sub	sp, #8
 80034d8:	af00      	add	r7, sp, #0
 80034da:	4603      	mov	r3, r0
 80034dc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80034de:	4b08      	ldr	r3, [pc, #32]	; (8003500 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80034e0:	695a      	ldr	r2, [r3, #20]
 80034e2:	88fb      	ldrh	r3, [r7, #6]
 80034e4:	4013      	ands	r3, r2
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d006      	beq.n	80034f8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80034ea:	4a05      	ldr	r2, [pc, #20]	; (8003500 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80034ec:	88fb      	ldrh	r3, [r7, #6]
 80034ee:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80034f0:	88fb      	ldrh	r3, [r7, #6]
 80034f2:	4618      	mov	r0, r3
 80034f4:	f7fd fcee 	bl	8000ed4 <HAL_GPIO_EXTI_Callback>
  }
}
 80034f8:	bf00      	nop
 80034fa:	3708      	adds	r7, #8
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}
 8003500:	40013c00 	.word	0x40013c00

08003504 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b084      	sub	sp, #16
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d101      	bne.n	8003516 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003512:	2301      	movs	r3, #1
 8003514:	e12b      	b.n	800376e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800351c:	b2db      	uxtb	r3, r3
 800351e:	2b00      	cmp	r3, #0
 8003520:	d106      	bne.n	8003530 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2200      	movs	r2, #0
 8003526:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800352a:	6878      	ldr	r0, [r7, #4]
 800352c:	f7fe f95e 	bl	80017ec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2224      	movs	r2, #36	; 0x24
 8003534:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	681a      	ldr	r2, [r3, #0]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f022 0201 	bic.w	r2, r2, #1
 8003546:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	681a      	ldr	r2, [r3, #0]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003556:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	681a      	ldr	r2, [r3, #0]
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003566:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003568:	f000 fd40 	bl	8003fec <HAL_RCC_GetPCLK1Freq>
 800356c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	4a81      	ldr	r2, [pc, #516]	; (8003778 <HAL_I2C_Init+0x274>)
 8003574:	4293      	cmp	r3, r2
 8003576:	d807      	bhi.n	8003588 <HAL_I2C_Init+0x84>
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	4a80      	ldr	r2, [pc, #512]	; (800377c <HAL_I2C_Init+0x278>)
 800357c:	4293      	cmp	r3, r2
 800357e:	bf94      	ite	ls
 8003580:	2301      	movls	r3, #1
 8003582:	2300      	movhi	r3, #0
 8003584:	b2db      	uxtb	r3, r3
 8003586:	e006      	b.n	8003596 <HAL_I2C_Init+0x92>
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	4a7d      	ldr	r2, [pc, #500]	; (8003780 <HAL_I2C_Init+0x27c>)
 800358c:	4293      	cmp	r3, r2
 800358e:	bf94      	ite	ls
 8003590:	2301      	movls	r3, #1
 8003592:	2300      	movhi	r3, #0
 8003594:	b2db      	uxtb	r3, r3
 8003596:	2b00      	cmp	r3, #0
 8003598:	d001      	beq.n	800359e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800359a:	2301      	movs	r3, #1
 800359c:	e0e7      	b.n	800376e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	4a78      	ldr	r2, [pc, #480]	; (8003784 <HAL_I2C_Init+0x280>)
 80035a2:	fba2 2303 	umull	r2, r3, r2, r3
 80035a6:	0c9b      	lsrs	r3, r3, #18
 80035a8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	68ba      	ldr	r2, [r7, #8]
 80035ba:	430a      	orrs	r2, r1
 80035bc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	6a1b      	ldr	r3, [r3, #32]
 80035c4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	4a6a      	ldr	r2, [pc, #424]	; (8003778 <HAL_I2C_Init+0x274>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d802      	bhi.n	80035d8 <HAL_I2C_Init+0xd4>
 80035d2:	68bb      	ldr	r3, [r7, #8]
 80035d4:	3301      	adds	r3, #1
 80035d6:	e009      	b.n	80035ec <HAL_I2C_Init+0xe8>
 80035d8:	68bb      	ldr	r3, [r7, #8]
 80035da:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80035de:	fb02 f303 	mul.w	r3, r2, r3
 80035e2:	4a69      	ldr	r2, [pc, #420]	; (8003788 <HAL_I2C_Init+0x284>)
 80035e4:	fba2 2303 	umull	r2, r3, r2, r3
 80035e8:	099b      	lsrs	r3, r3, #6
 80035ea:	3301      	adds	r3, #1
 80035ec:	687a      	ldr	r2, [r7, #4]
 80035ee:	6812      	ldr	r2, [r2, #0]
 80035f0:	430b      	orrs	r3, r1
 80035f2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	69db      	ldr	r3, [r3, #28]
 80035fa:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80035fe:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	495c      	ldr	r1, [pc, #368]	; (8003778 <HAL_I2C_Init+0x274>)
 8003608:	428b      	cmp	r3, r1
 800360a:	d819      	bhi.n	8003640 <HAL_I2C_Init+0x13c>
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	1e59      	subs	r1, r3, #1
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	005b      	lsls	r3, r3, #1
 8003616:	fbb1 f3f3 	udiv	r3, r1, r3
 800361a:	1c59      	adds	r1, r3, #1
 800361c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003620:	400b      	ands	r3, r1
 8003622:	2b00      	cmp	r3, #0
 8003624:	d00a      	beq.n	800363c <HAL_I2C_Init+0x138>
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	1e59      	subs	r1, r3, #1
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	005b      	lsls	r3, r3, #1
 8003630:	fbb1 f3f3 	udiv	r3, r1, r3
 8003634:	3301      	adds	r3, #1
 8003636:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800363a:	e051      	b.n	80036e0 <HAL_I2C_Init+0x1dc>
 800363c:	2304      	movs	r3, #4
 800363e:	e04f      	b.n	80036e0 <HAL_I2C_Init+0x1dc>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	689b      	ldr	r3, [r3, #8]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d111      	bne.n	800366c <HAL_I2C_Init+0x168>
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	1e58      	subs	r0, r3, #1
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6859      	ldr	r1, [r3, #4]
 8003650:	460b      	mov	r3, r1
 8003652:	005b      	lsls	r3, r3, #1
 8003654:	440b      	add	r3, r1
 8003656:	fbb0 f3f3 	udiv	r3, r0, r3
 800365a:	3301      	adds	r3, #1
 800365c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003660:	2b00      	cmp	r3, #0
 8003662:	bf0c      	ite	eq
 8003664:	2301      	moveq	r3, #1
 8003666:	2300      	movne	r3, #0
 8003668:	b2db      	uxtb	r3, r3
 800366a:	e012      	b.n	8003692 <HAL_I2C_Init+0x18e>
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	1e58      	subs	r0, r3, #1
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6859      	ldr	r1, [r3, #4]
 8003674:	460b      	mov	r3, r1
 8003676:	009b      	lsls	r3, r3, #2
 8003678:	440b      	add	r3, r1
 800367a:	0099      	lsls	r1, r3, #2
 800367c:	440b      	add	r3, r1
 800367e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003682:	3301      	adds	r3, #1
 8003684:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003688:	2b00      	cmp	r3, #0
 800368a:	bf0c      	ite	eq
 800368c:	2301      	moveq	r3, #1
 800368e:	2300      	movne	r3, #0
 8003690:	b2db      	uxtb	r3, r3
 8003692:	2b00      	cmp	r3, #0
 8003694:	d001      	beq.n	800369a <HAL_I2C_Init+0x196>
 8003696:	2301      	movs	r3, #1
 8003698:	e022      	b.n	80036e0 <HAL_I2C_Init+0x1dc>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	689b      	ldr	r3, [r3, #8]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d10e      	bne.n	80036c0 <HAL_I2C_Init+0x1bc>
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	1e58      	subs	r0, r3, #1
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6859      	ldr	r1, [r3, #4]
 80036aa:	460b      	mov	r3, r1
 80036ac:	005b      	lsls	r3, r3, #1
 80036ae:	440b      	add	r3, r1
 80036b0:	fbb0 f3f3 	udiv	r3, r0, r3
 80036b4:	3301      	adds	r3, #1
 80036b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036ba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80036be:	e00f      	b.n	80036e0 <HAL_I2C_Init+0x1dc>
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	1e58      	subs	r0, r3, #1
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6859      	ldr	r1, [r3, #4]
 80036c8:	460b      	mov	r3, r1
 80036ca:	009b      	lsls	r3, r3, #2
 80036cc:	440b      	add	r3, r1
 80036ce:	0099      	lsls	r1, r3, #2
 80036d0:	440b      	add	r3, r1
 80036d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80036d6:	3301      	adds	r3, #1
 80036d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036dc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80036e0:	6879      	ldr	r1, [r7, #4]
 80036e2:	6809      	ldr	r1, [r1, #0]
 80036e4:	4313      	orrs	r3, r2
 80036e6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	69da      	ldr	r2, [r3, #28]
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6a1b      	ldr	r3, [r3, #32]
 80036fa:	431a      	orrs	r2, r3
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	430a      	orrs	r2, r1
 8003702:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	689b      	ldr	r3, [r3, #8]
 800370a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800370e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003712:	687a      	ldr	r2, [r7, #4]
 8003714:	6911      	ldr	r1, [r2, #16]
 8003716:	687a      	ldr	r2, [r7, #4]
 8003718:	68d2      	ldr	r2, [r2, #12]
 800371a:	4311      	orrs	r1, r2
 800371c:	687a      	ldr	r2, [r7, #4]
 800371e:	6812      	ldr	r2, [r2, #0]
 8003720:	430b      	orrs	r3, r1
 8003722:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	68db      	ldr	r3, [r3, #12]
 800372a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	695a      	ldr	r2, [r3, #20]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	699b      	ldr	r3, [r3, #24]
 8003736:	431a      	orrs	r2, r3
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	430a      	orrs	r2, r1
 800373e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	681a      	ldr	r2, [r3, #0]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f042 0201 	orr.w	r2, r2, #1
 800374e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2200      	movs	r2, #0
 8003754:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2220      	movs	r2, #32
 800375a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2200      	movs	r2, #0
 8003762:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2200      	movs	r2, #0
 8003768:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800376c:	2300      	movs	r3, #0
}
 800376e:	4618      	mov	r0, r3
 8003770:	3710      	adds	r7, #16
 8003772:	46bd      	mov	sp, r7
 8003774:	bd80      	pop	{r7, pc}
 8003776:	bf00      	nop
 8003778:	000186a0 	.word	0x000186a0
 800377c:	001e847f 	.word	0x001e847f
 8003780:	003d08ff 	.word	0x003d08ff
 8003784:	431bde83 	.word	0x431bde83
 8003788:	10624dd3 	.word	0x10624dd3

0800378c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b086      	sub	sp, #24
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d101      	bne.n	800379e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800379a:	2301      	movs	r3, #1
 800379c:	e267      	b.n	8003c6e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f003 0301 	and.w	r3, r3, #1
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d075      	beq.n	8003896 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80037aa:	4b88      	ldr	r3, [pc, #544]	; (80039cc <HAL_RCC_OscConfig+0x240>)
 80037ac:	689b      	ldr	r3, [r3, #8]
 80037ae:	f003 030c 	and.w	r3, r3, #12
 80037b2:	2b04      	cmp	r3, #4
 80037b4:	d00c      	beq.n	80037d0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80037b6:	4b85      	ldr	r3, [pc, #532]	; (80039cc <HAL_RCC_OscConfig+0x240>)
 80037b8:	689b      	ldr	r3, [r3, #8]
 80037ba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80037be:	2b08      	cmp	r3, #8
 80037c0:	d112      	bne.n	80037e8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80037c2:	4b82      	ldr	r3, [pc, #520]	; (80039cc <HAL_RCC_OscConfig+0x240>)
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037ca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80037ce:	d10b      	bne.n	80037e8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037d0:	4b7e      	ldr	r3, [pc, #504]	; (80039cc <HAL_RCC_OscConfig+0x240>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d05b      	beq.n	8003894 <HAL_RCC_OscConfig+0x108>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d157      	bne.n	8003894 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80037e4:	2301      	movs	r3, #1
 80037e6:	e242      	b.n	8003c6e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037f0:	d106      	bne.n	8003800 <HAL_RCC_OscConfig+0x74>
 80037f2:	4b76      	ldr	r3, [pc, #472]	; (80039cc <HAL_RCC_OscConfig+0x240>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4a75      	ldr	r2, [pc, #468]	; (80039cc <HAL_RCC_OscConfig+0x240>)
 80037f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037fc:	6013      	str	r3, [r2, #0]
 80037fe:	e01d      	b.n	800383c <HAL_RCC_OscConfig+0xb0>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003808:	d10c      	bne.n	8003824 <HAL_RCC_OscConfig+0x98>
 800380a:	4b70      	ldr	r3, [pc, #448]	; (80039cc <HAL_RCC_OscConfig+0x240>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4a6f      	ldr	r2, [pc, #444]	; (80039cc <HAL_RCC_OscConfig+0x240>)
 8003810:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003814:	6013      	str	r3, [r2, #0]
 8003816:	4b6d      	ldr	r3, [pc, #436]	; (80039cc <HAL_RCC_OscConfig+0x240>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4a6c      	ldr	r2, [pc, #432]	; (80039cc <HAL_RCC_OscConfig+0x240>)
 800381c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003820:	6013      	str	r3, [r2, #0]
 8003822:	e00b      	b.n	800383c <HAL_RCC_OscConfig+0xb0>
 8003824:	4b69      	ldr	r3, [pc, #420]	; (80039cc <HAL_RCC_OscConfig+0x240>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	4a68      	ldr	r2, [pc, #416]	; (80039cc <HAL_RCC_OscConfig+0x240>)
 800382a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800382e:	6013      	str	r3, [r2, #0]
 8003830:	4b66      	ldr	r3, [pc, #408]	; (80039cc <HAL_RCC_OscConfig+0x240>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a65      	ldr	r2, [pc, #404]	; (80039cc <HAL_RCC_OscConfig+0x240>)
 8003836:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800383a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d013      	beq.n	800386c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003844:	f7fe fcea 	bl	800221c <HAL_GetTick>
 8003848:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800384a:	e008      	b.n	800385e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800384c:	f7fe fce6 	bl	800221c <HAL_GetTick>
 8003850:	4602      	mov	r2, r0
 8003852:	693b      	ldr	r3, [r7, #16]
 8003854:	1ad3      	subs	r3, r2, r3
 8003856:	2b64      	cmp	r3, #100	; 0x64
 8003858:	d901      	bls.n	800385e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800385a:	2303      	movs	r3, #3
 800385c:	e207      	b.n	8003c6e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800385e:	4b5b      	ldr	r3, [pc, #364]	; (80039cc <HAL_RCC_OscConfig+0x240>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003866:	2b00      	cmp	r3, #0
 8003868:	d0f0      	beq.n	800384c <HAL_RCC_OscConfig+0xc0>
 800386a:	e014      	b.n	8003896 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800386c:	f7fe fcd6 	bl	800221c <HAL_GetTick>
 8003870:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003872:	e008      	b.n	8003886 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003874:	f7fe fcd2 	bl	800221c <HAL_GetTick>
 8003878:	4602      	mov	r2, r0
 800387a:	693b      	ldr	r3, [r7, #16]
 800387c:	1ad3      	subs	r3, r2, r3
 800387e:	2b64      	cmp	r3, #100	; 0x64
 8003880:	d901      	bls.n	8003886 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003882:	2303      	movs	r3, #3
 8003884:	e1f3      	b.n	8003c6e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003886:	4b51      	ldr	r3, [pc, #324]	; (80039cc <HAL_RCC_OscConfig+0x240>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800388e:	2b00      	cmp	r3, #0
 8003890:	d1f0      	bne.n	8003874 <HAL_RCC_OscConfig+0xe8>
 8003892:	e000      	b.n	8003896 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003894:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f003 0302 	and.w	r3, r3, #2
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d063      	beq.n	800396a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80038a2:	4b4a      	ldr	r3, [pc, #296]	; (80039cc <HAL_RCC_OscConfig+0x240>)
 80038a4:	689b      	ldr	r3, [r3, #8]
 80038a6:	f003 030c 	and.w	r3, r3, #12
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d00b      	beq.n	80038c6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80038ae:	4b47      	ldr	r3, [pc, #284]	; (80039cc <HAL_RCC_OscConfig+0x240>)
 80038b0:	689b      	ldr	r3, [r3, #8]
 80038b2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80038b6:	2b08      	cmp	r3, #8
 80038b8:	d11c      	bne.n	80038f4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80038ba:	4b44      	ldr	r3, [pc, #272]	; (80039cc <HAL_RCC_OscConfig+0x240>)
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d116      	bne.n	80038f4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038c6:	4b41      	ldr	r3, [pc, #260]	; (80039cc <HAL_RCC_OscConfig+0x240>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f003 0302 	and.w	r3, r3, #2
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d005      	beq.n	80038de <HAL_RCC_OscConfig+0x152>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	68db      	ldr	r3, [r3, #12]
 80038d6:	2b01      	cmp	r3, #1
 80038d8:	d001      	beq.n	80038de <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80038da:	2301      	movs	r3, #1
 80038dc:	e1c7      	b.n	8003c6e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038de:	4b3b      	ldr	r3, [pc, #236]	; (80039cc <HAL_RCC_OscConfig+0x240>)
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	691b      	ldr	r3, [r3, #16]
 80038ea:	00db      	lsls	r3, r3, #3
 80038ec:	4937      	ldr	r1, [pc, #220]	; (80039cc <HAL_RCC_OscConfig+0x240>)
 80038ee:	4313      	orrs	r3, r2
 80038f0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038f2:	e03a      	b.n	800396a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	68db      	ldr	r3, [r3, #12]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d020      	beq.n	800393e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80038fc:	4b34      	ldr	r3, [pc, #208]	; (80039d0 <HAL_RCC_OscConfig+0x244>)
 80038fe:	2201      	movs	r2, #1
 8003900:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003902:	f7fe fc8b 	bl	800221c <HAL_GetTick>
 8003906:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003908:	e008      	b.n	800391c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800390a:	f7fe fc87 	bl	800221c <HAL_GetTick>
 800390e:	4602      	mov	r2, r0
 8003910:	693b      	ldr	r3, [r7, #16]
 8003912:	1ad3      	subs	r3, r2, r3
 8003914:	2b02      	cmp	r3, #2
 8003916:	d901      	bls.n	800391c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003918:	2303      	movs	r3, #3
 800391a:	e1a8      	b.n	8003c6e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800391c:	4b2b      	ldr	r3, [pc, #172]	; (80039cc <HAL_RCC_OscConfig+0x240>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f003 0302 	and.w	r3, r3, #2
 8003924:	2b00      	cmp	r3, #0
 8003926:	d0f0      	beq.n	800390a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003928:	4b28      	ldr	r3, [pc, #160]	; (80039cc <HAL_RCC_OscConfig+0x240>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	691b      	ldr	r3, [r3, #16]
 8003934:	00db      	lsls	r3, r3, #3
 8003936:	4925      	ldr	r1, [pc, #148]	; (80039cc <HAL_RCC_OscConfig+0x240>)
 8003938:	4313      	orrs	r3, r2
 800393a:	600b      	str	r3, [r1, #0]
 800393c:	e015      	b.n	800396a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800393e:	4b24      	ldr	r3, [pc, #144]	; (80039d0 <HAL_RCC_OscConfig+0x244>)
 8003940:	2200      	movs	r2, #0
 8003942:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003944:	f7fe fc6a 	bl	800221c <HAL_GetTick>
 8003948:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800394a:	e008      	b.n	800395e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800394c:	f7fe fc66 	bl	800221c <HAL_GetTick>
 8003950:	4602      	mov	r2, r0
 8003952:	693b      	ldr	r3, [r7, #16]
 8003954:	1ad3      	subs	r3, r2, r3
 8003956:	2b02      	cmp	r3, #2
 8003958:	d901      	bls.n	800395e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800395a:	2303      	movs	r3, #3
 800395c:	e187      	b.n	8003c6e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800395e:	4b1b      	ldr	r3, [pc, #108]	; (80039cc <HAL_RCC_OscConfig+0x240>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f003 0302 	and.w	r3, r3, #2
 8003966:	2b00      	cmp	r3, #0
 8003968:	d1f0      	bne.n	800394c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f003 0308 	and.w	r3, r3, #8
 8003972:	2b00      	cmp	r3, #0
 8003974:	d036      	beq.n	80039e4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	695b      	ldr	r3, [r3, #20]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d016      	beq.n	80039ac <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800397e:	4b15      	ldr	r3, [pc, #84]	; (80039d4 <HAL_RCC_OscConfig+0x248>)
 8003980:	2201      	movs	r2, #1
 8003982:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003984:	f7fe fc4a 	bl	800221c <HAL_GetTick>
 8003988:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800398a:	e008      	b.n	800399e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800398c:	f7fe fc46 	bl	800221c <HAL_GetTick>
 8003990:	4602      	mov	r2, r0
 8003992:	693b      	ldr	r3, [r7, #16]
 8003994:	1ad3      	subs	r3, r2, r3
 8003996:	2b02      	cmp	r3, #2
 8003998:	d901      	bls.n	800399e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800399a:	2303      	movs	r3, #3
 800399c:	e167      	b.n	8003c6e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800399e:	4b0b      	ldr	r3, [pc, #44]	; (80039cc <HAL_RCC_OscConfig+0x240>)
 80039a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039a2:	f003 0302 	and.w	r3, r3, #2
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d0f0      	beq.n	800398c <HAL_RCC_OscConfig+0x200>
 80039aa:	e01b      	b.n	80039e4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80039ac:	4b09      	ldr	r3, [pc, #36]	; (80039d4 <HAL_RCC_OscConfig+0x248>)
 80039ae:	2200      	movs	r2, #0
 80039b0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039b2:	f7fe fc33 	bl	800221c <HAL_GetTick>
 80039b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039b8:	e00e      	b.n	80039d8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80039ba:	f7fe fc2f 	bl	800221c <HAL_GetTick>
 80039be:	4602      	mov	r2, r0
 80039c0:	693b      	ldr	r3, [r7, #16]
 80039c2:	1ad3      	subs	r3, r2, r3
 80039c4:	2b02      	cmp	r3, #2
 80039c6:	d907      	bls.n	80039d8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80039c8:	2303      	movs	r3, #3
 80039ca:	e150      	b.n	8003c6e <HAL_RCC_OscConfig+0x4e2>
 80039cc:	40023800 	.word	0x40023800
 80039d0:	42470000 	.word	0x42470000
 80039d4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039d8:	4b88      	ldr	r3, [pc, #544]	; (8003bfc <HAL_RCC_OscConfig+0x470>)
 80039da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039dc:	f003 0302 	and.w	r3, r3, #2
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d1ea      	bne.n	80039ba <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f003 0304 	and.w	r3, r3, #4
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	f000 8097 	beq.w	8003b20 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039f2:	2300      	movs	r3, #0
 80039f4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80039f6:	4b81      	ldr	r3, [pc, #516]	; (8003bfc <HAL_RCC_OscConfig+0x470>)
 80039f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d10f      	bne.n	8003a22 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a02:	2300      	movs	r3, #0
 8003a04:	60bb      	str	r3, [r7, #8]
 8003a06:	4b7d      	ldr	r3, [pc, #500]	; (8003bfc <HAL_RCC_OscConfig+0x470>)
 8003a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a0a:	4a7c      	ldr	r2, [pc, #496]	; (8003bfc <HAL_RCC_OscConfig+0x470>)
 8003a0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a10:	6413      	str	r3, [r2, #64]	; 0x40
 8003a12:	4b7a      	ldr	r3, [pc, #488]	; (8003bfc <HAL_RCC_OscConfig+0x470>)
 8003a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a1a:	60bb      	str	r3, [r7, #8]
 8003a1c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a22:	4b77      	ldr	r3, [pc, #476]	; (8003c00 <HAL_RCC_OscConfig+0x474>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d118      	bne.n	8003a60 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a2e:	4b74      	ldr	r3, [pc, #464]	; (8003c00 <HAL_RCC_OscConfig+0x474>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	4a73      	ldr	r2, [pc, #460]	; (8003c00 <HAL_RCC_OscConfig+0x474>)
 8003a34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a38:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a3a:	f7fe fbef 	bl	800221c <HAL_GetTick>
 8003a3e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a40:	e008      	b.n	8003a54 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a42:	f7fe fbeb 	bl	800221c <HAL_GetTick>
 8003a46:	4602      	mov	r2, r0
 8003a48:	693b      	ldr	r3, [r7, #16]
 8003a4a:	1ad3      	subs	r3, r2, r3
 8003a4c:	2b02      	cmp	r3, #2
 8003a4e:	d901      	bls.n	8003a54 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003a50:	2303      	movs	r3, #3
 8003a52:	e10c      	b.n	8003c6e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a54:	4b6a      	ldr	r3, [pc, #424]	; (8003c00 <HAL_RCC_OscConfig+0x474>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d0f0      	beq.n	8003a42 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	689b      	ldr	r3, [r3, #8]
 8003a64:	2b01      	cmp	r3, #1
 8003a66:	d106      	bne.n	8003a76 <HAL_RCC_OscConfig+0x2ea>
 8003a68:	4b64      	ldr	r3, [pc, #400]	; (8003bfc <HAL_RCC_OscConfig+0x470>)
 8003a6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a6c:	4a63      	ldr	r2, [pc, #396]	; (8003bfc <HAL_RCC_OscConfig+0x470>)
 8003a6e:	f043 0301 	orr.w	r3, r3, #1
 8003a72:	6713      	str	r3, [r2, #112]	; 0x70
 8003a74:	e01c      	b.n	8003ab0 <HAL_RCC_OscConfig+0x324>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	689b      	ldr	r3, [r3, #8]
 8003a7a:	2b05      	cmp	r3, #5
 8003a7c:	d10c      	bne.n	8003a98 <HAL_RCC_OscConfig+0x30c>
 8003a7e:	4b5f      	ldr	r3, [pc, #380]	; (8003bfc <HAL_RCC_OscConfig+0x470>)
 8003a80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a82:	4a5e      	ldr	r2, [pc, #376]	; (8003bfc <HAL_RCC_OscConfig+0x470>)
 8003a84:	f043 0304 	orr.w	r3, r3, #4
 8003a88:	6713      	str	r3, [r2, #112]	; 0x70
 8003a8a:	4b5c      	ldr	r3, [pc, #368]	; (8003bfc <HAL_RCC_OscConfig+0x470>)
 8003a8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a8e:	4a5b      	ldr	r2, [pc, #364]	; (8003bfc <HAL_RCC_OscConfig+0x470>)
 8003a90:	f043 0301 	orr.w	r3, r3, #1
 8003a94:	6713      	str	r3, [r2, #112]	; 0x70
 8003a96:	e00b      	b.n	8003ab0 <HAL_RCC_OscConfig+0x324>
 8003a98:	4b58      	ldr	r3, [pc, #352]	; (8003bfc <HAL_RCC_OscConfig+0x470>)
 8003a9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a9c:	4a57      	ldr	r2, [pc, #348]	; (8003bfc <HAL_RCC_OscConfig+0x470>)
 8003a9e:	f023 0301 	bic.w	r3, r3, #1
 8003aa2:	6713      	str	r3, [r2, #112]	; 0x70
 8003aa4:	4b55      	ldr	r3, [pc, #340]	; (8003bfc <HAL_RCC_OscConfig+0x470>)
 8003aa6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003aa8:	4a54      	ldr	r2, [pc, #336]	; (8003bfc <HAL_RCC_OscConfig+0x470>)
 8003aaa:	f023 0304 	bic.w	r3, r3, #4
 8003aae:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	689b      	ldr	r3, [r3, #8]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d015      	beq.n	8003ae4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ab8:	f7fe fbb0 	bl	800221c <HAL_GetTick>
 8003abc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003abe:	e00a      	b.n	8003ad6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ac0:	f7fe fbac 	bl	800221c <HAL_GetTick>
 8003ac4:	4602      	mov	r2, r0
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	1ad3      	subs	r3, r2, r3
 8003aca:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d901      	bls.n	8003ad6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003ad2:	2303      	movs	r3, #3
 8003ad4:	e0cb      	b.n	8003c6e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ad6:	4b49      	ldr	r3, [pc, #292]	; (8003bfc <HAL_RCC_OscConfig+0x470>)
 8003ad8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ada:	f003 0302 	and.w	r3, r3, #2
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d0ee      	beq.n	8003ac0 <HAL_RCC_OscConfig+0x334>
 8003ae2:	e014      	b.n	8003b0e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ae4:	f7fe fb9a 	bl	800221c <HAL_GetTick>
 8003ae8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003aea:	e00a      	b.n	8003b02 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003aec:	f7fe fb96 	bl	800221c <HAL_GetTick>
 8003af0:	4602      	mov	r2, r0
 8003af2:	693b      	ldr	r3, [r7, #16]
 8003af4:	1ad3      	subs	r3, r2, r3
 8003af6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d901      	bls.n	8003b02 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003afe:	2303      	movs	r3, #3
 8003b00:	e0b5      	b.n	8003c6e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b02:	4b3e      	ldr	r3, [pc, #248]	; (8003bfc <HAL_RCC_OscConfig+0x470>)
 8003b04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b06:	f003 0302 	and.w	r3, r3, #2
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d1ee      	bne.n	8003aec <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003b0e:	7dfb      	ldrb	r3, [r7, #23]
 8003b10:	2b01      	cmp	r3, #1
 8003b12:	d105      	bne.n	8003b20 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b14:	4b39      	ldr	r3, [pc, #228]	; (8003bfc <HAL_RCC_OscConfig+0x470>)
 8003b16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b18:	4a38      	ldr	r2, [pc, #224]	; (8003bfc <HAL_RCC_OscConfig+0x470>)
 8003b1a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b1e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	699b      	ldr	r3, [r3, #24]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	f000 80a1 	beq.w	8003c6c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003b2a:	4b34      	ldr	r3, [pc, #208]	; (8003bfc <HAL_RCC_OscConfig+0x470>)
 8003b2c:	689b      	ldr	r3, [r3, #8]
 8003b2e:	f003 030c 	and.w	r3, r3, #12
 8003b32:	2b08      	cmp	r3, #8
 8003b34:	d05c      	beq.n	8003bf0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	699b      	ldr	r3, [r3, #24]
 8003b3a:	2b02      	cmp	r3, #2
 8003b3c:	d141      	bne.n	8003bc2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b3e:	4b31      	ldr	r3, [pc, #196]	; (8003c04 <HAL_RCC_OscConfig+0x478>)
 8003b40:	2200      	movs	r2, #0
 8003b42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b44:	f7fe fb6a 	bl	800221c <HAL_GetTick>
 8003b48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b4a:	e008      	b.n	8003b5e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b4c:	f7fe fb66 	bl	800221c <HAL_GetTick>
 8003b50:	4602      	mov	r2, r0
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	1ad3      	subs	r3, r2, r3
 8003b56:	2b02      	cmp	r3, #2
 8003b58:	d901      	bls.n	8003b5e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003b5a:	2303      	movs	r3, #3
 8003b5c:	e087      	b.n	8003c6e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b5e:	4b27      	ldr	r3, [pc, #156]	; (8003bfc <HAL_RCC_OscConfig+0x470>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d1f0      	bne.n	8003b4c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	69da      	ldr	r2, [r3, #28]
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6a1b      	ldr	r3, [r3, #32]
 8003b72:	431a      	orrs	r2, r3
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b78:	019b      	lsls	r3, r3, #6
 8003b7a:	431a      	orrs	r2, r3
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b80:	085b      	lsrs	r3, r3, #1
 8003b82:	3b01      	subs	r3, #1
 8003b84:	041b      	lsls	r3, r3, #16
 8003b86:	431a      	orrs	r2, r3
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b8c:	061b      	lsls	r3, r3, #24
 8003b8e:	491b      	ldr	r1, [pc, #108]	; (8003bfc <HAL_RCC_OscConfig+0x470>)
 8003b90:	4313      	orrs	r3, r2
 8003b92:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b94:	4b1b      	ldr	r3, [pc, #108]	; (8003c04 <HAL_RCC_OscConfig+0x478>)
 8003b96:	2201      	movs	r2, #1
 8003b98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b9a:	f7fe fb3f 	bl	800221c <HAL_GetTick>
 8003b9e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ba0:	e008      	b.n	8003bb4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ba2:	f7fe fb3b 	bl	800221c <HAL_GetTick>
 8003ba6:	4602      	mov	r2, r0
 8003ba8:	693b      	ldr	r3, [r7, #16]
 8003baa:	1ad3      	subs	r3, r2, r3
 8003bac:	2b02      	cmp	r3, #2
 8003bae:	d901      	bls.n	8003bb4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003bb0:	2303      	movs	r3, #3
 8003bb2:	e05c      	b.n	8003c6e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bb4:	4b11      	ldr	r3, [pc, #68]	; (8003bfc <HAL_RCC_OscConfig+0x470>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d0f0      	beq.n	8003ba2 <HAL_RCC_OscConfig+0x416>
 8003bc0:	e054      	b.n	8003c6c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bc2:	4b10      	ldr	r3, [pc, #64]	; (8003c04 <HAL_RCC_OscConfig+0x478>)
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bc8:	f7fe fb28 	bl	800221c <HAL_GetTick>
 8003bcc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bce:	e008      	b.n	8003be2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003bd0:	f7fe fb24 	bl	800221c <HAL_GetTick>
 8003bd4:	4602      	mov	r2, r0
 8003bd6:	693b      	ldr	r3, [r7, #16]
 8003bd8:	1ad3      	subs	r3, r2, r3
 8003bda:	2b02      	cmp	r3, #2
 8003bdc:	d901      	bls.n	8003be2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003bde:	2303      	movs	r3, #3
 8003be0:	e045      	b.n	8003c6e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003be2:	4b06      	ldr	r3, [pc, #24]	; (8003bfc <HAL_RCC_OscConfig+0x470>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d1f0      	bne.n	8003bd0 <HAL_RCC_OscConfig+0x444>
 8003bee:	e03d      	b.n	8003c6c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	699b      	ldr	r3, [r3, #24]
 8003bf4:	2b01      	cmp	r3, #1
 8003bf6:	d107      	bne.n	8003c08 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003bf8:	2301      	movs	r3, #1
 8003bfa:	e038      	b.n	8003c6e <HAL_RCC_OscConfig+0x4e2>
 8003bfc:	40023800 	.word	0x40023800
 8003c00:	40007000 	.word	0x40007000
 8003c04:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003c08:	4b1b      	ldr	r3, [pc, #108]	; (8003c78 <HAL_RCC_OscConfig+0x4ec>)
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	699b      	ldr	r3, [r3, #24]
 8003c12:	2b01      	cmp	r3, #1
 8003c14:	d028      	beq.n	8003c68 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c20:	429a      	cmp	r2, r3
 8003c22:	d121      	bne.n	8003c68 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c2e:	429a      	cmp	r2, r3
 8003c30:	d11a      	bne.n	8003c68 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c32:	68fa      	ldr	r2, [r7, #12]
 8003c34:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003c38:	4013      	ands	r3, r2
 8003c3a:	687a      	ldr	r2, [r7, #4]
 8003c3c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003c3e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d111      	bne.n	8003c68 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c4e:	085b      	lsrs	r3, r3, #1
 8003c50:	3b01      	subs	r3, #1
 8003c52:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c54:	429a      	cmp	r2, r3
 8003c56:	d107      	bne.n	8003c68 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c62:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c64:	429a      	cmp	r2, r3
 8003c66:	d001      	beq.n	8003c6c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003c68:	2301      	movs	r3, #1
 8003c6a:	e000      	b.n	8003c6e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003c6c:	2300      	movs	r3, #0
}
 8003c6e:	4618      	mov	r0, r3
 8003c70:	3718      	adds	r7, #24
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bd80      	pop	{r7, pc}
 8003c76:	bf00      	nop
 8003c78:	40023800 	.word	0x40023800

08003c7c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b084      	sub	sp, #16
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
 8003c84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d101      	bne.n	8003c90 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	e0cc      	b.n	8003e2a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003c90:	4b68      	ldr	r3, [pc, #416]	; (8003e34 <HAL_RCC_ClockConfig+0x1b8>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f003 0307 	and.w	r3, r3, #7
 8003c98:	683a      	ldr	r2, [r7, #0]
 8003c9a:	429a      	cmp	r2, r3
 8003c9c:	d90c      	bls.n	8003cb8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c9e:	4b65      	ldr	r3, [pc, #404]	; (8003e34 <HAL_RCC_ClockConfig+0x1b8>)
 8003ca0:	683a      	ldr	r2, [r7, #0]
 8003ca2:	b2d2      	uxtb	r2, r2
 8003ca4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ca6:	4b63      	ldr	r3, [pc, #396]	; (8003e34 <HAL_RCC_ClockConfig+0x1b8>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f003 0307 	and.w	r3, r3, #7
 8003cae:	683a      	ldr	r2, [r7, #0]
 8003cb0:	429a      	cmp	r2, r3
 8003cb2:	d001      	beq.n	8003cb8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	e0b8      	b.n	8003e2a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f003 0302 	and.w	r3, r3, #2
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d020      	beq.n	8003d06 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f003 0304 	and.w	r3, r3, #4
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d005      	beq.n	8003cdc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003cd0:	4b59      	ldr	r3, [pc, #356]	; (8003e38 <HAL_RCC_ClockConfig+0x1bc>)
 8003cd2:	689b      	ldr	r3, [r3, #8]
 8003cd4:	4a58      	ldr	r2, [pc, #352]	; (8003e38 <HAL_RCC_ClockConfig+0x1bc>)
 8003cd6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003cda:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f003 0308 	and.w	r3, r3, #8
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d005      	beq.n	8003cf4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ce8:	4b53      	ldr	r3, [pc, #332]	; (8003e38 <HAL_RCC_ClockConfig+0x1bc>)
 8003cea:	689b      	ldr	r3, [r3, #8]
 8003cec:	4a52      	ldr	r2, [pc, #328]	; (8003e38 <HAL_RCC_ClockConfig+0x1bc>)
 8003cee:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003cf2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003cf4:	4b50      	ldr	r3, [pc, #320]	; (8003e38 <HAL_RCC_ClockConfig+0x1bc>)
 8003cf6:	689b      	ldr	r3, [r3, #8]
 8003cf8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	689b      	ldr	r3, [r3, #8]
 8003d00:	494d      	ldr	r1, [pc, #308]	; (8003e38 <HAL_RCC_ClockConfig+0x1bc>)
 8003d02:	4313      	orrs	r3, r2
 8003d04:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f003 0301 	and.w	r3, r3, #1
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d044      	beq.n	8003d9c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	685b      	ldr	r3, [r3, #4]
 8003d16:	2b01      	cmp	r3, #1
 8003d18:	d107      	bne.n	8003d2a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d1a:	4b47      	ldr	r3, [pc, #284]	; (8003e38 <HAL_RCC_ClockConfig+0x1bc>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d119      	bne.n	8003d5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d26:	2301      	movs	r3, #1
 8003d28:	e07f      	b.n	8003e2a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	685b      	ldr	r3, [r3, #4]
 8003d2e:	2b02      	cmp	r3, #2
 8003d30:	d003      	beq.n	8003d3a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d36:	2b03      	cmp	r3, #3
 8003d38:	d107      	bne.n	8003d4a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d3a:	4b3f      	ldr	r3, [pc, #252]	; (8003e38 <HAL_RCC_ClockConfig+0x1bc>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d109      	bne.n	8003d5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d46:	2301      	movs	r3, #1
 8003d48:	e06f      	b.n	8003e2a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d4a:	4b3b      	ldr	r3, [pc, #236]	; (8003e38 <HAL_RCC_ClockConfig+0x1bc>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f003 0302 	and.w	r3, r3, #2
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d101      	bne.n	8003d5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d56:	2301      	movs	r3, #1
 8003d58:	e067      	b.n	8003e2a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003d5a:	4b37      	ldr	r3, [pc, #220]	; (8003e38 <HAL_RCC_ClockConfig+0x1bc>)
 8003d5c:	689b      	ldr	r3, [r3, #8]
 8003d5e:	f023 0203 	bic.w	r2, r3, #3
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	685b      	ldr	r3, [r3, #4]
 8003d66:	4934      	ldr	r1, [pc, #208]	; (8003e38 <HAL_RCC_ClockConfig+0x1bc>)
 8003d68:	4313      	orrs	r3, r2
 8003d6a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003d6c:	f7fe fa56 	bl	800221c <HAL_GetTick>
 8003d70:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d72:	e00a      	b.n	8003d8a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d74:	f7fe fa52 	bl	800221c <HAL_GetTick>
 8003d78:	4602      	mov	r2, r0
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	1ad3      	subs	r3, r2, r3
 8003d7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d901      	bls.n	8003d8a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003d86:	2303      	movs	r3, #3
 8003d88:	e04f      	b.n	8003e2a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d8a:	4b2b      	ldr	r3, [pc, #172]	; (8003e38 <HAL_RCC_ClockConfig+0x1bc>)
 8003d8c:	689b      	ldr	r3, [r3, #8]
 8003d8e:	f003 020c 	and.w	r2, r3, #12
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	685b      	ldr	r3, [r3, #4]
 8003d96:	009b      	lsls	r3, r3, #2
 8003d98:	429a      	cmp	r2, r3
 8003d9a:	d1eb      	bne.n	8003d74 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003d9c:	4b25      	ldr	r3, [pc, #148]	; (8003e34 <HAL_RCC_ClockConfig+0x1b8>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f003 0307 	and.w	r3, r3, #7
 8003da4:	683a      	ldr	r2, [r7, #0]
 8003da6:	429a      	cmp	r2, r3
 8003da8:	d20c      	bcs.n	8003dc4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003daa:	4b22      	ldr	r3, [pc, #136]	; (8003e34 <HAL_RCC_ClockConfig+0x1b8>)
 8003dac:	683a      	ldr	r2, [r7, #0]
 8003dae:	b2d2      	uxtb	r2, r2
 8003db0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003db2:	4b20      	ldr	r3, [pc, #128]	; (8003e34 <HAL_RCC_ClockConfig+0x1b8>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f003 0307 	and.w	r3, r3, #7
 8003dba:	683a      	ldr	r2, [r7, #0]
 8003dbc:	429a      	cmp	r2, r3
 8003dbe:	d001      	beq.n	8003dc4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	e032      	b.n	8003e2a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f003 0304 	and.w	r3, r3, #4
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d008      	beq.n	8003de2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003dd0:	4b19      	ldr	r3, [pc, #100]	; (8003e38 <HAL_RCC_ClockConfig+0x1bc>)
 8003dd2:	689b      	ldr	r3, [r3, #8]
 8003dd4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	68db      	ldr	r3, [r3, #12]
 8003ddc:	4916      	ldr	r1, [pc, #88]	; (8003e38 <HAL_RCC_ClockConfig+0x1bc>)
 8003dde:	4313      	orrs	r3, r2
 8003de0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f003 0308 	and.w	r3, r3, #8
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d009      	beq.n	8003e02 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003dee:	4b12      	ldr	r3, [pc, #72]	; (8003e38 <HAL_RCC_ClockConfig+0x1bc>)
 8003df0:	689b      	ldr	r3, [r3, #8]
 8003df2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	691b      	ldr	r3, [r3, #16]
 8003dfa:	00db      	lsls	r3, r3, #3
 8003dfc:	490e      	ldr	r1, [pc, #56]	; (8003e38 <HAL_RCC_ClockConfig+0x1bc>)
 8003dfe:	4313      	orrs	r3, r2
 8003e00:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003e02:	f000 f821 	bl	8003e48 <HAL_RCC_GetSysClockFreq>
 8003e06:	4602      	mov	r2, r0
 8003e08:	4b0b      	ldr	r3, [pc, #44]	; (8003e38 <HAL_RCC_ClockConfig+0x1bc>)
 8003e0a:	689b      	ldr	r3, [r3, #8]
 8003e0c:	091b      	lsrs	r3, r3, #4
 8003e0e:	f003 030f 	and.w	r3, r3, #15
 8003e12:	490a      	ldr	r1, [pc, #40]	; (8003e3c <HAL_RCC_ClockConfig+0x1c0>)
 8003e14:	5ccb      	ldrb	r3, [r1, r3]
 8003e16:	fa22 f303 	lsr.w	r3, r2, r3
 8003e1a:	4a09      	ldr	r2, [pc, #36]	; (8003e40 <HAL_RCC_ClockConfig+0x1c4>)
 8003e1c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003e1e:	4b09      	ldr	r3, [pc, #36]	; (8003e44 <HAL_RCC_ClockConfig+0x1c8>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4618      	mov	r0, r3
 8003e24:	f7fe f9b6 	bl	8002194 <HAL_InitTick>

  return HAL_OK;
 8003e28:	2300      	movs	r3, #0
}
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	3710      	adds	r7, #16
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	bd80      	pop	{r7, pc}
 8003e32:	bf00      	nop
 8003e34:	40023c00 	.word	0x40023c00
 8003e38:	40023800 	.word	0x40023800
 8003e3c:	08008380 	.word	0x08008380
 8003e40:	20000008 	.word	0x20000008
 8003e44:	2000000c 	.word	0x2000000c

08003e48 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e4c:	b090      	sub	sp, #64	; 0x40
 8003e4e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003e50:	2300      	movs	r3, #0
 8003e52:	637b      	str	r3, [r7, #52]	; 0x34
 8003e54:	2300      	movs	r3, #0
 8003e56:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003e58:	2300      	movs	r3, #0
 8003e5a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003e60:	4b59      	ldr	r3, [pc, #356]	; (8003fc8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003e62:	689b      	ldr	r3, [r3, #8]
 8003e64:	f003 030c 	and.w	r3, r3, #12
 8003e68:	2b08      	cmp	r3, #8
 8003e6a:	d00d      	beq.n	8003e88 <HAL_RCC_GetSysClockFreq+0x40>
 8003e6c:	2b08      	cmp	r3, #8
 8003e6e:	f200 80a1 	bhi.w	8003fb4 <HAL_RCC_GetSysClockFreq+0x16c>
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d002      	beq.n	8003e7c <HAL_RCC_GetSysClockFreq+0x34>
 8003e76:	2b04      	cmp	r3, #4
 8003e78:	d003      	beq.n	8003e82 <HAL_RCC_GetSysClockFreq+0x3a>
 8003e7a:	e09b      	b.n	8003fb4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003e7c:	4b53      	ldr	r3, [pc, #332]	; (8003fcc <HAL_RCC_GetSysClockFreq+0x184>)
 8003e7e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8003e80:	e09b      	b.n	8003fba <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003e82:	4b53      	ldr	r3, [pc, #332]	; (8003fd0 <HAL_RCC_GetSysClockFreq+0x188>)
 8003e84:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003e86:	e098      	b.n	8003fba <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003e88:	4b4f      	ldr	r3, [pc, #316]	; (8003fc8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003e90:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003e92:	4b4d      	ldr	r3, [pc, #308]	; (8003fc8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d028      	beq.n	8003ef0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e9e:	4b4a      	ldr	r3, [pc, #296]	; (8003fc8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	099b      	lsrs	r3, r3, #6
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	623b      	str	r3, [r7, #32]
 8003ea8:	627a      	str	r2, [r7, #36]	; 0x24
 8003eaa:	6a3b      	ldr	r3, [r7, #32]
 8003eac:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003eb0:	2100      	movs	r1, #0
 8003eb2:	4b47      	ldr	r3, [pc, #284]	; (8003fd0 <HAL_RCC_GetSysClockFreq+0x188>)
 8003eb4:	fb03 f201 	mul.w	r2, r3, r1
 8003eb8:	2300      	movs	r3, #0
 8003eba:	fb00 f303 	mul.w	r3, r0, r3
 8003ebe:	4413      	add	r3, r2
 8003ec0:	4a43      	ldr	r2, [pc, #268]	; (8003fd0 <HAL_RCC_GetSysClockFreq+0x188>)
 8003ec2:	fba0 1202 	umull	r1, r2, r0, r2
 8003ec6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003ec8:	460a      	mov	r2, r1
 8003eca:	62ba      	str	r2, [r7, #40]	; 0x28
 8003ecc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003ece:	4413      	add	r3, r2
 8003ed0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003ed2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	61bb      	str	r3, [r7, #24]
 8003ed8:	61fa      	str	r2, [r7, #28]
 8003eda:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003ede:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003ee2:	f7fc fe63 	bl	8000bac <__aeabi_uldivmod>
 8003ee6:	4602      	mov	r2, r0
 8003ee8:	460b      	mov	r3, r1
 8003eea:	4613      	mov	r3, r2
 8003eec:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003eee:	e053      	b.n	8003f98 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ef0:	4b35      	ldr	r3, [pc, #212]	; (8003fc8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003ef2:	685b      	ldr	r3, [r3, #4]
 8003ef4:	099b      	lsrs	r3, r3, #6
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	613b      	str	r3, [r7, #16]
 8003efa:	617a      	str	r2, [r7, #20]
 8003efc:	693b      	ldr	r3, [r7, #16]
 8003efe:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003f02:	f04f 0b00 	mov.w	fp, #0
 8003f06:	4652      	mov	r2, sl
 8003f08:	465b      	mov	r3, fp
 8003f0a:	f04f 0000 	mov.w	r0, #0
 8003f0e:	f04f 0100 	mov.w	r1, #0
 8003f12:	0159      	lsls	r1, r3, #5
 8003f14:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f18:	0150      	lsls	r0, r2, #5
 8003f1a:	4602      	mov	r2, r0
 8003f1c:	460b      	mov	r3, r1
 8003f1e:	ebb2 080a 	subs.w	r8, r2, sl
 8003f22:	eb63 090b 	sbc.w	r9, r3, fp
 8003f26:	f04f 0200 	mov.w	r2, #0
 8003f2a:	f04f 0300 	mov.w	r3, #0
 8003f2e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003f32:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003f36:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003f3a:	ebb2 0408 	subs.w	r4, r2, r8
 8003f3e:	eb63 0509 	sbc.w	r5, r3, r9
 8003f42:	f04f 0200 	mov.w	r2, #0
 8003f46:	f04f 0300 	mov.w	r3, #0
 8003f4a:	00eb      	lsls	r3, r5, #3
 8003f4c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003f50:	00e2      	lsls	r2, r4, #3
 8003f52:	4614      	mov	r4, r2
 8003f54:	461d      	mov	r5, r3
 8003f56:	eb14 030a 	adds.w	r3, r4, sl
 8003f5a:	603b      	str	r3, [r7, #0]
 8003f5c:	eb45 030b 	adc.w	r3, r5, fp
 8003f60:	607b      	str	r3, [r7, #4]
 8003f62:	f04f 0200 	mov.w	r2, #0
 8003f66:	f04f 0300 	mov.w	r3, #0
 8003f6a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003f6e:	4629      	mov	r1, r5
 8003f70:	028b      	lsls	r3, r1, #10
 8003f72:	4621      	mov	r1, r4
 8003f74:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003f78:	4621      	mov	r1, r4
 8003f7a:	028a      	lsls	r2, r1, #10
 8003f7c:	4610      	mov	r0, r2
 8003f7e:	4619      	mov	r1, r3
 8003f80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f82:	2200      	movs	r2, #0
 8003f84:	60bb      	str	r3, [r7, #8]
 8003f86:	60fa      	str	r2, [r7, #12]
 8003f88:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003f8c:	f7fc fe0e 	bl	8000bac <__aeabi_uldivmod>
 8003f90:	4602      	mov	r2, r0
 8003f92:	460b      	mov	r3, r1
 8003f94:	4613      	mov	r3, r2
 8003f96:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003f98:	4b0b      	ldr	r3, [pc, #44]	; (8003fc8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	0c1b      	lsrs	r3, r3, #16
 8003f9e:	f003 0303 	and.w	r3, r3, #3
 8003fa2:	3301      	adds	r3, #1
 8003fa4:	005b      	lsls	r3, r3, #1
 8003fa6:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8003fa8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003faa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fac:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fb0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003fb2:	e002      	b.n	8003fba <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003fb4:	4b05      	ldr	r3, [pc, #20]	; (8003fcc <HAL_RCC_GetSysClockFreq+0x184>)
 8003fb6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003fb8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003fba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	3740      	adds	r7, #64	; 0x40
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003fc6:	bf00      	nop
 8003fc8:	40023800 	.word	0x40023800
 8003fcc:	00f42400 	.word	0x00f42400
 8003fd0:	017d7840 	.word	0x017d7840

08003fd4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003fd4:	b480      	push	{r7}
 8003fd6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003fd8:	4b03      	ldr	r3, [pc, #12]	; (8003fe8 <HAL_RCC_GetHCLKFreq+0x14>)
 8003fda:	681b      	ldr	r3, [r3, #0]
}
 8003fdc:	4618      	mov	r0, r3
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe4:	4770      	bx	lr
 8003fe6:	bf00      	nop
 8003fe8:	20000008 	.word	0x20000008

08003fec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003ff0:	f7ff fff0 	bl	8003fd4 <HAL_RCC_GetHCLKFreq>
 8003ff4:	4602      	mov	r2, r0
 8003ff6:	4b05      	ldr	r3, [pc, #20]	; (800400c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	0a9b      	lsrs	r3, r3, #10
 8003ffc:	f003 0307 	and.w	r3, r3, #7
 8004000:	4903      	ldr	r1, [pc, #12]	; (8004010 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004002:	5ccb      	ldrb	r3, [r1, r3]
 8004004:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004008:	4618      	mov	r0, r3
 800400a:	bd80      	pop	{r7, pc}
 800400c:	40023800 	.word	0x40023800
 8004010:	08008390 	.word	0x08008390

08004014 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004018:	f7ff ffdc 	bl	8003fd4 <HAL_RCC_GetHCLKFreq>
 800401c:	4602      	mov	r2, r0
 800401e:	4b05      	ldr	r3, [pc, #20]	; (8004034 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004020:	689b      	ldr	r3, [r3, #8]
 8004022:	0b5b      	lsrs	r3, r3, #13
 8004024:	f003 0307 	and.w	r3, r3, #7
 8004028:	4903      	ldr	r1, [pc, #12]	; (8004038 <HAL_RCC_GetPCLK2Freq+0x24>)
 800402a:	5ccb      	ldrb	r3, [r1, r3]
 800402c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004030:	4618      	mov	r0, r3
 8004032:	bd80      	pop	{r7, pc}
 8004034:	40023800 	.word	0x40023800
 8004038:	08008390 	.word	0x08008390

0800403c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b082      	sub	sp, #8
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d101      	bne.n	800404e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800404a:	2301      	movs	r3, #1
 800404c:	e041      	b.n	80040d2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004054:	b2db      	uxtb	r3, r3
 8004056:	2b00      	cmp	r3, #0
 8004058:	d106      	bne.n	8004068 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2200      	movs	r2, #0
 800405e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004062:	6878      	ldr	r0, [r7, #4]
 8004064:	f7fd fc0a 	bl	800187c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2202      	movs	r2, #2
 800406c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681a      	ldr	r2, [r3, #0]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	3304      	adds	r3, #4
 8004078:	4619      	mov	r1, r3
 800407a:	4610      	mov	r0, r2
 800407c:	f000 fd42 	bl	8004b04 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2201      	movs	r2, #1
 8004084:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2201      	movs	r2, #1
 800408c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2201      	movs	r2, #1
 8004094:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2201      	movs	r2, #1
 800409c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2201      	movs	r2, #1
 80040a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2201      	movs	r2, #1
 80040ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2201      	movs	r2, #1
 80040b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2201      	movs	r2, #1
 80040bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2201      	movs	r2, #1
 80040c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2201      	movs	r2, #1
 80040cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80040d0:	2300      	movs	r3, #0
}
 80040d2:	4618      	mov	r0, r3
 80040d4:	3708      	adds	r7, #8
 80040d6:	46bd      	mov	sp, r7
 80040d8:	bd80      	pop	{r7, pc}
	...

080040dc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80040dc:	b480      	push	{r7}
 80040de:	b085      	sub	sp, #20
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040ea:	b2db      	uxtb	r3, r3
 80040ec:	2b01      	cmp	r3, #1
 80040ee:	d001      	beq.n	80040f4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80040f0:	2301      	movs	r3, #1
 80040f2:	e046      	b.n	8004182 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2202      	movs	r2, #2
 80040f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	4a23      	ldr	r2, [pc, #140]	; (8004190 <HAL_TIM_Base_Start+0xb4>)
 8004102:	4293      	cmp	r3, r2
 8004104:	d022      	beq.n	800414c <HAL_TIM_Base_Start+0x70>
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800410e:	d01d      	beq.n	800414c <HAL_TIM_Base_Start+0x70>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4a1f      	ldr	r2, [pc, #124]	; (8004194 <HAL_TIM_Base_Start+0xb8>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d018      	beq.n	800414c <HAL_TIM_Base_Start+0x70>
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4a1e      	ldr	r2, [pc, #120]	; (8004198 <HAL_TIM_Base_Start+0xbc>)
 8004120:	4293      	cmp	r3, r2
 8004122:	d013      	beq.n	800414c <HAL_TIM_Base_Start+0x70>
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4a1c      	ldr	r2, [pc, #112]	; (800419c <HAL_TIM_Base_Start+0xc0>)
 800412a:	4293      	cmp	r3, r2
 800412c:	d00e      	beq.n	800414c <HAL_TIM_Base_Start+0x70>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4a1b      	ldr	r2, [pc, #108]	; (80041a0 <HAL_TIM_Base_Start+0xc4>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d009      	beq.n	800414c <HAL_TIM_Base_Start+0x70>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4a19      	ldr	r2, [pc, #100]	; (80041a4 <HAL_TIM_Base_Start+0xc8>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d004      	beq.n	800414c <HAL_TIM_Base_Start+0x70>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	4a18      	ldr	r2, [pc, #96]	; (80041a8 <HAL_TIM_Base_Start+0xcc>)
 8004148:	4293      	cmp	r3, r2
 800414a:	d111      	bne.n	8004170 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	689b      	ldr	r3, [r3, #8]
 8004152:	f003 0307 	and.w	r3, r3, #7
 8004156:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	2b06      	cmp	r3, #6
 800415c:	d010      	beq.n	8004180 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	681a      	ldr	r2, [r3, #0]
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f042 0201 	orr.w	r2, r2, #1
 800416c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800416e:	e007      	b.n	8004180 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	681a      	ldr	r2, [r3, #0]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f042 0201 	orr.w	r2, r2, #1
 800417e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004180:	2300      	movs	r3, #0
}
 8004182:	4618      	mov	r0, r3
 8004184:	3714      	adds	r7, #20
 8004186:	46bd      	mov	sp, r7
 8004188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418c:	4770      	bx	lr
 800418e:	bf00      	nop
 8004190:	40010000 	.word	0x40010000
 8004194:	40000400 	.word	0x40000400
 8004198:	40000800 	.word	0x40000800
 800419c:	40000c00 	.word	0x40000c00
 80041a0:	40010400 	.word	0x40010400
 80041a4:	40014000 	.word	0x40014000
 80041a8:	40001800 	.word	0x40001800

080041ac <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80041ac:	b480      	push	{r7}
 80041ae:	b083      	sub	sp, #12
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	6a1a      	ldr	r2, [r3, #32]
 80041ba:	f241 1311 	movw	r3, #4369	; 0x1111
 80041be:	4013      	ands	r3, r2
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d10f      	bne.n	80041e4 <HAL_TIM_Base_Stop+0x38>
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	6a1a      	ldr	r2, [r3, #32]
 80041ca:	f240 4344 	movw	r3, #1092	; 0x444
 80041ce:	4013      	ands	r3, r2
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d107      	bne.n	80041e4 <HAL_TIM_Base_Stop+0x38>
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	681a      	ldr	r2, [r3, #0]
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f022 0201 	bic.w	r2, r2, #1
 80041e2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2201      	movs	r2, #1
 80041e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80041ec:	2300      	movs	r3, #0
}
 80041ee:	4618      	mov	r0, r3
 80041f0:	370c      	adds	r7, #12
 80041f2:	46bd      	mov	sp, r7
 80041f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f8:	4770      	bx	lr
	...

080041fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80041fc:	b480      	push	{r7}
 80041fe:	b085      	sub	sp, #20
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800420a:	b2db      	uxtb	r3, r3
 800420c:	2b01      	cmp	r3, #1
 800420e:	d001      	beq.n	8004214 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004210:	2301      	movs	r3, #1
 8004212:	e04e      	b.n	80042b2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2202      	movs	r2, #2
 8004218:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	68da      	ldr	r2, [r3, #12]
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f042 0201 	orr.w	r2, r2, #1
 800422a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4a23      	ldr	r2, [pc, #140]	; (80042c0 <HAL_TIM_Base_Start_IT+0xc4>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d022      	beq.n	800427c <HAL_TIM_Base_Start_IT+0x80>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800423e:	d01d      	beq.n	800427c <HAL_TIM_Base_Start_IT+0x80>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	4a1f      	ldr	r2, [pc, #124]	; (80042c4 <HAL_TIM_Base_Start_IT+0xc8>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d018      	beq.n	800427c <HAL_TIM_Base_Start_IT+0x80>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	4a1e      	ldr	r2, [pc, #120]	; (80042c8 <HAL_TIM_Base_Start_IT+0xcc>)
 8004250:	4293      	cmp	r3, r2
 8004252:	d013      	beq.n	800427c <HAL_TIM_Base_Start_IT+0x80>
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	4a1c      	ldr	r2, [pc, #112]	; (80042cc <HAL_TIM_Base_Start_IT+0xd0>)
 800425a:	4293      	cmp	r3, r2
 800425c:	d00e      	beq.n	800427c <HAL_TIM_Base_Start_IT+0x80>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	4a1b      	ldr	r2, [pc, #108]	; (80042d0 <HAL_TIM_Base_Start_IT+0xd4>)
 8004264:	4293      	cmp	r3, r2
 8004266:	d009      	beq.n	800427c <HAL_TIM_Base_Start_IT+0x80>
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4a19      	ldr	r2, [pc, #100]	; (80042d4 <HAL_TIM_Base_Start_IT+0xd8>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d004      	beq.n	800427c <HAL_TIM_Base_Start_IT+0x80>
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	4a18      	ldr	r2, [pc, #96]	; (80042d8 <HAL_TIM_Base_Start_IT+0xdc>)
 8004278:	4293      	cmp	r3, r2
 800427a:	d111      	bne.n	80042a0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	689b      	ldr	r3, [r3, #8]
 8004282:	f003 0307 	and.w	r3, r3, #7
 8004286:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	2b06      	cmp	r3, #6
 800428c:	d010      	beq.n	80042b0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	681a      	ldr	r2, [r3, #0]
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f042 0201 	orr.w	r2, r2, #1
 800429c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800429e:	e007      	b.n	80042b0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	681a      	ldr	r2, [r3, #0]
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f042 0201 	orr.w	r2, r2, #1
 80042ae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80042b0:	2300      	movs	r3, #0
}
 80042b2:	4618      	mov	r0, r3
 80042b4:	3714      	adds	r7, #20
 80042b6:	46bd      	mov	sp, r7
 80042b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042bc:	4770      	bx	lr
 80042be:	bf00      	nop
 80042c0:	40010000 	.word	0x40010000
 80042c4:	40000400 	.word	0x40000400
 80042c8:	40000800 	.word	0x40000800
 80042cc:	40000c00 	.word	0x40000c00
 80042d0:	40010400 	.word	0x40010400
 80042d4:	40014000 	.word	0x40014000
 80042d8:	40001800 	.word	0x40001800

080042dc <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80042dc:	b480      	push	{r7}
 80042de:	b083      	sub	sp, #12
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	68da      	ldr	r2, [r3, #12]
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f022 0201 	bic.w	r2, r2, #1
 80042f2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	6a1a      	ldr	r2, [r3, #32]
 80042fa:	f241 1311 	movw	r3, #4369	; 0x1111
 80042fe:	4013      	ands	r3, r2
 8004300:	2b00      	cmp	r3, #0
 8004302:	d10f      	bne.n	8004324 <HAL_TIM_Base_Stop_IT+0x48>
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	6a1a      	ldr	r2, [r3, #32]
 800430a:	f240 4344 	movw	r3, #1092	; 0x444
 800430e:	4013      	ands	r3, r2
 8004310:	2b00      	cmp	r3, #0
 8004312:	d107      	bne.n	8004324 <HAL_TIM_Base_Stop_IT+0x48>
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	681a      	ldr	r2, [r3, #0]
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f022 0201 	bic.w	r2, r2, #1
 8004322:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2201      	movs	r2, #1
 8004328:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800432c:	2300      	movs	r3, #0
}
 800432e:	4618      	mov	r0, r3
 8004330:	370c      	adds	r7, #12
 8004332:	46bd      	mov	sp, r7
 8004334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004338:	4770      	bx	lr

0800433a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800433a:	b580      	push	{r7, lr}
 800433c:	b082      	sub	sp, #8
 800433e:	af00      	add	r7, sp, #0
 8004340:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d101      	bne.n	800434c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004348:	2301      	movs	r3, #1
 800434a:	e041      	b.n	80043d0 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004352:	b2db      	uxtb	r3, r3
 8004354:	2b00      	cmp	r3, #0
 8004356:	d106      	bne.n	8004366 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2200      	movs	r2, #0
 800435c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004360:	6878      	ldr	r0, [r7, #4]
 8004362:	f000 f839 	bl	80043d8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2202      	movs	r2, #2
 800436a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681a      	ldr	r2, [r3, #0]
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	3304      	adds	r3, #4
 8004376:	4619      	mov	r1, r3
 8004378:	4610      	mov	r0, r2
 800437a:	f000 fbc3 	bl	8004b04 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2201      	movs	r2, #1
 8004382:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2201      	movs	r2, #1
 800438a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2201      	movs	r2, #1
 8004392:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2201      	movs	r2, #1
 800439a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2201      	movs	r2, #1
 80043a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2201      	movs	r2, #1
 80043aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2201      	movs	r2, #1
 80043b2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2201      	movs	r2, #1
 80043ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2201      	movs	r2, #1
 80043c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2201      	movs	r2, #1
 80043ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80043ce:	2300      	movs	r3, #0
}
 80043d0:	4618      	mov	r0, r3
 80043d2:	3708      	adds	r7, #8
 80043d4:	46bd      	mov	sp, r7
 80043d6:	bd80      	pop	{r7, pc}

080043d8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80043d8:	b480      	push	{r7}
 80043da:	b083      	sub	sp, #12
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80043e0:	bf00      	nop
 80043e2:	370c      	adds	r7, #12
 80043e4:	46bd      	mov	sp, r7
 80043e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ea:	4770      	bx	lr

080043ec <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b084      	sub	sp, #16
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
 80043f4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d109      	bne.n	8004410 <HAL_TIM_PWM_Start+0x24>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004402:	b2db      	uxtb	r3, r3
 8004404:	2b01      	cmp	r3, #1
 8004406:	bf14      	ite	ne
 8004408:	2301      	movne	r3, #1
 800440a:	2300      	moveq	r3, #0
 800440c:	b2db      	uxtb	r3, r3
 800440e:	e022      	b.n	8004456 <HAL_TIM_PWM_Start+0x6a>
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	2b04      	cmp	r3, #4
 8004414:	d109      	bne.n	800442a <HAL_TIM_PWM_Start+0x3e>
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800441c:	b2db      	uxtb	r3, r3
 800441e:	2b01      	cmp	r3, #1
 8004420:	bf14      	ite	ne
 8004422:	2301      	movne	r3, #1
 8004424:	2300      	moveq	r3, #0
 8004426:	b2db      	uxtb	r3, r3
 8004428:	e015      	b.n	8004456 <HAL_TIM_PWM_Start+0x6a>
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	2b08      	cmp	r3, #8
 800442e:	d109      	bne.n	8004444 <HAL_TIM_PWM_Start+0x58>
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004436:	b2db      	uxtb	r3, r3
 8004438:	2b01      	cmp	r3, #1
 800443a:	bf14      	ite	ne
 800443c:	2301      	movne	r3, #1
 800443e:	2300      	moveq	r3, #0
 8004440:	b2db      	uxtb	r3, r3
 8004442:	e008      	b.n	8004456 <HAL_TIM_PWM_Start+0x6a>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800444a:	b2db      	uxtb	r3, r3
 800444c:	2b01      	cmp	r3, #1
 800444e:	bf14      	ite	ne
 8004450:	2301      	movne	r3, #1
 8004452:	2300      	moveq	r3, #0
 8004454:	b2db      	uxtb	r3, r3
 8004456:	2b00      	cmp	r3, #0
 8004458:	d001      	beq.n	800445e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800445a:	2301      	movs	r3, #1
 800445c:	e07c      	b.n	8004558 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d104      	bne.n	800446e <HAL_TIM_PWM_Start+0x82>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2202      	movs	r2, #2
 8004468:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800446c:	e013      	b.n	8004496 <HAL_TIM_PWM_Start+0xaa>
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	2b04      	cmp	r3, #4
 8004472:	d104      	bne.n	800447e <HAL_TIM_PWM_Start+0x92>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2202      	movs	r2, #2
 8004478:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800447c:	e00b      	b.n	8004496 <HAL_TIM_PWM_Start+0xaa>
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	2b08      	cmp	r3, #8
 8004482:	d104      	bne.n	800448e <HAL_TIM_PWM_Start+0xa2>
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2202      	movs	r2, #2
 8004488:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800448c:	e003      	b.n	8004496 <HAL_TIM_PWM_Start+0xaa>
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2202      	movs	r2, #2
 8004492:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	2201      	movs	r2, #1
 800449c:	6839      	ldr	r1, [r7, #0]
 800449e:	4618      	mov	r0, r3
 80044a0:	f000 fe1a 	bl	80050d8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4a2d      	ldr	r2, [pc, #180]	; (8004560 <HAL_TIM_PWM_Start+0x174>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d004      	beq.n	80044b8 <HAL_TIM_PWM_Start+0xcc>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4a2c      	ldr	r2, [pc, #176]	; (8004564 <HAL_TIM_PWM_Start+0x178>)
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d101      	bne.n	80044bc <HAL_TIM_PWM_Start+0xd0>
 80044b8:	2301      	movs	r3, #1
 80044ba:	e000      	b.n	80044be <HAL_TIM_PWM_Start+0xd2>
 80044bc:	2300      	movs	r3, #0
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d007      	beq.n	80044d2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80044d0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	4a22      	ldr	r2, [pc, #136]	; (8004560 <HAL_TIM_PWM_Start+0x174>)
 80044d8:	4293      	cmp	r3, r2
 80044da:	d022      	beq.n	8004522 <HAL_TIM_PWM_Start+0x136>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044e4:	d01d      	beq.n	8004522 <HAL_TIM_PWM_Start+0x136>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	4a1f      	ldr	r2, [pc, #124]	; (8004568 <HAL_TIM_PWM_Start+0x17c>)
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d018      	beq.n	8004522 <HAL_TIM_PWM_Start+0x136>
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4a1d      	ldr	r2, [pc, #116]	; (800456c <HAL_TIM_PWM_Start+0x180>)
 80044f6:	4293      	cmp	r3, r2
 80044f8:	d013      	beq.n	8004522 <HAL_TIM_PWM_Start+0x136>
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	4a1c      	ldr	r2, [pc, #112]	; (8004570 <HAL_TIM_PWM_Start+0x184>)
 8004500:	4293      	cmp	r3, r2
 8004502:	d00e      	beq.n	8004522 <HAL_TIM_PWM_Start+0x136>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	4a16      	ldr	r2, [pc, #88]	; (8004564 <HAL_TIM_PWM_Start+0x178>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d009      	beq.n	8004522 <HAL_TIM_PWM_Start+0x136>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	4a18      	ldr	r2, [pc, #96]	; (8004574 <HAL_TIM_PWM_Start+0x188>)
 8004514:	4293      	cmp	r3, r2
 8004516:	d004      	beq.n	8004522 <HAL_TIM_PWM_Start+0x136>
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	4a16      	ldr	r2, [pc, #88]	; (8004578 <HAL_TIM_PWM_Start+0x18c>)
 800451e:	4293      	cmp	r3, r2
 8004520:	d111      	bne.n	8004546 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	689b      	ldr	r3, [r3, #8]
 8004528:	f003 0307 	and.w	r3, r3, #7
 800452c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	2b06      	cmp	r3, #6
 8004532:	d010      	beq.n	8004556 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	681a      	ldr	r2, [r3, #0]
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f042 0201 	orr.w	r2, r2, #1
 8004542:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004544:	e007      	b.n	8004556 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	681a      	ldr	r2, [r3, #0]
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f042 0201 	orr.w	r2, r2, #1
 8004554:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004556:	2300      	movs	r3, #0
}
 8004558:	4618      	mov	r0, r3
 800455a:	3710      	adds	r7, #16
 800455c:	46bd      	mov	sp, r7
 800455e:	bd80      	pop	{r7, pc}
 8004560:	40010000 	.word	0x40010000
 8004564:	40010400 	.word	0x40010400
 8004568:	40000400 	.word	0x40000400
 800456c:	40000800 	.word	0x40000800
 8004570:	40000c00 	.word	0x40000c00
 8004574:	40014000 	.word	0x40014000
 8004578:	40001800 	.word	0x40001800

0800457c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b082      	sub	sp, #8
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	691b      	ldr	r3, [r3, #16]
 800458a:	f003 0302 	and.w	r3, r3, #2
 800458e:	2b02      	cmp	r3, #2
 8004590:	d122      	bne.n	80045d8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	68db      	ldr	r3, [r3, #12]
 8004598:	f003 0302 	and.w	r3, r3, #2
 800459c:	2b02      	cmp	r3, #2
 800459e:	d11b      	bne.n	80045d8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f06f 0202 	mvn.w	r2, #2
 80045a8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2201      	movs	r2, #1
 80045ae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	699b      	ldr	r3, [r3, #24]
 80045b6:	f003 0303 	and.w	r3, r3, #3
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d003      	beq.n	80045c6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	f000 fa81 	bl	8004ac6 <HAL_TIM_IC_CaptureCallback>
 80045c4:	e005      	b.n	80045d2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f000 fa73 	bl	8004ab2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045cc:	6878      	ldr	r0, [r7, #4]
 80045ce:	f000 fa84 	bl	8004ada <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2200      	movs	r2, #0
 80045d6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	691b      	ldr	r3, [r3, #16]
 80045de:	f003 0304 	and.w	r3, r3, #4
 80045e2:	2b04      	cmp	r3, #4
 80045e4:	d122      	bne.n	800462c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	68db      	ldr	r3, [r3, #12]
 80045ec:	f003 0304 	and.w	r3, r3, #4
 80045f0:	2b04      	cmp	r3, #4
 80045f2:	d11b      	bne.n	800462c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f06f 0204 	mvn.w	r2, #4
 80045fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2202      	movs	r2, #2
 8004602:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	699b      	ldr	r3, [r3, #24]
 800460a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800460e:	2b00      	cmp	r3, #0
 8004610:	d003      	beq.n	800461a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004612:	6878      	ldr	r0, [r7, #4]
 8004614:	f000 fa57 	bl	8004ac6 <HAL_TIM_IC_CaptureCallback>
 8004618:	e005      	b.n	8004626 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800461a:	6878      	ldr	r0, [r7, #4]
 800461c:	f000 fa49 	bl	8004ab2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004620:	6878      	ldr	r0, [r7, #4]
 8004622:	f000 fa5a 	bl	8004ada <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2200      	movs	r2, #0
 800462a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	691b      	ldr	r3, [r3, #16]
 8004632:	f003 0308 	and.w	r3, r3, #8
 8004636:	2b08      	cmp	r3, #8
 8004638:	d122      	bne.n	8004680 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	68db      	ldr	r3, [r3, #12]
 8004640:	f003 0308 	and.w	r3, r3, #8
 8004644:	2b08      	cmp	r3, #8
 8004646:	d11b      	bne.n	8004680 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f06f 0208 	mvn.w	r2, #8
 8004650:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2204      	movs	r2, #4
 8004656:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	69db      	ldr	r3, [r3, #28]
 800465e:	f003 0303 	and.w	r3, r3, #3
 8004662:	2b00      	cmp	r3, #0
 8004664:	d003      	beq.n	800466e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004666:	6878      	ldr	r0, [r7, #4]
 8004668:	f000 fa2d 	bl	8004ac6 <HAL_TIM_IC_CaptureCallback>
 800466c:	e005      	b.n	800467a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800466e:	6878      	ldr	r0, [r7, #4]
 8004670:	f000 fa1f 	bl	8004ab2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004674:	6878      	ldr	r0, [r7, #4]
 8004676:	f000 fa30 	bl	8004ada <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2200      	movs	r2, #0
 800467e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	691b      	ldr	r3, [r3, #16]
 8004686:	f003 0310 	and.w	r3, r3, #16
 800468a:	2b10      	cmp	r3, #16
 800468c:	d122      	bne.n	80046d4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	68db      	ldr	r3, [r3, #12]
 8004694:	f003 0310 	and.w	r3, r3, #16
 8004698:	2b10      	cmp	r3, #16
 800469a:	d11b      	bne.n	80046d4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f06f 0210 	mvn.w	r2, #16
 80046a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2208      	movs	r2, #8
 80046aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	69db      	ldr	r3, [r3, #28]
 80046b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d003      	beq.n	80046c2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046ba:	6878      	ldr	r0, [r7, #4]
 80046bc:	f000 fa03 	bl	8004ac6 <HAL_TIM_IC_CaptureCallback>
 80046c0:	e005      	b.n	80046ce <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046c2:	6878      	ldr	r0, [r7, #4]
 80046c4:	f000 f9f5 	bl	8004ab2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046c8:	6878      	ldr	r0, [r7, #4]
 80046ca:	f000 fa06 	bl	8004ada <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2200      	movs	r2, #0
 80046d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	691b      	ldr	r3, [r3, #16]
 80046da:	f003 0301 	and.w	r3, r3, #1
 80046de:	2b01      	cmp	r3, #1
 80046e0:	d10e      	bne.n	8004700 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	68db      	ldr	r3, [r3, #12]
 80046e8:	f003 0301 	and.w	r3, r3, #1
 80046ec:	2b01      	cmp	r3, #1
 80046ee:	d107      	bne.n	8004700 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f06f 0201 	mvn.w	r2, #1
 80046f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80046fa:	6878      	ldr	r0, [r7, #4]
 80046fc:	f000 f9cf 	bl	8004a9e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	691b      	ldr	r3, [r3, #16]
 8004706:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800470a:	2b80      	cmp	r3, #128	; 0x80
 800470c:	d10e      	bne.n	800472c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	68db      	ldr	r3, [r3, #12]
 8004714:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004718:	2b80      	cmp	r3, #128	; 0x80
 800471a:	d107      	bne.n	800472c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004724:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004726:	6878      	ldr	r0, [r7, #4]
 8004728:	f000 fd82 	bl	8005230 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	691b      	ldr	r3, [r3, #16]
 8004732:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004736:	2b40      	cmp	r3, #64	; 0x40
 8004738:	d10e      	bne.n	8004758 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	68db      	ldr	r3, [r3, #12]
 8004740:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004744:	2b40      	cmp	r3, #64	; 0x40
 8004746:	d107      	bne.n	8004758 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004750:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004752:	6878      	ldr	r0, [r7, #4]
 8004754:	f000 f9cb 	bl	8004aee <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	691b      	ldr	r3, [r3, #16]
 800475e:	f003 0320 	and.w	r3, r3, #32
 8004762:	2b20      	cmp	r3, #32
 8004764:	d10e      	bne.n	8004784 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	68db      	ldr	r3, [r3, #12]
 800476c:	f003 0320 	and.w	r3, r3, #32
 8004770:	2b20      	cmp	r3, #32
 8004772:	d107      	bne.n	8004784 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f06f 0220 	mvn.w	r2, #32
 800477c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800477e:	6878      	ldr	r0, [r7, #4]
 8004780:	f000 fd4c 	bl	800521c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004784:	bf00      	nop
 8004786:	3708      	adds	r7, #8
 8004788:	46bd      	mov	sp, r7
 800478a:	bd80      	pop	{r7, pc}

0800478c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b086      	sub	sp, #24
 8004790:	af00      	add	r7, sp, #0
 8004792:	60f8      	str	r0, [r7, #12]
 8004794:	60b9      	str	r1, [r7, #8]
 8004796:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004798:	2300      	movs	r3, #0
 800479a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047a2:	2b01      	cmp	r3, #1
 80047a4:	d101      	bne.n	80047aa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80047a6:	2302      	movs	r3, #2
 80047a8:	e0ae      	b.n	8004908 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	2201      	movs	r2, #1
 80047ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2b0c      	cmp	r3, #12
 80047b6:	f200 809f 	bhi.w	80048f8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80047ba:	a201      	add	r2, pc, #4	; (adr r2, 80047c0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80047bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047c0:	080047f5 	.word	0x080047f5
 80047c4:	080048f9 	.word	0x080048f9
 80047c8:	080048f9 	.word	0x080048f9
 80047cc:	080048f9 	.word	0x080048f9
 80047d0:	08004835 	.word	0x08004835
 80047d4:	080048f9 	.word	0x080048f9
 80047d8:	080048f9 	.word	0x080048f9
 80047dc:	080048f9 	.word	0x080048f9
 80047e0:	08004877 	.word	0x08004877
 80047e4:	080048f9 	.word	0x080048f9
 80047e8:	080048f9 	.word	0x080048f9
 80047ec:	080048f9 	.word	0x080048f9
 80047f0:	080048b7 	.word	0x080048b7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	68b9      	ldr	r1, [r7, #8]
 80047fa:	4618      	mov	r0, r3
 80047fc:	f000 fa22 	bl	8004c44 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	699a      	ldr	r2, [r3, #24]
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f042 0208 	orr.w	r2, r2, #8
 800480e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	699a      	ldr	r2, [r3, #24]
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f022 0204 	bic.w	r2, r2, #4
 800481e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	6999      	ldr	r1, [r3, #24]
 8004826:	68bb      	ldr	r3, [r7, #8]
 8004828:	691a      	ldr	r2, [r3, #16]
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	430a      	orrs	r2, r1
 8004830:	619a      	str	r2, [r3, #24]
      break;
 8004832:	e064      	b.n	80048fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	68b9      	ldr	r1, [r7, #8]
 800483a:	4618      	mov	r0, r3
 800483c:	f000 fa72 	bl	8004d24 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	699a      	ldr	r2, [r3, #24]
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800484e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	699a      	ldr	r2, [r3, #24]
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800485e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	6999      	ldr	r1, [r3, #24]
 8004866:	68bb      	ldr	r3, [r7, #8]
 8004868:	691b      	ldr	r3, [r3, #16]
 800486a:	021a      	lsls	r2, r3, #8
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	430a      	orrs	r2, r1
 8004872:	619a      	str	r2, [r3, #24]
      break;
 8004874:	e043      	b.n	80048fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	68b9      	ldr	r1, [r7, #8]
 800487c:	4618      	mov	r0, r3
 800487e:	f000 fac7 	bl	8004e10 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	69da      	ldr	r2, [r3, #28]
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f042 0208 	orr.w	r2, r2, #8
 8004890:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	69da      	ldr	r2, [r3, #28]
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f022 0204 	bic.w	r2, r2, #4
 80048a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	69d9      	ldr	r1, [r3, #28]
 80048a8:	68bb      	ldr	r3, [r7, #8]
 80048aa:	691a      	ldr	r2, [r3, #16]
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	430a      	orrs	r2, r1
 80048b2:	61da      	str	r2, [r3, #28]
      break;
 80048b4:	e023      	b.n	80048fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	68b9      	ldr	r1, [r7, #8]
 80048bc:	4618      	mov	r0, r3
 80048be:	f000 fb1b 	bl	8004ef8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	69da      	ldr	r2, [r3, #28]
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80048d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	69da      	ldr	r2, [r3, #28]
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80048e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	69d9      	ldr	r1, [r3, #28]
 80048e8:	68bb      	ldr	r3, [r7, #8]
 80048ea:	691b      	ldr	r3, [r3, #16]
 80048ec:	021a      	lsls	r2, r3, #8
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	430a      	orrs	r2, r1
 80048f4:	61da      	str	r2, [r3, #28]
      break;
 80048f6:	e002      	b.n	80048fe <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80048f8:	2301      	movs	r3, #1
 80048fa:	75fb      	strb	r3, [r7, #23]
      break;
 80048fc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	2200      	movs	r2, #0
 8004902:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004906:	7dfb      	ldrb	r3, [r7, #23]
}
 8004908:	4618      	mov	r0, r3
 800490a:	3718      	adds	r7, #24
 800490c:	46bd      	mov	sp, r7
 800490e:	bd80      	pop	{r7, pc}

08004910 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b084      	sub	sp, #16
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
 8004918:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800491a:	2300      	movs	r3, #0
 800491c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004924:	2b01      	cmp	r3, #1
 8004926:	d101      	bne.n	800492c <HAL_TIM_ConfigClockSource+0x1c>
 8004928:	2302      	movs	r3, #2
 800492a:	e0b4      	b.n	8004a96 <HAL_TIM_ConfigClockSource+0x186>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2201      	movs	r2, #1
 8004930:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2202      	movs	r2, #2
 8004938:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	689b      	ldr	r3, [r3, #8]
 8004942:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004944:	68bb      	ldr	r3, [r7, #8]
 8004946:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800494a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004952:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	68ba      	ldr	r2, [r7, #8]
 800495a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004964:	d03e      	beq.n	80049e4 <HAL_TIM_ConfigClockSource+0xd4>
 8004966:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800496a:	f200 8087 	bhi.w	8004a7c <HAL_TIM_ConfigClockSource+0x16c>
 800496e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004972:	f000 8086 	beq.w	8004a82 <HAL_TIM_ConfigClockSource+0x172>
 8004976:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800497a:	d87f      	bhi.n	8004a7c <HAL_TIM_ConfigClockSource+0x16c>
 800497c:	2b70      	cmp	r3, #112	; 0x70
 800497e:	d01a      	beq.n	80049b6 <HAL_TIM_ConfigClockSource+0xa6>
 8004980:	2b70      	cmp	r3, #112	; 0x70
 8004982:	d87b      	bhi.n	8004a7c <HAL_TIM_ConfigClockSource+0x16c>
 8004984:	2b60      	cmp	r3, #96	; 0x60
 8004986:	d050      	beq.n	8004a2a <HAL_TIM_ConfigClockSource+0x11a>
 8004988:	2b60      	cmp	r3, #96	; 0x60
 800498a:	d877      	bhi.n	8004a7c <HAL_TIM_ConfigClockSource+0x16c>
 800498c:	2b50      	cmp	r3, #80	; 0x50
 800498e:	d03c      	beq.n	8004a0a <HAL_TIM_ConfigClockSource+0xfa>
 8004990:	2b50      	cmp	r3, #80	; 0x50
 8004992:	d873      	bhi.n	8004a7c <HAL_TIM_ConfigClockSource+0x16c>
 8004994:	2b40      	cmp	r3, #64	; 0x40
 8004996:	d058      	beq.n	8004a4a <HAL_TIM_ConfigClockSource+0x13a>
 8004998:	2b40      	cmp	r3, #64	; 0x40
 800499a:	d86f      	bhi.n	8004a7c <HAL_TIM_ConfigClockSource+0x16c>
 800499c:	2b30      	cmp	r3, #48	; 0x30
 800499e:	d064      	beq.n	8004a6a <HAL_TIM_ConfigClockSource+0x15a>
 80049a0:	2b30      	cmp	r3, #48	; 0x30
 80049a2:	d86b      	bhi.n	8004a7c <HAL_TIM_ConfigClockSource+0x16c>
 80049a4:	2b20      	cmp	r3, #32
 80049a6:	d060      	beq.n	8004a6a <HAL_TIM_ConfigClockSource+0x15a>
 80049a8:	2b20      	cmp	r3, #32
 80049aa:	d867      	bhi.n	8004a7c <HAL_TIM_ConfigClockSource+0x16c>
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d05c      	beq.n	8004a6a <HAL_TIM_ConfigClockSource+0x15a>
 80049b0:	2b10      	cmp	r3, #16
 80049b2:	d05a      	beq.n	8004a6a <HAL_TIM_ConfigClockSource+0x15a>
 80049b4:	e062      	b.n	8004a7c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6818      	ldr	r0, [r3, #0]
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	6899      	ldr	r1, [r3, #8]
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	685a      	ldr	r2, [r3, #4]
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	68db      	ldr	r3, [r3, #12]
 80049c6:	f000 fb67 	bl	8005098 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	689b      	ldr	r3, [r3, #8]
 80049d0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80049d2:	68bb      	ldr	r3, [r7, #8]
 80049d4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80049d8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	68ba      	ldr	r2, [r7, #8]
 80049e0:	609a      	str	r2, [r3, #8]
      break;
 80049e2:	e04f      	b.n	8004a84 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6818      	ldr	r0, [r3, #0]
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	6899      	ldr	r1, [r3, #8]
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	685a      	ldr	r2, [r3, #4]
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	68db      	ldr	r3, [r3, #12]
 80049f4:	f000 fb50 	bl	8005098 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	689a      	ldr	r2, [r3, #8]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004a06:	609a      	str	r2, [r3, #8]
      break;
 8004a08:	e03c      	b.n	8004a84 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6818      	ldr	r0, [r3, #0]
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	6859      	ldr	r1, [r3, #4]
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	68db      	ldr	r3, [r3, #12]
 8004a16:	461a      	mov	r2, r3
 8004a18:	f000 fac4 	bl	8004fa4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	2150      	movs	r1, #80	; 0x50
 8004a22:	4618      	mov	r0, r3
 8004a24:	f000 fb1d 	bl	8005062 <TIM_ITRx_SetConfig>
      break;
 8004a28:	e02c      	b.n	8004a84 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6818      	ldr	r0, [r3, #0]
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	6859      	ldr	r1, [r3, #4]
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	68db      	ldr	r3, [r3, #12]
 8004a36:	461a      	mov	r2, r3
 8004a38:	f000 fae3 	bl	8005002 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	2160      	movs	r1, #96	; 0x60
 8004a42:	4618      	mov	r0, r3
 8004a44:	f000 fb0d 	bl	8005062 <TIM_ITRx_SetConfig>
      break;
 8004a48:	e01c      	b.n	8004a84 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6818      	ldr	r0, [r3, #0]
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	6859      	ldr	r1, [r3, #4]
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	68db      	ldr	r3, [r3, #12]
 8004a56:	461a      	mov	r2, r3
 8004a58:	f000 faa4 	bl	8004fa4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	2140      	movs	r1, #64	; 0x40
 8004a62:	4618      	mov	r0, r3
 8004a64:	f000 fafd 	bl	8005062 <TIM_ITRx_SetConfig>
      break;
 8004a68:	e00c      	b.n	8004a84 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681a      	ldr	r2, [r3, #0]
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	4619      	mov	r1, r3
 8004a74:	4610      	mov	r0, r2
 8004a76:	f000 faf4 	bl	8005062 <TIM_ITRx_SetConfig>
      break;
 8004a7a:	e003      	b.n	8004a84 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	73fb      	strb	r3, [r7, #15]
      break;
 8004a80:	e000      	b.n	8004a84 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004a82:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2201      	movs	r2, #1
 8004a88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2200      	movs	r2, #0
 8004a90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004a94:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a96:	4618      	mov	r0, r3
 8004a98:	3710      	adds	r7, #16
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	bd80      	pop	{r7, pc}

08004a9e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004a9e:	b480      	push	{r7}
 8004aa0:	b083      	sub	sp, #12
 8004aa2:	af00      	add	r7, sp, #0
 8004aa4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004aa6:	bf00      	nop
 8004aa8:	370c      	adds	r7, #12
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab0:	4770      	bx	lr

08004ab2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004ab2:	b480      	push	{r7}
 8004ab4:	b083      	sub	sp, #12
 8004ab6:	af00      	add	r7, sp, #0
 8004ab8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004aba:	bf00      	nop
 8004abc:	370c      	adds	r7, #12
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac4:	4770      	bx	lr

08004ac6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004ac6:	b480      	push	{r7}
 8004ac8:	b083      	sub	sp, #12
 8004aca:	af00      	add	r7, sp, #0
 8004acc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004ace:	bf00      	nop
 8004ad0:	370c      	adds	r7, #12
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad8:	4770      	bx	lr

08004ada <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004ada:	b480      	push	{r7}
 8004adc:	b083      	sub	sp, #12
 8004ade:	af00      	add	r7, sp, #0
 8004ae0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004ae2:	bf00      	nop
 8004ae4:	370c      	adds	r7, #12
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aec:	4770      	bx	lr

08004aee <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004aee:	b480      	push	{r7}
 8004af0:	b083      	sub	sp, #12
 8004af2:	af00      	add	r7, sp, #0
 8004af4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004af6:	bf00      	nop
 8004af8:	370c      	adds	r7, #12
 8004afa:	46bd      	mov	sp, r7
 8004afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b00:	4770      	bx	lr
	...

08004b04 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004b04:	b480      	push	{r7}
 8004b06:	b085      	sub	sp, #20
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
 8004b0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	4a40      	ldr	r2, [pc, #256]	; (8004c18 <TIM_Base_SetConfig+0x114>)
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	d013      	beq.n	8004b44 <TIM_Base_SetConfig+0x40>
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b22:	d00f      	beq.n	8004b44 <TIM_Base_SetConfig+0x40>
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	4a3d      	ldr	r2, [pc, #244]	; (8004c1c <TIM_Base_SetConfig+0x118>)
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	d00b      	beq.n	8004b44 <TIM_Base_SetConfig+0x40>
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	4a3c      	ldr	r2, [pc, #240]	; (8004c20 <TIM_Base_SetConfig+0x11c>)
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d007      	beq.n	8004b44 <TIM_Base_SetConfig+0x40>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	4a3b      	ldr	r2, [pc, #236]	; (8004c24 <TIM_Base_SetConfig+0x120>)
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	d003      	beq.n	8004b44 <TIM_Base_SetConfig+0x40>
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	4a3a      	ldr	r2, [pc, #232]	; (8004c28 <TIM_Base_SetConfig+0x124>)
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d108      	bne.n	8004b56 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b4a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	685b      	ldr	r3, [r3, #4]
 8004b50:	68fa      	ldr	r2, [r7, #12]
 8004b52:	4313      	orrs	r3, r2
 8004b54:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	4a2f      	ldr	r2, [pc, #188]	; (8004c18 <TIM_Base_SetConfig+0x114>)
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	d02b      	beq.n	8004bb6 <TIM_Base_SetConfig+0xb2>
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b64:	d027      	beq.n	8004bb6 <TIM_Base_SetConfig+0xb2>
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	4a2c      	ldr	r2, [pc, #176]	; (8004c1c <TIM_Base_SetConfig+0x118>)
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	d023      	beq.n	8004bb6 <TIM_Base_SetConfig+0xb2>
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	4a2b      	ldr	r2, [pc, #172]	; (8004c20 <TIM_Base_SetConfig+0x11c>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d01f      	beq.n	8004bb6 <TIM_Base_SetConfig+0xb2>
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	4a2a      	ldr	r2, [pc, #168]	; (8004c24 <TIM_Base_SetConfig+0x120>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d01b      	beq.n	8004bb6 <TIM_Base_SetConfig+0xb2>
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	4a29      	ldr	r2, [pc, #164]	; (8004c28 <TIM_Base_SetConfig+0x124>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d017      	beq.n	8004bb6 <TIM_Base_SetConfig+0xb2>
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	4a28      	ldr	r2, [pc, #160]	; (8004c2c <TIM_Base_SetConfig+0x128>)
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	d013      	beq.n	8004bb6 <TIM_Base_SetConfig+0xb2>
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	4a27      	ldr	r2, [pc, #156]	; (8004c30 <TIM_Base_SetConfig+0x12c>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d00f      	beq.n	8004bb6 <TIM_Base_SetConfig+0xb2>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	4a26      	ldr	r2, [pc, #152]	; (8004c34 <TIM_Base_SetConfig+0x130>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d00b      	beq.n	8004bb6 <TIM_Base_SetConfig+0xb2>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	4a25      	ldr	r2, [pc, #148]	; (8004c38 <TIM_Base_SetConfig+0x134>)
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	d007      	beq.n	8004bb6 <TIM_Base_SetConfig+0xb2>
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	4a24      	ldr	r2, [pc, #144]	; (8004c3c <TIM_Base_SetConfig+0x138>)
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d003      	beq.n	8004bb6 <TIM_Base_SetConfig+0xb2>
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	4a23      	ldr	r2, [pc, #140]	; (8004c40 <TIM_Base_SetConfig+0x13c>)
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d108      	bne.n	8004bc8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004bbc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	68db      	ldr	r3, [r3, #12]
 8004bc2:	68fa      	ldr	r2, [r7, #12]
 8004bc4:	4313      	orrs	r3, r2
 8004bc6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	695b      	ldr	r3, [r3, #20]
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	68fa      	ldr	r2, [r7, #12]
 8004bda:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	689a      	ldr	r2, [r3, #8]
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	681a      	ldr	r2, [r3, #0]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	4a0a      	ldr	r2, [pc, #40]	; (8004c18 <TIM_Base_SetConfig+0x114>)
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	d003      	beq.n	8004bfc <TIM_Base_SetConfig+0xf8>
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	4a0c      	ldr	r2, [pc, #48]	; (8004c28 <TIM_Base_SetConfig+0x124>)
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	d103      	bne.n	8004c04 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	691a      	ldr	r2, [r3, #16]
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2201      	movs	r2, #1
 8004c08:	615a      	str	r2, [r3, #20]
}
 8004c0a:	bf00      	nop
 8004c0c:	3714      	adds	r7, #20
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c14:	4770      	bx	lr
 8004c16:	bf00      	nop
 8004c18:	40010000 	.word	0x40010000
 8004c1c:	40000400 	.word	0x40000400
 8004c20:	40000800 	.word	0x40000800
 8004c24:	40000c00 	.word	0x40000c00
 8004c28:	40010400 	.word	0x40010400
 8004c2c:	40014000 	.word	0x40014000
 8004c30:	40014400 	.word	0x40014400
 8004c34:	40014800 	.word	0x40014800
 8004c38:	40001800 	.word	0x40001800
 8004c3c:	40001c00 	.word	0x40001c00
 8004c40:	40002000 	.word	0x40002000

08004c44 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004c44:	b480      	push	{r7}
 8004c46:	b087      	sub	sp, #28
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
 8004c4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6a1b      	ldr	r3, [r3, #32]
 8004c52:	f023 0201 	bic.w	r2, r3, #1
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6a1b      	ldr	r3, [r3, #32]
 8004c5e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	685b      	ldr	r3, [r3, #4]
 8004c64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	699b      	ldr	r3, [r3, #24]
 8004c6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	f023 0303 	bic.w	r3, r3, #3
 8004c7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	68fa      	ldr	r2, [r7, #12]
 8004c82:	4313      	orrs	r3, r2
 8004c84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004c86:	697b      	ldr	r3, [r7, #20]
 8004c88:	f023 0302 	bic.w	r3, r3, #2
 8004c8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	689b      	ldr	r3, [r3, #8]
 8004c92:	697a      	ldr	r2, [r7, #20]
 8004c94:	4313      	orrs	r3, r2
 8004c96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	4a20      	ldr	r2, [pc, #128]	; (8004d1c <TIM_OC1_SetConfig+0xd8>)
 8004c9c:	4293      	cmp	r3, r2
 8004c9e:	d003      	beq.n	8004ca8 <TIM_OC1_SetConfig+0x64>
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	4a1f      	ldr	r2, [pc, #124]	; (8004d20 <TIM_OC1_SetConfig+0xdc>)
 8004ca4:	4293      	cmp	r3, r2
 8004ca6:	d10c      	bne.n	8004cc2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004ca8:	697b      	ldr	r3, [r7, #20]
 8004caa:	f023 0308 	bic.w	r3, r3, #8
 8004cae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	68db      	ldr	r3, [r3, #12]
 8004cb4:	697a      	ldr	r2, [r7, #20]
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004cba:	697b      	ldr	r3, [r7, #20]
 8004cbc:	f023 0304 	bic.w	r3, r3, #4
 8004cc0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	4a15      	ldr	r2, [pc, #84]	; (8004d1c <TIM_OC1_SetConfig+0xd8>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d003      	beq.n	8004cd2 <TIM_OC1_SetConfig+0x8e>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	4a14      	ldr	r2, [pc, #80]	; (8004d20 <TIM_OC1_SetConfig+0xdc>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d111      	bne.n	8004cf6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004cd2:	693b      	ldr	r3, [r7, #16]
 8004cd4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004cd8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004cda:	693b      	ldr	r3, [r7, #16]
 8004cdc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004ce0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	695b      	ldr	r3, [r3, #20]
 8004ce6:	693a      	ldr	r2, [r7, #16]
 8004ce8:	4313      	orrs	r3, r2
 8004cea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	699b      	ldr	r3, [r3, #24]
 8004cf0:	693a      	ldr	r2, [r7, #16]
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	693a      	ldr	r2, [r7, #16]
 8004cfa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	68fa      	ldr	r2, [r7, #12]
 8004d00:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	685a      	ldr	r2, [r3, #4]
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	697a      	ldr	r2, [r7, #20]
 8004d0e:	621a      	str	r2, [r3, #32]
}
 8004d10:	bf00      	nop
 8004d12:	371c      	adds	r7, #28
 8004d14:	46bd      	mov	sp, r7
 8004d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1a:	4770      	bx	lr
 8004d1c:	40010000 	.word	0x40010000
 8004d20:	40010400 	.word	0x40010400

08004d24 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004d24:	b480      	push	{r7}
 8004d26:	b087      	sub	sp, #28
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
 8004d2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6a1b      	ldr	r3, [r3, #32]
 8004d32:	f023 0210 	bic.w	r2, r3, #16
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6a1b      	ldr	r3, [r3, #32]
 8004d3e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	699b      	ldr	r3, [r3, #24]
 8004d4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d5a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	021b      	lsls	r3, r3, #8
 8004d62:	68fa      	ldr	r2, [r7, #12]
 8004d64:	4313      	orrs	r3, r2
 8004d66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004d68:	697b      	ldr	r3, [r7, #20]
 8004d6a:	f023 0320 	bic.w	r3, r3, #32
 8004d6e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	689b      	ldr	r3, [r3, #8]
 8004d74:	011b      	lsls	r3, r3, #4
 8004d76:	697a      	ldr	r2, [r7, #20]
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	4a22      	ldr	r2, [pc, #136]	; (8004e08 <TIM_OC2_SetConfig+0xe4>)
 8004d80:	4293      	cmp	r3, r2
 8004d82:	d003      	beq.n	8004d8c <TIM_OC2_SetConfig+0x68>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	4a21      	ldr	r2, [pc, #132]	; (8004e0c <TIM_OC2_SetConfig+0xe8>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d10d      	bne.n	8004da8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004d8c:	697b      	ldr	r3, [r7, #20]
 8004d8e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004d92:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	68db      	ldr	r3, [r3, #12]
 8004d98:	011b      	lsls	r3, r3, #4
 8004d9a:	697a      	ldr	r2, [r7, #20]
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004da0:	697b      	ldr	r3, [r7, #20]
 8004da2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004da6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	4a17      	ldr	r2, [pc, #92]	; (8004e08 <TIM_OC2_SetConfig+0xe4>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d003      	beq.n	8004db8 <TIM_OC2_SetConfig+0x94>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	4a16      	ldr	r2, [pc, #88]	; (8004e0c <TIM_OC2_SetConfig+0xe8>)
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d113      	bne.n	8004de0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004db8:	693b      	ldr	r3, [r7, #16]
 8004dba:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004dbe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004dc0:	693b      	ldr	r3, [r7, #16]
 8004dc2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004dc6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	695b      	ldr	r3, [r3, #20]
 8004dcc:	009b      	lsls	r3, r3, #2
 8004dce:	693a      	ldr	r2, [r7, #16]
 8004dd0:	4313      	orrs	r3, r2
 8004dd2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	699b      	ldr	r3, [r3, #24]
 8004dd8:	009b      	lsls	r3, r3, #2
 8004dda:	693a      	ldr	r2, [r7, #16]
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	693a      	ldr	r2, [r7, #16]
 8004de4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	68fa      	ldr	r2, [r7, #12]
 8004dea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	685a      	ldr	r2, [r3, #4]
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	697a      	ldr	r2, [r7, #20]
 8004df8:	621a      	str	r2, [r3, #32]
}
 8004dfa:	bf00      	nop
 8004dfc:	371c      	adds	r7, #28
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e04:	4770      	bx	lr
 8004e06:	bf00      	nop
 8004e08:	40010000 	.word	0x40010000
 8004e0c:	40010400 	.word	0x40010400

08004e10 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004e10:	b480      	push	{r7}
 8004e12:	b087      	sub	sp, #28
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
 8004e18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6a1b      	ldr	r3, [r3, #32]
 8004e1e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6a1b      	ldr	r3, [r3, #32]
 8004e2a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	685b      	ldr	r3, [r3, #4]
 8004e30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	69db      	ldr	r3, [r3, #28]
 8004e36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	f023 0303 	bic.w	r3, r3, #3
 8004e46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	68fa      	ldr	r2, [r7, #12]
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004e52:	697b      	ldr	r3, [r7, #20]
 8004e54:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004e58:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	689b      	ldr	r3, [r3, #8]
 8004e5e:	021b      	lsls	r3, r3, #8
 8004e60:	697a      	ldr	r2, [r7, #20]
 8004e62:	4313      	orrs	r3, r2
 8004e64:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	4a21      	ldr	r2, [pc, #132]	; (8004ef0 <TIM_OC3_SetConfig+0xe0>)
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	d003      	beq.n	8004e76 <TIM_OC3_SetConfig+0x66>
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	4a20      	ldr	r2, [pc, #128]	; (8004ef4 <TIM_OC3_SetConfig+0xe4>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d10d      	bne.n	8004e92 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004e76:	697b      	ldr	r3, [r7, #20]
 8004e78:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004e7c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	68db      	ldr	r3, [r3, #12]
 8004e82:	021b      	lsls	r3, r3, #8
 8004e84:	697a      	ldr	r2, [r7, #20]
 8004e86:	4313      	orrs	r3, r2
 8004e88:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004e8a:	697b      	ldr	r3, [r7, #20]
 8004e8c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004e90:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	4a16      	ldr	r2, [pc, #88]	; (8004ef0 <TIM_OC3_SetConfig+0xe0>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d003      	beq.n	8004ea2 <TIM_OC3_SetConfig+0x92>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	4a15      	ldr	r2, [pc, #84]	; (8004ef4 <TIM_OC3_SetConfig+0xe4>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d113      	bne.n	8004eca <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004ea2:	693b      	ldr	r3, [r7, #16]
 8004ea4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004ea8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004eaa:	693b      	ldr	r3, [r7, #16]
 8004eac:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004eb0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	695b      	ldr	r3, [r3, #20]
 8004eb6:	011b      	lsls	r3, r3, #4
 8004eb8:	693a      	ldr	r2, [r7, #16]
 8004eba:	4313      	orrs	r3, r2
 8004ebc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	699b      	ldr	r3, [r3, #24]
 8004ec2:	011b      	lsls	r3, r3, #4
 8004ec4:	693a      	ldr	r2, [r7, #16]
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	693a      	ldr	r2, [r7, #16]
 8004ece:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	68fa      	ldr	r2, [r7, #12]
 8004ed4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	685a      	ldr	r2, [r3, #4]
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	697a      	ldr	r2, [r7, #20]
 8004ee2:	621a      	str	r2, [r3, #32]
}
 8004ee4:	bf00      	nop
 8004ee6:	371c      	adds	r7, #28
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eee:	4770      	bx	lr
 8004ef0:	40010000 	.word	0x40010000
 8004ef4:	40010400 	.word	0x40010400

08004ef8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004ef8:	b480      	push	{r7}
 8004efa:	b087      	sub	sp, #28
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
 8004f00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6a1b      	ldr	r3, [r3, #32]
 8004f06:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6a1b      	ldr	r3, [r3, #32]
 8004f12:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	685b      	ldr	r3, [r3, #4]
 8004f18:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	69db      	ldr	r3, [r3, #28]
 8004f1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004f26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f2e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	021b      	lsls	r3, r3, #8
 8004f36:	68fa      	ldr	r2, [r7, #12]
 8004f38:	4313      	orrs	r3, r2
 8004f3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004f3c:	693b      	ldr	r3, [r7, #16]
 8004f3e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004f42:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	689b      	ldr	r3, [r3, #8]
 8004f48:	031b      	lsls	r3, r3, #12
 8004f4a:	693a      	ldr	r2, [r7, #16]
 8004f4c:	4313      	orrs	r3, r2
 8004f4e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	4a12      	ldr	r2, [pc, #72]	; (8004f9c <TIM_OC4_SetConfig+0xa4>)
 8004f54:	4293      	cmp	r3, r2
 8004f56:	d003      	beq.n	8004f60 <TIM_OC4_SetConfig+0x68>
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	4a11      	ldr	r2, [pc, #68]	; (8004fa0 <TIM_OC4_SetConfig+0xa8>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d109      	bne.n	8004f74 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004f60:	697b      	ldr	r3, [r7, #20]
 8004f62:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004f66:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	695b      	ldr	r3, [r3, #20]
 8004f6c:	019b      	lsls	r3, r3, #6
 8004f6e:	697a      	ldr	r2, [r7, #20]
 8004f70:	4313      	orrs	r3, r2
 8004f72:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	697a      	ldr	r2, [r7, #20]
 8004f78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	68fa      	ldr	r2, [r7, #12]
 8004f7e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	685a      	ldr	r2, [r3, #4]
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	693a      	ldr	r2, [r7, #16]
 8004f8c:	621a      	str	r2, [r3, #32]
}
 8004f8e:	bf00      	nop
 8004f90:	371c      	adds	r7, #28
 8004f92:	46bd      	mov	sp, r7
 8004f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f98:	4770      	bx	lr
 8004f9a:	bf00      	nop
 8004f9c:	40010000 	.word	0x40010000
 8004fa0:	40010400 	.word	0x40010400

08004fa4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004fa4:	b480      	push	{r7}
 8004fa6:	b087      	sub	sp, #28
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	60f8      	str	r0, [r7, #12]
 8004fac:	60b9      	str	r1, [r7, #8]
 8004fae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	6a1b      	ldr	r3, [r3, #32]
 8004fb4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	6a1b      	ldr	r3, [r3, #32]
 8004fba:	f023 0201 	bic.w	r2, r3, #1
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	699b      	ldr	r3, [r3, #24]
 8004fc6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004fc8:	693b      	ldr	r3, [r7, #16]
 8004fca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004fce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	011b      	lsls	r3, r3, #4
 8004fd4:	693a      	ldr	r2, [r7, #16]
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004fda:	697b      	ldr	r3, [r7, #20]
 8004fdc:	f023 030a 	bic.w	r3, r3, #10
 8004fe0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004fe2:	697a      	ldr	r2, [r7, #20]
 8004fe4:	68bb      	ldr	r3, [r7, #8]
 8004fe6:	4313      	orrs	r3, r2
 8004fe8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	693a      	ldr	r2, [r7, #16]
 8004fee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	697a      	ldr	r2, [r7, #20]
 8004ff4:	621a      	str	r2, [r3, #32]
}
 8004ff6:	bf00      	nop
 8004ff8:	371c      	adds	r7, #28
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005000:	4770      	bx	lr

08005002 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005002:	b480      	push	{r7}
 8005004:	b087      	sub	sp, #28
 8005006:	af00      	add	r7, sp, #0
 8005008:	60f8      	str	r0, [r7, #12]
 800500a:	60b9      	str	r1, [r7, #8]
 800500c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	6a1b      	ldr	r3, [r3, #32]
 8005012:	f023 0210 	bic.w	r2, r3, #16
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	699b      	ldr	r3, [r3, #24]
 800501e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	6a1b      	ldr	r3, [r3, #32]
 8005024:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005026:	697b      	ldr	r3, [r7, #20]
 8005028:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800502c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	031b      	lsls	r3, r3, #12
 8005032:	697a      	ldr	r2, [r7, #20]
 8005034:	4313      	orrs	r3, r2
 8005036:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005038:	693b      	ldr	r3, [r7, #16]
 800503a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800503e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005040:	68bb      	ldr	r3, [r7, #8]
 8005042:	011b      	lsls	r3, r3, #4
 8005044:	693a      	ldr	r2, [r7, #16]
 8005046:	4313      	orrs	r3, r2
 8005048:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	697a      	ldr	r2, [r7, #20]
 800504e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	693a      	ldr	r2, [r7, #16]
 8005054:	621a      	str	r2, [r3, #32]
}
 8005056:	bf00      	nop
 8005058:	371c      	adds	r7, #28
 800505a:	46bd      	mov	sp, r7
 800505c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005060:	4770      	bx	lr

08005062 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005062:	b480      	push	{r7}
 8005064:	b085      	sub	sp, #20
 8005066:	af00      	add	r7, sp, #0
 8005068:	6078      	str	r0, [r7, #4]
 800506a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	689b      	ldr	r3, [r3, #8]
 8005070:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005078:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800507a:	683a      	ldr	r2, [r7, #0]
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	4313      	orrs	r3, r2
 8005080:	f043 0307 	orr.w	r3, r3, #7
 8005084:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	68fa      	ldr	r2, [r7, #12]
 800508a:	609a      	str	r2, [r3, #8]
}
 800508c:	bf00      	nop
 800508e:	3714      	adds	r7, #20
 8005090:	46bd      	mov	sp, r7
 8005092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005096:	4770      	bx	lr

08005098 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005098:	b480      	push	{r7}
 800509a:	b087      	sub	sp, #28
 800509c:	af00      	add	r7, sp, #0
 800509e:	60f8      	str	r0, [r7, #12]
 80050a0:	60b9      	str	r1, [r7, #8]
 80050a2:	607a      	str	r2, [r7, #4]
 80050a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	689b      	ldr	r3, [r3, #8]
 80050aa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80050ac:	697b      	ldr	r3, [r7, #20]
 80050ae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80050b2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	021a      	lsls	r2, r3, #8
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	431a      	orrs	r2, r3
 80050bc:	68bb      	ldr	r3, [r7, #8]
 80050be:	4313      	orrs	r3, r2
 80050c0:	697a      	ldr	r2, [r7, #20]
 80050c2:	4313      	orrs	r3, r2
 80050c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	697a      	ldr	r2, [r7, #20]
 80050ca:	609a      	str	r2, [r3, #8]
}
 80050cc:	bf00      	nop
 80050ce:	371c      	adds	r7, #28
 80050d0:	46bd      	mov	sp, r7
 80050d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d6:	4770      	bx	lr

080050d8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80050d8:	b480      	push	{r7}
 80050da:	b087      	sub	sp, #28
 80050dc:	af00      	add	r7, sp, #0
 80050de:	60f8      	str	r0, [r7, #12]
 80050e0:	60b9      	str	r1, [r7, #8]
 80050e2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80050e4:	68bb      	ldr	r3, [r7, #8]
 80050e6:	f003 031f 	and.w	r3, r3, #31
 80050ea:	2201      	movs	r2, #1
 80050ec:	fa02 f303 	lsl.w	r3, r2, r3
 80050f0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	6a1a      	ldr	r2, [r3, #32]
 80050f6:	697b      	ldr	r3, [r7, #20]
 80050f8:	43db      	mvns	r3, r3
 80050fa:	401a      	ands	r2, r3
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	6a1a      	ldr	r2, [r3, #32]
 8005104:	68bb      	ldr	r3, [r7, #8]
 8005106:	f003 031f 	and.w	r3, r3, #31
 800510a:	6879      	ldr	r1, [r7, #4]
 800510c:	fa01 f303 	lsl.w	r3, r1, r3
 8005110:	431a      	orrs	r2, r3
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	621a      	str	r2, [r3, #32]
}
 8005116:	bf00      	nop
 8005118:	371c      	adds	r7, #28
 800511a:	46bd      	mov	sp, r7
 800511c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005120:	4770      	bx	lr
	...

08005124 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005124:	b480      	push	{r7}
 8005126:	b085      	sub	sp, #20
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
 800512c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005134:	2b01      	cmp	r3, #1
 8005136:	d101      	bne.n	800513c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005138:	2302      	movs	r3, #2
 800513a:	e05a      	b.n	80051f2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2201      	movs	r2, #1
 8005140:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2202      	movs	r2, #2
 8005148:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	685b      	ldr	r3, [r3, #4]
 8005152:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	689b      	ldr	r3, [r3, #8]
 800515a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005162:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	68fa      	ldr	r2, [r7, #12]
 800516a:	4313      	orrs	r3, r2
 800516c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	68fa      	ldr	r2, [r7, #12]
 8005174:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4a21      	ldr	r2, [pc, #132]	; (8005200 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800517c:	4293      	cmp	r3, r2
 800517e:	d022      	beq.n	80051c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005188:	d01d      	beq.n	80051c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a1d      	ldr	r2, [pc, #116]	; (8005204 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d018      	beq.n	80051c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a1b      	ldr	r2, [pc, #108]	; (8005208 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d013      	beq.n	80051c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	4a1a      	ldr	r2, [pc, #104]	; (800520c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80051a4:	4293      	cmp	r3, r2
 80051a6:	d00e      	beq.n	80051c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	4a18      	ldr	r2, [pc, #96]	; (8005210 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d009      	beq.n	80051c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4a17      	ldr	r2, [pc, #92]	; (8005214 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d004      	beq.n	80051c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a15      	ldr	r2, [pc, #84]	; (8005218 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d10c      	bne.n	80051e0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80051c6:	68bb      	ldr	r3, [r7, #8]
 80051c8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80051cc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	685b      	ldr	r3, [r3, #4]
 80051d2:	68ba      	ldr	r2, [r7, #8]
 80051d4:	4313      	orrs	r3, r2
 80051d6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	68ba      	ldr	r2, [r7, #8]
 80051de:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2201      	movs	r2, #1
 80051e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2200      	movs	r2, #0
 80051ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80051f0:	2300      	movs	r3, #0
}
 80051f2:	4618      	mov	r0, r3
 80051f4:	3714      	adds	r7, #20
 80051f6:	46bd      	mov	sp, r7
 80051f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fc:	4770      	bx	lr
 80051fe:	bf00      	nop
 8005200:	40010000 	.word	0x40010000
 8005204:	40000400 	.word	0x40000400
 8005208:	40000800 	.word	0x40000800
 800520c:	40000c00 	.word	0x40000c00
 8005210:	40010400 	.word	0x40010400
 8005214:	40014000 	.word	0x40014000
 8005218:	40001800 	.word	0x40001800

0800521c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800521c:	b480      	push	{r7}
 800521e:	b083      	sub	sp, #12
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005224:	bf00      	nop
 8005226:	370c      	adds	r7, #12
 8005228:	46bd      	mov	sp, r7
 800522a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522e:	4770      	bx	lr

08005230 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005230:	b480      	push	{r7}
 8005232:	b083      	sub	sp, #12
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005238:	bf00      	nop
 800523a:	370c      	adds	r7, #12
 800523c:	46bd      	mov	sp, r7
 800523e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005242:	4770      	bx	lr

08005244 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b082      	sub	sp, #8
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2b00      	cmp	r3, #0
 8005250:	d101      	bne.n	8005256 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005252:	2301      	movs	r3, #1
 8005254:	e03f      	b.n	80052d6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800525c:	b2db      	uxtb	r3, r3
 800525e:	2b00      	cmp	r3, #0
 8005260:	d106      	bne.n	8005270 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2200      	movs	r2, #0
 8005266:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800526a:	6878      	ldr	r0, [r7, #4]
 800526c:	f7fc fbca 	bl	8001a04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2224      	movs	r2, #36	; 0x24
 8005274:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	68da      	ldr	r2, [r3, #12]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005286:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005288:	6878      	ldr	r0, [r7, #4]
 800528a:	f000 fcdf 	bl	8005c4c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	691a      	ldr	r2, [r3, #16]
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800529c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	695a      	ldr	r2, [r3, #20]
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80052ac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	68da      	ldr	r2, [r3, #12]
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80052bc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2200      	movs	r2, #0
 80052c2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2220      	movs	r2, #32
 80052c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2220      	movs	r2, #32
 80052d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80052d4:	2300      	movs	r3, #0
}
 80052d6:	4618      	mov	r0, r3
 80052d8:	3708      	adds	r7, #8
 80052da:	46bd      	mov	sp, r7
 80052dc:	bd80      	pop	{r7, pc}

080052de <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80052de:	b580      	push	{r7, lr}
 80052e0:	b084      	sub	sp, #16
 80052e2:	af00      	add	r7, sp, #0
 80052e4:	60f8      	str	r0, [r7, #12]
 80052e6:	60b9      	str	r1, [r7, #8]
 80052e8:	4613      	mov	r3, r2
 80052ea:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80052f2:	b2db      	uxtb	r3, r3
 80052f4:	2b20      	cmp	r3, #32
 80052f6:	d11d      	bne.n	8005334 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80052f8:	68bb      	ldr	r3, [r7, #8]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d002      	beq.n	8005304 <HAL_UART_Receive_IT+0x26>
 80052fe:	88fb      	ldrh	r3, [r7, #6]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d101      	bne.n	8005308 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005304:	2301      	movs	r3, #1
 8005306:	e016      	b.n	8005336 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800530e:	2b01      	cmp	r3, #1
 8005310:	d101      	bne.n	8005316 <HAL_UART_Receive_IT+0x38>
 8005312:	2302      	movs	r3, #2
 8005314:	e00f      	b.n	8005336 <HAL_UART_Receive_IT+0x58>
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	2201      	movs	r2, #1
 800531a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	2200      	movs	r2, #0
 8005322:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005324:	88fb      	ldrh	r3, [r7, #6]
 8005326:	461a      	mov	r2, r3
 8005328:	68b9      	ldr	r1, [r7, #8]
 800532a:	68f8      	ldr	r0, [r7, #12]
 800532c:	f000 fab6 	bl	800589c <UART_Start_Receive_IT>
 8005330:	4603      	mov	r3, r0
 8005332:	e000      	b.n	8005336 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005334:	2302      	movs	r3, #2
  }
}
 8005336:	4618      	mov	r0, r3
 8005338:	3710      	adds	r7, #16
 800533a:	46bd      	mov	sp, r7
 800533c:	bd80      	pop	{r7, pc}
	...

08005340 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005340:	b580      	push	{r7, lr}
 8005342:	b0ba      	sub	sp, #232	; 0xe8
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	68db      	ldr	r3, [r3, #12]
 8005358:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	695b      	ldr	r3, [r3, #20]
 8005362:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005366:	2300      	movs	r3, #0
 8005368:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800536c:	2300      	movs	r3, #0
 800536e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005372:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005376:	f003 030f 	and.w	r3, r3, #15
 800537a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800537e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005382:	2b00      	cmp	r3, #0
 8005384:	d10f      	bne.n	80053a6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005386:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800538a:	f003 0320 	and.w	r3, r3, #32
 800538e:	2b00      	cmp	r3, #0
 8005390:	d009      	beq.n	80053a6 <HAL_UART_IRQHandler+0x66>
 8005392:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005396:	f003 0320 	and.w	r3, r3, #32
 800539a:	2b00      	cmp	r3, #0
 800539c:	d003      	beq.n	80053a6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800539e:	6878      	ldr	r0, [r7, #4]
 80053a0:	f000 fb99 	bl	8005ad6 <UART_Receive_IT>
      return;
 80053a4:	e256      	b.n	8005854 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80053a6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	f000 80de 	beq.w	800556c <HAL_UART_IRQHandler+0x22c>
 80053b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80053b4:	f003 0301 	and.w	r3, r3, #1
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d106      	bne.n	80053ca <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80053bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80053c0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	f000 80d1 	beq.w	800556c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80053ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80053ce:	f003 0301 	and.w	r3, r3, #1
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d00b      	beq.n	80053ee <HAL_UART_IRQHandler+0xae>
 80053d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80053da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d005      	beq.n	80053ee <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053e6:	f043 0201 	orr.w	r2, r3, #1
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80053ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80053f2:	f003 0304 	and.w	r3, r3, #4
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d00b      	beq.n	8005412 <HAL_UART_IRQHandler+0xd2>
 80053fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80053fe:	f003 0301 	and.w	r3, r3, #1
 8005402:	2b00      	cmp	r3, #0
 8005404:	d005      	beq.n	8005412 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800540a:	f043 0202 	orr.w	r2, r3, #2
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005412:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005416:	f003 0302 	and.w	r3, r3, #2
 800541a:	2b00      	cmp	r3, #0
 800541c:	d00b      	beq.n	8005436 <HAL_UART_IRQHandler+0xf6>
 800541e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005422:	f003 0301 	and.w	r3, r3, #1
 8005426:	2b00      	cmp	r3, #0
 8005428:	d005      	beq.n	8005436 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800542e:	f043 0204 	orr.w	r2, r3, #4
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005436:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800543a:	f003 0308 	and.w	r3, r3, #8
 800543e:	2b00      	cmp	r3, #0
 8005440:	d011      	beq.n	8005466 <HAL_UART_IRQHandler+0x126>
 8005442:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005446:	f003 0320 	and.w	r3, r3, #32
 800544a:	2b00      	cmp	r3, #0
 800544c:	d105      	bne.n	800545a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800544e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005452:	f003 0301 	and.w	r3, r3, #1
 8005456:	2b00      	cmp	r3, #0
 8005458:	d005      	beq.n	8005466 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800545e:	f043 0208 	orr.w	r2, r3, #8
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800546a:	2b00      	cmp	r3, #0
 800546c:	f000 81ed 	beq.w	800584a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005470:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005474:	f003 0320 	and.w	r3, r3, #32
 8005478:	2b00      	cmp	r3, #0
 800547a:	d008      	beq.n	800548e <HAL_UART_IRQHandler+0x14e>
 800547c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005480:	f003 0320 	and.w	r3, r3, #32
 8005484:	2b00      	cmp	r3, #0
 8005486:	d002      	beq.n	800548e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005488:	6878      	ldr	r0, [r7, #4]
 800548a:	f000 fb24 	bl	8005ad6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	695b      	ldr	r3, [r3, #20]
 8005494:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005498:	2b40      	cmp	r3, #64	; 0x40
 800549a:	bf0c      	ite	eq
 800549c:	2301      	moveq	r3, #1
 800549e:	2300      	movne	r3, #0
 80054a0:	b2db      	uxtb	r3, r3
 80054a2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054aa:	f003 0308 	and.w	r3, r3, #8
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d103      	bne.n	80054ba <HAL_UART_IRQHandler+0x17a>
 80054b2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d04f      	beq.n	800555a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80054ba:	6878      	ldr	r0, [r7, #4]
 80054bc:	f000 fa2c 	bl	8005918 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	695b      	ldr	r3, [r3, #20]
 80054c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054ca:	2b40      	cmp	r3, #64	; 0x40
 80054cc:	d141      	bne.n	8005552 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	3314      	adds	r3, #20
 80054d4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054d8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80054dc:	e853 3f00 	ldrex	r3, [r3]
 80054e0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80054e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80054e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80054ec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	3314      	adds	r3, #20
 80054f6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80054fa:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80054fe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005502:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005506:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800550a:	e841 2300 	strex	r3, r2, [r1]
 800550e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005512:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005516:	2b00      	cmp	r3, #0
 8005518:	d1d9      	bne.n	80054ce <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800551e:	2b00      	cmp	r3, #0
 8005520:	d013      	beq.n	800554a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005526:	4a7d      	ldr	r2, [pc, #500]	; (800571c <HAL_UART_IRQHandler+0x3dc>)
 8005528:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800552e:	4618      	mov	r0, r3
 8005530:	f7fd fb5c 	bl	8002bec <HAL_DMA_Abort_IT>
 8005534:	4603      	mov	r3, r0
 8005536:	2b00      	cmp	r3, #0
 8005538:	d016      	beq.n	8005568 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800553e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005540:	687a      	ldr	r2, [r7, #4]
 8005542:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005544:	4610      	mov	r0, r2
 8005546:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005548:	e00e      	b.n	8005568 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800554a:	6878      	ldr	r0, [r7, #4]
 800554c:	f000 f990 	bl	8005870 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005550:	e00a      	b.n	8005568 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005552:	6878      	ldr	r0, [r7, #4]
 8005554:	f000 f98c 	bl	8005870 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005558:	e006      	b.n	8005568 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800555a:	6878      	ldr	r0, [r7, #4]
 800555c:	f000 f988 	bl	8005870 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2200      	movs	r2, #0
 8005564:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005566:	e170      	b.n	800584a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005568:	bf00      	nop
    return;
 800556a:	e16e      	b.n	800584a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005570:	2b01      	cmp	r3, #1
 8005572:	f040 814a 	bne.w	800580a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005576:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800557a:	f003 0310 	and.w	r3, r3, #16
 800557e:	2b00      	cmp	r3, #0
 8005580:	f000 8143 	beq.w	800580a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005584:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005588:	f003 0310 	and.w	r3, r3, #16
 800558c:	2b00      	cmp	r3, #0
 800558e:	f000 813c 	beq.w	800580a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005592:	2300      	movs	r3, #0
 8005594:	60bb      	str	r3, [r7, #8]
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	60bb      	str	r3, [r7, #8]
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	685b      	ldr	r3, [r3, #4]
 80055a4:	60bb      	str	r3, [r7, #8]
 80055a6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	695b      	ldr	r3, [r3, #20]
 80055ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055b2:	2b40      	cmp	r3, #64	; 0x40
 80055b4:	f040 80b4 	bne.w	8005720 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	685b      	ldr	r3, [r3, #4]
 80055c0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80055c4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	f000 8140 	beq.w	800584e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80055d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80055d6:	429a      	cmp	r2, r3
 80055d8:	f080 8139 	bcs.w	800584e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80055e2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055e8:	69db      	ldr	r3, [r3, #28]
 80055ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80055ee:	f000 8088 	beq.w	8005702 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	330c      	adds	r3, #12
 80055f8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005600:	e853 3f00 	ldrex	r3, [r3]
 8005604:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005608:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800560c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005610:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	330c      	adds	r3, #12
 800561a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800561e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005622:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005626:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800562a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800562e:	e841 2300 	strex	r3, r2, [r1]
 8005632:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005636:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800563a:	2b00      	cmp	r3, #0
 800563c:	d1d9      	bne.n	80055f2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	3314      	adds	r3, #20
 8005644:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005646:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005648:	e853 3f00 	ldrex	r3, [r3]
 800564c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800564e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005650:	f023 0301 	bic.w	r3, r3, #1
 8005654:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	3314      	adds	r3, #20
 800565e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005662:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005666:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005668:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800566a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800566e:	e841 2300 	strex	r3, r2, [r1]
 8005672:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005674:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005676:	2b00      	cmp	r3, #0
 8005678:	d1e1      	bne.n	800563e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	3314      	adds	r3, #20
 8005680:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005682:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005684:	e853 3f00 	ldrex	r3, [r3]
 8005688:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800568a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800568c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005690:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	3314      	adds	r3, #20
 800569a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800569e:	66fa      	str	r2, [r7, #108]	; 0x6c
 80056a0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056a2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80056a4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80056a6:	e841 2300 	strex	r3, r2, [r1]
 80056aa:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80056ac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d1e3      	bne.n	800567a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2220      	movs	r2, #32
 80056b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2200      	movs	r2, #0
 80056be:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	330c      	adds	r3, #12
 80056c6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80056ca:	e853 3f00 	ldrex	r3, [r3]
 80056ce:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80056d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80056d2:	f023 0310 	bic.w	r3, r3, #16
 80056d6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	330c      	adds	r3, #12
 80056e0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80056e4:	65ba      	str	r2, [r7, #88]	; 0x58
 80056e6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056e8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80056ea:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80056ec:	e841 2300 	strex	r3, r2, [r1]
 80056f0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80056f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d1e3      	bne.n	80056c0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056fc:	4618      	mov	r0, r3
 80056fe:	f7fd fa05 	bl	8002b0c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800570a:	b29b      	uxth	r3, r3
 800570c:	1ad3      	subs	r3, r2, r3
 800570e:	b29b      	uxth	r3, r3
 8005710:	4619      	mov	r1, r3
 8005712:	6878      	ldr	r0, [r7, #4]
 8005714:	f000 f8b6 	bl	8005884 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005718:	e099      	b.n	800584e <HAL_UART_IRQHandler+0x50e>
 800571a:	bf00      	nop
 800571c:	080059df 	.word	0x080059df
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005728:	b29b      	uxth	r3, r3
 800572a:	1ad3      	subs	r3, r2, r3
 800572c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005734:	b29b      	uxth	r3, r3
 8005736:	2b00      	cmp	r3, #0
 8005738:	f000 808b 	beq.w	8005852 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800573c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005740:	2b00      	cmp	r3, #0
 8005742:	f000 8086 	beq.w	8005852 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	330c      	adds	r3, #12
 800574c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800574e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005750:	e853 3f00 	ldrex	r3, [r3]
 8005754:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005756:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005758:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800575c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	330c      	adds	r3, #12
 8005766:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800576a:	647a      	str	r2, [r7, #68]	; 0x44
 800576c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800576e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005770:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005772:	e841 2300 	strex	r3, r2, [r1]
 8005776:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005778:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800577a:	2b00      	cmp	r3, #0
 800577c:	d1e3      	bne.n	8005746 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	3314      	adds	r3, #20
 8005784:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005786:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005788:	e853 3f00 	ldrex	r3, [r3]
 800578c:	623b      	str	r3, [r7, #32]
   return(result);
 800578e:	6a3b      	ldr	r3, [r7, #32]
 8005790:	f023 0301 	bic.w	r3, r3, #1
 8005794:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	3314      	adds	r3, #20
 800579e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80057a2:	633a      	str	r2, [r7, #48]	; 0x30
 80057a4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057a6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80057a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80057aa:	e841 2300 	strex	r3, r2, [r1]
 80057ae:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80057b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d1e3      	bne.n	800577e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2220      	movs	r2, #32
 80057ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2200      	movs	r2, #0
 80057c2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	330c      	adds	r3, #12
 80057ca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057cc:	693b      	ldr	r3, [r7, #16]
 80057ce:	e853 3f00 	ldrex	r3, [r3]
 80057d2:	60fb      	str	r3, [r7, #12]
   return(result);
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	f023 0310 	bic.w	r3, r3, #16
 80057da:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	330c      	adds	r3, #12
 80057e4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80057e8:	61fa      	str	r2, [r7, #28]
 80057ea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057ec:	69b9      	ldr	r1, [r7, #24]
 80057ee:	69fa      	ldr	r2, [r7, #28]
 80057f0:	e841 2300 	strex	r3, r2, [r1]
 80057f4:	617b      	str	r3, [r7, #20]
   return(result);
 80057f6:	697b      	ldr	r3, [r7, #20]
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d1e3      	bne.n	80057c4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80057fc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005800:	4619      	mov	r1, r3
 8005802:	6878      	ldr	r0, [r7, #4]
 8005804:	f000 f83e 	bl	8005884 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005808:	e023      	b.n	8005852 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800580a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800580e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005812:	2b00      	cmp	r3, #0
 8005814:	d009      	beq.n	800582a <HAL_UART_IRQHandler+0x4ea>
 8005816:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800581a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800581e:	2b00      	cmp	r3, #0
 8005820:	d003      	beq.n	800582a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005822:	6878      	ldr	r0, [r7, #4]
 8005824:	f000 f8ef 	bl	8005a06 <UART_Transmit_IT>
    return;
 8005828:	e014      	b.n	8005854 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800582a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800582e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005832:	2b00      	cmp	r3, #0
 8005834:	d00e      	beq.n	8005854 <HAL_UART_IRQHandler+0x514>
 8005836:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800583a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800583e:	2b00      	cmp	r3, #0
 8005840:	d008      	beq.n	8005854 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005842:	6878      	ldr	r0, [r7, #4]
 8005844:	f000 f92f 	bl	8005aa6 <UART_EndTransmit_IT>
    return;
 8005848:	e004      	b.n	8005854 <HAL_UART_IRQHandler+0x514>
    return;
 800584a:	bf00      	nop
 800584c:	e002      	b.n	8005854 <HAL_UART_IRQHandler+0x514>
      return;
 800584e:	bf00      	nop
 8005850:	e000      	b.n	8005854 <HAL_UART_IRQHandler+0x514>
      return;
 8005852:	bf00      	nop
  }
}
 8005854:	37e8      	adds	r7, #232	; 0xe8
 8005856:	46bd      	mov	sp, r7
 8005858:	bd80      	pop	{r7, pc}
 800585a:	bf00      	nop

0800585c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800585c:	b480      	push	{r7}
 800585e:	b083      	sub	sp, #12
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005864:	bf00      	nop
 8005866:	370c      	adds	r7, #12
 8005868:	46bd      	mov	sp, r7
 800586a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586e:	4770      	bx	lr

08005870 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005870:	b480      	push	{r7}
 8005872:	b083      	sub	sp, #12
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005878:	bf00      	nop
 800587a:	370c      	adds	r7, #12
 800587c:	46bd      	mov	sp, r7
 800587e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005882:	4770      	bx	lr

08005884 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005884:	b480      	push	{r7}
 8005886:	b083      	sub	sp, #12
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
 800588c:	460b      	mov	r3, r1
 800588e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005890:	bf00      	nop
 8005892:	370c      	adds	r7, #12
 8005894:	46bd      	mov	sp, r7
 8005896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589a:	4770      	bx	lr

0800589c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800589c:	b480      	push	{r7}
 800589e:	b085      	sub	sp, #20
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	60f8      	str	r0, [r7, #12]
 80058a4:	60b9      	str	r1, [r7, #8]
 80058a6:	4613      	mov	r3, r2
 80058a8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	68ba      	ldr	r2, [r7, #8]
 80058ae:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	88fa      	ldrh	r2, [r7, #6]
 80058b4:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	88fa      	ldrh	r2, [r7, #6]
 80058ba:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	2200      	movs	r2, #0
 80058c0:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	2222      	movs	r2, #34	; 0x22
 80058c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	2200      	movs	r2, #0
 80058ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	691b      	ldr	r3, [r3, #16]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d007      	beq.n	80058ea <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	68da      	ldr	r2, [r3, #12]
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80058e8:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	695a      	ldr	r2, [r3, #20]
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f042 0201 	orr.w	r2, r2, #1
 80058f8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	68da      	ldr	r2, [r3, #12]
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f042 0220 	orr.w	r2, r2, #32
 8005908:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800590a:	2300      	movs	r3, #0
}
 800590c:	4618      	mov	r0, r3
 800590e:	3714      	adds	r7, #20
 8005910:	46bd      	mov	sp, r7
 8005912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005916:	4770      	bx	lr

08005918 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005918:	b480      	push	{r7}
 800591a:	b095      	sub	sp, #84	; 0x54
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	330c      	adds	r3, #12
 8005926:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005928:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800592a:	e853 3f00 	ldrex	r3, [r3]
 800592e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005930:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005932:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005936:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	330c      	adds	r3, #12
 800593e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005940:	643a      	str	r2, [r7, #64]	; 0x40
 8005942:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005944:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005946:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005948:	e841 2300 	strex	r3, r2, [r1]
 800594c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800594e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005950:	2b00      	cmp	r3, #0
 8005952:	d1e5      	bne.n	8005920 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	3314      	adds	r3, #20
 800595a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800595c:	6a3b      	ldr	r3, [r7, #32]
 800595e:	e853 3f00 	ldrex	r3, [r3]
 8005962:	61fb      	str	r3, [r7, #28]
   return(result);
 8005964:	69fb      	ldr	r3, [r7, #28]
 8005966:	f023 0301 	bic.w	r3, r3, #1
 800596a:	64bb      	str	r3, [r7, #72]	; 0x48
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	3314      	adds	r3, #20
 8005972:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005974:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005976:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005978:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800597a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800597c:	e841 2300 	strex	r3, r2, [r1]
 8005980:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005984:	2b00      	cmp	r3, #0
 8005986:	d1e5      	bne.n	8005954 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800598c:	2b01      	cmp	r3, #1
 800598e:	d119      	bne.n	80059c4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	330c      	adds	r3, #12
 8005996:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	e853 3f00 	ldrex	r3, [r3]
 800599e:	60bb      	str	r3, [r7, #8]
   return(result);
 80059a0:	68bb      	ldr	r3, [r7, #8]
 80059a2:	f023 0310 	bic.w	r3, r3, #16
 80059a6:	647b      	str	r3, [r7, #68]	; 0x44
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	330c      	adds	r3, #12
 80059ae:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80059b0:	61ba      	str	r2, [r7, #24]
 80059b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059b4:	6979      	ldr	r1, [r7, #20]
 80059b6:	69ba      	ldr	r2, [r7, #24]
 80059b8:	e841 2300 	strex	r3, r2, [r1]
 80059bc:	613b      	str	r3, [r7, #16]
   return(result);
 80059be:	693b      	ldr	r3, [r7, #16]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d1e5      	bne.n	8005990 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2220      	movs	r2, #32
 80059c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2200      	movs	r2, #0
 80059d0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80059d2:	bf00      	nop
 80059d4:	3754      	adds	r7, #84	; 0x54
 80059d6:	46bd      	mov	sp, r7
 80059d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059dc:	4770      	bx	lr

080059de <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80059de:	b580      	push	{r7, lr}
 80059e0:	b084      	sub	sp, #16
 80059e2:	af00      	add	r7, sp, #0
 80059e4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059ea:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	2200      	movs	r2, #0
 80059f0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	2200      	movs	r2, #0
 80059f6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80059f8:	68f8      	ldr	r0, [r7, #12]
 80059fa:	f7ff ff39 	bl	8005870 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80059fe:	bf00      	nop
 8005a00:	3710      	adds	r7, #16
 8005a02:	46bd      	mov	sp, r7
 8005a04:	bd80      	pop	{r7, pc}

08005a06 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005a06:	b480      	push	{r7}
 8005a08:	b085      	sub	sp, #20
 8005a0a:	af00      	add	r7, sp, #0
 8005a0c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a14:	b2db      	uxtb	r3, r3
 8005a16:	2b21      	cmp	r3, #33	; 0x21
 8005a18:	d13e      	bne.n	8005a98 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	689b      	ldr	r3, [r3, #8]
 8005a1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a22:	d114      	bne.n	8005a4e <UART_Transmit_IT+0x48>
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	691b      	ldr	r3, [r3, #16]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d110      	bne.n	8005a4e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6a1b      	ldr	r3, [r3, #32]
 8005a30:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	881b      	ldrh	r3, [r3, #0]
 8005a36:	461a      	mov	r2, r3
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a40:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	6a1b      	ldr	r3, [r3, #32]
 8005a46:	1c9a      	adds	r2, r3, #2
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	621a      	str	r2, [r3, #32]
 8005a4c:	e008      	b.n	8005a60 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6a1b      	ldr	r3, [r3, #32]
 8005a52:	1c59      	adds	r1, r3, #1
 8005a54:	687a      	ldr	r2, [r7, #4]
 8005a56:	6211      	str	r1, [r2, #32]
 8005a58:	781a      	ldrb	r2, [r3, #0]
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005a64:	b29b      	uxth	r3, r3
 8005a66:	3b01      	subs	r3, #1
 8005a68:	b29b      	uxth	r3, r3
 8005a6a:	687a      	ldr	r2, [r7, #4]
 8005a6c:	4619      	mov	r1, r3
 8005a6e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d10f      	bne.n	8005a94 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	68da      	ldr	r2, [r3, #12]
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005a82:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	68da      	ldr	r2, [r3, #12]
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005a92:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005a94:	2300      	movs	r3, #0
 8005a96:	e000      	b.n	8005a9a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005a98:	2302      	movs	r3, #2
  }
}
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	3714      	adds	r7, #20
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa4:	4770      	bx	lr

08005aa6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005aa6:	b580      	push	{r7, lr}
 8005aa8:	b082      	sub	sp, #8
 8005aaa:	af00      	add	r7, sp, #0
 8005aac:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	68da      	ldr	r2, [r3, #12]
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005abc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	2220      	movs	r2, #32
 8005ac2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005ac6:	6878      	ldr	r0, [r7, #4]
 8005ac8:	f7ff fec8 	bl	800585c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005acc:	2300      	movs	r3, #0
}
 8005ace:	4618      	mov	r0, r3
 8005ad0:	3708      	adds	r7, #8
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	bd80      	pop	{r7, pc}

08005ad6 <UART_Receive_IT>:
  * @retval HAL status
  */
//int buffer_counter = 0;

static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005ad6:	b580      	push	{r7, lr}
 8005ad8:	b08c      	sub	sp, #48	; 0x30
 8005ada:	af00      	add	r7, sp, #0
 8005adc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005ae4:	b2db      	uxtb	r3, r3
 8005ae6:	2b22      	cmp	r3, #34	; 0x22
 8005ae8:	f040 80ab 	bne.w	8005c42 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	689b      	ldr	r3, [r3, #8]
 8005af0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005af4:	d117      	bne.n	8005b26 <UART_Receive_IT+0x50>
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	691b      	ldr	r3, [r3, #16]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d113      	bne.n	8005b26 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005afe:	2300      	movs	r3, #0
 8005b00:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b06:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	685b      	ldr	r3, [r3, #4]
 8005b0e:	b29b      	uxth	r3, r3
 8005b10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b14:	b29a      	uxth	r2, r3
 8005b16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b18:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b1e:	1c9a      	adds	r2, r3, #2
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	629a      	str	r2, [r3, #40]	; 0x28
 8005b24:	e026      	b.n	8005b74 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b2a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	689b      	ldr	r3, [r3, #8]
 8005b34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b38:	d007      	beq.n	8005b4a <UART_Receive_IT+0x74>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	689b      	ldr	r3, [r3, #8]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d10a      	bne.n	8005b58 <UART_Receive_IT+0x82>
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	691b      	ldr	r3, [r3, #16]
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d106      	bne.n	8005b58 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	685b      	ldr	r3, [r3, #4]
 8005b50:	b2da      	uxtb	r2, r3
 8005b52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b54:	701a      	strb	r2, [r3, #0]
 8005b56:	e008      	b.n	8005b6a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	685b      	ldr	r3, [r3, #4]
 8005b5e:	b2db      	uxtb	r3, r3
 8005b60:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005b64:	b2da      	uxtb	r2, r3
 8005b66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b68:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b6e:	1c5a      	adds	r2, r3, #1
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	629a      	str	r2, [r3, #40]	; 0x28
//    	  huart->pRxBuffPtr -= buffer_counter;
//    	  buffer_counter = 0;
//      }
    }

    if (--huart->RxXferCount == 0U)
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005b78:	b29b      	uxth	r3, r3
 8005b7a:	3b01      	subs	r3, #1
 8005b7c:	b29b      	uxth	r3, r3
 8005b7e:	687a      	ldr	r2, [r7, #4]
 8005b80:	4619      	mov	r1, r3
 8005b82:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d15a      	bne.n	8005c3e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	68da      	ldr	r2, [r3, #12]
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f022 0220 	bic.w	r2, r2, #32
 8005b96:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	68da      	ldr	r2, [r3, #12]
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005ba6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	695a      	ldr	r2, [r3, #20]
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f022 0201 	bic.w	r2, r2, #1
 8005bb6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2220      	movs	r2, #32
 8005bbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bc4:	2b01      	cmp	r3, #1
 8005bc6:	d135      	bne.n	8005c34 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2200      	movs	r2, #0
 8005bcc:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	330c      	adds	r3, #12
 8005bd4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bd6:	697b      	ldr	r3, [r7, #20]
 8005bd8:	e853 3f00 	ldrex	r3, [r3]
 8005bdc:	613b      	str	r3, [r7, #16]
   return(result);
 8005bde:	693b      	ldr	r3, [r7, #16]
 8005be0:	f023 0310 	bic.w	r3, r3, #16
 8005be4:	627b      	str	r3, [r7, #36]	; 0x24
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	330c      	adds	r3, #12
 8005bec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005bee:	623a      	str	r2, [r7, #32]
 8005bf0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bf2:	69f9      	ldr	r1, [r7, #28]
 8005bf4:	6a3a      	ldr	r2, [r7, #32]
 8005bf6:	e841 2300 	strex	r3, r2, [r1]
 8005bfa:	61bb      	str	r3, [r7, #24]
   return(result);
 8005bfc:	69bb      	ldr	r3, [r7, #24]
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d1e5      	bne.n	8005bce <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f003 0310 	and.w	r3, r3, #16
 8005c0c:	2b10      	cmp	r3, #16
 8005c0e:	d10a      	bne.n	8005c26 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005c10:	2300      	movs	r3, #0
 8005c12:	60fb      	str	r3, [r7, #12]
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	60fb      	str	r3, [r7, #12]
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	685b      	ldr	r3, [r3, #4]
 8005c22:	60fb      	str	r3, [r7, #12]
 8005c24:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005c2a:	4619      	mov	r1, r3
 8005c2c:	6878      	ldr	r0, [r7, #4]
 8005c2e:	f7ff fe29 	bl	8005884 <HAL_UARTEx_RxEventCallback>
 8005c32:	e002      	b.n	8005c3a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005c34:	6878      	ldr	r0, [r7, #4]
 8005c36:	f7fb f93b 	bl	8000eb0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	e002      	b.n	8005c44 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8005c3e:	2300      	movs	r3, #0
 8005c40:	e000      	b.n	8005c44 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8005c42:	2302      	movs	r3, #2
  }
}
 8005c44:	4618      	mov	r0, r3
 8005c46:	3730      	adds	r7, #48	; 0x30
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	bd80      	pop	{r7, pc}

08005c4c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005c4c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005c50:	b0c0      	sub	sp, #256	; 0x100
 8005c52:	af00      	add	r7, sp, #0
 8005c54:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005c58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	691b      	ldr	r3, [r3, #16]
 8005c60:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005c64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c68:	68d9      	ldr	r1, [r3, #12]
 8005c6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c6e:	681a      	ldr	r2, [r3, #0]
 8005c70:	ea40 0301 	orr.w	r3, r0, r1
 8005c74:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005c76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c7a:	689a      	ldr	r2, [r3, #8]
 8005c7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c80:	691b      	ldr	r3, [r3, #16]
 8005c82:	431a      	orrs	r2, r3
 8005c84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c88:	695b      	ldr	r3, [r3, #20]
 8005c8a:	431a      	orrs	r2, r3
 8005c8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c90:	69db      	ldr	r3, [r3, #28]
 8005c92:	4313      	orrs	r3, r2
 8005c94:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005c98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	68db      	ldr	r3, [r3, #12]
 8005ca0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005ca4:	f021 010c 	bic.w	r1, r1, #12
 8005ca8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cac:	681a      	ldr	r2, [r3, #0]
 8005cae:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005cb2:	430b      	orrs	r3, r1
 8005cb4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005cb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	695b      	ldr	r3, [r3, #20]
 8005cbe:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005cc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cc6:	6999      	ldr	r1, [r3, #24]
 8005cc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ccc:	681a      	ldr	r2, [r3, #0]
 8005cce:	ea40 0301 	orr.w	r3, r0, r1
 8005cd2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005cd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cd8:	681a      	ldr	r2, [r3, #0]
 8005cda:	4b8f      	ldr	r3, [pc, #572]	; (8005f18 <UART_SetConfig+0x2cc>)
 8005cdc:	429a      	cmp	r2, r3
 8005cde:	d005      	beq.n	8005cec <UART_SetConfig+0xa0>
 8005ce0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ce4:	681a      	ldr	r2, [r3, #0]
 8005ce6:	4b8d      	ldr	r3, [pc, #564]	; (8005f1c <UART_SetConfig+0x2d0>)
 8005ce8:	429a      	cmp	r2, r3
 8005cea:	d104      	bne.n	8005cf6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005cec:	f7fe f992 	bl	8004014 <HAL_RCC_GetPCLK2Freq>
 8005cf0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005cf4:	e003      	b.n	8005cfe <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005cf6:	f7fe f979 	bl	8003fec <HAL_RCC_GetPCLK1Freq>
 8005cfa:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005cfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d02:	69db      	ldr	r3, [r3, #28]
 8005d04:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d08:	f040 810c 	bne.w	8005f24 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005d0c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005d10:	2200      	movs	r2, #0
 8005d12:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005d16:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005d1a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005d1e:	4622      	mov	r2, r4
 8005d20:	462b      	mov	r3, r5
 8005d22:	1891      	adds	r1, r2, r2
 8005d24:	65b9      	str	r1, [r7, #88]	; 0x58
 8005d26:	415b      	adcs	r3, r3
 8005d28:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005d2a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005d2e:	4621      	mov	r1, r4
 8005d30:	eb12 0801 	adds.w	r8, r2, r1
 8005d34:	4629      	mov	r1, r5
 8005d36:	eb43 0901 	adc.w	r9, r3, r1
 8005d3a:	f04f 0200 	mov.w	r2, #0
 8005d3e:	f04f 0300 	mov.w	r3, #0
 8005d42:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005d46:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005d4a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005d4e:	4690      	mov	r8, r2
 8005d50:	4699      	mov	r9, r3
 8005d52:	4623      	mov	r3, r4
 8005d54:	eb18 0303 	adds.w	r3, r8, r3
 8005d58:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005d5c:	462b      	mov	r3, r5
 8005d5e:	eb49 0303 	adc.w	r3, r9, r3
 8005d62:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005d66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d6a:	685b      	ldr	r3, [r3, #4]
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005d72:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005d76:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005d7a:	460b      	mov	r3, r1
 8005d7c:	18db      	adds	r3, r3, r3
 8005d7e:	653b      	str	r3, [r7, #80]	; 0x50
 8005d80:	4613      	mov	r3, r2
 8005d82:	eb42 0303 	adc.w	r3, r2, r3
 8005d86:	657b      	str	r3, [r7, #84]	; 0x54
 8005d88:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005d8c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005d90:	f7fa ff0c 	bl	8000bac <__aeabi_uldivmod>
 8005d94:	4602      	mov	r2, r0
 8005d96:	460b      	mov	r3, r1
 8005d98:	4b61      	ldr	r3, [pc, #388]	; (8005f20 <UART_SetConfig+0x2d4>)
 8005d9a:	fba3 2302 	umull	r2, r3, r3, r2
 8005d9e:	095b      	lsrs	r3, r3, #5
 8005da0:	011c      	lsls	r4, r3, #4
 8005da2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005da6:	2200      	movs	r2, #0
 8005da8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005dac:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005db0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005db4:	4642      	mov	r2, r8
 8005db6:	464b      	mov	r3, r9
 8005db8:	1891      	adds	r1, r2, r2
 8005dba:	64b9      	str	r1, [r7, #72]	; 0x48
 8005dbc:	415b      	adcs	r3, r3
 8005dbe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005dc0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005dc4:	4641      	mov	r1, r8
 8005dc6:	eb12 0a01 	adds.w	sl, r2, r1
 8005dca:	4649      	mov	r1, r9
 8005dcc:	eb43 0b01 	adc.w	fp, r3, r1
 8005dd0:	f04f 0200 	mov.w	r2, #0
 8005dd4:	f04f 0300 	mov.w	r3, #0
 8005dd8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005ddc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005de0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005de4:	4692      	mov	sl, r2
 8005de6:	469b      	mov	fp, r3
 8005de8:	4643      	mov	r3, r8
 8005dea:	eb1a 0303 	adds.w	r3, sl, r3
 8005dee:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005df2:	464b      	mov	r3, r9
 8005df4:	eb4b 0303 	adc.w	r3, fp, r3
 8005df8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005dfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e00:	685b      	ldr	r3, [r3, #4]
 8005e02:	2200      	movs	r2, #0
 8005e04:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005e08:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005e0c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005e10:	460b      	mov	r3, r1
 8005e12:	18db      	adds	r3, r3, r3
 8005e14:	643b      	str	r3, [r7, #64]	; 0x40
 8005e16:	4613      	mov	r3, r2
 8005e18:	eb42 0303 	adc.w	r3, r2, r3
 8005e1c:	647b      	str	r3, [r7, #68]	; 0x44
 8005e1e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005e22:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005e26:	f7fa fec1 	bl	8000bac <__aeabi_uldivmod>
 8005e2a:	4602      	mov	r2, r0
 8005e2c:	460b      	mov	r3, r1
 8005e2e:	4611      	mov	r1, r2
 8005e30:	4b3b      	ldr	r3, [pc, #236]	; (8005f20 <UART_SetConfig+0x2d4>)
 8005e32:	fba3 2301 	umull	r2, r3, r3, r1
 8005e36:	095b      	lsrs	r3, r3, #5
 8005e38:	2264      	movs	r2, #100	; 0x64
 8005e3a:	fb02 f303 	mul.w	r3, r2, r3
 8005e3e:	1acb      	subs	r3, r1, r3
 8005e40:	00db      	lsls	r3, r3, #3
 8005e42:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005e46:	4b36      	ldr	r3, [pc, #216]	; (8005f20 <UART_SetConfig+0x2d4>)
 8005e48:	fba3 2302 	umull	r2, r3, r3, r2
 8005e4c:	095b      	lsrs	r3, r3, #5
 8005e4e:	005b      	lsls	r3, r3, #1
 8005e50:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005e54:	441c      	add	r4, r3
 8005e56:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005e60:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005e64:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005e68:	4642      	mov	r2, r8
 8005e6a:	464b      	mov	r3, r9
 8005e6c:	1891      	adds	r1, r2, r2
 8005e6e:	63b9      	str	r1, [r7, #56]	; 0x38
 8005e70:	415b      	adcs	r3, r3
 8005e72:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005e74:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005e78:	4641      	mov	r1, r8
 8005e7a:	1851      	adds	r1, r2, r1
 8005e7c:	6339      	str	r1, [r7, #48]	; 0x30
 8005e7e:	4649      	mov	r1, r9
 8005e80:	414b      	adcs	r3, r1
 8005e82:	637b      	str	r3, [r7, #52]	; 0x34
 8005e84:	f04f 0200 	mov.w	r2, #0
 8005e88:	f04f 0300 	mov.w	r3, #0
 8005e8c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005e90:	4659      	mov	r1, fp
 8005e92:	00cb      	lsls	r3, r1, #3
 8005e94:	4651      	mov	r1, sl
 8005e96:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e9a:	4651      	mov	r1, sl
 8005e9c:	00ca      	lsls	r2, r1, #3
 8005e9e:	4610      	mov	r0, r2
 8005ea0:	4619      	mov	r1, r3
 8005ea2:	4603      	mov	r3, r0
 8005ea4:	4642      	mov	r2, r8
 8005ea6:	189b      	adds	r3, r3, r2
 8005ea8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005eac:	464b      	mov	r3, r9
 8005eae:	460a      	mov	r2, r1
 8005eb0:	eb42 0303 	adc.w	r3, r2, r3
 8005eb4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005eb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ebc:	685b      	ldr	r3, [r3, #4]
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005ec4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005ec8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005ecc:	460b      	mov	r3, r1
 8005ece:	18db      	adds	r3, r3, r3
 8005ed0:	62bb      	str	r3, [r7, #40]	; 0x28
 8005ed2:	4613      	mov	r3, r2
 8005ed4:	eb42 0303 	adc.w	r3, r2, r3
 8005ed8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005eda:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005ede:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005ee2:	f7fa fe63 	bl	8000bac <__aeabi_uldivmod>
 8005ee6:	4602      	mov	r2, r0
 8005ee8:	460b      	mov	r3, r1
 8005eea:	4b0d      	ldr	r3, [pc, #52]	; (8005f20 <UART_SetConfig+0x2d4>)
 8005eec:	fba3 1302 	umull	r1, r3, r3, r2
 8005ef0:	095b      	lsrs	r3, r3, #5
 8005ef2:	2164      	movs	r1, #100	; 0x64
 8005ef4:	fb01 f303 	mul.w	r3, r1, r3
 8005ef8:	1ad3      	subs	r3, r2, r3
 8005efa:	00db      	lsls	r3, r3, #3
 8005efc:	3332      	adds	r3, #50	; 0x32
 8005efe:	4a08      	ldr	r2, [pc, #32]	; (8005f20 <UART_SetConfig+0x2d4>)
 8005f00:	fba2 2303 	umull	r2, r3, r2, r3
 8005f04:	095b      	lsrs	r3, r3, #5
 8005f06:	f003 0207 	and.w	r2, r3, #7
 8005f0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	4422      	add	r2, r4
 8005f12:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005f14:	e105      	b.n	8006122 <UART_SetConfig+0x4d6>
 8005f16:	bf00      	nop
 8005f18:	40011000 	.word	0x40011000
 8005f1c:	40011400 	.word	0x40011400
 8005f20:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005f24:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005f28:	2200      	movs	r2, #0
 8005f2a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005f2e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005f32:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005f36:	4642      	mov	r2, r8
 8005f38:	464b      	mov	r3, r9
 8005f3a:	1891      	adds	r1, r2, r2
 8005f3c:	6239      	str	r1, [r7, #32]
 8005f3e:	415b      	adcs	r3, r3
 8005f40:	627b      	str	r3, [r7, #36]	; 0x24
 8005f42:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005f46:	4641      	mov	r1, r8
 8005f48:	1854      	adds	r4, r2, r1
 8005f4a:	4649      	mov	r1, r9
 8005f4c:	eb43 0501 	adc.w	r5, r3, r1
 8005f50:	f04f 0200 	mov.w	r2, #0
 8005f54:	f04f 0300 	mov.w	r3, #0
 8005f58:	00eb      	lsls	r3, r5, #3
 8005f5a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005f5e:	00e2      	lsls	r2, r4, #3
 8005f60:	4614      	mov	r4, r2
 8005f62:	461d      	mov	r5, r3
 8005f64:	4643      	mov	r3, r8
 8005f66:	18e3      	adds	r3, r4, r3
 8005f68:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005f6c:	464b      	mov	r3, r9
 8005f6e:	eb45 0303 	adc.w	r3, r5, r3
 8005f72:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005f76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f7a:	685b      	ldr	r3, [r3, #4]
 8005f7c:	2200      	movs	r2, #0
 8005f7e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005f82:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005f86:	f04f 0200 	mov.w	r2, #0
 8005f8a:	f04f 0300 	mov.w	r3, #0
 8005f8e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005f92:	4629      	mov	r1, r5
 8005f94:	008b      	lsls	r3, r1, #2
 8005f96:	4621      	mov	r1, r4
 8005f98:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005f9c:	4621      	mov	r1, r4
 8005f9e:	008a      	lsls	r2, r1, #2
 8005fa0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005fa4:	f7fa fe02 	bl	8000bac <__aeabi_uldivmod>
 8005fa8:	4602      	mov	r2, r0
 8005faa:	460b      	mov	r3, r1
 8005fac:	4b60      	ldr	r3, [pc, #384]	; (8006130 <UART_SetConfig+0x4e4>)
 8005fae:	fba3 2302 	umull	r2, r3, r3, r2
 8005fb2:	095b      	lsrs	r3, r3, #5
 8005fb4:	011c      	lsls	r4, r3, #4
 8005fb6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005fba:	2200      	movs	r2, #0
 8005fbc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005fc0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005fc4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005fc8:	4642      	mov	r2, r8
 8005fca:	464b      	mov	r3, r9
 8005fcc:	1891      	adds	r1, r2, r2
 8005fce:	61b9      	str	r1, [r7, #24]
 8005fd0:	415b      	adcs	r3, r3
 8005fd2:	61fb      	str	r3, [r7, #28]
 8005fd4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005fd8:	4641      	mov	r1, r8
 8005fda:	1851      	adds	r1, r2, r1
 8005fdc:	6139      	str	r1, [r7, #16]
 8005fde:	4649      	mov	r1, r9
 8005fe0:	414b      	adcs	r3, r1
 8005fe2:	617b      	str	r3, [r7, #20]
 8005fe4:	f04f 0200 	mov.w	r2, #0
 8005fe8:	f04f 0300 	mov.w	r3, #0
 8005fec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005ff0:	4659      	mov	r1, fp
 8005ff2:	00cb      	lsls	r3, r1, #3
 8005ff4:	4651      	mov	r1, sl
 8005ff6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005ffa:	4651      	mov	r1, sl
 8005ffc:	00ca      	lsls	r2, r1, #3
 8005ffe:	4610      	mov	r0, r2
 8006000:	4619      	mov	r1, r3
 8006002:	4603      	mov	r3, r0
 8006004:	4642      	mov	r2, r8
 8006006:	189b      	adds	r3, r3, r2
 8006008:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800600c:	464b      	mov	r3, r9
 800600e:	460a      	mov	r2, r1
 8006010:	eb42 0303 	adc.w	r3, r2, r3
 8006014:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006018:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800601c:	685b      	ldr	r3, [r3, #4]
 800601e:	2200      	movs	r2, #0
 8006020:	67bb      	str	r3, [r7, #120]	; 0x78
 8006022:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006024:	f04f 0200 	mov.w	r2, #0
 8006028:	f04f 0300 	mov.w	r3, #0
 800602c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006030:	4649      	mov	r1, r9
 8006032:	008b      	lsls	r3, r1, #2
 8006034:	4641      	mov	r1, r8
 8006036:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800603a:	4641      	mov	r1, r8
 800603c:	008a      	lsls	r2, r1, #2
 800603e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006042:	f7fa fdb3 	bl	8000bac <__aeabi_uldivmod>
 8006046:	4602      	mov	r2, r0
 8006048:	460b      	mov	r3, r1
 800604a:	4b39      	ldr	r3, [pc, #228]	; (8006130 <UART_SetConfig+0x4e4>)
 800604c:	fba3 1302 	umull	r1, r3, r3, r2
 8006050:	095b      	lsrs	r3, r3, #5
 8006052:	2164      	movs	r1, #100	; 0x64
 8006054:	fb01 f303 	mul.w	r3, r1, r3
 8006058:	1ad3      	subs	r3, r2, r3
 800605a:	011b      	lsls	r3, r3, #4
 800605c:	3332      	adds	r3, #50	; 0x32
 800605e:	4a34      	ldr	r2, [pc, #208]	; (8006130 <UART_SetConfig+0x4e4>)
 8006060:	fba2 2303 	umull	r2, r3, r2, r3
 8006064:	095b      	lsrs	r3, r3, #5
 8006066:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800606a:	441c      	add	r4, r3
 800606c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006070:	2200      	movs	r2, #0
 8006072:	673b      	str	r3, [r7, #112]	; 0x70
 8006074:	677a      	str	r2, [r7, #116]	; 0x74
 8006076:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800607a:	4642      	mov	r2, r8
 800607c:	464b      	mov	r3, r9
 800607e:	1891      	adds	r1, r2, r2
 8006080:	60b9      	str	r1, [r7, #8]
 8006082:	415b      	adcs	r3, r3
 8006084:	60fb      	str	r3, [r7, #12]
 8006086:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800608a:	4641      	mov	r1, r8
 800608c:	1851      	adds	r1, r2, r1
 800608e:	6039      	str	r1, [r7, #0]
 8006090:	4649      	mov	r1, r9
 8006092:	414b      	adcs	r3, r1
 8006094:	607b      	str	r3, [r7, #4]
 8006096:	f04f 0200 	mov.w	r2, #0
 800609a:	f04f 0300 	mov.w	r3, #0
 800609e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80060a2:	4659      	mov	r1, fp
 80060a4:	00cb      	lsls	r3, r1, #3
 80060a6:	4651      	mov	r1, sl
 80060a8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80060ac:	4651      	mov	r1, sl
 80060ae:	00ca      	lsls	r2, r1, #3
 80060b0:	4610      	mov	r0, r2
 80060b2:	4619      	mov	r1, r3
 80060b4:	4603      	mov	r3, r0
 80060b6:	4642      	mov	r2, r8
 80060b8:	189b      	adds	r3, r3, r2
 80060ba:	66bb      	str	r3, [r7, #104]	; 0x68
 80060bc:	464b      	mov	r3, r9
 80060be:	460a      	mov	r2, r1
 80060c0:	eb42 0303 	adc.w	r3, r2, r3
 80060c4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80060c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060ca:	685b      	ldr	r3, [r3, #4]
 80060cc:	2200      	movs	r2, #0
 80060ce:	663b      	str	r3, [r7, #96]	; 0x60
 80060d0:	667a      	str	r2, [r7, #100]	; 0x64
 80060d2:	f04f 0200 	mov.w	r2, #0
 80060d6:	f04f 0300 	mov.w	r3, #0
 80060da:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80060de:	4649      	mov	r1, r9
 80060e0:	008b      	lsls	r3, r1, #2
 80060e2:	4641      	mov	r1, r8
 80060e4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80060e8:	4641      	mov	r1, r8
 80060ea:	008a      	lsls	r2, r1, #2
 80060ec:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80060f0:	f7fa fd5c 	bl	8000bac <__aeabi_uldivmod>
 80060f4:	4602      	mov	r2, r0
 80060f6:	460b      	mov	r3, r1
 80060f8:	4b0d      	ldr	r3, [pc, #52]	; (8006130 <UART_SetConfig+0x4e4>)
 80060fa:	fba3 1302 	umull	r1, r3, r3, r2
 80060fe:	095b      	lsrs	r3, r3, #5
 8006100:	2164      	movs	r1, #100	; 0x64
 8006102:	fb01 f303 	mul.w	r3, r1, r3
 8006106:	1ad3      	subs	r3, r2, r3
 8006108:	011b      	lsls	r3, r3, #4
 800610a:	3332      	adds	r3, #50	; 0x32
 800610c:	4a08      	ldr	r2, [pc, #32]	; (8006130 <UART_SetConfig+0x4e4>)
 800610e:	fba2 2303 	umull	r2, r3, r2, r3
 8006112:	095b      	lsrs	r3, r3, #5
 8006114:	f003 020f 	and.w	r2, r3, #15
 8006118:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	4422      	add	r2, r4
 8006120:	609a      	str	r2, [r3, #8]
}
 8006122:	bf00      	nop
 8006124:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006128:	46bd      	mov	sp, r7
 800612a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800612e:	bf00      	nop
 8006130:	51eb851f 	.word	0x51eb851f

08006134 <__errno>:
 8006134:	4b01      	ldr	r3, [pc, #4]	; (800613c <__errno+0x8>)
 8006136:	6818      	ldr	r0, [r3, #0]
 8006138:	4770      	bx	lr
 800613a:	bf00      	nop
 800613c:	20000014 	.word	0x20000014

08006140 <__libc_init_array>:
 8006140:	b570      	push	{r4, r5, r6, lr}
 8006142:	4d0d      	ldr	r5, [pc, #52]	; (8006178 <__libc_init_array+0x38>)
 8006144:	4c0d      	ldr	r4, [pc, #52]	; (800617c <__libc_init_array+0x3c>)
 8006146:	1b64      	subs	r4, r4, r5
 8006148:	10a4      	asrs	r4, r4, #2
 800614a:	2600      	movs	r6, #0
 800614c:	42a6      	cmp	r6, r4
 800614e:	d109      	bne.n	8006164 <__libc_init_array+0x24>
 8006150:	4d0b      	ldr	r5, [pc, #44]	; (8006180 <__libc_init_array+0x40>)
 8006152:	4c0c      	ldr	r4, [pc, #48]	; (8006184 <__libc_init_array+0x44>)
 8006154:	f002 f906 	bl	8008364 <_init>
 8006158:	1b64      	subs	r4, r4, r5
 800615a:	10a4      	asrs	r4, r4, #2
 800615c:	2600      	movs	r6, #0
 800615e:	42a6      	cmp	r6, r4
 8006160:	d105      	bne.n	800616e <__libc_init_array+0x2e>
 8006162:	bd70      	pop	{r4, r5, r6, pc}
 8006164:	f855 3b04 	ldr.w	r3, [r5], #4
 8006168:	4798      	blx	r3
 800616a:	3601      	adds	r6, #1
 800616c:	e7ee      	b.n	800614c <__libc_init_array+0xc>
 800616e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006172:	4798      	blx	r3
 8006174:	3601      	adds	r6, #1
 8006176:	e7f2      	b.n	800615e <__libc_init_array+0x1e>
 8006178:	080086c8 	.word	0x080086c8
 800617c:	080086c8 	.word	0x080086c8
 8006180:	080086c8 	.word	0x080086c8
 8006184:	080086cc 	.word	0x080086cc

08006188 <memset>:
 8006188:	4402      	add	r2, r0
 800618a:	4603      	mov	r3, r0
 800618c:	4293      	cmp	r3, r2
 800618e:	d100      	bne.n	8006192 <memset+0xa>
 8006190:	4770      	bx	lr
 8006192:	f803 1b01 	strb.w	r1, [r3], #1
 8006196:	e7f9      	b.n	800618c <memset+0x4>

08006198 <srand>:
 8006198:	b538      	push	{r3, r4, r5, lr}
 800619a:	4b10      	ldr	r3, [pc, #64]	; (80061dc <srand+0x44>)
 800619c:	681d      	ldr	r5, [r3, #0]
 800619e:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80061a0:	4604      	mov	r4, r0
 80061a2:	b9b3      	cbnz	r3, 80061d2 <srand+0x3a>
 80061a4:	2018      	movs	r0, #24
 80061a6:	f000 f8bf 	bl	8006328 <malloc>
 80061aa:	4602      	mov	r2, r0
 80061ac:	63a8      	str	r0, [r5, #56]	; 0x38
 80061ae:	b920      	cbnz	r0, 80061ba <srand+0x22>
 80061b0:	4b0b      	ldr	r3, [pc, #44]	; (80061e0 <srand+0x48>)
 80061b2:	480c      	ldr	r0, [pc, #48]	; (80061e4 <srand+0x4c>)
 80061b4:	2142      	movs	r1, #66	; 0x42
 80061b6:	f000 f875 	bl	80062a4 <__assert_func>
 80061ba:	490b      	ldr	r1, [pc, #44]	; (80061e8 <srand+0x50>)
 80061bc:	4b0b      	ldr	r3, [pc, #44]	; (80061ec <srand+0x54>)
 80061be:	e9c0 1300 	strd	r1, r3, [r0]
 80061c2:	4b0b      	ldr	r3, [pc, #44]	; (80061f0 <srand+0x58>)
 80061c4:	6083      	str	r3, [r0, #8]
 80061c6:	230b      	movs	r3, #11
 80061c8:	8183      	strh	r3, [r0, #12]
 80061ca:	2100      	movs	r1, #0
 80061cc:	2001      	movs	r0, #1
 80061ce:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80061d2:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80061d4:	2200      	movs	r2, #0
 80061d6:	611c      	str	r4, [r3, #16]
 80061d8:	615a      	str	r2, [r3, #20]
 80061da:	bd38      	pop	{r3, r4, r5, pc}
 80061dc:	20000014 	.word	0x20000014
 80061e0:	080083a4 	.word	0x080083a4
 80061e4:	080083bb 	.word	0x080083bb
 80061e8:	abcd330e 	.word	0xabcd330e
 80061ec:	e66d1234 	.word	0xe66d1234
 80061f0:	0005deec 	.word	0x0005deec

080061f4 <rand>:
 80061f4:	4b16      	ldr	r3, [pc, #88]	; (8006250 <rand+0x5c>)
 80061f6:	b510      	push	{r4, lr}
 80061f8:	681c      	ldr	r4, [r3, #0]
 80061fa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80061fc:	b9b3      	cbnz	r3, 800622c <rand+0x38>
 80061fe:	2018      	movs	r0, #24
 8006200:	f000 f892 	bl	8006328 <malloc>
 8006204:	63a0      	str	r0, [r4, #56]	; 0x38
 8006206:	b928      	cbnz	r0, 8006214 <rand+0x20>
 8006208:	4602      	mov	r2, r0
 800620a:	4b12      	ldr	r3, [pc, #72]	; (8006254 <rand+0x60>)
 800620c:	4812      	ldr	r0, [pc, #72]	; (8006258 <rand+0x64>)
 800620e:	214e      	movs	r1, #78	; 0x4e
 8006210:	f000 f848 	bl	80062a4 <__assert_func>
 8006214:	4a11      	ldr	r2, [pc, #68]	; (800625c <rand+0x68>)
 8006216:	4b12      	ldr	r3, [pc, #72]	; (8006260 <rand+0x6c>)
 8006218:	e9c0 2300 	strd	r2, r3, [r0]
 800621c:	4b11      	ldr	r3, [pc, #68]	; (8006264 <rand+0x70>)
 800621e:	6083      	str	r3, [r0, #8]
 8006220:	230b      	movs	r3, #11
 8006222:	8183      	strh	r3, [r0, #12]
 8006224:	2201      	movs	r2, #1
 8006226:	2300      	movs	r3, #0
 8006228:	e9c0 2304 	strd	r2, r3, [r0, #16]
 800622c:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 800622e:	4a0e      	ldr	r2, [pc, #56]	; (8006268 <rand+0x74>)
 8006230:	6920      	ldr	r0, [r4, #16]
 8006232:	6963      	ldr	r3, [r4, #20]
 8006234:	490d      	ldr	r1, [pc, #52]	; (800626c <rand+0x78>)
 8006236:	4342      	muls	r2, r0
 8006238:	fb01 2203 	mla	r2, r1, r3, r2
 800623c:	fba0 0101 	umull	r0, r1, r0, r1
 8006240:	1c43      	adds	r3, r0, #1
 8006242:	eb42 0001 	adc.w	r0, r2, r1
 8006246:	e9c4 3004 	strd	r3, r0, [r4, #16]
 800624a:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800624e:	bd10      	pop	{r4, pc}
 8006250:	20000014 	.word	0x20000014
 8006254:	080083a4 	.word	0x080083a4
 8006258:	080083bb 	.word	0x080083bb
 800625c:	abcd330e 	.word	0xabcd330e
 8006260:	e66d1234 	.word	0xe66d1234
 8006264:	0005deec 	.word	0x0005deec
 8006268:	5851f42d 	.word	0x5851f42d
 800626c:	4c957f2d 	.word	0x4c957f2d

08006270 <time>:
 8006270:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006272:	4b0b      	ldr	r3, [pc, #44]	; (80062a0 <time+0x30>)
 8006274:	2200      	movs	r2, #0
 8006276:	4669      	mov	r1, sp
 8006278:	4604      	mov	r4, r0
 800627a:	6818      	ldr	r0, [r3, #0]
 800627c:	f000 f842 	bl	8006304 <_gettimeofday_r>
 8006280:	2800      	cmp	r0, #0
 8006282:	bfbe      	ittt	lt
 8006284:	f04f 32ff 	movlt.w	r2, #4294967295
 8006288:	f04f 33ff 	movlt.w	r3, #4294967295
 800628c:	e9cd 2300 	strdlt	r2, r3, [sp]
 8006290:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006294:	b10c      	cbz	r4, 800629a <time+0x2a>
 8006296:	e9c4 0100 	strd	r0, r1, [r4]
 800629a:	b004      	add	sp, #16
 800629c:	bd10      	pop	{r4, pc}
 800629e:	bf00      	nop
 80062a0:	20000014 	.word	0x20000014

080062a4 <__assert_func>:
 80062a4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80062a6:	4614      	mov	r4, r2
 80062a8:	461a      	mov	r2, r3
 80062aa:	4b09      	ldr	r3, [pc, #36]	; (80062d0 <__assert_func+0x2c>)
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	4605      	mov	r5, r0
 80062b0:	68d8      	ldr	r0, [r3, #12]
 80062b2:	b14c      	cbz	r4, 80062c8 <__assert_func+0x24>
 80062b4:	4b07      	ldr	r3, [pc, #28]	; (80062d4 <__assert_func+0x30>)
 80062b6:	9100      	str	r1, [sp, #0]
 80062b8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80062bc:	4906      	ldr	r1, [pc, #24]	; (80062d8 <__assert_func+0x34>)
 80062be:	462b      	mov	r3, r5
 80062c0:	f000 f80e 	bl	80062e0 <fiprintf>
 80062c4:	f000 fcd6 	bl	8006c74 <abort>
 80062c8:	4b04      	ldr	r3, [pc, #16]	; (80062dc <__assert_func+0x38>)
 80062ca:	461c      	mov	r4, r3
 80062cc:	e7f3      	b.n	80062b6 <__assert_func+0x12>
 80062ce:	bf00      	nop
 80062d0:	20000014 	.word	0x20000014
 80062d4:	08008416 	.word	0x08008416
 80062d8:	08008423 	.word	0x08008423
 80062dc:	08008451 	.word	0x08008451

080062e0 <fiprintf>:
 80062e0:	b40e      	push	{r1, r2, r3}
 80062e2:	b503      	push	{r0, r1, lr}
 80062e4:	4601      	mov	r1, r0
 80062e6:	ab03      	add	r3, sp, #12
 80062e8:	4805      	ldr	r0, [pc, #20]	; (8006300 <fiprintf+0x20>)
 80062ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80062ee:	6800      	ldr	r0, [r0, #0]
 80062f0:	9301      	str	r3, [sp, #4]
 80062f2:	f000 f92b 	bl	800654c <_vfiprintf_r>
 80062f6:	b002      	add	sp, #8
 80062f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80062fc:	b003      	add	sp, #12
 80062fe:	4770      	bx	lr
 8006300:	20000014 	.word	0x20000014

08006304 <_gettimeofday_r>:
 8006304:	b538      	push	{r3, r4, r5, lr}
 8006306:	4d07      	ldr	r5, [pc, #28]	; (8006324 <_gettimeofday_r+0x20>)
 8006308:	2300      	movs	r3, #0
 800630a:	4604      	mov	r4, r0
 800630c:	4608      	mov	r0, r1
 800630e:	4611      	mov	r1, r2
 8006310:	602b      	str	r3, [r5, #0]
 8006312:	f002 f81f 	bl	8008354 <_gettimeofday>
 8006316:	1c43      	adds	r3, r0, #1
 8006318:	d102      	bne.n	8006320 <_gettimeofday_r+0x1c>
 800631a:	682b      	ldr	r3, [r5, #0]
 800631c:	b103      	cbz	r3, 8006320 <_gettimeofday_r+0x1c>
 800631e:	6023      	str	r3, [r4, #0]
 8006320:	bd38      	pop	{r3, r4, r5, pc}
 8006322:	bf00      	nop
 8006324:	200008dc 	.word	0x200008dc

08006328 <malloc>:
 8006328:	4b02      	ldr	r3, [pc, #8]	; (8006334 <malloc+0xc>)
 800632a:	4601      	mov	r1, r0
 800632c:	6818      	ldr	r0, [r3, #0]
 800632e:	f000 b86f 	b.w	8006410 <_malloc_r>
 8006332:	bf00      	nop
 8006334:	20000014 	.word	0x20000014

08006338 <_free_r>:
 8006338:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800633a:	2900      	cmp	r1, #0
 800633c:	d044      	beq.n	80063c8 <_free_r+0x90>
 800633e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006342:	9001      	str	r0, [sp, #4]
 8006344:	2b00      	cmp	r3, #0
 8006346:	f1a1 0404 	sub.w	r4, r1, #4
 800634a:	bfb8      	it	lt
 800634c:	18e4      	addlt	r4, r4, r3
 800634e:	f000 feb9 	bl	80070c4 <__malloc_lock>
 8006352:	4a1e      	ldr	r2, [pc, #120]	; (80063cc <_free_r+0x94>)
 8006354:	9801      	ldr	r0, [sp, #4]
 8006356:	6813      	ldr	r3, [r2, #0]
 8006358:	b933      	cbnz	r3, 8006368 <_free_r+0x30>
 800635a:	6063      	str	r3, [r4, #4]
 800635c:	6014      	str	r4, [r2, #0]
 800635e:	b003      	add	sp, #12
 8006360:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006364:	f000 beb4 	b.w	80070d0 <__malloc_unlock>
 8006368:	42a3      	cmp	r3, r4
 800636a:	d908      	bls.n	800637e <_free_r+0x46>
 800636c:	6825      	ldr	r5, [r4, #0]
 800636e:	1961      	adds	r1, r4, r5
 8006370:	428b      	cmp	r3, r1
 8006372:	bf01      	itttt	eq
 8006374:	6819      	ldreq	r1, [r3, #0]
 8006376:	685b      	ldreq	r3, [r3, #4]
 8006378:	1949      	addeq	r1, r1, r5
 800637a:	6021      	streq	r1, [r4, #0]
 800637c:	e7ed      	b.n	800635a <_free_r+0x22>
 800637e:	461a      	mov	r2, r3
 8006380:	685b      	ldr	r3, [r3, #4]
 8006382:	b10b      	cbz	r3, 8006388 <_free_r+0x50>
 8006384:	42a3      	cmp	r3, r4
 8006386:	d9fa      	bls.n	800637e <_free_r+0x46>
 8006388:	6811      	ldr	r1, [r2, #0]
 800638a:	1855      	adds	r5, r2, r1
 800638c:	42a5      	cmp	r5, r4
 800638e:	d10b      	bne.n	80063a8 <_free_r+0x70>
 8006390:	6824      	ldr	r4, [r4, #0]
 8006392:	4421      	add	r1, r4
 8006394:	1854      	adds	r4, r2, r1
 8006396:	42a3      	cmp	r3, r4
 8006398:	6011      	str	r1, [r2, #0]
 800639a:	d1e0      	bne.n	800635e <_free_r+0x26>
 800639c:	681c      	ldr	r4, [r3, #0]
 800639e:	685b      	ldr	r3, [r3, #4]
 80063a0:	6053      	str	r3, [r2, #4]
 80063a2:	4421      	add	r1, r4
 80063a4:	6011      	str	r1, [r2, #0]
 80063a6:	e7da      	b.n	800635e <_free_r+0x26>
 80063a8:	d902      	bls.n	80063b0 <_free_r+0x78>
 80063aa:	230c      	movs	r3, #12
 80063ac:	6003      	str	r3, [r0, #0]
 80063ae:	e7d6      	b.n	800635e <_free_r+0x26>
 80063b0:	6825      	ldr	r5, [r4, #0]
 80063b2:	1961      	adds	r1, r4, r5
 80063b4:	428b      	cmp	r3, r1
 80063b6:	bf04      	itt	eq
 80063b8:	6819      	ldreq	r1, [r3, #0]
 80063ba:	685b      	ldreq	r3, [r3, #4]
 80063bc:	6063      	str	r3, [r4, #4]
 80063be:	bf04      	itt	eq
 80063c0:	1949      	addeq	r1, r1, r5
 80063c2:	6021      	streq	r1, [r4, #0]
 80063c4:	6054      	str	r4, [r2, #4]
 80063c6:	e7ca      	b.n	800635e <_free_r+0x26>
 80063c8:	b003      	add	sp, #12
 80063ca:	bd30      	pop	{r4, r5, pc}
 80063cc:	200008d4 	.word	0x200008d4

080063d0 <sbrk_aligned>:
 80063d0:	b570      	push	{r4, r5, r6, lr}
 80063d2:	4e0e      	ldr	r6, [pc, #56]	; (800640c <sbrk_aligned+0x3c>)
 80063d4:	460c      	mov	r4, r1
 80063d6:	6831      	ldr	r1, [r6, #0]
 80063d8:	4605      	mov	r5, r0
 80063da:	b911      	cbnz	r1, 80063e2 <sbrk_aligned+0x12>
 80063dc:	f000 fb7a 	bl	8006ad4 <_sbrk_r>
 80063e0:	6030      	str	r0, [r6, #0]
 80063e2:	4621      	mov	r1, r4
 80063e4:	4628      	mov	r0, r5
 80063e6:	f000 fb75 	bl	8006ad4 <_sbrk_r>
 80063ea:	1c43      	adds	r3, r0, #1
 80063ec:	d00a      	beq.n	8006404 <sbrk_aligned+0x34>
 80063ee:	1cc4      	adds	r4, r0, #3
 80063f0:	f024 0403 	bic.w	r4, r4, #3
 80063f4:	42a0      	cmp	r0, r4
 80063f6:	d007      	beq.n	8006408 <sbrk_aligned+0x38>
 80063f8:	1a21      	subs	r1, r4, r0
 80063fa:	4628      	mov	r0, r5
 80063fc:	f000 fb6a 	bl	8006ad4 <_sbrk_r>
 8006400:	3001      	adds	r0, #1
 8006402:	d101      	bne.n	8006408 <sbrk_aligned+0x38>
 8006404:	f04f 34ff 	mov.w	r4, #4294967295
 8006408:	4620      	mov	r0, r4
 800640a:	bd70      	pop	{r4, r5, r6, pc}
 800640c:	200008d8 	.word	0x200008d8

08006410 <_malloc_r>:
 8006410:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006414:	1ccd      	adds	r5, r1, #3
 8006416:	f025 0503 	bic.w	r5, r5, #3
 800641a:	3508      	adds	r5, #8
 800641c:	2d0c      	cmp	r5, #12
 800641e:	bf38      	it	cc
 8006420:	250c      	movcc	r5, #12
 8006422:	2d00      	cmp	r5, #0
 8006424:	4607      	mov	r7, r0
 8006426:	db01      	blt.n	800642c <_malloc_r+0x1c>
 8006428:	42a9      	cmp	r1, r5
 800642a:	d905      	bls.n	8006438 <_malloc_r+0x28>
 800642c:	230c      	movs	r3, #12
 800642e:	603b      	str	r3, [r7, #0]
 8006430:	2600      	movs	r6, #0
 8006432:	4630      	mov	r0, r6
 8006434:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006438:	4e2e      	ldr	r6, [pc, #184]	; (80064f4 <_malloc_r+0xe4>)
 800643a:	f000 fe43 	bl	80070c4 <__malloc_lock>
 800643e:	6833      	ldr	r3, [r6, #0]
 8006440:	461c      	mov	r4, r3
 8006442:	bb34      	cbnz	r4, 8006492 <_malloc_r+0x82>
 8006444:	4629      	mov	r1, r5
 8006446:	4638      	mov	r0, r7
 8006448:	f7ff ffc2 	bl	80063d0 <sbrk_aligned>
 800644c:	1c43      	adds	r3, r0, #1
 800644e:	4604      	mov	r4, r0
 8006450:	d14d      	bne.n	80064ee <_malloc_r+0xde>
 8006452:	6834      	ldr	r4, [r6, #0]
 8006454:	4626      	mov	r6, r4
 8006456:	2e00      	cmp	r6, #0
 8006458:	d140      	bne.n	80064dc <_malloc_r+0xcc>
 800645a:	6823      	ldr	r3, [r4, #0]
 800645c:	4631      	mov	r1, r6
 800645e:	4638      	mov	r0, r7
 8006460:	eb04 0803 	add.w	r8, r4, r3
 8006464:	f000 fb36 	bl	8006ad4 <_sbrk_r>
 8006468:	4580      	cmp	r8, r0
 800646a:	d13a      	bne.n	80064e2 <_malloc_r+0xd2>
 800646c:	6821      	ldr	r1, [r4, #0]
 800646e:	3503      	adds	r5, #3
 8006470:	1a6d      	subs	r5, r5, r1
 8006472:	f025 0503 	bic.w	r5, r5, #3
 8006476:	3508      	adds	r5, #8
 8006478:	2d0c      	cmp	r5, #12
 800647a:	bf38      	it	cc
 800647c:	250c      	movcc	r5, #12
 800647e:	4629      	mov	r1, r5
 8006480:	4638      	mov	r0, r7
 8006482:	f7ff ffa5 	bl	80063d0 <sbrk_aligned>
 8006486:	3001      	adds	r0, #1
 8006488:	d02b      	beq.n	80064e2 <_malloc_r+0xd2>
 800648a:	6823      	ldr	r3, [r4, #0]
 800648c:	442b      	add	r3, r5
 800648e:	6023      	str	r3, [r4, #0]
 8006490:	e00e      	b.n	80064b0 <_malloc_r+0xa0>
 8006492:	6822      	ldr	r2, [r4, #0]
 8006494:	1b52      	subs	r2, r2, r5
 8006496:	d41e      	bmi.n	80064d6 <_malloc_r+0xc6>
 8006498:	2a0b      	cmp	r2, #11
 800649a:	d916      	bls.n	80064ca <_malloc_r+0xba>
 800649c:	1961      	adds	r1, r4, r5
 800649e:	42a3      	cmp	r3, r4
 80064a0:	6025      	str	r5, [r4, #0]
 80064a2:	bf18      	it	ne
 80064a4:	6059      	strne	r1, [r3, #4]
 80064a6:	6863      	ldr	r3, [r4, #4]
 80064a8:	bf08      	it	eq
 80064aa:	6031      	streq	r1, [r6, #0]
 80064ac:	5162      	str	r2, [r4, r5]
 80064ae:	604b      	str	r3, [r1, #4]
 80064b0:	4638      	mov	r0, r7
 80064b2:	f104 060b 	add.w	r6, r4, #11
 80064b6:	f000 fe0b 	bl	80070d0 <__malloc_unlock>
 80064ba:	f026 0607 	bic.w	r6, r6, #7
 80064be:	1d23      	adds	r3, r4, #4
 80064c0:	1af2      	subs	r2, r6, r3
 80064c2:	d0b6      	beq.n	8006432 <_malloc_r+0x22>
 80064c4:	1b9b      	subs	r3, r3, r6
 80064c6:	50a3      	str	r3, [r4, r2]
 80064c8:	e7b3      	b.n	8006432 <_malloc_r+0x22>
 80064ca:	6862      	ldr	r2, [r4, #4]
 80064cc:	42a3      	cmp	r3, r4
 80064ce:	bf0c      	ite	eq
 80064d0:	6032      	streq	r2, [r6, #0]
 80064d2:	605a      	strne	r2, [r3, #4]
 80064d4:	e7ec      	b.n	80064b0 <_malloc_r+0xa0>
 80064d6:	4623      	mov	r3, r4
 80064d8:	6864      	ldr	r4, [r4, #4]
 80064da:	e7b2      	b.n	8006442 <_malloc_r+0x32>
 80064dc:	4634      	mov	r4, r6
 80064de:	6876      	ldr	r6, [r6, #4]
 80064e0:	e7b9      	b.n	8006456 <_malloc_r+0x46>
 80064e2:	230c      	movs	r3, #12
 80064e4:	603b      	str	r3, [r7, #0]
 80064e6:	4638      	mov	r0, r7
 80064e8:	f000 fdf2 	bl	80070d0 <__malloc_unlock>
 80064ec:	e7a1      	b.n	8006432 <_malloc_r+0x22>
 80064ee:	6025      	str	r5, [r4, #0]
 80064f0:	e7de      	b.n	80064b0 <_malloc_r+0xa0>
 80064f2:	bf00      	nop
 80064f4:	200008d4 	.word	0x200008d4

080064f8 <__sfputc_r>:
 80064f8:	6893      	ldr	r3, [r2, #8]
 80064fa:	3b01      	subs	r3, #1
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	b410      	push	{r4}
 8006500:	6093      	str	r3, [r2, #8]
 8006502:	da08      	bge.n	8006516 <__sfputc_r+0x1e>
 8006504:	6994      	ldr	r4, [r2, #24]
 8006506:	42a3      	cmp	r3, r4
 8006508:	db01      	blt.n	800650e <__sfputc_r+0x16>
 800650a:	290a      	cmp	r1, #10
 800650c:	d103      	bne.n	8006516 <__sfputc_r+0x1e>
 800650e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006512:	f000 baef 	b.w	8006af4 <__swbuf_r>
 8006516:	6813      	ldr	r3, [r2, #0]
 8006518:	1c58      	adds	r0, r3, #1
 800651a:	6010      	str	r0, [r2, #0]
 800651c:	7019      	strb	r1, [r3, #0]
 800651e:	4608      	mov	r0, r1
 8006520:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006524:	4770      	bx	lr

08006526 <__sfputs_r>:
 8006526:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006528:	4606      	mov	r6, r0
 800652a:	460f      	mov	r7, r1
 800652c:	4614      	mov	r4, r2
 800652e:	18d5      	adds	r5, r2, r3
 8006530:	42ac      	cmp	r4, r5
 8006532:	d101      	bne.n	8006538 <__sfputs_r+0x12>
 8006534:	2000      	movs	r0, #0
 8006536:	e007      	b.n	8006548 <__sfputs_r+0x22>
 8006538:	f814 1b01 	ldrb.w	r1, [r4], #1
 800653c:	463a      	mov	r2, r7
 800653e:	4630      	mov	r0, r6
 8006540:	f7ff ffda 	bl	80064f8 <__sfputc_r>
 8006544:	1c43      	adds	r3, r0, #1
 8006546:	d1f3      	bne.n	8006530 <__sfputs_r+0xa>
 8006548:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800654c <_vfiprintf_r>:
 800654c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006550:	460d      	mov	r5, r1
 8006552:	b09d      	sub	sp, #116	; 0x74
 8006554:	4614      	mov	r4, r2
 8006556:	4698      	mov	r8, r3
 8006558:	4606      	mov	r6, r0
 800655a:	b118      	cbz	r0, 8006564 <_vfiprintf_r+0x18>
 800655c:	6983      	ldr	r3, [r0, #24]
 800655e:	b90b      	cbnz	r3, 8006564 <_vfiprintf_r+0x18>
 8006560:	f000 fcaa 	bl	8006eb8 <__sinit>
 8006564:	4b89      	ldr	r3, [pc, #548]	; (800678c <_vfiprintf_r+0x240>)
 8006566:	429d      	cmp	r5, r3
 8006568:	d11b      	bne.n	80065a2 <_vfiprintf_r+0x56>
 800656a:	6875      	ldr	r5, [r6, #4]
 800656c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800656e:	07d9      	lsls	r1, r3, #31
 8006570:	d405      	bmi.n	800657e <_vfiprintf_r+0x32>
 8006572:	89ab      	ldrh	r3, [r5, #12]
 8006574:	059a      	lsls	r2, r3, #22
 8006576:	d402      	bmi.n	800657e <_vfiprintf_r+0x32>
 8006578:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800657a:	f000 fd3b 	bl	8006ff4 <__retarget_lock_acquire_recursive>
 800657e:	89ab      	ldrh	r3, [r5, #12]
 8006580:	071b      	lsls	r3, r3, #28
 8006582:	d501      	bpl.n	8006588 <_vfiprintf_r+0x3c>
 8006584:	692b      	ldr	r3, [r5, #16]
 8006586:	b9eb      	cbnz	r3, 80065c4 <_vfiprintf_r+0x78>
 8006588:	4629      	mov	r1, r5
 800658a:	4630      	mov	r0, r6
 800658c:	f000 fb04 	bl	8006b98 <__swsetup_r>
 8006590:	b1c0      	cbz	r0, 80065c4 <_vfiprintf_r+0x78>
 8006592:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006594:	07dc      	lsls	r4, r3, #31
 8006596:	d50e      	bpl.n	80065b6 <_vfiprintf_r+0x6a>
 8006598:	f04f 30ff 	mov.w	r0, #4294967295
 800659c:	b01d      	add	sp, #116	; 0x74
 800659e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065a2:	4b7b      	ldr	r3, [pc, #492]	; (8006790 <_vfiprintf_r+0x244>)
 80065a4:	429d      	cmp	r5, r3
 80065a6:	d101      	bne.n	80065ac <_vfiprintf_r+0x60>
 80065a8:	68b5      	ldr	r5, [r6, #8]
 80065aa:	e7df      	b.n	800656c <_vfiprintf_r+0x20>
 80065ac:	4b79      	ldr	r3, [pc, #484]	; (8006794 <_vfiprintf_r+0x248>)
 80065ae:	429d      	cmp	r5, r3
 80065b0:	bf08      	it	eq
 80065b2:	68f5      	ldreq	r5, [r6, #12]
 80065b4:	e7da      	b.n	800656c <_vfiprintf_r+0x20>
 80065b6:	89ab      	ldrh	r3, [r5, #12]
 80065b8:	0598      	lsls	r0, r3, #22
 80065ba:	d4ed      	bmi.n	8006598 <_vfiprintf_r+0x4c>
 80065bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80065be:	f000 fd1a 	bl	8006ff6 <__retarget_lock_release_recursive>
 80065c2:	e7e9      	b.n	8006598 <_vfiprintf_r+0x4c>
 80065c4:	2300      	movs	r3, #0
 80065c6:	9309      	str	r3, [sp, #36]	; 0x24
 80065c8:	2320      	movs	r3, #32
 80065ca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80065ce:	f8cd 800c 	str.w	r8, [sp, #12]
 80065d2:	2330      	movs	r3, #48	; 0x30
 80065d4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006798 <_vfiprintf_r+0x24c>
 80065d8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80065dc:	f04f 0901 	mov.w	r9, #1
 80065e0:	4623      	mov	r3, r4
 80065e2:	469a      	mov	sl, r3
 80065e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80065e8:	b10a      	cbz	r2, 80065ee <_vfiprintf_r+0xa2>
 80065ea:	2a25      	cmp	r2, #37	; 0x25
 80065ec:	d1f9      	bne.n	80065e2 <_vfiprintf_r+0x96>
 80065ee:	ebba 0b04 	subs.w	fp, sl, r4
 80065f2:	d00b      	beq.n	800660c <_vfiprintf_r+0xc0>
 80065f4:	465b      	mov	r3, fp
 80065f6:	4622      	mov	r2, r4
 80065f8:	4629      	mov	r1, r5
 80065fa:	4630      	mov	r0, r6
 80065fc:	f7ff ff93 	bl	8006526 <__sfputs_r>
 8006600:	3001      	adds	r0, #1
 8006602:	f000 80aa 	beq.w	800675a <_vfiprintf_r+0x20e>
 8006606:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006608:	445a      	add	r2, fp
 800660a:	9209      	str	r2, [sp, #36]	; 0x24
 800660c:	f89a 3000 	ldrb.w	r3, [sl]
 8006610:	2b00      	cmp	r3, #0
 8006612:	f000 80a2 	beq.w	800675a <_vfiprintf_r+0x20e>
 8006616:	2300      	movs	r3, #0
 8006618:	f04f 32ff 	mov.w	r2, #4294967295
 800661c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006620:	f10a 0a01 	add.w	sl, sl, #1
 8006624:	9304      	str	r3, [sp, #16]
 8006626:	9307      	str	r3, [sp, #28]
 8006628:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800662c:	931a      	str	r3, [sp, #104]	; 0x68
 800662e:	4654      	mov	r4, sl
 8006630:	2205      	movs	r2, #5
 8006632:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006636:	4858      	ldr	r0, [pc, #352]	; (8006798 <_vfiprintf_r+0x24c>)
 8006638:	f7f9 fdca 	bl	80001d0 <memchr>
 800663c:	9a04      	ldr	r2, [sp, #16]
 800663e:	b9d8      	cbnz	r0, 8006678 <_vfiprintf_r+0x12c>
 8006640:	06d1      	lsls	r1, r2, #27
 8006642:	bf44      	itt	mi
 8006644:	2320      	movmi	r3, #32
 8006646:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800664a:	0713      	lsls	r3, r2, #28
 800664c:	bf44      	itt	mi
 800664e:	232b      	movmi	r3, #43	; 0x2b
 8006650:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006654:	f89a 3000 	ldrb.w	r3, [sl]
 8006658:	2b2a      	cmp	r3, #42	; 0x2a
 800665a:	d015      	beq.n	8006688 <_vfiprintf_r+0x13c>
 800665c:	9a07      	ldr	r2, [sp, #28]
 800665e:	4654      	mov	r4, sl
 8006660:	2000      	movs	r0, #0
 8006662:	f04f 0c0a 	mov.w	ip, #10
 8006666:	4621      	mov	r1, r4
 8006668:	f811 3b01 	ldrb.w	r3, [r1], #1
 800666c:	3b30      	subs	r3, #48	; 0x30
 800666e:	2b09      	cmp	r3, #9
 8006670:	d94e      	bls.n	8006710 <_vfiprintf_r+0x1c4>
 8006672:	b1b0      	cbz	r0, 80066a2 <_vfiprintf_r+0x156>
 8006674:	9207      	str	r2, [sp, #28]
 8006676:	e014      	b.n	80066a2 <_vfiprintf_r+0x156>
 8006678:	eba0 0308 	sub.w	r3, r0, r8
 800667c:	fa09 f303 	lsl.w	r3, r9, r3
 8006680:	4313      	orrs	r3, r2
 8006682:	9304      	str	r3, [sp, #16]
 8006684:	46a2      	mov	sl, r4
 8006686:	e7d2      	b.n	800662e <_vfiprintf_r+0xe2>
 8006688:	9b03      	ldr	r3, [sp, #12]
 800668a:	1d19      	adds	r1, r3, #4
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	9103      	str	r1, [sp, #12]
 8006690:	2b00      	cmp	r3, #0
 8006692:	bfbb      	ittet	lt
 8006694:	425b      	neglt	r3, r3
 8006696:	f042 0202 	orrlt.w	r2, r2, #2
 800669a:	9307      	strge	r3, [sp, #28]
 800669c:	9307      	strlt	r3, [sp, #28]
 800669e:	bfb8      	it	lt
 80066a0:	9204      	strlt	r2, [sp, #16]
 80066a2:	7823      	ldrb	r3, [r4, #0]
 80066a4:	2b2e      	cmp	r3, #46	; 0x2e
 80066a6:	d10c      	bne.n	80066c2 <_vfiprintf_r+0x176>
 80066a8:	7863      	ldrb	r3, [r4, #1]
 80066aa:	2b2a      	cmp	r3, #42	; 0x2a
 80066ac:	d135      	bne.n	800671a <_vfiprintf_r+0x1ce>
 80066ae:	9b03      	ldr	r3, [sp, #12]
 80066b0:	1d1a      	adds	r2, r3, #4
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	9203      	str	r2, [sp, #12]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	bfb8      	it	lt
 80066ba:	f04f 33ff 	movlt.w	r3, #4294967295
 80066be:	3402      	adds	r4, #2
 80066c0:	9305      	str	r3, [sp, #20]
 80066c2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80067a8 <_vfiprintf_r+0x25c>
 80066c6:	7821      	ldrb	r1, [r4, #0]
 80066c8:	2203      	movs	r2, #3
 80066ca:	4650      	mov	r0, sl
 80066cc:	f7f9 fd80 	bl	80001d0 <memchr>
 80066d0:	b140      	cbz	r0, 80066e4 <_vfiprintf_r+0x198>
 80066d2:	2340      	movs	r3, #64	; 0x40
 80066d4:	eba0 000a 	sub.w	r0, r0, sl
 80066d8:	fa03 f000 	lsl.w	r0, r3, r0
 80066dc:	9b04      	ldr	r3, [sp, #16]
 80066de:	4303      	orrs	r3, r0
 80066e0:	3401      	adds	r4, #1
 80066e2:	9304      	str	r3, [sp, #16]
 80066e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066e8:	482c      	ldr	r0, [pc, #176]	; (800679c <_vfiprintf_r+0x250>)
 80066ea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80066ee:	2206      	movs	r2, #6
 80066f0:	f7f9 fd6e 	bl	80001d0 <memchr>
 80066f4:	2800      	cmp	r0, #0
 80066f6:	d03f      	beq.n	8006778 <_vfiprintf_r+0x22c>
 80066f8:	4b29      	ldr	r3, [pc, #164]	; (80067a0 <_vfiprintf_r+0x254>)
 80066fa:	bb1b      	cbnz	r3, 8006744 <_vfiprintf_r+0x1f8>
 80066fc:	9b03      	ldr	r3, [sp, #12]
 80066fe:	3307      	adds	r3, #7
 8006700:	f023 0307 	bic.w	r3, r3, #7
 8006704:	3308      	adds	r3, #8
 8006706:	9303      	str	r3, [sp, #12]
 8006708:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800670a:	443b      	add	r3, r7
 800670c:	9309      	str	r3, [sp, #36]	; 0x24
 800670e:	e767      	b.n	80065e0 <_vfiprintf_r+0x94>
 8006710:	fb0c 3202 	mla	r2, ip, r2, r3
 8006714:	460c      	mov	r4, r1
 8006716:	2001      	movs	r0, #1
 8006718:	e7a5      	b.n	8006666 <_vfiprintf_r+0x11a>
 800671a:	2300      	movs	r3, #0
 800671c:	3401      	adds	r4, #1
 800671e:	9305      	str	r3, [sp, #20]
 8006720:	4619      	mov	r1, r3
 8006722:	f04f 0c0a 	mov.w	ip, #10
 8006726:	4620      	mov	r0, r4
 8006728:	f810 2b01 	ldrb.w	r2, [r0], #1
 800672c:	3a30      	subs	r2, #48	; 0x30
 800672e:	2a09      	cmp	r2, #9
 8006730:	d903      	bls.n	800673a <_vfiprintf_r+0x1ee>
 8006732:	2b00      	cmp	r3, #0
 8006734:	d0c5      	beq.n	80066c2 <_vfiprintf_r+0x176>
 8006736:	9105      	str	r1, [sp, #20]
 8006738:	e7c3      	b.n	80066c2 <_vfiprintf_r+0x176>
 800673a:	fb0c 2101 	mla	r1, ip, r1, r2
 800673e:	4604      	mov	r4, r0
 8006740:	2301      	movs	r3, #1
 8006742:	e7f0      	b.n	8006726 <_vfiprintf_r+0x1da>
 8006744:	ab03      	add	r3, sp, #12
 8006746:	9300      	str	r3, [sp, #0]
 8006748:	462a      	mov	r2, r5
 800674a:	4b16      	ldr	r3, [pc, #88]	; (80067a4 <_vfiprintf_r+0x258>)
 800674c:	a904      	add	r1, sp, #16
 800674e:	4630      	mov	r0, r6
 8006750:	f3af 8000 	nop.w
 8006754:	4607      	mov	r7, r0
 8006756:	1c78      	adds	r0, r7, #1
 8006758:	d1d6      	bne.n	8006708 <_vfiprintf_r+0x1bc>
 800675a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800675c:	07d9      	lsls	r1, r3, #31
 800675e:	d405      	bmi.n	800676c <_vfiprintf_r+0x220>
 8006760:	89ab      	ldrh	r3, [r5, #12]
 8006762:	059a      	lsls	r2, r3, #22
 8006764:	d402      	bmi.n	800676c <_vfiprintf_r+0x220>
 8006766:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006768:	f000 fc45 	bl	8006ff6 <__retarget_lock_release_recursive>
 800676c:	89ab      	ldrh	r3, [r5, #12]
 800676e:	065b      	lsls	r3, r3, #25
 8006770:	f53f af12 	bmi.w	8006598 <_vfiprintf_r+0x4c>
 8006774:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006776:	e711      	b.n	800659c <_vfiprintf_r+0x50>
 8006778:	ab03      	add	r3, sp, #12
 800677a:	9300      	str	r3, [sp, #0]
 800677c:	462a      	mov	r2, r5
 800677e:	4b09      	ldr	r3, [pc, #36]	; (80067a4 <_vfiprintf_r+0x258>)
 8006780:	a904      	add	r1, sp, #16
 8006782:	4630      	mov	r0, r6
 8006784:	f000 f880 	bl	8006888 <_printf_i>
 8006788:	e7e4      	b.n	8006754 <_vfiprintf_r+0x208>
 800678a:	bf00      	nop
 800678c:	080084a8 	.word	0x080084a8
 8006790:	080084c8 	.word	0x080084c8
 8006794:	08008488 	.word	0x08008488
 8006798:	08008452 	.word	0x08008452
 800679c:	0800845c 	.word	0x0800845c
 80067a0:	00000000 	.word	0x00000000
 80067a4:	08006527 	.word	0x08006527
 80067a8:	08008458 	.word	0x08008458

080067ac <_printf_common>:
 80067ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80067b0:	4616      	mov	r6, r2
 80067b2:	4699      	mov	r9, r3
 80067b4:	688a      	ldr	r2, [r1, #8]
 80067b6:	690b      	ldr	r3, [r1, #16]
 80067b8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80067bc:	4293      	cmp	r3, r2
 80067be:	bfb8      	it	lt
 80067c0:	4613      	movlt	r3, r2
 80067c2:	6033      	str	r3, [r6, #0]
 80067c4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80067c8:	4607      	mov	r7, r0
 80067ca:	460c      	mov	r4, r1
 80067cc:	b10a      	cbz	r2, 80067d2 <_printf_common+0x26>
 80067ce:	3301      	adds	r3, #1
 80067d0:	6033      	str	r3, [r6, #0]
 80067d2:	6823      	ldr	r3, [r4, #0]
 80067d4:	0699      	lsls	r1, r3, #26
 80067d6:	bf42      	ittt	mi
 80067d8:	6833      	ldrmi	r3, [r6, #0]
 80067da:	3302      	addmi	r3, #2
 80067dc:	6033      	strmi	r3, [r6, #0]
 80067de:	6825      	ldr	r5, [r4, #0]
 80067e0:	f015 0506 	ands.w	r5, r5, #6
 80067e4:	d106      	bne.n	80067f4 <_printf_common+0x48>
 80067e6:	f104 0a19 	add.w	sl, r4, #25
 80067ea:	68e3      	ldr	r3, [r4, #12]
 80067ec:	6832      	ldr	r2, [r6, #0]
 80067ee:	1a9b      	subs	r3, r3, r2
 80067f0:	42ab      	cmp	r3, r5
 80067f2:	dc26      	bgt.n	8006842 <_printf_common+0x96>
 80067f4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80067f8:	1e13      	subs	r3, r2, #0
 80067fa:	6822      	ldr	r2, [r4, #0]
 80067fc:	bf18      	it	ne
 80067fe:	2301      	movne	r3, #1
 8006800:	0692      	lsls	r2, r2, #26
 8006802:	d42b      	bmi.n	800685c <_printf_common+0xb0>
 8006804:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006808:	4649      	mov	r1, r9
 800680a:	4638      	mov	r0, r7
 800680c:	47c0      	blx	r8
 800680e:	3001      	adds	r0, #1
 8006810:	d01e      	beq.n	8006850 <_printf_common+0xa4>
 8006812:	6823      	ldr	r3, [r4, #0]
 8006814:	68e5      	ldr	r5, [r4, #12]
 8006816:	6832      	ldr	r2, [r6, #0]
 8006818:	f003 0306 	and.w	r3, r3, #6
 800681c:	2b04      	cmp	r3, #4
 800681e:	bf08      	it	eq
 8006820:	1aad      	subeq	r5, r5, r2
 8006822:	68a3      	ldr	r3, [r4, #8]
 8006824:	6922      	ldr	r2, [r4, #16]
 8006826:	bf0c      	ite	eq
 8006828:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800682c:	2500      	movne	r5, #0
 800682e:	4293      	cmp	r3, r2
 8006830:	bfc4      	itt	gt
 8006832:	1a9b      	subgt	r3, r3, r2
 8006834:	18ed      	addgt	r5, r5, r3
 8006836:	2600      	movs	r6, #0
 8006838:	341a      	adds	r4, #26
 800683a:	42b5      	cmp	r5, r6
 800683c:	d11a      	bne.n	8006874 <_printf_common+0xc8>
 800683e:	2000      	movs	r0, #0
 8006840:	e008      	b.n	8006854 <_printf_common+0xa8>
 8006842:	2301      	movs	r3, #1
 8006844:	4652      	mov	r2, sl
 8006846:	4649      	mov	r1, r9
 8006848:	4638      	mov	r0, r7
 800684a:	47c0      	blx	r8
 800684c:	3001      	adds	r0, #1
 800684e:	d103      	bne.n	8006858 <_printf_common+0xac>
 8006850:	f04f 30ff 	mov.w	r0, #4294967295
 8006854:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006858:	3501      	adds	r5, #1
 800685a:	e7c6      	b.n	80067ea <_printf_common+0x3e>
 800685c:	18e1      	adds	r1, r4, r3
 800685e:	1c5a      	adds	r2, r3, #1
 8006860:	2030      	movs	r0, #48	; 0x30
 8006862:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006866:	4422      	add	r2, r4
 8006868:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800686c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006870:	3302      	adds	r3, #2
 8006872:	e7c7      	b.n	8006804 <_printf_common+0x58>
 8006874:	2301      	movs	r3, #1
 8006876:	4622      	mov	r2, r4
 8006878:	4649      	mov	r1, r9
 800687a:	4638      	mov	r0, r7
 800687c:	47c0      	blx	r8
 800687e:	3001      	adds	r0, #1
 8006880:	d0e6      	beq.n	8006850 <_printf_common+0xa4>
 8006882:	3601      	adds	r6, #1
 8006884:	e7d9      	b.n	800683a <_printf_common+0x8e>
	...

08006888 <_printf_i>:
 8006888:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800688c:	7e0f      	ldrb	r7, [r1, #24]
 800688e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006890:	2f78      	cmp	r7, #120	; 0x78
 8006892:	4691      	mov	r9, r2
 8006894:	4680      	mov	r8, r0
 8006896:	460c      	mov	r4, r1
 8006898:	469a      	mov	sl, r3
 800689a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800689e:	d807      	bhi.n	80068b0 <_printf_i+0x28>
 80068a0:	2f62      	cmp	r7, #98	; 0x62
 80068a2:	d80a      	bhi.n	80068ba <_printf_i+0x32>
 80068a4:	2f00      	cmp	r7, #0
 80068a6:	f000 80d8 	beq.w	8006a5a <_printf_i+0x1d2>
 80068aa:	2f58      	cmp	r7, #88	; 0x58
 80068ac:	f000 80a3 	beq.w	80069f6 <_printf_i+0x16e>
 80068b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80068b4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80068b8:	e03a      	b.n	8006930 <_printf_i+0xa8>
 80068ba:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80068be:	2b15      	cmp	r3, #21
 80068c0:	d8f6      	bhi.n	80068b0 <_printf_i+0x28>
 80068c2:	a101      	add	r1, pc, #4	; (adr r1, 80068c8 <_printf_i+0x40>)
 80068c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80068c8:	08006921 	.word	0x08006921
 80068cc:	08006935 	.word	0x08006935
 80068d0:	080068b1 	.word	0x080068b1
 80068d4:	080068b1 	.word	0x080068b1
 80068d8:	080068b1 	.word	0x080068b1
 80068dc:	080068b1 	.word	0x080068b1
 80068e0:	08006935 	.word	0x08006935
 80068e4:	080068b1 	.word	0x080068b1
 80068e8:	080068b1 	.word	0x080068b1
 80068ec:	080068b1 	.word	0x080068b1
 80068f0:	080068b1 	.word	0x080068b1
 80068f4:	08006a41 	.word	0x08006a41
 80068f8:	08006965 	.word	0x08006965
 80068fc:	08006a23 	.word	0x08006a23
 8006900:	080068b1 	.word	0x080068b1
 8006904:	080068b1 	.word	0x080068b1
 8006908:	08006a63 	.word	0x08006a63
 800690c:	080068b1 	.word	0x080068b1
 8006910:	08006965 	.word	0x08006965
 8006914:	080068b1 	.word	0x080068b1
 8006918:	080068b1 	.word	0x080068b1
 800691c:	08006a2b 	.word	0x08006a2b
 8006920:	682b      	ldr	r3, [r5, #0]
 8006922:	1d1a      	adds	r2, r3, #4
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	602a      	str	r2, [r5, #0]
 8006928:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800692c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006930:	2301      	movs	r3, #1
 8006932:	e0a3      	b.n	8006a7c <_printf_i+0x1f4>
 8006934:	6820      	ldr	r0, [r4, #0]
 8006936:	6829      	ldr	r1, [r5, #0]
 8006938:	0606      	lsls	r6, r0, #24
 800693a:	f101 0304 	add.w	r3, r1, #4
 800693e:	d50a      	bpl.n	8006956 <_printf_i+0xce>
 8006940:	680e      	ldr	r6, [r1, #0]
 8006942:	602b      	str	r3, [r5, #0]
 8006944:	2e00      	cmp	r6, #0
 8006946:	da03      	bge.n	8006950 <_printf_i+0xc8>
 8006948:	232d      	movs	r3, #45	; 0x2d
 800694a:	4276      	negs	r6, r6
 800694c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006950:	485e      	ldr	r0, [pc, #376]	; (8006acc <_printf_i+0x244>)
 8006952:	230a      	movs	r3, #10
 8006954:	e019      	b.n	800698a <_printf_i+0x102>
 8006956:	680e      	ldr	r6, [r1, #0]
 8006958:	602b      	str	r3, [r5, #0]
 800695a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800695e:	bf18      	it	ne
 8006960:	b236      	sxthne	r6, r6
 8006962:	e7ef      	b.n	8006944 <_printf_i+0xbc>
 8006964:	682b      	ldr	r3, [r5, #0]
 8006966:	6820      	ldr	r0, [r4, #0]
 8006968:	1d19      	adds	r1, r3, #4
 800696a:	6029      	str	r1, [r5, #0]
 800696c:	0601      	lsls	r1, r0, #24
 800696e:	d501      	bpl.n	8006974 <_printf_i+0xec>
 8006970:	681e      	ldr	r6, [r3, #0]
 8006972:	e002      	b.n	800697a <_printf_i+0xf2>
 8006974:	0646      	lsls	r6, r0, #25
 8006976:	d5fb      	bpl.n	8006970 <_printf_i+0xe8>
 8006978:	881e      	ldrh	r6, [r3, #0]
 800697a:	4854      	ldr	r0, [pc, #336]	; (8006acc <_printf_i+0x244>)
 800697c:	2f6f      	cmp	r7, #111	; 0x6f
 800697e:	bf0c      	ite	eq
 8006980:	2308      	moveq	r3, #8
 8006982:	230a      	movne	r3, #10
 8006984:	2100      	movs	r1, #0
 8006986:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800698a:	6865      	ldr	r5, [r4, #4]
 800698c:	60a5      	str	r5, [r4, #8]
 800698e:	2d00      	cmp	r5, #0
 8006990:	bfa2      	ittt	ge
 8006992:	6821      	ldrge	r1, [r4, #0]
 8006994:	f021 0104 	bicge.w	r1, r1, #4
 8006998:	6021      	strge	r1, [r4, #0]
 800699a:	b90e      	cbnz	r6, 80069a0 <_printf_i+0x118>
 800699c:	2d00      	cmp	r5, #0
 800699e:	d04d      	beq.n	8006a3c <_printf_i+0x1b4>
 80069a0:	4615      	mov	r5, r2
 80069a2:	fbb6 f1f3 	udiv	r1, r6, r3
 80069a6:	fb03 6711 	mls	r7, r3, r1, r6
 80069aa:	5dc7      	ldrb	r7, [r0, r7]
 80069ac:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80069b0:	4637      	mov	r7, r6
 80069b2:	42bb      	cmp	r3, r7
 80069b4:	460e      	mov	r6, r1
 80069b6:	d9f4      	bls.n	80069a2 <_printf_i+0x11a>
 80069b8:	2b08      	cmp	r3, #8
 80069ba:	d10b      	bne.n	80069d4 <_printf_i+0x14c>
 80069bc:	6823      	ldr	r3, [r4, #0]
 80069be:	07de      	lsls	r6, r3, #31
 80069c0:	d508      	bpl.n	80069d4 <_printf_i+0x14c>
 80069c2:	6923      	ldr	r3, [r4, #16]
 80069c4:	6861      	ldr	r1, [r4, #4]
 80069c6:	4299      	cmp	r1, r3
 80069c8:	bfde      	ittt	le
 80069ca:	2330      	movle	r3, #48	; 0x30
 80069cc:	f805 3c01 	strble.w	r3, [r5, #-1]
 80069d0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80069d4:	1b52      	subs	r2, r2, r5
 80069d6:	6122      	str	r2, [r4, #16]
 80069d8:	f8cd a000 	str.w	sl, [sp]
 80069dc:	464b      	mov	r3, r9
 80069de:	aa03      	add	r2, sp, #12
 80069e0:	4621      	mov	r1, r4
 80069e2:	4640      	mov	r0, r8
 80069e4:	f7ff fee2 	bl	80067ac <_printf_common>
 80069e8:	3001      	adds	r0, #1
 80069ea:	d14c      	bne.n	8006a86 <_printf_i+0x1fe>
 80069ec:	f04f 30ff 	mov.w	r0, #4294967295
 80069f0:	b004      	add	sp, #16
 80069f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069f6:	4835      	ldr	r0, [pc, #212]	; (8006acc <_printf_i+0x244>)
 80069f8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80069fc:	6829      	ldr	r1, [r5, #0]
 80069fe:	6823      	ldr	r3, [r4, #0]
 8006a00:	f851 6b04 	ldr.w	r6, [r1], #4
 8006a04:	6029      	str	r1, [r5, #0]
 8006a06:	061d      	lsls	r5, r3, #24
 8006a08:	d514      	bpl.n	8006a34 <_printf_i+0x1ac>
 8006a0a:	07df      	lsls	r7, r3, #31
 8006a0c:	bf44      	itt	mi
 8006a0e:	f043 0320 	orrmi.w	r3, r3, #32
 8006a12:	6023      	strmi	r3, [r4, #0]
 8006a14:	b91e      	cbnz	r6, 8006a1e <_printf_i+0x196>
 8006a16:	6823      	ldr	r3, [r4, #0]
 8006a18:	f023 0320 	bic.w	r3, r3, #32
 8006a1c:	6023      	str	r3, [r4, #0]
 8006a1e:	2310      	movs	r3, #16
 8006a20:	e7b0      	b.n	8006984 <_printf_i+0xfc>
 8006a22:	6823      	ldr	r3, [r4, #0]
 8006a24:	f043 0320 	orr.w	r3, r3, #32
 8006a28:	6023      	str	r3, [r4, #0]
 8006a2a:	2378      	movs	r3, #120	; 0x78
 8006a2c:	4828      	ldr	r0, [pc, #160]	; (8006ad0 <_printf_i+0x248>)
 8006a2e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006a32:	e7e3      	b.n	80069fc <_printf_i+0x174>
 8006a34:	0659      	lsls	r1, r3, #25
 8006a36:	bf48      	it	mi
 8006a38:	b2b6      	uxthmi	r6, r6
 8006a3a:	e7e6      	b.n	8006a0a <_printf_i+0x182>
 8006a3c:	4615      	mov	r5, r2
 8006a3e:	e7bb      	b.n	80069b8 <_printf_i+0x130>
 8006a40:	682b      	ldr	r3, [r5, #0]
 8006a42:	6826      	ldr	r6, [r4, #0]
 8006a44:	6961      	ldr	r1, [r4, #20]
 8006a46:	1d18      	adds	r0, r3, #4
 8006a48:	6028      	str	r0, [r5, #0]
 8006a4a:	0635      	lsls	r5, r6, #24
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	d501      	bpl.n	8006a54 <_printf_i+0x1cc>
 8006a50:	6019      	str	r1, [r3, #0]
 8006a52:	e002      	b.n	8006a5a <_printf_i+0x1d2>
 8006a54:	0670      	lsls	r0, r6, #25
 8006a56:	d5fb      	bpl.n	8006a50 <_printf_i+0x1c8>
 8006a58:	8019      	strh	r1, [r3, #0]
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	6123      	str	r3, [r4, #16]
 8006a5e:	4615      	mov	r5, r2
 8006a60:	e7ba      	b.n	80069d8 <_printf_i+0x150>
 8006a62:	682b      	ldr	r3, [r5, #0]
 8006a64:	1d1a      	adds	r2, r3, #4
 8006a66:	602a      	str	r2, [r5, #0]
 8006a68:	681d      	ldr	r5, [r3, #0]
 8006a6a:	6862      	ldr	r2, [r4, #4]
 8006a6c:	2100      	movs	r1, #0
 8006a6e:	4628      	mov	r0, r5
 8006a70:	f7f9 fbae 	bl	80001d0 <memchr>
 8006a74:	b108      	cbz	r0, 8006a7a <_printf_i+0x1f2>
 8006a76:	1b40      	subs	r0, r0, r5
 8006a78:	6060      	str	r0, [r4, #4]
 8006a7a:	6863      	ldr	r3, [r4, #4]
 8006a7c:	6123      	str	r3, [r4, #16]
 8006a7e:	2300      	movs	r3, #0
 8006a80:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006a84:	e7a8      	b.n	80069d8 <_printf_i+0x150>
 8006a86:	6923      	ldr	r3, [r4, #16]
 8006a88:	462a      	mov	r2, r5
 8006a8a:	4649      	mov	r1, r9
 8006a8c:	4640      	mov	r0, r8
 8006a8e:	47d0      	blx	sl
 8006a90:	3001      	adds	r0, #1
 8006a92:	d0ab      	beq.n	80069ec <_printf_i+0x164>
 8006a94:	6823      	ldr	r3, [r4, #0]
 8006a96:	079b      	lsls	r3, r3, #30
 8006a98:	d413      	bmi.n	8006ac2 <_printf_i+0x23a>
 8006a9a:	68e0      	ldr	r0, [r4, #12]
 8006a9c:	9b03      	ldr	r3, [sp, #12]
 8006a9e:	4298      	cmp	r0, r3
 8006aa0:	bfb8      	it	lt
 8006aa2:	4618      	movlt	r0, r3
 8006aa4:	e7a4      	b.n	80069f0 <_printf_i+0x168>
 8006aa6:	2301      	movs	r3, #1
 8006aa8:	4632      	mov	r2, r6
 8006aaa:	4649      	mov	r1, r9
 8006aac:	4640      	mov	r0, r8
 8006aae:	47d0      	blx	sl
 8006ab0:	3001      	adds	r0, #1
 8006ab2:	d09b      	beq.n	80069ec <_printf_i+0x164>
 8006ab4:	3501      	adds	r5, #1
 8006ab6:	68e3      	ldr	r3, [r4, #12]
 8006ab8:	9903      	ldr	r1, [sp, #12]
 8006aba:	1a5b      	subs	r3, r3, r1
 8006abc:	42ab      	cmp	r3, r5
 8006abe:	dcf2      	bgt.n	8006aa6 <_printf_i+0x21e>
 8006ac0:	e7eb      	b.n	8006a9a <_printf_i+0x212>
 8006ac2:	2500      	movs	r5, #0
 8006ac4:	f104 0619 	add.w	r6, r4, #25
 8006ac8:	e7f5      	b.n	8006ab6 <_printf_i+0x22e>
 8006aca:	bf00      	nop
 8006acc:	08008463 	.word	0x08008463
 8006ad0:	08008474 	.word	0x08008474

08006ad4 <_sbrk_r>:
 8006ad4:	b538      	push	{r3, r4, r5, lr}
 8006ad6:	4d06      	ldr	r5, [pc, #24]	; (8006af0 <_sbrk_r+0x1c>)
 8006ad8:	2300      	movs	r3, #0
 8006ada:	4604      	mov	r4, r0
 8006adc:	4608      	mov	r0, r1
 8006ade:	602b      	str	r3, [r5, #0]
 8006ae0:	f7fb f95e 	bl	8001da0 <_sbrk>
 8006ae4:	1c43      	adds	r3, r0, #1
 8006ae6:	d102      	bne.n	8006aee <_sbrk_r+0x1a>
 8006ae8:	682b      	ldr	r3, [r5, #0]
 8006aea:	b103      	cbz	r3, 8006aee <_sbrk_r+0x1a>
 8006aec:	6023      	str	r3, [r4, #0]
 8006aee:	bd38      	pop	{r3, r4, r5, pc}
 8006af0:	200008dc 	.word	0x200008dc

08006af4 <__swbuf_r>:
 8006af4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006af6:	460e      	mov	r6, r1
 8006af8:	4614      	mov	r4, r2
 8006afa:	4605      	mov	r5, r0
 8006afc:	b118      	cbz	r0, 8006b06 <__swbuf_r+0x12>
 8006afe:	6983      	ldr	r3, [r0, #24]
 8006b00:	b90b      	cbnz	r3, 8006b06 <__swbuf_r+0x12>
 8006b02:	f000 f9d9 	bl	8006eb8 <__sinit>
 8006b06:	4b21      	ldr	r3, [pc, #132]	; (8006b8c <__swbuf_r+0x98>)
 8006b08:	429c      	cmp	r4, r3
 8006b0a:	d12b      	bne.n	8006b64 <__swbuf_r+0x70>
 8006b0c:	686c      	ldr	r4, [r5, #4]
 8006b0e:	69a3      	ldr	r3, [r4, #24]
 8006b10:	60a3      	str	r3, [r4, #8]
 8006b12:	89a3      	ldrh	r3, [r4, #12]
 8006b14:	071a      	lsls	r2, r3, #28
 8006b16:	d52f      	bpl.n	8006b78 <__swbuf_r+0x84>
 8006b18:	6923      	ldr	r3, [r4, #16]
 8006b1a:	b36b      	cbz	r3, 8006b78 <__swbuf_r+0x84>
 8006b1c:	6923      	ldr	r3, [r4, #16]
 8006b1e:	6820      	ldr	r0, [r4, #0]
 8006b20:	1ac0      	subs	r0, r0, r3
 8006b22:	6963      	ldr	r3, [r4, #20]
 8006b24:	b2f6      	uxtb	r6, r6
 8006b26:	4283      	cmp	r3, r0
 8006b28:	4637      	mov	r7, r6
 8006b2a:	dc04      	bgt.n	8006b36 <__swbuf_r+0x42>
 8006b2c:	4621      	mov	r1, r4
 8006b2e:	4628      	mov	r0, r5
 8006b30:	f000 f92e 	bl	8006d90 <_fflush_r>
 8006b34:	bb30      	cbnz	r0, 8006b84 <__swbuf_r+0x90>
 8006b36:	68a3      	ldr	r3, [r4, #8]
 8006b38:	3b01      	subs	r3, #1
 8006b3a:	60a3      	str	r3, [r4, #8]
 8006b3c:	6823      	ldr	r3, [r4, #0]
 8006b3e:	1c5a      	adds	r2, r3, #1
 8006b40:	6022      	str	r2, [r4, #0]
 8006b42:	701e      	strb	r6, [r3, #0]
 8006b44:	6963      	ldr	r3, [r4, #20]
 8006b46:	3001      	adds	r0, #1
 8006b48:	4283      	cmp	r3, r0
 8006b4a:	d004      	beq.n	8006b56 <__swbuf_r+0x62>
 8006b4c:	89a3      	ldrh	r3, [r4, #12]
 8006b4e:	07db      	lsls	r3, r3, #31
 8006b50:	d506      	bpl.n	8006b60 <__swbuf_r+0x6c>
 8006b52:	2e0a      	cmp	r6, #10
 8006b54:	d104      	bne.n	8006b60 <__swbuf_r+0x6c>
 8006b56:	4621      	mov	r1, r4
 8006b58:	4628      	mov	r0, r5
 8006b5a:	f000 f919 	bl	8006d90 <_fflush_r>
 8006b5e:	b988      	cbnz	r0, 8006b84 <__swbuf_r+0x90>
 8006b60:	4638      	mov	r0, r7
 8006b62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b64:	4b0a      	ldr	r3, [pc, #40]	; (8006b90 <__swbuf_r+0x9c>)
 8006b66:	429c      	cmp	r4, r3
 8006b68:	d101      	bne.n	8006b6e <__swbuf_r+0x7a>
 8006b6a:	68ac      	ldr	r4, [r5, #8]
 8006b6c:	e7cf      	b.n	8006b0e <__swbuf_r+0x1a>
 8006b6e:	4b09      	ldr	r3, [pc, #36]	; (8006b94 <__swbuf_r+0xa0>)
 8006b70:	429c      	cmp	r4, r3
 8006b72:	bf08      	it	eq
 8006b74:	68ec      	ldreq	r4, [r5, #12]
 8006b76:	e7ca      	b.n	8006b0e <__swbuf_r+0x1a>
 8006b78:	4621      	mov	r1, r4
 8006b7a:	4628      	mov	r0, r5
 8006b7c:	f000 f80c 	bl	8006b98 <__swsetup_r>
 8006b80:	2800      	cmp	r0, #0
 8006b82:	d0cb      	beq.n	8006b1c <__swbuf_r+0x28>
 8006b84:	f04f 37ff 	mov.w	r7, #4294967295
 8006b88:	e7ea      	b.n	8006b60 <__swbuf_r+0x6c>
 8006b8a:	bf00      	nop
 8006b8c:	080084a8 	.word	0x080084a8
 8006b90:	080084c8 	.word	0x080084c8
 8006b94:	08008488 	.word	0x08008488

08006b98 <__swsetup_r>:
 8006b98:	4b32      	ldr	r3, [pc, #200]	; (8006c64 <__swsetup_r+0xcc>)
 8006b9a:	b570      	push	{r4, r5, r6, lr}
 8006b9c:	681d      	ldr	r5, [r3, #0]
 8006b9e:	4606      	mov	r6, r0
 8006ba0:	460c      	mov	r4, r1
 8006ba2:	b125      	cbz	r5, 8006bae <__swsetup_r+0x16>
 8006ba4:	69ab      	ldr	r3, [r5, #24]
 8006ba6:	b913      	cbnz	r3, 8006bae <__swsetup_r+0x16>
 8006ba8:	4628      	mov	r0, r5
 8006baa:	f000 f985 	bl	8006eb8 <__sinit>
 8006bae:	4b2e      	ldr	r3, [pc, #184]	; (8006c68 <__swsetup_r+0xd0>)
 8006bb0:	429c      	cmp	r4, r3
 8006bb2:	d10f      	bne.n	8006bd4 <__swsetup_r+0x3c>
 8006bb4:	686c      	ldr	r4, [r5, #4]
 8006bb6:	89a3      	ldrh	r3, [r4, #12]
 8006bb8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006bbc:	0719      	lsls	r1, r3, #28
 8006bbe:	d42c      	bmi.n	8006c1a <__swsetup_r+0x82>
 8006bc0:	06dd      	lsls	r5, r3, #27
 8006bc2:	d411      	bmi.n	8006be8 <__swsetup_r+0x50>
 8006bc4:	2309      	movs	r3, #9
 8006bc6:	6033      	str	r3, [r6, #0]
 8006bc8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006bcc:	81a3      	strh	r3, [r4, #12]
 8006bce:	f04f 30ff 	mov.w	r0, #4294967295
 8006bd2:	e03e      	b.n	8006c52 <__swsetup_r+0xba>
 8006bd4:	4b25      	ldr	r3, [pc, #148]	; (8006c6c <__swsetup_r+0xd4>)
 8006bd6:	429c      	cmp	r4, r3
 8006bd8:	d101      	bne.n	8006bde <__swsetup_r+0x46>
 8006bda:	68ac      	ldr	r4, [r5, #8]
 8006bdc:	e7eb      	b.n	8006bb6 <__swsetup_r+0x1e>
 8006bde:	4b24      	ldr	r3, [pc, #144]	; (8006c70 <__swsetup_r+0xd8>)
 8006be0:	429c      	cmp	r4, r3
 8006be2:	bf08      	it	eq
 8006be4:	68ec      	ldreq	r4, [r5, #12]
 8006be6:	e7e6      	b.n	8006bb6 <__swsetup_r+0x1e>
 8006be8:	0758      	lsls	r0, r3, #29
 8006bea:	d512      	bpl.n	8006c12 <__swsetup_r+0x7a>
 8006bec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006bee:	b141      	cbz	r1, 8006c02 <__swsetup_r+0x6a>
 8006bf0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006bf4:	4299      	cmp	r1, r3
 8006bf6:	d002      	beq.n	8006bfe <__swsetup_r+0x66>
 8006bf8:	4630      	mov	r0, r6
 8006bfa:	f7ff fb9d 	bl	8006338 <_free_r>
 8006bfe:	2300      	movs	r3, #0
 8006c00:	6363      	str	r3, [r4, #52]	; 0x34
 8006c02:	89a3      	ldrh	r3, [r4, #12]
 8006c04:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006c08:	81a3      	strh	r3, [r4, #12]
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	6063      	str	r3, [r4, #4]
 8006c0e:	6923      	ldr	r3, [r4, #16]
 8006c10:	6023      	str	r3, [r4, #0]
 8006c12:	89a3      	ldrh	r3, [r4, #12]
 8006c14:	f043 0308 	orr.w	r3, r3, #8
 8006c18:	81a3      	strh	r3, [r4, #12]
 8006c1a:	6923      	ldr	r3, [r4, #16]
 8006c1c:	b94b      	cbnz	r3, 8006c32 <__swsetup_r+0x9a>
 8006c1e:	89a3      	ldrh	r3, [r4, #12]
 8006c20:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006c24:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006c28:	d003      	beq.n	8006c32 <__swsetup_r+0x9a>
 8006c2a:	4621      	mov	r1, r4
 8006c2c:	4630      	mov	r0, r6
 8006c2e:	f000 fa09 	bl	8007044 <__smakebuf_r>
 8006c32:	89a0      	ldrh	r0, [r4, #12]
 8006c34:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006c38:	f010 0301 	ands.w	r3, r0, #1
 8006c3c:	d00a      	beq.n	8006c54 <__swsetup_r+0xbc>
 8006c3e:	2300      	movs	r3, #0
 8006c40:	60a3      	str	r3, [r4, #8]
 8006c42:	6963      	ldr	r3, [r4, #20]
 8006c44:	425b      	negs	r3, r3
 8006c46:	61a3      	str	r3, [r4, #24]
 8006c48:	6923      	ldr	r3, [r4, #16]
 8006c4a:	b943      	cbnz	r3, 8006c5e <__swsetup_r+0xc6>
 8006c4c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006c50:	d1ba      	bne.n	8006bc8 <__swsetup_r+0x30>
 8006c52:	bd70      	pop	{r4, r5, r6, pc}
 8006c54:	0781      	lsls	r1, r0, #30
 8006c56:	bf58      	it	pl
 8006c58:	6963      	ldrpl	r3, [r4, #20]
 8006c5a:	60a3      	str	r3, [r4, #8]
 8006c5c:	e7f4      	b.n	8006c48 <__swsetup_r+0xb0>
 8006c5e:	2000      	movs	r0, #0
 8006c60:	e7f7      	b.n	8006c52 <__swsetup_r+0xba>
 8006c62:	bf00      	nop
 8006c64:	20000014 	.word	0x20000014
 8006c68:	080084a8 	.word	0x080084a8
 8006c6c:	080084c8 	.word	0x080084c8
 8006c70:	08008488 	.word	0x08008488

08006c74 <abort>:
 8006c74:	b508      	push	{r3, lr}
 8006c76:	2006      	movs	r0, #6
 8006c78:	f000 fa58 	bl	800712c <raise>
 8006c7c:	2001      	movs	r0, #1
 8006c7e:	f7fb f817 	bl	8001cb0 <_exit>
	...

08006c84 <__sflush_r>:
 8006c84:	898a      	ldrh	r2, [r1, #12]
 8006c86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c8a:	4605      	mov	r5, r0
 8006c8c:	0710      	lsls	r0, r2, #28
 8006c8e:	460c      	mov	r4, r1
 8006c90:	d458      	bmi.n	8006d44 <__sflush_r+0xc0>
 8006c92:	684b      	ldr	r3, [r1, #4]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	dc05      	bgt.n	8006ca4 <__sflush_r+0x20>
 8006c98:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	dc02      	bgt.n	8006ca4 <__sflush_r+0x20>
 8006c9e:	2000      	movs	r0, #0
 8006ca0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ca4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006ca6:	2e00      	cmp	r6, #0
 8006ca8:	d0f9      	beq.n	8006c9e <__sflush_r+0x1a>
 8006caa:	2300      	movs	r3, #0
 8006cac:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006cb0:	682f      	ldr	r7, [r5, #0]
 8006cb2:	602b      	str	r3, [r5, #0]
 8006cb4:	d032      	beq.n	8006d1c <__sflush_r+0x98>
 8006cb6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006cb8:	89a3      	ldrh	r3, [r4, #12]
 8006cba:	075a      	lsls	r2, r3, #29
 8006cbc:	d505      	bpl.n	8006cca <__sflush_r+0x46>
 8006cbe:	6863      	ldr	r3, [r4, #4]
 8006cc0:	1ac0      	subs	r0, r0, r3
 8006cc2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006cc4:	b10b      	cbz	r3, 8006cca <__sflush_r+0x46>
 8006cc6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006cc8:	1ac0      	subs	r0, r0, r3
 8006cca:	2300      	movs	r3, #0
 8006ccc:	4602      	mov	r2, r0
 8006cce:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006cd0:	6a21      	ldr	r1, [r4, #32]
 8006cd2:	4628      	mov	r0, r5
 8006cd4:	47b0      	blx	r6
 8006cd6:	1c43      	adds	r3, r0, #1
 8006cd8:	89a3      	ldrh	r3, [r4, #12]
 8006cda:	d106      	bne.n	8006cea <__sflush_r+0x66>
 8006cdc:	6829      	ldr	r1, [r5, #0]
 8006cde:	291d      	cmp	r1, #29
 8006ce0:	d82c      	bhi.n	8006d3c <__sflush_r+0xb8>
 8006ce2:	4a2a      	ldr	r2, [pc, #168]	; (8006d8c <__sflush_r+0x108>)
 8006ce4:	40ca      	lsrs	r2, r1
 8006ce6:	07d6      	lsls	r6, r2, #31
 8006ce8:	d528      	bpl.n	8006d3c <__sflush_r+0xb8>
 8006cea:	2200      	movs	r2, #0
 8006cec:	6062      	str	r2, [r4, #4]
 8006cee:	04d9      	lsls	r1, r3, #19
 8006cf0:	6922      	ldr	r2, [r4, #16]
 8006cf2:	6022      	str	r2, [r4, #0]
 8006cf4:	d504      	bpl.n	8006d00 <__sflush_r+0x7c>
 8006cf6:	1c42      	adds	r2, r0, #1
 8006cf8:	d101      	bne.n	8006cfe <__sflush_r+0x7a>
 8006cfa:	682b      	ldr	r3, [r5, #0]
 8006cfc:	b903      	cbnz	r3, 8006d00 <__sflush_r+0x7c>
 8006cfe:	6560      	str	r0, [r4, #84]	; 0x54
 8006d00:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006d02:	602f      	str	r7, [r5, #0]
 8006d04:	2900      	cmp	r1, #0
 8006d06:	d0ca      	beq.n	8006c9e <__sflush_r+0x1a>
 8006d08:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006d0c:	4299      	cmp	r1, r3
 8006d0e:	d002      	beq.n	8006d16 <__sflush_r+0x92>
 8006d10:	4628      	mov	r0, r5
 8006d12:	f7ff fb11 	bl	8006338 <_free_r>
 8006d16:	2000      	movs	r0, #0
 8006d18:	6360      	str	r0, [r4, #52]	; 0x34
 8006d1a:	e7c1      	b.n	8006ca0 <__sflush_r+0x1c>
 8006d1c:	6a21      	ldr	r1, [r4, #32]
 8006d1e:	2301      	movs	r3, #1
 8006d20:	4628      	mov	r0, r5
 8006d22:	47b0      	blx	r6
 8006d24:	1c41      	adds	r1, r0, #1
 8006d26:	d1c7      	bne.n	8006cb8 <__sflush_r+0x34>
 8006d28:	682b      	ldr	r3, [r5, #0]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d0c4      	beq.n	8006cb8 <__sflush_r+0x34>
 8006d2e:	2b1d      	cmp	r3, #29
 8006d30:	d001      	beq.n	8006d36 <__sflush_r+0xb2>
 8006d32:	2b16      	cmp	r3, #22
 8006d34:	d101      	bne.n	8006d3a <__sflush_r+0xb6>
 8006d36:	602f      	str	r7, [r5, #0]
 8006d38:	e7b1      	b.n	8006c9e <__sflush_r+0x1a>
 8006d3a:	89a3      	ldrh	r3, [r4, #12]
 8006d3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d40:	81a3      	strh	r3, [r4, #12]
 8006d42:	e7ad      	b.n	8006ca0 <__sflush_r+0x1c>
 8006d44:	690f      	ldr	r7, [r1, #16]
 8006d46:	2f00      	cmp	r7, #0
 8006d48:	d0a9      	beq.n	8006c9e <__sflush_r+0x1a>
 8006d4a:	0793      	lsls	r3, r2, #30
 8006d4c:	680e      	ldr	r6, [r1, #0]
 8006d4e:	bf08      	it	eq
 8006d50:	694b      	ldreq	r3, [r1, #20]
 8006d52:	600f      	str	r7, [r1, #0]
 8006d54:	bf18      	it	ne
 8006d56:	2300      	movne	r3, #0
 8006d58:	eba6 0807 	sub.w	r8, r6, r7
 8006d5c:	608b      	str	r3, [r1, #8]
 8006d5e:	f1b8 0f00 	cmp.w	r8, #0
 8006d62:	dd9c      	ble.n	8006c9e <__sflush_r+0x1a>
 8006d64:	6a21      	ldr	r1, [r4, #32]
 8006d66:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006d68:	4643      	mov	r3, r8
 8006d6a:	463a      	mov	r2, r7
 8006d6c:	4628      	mov	r0, r5
 8006d6e:	47b0      	blx	r6
 8006d70:	2800      	cmp	r0, #0
 8006d72:	dc06      	bgt.n	8006d82 <__sflush_r+0xfe>
 8006d74:	89a3      	ldrh	r3, [r4, #12]
 8006d76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d7a:	81a3      	strh	r3, [r4, #12]
 8006d7c:	f04f 30ff 	mov.w	r0, #4294967295
 8006d80:	e78e      	b.n	8006ca0 <__sflush_r+0x1c>
 8006d82:	4407      	add	r7, r0
 8006d84:	eba8 0800 	sub.w	r8, r8, r0
 8006d88:	e7e9      	b.n	8006d5e <__sflush_r+0xda>
 8006d8a:	bf00      	nop
 8006d8c:	20400001 	.word	0x20400001

08006d90 <_fflush_r>:
 8006d90:	b538      	push	{r3, r4, r5, lr}
 8006d92:	690b      	ldr	r3, [r1, #16]
 8006d94:	4605      	mov	r5, r0
 8006d96:	460c      	mov	r4, r1
 8006d98:	b913      	cbnz	r3, 8006da0 <_fflush_r+0x10>
 8006d9a:	2500      	movs	r5, #0
 8006d9c:	4628      	mov	r0, r5
 8006d9e:	bd38      	pop	{r3, r4, r5, pc}
 8006da0:	b118      	cbz	r0, 8006daa <_fflush_r+0x1a>
 8006da2:	6983      	ldr	r3, [r0, #24]
 8006da4:	b90b      	cbnz	r3, 8006daa <_fflush_r+0x1a>
 8006da6:	f000 f887 	bl	8006eb8 <__sinit>
 8006daa:	4b14      	ldr	r3, [pc, #80]	; (8006dfc <_fflush_r+0x6c>)
 8006dac:	429c      	cmp	r4, r3
 8006dae:	d11b      	bne.n	8006de8 <_fflush_r+0x58>
 8006db0:	686c      	ldr	r4, [r5, #4]
 8006db2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d0ef      	beq.n	8006d9a <_fflush_r+0xa>
 8006dba:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006dbc:	07d0      	lsls	r0, r2, #31
 8006dbe:	d404      	bmi.n	8006dca <_fflush_r+0x3a>
 8006dc0:	0599      	lsls	r1, r3, #22
 8006dc2:	d402      	bmi.n	8006dca <_fflush_r+0x3a>
 8006dc4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006dc6:	f000 f915 	bl	8006ff4 <__retarget_lock_acquire_recursive>
 8006dca:	4628      	mov	r0, r5
 8006dcc:	4621      	mov	r1, r4
 8006dce:	f7ff ff59 	bl	8006c84 <__sflush_r>
 8006dd2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006dd4:	07da      	lsls	r2, r3, #31
 8006dd6:	4605      	mov	r5, r0
 8006dd8:	d4e0      	bmi.n	8006d9c <_fflush_r+0xc>
 8006dda:	89a3      	ldrh	r3, [r4, #12]
 8006ddc:	059b      	lsls	r3, r3, #22
 8006dde:	d4dd      	bmi.n	8006d9c <_fflush_r+0xc>
 8006de0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006de2:	f000 f908 	bl	8006ff6 <__retarget_lock_release_recursive>
 8006de6:	e7d9      	b.n	8006d9c <_fflush_r+0xc>
 8006de8:	4b05      	ldr	r3, [pc, #20]	; (8006e00 <_fflush_r+0x70>)
 8006dea:	429c      	cmp	r4, r3
 8006dec:	d101      	bne.n	8006df2 <_fflush_r+0x62>
 8006dee:	68ac      	ldr	r4, [r5, #8]
 8006df0:	e7df      	b.n	8006db2 <_fflush_r+0x22>
 8006df2:	4b04      	ldr	r3, [pc, #16]	; (8006e04 <_fflush_r+0x74>)
 8006df4:	429c      	cmp	r4, r3
 8006df6:	bf08      	it	eq
 8006df8:	68ec      	ldreq	r4, [r5, #12]
 8006dfa:	e7da      	b.n	8006db2 <_fflush_r+0x22>
 8006dfc:	080084a8 	.word	0x080084a8
 8006e00:	080084c8 	.word	0x080084c8
 8006e04:	08008488 	.word	0x08008488

08006e08 <std>:
 8006e08:	2300      	movs	r3, #0
 8006e0a:	b510      	push	{r4, lr}
 8006e0c:	4604      	mov	r4, r0
 8006e0e:	e9c0 3300 	strd	r3, r3, [r0]
 8006e12:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006e16:	6083      	str	r3, [r0, #8]
 8006e18:	8181      	strh	r1, [r0, #12]
 8006e1a:	6643      	str	r3, [r0, #100]	; 0x64
 8006e1c:	81c2      	strh	r2, [r0, #14]
 8006e1e:	6183      	str	r3, [r0, #24]
 8006e20:	4619      	mov	r1, r3
 8006e22:	2208      	movs	r2, #8
 8006e24:	305c      	adds	r0, #92	; 0x5c
 8006e26:	f7ff f9af 	bl	8006188 <memset>
 8006e2a:	4b05      	ldr	r3, [pc, #20]	; (8006e40 <std+0x38>)
 8006e2c:	6263      	str	r3, [r4, #36]	; 0x24
 8006e2e:	4b05      	ldr	r3, [pc, #20]	; (8006e44 <std+0x3c>)
 8006e30:	62a3      	str	r3, [r4, #40]	; 0x28
 8006e32:	4b05      	ldr	r3, [pc, #20]	; (8006e48 <std+0x40>)
 8006e34:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006e36:	4b05      	ldr	r3, [pc, #20]	; (8006e4c <std+0x44>)
 8006e38:	6224      	str	r4, [r4, #32]
 8006e3a:	6323      	str	r3, [r4, #48]	; 0x30
 8006e3c:	bd10      	pop	{r4, pc}
 8006e3e:	bf00      	nop
 8006e40:	08007165 	.word	0x08007165
 8006e44:	08007187 	.word	0x08007187
 8006e48:	080071bf 	.word	0x080071bf
 8006e4c:	080071e3 	.word	0x080071e3

08006e50 <_cleanup_r>:
 8006e50:	4901      	ldr	r1, [pc, #4]	; (8006e58 <_cleanup_r+0x8>)
 8006e52:	f000 b8af 	b.w	8006fb4 <_fwalk_reent>
 8006e56:	bf00      	nop
 8006e58:	08006d91 	.word	0x08006d91

08006e5c <__sfmoreglue>:
 8006e5c:	b570      	push	{r4, r5, r6, lr}
 8006e5e:	2268      	movs	r2, #104	; 0x68
 8006e60:	1e4d      	subs	r5, r1, #1
 8006e62:	4355      	muls	r5, r2
 8006e64:	460e      	mov	r6, r1
 8006e66:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006e6a:	f7ff fad1 	bl	8006410 <_malloc_r>
 8006e6e:	4604      	mov	r4, r0
 8006e70:	b140      	cbz	r0, 8006e84 <__sfmoreglue+0x28>
 8006e72:	2100      	movs	r1, #0
 8006e74:	e9c0 1600 	strd	r1, r6, [r0]
 8006e78:	300c      	adds	r0, #12
 8006e7a:	60a0      	str	r0, [r4, #8]
 8006e7c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006e80:	f7ff f982 	bl	8006188 <memset>
 8006e84:	4620      	mov	r0, r4
 8006e86:	bd70      	pop	{r4, r5, r6, pc}

08006e88 <__sfp_lock_acquire>:
 8006e88:	4801      	ldr	r0, [pc, #4]	; (8006e90 <__sfp_lock_acquire+0x8>)
 8006e8a:	f000 b8b3 	b.w	8006ff4 <__retarget_lock_acquire_recursive>
 8006e8e:	bf00      	nop
 8006e90:	200008e1 	.word	0x200008e1

08006e94 <__sfp_lock_release>:
 8006e94:	4801      	ldr	r0, [pc, #4]	; (8006e9c <__sfp_lock_release+0x8>)
 8006e96:	f000 b8ae 	b.w	8006ff6 <__retarget_lock_release_recursive>
 8006e9a:	bf00      	nop
 8006e9c:	200008e1 	.word	0x200008e1

08006ea0 <__sinit_lock_acquire>:
 8006ea0:	4801      	ldr	r0, [pc, #4]	; (8006ea8 <__sinit_lock_acquire+0x8>)
 8006ea2:	f000 b8a7 	b.w	8006ff4 <__retarget_lock_acquire_recursive>
 8006ea6:	bf00      	nop
 8006ea8:	200008e2 	.word	0x200008e2

08006eac <__sinit_lock_release>:
 8006eac:	4801      	ldr	r0, [pc, #4]	; (8006eb4 <__sinit_lock_release+0x8>)
 8006eae:	f000 b8a2 	b.w	8006ff6 <__retarget_lock_release_recursive>
 8006eb2:	bf00      	nop
 8006eb4:	200008e2 	.word	0x200008e2

08006eb8 <__sinit>:
 8006eb8:	b510      	push	{r4, lr}
 8006eba:	4604      	mov	r4, r0
 8006ebc:	f7ff fff0 	bl	8006ea0 <__sinit_lock_acquire>
 8006ec0:	69a3      	ldr	r3, [r4, #24]
 8006ec2:	b11b      	cbz	r3, 8006ecc <__sinit+0x14>
 8006ec4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ec8:	f7ff bff0 	b.w	8006eac <__sinit_lock_release>
 8006ecc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006ed0:	6523      	str	r3, [r4, #80]	; 0x50
 8006ed2:	4b13      	ldr	r3, [pc, #76]	; (8006f20 <__sinit+0x68>)
 8006ed4:	4a13      	ldr	r2, [pc, #76]	; (8006f24 <__sinit+0x6c>)
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	62a2      	str	r2, [r4, #40]	; 0x28
 8006eda:	42a3      	cmp	r3, r4
 8006edc:	bf04      	itt	eq
 8006ede:	2301      	moveq	r3, #1
 8006ee0:	61a3      	streq	r3, [r4, #24]
 8006ee2:	4620      	mov	r0, r4
 8006ee4:	f000 f820 	bl	8006f28 <__sfp>
 8006ee8:	6060      	str	r0, [r4, #4]
 8006eea:	4620      	mov	r0, r4
 8006eec:	f000 f81c 	bl	8006f28 <__sfp>
 8006ef0:	60a0      	str	r0, [r4, #8]
 8006ef2:	4620      	mov	r0, r4
 8006ef4:	f000 f818 	bl	8006f28 <__sfp>
 8006ef8:	2200      	movs	r2, #0
 8006efa:	60e0      	str	r0, [r4, #12]
 8006efc:	2104      	movs	r1, #4
 8006efe:	6860      	ldr	r0, [r4, #4]
 8006f00:	f7ff ff82 	bl	8006e08 <std>
 8006f04:	68a0      	ldr	r0, [r4, #8]
 8006f06:	2201      	movs	r2, #1
 8006f08:	2109      	movs	r1, #9
 8006f0a:	f7ff ff7d 	bl	8006e08 <std>
 8006f0e:	68e0      	ldr	r0, [r4, #12]
 8006f10:	2202      	movs	r2, #2
 8006f12:	2112      	movs	r1, #18
 8006f14:	f7ff ff78 	bl	8006e08 <std>
 8006f18:	2301      	movs	r3, #1
 8006f1a:	61a3      	str	r3, [r4, #24]
 8006f1c:	e7d2      	b.n	8006ec4 <__sinit+0xc>
 8006f1e:	bf00      	nop
 8006f20:	080083a0 	.word	0x080083a0
 8006f24:	08006e51 	.word	0x08006e51

08006f28 <__sfp>:
 8006f28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f2a:	4607      	mov	r7, r0
 8006f2c:	f7ff ffac 	bl	8006e88 <__sfp_lock_acquire>
 8006f30:	4b1e      	ldr	r3, [pc, #120]	; (8006fac <__sfp+0x84>)
 8006f32:	681e      	ldr	r6, [r3, #0]
 8006f34:	69b3      	ldr	r3, [r6, #24]
 8006f36:	b913      	cbnz	r3, 8006f3e <__sfp+0x16>
 8006f38:	4630      	mov	r0, r6
 8006f3a:	f7ff ffbd 	bl	8006eb8 <__sinit>
 8006f3e:	3648      	adds	r6, #72	; 0x48
 8006f40:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006f44:	3b01      	subs	r3, #1
 8006f46:	d503      	bpl.n	8006f50 <__sfp+0x28>
 8006f48:	6833      	ldr	r3, [r6, #0]
 8006f4a:	b30b      	cbz	r3, 8006f90 <__sfp+0x68>
 8006f4c:	6836      	ldr	r6, [r6, #0]
 8006f4e:	e7f7      	b.n	8006f40 <__sfp+0x18>
 8006f50:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006f54:	b9d5      	cbnz	r5, 8006f8c <__sfp+0x64>
 8006f56:	4b16      	ldr	r3, [pc, #88]	; (8006fb0 <__sfp+0x88>)
 8006f58:	60e3      	str	r3, [r4, #12]
 8006f5a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006f5e:	6665      	str	r5, [r4, #100]	; 0x64
 8006f60:	f000 f847 	bl	8006ff2 <__retarget_lock_init_recursive>
 8006f64:	f7ff ff96 	bl	8006e94 <__sfp_lock_release>
 8006f68:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006f6c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006f70:	6025      	str	r5, [r4, #0]
 8006f72:	61a5      	str	r5, [r4, #24]
 8006f74:	2208      	movs	r2, #8
 8006f76:	4629      	mov	r1, r5
 8006f78:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006f7c:	f7ff f904 	bl	8006188 <memset>
 8006f80:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006f84:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006f88:	4620      	mov	r0, r4
 8006f8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f8c:	3468      	adds	r4, #104	; 0x68
 8006f8e:	e7d9      	b.n	8006f44 <__sfp+0x1c>
 8006f90:	2104      	movs	r1, #4
 8006f92:	4638      	mov	r0, r7
 8006f94:	f7ff ff62 	bl	8006e5c <__sfmoreglue>
 8006f98:	4604      	mov	r4, r0
 8006f9a:	6030      	str	r0, [r6, #0]
 8006f9c:	2800      	cmp	r0, #0
 8006f9e:	d1d5      	bne.n	8006f4c <__sfp+0x24>
 8006fa0:	f7ff ff78 	bl	8006e94 <__sfp_lock_release>
 8006fa4:	230c      	movs	r3, #12
 8006fa6:	603b      	str	r3, [r7, #0]
 8006fa8:	e7ee      	b.n	8006f88 <__sfp+0x60>
 8006faa:	bf00      	nop
 8006fac:	080083a0 	.word	0x080083a0
 8006fb0:	ffff0001 	.word	0xffff0001

08006fb4 <_fwalk_reent>:
 8006fb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006fb8:	4606      	mov	r6, r0
 8006fba:	4688      	mov	r8, r1
 8006fbc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006fc0:	2700      	movs	r7, #0
 8006fc2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006fc6:	f1b9 0901 	subs.w	r9, r9, #1
 8006fca:	d505      	bpl.n	8006fd8 <_fwalk_reent+0x24>
 8006fcc:	6824      	ldr	r4, [r4, #0]
 8006fce:	2c00      	cmp	r4, #0
 8006fd0:	d1f7      	bne.n	8006fc2 <_fwalk_reent+0xe>
 8006fd2:	4638      	mov	r0, r7
 8006fd4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006fd8:	89ab      	ldrh	r3, [r5, #12]
 8006fda:	2b01      	cmp	r3, #1
 8006fdc:	d907      	bls.n	8006fee <_fwalk_reent+0x3a>
 8006fde:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006fe2:	3301      	adds	r3, #1
 8006fe4:	d003      	beq.n	8006fee <_fwalk_reent+0x3a>
 8006fe6:	4629      	mov	r1, r5
 8006fe8:	4630      	mov	r0, r6
 8006fea:	47c0      	blx	r8
 8006fec:	4307      	orrs	r7, r0
 8006fee:	3568      	adds	r5, #104	; 0x68
 8006ff0:	e7e9      	b.n	8006fc6 <_fwalk_reent+0x12>

08006ff2 <__retarget_lock_init_recursive>:
 8006ff2:	4770      	bx	lr

08006ff4 <__retarget_lock_acquire_recursive>:
 8006ff4:	4770      	bx	lr

08006ff6 <__retarget_lock_release_recursive>:
 8006ff6:	4770      	bx	lr

08006ff8 <__swhatbuf_r>:
 8006ff8:	b570      	push	{r4, r5, r6, lr}
 8006ffa:	460e      	mov	r6, r1
 8006ffc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007000:	2900      	cmp	r1, #0
 8007002:	b096      	sub	sp, #88	; 0x58
 8007004:	4614      	mov	r4, r2
 8007006:	461d      	mov	r5, r3
 8007008:	da08      	bge.n	800701c <__swhatbuf_r+0x24>
 800700a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800700e:	2200      	movs	r2, #0
 8007010:	602a      	str	r2, [r5, #0]
 8007012:	061a      	lsls	r2, r3, #24
 8007014:	d410      	bmi.n	8007038 <__swhatbuf_r+0x40>
 8007016:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800701a:	e00e      	b.n	800703a <__swhatbuf_r+0x42>
 800701c:	466a      	mov	r2, sp
 800701e:	f000 f907 	bl	8007230 <_fstat_r>
 8007022:	2800      	cmp	r0, #0
 8007024:	dbf1      	blt.n	800700a <__swhatbuf_r+0x12>
 8007026:	9a01      	ldr	r2, [sp, #4]
 8007028:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800702c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007030:	425a      	negs	r2, r3
 8007032:	415a      	adcs	r2, r3
 8007034:	602a      	str	r2, [r5, #0]
 8007036:	e7ee      	b.n	8007016 <__swhatbuf_r+0x1e>
 8007038:	2340      	movs	r3, #64	; 0x40
 800703a:	2000      	movs	r0, #0
 800703c:	6023      	str	r3, [r4, #0]
 800703e:	b016      	add	sp, #88	; 0x58
 8007040:	bd70      	pop	{r4, r5, r6, pc}
	...

08007044 <__smakebuf_r>:
 8007044:	898b      	ldrh	r3, [r1, #12]
 8007046:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007048:	079d      	lsls	r5, r3, #30
 800704a:	4606      	mov	r6, r0
 800704c:	460c      	mov	r4, r1
 800704e:	d507      	bpl.n	8007060 <__smakebuf_r+0x1c>
 8007050:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007054:	6023      	str	r3, [r4, #0]
 8007056:	6123      	str	r3, [r4, #16]
 8007058:	2301      	movs	r3, #1
 800705a:	6163      	str	r3, [r4, #20]
 800705c:	b002      	add	sp, #8
 800705e:	bd70      	pop	{r4, r5, r6, pc}
 8007060:	ab01      	add	r3, sp, #4
 8007062:	466a      	mov	r2, sp
 8007064:	f7ff ffc8 	bl	8006ff8 <__swhatbuf_r>
 8007068:	9900      	ldr	r1, [sp, #0]
 800706a:	4605      	mov	r5, r0
 800706c:	4630      	mov	r0, r6
 800706e:	f7ff f9cf 	bl	8006410 <_malloc_r>
 8007072:	b948      	cbnz	r0, 8007088 <__smakebuf_r+0x44>
 8007074:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007078:	059a      	lsls	r2, r3, #22
 800707a:	d4ef      	bmi.n	800705c <__smakebuf_r+0x18>
 800707c:	f023 0303 	bic.w	r3, r3, #3
 8007080:	f043 0302 	orr.w	r3, r3, #2
 8007084:	81a3      	strh	r3, [r4, #12]
 8007086:	e7e3      	b.n	8007050 <__smakebuf_r+0xc>
 8007088:	4b0d      	ldr	r3, [pc, #52]	; (80070c0 <__smakebuf_r+0x7c>)
 800708a:	62b3      	str	r3, [r6, #40]	; 0x28
 800708c:	89a3      	ldrh	r3, [r4, #12]
 800708e:	6020      	str	r0, [r4, #0]
 8007090:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007094:	81a3      	strh	r3, [r4, #12]
 8007096:	9b00      	ldr	r3, [sp, #0]
 8007098:	6163      	str	r3, [r4, #20]
 800709a:	9b01      	ldr	r3, [sp, #4]
 800709c:	6120      	str	r0, [r4, #16]
 800709e:	b15b      	cbz	r3, 80070b8 <__smakebuf_r+0x74>
 80070a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80070a4:	4630      	mov	r0, r6
 80070a6:	f000 f8d5 	bl	8007254 <_isatty_r>
 80070aa:	b128      	cbz	r0, 80070b8 <__smakebuf_r+0x74>
 80070ac:	89a3      	ldrh	r3, [r4, #12]
 80070ae:	f023 0303 	bic.w	r3, r3, #3
 80070b2:	f043 0301 	orr.w	r3, r3, #1
 80070b6:	81a3      	strh	r3, [r4, #12]
 80070b8:	89a0      	ldrh	r0, [r4, #12]
 80070ba:	4305      	orrs	r5, r0
 80070bc:	81a5      	strh	r5, [r4, #12]
 80070be:	e7cd      	b.n	800705c <__smakebuf_r+0x18>
 80070c0:	08006e51 	.word	0x08006e51

080070c4 <__malloc_lock>:
 80070c4:	4801      	ldr	r0, [pc, #4]	; (80070cc <__malloc_lock+0x8>)
 80070c6:	f7ff bf95 	b.w	8006ff4 <__retarget_lock_acquire_recursive>
 80070ca:	bf00      	nop
 80070cc:	200008e0 	.word	0x200008e0

080070d0 <__malloc_unlock>:
 80070d0:	4801      	ldr	r0, [pc, #4]	; (80070d8 <__malloc_unlock+0x8>)
 80070d2:	f7ff bf90 	b.w	8006ff6 <__retarget_lock_release_recursive>
 80070d6:	bf00      	nop
 80070d8:	200008e0 	.word	0x200008e0

080070dc <_raise_r>:
 80070dc:	291f      	cmp	r1, #31
 80070de:	b538      	push	{r3, r4, r5, lr}
 80070e0:	4604      	mov	r4, r0
 80070e2:	460d      	mov	r5, r1
 80070e4:	d904      	bls.n	80070f0 <_raise_r+0x14>
 80070e6:	2316      	movs	r3, #22
 80070e8:	6003      	str	r3, [r0, #0]
 80070ea:	f04f 30ff 	mov.w	r0, #4294967295
 80070ee:	bd38      	pop	{r3, r4, r5, pc}
 80070f0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80070f2:	b112      	cbz	r2, 80070fa <_raise_r+0x1e>
 80070f4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80070f8:	b94b      	cbnz	r3, 800710e <_raise_r+0x32>
 80070fa:	4620      	mov	r0, r4
 80070fc:	f000 f830 	bl	8007160 <_getpid_r>
 8007100:	462a      	mov	r2, r5
 8007102:	4601      	mov	r1, r0
 8007104:	4620      	mov	r0, r4
 8007106:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800710a:	f000 b817 	b.w	800713c <_kill_r>
 800710e:	2b01      	cmp	r3, #1
 8007110:	d00a      	beq.n	8007128 <_raise_r+0x4c>
 8007112:	1c59      	adds	r1, r3, #1
 8007114:	d103      	bne.n	800711e <_raise_r+0x42>
 8007116:	2316      	movs	r3, #22
 8007118:	6003      	str	r3, [r0, #0]
 800711a:	2001      	movs	r0, #1
 800711c:	e7e7      	b.n	80070ee <_raise_r+0x12>
 800711e:	2400      	movs	r4, #0
 8007120:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007124:	4628      	mov	r0, r5
 8007126:	4798      	blx	r3
 8007128:	2000      	movs	r0, #0
 800712a:	e7e0      	b.n	80070ee <_raise_r+0x12>

0800712c <raise>:
 800712c:	4b02      	ldr	r3, [pc, #8]	; (8007138 <raise+0xc>)
 800712e:	4601      	mov	r1, r0
 8007130:	6818      	ldr	r0, [r3, #0]
 8007132:	f7ff bfd3 	b.w	80070dc <_raise_r>
 8007136:	bf00      	nop
 8007138:	20000014 	.word	0x20000014

0800713c <_kill_r>:
 800713c:	b538      	push	{r3, r4, r5, lr}
 800713e:	4d07      	ldr	r5, [pc, #28]	; (800715c <_kill_r+0x20>)
 8007140:	2300      	movs	r3, #0
 8007142:	4604      	mov	r4, r0
 8007144:	4608      	mov	r0, r1
 8007146:	4611      	mov	r1, r2
 8007148:	602b      	str	r3, [r5, #0]
 800714a:	f7fa fda1 	bl	8001c90 <_kill>
 800714e:	1c43      	adds	r3, r0, #1
 8007150:	d102      	bne.n	8007158 <_kill_r+0x1c>
 8007152:	682b      	ldr	r3, [r5, #0]
 8007154:	b103      	cbz	r3, 8007158 <_kill_r+0x1c>
 8007156:	6023      	str	r3, [r4, #0]
 8007158:	bd38      	pop	{r3, r4, r5, pc}
 800715a:	bf00      	nop
 800715c:	200008dc 	.word	0x200008dc

08007160 <_getpid_r>:
 8007160:	f7fa bd8e 	b.w	8001c80 <_getpid>

08007164 <__sread>:
 8007164:	b510      	push	{r4, lr}
 8007166:	460c      	mov	r4, r1
 8007168:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800716c:	f000 f894 	bl	8007298 <_read_r>
 8007170:	2800      	cmp	r0, #0
 8007172:	bfab      	itete	ge
 8007174:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007176:	89a3      	ldrhlt	r3, [r4, #12]
 8007178:	181b      	addge	r3, r3, r0
 800717a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800717e:	bfac      	ite	ge
 8007180:	6563      	strge	r3, [r4, #84]	; 0x54
 8007182:	81a3      	strhlt	r3, [r4, #12]
 8007184:	bd10      	pop	{r4, pc}

08007186 <__swrite>:
 8007186:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800718a:	461f      	mov	r7, r3
 800718c:	898b      	ldrh	r3, [r1, #12]
 800718e:	05db      	lsls	r3, r3, #23
 8007190:	4605      	mov	r5, r0
 8007192:	460c      	mov	r4, r1
 8007194:	4616      	mov	r6, r2
 8007196:	d505      	bpl.n	80071a4 <__swrite+0x1e>
 8007198:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800719c:	2302      	movs	r3, #2
 800719e:	2200      	movs	r2, #0
 80071a0:	f000 f868 	bl	8007274 <_lseek_r>
 80071a4:	89a3      	ldrh	r3, [r4, #12]
 80071a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80071aa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80071ae:	81a3      	strh	r3, [r4, #12]
 80071b0:	4632      	mov	r2, r6
 80071b2:	463b      	mov	r3, r7
 80071b4:	4628      	mov	r0, r5
 80071b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80071ba:	f000 b817 	b.w	80071ec <_write_r>

080071be <__sseek>:
 80071be:	b510      	push	{r4, lr}
 80071c0:	460c      	mov	r4, r1
 80071c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071c6:	f000 f855 	bl	8007274 <_lseek_r>
 80071ca:	1c43      	adds	r3, r0, #1
 80071cc:	89a3      	ldrh	r3, [r4, #12]
 80071ce:	bf15      	itete	ne
 80071d0:	6560      	strne	r0, [r4, #84]	; 0x54
 80071d2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80071d6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80071da:	81a3      	strheq	r3, [r4, #12]
 80071dc:	bf18      	it	ne
 80071de:	81a3      	strhne	r3, [r4, #12]
 80071e0:	bd10      	pop	{r4, pc}

080071e2 <__sclose>:
 80071e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071e6:	f000 b813 	b.w	8007210 <_close_r>
	...

080071ec <_write_r>:
 80071ec:	b538      	push	{r3, r4, r5, lr}
 80071ee:	4d07      	ldr	r5, [pc, #28]	; (800720c <_write_r+0x20>)
 80071f0:	4604      	mov	r4, r0
 80071f2:	4608      	mov	r0, r1
 80071f4:	4611      	mov	r1, r2
 80071f6:	2200      	movs	r2, #0
 80071f8:	602a      	str	r2, [r5, #0]
 80071fa:	461a      	mov	r2, r3
 80071fc:	f7fa fd7f 	bl	8001cfe <_write>
 8007200:	1c43      	adds	r3, r0, #1
 8007202:	d102      	bne.n	800720a <_write_r+0x1e>
 8007204:	682b      	ldr	r3, [r5, #0]
 8007206:	b103      	cbz	r3, 800720a <_write_r+0x1e>
 8007208:	6023      	str	r3, [r4, #0]
 800720a:	bd38      	pop	{r3, r4, r5, pc}
 800720c:	200008dc 	.word	0x200008dc

08007210 <_close_r>:
 8007210:	b538      	push	{r3, r4, r5, lr}
 8007212:	4d06      	ldr	r5, [pc, #24]	; (800722c <_close_r+0x1c>)
 8007214:	2300      	movs	r3, #0
 8007216:	4604      	mov	r4, r0
 8007218:	4608      	mov	r0, r1
 800721a:	602b      	str	r3, [r5, #0]
 800721c:	f7fa fd8b 	bl	8001d36 <_close>
 8007220:	1c43      	adds	r3, r0, #1
 8007222:	d102      	bne.n	800722a <_close_r+0x1a>
 8007224:	682b      	ldr	r3, [r5, #0]
 8007226:	b103      	cbz	r3, 800722a <_close_r+0x1a>
 8007228:	6023      	str	r3, [r4, #0]
 800722a:	bd38      	pop	{r3, r4, r5, pc}
 800722c:	200008dc 	.word	0x200008dc

08007230 <_fstat_r>:
 8007230:	b538      	push	{r3, r4, r5, lr}
 8007232:	4d07      	ldr	r5, [pc, #28]	; (8007250 <_fstat_r+0x20>)
 8007234:	2300      	movs	r3, #0
 8007236:	4604      	mov	r4, r0
 8007238:	4608      	mov	r0, r1
 800723a:	4611      	mov	r1, r2
 800723c:	602b      	str	r3, [r5, #0]
 800723e:	f7fa fd86 	bl	8001d4e <_fstat>
 8007242:	1c43      	adds	r3, r0, #1
 8007244:	d102      	bne.n	800724c <_fstat_r+0x1c>
 8007246:	682b      	ldr	r3, [r5, #0]
 8007248:	b103      	cbz	r3, 800724c <_fstat_r+0x1c>
 800724a:	6023      	str	r3, [r4, #0]
 800724c:	bd38      	pop	{r3, r4, r5, pc}
 800724e:	bf00      	nop
 8007250:	200008dc 	.word	0x200008dc

08007254 <_isatty_r>:
 8007254:	b538      	push	{r3, r4, r5, lr}
 8007256:	4d06      	ldr	r5, [pc, #24]	; (8007270 <_isatty_r+0x1c>)
 8007258:	2300      	movs	r3, #0
 800725a:	4604      	mov	r4, r0
 800725c:	4608      	mov	r0, r1
 800725e:	602b      	str	r3, [r5, #0]
 8007260:	f7fa fd85 	bl	8001d6e <_isatty>
 8007264:	1c43      	adds	r3, r0, #1
 8007266:	d102      	bne.n	800726e <_isatty_r+0x1a>
 8007268:	682b      	ldr	r3, [r5, #0]
 800726a:	b103      	cbz	r3, 800726e <_isatty_r+0x1a>
 800726c:	6023      	str	r3, [r4, #0]
 800726e:	bd38      	pop	{r3, r4, r5, pc}
 8007270:	200008dc 	.word	0x200008dc

08007274 <_lseek_r>:
 8007274:	b538      	push	{r3, r4, r5, lr}
 8007276:	4d07      	ldr	r5, [pc, #28]	; (8007294 <_lseek_r+0x20>)
 8007278:	4604      	mov	r4, r0
 800727a:	4608      	mov	r0, r1
 800727c:	4611      	mov	r1, r2
 800727e:	2200      	movs	r2, #0
 8007280:	602a      	str	r2, [r5, #0]
 8007282:	461a      	mov	r2, r3
 8007284:	f7fa fd7e 	bl	8001d84 <_lseek>
 8007288:	1c43      	adds	r3, r0, #1
 800728a:	d102      	bne.n	8007292 <_lseek_r+0x1e>
 800728c:	682b      	ldr	r3, [r5, #0]
 800728e:	b103      	cbz	r3, 8007292 <_lseek_r+0x1e>
 8007290:	6023      	str	r3, [r4, #0]
 8007292:	bd38      	pop	{r3, r4, r5, pc}
 8007294:	200008dc 	.word	0x200008dc

08007298 <_read_r>:
 8007298:	b538      	push	{r3, r4, r5, lr}
 800729a:	4d07      	ldr	r5, [pc, #28]	; (80072b8 <_read_r+0x20>)
 800729c:	4604      	mov	r4, r0
 800729e:	4608      	mov	r0, r1
 80072a0:	4611      	mov	r1, r2
 80072a2:	2200      	movs	r2, #0
 80072a4:	602a      	str	r2, [r5, #0]
 80072a6:	461a      	mov	r2, r3
 80072a8:	f7fa fd0c 	bl	8001cc4 <_read>
 80072ac:	1c43      	adds	r3, r0, #1
 80072ae:	d102      	bne.n	80072b6 <_read_r+0x1e>
 80072b0:	682b      	ldr	r3, [r5, #0]
 80072b2:	b103      	cbz	r3, 80072b6 <_read_r+0x1e>
 80072b4:	6023      	str	r3, [r4, #0]
 80072b6:	bd38      	pop	{r3, r4, r5, pc}
 80072b8:	200008dc 	.word	0x200008dc
 80072bc:	00000000 	.word	0x00000000

080072c0 <sin>:
 80072c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80072c2:	ec53 2b10 	vmov	r2, r3, d0
 80072c6:	4828      	ldr	r0, [pc, #160]	; (8007368 <sin+0xa8>)
 80072c8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80072cc:	4281      	cmp	r1, r0
 80072ce:	dc07      	bgt.n	80072e0 <sin+0x20>
 80072d0:	ed9f 1b23 	vldr	d1, [pc, #140]	; 8007360 <sin+0xa0>
 80072d4:	2000      	movs	r0, #0
 80072d6:	b005      	add	sp, #20
 80072d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80072dc:	f000 be6c 	b.w	8007fb8 <__kernel_sin>
 80072e0:	4822      	ldr	r0, [pc, #136]	; (800736c <sin+0xac>)
 80072e2:	4281      	cmp	r1, r0
 80072e4:	dd09      	ble.n	80072fa <sin+0x3a>
 80072e6:	ee10 0a10 	vmov	r0, s0
 80072ea:	4619      	mov	r1, r3
 80072ec:	f7f8 ffc4 	bl	8000278 <__aeabi_dsub>
 80072f0:	ec41 0b10 	vmov	d0, r0, r1
 80072f4:	b005      	add	sp, #20
 80072f6:	f85d fb04 	ldr.w	pc, [sp], #4
 80072fa:	4668      	mov	r0, sp
 80072fc:	f000 f838 	bl	8007370 <__ieee754_rem_pio2>
 8007300:	f000 0003 	and.w	r0, r0, #3
 8007304:	2801      	cmp	r0, #1
 8007306:	d00c      	beq.n	8007322 <sin+0x62>
 8007308:	2802      	cmp	r0, #2
 800730a:	d011      	beq.n	8007330 <sin+0x70>
 800730c:	b9f0      	cbnz	r0, 800734c <sin+0x8c>
 800730e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007312:	ed9d 0b00 	vldr	d0, [sp]
 8007316:	2001      	movs	r0, #1
 8007318:	f000 fe4e 	bl	8007fb8 <__kernel_sin>
 800731c:	ec51 0b10 	vmov	r0, r1, d0
 8007320:	e7e6      	b.n	80072f0 <sin+0x30>
 8007322:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007326:	ed9d 0b00 	vldr	d0, [sp]
 800732a:	f000 fa2d 	bl	8007788 <__kernel_cos>
 800732e:	e7f5      	b.n	800731c <sin+0x5c>
 8007330:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007334:	ed9d 0b00 	vldr	d0, [sp]
 8007338:	2001      	movs	r0, #1
 800733a:	f000 fe3d 	bl	8007fb8 <__kernel_sin>
 800733e:	ec53 2b10 	vmov	r2, r3, d0
 8007342:	ee10 0a10 	vmov	r0, s0
 8007346:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800734a:	e7d1      	b.n	80072f0 <sin+0x30>
 800734c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007350:	ed9d 0b00 	vldr	d0, [sp]
 8007354:	f000 fa18 	bl	8007788 <__kernel_cos>
 8007358:	e7f1      	b.n	800733e <sin+0x7e>
 800735a:	bf00      	nop
 800735c:	f3af 8000 	nop.w
	...
 8007368:	3fe921fb 	.word	0x3fe921fb
 800736c:	7fefffff 	.word	0x7fefffff

08007370 <__ieee754_rem_pio2>:
 8007370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007374:	ed2d 8b02 	vpush	{d8}
 8007378:	ec55 4b10 	vmov	r4, r5, d0
 800737c:	4bca      	ldr	r3, [pc, #808]	; (80076a8 <__ieee754_rem_pio2+0x338>)
 800737e:	b08b      	sub	sp, #44	; 0x2c
 8007380:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8007384:	4598      	cmp	r8, r3
 8007386:	4682      	mov	sl, r0
 8007388:	9502      	str	r5, [sp, #8]
 800738a:	dc08      	bgt.n	800739e <__ieee754_rem_pio2+0x2e>
 800738c:	2200      	movs	r2, #0
 800738e:	2300      	movs	r3, #0
 8007390:	ed80 0b00 	vstr	d0, [r0]
 8007394:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8007398:	f04f 0b00 	mov.w	fp, #0
 800739c:	e028      	b.n	80073f0 <__ieee754_rem_pio2+0x80>
 800739e:	4bc3      	ldr	r3, [pc, #780]	; (80076ac <__ieee754_rem_pio2+0x33c>)
 80073a0:	4598      	cmp	r8, r3
 80073a2:	dc78      	bgt.n	8007496 <__ieee754_rem_pio2+0x126>
 80073a4:	9b02      	ldr	r3, [sp, #8]
 80073a6:	4ec2      	ldr	r6, [pc, #776]	; (80076b0 <__ieee754_rem_pio2+0x340>)
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	ee10 0a10 	vmov	r0, s0
 80073ae:	a3b0      	add	r3, pc, #704	; (adr r3, 8007670 <__ieee754_rem_pio2+0x300>)
 80073b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073b4:	4629      	mov	r1, r5
 80073b6:	dd39      	ble.n	800742c <__ieee754_rem_pio2+0xbc>
 80073b8:	f7f8 ff5e 	bl	8000278 <__aeabi_dsub>
 80073bc:	45b0      	cmp	r8, r6
 80073be:	4604      	mov	r4, r0
 80073c0:	460d      	mov	r5, r1
 80073c2:	d01b      	beq.n	80073fc <__ieee754_rem_pio2+0x8c>
 80073c4:	a3ac      	add	r3, pc, #688	; (adr r3, 8007678 <__ieee754_rem_pio2+0x308>)
 80073c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073ca:	f7f8 ff55 	bl	8000278 <__aeabi_dsub>
 80073ce:	4602      	mov	r2, r0
 80073d0:	460b      	mov	r3, r1
 80073d2:	e9ca 2300 	strd	r2, r3, [sl]
 80073d6:	4620      	mov	r0, r4
 80073d8:	4629      	mov	r1, r5
 80073da:	f7f8 ff4d 	bl	8000278 <__aeabi_dsub>
 80073de:	a3a6      	add	r3, pc, #664	; (adr r3, 8007678 <__ieee754_rem_pio2+0x308>)
 80073e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073e4:	f7f8 ff48 	bl	8000278 <__aeabi_dsub>
 80073e8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80073ec:	f04f 0b01 	mov.w	fp, #1
 80073f0:	4658      	mov	r0, fp
 80073f2:	b00b      	add	sp, #44	; 0x2c
 80073f4:	ecbd 8b02 	vpop	{d8}
 80073f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073fc:	a3a0      	add	r3, pc, #640	; (adr r3, 8007680 <__ieee754_rem_pio2+0x310>)
 80073fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007402:	f7f8 ff39 	bl	8000278 <__aeabi_dsub>
 8007406:	a3a0      	add	r3, pc, #640	; (adr r3, 8007688 <__ieee754_rem_pio2+0x318>)
 8007408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800740c:	4604      	mov	r4, r0
 800740e:	460d      	mov	r5, r1
 8007410:	f7f8 ff32 	bl	8000278 <__aeabi_dsub>
 8007414:	4602      	mov	r2, r0
 8007416:	460b      	mov	r3, r1
 8007418:	e9ca 2300 	strd	r2, r3, [sl]
 800741c:	4620      	mov	r0, r4
 800741e:	4629      	mov	r1, r5
 8007420:	f7f8 ff2a 	bl	8000278 <__aeabi_dsub>
 8007424:	a398      	add	r3, pc, #608	; (adr r3, 8007688 <__ieee754_rem_pio2+0x318>)
 8007426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800742a:	e7db      	b.n	80073e4 <__ieee754_rem_pio2+0x74>
 800742c:	f7f8 ff26 	bl	800027c <__adddf3>
 8007430:	45b0      	cmp	r8, r6
 8007432:	4604      	mov	r4, r0
 8007434:	460d      	mov	r5, r1
 8007436:	d016      	beq.n	8007466 <__ieee754_rem_pio2+0xf6>
 8007438:	a38f      	add	r3, pc, #572	; (adr r3, 8007678 <__ieee754_rem_pio2+0x308>)
 800743a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800743e:	f7f8 ff1d 	bl	800027c <__adddf3>
 8007442:	4602      	mov	r2, r0
 8007444:	460b      	mov	r3, r1
 8007446:	e9ca 2300 	strd	r2, r3, [sl]
 800744a:	4620      	mov	r0, r4
 800744c:	4629      	mov	r1, r5
 800744e:	f7f8 ff13 	bl	8000278 <__aeabi_dsub>
 8007452:	a389      	add	r3, pc, #548	; (adr r3, 8007678 <__ieee754_rem_pio2+0x308>)
 8007454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007458:	f7f8 ff10 	bl	800027c <__adddf3>
 800745c:	f04f 3bff 	mov.w	fp, #4294967295
 8007460:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007464:	e7c4      	b.n	80073f0 <__ieee754_rem_pio2+0x80>
 8007466:	a386      	add	r3, pc, #536	; (adr r3, 8007680 <__ieee754_rem_pio2+0x310>)
 8007468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800746c:	f7f8 ff06 	bl	800027c <__adddf3>
 8007470:	a385      	add	r3, pc, #532	; (adr r3, 8007688 <__ieee754_rem_pio2+0x318>)
 8007472:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007476:	4604      	mov	r4, r0
 8007478:	460d      	mov	r5, r1
 800747a:	f7f8 feff 	bl	800027c <__adddf3>
 800747e:	4602      	mov	r2, r0
 8007480:	460b      	mov	r3, r1
 8007482:	e9ca 2300 	strd	r2, r3, [sl]
 8007486:	4620      	mov	r0, r4
 8007488:	4629      	mov	r1, r5
 800748a:	f7f8 fef5 	bl	8000278 <__aeabi_dsub>
 800748e:	a37e      	add	r3, pc, #504	; (adr r3, 8007688 <__ieee754_rem_pio2+0x318>)
 8007490:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007494:	e7e0      	b.n	8007458 <__ieee754_rem_pio2+0xe8>
 8007496:	4b87      	ldr	r3, [pc, #540]	; (80076b4 <__ieee754_rem_pio2+0x344>)
 8007498:	4598      	cmp	r8, r3
 800749a:	f300 80d9 	bgt.w	8007650 <__ieee754_rem_pio2+0x2e0>
 800749e:	f000 fe49 	bl	8008134 <fabs>
 80074a2:	ec55 4b10 	vmov	r4, r5, d0
 80074a6:	ee10 0a10 	vmov	r0, s0
 80074aa:	a379      	add	r3, pc, #484	; (adr r3, 8007690 <__ieee754_rem_pio2+0x320>)
 80074ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074b0:	4629      	mov	r1, r5
 80074b2:	f7f9 f899 	bl	80005e8 <__aeabi_dmul>
 80074b6:	4b80      	ldr	r3, [pc, #512]	; (80076b8 <__ieee754_rem_pio2+0x348>)
 80074b8:	2200      	movs	r2, #0
 80074ba:	f7f8 fedf 	bl	800027c <__adddf3>
 80074be:	f7f9 fb2d 	bl	8000b1c <__aeabi_d2iz>
 80074c2:	4683      	mov	fp, r0
 80074c4:	f7f9 f826 	bl	8000514 <__aeabi_i2d>
 80074c8:	4602      	mov	r2, r0
 80074ca:	460b      	mov	r3, r1
 80074cc:	ec43 2b18 	vmov	d8, r2, r3
 80074d0:	a367      	add	r3, pc, #412	; (adr r3, 8007670 <__ieee754_rem_pio2+0x300>)
 80074d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074d6:	f7f9 f887 	bl	80005e8 <__aeabi_dmul>
 80074da:	4602      	mov	r2, r0
 80074dc:	460b      	mov	r3, r1
 80074de:	4620      	mov	r0, r4
 80074e0:	4629      	mov	r1, r5
 80074e2:	f7f8 fec9 	bl	8000278 <__aeabi_dsub>
 80074e6:	a364      	add	r3, pc, #400	; (adr r3, 8007678 <__ieee754_rem_pio2+0x308>)
 80074e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074ec:	4606      	mov	r6, r0
 80074ee:	460f      	mov	r7, r1
 80074f0:	ec51 0b18 	vmov	r0, r1, d8
 80074f4:	f7f9 f878 	bl	80005e8 <__aeabi_dmul>
 80074f8:	f1bb 0f1f 	cmp.w	fp, #31
 80074fc:	4604      	mov	r4, r0
 80074fe:	460d      	mov	r5, r1
 8007500:	dc0d      	bgt.n	800751e <__ieee754_rem_pio2+0x1ae>
 8007502:	4b6e      	ldr	r3, [pc, #440]	; (80076bc <__ieee754_rem_pio2+0x34c>)
 8007504:	f10b 32ff 	add.w	r2, fp, #4294967295
 8007508:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800750c:	4543      	cmp	r3, r8
 800750e:	d006      	beq.n	800751e <__ieee754_rem_pio2+0x1ae>
 8007510:	4622      	mov	r2, r4
 8007512:	462b      	mov	r3, r5
 8007514:	4630      	mov	r0, r6
 8007516:	4639      	mov	r1, r7
 8007518:	f7f8 feae 	bl	8000278 <__aeabi_dsub>
 800751c:	e00f      	b.n	800753e <__ieee754_rem_pio2+0x1ce>
 800751e:	462b      	mov	r3, r5
 8007520:	4622      	mov	r2, r4
 8007522:	4630      	mov	r0, r6
 8007524:	4639      	mov	r1, r7
 8007526:	f7f8 fea7 	bl	8000278 <__aeabi_dsub>
 800752a:	ea4f 5328 	mov.w	r3, r8, asr #20
 800752e:	9303      	str	r3, [sp, #12]
 8007530:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8007534:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8007538:	f1b8 0f10 	cmp.w	r8, #16
 800753c:	dc02      	bgt.n	8007544 <__ieee754_rem_pio2+0x1d4>
 800753e:	e9ca 0100 	strd	r0, r1, [sl]
 8007542:	e039      	b.n	80075b8 <__ieee754_rem_pio2+0x248>
 8007544:	a34e      	add	r3, pc, #312	; (adr r3, 8007680 <__ieee754_rem_pio2+0x310>)
 8007546:	e9d3 2300 	ldrd	r2, r3, [r3]
 800754a:	ec51 0b18 	vmov	r0, r1, d8
 800754e:	f7f9 f84b 	bl	80005e8 <__aeabi_dmul>
 8007552:	4604      	mov	r4, r0
 8007554:	460d      	mov	r5, r1
 8007556:	4602      	mov	r2, r0
 8007558:	460b      	mov	r3, r1
 800755a:	4630      	mov	r0, r6
 800755c:	4639      	mov	r1, r7
 800755e:	f7f8 fe8b 	bl	8000278 <__aeabi_dsub>
 8007562:	4602      	mov	r2, r0
 8007564:	460b      	mov	r3, r1
 8007566:	4680      	mov	r8, r0
 8007568:	4689      	mov	r9, r1
 800756a:	4630      	mov	r0, r6
 800756c:	4639      	mov	r1, r7
 800756e:	f7f8 fe83 	bl	8000278 <__aeabi_dsub>
 8007572:	4622      	mov	r2, r4
 8007574:	462b      	mov	r3, r5
 8007576:	f7f8 fe7f 	bl	8000278 <__aeabi_dsub>
 800757a:	a343      	add	r3, pc, #268	; (adr r3, 8007688 <__ieee754_rem_pio2+0x318>)
 800757c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007580:	4604      	mov	r4, r0
 8007582:	460d      	mov	r5, r1
 8007584:	ec51 0b18 	vmov	r0, r1, d8
 8007588:	f7f9 f82e 	bl	80005e8 <__aeabi_dmul>
 800758c:	4622      	mov	r2, r4
 800758e:	462b      	mov	r3, r5
 8007590:	f7f8 fe72 	bl	8000278 <__aeabi_dsub>
 8007594:	4602      	mov	r2, r0
 8007596:	460b      	mov	r3, r1
 8007598:	4604      	mov	r4, r0
 800759a:	460d      	mov	r5, r1
 800759c:	4640      	mov	r0, r8
 800759e:	4649      	mov	r1, r9
 80075a0:	f7f8 fe6a 	bl	8000278 <__aeabi_dsub>
 80075a4:	9a03      	ldr	r2, [sp, #12]
 80075a6:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80075aa:	1ad3      	subs	r3, r2, r3
 80075ac:	2b31      	cmp	r3, #49	; 0x31
 80075ae:	dc24      	bgt.n	80075fa <__ieee754_rem_pio2+0x28a>
 80075b0:	e9ca 0100 	strd	r0, r1, [sl]
 80075b4:	4646      	mov	r6, r8
 80075b6:	464f      	mov	r7, r9
 80075b8:	e9da 8900 	ldrd	r8, r9, [sl]
 80075bc:	4630      	mov	r0, r6
 80075be:	4642      	mov	r2, r8
 80075c0:	464b      	mov	r3, r9
 80075c2:	4639      	mov	r1, r7
 80075c4:	f7f8 fe58 	bl	8000278 <__aeabi_dsub>
 80075c8:	462b      	mov	r3, r5
 80075ca:	4622      	mov	r2, r4
 80075cc:	f7f8 fe54 	bl	8000278 <__aeabi_dsub>
 80075d0:	9b02      	ldr	r3, [sp, #8]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80075d8:	f6bf af0a 	bge.w	80073f0 <__ieee754_rem_pio2+0x80>
 80075dc:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80075e0:	f8ca 3004 	str.w	r3, [sl, #4]
 80075e4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80075e8:	f8ca 8000 	str.w	r8, [sl]
 80075ec:	f8ca 0008 	str.w	r0, [sl, #8]
 80075f0:	f8ca 300c 	str.w	r3, [sl, #12]
 80075f4:	f1cb 0b00 	rsb	fp, fp, #0
 80075f8:	e6fa      	b.n	80073f0 <__ieee754_rem_pio2+0x80>
 80075fa:	a327      	add	r3, pc, #156	; (adr r3, 8007698 <__ieee754_rem_pio2+0x328>)
 80075fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007600:	ec51 0b18 	vmov	r0, r1, d8
 8007604:	f7f8 fff0 	bl	80005e8 <__aeabi_dmul>
 8007608:	4604      	mov	r4, r0
 800760a:	460d      	mov	r5, r1
 800760c:	4602      	mov	r2, r0
 800760e:	460b      	mov	r3, r1
 8007610:	4640      	mov	r0, r8
 8007612:	4649      	mov	r1, r9
 8007614:	f7f8 fe30 	bl	8000278 <__aeabi_dsub>
 8007618:	4602      	mov	r2, r0
 800761a:	460b      	mov	r3, r1
 800761c:	4606      	mov	r6, r0
 800761e:	460f      	mov	r7, r1
 8007620:	4640      	mov	r0, r8
 8007622:	4649      	mov	r1, r9
 8007624:	f7f8 fe28 	bl	8000278 <__aeabi_dsub>
 8007628:	4622      	mov	r2, r4
 800762a:	462b      	mov	r3, r5
 800762c:	f7f8 fe24 	bl	8000278 <__aeabi_dsub>
 8007630:	a31b      	add	r3, pc, #108	; (adr r3, 80076a0 <__ieee754_rem_pio2+0x330>)
 8007632:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007636:	4604      	mov	r4, r0
 8007638:	460d      	mov	r5, r1
 800763a:	ec51 0b18 	vmov	r0, r1, d8
 800763e:	f7f8 ffd3 	bl	80005e8 <__aeabi_dmul>
 8007642:	4622      	mov	r2, r4
 8007644:	462b      	mov	r3, r5
 8007646:	f7f8 fe17 	bl	8000278 <__aeabi_dsub>
 800764a:	4604      	mov	r4, r0
 800764c:	460d      	mov	r5, r1
 800764e:	e75f      	b.n	8007510 <__ieee754_rem_pio2+0x1a0>
 8007650:	4b1b      	ldr	r3, [pc, #108]	; (80076c0 <__ieee754_rem_pio2+0x350>)
 8007652:	4598      	cmp	r8, r3
 8007654:	dd36      	ble.n	80076c4 <__ieee754_rem_pio2+0x354>
 8007656:	ee10 2a10 	vmov	r2, s0
 800765a:	462b      	mov	r3, r5
 800765c:	4620      	mov	r0, r4
 800765e:	4629      	mov	r1, r5
 8007660:	f7f8 fe0a 	bl	8000278 <__aeabi_dsub>
 8007664:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007668:	e9ca 0100 	strd	r0, r1, [sl]
 800766c:	e694      	b.n	8007398 <__ieee754_rem_pio2+0x28>
 800766e:	bf00      	nop
 8007670:	54400000 	.word	0x54400000
 8007674:	3ff921fb 	.word	0x3ff921fb
 8007678:	1a626331 	.word	0x1a626331
 800767c:	3dd0b461 	.word	0x3dd0b461
 8007680:	1a600000 	.word	0x1a600000
 8007684:	3dd0b461 	.word	0x3dd0b461
 8007688:	2e037073 	.word	0x2e037073
 800768c:	3ba3198a 	.word	0x3ba3198a
 8007690:	6dc9c883 	.word	0x6dc9c883
 8007694:	3fe45f30 	.word	0x3fe45f30
 8007698:	2e000000 	.word	0x2e000000
 800769c:	3ba3198a 	.word	0x3ba3198a
 80076a0:	252049c1 	.word	0x252049c1
 80076a4:	397b839a 	.word	0x397b839a
 80076a8:	3fe921fb 	.word	0x3fe921fb
 80076ac:	4002d97b 	.word	0x4002d97b
 80076b0:	3ff921fb 	.word	0x3ff921fb
 80076b4:	413921fb 	.word	0x413921fb
 80076b8:	3fe00000 	.word	0x3fe00000
 80076bc:	080084e8 	.word	0x080084e8
 80076c0:	7fefffff 	.word	0x7fefffff
 80076c4:	ea4f 5428 	mov.w	r4, r8, asr #20
 80076c8:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 80076cc:	ee10 0a10 	vmov	r0, s0
 80076d0:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 80076d4:	ee10 6a10 	vmov	r6, s0
 80076d8:	460f      	mov	r7, r1
 80076da:	f7f9 fa1f 	bl	8000b1c <__aeabi_d2iz>
 80076de:	f7f8 ff19 	bl	8000514 <__aeabi_i2d>
 80076e2:	4602      	mov	r2, r0
 80076e4:	460b      	mov	r3, r1
 80076e6:	4630      	mov	r0, r6
 80076e8:	4639      	mov	r1, r7
 80076ea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80076ee:	f7f8 fdc3 	bl	8000278 <__aeabi_dsub>
 80076f2:	4b23      	ldr	r3, [pc, #140]	; (8007780 <__ieee754_rem_pio2+0x410>)
 80076f4:	2200      	movs	r2, #0
 80076f6:	f7f8 ff77 	bl	80005e8 <__aeabi_dmul>
 80076fa:	460f      	mov	r7, r1
 80076fc:	4606      	mov	r6, r0
 80076fe:	f7f9 fa0d 	bl	8000b1c <__aeabi_d2iz>
 8007702:	f7f8 ff07 	bl	8000514 <__aeabi_i2d>
 8007706:	4602      	mov	r2, r0
 8007708:	460b      	mov	r3, r1
 800770a:	4630      	mov	r0, r6
 800770c:	4639      	mov	r1, r7
 800770e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007712:	f7f8 fdb1 	bl	8000278 <__aeabi_dsub>
 8007716:	4b1a      	ldr	r3, [pc, #104]	; (8007780 <__ieee754_rem_pio2+0x410>)
 8007718:	2200      	movs	r2, #0
 800771a:	f7f8 ff65 	bl	80005e8 <__aeabi_dmul>
 800771e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007722:	ad04      	add	r5, sp, #16
 8007724:	f04f 0803 	mov.w	r8, #3
 8007728:	46a9      	mov	r9, r5
 800772a:	2600      	movs	r6, #0
 800772c:	2700      	movs	r7, #0
 800772e:	4632      	mov	r2, r6
 8007730:	463b      	mov	r3, r7
 8007732:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8007736:	46c3      	mov	fp, r8
 8007738:	3d08      	subs	r5, #8
 800773a:	f108 38ff 	add.w	r8, r8, #4294967295
 800773e:	f7f9 f9bb 	bl	8000ab8 <__aeabi_dcmpeq>
 8007742:	2800      	cmp	r0, #0
 8007744:	d1f3      	bne.n	800772e <__ieee754_rem_pio2+0x3be>
 8007746:	4b0f      	ldr	r3, [pc, #60]	; (8007784 <__ieee754_rem_pio2+0x414>)
 8007748:	9301      	str	r3, [sp, #4]
 800774a:	2302      	movs	r3, #2
 800774c:	9300      	str	r3, [sp, #0]
 800774e:	4622      	mov	r2, r4
 8007750:	465b      	mov	r3, fp
 8007752:	4651      	mov	r1, sl
 8007754:	4648      	mov	r0, r9
 8007756:	f000 f8df 	bl	8007918 <__kernel_rem_pio2>
 800775a:	9b02      	ldr	r3, [sp, #8]
 800775c:	2b00      	cmp	r3, #0
 800775e:	4683      	mov	fp, r0
 8007760:	f6bf ae46 	bge.w	80073f0 <__ieee754_rem_pio2+0x80>
 8007764:	e9da 2100 	ldrd	r2, r1, [sl]
 8007768:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800776c:	e9ca 2300 	strd	r2, r3, [sl]
 8007770:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 8007774:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007778:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800777c:	e73a      	b.n	80075f4 <__ieee754_rem_pio2+0x284>
 800777e:	bf00      	nop
 8007780:	41700000 	.word	0x41700000
 8007784:	08008568 	.word	0x08008568

08007788 <__kernel_cos>:
 8007788:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800778c:	ec57 6b10 	vmov	r6, r7, d0
 8007790:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8007794:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8007798:	ed8d 1b00 	vstr	d1, [sp]
 800779c:	da07      	bge.n	80077ae <__kernel_cos+0x26>
 800779e:	ee10 0a10 	vmov	r0, s0
 80077a2:	4639      	mov	r1, r7
 80077a4:	f7f9 f9ba 	bl	8000b1c <__aeabi_d2iz>
 80077a8:	2800      	cmp	r0, #0
 80077aa:	f000 8088 	beq.w	80078be <__kernel_cos+0x136>
 80077ae:	4632      	mov	r2, r6
 80077b0:	463b      	mov	r3, r7
 80077b2:	4630      	mov	r0, r6
 80077b4:	4639      	mov	r1, r7
 80077b6:	f7f8 ff17 	bl	80005e8 <__aeabi_dmul>
 80077ba:	4b51      	ldr	r3, [pc, #324]	; (8007900 <__kernel_cos+0x178>)
 80077bc:	2200      	movs	r2, #0
 80077be:	4604      	mov	r4, r0
 80077c0:	460d      	mov	r5, r1
 80077c2:	f7f8 ff11 	bl	80005e8 <__aeabi_dmul>
 80077c6:	a340      	add	r3, pc, #256	; (adr r3, 80078c8 <__kernel_cos+0x140>)
 80077c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077cc:	4682      	mov	sl, r0
 80077ce:	468b      	mov	fp, r1
 80077d0:	4620      	mov	r0, r4
 80077d2:	4629      	mov	r1, r5
 80077d4:	f7f8 ff08 	bl	80005e8 <__aeabi_dmul>
 80077d8:	a33d      	add	r3, pc, #244	; (adr r3, 80078d0 <__kernel_cos+0x148>)
 80077da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077de:	f7f8 fd4d 	bl	800027c <__adddf3>
 80077e2:	4622      	mov	r2, r4
 80077e4:	462b      	mov	r3, r5
 80077e6:	f7f8 feff 	bl	80005e8 <__aeabi_dmul>
 80077ea:	a33b      	add	r3, pc, #236	; (adr r3, 80078d8 <__kernel_cos+0x150>)
 80077ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077f0:	f7f8 fd42 	bl	8000278 <__aeabi_dsub>
 80077f4:	4622      	mov	r2, r4
 80077f6:	462b      	mov	r3, r5
 80077f8:	f7f8 fef6 	bl	80005e8 <__aeabi_dmul>
 80077fc:	a338      	add	r3, pc, #224	; (adr r3, 80078e0 <__kernel_cos+0x158>)
 80077fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007802:	f7f8 fd3b 	bl	800027c <__adddf3>
 8007806:	4622      	mov	r2, r4
 8007808:	462b      	mov	r3, r5
 800780a:	f7f8 feed 	bl	80005e8 <__aeabi_dmul>
 800780e:	a336      	add	r3, pc, #216	; (adr r3, 80078e8 <__kernel_cos+0x160>)
 8007810:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007814:	f7f8 fd30 	bl	8000278 <__aeabi_dsub>
 8007818:	4622      	mov	r2, r4
 800781a:	462b      	mov	r3, r5
 800781c:	f7f8 fee4 	bl	80005e8 <__aeabi_dmul>
 8007820:	a333      	add	r3, pc, #204	; (adr r3, 80078f0 <__kernel_cos+0x168>)
 8007822:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007826:	f7f8 fd29 	bl	800027c <__adddf3>
 800782a:	4622      	mov	r2, r4
 800782c:	462b      	mov	r3, r5
 800782e:	f7f8 fedb 	bl	80005e8 <__aeabi_dmul>
 8007832:	4622      	mov	r2, r4
 8007834:	462b      	mov	r3, r5
 8007836:	f7f8 fed7 	bl	80005e8 <__aeabi_dmul>
 800783a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800783e:	4604      	mov	r4, r0
 8007840:	460d      	mov	r5, r1
 8007842:	4630      	mov	r0, r6
 8007844:	4639      	mov	r1, r7
 8007846:	f7f8 fecf 	bl	80005e8 <__aeabi_dmul>
 800784a:	460b      	mov	r3, r1
 800784c:	4602      	mov	r2, r0
 800784e:	4629      	mov	r1, r5
 8007850:	4620      	mov	r0, r4
 8007852:	f7f8 fd11 	bl	8000278 <__aeabi_dsub>
 8007856:	4b2b      	ldr	r3, [pc, #172]	; (8007904 <__kernel_cos+0x17c>)
 8007858:	4598      	cmp	r8, r3
 800785a:	4606      	mov	r6, r0
 800785c:	460f      	mov	r7, r1
 800785e:	dc10      	bgt.n	8007882 <__kernel_cos+0xfa>
 8007860:	4602      	mov	r2, r0
 8007862:	460b      	mov	r3, r1
 8007864:	4650      	mov	r0, sl
 8007866:	4659      	mov	r1, fp
 8007868:	f7f8 fd06 	bl	8000278 <__aeabi_dsub>
 800786c:	460b      	mov	r3, r1
 800786e:	4926      	ldr	r1, [pc, #152]	; (8007908 <__kernel_cos+0x180>)
 8007870:	4602      	mov	r2, r0
 8007872:	2000      	movs	r0, #0
 8007874:	f7f8 fd00 	bl	8000278 <__aeabi_dsub>
 8007878:	ec41 0b10 	vmov	d0, r0, r1
 800787c:	b003      	add	sp, #12
 800787e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007882:	4b22      	ldr	r3, [pc, #136]	; (800790c <__kernel_cos+0x184>)
 8007884:	4920      	ldr	r1, [pc, #128]	; (8007908 <__kernel_cos+0x180>)
 8007886:	4598      	cmp	r8, r3
 8007888:	bfcc      	ite	gt
 800788a:	4d21      	ldrgt	r5, [pc, #132]	; (8007910 <__kernel_cos+0x188>)
 800788c:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8007890:	2400      	movs	r4, #0
 8007892:	4622      	mov	r2, r4
 8007894:	462b      	mov	r3, r5
 8007896:	2000      	movs	r0, #0
 8007898:	f7f8 fcee 	bl	8000278 <__aeabi_dsub>
 800789c:	4622      	mov	r2, r4
 800789e:	4680      	mov	r8, r0
 80078a0:	4689      	mov	r9, r1
 80078a2:	462b      	mov	r3, r5
 80078a4:	4650      	mov	r0, sl
 80078a6:	4659      	mov	r1, fp
 80078a8:	f7f8 fce6 	bl	8000278 <__aeabi_dsub>
 80078ac:	4632      	mov	r2, r6
 80078ae:	463b      	mov	r3, r7
 80078b0:	f7f8 fce2 	bl	8000278 <__aeabi_dsub>
 80078b4:	4602      	mov	r2, r0
 80078b6:	460b      	mov	r3, r1
 80078b8:	4640      	mov	r0, r8
 80078ba:	4649      	mov	r1, r9
 80078bc:	e7da      	b.n	8007874 <__kernel_cos+0xec>
 80078be:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 80078f8 <__kernel_cos+0x170>
 80078c2:	e7db      	b.n	800787c <__kernel_cos+0xf4>
 80078c4:	f3af 8000 	nop.w
 80078c8:	be8838d4 	.word	0xbe8838d4
 80078cc:	bda8fae9 	.word	0xbda8fae9
 80078d0:	bdb4b1c4 	.word	0xbdb4b1c4
 80078d4:	3e21ee9e 	.word	0x3e21ee9e
 80078d8:	809c52ad 	.word	0x809c52ad
 80078dc:	3e927e4f 	.word	0x3e927e4f
 80078e0:	19cb1590 	.word	0x19cb1590
 80078e4:	3efa01a0 	.word	0x3efa01a0
 80078e8:	16c15177 	.word	0x16c15177
 80078ec:	3f56c16c 	.word	0x3f56c16c
 80078f0:	5555554c 	.word	0x5555554c
 80078f4:	3fa55555 	.word	0x3fa55555
 80078f8:	00000000 	.word	0x00000000
 80078fc:	3ff00000 	.word	0x3ff00000
 8007900:	3fe00000 	.word	0x3fe00000
 8007904:	3fd33332 	.word	0x3fd33332
 8007908:	3ff00000 	.word	0x3ff00000
 800790c:	3fe90000 	.word	0x3fe90000
 8007910:	3fd20000 	.word	0x3fd20000
 8007914:	00000000 	.word	0x00000000

08007918 <__kernel_rem_pio2>:
 8007918:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800791c:	ed2d 8b02 	vpush	{d8}
 8007920:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8007924:	f112 0f14 	cmn.w	r2, #20
 8007928:	9308      	str	r3, [sp, #32]
 800792a:	9101      	str	r1, [sp, #4]
 800792c:	4bc4      	ldr	r3, [pc, #784]	; (8007c40 <__kernel_rem_pio2+0x328>)
 800792e:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8007930:	900b      	str	r0, [sp, #44]	; 0x2c
 8007932:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007936:	9302      	str	r3, [sp, #8]
 8007938:	9b08      	ldr	r3, [sp, #32]
 800793a:	f103 33ff 	add.w	r3, r3, #4294967295
 800793e:	bfa8      	it	ge
 8007940:	1ed4      	subge	r4, r2, #3
 8007942:	9306      	str	r3, [sp, #24]
 8007944:	bfb2      	itee	lt
 8007946:	2400      	movlt	r4, #0
 8007948:	2318      	movge	r3, #24
 800794a:	fb94 f4f3 	sdivge	r4, r4, r3
 800794e:	f06f 0317 	mvn.w	r3, #23
 8007952:	fb04 3303 	mla	r3, r4, r3, r3
 8007956:	eb03 0a02 	add.w	sl, r3, r2
 800795a:	9b02      	ldr	r3, [sp, #8]
 800795c:	9a06      	ldr	r2, [sp, #24]
 800795e:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 8007c30 <__kernel_rem_pio2+0x318>
 8007962:	eb03 0802 	add.w	r8, r3, r2
 8007966:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8007968:	1aa7      	subs	r7, r4, r2
 800796a:	ae22      	add	r6, sp, #136	; 0x88
 800796c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8007970:	2500      	movs	r5, #0
 8007972:	4545      	cmp	r5, r8
 8007974:	dd13      	ble.n	800799e <__kernel_rem_pio2+0x86>
 8007976:	9b08      	ldr	r3, [sp, #32]
 8007978:	ed9f 8bad 	vldr	d8, [pc, #692]	; 8007c30 <__kernel_rem_pio2+0x318>
 800797c:	aa22      	add	r2, sp, #136	; 0x88
 800797e:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8007982:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8007986:	f04f 0800 	mov.w	r8, #0
 800798a:	9b02      	ldr	r3, [sp, #8]
 800798c:	4598      	cmp	r8, r3
 800798e:	dc2f      	bgt.n	80079f0 <__kernel_rem_pio2+0xd8>
 8007990:	ed8d 8b04 	vstr	d8, [sp, #16]
 8007994:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8007998:	462f      	mov	r7, r5
 800799a:	2600      	movs	r6, #0
 800799c:	e01b      	b.n	80079d6 <__kernel_rem_pio2+0xbe>
 800799e:	42ef      	cmn	r7, r5
 80079a0:	d407      	bmi.n	80079b2 <__kernel_rem_pio2+0x9a>
 80079a2:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80079a6:	f7f8 fdb5 	bl	8000514 <__aeabi_i2d>
 80079aa:	e8e6 0102 	strd	r0, r1, [r6], #8
 80079ae:	3501      	adds	r5, #1
 80079b0:	e7df      	b.n	8007972 <__kernel_rem_pio2+0x5a>
 80079b2:	ec51 0b18 	vmov	r0, r1, d8
 80079b6:	e7f8      	b.n	80079aa <__kernel_rem_pio2+0x92>
 80079b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80079bc:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80079c0:	f7f8 fe12 	bl	80005e8 <__aeabi_dmul>
 80079c4:	4602      	mov	r2, r0
 80079c6:	460b      	mov	r3, r1
 80079c8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80079cc:	f7f8 fc56 	bl	800027c <__adddf3>
 80079d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80079d4:	3601      	adds	r6, #1
 80079d6:	9b06      	ldr	r3, [sp, #24]
 80079d8:	429e      	cmp	r6, r3
 80079da:	f1a7 0708 	sub.w	r7, r7, #8
 80079de:	ddeb      	ble.n	80079b8 <__kernel_rem_pio2+0xa0>
 80079e0:	ed9d 7b04 	vldr	d7, [sp, #16]
 80079e4:	f108 0801 	add.w	r8, r8, #1
 80079e8:	ecab 7b02 	vstmia	fp!, {d7}
 80079ec:	3508      	adds	r5, #8
 80079ee:	e7cc      	b.n	800798a <__kernel_rem_pio2+0x72>
 80079f0:	9b02      	ldr	r3, [sp, #8]
 80079f2:	aa0e      	add	r2, sp, #56	; 0x38
 80079f4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80079f8:	930d      	str	r3, [sp, #52]	; 0x34
 80079fa:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 80079fc:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8007a00:	9c02      	ldr	r4, [sp, #8]
 8007a02:	930c      	str	r3, [sp, #48]	; 0x30
 8007a04:	00e3      	lsls	r3, r4, #3
 8007a06:	930a      	str	r3, [sp, #40]	; 0x28
 8007a08:	ab9a      	add	r3, sp, #616	; 0x268
 8007a0a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007a0e:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8007a12:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 8007a16:	ab72      	add	r3, sp, #456	; 0x1c8
 8007a18:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 8007a1c:	46c3      	mov	fp, r8
 8007a1e:	46a1      	mov	r9, r4
 8007a20:	f1b9 0f00 	cmp.w	r9, #0
 8007a24:	f1a5 0508 	sub.w	r5, r5, #8
 8007a28:	dc77      	bgt.n	8007b1a <__kernel_rem_pio2+0x202>
 8007a2a:	ec47 6b10 	vmov	d0, r6, r7
 8007a2e:	4650      	mov	r0, sl
 8007a30:	f000 fc0a 	bl	8008248 <scalbn>
 8007a34:	ec57 6b10 	vmov	r6, r7, d0
 8007a38:	2200      	movs	r2, #0
 8007a3a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8007a3e:	ee10 0a10 	vmov	r0, s0
 8007a42:	4639      	mov	r1, r7
 8007a44:	f7f8 fdd0 	bl	80005e8 <__aeabi_dmul>
 8007a48:	ec41 0b10 	vmov	d0, r0, r1
 8007a4c:	f000 fb7c 	bl	8008148 <floor>
 8007a50:	4b7c      	ldr	r3, [pc, #496]	; (8007c44 <__kernel_rem_pio2+0x32c>)
 8007a52:	ec51 0b10 	vmov	r0, r1, d0
 8007a56:	2200      	movs	r2, #0
 8007a58:	f7f8 fdc6 	bl	80005e8 <__aeabi_dmul>
 8007a5c:	4602      	mov	r2, r0
 8007a5e:	460b      	mov	r3, r1
 8007a60:	4630      	mov	r0, r6
 8007a62:	4639      	mov	r1, r7
 8007a64:	f7f8 fc08 	bl	8000278 <__aeabi_dsub>
 8007a68:	460f      	mov	r7, r1
 8007a6a:	4606      	mov	r6, r0
 8007a6c:	f7f9 f856 	bl	8000b1c <__aeabi_d2iz>
 8007a70:	9004      	str	r0, [sp, #16]
 8007a72:	f7f8 fd4f 	bl	8000514 <__aeabi_i2d>
 8007a76:	4602      	mov	r2, r0
 8007a78:	460b      	mov	r3, r1
 8007a7a:	4630      	mov	r0, r6
 8007a7c:	4639      	mov	r1, r7
 8007a7e:	f7f8 fbfb 	bl	8000278 <__aeabi_dsub>
 8007a82:	f1ba 0f00 	cmp.w	sl, #0
 8007a86:	4606      	mov	r6, r0
 8007a88:	460f      	mov	r7, r1
 8007a8a:	dd6d      	ble.n	8007b68 <__kernel_rem_pio2+0x250>
 8007a8c:	1e62      	subs	r2, r4, #1
 8007a8e:	ab0e      	add	r3, sp, #56	; 0x38
 8007a90:	9d04      	ldr	r5, [sp, #16]
 8007a92:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8007a96:	f1ca 0118 	rsb	r1, sl, #24
 8007a9a:	fa40 f301 	asr.w	r3, r0, r1
 8007a9e:	441d      	add	r5, r3
 8007aa0:	408b      	lsls	r3, r1
 8007aa2:	1ac0      	subs	r0, r0, r3
 8007aa4:	ab0e      	add	r3, sp, #56	; 0x38
 8007aa6:	9504      	str	r5, [sp, #16]
 8007aa8:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8007aac:	f1ca 0317 	rsb	r3, sl, #23
 8007ab0:	fa40 fb03 	asr.w	fp, r0, r3
 8007ab4:	f1bb 0f00 	cmp.w	fp, #0
 8007ab8:	dd65      	ble.n	8007b86 <__kernel_rem_pio2+0x26e>
 8007aba:	9b04      	ldr	r3, [sp, #16]
 8007abc:	2200      	movs	r2, #0
 8007abe:	3301      	adds	r3, #1
 8007ac0:	9304      	str	r3, [sp, #16]
 8007ac2:	4615      	mov	r5, r2
 8007ac4:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8007ac8:	4294      	cmp	r4, r2
 8007aca:	f300 809c 	bgt.w	8007c06 <__kernel_rem_pio2+0x2ee>
 8007ace:	f1ba 0f00 	cmp.w	sl, #0
 8007ad2:	dd07      	ble.n	8007ae4 <__kernel_rem_pio2+0x1cc>
 8007ad4:	f1ba 0f01 	cmp.w	sl, #1
 8007ad8:	f000 80c0 	beq.w	8007c5c <__kernel_rem_pio2+0x344>
 8007adc:	f1ba 0f02 	cmp.w	sl, #2
 8007ae0:	f000 80c6 	beq.w	8007c70 <__kernel_rem_pio2+0x358>
 8007ae4:	f1bb 0f02 	cmp.w	fp, #2
 8007ae8:	d14d      	bne.n	8007b86 <__kernel_rem_pio2+0x26e>
 8007aea:	4632      	mov	r2, r6
 8007aec:	463b      	mov	r3, r7
 8007aee:	4956      	ldr	r1, [pc, #344]	; (8007c48 <__kernel_rem_pio2+0x330>)
 8007af0:	2000      	movs	r0, #0
 8007af2:	f7f8 fbc1 	bl	8000278 <__aeabi_dsub>
 8007af6:	4606      	mov	r6, r0
 8007af8:	460f      	mov	r7, r1
 8007afa:	2d00      	cmp	r5, #0
 8007afc:	d043      	beq.n	8007b86 <__kernel_rem_pio2+0x26e>
 8007afe:	4650      	mov	r0, sl
 8007b00:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 8007c38 <__kernel_rem_pio2+0x320>
 8007b04:	f000 fba0 	bl	8008248 <scalbn>
 8007b08:	4630      	mov	r0, r6
 8007b0a:	4639      	mov	r1, r7
 8007b0c:	ec53 2b10 	vmov	r2, r3, d0
 8007b10:	f7f8 fbb2 	bl	8000278 <__aeabi_dsub>
 8007b14:	4606      	mov	r6, r0
 8007b16:	460f      	mov	r7, r1
 8007b18:	e035      	b.n	8007b86 <__kernel_rem_pio2+0x26e>
 8007b1a:	4b4c      	ldr	r3, [pc, #304]	; (8007c4c <__kernel_rem_pio2+0x334>)
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	4630      	mov	r0, r6
 8007b20:	4639      	mov	r1, r7
 8007b22:	f7f8 fd61 	bl	80005e8 <__aeabi_dmul>
 8007b26:	f7f8 fff9 	bl	8000b1c <__aeabi_d2iz>
 8007b2a:	f7f8 fcf3 	bl	8000514 <__aeabi_i2d>
 8007b2e:	4602      	mov	r2, r0
 8007b30:	460b      	mov	r3, r1
 8007b32:	ec43 2b18 	vmov	d8, r2, r3
 8007b36:	4b46      	ldr	r3, [pc, #280]	; (8007c50 <__kernel_rem_pio2+0x338>)
 8007b38:	2200      	movs	r2, #0
 8007b3a:	f7f8 fd55 	bl	80005e8 <__aeabi_dmul>
 8007b3e:	4602      	mov	r2, r0
 8007b40:	460b      	mov	r3, r1
 8007b42:	4630      	mov	r0, r6
 8007b44:	4639      	mov	r1, r7
 8007b46:	f7f8 fb97 	bl	8000278 <__aeabi_dsub>
 8007b4a:	f7f8 ffe7 	bl	8000b1c <__aeabi_d2iz>
 8007b4e:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007b52:	f84b 0b04 	str.w	r0, [fp], #4
 8007b56:	ec51 0b18 	vmov	r0, r1, d8
 8007b5a:	f7f8 fb8f 	bl	800027c <__adddf3>
 8007b5e:	f109 39ff 	add.w	r9, r9, #4294967295
 8007b62:	4606      	mov	r6, r0
 8007b64:	460f      	mov	r7, r1
 8007b66:	e75b      	b.n	8007a20 <__kernel_rem_pio2+0x108>
 8007b68:	d106      	bne.n	8007b78 <__kernel_rem_pio2+0x260>
 8007b6a:	1e63      	subs	r3, r4, #1
 8007b6c:	aa0e      	add	r2, sp, #56	; 0x38
 8007b6e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8007b72:	ea4f 5be0 	mov.w	fp, r0, asr #23
 8007b76:	e79d      	b.n	8007ab4 <__kernel_rem_pio2+0x19c>
 8007b78:	4b36      	ldr	r3, [pc, #216]	; (8007c54 <__kernel_rem_pio2+0x33c>)
 8007b7a:	2200      	movs	r2, #0
 8007b7c:	f7f8 ffba 	bl	8000af4 <__aeabi_dcmpge>
 8007b80:	2800      	cmp	r0, #0
 8007b82:	d13d      	bne.n	8007c00 <__kernel_rem_pio2+0x2e8>
 8007b84:	4683      	mov	fp, r0
 8007b86:	2200      	movs	r2, #0
 8007b88:	2300      	movs	r3, #0
 8007b8a:	4630      	mov	r0, r6
 8007b8c:	4639      	mov	r1, r7
 8007b8e:	f7f8 ff93 	bl	8000ab8 <__aeabi_dcmpeq>
 8007b92:	2800      	cmp	r0, #0
 8007b94:	f000 80c0 	beq.w	8007d18 <__kernel_rem_pio2+0x400>
 8007b98:	1e65      	subs	r5, r4, #1
 8007b9a:	462b      	mov	r3, r5
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	9902      	ldr	r1, [sp, #8]
 8007ba0:	428b      	cmp	r3, r1
 8007ba2:	da6c      	bge.n	8007c7e <__kernel_rem_pio2+0x366>
 8007ba4:	2a00      	cmp	r2, #0
 8007ba6:	f000 8089 	beq.w	8007cbc <__kernel_rem_pio2+0x3a4>
 8007baa:	ab0e      	add	r3, sp, #56	; 0x38
 8007bac:	f1aa 0a18 	sub.w	sl, sl, #24
 8007bb0:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	f000 80ad 	beq.w	8007d14 <__kernel_rem_pio2+0x3fc>
 8007bba:	4650      	mov	r0, sl
 8007bbc:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8007c38 <__kernel_rem_pio2+0x320>
 8007bc0:	f000 fb42 	bl	8008248 <scalbn>
 8007bc4:	ab9a      	add	r3, sp, #616	; 0x268
 8007bc6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8007bca:	ec57 6b10 	vmov	r6, r7, d0
 8007bce:	00ec      	lsls	r4, r5, #3
 8007bd0:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 8007bd4:	46aa      	mov	sl, r5
 8007bd6:	f1ba 0f00 	cmp.w	sl, #0
 8007bda:	f280 80d6 	bge.w	8007d8a <__kernel_rem_pio2+0x472>
 8007bde:	ed9f 8b14 	vldr	d8, [pc, #80]	; 8007c30 <__kernel_rem_pio2+0x318>
 8007be2:	462e      	mov	r6, r5
 8007be4:	2e00      	cmp	r6, #0
 8007be6:	f2c0 8104 	blt.w	8007df2 <__kernel_rem_pio2+0x4da>
 8007bea:	ab72      	add	r3, sp, #456	; 0x1c8
 8007bec:	ed8d 8b06 	vstr	d8, [sp, #24]
 8007bf0:	f8df a064 	ldr.w	sl, [pc, #100]	; 8007c58 <__kernel_rem_pio2+0x340>
 8007bf4:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 8007bf8:	f04f 0800 	mov.w	r8, #0
 8007bfc:	1baf      	subs	r7, r5, r6
 8007bfe:	e0ea      	b.n	8007dd6 <__kernel_rem_pio2+0x4be>
 8007c00:	f04f 0b02 	mov.w	fp, #2
 8007c04:	e759      	b.n	8007aba <__kernel_rem_pio2+0x1a2>
 8007c06:	f8d8 3000 	ldr.w	r3, [r8]
 8007c0a:	b955      	cbnz	r5, 8007c22 <__kernel_rem_pio2+0x30a>
 8007c0c:	b123      	cbz	r3, 8007c18 <__kernel_rem_pio2+0x300>
 8007c0e:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8007c12:	f8c8 3000 	str.w	r3, [r8]
 8007c16:	2301      	movs	r3, #1
 8007c18:	3201      	adds	r2, #1
 8007c1a:	f108 0804 	add.w	r8, r8, #4
 8007c1e:	461d      	mov	r5, r3
 8007c20:	e752      	b.n	8007ac8 <__kernel_rem_pio2+0x1b0>
 8007c22:	1acb      	subs	r3, r1, r3
 8007c24:	f8c8 3000 	str.w	r3, [r8]
 8007c28:	462b      	mov	r3, r5
 8007c2a:	e7f5      	b.n	8007c18 <__kernel_rem_pio2+0x300>
 8007c2c:	f3af 8000 	nop.w
	...
 8007c3c:	3ff00000 	.word	0x3ff00000
 8007c40:	080086b0 	.word	0x080086b0
 8007c44:	40200000 	.word	0x40200000
 8007c48:	3ff00000 	.word	0x3ff00000
 8007c4c:	3e700000 	.word	0x3e700000
 8007c50:	41700000 	.word	0x41700000
 8007c54:	3fe00000 	.word	0x3fe00000
 8007c58:	08008670 	.word	0x08008670
 8007c5c:	1e62      	subs	r2, r4, #1
 8007c5e:	ab0e      	add	r3, sp, #56	; 0x38
 8007c60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c64:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8007c68:	a90e      	add	r1, sp, #56	; 0x38
 8007c6a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8007c6e:	e739      	b.n	8007ae4 <__kernel_rem_pio2+0x1cc>
 8007c70:	1e62      	subs	r2, r4, #1
 8007c72:	ab0e      	add	r3, sp, #56	; 0x38
 8007c74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c78:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8007c7c:	e7f4      	b.n	8007c68 <__kernel_rem_pio2+0x350>
 8007c7e:	a90e      	add	r1, sp, #56	; 0x38
 8007c80:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8007c84:	3b01      	subs	r3, #1
 8007c86:	430a      	orrs	r2, r1
 8007c88:	e789      	b.n	8007b9e <__kernel_rem_pio2+0x286>
 8007c8a:	3301      	adds	r3, #1
 8007c8c:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8007c90:	2900      	cmp	r1, #0
 8007c92:	d0fa      	beq.n	8007c8a <__kernel_rem_pio2+0x372>
 8007c94:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007c96:	f502 721a 	add.w	r2, r2, #616	; 0x268
 8007c9a:	446a      	add	r2, sp
 8007c9c:	3a98      	subs	r2, #152	; 0x98
 8007c9e:	920a      	str	r2, [sp, #40]	; 0x28
 8007ca0:	9a08      	ldr	r2, [sp, #32]
 8007ca2:	18e3      	adds	r3, r4, r3
 8007ca4:	18a5      	adds	r5, r4, r2
 8007ca6:	aa22      	add	r2, sp, #136	; 0x88
 8007ca8:	f104 0801 	add.w	r8, r4, #1
 8007cac:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 8007cb0:	9304      	str	r3, [sp, #16]
 8007cb2:	9b04      	ldr	r3, [sp, #16]
 8007cb4:	4543      	cmp	r3, r8
 8007cb6:	da04      	bge.n	8007cc2 <__kernel_rem_pio2+0x3aa>
 8007cb8:	461c      	mov	r4, r3
 8007cba:	e6a3      	b.n	8007a04 <__kernel_rem_pio2+0xec>
 8007cbc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007cbe:	2301      	movs	r3, #1
 8007cc0:	e7e4      	b.n	8007c8c <__kernel_rem_pio2+0x374>
 8007cc2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007cc4:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8007cc8:	f7f8 fc24 	bl	8000514 <__aeabi_i2d>
 8007ccc:	e8e5 0102 	strd	r0, r1, [r5], #8
 8007cd0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007cd2:	46ab      	mov	fp, r5
 8007cd4:	461c      	mov	r4, r3
 8007cd6:	f04f 0900 	mov.w	r9, #0
 8007cda:	2600      	movs	r6, #0
 8007cdc:	2700      	movs	r7, #0
 8007cde:	9b06      	ldr	r3, [sp, #24]
 8007ce0:	4599      	cmp	r9, r3
 8007ce2:	dd06      	ble.n	8007cf2 <__kernel_rem_pio2+0x3da>
 8007ce4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ce6:	e8e3 6702 	strd	r6, r7, [r3], #8
 8007cea:	f108 0801 	add.w	r8, r8, #1
 8007cee:	930a      	str	r3, [sp, #40]	; 0x28
 8007cf0:	e7df      	b.n	8007cb2 <__kernel_rem_pio2+0x39a>
 8007cf2:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8007cf6:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8007cfa:	f7f8 fc75 	bl	80005e8 <__aeabi_dmul>
 8007cfe:	4602      	mov	r2, r0
 8007d00:	460b      	mov	r3, r1
 8007d02:	4630      	mov	r0, r6
 8007d04:	4639      	mov	r1, r7
 8007d06:	f7f8 fab9 	bl	800027c <__adddf3>
 8007d0a:	f109 0901 	add.w	r9, r9, #1
 8007d0e:	4606      	mov	r6, r0
 8007d10:	460f      	mov	r7, r1
 8007d12:	e7e4      	b.n	8007cde <__kernel_rem_pio2+0x3c6>
 8007d14:	3d01      	subs	r5, #1
 8007d16:	e748      	b.n	8007baa <__kernel_rem_pio2+0x292>
 8007d18:	ec47 6b10 	vmov	d0, r6, r7
 8007d1c:	f1ca 0000 	rsb	r0, sl, #0
 8007d20:	f000 fa92 	bl	8008248 <scalbn>
 8007d24:	ec57 6b10 	vmov	r6, r7, d0
 8007d28:	4ba0      	ldr	r3, [pc, #640]	; (8007fac <__kernel_rem_pio2+0x694>)
 8007d2a:	ee10 0a10 	vmov	r0, s0
 8007d2e:	2200      	movs	r2, #0
 8007d30:	4639      	mov	r1, r7
 8007d32:	f7f8 fedf 	bl	8000af4 <__aeabi_dcmpge>
 8007d36:	b1f8      	cbz	r0, 8007d78 <__kernel_rem_pio2+0x460>
 8007d38:	4b9d      	ldr	r3, [pc, #628]	; (8007fb0 <__kernel_rem_pio2+0x698>)
 8007d3a:	2200      	movs	r2, #0
 8007d3c:	4630      	mov	r0, r6
 8007d3e:	4639      	mov	r1, r7
 8007d40:	f7f8 fc52 	bl	80005e8 <__aeabi_dmul>
 8007d44:	f7f8 feea 	bl	8000b1c <__aeabi_d2iz>
 8007d48:	4680      	mov	r8, r0
 8007d4a:	f7f8 fbe3 	bl	8000514 <__aeabi_i2d>
 8007d4e:	4b97      	ldr	r3, [pc, #604]	; (8007fac <__kernel_rem_pio2+0x694>)
 8007d50:	2200      	movs	r2, #0
 8007d52:	f7f8 fc49 	bl	80005e8 <__aeabi_dmul>
 8007d56:	460b      	mov	r3, r1
 8007d58:	4602      	mov	r2, r0
 8007d5a:	4639      	mov	r1, r7
 8007d5c:	4630      	mov	r0, r6
 8007d5e:	f7f8 fa8b 	bl	8000278 <__aeabi_dsub>
 8007d62:	f7f8 fedb 	bl	8000b1c <__aeabi_d2iz>
 8007d66:	1c65      	adds	r5, r4, #1
 8007d68:	ab0e      	add	r3, sp, #56	; 0x38
 8007d6a:	f10a 0a18 	add.w	sl, sl, #24
 8007d6e:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8007d72:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8007d76:	e720      	b.n	8007bba <__kernel_rem_pio2+0x2a2>
 8007d78:	4630      	mov	r0, r6
 8007d7a:	4639      	mov	r1, r7
 8007d7c:	f7f8 fece 	bl	8000b1c <__aeabi_d2iz>
 8007d80:	ab0e      	add	r3, sp, #56	; 0x38
 8007d82:	4625      	mov	r5, r4
 8007d84:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8007d88:	e717      	b.n	8007bba <__kernel_rem_pio2+0x2a2>
 8007d8a:	ab0e      	add	r3, sp, #56	; 0x38
 8007d8c:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8007d90:	f7f8 fbc0 	bl	8000514 <__aeabi_i2d>
 8007d94:	4632      	mov	r2, r6
 8007d96:	463b      	mov	r3, r7
 8007d98:	f7f8 fc26 	bl	80005e8 <__aeabi_dmul>
 8007d9c:	4b84      	ldr	r3, [pc, #528]	; (8007fb0 <__kernel_rem_pio2+0x698>)
 8007d9e:	e968 0102 	strd	r0, r1, [r8, #-8]!
 8007da2:	2200      	movs	r2, #0
 8007da4:	4630      	mov	r0, r6
 8007da6:	4639      	mov	r1, r7
 8007da8:	f7f8 fc1e 	bl	80005e8 <__aeabi_dmul>
 8007dac:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007db0:	4606      	mov	r6, r0
 8007db2:	460f      	mov	r7, r1
 8007db4:	e70f      	b.n	8007bd6 <__kernel_rem_pio2+0x2be>
 8007db6:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8007dba:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 8007dbe:	f7f8 fc13 	bl	80005e8 <__aeabi_dmul>
 8007dc2:	4602      	mov	r2, r0
 8007dc4:	460b      	mov	r3, r1
 8007dc6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007dca:	f7f8 fa57 	bl	800027c <__adddf3>
 8007dce:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007dd2:	f108 0801 	add.w	r8, r8, #1
 8007dd6:	9b02      	ldr	r3, [sp, #8]
 8007dd8:	4598      	cmp	r8, r3
 8007dda:	dc01      	bgt.n	8007de0 <__kernel_rem_pio2+0x4c8>
 8007ddc:	45b8      	cmp	r8, r7
 8007dde:	ddea      	ble.n	8007db6 <__kernel_rem_pio2+0x49e>
 8007de0:	ed9d 7b06 	vldr	d7, [sp, #24]
 8007de4:	ab4a      	add	r3, sp, #296	; 0x128
 8007de6:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8007dea:	ed87 7b00 	vstr	d7, [r7]
 8007dee:	3e01      	subs	r6, #1
 8007df0:	e6f8      	b.n	8007be4 <__kernel_rem_pio2+0x2cc>
 8007df2:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8007df4:	2b02      	cmp	r3, #2
 8007df6:	dc0b      	bgt.n	8007e10 <__kernel_rem_pio2+0x4f8>
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	dc35      	bgt.n	8007e68 <__kernel_rem_pio2+0x550>
 8007dfc:	d059      	beq.n	8007eb2 <__kernel_rem_pio2+0x59a>
 8007dfe:	9b04      	ldr	r3, [sp, #16]
 8007e00:	f003 0007 	and.w	r0, r3, #7
 8007e04:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8007e08:	ecbd 8b02 	vpop	{d8}
 8007e0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e10:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8007e12:	2b03      	cmp	r3, #3
 8007e14:	d1f3      	bne.n	8007dfe <__kernel_rem_pio2+0x4e6>
 8007e16:	ab4a      	add	r3, sp, #296	; 0x128
 8007e18:	4423      	add	r3, r4
 8007e1a:	9306      	str	r3, [sp, #24]
 8007e1c:	461c      	mov	r4, r3
 8007e1e:	469a      	mov	sl, r3
 8007e20:	9502      	str	r5, [sp, #8]
 8007e22:	9b02      	ldr	r3, [sp, #8]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	f1aa 0a08 	sub.w	sl, sl, #8
 8007e2a:	dc6b      	bgt.n	8007f04 <__kernel_rem_pio2+0x5ec>
 8007e2c:	46aa      	mov	sl, r5
 8007e2e:	f1ba 0f01 	cmp.w	sl, #1
 8007e32:	f1a4 0408 	sub.w	r4, r4, #8
 8007e36:	f300 8085 	bgt.w	8007f44 <__kernel_rem_pio2+0x62c>
 8007e3a:	9c06      	ldr	r4, [sp, #24]
 8007e3c:	2000      	movs	r0, #0
 8007e3e:	3408      	adds	r4, #8
 8007e40:	2100      	movs	r1, #0
 8007e42:	2d01      	cmp	r5, #1
 8007e44:	f300 809d 	bgt.w	8007f82 <__kernel_rem_pio2+0x66a>
 8007e48:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 8007e4c:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 8007e50:	f1bb 0f00 	cmp.w	fp, #0
 8007e54:	f040 809b 	bne.w	8007f8e <__kernel_rem_pio2+0x676>
 8007e58:	9b01      	ldr	r3, [sp, #4]
 8007e5a:	e9c3 5600 	strd	r5, r6, [r3]
 8007e5e:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8007e62:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8007e66:	e7ca      	b.n	8007dfe <__kernel_rem_pio2+0x4e6>
 8007e68:	3408      	adds	r4, #8
 8007e6a:	ab4a      	add	r3, sp, #296	; 0x128
 8007e6c:	441c      	add	r4, r3
 8007e6e:	462e      	mov	r6, r5
 8007e70:	2000      	movs	r0, #0
 8007e72:	2100      	movs	r1, #0
 8007e74:	2e00      	cmp	r6, #0
 8007e76:	da36      	bge.n	8007ee6 <__kernel_rem_pio2+0x5ce>
 8007e78:	f1bb 0f00 	cmp.w	fp, #0
 8007e7c:	d039      	beq.n	8007ef2 <__kernel_rem_pio2+0x5da>
 8007e7e:	4602      	mov	r2, r0
 8007e80:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007e84:	9c01      	ldr	r4, [sp, #4]
 8007e86:	e9c4 2300 	strd	r2, r3, [r4]
 8007e8a:	4602      	mov	r2, r0
 8007e8c:	460b      	mov	r3, r1
 8007e8e:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8007e92:	f7f8 f9f1 	bl	8000278 <__aeabi_dsub>
 8007e96:	ae4c      	add	r6, sp, #304	; 0x130
 8007e98:	2401      	movs	r4, #1
 8007e9a:	42a5      	cmp	r5, r4
 8007e9c:	da2c      	bge.n	8007ef8 <__kernel_rem_pio2+0x5e0>
 8007e9e:	f1bb 0f00 	cmp.w	fp, #0
 8007ea2:	d002      	beq.n	8007eaa <__kernel_rem_pio2+0x592>
 8007ea4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007ea8:	4619      	mov	r1, r3
 8007eaa:	9b01      	ldr	r3, [sp, #4]
 8007eac:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8007eb0:	e7a5      	b.n	8007dfe <__kernel_rem_pio2+0x4e6>
 8007eb2:	f504 731a 	add.w	r3, r4, #616	; 0x268
 8007eb6:	eb0d 0403 	add.w	r4, sp, r3
 8007eba:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8007ebe:	2000      	movs	r0, #0
 8007ec0:	2100      	movs	r1, #0
 8007ec2:	2d00      	cmp	r5, #0
 8007ec4:	da09      	bge.n	8007eda <__kernel_rem_pio2+0x5c2>
 8007ec6:	f1bb 0f00 	cmp.w	fp, #0
 8007eca:	d002      	beq.n	8007ed2 <__kernel_rem_pio2+0x5ba>
 8007ecc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007ed0:	4619      	mov	r1, r3
 8007ed2:	9b01      	ldr	r3, [sp, #4]
 8007ed4:	e9c3 0100 	strd	r0, r1, [r3]
 8007ed8:	e791      	b.n	8007dfe <__kernel_rem_pio2+0x4e6>
 8007eda:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8007ede:	f7f8 f9cd 	bl	800027c <__adddf3>
 8007ee2:	3d01      	subs	r5, #1
 8007ee4:	e7ed      	b.n	8007ec2 <__kernel_rem_pio2+0x5aa>
 8007ee6:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8007eea:	f7f8 f9c7 	bl	800027c <__adddf3>
 8007eee:	3e01      	subs	r6, #1
 8007ef0:	e7c0      	b.n	8007e74 <__kernel_rem_pio2+0x55c>
 8007ef2:	4602      	mov	r2, r0
 8007ef4:	460b      	mov	r3, r1
 8007ef6:	e7c5      	b.n	8007e84 <__kernel_rem_pio2+0x56c>
 8007ef8:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8007efc:	f7f8 f9be 	bl	800027c <__adddf3>
 8007f00:	3401      	adds	r4, #1
 8007f02:	e7ca      	b.n	8007e9a <__kernel_rem_pio2+0x582>
 8007f04:	e9da 8900 	ldrd	r8, r9, [sl]
 8007f08:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8007f0c:	9b02      	ldr	r3, [sp, #8]
 8007f0e:	3b01      	subs	r3, #1
 8007f10:	9302      	str	r3, [sp, #8]
 8007f12:	4632      	mov	r2, r6
 8007f14:	463b      	mov	r3, r7
 8007f16:	4640      	mov	r0, r8
 8007f18:	4649      	mov	r1, r9
 8007f1a:	f7f8 f9af 	bl	800027c <__adddf3>
 8007f1e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007f22:	4602      	mov	r2, r0
 8007f24:	460b      	mov	r3, r1
 8007f26:	4640      	mov	r0, r8
 8007f28:	4649      	mov	r1, r9
 8007f2a:	f7f8 f9a5 	bl	8000278 <__aeabi_dsub>
 8007f2e:	4632      	mov	r2, r6
 8007f30:	463b      	mov	r3, r7
 8007f32:	f7f8 f9a3 	bl	800027c <__adddf3>
 8007f36:	ed9d 7b08 	vldr	d7, [sp, #32]
 8007f3a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007f3e:	ed8a 7b00 	vstr	d7, [sl]
 8007f42:	e76e      	b.n	8007e22 <__kernel_rem_pio2+0x50a>
 8007f44:	e9d4 8900 	ldrd	r8, r9, [r4]
 8007f48:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 8007f4c:	4640      	mov	r0, r8
 8007f4e:	4632      	mov	r2, r6
 8007f50:	463b      	mov	r3, r7
 8007f52:	4649      	mov	r1, r9
 8007f54:	f7f8 f992 	bl	800027c <__adddf3>
 8007f58:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f5c:	4602      	mov	r2, r0
 8007f5e:	460b      	mov	r3, r1
 8007f60:	4640      	mov	r0, r8
 8007f62:	4649      	mov	r1, r9
 8007f64:	f7f8 f988 	bl	8000278 <__aeabi_dsub>
 8007f68:	4632      	mov	r2, r6
 8007f6a:	463b      	mov	r3, r7
 8007f6c:	f7f8 f986 	bl	800027c <__adddf3>
 8007f70:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007f74:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8007f78:	ed84 7b00 	vstr	d7, [r4]
 8007f7c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007f80:	e755      	b.n	8007e2e <__kernel_rem_pio2+0x516>
 8007f82:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8007f86:	f7f8 f979 	bl	800027c <__adddf3>
 8007f8a:	3d01      	subs	r5, #1
 8007f8c:	e759      	b.n	8007e42 <__kernel_rem_pio2+0x52a>
 8007f8e:	9b01      	ldr	r3, [sp, #4]
 8007f90:	9a01      	ldr	r2, [sp, #4]
 8007f92:	601d      	str	r5, [r3, #0]
 8007f94:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 8007f98:	605c      	str	r4, [r3, #4]
 8007f9a:	609f      	str	r7, [r3, #8]
 8007f9c:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8007fa0:	60d3      	str	r3, [r2, #12]
 8007fa2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007fa6:	6110      	str	r0, [r2, #16]
 8007fa8:	6153      	str	r3, [r2, #20]
 8007faa:	e728      	b.n	8007dfe <__kernel_rem_pio2+0x4e6>
 8007fac:	41700000 	.word	0x41700000
 8007fb0:	3e700000 	.word	0x3e700000
 8007fb4:	00000000 	.word	0x00000000

08007fb8 <__kernel_sin>:
 8007fb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fbc:	ed2d 8b04 	vpush	{d8-d9}
 8007fc0:	eeb0 8a41 	vmov.f32	s16, s2
 8007fc4:	eef0 8a61 	vmov.f32	s17, s3
 8007fc8:	ec55 4b10 	vmov	r4, r5, d0
 8007fcc:	b083      	sub	sp, #12
 8007fce:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8007fd2:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8007fd6:	9001      	str	r0, [sp, #4]
 8007fd8:	da06      	bge.n	8007fe8 <__kernel_sin+0x30>
 8007fda:	ee10 0a10 	vmov	r0, s0
 8007fde:	4629      	mov	r1, r5
 8007fe0:	f7f8 fd9c 	bl	8000b1c <__aeabi_d2iz>
 8007fe4:	2800      	cmp	r0, #0
 8007fe6:	d051      	beq.n	800808c <__kernel_sin+0xd4>
 8007fe8:	4622      	mov	r2, r4
 8007fea:	462b      	mov	r3, r5
 8007fec:	4620      	mov	r0, r4
 8007fee:	4629      	mov	r1, r5
 8007ff0:	f7f8 fafa 	bl	80005e8 <__aeabi_dmul>
 8007ff4:	4682      	mov	sl, r0
 8007ff6:	468b      	mov	fp, r1
 8007ff8:	4602      	mov	r2, r0
 8007ffa:	460b      	mov	r3, r1
 8007ffc:	4620      	mov	r0, r4
 8007ffe:	4629      	mov	r1, r5
 8008000:	f7f8 faf2 	bl	80005e8 <__aeabi_dmul>
 8008004:	a341      	add	r3, pc, #260	; (adr r3, 800810c <__kernel_sin+0x154>)
 8008006:	e9d3 2300 	ldrd	r2, r3, [r3]
 800800a:	4680      	mov	r8, r0
 800800c:	4689      	mov	r9, r1
 800800e:	4650      	mov	r0, sl
 8008010:	4659      	mov	r1, fp
 8008012:	f7f8 fae9 	bl	80005e8 <__aeabi_dmul>
 8008016:	a33f      	add	r3, pc, #252	; (adr r3, 8008114 <__kernel_sin+0x15c>)
 8008018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800801c:	f7f8 f92c 	bl	8000278 <__aeabi_dsub>
 8008020:	4652      	mov	r2, sl
 8008022:	465b      	mov	r3, fp
 8008024:	f7f8 fae0 	bl	80005e8 <__aeabi_dmul>
 8008028:	a33c      	add	r3, pc, #240	; (adr r3, 800811c <__kernel_sin+0x164>)
 800802a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800802e:	f7f8 f925 	bl	800027c <__adddf3>
 8008032:	4652      	mov	r2, sl
 8008034:	465b      	mov	r3, fp
 8008036:	f7f8 fad7 	bl	80005e8 <__aeabi_dmul>
 800803a:	a33a      	add	r3, pc, #232	; (adr r3, 8008124 <__kernel_sin+0x16c>)
 800803c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008040:	f7f8 f91a 	bl	8000278 <__aeabi_dsub>
 8008044:	4652      	mov	r2, sl
 8008046:	465b      	mov	r3, fp
 8008048:	f7f8 face 	bl	80005e8 <__aeabi_dmul>
 800804c:	a337      	add	r3, pc, #220	; (adr r3, 800812c <__kernel_sin+0x174>)
 800804e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008052:	f7f8 f913 	bl	800027c <__adddf3>
 8008056:	9b01      	ldr	r3, [sp, #4]
 8008058:	4606      	mov	r6, r0
 800805a:	460f      	mov	r7, r1
 800805c:	b9eb      	cbnz	r3, 800809a <__kernel_sin+0xe2>
 800805e:	4602      	mov	r2, r0
 8008060:	460b      	mov	r3, r1
 8008062:	4650      	mov	r0, sl
 8008064:	4659      	mov	r1, fp
 8008066:	f7f8 fabf 	bl	80005e8 <__aeabi_dmul>
 800806a:	a325      	add	r3, pc, #148	; (adr r3, 8008100 <__kernel_sin+0x148>)
 800806c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008070:	f7f8 f902 	bl	8000278 <__aeabi_dsub>
 8008074:	4642      	mov	r2, r8
 8008076:	464b      	mov	r3, r9
 8008078:	f7f8 fab6 	bl	80005e8 <__aeabi_dmul>
 800807c:	4602      	mov	r2, r0
 800807e:	460b      	mov	r3, r1
 8008080:	4620      	mov	r0, r4
 8008082:	4629      	mov	r1, r5
 8008084:	f7f8 f8fa 	bl	800027c <__adddf3>
 8008088:	4604      	mov	r4, r0
 800808a:	460d      	mov	r5, r1
 800808c:	ec45 4b10 	vmov	d0, r4, r5
 8008090:	b003      	add	sp, #12
 8008092:	ecbd 8b04 	vpop	{d8-d9}
 8008096:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800809a:	4b1b      	ldr	r3, [pc, #108]	; (8008108 <__kernel_sin+0x150>)
 800809c:	ec51 0b18 	vmov	r0, r1, d8
 80080a0:	2200      	movs	r2, #0
 80080a2:	f7f8 faa1 	bl	80005e8 <__aeabi_dmul>
 80080a6:	4632      	mov	r2, r6
 80080a8:	ec41 0b19 	vmov	d9, r0, r1
 80080ac:	463b      	mov	r3, r7
 80080ae:	4640      	mov	r0, r8
 80080b0:	4649      	mov	r1, r9
 80080b2:	f7f8 fa99 	bl	80005e8 <__aeabi_dmul>
 80080b6:	4602      	mov	r2, r0
 80080b8:	460b      	mov	r3, r1
 80080ba:	ec51 0b19 	vmov	r0, r1, d9
 80080be:	f7f8 f8db 	bl	8000278 <__aeabi_dsub>
 80080c2:	4652      	mov	r2, sl
 80080c4:	465b      	mov	r3, fp
 80080c6:	f7f8 fa8f 	bl	80005e8 <__aeabi_dmul>
 80080ca:	ec53 2b18 	vmov	r2, r3, d8
 80080ce:	f7f8 f8d3 	bl	8000278 <__aeabi_dsub>
 80080d2:	a30b      	add	r3, pc, #44	; (adr r3, 8008100 <__kernel_sin+0x148>)
 80080d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080d8:	4606      	mov	r6, r0
 80080da:	460f      	mov	r7, r1
 80080dc:	4640      	mov	r0, r8
 80080de:	4649      	mov	r1, r9
 80080e0:	f7f8 fa82 	bl	80005e8 <__aeabi_dmul>
 80080e4:	4602      	mov	r2, r0
 80080e6:	460b      	mov	r3, r1
 80080e8:	4630      	mov	r0, r6
 80080ea:	4639      	mov	r1, r7
 80080ec:	f7f8 f8c6 	bl	800027c <__adddf3>
 80080f0:	4602      	mov	r2, r0
 80080f2:	460b      	mov	r3, r1
 80080f4:	4620      	mov	r0, r4
 80080f6:	4629      	mov	r1, r5
 80080f8:	f7f8 f8be 	bl	8000278 <__aeabi_dsub>
 80080fc:	e7c4      	b.n	8008088 <__kernel_sin+0xd0>
 80080fe:	bf00      	nop
 8008100:	55555549 	.word	0x55555549
 8008104:	3fc55555 	.word	0x3fc55555
 8008108:	3fe00000 	.word	0x3fe00000
 800810c:	5acfd57c 	.word	0x5acfd57c
 8008110:	3de5d93a 	.word	0x3de5d93a
 8008114:	8a2b9ceb 	.word	0x8a2b9ceb
 8008118:	3e5ae5e6 	.word	0x3e5ae5e6
 800811c:	57b1fe7d 	.word	0x57b1fe7d
 8008120:	3ec71de3 	.word	0x3ec71de3
 8008124:	19c161d5 	.word	0x19c161d5
 8008128:	3f2a01a0 	.word	0x3f2a01a0
 800812c:	1110f8a6 	.word	0x1110f8a6
 8008130:	3f811111 	.word	0x3f811111

08008134 <fabs>:
 8008134:	ec51 0b10 	vmov	r0, r1, d0
 8008138:	ee10 2a10 	vmov	r2, s0
 800813c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008140:	ec43 2b10 	vmov	d0, r2, r3
 8008144:	4770      	bx	lr
	...

08008148 <floor>:
 8008148:	ec51 0b10 	vmov	r0, r1, d0
 800814c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008150:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8008154:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8008158:	2e13      	cmp	r6, #19
 800815a:	ee10 5a10 	vmov	r5, s0
 800815e:	ee10 8a10 	vmov	r8, s0
 8008162:	460c      	mov	r4, r1
 8008164:	dc32      	bgt.n	80081cc <floor+0x84>
 8008166:	2e00      	cmp	r6, #0
 8008168:	da14      	bge.n	8008194 <floor+0x4c>
 800816a:	a333      	add	r3, pc, #204	; (adr r3, 8008238 <floor+0xf0>)
 800816c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008170:	f7f8 f884 	bl	800027c <__adddf3>
 8008174:	2200      	movs	r2, #0
 8008176:	2300      	movs	r3, #0
 8008178:	f7f8 fcc6 	bl	8000b08 <__aeabi_dcmpgt>
 800817c:	b138      	cbz	r0, 800818e <floor+0x46>
 800817e:	2c00      	cmp	r4, #0
 8008180:	da57      	bge.n	8008232 <floor+0xea>
 8008182:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8008186:	431d      	orrs	r5, r3
 8008188:	d001      	beq.n	800818e <floor+0x46>
 800818a:	4c2d      	ldr	r4, [pc, #180]	; (8008240 <floor+0xf8>)
 800818c:	2500      	movs	r5, #0
 800818e:	4621      	mov	r1, r4
 8008190:	4628      	mov	r0, r5
 8008192:	e025      	b.n	80081e0 <floor+0x98>
 8008194:	4f2b      	ldr	r7, [pc, #172]	; (8008244 <floor+0xfc>)
 8008196:	4137      	asrs	r7, r6
 8008198:	ea01 0307 	and.w	r3, r1, r7
 800819c:	4303      	orrs	r3, r0
 800819e:	d01f      	beq.n	80081e0 <floor+0x98>
 80081a0:	a325      	add	r3, pc, #148	; (adr r3, 8008238 <floor+0xf0>)
 80081a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081a6:	f7f8 f869 	bl	800027c <__adddf3>
 80081aa:	2200      	movs	r2, #0
 80081ac:	2300      	movs	r3, #0
 80081ae:	f7f8 fcab 	bl	8000b08 <__aeabi_dcmpgt>
 80081b2:	2800      	cmp	r0, #0
 80081b4:	d0eb      	beq.n	800818e <floor+0x46>
 80081b6:	2c00      	cmp	r4, #0
 80081b8:	bfbe      	ittt	lt
 80081ba:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80081be:	fa43 f606 	asrlt.w	r6, r3, r6
 80081c2:	19a4      	addlt	r4, r4, r6
 80081c4:	ea24 0407 	bic.w	r4, r4, r7
 80081c8:	2500      	movs	r5, #0
 80081ca:	e7e0      	b.n	800818e <floor+0x46>
 80081cc:	2e33      	cmp	r6, #51	; 0x33
 80081ce:	dd0b      	ble.n	80081e8 <floor+0xa0>
 80081d0:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80081d4:	d104      	bne.n	80081e0 <floor+0x98>
 80081d6:	ee10 2a10 	vmov	r2, s0
 80081da:	460b      	mov	r3, r1
 80081dc:	f7f8 f84e 	bl	800027c <__adddf3>
 80081e0:	ec41 0b10 	vmov	d0, r0, r1
 80081e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081e8:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 80081ec:	f04f 33ff 	mov.w	r3, #4294967295
 80081f0:	fa23 f707 	lsr.w	r7, r3, r7
 80081f4:	4207      	tst	r7, r0
 80081f6:	d0f3      	beq.n	80081e0 <floor+0x98>
 80081f8:	a30f      	add	r3, pc, #60	; (adr r3, 8008238 <floor+0xf0>)
 80081fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081fe:	f7f8 f83d 	bl	800027c <__adddf3>
 8008202:	2200      	movs	r2, #0
 8008204:	2300      	movs	r3, #0
 8008206:	f7f8 fc7f 	bl	8000b08 <__aeabi_dcmpgt>
 800820a:	2800      	cmp	r0, #0
 800820c:	d0bf      	beq.n	800818e <floor+0x46>
 800820e:	2c00      	cmp	r4, #0
 8008210:	da02      	bge.n	8008218 <floor+0xd0>
 8008212:	2e14      	cmp	r6, #20
 8008214:	d103      	bne.n	800821e <floor+0xd6>
 8008216:	3401      	adds	r4, #1
 8008218:	ea25 0507 	bic.w	r5, r5, r7
 800821c:	e7b7      	b.n	800818e <floor+0x46>
 800821e:	2301      	movs	r3, #1
 8008220:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8008224:	fa03 f606 	lsl.w	r6, r3, r6
 8008228:	4435      	add	r5, r6
 800822a:	4545      	cmp	r5, r8
 800822c:	bf38      	it	cc
 800822e:	18e4      	addcc	r4, r4, r3
 8008230:	e7f2      	b.n	8008218 <floor+0xd0>
 8008232:	2500      	movs	r5, #0
 8008234:	462c      	mov	r4, r5
 8008236:	e7aa      	b.n	800818e <floor+0x46>
 8008238:	8800759c 	.word	0x8800759c
 800823c:	7e37e43c 	.word	0x7e37e43c
 8008240:	bff00000 	.word	0xbff00000
 8008244:	000fffff 	.word	0x000fffff

08008248 <scalbn>:
 8008248:	b570      	push	{r4, r5, r6, lr}
 800824a:	ec55 4b10 	vmov	r4, r5, d0
 800824e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8008252:	4606      	mov	r6, r0
 8008254:	462b      	mov	r3, r5
 8008256:	b99a      	cbnz	r2, 8008280 <scalbn+0x38>
 8008258:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800825c:	4323      	orrs	r3, r4
 800825e:	d036      	beq.n	80082ce <scalbn+0x86>
 8008260:	4b39      	ldr	r3, [pc, #228]	; (8008348 <scalbn+0x100>)
 8008262:	4629      	mov	r1, r5
 8008264:	ee10 0a10 	vmov	r0, s0
 8008268:	2200      	movs	r2, #0
 800826a:	f7f8 f9bd 	bl	80005e8 <__aeabi_dmul>
 800826e:	4b37      	ldr	r3, [pc, #220]	; (800834c <scalbn+0x104>)
 8008270:	429e      	cmp	r6, r3
 8008272:	4604      	mov	r4, r0
 8008274:	460d      	mov	r5, r1
 8008276:	da10      	bge.n	800829a <scalbn+0x52>
 8008278:	a32b      	add	r3, pc, #172	; (adr r3, 8008328 <scalbn+0xe0>)
 800827a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800827e:	e03a      	b.n	80082f6 <scalbn+0xae>
 8008280:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8008284:	428a      	cmp	r2, r1
 8008286:	d10c      	bne.n	80082a2 <scalbn+0x5a>
 8008288:	ee10 2a10 	vmov	r2, s0
 800828c:	4620      	mov	r0, r4
 800828e:	4629      	mov	r1, r5
 8008290:	f7f7 fff4 	bl	800027c <__adddf3>
 8008294:	4604      	mov	r4, r0
 8008296:	460d      	mov	r5, r1
 8008298:	e019      	b.n	80082ce <scalbn+0x86>
 800829a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800829e:	460b      	mov	r3, r1
 80082a0:	3a36      	subs	r2, #54	; 0x36
 80082a2:	4432      	add	r2, r6
 80082a4:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80082a8:	428a      	cmp	r2, r1
 80082aa:	dd08      	ble.n	80082be <scalbn+0x76>
 80082ac:	2d00      	cmp	r5, #0
 80082ae:	a120      	add	r1, pc, #128	; (adr r1, 8008330 <scalbn+0xe8>)
 80082b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80082b4:	da1c      	bge.n	80082f0 <scalbn+0xa8>
 80082b6:	a120      	add	r1, pc, #128	; (adr r1, 8008338 <scalbn+0xf0>)
 80082b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80082bc:	e018      	b.n	80082f0 <scalbn+0xa8>
 80082be:	2a00      	cmp	r2, #0
 80082c0:	dd08      	ble.n	80082d4 <scalbn+0x8c>
 80082c2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80082c6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80082ca:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80082ce:	ec45 4b10 	vmov	d0, r4, r5
 80082d2:	bd70      	pop	{r4, r5, r6, pc}
 80082d4:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80082d8:	da19      	bge.n	800830e <scalbn+0xc6>
 80082da:	f24c 3350 	movw	r3, #50000	; 0xc350
 80082de:	429e      	cmp	r6, r3
 80082e0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 80082e4:	dd0a      	ble.n	80082fc <scalbn+0xb4>
 80082e6:	a112      	add	r1, pc, #72	; (adr r1, 8008330 <scalbn+0xe8>)
 80082e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d1e2      	bne.n	80082b6 <scalbn+0x6e>
 80082f0:	a30f      	add	r3, pc, #60	; (adr r3, 8008330 <scalbn+0xe8>)
 80082f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082f6:	f7f8 f977 	bl	80005e8 <__aeabi_dmul>
 80082fa:	e7cb      	b.n	8008294 <scalbn+0x4c>
 80082fc:	a10a      	add	r1, pc, #40	; (adr r1, 8008328 <scalbn+0xe0>)
 80082fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008302:	2b00      	cmp	r3, #0
 8008304:	d0b8      	beq.n	8008278 <scalbn+0x30>
 8008306:	a10e      	add	r1, pc, #56	; (adr r1, 8008340 <scalbn+0xf8>)
 8008308:	e9d1 0100 	ldrd	r0, r1, [r1]
 800830c:	e7b4      	b.n	8008278 <scalbn+0x30>
 800830e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008312:	3236      	adds	r2, #54	; 0x36
 8008314:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008318:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800831c:	4620      	mov	r0, r4
 800831e:	4b0c      	ldr	r3, [pc, #48]	; (8008350 <scalbn+0x108>)
 8008320:	2200      	movs	r2, #0
 8008322:	e7e8      	b.n	80082f6 <scalbn+0xae>
 8008324:	f3af 8000 	nop.w
 8008328:	c2f8f359 	.word	0xc2f8f359
 800832c:	01a56e1f 	.word	0x01a56e1f
 8008330:	8800759c 	.word	0x8800759c
 8008334:	7e37e43c 	.word	0x7e37e43c
 8008338:	8800759c 	.word	0x8800759c
 800833c:	fe37e43c 	.word	0xfe37e43c
 8008340:	c2f8f359 	.word	0xc2f8f359
 8008344:	81a56e1f 	.word	0x81a56e1f
 8008348:	43500000 	.word	0x43500000
 800834c:	ffff3cb0 	.word	0xffff3cb0
 8008350:	3c900000 	.word	0x3c900000

08008354 <_gettimeofday>:
 8008354:	4b02      	ldr	r3, [pc, #8]	; (8008360 <_gettimeofday+0xc>)
 8008356:	2258      	movs	r2, #88	; 0x58
 8008358:	601a      	str	r2, [r3, #0]
 800835a:	f04f 30ff 	mov.w	r0, #4294967295
 800835e:	4770      	bx	lr
 8008360:	200008dc 	.word	0x200008dc

08008364 <_init>:
 8008364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008366:	bf00      	nop
 8008368:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800836a:	bc08      	pop	{r3}
 800836c:	469e      	mov	lr, r3
 800836e:	4770      	bx	lr

08008370 <_fini>:
 8008370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008372:	bf00      	nop
 8008374:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008376:	bc08      	pop	{r3}
 8008378:	469e      	mov	lr, r3
 800837a:	4770      	bx	lr
