Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Apr 27 11:55:03 2016
| Host         : localhost.localdomain running 64-bit CentOS Linux release 7.2.1511 (Core)
| Command      : report_timing -file ./reports/timing/22bit_normal_adder_timing.rpt
| Design       : normal_adder
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            s[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.262ns  (logic 6.539ns (33.948%)  route 12.723ns (66.052%))
  Logic Levels:           13  (IBUF=1 LUT3=1 LUT5=9 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    T19                  IBUF (Prop_ibuf_I_O)         0.950     0.950 r  a_IBUF[0]_inst/O
                         net (fo=4, routed)           2.203     3.153    a_IBUF[0]
    SLICE_X43Y23         LUT6 (Prop_lut6_I3_O)        0.124     3.277 r  s_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.866     4.142    c_2
    SLICE_X43Y25         LUT5 (Prop_lut5_I2_O)        0.124     4.266 r  s_OBUF[6]_inst_i_2/O
                         net (fo=3, routed)           0.644     4.910    c_4
    SLICE_X43Y27         LUT5 (Prop_lut5_I2_O)        0.150     5.060 r  s_OBUF[8]_inst_i_2/O
                         net (fo=3, routed)           0.839     5.899    c_6
    SLICE_X43Y29         LUT5 (Prop_lut5_I2_O)        0.352     6.251 r  s_OBUF[10]_inst_i_2/O
                         net (fo=3, routed)           0.839     7.089    c_8
    SLICE_X43Y31         LUT5 (Prop_lut5_I2_O)        0.352     7.441 r  s_OBUF[12]_inst_i_2/O
                         net (fo=3, routed)           0.839     8.280    c_1010_out
    SLICE_X43Y33         LUT5 (Prop_lut5_I2_O)        0.352     8.632 r  s_OBUF[14]_inst_i_2/O
                         net (fo=3, routed)           1.011     9.642    c_12
    SLICE_X43Y35         LUT5 (Prop_lut5_I2_O)        0.354     9.996 r  s_OBUF[16]_inst_i_2/O
                         net (fo=3, routed)           1.011    11.007    c_14
    SLICE_X43Y37         LUT5 (Prop_lut5_I2_O)        0.354    11.361 r  s_OBUF[18]_inst_i_2/O
                         net (fo=3, routed)           1.011    12.372    c_16
    SLICE_X43Y39         LUT5 (Prop_lut5_I2_O)        0.354    12.726 r  s_OBUF[20]_inst_i_2/O
                         net (fo=3, routed)           0.812    13.538    c_18
    SLICE_X43Y41         LUT3 (Prop_lut3_I0_O)        0.326    13.864 r  s_OBUF[21]_inst_i_2/O
                         net (fo=1, routed)           0.151    14.015    c_19
    SLICE_X43Y41         LUT5 (Prop_lut5_I0_O)        0.124    14.139 r  s_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           2.500    16.639    s_OBUF[21]
    H18                  OBUF (Prop_obuf_I_O)         2.623    19.262 r  s_OBUF[21]_inst/O
                         net (fo=0)                   0.000    19.262    s[21]
    H18                                                               r  s[21] (OUT)
  -------------------------------------------------------------------    -------------------




