; ModuleID = 'builtins-hsail.opt.bc'
target datalayout = "e-i64:64-v16:16-v24:32-v32:32-v48:64-v96:128-v192:256-v256:256-v512:512-v1024:1024-n32"
target triple = "hsail64-pc-unknown-amdopencl"

%0 = type opaque
%1 = type opaque
%2 = type opaque
%3 = type opaque
%4 = type opaque
%5 = type opaque
%6 = type opaque
%7 = type opaque
%8 = type { float, float, float, float }
%9 = type { i32, i32, i32, i32 }
%10 = type { i32, i32, i32, i32 }
%11 = type opaque
%12 = type { i32, i32, i64, i64, i64, i32, i32, i32, i32, i64, [2 x i32] }
%13 = type opaque
%14 = type { i32, i32, [3 x i64], i64 }
%15 = type { i32, i32, i32, i32, i64, i64, i64, i32, [5 x i32], %16 }
%16 = type { i32, [3 x i16], i16, [3 x i32], i32, i32, i64, i64, i64, i64 }
%17 = type { i32, i32, i32, i32, i64, i64, i64, i64, i32, i32, i32, i32, i32, i32, i64, i32, i16, i16, i16, i16, i16, i16, i16, i16, i8, i8, i8, i8, i32, i32, i8, i8, i8, i8, i32, i32, i16, i16, %18 }
%18 = type { i64, i16, i16, i32, i32, i32, i32, [3 x i32], [3 x i32], i8, [75 x i8] }
%19 = type { i32, i32, i64, i64, i64, i32, i32, i32, i32, i64, [2 x i32] }
%20 = type { i32, i32, i32, i32, i64, i64, i64, i32, [5 x i32], %21 }
%21 = type { i32, [3 x i16], i16, [3 x i32], i32, i32, i64, i64, i64, i64 }
%22 = type { i32, i32, [3 x i64], i64 }
%23 = type { i32, [3 x i64], [3 x i64], [3 x i64] }
%24 = type { i32, i32, i64, i64, i32, i32, i64, i32, i32, i64, i32, i32 }
%25 = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%26 = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%27 = type { i32, i32, i32, i32, i64, i64, i64, i64, i32, i32, i32, i32, i32, i32, i64, i32, i16, i16, i16, i16, i16, i16, i16, i16, i8, i8, i8, i8, i32, i32, i8, i8, i8, i8, i32, i32, i16, i16, %28 }
%28 = type { i64, i16, i16, i32, i32, i32, i32, [3 x i32], [3 x i32], i8, [75 x i8] }
%29 = type { i64, i64, i64, [104 x i8], [1 x i8] }
%30 = type { i64, i64, i64, i64 }

@__hsail_BRIGChOrderToOCLChOrder = internal addrspace(2) constant [32 x i32] [i32 4273, i32 4272, i32 4282, i32 4274, i32 4283, i32 4275, i32 4276, i32 4284, i32 4277, i32 4278, i32 4279, i32 4291, i32 4287, i32 4288, i32 4289, i32 4290, i32 4280, i32 4281, i32 4285, i32 4286, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0], align 4
@__hsail_BRIGChTypeToOCLChType = internal addrspace(2) constant [16 x i32] [i32 4304, i32 4305, i32 4306, i32 4307, i32 4319, i32 4309, i32 4308, i32 4310, i32 4311, i32 4312, i32 4313, i32 4314, i32 4315, i32 4316, i32 4317, i32 4318], align 4
@__math32_EXP_TBL = internal addrspace(2) constant [65 x float] [float 1.000000e+00, float 0x3FF02C9A40000000, float 0x3FF059B0E0000000, float 0x3FF0874520000000, float 0x3FF0B55860000000, float 0x3FF0E3EC40000000, float 0x3FF11301E0000000, float 0x3FF1429AA0000000, float 0x3FF172B840000000, float 0x3FF1A35BE0000000, float 0x3FF1D48740000000, float 0x3FF2063B80000000, float 0x3FF2387A60000000, float 0x3FF26B4560000000, float 0x3FF29E9E00000000, float 0x3FF2D285A0000000, float 0x3FF306FE00000000, float 0x3FF33C08C0000000, float 0x3FF371A740000000, float 0x3FF3A7DB40000000, float 0x3FF3DEA640000000, float 0x3FF4160A20000000, float 0x3FF44E0860000000, float 0x3FF486A2C0000000, float 0x3FF4BFDAE0000000, float 0x3FF4F9B280000000, float 0x3FF5342B60000000, float 0x3FF56F4740000000, float 0x3FF5AB07E0000000, float 0x3FF5E76F20000000, float 0x3FF6247EC0000000, float 0x3FF6623880000000, float 0x3FF6A09E60000000, float 0x3FF6DFB240000000, float 0x3FF71F75E0000000, float 0x3FF75FEB60000000, float 0x3FF7A11480000000, float 0x3FF7E2F340000000, float 0x3FF82589A0000000, float 0x3FF868D9A0000000, float 0x3FF8ACE540000000, float 0x3FF8F1AEA0000000, float 0x3FF93737C0000000, float 0x3FF97D82A0000000, float 0x3FF9C49180000000, float 0x3FFA0C6680000000, float 0x3FFA5503C0000000, float 0x3FFA9E6B60000000, float 0x3FFAE89FA0000000, float 0x3FFB33A2C0000000, float 0x3FFB7F7700000000, float 0x3FFBCC1EA0000000, float 0x3FFC199BE0000000, float 0x3FFC67F120000000, float 0x3FFCB720E0000000, float 0x3FFD072D40000000, float 0x3FFD5818E0000000, float 0x3FFDA9E600000000, float 0x3FFDFC9740000000, float 0x3FFE502EE0000000, float 0x3FFEA4AFA0000000, float 0x3FFEFA1BE0000000, float 0x3FFF507660000000, float 0x3FFFA7C180000000, float 2.000000e+00], align 4
@__math32_EXP_TBL_EP = internal addrspace(2) constant [65 x <2 x float>] [<2 x float> <float 1.000000e+00, float 0.000000e+00>, <2 x float> <float 0x3FF02C0000000000, float 0x3F2347CEE0000000>, <2 x float> <float 0x3FF0580000000000, float 0x3F3B0D3140000000>, <2 x float> <float 0x3FF0840000000000, float 0x3F4A28C3A0000000>, <2 x float> <float 0x3FF0B40000000000, float 0x3F3586CF80000000>, <2 x float> <float 0x3FF0E00000000000, float 0x3F4F619680000000>, <2 x float> <float 0x3FF1100000000000, float 0x3F480E8080000000>, <2 x float> <float 1.078125e+00, float 0x3F44D57540000000>, <2 x float> <float 0x3FF1700000000000, float 0x3F45C1E3E0000000>, <2 x float> <float 0x3FF1A00000000000, float 0x3F4ADF5B60000000>, <2 x float> <float 0x3FF1D40000000000, float 0x3F20E62D00000000>, <2 x float> <float 0x3FF2040000000000, float 0x3F41DC4300000000>, <2 x float> <float 0x3FF2380000000000, float 0x3F1E9B9D40000000>, <2 x float> <float 0x3FF2680000000000, float 0x3F4A2B2F00000000>, <2 x float> <float 0x3FF29C0000000000, float 0x3F44EFA8E0000000>, <2 x float> <float 0x3FF2D00000000000, float 0x3F442D3720000000>, <2 x float> <float 0x3FF3040000000000, float 0x3F47F05180000000>, <2 x float> <float 0x3FF33C0000000000, float 0x3EE164C820000000>, <2 x float> <float 0x3FF3700000000000, float 0x3F3A7373A0000000>, <2 x float> <float 0x3FF3A40000000000, float 0x3F4ED9A720000000>, <2 x float> <float 0x3FF3DC0000000000, float 0x3F45326080000000>, <2 x float> <float 0x3FF4140000000000, float 0x3F40510FA0000000>, <2 x float> <float 0x3FF44C0000000000, float 0x3F40430300000000>, <2 x float> <float 0x3FF4840000000000, float 0x3F4515AE00000000>, <2 x float> <float 0x3FF4BC0000000000, float 0x3F4ED6A9A0000000>, <2 x float> <float 0x3FF4F80000000000, float 0x3F3B2769C0000000>, <2 x float> <float 0x3FF5340000000000, float 0x3F05AB4EA0000000>, <2 x float> <float 0x3FF56C0000000000, float 0x3F4A39B5A0000000>, <2 x float> <float 0x3FF5A80000000000, float 0x3F483EEA40000000>, <2 x float> <float 0x3FF5E40000000000, float 0x3F4B78AD60000000>, <2 x float> <float 0x3FF6240000000000, float 0x3F1FAC0E80000000>, <2 x float> <float 0x3FF6600000000000, float 0x3F41C412A0000000>, <2 x float> <float 0x3FF6A00000000000, float 0x3F23CCCFE0000000>, <2 x float> <float 0x3FF6DC0000000000, float 0x3F4D91E320000000>, <2 x float> <float 0x3FF71C0000000000, float 0x3F4BAF4760000000>, <2 x float> <float 0x3FF75C0000000000, float 0x3F4F5AB200000000>, <2 x float> <float 0x3FF7A00000000000, float 0x3F31473EA0000000>, <2 x float> <float 0x3FF7E00000000000, float 0x3F4799B660000000>, <2 x float> <float 0x3FF8240000000000, float 0x3F389994C0000000>, <2 x float> <float 0x3FF8680000000000, float 0x3F2B336880000000>, <2 x float> <float 0x3FF8AC0000000000, float 0x3F2CA84540000000>, <2 x float> <float 0x3FF8F00000000000, float 0x3F3AE99140000000>, <2 x float> <float 0x3FF9340000000000, float 0x3F49BD8660000000>, <2 x float> <float 0x3FF97C0000000000, float 0x3F3829FDE0000000>, <2 x float> <float 0x3FF9C40000000000, float 0x3F22305460000000>, <2 x float> <float 0x3FFA0C0000000000, float 0x3F199ED760000000>, <2 x float> <float 0x3FFA540000000000, float 0x3F303B23E0000000>, <2 x float> <float 0x3FFA9C0000000000, float 0x3F435AABC0000000>, <2 x float> <float 0x3FFAE80000000000, float 0x3F23F32B40000000>, <2 x float> <float 0x3FFB300000000000, float 0x3F4D15C260000000>, <2 x float> <float 0x3FFB7C0000000000, float 0x3F4BB797C0000000>, <2 x float> <float 0x3FFBCC0000000000, float 0x3EFE904BC0000000>, <2 x float> <float 0x3FFC180000000000, float 0x3F39BDD840000000>, <2 x float> <float 0x3FFC640000000000, float 0x3F4F8972A0000000>, <2 x float> <float 0x3FFCB40000000000, float 0x3F4906E760000000>, <2 x float> <float 0x3FFD040000000000, float 0x3F496A5020000000>, <2 x float> <float 0x3FFD580000000000, float 0x3EF8DCFBA0000000>, <2 x float> <float 0x3FFDA80000000000, float 0x3F3E603DA0000000>, <2 x float> <float 0x3FFDFC0000000000, float 0x3F22E66F60000000>, <2 x float> <float 0x3FFE500000000000, float 0x3F0773C580000000>, <2 x float> <float 0x3FFEA40000000000, float 0x3F25F45480000000>, <2 x float> <float 0x3FFEF80000000000, float 0x3F40DF7300000000>, <2 x float> <float 0x3FFF500000000000, float 0x3F1D96DB80000000>, <2 x float> <float 0x3FFFA40000000000, float 0x3F4E0C0CE0000000>, <2 x float> <float 2.000000e+00, float 0.000000e+00>], align 8
@__math32_LOG2_TBL = internal addrspace(2) constant [129 x <2 x float>] [<2 x float> zeroinitializer, <2 x float> <float 0x3F86F80000000000, float 0x3EE942DBA0000000>, <2 x float> <float 0x3F96E00000000000, float 0x3EFE5A1700000000>, <2 x float> <float 0x3FA1180000000000, float 0x3F03475440000000>, <2 x float> <float 0x3FA6B80000000000, float 0x3EF69BAC60000000>, <2 x float> <float 0x3FAC480000000000, float 0x3F07EAE420000000>, <2 x float> <float 0x3FB0E80000000000, float 0x3F09C4FD00000000>, <2 x float> <float 0x3FB3A80000000000, float 0x3F017EE920000000>, <2 x float> <float 0x3FB6600000000000, float 0x3F0FB7D640000000>, <2 x float> <float 0x3FB9180000000000, float 0x3EE42DC8C0000000>, <2 x float> <float 0x3FBBC80000000000, float 0x3ED0902B60000000>, <2 x float> <float 0x3FBE700000000000, float 0x3F07608BE0000000>, <2 x float> <float 0x3FC0880000000000, float 0x3F21623360000000>, <2 x float> <float 0x3FC1D80000000000, float 0x3F23465D40000000>, <2 x float> <float 0x3FC3280000000000, float 0x3F174F13C0000000>, <2 x float> <float 0x3FC4700000000000, float 0x3F2AA7E600000000>, <2 x float> <float 0x3FC5C00000000000, float 0x3ECA39FBC0000000>, <2 x float> <float 1.796875e-01, float 0x3F2D0B53A0000000>, <2 x float> <float 0x3FC8480000000000, float 0x3F20AF40A0000000>, <2 x float> <float 0x3FC9880000000000, float 0x3F2B741DE0000000>, <2 x float> <float 0x3FCAC80000000000, float 0x3F2D78B6C0000000>, <2 x float> <float 0x3FCC080000000000, float 0x3F26DB3760000000>, <2 x float> <float 0x3FCD480000000000, float 0x3F0EE4C320000000>, <2 x float> <float 0x3FCE800000000000, float 0x3F202F9D20000000>, <2 x float> <float 0x3FCFB80000000000, float 0x3F205AE400000000>, <2 x float> <float 0x3FD0780000000000, float 0x3F10ADBB00000000>, <2 x float> <float 0x3FD1100000000000, float 0x3F283ED680000000>, <2 x float> <float 0x3FD1A80000000000, float 0x3F3016CA40000000>, <2 x float> <float 0x3FD2400000000000, float 0x3F301EAC20000000>, <2 x float> <float 0x3FD2D80000000000, float 0x3F2887E260000000>, <2 x float> <float 0x3FD3700000000000, float 0x3F124CEA40000000>, <2 x float> <float 3.125000e-01, float 0x3F3918EC60000000>, <2 x float> <float 0x3FD4980000000000, float 0x3F23C25E60000000>, <2 x float> <float 0x3FD5280000000000, float 0x3F36F7F120000000>, <2 x float> <float 0x3FD5C00000000000, float 0x3EDA39FBC0000000>, <2 x float> <float 0x3FD6500000000000, float 0x3F18FE4660000000>, <2 x float> <float 0x3FD6E00000000000, float 0x3F210E6CE0000000>, <2 x float> <float 0x3FD7700000000000, float 0x3F1D2BA7E0000000>, <2 x float> <float 3.750000e-01, float 0x3F04AC62C0000000>, <2 x float> <float 0x3FD8880000000000, float 0x3F3A71CB80000000>, <2 x float> <float 0x3FD9180000000000, float 0x3F2DD448E0000000>, <2 x float> <float 0x3FD9A80000000000, float 0x3EA1C8F100000000>, <2 x float> <float 0x3FDA300000000000, float 0x3F2BB053E0000000>, <2 x float> <float 0x3FDAB80000000000, float 0x3F3861E5E0000000>, <2 x float> <float 0x3FDB400000000000, float 0x3F3FAFDCE0000000>, <2 x float> <float 0x3FDBD00000000000, float 0x3F0E5D3CE0000000>, <2 x float> <float 0x3FDC580000000000, float 0x3F12FAD280000000>, <2 x float> <float 0x3FDCE00000000000, float 0x3F04924740000000>, <2 x float> <float 0x3FDD600000000000, float 0x3F3D4F80C0000000>, <2 x float> <float 0x3FDDE80000000000, float 0x3F34FF5100000000>, <2 x float> <float 0x3FDE700000000000, float 0x3F23550F20000000>, <2 x float> <float 0x3FDEF00000000000, float 0x3F3B59CCA0000000>, <2 x float> <float 0x3FDF780000000000, float 0x3F242B4640000000>, <2 x float> <float 0x3FDFF80000000000, float 0x3F35E66A00000000>, <2 x float> <float 0x3FE0380000000000, float 0x3F4F6A2E40000000>, <2 x float> <float 5.156250e-01, float 0x3F139E4FE0000000>, <2 x float> <float 5.234375e-01, float 0x3F20500D60000000>, <2 x float> <float 5.312500e-01, float 0x3F213B1520000000>, <2 x float> <float 5.390625e-01, float 0x3F193F5420000000>, <2 x float> <float 5.468750e-01, float 0x3EF467B940000000>, <2 x float> <float 0x3FE1B80000000000, float 0x3F4CC47A40000000>, <2 x float> <float 0x3FE1F80000000000, float 0x3F478F4C20000000>, <2 x float> <float 0x3FE2380000000000, float 0x3F41075080000000>, <2 x float> <float 0x3FE2780000000000, float 0x3F32602C20000000>, <2 x float> <float 0x3FE2B80000000000, float 0x3EBA39FBC0000000>, <2 x float> <float 0x3FE2F00000000000, float 0x3F45A1D7A0000000>, <2 x float> <float 0x3FE3300000000000, float 0x3F33E355A0000000>, <2 x float> <float 0x3FE3680000000000, float 0x3F4CFFEDA0000000>, <2 x float> <float 0x3FE3A80000000000, float 0x3F3D9FD500000000>, <2 x float> <float 0x3FE3E00000000000, float 0x3F4F64DE60000000>, <2 x float> <float 0x3FE4200000000000, float 0x3F3D83F4C0000000>, <2 x float> <float 0x3FE4580000000000, float 0x3F4CEA6280000000>, <2 x float> <float 0x3FE4980000000000, float 0x3F33C25E60000000>, <2 x float> <float 0x3FE4D00000000000, float 0x3F45A96CC0000000>, <2 x float> <float 0x3FE5100000000000, float 0x3EE18708A0000000>, <2 x float> <float 0x3FE5480000000000, float 0x3F33746520000000>, <2 x float> <float 6.718750e-01, float 0x3F42089A60000000>, <2 x float> <float 0x3FE5B80000000000, float 0x3F493432C0000000>, <2 x float> <float 0x3FE5F00000000000, float 0x3F4F3FD060000000>, <2 x float> <float 0x3FE6300000000000, float 0x3F20B8F540000000>, <2 x float> <float 0x3FE6680000000000, float 0x3F30047220000000>, <2 x float> <float 0x3FE6A00000000000, float 0x3F357CF2C0000000>, <2 x float> <float 0x3FE6D80000000000, float 0x3F38CB53A0000000>, <2 x float> <float 0x3FE7100000000000, float 0x3F39F4D8A0000000>, <2 x float> <float 0x3FE7480000000000, float 0x3F38FEB260000000>, <2 x float> <float 7.343750e-01, float 0x3F35EDFEE0000000>, <2 x float> <float 0x3FE7B80000000000, float 0x3F30C7C9A0000000>, <2 x float> <float 0x3FE7F00000000000, float 0x3F23221820000000>, <2 x float> <float 0x3FE8280000000000, float 0x3ED3AB7CE0000000>, <2 x float> <float 0x3FE8580000000000, float 0x3F4A82C2C0000000>, <2 x float> <float 0x3FE8900000000000, float 0x3F43DD2C00000000>, <2 x float> <float 0x3FE8C80000000000, float 0x3F3871DA40000000>, <2 x float> <float 7.812500e-01, float 0x3F1CC2C000000000>, <2 x float> <float 0x3FE9300000000000, float 0x3F49FDB680000000>, <2 x float> <float 0x3FE9680000000000, float 0x3F3ED69560000000>, <2 x float> <float 0x3FE9A00000000000, float 0x3F1F1A7600000000>, <2 x float> <float 0x3FE9D00000000000, float 0x3F4767F540000000>, <2 x float> <float 0x3FEA080000000000, float 0x3F33F6D260000000>, <2 x float> <float 0x3FEA380000000000, float 0x3F4B9FCE20000000>, <2 x float> <float 0x3FEA700000000000, float 0x3F38AE8160000000>, <2 x float> <float 0x3FEAA00000000000, float 0x3F4C23D600000000>, <2 x float> <float 0x3FEAD80000000000, float 0x3F360F3880000000>, <2 x float> <float 0x3FEB080000000000, float 0x3F49049AE0000000>, <2 x float> <float 8.515625e-01, float 0x3F28734A80000000>, <2 x float> <float 0x3FEB700000000000, float 0x3F42523D40000000>, <2 x float> <float 0x3FEBA00000000000, float 0x3F4DA6CE60000000>, <2 x float> <float 0x3FEBD80000000000, float 0x3F3038E620000000>, <2 x float> <float 0x3FEC080000000000, float 0x3F41B511E0000000>, <2 x float> <float 0x3FEC380000000000, float 0x3F4A728B80000000>, <2 x float> <float 0x3FEC700000000000, float 0x3F12B5D220000000>, <2 x float> <float 0x3FECA00000000000, float 0x3F32C6E540000000>, <2 x float> <float 0x3FECD00000000000, float 0x3F3F350640000000>, <2 x float> <float 9.062500e-01, float 0x3F44FDB480000000>, <2 x float> <float 0x3FED300000000000, float 0x3F498EC9E0000000>, <2 x float> <float 0x3FED600000000000, float 0x3F4D4F80C0000000>, <2 x float> <float 0x3FED980000000000, float 0x3EE0643D60000000>, <2 x float> <float 0x3FEDC80000000000, float 0x3F133567E0000000>, <2 x float> <float 0x3FEDF80000000000, float 0x3F1E0410C0000000>, <2 x float> <float 0x3FEE280000000000, float 0x3F2142E0E0000000>, <2 x float> <float 0x3FEE580000000000, float 0x3F2063C880000000>, <2 x float> <float 0x3FEE880000000000, float 0x3F18D66C40000000>, <2 x float> <float 0x3FEEB80000000000, float 0x3F057E32A0000000>, <2 x float> <float 0x3FEEE00000000000, float 0x3F4ED1C6C0000000>, <2 x float> <float 0x3FEF100000000000, float 0x3F4B8A0760000000>, <2 x float> <float 9.765625e-01, float 0x3F47822F20000000>, <2 x float> <float 0x3FEF700000000000, float 0x3F42BBC3A0000000>, <2 x float> <float 0x3FEFA00000000000, float 0x3F3A708BA0000000>, <2 x float> <float 0x3FEFD00000000000, float 0x3F2BE4C7E0000000>, <2 x float> <float 1.000000e+00, float 0.000000e+00>], align 8
@__math32_LOG10_TBL = internal addrspace(2) constant [129 x <2 x float>] [<2 x float> zeroinitializer, <2 x float> <float 0x3F6BA80000000000, float 0x3ECF51C880000000>, <2 x float> <float 0x3F7B900000000000, float 0x3ED1DA93E0000000>, <2 x float> <float 0x3F84980000000000, float 0x3ED8428A20000000>, <2 x float> <float 0x3F8B580000000000, float 0x3EEA423AC0000000>, <2 x float> <float 0x3F91080000000000, float 0x3EE41D4220000000>, <2 x float> <float 0x3F94580000000000, float 0x3EFD3D6B20000000>, <2 x float> <float 0x3F97A80000000000, float 0x3EF70F7CE0000000>, <2 x float> <float 0x3F9AF00000000000, float 0x3EF7E4AC00000000>, <2 x float> <float 0x3F9E380000000000, float 0x3E7AB2F400000000>, <2 x float> <float 0x3FA0B80000000000, float 0x3EF00D40A0000000>, <2 x float> <float 0x3FA2500000000000, float 0x3F040B03E0000000>, <2 x float> <float 0x3FA3E80000000000, float 0x3F04466680000000>, <2 x float> <float 0x3FA5800000000000, float 0x3EF1C77580000000>, <2 x float> <float 0x3FA7100000000000, float 0x3F020D09E0000000>, <2 x float> <float 0x3FA8A00000000000, float 0x3EFFD6F5C0000000>, <2 x float> <float 0x3FAA300000000000, float 0x3ED53AC120000000>, <2 x float> <float 0x3FABB80000000000, float 0x3EF4D02C60000000>, <2 x float> <float 0x3FAD400000000000, float 0x3EED5164E0000000>, <2 x float> <float 0x3FAEC00000000000, float 0x3F0991FAC0000000>, <2 x float> <float 0x3FB0200000000000, float 0x3F10A307C0000000>, <2 x float> <float 0x3FB0E00000000000, float 0x3F0E94EC00000000>, <2 x float> <float 0x3FB1A00000000000, float 0x3F01A22A80000000>, <2 x float> <float 0x3FB2580000000000, float 0x3F1D4857A0000000>, <2 x float> <float 0x3FB3180000000000, float 0x3F0982AE20000000>, <2 x float> <float 0x3FB3D00000000000, float 0x3F174CD700000000>, <2 x float> <float 0x3FB4880000000000, float 0x3F1CFB4760000000>, <2 x float> <float 0x3FB5400000000000, float 0x3F1DDCC640000000>, <2 x float> <float 0x3FB5F80000000000, float 0x3F1A012220000000>, <2 x float> <float 0x3FB6B00000000000, float 0x3F1177DBC0000000>, <2 x float> <float 0x3FB7680000000000, float 0x3EF140A240000000>, <2 x float> <float 0x3FB8180000000000, float 0x3F1298F400000000>, <2 x float> <float 0x3FB8C80000000000, float 0x3F1C60E200000000>, <2 x float> <float 0x3FB9800000000000, float 0x3EDB650520000000>, <2 x float> <float 0x3FBA300000000000, float 0x3EE53AC120000000>, <2 x float> <float 0x3FBAD80000000000, float 0x3F1F41D040000000>, <2 x float> <float 0x3FBB880000000000, float 0x3F17934EA0000000>, <2 x float> <float 0x3FBC380000000000, float 0x3F075252E0000000>, <2 x float> <float 0x3FBCE00000000000, float 0x3F1B907900000000>, <2 x float> <float 0x3FBD900000000000, float 0x3EFD5866A0000000>, <2 x float> <float 0x3FBE380000000000, float 0x3F0E0D5860000000>, <2 x float> <float 0x3FBEE00000000000, float 0x3F12AE9840000000>, <2 x float> <float 0x3FBF880000000000, float 0x3F125A0D00000000>, <2 x float> <float 0x3FC0180000000000, float 0x3F0C2A0640000000>, <2 x float> <float 0x3FC0680000000000, float 0x3F22F59E80000000>, <2 x float> <float 0x3FC0B80000000000, float 0x3F2CF424C0000000>, <2 x float> <float 0x3FC1100000000000, float 0x3F042F0800000000>, <2 x float> <float 0x3FC1600000000000, float 0x3F16841560000000>, <2 x float> <float 0x3FC1B00000000000, float 0x3F1F38F640000000>, <2 x float> <float 1.406250e-01, float 0x3F222077A0000000>, <2 x float> <float 0x3FC2500000000000, float 0x3F22D34D60000000>, <2 x float> <float 0x3FC2A00000000000, float 0x3F21BA3280000000>, <2 x float> <float 0x3FC2F00000000000, float 0x3F1DB48E20000000>, <2 x float> <float 0x3FC3400000000000, float 0x3F14712A00000000>, <2 x float> <float 0x3FC3900000000000, float 0x3EFED08940000000>, <2 x float> <float 0x3FC3D80000000000, float 0x3F2BC39B60000000>, <2 x float> <float 0x3FC4280000000000, float 0x3F21F9FF80000000>, <2 x float> <float 0x3FC4780000000000, float 0x3F0A07D3A0000000>, <2 x float> <float 0x3FC4C00000000000, float 0x3F29601FA0000000>, <2 x float> <float 0x3FC5100000000000, float 0x3F15322140000000>, <2 x float> <float 0x3FC5580000000000, float 0x3F2A314620000000>, <2 x float> <float 0x3FC5A80000000000, float 0x3F105A5840000000>, <2 x float> <float 0x3FC5F00000000000, float 0x3F24911C80000000>, <2 x float> <float 0x3FC6380000000000, float 0x3F2F615FE0000000>, <2 x float> <float 0x3FC6880000000000, float 0x3F11445B00000000>, <2 x float> <float 0x3FC6D00000000000, float 0x3F2057ABC0000000>, <2 x float> <float 0x3FC7180000000000, float 0x3F2685F0A0000000>, <2 x float> <float 0x3FC7600000000000, float 0x3F2B310220000000>, <2 x float> <float 0x3FC7A80000000000, float 0x3F2E5CD620000000>, <2 x float> <float 0x3FC7F80000000000, float 0x3E9AA6CA80000000>, <2 x float> <float 0x3FC8400000000000, float 0x3EC1944BC0000000>, <2 x float> <float 0x3FC8800000000000, float 0x3F2F0B9800000000>, <2 x float> <float 0x3FC8C80000000000, float 0x3F2C60E200000000>, <2 x float> <float 0x3FC9100000000000, float 0x3F2849DAE0000000>, <2 x float> <float 0x3FC9580000000000, float 0x3F22CA2020000000>, <2 x float> <float 0x3FC9A00000000000, float 0x3F17CA8420000000>, <2 x float> <float 0x3FC9E80000000000, float 0x3EFCF61800000000>, <2 x float> <float 0x3FCA280000000000, float 0x3F29FA1860000000>, <2 x float> <float 0x3FCA700000000000, float 0x3F1DF55540000000>, <2 x float> <float 0x3FCAB80000000000, float 0x3EF51EACC0000000>, <2 x float> <float 0x3FCAF80000000000, float 0x3F24F8E880000000>, <2 x float> <float 0x3FCB400000000000, float 0x3F07F49AA0000000>, <2 x float> <float 0x3FCB800000000000, float 0x3F25B3C720000000>, <2 x float> <float 0x3FCBC80000000000, float 0x3F007FD5C0000000>, <2 x float> <float 0x3FCC080000000000, float 0x3F2144D180000000>, <2 x float> <float 0x3FCC480000000000, float 0x3F2D257000000000>, <2 x float> <float 0x3FCC900000000000, float 0x3F0F1369E0000000>, <2 x float> <float 0x3FCCD00000000000, float 0x3F21260FA0000000>, <2 x float> <float 0x3FCD100000000000, float 0x3F294C0380000000>, <2 x float> <float 0x3FCD580000000000, float 0x3EBCCFDB80000000>, <2 x float> <float 0x3FCD980000000000, float 0x3F07C70DA0000000>, <2 x float> <float 0x3FCDD80000000000, float 0x3F14EE87A0000000>, <2 x float> <float 0x3FCE180000000000, float 0x3F1B99D860000000>, <2 x float> <float 0x3FCE580000000000, float 0x3F1FEAFC00000000>, <2 x float> <float 0x3FCE980000000000, float 0x3F20F3B160000000>, <2 x float> <float 0x3FCED80000000000, float 0x3F20CA34C0000000>, <2 x float> <float 0x3FCF180000000000, float 0x3F1EF75B20000000>, <2 x float> <float 0x3FCF580000000000, float 0x3F1A157040000000>, <2 x float> <float 0x3FCF980000000000, float 0x3F12F3CFA0000000>, <2 x float> <float 0x3FCFD80000000000, float 0x3F032F1DC0000000>, <2 x float> <float 0x3FD0080000000000, float 0x3F2F02D900000000>, <2 x float> <float 0x3FD0280000000000, float 0x3F28219640000000>, <2 x float> <float 0x3FD0480000000000, float 0x3F202A7080000000>, <2 x float> <float 0x3FD0680000000000, float 0x3F0C7F4500000000>, <2 x float> <float 2.578125e-01, float 0x3F3E820CA0000000>, <2 x float> <float 0x3FD0A00000000000, float 0x3F38ECD140000000>, <2 x float> <float 0x3FD0C00000000000, float 0x3F32D15F40000000>, <2 x float> <float 0x3FD0E00000000000, float 0x3F2861B720000000>, <2 x float> <float 2.656250e-01, float 0x3F14319E60000000>, <2 x float> <float 0x3FD1180000000000, float 0x3F3D6520E0000000>, <2 x float> <float 0x3FD1380000000000, float 0x3F353C2180000000>, <2 x float> <float 0x3FD1580000000000, float 0x3F29250000000000>, <2 x float> <float 0x3FD1780000000000, float 0x3F0B4A7A20000000>, <2 x float> <float 0x3FD1900000000000, float 0x3F39C19EE0000000>, <2 x float> <float 0x3FD1B00000000000, float 0x3F2F38F640000000>, <2 x float> <float 0x3FD1D00000000000, float 0x3F13EBB320000000>, <2 x float> <float 0x3FD1E80000000000, float 0x3F39DDF960000000>, <2 x float> <float 0x3FD2080000000000, float 0x3F2C8D4720000000>, <2 x float> <float 0x3FD2280000000000, float 0x3F01AF5360000000>, <2 x float> <float 0x3FD2400000000000, float 0x3F35ACCA00000000>, <2 x float> <float 0x3FD2600000000000, float 0x3F21587700000000>, <2 x float> <float 0x3FD2780000000000, float 0x3F3B353500000000>, <2 x float> <float 0x3FD2980000000000, float 0x3F2A915320000000>, <2 x float> <float 0x3FD2B00000000000, float 0x3F3EE78960000000>, <2 x float> <float 0x3FD2D00000000000, float 0x3F3012C1C0000000>, <2 x float> <float 0x3FD2F00000000000, float 0x3EE967AB40000000>, <2 x float> <float 0x3FD3080000000000, float 0x3F3111E3C0000000>, <2 x float> <float 0x3FD3280000000000, float 0x3EECF340E0000000>, <2 x float> <float 0x3FD3400000000000, float 0x3F304D4260000000>], align 8
@__math32_LOGE_TBL = internal addrspace(2) constant [129 x <2 x float>] [<2 x float> zeroinitializer, <2 x float> <float 0x3F7FE00000000000, float 0x3E85358820000000>, <2 x float> <float 0x3F8FC00000000000, float 0x3EB5161F80000000>, <2 x float> <float 0x3F97B80000000000, float 0x3ED1B07D40000000>, <2 x float> <float 0x3F9F820000000000, float 0x3EC361CF00000000>, <2 x float> <float 0x3FA39E0000000000, float 0x3ED0F73FC0000000>, <2 x float> <float 0x3FA7740000000000, float 0x3EC63D8CA0000000>, <2 x float> <float 0x3FAB420000000000, float 0x3EDBAE2320000000>, <2 x float> <float 0x3FAF0A0000000000, float 0x3EB86008A0000000>, <2 x float> <float 0x3FB1640000000000, float 0x3EF36EEA20000000>, <2 x float> <float 0x3FB3400000000000, float 0x3EFD7961A0000000>, <2 x float> <float 0x3FB51A0000000000, float 0x3EF073F060000000>, <2 x float> <float 0x3FB6F00000000000, float 0x3EEA515CA0000000>, <2 x float> <float 0x3FB8C20000000000, float 0x3EF45D6300000000>, <2 x float> <float 0x3FBA920000000000, float 0x3EDB4E92A0000000>, <2 x float> <float 0x3FBC5E0000000000, float 0x3ED523D6E0000000>, <2 x float> <float 0x3FBE260000000000, float 0x3EF076E2A0000000>, <2 x float> <float 0x3FBFEC0000000000, float 0x3EE2263B60000000>, <2 x float> <float 0x3FC0D60000000000, float 0x3F07E7CD00000000>, <2 x float> <float 0x3FC1B60000000000, float 0x3F02AD52E0000000>, <2 x float> <float 0x3FC2940000000000, float 0x3F052F81E0000000>, <2 x float> <float 0x3FC3700000000000, float 0x3F0FC201E0000000>, <2 x float> <float 0x3FC44C0000000000, float 0x3F02B6CCA0000000>, <2 x float> <float 0x3FC5260000000000, float 0x3EFCBC7420000000>, <2 x float> <float 0x3FC5FE0000000000, float 0x3F03070A60000000>, <2 x float> <float 0x3FC6D60000000000, float 0x3EBFCE33A0000000>, <2 x float> <float 0x3FC7AA0000000000, float 0x3F08902100000000>, <2 x float> <float 0x3FC87E0000000000, float 0x3F0A065200000000>, <2 x float> <float 0x3FC9520000000000, float 0x3EE6A73D00000000>, <2 x float> <float 0x3FCA220000000000, float 0x3F0BC1FE20000000>, <2 x float> <float 0x3FCAF20000000000, float 0x3F0C94E800000000>, <2 x float> <float 0x3FCBC20000000000, float 0x3EF0CE85A0000000>, <2 x float> <float 0x3FCC8E0000000000, float 0x3F0F7C79A0000000>, <2 x float> <float 0x3FCD5C0000000000, float 0x3ED0B5A7C0000000>, <2 x float> <float 0x3FCE260000000000, float 0x3F0076E2A0000000>, <2 x float> <float 0x3FCEF00000000000, float 0x3EF5B97B80000000>, <2 x float> <float 0x3FCFB80000000000, float 0x3F0186D5E0000000>, <2 x float> <float 0x3FD0400000000000, float 0x3EE2CA5A60000000>, <2 x float> <float 0x3FD0A20000000000, float 0x3F124E2720000000>, <2 x float> <float 0x3FD1040000000000, float 0x3F18BF9AE0000000>, <2 x float> <float 0x3FD1660000000000, float 0x3F15CABAA0000000>, <2 x float> <float 0x3FD1C80000000000, float 0x3F03182D20000000>, <2 x float> <float 0x3FD2280000000000, float 0x3F141FBCE0000000>, <2 x float> <float 0x3FD2880000000000, float 0x3F15A13DE0000000>, <2 x float> <float 0x3FD2E80000000000, float 0x3F0C575C20000000>, <2 x float> <float 0x3FD3460000000000, float 0x3F1DD9A980000000>, <2 x float> <float 0x3FD3A60000000000, float 0x3EF3155A40000000>, <2 x float> <float 0x3FD4040000000000, float 0x3EE8434340000000>, <2 x float> <float 0x3FD4600000000000, float 0x3F18BC21C0000000>, <2 x float> <float 0x3FD4BE0000000000, float 0x3EF7E55DC0000000>, <2 x float> <float 0x3FD51A0000000000, float 0x3F05B0E5A0000000>, <2 x float> <float 0x3FD5760000000000, float 0x3EFDC5D140000000>, <2 x float> <float 0x3FD5D00000000000, float 0x3F1BDBF580000000>, <2 x float> <float 0x3FD62C0000000000, float 0x3F005E5720000000>, <2 x float> <float 0x3FD6860000000000, float 0x3F0903D360000000>, <2 x float> <float 0x3FD6E00000000000, float 0x3F01D54560000000>, <2 x float> <float 0x3FD7380000000000, float 0x3F1D7F6BA0000000>, <2 x float> <float 0x3FD7920000000000, float 0x3F04ABFBA0000000>, <2 x float> <float 0x3FD7EA0000000000, float 0x3F0F077040000000>, <2 x float> <float 0x3FD8420000000000, float 0x3F0A3B43C0000000>, <2 x float> <float 0x3FD89A0000000000, float 0x3EE9C360A0000000>, <2 x float> <float 0x3FD8F00000000000, float 0x3F11E87360000000>, <2 x float> <float 0x3FD9460000000000, float 0x3F1941C200000000>, <2 x float> <float 0x3FD99C0000000000, float 0x3F19581160000000>, <2 x float> <float 0x3FD9F20000000000, float 0x3F123ECBE0000000>, <2 x float> <float 0x3FDA480000000000, float 0x3EF0243960000000>, <2 x float> <float 0x3FDA9C0000000000, float 0x3F0D935340000000>, <2 x float> <float 0x3FDAF00000000000, float 0x3F12932460000000>, <2 x float> <float 0x3FDB440000000000, float 0x3F0EEF7980000000>, <2 x float> <float 0x3FDB980000000000, float 0x3EF625A4C0000000>, <2 x float> <float 0x3FDBEA0000000000, float 0x3F14D9DA60000000>, <2 x float> <float 0x3FDC3C0000000000, float 0x3F1D7A7CC0000000>, <2 x float> <float 0x3FDC8E0000000000, float 0x3F1F7C79A0000000>, <2 x float> <float 0x3FDCE00000000000, float 0x3F1AF0B840000000>, <2 x float> <float 0x3FDD320000000000, float 0x3F0FCFC000000000>, <2 x float> <float 0x3FDD820000000000, float 0x3F1E7258A0000000>, <2 x float> <float 0x3FDDD40000000000, float 0x3EFA813060000000>, <2 x float> <float 0x3FDE240000000000, float 0x3F01034F80000000>, <2 x float> <float 0x3FDE740000000000, float 0x3EF09875A0000000>, <2 x float> <float 0x3FDEC20000000000, float 0x3F199D2460000000>, <2 x float> <float 0x3FDF120000000000, float 0x3F01EBF5E0000000>, <2 x float> <float 0x3FDF600000000000, float 0x3F123FA700000000>, <2 x float> <float 0x3FDFAE0000000000, float 0x3F1588F780000000>, <2 x float> <float 0x3FDFFC0000000000, float 0x3F12E08560000000>, <2 x float> <float 0x3FE0240000000000, float 0x3F252A5A40000000>, <2 x float> <float 0x3FE04A0000000000, float 0x3F2DF9DA80000000>, <2 x float> <float 0x3FE0720000000000, float 0x3EFF2E0E60000000>, <2 x float> <float 0x3FE0980000000000, float 0x3F0BD3D5C0000000>, <2 x float> <float 0x3FE0BE0000000000, float 0x3F0CB90940000000>, <2 x float> <float 0x3FE0E40000000000, float 0x3F02617460000000>, <2 x float> <float 0x3FE1080000000000, float 0x3F2F39E2C0000000>, <2 x float> <float 0x3FE12E0000000000, float 0x3F27195920000000>, <2 x float> <float 0x3FE1540000000000, float 0x3F187A5E80000000>, <2 x float> <float 0x3FE1780000000000, float 0x3F2EABBD80000000>, <2 x float> <float 0x3FE19E0000000000, float 0x3F1CD68CE0000000>, <2 x float> <float 0x3FE1C20000000000, float 0x3F2B81F700000000>, <2 x float> <float 0x3FE1E80000000000, float 0x3F07D79C00000000>, <2 x float> <float 0x3FE20C0000000000, float 0x3F1B9A3240000000>, <2 x float> <float 0x3FE2300000000000, float 0x3F230D7BE0000000>, <2 x float> <float 0x3FE2540000000000, float 0x3F25BCE980000000>, <2 x float> <float 0x3FE2780000000000, float 0x3F25E12880000000>, <2 x float> <float 0x3FE29C0000000000, float 0x3F237FEC20000000>, <2 x float> <float 5.859375e-01, float 0x3F1D3DA880000000>, <2 x float> <float 0x3FE2E40000000000, float 0x3F0D0DB900000000>, <2 x float> <float 0x3FE3060000000000, float 0x3F2D7334E0000000>, <2 x float> <float 0x3FE32A0000000000, float 0x3F21339120000000>, <2 x float> <float 0x3FE34E0000000000, float 0x3EF44ECE60000000>, <2 x float> <float 0x3FE3700000000000, float 0x3F217B5460000000>, <2 x float> <float 0x3FE3920000000000, float 0x3F2E0D3560000000>, <2 x float> <float 0x3FE3B60000000000, float 0x3F10893FE0000000>, <2 x float> <float 0x3FE3D80000000000, float 0x3F2026A700000000>, <2 x float> <float 0x3FE3FA0000000000, float 0x3F25B84D00000000>, <2 x float> <float 0x3FE41C0000000000, float 0x3F28FE8460000000>, <2 x float> <float 0x3FE43E0000000000, float 0x3F29FE2F80000000>, <2 x float> <float 0x3FE4600000000000, float 0x3F28BC21C0000000>, <2 x float> <float 0x3FE4820000000000, float 0x3F253D1EA0000000>, <2 x float> <float 0x3FE4A40000000000, float 0x3F1F0BB600000000>, <2 x float> <float 0x3FE4C60000000000, float 0x3F0E6BF320000000>, <2 x float> <float 0x3FE4E60000000000, float 0x3F2D811B60000000>, <2 x float> <float 0x3FE5080000000000, float 0x3F213CC000000000>, <2 x float> <float 0x3FE52A0000000000, float 0x3EF6932DE0000000>, <2 x float> <float 0x3FE54A0000000000, float 0x3F22467980000000>, <2 x float> <float 0x3FE56A0000000000, float 0x3F2F9D5B20000000>, <2 x float> <float 0x3FE58C0000000000, float 0x3F15B6B9A0000000>, <2 x float> <float 0x3FE5AC0000000000, float 0x3F2404C340000000>, <2 x float> <float 0x3FE5CC0000000000, float 0x3F2B1DC6C0000000>, <2 x float> <float 0x3FE5EE0000000000, float 0x3EB54920A0000000>, <2 x float> <float 0x3FE60E0000000000, float 0x3EF97A23C0000000>, <2 x float> <float 0x3FE62E0000000000, float 0x3F00BFBE80000000>], align 8
@__math32_LOG_INV_TBL = internal addrspace(2) constant [129 x float] [float 2.000000e+00, float 0x3FFFC07F00000000, float 0x3FFF81F820000000, float 0x3FFF4465A0000000, float 0x3FFF07C200000000, float 0x3FFECC07C0000000, float 0x3FFE9131A0000000, float 0x3FFE573AC0000000, float 0x3FFE1E1E20000000, float 0x3FFDE5D6E0000000, float 0x3FFDAE6080000000, float 0x3FFD77B660000000, float 0x3FFD41D420000000, float 0x3FFD0CB580000000, float 0x3FFCD85680000000, float 0x3FFCA4B300000000, float 0x3FFC71C720000000, float 0x3FFC3F8F00000000, float 0x3FFC0E0700000000, float 0x3FFBDD2B80000000, float 0x3FFBACF920000000, float 0x3FFB7D6C40000000, float 0x3FFB4E81C0000000, float 0x3FFB203640000000, float 0x3FFAF286C0000000, float 0x3FFAC57020000000, float 0x3FFA98EF60000000, float 0x3FFA6D01A0000000, float 0x3FFA41A420000000, float 0x3FFA16D400000000, float 0x3FF9EC8EA0000000, float 0x3FF9C2D140000000, float 0x3FF99999A0000000, float 0x3FF970E500000000, float 0x3FF948B100000000, float 0x3FF920FB40000000, float 0x3FF8F9C180000000, float 0x3FF8D30180000000, float 0x3FF8ACB900000000, float 0x3FF886E600000000, float 0x3FF8618620000000, float 0x3FF83C9780000000, float 0x3FF8181820000000, float 0x3FF7F40600000000, float 0x3FF7D05F40000000, float 0x3FF7AD2200000000, float 0x3FF78A4C80000000, float 0x3FF767DCE0000000, float 0x3FF745D180000000, float 0x3FF7242880000000, float 0x3FF702E060000000, float 0x3FF6E1F760000000, float 0x3FF6C16C20000000, float 0x3FF6A13CE0000000, float 0x3FF6816820000000, float 0x3FF661EC60000000, float 0x3FF642C860000000, float 0x3FF623FA80000000, float 0x3FF6058160000000, float 0x3FF5E75BC0000000, float 0x3FF5C98820000000, float 0x3FF5AC0560000000, float 0x3FF58ED240000000, float 0x3FF571ED40000000, float 0x3FF5555560000000, float 0x3FF5390940000000, float 0x3FF51D07E0000000, float 0x3FF5015020000000, float 0x3FF4E5E0A0000000, float 0x3FF4CAB880000000, float 0x3FF4AFD6A0000000, float 0x3FF49539E0000000, float 0x3FF47AE140000000, float 0x3FF460CBC0000000, float 0x3FF446F860000000, float 0x3FF42D6620000000, float 0x3FF4141420000000, float 0x3FF3FB0140000000, float 0x3FF3E22CC0000000, float 0x3FF3C995A0000000, float 0x3FF3B13B20000000, float 0x3FF3991C20000000, float 0x3FF3813820000000, float 0x3FF3698E00000000, float 0x3FF3521D00000000, float 0x3FF33AE460000000, float 0x3FF323E340000000, float 0x3FF30D1900000000, float 0x3FF2F684C0000000, float 0x3FF2E025C0000000, float 0x3FF2C9FB40000000, float 0x3FF2B404A0000000, float 0x3FF29E4120000000, float 0x3FF288B020000000, float 0x3FF27350C0000000, float 0x3FF25E2280000000, float 0x3FF24924A0000000, float 0x3FF2345680000000, float 0x3FF21FB780000000, float 0x3FF20B4700000000, float 0x3FF1F70480000000, float 0x3FF1E2EF40000000, float 0x3FF1CF06A0000000, float 0x3FF1BB4A40000000, float 0x3FF1A7B960000000, float 0x3FF1945380000000, float 0x3FF1811820000000, float 0x3FF16E0680000000, float 0x3FF15B1E60000000, float 0x3FF1485F00000000, float 0x3FF135C820000000, float 0x3FF12358E0000000, float 0x3FF1111120000000, float 0x3FF0FEF020000000, float 0x3FF0ECF560000000, float 0x3FF0DB20A0000000, float 0x3FF0C97140000000, float 0x3FF0B7E6E0000000, float 0x3FF0A68100000000, float 0x3FF0953F40000000, float 0x3FF0842100000000, float 0x3FF0732600000000, float 0x3FF0624DE0000000, float 0x3FF0519800000000, float 0x3FF0410420000000, float 0x3FF03091C0000000, float 0x3FF0204080000000, float 0x3FF0101020000000, float 1.000000e+00], align 4
@__math32_LOG_INV_TBL_EP = internal addrspace(2) constant [129 x <2 x float>] [<2 x float> <float 2.000000e+00, float 0.000000e+00>, <2 x float> <float 1.984375e+00, float 0x3F1FC07F00000000>, <2 x float> <float 1.968750e+00, float 0x3F3F81F820000000>, <2 x float> <float 1.953125e+00, float 0x3F51967920000000>, <2 x float> <float 1.937500e+00, float 0x3F5F07C200000000>, <2 x float> <float 1.921875e+00, float 0x3F680F6600000000>, <2 x float> <float 1.906250e+00, float 0x3F7131AC00000000>, <2 x float> <float 1.890625e+00, float 0x3F773AC900000000>, <2 x float> <float 1.875000e+00, float 0x3F7E1E1E20000000>, <2 x float> <float 0x3FFDE00000000000, float 0x3F575B8FE0000000>, <2 x float> <float 0x3FFDA00000000000, float 0x3F6CC0ED80000000>, <2 x float> <float 0x3FFD600000000000, float 0x3F77B654C0000000>, <2 x float> <float 1.828125e+00, float 0x3F3D41D420000000>, <2 x float> <float 1.812500e+00, float 0x3F696B1EE0000000>, <2 x float> <float 1.796875e+00, float 0x3F78568900000000>, <2 x float> <float 0x3FFCA00000000000, float 0x3F52CC1580000000>, <2 x float> <float 0x3FFC600000000000, float 0x3F71C71C80000000>, <2 x float> <float 0x3FFC200000000000, float 0x3F7F8F01C0000000>, <2 x float> <float 1.750000e+00, float 0x3F6C0E0700000000>, <2 x float> <float 1.734375e+00, float 0x3F7D2B89A0000000>, <2 x float> <float 0x3FFBA00000000000, float 0x3F69F22980000000>, <2 x float> <float 0x3FFB600000000000, float 0x3F7D6C3DE0000000>, <2 x float> <float 1.703125e+00, float 0x3F6D0369E0000000>, <2 x float> <float 0x3FFB200000000000, float 0x3F0B203640000000>, <2 x float> <float 0x3FFAE00000000000, float 0x3F7286BCA0000000>, <2 x float> <float 1.671875e+00, float 0x3F55C06B20000000>, <2 x float> <float 1.656250e+00, float 0x3F78EF6060000000>, <2 x float> <float 0x3FFA600000000000, float 0x3F6A034DA0000000>, <2 x float> <float 1.640625e+00, float 0x3F3A41A420000000>, <2 x float> <float 1.625000e+00, float 0x3F76D3F980000000>, <2 x float> <float 0x3FF9E00000000000, float 0x3F691D2A20000000>, <2 x float> <float 1.609375e+00, float 0x3F468A7720000000>, <2 x float> <float 1.593750e+00, float 0x3F799999A0000000>, <2 x float> <float 0x3FF9600000000000, float 0x3F70E4F800000000>, <2 x float> <float 1.578125e+00, float 0x3F6161F9A0000000>, <2 x float> <float 0x3FF9200000000000, float 0x3F2F693A20000000>, <2 x float> <float 0x3FF8E00000000000, float 0x3F79C18FA0000000>, <2 x float> <float 1.546875e+00, float 0x3F73018D40000000>, <2 x float> <float 0x3FF8A00000000000, float 0x3F69721EE0000000>, <2 x float> <float 1.531250e+00, float 0x3F5B97C2A0000000>, <2 x float> <float 0x3FF8600000000000, float 0x3F38618620000000>, <2 x float> <float 0x3FF8200000000000, float 0x3F7C977AC0000000>, <2 x float> <float 1.500000e+00, float 0x3F78181820000000>, <2 x float> <float 0x3FF7E00000000000, float 0x3F7405FD00000000>, <2 x float> <float 1.484375e+00, float 0x3F705F4180000000>, <2 x float> <float 0x3FF7A00000000000, float 0x3F6A4411C0000000>, <2 x float> <float 1.468750e+00, float 0x3F64990300000000>, <2 x float> <float 0x3FF7600000000000, float 0x3F5F7390E0000000>, <2 x float> <float 1.453125e+00, float 0x3F5745D180000000>, <2 x float> <float 0x3FF7200000000000, float 0x3F50A1FD20000000>, <2 x float> <float 1.437500e+00, float 0x3F4702E060000000>, <2 x float> <float 0x3FF6E00000000000, float 0x3F3F76B440000000>, <2 x float> <float 1.421875e+00, float 0x3F36C16C20000000>, <2 x float> <float 0x3FF6A00000000000, float 0x3F33CD1540000000>, <2 x float> <float 1.406250e+00, float 0x3F36816820000000>, <2 x float> <float 0x3FF6600000000000, float 0x3F3EC6A520000000>, <2 x float> <float 1.390625e+00, float 0x3F4642C860000000>, <2 x float> <float 0x3FF6200000000000, float 0x3F4FD3B800000000>, <2 x float> <float 1.375000e+00, float 0x3F56058160000000>, <2 x float> <float 0x3FF5E00000000000, float 0x3F5D6EE340000000>, <2 x float> <float 1.359375e+00, float 0x3F63105720000000>, <2 x float> <float 0x3FF5A00000000000, float 0x3F680AD600000000>, <2 x float> <float 1.343750e+00, float 0x3F6DA46100000000>, <2 x float> <float 0x3FF5600000000000, float 0x3F71ED3C60000000>, <2 x float> <float 1.328125e+00, float 0x3F75555560000000>, <2 x float> <float 0x3FF5200000000000, float 0x3F79094900000000>, <2 x float> <float 1.312500e+00, float 0x3F7D07EAE0000000>, <2 x float> <float 1.312500e+00, float 0x3F35015020000000>, <2 x float> <float 0x3FF4E00000000000, float 0x3F57829CC0000000>, <2 x float> <float 1.296875e+00, float 0x3F65710E40000000>, <2 x float> <float 0x3FF4A00000000000, float 0x3F6FAD40A0000000>, <2 x float> <float 1.281250e+00, float 0x3F7539E3C0000000>, <2 x float> <float 0x3FF4600000000000, float 0x3F7AE147A0000000>, <2 x float> <float 0x3FF4600000000000, float 0x3F2978FEC0000000>, <2 x float> <float 1.265625e+00, float 0x3F5BE19580000000>, <2 x float> <float 0x3FF4200000000000, float 0x3F6ACC4BA0000000>, <2 x float> <float 1.250000e+00, float 0x3F74141420000000>, <2 x float> <float 0x3FF3E00000000000, float 0x3F7B013FC0000000>, <2 x float> <float 0x3FF3E00000000000, float 0x3F4165E720000000>, <2 x float> <float 1.234375e+00, float 0x3F632B4900000000>, <2 x float> <float 0x3FF3A00000000000, float 0x3F713B13C0000000>, <2 x float> <float 1.218750e+00, float 0x3F791C2C20000000>, <2 x float> <float 1.218750e+00, float 0x3F33813820000000>, <2 x float> <float 0x3FF3600000000000, float 0x3F631BE7C0000000>, <2 x float> <float 1.203125e+00, float 0x3F721CFB20000000>, <2 x float> <float 0x3FF3200000000000, float 0x3F7AE45B60000000>, <2 x float> <float 0x3FF3200000000000, float 0x3F4F1A5160000000>, <2 x float> <float 1.187500e+00, float 0x3F6A320260000000>, <2 x float> <float 0x3FF2E00000000000, float 0x3F7684BDA0000000>, <2 x float> <float 0x3FF2E00000000000, float 0x3F02E025C0000000>, <2 x float> <float 1.171875e+00, float 0x3F63F69B00000000>, <2 x float> <float 0x3FF2A00000000000, float 0x3F7404AD00000000>, <2 x float> <float 1.156250e+00, float 0x3F7E4129E0000000>, <2 x float> <float 1.156250e+00, float 0x3F61602520000000>, <2 x float> <float 0x3FF2600000000000, float 0x3F7350B880000000>, <2 x float> <float 1.140625e+00, float 0x3F7E227080000000>, <2 x float> <float 1.140625e+00, float 0x3F624924A0000000>, <2 x float> <float 0x3FF2200000000000, float 0x3F745678A0000000>, <2 x float> <float 1.125000e+00, float 0x3F7FB78120000000>, <2 x float> <float 1.125000e+00, float 0x3F668E18C0000000>, <2 x float> <float 0x3FF1E00000000000, float 0x3F77047DC0000000>, <2 x float> <float 0x3FF1E00000000000, float 0x3F4779DA00000000>, <2 x float> <float 1.109375e+00, float 0x3F6E0D5B40000000>, <2 x float> <float 0x3FF1A00000000000, float 0x3F7B4A4040000000>, <2 x float> <float 0x3FF1A00000000000, float 0x3F5EE58460000000>, <2 x float> <float 1.093750e+00, float 0x3F74538080000000>, <2 x float> <float 1.093750e+00, float 0x3F31811820000000>, <2 x float> <float 0x3FF1600000000000, float 0x3F6C0D1280000000>, <2 x float> <float 1.078125e+00, float 0x3F7B1E5F80000000>, <2 x float> <float 1.078125e+00, float 0x3F60BE1C20000000>, <2 x float> <float 0x3FF1200000000000, float 0x3F75C81140000000>, <2 x float> <float 0x3FF1200000000000, float 0x3F4AC73AE0000000>, <2 x float> <float 1.062500e+00, float 0x3F71111120000000>, <2 x float> <float 0x3FF0E00000000000, float 0x3F7EF01100000000>, <2 x float> <float 0x3FF0E00000000000, float 0x3F69EAD7C0000000>, <2 x float> <float 1.046875e+00, float 0x3F7B20A880000000>, <2 x float> <float 1.046875e+00, float 0x3F62E29F80000000>, <2 x float> <float 0x3FF0A00000000000, float 0x3F77E6EC20000000>, <2 x float> <float 0x3FF0A00000000000, float 0x3F5A0429A0000000>, <2 x float> <float 1.031250e+00, float 0x3F753F3900000000>, <2 x float> <float 1.031250e+00, float 0x3F50842100000000>, <2 x float> <float 0x3FF0600000000000, float 0x3F73260A40000000>, <2 x float> <float 0x3FF0600000000000, float 0x3F426E9780000000>, <2 x float> <float 1.015625e+00, float 0x3F7197F7E0000000>, <2 x float> <float 1.015625e+00, float 0x3F30410420000000>, <2 x float> <float 0x3FF0200000000000, float 0x3F7091B520000000>, <2 x float> <float 0x3FF0200000000000, float 0x3F10204080000000>, <2 x float> <float 1.000000e+00, float 0x3F70101020000000>, <2 x float> <float 1.000000e+00, float 0.000000e+00>], align 8
@__math32_SINHCOSH_TBL = internal addrspace(2) constant [37 x <2 x float>] [<2 x float> <float 0.000000e+00, float 1.000000e+00>, <2 x float> <float 0x3FF2CD9FC0000000, float 0x3FF8B07560000000>, <2 x float> <float 0x400D03CF60000000, float 0x400E18FA00000000>, <2 x float> <float 0x40240926E0000000, float 0x402422A4A0000000>, <2 x float> <float 0x403B4A3800000000, float 0x403B4EE860000000>, <2 x float> <float 0x40528D0160000000, float 0x40528D6FC0000000>, <2 x float> <float 0x406936D220000000, float 0x406936E680000000>, <2 x float> <float 0x4081228760000000, float 0x4081228940000000>, <2 x float> <float 0x409749EA60000000, float 0x409749EAA0000000>, <2 x float> <float 0x40AFA71580000000, float 0x40AFA71580000000>, <2 x float> <float 0x40C5829DC0000000, float 0x40C5829DE0000000>, <2 x float> <float 0x40DD3C4480000000, float 0x40DD3C4480000000>, <2 x float> <float 0x40F3DE1660000000, float 0x40F3DE1660000000>, <2 x float> <float 0x410B00B5A0000000, float 0x410B00B5A0000000>, <2 x float> <float 0x412259AC40000000, float 0x412259AC40000000>, <2 x float> <float 0x4138F0CCA0000000, float 0x4138F0CCA0000000>, <2 x float> <float 0x4150F2EBE0000000, float 0x4150F2EBE0000000>, <2 x float> <float 0x4167093480000000, float 0x4167093480000000>, <2 x float> <float 0x417F4F2200000000, float 0x417F4F2200000000>, <2 x float> <float 0x419546D900000000, float 0x419546D900000000>, <2 x float> <float 0x41ACEB0880000000, float 0x41ACEB0880000000>, <2 x float> <float 0x41C3A6E200000000, float 0x41C3A6E200000000>, <2 x float> <float 0x41DAB5ADC0000000, float 0x41DAB5ADC0000000>, <2 x float> <float 0x41F226AF40000000, float 0x41F226AF40000000>, <2 x float> <float 0x4208AB7FC0000000, float 0x4208AB7FC0000000>, <2 x float> <float 0x4220C3D3A0000000, float 0x4220C3D3A0000000>, <2 x float> <float 0x4236C93260000000, float 0x4236C93260000000>, <2 x float> <float 0x424EF82300000000, float 0x424EF82300000000>, <2 x float> <float 0x42650BBA40000000, float 0x42650BBA40000000>, <2 x float> <float 0x427C9AAE40000000, float 0x427C9AAE40000000>, <2 x float> <float 0x4293704700000000, float 0x4293704700000000>, <2 x float> <float 0x42AA6B7660000000, float 0x42AA6B7660000000>, <2 x float> <float 0x42C1F43FC0000000, float 0x42C1F43FC0000000>, <2 x float> <float 0x42D866F340000000, float 0x42D866F340000000>, <2 x float> <float 0x42F0953E20000000, float 0x42F0953E20000000>, <2 x float> <float 0x430689E220000000, float 0x430689E220000000>, <2 x float> <float 0x431EA215A0000000, float 0x431EA215A0000000>], align 8
@__math32_ATAN2_TABLE_JBY256 = internal addrspace(2) constant [241 x float] [float 0x3FAFF55BC0000000, float 0x3FB0F99EA0000000, float 0x3FB1F86DC0000000, float 0x3FB2F71940000000, float 0x3FB3F59F00000000, float 0x3FB4F3FD60000000, float 0x3FB5F23240000000, float 0x3FB6F03BE0000000, float 0x3FB7EE1820000000, float 0x3FB8EBC540000000, float 0x3FB9E94160000000, float 0x3FBAE68A80000000, float 0x3FBBE39EC0000000, float 0x3FBCE07C60000000, float 0x3FBDDD2180000000, float 0x3FBED98C20000000, float 0x3FBFD5BAA0000000, float 0x3FC068D580000000, float 0x3FC0E6ADC0000000, float 0x3FC1646540000000, float 0x3FC1E1FB00000000, float 0x3FC25F6E20000000, float 0x3FC2DCBDC0000000, float 0x3FC359E8E0000000, float 0x3FC3D6EEE0000000, float 0x3FC453CEC0000000, float 0x3FC4D087A0000000, float 0x3FC54D18C0000000, float 0x3FC5C98120000000, float 0x3FC645C000000000, float 0x3FC6C1D480000000, float 0x3FC73DBDE0000000, float 0x3FC7B97B40000000, float 0x3FC8350BE0000000, float 0x3FC8B06EE0000000, float 0x3FC92BA380000000, float 0x3FC9A6A8E0000000, float 0x3FCA217E60000000, float 0x3FCA9C2320000000, float 0x3FCB169660000000, float 0x3FCB90D760000000, float 0x3FCC0AE540000000, float 0x3FCC84BF80000000, float 0x3FCCFE6540000000, float 0x3FCD77D5E0000000, float 0x3FCDF11080000000, float 0x3FCE6A1480000000, float 0x3FCEE2E140000000, float 0x3FCF5B7600000000, float 0x3FCFD3D200000000, float 0x3FD025FA60000000, float 0x3FD061EEA0000000, float 0x3FD09DC5A0000000, float 0x3FD0D97EE0000000, float 0x3FD1151A40000000, float 0x3FD1509740000000, float 0x3FD18BF5A0000000, float 0x3FD1C73520000000, float 0x3FD2025560000000, float 0x3FD23D5620000000, float 0x3FD2783720000000, float 0x3FD2B2F800000000, float 0x3FD2ED9880000000, float 0x3FD3281840000000, float 0x3FD3627740000000, float 0x3FD39CB4E0000000, float 0x3FD3D6D120000000, float 0x3FD410CBA0000000, float 0x3FD44AA440000000, float 0x3FD4845A80000000, float 0x3FD4BDEE60000000, float 0x3FD4F75F80000000, float 0x3FD530ADA0000000, float 0x3FD569D880000000, float 0x3FD5A2E020000000, float 0x3FD5DBC400000000, float 0x3FD6148400000000, float 0x3FD64D2000000000, float 0x3FD68597A0000000, float 0x3FD6BDEAC0000000, float 0x3FD6F61940000000, float 0x3FD72E22E0000000, float 0x3FD7660760000000, float 0x3FD79DC680000000, float 0x3FD7D56040000000, float 0x3FD80CD460000000, float 0x3FD84422C0000000, float 0x3FD87B4B00000000, float 0x3FD8B24D40000000, float 0x3FD8E92920000000, float 0x3FD91FDE80000000, float 0x3FD9566D40000000, float 0x3FD98CD540000000, float 0x3FD9C31660000000, float 0x3FD9F93060000000, float 0x3FDA2F2340000000, float 0x3FDA64EEC0000000, float 0x3FDA9A92E0000000, float 0x3FDAD00F60000000, float 0x3FDB056420000000, float 0x3FDB3A9120000000, float 0x3FDB6F9620000000, float 0x3FDBA47340000000, float 0x3FDBD92820000000, float 0x3FDC0DB4C0000000, float 0x3FDC421920000000, float 0x3FDC765500000000, float 0x3FDCAA6880000000, float 0x3FDCDE5340000000, float 0x3FDD121560000000, float 0x3FDD45AEC0000000, float 0x3FDD791F60000000, float 0x3FDDAC6700000000, float 0x3FDDDF85C0000000, float 0x3FDE127B60000000, float 0x3FDE454800000000, float 0x3FDE77EB80000000, float 0x3FDEAA65C0000000, float 0x3FDEDCB6E0000000, float 0x3FDF0EDEA0000000, float 0x3FDF40DD00000000, float 0x3FDF72B220000000, float 0x3FDFA45DE0000000, float 0x3FDFD5E020000000, float 0x3FE0039C80000000, float 0x3FE01C3420000000, float 0x3FE034B700000000, float 0x3FE04D2540000000, float 0x3FE0657EA0000000, float 0x3FE07DC340000000, float 0x3FE095F300000000, float 0x3FE0AE0E20000000, float 0x3FE0C61460000000, float 0x3FE0DE05E0000000, float 0x3FE0F5E280000000, float 0x3FE10DAA80000000, float 0x3FE1255DA0000000, float 0x3FE13CFC00000000, float 0x3FE15485A0000000, float 0x3FE16BFA60000000, float 0x3FE1835A80000000, float 0x3FE19AA5E0000000, float 0x3FE1B1DC80000000, float 0x3FE1C8FE80000000, float 0x3FE1E00BA0000000, float 0x3FE1F70440000000, float 0x3FE20DE820000000, float 0x3FE224B740000000, float 0x3FE23B71E0000000, float 0x3FE25217E0000000, float 0x3FE268A940000000, float 0x3FE27F2620000000, float 0x3FE2958E60000000, float 0x3FE2ABE220000000, float 0x3FE2C22160000000, float 0x3FE2D84C20000000, float 0x3FE2EE6280000000, float 0x3FE3046480000000, float 0x3FE31A5200000000, float 0x3FE3302B40000000, float 0x3FE345F020000000, float 0x3FE35BA0C0000000, float 0x3FE3713D00000000, float 0x3FE386C520000000, float 0x3FE39C3920000000, float 0x3FE3B198E0000000, float 0x3FE3C6E4A0000000, float 0x3FE3DC1C20000000, float 0x3FE3F13FC0000000, float 0x3FE4064F40000000, float 0x3FE41B4AE0000000, float 0x3FE4303280000000, float 0x3FE4450660000000, float 0x3FE459C660000000, float 0x3FE46E7280000000, float 0x3FE4830AE0000000, float 0x3FE4978FA0000000, float 0x3FE4AC00C0000000, float 0x3FE4C05E20000000, float 0x3FE4D4A800000000, float 0x3FE4E8DE60000000, float 0x3FE4FD0140000000, float 0x3FE51110A0000000, float 0x3FE5250CC0000000, float 0x3FE538F580000000, float 0x3FE54CCB00000000, float 0x3FE5608D20000000, float 0x3FE5743C40000000, float 0x3FE587D820000000, float 0x3FE59B6100000000, float 0x3FE5AED6C0000000, float 0x3FE5C239A0000000, float 0x3FE5D58980000000, float 0x3FE5E8C6A0000000, float 0x3FE5FBF0E0000000, float 0x3FE60F0840000000, float 0x3FE6220D20000000, float 0x3FE634FF40000000, float 0x3FE647DEC0000000, float 0x3FE65AABC0000000, float 0x3FE66D6640000000, float 0x3FE6800E40000000, float 0x3FE692A400000000, float 0x3FE6A52760000000, float 0x3FE6B798A0000000, float 0x3FE6C9F780000000, float 0x3FE6DC4460000000, float 0x3FE6EE7F20000000, float 0x3FE700A7C0000000, float 0x3FE712BE80000000, float 0x3FE724C360000000, float 0x3FE736B660000000, float 0x3FE7489780000000, float 0x3FE75A6700000000, float 0x3FE76C24E0000000, float 0x3FE77DD120000000, float 0x3FE78F6BC0000000, float 0x3FE7A0F4E0000000, float 0x3FE7B26CA0000000, float 0x3FE7C3D320000000, float 0x3FE7D52820000000, float 0x3FE7E66C00000000, float 0x3FE7F79EA0000000, float 0x3FE808C040000000, float 0x3FE819D0C0000000, float 0x3FE82AD040000000, float 0x3FE83BBEC0000000, float 0x3FE84C9C80000000, float 0x3FE85D6960000000, float 0x3FE86E2580000000, float 0x3FE87ED0E0000000, float 0x3FE88F6BC0000000, float 0x3FE89FF600000000, float 0x3FE8B06FC0000000, float 0x3FE8C0D920000000, float 0x3FE8D13200000000, float 0x3FE8E17AA0000000, float 0x3FE8F1B300000000, float 0x3FE901DB40000000, float 0x3FE911F360000000, float 0x3FE921FB60000000], align 4
@__math32_CBRT_TBL = internal addrspace(2) constant [129 x <2 x float>] [<2 x float> <float 1.000000e+00, float 0.000000e+00>, <2 x float> <float 0x3FF0080000000000, float 0x3F451CB0A0000000>, <2 x float> <float 0x3FF0140000000000, float 0x3F339221E0000000>, <2 x float> <float 0x3FF01C0000000000, float 0x3F4E069080000000>, <2 x float> <float 0x3FF0280000000000, float 0x3F41D69780000000>, <2 x float> <float 0x3FF0340000000000, float 0x3F24EA1BE0000000>, <2 x float> <float 0x3FF03C0000000000, float 0x3F4833B8E0000000>, <2 x float> <float 0x3FF0480000000000, float 0x3F35870020000000>, <2 x float> <float 0x3FF0500000000000, float 0x3F4CEB2900000000>, <2 x float> <float 0x3FF05C0000000000, float 0x3F3D57F340000000>, <2 x float> <float 0x3FF0680000000000, float 0x3EACC53AC0000000>, <2 x float> <float 0x3FF0700000000000, float 0x3F40FE0980000000>, <2 x float> <float 0x3FF07C0000000000, float 0x3F091B5860000000>, <2 x float> <float 0x3FF0840000000000, float 0x3F41C362E0000000>, <2 x float> <float 0x3FF0900000000000, float 0x3F094398E0000000>, <2 x float> <float 0x3FF0980000000000, float 0x3F41055BC0000000>, <2 x float> <float 0x3FF0A40000000000, float 0x3EC7E63CA0000000>, <2 x float> <float 0x3FF0AC0000000000, float 0x3F3D99E1A0000000>, <2 x float> <float 0x3FF0B40000000000, float 0x3F4D258DE0000000>, <2 x float> <float 1.046875e+00, float 0x3F36459620000000>, <2 x float> <float 0x3FF0C80000000000, float 0x3F48C5B0E0000000>, <2 x float> <float 0x3FF0D40000000000, float 0x3F283D0C80000000>, <2 x float> <float 0x3FF0DC0000000000, float 0x3F43008120000000>, <2 x float> <float 0x3FF0E40000000000, float 0x3F4F9A65A0000000>, <2 x float> <float 0x3FF0F00000000000, float 0x3F37BBCD80000000>, <2 x float> <float 0x3FF0F80000000000, float 0x3F47CBF680000000>, <2 x float> <float 0x3FF1040000000000, float 0x3F1B2C1660000000>, <2 x float> <float 0x3FF10C0000000000, float 0x3F3D56EA40000000>, <2 x float> <float 0x3FF1140000000000, float 0x3F499EB320000000>, <2 x float> <float 0x3FF1200000000000, float 0x3F21007A20000000>, <2 x float> <float 0x3FF1280000000000, float 0x3F3D212AA0000000>, <2 x float> <float 0x3FF1300000000000, float 0x3F4890F180000000>, <2 x float> <float 0x3FF13C0000000000, float 0x3F12104E20000000>, <2 x float> <float 0x3FF1440000000000, float 0x3F374961E0000000>, <2 x float> <float 0x3FF14C0000000000, float 0x3F44B9B660000000>, <2 x float> <float 0x3FF1540000000000, float 0x3F4D81E660000000>, <2 x float> <float 0x3FF1600000000000, float 0x3F27F825C0000000>, <2 x float> <float 0x3FF1680000000000, float 0x3F3C5DCA20000000>, <2 x float> <float 0x3FF1700000000000, float 0x3F46153BA0000000>, <2 x float> <float 0x3FF1780000000000, float 0x3F4DB1CC20000000>, <2 x float> <float 0x3FF1840000000000, float 0x3F24154B00000000>, <2 x float> <float 0x3FF18C0000000000, float 0x3F38211140000000>, <2 x float> <float 0x3FF1940000000000, float 0x3F42D42400000000>, <2 x float> <float 0x3FF19C0000000000, float 0x3F4950D820000000>, <2 x float> <float 0x3FF1A40000000000, float 0x3F4F8755C0000000>, <2 x float> <float 0x3FF1B00000000000, float 0x3F25E12A40000000>, <2 x float> <float 0x3FF1B80000000000, float 0x3F3648C380000000>, <2 x float> <float 1.109375e+00, float 0x3F408C43E0000000>, <2 x float> <float 0x3FF1C80000000000, float 0x3F45B09700000000>, <2 x float> <float 0x3FF1D00000000000, float 0x3F4A91FE80000000>, <2 x float> <float 0x3FF1D80000000000, float 0x3F4F311B60000000>, <2 x float> <float 0x3FF1E40000000000, float 0x3F1C746180000000>, <2 x float> <float 0x3FF1EC0000000000, float 0x3F2EABB540000000>, <2 x float> <float 0x3FF1F40000000000, float 0x3F370DB140000000>, <2 x float> <float 0x3FF1FC0000000000, float 0x3F3E45CBC0000000>, <2 x float> <float 0x3FF2040000000000, float 0x3F427FAA60000000>, <2 x float> <float 0x3FF20C0000000000, float 0x3F459DB980000000>, <2 x float> <float 0x3FF2140000000000, float 0x3F487DA460000000>, <2 x float> <float 0x3FF21C0000000000, float 0x3F4B1FFA00000000>, <2 x float> <float 0x3FF2240000000000, float 0x3F4D854780000000>, <2 x float> <float 0x3FF22C0000000000, float 0x3F4FAE17E0000000>, <2 x float> <float 0x3FF2380000000000, float 0x3F09AF40C0000000>, <2 x float> <float 1.140625e+00, float 0x3F1A6319E0000000>, <2 x float> <float 0x3FF2480000000000, float 0x3F230BAA60000000>, <2 x float> <float 0x3FF2500000000000, float 0x3F27FC3620000000>, <2 x float> <float 0x3FF2580000000000, float 0x3F2C053620000000>, <2 x float> <float 0x3FF2600000000000, float 0x3F2F28A980000000>, <2 x float> <float 0x3FF2680000000000, float 0x3F30B44420000000>, <2 x float> <float 0x3FF2700000000000, float 0x3F316361A0000000>, <2 x float> <float 0x3FF2780000000000, float 0x3F31A2A2A0000000>, <2 x float> <float 1.156250e+00, float 0x3F3172F8E0000000>, <2 x float> <float 0x3FF2880000000000, float 0x3F30D55300000000>, <2 x float> <float 0x3FF2900000000000, float 0x3F2F9538E0000000>, <2 x float> <float 0x3FF2980000000000, float 0x3F2CA77B00000000>, <2 x float> <float 0x3FF2A00000000000, float 0x3F28E336A0000000>, <2 x float> <float 0x3FF2A80000000000, float 0x3F244A3040000000>, <2 x float> <float 0x3FF2B00000000000, float 0x3F1DBC4C80000000>, <2 x float> <float 0x3FF2B80000000000, float 0x3F1141A2A0000000>, <2 x float> <float 1.171875e+00, float 0x3EE93E44C0000000>, <2 x float> <float 0x3FF2C40000000000, float 0x3F4E6E4320000000>, <2 x float> <float 0x3FF2CC0000000000, float 0x3F4C447C60000000>, <2 x float> <float 0x3FF2D40000000000, float 0x3F49E80D80000000>, <2 x float> <float 0x3FF2DC0000000000, float 0x3F47595DC0000000>, <2 x float> <float 0x3FF2E40000000000, float 0x3F4498D300000000>, <2 x float> <float 0x3FF2EC0000000000, float 0x3F41A6D1E0000000>, <2 x float> <float 0x3FF2F40000000000, float 0x3F3D077BA0000000>, <2 x float> <float 0x3FF2FC0000000000, float 0x3F365FF1E0000000>, <2 x float> <float 0x3FF3040000000000, float 0x3F2EAF9120000000>, <2 x float> <float 0x3FF30C0000000000, float 0x3F1FBEFB80000000>, <2 x float> <float 0x3FF3140000000000, float 0x3EC44905A0000000>, <2 x float> <float 0x3FF3180000000000, float 0x3F4C017E60000000>, <2 x float> <float 0x3FF3200000000000, float 0x3F47BFDBE0000000>, <2 x float> <float 0x3FF3280000000000, float 0x3F434FBC60000000>, <2 x float> <float 0x3FF3300000000000, float 0x3F3D62F480000000>, <2 x float> <float 0x3FF3380000000000, float 0x3F33CADC60000000>, <2 x float> <float 1.203125e+00, float 0x3F23AFC060000000>, <2 x float> <float 0x3FF3440000000000, float 0x3F4FC556E0000000>, <2 x float> <float 0x3FF34C0000000000, float 0x3F4A71F840000000>, <2 x float> <float 0x3FF3540000000000, float 0x3F44F22900000000>, <2 x float> <float 0x3FF35C0000000000, float 0x3F3E8C79C0000000>, <2 x float> <float 0x3FF3640000000000, float 0x3F32DD0D80000000>, <2 x float> <float 0x3FF36C0000000000, float 0x3F1B5AC2E0000000>, <2 x float> <float 0x3FF3700000000000, float 0x3F4D3D02A0000000>, <2 x float> <float 0x3FF3780000000000, float 0x3F46E3D580000000>, <2 x float> <float 1.218750e+00, float 0x3F40602000000000>, <2 x float> <float 0x3FF3880000000000, float 0x3F33646080000000>, <2 x float> <float 0x3FF3900000000000, float 0x3F16D29B60000000>, <2 x float> <float 0x3FF3940000000000, float 0x3F4BD8D5E0000000>, <2 x float> <float 0x3FF39C0000000000, float 0x3F44AE0300000000>, <2 x float> <float 0x3FF3A40000000000, float 0x3F3AB44B20000000>, <2 x float> <float 0x3FF3AC0000000000, float 0x3F27761CE0000000>, <2 x float> <float 0x3FF3B00000000000, float 0x3F4E387100000000>, <2 x float> <float 0x3FF3B80000000000, float 0x3F466B2B00000000>, <2 x float> <float 1.234375e+00, float 0x3F3CEBF960000000>, <2 x float> <float 0x3FF3C80000000000, float 0x3F2964B200000000>, <2 x float> <float 0x3FF3CC0000000000, float 0x3F4E150040000000>, <2 x float> <float 0x3FF3D40000000000, float 0x3F45A9BCE0000000>, <2 x float> <float 0x3FF3DC0000000000, float 0x3F3A2F4D80000000>, <2 x float> <float 0x3FF3E40000000000, float 0x3F217C0560000000>, <2 x float> <float 0x3FF3E80000000000, float 0x3F4B800F80000000>, <2 x float> <float 0x3FF3F00000000000, float 0x3F427B1320000000>, <2 x float> <float 0x3FF3F80000000000, float 0x3F32A09B80000000>, <2 x float> <float 1.250000e+00, float 0.000000e+00>, <2 x float> <float 0x3FF4040000000000, float 0x3F468A69C0000000>, <2 x float> <float 0x3FF40C0000000000, float 0x3F39DF9500000000>, <2 x float> <float 0x3FF4140000000000, float 0x3F19830500000000>, <2 x float> <float 0x3FF4180000000000, float 0x3F494C6A40000000>, <2 x float> <float 0x3FF4200000000000, float 0x3F3E884940000000>, <2 x float> <float 0x3FF4280000000000, float 0x3F245F31A0000000>], align 8
@__math64_PIBITS = internal addrspace(2) constant [158 x i8] c"\E0\F1\1B\C1\0CX!t5~\C4~\ED\AF\A9KJ)\DE\E7\1C\F4\EC\C5\97\AF\1F\EB\9E\D4\B5\A8\7Fy\9A\FD\18=\DD&,\9F<\FB\D9\B4}\B4)h-F\BC\BC?`\16x\FF_\E2\7F\EC\A0\E4\F7.~\11r\D2\E7L\0D\E6XG\E6\04\F9}\D1\9A\C0q\A6\13\12\ED\BA\D4\D7\08\A2\FB\9C\A6\C4r\ACw\F8sHF'\A8\BB$\19\80K7\09\E9\B8\91\DC\86\15\EFz\AF\8EE\F9\07A\0E\F1dV\8Am\03w\D3\D4G_\9D\F0\A7T\109\B9\0D\E6\8B\02\00\00\00\00\00\00\00", align 1
@__math64_TWO_TO_JBY64_EP = internal addrspace(2) constant [64 x <2 x double>] [<2 x double> <double 1.000000e+00, double 0.000000e+00>, <2 x double> <double 0x3FF02C9A30000000, double 0x3E6CEF00C1DCDEF9>, <2 x double> <double 0x3FF059B0D0000000, double 0x3E48AC2BA1D73E2A>, <2 x double> <double 0x3FF0874510000000, double 0x3E60EB37901186BE>, <2 x double> <double 0x3FF0B55860000000, double 0x3E69F3121EC53172>, <2 x double> <double 0x3FF0E3EC30000000, double 0x3E469E8D10103A17>, <2 x double> <double 0x3FF11301D0000000, double 0x3DF25B50A4EBBF1A>, <2 x double> <double 0x3FF1429AA0000000, double 0x3E6D525BBF668203>, <2 x double> <double 0x3FF172B830000000, double 0x3E68FAA2F5B9BEF9>, <2 x double> <double 0x3FF1A35BE0000000, double 0x3E66DF96EA796D31>, <2 x double> <double 0x3FF1D48730000000, double 0x3E368B9AA7805B80>, <2 x double> <double 0x3FF2063B80000000, double 0x3E60C519AC771DD6>, <2 x double> <double 0x3FF2387A60000000, double 0x3E6CEAC470CD83F5>, <2 x double> <double 0x3FF26B4560000000, double 0x3E5789F37495E99C>, <2 x double> <double 0x3FF29E9DF0000000, double 0x3E547F7B84B09745>, <2 x double> <double 0x3FF2D285A0000000, double 0x3E5B900C2D002475>, <2 x double> <double 0x3FF306FE00000000, double 0x3E64636E2A5BD1AB>, <2 x double> <double 0x3FF33C08B0000000, double 0x3E4320B7FA64E430>, <2 x double> <double 0x3FF371A730000000, double 0x3E5CEAA72A9C5154>, <2 x double> <double 0x3FF3A7DB30000000, double 0x3E53967FDBA86F24>, <2 x double> <double 0x3FF3DEA640000000, double 0x3E682468446B6824>, <2 x double> <double 0x3FF4160A20000000, double 0x3E3F72E29F84325B>, <2 x double> <double 0x3FF44E0860000000, double 0x3E18624B40C4DBD0>, <2 x double> <double 0x3FF486A2B0000000, double 0x3E5704F3404F068E>, <2 x double> <double 0x3FF4BFDAD0000000, double 0x3E54D8A89C750E5E>, <2 x double> <double 0x3FF4F9B270000000, double 0x3E5A74B29AB4CF62>, <2 x double> <double 0x3FF5342B50000000, double 0x3E5A753E077C2A0F>, <2 x double> <double 0x3FF56F4730000000, double 0x3E5AD49F699BB2C0>, <2 x double> <double 0x3FF5AB07D0000000, double 0x3E6A90A852B19260>, <2 x double> <double 0x3FF5E76F10000000, double 0x3E56B48521BA6F93>, <2 x double> <double 0x3FF6247EB0000000, double 0x3E0D2AC258F87D03>, <2 x double> <double 0x3FF6623880000000, double 0x3E42A91124893ECF>, <2 x double> <double 0x3FF6A09E60000000, double 0x3E59FCEF32422CBE>, <2 x double> <double 0x3FF6DFB230000000, double 0x3E68CA345DE441C5>, <2 x double> <double 0x3FF71F75E0000000, double 0x3E61D8BEE7BA46E1>, <2 x double> <double 0x3FF75FEB50000000, double 0x3E59099F22FDBA6A>, <2 x double> <double 0x3FF7A11470000000, double 0x3E4F580C36BEA881>, <2 x double> <double 0x3FF7E2F330000000, double 0x3E5B3D398841740A>, <2 x double> <double 0x3FF8258990000000, double 0x3E62999C25159F11>, <2 x double> <double 0x3FF868D990000000, double 0x3E668925D901C83B>, <2 x double> <double 0x3FF8ACE540000000, double 0x3E415506DADD3E2A>, <2 x double> <double 0x3FF8F1AE90000000, double 0x3E622AEE6C57304E>, <2 x double> <double 0x3FF93737B0000000, double 0x3E29B8BC9E8A0387>, <2 x double> <double 0x3FF97D8290000000, double 0x3E6FBC9C9F173D24>, <2 x double> <double 0x3FF9C49180000000, double 0x3E451F8480E3E235>, <2 x double> <double 0x3FFA0C6670000000, double 0x3E66BBCAC96535B5>, <2 x double> <double 0x3FFA5503B0000000, double 0x3E41F12AE45A1224>, <2 x double> <double 0x3FFA9E6B50000000, double 0x3E55E7F6FD0FAC90>, <2 x double> <double 0x3FFAE89F90000000, double 0x3E62B5A75ABD0E69>, <2 x double> <double 0x3FFB33A2B0000000, double 0x3E609E2BF5ED7FA1>, <2 x double> <double 0x3FFB7F76F0000000, double 0x3E47DAF237553D84>, <2 x double> <double 0x3FFBCC1E90000000, double 0x3E12F074891EE83D>, <2 x double> <double 0x3FFC199BD0000000, double 0x3E6B0AA538444196>, <2 x double> <double 0x3FFC67F120000000, double 0x3E6CAFA29694426F>, <2 x double> <double 0x3FFCB720D0000000, double 0x3E69DF20D22A0797>, <2 x double> <double 0x3FFD072D40000000, double 0x3E640F12F71A1E45>, <2 x double> <double 0x3FFD5818D0000000, double 0x3E69F7490E4BB40B>, <2 x double> <double 0x3FFDA9E600000000, double 0x3E4ED9942B84600D>, <2 x double> <double 0x3FFDFC9730000000, double 0x3E4BDCDAF5CB4656>, <2 x double> <double 0x3FFE502EE0000000, double 0x3E5E2CFFD89CF44C>, <2 x double> <double 0x3FFEA4AFA0000000, double 0x3E452486CC2C7B9D>, <2 x double> <double 0x3FFEFA1BE0000000, double 0x3E6CC2B44EEE3FA4>, <2 x double> <double 0x3FFF507650000000, double 0x3E66DC8A80CE9F09>, <2 x double> <double 0x3FFFA7C180000000, double 0x3E39E90D82E90A7E>], align 16
@__math64_CBRT_TBL_INV = internal addrspace(2) constant [257 x double] [double 2.000000e+00, double 0x3FFFE01FE01FE020, double 0x3FFFC07F01FC07F0, double 0x3FFFA11CAA01FA12, double 0x3FFF81F81F81F820, double 0x3FFF6310ACA0DBB5, double 0x3FFF44659E4A4271, double 0x3FFF25F644230AB5, double 0x3FFF07C1F07C1F08, double 0x3FFEE9C7F8458E02, double 0x3FFECC07B301ECC0, double 0x3FFEAE807ABA01EB, double 0x3FFE9131ABF0B767, double 0x3FFE741AA59750E4, double 0x3FFE573AC901E574, double 0x3FFE3A9179DC1A73, double 0x3FFE1E1E1E1E1E1E, double 0x3FFE01E01E01E01E, double 0x3FFDE5D6E3F8868A, double 0x3FFDCA01DCA01DCA, double 0x3FFDAE6076B981DB, double 0x3FFD92F2231E7F8A, double 0x3FFD77B654B82C34, double 0x3FFD5CAC807572B2, double 0x3FFD41D41D41D41D, double 0x3FFD272CA3FC5B1A, double 0x3FFD0CB58F6EC074, double 0x3FFCF26E5C44BFC6, double 0x3FFCD85689039B0B, double 0x3FFCBE6D9601CBE7, double 0x3FFCA4B3055EE191, double 0x3FFC8B265AFB8A42, double 0x3FFC71C71C71C71C, double 0x3FFC5894D10D4986, double 0x3FFC3F8F01C3F8F0, double 0x3FFC26B5392EA01C, double 0x3FFC0E070381C0E0, double 0x3FFBF583EE868D8B, double 0x3FFBDD2B899406F7, double 0x3FFBC4FD65883E7B, double 0x3FFBACF914C1BAD0, double 0x3FFB951E2B18FF23, double 0x3FFB7D6C3DDA338B, double 0x3FFB65E2E3BEEE05, double 0x3FFB4E81B4E81B4F, double 0x3FFB37484AD806CE, double 0x3FFB2036406C80D9, double 0x3FFB094B31D922A4, double 0x3FFAF286BCA1AF28, double 0x3FFADBE87F94905E, double 0x3FFAC5701AC5701B, double 0x3FFAAF1D2F87EBFD, double 0x3FFA98EF606A63BE, double 0x3FFA82E65130E159, double 0x3FFA6D01A6D01A6D, double 0x3FFA574107688A4A, double 0x3FFA41A41A41A41A, double 0x3FFA2C2A87C51CA0, double 0x3FFA16D3F97A4B02, double 0x3FFA01A01A01A01A, double 0x3FF9EC8E951033D9, double 0x3FF9D79F176B682D, double 0x3FF9C2D14EE4A102, double 0x3FF9AE24EA5510DA, double 1.600000e+00, double 0x3FF9852F0D8EC0FF, double 0x3FF970E4F80CB872, double 0x3FF95CBB0BE377AE, double 0x3FF948B0FCD6E9E0, double 0x3FF934C67F9B2CE6, double 0x3FF920FB49D0E229, double 0x3FF90D4F120190D5, double 0x3FF8F9C18F9C18FA, double 0x3FF8E6527AF1373F, double 0x3FF8D3018D3018D3, double 0x3FF8BFCE8062FF3A, double 0x3FF8ACB90F6BF3AA, double 0x3FF899C0F601899C, double 0x3FF886E5F0ABB04A, double 0x3FF87427BCC092B9, double 0x3FF8618618618618, double 0x3FF84F00C2780614, double 0x3FF83C977AB2BEDD, double 0x3FF82A4A0182A4A0, double 0x3FF8181818181818, double 0x3FF8060180601806, double 0x3FF7F405FD017F40, double 0x3FF7E225515A4F1D, double 0x3FF7D05F417D05F4, double 0x3FF7BEB3922E017C, double 0x3FF7AD2208E0ECC3, double 0x3FF79BAA6BB6398B, double 0x3FF78A4C8178A4C8, double 0x3FF77908119AC60D, double 0x3FF767DCE434A9B1, double 0x3FF756CAC201756D, double 0x3FF745D1745D1746, double 0x3FF734F0C541FE8D, double 0x3FF724287F46DEBC, double 0x3FF713786D9C7C09, double 0x3FF702E05C0B8170, double 0x3FF6F26016F26017, double 0x3FF6E1F76B4337C7, double 0x3FF6D1A62681C861, double 0x3FF6C16C16C16C17, double 0x3FF6B1490AA31A3D, double 0x3FF6A13CD1537290, double 0x3FF691473A88D0C0, double 0x3FF6816816816817, double 0x3FF6719F3601671A, double 0x3FF661EC6A5122F9, double 0x3FF6524F853B4AA3, double 0x3FF642C8590B2164, double 0x3FF63356B88AC0DE, double 0x3FF623FA77016240, double 0x3FF614B36831AE94, double 0x3FF6058160581606, double 0x3FF5F66434292DFC, double 0x3FF5E75BB8D015E7, double 0x3FF5D867C3ECE2A5, double 0x3FF5C9882B931057, double 0x3FF5BABCC647FA91, double 0x3FF5AC056B015AC0, double 0x3FF59D61F123CCAA, double 0x3FF58ED2308158ED, double 0x3FF5805601580560, double 0x3FF571ED3C506B3A, double 0x3FF56397BA7C52E2, double 0x3FF5555555555555, double 0x3FF54725E6BB82FE, double 0x3FF5390948F40FEB, double 0x3FF52AFF56A8054B, double 0x3FF51D07EAE2F815, double 0x3FF50F22E111C4C5, double 0x3FF5015015015015, double 0x3FF4F38F62DD4C9B, double 0x3FF4E5E0A72F0539, double 0x3FF4D843BEDC2C4C, double 0x3FF4CAB88725AF6E, double 0x3FF4BD3EDDA68FE1, double 0x3FF4AFD6A052BF5B, double 0x3FF4A27FAD76014A, double 0x3FF49539E3B2D067, double 0x3FF4880522014880, double 1.280000e+00, double 0x3FF46DCE34596066, double 0x3FF460CBC7F5CF9A, double 0x3FF453D9E2C776CA, double 0x3FF446F86562D9FB, double 0x3FF43A2730ABEE4D, double 0x3FF42D6625D51F87, double 0x3FF420B5265E5951, double 0x3FF4141414141414, double 0x3FF40782D10E6566, double 0x3FF3FB013FB013FB, double 0x3FF3EE8F42A5AF07, double 0x3FF3E22CBCE4A902, double 0x3FF3D5D991AA75C6, double 0x3FF3C995A47BABE7, double 0x3FF3BD60D9232955, double 0x3FF3B13B13B13B14, double 0x3FF3A524387AC822, double 0x3FF3991C2C187F63, double 0x3FF38D22D366088E, double 0x3FF3813813813814, double 0x3FF3755BD1C945EE, double 0x3FF3698DF3DE0748, double 0x3FF35DCE5F9F2AF8, double 0x3FF3521CFB2B78C1, double 0x3FF34679ACE01346, double 0x3FF33AE45B57BCB2, double 0x3FF32F5CED6A1DFA, double 0x3FF323E34A2B10BF, double 0x3FF3187758E9EBB6, double 0x3FF30D190130D190, double 0x3FF301C82AC40260, double 0x3FF2F684BDA12F68, double 0x3FF2EB4EA1FED14B, double 0x3FF2E025C04B8097, double 0x3FF2D50A012D50A0, double 0x3FF2C9FB4D812CA0, double 0x3FF2BEF98E5A3711, double 0x3FF2B404AD012B40, double 0x3FF2A91C92F3C105, double 0x3FF29E4129E4129E, double 0x3FF293725BB804A5, double 0x3FF288B01288B013, double 0x3FF27DFA38A1CE4D, double 0x3FF27350B8812735, double 0x3FF268B37CD60127, double 0x3FF25E22708092F1, double 0x3FF2539D7E9177B2, double 0x3FF2492492492492, double 0x3FF23EB79717605B, double 0x3FF23456789ABCDF, double 0x3FF22A0122A0122A, double 0x3FF21FB78121FB78, double 0x3FF21579804855E6, double 0x3FF20B470C67C0D9, double 0x3FF2012012012012, double 0x3FF1F7047DC11F70, double 0x3FF1ECF43C7FB84C, double 0x3FF1E2EF3B3FB874, double 0x3FF1D8F5672E4ABD, double 0x3FF1CF06ADA2811D, double 0x3FF1C522FC1CE059, double 0x3FF1BB4A4046ED29, double 0x3FF1B17C67F2BAE3, double 0x3FF1A7B9611A7B96, double 0x3FF19E0119E0119E, double 0x3FF19453808CA29C, double 0x3FF18AB083902BDB, double 0x3FF1811811811812, double 0x3FF1778A191BD684, double 0x3FF16E0689427379, double 0x3FF1648D50FC3201, double 0x3FF15B1E5F75270D, double 0x3FF151B9A3FDD5C9, double 0x3FF1485F0E0ACD3B, double 0x3FF13F0E8D344724, double 0x3FF135C81135C811, double 0x3FF12C8B89EDC0AC, double 0x3FF12358E75D3033, double 0x3FF11A3019A74826, double 0x3FF1111111111111, double 0x3FF107FBBE011080, double 0x3FF0FEF010FEF011, double 0x3FF0F5EDFAB325A2, double 0x3FF0ECF56BE69C90, double 0x3FF0E40655826011, double 0x3FF0DB20A88F4696, double 0x3FF0D24456359E3A, double 0x3FF0C9714FBCDA3B, double 0x3FF0C0A7868B4171, double 0x3FF0B7E6EC259DC8, double 0x3FF0AF2F722EECB5, double 0x3FF0A6810A6810A7, double 0x3FF09DDBA6AF8360, double 0x3FF0953F39010954, double 0x3FF08CABB37565E2, double 0x3FF0842108421084, double 0x3FF07B9F29B8EAE2, double 0x3FF073260A47F7C6, double 0x3FF06AB59C7912FB, double 1.024000e+00, double 0x3FF059EEA0727586, double 0x3FF05197F7D73404, double 0x3FF04949CC1664C5, double 0x3FF0410410410410, double 0x3FF038C6B78247FC, double 0x3FF03091B51F5E1A, double 0x3FF02864FC7729E9, double 0x3FF0204081020408, double 0x3FF0182436517A37, double 0x3FF0101010101010, double 0x3FF0080402010080, double 1.000000e+00], align 8
@__math64_CBRT_TBL = internal addrspace(2) constant [257 x <2 x double>] [<2 x double> <double 1.000000e+00, double 0.000000e+00>, <2 x double> <double 0x3FF0055380000000, double 0x3E6E6A24C81E4294>, <2 x double> <double 0x3FF00AA390000000, double 0x3E58548511E3A785>, <2 x double> <double 0x3FF00FF010000000, double 0x3E64EB9336EC07F6>, <2 x double> <double 0x3FF0153920000000, double 0x3E40EA64B8B750E1>, <2 x double> <double 0x3FF01A7EB0000000, double 0x3E461637CFF8A53C>, <2 x double> <double 0x3FF01FC0D0000000, double 0x3E40733BF7BD1943>, <2 x double> <double 0x3FF024FF80000000, double 0x3E5666911345CCED>, <2 x double> <double 0x3FF02A3AD0000000, double 0x3E477B7A3F592F14>, <2 x double> <double 0x3FF02F72B0000000, double 0x3E6F18D3DD1A5402>, <2 x double> <double 0x3FF034A750000000, double 0x3E2BE2F5A58EE9A4>, <2 x double> <double 0x3FF039D880000000, double 0x3E68901F8F085FA7>, <2 x double> <double 0x3FF03F0670000000, double 0x3E5C68B8CD5B5D69>, <2 x double> <double 0x3FF0443110000000, double 0x3E5A6B0E8624BE42>, <2 x double> <double 0x3FF0495870000000, double 0x3DBC4B22B06F68E7>, <2 x double> <double 0x3FF04E7C80000000, double 0x3E60F3F0AFCABE9B>, <2 x double> <double 0x3FF0539D60000000, double 0x3E548495BCA4E1B7>, <2 x double> <double 0x3FF058BB00000000, double 0x3E66107F1ABDFDC3>, <2 x double> <double 0x3FF05DD570000000, double 0x3E6E67261878288A>, <2 x double> <double 0x3FF062ECC0000000, double 0x3E5A6BC155286F1E>, <2 x double> <double 0x3FF06800E0000000, double 0x3E58A759C64A85F2>, <2 x double> <double 0x3FF06D11E0000000, double 0x3E45FCE70A4A8D09>, <2 x double> <double 0x3FF0721FC0000000, double 0x3E32F9CBF373FE1D>, <2 x double> <double 0x3FF0772A80000000, double 0x3E590564CE4AC359>, <2 x double> <double 0x3FF07C3230000000, double 0x3E5AC29CE761B02F>, <2 x double> <double 0x3FF08136D0000000, double 0x3E5CB752F497381C>, <2 x double> <double 0x3FF0863860000000, double 0x3E68BB9E1CFB35E0>, <2 x double> <double 0x3FF08B36F0000000, double 0x3E65B4917099DE90>, <2 x double> <double 0x3FF0903280000000, double 0x3E5CC77AC9C65EF2>, <2 x double> <double 0x3FF0952B10000000, double 0x3E57A0F3E7BE3DBA>, <2 x double> <double 0x3FF09A20A0000000, double 0x3E66EC851EE0C16F>, <2 x double> <double 0x3FF09F1340000000, double 0x3E689449BF2946DA>, <2 x double> <double 0x3FF0A402F0000000, double 0x3E698F25301BA223>, <2 x double> <double 0x3FF0A8EFC0000000, double 0x3E347D5EC651F549>, <2 x double> <double 0x3FF0ADD990000000, double 0x3E6C33EC9A86007A>, <2 x double> <double 0x3FF0B2C090000000, double 0x3E5E0B6653E92649>, <2 x double> <double 0x3FF0B7A4B0000000, double 0x3E3BD64AC09D755F>, <2 x double> <double 0x3FF0BC85F0000000, double 0x3E2F537506F78167>, <2 x double> <double 0x3FF0C16450000000, double 0x3E62C382D1B3735E>, <2 x double> <double 0x3FF0C63FE0000000, double 0x3E6E20ED659F99E1>, <2 x double> <double 0x3FF0CB18B0000000, double 0x3E586B633A9C182A>, <2 x double> <double 0x3FF0CFEEB0000000, double 0x3E445CFD5A65E777>, <2 x double> <double 0x3FF0D4C1E0000000, double 0x3E60C8770F58BCA4>, <2 x double> <double 0x3FF0D99250000000, double 0x3E6739E44B0933C5>, <2 x double> <double 0x3FF0DE6010000000, double 0x3E027DC3D9CE7BD8>, <2 x double> <double 0x3FF0E32B00000000, double 0x3E63C53C7C5A7B64>, <2 x double> <double 0x3FF0E7F340000000, double 0x3E69669683830CEC>, <2 x double> <double 0x3FF0ECB8D0000000, double 0x3E68D772C39BDCC4>, <2 x double> <double 0x3FF0F17BB0000000, double 0x3E69B0008BCF6D7B>, <2 x double> <double 0x3FF0F63BF0000000, double 0x3E3BBB305825CE4F>, <2 x double> <double 0x3FF0FAF970000000, double 0x3E6DA3F4AF13A406>, <2 x double> <double 0x3FF0FFB460000000, double 0x3E5F36B96F74CE86>, <2 x double> <double 0x3FF1046CB0000000, double 0x3E165C002303F790>, <2 x double> <double 0x3FF1092250000000, double 0x3E682F84095BA7D5>, <2 x double> <double 0x3FF10DD560000000, double 0x3E6D46433541B2C6>, <2 x double> <double 0x3FF11285E0000000, double 0x3E671C3D56E93A89>, <2 x double> <double 0x3FF11733D0000000, double 0x3E598DCEF4E40012>, <2 x double> <double 0x3FF11BDF30000000, double 0x3E4530EBEF17FE03>, <2 x double> <double 0x3FF1208800000000, double 0x3E4E8B8FA3715066>, <2 x double> <double 0x3FF1252E40000000, double 0x3E6AB26EB3B211DC>, <2 x double> <double 0x3FF129D210000000, double 0x3E454DD4DC906307>, <2 x double> <double 0x3FF12E7350000000, double 0x3E5C9F962387984E>, <2 x double> <double 0x3FF1331210000000, double 0x3E6C62A959AFEC09>, <2 x double> <double 0x3FF137AE60000000, double 0x3E6638D9AC6A866A>, <2 x double> <double 0x3FF13C4840000000, double 0x3E338704ECA8A22D>, <2 x double> <double 0x3FF140DFA0000000, double 0x3E4E6C9E1DB14F8F>, <2 x double> <double 0x3FF1457490000000, double 0x3E58744B7F9C9EAA>, <2 x double> <double 0x3FF14A0710000000, double 0x3E66C2893486373B>, <2 x double> <double 0x3FF14E9730000000, double 0x3E5B36BCE31699B7>, <2 x double> <double 0x3FF15324E0000000, double 0x3E671E3813D200C7>, <2 x double> <double 0x3FF157B030000000, double 0x3E699755AB40AA88>, <2 x double> <double 0x3FF15C3920000000, double 0x3E6B45CA0E4BCFC0>, <2 x double> <double 0x3FF160BFC0000000, double 0x3E32DD090D869C5D>, <2 x double> <double 0x3FF16543F0000000, double 0x3E64FE0516B917DA>, <2 x double> <double 0x3FF169C5D0000000, double 0x3E694563226317A2>, <2 x double> <double 0x3FF16E4560000000, double 0x3E653D8FAFC2C851>, <2 x double> <double 0x3FF172C2A0000000, double 0x3E5DCBD41FBD41A3>, <2 x double> <double 0x3FF1773D90000000, double 0x3E5862FF5285F59C>, <2 x double> <double 0x3FF17BB630000000, double 0x3E63072EA97A1E1C>, <2 x double> <double 0x3FF1802C90000000, double 0x3E52839075184805>, <2 x double> <double 0x3FF184A0A0000000, double 0x3E64B0323E9EFF42>, <2 x double> <double 0x3FF1891270000000, double 0x3E6B158893C45484>, <2 x double> <double 0x3FF18D8210000000, double 0x3E3149EF0FC35826>, <2 x double> <double 0x3FF191EF60000000, double 0x3E5F2E77EA96ACAA>, <2 x double> <double 0x3FF1965A80000000, double 0x3E5200074C471A95>, <2 x double> <double 0x3FF19AC360000000, double 0x3E63F8CC517F6F04>, <2 x double> <double 0x3FF19F2A10000000, double 0x3E660BA2E311BB55>, <2 x double> <double 0x3FF1A38E90000000, double 0x3E64B788730BBEC3>, <2 x double> <double 0x3FF1A7F0E0000000, double 0x3E657090795EE20C>, <2 x double> <double 0x3FF1AC5100000000, double 0x3E6D9FFE983670B1>, <2 x double> <double 0x3FF1B0AF00000000, double 0x3E62A463FF61BFDA>, <2 x double> <double 0x3FF1B50AD0000000, double 0x3E69D1BC6A5E65CF>, <2 x double> <double 0x3FF1B96480000000, double 0x3E68718ABAA9E922>, <2 x double> <double 0x3FF1BDBC10000000, double 0x3E63C2F52FFA342E>, <2 x double> <double 0x3FF1C21180000000, double 0x3E60FAE13FF42C80>, <2 x double> <double 0x3FF1C664D0000000, double 0x3E65440F0EF00D57>, <2 x double> <double 0x3FF1CAB610000000, double 0x3E46FCD22D4E3C1E>, <2 x double> <double 0x3FF1CF0530000000, double 0x3E4E0C60B409E863>, <2 x double> <double 0x3FF1D35230000000, double 0x3E6F9CAB5A5F0333>, <2 x double> <double 0x3FF1D79D30000000, double 0x3E630F24744C333D>, <2 x double> <double 0x3FF1DBE620000000, double 0x3E4B50622A76B2FE>, <2 x double> <double 0x3FF1E02CF0000000, double 0x3E6FDB94BA595375>, <2 x double> <double 0x3FF1E471D0000000, double 0x3E3861B9B945A171>, <2 x double> <double 0x3FF1E8B490000000, double 0x3E654348015188C4>, <2 x double> <double 0x3FF1ECF550000000, double 0x3E6B54D149865523>, <2 x double> <double 0x3FF1F13410000000, double 0x3E6A0BB783D9DE33>, <2 x double> <double 0x3FF1F570D0000000, double 0x3E6629D12B1A2157>, <2 x double> <double 0x3FF1F9AB90000000, double 0x3E6467FE35D179DF>, <2 x double> <double 0x3FF1FDE450000000, double 0x3E69763F3E26C8F7>, <2 x double> <double 0x3FF2021B20000000, double 0x3E53F798BB9F7679>, <2 x double> <double 0x3FF2064FF0000000, double 0x3E552E577E855898>, <2 x double> <double 0x3FF20A82C0000000, double 0x3E6FDE47E5502C3A>, <2 x double> <double 0x3FF20EB3B0000000, double 0x3E5CBD0B548D96A0>, <2 x double> <double 0x3FF212E2A0000000, double 0x3E6A9CD9F7BE8DE8>, <2 x double> <double 0x3FF2170FB0000000, double 0x3E522BBE704886DE>, <2 x double> <double 0x3FF21B3AC0000000, double 0x3E6E3DEA8317F020>, <2 x double> <double 0x3FF21F63F0000000, double 0x3E6E812085AC8855>, <2 x double> <double 0x3FF2238B40000000, double 0x3E5C87144F24CB07>, <2 x double> <double 0x3FF227B0A0000000, double 0x3E61E128EE311FA2>, <2 x double> <double 0x3FF22BD420000000, double 0x3E5B5C163D61A2D3>, <2 x double> <double 0x3FF22FF5C0000000, double 0x3E47D97E7FB90633>, <2 x double> <double 0x3FF2341570000000, double 0x3E6EFE899D50F6A7>, <2 x double> <double 0x3FF2383350000000, double 0x3E6D0333EB75DE5A>, <2 x double> <double 0x3FF23C4F60000000, double 0x3E40E590BE73A573>, <2 x double> <double 0x3FF2406980000000, double 0x3E68CE8DCAC3CDD2>, <2 x double> <double 0x3FF24481D0000000, double 0x3E6EE8A48954064B>, <2 x double> <double 0x3FF2489850000000, double 0x3E6AA62F18461E09>, <2 x double> <double 0x3FF24CAD00000000, double 0x3E601E5940986A15>, <2 x double> <double 0x3FF250BFE0000000, double 0x3E3B082F4F9B8D4C>, <2 x double> <double 0x3FF254D0E0000000, double 0x3E6876E0E5527F5A>, <2 x double> <double 0x3FF258E020000000, double 0x3E63617080831E6B>, <2 x double> <double 0x3FF25CED90000000, double 0x3E681B26E34AA4A2>, <2 x double> <double 0x3FF260F940000000, double 0x3E552EE66DFAB0C1>, <2 x double> <double 0x3FF2650320000000, double 0x3E5D85A5329E8819>, <2 x double> <double 0x3FF2690B40000000, double 0x3E5105C1B646B5D1>, <2 x double> <double 0x3FF26D1190000000, double 0x3E6BB6690C1A379C>, <2 x double> <double 0x3FF2711630000000, double 0x3E586AEBA73CE3A9>, <2 x double> <double 0x3FF2751900000000, double 0x3E6DD16198294DD4>, <2 x double> <double 0x3FF2791A20000000, double 0x3E6454E675775E83>, <2 x double> <double 0x3FF27D1980000000, double 0x3E63842E026197EA>, <2 x double> <double 0x3FF2811720000000, double 0x3E6F1CE0E70C44D2>, <2 x double> <double 0x3FF2851310000000, double 0x3E6AD636441A5627>, <2 x double> <double 0x3FF2890D50000000, double 0x3E54C205D7212ABB>, <2 x double> <double 0x3FF28D05D0000000, double 0x3E6167C86C116419>, <2 x double> <double 0x3FF290FCA0000000, double 0x3E638EC3EF16E294>, <2 x double> <double 0x3FF294F1C0000000, double 0x3E6473FCEACE9321>, <2 x double> <double 0x3FF298E530000000, double 0x3E67AF53A836DBA7>, <2 x double> <double 0x3FF29CD700000000, double 0x3E1A51F3C383B652>, <2 x double> <double 0x3FF2A0C710000000, double 0x3E63696DA190822D>, <2 x double> <double 0x3FF2A4B580000000, double 0x3E62F9ADEC77074B>, <2 x double> <double 0x3FF2A8A250000000, double 0x3E38190FD5BEE55F>, <2 x double> <double 0x3FF2AC8D70000000, double 0x3E4BFEE8FAC68E55>, <2 x double> <double 0x3FF2B076F0000000, double 0x3E331C9D6BC5F68A>, <2 x double> <double 0x3FF2B45EC0000000, double 0x3E689D0523737EDF>, <2 x double> <double 0x3FF2B84500000000, double 0x3E5A295943BF47BB>, <2 x double> <double 0x3FF2BC29A0000000, double 0x3E396BE32E5B3207>, <2 x double> <double 0x3FF2C00C90000000, double 0x3E6E44C7D909FA0E>, <2 x double> <double 0x3FF2C3EE00000000, double 0x3E2B2505DA94D9EA>, <2 x double> <double 0x3FF2C7CDC0000000, double 0x3E60C851F46C9C98>, <2 x double> <double 0x3FF2CBABF0000000, double 0x3E5DA71F7D9AA3B7>, <2 x double> <double 0x3FF2CF8880000000, double 0x3E6F1B605D019EF1>, <2 x double> <double 0x3FF2D36390000000, double 0x3E4386E8A2189563>, <2 x double> <double 0x3FF2D73D00000000, double 0x3E3B19FA5D306BA7>, <2 x double> <double 0x3FF2DB14D0000000, double 0x3E6DD749B67AEF76>, <2 x double> <double 0x3FF2DEEB20000000, double 0x3E676FF6F1DC04B0>, <2 x double> <double 0x3FF2E2BFE0000000, double 0x3E635A33D0B232A6>, <2 x double> <double 0x3FF2E69310000000, double 0x3E64BDC80024A4E1>, <2 x double> <double 0x3FF2EA64B0000000, double 0x3E6EBD61770FD723>, <2 x double> <double 0x3FF2EE34D0000000, double 0x3E64769FC537264D>, <2 x double> <double 0x3FF2F20360000000, double 0x3E69021F429F3B98>, <2 x double> <double 0x3FF2F5D070000000, double 0x3E5EE7083EFBD606>, <2 x double> <double 0x3FF2F99BF0000000, double 0x3E6AD985552A6B1A>, <2 x double> <double 0x3FF2FD65F0000000, double 0x3E6E3DF778772160>, <2 x double> <double 0x3FF3012E70000000, double 0x3E6CA5D76DDC9B34>, <2 x double> <double 0x3FF304F570000000, double 0x3E691154FFDBAF74>, <2 x double> <double 0x3FF308BAF0000000, double 0x3E667BDD57FB306A>, <2 x double> <double 0x3FF30C7EF0000000, double 0x3E67DC255AC40886>, <2 x double> <double 0x3FF3104180000000, double 0x3DF219F38E8AFAFE>, <2 x double> <double 0x3FF3140280000000, double 0x3E62416BF9669A04>, <2 x double> <double 0x3FF317C210000000, double 0x3E611C96B2B3987F>, <2 x double> <double 0x3FF31B8020000000, double 0x3E6F99ED447E1177>, <2 x double> <double 0x3FF31F3CD0000000, double 0x3E13245826328A11>, <2 x double> <double 0x3FF322F7F0000000, double 0x3E66F56DD1E645F8>, <2 x double> <double 0x3FF326B1B0000000, double 0x3E46164946945535>, <2 x double> <double 0x3FF32A69F0000000, double 0x3E5E37D59D190028>, <2 x double> <double 0x3FF32E20C0000000, double 0x3E668671F12BF828>, <2 x double> <double 0x3FF331D620000000, double 0x3E6E8ECBCA6AABBD>, <2 x double> <double 0x3FF3358A20000000, double 0x3E53F49E109A5912>, <2 x double> <double 0x3FF3393CA0000000, double 0x3E6B8A0E11EC3043>, <2 x double> <double 0x3FF33CEDC0000000, double 0x3E65FAE00AED691A>, <2 x double> <double 0x3FF3409D70000000, double 0x3E6C0569BECE3E4A>, <2 x double> <double 0x3FF3444BC0000000, double 0x3E605E26744EFBFE>, <2 x double> <double 0x3FF347F8A0000000, double 0x3E65B570A94BE5C5>, <2 x double> <double 0x3FF34BA420000000, double 0x3E5D6F156EA0E063>, <2 x double> <double 0x3FF34F4E30000000, double 0x3E6E0CA7612FC484>, <2 x double> <double 0x3FF352F6F0000000, double 0x3E4963C927B25258>, <2 x double> <double 0x3FF3569E40000000, double 0x3E547930AA725A5C>, <2 x double> <double 0x3FF35A4430000000, double 0x3E58A79FE3AF43B3>, <2 x double> <double 0x3FF35DE8C0000000, double 0x3E5E6DC29C41BDAF>, <2 x double> <double 0x3FF3618BF0000000, double 0x3E657A2E76F863A5>, <2 x double> <double 0x3FF3652DD0000000, double 0x3E2AE3B61716354D>, <2 x double> <double 0x3FF368CE40000000, double 0x3E665FB5DF6906B1>, <2 x double> <double 0x3FF36C6D60000000, double 0x3E66177D7F588F7B>, <2 x double> <double 0x3FF3700B30000000, double 0x3E3AD55ABD091B67>, <2 x double> <double 0x3FF373A7A0000000, double 0x3E155337B2422D76>, <2 x double> <double 0x3FF37742B0000000, double 0x3E6084EBE86972D5>, <2 x double> <double 0x3FF37ADC70000000, double 0x3E656395808E1EA3>, <2 x double> <double 0x3FF37E74E0000000, double 0x3E61BCE21B40FBA7>, <2 x double> <double 0x3FF3820C00000000, double 0x3E5006F94605B515>, <2 x double> <double 0x3FF385A1C0000000, double 0x3E6AA676ACEB1F7D>, <2 x double> <double 0x3FF3893640000000, double 0x3E58229F76554CE6>, <2 x double> <double 0x3FF38CC960000000, double 0x3E6EABFC6CF57330>, <2 x double> <double 0x3FF3905B40000000, double 0x3E64DAED9C0CE8BC>, <2 x double> <double 0x3FF393EBD0000000, double 0x3E60FF1768237141>, <2 x double> <double 0x3FF3977B10000000, double 0x3E6575F83051B085>, <2 x double> <double 0x3FF39B0910000000, double 0x3E42667DEB523E29>, <2 x double> <double 0x3FF39E95C0000000, double 0x3E1816996954F4FD>, <2 x double> <double 0x3FF3A22120000000, double 0x3E587CFCCF4D9CD4>, <2 x double> <double 0x3FF3A5AB40000000, double 0x3E52C5D018198353>, <2 x double> <double 0x3FF3A93410000000, double 0x3E6A7A898DCC34AA>, <2 x double> <double 0x3FF3ACBBB0000000, double 0x3E2CEAD6DADC36D1>, <2 x double> <double 0x3FF3B04200000000, double 0x3E2A55759C498BDF>, <2 x double> <double 0x3FF3B3C700000000, double 0x3E6C414A9EF6DE04>, <2 x double> <double 0x3FF3B74AD0000000, double 0x3E63E2108A6E58FA>, <2 x double> <double 0x3FF3BACD60000000, double 0x3E5587FD7643D77C>, <2 x double> <double 0x3FF3BE4EB0000000, double 0x3E3901EB1D3FF3DF>, <2 x double> <double 0x3FF3C1CEB0000000, double 0x3E6F2CCD7C812FC6>, <2 x double> <double 0x3FF3C54D90000000, double 0x3E21C8EE70A01049>, <2 x double> <double 0x3FF3C8CB20000000, double 0x3E563E8D02831EEC>, <2 x double> <double 0x3FF3CC4770000000, double 0x3E6F61A42A92C7FF>, <2 x double> <double 0x3FF3CFC2A0000000, double 0x3DDA917399C84D24>, <2 x double> <double 0x3FF3D33C80000000, double 0x3E5E9197C8EEC2F0>, <2 x double> <double 0x3FF3D6B530000000, double 0x3E5E6F842F5A1378>, <2 x double> <double 0x3FF3DA2CB0000000, double 0x3E2FAC242A90A0FC>, <2 x double> <double 0x3FF3DDA2F0000000, double 0x3E535ED726610227>, <2 x double> <double 0x3FF3E11800000000, double 0x3E50E0D64804B15B>, <2 x double> <double 0x3FF3E48BE0000000, double 0x3E0560675DABA814>, <2 x double> <double 0x3FF3E7FE80000000, double 0x3E637388C8768032>, <2 x double> <double 0x3FF3EB7000000000, double 0x3E3EE3C89F9E01F5>, <2 x double> <double 0x3FF3EEE040000000, double 0x3E639F6F0D09747C>, <2 x double> <double 0x3FF3F24F60000000, double 0x3E4322C327ABB8F0>, <2 x double> <double 0x3FF3F5BD40000000, double 0x3E6961B347C8AC80>, <2 x double> <double 0x3FF3F92A00000000, double 0x3E63711FBBD0F118>, <2 x double> <double 0x3FF3FC9590000000, double 0x3E64FAD8D7718FFB>, <2 x double> <double 0x3FF3FFFFF0000000, double 0x3E6FFFFFFFFFFFFF>, <2 x double> <double 0x3FF4036930000000, double 0x3E667EFA79EC35B4>, <2 x double> <double 0x3FF406D140000000, double 0x3E6A737687A254A8>, <2 x double> <double 0x3FF40A3830000000, double 0x3E5BACE0F87D924D>, <2 x double> <double 0x3FF40D9DF0000000, double 0x3E629E37C237E392>, <2 x double> <double 0x3FF4110290000000, double 0x3E557CE7AC3F3012>, <2 x double> <double 0x3FF4146600000000, double 0x3E682829359F8FBD>, <2 x double> <double 0x3FF417C850000000, double 0x3E6CC9BE42D14676>, <2 x double> <double 0x3FF41B2980000000, double 0x3E6A8F001C137D0B>, <2 x double> <double 0x3FF41E8990000000, double 0x3E636127687DDA05>, <2 x double> <double 0x3FF421E880000000, double 0x3E524DBA322646F0>, <2 x double> <double 0x3FF4254640000000, double 0x3E6DC43F1ED210B4>, <2 x double> <double 0x3FF428A2F0000000, double 0x3E631AE515C447BB>], align 16
@__math64_CBRT_TBL_REM = internal addrspace(2) constant [5 x <2 x double>] [<2 x double> <double 0x3FE428A2F0000000, double 0x3E531AE515C447BB>, <2 x double> <double 0x3FE965FEA0000000, double 0x3E44F5B8F20AC166>, <2 x double> <double 1.000000e+00, double 0.000000e+00>, <2 x double> <double 0x3FF428A2F0000000, double 0x3E631AE515C447BB>, <2 x double> <double 0x3FF965FEA0000000, double 0x3E54F5B8F20AC166>], align 16
@__math64_LN_TBL = internal addrspace(2) constant [65 x <2 x double>] [<2 x double> zeroinitializer, <2 x double> <double 0x3F8FC0A800000000, double 0x3E361F807C79F3DB>, <2 x double> <double 0x3F9F829800000000, double 0x3E6873C1980267C8>, <2 x double> <double 0x3FA7745800000000, double 0x3E5EC65B9F88C69E>, <2 x double> <double 0x3FAF0A3000000000, double 0x3E58022C54CC2F99>, <2 x double> <double 0x3FB341D700000000, double 0x3E62C37A3A125330>, <2 x double> <double 0x3FB6F0D200000000, double 0x3E615CAD69737C93>, <2 x double> <double 0x3FBA926D00000000, double 0x3E4D256AB1B285E9>, <2 x double> <double 0x3FBE270700000000, double 0x3E5B8ABCB97A7AA2>, <2 x double> <double 0x3FC0D77E00000000, double 0x3E6F34239659A5DC>, <2 x double> <double 0x3FC2955280000000, double 0x3E6E07FD48D30177>, <2 x double> <double 0x3FC44D2B00000000, double 0x3E6B32DF4799F4F6>, <2 x double> <double 0x3FC5FF3000000000, double 0x3E6C29E4F4F21CF8>, <2 x double> <double 0x3FC7AB8900000000, double 0x3E1086C848DF1B59>, <2 x double> <double 0x3FC9525A80000000, double 0x3E4CF456B4764130>, <2 x double> <double 0x3FCAF3C900000000, double 0x3E63A02FFCB63398>, <2 x double> <double 0x3FCC8FF780000000, double 0x3E61E6A6886B0976>, <2 x double> <double 0x3FCE270700000000, double 0x3E6B8ABCB97A7AA2>, <2 x double> <double 0x3FCFB91800000000, double 0x3E6B578F8AA35552>, <2 x double> <double 0x3FD0A324C0000000, double 0x3E6139C871AFB9FC>, <2 x double> <double 0x3FD1675C80000000, double 0x3E65D5D30701CE64>, <2 x double> <double 0x3FD22941C0000000, double 0x3E6DE7BCB2D12142>, <2 x double> <double 0x3FD2E8E280000000, double 0x3E6D708E984E1664>, <2 x double> <double 0x3FD3A64C40000000, double 0x3E556945E9C72F36>, <2 x double> <double 0x3FD4618BC0000000, double 0x3E20E2F613E85BDA>, <2 x double> <double 0x3FD51AAD80000000, double 0x3E3CB7E0B42724F6>, <2 x double> <double 0x3FD5D1BD80000000, double 0x3E6FAC04E52846C7>, <2 x double> <double 0x3FD686C800000000, double 0x3E5E9B14AEC442BE>, <2 x double> <double 0x3FD739D7C0000000, double 0x3E6B5DE8034E7126>, <2 x double> <double 0x3FD7EAF800000000, double 0x3E6DC157E1B259D3>, <2 x double> <double 0x3FD89A3380000000, double 0x3E3B05096AD69C62>, <2 x double> <double 0x3FD9479400000000, double 0x3E5C2116FABA4CDD>, <2 x double> <double 0x3FD9F323C0000000, double 0x3E665FCC25F95B47>, <2 x double> <double 0x3FDA9CEC80000000, double 0x3E5A9A08498D4850>, <2 x double> <double 0x3FDB44F740000000, double 0x3E6DE647B1465F77>, <2 x double> <double 0x3FDBEB4D80000000, double 0x3E5DA71B7BF7861D>, <2 x double> <double 0x3FDC8FF7C0000000, double 0x3E3E6A6886B09760>, <2 x double> <double 0x3FDD32FE40000000, double 0x3E6F0075EAB0EF64>, <2 x double> <double 0x3FDDD46A00000000, double 0x3E33071282FB989B>, <2 x double> <double 0x3FDE744240000000, double 0x3E60EB43C3F1BED2>, <2 x double> <double 0x3FDF128F40000000, double 0x3E5FAF06ECB35C84>, <2 x double> <double 0x3FDFAF5880000000, double 0x3E4EF1E63DB35F68>, <2 x double> <double 0x3FE02552A0000000, double 0x3E469743FB1A71A5>, <2 x double> <double 0x3FE0723E40000000, double 0x3E6C1CDF404E5796>, <2 x double> <double 0x3FE0BE72E0000000, double 0x3E4094AA0ADA625E>, <2 x double> <double 0x3FE109F380000000, double 0x3E6E2D4C96FDE3EC>, <2 x double> <double 0x3FE154C3C0000000, double 0x3E62F4D5E9A98F34>, <2 x double> <double 0x3FE19EE6A0000000, double 0x3E6467C96ECC5CBE>, <2 x double> <double 0x3FE1E85F40000000, double 0x3E6E7040D03DEC5A>, <2 x double> <double 0x3FE23130C0000000, double 0x3E67BEBF4282DE36>, <2 x double> <double 0x3FE2795E00000000, double 0x3E6289B11AEB783F>, <2 x double> <double 0x3FE2C0E9E0000000, double 0x3E5A891D1772F538>, <2 x double> <double 0x3FE307D720000000, double 0x3E634F10BE1FB591>, <2 x double> <double 0x3FE34E2880000000, double 0x3E6D9CE1D316EB93>, <2 x double> <double 0x3FE393E0C0000000, double 0x3E63562A19A9C442>, <2 x double> <double 0x3FE3D90260000000, double 0x3E54E2ADF548084C>, <2 x double> <double 0x3FE41D8FE0000000, double 0x3E508CE55CC8C97A>, <2 x double> <double 0x3FE4618BC0000000, double 0x3E30E2F613E85BDA>, <2 x double> <double 0x3FE4A4F840000000, double 0x3E6DB03EBB0227BF>, <2 x double> <double 0x3FE4E7D800000000, double 0x3E61B75BB09CB098>, <2 x double> <double 0x3FE52A2D20000000, double 0x3E496F16ABB9DF22>, <2 x double> <double 0x3FE56BF9C0000000, double 0x3E65B3F399411C62>, <2 x double> <double 0x3FE5AD4040000000, double 0x3E586B3E59F65355>, <2 x double> <double 0x3FE5EE02A0000000, double 0x3E52482CEAE1AC12>, <2 x double> <double 0x3FE62E42E0000000, double 0x3E6EFA39EF35793C>], align 16
@__math64_POWLOG_TBL = internal addrspace(2) constant [258 x <2 x double>] [<2 x double> zeroinitializer, <2 x double> <double 0x3F6FF00AA0000000, double 0x3DB5885E0250435A>, <2 x double> <double 0x3F7FE02A60000000, double 0x3DE620CF11F86ED2>, <2 x double> <double 0x3F87DC4750000000, double 0x3DFF0214EDBA4A25>, <2 x double> <double 0x3F8FC0A8B0000000, double 0x3DBF807C79F3DB4E>, <2 x double> <double 0x3F93CEA440000000, double 0x3DEA352BA779A52B>, <2 x double> <double 0x3F97B91B00000000, double 0x3DFF56C46AA49FD5>, <2 x double> <double 0x3F9B9FC020000000, double 0x3DFEBE465FEF5196>, <2 x double> <double 0x3F9F829B00000000, double 0x3E0CF0660099F1F8>, <2 x double> <double 0x3FA1B0D980000000, double 0x3E1247B2FF85945D>, <2 x double> <double 0x3FA39E87B0000000, double 0x3E13FD7ABF5202B6>, <2 x double> <double 0x3FA58A5BA0000000, double 0x3E1F91C9A918D51E>, <2 x double> <double 0x3FA77458F0000000, double 0x3E08CB73F118D3CA>, <2 x double> <double 0x3FA95C8300000000, double 0x3E1D91C7D6FAD074>, <2 x double> <double 0x3FAB42DD70000000, double 0x3DE1971BEC28D14C>, <2 x double> <double 0x3FAD276B80000000, double 0x3E15B616A423C78A>, <2 x double> <double 0x3FAF0A30C0000000, double 0x3DA162A6617CC971>, <2 x double> <double 0x3FB0759830000000, double 0x3E166391C4C06D29>, <2 x double> <double 0x3FB16536E0000000, double 0x3E2D46F5C1D0C4B8>, <2 x double> <double 0x3FB253F620000000, double 0x3E2E14282DF1F6D3>, <2 x double> <double 0x3FB341D790000000, double 0x3E186F47424A660D>, <2 x double> <double 0x3FB42EDCB0000000, double 0x3E2D4C8DE077753E>, <2 x double> <double 0x3FB51B0730000000, double 0x3E2E0C307ED24F1C>, <2 x double> <double 0x3FB60658A0000000, double 0x3E226EA18763BDD3>, <2 x double> <double 0x3FB6F0D280000000, double 0x3E25CAD69737C933>, <2 x double> <double 0x3FB7DA7660000000, double 0x3E2AF62599088901>, <2 x double> <double 0x3FB8C345D0000000, double 0x3E18C66C83D6B2D0>, <2 x double> <double 0x3FB9AB4240000000, double 0x3E1880CEB36FB30F>, <2 x double> <double 0x3FBA926D30000000, double 0x3E2495AAC6CA17A4>, <2 x double> <double 0x3FBB78C820000000, double 0x3E2761DB4210878C>, <2 x double> <double 0x3FBC5E5480000000, double 0x3E2EB78E862BAC2F>, <2 x double> <double 0x3FBD4313D0000000, double 0x3E19B2CD75790DD9>, <2 x double> <double 0x3FBE270760000000, double 0x3E2C55E5CBD3D50F>, <2 x double> <double 0x3FBF0A30C0000000, double 0x3DB162A6617CC971>, <2 x double> <double 0x3FBFEC9130000000, double 0x3DFDBEABAAA2E519>, <2 x double> <double 0x3FC0671510000000, double 0x3E1652CB7150C647>, <2 x double> <double 0x3FC0D77E70000000, double 0x3E39A11CB2CD2EE2>, <2 x double> <double 0x3FC1478580000000, double 0x3E219D0AB1A28813>, <2 x double> <double 0x3FC1B72AD0000000, double 0x3E24BD9E80A41811>, <2 x double> <double 0x3FC2266F10000000, double 0x3E3214B596FAA3DF>, <2 x double> <double 0x3FC29552F0000000, double 0x3E303FEA46980BB8>, <2 x double> <double 0x3FC303D710000000, double 0x3E31C8FFA5FD28C7>, <2 x double> <double 0x3FC371FC20000000, double 0x3DCE8F743BCD96C5>, <2 x double> <double 0x3FC3DFC2B0000000, double 0x3DFD98C5395315C6>, <2 x double> <double 0x3FC44D2B60000000, double 0x3E3996FA3CCFA7B2>, <2 x double> <double 0x3FC4BA36F0000000, double 0x3E1CD2AF2AD13037>, <2 x double> <double 0x3FC526E5E0000000, double 0x3E1D0DA1BD17200E>, <2 x double> <double 0x3FC59338D0000000, double 0x3E3330410BA68B75>, <2 x double> <double 0x3FC5FF3070000000, double 0x3DF4F27A790E7C41>, <2 x double> <double 0x3FC66ACD40000000, double 0x3E13956A86F6FF1B>, <2 x double> <double 0x3FC6D60FE0000000, double 0x3E2C6748723551D9>, <2 x double> <double 0x3FC740F8F0000000, double 0x3E2500DE9326CDFC>, <2 x double> <double 0x3FC7AB8900000000, double 0x3E1086C848DF1B59>, <2 x double> <double 0x3FC815C0A0000000, double 0x3E04357EAD6836FF>, <2 x double> <double 0x3FC87FA060000000, double 0x3E24832442408024>, <2 x double> <double 0x3FC8E928D0000000, double 0x3E3D10DA8154B13D>, <2 x double> <double 0x3FC9525A90000000, double 0x3E39E8AD68EC8260>, <2 x double> <double 0x3FC9BB3620000000, double 0x3E3CFBF706ABAF18>, <2 x double> <double 0x3FCA23BC10000000, double 0x3E3FC56AC6326E23>, <2 x double> <double 0x3FCA8BECF0000000, double 0x3E39105E3185CF21>, <2 x double> <double 0x3FCAF3C940000000, double 0x3E3D017FE5B19CC0>, <2 x double> <double 0x3FCB5B5190000000, double 0x3E3D1F6B48DD13FE>, <2 x double> <double 0x3FCBC28670000000, double 0x3E20B63358A7E73A>, <2 x double> <double 0x3FCC296850000000, double 0x3E263063028C211C>, <2 x double> <double 0x3FCC8FF7C0000000, double 0x3E2E6A6886B09760>, <2 x double> <double 0x3FCCF63540000000, double 0x3E3C138BB891CD03>, <2 x double> <double 0x3FCD5C2160000000, double 0x3E369F7722B7221A>, <2 x double> <double 0x3FCDC1BCA0000000, double 0x3DF57D8FAC1A628C>, <2 x double> <double 0x3FCE270760000000, double 0x3E3C55E5CBD3D50F>, <2 x double> <double 0x3FCE8C0250000000, double 0x3E1552D2FF48FE2E>, <2 x double> <double 0x3FCEF0ADC0000000, double 0x3E37B8B26CA431BC>, <2 x double> <double 0x3FCF550A50000000, double 0x3E292DECDC1C5F6D>, <2 x double> <double 0x3FCFB91860000000, double 0x3E3ABC7C551AAA8C>, <2 x double> <double 0x3FD00E6C40000000, double 0x3E36B540731A354B>, <2 x double> <double 0x3FD0402590000000, double 0x3E32D341036B89EF>, <2 x double> <double 0x3FD071B850000000, double 0x3E4F9AB21A3A2E0F>, <2 x double> <double 0x3FD0A324E0000000, double 0x3E239C871AFB9FBD>, <2 x double> <double 0x3FD0D46B50000000, double 0x3E3E6ADD2C81F640>, <2 x double> <double 0x3FD1058BF0000000, double 0x3E435C95AA313F41>, <2 x double> <double 0x3FD1368700000000, double 0x3E249D4582F6CC53>, <2 x double> <double 0x3FD1675CA0000000, double 0x3E47574C1C07398F>, <2 x double> <double 0x3FD1980D20000000, double 0x3E4BA846DECE9E8D>, <2 x double> <double 0x3FD1C898C0000000, double 0x3E16999FAFBC68E7>, <2 x double> <double 0x3FD1F8FF90000000, double 0x3E4C9145E51B0103>, <2 x double> <double 0x3FD22941F0000000, double 0x3E479EF2CB44850A>, <2 x double> <double 0x3FD2596010000000, double 0x3E0BEEC73DE11275>, <2 x double> <double 0x3FD2895A10000000, double 0x3E2EF4351AF5A498>, <2 x double> <double 0x3FD2B93030000000, double 0x3E45713A493B4A50>, <2 x double> <double 0x3FD2E8E2B0000000, double 0x3E45C23A61385992>, <2 x double> <double 0x3FD31871C0000000, double 0x3E42A88309F57299>, <2 x double> <double 0x3FD347DD90000000, double 0x3E4530FAA9AC8ACE>, <2 x double> <double 0x3FD3772660000000, double 0x3E25FEC2D792A758>, <2 x double> <double 0x3FD3A64C50000000, double 0x3E35A517A71CBCD7>, <2 x double> <double 0x3FD3D54FA0000000, double 0x3E3707DC3E1CD9A3>, <2 x double> <double 0x3FD4043080000000, double 0x3E3A1A9F8EF43049>, <2 x double> <double 0x3FD432EF20000000, double 0x3E4409D0276B3674>, <2 x double> <double 0x3FD4618BC0000000, double 0x3E20E2F613E85BD9>, <2 x double> <double 0x3FD4900680000000, double 0x3DF0027433001E5F>, <2 x double> <double 0x3FD4BE5F90000000, double 0x3E35DDE2836D3265>, <2 x double> <double 0x3FD4EC9730000000, double 0x3E2300134D7AAF04>, <2 x double> <double 0x3FD51AAD80000000, double 0x3E3CB7E0B42724F5>, <2 x double> <double 0x3FD548A2C0000000, double 0x3E2D6E93167E6308>, <2 x double> <double 0x3FD5767710000000, double 0x3E3D1569B1526ADB>, <2 x double> <double 0x3FD5A42AB0000000, double 0x3E0E99FC338A1A41>, <2 x double> <double 0x3FD5D1BDB0000000, double 0x3E4EB01394A11B1C>, <2 x double> <double 0x3FD5FF3070000000, double 0x3E04F27A790E7C41>, <2 x double> <double 0x3FD62C82F0000000, double 0x3E25CE3CA97B7AF9>, <2 x double> <double 0x3FD659B570000000, double 0x3E281F0F940ED857>, <2 x double> <double 0x3FD686C810000000, double 0x3E4D36295D88857C>, <2 x double> <double 0x3FD6B3BB20000000, double 0x3E21ACA1EC4AF526>, <2 x double> <double 0x3FD6E08EA0000000, double 0x3E445743C7182726>, <2 x double> <double 0x3FD70D42E0000000, double 0x3E23C491AEAD337E>, <2 x double> <double 0x3FD739D7F0000000, double 0x3E3AEF401A738931>, <2 x double> <double 0x3FD7664E10000000, double 0x3E21CEDE76092A29>, <2 x double> <double 0x3FD792A550000000, double 0x3E4FBA8F44F82BB4>, <2 x double> <double 0x3FD7BEDE00000000, double 0x3E446F5F7F3C3E1A>, <2 x double> <double 0x3FD7EAF830000000, double 0x3E47055F86C9674B>, <2 x double> <double 0x3FD816F410000000, double 0x3E4B41A92B6B6E1A>, <2 x double> <double 0x3FD842D1D0000000, double 0x3E443D162E927628>, <2 x double> <double 0x3FD86E9190000000, double 0x3E4466174013F9B1>, <2 x double> <double 0x3FD89A3380000000, double 0x3E3B05096AD69C62>, <2 x double> <double 0x3FD8C5B7C0000000, double 0x3E40B169150FAA58>, <2 x double> <double 0x3FD8F11E80000000, double 0x3E3CD98B1DF85DA7>, <2 x double> <double 0x3FD91C67E0000000, double 0x3E468B507B0F8FA8>, <2 x double> <double 0x3FD9479410000000, double 0x3E48422DF57499BA>, <2 x double> <double 0x3FD972A340000000, double 0x3E11351586970274>, <2 x double> <double 0x3FD99D9580000000, double 0x3E117E08ACBA92EE>, <2 x double> <double 0x3FD9C86B00000000, double 0x3E26E04314DD0229>, <2 x double> <double 0x3FD9F323E0000000, double 0x3E497F3097E56D1A>, <2 x double> <double 0x3FDA1DC060000000, double 0x3E3356E655901286>, <2 x double> <double 0x3FDA484090000000, double 0x3E0CB761457F94D6>, <2 x double> <double 0x3FDA72A490000000, double 0x3E39AF67A85A9DAC>, <2 x double> <double 0x3FDA9CEC90000000, double 0x3E453410931A909F>, <2 x double> <double 0x3FDAC718C0000000, double 0x3E22C587206058F5>, <2 x double> <double 0x3FDAF12930000000, double 0x3E223BC358899C22>, <2 x double> <double 0x3FDB1B1E00000000, double 0x3E4D7BF8B6D223CB>, <2 x double> <double 0x3FDB44F770000000, double 0x3E47991EC5197DDB>, <2 x double> <double 0x3FDB6EB590000000, double 0x3E4A79E6BB3A9219>, <2 x double> <double 0x3FDB985890000000, double 0x3E3A4C43ED663EC5>, <2 x double> <double 0x3FDBC1E080000000, double 0x3E461B5A1484F438>, <2 x double> <double 0x3FDBEB4D90000000, double 0x3E4B4E36F7EF0C3A>, <2 x double> <double 0x3FDC149FF0000000, double 0x3E115F026ACD0D1B>, <2 x double> <double 0x3FDC3DD7A0000000, double 0x3E3F36B535CECF05>, <2 x double> <double 0x3FDC66F4E0000000, double 0x3E2FFB7FBF3EB5C6>, <2 x double> <double 0x3FDC8FF7C0000000, double 0x3E3E6A6886B09760>, <2 x double> <double 0x3FDCB8E070000000, double 0x3E3135EB27F5BBC3>, <2 x double> <double 0x3FDCE1AF00000000, double 0x3E470BE7D6F6FA57>, <2 x double> <double 0x3FDD0A63A0000000, double 0x3E4CE43CC84AB338>, <2 x double> <double 0x3FDD32FE70000000, double 0x3E4C01D7AAC3BD91>, <2 x double> <double 0x3FDD5B7F90000000, double 0x3E45C58D07961060>, <2 x double> <double 0x3FDD83E720000000, double 0x3E3628BCF941456E>, <2 x double> <double 0x3FDDAC3530000000, double 0x3E4C58B2A8461CD2>, <2 x double> <double 0x3FDDD46A00000000, double 0x3E33071282FB989A>, <2 x double> <double 0x3FDDFC8590000000, double 0x3E420DAB6A80F09C>, <2 x double> <double 0x3FDE248810000000, double 0x3E44F8D84C397B1E>, <2 x double> <double 0x3FDE4C71A0000000, double 0x3E40D0EE08599E48>, <2 x double> <double 0x3FDE744260000000, double 0x3E1D68787E37DA36>, <2 x double> <double 0x3FDE9BFA60000000, double 0x3E366187D591BAFC>, <2 x double> <double 0x3FDEC399D0000000, double 0x3E22346600BAE772>, <2 x double> <double 0x3FDEEB20C0000000, double 0x3E390377D0D61B8E>, <2 x double> <double 0x3FDF128F50000000, double 0x3E4F5E0DD966B907>, <2 x double> <double 0x3FDF39E5B0000000, double 0x3E49023CB79A00E2>, <2 x double> <double 0x3FDF6123F0000000, double 0x3E44E05158C28AD8>, <2 x double> <double 0x3FDF884A30000000, double 0x3E3BFA7B08B18AE4>, <2 x double> <double 0x3FDFAF5880000000, double 0x3E4EF1E63DB35F67>, <2 x double> <double 0x3FDFD64F20000000, double 0x3E0EC2AE39493D4F>, <2 x double> <double 0x3FDFFD2E00000000, double 0x3E40AFE930AB2FA0>, <2 x double> <double 0x3FE011FAB0000000, double 0x3E225FF8A1810DD4>, <2 x double> <double 0x3FE02552A0000000, double 0x3E469743FB1A71A5>, <2 x double> <double 0x3FE0389EE0000000, double 0x3E5F9CC676785571>, <2 x double> <double 0x3FE04BDF90000000, double 0x3E5B524DA4CBF982>, <2 x double> <double 0x3FE05F14B0000000, double 0x3E5A4C8B381535B8>, <2 x double> <double 0x3FE0723E50000000, double 0x3E5839BE809CAF2C>, <2 x double> <double 0x3FE0855C80000000, double 0x3E50968A1CB82C13>, <2 x double> <double 0x3FE0986F40000000, double 0x3E5EAE6A41723FB5>, <2 x double> <double 0x3FE0AB76B0000000, double 0x3E5D9C29A380A4DB>, <2 x double> <double 0x3FE0BE72E0000000, double 0x3E4094AA0ADA625E>, <2 x double> <double 0x3FE0D163C0000000, double 0x3E5973AD6FC108CA>, <2 x double> <double 0x3FE0E44980000000, double 0x3E4747322FDBAB97>, <2 x double> <double 0x3FE0F72410000000, double 0x3E593692FA9D4221>, <2 x double> <double 0x3FE109F390000000, double 0x3E5C5A992DFBC7D9>, <2 x double> <double 0x3FE11CB810000000, double 0x3E4E1F33E102387A>, <2 x double> <double 0x3FE12F7190000000, double 0x3E464FBEF14C048C>, <2 x double> <double 0x3FE1422020000000, double 0x3E4490F513CA5E3B>, <2 x double> <double 0x3FE154C3D0000000, double 0x3E37A6AF4D4C799D>, <2 x double> <double 0x3FE1675CA0000000, double 0x3E57574C1C07398F>, <2 x double> <double 0x3FE179EAB0000000, double 0x3E57B133417F8C1C>, <2 x double> <double 0x3FE18C6E00000000, double 0x3E5FEB9E0C176514>, <2 x double> <double 0x3FE19EE6B0000000, double 0x3E419F25BB3172F7>, <2 x double> <double 0x3FE1B154B0000000, double 0x3E45F68A7BBFB852>, <2 x double> <double 0x3FE1C3B810000000, double 0x3E5EE278497929F1>, <2 x double> <double 0x3FE1D610F0000000, double 0x3E5CCEE006109D58>, <2 x double> <double 0x3FE1E85F50000000, double 0x3E5CE081A07BD8B3>, <2 x double> <double 0x3FE1FAA340000000, double 0x3E570E12981817B8>, <2 x double> <double 0x3FE20CDCD0000000, double 0x3E292AB6D93503D0>, <2 x double> <double 0x3FE21F0BF0000000, double 0x3E58CB7DD7C3B61E>, <2 x double> <double 0x3FE23130D0000000, double 0x3E4EFAFD0A0B78DA>, <2 x double> <double 0x3FE2434B60000000, double 0x3E5E907267C4288E>, <2 x double> <double 0x3FE2555BC0000000, double 0x3E5D31EF96780875>, <2 x double> <double 0x3FE2676200000000, double 0x3E23430DFCD2AD50>, <2 x double> <double 0x3FE2795E10000000, double 0x3E344D88D75BC1F9>, <2 x double> <double 0x3FE28B5000000000, double 0x3E5BEC0F055E04FC>, <2 x double> <double 0x3FE29D37F0000000, double 0x3E5D85611590B9AD>, <2 x double> <double 0x3FE2AF15F0000000, double 0x3DF320568E583229>, <2 x double> <double 0x3FE2C0E9E0000000, double 0x3E5A891D1772F538>, <2 x double> <double 0x3FE2D2B400000000, double 0x3E22EDC9DABBA74D>, <2 x double> <double 0x3FE2E47430000000, double 0x3E4B9009A1015086>, <2 x double> <double 0x3FE2F62A90000000, double 0x3E52A12A8C5B1A19>, <2 x double> <double 0x3FE307D730000000, double 0x3E3A7885F0FDAC85>, <2 x double> <double 0x3FE3197A00000000, double 0x3E5F4FFCD43AC691>, <2 x double> <double 0x3FE32B1330000000, double 0x3E52243AE2640AAD>, <2 x double> <double 0x3FE33CA2B0000000, double 0x3E546513299035D3>, <2 x double> <double 0x3FE34E2890000000, double 0x3E5B39C3A62DD725>, <2 x double> <double 0x3FE35FA4E0000000, double 0x3E5BA6DD40049F51>, <2 x double> <double 0x3FE37117B0000000, double 0x3E451D1ED7177409>, <2 x double> <double 0x3FE38280F0000000, double 0x3E5CB0F2FD7F5216>, <2 x double> <double 0x3FE393E0D0000000, double 0x3E3AB150CD4E2213>, <2 x double> <double 0x3FE3A53730000000, double 0x3E5CFD7BF3193844>, <2 x double> <double 0x3FE3B68440000000, double 0x3E53FFF8455F1DBD>, <2 x double> <double 0x3FE3C7C7F0000000, double 0x3E5FEE640B905FC9>, <2 x double> <double 0x3FE3D90260000000, double 0x3E54E2ADF548084C>, <2 x double> <double 0x3FE3EA3390000000, double 0x3E3B597ADC1ECDD2>, <2 x double> <double 0x3FE3FB5B80000000, double 0x3E4345BD096D3A75>, <2 x double> <double 0x3FE40C7A40000000, double 0x3E5101B9D2453C8B>, <2 x double> <double 0x3FE41D8FE0000000, double 0x3E508CE55CC8C979>, <2 x double> <double 0x3FE42E9C60000000, double 0x3E5BBF017E595F71>, <2 x double> <double 0x3FE43F9FE0000000, double 0x3E37CE733BD393DC>, <2 x double> <double 0x3FE4509A50000000, double 0x3E233BB0A503F8A1>, <2 x double> <double 0x3FE4618BC0000000, double 0x3E30E2F613E85BD9>, <2 x double> <double 0x3FE4727430000000, double 0x3E5E67555A635B3C>, <2 x double> <double 0x3FE48353D0000000, double 0x3E2EA88DF73D5E8B>, <2 x double> <double 0x3FE4942A80000000, double 0x3E3D17E03BDA18A8>, <2 x double> <double 0x3FE4A4F850000000, double 0x3E5B607D76044F7E>, <2 x double> <double 0x3FE4B5BD60000000, double 0x3E52ADC4E71BC2FC>, <2 x double> <double 0x3FE4C679A0000000, double 0x3E5F99DC7362D1D9>, <2 x double> <double 0x3FE4D72D30000000, double 0x3E5473FA008E6A6A>, <2 x double> <double 0x3FE4E7D810000000, double 0x3E2B75BB09CB0985>, <2 x double> <double 0x3FE4F87A30000000, double 0x3E5EA04DD10B9ABA>, <2 x double> <double 0x3FE50913C0000000, double 0x3E5802D0D6979674>, <2 x double> <double 0x3FE519A4C0000000, double 0x3E174688CCD99094>, <2 x double> <double 0x3FE52A2D20000000, double 0x3E496F16ABB9DF22>, <2 x double> <double 0x3FE53AAD00000000, double 0x3E46E66DF2AA374F>, <2 x double> <double 0x3FE54B2460000000, double 0x3E4E66525EA4550A>, <2 x double> <double 0x3FE55B9350000000, double 0x3E42D02F34F20CBD>, <2 x double> <double 0x3FE56BF9D0000000, double 0x3E46CFCE65047188>, <2 x double> <double 0x3FE57C57F0000000, double 0x3E39B78C842D58B8>, <2 x double> <double 0x3FE58CADB0000000, double 0x3E4735E624C24BC9>, <2 x double> <double 0x3FE59CFB20000000, double 0x3E47EBA1F7DD1ADF>, <2 x double> <double 0x3FE5AD4040000000, double 0x3E586B3E59F65355>, <2 x double> <double 0x3FE5BD7D30000000, double 0x3E1CE38E637F1B4D>, <2 x double> <double 0x3FE5CDB1D0000000, double 0x3E58D82EC919EDC7>, <2 x double> <double 0x3FE5DDDE50000000, double 0x3E4C52648DDCFA37>, <2 x double> <double 0x3FE5EE02A0000000, double 0x3E52482CEAE1AC12>, <2 x double> <double 0x3FE5FE1ED0000000, double 0x3E55A312311ABA4F>, <2 x double> <double 0x3FE60E32F0000000, double 0x3E411E236329F225>, <2 x double> <double 0x3FE61E3EF0000000, double 0x3E5B48C8CD2F246C>, <2 x double> <double 0x3FE62E42E0000000, double 0x3E6EFA39EF35793C>, <2 x double> zeroinitializer], align 16
@__math64_LOG_F_INV_TBL = internal addrspace(2) constant [258 x <2 x double>] [<2 x double> <double 2.000000e+00, double 0.000000e+00>, <2 x double> <double 0x3FFFE00000000000, double 0x3EFFE01FE01FE020>, <2 x double> <double 1.984375e+00, double 0x3F1FC07F01FC07F0>, <2 x double> <double 0x3FFFA00000000000, double 0x3F31CAA01FA11CAA>, <2 x double> <double 1.968750e+00, double 0x3F3F81F81F81F820>, <2 x double> <double 0x3FFF600000000000, double 0x3F48856506DDABA6>, <2 x double> <double 1.953125e+00, double 0x3F5196792909C560>, <2 x double> <double 0x3FFF200000000000, double 0x3F57D9108C2AD433>, <2 x double> <double 1.937500e+00, double 0x3F5F07C1F07C1F08>, <2 x double> <double 0x3FFEE00000000000, double 0x3F638FF08B1C03DD>, <2 x double> <double 1.921875e+00, double 0x3F680F6603D980F6>, <2 x double> <double 0x3FFEA00000000000, double 0x3F6D00F57403D5D0>, <2 x double> <double 0x3FFE900000000000, double 0x3F331ABF0B7672A0>, <2 x double> <double 0x3FFE700000000000, double 0x3F506A965D43919B>, <2 x double> <double 0x3FFE500000000000, double 0x3F5CEB240795CEB2>, <2 x double> <double 0x3FFE300000000000, double 0x3F6522F3B834E67F>, <2 x double> <double 0x3FFE100000000000, double 0x3F6C3C3C3C3C3C3C>, <2 x double> <double 1.875000e+00, double 0x3F3E01E01E01E01E>, <2 x double> <double 0x3FFDE00000000000, double 0x3F575B8FE21A291C>, <2 x double> <double 1.859375e+00, double 0x3F6403B9403B9404>, <2 x double> <double 0x3FFDA00000000000, double 0x3F6CC0ED7303B5CC>, <2 x double> <double 0x3FFD900000000000, double 0x3F479118F3FC4DA2>, <2 x double> <double 0x3FFD700000000000, double 0x3F5ED952E0B0CE46>, <2 x double> <double 0x3FFD500000000000, double 0x3F695900EAE56404>, <2 x double> <double 1.828125e+00, double 0x3F3D41D41D41D41D>, <2 x double> <double 0x3FFD200000000000, double 0x3F5CB28FF16C69AE>, <2 x double> <double 1.812500e+00, double 0x3F696B1EDD80E866>, <2 x double> <double 0x3FFCF00000000000, double 0x3F4372E225FE30D9>, <2 x double> <double 0x3FFCD00000000000, double 0x3F60AD12073615A2>, <2 x double> <double 0x3FFCB00000000000, double 0x3F6CDB2C0397CDB3>, <2 x double> <double 0x3FFCA00000000000, double 0x3F52CC157B864407>, <2 x double> <double 1.781250e+00, double 0x3F664CB5F7148404>, <2 x double> <double 0x3FFC700000000000, double 0x3F3C71C71C71C71C>, <2 x double> <double 0x3FFC500000000000, double 0x3F6129A21A930B84>, <2 x double> <double 0x3FFC300000000000, double 0x3F6F1E0387F1E038>, <2 x double> <double 0x3FFC200000000000, double 0x3F5AD4E4BA80709B>, <2 x double> <double 1.750000e+00, double 0x3F6C0E070381C0E0>, <2 x double> <double 0x3FFBF00000000000, double 0x3F560FBA1A362BB0>, <2 x double> <double 0x3FFBD00000000000, double 0x3F6A5713280DEE96>, <2 x double> <double 1.734375e+00, double 0x3F53F59620F9ECE9>, <2 x double> <double 0x3FFBA00000000000, double 0x3F69F22983759F23>, <2 x double> <double 0x3FFB900000000000, double 0x3F5478AC63FC8D5C>, <2 x double> <double 0x3FFB700000000000, double 0x3F6AD87BB4671656>, <2 x double> <double 0x3FFB600000000000, double 0x3F578B8EFBB8148C>, <2 x double> <double 1.703125e+00, double 0x3F6D0369D0369D03>, <2 x double> <double 0x3FFB300000000000, double 0x3F5D212B601B3748>, <2 x double> <double 0x3FFB200000000000, double 0x3F0B2036406C80D9>, <2 x double> <double 1.687500e+00, double 0x3F629663B24547D1>, <2 x double> <double 0x3FFAF00000000000, double 0x3F4435E50D79435E>, <2 x double> <double 0x3FFAD00000000000, double 0x3F67D0FF2920BC03>, <2 x double> <double 1.671875e+00, double 0x3F55C06B15C06B16>, <2 x double> <double 0x3FFAA00000000000, double 0x3F6E3A5F0FD7F954>, <2 x double> <double 0x3FFA900000000000, double 0x3F61DEC0D4C77B03>, <2 x double> <double 1.656250e+00, double 0x3F473289870AC52E>, <2 x double> <double 0x3FFA600000000000, double 0x3F6A034DA034DA03>, <2 x double> <double 0x3FFA500000000000, double 0x3F5D041DA2292856>, <2 x double> <double 1.640625e+00, double 0x3F3A41A41A41A41A>, <2 x double> <double 0x3FFA200000000000, double 0x3F68550F8A39409D>, <2 x double> <double 0x3FFA100000000000, double 0x3F5B4FE5E92C0686>, <2 x double> <double 1.625000e+00, double 0x3F3A01A01A01A01A>, <2 x double> <double 0x3FF9E00000000000, double 0x3F691D2A2067B23A>, <2 x double> <double 0x3FF9D00000000000, double 0x3F5E7C5DADA0B4E5>, <2 x double> <double 1.609375e+00, double 0x3F468A7725080CE1>, <2 x double> <double 0x3FF9A00000000000, double 0x3F6C49D4AA21B490>, <2 x double> <double 0x3FF9900000000000, double 2.343750e-03>, <2 x double> <double 1.593750e+00, double 0x3F54BC363B03FCCF>, <2 x double> <double 0x3FF9700000000000, double 0x3F2C9F01970E4F81>, <2 x double> <double 0x3FF9500000000000, double 0x3F697617C6EF5B25>, <2 x double> <double 1.578125e+00, double 0x3F6161F9ADD3C0CA>, <2 x double> <double 0x3FF9300000000000, double 0x3F5319FE6CB39806>, <2 x double> <double 0x3FF9200000000000, double 0x3F2F693A1C451AB3>, <2 x double> <double 1.562500e+00, double 0x3F6A9E240321A9E2>, <2 x double> <double 0x3FF8F00000000000, double 0x3F63831F3831F383>, <2 x double> <double 0x3FF8E00000000000, double 0x3F5949EBC4DCFC1C>, <2 x double> <double 0x3FF8D00000000000, double 0x3F480C6980C6980C>, <2 x double> <double 0x3FF8B00000000000, double 0x3F6F9D00C5FE7403>, <2 x double> <double 0x3FF8A00000000000, double 0x3F69721ED7E75347>, <2 x double> <double 0x3FF8900000000000, double 0x3F6381EC0313381F>, <2 x double> <double 1.531250e+00, double 0x3F5B97C2AEC12653>, <2 x double> <double 0x3FF8700000000000, double 0x3F509EF3024AE3BA>, <2 x double> <double 0x3FF8600000000000, double 0x3F38618618618618>, <2 x double> <double 1.515625e+00, double 0x3F6E0184F00C2780>, <2 x double> <double 0x3FF8300000000000, double 0x3F692EF5657DBA52>, <2 x double> <double 0x3FF8200000000000, double 0x3F64940305494030>, <2 x double> <double 0x3FF8100000000000, double 0x3F60303030303030>, <2 x double> <double 1.500000e+00, double 0x3F58060180601806>, <2 x double> <double 0x3FF7F00000000000, double 0x3F5017F405FD017F>, <2 x double> <double 0x3FF7E00000000000, double 0x3F412A8AD278E8DD>, <2 x double> <double 0x3FF7D00000000000, double 0x3F17D05F417D05F4>, <2 x double> <double 0x3FF7B00000000000, double 0x3F6D67245C02F7D6>, <2 x double> <double 0x3FF7A00000000000, double 0x3F6A4411C1D986A9>, <2 x double> <double 0x3FF7900000000000, double 0x3F6754D76C7316DF>, <2 x double> <double 1.468750e+00, double 0x3F649902F149902F>, <2 x double> <double 0x3FF7700000000000, double 0x3F621023358C1A68>, <2 x double> <double 0x3FF7600000000000, double 0x3F5F7390D2A6C406>, <2 x double> <double 0x3FF7500000000000, double 0x3F5B2B0805D5B2B1>, <2 x double> <double 1.453125e+00, double 0x3F5745D1745D1746>, <2 x double> <double 0x3FF7300000000000, double 0x3F53C31507FA32C4>, <2 x double> <double 0x3FF7200000000000, double 0x3F50A1FD1B7AF017>, <2 x double> <double 0x3FF7100000000000, double 0x3F4BC36CE3E0453A>, <2 x double> <double 1.437500e+00, double 0x3F4702E05C0B8170>, <2 x double> <double 0x3FF6F00000000000, double 0x3F4300B79300B793>, <2 x double> <double 0x3FF6E00000000000, double 0x3F3F76B4337C6CB1>, <2 x double> <double 0x3FF6D00000000000, double 0x3F3A62681C860FB0>, <2 x double> <double 1.421875e+00, double 0x3F36C16C16C16C17>, <2 x double> <double 0x3FF6B00000000000, double 0x3F3490AA31A3CFC7>, <2 x double> <double 0x3FF6A00000000000, double 0x3F33CD153729043E>, <2 x double> <double 0x3FF6900000000000, double 0x3F3473A88D0BFD2E>, <2 x double> <double 1.406250e+00, double 0x3F36816816816817>, <2 x double> <double 0x3FF6700000000000, double 0x3F39F36016719F36>, <2 x double> <double 0x3FF6600000000000, double 0x3F3EC6A5122F9016>, <2 x double> <double 0x3FF6500000000000, double 0x3F427C29DA5519CF>, <2 x double> <double 1.390625e+00, double 0x3F4642C8590B2164>, <2 x double> <double 0x3FF6300000000000, double 0x3F4AB5C45606F00B>, <2 x double> <double 0x3FF6200000000000, double 0x3F4FD3B80B11FD3C>, <2 x double> <double 0x3FF6100000000000, double 0x3F52CDA0C6BA4EAA>, <2 x double> <double 1.375000e+00, double 0x3F56058160581606>, <2 x double> <double 0x3FF5F00000000000, double 0x3F5990D0A4B7EF87>, <2 x double> <double 0x3FF5E00000000000, double 0x3F5D6EE340579D6F>, <2 x double> <double 0x3FF5D00000000000, double 0x3F60CF87D9C54A69>, <2 x double> <double 1.359375e+00, double 0x3F6310572620AE4C>, <2 x double> <double 0x3FF5B00000000000, double 0x3F65798C8FF522A2>, <2 x double> <double 0x3FF5A00000000000, double 0x3F680AD602B580AD>, <2 x double> <double 0x3FF5900000000000, double 0x3F6AC3E24799546F>, <2 x double> <double 1.343750e+00, double 0x3F6DA46102B1DA46>, <2 x double> <double 1.343750e+00, double 0x3F15805601580560>, <2 x double> <double 0x3FF5700000000000, double 0x3F3ED3C506B39A23>, <2 x double> <double 0x3FF5600000000000, double 0x3F4CBDD3E2970F60>, <2 x double> <double 0x3FF5500000000000, double 0x3F55555555555555>, <2 x double> <double 1.328125e+00, double 0x3F5C979AEE0BF805>, <2 x double> <double 0x3FF5300000000000, double 0x3F621291E81FD58E>, <2 x double> <double 0x3FF5200000000000, double 0x3F65FEAD500A9580>, <2 x double> <double 0x3FF5100000000000, double 0x3F6A0FD5C5F02A3A>, <2 x double> <double 1.312500e+00, double 0x3F6E45C223898ADC>, <2 x double> <double 1.312500e+00, double 0x3F35015015015015>, <2 x double> <double 0x3FF4F00000000000, double 0x3F4C7B16EA64D422>, <2 x double> <double 0x3FF4E00000000000, double 0x3F57829CBC14E5E1>, <2 x double> <double 0x3FF4D00000000000, double 0x3F60877DB8589720>, <2 x double> <double 1.296875e+00, double 0x3F65710E4B5EDCEA>, <2 x double> <double 0x3FF4B00000000000, double 0x3F6A7DBB4D1FC1C8>, <2 x double> <double 0x3FF4A00000000000, double 0x3F6FAD40A57EB503>, <2 x double> <double 0x3FF4A00000000000, double 0x3F43FD6BB00A5140>, <2 x double> <double 0x3FF4900000000000, double 0x3F54E78ECB419BA9>, <2 x double> <double 1.281250e+00, double 0x3F600A44029100A4>, <2 x double> <double 0x3FF4700000000000, double 2.656250e-03>, <2 x double> <double 0x3FF4600000000000, double 0x3F6B9C68B2C0CC4A>, <2 x double> <double 0x3FF4600000000000, double 0x3F2978FEB9F34381>, <2 x double> <double 0x3FF4500000000000, double 0x3F4ECF163BB6500A>, <2 x double> <double 1.265625e+00, double 0x3F5BE1958B67EBB9>, <2 x double> <double 0x3FF4300000000000, double 0x3F644E6157DC9A3B>, <2 x double> <double 0x3FF4200000000000, double 0x3F6ACC4BAA3F0DDF>, <2 x double> <double 0x3FF4200000000000, double 0x3F26A4CBCB2A247B>, <2 x double> <double 0x3FF4100000000000, double 0x3F50505050505050>, <2 x double> <double 1.250000e+00, double 0x3F5E0B4439959819>, <2 x double> <double 0x3FF3F00000000000, double 0x3F66027F6027F602>, <2 x double> <double 0x3FF3E00000000000, double 0x3F6D1E854B5E0DB4>, <2 x double> <double 0x3FF3E00000000000, double 0x3F4165E7254813E2>, <2 x double> <double 0x3FF3D00000000000, double 0x3F576646A9D716EF>, <2 x double> <double 1.234375e+00, double 0x3F632B48F757CE88>, <2 x double> <double 0x3FF3B00000000000, double 0x3F6AC1B24652A906>, <2 x double> <double 0x3FF3B00000000000, double 0x3F33B13B13B13B14>, <2 x double> <double 0x3FF3A00000000000, double 0x3F5490E1EB208984>, <2 x double> <double 0x3FF3900000000000, double 0x3F62385830FEC66E>, <2 x double> <double 1.218750e+00, double 0x3F6A45A6CC111B7E>, <2 x double> <double 1.218750e+00, double 0x3F33813813813814>, <2 x double> <double 0x3FF3700000000000, double 0x3F556F472517B708>, <2 x double> <double 0x3FF3600000000000, double 0x3F631BE7BC0E8F2A>, <2 x double> <double 0x3FF3500000000000, double 0x3F6B9CBF3E55F044>, <2 x double> <double 0x3FF3500000000000, double 0x3F40E7D95BC609A9>, <2 x double> <double 1.203125e+00, double 0x3F59E6B3804D19E7>, <2 x double> <double 0x3FF3300000000000, double 0x3F65C8B6AF7963C2>, <2 x double> <double 0x3FF3200000000000, double 0x3F6EB9DAD43BF402>, <2 x double> <double 0x3FF3200000000000, double 0x3F4F1A515885FB37>, <2 x double> <double 0x3FF3100000000000, double 0x3F60EEB1D3D76C02>, <2 x double> <double 1.187500e+00, double 0x3F6A320261A32026>, <2 x double> <double 1.187500e+00, double 0x3F3C82AC40260390>, <2 x double> <double 0x3FF2F00000000000, double 0x3F5A12F684BDA12F>, <2 x double> <double 0x3FF2E00000000000, double 0x3F669D43FDA2962C>, <2 x double> <double 0x3FF2E00000000000, double 0x3F02E025C04B8097>, <2 x double> <double 0x3FF2D00000000000, double 0x3F542804B542804B>, <2 x double> <double 1.171875e+00, double 0x3F63F69B02593F6A>, <2 x double> <double 0x3FF2B00000000000, double 0x3F6DF31CB46E21FA>, <2 x double> <double 0x3FF2B00000000000, double 0x3F5012B404AD012B>, <2 x double> <double 0x3FF2A00000000000, double 0x3F623925E7820A7F>, <2 x double> <double 0x3FF2900000000000, double 0x3F6C8253C8253C82>, <2 x double> <double 0x3FF2900000000000, double 0x3F4B92DDC02526E5>, <2 x double> <double 1.156250e+00, double 0x3F61602511602511>, <2 x double> <double 0x3FF2700000000000, double 0x3F6BF471439C9ADF>, <2 x double> <double 0x3FF2700000000000, double 0x3F4A85C40939A85C>, <2 x double> <double 0x3FF2600000000000, double 0x3F6166F9AC024D16>, <2 x double> <double 0x3FF2500000000000, double 0x3F6C44E10125E227>, <2 x double> <double 0x3FF2500000000000, double 0x3F4CEBF48BBD90E5>, <2 x double> <double 1.140625e+00, double 0x3F62492492492492>, <2 x double> <double 0x3FF2300000000000, double 0x3F6D6F2E2EC0B673>, <2 x double> <double 0x3FF2300000000000, double 0x3F5159E26AF37C05>, <2 x double> <double 0x3FF2200000000000, double 0x3F64024540245402>, <2 x double> <double 0x3FF2100000000000, double 0x3F6F6F0243F6F024>, <2 x double> <double 0x3FF2100000000000, double 0x3F55E60121579805>, <2 x double> <double 1.125000e+00, double 0x3F668E18CF81B10F>, <2 x double> <double 1.125000e+00, double 0x3F32012012012012>, <2 x double> <double 0x3FF1F00000000000, double 0x3F5C11F7047DC11F>, <2 x double> <double 0x3FF1E00000000000, double 0x3F69E878FF70985E>, <2 x double> <double 0x3FF1E00000000000, double 0x3F4779D9FDC3A219>, <2 x double> <double 0x3FF1D00000000000, double 0x3F61EACE5C957907>, <2 x double> <double 1.109375e+00, double 0x3F6E0D5B450239E1>, <2 x double> <double 1.109375e+00, double 0x3F548BF073816367>, <2 x double> <double 0x3FF1B00000000000, double 0x3F6694808DDA5202>, <2 x double> <double 0x3FF1B00000000000, double 0x3F37C67F2BAE2B21>, <2 x double> <double 0x3FF1A00000000000, double 0x3F5EE58469EE5847>, <2 x double> <double 0x3FF1900000000000, double 0x3F6C0233C0233C02>, <2 x double> <double 0x3FF1900000000000, double 0x3F514E02328A7012>, <2 x double> <double 1.093750e+00, double 0x3F6561072057B573>, <2 x double> <double 1.093750e+00, double 0x3F31811811811812>, <2 x double> <double 0x3FF1700000000000, double 0x3F5E28646F5A1060>, <2 x double> <double 0x3FF1600000000000, double 0x3F6C0D1284E6F1D7>, <2 x double> <double 0x3FF1600000000000, double 0x3F523543F0C80459>, <2 x double> <double 0x3FF1500000000000, double 0x3F663CBEEA4E1A09>, <2 x double> <double 0x3FF1500000000000, double 0x3F3B9A3FDD5C8CB8>, <2 x double> <double 1.078125e+00, double 0x3F60BE1C159A76D2>, <2 x double> <double 0x3FF1300000000000, double 0x3F6E1D1A688E4838>, <2 x double> <double 0x3FF1300000000000, double 0x3F572044D72044D7>, <2 x double> <double 0x3FF1200000000000, double 0x3F691713DB81577B>, <2 x double> <double 0x3FF1200000000000, double 0x3F4AC73AE9819B50>, <2 x double> <double 0x3FF1100000000000, double 0x3F6460334E904CF6>, <2 x double> <double 0x3FF1100000000000, double 0x3F31111111111111>, <2 x double> <double 1.062500e+00, double 0x3F5FEEF80441FEF0>, <2 x double> <double 0x3FF0F00000000000, double 0x3F6DE021FDE021FE>, <2 x double> <double 0x3FF0F00000000000, double 0x3F57B7EACC9686A0>, <2 x double> <double 0x3FF0E00000000000, double 0x3F69EAD7CD391FBC>, <2 x double> <double 0x3FF0E00000000000, double 0x3F50195609804390>, <2 x double> <double 0x3FF0D00000000000, double 0x3F6641511E8D2B32>, <2 x double> <double 0x3FF0D00000000000, double 0x3F4222B1ACF1CE96>, <2 x double> <double 1.046875e+00, double 0x3F62E29F79B47582>, <2 x double> <double 1.046875e+00, double 0x3F24F0D1682E11CD>, <2 x double> <double 0x3FF0B00000000000, double 0x3F5F9BB096771E4D>, <2 x double> <double 0x3FF0A00000000000, double 0x3F6E5EE45DD96AE2>, <2 x double> <double 0x3FF0A00000000000, double 0x3F5A0429A0429A04>, <2 x double> <double 0x3FF0900000000000, double 0x3F6BB74D5F06C021>, <2 x double> <double 0x3FF0900000000000, double 0x3F54FCE404254FCE>, <2 x double> <double 1.031250e+00, double 0x3F695766EACBC402>, <2 x double> <double 1.031250e+00, double 0x3F50842108421084>, <2 x double> <double 0x3FF0700000000000, double 0x3F673E5371D5C338>, <2 x double> <double 0x3FF0700000000000, double 0x3F4930523FBE3368>, <2 x double> <double 0x3FF0600000000000, double 0x3F656B38F225F6C4>, <2 x double> <double 0x3FF0600000000000, double 5.625000e-04>, <2 x double> <double 0x3FF0500000000000, double 0x3F63DD40E4EB0CC6>, <2 x double> <double 0x3FF0500000000000, double 0x3F397F7D73404146>, <2 x double> <double 1.015625e+00, double 0x3F6293982CC98AF1>, <2 x double> <double 1.015625e+00, double 0x3F30410410410410>, <2 x double> <double 0x3FF0300000000000, double 0x3F618D6F048FF7E4>, <2 x double> <double 0x3FF0300000000000, double 0x3F2236A3EBC349DE>, <2 x double> <double 0x3FF0200000000000, double 0x3F60C9F8EE53D18C>, <2 x double> <double 0x3FF0200000000000, double 0x3F10204081020408>, <2 x double> <double 0x3FF0100000000000, double 0x3F60486CA2F46EA6>, <2 x double> <double 0x3FF0100000000000, double 0x3EF0101010101010>, <2 x double> <double 1.000000e+00, double 0x3F60080402010080>, <2 x double> <double 1.000000e+00, double 0.000000e+00>, <2 x double> zeroinitializer], align 16
@__math64_SINH_TBL = internal addrspace(2) constant [37 x <2 x double>] [<2 x double> zeroinitializer, <2 x double> <double 0x3FF2CD9FC0000000, double 0x3E513AE6096A0092>, <2 x double> <double 0x400D03CF60000000, double 0x3E5DB70CFB79A640>, <2 x double> <double 0x40240926E0000000, double 0x3E8C2526B66DC067>, <2 x double> <double 0x403B4A3800000000, double 0x3E8B81B18647F380>, <2 x double> <double 0x40528D0160000000, double 0x3EBBC1CDD1E1EB08>, <2 x double> <double 0x406936D228000000, double 0x3ECD9F201534FB09>, <2 x double> <double 0x4081228768000000, double 0x3EDD1C064A4E9954>, <2 x double> <double 0x409749EA50000000, double 0x3ED4ECA65D06EA74>, <2 x double> <double 0x40AFA71570000000, double 0x3F00C259BCC0ECC5>, <2 x double> <double 0x40C5829DC8000000, double 0x3F2B5A6647CF9016>, <2 x double> <double 0x40DD3C4488000000, double 0x3F09691ADEFB0870>, <2 x double> <double 0x40F3DE1650000000, double 0x3F53410FC29CDE38>, <2 x double> <double 0x410B00B590000000, double 0x3F46A31A50B6FB3C>, <2 x double> <double 0x412259AC48000000, double 0x3F57DEFC71805C40>, <2 x double> <double 0x4138F0CCA8000000, double 0x3F9EB49FD80E0BAB>, <2 x double> <double 0x4150F2EBD0000000, double 0x3F84FFFC7BCD5920>, <2 x double> <double 0x4167093488000000, double 0x3FC03A93B6C63435>, <2 x double> <double 0x417F4F2208000000, double 0x3FB1940BB255FD1C>, <2 x double> <double 8.924115e+07, double 0x3FDED26E14260B50>, <2 x double> <double 0x41ACEB0888000000, double 0x3FFB47401FC9F2A2>, <2 x double> <double 0x41C3A6E1F8000000, double 0x40267BB3F55634F1>, <2 x double> <double 0x41DAB5ADB8000000, double 0x401C435FF8194DDC>, <2 x double> <double 0x41F226AF30000000, double 0x404D8FEE052BA63A>, <2 x double> <double 0x4208AB7FB0000000, double 0x40651D7EDCCDE3F6>, <2 x double> <double 0x4220C3D390000000, double 0x40704B1644557D1A>, <2 x double> <double 0x4236C93268000000, double 0x4076A6B5CA0A9DC4>, <2 x double> <double 0x424EF822F0000000, double 0x40AFD9CC72249ABA>, <2 x double> <double 0x42650BBA30000000, double 0x40CE58DE693EDAB5>, <2 x double> <double 0x427C9AAE40000000, double 0x40D8C70158AC6363>, <2 x double> <double 0x4293704708000000, double 0x40E7614764F43E20>, <2 x double> <double 0x42AA6B7658000000, double 0x4106337DB36FC718>, <2 x double> <double 0x42C1F43FC8000000, double 0x41212D98B1F611E2>, <2 x double> <double 0x42D866F348000000, double 0x412392BC108B37CC>, <2 x double> <double 0x42F0953E28000000, double 0x415CE87BDC3473DC>, <2 x double> <double 0x430689E220000000, double 0x414BC8D5AE99AD14>, <2 x double> <double 0x431EA215A0000000, double 0x415D20D76744835C>], align 16
@__math64_COSH_TBL = internal addrspace(2) constant [37 x <2 x double>] [<2 x double> <double 1.000000e+00, double 0.000000e+00>, <2 x double> <double 0x3FF8B07550000000, double 0x3E3D9F5504C2BD28>, <2 x double> <double 0x400E18FA08000000, double 0x3E67CB66F0A4C9FD>, <2 x double> <double 0x402422A490000000, double 0x3E8F58617928E588>, <2 x double> <double 0x403B4EE858000000, double 0x3E6BC7D000C38D48>, <2 x double> <double 0x40528D6FC8000000, double 0x3EAF7F9D4E329998>, <2 x double> <double 0x406936E678000000, double 0x3EC6E6E464885269>, <2 x double> <double 0x4081228948000000, double 0x3ECBA3A8B946C154>, <2 x double> <double 0x409749EAA8000000, double 0x3ED3F4E76110D5A4>, <2 x double> <double 0x40AFA71580000000, double 0x3F017622515A3E2B>, <2 x double> <double 0x40C5829DD0000000, double 0x3EE4DC4B528AF3D0>, <2 x double> <double 0x40DD3C4488000000, double 0x3F11156278615E10>, <2 x double> <double 0x40F3DE1650000000, double 0x3F535AD50ED821F5>, <2 x double> <double 0x410B00B590000000, double 0x3F46B61055F2935C>, <2 x double> <double 0x412259AC48000000, double 0x3F57E2794A601240>, <2 x double> <double 0x4138F0CCA8000000, double 0x3F9EB4B45F6AADD3>, <2 x double> <double 0x4150F2EBD0000000, double 0x3F85000B967B3698>, <2 x double> <double 0x4167093488000000, double 0x3FC03A940FADC092>, <2 x double> <double 0x417F4F2208000000, double 0x3FB1940BF3BF874C>, <2 x double> <double 8.924115e+07, double 0x3FDED26E1A2A2110>, <2 x double> <double 0x41ACEB0888000000, double 0x3FFB4740205796D6>, <2 x double> <double 0x41C3A6E1F8000000, double 0x40267BB3F55CB85D>, <2 x double> <double 0x41DAB5ADB8000000, double 0x401C435FF81E18AC>, <2 x double> <double 0x41F226AF30000000, double 0x404D8FEE052BDEA4>, <2 x double> <double 0x4208AB7FB0000000, double 0x40651D7EDCCDE926>, <2 x double> <double 0x4220C3D390000000, double 0x40704B1644557E0E>, <2 x double> <double 0x4236C93268000000, double 0x4076A6B5CA0A9E1C>, <2 x double> <double 0x424EF822F0000000, double 0x40AFD9CC72249ABE>, <2 x double> <double 0x42650BBA30000000, double 0x40CE58DE693EDAB5>, <2 x double> <double 0x427C9AAE40000000, double 0x40D8C70158AC6364>, <2 x double> <double 0x4293704708000000, double 0x40E7614764F43E20>, <2 x double> <double 0x42AA6B7658000000, double 0x4106337DB36FC718>, <2 x double> <double 0x42C1F43FC8000000, double 0x41212D98B1F611E2>, <2 x double> <double 0x42D866F348000000, double 0x412392BC108B37CC>, <2 x double> <double 0x42F0953E28000000, double 0x415CE87BDC3473DC>, <2 x double> <double 0x430689E220000000, double 0x414BC8D5AE99AD14>, <2 x double> <double 0x431EA215A0000000, double 0x415D20D76744835C>], align 16
@__math64_ATAN_JBY256_TBL = internal addrspace(2) constant [241 x <2 x double>] [<2 x double> <double 0x3FAFF55B00000000, double 0x3E56E59FBD38DB2C>, <2 x double> <double 0x3FB0F99E00000000, double 0x3E64E3AA54DEDF96>, <2 x double> <double 0x3FB1F86D00000000, double 0x3E67E105AB1BDA88>, <2 x double> <double 0x3FB2F71900000000, double 0x3E48C5254D013FD0>, <2 x double> <double 0x3FB3F59F00000000, double 0x3E2CF8AB3AD62670>, <2 x double> <double 0x3FB4F3FD00000000, double 0x3E59DCA4BEC80468>, <2 x double> <double 0x3FB5F23200000000, double 0x3E53F4B5EC98A8DA>, <2 x double> <double 0x3FB6F03B00000000, double 0x3E6B9D49619D81FE>, <2 x double> <double 0x3FB7EE1800000000, double 0x3E43017887460934>, <2 x double> <double 0x3FB8EBC500000000, double 0x3E511E3ECA0B9944>, <2 x double> <double 0x3FB9E94100000000, double 0x3E54F3F73C5A332E>, <2 x double> <double 0x3FBAE68A00000000, double 0x3E5C71C8AE0E00A6>, <2 x double> <double 0x3FBBE39E00000000, double 0x3E67CDE0F86FBDC7>, <2 x double> <double 0x3FBCE07C00000000, double 0x3E570F328C889C72>, <2 x double> <double 0x3FBDDD2100000000, double 0x3E5C07AE9B994EFE>, <2 x double> <double 0x3FBED98C00000000, double 0x3E40C8021D7B1698>, <2 x double> <double 0x3FBFD5BA00000000, double 0x3E635585EDB8CB22>, <2 x double> <double 0x3FC068D500000000, double 0x3E70842567B30E96>, <2 x double> <double 0x3FC0E6AD00000000, double 0x3E799E811031472E>, <2 x double> <double 0x3FC1646500000000, double 0x3E6041821416BCEE>, <2 x double> <double 0x3FC1E1FA00000000, double 0x3E7F6086E4DC96F4>, <2 x double> <double 0x3FC25F6E00000000, double 0x3E471A535C5F1B58>, <2 x double> <double 0x3FC2DCBD00000000, double 0x3E765F743FE63CA1>, <2 x double> <double 0x3FC359E800000000, double 0x3E7DBD733472D014>, <2 x double> <double 0x3FC3D6EE00000000, double 0x3E7D18CC4D8B0D1D>, <2 x double> <double 0x3FC453CE00000000, double 0x3E78C12553C8FB29>, <2 x double> <double 0x3FC4D08700000000, double 0x3E753B49E2E8F991>, <2 x double> <double 0x3FC54D1800000000, double 0x3E77422AE148C141>, <2 x double> <double 0x3FC5C98100000000, double 0x3E4E3EC269DF56A8>, <2 x double> <double 0x3FC645BF00000000, double 0x3E7FF6754E7E0AC9>, <2 x double> <double 0x3FC6C1D400000000, double 0x3E7131267B1B5AAD>, <2 x double> <double 0x3FC73DBD00000000, double 0x3E7D14FA403A94BC>, <2 x double> <double 0x3FC7B97B00000000, double 0x3E62F396C089A3D8>, <2 x double> <double 0x3FC8350B00000000, double 0x3E7C731D78FA95BB>, <2 x double> <double 0x3FC8B06E00000000, double 0x3E7C50F385177399>, <2 x double> <double 0x3FC92BA300000000, double 0x3E6F41409C6F2C20>, <2 x double> <double 0x3FC9A6A800000000, double 0x3E7D2D90C4C39EC0>, <2 x double> <double 0x3FCA217E00000000, double 0x3E680420696F2106>, <2 x double> <double 0x3FCA9C2300000000, double 0x3E4B40327943A2E8>, <2 x double> <double 0x3FCB169600000000, double 0x3E65D35E02F3D2A2>, <2 x double> <double 0x3FCB90D700000000, double 0x3E64A498288117B0>, <2 x double> <double 0x3FCC0AE500000000, double 0x3E635DA119AFB324>, <2 x double> <double 0x3FCC84BF00000000, double 0x3E714E85CDB9A908>, <2 x double> <double 0x3FCCFE6500000000, double 0x3E638754E5547B9A>, <2 x double> <double 0x3FCD77D500000000, double 0x3E7BE40AE6CE3246>, <2 x double> <double 0x3FCDF11000000000, double 0x3E70C993B3BEA7E7>, <2 x double> <double 0x3FCE6A1400000000, double 0x3E71D2DD89AC3359>, <2 x double> <double 0x3FCEE2E100000000, double 0x3E61476603332C46>, <2 x double> <double 0x3FCF5B7500000000, double 0x3E7F25901BAC55B7>, <2 x double> <double 0x3FCFD3D100000000, double 0x3E7F881B7C826E28>, <2 x double> <double 0x3FD025FA00000000, double 0x3E7441996D698D20>, <2 x double> <double 0x3FD061EE00000000, double 0x3E8407AC521EA089>, <2 x double> <double 0x3FD09DC500000000, double 0x3E82FB0C6C4B1723>, <2 x double> <double 0x3FD0D97E00000000, double 0x3E8CA135966A3E18>, <2 x double> <double 0x3FD1151A00000000, double 0x3E6B1218E4D646E4>, <2 x double> <double 0x3FD1509700000000, double 0x3E6D4E72A350D288>, <2 x double> <double 0x3FD18BF500000000, double 0x3E84617E2F04C329>, <2 x double> <double 0x3FD1C73500000000, double 0x3E6096EC41E82650>, <2 x double> <double 0x3FD2025500000000, double 0x3E79F91F25773E6E>, <2 x double> <double 0x3FD23D5600000000, double 0x3E659C0820F1D674>, <2 x double> <double 0x3FD2783700000000, double 0x3E602BF7A2DF1064>, <2 x double> <double 0x3FD2B2F700000000, double 0x3E8FB36BFC40508F>, <2 x double> <double 0x3FD2ED9800000000, double 0x3E7EA08F3F8DC892>, <2 x double> <double 0x3FD3281800000000, double 0x3E73ED6254656A0E>, <2 x double> <double 0x3FD3627700000000, double 0x3E6B83F5E5E69C58>, <2 x double> <double 0x3FD39CB400000000, double 0x3E8D6EC2AF768592>, <2 x double> <double 0x3FD3D6D100000000, double 0x3E6493889A226F94>, <2 x double> <double 0x3FD410CB00000000, double 0x3E85AD8FA65279BA>, <2 x double> <double 0x3FD44AA400000000, double 0x3E6B615784D45434>, <2 x double> <double 0x3FD4845A00000000, double 0x3E809A184368F145>, <2 x double> <double 0x3FD4BDEE00000000, double 0x3E761A2439B0D91C>, <2 x double> <double 0x3FD4F75F00000000, double 0x3E7CE1A65E39A978>, <2 x double> <double 0x3FD530AD00000000, double 0x3E832A39A93B6A66>, <2 x double> <double 0x3FD569D800000000, double 0x3E81C3699AF804E7>, <2 x double> <double 0x3FD5A2E000000000, double 0x3E575E0F4E44EDE8>, <2 x double> <double 0x3FD5DBC300000000, double 0x3E8F77CED1A7A83B>, <2 x double> <double 0x3FD6148400000000, double 0x3E284E7F0CB1B500>, <2 x double> <double 0x3FD64D1F00000000, double 0x3E8EC6B838B02DFE>, <2 x double> <double 0x3FD6859700000000, double 0x3E83EBF4DFBEDA87>, <2 x double> <double 0x3FD6BDEA00000000, double 0x3E89397AED9CB475>, <2 x double> <double 0x3FD6F61900000000, double 0x3E707937BC239C54>, <2 x double> <double 0x3FD72E2200000000, double 0x3E8AA754553131B6>, <2 x double> <double 0x3FD7660700000000, double 0x3E74A05D407C45DC>, <2 x double> <double 0x3FD79DC600000000, double 0x3E8132231A206DD0>, <2 x double> <double 0x3FD7D56000000000, double 0x3E72D8ECFDD69C88>, <2 x double> <double 0x3FD80CD400000000, double 0x3E7A852C74218606>, <2 x double> <double 0x3FD8442200000000, double 0x3E871BF2BAEEBB50>, <2 x double> <double 0x3FD87B4B00000000, double 0x3E483D7DB7491820>, <2 x double> <double 0x3FD8B24D00000000, double 0x3E6CA50D92B6DA14>, <2 x double> <double 0x3FD8E92900000000, double 0x3E56F5CDE8530298>, <2 x double> <double 0x3FD91FDE00000000, double 0x3E7F343198910740>, <2 x double> <double 0x3FD9566D00000000, double 0x3E70E8D241CCD80A>, <2 x double> <double 0x3FD98CD500000000, double 0x3E71535AC619E6C8>, <2 x double> <double 0x3FD9C31600000000, double 0x3E77316041C36CD2>, <2 x double> <double 0x3FD9F93000000000, double 0x3E7985A000637D8E>, <2 x double> <double 0x3FDA2F2300000000, double 0x3E6F2F29858C0A68>, <2 x double> <double 0x3FDA64EE00000000, double 0x3E8879847F96D909>, <2 x double> <double 0x3FDA9A9200000000, double 0x3E8AB3D319E12E42>, <2 x double> <double 0x3FDAD00F00000000, double 0x3E75088162DFC4C2>, <2 x double> <double 0x3FDB056400000000, double 0x3E605749A1CD9D8C>, <2 x double> <double 0x3FDB3A9100000000, double 0x3E5DA65C6C6B8618>, <2 x double> <double 0x3FDB6F9600000000, double 0x3E6739BF7DF1AD64>, <2 x double> <double 0x3FDBA47300000000, double 0x3E6BC31252AA3340>, <2 x double> <double 0x3FDBD92800000000, double 0x3E5E528191AD3AA8>, <2 x double> <double 0x3FDC0DB400000000, double 0x3E8929D93DF19F18>, <2 x double> <double 0x3FDC421900000000, double 0x3E5FF11EB693A080>, <2 x double> <double 0x3FDC765500000000, double 0x3E455AE3F145A3A0>, <2 x double> <double 0x3FDCAA6800000000, double 0x3E7CBCD8C6C0CA82>, <2 x double> <double 0x3FDCDE5300000000, double 0x3E70CB04D425D304>, <2 x double> <double 0x3FDD121500000000, double 0x3E79ADFCAB5BE678>, <2 x double> <double 0x3FDD45AE00000000, double 0x3E893D90C5662508>, <2 x double> <double 0x3FDD791F00000000, double 0x3E768489BD35FF40>, <2 x double> <double 0x3FDDAC6700000000, double 0x3E3586ED3DA2B7E0>, <2 x double> <double 0x3FDDDF8500000000, double 0x3E87604D2E850EEE>, <2 x double> <double 0x3FDE127B00000000, double 0x3E7AC1D12BFB53D8>, <2 x double> <double 0x3FDE454800000000, double 0x3E39B3D468274740>, <2 x double> <double 0x3FDE77EB00000000, double 0x3E7FC5D68D10E53C>, <2 x double> <double 0x3FDEAA6500000000, double 0x3E88F9E51884BECB>, <2 x double> <double 0x3FDEDCB600000000, double 0x3E8A87F0869C06D1>, <2 x double> <double 0x3FDF0EDE00000000, double 0x3E831E7279F685FA>, <2 x double> <double 0x3FDF40DD00000000, double 0x3E46A8282F9719B0>, <2 x double> <double 0x3FDF72B200000000, double 0x3E60D2724A8A44E0>, <2 x double> <double 0x3FDFA45D00000000, double 0x3E8A60524B11AD4E>, <2 x double> <double 0x3FDFD5E000000000, double 0x3E575FDF832750F0>, <2 x double> <double 0x3FE0039C00000000, double 0x3E8CF06902E4CD36>, <2 x double> <double 0x3FE01C3400000000, double 0x3E6E82422D4F6D10>, <2 x double> <double 0x3FE034B700000000, double 0x3E524A091063E6C0>, <2 x double> <double 0x3FE04D2500000000, double 0x3E78A1A172DC6F38>, <2 x double> <double 0x3FE0657E00000000, double 0x3E929B6619F8A92D>, <2 x double> <double 0x3FE07DC300000000, double 0x3E79274D9C1B70C8>, <2 x double> <double 0x3FE095F300000000, double 0x3E50C34B1FBB7930>, <2 x double> <double 0x3FE0AE0E00000000, double 0x3E6639866C20EB50>, <2 x double> <double 0x3FE0C61400000000, double 0x3E86D6D0F6832E9E>, <2 x double> <double 0x3FE0DE0500000000, double 0x3E9AF54DEF99F25E>, <2 x double> <double 0x3FE0F5E200000000, double 0x3E916CFC52A00262>, <2 x double> <double 0x3FE10DAA00000000, double 0x3E8DCC1E83569C32>, <2 x double> <double 0x3FE1255D00000000, double 0x3E937F7A551ED425>, <2 x double> <double 0x3FE13CFB00000000, double 0x3E9F6360ADC98887>, <2 x double> <double 0x3FE1548500000000, double 0x3E92C6EC8D35A2C1>, <2 x double> <double 0x3FE16BFA00000000, double 0x3E8BD44DF84CB036>, <2 x double> <double 0x3FE1835A00000000, double 0x3E9117CF826E310E>, <2 x double> <double 0x3FE19AA500000000, double 0x3E9CA533F332CFC9>, <2 x double> <double 0x3FE1B1DC00000000, double 0x3E90F208509DBC2E>, <2 x double> <double 0x3FE1C8FE00000000, double 0x3E8CD07D93C945DE>, <2 x double> <double 0x3FE1E00B00000000, double 0x3E957BDFD67E6D72>, <2 x double> <double 0x3FE1F70400000000, double 0x3E7AAB89C516C658>, <2 x double> <double 0x3FE20DE800000000, double 0x3E63E823B1A1B8A0>, <2 x double> <double 0x3FE224B700000000, double 0x3E8307464A9D6D3C>, <2 x double> <double 0x3FE23B7100000000, double 0x3E9C5993CD438843>, <2 x double> <double 0x3FE2521700000000, double 0x3E9BA2FCA02AB554>, <2 x double> <double 0x3FE268A900000000, double 0x3E801A5B6983A268>, <2 x double> <double 0x3FE27F2600000000, double 0x3E6273D1B350EFC8>, <2 x double> <double 0x3FE2958E00000000, double 0x3E864C238C37B0C6>, <2 x double> <double 0x3FE2ABE200000000, double 0x3E6ADED07370A300>, <2 x double> <double 0x3FE2C22100000000, double 0x3E878091197EB47E>, <2 x double> <double 0x3FE2D84C00000000, double 0x3E74B0F245E0DABC>, <2 x double> <double 0x3FE2EE6200000000, double 0x3E9080D9794E2EAF>, <2 x double> <double 0x3FE3046400000000, double 0x3E8D4EC242B60C76>, <2 x double> <double 0x3FE31A5200000000, double 0x3E4221D2F940CAA0>, <2 x double> <double 0x3FE3302B00000000, double 0x3E7CDBC42B2BBA5C>, <2 x double> <double 0x3FE345F000000000, double 0x3E6CCE37BB440840>, <2 x double> <double 0x3FE35BA000000000, double 0x3E96C1D999CF1DD0>, <2 x double> <double 0x3FE3713D00000000, double 0x3E5BED8A07EB0870>, <2 x double> <double 0x3FE386C500000000, double 0x3E769ED88F490E3C>, <2 x double> <double 0x3FE39C3900000000, double 0x3E6CD41719B73EF0>, <2 x double> <double 0x3FE3B19800000000, double 0x3E9CBC4AC95B41B7>, <2 x double> <double 0x3FE3C6E400000000, double 0x3E9238F1B890F5D7>, <2 x double> <double 0x3FE3DC1C00000000, double 0x3E750C4282259CC4>, <2 x double> <double 0x3FE3F13F00000000, double 0x3E9713D2DE87B3E2>, <2 x double> <double 0x3FE4064F00000000, double 0x3E81D5A7D2255276>, <2 x double> <double 0x3FE41B4A00000000, double 0x3E9C0DFD48227AC1>, <2 x double> <double 0x3FE4303200000000, double 0x3E91C964DAB76753>, <2 x double> <double 0x3FE4450600000000, double 0x3E86DE56D5704496>, <2 x double> <double 0x3FE459C600000000, double 0x3E84AEB71FD19968>, <2 x double> <double 0x3FE46E7200000000, double 0x3E8FBF91C57B1918>, <2 x double> <double 0x3FE4830A00000000, double 0x3E9D6BEF7FBE5D9A>, <2 x double> <double 0x3FE4978F00000000, double 0x3E9464D3DC249066>, <2 x double> <double 0x3FE4AC0000000000, double 0x3E9638E2EC4D9073>, <2 x double> <double 0x3FE4C05E00000000, double 0x3E716F4A7247EA7C>, <2 x double> <double 0x3FE4D4A800000000, double 0x3E31A0A740F1D440>, <2 x double> <double 0x3FE4E8DE00000000, double 0x3E86EDBB0114A33C>, <2 x double> <double 0x3FE4FD0100000000, double 0x3E7DBEE8BF1D513C>, <2 x double> <double 0x3FE5111000000000, double 0x3E95B8BDB0248F73>, <2 x double> <double 0x3FE5250C00000000, double 0x3E97DE3D3F5EAC64>, <2 x double> <double 0x3FE538F500000000, double 0x3E8EE24187AE448A>, <2 x double> <double 0x3FE54CCA00000000, double 0x3E9E06C591EC5192>, <2 x double> <double 0x3FE5608D00000000, double 0x3E74E3861A332738>, <2 x double> <double 0x3FE5743C00000000, double 0x3E7A9599DCC2BFE4>, <2 x double> <double 0x3FE587D800000000, double 0x3E6F732FBAD43468>, <2 x double> <double 0x3FE59B6000000000, double 0x3E9EB9F573B727D9>, <2 x double> <double 0x3FE5AED600000000, double 0x3E98B212A2EB9897>, <2 x double> <double 0x3FE5C23900000000, double 0x3E9384884C167215>, <2 x double> <double 0x3FE5D58900000000, double 0x3E90E2D363020051>, <2 x double> <double 0x3FE5E8C600000000, double 0x3E92820879FBD022>, <2 x double> <double 0x3FE5FBF000000000, double 0x3E9A1AB9893E4B30>, <2 x double> <double 0x3FE60F0800000000, double 0x3E82D1B817A24478>, <2 x double> <double 0x3FE6220D00000000, double 0x3E615D7B8DED4878>, <2 x double> <double 0x3FE634FF00000000, double 0x3E78968F9DB3A5E4>, <2 x double> <double 0x3FE647DE00000000, double 0x3E971C4171FE135F>, <2 x double> <double 0x3FE65AAB00000000, double 0x3E96D80F605D0D8C>, <2 x double> <double 0x3FE66D6600000000, double 0x3E7C91F043691590>, <2 x double> <double 0x3FE6800E00000000, double 0x3E839F8A15FCE2B2>, <2 x double> <double 0x3FE692A400000000, double 0x3E455BEDA9D94B80>, <2 x double> <double 0x3FE6A52700000000, double 0x3E8B12C15D60949A>, <2 x double> <double 0x3FE6B79800000000, double 0x3E924167B312BFE3>, <2 x double> <double 0x3FE6C9F700000000, double 0x3E90AB8633070277>, <2 x double> <double 0x3FE6DC4400000000, double 0x3E854554EBBC80EE>, <2 x double> <double 0x3FE6EE7F00000000, double 0x3E60204AEF5A4BB8>, <2 x double> <double 0x3FE700A700000000, double 0x3E98AF08C679CF2C>, <2 x double> <double 0x3FE712BE00000000, double 0x3E90852A330AE6C8>, <2 x double> <double 0x3FE724C300000000, double 0x3E86D3EB9EC32916>, <2 x double> <double 0x3FE736B600000000, double 0x3E8685CB7FCBBAFE>, <2 x double> <double 0x3FE7489700000000, double 0x3E91F751C1E0BD95>, <2 x double> <double 0x3FE75A6700000000, double 0x3E5705B1B0F72560>, <2 x double> <double 0x3FE76C2400000000, double 0x3E9B98D8D808CA92>, <2 x double> <double 0x3FE77DD100000000, double 0x3E62EA22C75CC980>, <2 x double> <double 0x3FE78F6B00000000, double 0x3E97ABA62BCA0350>, <2 x double> <double 0x3FE7A0F400000000, double 0x3E9D73833442278C>, <2 x double> <double 0x3FE7B26C00000000, double 0x3E95A5CA1FB18BF9>, <2 x double> <double 0x3FE7C3D300000000, double 0x3E61A6092B6ECF28>, <2 x double> <double 0x3FE7D52800000000, double 0x3E744FD049AAC104>, <2 x double> <double 0x3FE7E66C00000000, double 0x3E2C114FD8DF5180>, <2 x double> <double 0x3FE7F79E00000000, double 0x3E95972F130FEAE5>, <2 x double> <double 0x3FE808C000000000, double 0x3E7CA034A55FE198>, <2 x double> <double 0x3FE819D000000000, double 0x3E96E2B149990227>, <2 x double> <double 0x3FE82AD000000000, double 0x3E7B00000294592C>, <2 x double> <double 0x3FE83BBE00000000, double 0x3E98B9BDC442620E>, <2 x double> <double 0x3FE84C9C00000000, double 0x3E8D94FDFABF3E4E>, <2 x double> <double 0x3FE85D6900000000, double 0x3E85DB30B145AD9A>, <2 x double> <double 0x3FE86E2500000000, double 0x3E8E3E1EB95022B0>, <2 x double> <double 0x3FE87ED000000000, double 0x3E9D5B8B45442BD6>, <2 x double> <double 0x3FE88F6B00000000, double 0x3E97A046231ECD2E>, <2 x double> <double 0x3FE89FF500000000, double 0x3E9FEAFE3EF55232>, <2 x double> <double 0x3FE8B06F00000000, double 0x3E9839E7BFD78267>, <2 x double> <double 0x3FE8C0D900000000, double 0x3E645CF49D6FA900>, <2 x double> <double 0x3FE8D13200000000, double 0x3E4BE3132B27F380>, <2 x double> <double 0x3FE8E17A00000000, double 0x3E9533980BB84F9F>, <2 x double> <double 0x3FE8F1B300000000, double 0x3E5889E2CE3BA390>, <2 x double> <double 0x3FE901DB00000000, double 0x3E7F7778C3AD0CC8>, <2 x double> <double 0x3FE911F300000000, double 0x3E846660CEC4EBA2>, <2 x double> <double 0x3FE921FB00000000, double 0x3E85110B4611A626>], align 16
@0 = private unnamed_addr constant [5 x i32] [i32 1, i32 3, i32 4, i32 5, i32 2]
@1 = private unnamed_addr constant [5 x i32] [i32 1, i32 2, i32 3, i32 4, i32 4]
@__wg_scratch = common addrspace(3) global [4 x i64] zeroinitializer, align 8

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i8 @__convert_char_rte_f32(float) #0 {
  %2 = tail call spir_func i32 @__cvt_s32_rte_f32(float %0) #2
  %3 = trunc i32 %2 to i8
  ret i8 %3
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__cvt_s32_rte_f32(float) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i8 @__convert_char_rtn_f32(float) #0 {
  %2 = tail call spir_func i32 @__cvt_s32_rtn_f32(float %0) #2
  %3 = trunc i32 %2 to i8
  ret i8 %3
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__cvt_s32_rtn_f32(float) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i8 @__convert_char_rtp_f32(float) #0 {
  %2 = tail call spir_func i32 @__cvt_s32_rtp_f32(float %0) #2
  %3 = trunc i32 %2 to i8
  ret i8 %3
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__cvt_s32_rtp_f32(float) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i8 @__convert_char_rtz_f32(float) #0 {
  %2 = tail call spir_func i32 @__cvt_s32_rtz_f32(float %0) #2
  %3 = trunc i32 %2 to i8
  ret i8 %3
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__cvt_s32_rtz_f32(float) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i16 @__convert_short_rte_f32(float) #0 {
  %2 = tail call spir_func i32 @__cvt_s32_rte_f32(float %0) #2
  %3 = trunc i32 %2 to i16
  ret i16 %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i16 @__convert_short_rtn_f32(float) #0 {
  %2 = tail call spir_func i32 @__cvt_s32_rtn_f32(float %0) #2
  %3 = trunc i32 %2 to i16
  ret i16 %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i16 @__convert_short_rtp_f32(float) #0 {
  %2 = tail call spir_func i32 @__cvt_s32_rtp_f32(float %0) #2
  %3 = trunc i32 %2 to i16
  ret i16 %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i16 @__convert_short_rtz_f32(float) #0 {
  %2 = tail call spir_func i32 @__cvt_s32_rtz_f32(float %0) #2
  %3 = trunc i32 %2 to i16
  ret i16 %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @__convert_int_rte_f32(float) #0 {
  %2 = tail call spir_func i32 @__cvt_s32_rte_f32(float %0) #2
  ret i32 %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @__convert_int_rtn_f32(float) #0 {
  %2 = tail call spir_func i32 @__cvt_s32_rtn_f32(float %0) #2
  ret i32 %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @__convert_int_rtp_f32(float) #0 {
  %2 = tail call spir_func i32 @__cvt_s32_rtp_f32(float %0) #2
  ret i32 %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @__convert_int_rtz_f32(float) #0 {
  %2 = tail call spir_func i32 @__cvt_s32_rtz_f32(float %0) #2
  ret i32 %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @__convert_long_rte_f32(float) #0 {
  %2 = tail call spir_func i64 @__cvt_s64_rte_f32(float %0) #2
  ret i64 %2
}

; Function Attrs: nounwind readnone
declare spir_func i64 @__cvt_s64_rte_f32(float) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @__convert_long_rtn_f32(float) #0 {
  %2 = tail call spir_func i64 @__cvt_s64_rtn_f32(float %0) #2
  ret i64 %2
}

; Function Attrs: nounwind readnone
declare spir_func i64 @__cvt_s64_rtn_f32(float) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @__convert_long_rtp_f32(float) #0 {
  %2 = tail call spir_func i64 @__cvt_s64_rtp_f32(float %0) #2
  ret i64 %2
}

; Function Attrs: nounwind readnone
declare spir_func i64 @__cvt_s64_rtp_f32(float) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @__convert_long_rtz_f32(float) #0 {
  %2 = tail call spir_func i64 @__cvt_s64_rtz_f32(float %0) #2
  ret i64 %2
}

; Function Attrs: nounwind readnone
declare spir_func i64 @__cvt_s64_rtz_f32(float) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i8 @__convert_uchar_rte_f32(float) #0 {
  %2 = tail call spir_func i32 @__cvt_u32_rte_f32(float %0) #2
  %3 = trunc i32 %2 to i8
  ret i8 %3
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__cvt_u32_rte_f32(float) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i8 @__convert_uchar_rtn_f32(float) #0 {
  %2 = tail call spir_func i32 @__cvt_u32_rtn_f32(float %0) #2
  %3 = trunc i32 %2 to i8
  ret i8 %3
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__cvt_u32_rtn_f32(float) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i8 @__convert_uchar_rtp_f32(float) #0 {
  %2 = tail call spir_func i32 @__cvt_u32_rtp_f32(float %0) #2
  %3 = trunc i32 %2 to i8
  ret i8 %3
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__cvt_u32_rtp_f32(float) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i8 @__convert_uchar_rtz_f32(float) #0 {
  %2 = tail call spir_func i32 @__cvt_u32_rtz_f32(float %0) #2
  %3 = trunc i32 %2 to i8
  ret i8 %3
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__cvt_u32_rtz_f32(float) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i16 @__convert_ushort_rte_f32(float) #0 {
  %2 = tail call spir_func i32 @__cvt_u32_rte_f32(float %0) #2
  %3 = trunc i32 %2 to i16
  ret i16 %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i16 @__convert_ushort_rtn_f32(float) #0 {
  %2 = tail call spir_func i32 @__cvt_u32_rtn_f32(float %0) #2
  %3 = trunc i32 %2 to i16
  ret i16 %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i16 @__convert_ushort_rtp_f32(float) #0 {
  %2 = tail call spir_func i32 @__cvt_u32_rtp_f32(float %0) #2
  %3 = trunc i32 %2 to i16
  ret i16 %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i16 @__convert_ushort_rtz_f32(float) #0 {
  %2 = tail call spir_func i32 @__cvt_u32_rtz_f32(float %0) #2
  %3 = trunc i32 %2 to i16
  ret i16 %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @__convert_uint_rte_f32(float) #0 {
  %2 = tail call spir_func i32 @__cvt_u32_rte_f32(float %0) #2
  ret i32 %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @__convert_uint_rtn_f32(float) #0 {
  %2 = tail call spir_func i32 @__cvt_u32_rtn_f32(float %0) #2
  ret i32 %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @__convert_uint_rtp_f32(float) #0 {
  %2 = tail call spir_func i32 @__cvt_u32_rtp_f32(float %0) #2
  ret i32 %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @__convert_uint_rtz_f32(float) #0 {
  %2 = tail call spir_func i32 @__cvt_u32_rtz_f32(float %0) #2
  ret i32 %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @__convert_ulong_rte_f32(float) #0 {
  %2 = tail call spir_func i64 @__cvt_u64_rte_f32(float %0) #2
  ret i64 %2
}

; Function Attrs: nounwind readnone
declare spir_func i64 @__cvt_u64_rte_f32(float) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @__convert_ulong_rtn_f32(float) #0 {
  %2 = tail call spir_func i64 @__cvt_u64_rtn_f32(float %0) #2
  ret i64 %2
}

; Function Attrs: nounwind readnone
declare spir_func i64 @__cvt_u64_rtn_f32(float) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @__convert_ulong_rtp_f32(float) #0 {
  %2 = tail call spir_func i64 @__cvt_u64_rtp_f32(float %0) #2
  ret i64 %2
}

; Function Attrs: nounwind readnone
declare spir_func i64 @__cvt_u64_rtp_f32(float) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @__convert_ulong_rtz_f32(float) #0 {
  %2 = tail call spir_func i64 @__cvt_u64_rtz_f32(float %0) #2
  ret i64 %2
}

; Function Attrs: nounwind readnone
declare spir_func i64 @__cvt_u64_rtz_f32(float) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i8 @__convert_char_sat_rte_f32(float) #0 {
  %2 = tail call spir_func float @_Z3maxff(float %0, float -1.280000e+02) #2
  %3 = tail call spir_func float @_Z3minff(float %2, float 1.270000e+02) #2
  %4 = tail call spir_func i32 @__cvt_s32_rte_f32(float %3) #2
  %5 = trunc i32 %4 to i8
  ret i8 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i8 @__convert_char_sat_rtn_f32(float) #0 {
  %2 = tail call spir_func float @_Z3maxff(float %0, float -1.280000e+02) #2
  %3 = tail call spir_func float @_Z3minff(float %2, float 1.270000e+02) #2
  %4 = tail call spir_func i32 @__cvt_s32_rtn_f32(float %3) #2
  %5 = trunc i32 %4 to i8
  ret i8 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i8 @__convert_char_sat_rtp_f32(float) #0 {
  %2 = tail call spir_func float @_Z3maxff(float %0, float -1.280000e+02) #2
  %3 = tail call spir_func float @_Z3minff(float %2, float 1.270000e+02) #2
  %4 = tail call spir_func i32 @__cvt_s32_rtp_f32(float %3) #2
  %5 = trunc i32 %4 to i8
  ret i8 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i8 @__convert_char_sat_rtz_f32(float) #0 {
  %2 = tail call spir_func float @_Z3maxff(float %0, float -1.280000e+02) #2
  %3 = tail call spir_func float @_Z3minff(float %2, float 1.270000e+02) #2
  %4 = tail call spir_func i32 @__cvt_s32_rtz_f32(float %3) #2
  %5 = trunc i32 %4 to i8
  ret i8 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i16 @__convert_short_sat_rte_f32(float) #0 {
  %2 = tail call spir_func float @_Z3maxff(float %0, float -3.276800e+04) #2
  %3 = tail call spir_func float @_Z3minff(float %2, float 3.276700e+04) #2
  %4 = tail call spir_func i32 @__cvt_s32_rte_f32(float %3) #2
  %5 = trunc i32 %4 to i16
  ret i16 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i16 @__convert_short_sat_rtn_f32(float) #0 {
  %2 = tail call spir_func float @_Z3maxff(float %0, float -3.276800e+04) #2
  %3 = tail call spir_func float @_Z3minff(float %2, float 3.276700e+04) #2
  %4 = tail call spir_func i32 @__cvt_s32_rtn_f32(float %3) #2
  %5 = trunc i32 %4 to i16
  ret i16 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i16 @__convert_short_sat_rtp_f32(float) #0 {
  %2 = tail call spir_func float @_Z3maxff(float %0, float -3.276800e+04) #2
  %3 = tail call spir_func float @_Z3minff(float %2, float 3.276700e+04) #2
  %4 = tail call spir_func i32 @__cvt_s32_rtp_f32(float %3) #2
  %5 = trunc i32 %4 to i16
  ret i16 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i16 @__convert_short_sat_rtz_f32(float) #0 {
  %2 = tail call spir_func float @_Z3maxff(float %0, float -3.276800e+04) #2
  %3 = tail call spir_func float @_Z3minff(float %2, float 3.276700e+04) #2
  %4 = tail call spir_func i32 @__cvt_s32_rtz_f32(float %3) #2
  %5 = trunc i32 %4 to i16
  ret i16 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @__convert_int_sat_rte_f32(float) #0 {
  %2 = tail call spir_func float @_Z3maxff(float %0, float 0xC1E0000000000000) #2
  %3 = tail call spir_func float @_Z3minff(float %2, float 0x41E0000000000000) #2
  %4 = tail call spir_func i32 @__cvt_s32_rte_f32(float %3) #2
  ret i32 %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @__convert_int_sat_rtn_f32(float) #0 {
  %2 = tail call spir_func float @_Z3maxff(float %0, float 0xC1E0000000000000) #2
  %3 = tail call spir_func float @_Z3minff(float %2, float 0x41E0000000000000) #2
  %4 = tail call spir_func i32 @__cvt_s32_rtn_f32(float %3) #2
  ret i32 %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @__convert_int_sat_rtp_f32(float) #0 {
  %2 = tail call spir_func float @_Z3maxff(float %0, float 0xC1E0000000000000) #2
  %3 = tail call spir_func float @_Z3minff(float %2, float 0x41E0000000000000) #2
  %4 = tail call spir_func i32 @__cvt_s32_rtp_f32(float %3) #2
  ret i32 %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @__convert_int_sat_rtz_f32(float) #0 {
  %2 = tail call spir_func float @_Z3maxff(float %0, float 0xC1E0000000000000) #2
  %3 = tail call spir_func float @_Z3minff(float %2, float 0x41E0000000000000) #2
  %4 = tail call spir_func i32 @__cvt_s32_rtz_f32(float %3) #2
  ret i32 %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @__convert_long_sat_rte_f32(float) #0 {
  %2 = tail call spir_func i64 @__cvt_s64_rte_f32(float %0) #2
  %3 = fcmp ole float %0, 0xC3E0000000000000
  %4 = fcmp oge float %0, 0x43E0000000000000
  %5 = select i1 %3, i64 -9223372036854775808, i64 %2
  %6 = select i1 %4, i64 9223372036854775807, i64 %5
  ret i64 %6
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @__convert_long_sat_rtn_f32(float) #0 {
  %2 = tail call spir_func i64 @__cvt_s64_rtn_f32(float %0) #2
  %3 = fcmp ole float %0, 0xC3E0000000000000
  %4 = fcmp oge float %0, 0x43E0000000000000
  %5 = select i1 %3, i64 -9223372036854775808, i64 %2
  %6 = select i1 %4, i64 9223372036854775807, i64 %5
  ret i64 %6
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @__convert_long_sat_rtp_f32(float) #0 {
  %2 = tail call spir_func i64 @__cvt_s64_rtp_f32(float %0) #2
  %3 = fcmp ole float %0, 0xC3E0000000000000
  %4 = fcmp oge float %0, 0x43E0000000000000
  %5 = select i1 %3, i64 -9223372036854775808, i64 %2
  %6 = select i1 %4, i64 9223372036854775807, i64 %5
  ret i64 %6
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @__convert_long_sat_rtz_f32(float) #0 {
  %2 = tail call spir_func i64 @__cvt_s64_rtz_f32(float %0) #2
  %3 = fcmp ole float %0, 0xC3E0000000000000
  %4 = fcmp oge float %0, 0x43E0000000000000
  %5 = select i1 %3, i64 -9223372036854775808, i64 %2
  %6 = select i1 %4, i64 9223372036854775807, i64 %5
  ret i64 %6
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i8 @__convert_uchar_sat_rte_f32(float) #0 {
  %2 = tail call spir_func float @_Z3maxff(float %0, float 0.000000e+00) #2
  %3 = tail call spir_func float @_Z3minff(float %2, float 2.550000e+02) #2
  %4 = tail call spir_func i32 @__cvt_u32_rte_f32(float %3) #2
  %5 = trunc i32 %4 to i8
  ret i8 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i8 @__convert_uchar_sat_rtn_f32(float) #0 {
  %2 = tail call spir_func float @_Z3maxff(float %0, float 0.000000e+00) #2
  %3 = tail call spir_func float @_Z3minff(float %2, float 2.550000e+02) #2
  %4 = tail call spir_func i32 @__cvt_u32_rtn_f32(float %3) #2
  %5 = trunc i32 %4 to i8
  ret i8 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i8 @__convert_uchar_sat_rtp_f32(float) #0 {
  %2 = tail call spir_func float @_Z3maxff(float %0, float 0.000000e+00) #2
  %3 = tail call spir_func float @_Z3minff(float %2, float 2.550000e+02) #2
  %4 = tail call spir_func i32 @__cvt_u32_rtp_f32(float %3) #2
  %5 = trunc i32 %4 to i8
  ret i8 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i8 @__convert_uchar_sat_rtz_f32(float) #0 {
  %2 = tail call spir_func float @_Z3maxff(float %0, float 0.000000e+00) #2
  %3 = tail call spir_func float @_Z3minff(float %2, float 2.550000e+02) #2
  %4 = tail call spir_func i32 @__cvt_u32_rtz_f32(float %3) #2
  %5 = trunc i32 %4 to i8
  ret i8 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i16 @__convert_ushort_sat_rte_f32(float) #0 {
  %2 = tail call spir_func float @_Z3maxff(float %0, float 0.000000e+00) #2
  %3 = tail call spir_func float @_Z3minff(float %2, float 6.553500e+04) #2
  %4 = tail call spir_func i32 @__cvt_u32_rte_f32(float %3) #2
  %5 = trunc i32 %4 to i16
  ret i16 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i16 @__convert_ushort_sat_rtn_f32(float) #0 {
  %2 = tail call spir_func float @_Z3maxff(float %0, float 0.000000e+00) #2
  %3 = tail call spir_func float @_Z3minff(float %2, float 6.553500e+04) #2
  %4 = tail call spir_func i32 @__cvt_u32_rtn_f32(float %3) #2
  %5 = trunc i32 %4 to i16
  ret i16 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i16 @__convert_ushort_sat_rtp_f32(float) #0 {
  %2 = tail call spir_func float @_Z3maxff(float %0, float 0.000000e+00) #2
  %3 = tail call spir_func float @_Z3minff(float %2, float 6.553500e+04) #2
  %4 = tail call spir_func i32 @__cvt_u32_rtp_f32(float %3) #2
  %5 = trunc i32 %4 to i16
  ret i16 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i16 @__convert_ushort_sat_rtz_f32(float) #0 {
  %2 = tail call spir_func float @_Z3maxff(float %0, float 0.000000e+00) #2
  %3 = tail call spir_func float @_Z3minff(float %2, float 6.553500e+04) #2
  %4 = tail call spir_func i32 @__cvt_u32_rtz_f32(float %3) #2
  %5 = trunc i32 %4 to i16
  ret i16 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @__convert_uint_sat_rte_f32(float) #0 {
  %2 = tail call spir_func float @_Z3maxff(float %0, float 0.000000e+00) #2
  %3 = tail call spir_func float @_Z3minff(float %2, float 0x41F0000000000000) #2
  %4 = tail call spir_func i32 @__cvt_u32_rte_f32(float %3) #2
  ret i32 %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @__convert_uint_sat_rtn_f32(float) #0 {
  %2 = tail call spir_func float @_Z3maxff(float %0, float 0.000000e+00) #2
  %3 = tail call spir_func float @_Z3minff(float %2, float 0x41F0000000000000) #2
  %4 = tail call spir_func i32 @__cvt_u32_rtn_f32(float %3) #2
  ret i32 %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @__convert_uint_sat_rtp_f32(float) #0 {
  %2 = tail call spir_func float @_Z3maxff(float %0, float 0.000000e+00) #2
  %3 = tail call spir_func float @_Z3minff(float %2, float 0x41F0000000000000) #2
  %4 = tail call spir_func i32 @__cvt_u32_rtp_f32(float %3) #2
  ret i32 %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @__convert_uint_sat_rtz_f32(float) #0 {
  %2 = tail call spir_func float @_Z3maxff(float %0, float 0.000000e+00) #2
  %3 = tail call spir_func float @_Z3minff(float %2, float 0x41F0000000000000) #2
  %4 = tail call spir_func i32 @__cvt_u32_rtz_f32(float %3) #2
  ret i32 %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @__convert_ulong_sat_rte_f32(float) #0 {
  %2 = tail call spir_func i64 @__cvt_u64_rte_f32(float %0) #2
  %3 = fcmp ole float %0, 0.000000e+00
  %4 = fcmp oge float %0, 0x43F0000000000000
  %5 = select i1 %3, i64 0, i64 %2
  %6 = select i1 %4, i64 -1, i64 %5
  ret i64 %6
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @__convert_ulong_sat_rtn_f32(float) #0 {
  %2 = tail call spir_func i64 @__cvt_u64_rtn_f32(float %0) #2
  %3 = fcmp ole float %0, 0.000000e+00
  %4 = fcmp oge float %0, 0x43F0000000000000
  %5 = select i1 %3, i64 0, i64 %2
  %6 = select i1 %4, i64 -1, i64 %5
  ret i64 %6
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @__convert_ulong_sat_rtp_f32(float) #0 {
  %2 = tail call spir_func i64 @__cvt_u64_rtp_f32(float %0) #2
  %3 = fcmp ole float %0, 0.000000e+00
  %4 = fcmp oge float %0, 0x43F0000000000000
  %5 = select i1 %3, i64 0, i64 %2
  %6 = select i1 %4, i64 -1, i64 %5
  ret i64 %6
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @__convert_ulong_sat_rtz_f32(float) #0 {
  %2 = tail call spir_func i64 @__cvt_u64_rtz_f32(float %0) #2
  %3 = fcmp ole float %0, 0.000000e+00
  %4 = fcmp oge float %0, 0x43F0000000000000
  %5 = select i1 %3, i64 0, i64 %2
  %6 = select i1 %4, i64 -1, i64 %5
  ret i64 %6
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i8 @__convert_char_rte_f64(double) #0 {
  %2 = tail call spir_func i32 @__cvt_s32_rte_f64(double %0) #2
  %3 = trunc i32 %2 to i8
  ret i8 %3
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__cvt_s32_rte_f64(double) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i8 @__convert_char_rtn_f64(double) #0 {
  %2 = tail call spir_func i32 @__cvt_s32_rtn_f64(double %0) #2
  %3 = trunc i32 %2 to i8
  ret i8 %3
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__cvt_s32_rtn_f64(double) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i8 @__convert_char_rtp_f64(double) #0 {
  %2 = tail call spir_func i32 @__cvt_s32_rtp_f64(double %0) #2
  %3 = trunc i32 %2 to i8
  ret i8 %3
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__cvt_s32_rtp_f64(double) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i8 @__convert_char_rtz_f64(double) #0 {
  %2 = tail call spir_func i32 @__cvt_s32_rtz_f64(double %0) #2
  %3 = trunc i32 %2 to i8
  ret i8 %3
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__cvt_s32_rtz_f64(double) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i16 @__convert_short_rte_f64(double) #0 {
  %2 = tail call spir_func i32 @__cvt_s32_rte_f64(double %0) #2
  %3 = trunc i32 %2 to i16
  ret i16 %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i16 @__convert_short_rtn_f64(double) #0 {
  %2 = tail call spir_func i32 @__cvt_s32_rtn_f64(double %0) #2
  %3 = trunc i32 %2 to i16
  ret i16 %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i16 @__convert_short_rtp_f64(double) #0 {
  %2 = tail call spir_func i32 @__cvt_s32_rtp_f64(double %0) #2
  %3 = trunc i32 %2 to i16
  ret i16 %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i16 @__convert_short_rtz_f64(double) #0 {
  %2 = tail call spir_func i32 @__cvt_s32_rtz_f64(double %0) #2
  %3 = trunc i32 %2 to i16
  ret i16 %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @__convert_int_rte_f64(double) #0 {
  %2 = tail call spir_func i32 @__cvt_s32_rte_f64(double %0) #2
  ret i32 %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @__convert_int_rtn_f64(double) #0 {
  %2 = tail call spir_func i32 @__cvt_s32_rtn_f64(double %0) #2
  ret i32 %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @__convert_int_rtp_f64(double) #0 {
  %2 = tail call spir_func i32 @__cvt_s32_rtp_f64(double %0) #2
  ret i32 %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @__convert_int_rtz_f64(double) #0 {
  %2 = tail call spir_func i32 @__cvt_s32_rtz_f64(double %0) #2
  ret i32 %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @__convert_long_rte_f64(double) #0 {
  %2 = tail call spir_func i64 @__cvt_s64_rte_f64(double %0) #2
  ret i64 %2
}

; Function Attrs: nounwind readnone
declare spir_func i64 @__cvt_s64_rte_f64(double) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @__convert_long_rtn_f64(double) #0 {
  %2 = tail call spir_func i64 @__cvt_s64_rtn_f64(double %0) #2
  ret i64 %2
}

; Function Attrs: nounwind readnone
declare spir_func i64 @__cvt_s64_rtn_f64(double) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @__convert_long_rtp_f64(double) #0 {
  %2 = tail call spir_func i64 @__cvt_s64_rtp_f64(double %0) #2
  ret i64 %2
}

; Function Attrs: nounwind readnone
declare spir_func i64 @__cvt_s64_rtp_f64(double) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @__convert_long_rtz_f64(double) #0 {
  %2 = tail call spir_func i64 @__cvt_s64_rtz_f64(double %0) #2
  ret i64 %2
}

; Function Attrs: nounwind readnone
declare spir_func i64 @__cvt_s64_rtz_f64(double) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i8 @__convert_uchar_rte_f64(double) #0 {
  %2 = tail call spir_func i32 @__cvt_u32_rte_f64(double %0) #2
  %3 = trunc i32 %2 to i8
  ret i8 %3
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__cvt_u32_rte_f64(double) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i8 @__convert_uchar_rtn_f64(double) #0 {
  %2 = tail call spir_func i32 @__cvt_u32_rtn_f64(double %0) #2
  %3 = trunc i32 %2 to i8
  ret i8 %3
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__cvt_u32_rtn_f64(double) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i8 @__convert_uchar_rtp_f64(double) #0 {
  %2 = tail call spir_func i32 @__cvt_u32_rtp_f64(double %0) #2
  %3 = trunc i32 %2 to i8
  ret i8 %3
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__cvt_u32_rtp_f64(double) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i8 @__convert_uchar_rtz_f64(double) #0 {
  %2 = tail call spir_func i32 @__cvt_u32_rtz_f64(double %0) #2
  %3 = trunc i32 %2 to i8
  ret i8 %3
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__cvt_u32_rtz_f64(double) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i16 @__convert_ushort_rte_f64(double) #0 {
  %2 = tail call spir_func i32 @__cvt_u32_rte_f64(double %0) #2
  %3 = trunc i32 %2 to i16
  ret i16 %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i16 @__convert_ushort_rtn_f64(double) #0 {
  %2 = tail call spir_func i32 @__cvt_u32_rtn_f64(double %0) #2
  %3 = trunc i32 %2 to i16
  ret i16 %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i16 @__convert_ushort_rtp_f64(double) #0 {
  %2 = tail call spir_func i32 @__cvt_u32_rtp_f64(double %0) #2
  %3 = trunc i32 %2 to i16
  ret i16 %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i16 @__convert_ushort_rtz_f64(double) #0 {
  %2 = tail call spir_func i32 @__cvt_u32_rtz_f64(double %0) #2
  %3 = trunc i32 %2 to i16
  ret i16 %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @__convert_uint_rte_f64(double) #0 {
  %2 = tail call spir_func i32 @__cvt_u32_rte_f64(double %0) #2
  ret i32 %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @__convert_uint_rtn_f64(double) #0 {
  %2 = tail call spir_func i32 @__cvt_u32_rtn_f64(double %0) #2
  ret i32 %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @__convert_uint_rtp_f64(double) #0 {
  %2 = tail call spir_func i32 @__cvt_u32_rtp_f64(double %0) #2
  ret i32 %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @__convert_uint_rtz_f64(double) #0 {
  %2 = tail call spir_func i32 @__cvt_u32_rtz_f64(double %0) #2
  ret i32 %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @__convert_ulong_rte_f64(double) #0 {
  %2 = tail call spir_func i64 @__cvt_u64_rte_f64(double %0) #2
  ret i64 %2
}

; Function Attrs: nounwind readnone
declare spir_func i64 @__cvt_u64_rte_f64(double) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @__convert_ulong_rtn_f64(double) #0 {
  %2 = tail call spir_func i64 @__cvt_u64_rtn_f64(double %0) #2
  ret i64 %2
}

; Function Attrs: nounwind readnone
declare spir_func i64 @__cvt_u64_rtn_f64(double) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @__convert_ulong_rtp_f64(double) #0 {
  %2 = tail call spir_func i64 @__cvt_u64_rtp_f64(double %0) #2
  ret i64 %2
}

; Function Attrs: nounwind readnone
declare spir_func i64 @__cvt_u64_rtp_f64(double) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @__convert_ulong_rtz_f64(double) #0 {
  %2 = tail call spir_func i64 @__cvt_u64_rtz_f64(double %0) #2
  ret i64 %2
}

; Function Attrs: nounwind readnone
declare spir_func i64 @__cvt_u64_rtz_f64(double) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i8 @__convert_char_sat_rte_f64(double) #0 {
  %2 = tail call spir_func double @_Z3maxdd(double %0, double -1.280000e+02) #2
  %3 = tail call spir_func double @_Z3mindd(double %2, double 1.270000e+02) #2
  %4 = tail call spir_func i32 @__cvt_s32_rte_f64(double %3) #2
  %5 = trunc i32 %4 to i8
  ret i8 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i8 @__convert_char_sat_rtn_f64(double) #0 {
  %2 = tail call spir_func double @_Z3maxdd(double %0, double -1.280000e+02) #2
  %3 = tail call spir_func double @_Z3mindd(double %2, double 1.270000e+02) #2
  %4 = tail call spir_func i32 @__cvt_s32_rtn_f64(double %3) #2
  %5 = trunc i32 %4 to i8
  ret i8 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i8 @__convert_char_sat_rtp_f64(double) #0 {
  %2 = tail call spir_func double @_Z3maxdd(double %0, double -1.280000e+02) #2
  %3 = tail call spir_func double @_Z3mindd(double %2, double 1.270000e+02) #2
  %4 = tail call spir_func i32 @__cvt_s32_rtp_f64(double %3) #2
  %5 = trunc i32 %4 to i8
  ret i8 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i8 @__convert_char_sat_rtz_f64(double) #0 {
  %2 = tail call spir_func double @_Z3maxdd(double %0, double -1.280000e+02) #2
  %3 = tail call spir_func double @_Z3mindd(double %2, double 1.270000e+02) #2
  %4 = tail call spir_func i32 @__cvt_s32_rtz_f64(double %3) #2
  %5 = trunc i32 %4 to i8
  ret i8 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i16 @__convert_short_sat_rte_f64(double) #0 {
  %2 = tail call spir_func double @_Z3maxdd(double %0, double -3.276800e+04) #2
  %3 = tail call spir_func double @_Z3mindd(double %2, double 3.276700e+04) #2
  %4 = tail call spir_func i32 @__cvt_s32_rte_f64(double %3) #2
  %5 = trunc i32 %4 to i16
  ret i16 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i16 @__convert_short_sat_rtn_f64(double) #0 {
  %2 = tail call spir_func double @_Z3maxdd(double %0, double -3.276800e+04) #2
  %3 = tail call spir_func double @_Z3mindd(double %2, double 3.276700e+04) #2
  %4 = tail call spir_func i32 @__cvt_s32_rtn_f64(double %3) #2
  %5 = trunc i32 %4 to i16
  ret i16 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i16 @__convert_short_sat_rtp_f64(double) #0 {
  %2 = tail call spir_func double @_Z3maxdd(double %0, double -3.276800e+04) #2
  %3 = tail call spir_func double @_Z3mindd(double %2, double 3.276700e+04) #2
  %4 = tail call spir_func i32 @__cvt_s32_rtp_f64(double %3) #2
  %5 = trunc i32 %4 to i16
  ret i16 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i16 @__convert_short_sat_rtz_f64(double) #0 {
  %2 = tail call spir_func double @_Z3maxdd(double %0, double -3.276800e+04) #2
  %3 = tail call spir_func double @_Z3mindd(double %2, double 3.276700e+04) #2
  %4 = tail call spir_func i32 @__cvt_s32_rtz_f64(double %3) #2
  %5 = trunc i32 %4 to i16
  ret i16 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @__convert_int_sat_rte_f64(double) #0 {
  %2 = tail call spir_func double @_Z3maxdd(double %0, double 0xC1E0000000000000) #2
  %3 = tail call spir_func double @_Z3mindd(double %2, double 0x41DFFFFFFFC00000) #2
  %4 = tail call spir_func i32 @__cvt_s32_rte_f64(double %3) #2
  ret i32 %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @__convert_int_sat_rtn_f64(double) #0 {
  %2 = tail call spir_func double @_Z3maxdd(double %0, double 0xC1E0000000000000) #2
  %3 = tail call spir_func double @_Z3mindd(double %2, double 0x41DFFFFFFFC00000) #2
  %4 = tail call spir_func i32 @__cvt_s32_rtn_f64(double %3) #2
  ret i32 %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @__convert_int_sat_rtp_f64(double) #0 {
  %2 = tail call spir_func double @_Z3maxdd(double %0, double 0xC1E0000000000000) #2
  %3 = tail call spir_func double @_Z3mindd(double %2, double 0x41DFFFFFFFC00000) #2
  %4 = tail call spir_func i32 @__cvt_s32_rtp_f64(double %3) #2
  ret i32 %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @__convert_int_sat_rtz_f64(double) #0 {
  %2 = tail call spir_func double @_Z3maxdd(double %0, double 0xC1E0000000000000) #2
  %3 = tail call spir_func double @_Z3mindd(double %2, double 0x41DFFFFFFFC00000) #2
  %4 = tail call spir_func i32 @__cvt_s32_rtz_f64(double %3) #2
  ret i32 %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @__convert_long_sat_rte_f64(double) #0 {
  %2 = tail call spir_func i64 @__cvt_s64_rte_f64(double %0) #2
  %3 = fcmp ole double %0, 0xC3E0000000000000
  %4 = fcmp oge double %0, 0x43E0000000000000
  %5 = select i1 %3, i64 -9223372036854775808, i64 %2
  %6 = select i1 %4, i64 9223372036854775807, i64 %5
  ret i64 %6
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @__convert_long_sat_rtn_f64(double) #0 {
  %2 = tail call spir_func i64 @__cvt_s64_rtn_f64(double %0) #2
  %3 = fcmp ole double %0, 0xC3E0000000000000
  %4 = fcmp oge double %0, 0x43E0000000000000
  %5 = select i1 %3, i64 -9223372036854775808, i64 %2
  %6 = select i1 %4, i64 9223372036854775807, i64 %5
  ret i64 %6
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @__convert_long_sat_rtp_f64(double) #0 {
  %2 = tail call spir_func i64 @__cvt_s64_rtp_f64(double %0) #2
  %3 = fcmp ole double %0, 0xC3E0000000000000
  %4 = fcmp oge double %0, 0x43E0000000000000
  %5 = select i1 %3, i64 -9223372036854775808, i64 %2
  %6 = select i1 %4, i64 9223372036854775807, i64 %5
  ret i64 %6
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @__convert_long_sat_rtz_f64(double) #0 {
  %2 = tail call spir_func i64 @__cvt_s64_rtz_f64(double %0) #2
  %3 = fcmp ole double %0, 0xC3E0000000000000
  %4 = fcmp oge double %0, 0x43E0000000000000
  %5 = select i1 %3, i64 -9223372036854775808, i64 %2
  %6 = select i1 %4, i64 9223372036854775807, i64 %5
  ret i64 %6
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i8 @__convert_uchar_sat_rte_f64(double) #0 {
  %2 = tail call spir_func double @_Z3maxdd(double %0, double 0.000000e+00) #2
  %3 = tail call spir_func double @_Z3mindd(double %2, double 2.550000e+02) #2
  %4 = tail call spir_func i32 @__cvt_u32_rte_f64(double %3) #2
  %5 = trunc i32 %4 to i8
  ret i8 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i8 @__convert_uchar_sat_rtn_f64(double) #0 {
  %2 = tail call spir_func double @_Z3maxdd(double %0, double 0.000000e+00) #2
  %3 = tail call spir_func double @_Z3mindd(double %2, double 2.550000e+02) #2
  %4 = tail call spir_func i32 @__cvt_u32_rtn_f64(double %3) #2
  %5 = trunc i32 %4 to i8
  ret i8 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i8 @__convert_uchar_sat_rtp_f64(double) #0 {
  %2 = tail call spir_func double @_Z3maxdd(double %0, double 0.000000e+00) #2
  %3 = tail call spir_func double @_Z3mindd(double %2, double 2.550000e+02) #2
  %4 = tail call spir_func i32 @__cvt_u32_rtp_f64(double %3) #2
  %5 = trunc i32 %4 to i8
  ret i8 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i8 @__convert_uchar_sat_rtz_f64(double) #0 {
  %2 = tail call spir_func double @_Z3maxdd(double %0, double 0.000000e+00) #2
  %3 = tail call spir_func double @_Z3mindd(double %2, double 2.550000e+02) #2
  %4 = tail call spir_func i32 @__cvt_u32_rtz_f64(double %3) #2
  %5 = trunc i32 %4 to i8
  ret i8 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i16 @__convert_ushort_sat_rte_f64(double) #0 {
  %2 = tail call spir_func double @_Z3maxdd(double %0, double 0.000000e+00) #2
  %3 = tail call spir_func double @_Z3mindd(double %2, double 6.553500e+04) #2
  %4 = tail call spir_func i32 @__cvt_u32_rte_f64(double %3) #2
  %5 = trunc i32 %4 to i16
  ret i16 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i16 @__convert_ushort_sat_rtn_f64(double) #0 {
  %2 = tail call spir_func double @_Z3maxdd(double %0, double 0.000000e+00) #2
  %3 = tail call spir_func double @_Z3mindd(double %2, double 6.553500e+04) #2
  %4 = tail call spir_func i32 @__cvt_u32_rtn_f64(double %3) #2
  %5 = trunc i32 %4 to i16
  ret i16 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i16 @__convert_ushort_sat_rtp_f64(double) #0 {
  %2 = tail call spir_func double @_Z3maxdd(double %0, double 0.000000e+00) #2
  %3 = tail call spir_func double @_Z3mindd(double %2, double 6.553500e+04) #2
  %4 = tail call spir_func i32 @__cvt_u32_rtp_f64(double %3) #2
  %5 = trunc i32 %4 to i16
  ret i16 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i16 @__convert_ushort_sat_rtz_f64(double) #0 {
  %2 = tail call spir_func double @_Z3maxdd(double %0, double 0.000000e+00) #2
  %3 = tail call spir_func double @_Z3mindd(double %2, double 6.553500e+04) #2
  %4 = tail call spir_func i32 @__cvt_u32_rtz_f64(double %3) #2
  %5 = trunc i32 %4 to i16
  ret i16 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @__convert_uint_sat_rte_f64(double) #0 {
  %2 = tail call spir_func double @_Z3maxdd(double %0, double 0.000000e+00) #2
  %3 = tail call spir_func double @_Z3mindd(double %2, double 0x41EFFFFFFFE00000) #2
  %4 = tail call spir_func i32 @__cvt_u32_rte_f64(double %3) #2
  ret i32 %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @__convert_uint_sat_rtn_f64(double) #0 {
  %2 = tail call spir_func double @_Z3maxdd(double %0, double 0.000000e+00) #2
  %3 = tail call spir_func double @_Z3mindd(double %2, double 0x41EFFFFFFFE00000) #2
  %4 = tail call spir_func i32 @__cvt_u32_rtn_f64(double %3) #2
  ret i32 %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @__convert_uint_sat_rtp_f64(double) #0 {
  %2 = tail call spir_func double @_Z3maxdd(double %0, double 0.000000e+00) #2
  %3 = tail call spir_func double @_Z3mindd(double %2, double 0x41EFFFFFFFE00000) #2
  %4 = tail call spir_func i32 @__cvt_u32_rtp_f64(double %3) #2
  ret i32 %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @__convert_uint_sat_rtz_f64(double) #0 {
  %2 = tail call spir_func double @_Z3maxdd(double %0, double 0.000000e+00) #2
  %3 = tail call spir_func double @_Z3mindd(double %2, double 0x41EFFFFFFFE00000) #2
  %4 = tail call spir_func i32 @__cvt_u32_rtz_f64(double %3) #2
  ret i32 %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @__convert_ulong_sat_rte_f64(double) #0 {
  %2 = tail call spir_func i64 @__cvt_u64_rte_f64(double %0) #2
  %3 = fcmp ole double %0, 0.000000e+00
  %4 = fcmp oge double %0, 0x43F0000000000000
  %5 = select i1 %3, i64 0, i64 %2
  %6 = select i1 %4, i64 -1, i64 %5
  ret i64 %6
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @__convert_ulong_sat_rtn_f64(double) #0 {
  %2 = tail call spir_func i64 @__cvt_u64_rtn_f64(double %0) #2
  %3 = fcmp ole double %0, 0.000000e+00
  %4 = fcmp oge double %0, 0x43F0000000000000
  %5 = select i1 %3, i64 0, i64 %2
  %6 = select i1 %4, i64 -1, i64 %5
  ret i64 %6
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @__convert_ulong_sat_rtp_f64(double) #0 {
  %2 = tail call spir_func i64 @__cvt_u64_rtp_f64(double %0) #2
  %3 = fcmp ole double %0, 0.000000e+00
  %4 = fcmp oge double %0, 0x43F0000000000000
  %5 = select i1 %3, i64 0, i64 %2
  %6 = select i1 %4, i64 -1, i64 %5
  ret i64 %6
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @__convert_ulong_sat_rtz_f64(double) #0 {
  %2 = tail call spir_func i64 @__cvt_u64_rtz_f64(double %0) #2
  %3 = fcmp ole double %0, 0.000000e+00
  %4 = fcmp oge double %0, 0x43F0000000000000
  %5 = select i1 %3, i64 0, i64 %2
  %6 = select i1 %4, i64 -1, i64 %5
  ret i64 %6
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @__convert_float_rtn_i32(i32) #0 {
  %2 = tail call spir_func float @__cvt_f32_rtn_i32(i32 %0) #2
  ret float %2
}

; Function Attrs: nounwind readnone
declare spir_func float @__cvt_f32_rtn_i32(i32) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @__convert_float_rtp_i32(i32) #0 {
  %2 = tail call spir_func float @__cvt_f32_rtp_i32(i32 %0) #2
  ret float %2
}

; Function Attrs: nounwind readnone
declare spir_func float @__cvt_f32_rtp_i32(i32) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @__convert_float_rtz_i32(i32) #0 {
  %2 = tail call spir_func float @__cvt_f32_rtz_i32(i32 %0) #2
  ret float %2
}

; Function Attrs: nounwind readnone
declare spir_func float @__cvt_f32_rtz_i32(i32) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @__convert_float_rtn_u32(i32) #0 {
  %2 = tail call spir_func float @__cvt_f32_rtn_u32(i32 %0) #2
  ret float %2
}

; Function Attrs: nounwind readnone
declare spir_func float @__cvt_f32_rtn_u32(i32) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @__convert_float_rtp_u32(i32) #0 {
  %2 = tail call spir_func float @__cvt_f32_rtp_u32(i32 %0) #2
  ret float %2
}

; Function Attrs: nounwind readnone
declare spir_func float @__cvt_f32_rtp_u32(i32) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @__convert_float_rtz_u32(i32) #0 {
  %2 = tail call spir_func float @__cvt_f32_rtz_u32(i32 %0) #2
  ret float %2
}

; Function Attrs: nounwind readnone
declare spir_func float @__cvt_f32_rtz_u32(i32) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @__convert_float_rtn_i64(i64) #0 {
  %2 = tail call spir_func float @__cvt_f32_rtn_i64(i64 %0) #2
  ret float %2
}

; Function Attrs: nounwind readnone
declare spir_func float @__cvt_f32_rtn_i64(i64) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @__convert_float_rtp_i64(i64) #0 {
  %2 = tail call spir_func float @__cvt_f32_rtp_i64(i64 %0) #2
  ret float %2
}

; Function Attrs: nounwind readnone
declare spir_func float @__cvt_f32_rtp_i64(i64) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @__convert_float_rtz_i64(i64) #0 {
  %2 = tail call spir_func float @__cvt_f32_rtz_i64(i64 %0) #2
  ret float %2
}

; Function Attrs: nounwind readnone
declare spir_func float @__cvt_f32_rtz_i64(i64) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @__convert_float_rtn_u64(i64) #0 {
  %2 = tail call spir_func float @__cvt_f32_rtn_u64(i64 %0) #2
  ret float %2
}

; Function Attrs: nounwind readnone
declare spir_func float @__cvt_f32_rtn_u64(i64) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @__convert_float_rtp_u64(i64) #0 {
  %2 = tail call spir_func float @__cvt_f32_rtp_u64(i64 %0) #2
  ret float %2
}

; Function Attrs: nounwind readnone
declare spir_func float @__cvt_f32_rtp_u64(i64) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @__convert_float_rtz_u64(i64) #0 {
  %2 = tail call spir_func float @__cvt_f32_rtz_u64(i64 %0) #2
  ret float %2
}

; Function Attrs: nounwind readnone
declare spir_func float @__cvt_f32_rtz_u64(i64) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @__convert_double_rtn_i64(i64) #0 {
  %2 = tail call spir_func double @__cvt_f64_rtn_i64(i64 %0) #2
  ret double %2
}

; Function Attrs: nounwind readnone
declare spir_func double @__cvt_f64_rtn_i64(i64) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @__convert_double_rtp_i64(i64) #0 {
  %2 = tail call spir_func double @__cvt_f64_rtp_i64(i64 %0) #2
  ret double %2
}

; Function Attrs: nounwind readnone
declare spir_func double @__cvt_f64_rtp_i64(i64) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @__convert_double_rtz_i64(i64) #0 {
  %2 = tail call spir_func double @__cvt_f64_rtz_i64(i64 %0) #2
  ret double %2
}

; Function Attrs: nounwind readnone
declare spir_func double @__cvt_f64_rtz_i64(i64) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @__convert_double_rtn_u64(i64) #0 {
  %2 = tail call spir_func double @__cvt_f64_rtn_u64(i64 %0) #2
  ret double %2
}

; Function Attrs: nounwind readnone
declare spir_func double @__cvt_f64_rtn_u64(i64) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @__convert_double_rtp_u64(i64) #0 {
  %2 = tail call spir_func double @__cvt_f64_rtp_u64(i64 %0) #2
  ret double %2
}

; Function Attrs: nounwind readnone
declare spir_func double @__cvt_f64_rtp_u64(i64) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @__convert_double_rtz_u64(i64) #0 {
  %2 = tail call spir_func double @__cvt_f64_rtz_u64(i64 %0) #2
  ret double %2
}

; Function Attrs: nounwind readnone
declare spir_func double @__cvt_f64_rtz_u64(i64) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @__convert_float_rtn_f64(double) #0 {
  %2 = tail call spir_func float @__cvt_f32_rtn_f64(double %0) #2
  ret float %2
}

; Function Attrs: nounwind readnone
declare spir_func float @__cvt_f32_rtn_f64(double) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @__convert_float_rtp_f64(double) #0 {
  %2 = tail call spir_func float @__cvt_f32_rtp_f64(double %0) #2
  ret float %2
}

; Function Attrs: nounwind readnone
declare spir_func float @__cvt_f32_rtp_f64(double) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @__convert_float_rtz_f64(double) #0 {
  %2 = tail call spir_func float @__cvt_f32_rtz_f64(double %0) #2
  ret float %2
}

; Function Attrs: nounwind readnone
declare spir_func float @__cvt_f32_rtz_f64(double) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z5clampfff(float, float, float) #0 {
  %4 = tail call spir_func float @_Z4fmaxff(float %0, float %1) #2
  %5 = tail call spir_func float @_Z4fminff(float %4, float %2) #2
  ret float %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x float> @_Z5clampDv4_fS_S_(<4 x float>, <4 x float>, <4 x float>) #0 {
  %4 = tail call spir_func <4 x float> @_Z4fmaxDv4_fS_(<4 x float> %0, <4 x float> %1) #2
  %5 = tail call spir_func <4 x float> @_Z4fminDv4_fS_(<4 x float> %4, <4 x float> %2) #2
  ret <4 x float> %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z5clampddd(double, double, double) #0 {
  %4 = tail call spir_func double @_Z4fmaxdd(double %0, double %1) #2
  %5 = tail call spir_func double @_Z4fmindd(double %4, double %2) #2
  ret double %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i8 @_Z5clampccc(i8 signext, i8 signext, i8 signext) #0 {
  %4 = tail call spir_func signext i8 @_Z3maxcc(i8 signext %0, i8 signext %1) #2
  %5 = tail call spir_func signext i8 @_Z3mincc(i8 signext %4, i8 signext %2) #2
  ret i8 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i8 @_Z5clamphhh(i8 zeroext, i8 zeroext, i8 zeroext) #0 {
  %4 = tail call spir_func zeroext i8 @_Z3maxhh(i8 zeroext %0, i8 zeroext %1) #2
  %5 = tail call spir_func zeroext i8 @_Z3minhh(i8 zeroext %4, i8 zeroext %2) #2
  ret i8 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x i16> @_Z5clampDv16_sS_S_(<16 x i16>, <16 x i16>, <16 x i16>) #0 {
  %4 = shufflevector <16 x i16> %0, <16 x i16> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %5 = shufflevector <16 x i16> %1, <16 x i16> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %6 = shufflevector <16 x i16> %2, <16 x i16> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %7 = tail call spir_func <8 x i16> @_Z5clampDv8_sS_S_(<8 x i16> %4, <8 x i16> %5, <8 x i16> %6) #2
  %8 = shufflevector <8 x i16> %7, <8 x i16> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %9 = shufflevector <16 x i16> %0, <16 x i16> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %10 = shufflevector <16 x i16> %1, <16 x i16> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %11 = shufflevector <16 x i16> %2, <16 x i16> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %12 = tail call spir_func <8 x i16> @_Z5clampDv8_sS_S_(<8 x i16> %9, <8 x i16> %10, <8 x i16> %11) #2
  %13 = shufflevector <8 x i16> %12, <8 x i16> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %14 = shufflevector <16 x i16> %8, <16 x i16> %13, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  ret <16 x i16> %14
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x i16> @_Z5clampDv8_sS_S_(<8 x i16>, <8 x i16>, <8 x i16>) #0 {
  %4 = shufflevector <8 x i16> %0, <8 x i16> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %5 = shufflevector <8 x i16> %1, <8 x i16> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %6 = shufflevector <8 x i16> %2, <8 x i16> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %7 = tail call spir_func <4 x i16> @_Z5clampDv4_sS_S_(<4 x i16> %4, <4 x i16> %5, <4 x i16> %6) #2
  %8 = shufflevector <4 x i16> %7, <4 x i16> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %9 = shufflevector <8 x i16> %0, <8 x i16> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %10 = shufflevector <8 x i16> %1, <8 x i16> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %11 = shufflevector <8 x i16> %2, <8 x i16> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %12 = tail call spir_func <4 x i16> @_Z5clampDv4_sS_S_(<4 x i16> %9, <4 x i16> %10, <4 x i16> %11) #2
  %13 = shufflevector <4 x i16> %12, <4 x i16> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %14 = shufflevector <8 x i16> %8, <8 x i16> %13, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  ret <8 x i16> %14
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i16> @_Z5clampDv4_sS_S_(<4 x i16>, <4 x i16>, <4 x i16>) #0 {
  %4 = tail call spir_func <4 x i16> @_Z3maxDv4_sS_(<4 x i16> %0, <4 x i16> %1) #2
  %5 = tail call spir_func <4 x i16> @_Z3minDv4_sS_(<4 x i16> %4, <4 x i16> %2) #2
  ret <4 x i16> %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x i16> @_Z5clampDv3_sS_S_(<3 x i16>, <3 x i16>, <3 x i16>) #0 {
  %4 = tail call spir_func <3 x i16> @_Z3maxDv3_sS_(<3 x i16> %0, <3 x i16> %1) #2
  %5 = tail call spir_func <3 x i16> @_Z3minDv3_sS_(<3 x i16> %4, <3 x i16> %2) #2
  ret <3 x i16> %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i16> @_Z5clampDv2_sS_S_(<2 x i16>, <2 x i16>, <2 x i16>) #0 {
  %4 = tail call spir_func <2 x i16> @_Z3maxDv2_sS_(<2 x i16> %0, <2 x i16> %1) #2
  %5 = tail call spir_func <2 x i16> @_Z3minDv2_sS_(<2 x i16> %4, <2 x i16> %2) #2
  ret <2 x i16> %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i16 @_Z5clampsss(i16 signext, i16 signext, i16 signext) #0 {
  %4 = tail call spir_func signext i16 @_Z3maxss(i16 signext %0, i16 signext %1) #2
  %5 = tail call spir_func signext i16 @_Z3minss(i16 signext %4, i16 signext %2) #2
  ret i16 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i16 @_Z5clampttt(i16 zeroext, i16 zeroext, i16 zeroext) #0 {
  %4 = tail call spir_func zeroext i16 @_Z3maxtt(i16 zeroext %0, i16 zeroext %1) #2
  %5 = tail call spir_func zeroext i16 @_Z3mintt(i16 zeroext %4, i16 zeroext %2) #2
  ret i16 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x i32> @_Z5clampDv16_iS_S_(<16 x i32>, <16 x i32>, <16 x i32>) #0 {
  %4 = shufflevector <16 x i32> %0, <16 x i32> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %5 = shufflevector <16 x i32> %1, <16 x i32> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %6 = shufflevector <16 x i32> %2, <16 x i32> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %7 = tail call spir_func <8 x i32> @_Z5clampDv8_iS_S_(<8 x i32> %4, <8 x i32> %5, <8 x i32> %6) #2
  %8 = shufflevector <8 x i32> %7, <8 x i32> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %9 = shufflevector <16 x i32> %0, <16 x i32> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %10 = shufflevector <16 x i32> %1, <16 x i32> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %11 = shufflevector <16 x i32> %2, <16 x i32> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %12 = tail call spir_func <8 x i32> @_Z5clampDv8_iS_S_(<8 x i32> %9, <8 x i32> %10, <8 x i32> %11) #2
  %13 = shufflevector <8 x i32> %12, <8 x i32> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %14 = shufflevector <16 x i32> %8, <16 x i32> %13, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  ret <16 x i32> %14
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x i32> @_Z5clampDv8_iS_S_(<8 x i32>, <8 x i32>, <8 x i32>) #0 {
  %4 = shufflevector <8 x i32> %0, <8 x i32> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %5 = shufflevector <8 x i32> %1, <8 x i32> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %6 = shufflevector <8 x i32> %2, <8 x i32> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %7 = tail call spir_func <4 x i32> @_Z5clampDv4_iS_S_(<4 x i32> %4, <4 x i32> %5, <4 x i32> %6) #2
  %8 = shufflevector <4 x i32> %7, <4 x i32> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %9 = shufflevector <8 x i32> %0, <8 x i32> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %10 = shufflevector <8 x i32> %1, <8 x i32> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %11 = shufflevector <8 x i32> %2, <8 x i32> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %12 = tail call spir_func <4 x i32> @_Z5clampDv4_iS_S_(<4 x i32> %9, <4 x i32> %10, <4 x i32> %11) #2
  %13 = shufflevector <4 x i32> %12, <4 x i32> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %14 = shufflevector <8 x i32> %8, <8 x i32> %13, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  ret <8 x i32> %14
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z5clampDv4_iS_S_(<4 x i32>, <4 x i32>, <4 x i32>) #0 {
  %4 = tail call spir_func <4 x i32> @_Z3maxDv4_iS_(<4 x i32> %0, <4 x i32> %1) #2
  %5 = tail call spir_func <4 x i32> @_Z3minDv4_iS_(<4 x i32> %4, <4 x i32> %2) #2
  ret <4 x i32> %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x i32> @_Z5clampDv3_iS_S_(<3 x i32>, <3 x i32>, <3 x i32>) #0 {
  %4 = tail call spir_func <3 x i32> @_Z3maxDv3_iS_(<3 x i32> %0, <3 x i32> %1) #2
  %5 = tail call spir_func <3 x i32> @_Z3minDv3_iS_(<3 x i32> %4, <3 x i32> %2) #2
  ret <3 x i32> %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i32> @_Z5clampDv2_iS_S_(<2 x i32>, <2 x i32>, <2 x i32>) #0 {
  %4 = tail call spir_func <2 x i32> @_Z3maxDv2_iS_(<2 x i32> %0, <2 x i32> %1) #2
  %5 = tail call spir_func <2 x i32> @_Z3minDv2_iS_(<2 x i32> %4, <2 x i32> %2) #2
  ret <2 x i32> %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z5clampiii(i32, i32, i32) #0 {
  %4 = tail call spir_func i32 @_Z3maxii(i32 %0, i32 %1) #2
  %5 = tail call spir_func i32 @_Z3minii(i32 %4, i32 %2) #2
  ret i32 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z5clampDv4_jS_S_(<4 x i32>, <4 x i32>, <4 x i32>) #0 {
  %4 = tail call spir_func <4 x i32> @_Z3maxDv4_jS_(<4 x i32> %0, <4 x i32> %1) #2
  %5 = tail call spir_func <4 x i32> @_Z3minDv4_jS_(<4 x i32> %4, <4 x i32> %2) #2
  ret <4 x i32> %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i32> @_Z5clampDv2_jS_S_(<2 x i32>, <2 x i32>, <2 x i32>) #0 {
  %4 = tail call spir_func <2 x i32> @_Z3maxDv2_jS_(<2 x i32> %0, <2 x i32> %1) #2
  %5 = tail call spir_func <2 x i32> @_Z3minDv2_jS_(<2 x i32> %4, <2 x i32> %2) #2
  ret <2 x i32> %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z5clampjjj(i32, i32, i32) #0 {
  %4 = tail call spir_func i32 @_Z3maxjj(i32 %0, i32 %1) #2
  %5 = tail call spir_func i32 @_Z3minjj(i32 %4, i32 %2) #2
  ret i32 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x i64> @_Z5clampDv16_lS_S_(<16 x i64>, <16 x i64>, <16 x i64>) #0 {
  %4 = shufflevector <16 x i64> %0, <16 x i64> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %5 = shufflevector <16 x i64> %1, <16 x i64> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %6 = shufflevector <16 x i64> %2, <16 x i64> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %7 = tail call spir_func <8 x i64> @_Z5clampDv8_lS_S_(<8 x i64> %4, <8 x i64> %5, <8 x i64> %6) #2
  %8 = shufflevector <8 x i64> %7, <8 x i64> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %9 = shufflevector <16 x i64> %0, <16 x i64> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %10 = shufflevector <16 x i64> %1, <16 x i64> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %11 = shufflevector <16 x i64> %2, <16 x i64> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %12 = tail call spir_func <8 x i64> @_Z5clampDv8_lS_S_(<8 x i64> %9, <8 x i64> %10, <8 x i64> %11) #2
  %13 = shufflevector <8 x i64> %12, <8 x i64> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %14 = shufflevector <16 x i64> %8, <16 x i64> %13, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  ret <16 x i64> %14
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x i64> @_Z5clampDv8_lS_S_(<8 x i64>, <8 x i64>, <8 x i64>) #0 {
  %4 = shufflevector <8 x i64> %0, <8 x i64> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %5 = shufflevector <8 x i64> %1, <8 x i64> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %6 = shufflevector <8 x i64> %2, <8 x i64> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %7 = tail call spir_func <4 x i64> @_Z5clampDv4_lS_S_(<4 x i64> %4, <4 x i64> %5, <4 x i64> %6) #2
  %8 = shufflevector <4 x i64> %7, <4 x i64> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %9 = shufflevector <8 x i64> %0, <8 x i64> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %10 = shufflevector <8 x i64> %1, <8 x i64> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %11 = shufflevector <8 x i64> %2, <8 x i64> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %12 = tail call spir_func <4 x i64> @_Z5clampDv4_lS_S_(<4 x i64> %9, <4 x i64> %10, <4 x i64> %11) #2
  %13 = shufflevector <4 x i64> %12, <4 x i64> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %14 = shufflevector <8 x i64> %8, <8 x i64> %13, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  ret <8 x i64> %14
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i64> @_Z5clampDv4_lS_S_(<4 x i64>, <4 x i64>, <4 x i64>) #0 {
  %4 = shufflevector <4 x i64> %0, <4 x i64> undef, <2 x i32> <i32 0, i32 1>
  %5 = shufflevector <4 x i64> %1, <4 x i64> undef, <2 x i32> <i32 0, i32 1>
  %6 = shufflevector <4 x i64> %2, <4 x i64> undef, <2 x i32> <i32 0, i32 1>
  %7 = tail call spir_func <2 x i64> @_Z5clampDv2_lS_S_(<2 x i64> %4, <2 x i64> %5, <2 x i64> %6) #2
  %8 = shufflevector <2 x i64> %7, <2 x i64> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %9 = shufflevector <4 x i64> %0, <4 x i64> undef, <2 x i32> <i32 2, i32 3>
  %10 = shufflevector <4 x i64> %1, <4 x i64> undef, <2 x i32> <i32 2, i32 3>
  %11 = shufflevector <4 x i64> %2, <4 x i64> undef, <2 x i32> <i32 2, i32 3>
  %12 = tail call spir_func <2 x i64> @_Z5clampDv2_lS_S_(<2 x i64> %9, <2 x i64> %10, <2 x i64> %11) #2
  %13 = shufflevector <2 x i64> %12, <2 x i64> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %14 = shufflevector <4 x i64> %8, <4 x i64> %13, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x i64> %14
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i64> @_Z5clampDv2_lS_S_(<2 x i64>, <2 x i64>, <2 x i64>) #0 {
  %4 = extractelement <2 x i64> %0, i64 0
  %5 = extractelement <2 x i64> %1, i64 0
  %6 = extractelement <2 x i64> %2, i64 0
  %7 = tail call spir_func i64 @_Z5clamplll(i64 %4, i64 %5, i64 %6) #2
  %8 = insertelement <2 x i64> undef, i64 %7, i64 0
  %9 = extractelement <2 x i64> %0, i64 1
  %10 = extractelement <2 x i64> %1, i64 1
  %11 = extractelement <2 x i64> %2, i64 1
  %12 = tail call spir_func i64 @_Z5clamplll(i64 %9, i64 %10, i64 %11) #2
  %13 = insertelement <2 x i64> %8, i64 %12, i64 1
  ret <2 x i64> %13
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x i64> @_Z5clampDv3_lS_S_(<3 x i64>, <3 x i64>, <3 x i64>) #0 {
  %4 = shufflevector <3 x i64> %0, <3 x i64> undef, <2 x i32> <i32 0, i32 1>
  %5 = shufflevector <3 x i64> %1, <3 x i64> undef, <2 x i32> <i32 0, i32 1>
  %6 = shufflevector <3 x i64> %2, <3 x i64> undef, <2 x i32> <i32 0, i32 1>
  %7 = tail call spir_func <2 x i64> @_Z5clampDv2_lS_S_(<2 x i64> %4, <2 x i64> %5, <2 x i64> %6) #2
  %8 = shufflevector <2 x i64> %7, <2 x i64> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %9 = extractelement <3 x i64> %0, i64 2
  %10 = extractelement <3 x i64> %1, i64 2
  %11 = extractelement <3 x i64> %2, i64 2
  %12 = tail call spir_func i64 @_Z5clamplll(i64 %9, i64 %10, i64 %11) #2
  %13 = insertelement <3 x i64> %8, i64 %12, i64 2
  ret <3 x i64> %13
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @_Z5clamplll(i64, i64, i64) #0 {
  %4 = tail call spir_func i64 @_Z3maxll(i64 %0, i64 %1) #2
  %5 = tail call spir_func i64 @_Z3minll(i64 %4, i64 %2) #2
  ret i64 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @_Z5clampmmm(i64, i64, i64) #0 {
  %4 = tail call spir_func i64 @_Z3maxmm(i64 %0, i64 %1) #2
  %5 = tail call spir_func i64 @_Z3minmm(i64 %4, i64 %2) #2
  ret i64 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x float> @_Z5crossDv3_fS_(<3 x float>, <3 x float>) #0 {
  %3 = extractelement <3 x float> %0, i64 1
  %4 = extractelement <3 x float> %1, i64 2
  %5 = extractelement <3 x float> %0, i64 2
  %6 = extractelement <3 x float> %1, i64 1
  %7 = fmul float %5, %6
  %8 = fsub float -0.000000e+00, %7
  %9 = tail call float @llvm.fmuladd.f32(float %3, float %4, float %8)
  %10 = insertelement <3 x float> undef, float %9, i32 0
  %11 = extractelement <3 x float> %1, i64 0
  %12 = extractelement <3 x float> %0, i64 0
  %13 = fmul float %12, %4
  %14 = fsub float -0.000000e+00, %13
  %15 = tail call float @llvm.fmuladd.f32(float %5, float %11, float %14)
  %16 = insertelement <3 x float> %10, float %15, i32 1
  %17 = fmul float %3, %11
  %18 = fsub float -0.000000e+00, %17
  %19 = tail call float @llvm.fmuladd.f32(float %12, float %6, float %18)
  %20 = insertelement <3 x float> %16, float %19, i32 2
  ret <3 x float> %20
}

; Function Attrs: nounwind readnone
declare float @llvm.fmuladd.f32(float, float, float) #2

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x double> @_Z5crossDv3_dS_(<3 x double>, <3 x double>) #0 {
  %3 = extractelement <3 x double> %0, i64 1
  %4 = extractelement <3 x double> %1, i64 2
  %5 = extractelement <3 x double> %0, i64 2
  %6 = extractelement <3 x double> %1, i64 1
  %7 = fmul double %5, %6
  %8 = fsub double -0.000000e+00, %7
  %9 = tail call double @llvm.fmuladd.f64(double %3, double %4, double %8)
  %10 = insertelement <3 x double> undef, double %9, i32 0
  %11 = extractelement <3 x double> %1, i64 0
  %12 = extractelement <3 x double> %0, i64 0
  %13 = fmul double %12, %4
  %14 = fsub double -0.000000e+00, %13
  %15 = tail call double @llvm.fmuladd.f64(double %5, double %11, double %14)
  %16 = insertelement <3 x double> %10, double %15, i32 1
  %17 = fmul double %3, %11
  %18 = fsub double -0.000000e+00, %17
  %19 = tail call double @llvm.fmuladd.f64(double %12, double %6, double %18)
  %20 = insertelement <3 x double> %16, double %19, i32 2
  ret <3 x double> %20
}

; Function Attrs: nounwind readnone
declare double @llvm.fmuladd.f64(double, double, double) #2

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x float> @_Z5crossDv4_fS_(<4 x float>, <4 x float>) #0 {
  %3 = extractelement <4 x float> %0, i64 1
  %4 = extractelement <4 x float> %1, i64 2
  %5 = extractelement <4 x float> %0, i64 2
  %6 = extractelement <4 x float> %1, i64 1
  %7 = fmul float %5, %6
  %8 = fsub float -0.000000e+00, %7
  %9 = tail call float @llvm.fmuladd.f32(float %3, float %4, float %8)
  %10 = insertelement <4 x float> undef, float %9, i32 0
  %11 = extractelement <4 x float> %1, i64 0
  %12 = extractelement <4 x float> %0, i64 0
  %13 = fmul float %12, %4
  %14 = fsub float -0.000000e+00, %13
  %15 = tail call float @llvm.fmuladd.f32(float %5, float %11, float %14)
  %16 = insertelement <4 x float> %10, float %15, i32 1
  %17 = fmul float %3, %11
  %18 = fsub float -0.000000e+00, %17
  %19 = tail call float @llvm.fmuladd.f32(float %12, float %6, float %18)
  %20 = insertelement <4 x float> %16, float %19, i32 2
  %21 = extractelement <4 x float> %0, i64 3
  %22 = extractelement <4 x float> %1, i64 3
  %23 = fmul float %21, %22
  %24 = fsub float -0.000000e+00, %23
  %25 = tail call float @llvm.fmuladd.f32(float %21, float %22, float %24)
  %26 = insertelement <4 x float> %20, float %25, i32 3
  ret <4 x float> %26
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x double> @_Z5crossDv4_dS_(<4 x double>, <4 x double>) #0 {
  %3 = extractelement <4 x double> %0, i64 1
  %4 = extractelement <4 x double> %1, i64 2
  %5 = extractelement <4 x double> %0, i64 2
  %6 = extractelement <4 x double> %1, i64 1
  %7 = fmul double %5, %6
  %8 = fsub double -0.000000e+00, %7
  %9 = tail call double @llvm.fmuladd.f64(double %3, double %4, double %8)
  %10 = insertelement <4 x double> undef, double %9, i32 0
  %11 = extractelement <4 x double> %1, i64 0
  %12 = extractelement <4 x double> %0, i64 0
  %13 = fmul double %12, %4
  %14 = fsub double -0.000000e+00, %13
  %15 = tail call double @llvm.fmuladd.f64(double %5, double %11, double %14)
  %16 = insertelement <4 x double> %10, double %15, i32 1
  %17 = fmul double %3, %11
  %18 = fsub double -0.000000e+00, %17
  %19 = tail call double @llvm.fmuladd.f64(double %12, double %6, double %18)
  %20 = insertelement <4 x double> %16, double %19, i32 2
  %21 = extractelement <4 x double> %0, i64 3
  %22 = extractelement <4 x double> %1, i64 3
  %23 = fmul double %21, %22
  %24 = fsub double -0.000000e+00, %23
  %25 = tail call double @llvm.fmuladd.f64(double %21, double %22, double %24)
  %26 = insertelement <4 x double> %20, double %25, i32 3
  ret <4 x double> %26
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z7degreesf(float) #0 {
  %2 = fmul float %0, 0x404CA5DC20000000
  ret float %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z7degreesd(double) #0 {
  %2 = fmul double %0, 0x404CA5DC1A63C1F8
  ret double %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z7radiansf(float) #0 {
  %2 = fmul float %0, 0x3F91DF46A0000000
  ret float %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z7radiansd(double) #0 {
  %2 = fmul double %0, 0x3F91DF46A2529D39
  ret double %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z8distanceff(float, float) #0 {
  %3 = fsub float %0, %1
  %4 = tail call spir_func float @_Z6lengthf(float %3) #2
  ret float %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z8distancedd(double, double) #0 {
  %3 = fsub double %0, %1
  %4 = tail call spir_func double @_Z6lengthd(double %3) #2
  ret double %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z8distanceDv2_fS_(<2 x float>, <2 x float>) #0 {
  %3 = fsub <2 x float> %0, %1
  %4 = tail call spir_func float @_Z6lengthDv2_f(<2 x float> %3) #2
  ret float %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z8distanceDv2_dS_(<2 x double>, <2 x double>) #0 {
  %3 = fsub <2 x double> %0, %1
  %4 = tail call spir_func double @_Z6lengthDv2_d(<2 x double> %3) #2
  ret double %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z8distanceDv3_fS_(<3 x float>, <3 x float>) #0 {
  %3 = fsub <3 x float> %0, %1
  %4 = tail call spir_func float @_Z6lengthDv3_f(<3 x float> %3) #2
  ret float %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z8distanceDv3_dS_(<3 x double>, <3 x double>) #0 {
  %3 = fsub <3 x double> %0, %1
  %4 = tail call spir_func double @_Z6lengthDv3_d(<3 x double> %3) #2
  ret double %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z8distanceDv4_fS_(<4 x float>, <4 x float>) #0 {
  %3 = fsub <4 x float> %0, %1
  %4 = tail call spir_func float @_Z6lengthDv4_f(<4 x float> %3) #2
  ret float %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z8distanceDv4_dS_(<4 x double>, <4 x double>) #0 {
  %3 = fsub <4 x double> %0, %1
  %4 = tail call spir_func double @_Z6lengthDv4_d(<4 x double> %3) #2
  ret double %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z3dotff(float, float) #0 {
  %3 = fmul float %0, %1
  ret float %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z3dotDv2_fS_(<2 x float>, <2 x float>) #0 {
  %3 = fmul <2 x float> %0, %1
  %4 = extractelement <2 x float> %3, i64 0
  %5 = extractelement <2 x float> %3, i64 1
  %6 = fadd float %4, %5
  ret float %6
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z3dotDv3_fS_(<3 x float>, <3 x float>) #0 {
  %3 = fmul <3 x float> %0, %1
  %4 = extractelement <3 x float> %3, i64 0
  %5 = extractelement <3 x float> %3, i64 1
  %6 = fadd float %4, %5
  %7 = extractelement <3 x float> %3, i64 2
  %8 = fadd float %7, %6
  ret float %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z3dotDv4_fS_(<4 x float>, <4 x float>) #0 {
  %3 = fmul <4 x float> %0, %1
  %4 = extractelement <4 x float> %3, i64 0
  %5 = extractelement <4 x float> %3, i64 1
  %6 = fadd float %4, %5
  %7 = extractelement <4 x float> %3, i64 2
  %8 = fadd float %7, %6
  %9 = extractelement <4 x float> %3, i64 3
  %10 = fadd float %9, %8
  ret float %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z3dotdd(double, double) #0 {
  %3 = fmul double %0, %1
  ret double %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z3dotDv2_dS_(<2 x double>, <2 x double>) #0 {
  %3 = fmul <2 x double> %0, %1
  %4 = extractelement <2 x double> %3, i64 0
  %5 = extractelement <2 x double> %3, i64 1
  %6 = fadd double %4, %5
  ret double %6
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z3dotDv3_dS_(<3 x double>, <3 x double>) #0 {
  %3 = fmul <3 x double> %0, %1
  %4 = extractelement <3 x double> %3, i64 0
  %5 = extractelement <3 x double> %3, i64 1
  %6 = fadd double %4, %5
  %7 = extractelement <3 x double> %3, i64 2
  %8 = fadd double %7, %6
  ret double %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z3dotDv4_dS_(<4 x double>, <4 x double>) #0 {
  %3 = fmul <4 x double> %0, %1
  %4 = extractelement <4 x double> %3, i64 0
  %5 = extractelement <4 x double> %3, i64 1
  %6 = fadd double %4, %5
  %7 = extractelement <4 x double> %3, i64 2
  %8 = fadd double %7, %6
  %9 = extractelement <4 x double> %3, i64 3
  %10 = fadd double %9, %8
  ret double %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z13fast_distanceff(float, float) #0 {
  %3 = fsub float %0, %1
  %4 = tail call spir_func float @_Z11fast_lengthf(float %3) #2
  ret float %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z13fast_distanceDv2_fS_(<2 x float>, <2 x float>) #0 {
  %3 = fsub <2 x float> %0, %1
  %4 = tail call spir_func float @_Z11fast_lengthDv2_f(<2 x float> %3) #2
  ret float %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z13fast_distanceDv3_fS_(<3 x float>, <3 x float>) #0 {
  %3 = fsub <3 x float> %0, %1
  %4 = tail call spir_func float @_Z11fast_lengthDv3_f(<3 x float> %3) #2
  ret float %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z13fast_distanceDv4_fS_(<4 x float>, <4 x float>) #0 {
  %3 = fsub <4 x float> %0, %1
  %4 = tail call spir_func float @_Z11fast_lengthDv4_f(<4 x float> %3) #2
  ret float %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z11fast_lengthf(float) #0 {
  %2 = tail call spir_func float @_Z4fabsf(float %0) #2
  ret float %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z11fast_lengthDv2_f(<2 x float>) #0 {
  %2 = tail call spir_func float @_Z3dotDv2_fS_(<2 x float> %0, <2 x float> %0) #2
  %3 = tail call spir_func float @_Z9half_sqrtf(float %2) #2
  ret float %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z11fast_lengthDv3_f(<3 x float>) #0 {
  %2 = tail call spir_func float @_Z3dotDv3_fS_(<3 x float> %0, <3 x float> %0) #2
  %3 = tail call spir_func float @_Z9half_sqrtf(float %2) #2
  ret float %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z11fast_lengthDv4_f(<4 x float>) #0 {
  %2 = tail call spir_func float @_Z3dotDv4_fS_(<4 x float> %0, <4 x float> %0) #2
  %3 = tail call spir_func float @_Z9half_sqrtf(float %2) #2
  ret float %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z14fast_normalizef(float) #0 {
  %2 = tail call spir_func float @_Z9normalizef(float %0) #2
  ret float %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x float> @_Z14fast_normalizeDv2_f(<2 x float>) #0 {
  %2 = tail call spir_func float @_Z3dotDv2_fS_(<2 x float> %0, <2 x float> %0) #2
  %3 = fcmp oeq float %2, 0.000000e+00
  br i1 %3, label %9, label %4

; <label>:4                                       ; preds = %1
  %5 = tail call spir_func float @_Z10half_rsqrtf(float %2) #2
  %6 = insertelement <2 x float> undef, float %5, i32 0
  %7 = shufflevector <2 x float> %6, <2 x float> undef, <2 x i32> zeroinitializer
  %8 = fmul <2 x float> %7, %0
  br label %9

; <label>:9                                       ; preds = %4, %1
  %10 = phi <2 x float> [ %8, %4 ], [ %0, %1 ]
  ret <2 x float> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x float> @_Z14fast_normalizeDv3_f(<3 x float>) #0 {
  %2 = tail call spir_func float @_Z3dotDv3_fS_(<3 x float> %0, <3 x float> %0) #2
  %3 = fcmp oeq float %2, 0.000000e+00
  br i1 %3, label %9, label %4

; <label>:4                                       ; preds = %1
  %5 = tail call spir_func float @_Z10half_rsqrtf(float %2) #2
  %6 = insertelement <3 x float> undef, float %5, i32 0
  %7 = shufflevector <3 x float> %6, <3 x float> undef, <3 x i32> zeroinitializer
  %8 = fmul <3 x float> %7, %0
  br label %9

; <label>:9                                       ; preds = %4, %1
  %10 = phi <3 x float> [ %8, %4 ], [ %0, %1 ]
  ret <3 x float> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x float> @_Z14fast_normalizeDv4_f(<4 x float>) #0 {
  %2 = tail call spir_func float @_Z3dotDv4_fS_(<4 x float> %0, <4 x float> %0) #2
  %3 = fcmp oeq float %2, 0.000000e+00
  br i1 %3, label %9, label %4

; <label>:4                                       ; preds = %1
  %5 = tail call spir_func float @_Z10half_rsqrtf(float %2) #2
  %6 = insertelement <4 x float> undef, float %5, i32 0
  %7 = shufflevector <4 x float> %6, <4 x float> undef, <4 x i32> zeroinitializer
  %8 = fmul <4 x float> %7, %0
  br label %9

; <label>:9                                       ; preds = %4, %1
  %10 = phi <4 x float> [ %8, %4 ], [ %0, %1 ]
  ret <4 x float> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z6lengthf(float) #0 {
  %2 = tail call spir_func float @_Z4fabsf(float %0) #2
  ret float %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z6lengthd(double) #0 {
  %2 = tail call spir_func double @_Z4fabsd(double %0) #2
  ret double %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z6lengthDv2_f(<2 x float>) #0 {
  %2 = tail call spir_func float @_Z3dotDv2_fS_(<2 x float> %0, <2 x float> %0) #2
  %3 = fcmp olt float %2, 0x3810000000000000
  br i1 %3, label %4, label %9

; <label>:4                                       ; preds = %1
  %5 = fmul <2 x float> %0, <float 0x4550000000000000, float 0x4550000000000000>
  %6 = tail call spir_func float @_Z3dotDv2_fS_(<2 x float> %5, <2 x float> %5) #2
  %7 = tail call spir_func float @_Z4sqrtf(float %6) #2
  %8 = fmul float %7, 0x3A90000000000000
  br label %18

; <label>:9                                       ; preds = %1
  %10 = fcmp oeq float %2, 0x7FF0000000000000
  br i1 %10, label %11, label %16

; <label>:11                                      ; preds = %9
  %12 = fmul <2 x float> %0, <float 0x3BE0000000000000, float 0x3BE0000000000000>
  %13 = tail call spir_func float @_Z3dotDv2_fS_(<2 x float> %12, <2 x float> %12) #2
  %14 = tail call spir_func float @_Z4sqrtf(float %13) #2
  %15 = fmul float %14, 0x4400000000000000
  br label %18

; <label>:16                                      ; preds = %9
  %17 = tail call spir_func float @_Z4sqrtf(float %2) #2
  br label %18

; <label>:18                                      ; preds = %16, %11, %4
  %19 = phi float [ %8, %4 ], [ %15, %11 ], [ %17, %16 ]
  ret float %19
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z6lengthDv2_d(<2 x double>) #0 {
  %2 = tail call spir_func double @_Z3dotDv2_dS_(<2 x double> %0, <2 x double> %0) #2
  %3 = fcmp olt double %2, 0x10000000000000
  br i1 %3, label %4, label %9

; <label>:4                                       ; preds = %1
  %5 = fmul <2 x double> %0, <double 0x6320000000000000, double 0x6320000000000000>
  %6 = tail call spir_func double @_Z3dotDv2_dS_(<2 x double> %5, <2 x double> %5) #2
  %7 = tail call spir_func double @_Z4sqrtd(double %6) #2
  %8 = fmul double %7, 0x1CC0000000000000
  br label %18

; <label>:9                                       ; preds = %1
  %10 = fcmp oeq double %2, 0x7FF0000000000000
  br i1 %10, label %11, label %16

; <label>:11                                      ; preds = %9
  %12 = fmul <2 x double> %0, <double 0x1FE0000000000000, double 0x1FE0000000000000>
  %13 = tail call spir_func double @_Z3dotDv2_dS_(<2 x double> %12, <2 x double> %12) #2
  %14 = tail call spir_func double @_Z4sqrtd(double %13) #2
  %15 = fmul double %14, 0x6000000000000000
  br label %18

; <label>:16                                      ; preds = %9
  %17 = tail call spir_func double @_Z4sqrtd(double %2) #2
  br label %18

; <label>:18                                      ; preds = %16, %11, %4
  %19 = phi double [ %8, %4 ], [ %15, %11 ], [ %17, %16 ]
  ret double %19
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z6lengthDv3_f(<3 x float>) #0 {
  %2 = tail call spir_func float @_Z3dotDv3_fS_(<3 x float> %0, <3 x float> %0) #2
  %3 = fcmp olt float %2, 0x3810000000000000
  br i1 %3, label %4, label %9

; <label>:4                                       ; preds = %1
  %5 = fmul <3 x float> %0, <float 0x4550000000000000, float 0x4550000000000000, float 0x4550000000000000>
  %6 = tail call spir_func float @_Z3dotDv3_fS_(<3 x float> %5, <3 x float> %5) #2
  %7 = tail call spir_func float @_Z4sqrtf(float %6) #2
  %8 = fmul float %7, 0x3A90000000000000
  br label %18

; <label>:9                                       ; preds = %1
  %10 = fcmp oeq float %2, 0x7FF0000000000000
  br i1 %10, label %11, label %16

; <label>:11                                      ; preds = %9
  %12 = fmul <3 x float> %0, <float 0x3BD0000000000000, float 0x3BD0000000000000, float 0x3BD0000000000000>
  %13 = tail call spir_func float @_Z3dotDv3_fS_(<3 x float> %12, <3 x float> %12) #2
  %14 = tail call spir_func float @_Z4sqrtf(float %13) #2
  %15 = fmul float %14, 0x4410000000000000
  br label %18

; <label>:16                                      ; preds = %9
  %17 = tail call spir_func float @_Z4sqrtf(float %2) #2
  br label %18

; <label>:18                                      ; preds = %16, %11, %4
  %19 = phi float [ %8, %4 ], [ %15, %11 ], [ %17, %16 ]
  ret float %19
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z6lengthDv3_d(<3 x double>) #0 {
  %2 = tail call spir_func double @_Z3dotDv3_dS_(<3 x double> %0, <3 x double> %0) #2
  %3 = fcmp olt double %2, 0x10000000000000
  br i1 %3, label %4, label %9

; <label>:4                                       ; preds = %1
  %5 = fmul <3 x double> %0, <double 0x6320000000000000, double 0x6320000000000000, double 0x6320000000000000>
  %6 = tail call spir_func double @_Z3dotDv3_dS_(<3 x double> %5, <3 x double> %5) #2
  %7 = tail call spir_func double @_Z4sqrtd(double %6) #2
  %8 = fmul double %7, 0x1CC0000000000000
  br label %18

; <label>:9                                       ; preds = %1
  %10 = fcmp oeq double %2, 0x7FF0000000000000
  br i1 %10, label %11, label %16

; <label>:11                                      ; preds = %9
  %12 = fmul <3 x double> %0, <double 0x1FD0000000000000, double 0x1FD0000000000000, double 0x1FD0000000000000>
  %13 = tail call spir_func double @_Z3dotDv3_dS_(<3 x double> %12, <3 x double> %12) #2
  %14 = tail call spir_func double @_Z4sqrtd(double %13) #2
  %15 = fmul double %14, 0x6010000000000000
  br label %18

; <label>:16                                      ; preds = %9
  %17 = tail call spir_func double @_Z4sqrtd(double %2) #2
  br label %18

; <label>:18                                      ; preds = %16, %11, %4
  %19 = phi double [ %8, %4 ], [ %15, %11 ], [ %17, %16 ]
  ret double %19
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z6lengthDv4_f(<4 x float>) #0 {
  %2 = tail call spir_func float @_Z3dotDv4_fS_(<4 x float> %0, <4 x float> %0) #2
  %3 = fcmp olt float %2, 0x3810000000000000
  br i1 %3, label %4, label %9

; <label>:4                                       ; preds = %1
  %5 = fmul <4 x float> %0, <float 0x4550000000000000, float 0x4550000000000000, float 0x4550000000000000, float 0x4550000000000000>
  %6 = tail call spir_func float @_Z3dotDv4_fS_(<4 x float> %5, <4 x float> %5) #2
  %7 = tail call spir_func float @_Z4sqrtf(float %6) #2
  %8 = fmul float %7, 0x3A90000000000000
  br label %18

; <label>:9                                       ; preds = %1
  %10 = fcmp oeq float %2, 0x7FF0000000000000
  br i1 %10, label %11, label %16

; <label>:11                                      ; preds = %9
  %12 = fmul <4 x float> %0, <float 0x3BD0000000000000, float 0x3BD0000000000000, float 0x3BD0000000000000, float 0x3BD0000000000000>
  %13 = tail call spir_func float @_Z3dotDv4_fS_(<4 x float> %12, <4 x float> %12) #2
  %14 = tail call spir_func float @_Z4sqrtf(float %13) #2
  %15 = fmul float %14, 0x4410000000000000
  br label %18

; <label>:16                                      ; preds = %9
  %17 = tail call spir_func float @_Z4sqrtf(float %2) #2
  br label %18

; <label>:18                                      ; preds = %16, %11, %4
  %19 = phi float [ %8, %4 ], [ %15, %11 ], [ %17, %16 ]
  ret float %19
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z6lengthDv4_d(<4 x double>) #0 {
  %2 = tail call spir_func double @_Z3dotDv4_dS_(<4 x double> %0, <4 x double> %0) #2
  %3 = fcmp olt double %2, 0x10000000000000
  br i1 %3, label %4, label %9

; <label>:4                                       ; preds = %1
  %5 = fmul <4 x double> %0, <double 0x6320000000000000, double 0x6320000000000000, double 0x6320000000000000, double 0x6320000000000000>
  %6 = tail call spir_func double @_Z3dotDv4_dS_(<4 x double> %5, <4 x double> %5) #2
  %7 = tail call spir_func double @_Z4sqrtd(double %6) #2
  %8 = fmul double %7, 0x1CC0000000000000
  br label %18

; <label>:9                                       ; preds = %1
  %10 = fcmp oeq double %2, 0x7FF0000000000000
  br i1 %10, label %11, label %16

; <label>:11                                      ; preds = %9
  %12 = fmul <4 x double> %0, <double 0x1FD0000000000000, double 0x1FD0000000000000, double 0x1FD0000000000000, double 0x1FD0000000000000>
  %13 = tail call spir_func double @_Z3dotDv4_dS_(<4 x double> %12, <4 x double> %12) #2
  %14 = tail call spir_func double @_Z4sqrtd(double %13) #2
  %15 = fmul double %14, 0x6010000000000000
  br label %18

; <label>:16                                      ; preds = %9
  %17 = tail call spir_func double @_Z4sqrtd(double %2) #2
  br label %18

; <label>:18                                      ; preds = %16, %11, %4
  %19 = phi double [ %8, %4 ], [ %15, %11 ], [ %17, %16 ]
  ret double %19
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z3mixfff(float, float, float) #0 {
  %4 = fsub float %1, %0
  %5 = tail call spir_func float @_Z3fmafff(float %2, float %4, float %0) #2
  ret float %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z3mixddd(double, double, double) #0 {
  %4 = fsub double %1, %0
  %5 = tail call spir_func double @_Z3fmaddd(double %2, double %4, double %0) #2
  ret double %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z9normalizef(float) #0 {
  %2 = tail call spir_func float @_Z4signf(float %0) #2
  ret float %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z9normalized(double) #0 {
  %2 = tail call spir_func double @_Z4signd(double %0) #2
  ret double %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x float> @_Z9normalizeDv2_f(<2 x float>) #0 {
  %2 = fcmp oeq <2 x float> %0, zeroinitializer
  %3 = sext <2 x i1> %2 to <2 x i32>
  %4 = tail call spir_func i32 @_Z3allDv2_i(<2 x i32> %3) #2
  %5 = icmp eq i32 %4, 0
  br i1 %5, label %6, label %30

; <label>:6                                       ; preds = %1
  %7 = tail call spir_func float @_Z3dotDv2_fS_(<2 x float> %0, <2 x float> %0) #2
  %8 = fcmp olt float %7, 0x3810000000000000
  br i1 %8, label %9, label %12

; <label>:9                                       ; preds = %6
  %10 = fmul <2 x float> %0, <float 0x4550000000000000, float 0x4550000000000000>
  %11 = tail call spir_func float @_Z3dotDv2_fS_(<2 x float> %10, <2 x float> %10) #2
  br label %23

; <label>:12                                      ; preds = %6
  %13 = fcmp oeq float %7, 0x7FF0000000000000
  br i1 %13, label %14, label %23

; <label>:14                                      ; preds = %12
  %15 = fmul <2 x float> %0, <float 0x3BE0000000000000, float 0x3BE0000000000000>
  %16 = tail call spir_func float @_Z3dotDv2_fS_(<2 x float> %15, <2 x float> %15) #2
  %17 = fcmp oeq float %16, 0x7FF0000000000000
  br i1 %17, label %18, label %23

; <label>:18                                      ; preds = %14
  %19 = tail call spir_func <2 x i32> @_Z5isinfDv2_f(<2 x float> %15) #2
  %20 = tail call spir_func <2 x float> @_Z6selectDv2_fS_Dv2_i(<2 x float> zeroinitializer, <2 x float> <float 1.000000e+00, float 1.000000e+00>, <2 x i32> %19) #2
  %21 = tail call spir_func <2 x float> @_Z8copysignDv2_fS_(<2 x float> %20, <2 x float> %15) #2
  %22 = tail call spir_func float @_Z3dotDv2_fS_(<2 x float> %21, <2 x float> %21) #2
  br label %23

; <label>:23                                      ; preds = %18, %14, %12, %9
  %24 = phi float [ %11, %9 ], [ %22, %18 ], [ %16, %14 ], [ %7, %12 ]
  %25 = phi <2 x float> [ %10, %9 ], [ %21, %18 ], [ %15, %14 ], [ %0, %12 ]
  %26 = tail call spir_func float @_Z5rsqrtf(float %24) #2
  %27 = insertelement <2 x float> undef, float %26, i32 0
  %28 = shufflevector <2 x float> %27, <2 x float> undef, <2 x i32> zeroinitializer
  %29 = fmul <2 x float> %25, %28
  br label %30

; <label>:30                                      ; preds = %23, %1
  %31 = phi <2 x float> [ %29, %23 ], [ %0, %1 ]
  ret <2 x float> %31
}

; Function Attrs: nounwind readnone
declare spir_func <2 x float> @_Z6selectDv2_fS_Dv2_i(<2 x float>, <2 x float>, <2 x i32>) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x double> @_Z9normalizeDv2_d(<2 x double>) #0 {
  %2 = fcmp oeq <2 x double> %0, zeroinitializer
  %3 = sext <2 x i1> %2 to <2 x i64>
  %4 = tail call spir_func i32 @_Z3allDv2_l(<2 x i64> %3) #2
  %5 = icmp eq i32 %4, 0
  br i1 %5, label %6, label %30

; <label>:6                                       ; preds = %1
  %7 = tail call spir_func double @_Z3dotDv2_dS_(<2 x double> %0, <2 x double> %0) #2
  %8 = fcmp olt double %7, 0x10000000000000
  br i1 %8, label %9, label %12

; <label>:9                                       ; preds = %6
  %10 = fmul <2 x double> %0, <double 0x6320000000000000, double 0x6320000000000000>
  %11 = tail call spir_func double @_Z3dotDv2_dS_(<2 x double> %10, <2 x double> %10) #2
  br label %23

; <label>:12                                      ; preds = %6
  %13 = fcmp oeq double %7, 0x7FF0000000000000
  br i1 %13, label %14, label %23

; <label>:14                                      ; preds = %12
  %15 = fmul <2 x double> %0, <double 0x1FE0000000000000, double 0x1FE0000000000000>
  %16 = tail call spir_func double @_Z3dotDv2_dS_(<2 x double> %15, <2 x double> %15) #2
  %17 = fcmp oeq double %16, 0x7FF0000000000000
  br i1 %17, label %18, label %23

; <label>:18                                      ; preds = %14
  %19 = tail call spir_func <2 x i64> @_Z5isinfDv2_d(<2 x double> %15) #2
  %20 = tail call spir_func <2 x double> @_Z6selectDv2_dS_Dv2_l(<2 x double> zeroinitializer, <2 x double> <double 1.000000e+00, double 1.000000e+00>, <2 x i64> %19) #2
  %21 = tail call spir_func <2 x double> @_Z8copysignDv2_dS_(<2 x double> %20, <2 x double> %15) #2
  %22 = tail call spir_func double @_Z3dotDv2_dS_(<2 x double> %21, <2 x double> %21) #2
  br label %23

; <label>:23                                      ; preds = %18, %14, %12, %9
  %24 = phi double [ %11, %9 ], [ %22, %18 ], [ %16, %14 ], [ %7, %12 ]
  %25 = phi <2 x double> [ %10, %9 ], [ %21, %18 ], [ %15, %14 ], [ %0, %12 ]
  %26 = tail call spir_func double @_Z5rsqrtd(double %24) #2
  %27 = insertelement <2 x double> undef, double %26, i32 0
  %28 = shufflevector <2 x double> %27, <2 x double> undef, <2 x i32> zeroinitializer
  %29 = fmul <2 x double> %25, %28
  br label %30

; <label>:30                                      ; preds = %23, %1
  %31 = phi <2 x double> [ %29, %23 ], [ %0, %1 ]
  ret <2 x double> %31
}

; Function Attrs: nounwind readnone
declare spir_func <2 x double> @_Z6selectDv2_dS_Dv2_l(<2 x double>, <2 x double>, <2 x i64>) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x float> @_Z9normalizeDv3_f(<3 x float>) #0 {
  %2 = shufflevector <3 x float> %0, <3 x float> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 undef>
  %3 = fcmp oeq <3 x float> %0, zeroinitializer
  %4 = sext <3 x i1> %3 to <3 x i32>
  %5 = tail call spir_func i32 @_Z3allDv3_i(<3 x i32> %4) #2
  %6 = icmp eq i32 %5, 0
  br i1 %6, label %7, label %35

; <label>:7                                       ; preds = %1
  %8 = tail call spir_func float @_Z3dotDv3_fS_(<3 x float> %0, <3 x float> %0) #2
  %9 = fcmp olt float %8, 0x3810000000000000
  br i1 %9, label %10, label %14

; <label>:10                                      ; preds = %7
  %11 = fmul <3 x float> %0, <float 0x4550000000000000, float 0x4550000000000000, float 0x4550000000000000>
  %12 = shufflevector <3 x float> %11, <3 x float> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 undef>
  %13 = tail call spir_func float @_Z3dotDv3_fS_(<3 x float> %11, <3 x float> %11) #2
  br label %27

; <label>:14                                      ; preds = %7
  %15 = fcmp oeq float %8, 0x7FF0000000000000
  br i1 %15, label %16, label %27

; <label>:16                                      ; preds = %14
  %17 = fmul <3 x float> %0, <float 0x3BD0000000000000, float 0x3BD0000000000000, float 0x3BD0000000000000>
  %18 = shufflevector <3 x float> %17, <3 x float> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 undef>
  %19 = tail call spir_func float @_Z3dotDv3_fS_(<3 x float> %17, <3 x float> %17) #2
  %20 = fcmp oeq float %19, 0x7FF0000000000000
  br i1 %20, label %21, label %27

; <label>:21                                      ; preds = %16
  %22 = tail call spir_func <3 x i32> @_Z5isinfDv3_f(<3 x float> %17) #2
  %23 = tail call spir_func <3 x float> @_Z6selectDv3_fS_Dv3_i(<3 x float> zeroinitializer, <3 x float> <float 1.000000e+00, float 1.000000e+00, float 1.000000e+00>, <3 x i32> %22) #2
  %24 = tail call spir_func <3 x float> @_Z8copysignDv3_fS_(<3 x float> %23, <3 x float> %17) #2
  %25 = shufflevector <3 x float> %24, <3 x float> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 undef>
  %26 = tail call spir_func float @_Z3dotDv3_fS_(<3 x float> %24, <3 x float> %24) #2
  br label %27

; <label>:27                                      ; preds = %21, %16, %14, %10
  %28 = phi <4 x float> [ %12, %10 ], [ %25, %21 ], [ %18, %16 ], [ %2, %14 ]
  %29 = phi float [ %13, %10 ], [ %26, %21 ], [ %19, %16 ], [ %8, %14 ]
  %30 = shufflevector <4 x float> %28, <4 x float> undef, <3 x i32> <i32 0, i32 1, i32 2>
  %31 = tail call spir_func float @_Z5rsqrtf(float %29) #2
  %32 = insertelement <3 x float> undef, float %31, i32 0
  %33 = shufflevector <3 x float> %32, <3 x float> undef, <3 x i32> zeroinitializer
  %34 = fmul <3 x float> %30, %33
  br label %35

; <label>:35                                      ; preds = %27, %1
  %36 = phi <3 x float> [ %34, %27 ], [ %0, %1 ]
  ret <3 x float> %36
}

; Function Attrs: nounwind readnone
declare spir_func <3 x float> @_Z6selectDv3_fS_Dv3_i(<3 x float>, <3 x float>, <3 x i32>) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x double> @_Z9normalizeDv3_d(<3 x double>) #0 {
  %2 = shufflevector <3 x double> %0, <3 x double> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 undef>
  %3 = fcmp oeq <3 x double> %0, zeroinitializer
  %4 = sext <3 x i1> %3 to <3 x i64>
  %5 = tail call spir_func i32 @_Z3allDv3_l(<3 x i64> %4) #2
  %6 = icmp eq i32 %5, 0
  br i1 %6, label %7, label %35

; <label>:7                                       ; preds = %1
  %8 = tail call spir_func double @_Z3dotDv3_dS_(<3 x double> %0, <3 x double> %0) #2
  %9 = fcmp olt double %8, 0x10000000000000
  br i1 %9, label %10, label %14

; <label>:10                                      ; preds = %7
  %11 = fmul <3 x double> %0, <double 0x6320000000000000, double 0x6320000000000000, double 0x6320000000000000>
  %12 = shufflevector <3 x double> %11, <3 x double> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 undef>
  %13 = tail call spir_func double @_Z3dotDv3_dS_(<3 x double> %11, <3 x double> %11) #2
  br label %27

; <label>:14                                      ; preds = %7
  %15 = fcmp oeq double %8, 0x7FF0000000000000
  br i1 %15, label %16, label %27

; <label>:16                                      ; preds = %14
  %17 = fmul <3 x double> %0, <double 0x1FD0000000000000, double 0x1FD0000000000000, double 0x1FD0000000000000>
  %18 = shufflevector <3 x double> %17, <3 x double> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 undef>
  %19 = tail call spir_func double @_Z3dotDv3_dS_(<3 x double> %17, <3 x double> %17) #2
  %20 = fcmp oeq double %19, 0x7FF0000000000000
  br i1 %20, label %21, label %27

; <label>:21                                      ; preds = %16
  %22 = tail call spir_func <3 x i64> @_Z5isinfDv3_d(<3 x double> %17) #2
  %23 = tail call spir_func <3 x double> @_Z6selectDv3_dS_Dv3_l(<3 x double> zeroinitializer, <3 x double> <double 1.000000e+00, double 1.000000e+00, double 1.000000e+00>, <3 x i64> %22) #2
  %24 = tail call spir_func <3 x double> @_Z8copysignDv3_dS_(<3 x double> %23, <3 x double> %17) #2
  %25 = shufflevector <3 x double> %24, <3 x double> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 undef>
  %26 = tail call spir_func double @_Z3dotDv3_dS_(<3 x double> %24, <3 x double> %24) #2
  br label %27

; <label>:27                                      ; preds = %21, %16, %14, %10
  %28 = phi <4 x double> [ %12, %10 ], [ %25, %21 ], [ %18, %16 ], [ %2, %14 ]
  %29 = phi double [ %13, %10 ], [ %26, %21 ], [ %19, %16 ], [ %8, %14 ]
  %30 = shufflevector <4 x double> %28, <4 x double> undef, <3 x i32> <i32 0, i32 1, i32 2>
  %31 = tail call spir_func double @_Z5rsqrtd(double %29) #2
  %32 = insertelement <3 x double> undef, double %31, i32 0
  %33 = shufflevector <3 x double> %32, <3 x double> undef, <3 x i32> zeroinitializer
  %34 = fmul <3 x double> %30, %33
  br label %35

; <label>:35                                      ; preds = %27, %1
  %36 = phi <3 x double> [ %34, %27 ], [ %0, %1 ]
  ret <3 x double> %36
}

; Function Attrs: nounwind readnone
declare spir_func <3 x double> @_Z6selectDv3_dS_Dv3_l(<3 x double>, <3 x double>, <3 x i64>) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x float> @_Z9normalizeDv4_f(<4 x float>) #0 {
  %2 = fcmp oeq <4 x float> %0, zeroinitializer
  %3 = sext <4 x i1> %2 to <4 x i32>
  %4 = tail call spir_func i32 @_Z3allDv4_i(<4 x i32> %3) #2
  %5 = icmp eq i32 %4, 0
  br i1 %5, label %6, label %30

; <label>:6                                       ; preds = %1
  %7 = tail call spir_func float @_Z3dotDv4_fS_(<4 x float> %0, <4 x float> %0) #2
  %8 = fcmp olt float %7, 0x3810000000000000
  br i1 %8, label %9, label %12

; <label>:9                                       ; preds = %6
  %10 = fmul <4 x float> %0, <float 0x4550000000000000, float 0x4550000000000000, float 0x4550000000000000, float 0x4550000000000000>
  %11 = tail call spir_func float @_Z3dotDv4_fS_(<4 x float> %10, <4 x float> %10) #2
  br label %23

; <label>:12                                      ; preds = %6
  %13 = fcmp oeq float %7, 0x7FF0000000000000
  br i1 %13, label %14, label %23

; <label>:14                                      ; preds = %12
  %15 = fmul <4 x float> %0, <float 0x3BD0000000000000, float 0x3BD0000000000000, float 0x3BD0000000000000, float 0x3BD0000000000000>
  %16 = tail call spir_func float @_Z3dotDv4_fS_(<4 x float> %15, <4 x float> %15) #2
  %17 = fcmp oeq float %16, 0x7FF0000000000000
  br i1 %17, label %18, label %23

; <label>:18                                      ; preds = %14
  %19 = tail call spir_func <4 x i32> @_Z5isinfDv4_f(<4 x float> %15) #2
  %20 = tail call spir_func <4 x float> @_Z6selectDv4_fS_Dv4_i(<4 x float> zeroinitializer, <4 x float> <float 1.000000e+00, float 1.000000e+00, float 1.000000e+00, float 1.000000e+00>, <4 x i32> %19) #2
  %21 = tail call spir_func <4 x float> @_Z8copysignDv4_fS_(<4 x float> %20, <4 x float> %15) #2
  %22 = tail call spir_func float @_Z3dotDv4_fS_(<4 x float> %21, <4 x float> %21) #2
  br label %23

; <label>:23                                      ; preds = %18, %14, %12, %9
  %24 = phi float [ %11, %9 ], [ %22, %18 ], [ %16, %14 ], [ %7, %12 ]
  %25 = phi <4 x float> [ %10, %9 ], [ %21, %18 ], [ %15, %14 ], [ %0, %12 ]
  %26 = tail call spir_func float @_Z5rsqrtf(float %24) #2
  %27 = insertelement <4 x float> undef, float %26, i32 0
  %28 = shufflevector <4 x float> %27, <4 x float> undef, <4 x i32> zeroinitializer
  %29 = fmul <4 x float> %25, %28
  br label %30

; <label>:30                                      ; preds = %23, %1
  %31 = phi <4 x float> [ %29, %23 ], [ %0, %1 ]
  ret <4 x float> %31
}

; Function Attrs: nounwind readnone
declare spir_func <4 x float> @_Z6selectDv4_fS_Dv4_i(<4 x float>, <4 x float>, <4 x i32>) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x double> @_Z9normalizeDv4_d(<4 x double>) #0 {
  %2 = fcmp oeq <4 x double> %0, zeroinitializer
  %3 = sext <4 x i1> %2 to <4 x i64>
  %4 = tail call spir_func i32 @_Z3allDv4_l(<4 x i64> %3) #2
  %5 = icmp eq i32 %4, 0
  br i1 %5, label %6, label %30

; <label>:6                                       ; preds = %1
  %7 = tail call spir_func double @_Z3dotDv4_dS_(<4 x double> %0, <4 x double> %0) #2
  %8 = fcmp olt double %7, 0x10000000000000
  br i1 %8, label %9, label %12

; <label>:9                                       ; preds = %6
  %10 = fmul <4 x double> %0, <double 0x6320000000000000, double 0x6320000000000000, double 0x6320000000000000, double 0x6320000000000000>
  %11 = tail call spir_func double @_Z3dotDv4_dS_(<4 x double> %10, <4 x double> %10) #2
  br label %23

; <label>:12                                      ; preds = %6
  %13 = fcmp oeq double %7, 0x7FF0000000000000
  br i1 %13, label %14, label %23

; <label>:14                                      ; preds = %12
  %15 = fmul <4 x double> %0, <double 0x1FD0000000000000, double 0x1FD0000000000000, double 0x1FD0000000000000, double 0x1FD0000000000000>
  %16 = tail call spir_func double @_Z3dotDv4_dS_(<4 x double> %15, <4 x double> %15) #2
  %17 = fcmp oeq double %16, 0x7FF0000000000000
  br i1 %17, label %18, label %23

; <label>:18                                      ; preds = %14
  %19 = tail call spir_func <4 x i64> @_Z5isinfDv4_d(<4 x double> %15) #2
  %20 = tail call spir_func <4 x double> @_Z6selectDv4_dS_Dv4_l(<4 x double> zeroinitializer, <4 x double> <double 1.000000e+00, double 1.000000e+00, double 1.000000e+00, double 1.000000e+00>, <4 x i64> %19) #2
  %21 = tail call spir_func <4 x double> @_Z8copysignDv4_dS_(<4 x double> %20, <4 x double> %15) #2
  %22 = tail call spir_func double @_Z3dotDv4_dS_(<4 x double> %21, <4 x double> %21) #2
  br label %23

; <label>:23                                      ; preds = %18, %14, %12, %9
  %24 = phi double [ %11, %9 ], [ %22, %18 ], [ %16, %14 ], [ %7, %12 ]
  %25 = phi <4 x double> [ %10, %9 ], [ %21, %18 ], [ %15, %14 ], [ %0, %12 ]
  %26 = tail call spir_func double @_Z5rsqrtd(double %24) #2
  %27 = insertelement <4 x double> undef, double %26, i32 0
  %28 = shufflevector <4 x double> %27, <4 x double> undef, <4 x i32> zeroinitializer
  %29 = fmul <4 x double> %25, %28
  br label %30

; <label>:30                                      ; preds = %23, %1
  %31 = phi <4 x double> [ %29, %23 ], [ %0, %1 ]
  ret <4 x double> %31
}

; Function Attrs: nounwind readnone
declare spir_func <4 x double> @_Z6selectDv4_dS_Dv4_l(<4 x double>, <4 x double>, <4 x i64>) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z4signf(float) #0 {
  %2 = fcmp oeq float %0, 0.000000e+00
  %3 = zext i1 %2 to i32
  %4 = tail call spir_func i32 @_Z5isnanf(float %0) #2
  %5 = or i32 %4, %3
  %6 = icmp ne i32 %5, 0
  %7 = select i1 %6, float 0.000000e+00, float 1.000000e+00
  %8 = tail call spir_func float @_Z8copysignff(float %7, float %0) #2
  ret float %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z4signd(double) #0 {
  %2 = fcmp oeq double %0, 0.000000e+00
  %3 = zext i1 %2 to i32
  %4 = tail call spir_func i32 @_Z5isnand(double %0) #2
  %5 = or i32 %4, %3
  %6 = icmp ne i32 %5, 0
  %7 = select i1 %6, double 0.000000e+00, double 1.000000e+00
  %8 = tail call spir_func double @_Z8copysigndd(double %7, double %0) #2
  ret double %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z4stepff(float, float) #0 {
  %3 = fcmp olt float %1, %0
  %4 = select i1 %3, float 0.000000e+00, float 1.000000e+00
  ret float %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z4stepdd(double, double) #0 {
  %3 = fcmp olt double %1, %0
  %4 = select i1 %3, double 0.000000e+00, double 1.000000e+00
  ret double %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z10smoothstepfff(float, float, float) #0 {
  %4 = fsub float %2, %0
  %5 = fsub float %1, %0
  %6 = fdiv float %4, %5
  %7 = tail call spir_func float @_Z5clampfff(float %6, float 0.000000e+00, float 1.000000e+00) #2
  %8 = fmul float %7, %7
  %9 = tail call float @llvm.fmuladd.f32(float -2.000000e+00, float %7, float 3.000000e+00)
  %10 = fmul float %8, %9
  ret float %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z10smoothstepddd(double, double, double) #0 {
  %4 = fsub double %2, %0
  %5 = fsub double %1, %0
  %6 = fdiv double %4, %5
  %7 = tail call spir_func double @_Z5clampddd(double %6, double 0.000000e+00, double 1.000000e+00) #2
  %8 = fmul double %7, %7
  %9 = tail call double @llvm.fmuladd.f64(double -2.000000e+00, double %7, double 3.000000e+00)
  %10 = fmul double %8, %9
  ret double %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i8 @_Z3absc(i8 signext) #0 {
  %2 = sext i8 %0 to i32
  %3 = ashr i32 %2, 7
  %4 = add nsw i32 %3, %2
  %5 = xor i32 %4, %3
  %6 = trunc i32 %5 to i8
  ret i8 %6
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i8 @_Z3absh(i8 zeroext) #0 {
  ret i8 %0
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i16 @_Z3abss(i16 signext) #0 {
  %2 = sext i16 %0 to i32
  %3 = ashr i32 %2, 15
  %4 = add nsw i32 %3, %2
  %5 = xor i32 %4, %3
  %6 = trunc i32 %5 to i16
  ret i16 %6
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i16 @_Z3abst(i16 zeroext) #0 {
  ret i16 %0
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3absi(i32) #0 {
  %2 = ashr i32 %0, 31
  %3 = add nsw i32 %2, %0
  %4 = xor i32 %3, %2
  ret i32 %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3absj(i32) #0 {
  ret i32 %0
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @_Z3absl(i64) #0 {
  %2 = ashr i64 %0, 63
  %3 = add nsw i64 %2, %0
  %4 = xor i64 %3, %2
  ret i64 %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @_Z3absm(i64) #0 {
  ret i64 %0
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i8 @_Z8abs_diffcc(i8 signext, i8 signext) #0 {
  %3 = sext i8 %0 to i32
  %4 = sext i8 %1 to i32
  %5 = tail call spir_func i32 @_Z3maxii(i32 %3, i32 %4) #2
  %6 = tail call spir_func i32 @_Z3minii(i32 %3, i32 %4) #2
  %7 = sub nsw i32 %5, %6
  %8 = trunc i32 %7 to i8
  ret i8 %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i8 @_Z8abs_diffhh(i8 zeroext, i8 zeroext) #0 {
  %3 = zext i8 %0 to i32
  %4 = zext i8 %1 to i32
  %5 = tail call spir_func i32 @_Z3maxjj(i32 %3, i32 %4) #2
  %6 = tail call spir_func i32 @_Z3minjj(i32 %3, i32 %4) #2
  %7 = sub i32 %5, %6
  %8 = trunc i32 %7 to i8
  ret i8 %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i16 @_Z8abs_diffss(i16 signext, i16 signext) #0 {
  %3 = sext i16 %0 to i32
  %4 = sext i16 %1 to i32
  %5 = tail call spir_func i32 @_Z3maxii(i32 %3, i32 %4) #2
  %6 = tail call spir_func i32 @_Z3minii(i32 %3, i32 %4) #2
  %7 = sub nsw i32 %5, %6
  %8 = trunc i32 %7 to i16
  ret i16 %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i16 @_Z8abs_difftt(i16 zeroext, i16 zeroext) #0 {
  %3 = zext i16 %0 to i32
  %4 = zext i16 %1 to i32
  %5 = tail call spir_func i32 @_Z3maxjj(i32 %3, i32 %4) #2
  %6 = tail call spir_func i32 @_Z3minjj(i32 %3, i32 %4) #2
  %7 = sub i32 %5, %6
  %8 = trunc i32 %7 to i16
  ret i16 %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z8abs_diffii(i32, i32) #0 {
  %3 = tail call spir_func i32 @_Z3maxii(i32 %0, i32 %1) #2
  %4 = tail call spir_func i32 @_Z3minii(i32 %0, i32 %1) #2
  %5 = sub nsw i32 %3, %4
  ret i32 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z8abs_diffjj(i32, i32) #0 {
  %3 = tail call spir_func i32 @_Z3maxjj(i32 %0, i32 %1) #2
  %4 = tail call spir_func i32 @_Z3minjj(i32 %0, i32 %1) #2
  %5 = sub i32 %3, %4
  ret i32 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @_Z8abs_diffll(i64, i64) #0 {
  %3 = sub nsw i64 %0, %1
  %4 = sub nsw i64 %1, %0
  %5 = icmp sgt i64 %0, %1
  %6 = select i1 %5, i64 %3, i64 %4
  ret i64 %6
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @_Z8abs_diffmm(i64, i64) #0 {
  %3 = sub i64 %0, %1
  %4 = sub i64 %1, %0
  %5 = icmp ugt i64 %0, %1
  %6 = select i1 %5, i64 %3, i64 %4
  ret i64 %6
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i8 @_Z7add_satcc(i8 signext, i8 signext) #0 {
  %3 = sext i8 %0 to i32
  %4 = sext i8 %1 to i32
  %5 = add nsw i32 %4, %3
  %6 = tail call spir_func i32 @_Z3minii(i32 127, i32 %5) #2
  %7 = tail call spir_func i32 @_Z3maxii(i32 -128, i32 %6) #2
  %8 = trunc i32 %7 to i8
  ret i8 %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i8 @_Z7add_sathh(i8 zeroext, i8 zeroext) #0 {
  %3 = zext i8 %0 to i32
  %4 = zext i8 %1 to i32
  %5 = add nuw nsw i32 %4, %3
  %6 = tail call spir_func i32 @_Z3minjj(i32 255, i32 %5) #2
  %7 = trunc i32 %6 to i8
  ret i8 %7
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i16 @_Z7add_satss(i16 signext, i16 signext) #0 {
  %3 = sext i16 %0 to i32
  %4 = sext i16 %1 to i32
  %5 = add nsw i32 %4, %3
  %6 = tail call spir_func i32 @_Z3minii(i32 32767, i32 %5) #2
  %7 = tail call spir_func i32 @_Z3maxii(i32 -32768, i32 %6) #2
  %8 = trunc i32 %7 to i16
  ret i16 %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i16 @_Z7add_sattt(i16 zeroext, i16 zeroext) #0 {
  %3 = zext i16 %0 to i32
  %4 = zext i16 %1 to i32
  %5 = add nuw nsw i32 %4, %3
  %6 = tail call spir_func i32 @_Z3minjj(i32 65535, i32 %5) #2
  %7 = trunc i32 %6 to i16
  ret i16 %7
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z7add_satii(i32, i32) #0 {
  %3 = add nsw i32 %1, %0
  %4 = icmp slt i32 %1, 1
  %5 = sub nsw i32 -2147483648, %1
  %6 = icmp sgt i32 %5, %0
  %7 = and i1 %4, %6
  %8 = select i1 %7, i32 -2147483648, i32 %3
  %9 = icmp sgt i32 %1, 0
  %10 = sub nsw i32 2147483647, %1
  %11 = icmp slt i32 %10, %0
  %12 = and i1 %9, %11
  %13 = select i1 %12, i32 2147483647, i32 %8
  ret i32 %13
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z7add_satjj(i32, i32) #0 {
  %3 = add i32 %1, %0
  %4 = xor i32 %1, -1
  %5 = icmp ult i32 %4, %0
  %6 = select i1 %5, i32 -1, i32 %3
  ret i32 %6
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @_Z7add_satll(i64, i64) #0 {
  %3 = add nsw i64 %1, %0
  %4 = icmp slt i64 %1, 1
  %5 = sub nsw i64 -9223372036854775808, %1
  %6 = icmp sgt i64 %5, %0
  %7 = and i1 %4, %6
  %8 = select i1 %7, i64 -9223372036854775808, i64 %3
  %9 = icmp sgt i64 %1, 0
  %10 = sub nsw i64 9223372036854775807, %1
  %11 = icmp slt i64 %10, %0
  %12 = and i1 %9, %11
  %13 = select i1 %12, i64 9223372036854775807, i64 %8
  ret i64 %13
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @_Z7add_satmm(i64, i64) #0 {
  %3 = add i64 %1, %0
  %4 = xor i64 %1, -1
  %5 = icmp ult i64 %4, %0
  %6 = select i1 %5, i64 -1, i64 %3
  ret i64 %6
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3clzj(i32) #0 {
  %2 = tail call spir_func i32 @2(i32 %0)
  ret i32 %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3clzi(i32) #0 {
  %2 = tail call spir_func i32 @2(i32 %0)
  ret i32 %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i8 @_Z3clzc(i8 signext) #0 {
  %2 = zext i8 %0 to i32
  %3 = tail call spir_func i32 @2(i32 %2)
  %4 = add i32 %3, 232
  %5 = trunc i32 %4 to i8
  ret i8 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i8 @_Z3clzh(i8 zeroext) #0 {
  %2 = zext i8 %0 to i32
  %3 = tail call spir_func i32 @2(i32 %2)
  %4 = add i32 %3, 232
  %5 = trunc i32 %4 to i8
  ret i8 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i16 @_Z3clzs(i16 signext) #0 {
  %2 = zext i16 %0 to i32
  %3 = tail call spir_func i32 @2(i32 %2)
  %4 = add i32 %3, 65520
  %5 = trunc i32 %4 to i16
  ret i16 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i16 @_Z3clzt(i16 zeroext) #0 {
  %2 = zext i16 %0 to i32
  %3 = tail call spir_func i32 @2(i32 %2)
  %4 = add i32 %3, 65520
  %5 = trunc i32 %4 to i16
  ret i16 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @_Z3clzm(i64) #0 {
  %2 = tail call spir_func i64 @3(i64 %0)
  ret i64 %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @_Z3clzl(i64) #0 {
  %2 = tail call spir_func i64 @3(i64 %0)
  ret i64 %2
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__hsail_firstbit_u32(i32) #1

; Function Attrs: alwaysinline nounwind readnone
define internal spir_func i32 @2(i32) #0 {
  %2 = tail call spir_func i32 @__hsail_firstbit_u32(i32 %0) #2
  %3 = icmp eq i32 %0, 0
  %4 = select i1 %3, i32 32, i32 %2
  ret i32 %4
}

; Function Attrs: alwaysinline nounwind readnone
define internal spir_func i64 @3(i64) #0 {
  %2 = trunc i64 %0 to i32
  %3 = lshr i64 %0, 32
  %4 = trunc i64 %3 to i32
  %5 = tail call spir_func i32 @__hsail_firstbit_u32(i32 %2) #2
  %6 = tail call spir_func i32 @__hsail_firstbit_u32(i32 %4) #2
  %7 = icmp eq i32 %2, 0
  %8 = add i32 %5, 32
  %9 = select i1 %7, i32 64, i32 %8
  %10 = icmp eq i32 %4, 0
  %11 = select i1 %10, i32 %9, i32 %6
  %12 = zext i32 %11 to i64
  ret i64 %12
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i8 @_Z4haddcc(i8 signext, i8 signext) #0 {
  %3 = sext i8 %0 to i32
  %4 = sext i8 %1 to i32
  %5 = add nsw i32 %4, %3
  %6 = lshr i32 %5, 1
  %7 = trunc i32 %6 to i8
  ret i8 %7
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i8 @_Z4haddhh(i8 zeroext, i8 zeroext) #0 {
  %3 = zext i8 %0 to i32
  %4 = zext i8 %1 to i32
  %5 = add nuw nsw i32 %4, %3
  %6 = lshr i32 %5, 1
  %7 = trunc i32 %6 to i8
  ret i8 %7
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i16 @_Z4haddss(i16 signext, i16 signext) #0 {
  %3 = sext i16 %0 to i32
  %4 = sext i16 %1 to i32
  %5 = add nsw i32 %4, %3
  %6 = lshr i32 %5, 1
  %7 = trunc i32 %6 to i16
  ret i16 %7
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i16 @_Z4haddtt(i16 zeroext, i16 zeroext) #0 {
  %3 = zext i16 %0 to i32
  %4 = zext i16 %1 to i32
  %5 = add nuw nsw i32 %4, %3
  %6 = lshr i32 %5, 1
  %7 = trunc i32 %6 to i16
  ret i16 %7
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z4haddii(i32, i32) #0 {
  %3 = and i32 %0, 1
  %4 = and i32 %3, %1
  %5 = ashr i32 %0, 1
  %6 = ashr i32 %1, 1
  %7 = add nsw i32 %6, %5
  %8 = add nsw i32 %7, %4
  ret i32 %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z4haddjj(i32, i32) #0 {
  %3 = and i32 %0, 1
  %4 = and i32 %3, %1
  %5 = lshr i32 %0, 1
  %6 = lshr i32 %1, 1
  %7 = add nuw i32 %6, %5
  %8 = add i32 %7, %4
  ret i32 %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @_Z4haddll(i64, i64) #0 {
  %3 = and i64 %0, 1
  %4 = and i64 %3, %1
  %5 = ashr i64 %0, 1
  %6 = ashr i64 %1, 1
  %7 = add nsw i64 %6, %5
  %8 = add nsw i64 %7, %4
  ret i64 %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @_Z4haddmm(i64, i64) #0 {
  %3 = and i64 %0, 1
  %4 = and i64 %3, %1
  %5 = lshr i64 %0, 1
  %6 = lshr i64 %1, 1
  %7 = add nuw i64 %6, %5
  %8 = add i64 %7, %4
  ret i64 %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i8 @_Z6mad_hiccc(i8 signext, i8 signext, i8 signext) #0 {
  %4 = sext i8 %0 to i32
  %5 = sext i8 %1 to i32
  %6 = mul nsw i32 %5, %4
  %7 = lshr i32 %6, 8
  %8 = zext i8 %2 to i32
  %9 = add nuw nsw i32 %7, %8
  %10 = trunc i32 %9 to i8
  ret i8 %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i8 @_Z6mad_hihhh(i8 zeroext, i8 zeroext, i8 zeroext) #0 {
  %4 = zext i8 %0 to i32
  %5 = zext i8 %1 to i32
  %6 = mul i32 %5, %4
  %7 = lshr i32 %6, 8
  %8 = zext i8 %2 to i32
  %9 = add nuw nsw i32 %7, %8
  %10 = trunc i32 %9 to i8
  ret i8 %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i16 @_Z6mad_hisss(i16 signext, i16 signext, i16 signext) #0 {
  %4 = sext i16 %0 to i32
  %5 = sext i16 %1 to i32
  %6 = mul nsw i32 %5, %4
  %7 = lshr i32 %6, 16
  %8 = zext i16 %2 to i32
  %9 = add nuw nsw i32 %7, %8
  %10 = trunc i32 %9 to i16
  ret i16 %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i16 @_Z6mad_hittt(i16 zeroext, i16 zeroext, i16 zeroext) #0 {
  %4 = zext i16 %0 to i32
  %5 = zext i16 %1 to i32
  %6 = mul i32 %5, %4
  %7 = lshr i32 %6, 16
  %8 = zext i16 %2 to i32
  %9 = add nuw nsw i32 %7, %8
  %10 = trunc i32 %9 to i16
  ret i16 %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z6mad_hiiii(i32, i32, i32) #0 {
  %4 = sext i32 %0 to i64
  %5 = sext i32 %1 to i64
  %6 = mul nsw i64 %5, %4
  %7 = lshr i64 %6, 32
  %8 = trunc i64 %7 to i32
  %9 = add nsw i32 %8, %2
  ret i32 %9
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z6mad_hijjj(i32, i32, i32) #0 {
  %4 = zext i32 %0 to i64
  %5 = zext i32 %1 to i64
  %6 = mul i64 %5, %4
  %7 = lshr i64 %6, 32
  %8 = trunc i64 %7 to i32
  %9 = add i32 %8, %2
  ret i32 %9
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @_Z6mad_hilll(i64, i64, i64) #0 {
  %4 = tail call spir_func i64 @4(i64 %0, i64 %1)
  %5 = add nsw i64 %4, %2
  ret i64 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @_Z6mad_himmm(i64, i64, i64) #0 {
  %4 = tail call spir_func i64 @5(i64 %0, i64 %1)
  %5 = add i64 %4, %2
  ret i64 %5
}

; Function Attrs: inlinehint nounwind readnone
define internal spir_func i64 @4(i64, i64) #3 {
  %3 = and i64 %0, 4294967295
  %4 = ashr i64 %0, 32
  %5 = and i64 %1, 4294967295
  %6 = ashr i64 %1, 32
  %7 = mul i64 %5, %3
  %8 = mul i64 %5, %4
  %9 = lshr i64 %7, 32
  %10 = add i64 %9, %8
  %11 = and i64 %10, 4294967295
  %12 = ashr i64 %10, 32
  %13 = mul i64 %6, %3
  %14 = add i64 %11, %13
  %15 = mul nsw i64 %6, %4
  %16 = add nsw i64 %12, %15
  %17 = ashr i64 %14, 32
  %18 = add nsw i64 %16, %17
  ret i64 %18
}

; Function Attrs: inlinehint nounwind readnone
define internal spir_func i64 @5(i64, i64) #3 {
  %3 = and i64 %0, 4294967295
  %4 = lshr i64 %0, 32
  %5 = and i64 %1, 4294967295
  %6 = lshr i64 %1, 32
  %7 = mul i64 %5, %3
  %8 = mul i64 %5, %4
  %9 = lshr i64 %7, 32
  %10 = add i64 %9, %8
  %11 = and i64 %10, 4294967295
  %12 = lshr i64 %10, 32
  %13 = mul i64 %6, %3
  %14 = add i64 %11, %13
  %15 = mul i64 %6, %4
  %16 = add i64 %12, %15
  %17 = lshr i64 %14, 32
  %18 = add i64 %16, %17
  ret i64 %18
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i8 @_Z7mad_satccc(i8 signext, i8 signext, i8 signext) #0 {
  %4 = sext i8 %0 to i32
  %5 = sext i8 %1 to i32
  %6 = mul nsw i32 %5, %4
  %7 = sext i8 %2 to i32
  %8 = add nsw i32 %6, %7
  %9 = tail call spir_func i32 @_Z3maxii(i32 -128, i32 %8) #2
  %10 = tail call spir_func i32 @_Z3minii(i32 127, i32 %9) #2
  %11 = trunc i32 %10 to i8
  ret i8 %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i8 @_Z7mad_sathhh(i8 zeroext, i8 zeroext, i8 zeroext) #0 {
  %4 = zext i8 %0 to i32
  %5 = zext i8 %1 to i32
  %6 = mul i32 %5, %4
  %7 = zext i8 %2 to i32
  %8 = add nuw nsw i32 %6, %7
  %9 = tail call spir_func i32 @_Z3minjj(i32 255, i32 %8) #2
  %10 = trunc i32 %9 to i8
  ret i8 %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i16 @_Z7mad_satsss(i16 signext, i16 signext, i16 signext) #0 {
  %4 = sext i16 %0 to i32
  %5 = sext i16 %1 to i32
  %6 = mul nsw i32 %5, %4
  %7 = sext i16 %2 to i32
  %8 = add nsw i32 %6, %7
  %9 = tail call spir_func i32 @_Z3maxii(i32 -32768, i32 %8) #2
  %10 = tail call spir_func i32 @_Z3minii(i32 32767, i32 %9) #2
  %11 = trunc i32 %10 to i16
  ret i16 %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i16 @_Z7mad_satttt(i16 zeroext, i16 zeroext, i16 zeroext) #0 {
  %4 = zext i16 %0 to i32
  %5 = zext i16 %1 to i32
  %6 = mul i32 %5, %4
  %7 = zext i16 %2 to i32
  %8 = add i32 %6, %7
  %9 = tail call spir_func i32 @_Z3minjj(i32 65535, i32 %8) #2
  %10 = trunc i32 %9 to i16
  ret i16 %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z7mad_satiii(i32, i32, i32) #0 {
  %4 = mul nsw i32 %1, %0
  %5 = tail call spir_func i32 @__amdil_imul_high_i32(i32 %0, i32 %1) #10
  %6 = add nsw i32 %4, %2
  %7 = icmp sgt i32 %2, 0
  %8 = sub nsw i32 2147483647, %2
  %9 = icmp slt i32 %8, %4
  %10 = and i1 %7, %9
  %11 = zext i1 %10 to i32
  %12 = icmp slt i32 %2, 1
  %13 = sub nsw i32 -2147483648, %2
  %14 = icmp sgt i32 %13, %4
  %15 = and i1 %12, %14
  %16 = sext i1 %15 to i32
  %17 = add nsw i32 %16, %11
  %18 = add i32 %17, %5
  %19 = lshr i32 %18, 31
  %20 = icmp ne i32 %18, -1
  %21 = zext i1 %20 to i32
  %22 = lshr i32 %6, 31
  %23 = xor i32 %22, 1
  %24 = or i32 %21, %23
  %25 = and i32 %24, %19
  %26 = icmp ne i32 %25, 0
  %27 = select i1 %26, i32 -2147483648, i32 %6
  %28 = xor i32 %19, 1
  %29 = icmp sgt i32 %18, 0
  %30 = zext i1 %29 to i32
  %31 = lshr i32 %27, 31
  %32 = or i32 %31, %30
  %33 = and i32 %32, %28
  %34 = icmp ne i32 %33, 0
  %35 = select i1 %34, i32 2147483647, i32 %27
  ret i32 %35
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z7mad_satjjj(i32, i32, i32) #0 {
  %4 = mul i32 %1, %0
  %5 = tail call spir_func i32 @__amdil_umul_high_u32(i32 %0, i32 %1) #10
  %6 = add i32 %4, %2
  %7 = xor i32 %2, -1
  %8 = icmp ugt i32 %4, %7
  %9 = sext i1 %8 to i32
  %10 = icmp ne i32 %5, %9
  %11 = select i1 %10, i32 -1, i32 %6
  ret i32 %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @_Z7mad_satlll(i64, i64, i64) #0 {
  %4 = and i64 %0, 4294967295
  %5 = ashr i64 %0, 32
  %6 = and i64 %1, 4294967295
  %7 = ashr i64 %1, 32
  %8 = mul i64 %6, %4
  %9 = mul i64 %6, %5
  %10 = lshr i64 %8, 32
  %11 = add i64 %10, %9
  %12 = and i64 %11, 4294967295
  %13 = ashr i64 %11, 32
  %14 = mul i64 %7, %4
  %15 = add i64 %12, %14
  %16 = shl i64 %15, 32
  %17 = and i64 %8, 4294967295
  %18 = or i64 %16, %17
  %19 = mul nsw i64 %7, %5
  %20 = add nsw i64 %13, %19
  %21 = ashr i64 %15, 32
  %22 = add nsw i64 %20, %21
  %23 = add nsw i64 %18, %2
  %24 = icmp sgt i64 %2, 0
  %25 = sub nsw i64 9223372036854775807, %2
  %26 = icmp slt i64 %25, %18
  %27 = and i1 %24, %26
  %28 = zext i1 %27 to i64
  %29 = add nsw i64 %22, %28
  %30 = icmp slt i64 %2, 1
  %31 = sub nsw i64 -9223372036854775808, %2
  %32 = icmp sgt i64 %31, %18
  %33 = and i1 %30, %32
  %34 = sext i1 %33 to i64
  %35 = add i64 %29, %34
  %36 = lshr i64 %35, 63
  %37 = trunc i64 %36 to i32
  %38 = icmp ne i64 %35, -1
  %39 = zext i1 %38 to i32
  %40 = lshr i64 %23, 63
  %41 = trunc i64 %40 to i32
  %42 = xor i32 %41, 1
  %43 = or i32 %39, %42
  %44 = and i32 %43, %37
  %45 = icmp ne i32 %44, 0
  %46 = select i1 %45, i64 -9223372036854775808, i64 %23
  %47 = xor i32 %37, 1
  %48 = icmp sgt i64 %35, 0
  %49 = zext i1 %48 to i32
  %50 = lshr i64 %46, 63
  %51 = trunc i64 %50 to i32
  %52 = or i32 %51, %49
  %53 = and i32 %52, %47
  %54 = icmp ne i32 %53, 0
  %55 = select i1 %54, i64 9223372036854775807, i64 %46
  ret i64 %55
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @_Z7mad_satmmm(i64, i64, i64) #0 {
  %4 = and i64 %0, 4294967295
  %5 = lshr i64 %0, 32
  %6 = and i64 %1, 4294967295
  %7 = lshr i64 %1, 32
  %8 = mul i64 %6, %4
  %9 = mul i64 %6, %5
  %10 = lshr i64 %8, 32
  %11 = add i64 %10, %9
  %12 = and i64 %11, 4294967295
  %13 = lshr i64 %11, 32
  %14 = mul i64 %7, %4
  %15 = add i64 %12, %14
  %16 = shl i64 %15, 32
  %17 = and i64 %8, 4294967295
  %18 = or i64 %16, %17
  %19 = mul i64 %7, %5
  %20 = add i64 %13, %19
  %21 = lshr i64 %15, 32
  %22 = add i64 %20, %21
  %23 = add i64 %18, %2
  %24 = xor i64 %2, -1
  %25 = icmp ugt i64 %18, %24
  %26 = sext i1 %25 to i64
  %27 = icmp ne i64 %22, %26
  %28 = select i1 %27, i64 -1, i64 %23
  ret i64 %28
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x i8> @_Z3maxDv16_cS_(<16 x i8>, <16 x i8>) #0 {
  %3 = shufflevector <16 x i8> %0, <16 x i8> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %4 = shufflevector <16 x i8> %1, <16 x i8> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %5 = tail call spir_func <8 x i8> @_Z3maxDv8_cS_(<8 x i8> %3, <8 x i8> %4) #2
  %6 = shufflevector <8 x i8> %5, <8 x i8> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %7 = shufflevector <16 x i8> %0, <16 x i8> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %8 = shufflevector <16 x i8> %1, <16 x i8> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %9 = tail call spir_func <8 x i8> @_Z3maxDv8_cS_(<8 x i8> %7, <8 x i8> %8) #2
  %10 = shufflevector <8 x i8> %9, <8 x i8> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %11 = shufflevector <16 x i8> %6, <16 x i8> %10, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  ret <16 x i8> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x i8> @_Z3maxDv8_cS_(<8 x i8>, <8 x i8>) #0 {
  %3 = shufflevector <8 x i8> %0, <8 x i8> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %4 = shufflevector <8 x i8> %1, <8 x i8> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %5 = tail call spir_func <4 x i8> @_Z3maxDv4_cS_(<4 x i8> %3, <4 x i8> %4) #2
  %6 = shufflevector <4 x i8> %5, <4 x i8> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %7 = shufflevector <8 x i8> %0, <8 x i8> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %8 = shufflevector <8 x i8> %1, <8 x i8> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %9 = tail call spir_func <4 x i8> @_Z3maxDv4_cS_(<4 x i8> %7, <4 x i8> %8) #2
  %10 = shufflevector <4 x i8> %9, <4 x i8> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %11 = shufflevector <8 x i8> %6, <8 x i8> %10, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  ret <8 x i8> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i8> @_Z3maxDv4_cS_(<4 x i8>, <4 x i8>) #0 {
  %3 = shufflevector <4 x i8> %0, <4 x i8> undef, <2 x i32> <i32 0, i32 1>
  %4 = shufflevector <4 x i8> %1, <4 x i8> undef, <2 x i32> <i32 0, i32 1>
  %5 = tail call spir_func <2 x i8> @_Z3maxDv2_cS_(<2 x i8> %3, <2 x i8> %4) #2
  %6 = shufflevector <2 x i8> %5, <2 x i8> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %7 = shufflevector <4 x i8> %0, <4 x i8> undef, <2 x i32> <i32 2, i32 3>
  %8 = shufflevector <4 x i8> %1, <4 x i8> undef, <2 x i32> <i32 2, i32 3>
  %9 = tail call spir_func <2 x i8> @_Z3maxDv2_cS_(<2 x i8> %7, <2 x i8> %8) #2
  %10 = shufflevector <2 x i8> %9, <2 x i8> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %11 = shufflevector <4 x i8> %6, <4 x i8> %10, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x i8> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i8> @_Z3maxDv2_cS_(<2 x i8>, <2 x i8>) #0 {
  %3 = extractelement <2 x i8> %0, i64 0
  %4 = extractelement <2 x i8> %1, i64 0
  %5 = tail call spir_func signext i8 @_Z3maxcc(i8 signext %3, i8 signext %4) #2
  %6 = insertelement <2 x i8> undef, i8 %5, i64 0
  %7 = extractelement <2 x i8> %0, i64 1
  %8 = extractelement <2 x i8> %1, i64 1
  %9 = tail call spir_func signext i8 @_Z3maxcc(i8 signext %7, i8 signext %8) #2
  %10 = insertelement <2 x i8> %6, i8 %9, i64 1
  ret <2 x i8> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x i8> @_Z3maxDv3_cS_(<3 x i8>, <3 x i8>) #0 {
  %3 = shufflevector <3 x i8> %0, <3 x i8> undef, <2 x i32> <i32 0, i32 1>
  %4 = shufflevector <3 x i8> %1, <3 x i8> undef, <2 x i32> <i32 0, i32 1>
  %5 = tail call spir_func <2 x i8> @_Z3maxDv2_cS_(<2 x i8> %3, <2 x i8> %4) #2
  %6 = shufflevector <2 x i8> %5, <2 x i8> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %7 = extractelement <3 x i8> %0, i64 2
  %8 = extractelement <3 x i8> %1, i64 2
  %9 = tail call spir_func signext i8 @_Z3maxcc(i8 signext %7, i8 signext %8) #2
  %10 = insertelement <3 x i8> %6, i8 %9, i64 2
  ret <3 x i8> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i8 @_Z3maxcc(i8 signext, i8 signext) #0 {
  %3 = sext i8 %0 to i32
  %4 = sext i8 %1 to i32
  %5 = tail call spir_func i32 @__amdil_imax_i32(i32 %3, i32 %4) #10
  %6 = trunc i32 %5 to i8
  ret i8 %6
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x i8> @_Z3maxDv16_hS_(<16 x i8>, <16 x i8>) #0 {
  %3 = shufflevector <16 x i8> %0, <16 x i8> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %4 = shufflevector <16 x i8> %1, <16 x i8> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %5 = tail call spir_func <8 x i8> @_Z3maxDv8_hS_(<8 x i8> %3, <8 x i8> %4) #2
  %6 = shufflevector <8 x i8> %5, <8 x i8> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %7 = shufflevector <16 x i8> %0, <16 x i8> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %8 = shufflevector <16 x i8> %1, <16 x i8> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %9 = tail call spir_func <8 x i8> @_Z3maxDv8_hS_(<8 x i8> %7, <8 x i8> %8) #2
  %10 = shufflevector <8 x i8> %9, <8 x i8> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %11 = shufflevector <16 x i8> %6, <16 x i8> %10, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  ret <16 x i8> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x i8> @_Z3maxDv8_hS_(<8 x i8>, <8 x i8>) #0 {
  %3 = shufflevector <8 x i8> %0, <8 x i8> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %4 = shufflevector <8 x i8> %1, <8 x i8> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %5 = tail call spir_func <4 x i8> @_Z3maxDv4_hS_(<4 x i8> %3, <4 x i8> %4) #2
  %6 = shufflevector <4 x i8> %5, <4 x i8> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %7 = shufflevector <8 x i8> %0, <8 x i8> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %8 = shufflevector <8 x i8> %1, <8 x i8> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %9 = tail call spir_func <4 x i8> @_Z3maxDv4_hS_(<4 x i8> %7, <4 x i8> %8) #2
  %10 = shufflevector <4 x i8> %9, <4 x i8> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %11 = shufflevector <8 x i8> %6, <8 x i8> %10, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  ret <8 x i8> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i8> @_Z3maxDv4_hS_(<4 x i8>, <4 x i8>) #0 {
  %3 = shufflevector <4 x i8> %0, <4 x i8> undef, <2 x i32> <i32 0, i32 1>
  %4 = shufflevector <4 x i8> %1, <4 x i8> undef, <2 x i32> <i32 0, i32 1>
  %5 = tail call spir_func <2 x i8> @_Z3maxDv2_hS_(<2 x i8> %3, <2 x i8> %4) #2
  %6 = shufflevector <2 x i8> %5, <2 x i8> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %7 = shufflevector <4 x i8> %0, <4 x i8> undef, <2 x i32> <i32 2, i32 3>
  %8 = shufflevector <4 x i8> %1, <4 x i8> undef, <2 x i32> <i32 2, i32 3>
  %9 = tail call spir_func <2 x i8> @_Z3maxDv2_hS_(<2 x i8> %7, <2 x i8> %8) #2
  %10 = shufflevector <2 x i8> %9, <2 x i8> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %11 = shufflevector <4 x i8> %6, <4 x i8> %10, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x i8> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i8> @_Z3maxDv2_hS_(<2 x i8>, <2 x i8>) #0 {
  %3 = extractelement <2 x i8> %0, i64 0
  %4 = extractelement <2 x i8> %1, i64 0
  %5 = tail call spir_func zeroext i8 @_Z3maxhh(i8 zeroext %3, i8 zeroext %4) #2
  %6 = insertelement <2 x i8> undef, i8 %5, i64 0
  %7 = extractelement <2 x i8> %0, i64 1
  %8 = extractelement <2 x i8> %1, i64 1
  %9 = tail call spir_func zeroext i8 @_Z3maxhh(i8 zeroext %7, i8 zeroext %8) #2
  %10 = insertelement <2 x i8> %6, i8 %9, i64 1
  ret <2 x i8> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x i8> @_Z3maxDv3_hS_(<3 x i8>, <3 x i8>) #0 {
  %3 = shufflevector <3 x i8> %0, <3 x i8> undef, <2 x i32> <i32 0, i32 1>
  %4 = shufflevector <3 x i8> %1, <3 x i8> undef, <2 x i32> <i32 0, i32 1>
  %5 = tail call spir_func <2 x i8> @_Z3maxDv2_hS_(<2 x i8> %3, <2 x i8> %4) #2
  %6 = shufflevector <2 x i8> %5, <2 x i8> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %7 = extractelement <3 x i8> %0, i64 2
  %8 = extractelement <3 x i8> %1, i64 2
  %9 = tail call spir_func zeroext i8 @_Z3maxhh(i8 zeroext %7, i8 zeroext %8) #2
  %10 = insertelement <3 x i8> %6, i8 %9, i64 2
  ret <3 x i8> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i8 @_Z3maxhh(i8 zeroext, i8 zeroext) #0 {
  %3 = zext i8 %0 to i32
  %4 = zext i8 %1 to i32
  %5 = tail call spir_func i32 @__amdil_umax_u32(i32 %3, i32 %4) #10
  %6 = trunc i32 %5 to i8
  ret i8 %6
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x i16> @_Z3maxDv16_sS_(<16 x i16>, <16 x i16>) #0 {
  %3 = shufflevector <16 x i16> %0, <16 x i16> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %4 = shufflevector <16 x i16> %1, <16 x i16> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %5 = tail call spir_func <8 x i16> @_Z3maxDv8_sS_(<8 x i16> %3, <8 x i16> %4) #2
  %6 = shufflevector <8 x i16> %5, <8 x i16> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %7 = shufflevector <16 x i16> %0, <16 x i16> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %8 = shufflevector <16 x i16> %1, <16 x i16> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %9 = tail call spir_func <8 x i16> @_Z3maxDv8_sS_(<8 x i16> %7, <8 x i16> %8) #2
  %10 = shufflevector <8 x i16> %9, <8 x i16> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %11 = shufflevector <16 x i16> %6, <16 x i16> %10, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  ret <16 x i16> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x i16> @_Z3maxDv8_sS_(<8 x i16>, <8 x i16>) #0 {
  %3 = shufflevector <8 x i16> %0, <8 x i16> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %4 = shufflevector <8 x i16> %1, <8 x i16> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %5 = tail call spir_func <4 x i16> @_Z3maxDv4_sS_(<4 x i16> %3, <4 x i16> %4) #2
  %6 = shufflevector <4 x i16> %5, <4 x i16> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %7 = shufflevector <8 x i16> %0, <8 x i16> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %8 = shufflevector <8 x i16> %1, <8 x i16> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %9 = tail call spir_func <4 x i16> @_Z3maxDv4_sS_(<4 x i16> %7, <4 x i16> %8) #2
  %10 = shufflevector <4 x i16> %9, <4 x i16> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %11 = shufflevector <8 x i16> %6, <8 x i16> %10, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  ret <8 x i16> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i16> @_Z3maxDv4_sS_(<4 x i16>, <4 x i16>) #0 {
  %3 = shufflevector <4 x i16> %0, <4 x i16> undef, <2 x i32> <i32 0, i32 1>
  %4 = shufflevector <4 x i16> %1, <4 x i16> undef, <2 x i32> <i32 0, i32 1>
  %5 = tail call spir_func <2 x i16> @_Z3maxDv2_sS_(<2 x i16> %3, <2 x i16> %4) #2
  %6 = shufflevector <2 x i16> %5, <2 x i16> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %7 = shufflevector <4 x i16> %0, <4 x i16> undef, <2 x i32> <i32 2, i32 3>
  %8 = shufflevector <4 x i16> %1, <4 x i16> undef, <2 x i32> <i32 2, i32 3>
  %9 = tail call spir_func <2 x i16> @_Z3maxDv2_sS_(<2 x i16> %7, <2 x i16> %8) #2
  %10 = shufflevector <2 x i16> %9, <2 x i16> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %11 = shufflevector <4 x i16> %6, <4 x i16> %10, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x i16> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i16> @_Z3maxDv2_sS_(<2 x i16>, <2 x i16>) #0 {
  %3 = extractelement <2 x i16> %0, i64 0
  %4 = extractelement <2 x i16> %1, i64 0
  %5 = tail call spir_func signext i16 @_Z3maxss(i16 signext %3, i16 signext %4) #2
  %6 = insertelement <2 x i16> undef, i16 %5, i64 0
  %7 = extractelement <2 x i16> %0, i64 1
  %8 = extractelement <2 x i16> %1, i64 1
  %9 = tail call spir_func signext i16 @_Z3maxss(i16 signext %7, i16 signext %8) #2
  %10 = insertelement <2 x i16> %6, i16 %9, i64 1
  ret <2 x i16> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x i16> @_Z3maxDv3_sS_(<3 x i16>, <3 x i16>) #0 {
  %3 = shufflevector <3 x i16> %0, <3 x i16> undef, <2 x i32> <i32 0, i32 1>
  %4 = shufflevector <3 x i16> %1, <3 x i16> undef, <2 x i32> <i32 0, i32 1>
  %5 = tail call spir_func <2 x i16> @_Z3maxDv2_sS_(<2 x i16> %3, <2 x i16> %4) #2
  %6 = shufflevector <2 x i16> %5, <2 x i16> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %7 = extractelement <3 x i16> %0, i64 2
  %8 = extractelement <3 x i16> %1, i64 2
  %9 = tail call spir_func signext i16 @_Z3maxss(i16 signext %7, i16 signext %8) #2
  %10 = insertelement <3 x i16> %6, i16 %9, i64 2
  ret <3 x i16> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i16 @_Z3maxss(i16 signext, i16 signext) #0 {
  %3 = sext i16 %0 to i32
  %4 = sext i16 %1 to i32
  %5 = tail call spir_func i32 @__amdil_imax_i32(i32 %3, i32 %4) #10
  %6 = trunc i32 %5 to i16
  ret i16 %6
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x i16> @_Z3maxDv16_tS_(<16 x i16>, <16 x i16>) #0 {
  %3 = shufflevector <16 x i16> %0, <16 x i16> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %4 = shufflevector <16 x i16> %1, <16 x i16> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %5 = tail call spir_func <8 x i16> @_Z3maxDv8_tS_(<8 x i16> %3, <8 x i16> %4) #2
  %6 = shufflevector <8 x i16> %5, <8 x i16> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %7 = shufflevector <16 x i16> %0, <16 x i16> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %8 = shufflevector <16 x i16> %1, <16 x i16> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %9 = tail call spir_func <8 x i16> @_Z3maxDv8_tS_(<8 x i16> %7, <8 x i16> %8) #2
  %10 = shufflevector <8 x i16> %9, <8 x i16> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %11 = shufflevector <16 x i16> %6, <16 x i16> %10, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  ret <16 x i16> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x i16> @_Z3maxDv8_tS_(<8 x i16>, <8 x i16>) #0 {
  %3 = shufflevector <8 x i16> %0, <8 x i16> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %4 = shufflevector <8 x i16> %1, <8 x i16> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %5 = tail call spir_func <4 x i16> @_Z3maxDv4_tS_(<4 x i16> %3, <4 x i16> %4) #2
  %6 = shufflevector <4 x i16> %5, <4 x i16> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %7 = shufflevector <8 x i16> %0, <8 x i16> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %8 = shufflevector <8 x i16> %1, <8 x i16> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %9 = tail call spir_func <4 x i16> @_Z3maxDv4_tS_(<4 x i16> %7, <4 x i16> %8) #2
  %10 = shufflevector <4 x i16> %9, <4 x i16> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %11 = shufflevector <8 x i16> %6, <8 x i16> %10, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  ret <8 x i16> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i16> @_Z3maxDv4_tS_(<4 x i16>, <4 x i16>) #0 {
  %3 = shufflevector <4 x i16> %0, <4 x i16> undef, <2 x i32> <i32 0, i32 1>
  %4 = shufflevector <4 x i16> %1, <4 x i16> undef, <2 x i32> <i32 0, i32 1>
  %5 = tail call spir_func <2 x i16> @_Z3maxDv2_tS_(<2 x i16> %3, <2 x i16> %4) #2
  %6 = shufflevector <2 x i16> %5, <2 x i16> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %7 = shufflevector <4 x i16> %0, <4 x i16> undef, <2 x i32> <i32 2, i32 3>
  %8 = shufflevector <4 x i16> %1, <4 x i16> undef, <2 x i32> <i32 2, i32 3>
  %9 = tail call spir_func <2 x i16> @_Z3maxDv2_tS_(<2 x i16> %7, <2 x i16> %8) #2
  %10 = shufflevector <2 x i16> %9, <2 x i16> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %11 = shufflevector <4 x i16> %6, <4 x i16> %10, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x i16> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i16> @_Z3maxDv2_tS_(<2 x i16>, <2 x i16>) #0 {
  %3 = extractelement <2 x i16> %0, i64 0
  %4 = extractelement <2 x i16> %1, i64 0
  %5 = tail call spir_func zeroext i16 @_Z3maxtt(i16 zeroext %3, i16 zeroext %4) #2
  %6 = insertelement <2 x i16> undef, i16 %5, i64 0
  %7 = extractelement <2 x i16> %0, i64 1
  %8 = extractelement <2 x i16> %1, i64 1
  %9 = tail call spir_func zeroext i16 @_Z3maxtt(i16 zeroext %7, i16 zeroext %8) #2
  %10 = insertelement <2 x i16> %6, i16 %9, i64 1
  ret <2 x i16> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x i16> @_Z3maxDv3_tS_(<3 x i16>, <3 x i16>) #0 {
  %3 = shufflevector <3 x i16> %0, <3 x i16> undef, <2 x i32> <i32 0, i32 1>
  %4 = shufflevector <3 x i16> %1, <3 x i16> undef, <2 x i32> <i32 0, i32 1>
  %5 = tail call spir_func <2 x i16> @_Z3maxDv2_tS_(<2 x i16> %3, <2 x i16> %4) #2
  %6 = shufflevector <2 x i16> %5, <2 x i16> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %7 = extractelement <3 x i16> %0, i64 2
  %8 = extractelement <3 x i16> %1, i64 2
  %9 = tail call spir_func zeroext i16 @_Z3maxtt(i16 zeroext %7, i16 zeroext %8) #2
  %10 = insertelement <3 x i16> %6, i16 %9, i64 2
  ret <3 x i16> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i16 @_Z3maxtt(i16 zeroext, i16 zeroext) #0 {
  %3 = zext i16 %0 to i32
  %4 = zext i16 %1 to i32
  %5 = tail call spir_func i32 @__amdil_umax_u32(i32 %3, i32 %4) #10
  %6 = trunc i32 %5 to i16
  ret i16 %6
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x i32> @_Z3maxDv16_iS_(<16 x i32>, <16 x i32>) #0 {
  %3 = shufflevector <16 x i32> %0, <16 x i32> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %4 = shufflevector <16 x i32> %1, <16 x i32> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %5 = tail call spir_func <8 x i32> @_Z3maxDv8_iS_(<8 x i32> %3, <8 x i32> %4) #2
  %6 = shufflevector <8 x i32> %5, <8 x i32> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %7 = shufflevector <16 x i32> %0, <16 x i32> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %8 = shufflevector <16 x i32> %1, <16 x i32> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %9 = tail call spir_func <8 x i32> @_Z3maxDv8_iS_(<8 x i32> %7, <8 x i32> %8) #2
  %10 = shufflevector <8 x i32> %9, <8 x i32> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %11 = shufflevector <16 x i32> %6, <16 x i32> %10, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  ret <16 x i32> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x i32> @_Z3maxDv8_iS_(<8 x i32>, <8 x i32>) #0 {
  %3 = shufflevector <8 x i32> %0, <8 x i32> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %4 = shufflevector <8 x i32> %1, <8 x i32> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %5 = tail call spir_func <4 x i32> @_Z3maxDv4_iS_(<4 x i32> %3, <4 x i32> %4) #2
  %6 = shufflevector <4 x i32> %5, <4 x i32> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %7 = shufflevector <8 x i32> %0, <8 x i32> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %8 = shufflevector <8 x i32> %1, <8 x i32> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %9 = tail call spir_func <4 x i32> @_Z3maxDv4_iS_(<4 x i32> %7, <4 x i32> %8) #2
  %10 = shufflevector <4 x i32> %9, <4 x i32> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %11 = shufflevector <8 x i32> %6, <8 x i32> %10, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  ret <8 x i32> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z3maxDv4_iS_(<4 x i32>, <4 x i32>) #0 {
  %3 = shufflevector <4 x i32> %0, <4 x i32> undef, <2 x i32> <i32 0, i32 1>
  %4 = shufflevector <4 x i32> %1, <4 x i32> undef, <2 x i32> <i32 0, i32 1>
  %5 = tail call spir_func <2 x i32> @_Z3maxDv2_iS_(<2 x i32> %3, <2 x i32> %4) #2
  %6 = shufflevector <2 x i32> %5, <2 x i32> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %7 = shufflevector <4 x i32> %0, <4 x i32> undef, <2 x i32> <i32 2, i32 3>
  %8 = shufflevector <4 x i32> %1, <4 x i32> undef, <2 x i32> <i32 2, i32 3>
  %9 = tail call spir_func <2 x i32> @_Z3maxDv2_iS_(<2 x i32> %7, <2 x i32> %8) #2
  %10 = shufflevector <2 x i32> %9, <2 x i32> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %11 = shufflevector <4 x i32> %6, <4 x i32> %10, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x i32> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i32> @_Z3maxDv2_iS_(<2 x i32>, <2 x i32>) #0 {
  %3 = extractelement <2 x i32> %0, i64 0
  %4 = extractelement <2 x i32> %1, i64 0
  %5 = tail call spir_func i32 @_Z3maxii(i32 %3, i32 %4) #2
  %6 = insertelement <2 x i32> undef, i32 %5, i64 0
  %7 = extractelement <2 x i32> %0, i64 1
  %8 = extractelement <2 x i32> %1, i64 1
  %9 = tail call spir_func i32 @_Z3maxii(i32 %7, i32 %8) #2
  %10 = insertelement <2 x i32> %6, i32 %9, i64 1
  ret <2 x i32> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x i32> @_Z3maxDv3_iS_(<3 x i32>, <3 x i32>) #0 {
  %3 = shufflevector <3 x i32> %0, <3 x i32> undef, <2 x i32> <i32 0, i32 1>
  %4 = shufflevector <3 x i32> %1, <3 x i32> undef, <2 x i32> <i32 0, i32 1>
  %5 = tail call spir_func <2 x i32> @_Z3maxDv2_iS_(<2 x i32> %3, <2 x i32> %4) #2
  %6 = shufflevector <2 x i32> %5, <2 x i32> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %7 = extractelement <3 x i32> %0, i64 2
  %8 = extractelement <3 x i32> %1, i64 2
  %9 = tail call spir_func i32 @_Z3maxii(i32 %7, i32 %8) #2
  %10 = insertelement <3 x i32> %6, i32 %9, i64 2
  ret <3 x i32> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3maxii(i32, i32) #0 {
  %3 = tail call spir_func i32 @__amdil_imax_i32(i32 %0, i32 %1) #10
  ret i32 %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z3maxDv4_jS_(<4 x i32>, <4 x i32>) #0 {
  %3 = shufflevector <4 x i32> %0, <4 x i32> undef, <2 x i32> <i32 0, i32 1>
  %4 = shufflevector <4 x i32> %1, <4 x i32> undef, <2 x i32> <i32 0, i32 1>
  %5 = tail call spir_func <2 x i32> @_Z3maxDv2_jS_(<2 x i32> %3, <2 x i32> %4) #2
  %6 = shufflevector <2 x i32> %5, <2 x i32> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %7 = shufflevector <4 x i32> %0, <4 x i32> undef, <2 x i32> <i32 2, i32 3>
  %8 = shufflevector <4 x i32> %1, <4 x i32> undef, <2 x i32> <i32 2, i32 3>
  %9 = tail call spir_func <2 x i32> @_Z3maxDv2_jS_(<2 x i32> %7, <2 x i32> %8) #2
  %10 = shufflevector <2 x i32> %9, <2 x i32> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %11 = shufflevector <4 x i32> %6, <4 x i32> %10, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x i32> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i32> @_Z3maxDv2_jS_(<2 x i32>, <2 x i32>) #0 {
  %3 = extractelement <2 x i32> %0, i64 0
  %4 = extractelement <2 x i32> %1, i64 0
  %5 = tail call spir_func i32 @_Z3maxjj(i32 %3, i32 %4) #2
  %6 = insertelement <2 x i32> undef, i32 %5, i64 0
  %7 = extractelement <2 x i32> %0, i64 1
  %8 = extractelement <2 x i32> %1, i64 1
  %9 = tail call spir_func i32 @_Z3maxjj(i32 %7, i32 %8) #2
  %10 = insertelement <2 x i32> %6, i32 %9, i64 1
  ret <2 x i32> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x i32> @_Z3maxDv3_jS_(<3 x i32>, <3 x i32>) #0 {
  %3 = shufflevector <3 x i32> %0, <3 x i32> undef, <2 x i32> <i32 0, i32 1>
  %4 = shufflevector <3 x i32> %1, <3 x i32> undef, <2 x i32> <i32 0, i32 1>
  %5 = tail call spir_func <2 x i32> @_Z3maxDv2_jS_(<2 x i32> %3, <2 x i32> %4) #2
  %6 = shufflevector <2 x i32> %5, <2 x i32> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %7 = extractelement <3 x i32> %0, i64 2
  %8 = extractelement <3 x i32> %1, i64 2
  %9 = tail call spir_func i32 @_Z3maxjj(i32 %7, i32 %8) #2
  %10 = insertelement <3 x i32> %6, i32 %9, i64 2
  ret <3 x i32> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3maxjj(i32, i32) #0 {
  %3 = tail call spir_func i32 @__amdil_umax_u32(i32 %0, i32 %1) #10
  ret i32 %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x i64> @_Z3maxDv16_lS_(<16 x i64>, <16 x i64>) #0 {
  %3 = shufflevector <16 x i64> %0, <16 x i64> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %4 = shufflevector <16 x i64> %1, <16 x i64> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %5 = tail call spir_func <8 x i64> @_Z3maxDv8_lS_(<8 x i64> %3, <8 x i64> %4) #2
  %6 = shufflevector <8 x i64> %5, <8 x i64> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %7 = shufflevector <16 x i64> %0, <16 x i64> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %8 = shufflevector <16 x i64> %1, <16 x i64> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %9 = tail call spir_func <8 x i64> @_Z3maxDv8_lS_(<8 x i64> %7, <8 x i64> %8) #2
  %10 = shufflevector <8 x i64> %9, <8 x i64> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %11 = shufflevector <16 x i64> %6, <16 x i64> %10, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  ret <16 x i64> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x i64> @_Z3maxDv8_lS_(<8 x i64>, <8 x i64>) #0 {
  %3 = shufflevector <8 x i64> %0, <8 x i64> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %4 = shufflevector <8 x i64> %1, <8 x i64> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %5 = tail call spir_func <4 x i64> @_Z3maxDv4_lS_(<4 x i64> %3, <4 x i64> %4) #2
  %6 = shufflevector <4 x i64> %5, <4 x i64> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %7 = shufflevector <8 x i64> %0, <8 x i64> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %8 = shufflevector <8 x i64> %1, <8 x i64> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %9 = tail call spir_func <4 x i64> @_Z3maxDv4_lS_(<4 x i64> %7, <4 x i64> %8) #2
  %10 = shufflevector <4 x i64> %9, <4 x i64> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %11 = shufflevector <8 x i64> %6, <8 x i64> %10, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  ret <8 x i64> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i64> @_Z3maxDv4_lS_(<4 x i64>, <4 x i64>) #0 {
  %3 = shufflevector <4 x i64> %0, <4 x i64> undef, <2 x i32> <i32 0, i32 1>
  %4 = shufflevector <4 x i64> %1, <4 x i64> undef, <2 x i32> <i32 0, i32 1>
  %5 = tail call spir_func <2 x i64> @_Z3maxDv2_lS_(<2 x i64> %3, <2 x i64> %4) #2
  %6 = shufflevector <2 x i64> %5, <2 x i64> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %7 = shufflevector <4 x i64> %0, <4 x i64> undef, <2 x i32> <i32 2, i32 3>
  %8 = shufflevector <4 x i64> %1, <4 x i64> undef, <2 x i32> <i32 2, i32 3>
  %9 = tail call spir_func <2 x i64> @_Z3maxDv2_lS_(<2 x i64> %7, <2 x i64> %8) #2
  %10 = shufflevector <2 x i64> %9, <2 x i64> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %11 = shufflevector <4 x i64> %6, <4 x i64> %10, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x i64> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i64> @_Z3maxDv2_lS_(<2 x i64>, <2 x i64>) #0 {
  %3 = extractelement <2 x i64> %0, i64 0
  %4 = extractelement <2 x i64> %1, i64 0
  %5 = tail call spir_func i64 @_Z3maxll(i64 %3, i64 %4) #2
  %6 = insertelement <2 x i64> undef, i64 %5, i64 0
  %7 = extractelement <2 x i64> %0, i64 1
  %8 = extractelement <2 x i64> %1, i64 1
  %9 = tail call spir_func i64 @_Z3maxll(i64 %7, i64 %8) #2
  %10 = insertelement <2 x i64> %6, i64 %9, i64 1
  ret <2 x i64> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x i64> @_Z3maxDv3_lS_(<3 x i64>, <3 x i64>) #0 {
  %3 = shufflevector <3 x i64> %0, <3 x i64> undef, <2 x i32> <i32 0, i32 1>
  %4 = shufflevector <3 x i64> %1, <3 x i64> undef, <2 x i32> <i32 0, i32 1>
  %5 = tail call spir_func <2 x i64> @_Z3maxDv2_lS_(<2 x i64> %3, <2 x i64> %4) #2
  %6 = shufflevector <2 x i64> %5, <2 x i64> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %7 = extractelement <3 x i64> %0, i64 2
  %8 = extractelement <3 x i64> %1, i64 2
  %9 = tail call spir_func i64 @_Z3maxll(i64 %7, i64 %8) #2
  %10 = insertelement <3 x i64> %6, i64 %9, i64 2
  ret <3 x i64> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @_Z3maxll(i64, i64) #0 {
  %3 = tail call spir_func i64 @__hsail_max_s64(i64 %0, i64 %1) #2
  ret i64 %3
}

; Function Attrs: nounwind readnone
declare spir_func i64 @__hsail_max_s64(i64, i64) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @_Z3maxmm(i64, i64) #0 {
  %3 = tail call spir_func i64 @__hsail_max_u64(i64 %0, i64 %1) #2
  ret i64 %3
}

; Function Attrs: nounwind readnone
declare spir_func i64 @__hsail_max_u64(i64, i64) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i8> @_Z3minDv4_cS_(<4 x i8>, <4 x i8>) #0 {
  %3 = shufflevector <4 x i8> %0, <4 x i8> undef, <2 x i32> <i32 0, i32 1>
  %4 = shufflevector <4 x i8> %1, <4 x i8> undef, <2 x i32> <i32 0, i32 1>
  %5 = tail call spir_func <2 x i8> @_Z3minDv2_cS_(<2 x i8> %3, <2 x i8> %4) #2
  %6 = shufflevector <2 x i8> %5, <2 x i8> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %7 = shufflevector <4 x i8> %0, <4 x i8> undef, <2 x i32> <i32 2, i32 3>
  %8 = shufflevector <4 x i8> %1, <4 x i8> undef, <2 x i32> <i32 2, i32 3>
  %9 = tail call spir_func <2 x i8> @_Z3minDv2_cS_(<2 x i8> %7, <2 x i8> %8) #2
  %10 = shufflevector <2 x i8> %9, <2 x i8> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %11 = shufflevector <4 x i8> %6, <4 x i8> %10, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x i8> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i8> @_Z3minDv2_cS_(<2 x i8>, <2 x i8>) #0 {
  %3 = extractelement <2 x i8> %0, i64 0
  %4 = extractelement <2 x i8> %1, i64 0
  %5 = tail call spir_func signext i8 @_Z3mincc(i8 signext %3, i8 signext %4) #2
  %6 = insertelement <2 x i8> undef, i8 %5, i64 0
  %7 = extractelement <2 x i8> %0, i64 1
  %8 = extractelement <2 x i8> %1, i64 1
  %9 = tail call spir_func signext i8 @_Z3mincc(i8 signext %7, i8 signext %8) #2
  %10 = insertelement <2 x i8> %6, i8 %9, i64 1
  ret <2 x i8> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x i8> @_Z3minDv3_cS_(<3 x i8>, <3 x i8>) #0 {
  %3 = shufflevector <3 x i8> %0, <3 x i8> undef, <2 x i32> <i32 0, i32 1>
  %4 = shufflevector <3 x i8> %1, <3 x i8> undef, <2 x i32> <i32 0, i32 1>
  %5 = tail call spir_func <2 x i8> @_Z3minDv2_cS_(<2 x i8> %3, <2 x i8> %4) #2
  %6 = shufflevector <2 x i8> %5, <2 x i8> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %7 = extractelement <3 x i8> %0, i64 2
  %8 = extractelement <3 x i8> %1, i64 2
  %9 = tail call spir_func signext i8 @_Z3mincc(i8 signext %7, i8 signext %8) #2
  %10 = insertelement <3 x i8> %6, i8 %9, i64 2
  ret <3 x i8> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i8 @_Z3mincc(i8 signext, i8 signext) #0 {
  %3 = sext i8 %0 to i32
  %4 = sext i8 %1 to i32
  %5 = tail call spir_func i32 @__amdil_imin_i32(i32 %3, i32 %4) #10
  %6 = trunc i32 %5 to i8
  ret i8 %6
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x i8> @_Z3minDv16_hS_(<16 x i8>, <16 x i8>) #0 {
  %3 = shufflevector <16 x i8> %0, <16 x i8> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %4 = shufflevector <16 x i8> %1, <16 x i8> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %5 = tail call spir_func <8 x i8> @_Z3minDv8_hS_(<8 x i8> %3, <8 x i8> %4) #2
  %6 = shufflevector <8 x i8> %5, <8 x i8> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %7 = shufflevector <16 x i8> %0, <16 x i8> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %8 = shufflevector <16 x i8> %1, <16 x i8> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %9 = tail call spir_func <8 x i8> @_Z3minDv8_hS_(<8 x i8> %7, <8 x i8> %8) #2
  %10 = shufflevector <8 x i8> %9, <8 x i8> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %11 = shufflevector <16 x i8> %6, <16 x i8> %10, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  ret <16 x i8> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x i8> @_Z3minDv8_hS_(<8 x i8>, <8 x i8>) #0 {
  %3 = shufflevector <8 x i8> %0, <8 x i8> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %4 = shufflevector <8 x i8> %1, <8 x i8> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %5 = tail call spir_func <4 x i8> @_Z3minDv4_hS_(<4 x i8> %3, <4 x i8> %4) #2
  %6 = shufflevector <4 x i8> %5, <4 x i8> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %7 = shufflevector <8 x i8> %0, <8 x i8> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %8 = shufflevector <8 x i8> %1, <8 x i8> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %9 = tail call spir_func <4 x i8> @_Z3minDv4_hS_(<4 x i8> %7, <4 x i8> %8) #2
  %10 = shufflevector <4 x i8> %9, <4 x i8> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %11 = shufflevector <8 x i8> %6, <8 x i8> %10, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  ret <8 x i8> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i8> @_Z3minDv4_hS_(<4 x i8>, <4 x i8>) #0 {
  %3 = shufflevector <4 x i8> %0, <4 x i8> undef, <2 x i32> <i32 0, i32 1>
  %4 = shufflevector <4 x i8> %1, <4 x i8> undef, <2 x i32> <i32 0, i32 1>
  %5 = tail call spir_func <2 x i8> @_Z3minDv2_hS_(<2 x i8> %3, <2 x i8> %4) #2
  %6 = shufflevector <2 x i8> %5, <2 x i8> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %7 = shufflevector <4 x i8> %0, <4 x i8> undef, <2 x i32> <i32 2, i32 3>
  %8 = shufflevector <4 x i8> %1, <4 x i8> undef, <2 x i32> <i32 2, i32 3>
  %9 = tail call spir_func <2 x i8> @_Z3minDv2_hS_(<2 x i8> %7, <2 x i8> %8) #2
  %10 = shufflevector <2 x i8> %9, <2 x i8> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %11 = shufflevector <4 x i8> %6, <4 x i8> %10, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x i8> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i8> @_Z3minDv2_hS_(<2 x i8>, <2 x i8>) #0 {
  %3 = extractelement <2 x i8> %0, i64 0
  %4 = extractelement <2 x i8> %1, i64 0
  %5 = tail call spir_func zeroext i8 @_Z3minhh(i8 zeroext %3, i8 zeroext %4) #2
  %6 = insertelement <2 x i8> undef, i8 %5, i64 0
  %7 = extractelement <2 x i8> %0, i64 1
  %8 = extractelement <2 x i8> %1, i64 1
  %9 = tail call spir_func zeroext i8 @_Z3minhh(i8 zeroext %7, i8 zeroext %8) #2
  %10 = insertelement <2 x i8> %6, i8 %9, i64 1
  ret <2 x i8> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x i8> @_Z3minDv3_hS_(<3 x i8>, <3 x i8>) #0 {
  %3 = shufflevector <3 x i8> %0, <3 x i8> undef, <2 x i32> <i32 0, i32 1>
  %4 = shufflevector <3 x i8> %1, <3 x i8> undef, <2 x i32> <i32 0, i32 1>
  %5 = tail call spir_func <2 x i8> @_Z3minDv2_hS_(<2 x i8> %3, <2 x i8> %4) #2
  %6 = shufflevector <2 x i8> %5, <2 x i8> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %7 = extractelement <3 x i8> %0, i64 2
  %8 = extractelement <3 x i8> %1, i64 2
  %9 = tail call spir_func zeroext i8 @_Z3minhh(i8 zeroext %7, i8 zeroext %8) #2
  %10 = insertelement <3 x i8> %6, i8 %9, i64 2
  ret <3 x i8> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i8 @_Z3minhh(i8 zeroext, i8 zeroext) #0 {
  %3 = zext i8 %0 to i32
  %4 = zext i8 %1 to i32
  %5 = tail call spir_func i32 @__amdil_umin_u32(i32 %3, i32 %4) #10
  %6 = trunc i32 %5 to i8
  ret i8 %6
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i16> @_Z3minDv4_sS_(<4 x i16>, <4 x i16>) #0 {
  %3 = shufflevector <4 x i16> %0, <4 x i16> undef, <2 x i32> <i32 0, i32 1>
  %4 = shufflevector <4 x i16> %1, <4 x i16> undef, <2 x i32> <i32 0, i32 1>
  %5 = tail call spir_func <2 x i16> @_Z3minDv2_sS_(<2 x i16> %3, <2 x i16> %4) #2
  %6 = shufflevector <2 x i16> %5, <2 x i16> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %7 = shufflevector <4 x i16> %0, <4 x i16> undef, <2 x i32> <i32 2, i32 3>
  %8 = shufflevector <4 x i16> %1, <4 x i16> undef, <2 x i32> <i32 2, i32 3>
  %9 = tail call spir_func <2 x i16> @_Z3minDv2_sS_(<2 x i16> %7, <2 x i16> %8) #2
  %10 = shufflevector <2 x i16> %9, <2 x i16> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %11 = shufflevector <4 x i16> %6, <4 x i16> %10, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x i16> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i16> @_Z3minDv2_sS_(<2 x i16>, <2 x i16>) #0 {
  %3 = extractelement <2 x i16> %0, i64 0
  %4 = extractelement <2 x i16> %1, i64 0
  %5 = tail call spir_func signext i16 @_Z3minss(i16 signext %3, i16 signext %4) #2
  %6 = insertelement <2 x i16> undef, i16 %5, i64 0
  %7 = extractelement <2 x i16> %0, i64 1
  %8 = extractelement <2 x i16> %1, i64 1
  %9 = tail call spir_func signext i16 @_Z3minss(i16 signext %7, i16 signext %8) #2
  %10 = insertelement <2 x i16> %6, i16 %9, i64 1
  ret <2 x i16> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x i16> @_Z3minDv3_sS_(<3 x i16>, <3 x i16>) #0 {
  %3 = shufflevector <3 x i16> %0, <3 x i16> undef, <2 x i32> <i32 0, i32 1>
  %4 = shufflevector <3 x i16> %1, <3 x i16> undef, <2 x i32> <i32 0, i32 1>
  %5 = tail call spir_func <2 x i16> @_Z3minDv2_sS_(<2 x i16> %3, <2 x i16> %4) #2
  %6 = shufflevector <2 x i16> %5, <2 x i16> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %7 = extractelement <3 x i16> %0, i64 2
  %8 = extractelement <3 x i16> %1, i64 2
  %9 = tail call spir_func signext i16 @_Z3minss(i16 signext %7, i16 signext %8) #2
  %10 = insertelement <3 x i16> %6, i16 %9, i64 2
  ret <3 x i16> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i16 @_Z3minss(i16 signext, i16 signext) #0 {
  %3 = sext i16 %0 to i32
  %4 = sext i16 %1 to i32
  %5 = tail call spir_func i32 @__amdil_imin_i32(i32 %3, i32 %4) #10
  %6 = trunc i32 %5 to i16
  ret i16 %6
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x i16> @_Z3minDv16_tS_(<16 x i16>, <16 x i16>) #0 {
  %3 = shufflevector <16 x i16> %0, <16 x i16> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %4 = shufflevector <16 x i16> %1, <16 x i16> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %5 = tail call spir_func <8 x i16> @_Z3minDv8_tS_(<8 x i16> %3, <8 x i16> %4) #2
  %6 = shufflevector <8 x i16> %5, <8 x i16> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %7 = shufflevector <16 x i16> %0, <16 x i16> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %8 = shufflevector <16 x i16> %1, <16 x i16> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %9 = tail call spir_func <8 x i16> @_Z3minDv8_tS_(<8 x i16> %7, <8 x i16> %8) #2
  %10 = shufflevector <8 x i16> %9, <8 x i16> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %11 = shufflevector <16 x i16> %6, <16 x i16> %10, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  ret <16 x i16> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x i16> @_Z3minDv8_tS_(<8 x i16>, <8 x i16>) #0 {
  %3 = shufflevector <8 x i16> %0, <8 x i16> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %4 = shufflevector <8 x i16> %1, <8 x i16> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %5 = tail call spir_func <4 x i16> @_Z3minDv4_tS_(<4 x i16> %3, <4 x i16> %4) #2
  %6 = shufflevector <4 x i16> %5, <4 x i16> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %7 = shufflevector <8 x i16> %0, <8 x i16> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %8 = shufflevector <8 x i16> %1, <8 x i16> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %9 = tail call spir_func <4 x i16> @_Z3minDv4_tS_(<4 x i16> %7, <4 x i16> %8) #2
  %10 = shufflevector <4 x i16> %9, <4 x i16> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %11 = shufflevector <8 x i16> %6, <8 x i16> %10, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  ret <8 x i16> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i16> @_Z3minDv4_tS_(<4 x i16>, <4 x i16>) #0 {
  %3 = shufflevector <4 x i16> %0, <4 x i16> undef, <2 x i32> <i32 0, i32 1>
  %4 = shufflevector <4 x i16> %1, <4 x i16> undef, <2 x i32> <i32 0, i32 1>
  %5 = tail call spir_func <2 x i16> @_Z3minDv2_tS_(<2 x i16> %3, <2 x i16> %4) #2
  %6 = shufflevector <2 x i16> %5, <2 x i16> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %7 = shufflevector <4 x i16> %0, <4 x i16> undef, <2 x i32> <i32 2, i32 3>
  %8 = shufflevector <4 x i16> %1, <4 x i16> undef, <2 x i32> <i32 2, i32 3>
  %9 = tail call spir_func <2 x i16> @_Z3minDv2_tS_(<2 x i16> %7, <2 x i16> %8) #2
  %10 = shufflevector <2 x i16> %9, <2 x i16> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %11 = shufflevector <4 x i16> %6, <4 x i16> %10, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x i16> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i16> @_Z3minDv2_tS_(<2 x i16>, <2 x i16>) #0 {
  %3 = extractelement <2 x i16> %0, i64 0
  %4 = extractelement <2 x i16> %1, i64 0
  %5 = tail call spir_func zeroext i16 @_Z3mintt(i16 zeroext %3, i16 zeroext %4) #2
  %6 = insertelement <2 x i16> undef, i16 %5, i64 0
  %7 = extractelement <2 x i16> %0, i64 1
  %8 = extractelement <2 x i16> %1, i64 1
  %9 = tail call spir_func zeroext i16 @_Z3mintt(i16 zeroext %7, i16 zeroext %8) #2
  %10 = insertelement <2 x i16> %6, i16 %9, i64 1
  ret <2 x i16> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x i16> @_Z3minDv3_tS_(<3 x i16>, <3 x i16>) #0 {
  %3 = shufflevector <3 x i16> %0, <3 x i16> undef, <2 x i32> <i32 0, i32 1>
  %4 = shufflevector <3 x i16> %1, <3 x i16> undef, <2 x i32> <i32 0, i32 1>
  %5 = tail call spir_func <2 x i16> @_Z3minDv2_tS_(<2 x i16> %3, <2 x i16> %4) #2
  %6 = shufflevector <2 x i16> %5, <2 x i16> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %7 = extractelement <3 x i16> %0, i64 2
  %8 = extractelement <3 x i16> %1, i64 2
  %9 = tail call spir_func zeroext i16 @_Z3mintt(i16 zeroext %7, i16 zeroext %8) #2
  %10 = insertelement <3 x i16> %6, i16 %9, i64 2
  ret <3 x i16> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i16 @_Z3mintt(i16 zeroext, i16 zeroext) #0 {
  %3 = zext i16 %0 to i32
  %4 = zext i16 %1 to i32
  %5 = tail call spir_func i32 @__amdil_umin_u32(i32 %3, i32 %4) #10
  %6 = trunc i32 %5 to i16
  ret i16 %6
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z3minDv4_iS_(<4 x i32>, <4 x i32>) #0 {
  %3 = shufflevector <4 x i32> %0, <4 x i32> undef, <2 x i32> <i32 0, i32 1>
  %4 = shufflevector <4 x i32> %1, <4 x i32> undef, <2 x i32> <i32 0, i32 1>
  %5 = tail call spir_func <2 x i32> @_Z3minDv2_iS_(<2 x i32> %3, <2 x i32> %4) #2
  %6 = shufflevector <2 x i32> %5, <2 x i32> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %7 = shufflevector <4 x i32> %0, <4 x i32> undef, <2 x i32> <i32 2, i32 3>
  %8 = shufflevector <4 x i32> %1, <4 x i32> undef, <2 x i32> <i32 2, i32 3>
  %9 = tail call spir_func <2 x i32> @_Z3minDv2_iS_(<2 x i32> %7, <2 x i32> %8) #2
  %10 = shufflevector <2 x i32> %9, <2 x i32> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %11 = shufflevector <4 x i32> %6, <4 x i32> %10, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x i32> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i32> @_Z3minDv2_iS_(<2 x i32>, <2 x i32>) #0 {
  %3 = extractelement <2 x i32> %0, i64 0
  %4 = extractelement <2 x i32> %1, i64 0
  %5 = tail call spir_func i32 @_Z3minii(i32 %3, i32 %4) #2
  %6 = insertelement <2 x i32> undef, i32 %5, i64 0
  %7 = extractelement <2 x i32> %0, i64 1
  %8 = extractelement <2 x i32> %1, i64 1
  %9 = tail call spir_func i32 @_Z3minii(i32 %7, i32 %8) #2
  %10 = insertelement <2 x i32> %6, i32 %9, i64 1
  ret <2 x i32> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x i32> @_Z3minDv3_iS_(<3 x i32>, <3 x i32>) #0 {
  %3 = shufflevector <3 x i32> %0, <3 x i32> undef, <2 x i32> <i32 0, i32 1>
  %4 = shufflevector <3 x i32> %1, <3 x i32> undef, <2 x i32> <i32 0, i32 1>
  %5 = tail call spir_func <2 x i32> @_Z3minDv2_iS_(<2 x i32> %3, <2 x i32> %4) #2
  %6 = shufflevector <2 x i32> %5, <2 x i32> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %7 = extractelement <3 x i32> %0, i64 2
  %8 = extractelement <3 x i32> %1, i64 2
  %9 = tail call spir_func i32 @_Z3minii(i32 %7, i32 %8) #2
  %10 = insertelement <3 x i32> %6, i32 %9, i64 2
  ret <3 x i32> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3minii(i32, i32) #0 {
  %3 = tail call spir_func i32 @__amdil_imin_i32(i32 %0, i32 %1) #10
  ret i32 %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x i32> @_Z3minDv16_jS_(<16 x i32>, <16 x i32>) #0 {
  %3 = shufflevector <16 x i32> %0, <16 x i32> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %4 = shufflevector <16 x i32> %1, <16 x i32> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %5 = tail call spir_func <8 x i32> @_Z3minDv8_jS_(<8 x i32> %3, <8 x i32> %4) #2
  %6 = shufflevector <8 x i32> %5, <8 x i32> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %7 = shufflevector <16 x i32> %0, <16 x i32> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %8 = shufflevector <16 x i32> %1, <16 x i32> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %9 = tail call spir_func <8 x i32> @_Z3minDv8_jS_(<8 x i32> %7, <8 x i32> %8) #2
  %10 = shufflevector <8 x i32> %9, <8 x i32> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %11 = shufflevector <16 x i32> %6, <16 x i32> %10, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  ret <16 x i32> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x i32> @_Z3minDv8_jS_(<8 x i32>, <8 x i32>) #0 {
  %3 = shufflevector <8 x i32> %0, <8 x i32> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %4 = shufflevector <8 x i32> %1, <8 x i32> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %5 = tail call spir_func <4 x i32> @_Z3minDv4_jS_(<4 x i32> %3, <4 x i32> %4) #2
  %6 = shufflevector <4 x i32> %5, <4 x i32> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %7 = shufflevector <8 x i32> %0, <8 x i32> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %8 = shufflevector <8 x i32> %1, <8 x i32> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %9 = tail call spir_func <4 x i32> @_Z3minDv4_jS_(<4 x i32> %7, <4 x i32> %8) #2
  %10 = shufflevector <4 x i32> %9, <4 x i32> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %11 = shufflevector <8 x i32> %6, <8 x i32> %10, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  ret <8 x i32> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z3minDv4_jS_(<4 x i32>, <4 x i32>) #0 {
  %3 = shufflevector <4 x i32> %0, <4 x i32> undef, <2 x i32> <i32 0, i32 1>
  %4 = shufflevector <4 x i32> %1, <4 x i32> undef, <2 x i32> <i32 0, i32 1>
  %5 = tail call spir_func <2 x i32> @_Z3minDv2_jS_(<2 x i32> %3, <2 x i32> %4) #2
  %6 = shufflevector <2 x i32> %5, <2 x i32> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %7 = shufflevector <4 x i32> %0, <4 x i32> undef, <2 x i32> <i32 2, i32 3>
  %8 = shufflevector <4 x i32> %1, <4 x i32> undef, <2 x i32> <i32 2, i32 3>
  %9 = tail call spir_func <2 x i32> @_Z3minDv2_jS_(<2 x i32> %7, <2 x i32> %8) #2
  %10 = shufflevector <2 x i32> %9, <2 x i32> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %11 = shufflevector <4 x i32> %6, <4 x i32> %10, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x i32> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i32> @_Z3minDv2_jS_(<2 x i32>, <2 x i32>) #0 {
  %3 = extractelement <2 x i32> %0, i64 0
  %4 = extractelement <2 x i32> %1, i64 0
  %5 = tail call spir_func i32 @_Z3minjj(i32 %3, i32 %4) #2
  %6 = insertelement <2 x i32> undef, i32 %5, i64 0
  %7 = extractelement <2 x i32> %0, i64 1
  %8 = extractelement <2 x i32> %1, i64 1
  %9 = tail call spir_func i32 @_Z3minjj(i32 %7, i32 %8) #2
  %10 = insertelement <2 x i32> %6, i32 %9, i64 1
  ret <2 x i32> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x i32> @_Z3minDv3_jS_(<3 x i32>, <3 x i32>) #0 {
  %3 = shufflevector <3 x i32> %0, <3 x i32> undef, <2 x i32> <i32 0, i32 1>
  %4 = shufflevector <3 x i32> %1, <3 x i32> undef, <2 x i32> <i32 0, i32 1>
  %5 = tail call spir_func <2 x i32> @_Z3minDv2_jS_(<2 x i32> %3, <2 x i32> %4) #2
  %6 = shufflevector <2 x i32> %5, <2 x i32> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %7 = extractelement <3 x i32> %0, i64 2
  %8 = extractelement <3 x i32> %1, i64 2
  %9 = tail call spir_func i32 @_Z3minjj(i32 %7, i32 %8) #2
  %10 = insertelement <3 x i32> %6, i32 %9, i64 2
  ret <3 x i32> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3minjj(i32, i32) #0 {
  %3 = tail call spir_func i32 @__amdil_umin_u32(i32 %0, i32 %1) #10
  ret i32 %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @_Z3minll(i64, i64) #0 {
  %3 = tail call spir_func i64 @__hsail_min_s64(i64 %0, i64 %1) #2
  ret i64 %3
}

; Function Attrs: nounwind readnone
declare spir_func i64 @__hsail_min_s64(i64, i64) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x i64> @_Z3minDv16_mS_(<16 x i64>, <16 x i64>) #0 {
  %3 = shufflevector <16 x i64> %0, <16 x i64> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %4 = shufflevector <16 x i64> %1, <16 x i64> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %5 = tail call spir_func <8 x i64> @_Z3minDv8_mS_(<8 x i64> %3, <8 x i64> %4) #2
  %6 = shufflevector <8 x i64> %5, <8 x i64> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %7 = shufflevector <16 x i64> %0, <16 x i64> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %8 = shufflevector <16 x i64> %1, <16 x i64> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %9 = tail call spir_func <8 x i64> @_Z3minDv8_mS_(<8 x i64> %7, <8 x i64> %8) #2
  %10 = shufflevector <8 x i64> %9, <8 x i64> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %11 = shufflevector <16 x i64> %6, <16 x i64> %10, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  ret <16 x i64> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x i64> @_Z3minDv8_mS_(<8 x i64>, <8 x i64>) #0 {
  %3 = shufflevector <8 x i64> %0, <8 x i64> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %4 = shufflevector <8 x i64> %1, <8 x i64> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %5 = tail call spir_func <4 x i64> @_Z3minDv4_mS_(<4 x i64> %3, <4 x i64> %4) #2
  %6 = shufflevector <4 x i64> %5, <4 x i64> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %7 = shufflevector <8 x i64> %0, <8 x i64> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %8 = shufflevector <8 x i64> %1, <8 x i64> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %9 = tail call spir_func <4 x i64> @_Z3minDv4_mS_(<4 x i64> %7, <4 x i64> %8) #2
  %10 = shufflevector <4 x i64> %9, <4 x i64> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %11 = shufflevector <8 x i64> %6, <8 x i64> %10, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  ret <8 x i64> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i64> @_Z3minDv4_mS_(<4 x i64>, <4 x i64>) #0 {
  %3 = shufflevector <4 x i64> %0, <4 x i64> undef, <2 x i32> <i32 0, i32 1>
  %4 = shufflevector <4 x i64> %1, <4 x i64> undef, <2 x i32> <i32 0, i32 1>
  %5 = tail call spir_func <2 x i64> @_Z3minDv2_mS_(<2 x i64> %3, <2 x i64> %4) #2
  %6 = shufflevector <2 x i64> %5, <2 x i64> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %7 = shufflevector <4 x i64> %0, <4 x i64> undef, <2 x i32> <i32 2, i32 3>
  %8 = shufflevector <4 x i64> %1, <4 x i64> undef, <2 x i32> <i32 2, i32 3>
  %9 = tail call spir_func <2 x i64> @_Z3minDv2_mS_(<2 x i64> %7, <2 x i64> %8) #2
  %10 = shufflevector <2 x i64> %9, <2 x i64> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %11 = shufflevector <4 x i64> %6, <4 x i64> %10, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x i64> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i64> @_Z3minDv2_mS_(<2 x i64>, <2 x i64>) #0 {
  %3 = extractelement <2 x i64> %0, i64 0
  %4 = extractelement <2 x i64> %1, i64 0
  %5 = tail call spir_func i64 @_Z3minmm(i64 %3, i64 %4) #2
  %6 = insertelement <2 x i64> undef, i64 %5, i64 0
  %7 = extractelement <2 x i64> %0, i64 1
  %8 = extractelement <2 x i64> %1, i64 1
  %9 = tail call spir_func i64 @_Z3minmm(i64 %7, i64 %8) #2
  %10 = insertelement <2 x i64> %6, i64 %9, i64 1
  ret <2 x i64> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x i64> @_Z3minDv3_mS_(<3 x i64>, <3 x i64>) #0 {
  %3 = shufflevector <3 x i64> %0, <3 x i64> undef, <2 x i32> <i32 0, i32 1>
  %4 = shufflevector <3 x i64> %1, <3 x i64> undef, <2 x i32> <i32 0, i32 1>
  %5 = tail call spir_func <2 x i64> @_Z3minDv2_mS_(<2 x i64> %3, <2 x i64> %4) #2
  %6 = shufflevector <2 x i64> %5, <2 x i64> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %7 = extractelement <3 x i64> %0, i64 2
  %8 = extractelement <3 x i64> %1, i64 2
  %9 = tail call spir_func i64 @_Z3minmm(i64 %7, i64 %8) #2
  %10 = insertelement <3 x i64> %6, i64 %9, i64 2
  ret <3 x i64> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @_Z3minmm(i64, i64) #0 {
  %3 = tail call spir_func i64 @__hsail_min_u64(i64 %0, i64 %1) #2
  ret i64 %3
}

; Function Attrs: nounwind readnone
declare spir_func i64 @__hsail_min_u64(i64, i64) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z5mul24ii(i32, i32) #0 {
  %3 = tail call spir_func i32 @__amdil_imul24_i32(i32 %0, i32 %1) #10
  ret i32 %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z5mad24iii(i32, i32, i32) #0 {
  %4 = tail call spir_func i32 @__amdil_imad24_i32(i32 %0, i32 %1, i32 %2) #10
  ret i32 %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z5mul24jj(i32, i32) #0 {
  %3 = tail call spir_func i32 @__amdil_umul24_u32(i32 %0, i32 %1) #10
  ret i32 %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z5mad24jjj(i32, i32, i32) #0 {
  %4 = tail call spir_func i32 @__amdil_umad24_u32(i32 %0, i32 %1, i32 %2) #10
  ret i32 %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i8 @_Z6mul_hicc(i8 signext, i8 signext) #0 {
  %3 = sext i8 %0 to i32
  %4 = sext i8 %1 to i32
  %5 = mul nsw i32 %4, %3
  %6 = lshr i32 %5, 8
  %7 = trunc i32 %6 to i8
  ret i8 %7
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i8 @_Z6mul_hihh(i8 zeroext, i8 zeroext) #0 {
  %3 = zext i8 %0 to i32
  %4 = zext i8 %1 to i32
  %5 = mul i32 %4, %3
  %6 = lshr i32 %5, 8
  %7 = trunc i32 %6 to i8
  ret i8 %7
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i16 @_Z6mul_hiss(i16 signext, i16 signext) #0 {
  %3 = sext i16 %0 to i32
  %4 = sext i16 %1 to i32
  %5 = mul nsw i32 %4, %3
  %6 = lshr i32 %5, 16
  %7 = trunc i32 %6 to i16
  ret i16 %7
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i16 @_Z6mul_hitt(i16 zeroext, i16 zeroext) #0 {
  %3 = zext i16 %0 to i32
  %4 = zext i16 %1 to i32
  %5 = mul i32 %4, %3
  %6 = lshr i32 %5, 16
  %7 = trunc i32 %6 to i16
  ret i16 %7
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z6mul_hiii(i32, i32) #0 {
  %3 = tail call spir_func i32 @__amdil_imul_high_i32(i32 %0, i32 %1) #10
  ret i32 %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z6mul_hijj(i32, i32) #0 {
  %3 = tail call spir_func i32 @__amdil_umul_high_u32(i32 %0, i32 %1) #10
  ret i32 %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @_Z6mul_hill(i64, i64) #0 {
  %3 = tail call spir_func i64 @__hsail_mulhi_s64(i64 %0, i64 %1) #2
  ret i64 %3
}

; Function Attrs: nounwind readnone
declare spir_func i64 @__hsail_mulhi_s64(i64, i64) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @_Z6mul_himm(i64, i64) #0 {
  %3 = tail call spir_func i64 @__hsail_mulhi_u64(i64 %0, i64 %1) #2
  ret i64 %3
}

; Function Attrs: nounwind readnone
declare spir_func i64 @__hsail_mulhi_u64(i64, i64) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i8 @_Z5rhaddcc(i8 signext, i8 signext) #0 {
  %3 = sext i8 %0 to i32
  %4 = sext i8 %1 to i32
  %5 = add nsw i32 %3, 1
  %6 = add nsw i32 %5, %4
  %7 = lshr i32 %6, 1
  %8 = trunc i32 %7 to i8
  ret i8 %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i8 @_Z5rhaddhh(i8 zeroext, i8 zeroext) #0 {
  %3 = zext i8 %0 to i32
  %4 = zext i8 %1 to i32
  %5 = add nuw nsw i32 %3, 1
  %6 = add nuw nsw i32 %5, %4
  %7 = lshr i32 %6, 1
  %8 = trunc i32 %7 to i8
  ret i8 %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i16 @_Z5rhaddss(i16 signext, i16 signext) #0 {
  %3 = sext i16 %0 to i32
  %4 = sext i16 %1 to i32
  %5 = add nsw i32 %3, 1
  %6 = add nsw i32 %5, %4
  %7 = lshr i32 %6, 1
  %8 = trunc i32 %7 to i16
  ret i16 %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i16 @_Z5rhaddtt(i16 zeroext, i16 zeroext) #0 {
  %3 = zext i16 %0 to i32
  %4 = zext i16 %1 to i32
  %5 = add nuw nsw i32 %3, 1
  %6 = add nuw nsw i32 %5, %4
  %7 = lshr i32 %6, 1
  %8 = trunc i32 %7 to i16
  ret i16 %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z5rhaddii(i32, i32) #0 {
  %3 = or i32 %1, %0
  %4 = and i32 %3, 1
  %5 = ashr i32 %0, 1
  %6 = ashr i32 %1, 1
  %7 = add nsw i32 %6, %5
  %8 = add nsw i32 %7, %4
  ret i32 %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z5rhaddjj(i32, i32) #0 {
  %3 = or i32 %1, %0
  %4 = and i32 %3, 1
  %5 = lshr i32 %0, 1
  %6 = lshr i32 %1, 1
  %7 = add nuw i32 %6, %5
  %8 = add i32 %7, %4
  ret i32 %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @_Z5rhaddll(i64, i64) #0 {
  %3 = or i64 %1, %0
  %4 = and i64 %3, 1
  %5 = ashr i64 %0, 1
  %6 = ashr i64 %1, 1
  %7 = add nsw i64 %6, %5
  %8 = add nsw i64 %7, %4
  ret i64 %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @_Z5rhaddmm(i64, i64) #0 {
  %3 = or i64 %1, %0
  %4 = and i64 %3, 1
  %5 = lshr i64 %0, 1
  %6 = lshr i64 %1, 1
  %7 = add nuw i64 %6, %5
  %8 = add i64 %7, %4
  ret i64 %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i8 @_Z7sub_satcc(i8 signext, i8 signext) #0 {
  %3 = sext i8 %0 to i32
  %4 = sext i8 %1 to i32
  %5 = sub nsw i32 %3, %4
  %6 = tail call spir_func i32 @_Z3minii(i32 127, i32 %5) #2
  %7 = tail call spir_func i32 @_Z3maxii(i32 -128, i32 %6) #2
  %8 = trunc i32 %7 to i8
  ret i8 %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i8 @_Z7sub_sathh(i8 zeroext, i8 zeroext) #0 {
  %3 = zext i8 %0 to i32
  %4 = zext i8 %1 to i32
  %5 = sub nsw i32 %3, %4
  %6 = tail call spir_func i32 @_Z3maxii(i32 %5, i32 0) #2
  %7 = trunc i32 %6 to i8
  ret i8 %7
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i16 @_Z7sub_satss(i16 signext, i16 signext) #0 {
  %3 = sext i16 %0 to i32
  %4 = sext i16 %1 to i32
  %5 = sub nsw i32 %3, %4
  %6 = tail call spir_func i32 @_Z3minii(i32 32767, i32 %5) #2
  %7 = tail call spir_func i32 @_Z3maxii(i32 -32768, i32 %6) #2
  %8 = trunc i32 %7 to i16
  ret i16 %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i16 @_Z7sub_sattt(i16 zeroext, i16 zeroext) #0 {
  %3 = zext i16 %0 to i32
  %4 = zext i16 %1 to i32
  %5 = sub nsw i32 %3, %4
  %6 = tail call spir_func i32 @_Z3maxii(i32 %5, i32 0) #2
  %7 = trunc i32 %6 to i16
  ret i16 %7
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z7sub_satii(i32, i32) #0 {
  %3 = sub nsw i32 %0, %1
  %4 = icmp slt i32 %1, 1
  %5 = add nsw i32 %1, 2147483647
  %6 = icmp slt i32 %5, %0
  %7 = and i1 %4, %6
  %8 = select i1 %7, i32 2147483647, i32 %3
  %9 = icmp sgt i32 %1, 0
  %10 = xor i32 %1, -2147483648
  %11 = icmp sgt i32 %10, %0
  %12 = and i1 %9, %11
  %13 = select i1 %12, i32 -2147483648, i32 %8
  ret i32 %13
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z7sub_satjj(i32, i32) #0 {
  %3 = sub i32 %0, %1
  %4 = icmp ult i32 %0, %1
  %5 = select i1 %4, i32 0, i32 %3
  ret i32 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @_Z7sub_satll(i64, i64) #0 {
  %3 = sub nsw i64 %0, %1
  %4 = icmp slt i64 %1, 1
  %5 = add nsw i64 %1, 9223372036854775807
  %6 = icmp slt i64 %5, %0
  %7 = and i1 %4, %6
  %8 = select i1 %7, i64 9223372036854775807, i64 %3
  %9 = icmp sgt i64 %1, 0
  %10 = xor i64 %1, -9223372036854775808
  %11 = icmp sgt i64 %10, %0
  %12 = and i1 %9, %11
  %13 = select i1 %12, i64 -9223372036854775808, i64 %8
  ret i64 %13
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @_Z7sub_satmm(i64, i64) #0 {
  %3 = sub i64 %0, %1
  %4 = icmp ult i64 %0, %1
  %5 = select i1 %4, i64 0, i64 %3
  ret i64 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i16 @_Z8upsamplehh(i8 zeroext, i8 zeroext) #0 {
  %3 = zext i8 %0 to i32
  %4 = shl nuw nsw i32 %3, 8
  %5 = zext i8 %1 to i32
  %6 = or i32 %4, %5
  %7 = trunc i32 %6 to i16
  ret i16 %7
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func signext i16 @_Z8upsamplech(i8 signext, i8 zeroext) #0 {
  %3 = sext i8 %0 to i32
  %4 = shl nsw i32 %3, 8
  %5 = zext i8 %1 to i32
  %6 = or i32 %4, %5
  %7 = trunc i32 %6 to i16
  ret i16 %7
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z8upsamplett(i16 zeroext, i16 zeroext) #0 {
  %3 = zext i16 %0 to i32
  %4 = shl nuw i32 %3, 16
  %5 = zext i16 %1 to i32
  %6 = or i32 %4, %5
  ret i32 %6
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z8upsamplest(i16 signext, i16 zeroext) #0 {
  %3 = zext i16 %0 to i32
  %4 = shl nuw i32 %3, 16
  %5 = zext i16 %1 to i32
  %6 = or i32 %4, %5
  ret i32 %6
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @_Z8upsamplejj(i32, i32) #0 {
  %3 = zext i32 %0 to i64
  %4 = shl nuw i64 %3, 32
  %5 = zext i32 %1 to i64
  %6 = or i64 %4, %5
  ret i64 %6
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @_Z8upsampleij(i32, i32) #0 {
  %3 = zext i32 %0 to i64
  %4 = shl nuw i64 %3, 32
  %5 = zext i32 %1 to i64
  %6 = or i64 %4, %5
  ret i64 %6
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z15get_image_width11ocl_image1d(%0 addrspace(1)* readonly) #0 {
  %2 = tail call spir_func i32 @__hsail_query_width_1d(%0 addrspace(1)* %0) #10
  ret i32 %2
}

; Function Attrs: nounwind readonly
declare spir_func i32 @__hsail_query_width_1d(%0 addrspace(1)*) #4

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z15get_image_width17ocl_image1dbuffer(%1 addrspace(1)* readonly) #0 {
  %2 = tail call spir_func i32 @__hsail_query_width_1db(%1 addrspace(1)* %0) #10
  ret i32 %2
}

; Function Attrs: nounwind readonly
declare spir_func i32 @__hsail_query_width_1db(%1 addrspace(1)*) #4

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z15get_image_width16ocl_image1darray(%2 addrspace(1)* readonly) #0 {
  %2 = tail call spir_func i32 @__hsail_query_width_1da(%2 addrspace(1)* %0) #10
  ret i32 %2
}

; Function Attrs: nounwind readonly
declare spir_func i32 @__hsail_query_width_1da(%2 addrspace(1)*) #4

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z15get_image_width11ocl_image2d(%3 addrspace(1)* readonly) #0 {
  %2 = tail call spir_func i32 @__hsail_query_width_2d(%3 addrspace(1)* %0) #10
  ret i32 %2
}

; Function Attrs: nounwind readonly
declare spir_func i32 @__hsail_query_width_2d(%3 addrspace(1)*) #4

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z15get_image_width16ocl_image2darray(%4 addrspace(1)* readonly) #0 {
  %2 = tail call spir_func i32 @__hsail_query_width_2da(%4 addrspace(1)* %0) #10
  ret i32 %2
}

; Function Attrs: nounwind readonly
declare spir_func i32 @__hsail_query_width_2da(%4 addrspace(1)*) #4

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z15get_image_width11ocl_image3d(%5 addrspace(1)* readonly) #0 {
  %2 = tail call spir_func i32 @__hsail_query_width_3d(%5 addrspace(1)* %0) #10
  ret i32 %2
}

; Function Attrs: nounwind readonly
declare spir_func i32 @__hsail_query_width_3d(%5 addrspace(1)*) #4

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z16get_image_height11ocl_image2d(%3 addrspace(1)* readonly) #0 {
  %2 = tail call spir_func i32 @__hsail_query_height_2d(%3 addrspace(1)* %0) #10
  ret i32 %2
}

; Function Attrs: nounwind readonly
declare spir_func i32 @__hsail_query_height_2d(%3 addrspace(1)*) #4

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z16get_image_height16ocl_image2darray(%4 addrspace(1)* readonly) #0 {
  %2 = tail call spir_func i32 @__hsail_query_height_2da(%4 addrspace(1)* %0) #10
  ret i32 %2
}

; Function Attrs: nounwind readonly
declare spir_func i32 @__hsail_query_height_2da(%4 addrspace(1)*) #4

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z16get_image_height11ocl_image3d(%5 addrspace(1)* readonly) #0 {
  %2 = tail call spir_func i32 @__hsail_query_height_3d(%5 addrspace(1)* %0) #10
  ret i32 %2
}

; Function Attrs: nounwind readonly
declare spir_func i32 @__hsail_query_height_3d(%5 addrspace(1)*) #4

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z15get_image_depth11ocl_image3d(%5 addrspace(1)* readonly) #0 {
  %2 = tail call spir_func i32 @__hsail_depth_3d(%5 addrspace(1)* %0) #10
  ret i32 %2
}

; Function Attrs: nounwind readonly
declare spir_func i32 @__hsail_depth_3d(%5 addrspace(1)*) #4

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z27get_image_channel_data_type11ocl_image1d(%0 addrspace(1)* readonly) #0 {
  %2 = tail call spir_func i32 @__hsail_query_format_1d(%0 addrspace(1)* %0) #10
  %3 = tail call spir_func i32 @6(i32 %2)
  ret i32 %3
}

; Function Attrs: nounwind readonly
declare spir_func i32 @__hsail_query_format_1d(%0 addrspace(1)*) #4

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z27get_image_channel_data_type17ocl_image1dbuffer(%1 addrspace(1)* readonly) #0 {
  %2 = tail call spir_func i32 @__hsail_query_format_1db(%1 addrspace(1)* %0) #10
  %3 = tail call spir_func i32 @6(i32 %2)
  ret i32 %3
}

; Function Attrs: nounwind readonly
declare spir_func i32 @__hsail_query_format_1db(%1 addrspace(1)*) #4

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z27get_image_channel_data_type16ocl_image1darray(%2 addrspace(1)* readonly) #0 {
  %2 = tail call spir_func i32 @__hsail_query_format_1da(%2 addrspace(1)* %0) #10
  %3 = tail call spir_func i32 @6(i32 %2)
  ret i32 %3
}

; Function Attrs: nounwind readonly
declare spir_func i32 @__hsail_query_format_1da(%2 addrspace(1)*) #4

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z27get_image_channel_data_type11ocl_image2d(%3 addrspace(1)* readonly) #0 {
  %2 = tail call spir_func i32 @__hsail_query_format_2d(%3 addrspace(1)* %0) #10
  %3 = tail call spir_func i32 @6(i32 %2)
  ret i32 %3
}

; Function Attrs: nounwind readonly
declare spir_func i32 @__hsail_query_format_2d(%3 addrspace(1)*) #4

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z27get_image_channel_data_type16ocl_image2darray(%4 addrspace(1)* readonly) #0 {
  %2 = tail call spir_func i32 @__hsail_query_format_2da(%4 addrspace(1)* %0) #10
  %3 = tail call spir_func i32 @6(i32 %2)
  ret i32 %3
}

; Function Attrs: nounwind readonly
declare spir_func i32 @__hsail_query_format_2da(%4 addrspace(1)*) #4

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z27get_image_channel_data_type11ocl_image3d(%5 addrspace(1)* readonly) #0 {
  %2 = tail call spir_func i32 @__hsail_query_format_3d(%5 addrspace(1)* %0) #10
  %3 = tail call spir_func i32 @6(i32 %2)
  ret i32 %3
}

; Function Attrs: nounwind readonly
declare spir_func i32 @__hsail_query_format_3d(%5 addrspace(1)*) #4

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z23get_image_channel_order11ocl_image1d(%0 addrspace(1)* readonly) #0 {
  %2 = tail call spir_func i32 @__hsail_query_order_1d(%0 addrspace(1)* %0) #10
  %3 = tail call spir_func i32 @7(i32 %2)
  ret i32 %3
}

; Function Attrs: nounwind readonly
declare spir_func i32 @__hsail_query_order_1d(%0 addrspace(1)*) #4

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z23get_image_channel_order17ocl_image1dbuffer(%1 addrspace(1)* readonly) #0 {
  %2 = tail call spir_func i32 @__hsail_query_order_1db(%1 addrspace(1)* %0) #10
  %3 = tail call spir_func i32 @7(i32 %2)
  ret i32 %3
}

; Function Attrs: nounwind readonly
declare spir_func i32 @__hsail_query_order_1db(%1 addrspace(1)*) #4

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z23get_image_channel_order16ocl_image1darray(%2 addrspace(1)* readonly) #0 {
  %2 = tail call spir_func i32 @__hsail_query_order_1da(%2 addrspace(1)* %0) #10
  %3 = tail call spir_func i32 @7(i32 %2)
  ret i32 %3
}

; Function Attrs: nounwind readonly
declare spir_func i32 @__hsail_query_order_1da(%2 addrspace(1)*) #4

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z23get_image_channel_order11ocl_image2d(%3 addrspace(1)* readonly) #0 {
  %2 = tail call spir_func i32 @__hsail_query_order_2d(%3 addrspace(1)* %0) #10
  %3 = tail call spir_func i32 @7(i32 %2)
  ret i32 %3
}

; Function Attrs: nounwind readonly
declare spir_func i32 @__hsail_query_order_2d(%3 addrspace(1)*) #4

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z23get_image_channel_order16ocl_image2darray(%4 addrspace(1)* readonly) #0 {
  %2 = tail call spir_func i32 @__hsail_query_order_2da(%4 addrspace(1)* %0) #10
  %3 = tail call spir_func i32 @7(i32 %2)
  ret i32 %3
}

; Function Attrs: nounwind readonly
declare spir_func i32 @__hsail_query_order_2da(%4 addrspace(1)*) #4

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z23get_image_channel_order11ocl_image3d(%5 addrspace(1)* readonly) #0 {
  %2 = tail call spir_func i32 @__hsail_query_order_3d(%5 addrspace(1)* %0) #10
  %3 = tail call spir_func i32 @7(i32 %2)
  ret i32 %3
}

; Function Attrs: nounwind readonly
declare spir_func i32 @__hsail_query_order_3d(%5 addrspace(1)*) #4

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i32> @_Z13get_image_dim11ocl_image2d(%3 addrspace(1)*) #0 {
  %2 = tail call spir_func i32 @_Z15get_image_width11ocl_image2d(%3 addrspace(1)* %0) #2
  %3 = insertelement <2 x i32> undef, i32 %2, i64 0
  %4 = tail call spir_func i32 @_Z16get_image_height11ocl_image2d(%3 addrspace(1)* %0) #2
  %5 = insertelement <2 x i32> %3, i32 %4, i64 1
  ret <2 x i32> %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i32> @_Z13get_image_dim16ocl_image2darray(%4 addrspace(1)*) #0 {
  %2 = tail call spir_func i32 @_Z15get_image_width16ocl_image2darray(%4 addrspace(1)* %0) #2
  %3 = insertelement <2 x i32> undef, i32 %2, i64 0
  %4 = tail call spir_func i32 @_Z16get_image_height16ocl_image2darray(%4 addrspace(1)* %0) #2
  %5 = insertelement <2 x i32> %3, i32 %4, i64 1
  ret <2 x i32> %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z13get_image_dim11ocl_image3d(%5 addrspace(1)*) #0 {
  %2 = tail call spir_func i32 @_Z15get_image_width11ocl_image3d(%5 addrspace(1)* %0) #2
  %3 = insertelement <4 x i32> undef, i32 %2, i64 0
  %4 = tail call spir_func i32 @_Z16get_image_height11ocl_image3d(%5 addrspace(1)* %0) #2
  %5 = insertelement <4 x i32> %3, i32 %4, i64 1
  %6 = tail call spir_func i32 @_Z15get_image_depth11ocl_image3d(%5 addrspace(1)* %0) #2
  %7 = insertelement <4 x i32> %5, i32 %6, i64 2
  %8 = insertelement <4 x i32> %7, i32 0, i64 3
  ret <4 x i32> %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @_Z20get_image_array_size16ocl_image1darray(%2 addrspace(1)*) #0 {
  %2 = tail call spir_func i32 @__hsail_query_array_1da(%2 addrspace(1)* %0) #10
  %3 = zext i32 %2 to i64
  ret i64 %3
}

; Function Attrs: nounwind readonly
declare spir_func i32 @__hsail_query_array_1da(%2 addrspace(1)*) #4

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @_Z20get_image_array_size16ocl_image2darray(%4 addrspace(1)*) #0 {
  %2 = tail call spir_func i32 @__hsail_query_array_2da(%4 addrspace(1)* %0) #10
  %3 = zext i32 %2 to i64
  ret i64 %3
}

; Function Attrs: nounwind readonly
declare spir_func i32 @__hsail_query_array_2da(%4 addrspace(1)*) #4

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z15get_image_width16ocl_image2ddepth(%6 addrspace(1)* readonly) #0 {
  %2 = tail call spir_func i32 @__hsail_query_width_2ddepth(%6 addrspace(1)* %0) #10
  ret i32 %2
}

; Function Attrs: nounwind readonly
declare spir_func i32 @__hsail_query_width_2ddepth(%6 addrspace(1)*) #4

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z15get_image_width21ocl_image2darraydepth(%7 addrspace(1)* readonly) #0 {
  %2 = tail call spir_func i32 @__hsail_query_width_2dadepth(%7 addrspace(1)* %0) #10
  ret i32 %2
}

; Function Attrs: nounwind readonly
declare spir_func i32 @__hsail_query_width_2dadepth(%7 addrspace(1)*) #4

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z16get_image_height16ocl_image2ddepth(%6 addrspace(1)* readonly) #0 {
  %2 = tail call spir_func i32 @__hsail_query_height_2ddepth(%6 addrspace(1)* %0) #10
  ret i32 %2
}

; Function Attrs: nounwind readonly
declare spir_func i32 @__hsail_query_height_2ddepth(%6 addrspace(1)*) #4

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z16get_image_height21ocl_image2darraydepth(%7 addrspace(1)* readonly) #0 {
  %2 = tail call spir_func i32 @__hsail_query_height_2dadepth(%7 addrspace(1)* %0) #10
  ret i32 %2
}

; Function Attrs: nounwind readonly
declare spir_func i32 @__hsail_query_height_2dadepth(%7 addrspace(1)*) #4

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z27get_image_channel_data_type16ocl_image2ddepth(%6 addrspace(1)* readonly) #0 {
  %2 = tail call spir_func i32 @__hsail_query_channeltype_2ddepth(%6 addrspace(1)* %0) #10
  %3 = tail call spir_func i32 @6(i32 %2)
  ret i32 %3
}

; Function Attrs: nounwind readonly
declare spir_func i32 @__hsail_query_channeltype_2ddepth(%6 addrspace(1)*) #4

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z27get_image_channel_data_type21ocl_image2darraydepth(%7 addrspace(1)* readonly) #0 {
  %2 = tail call spir_func i32 @__hsail_query_channeltype_2dadepth(%7 addrspace(1)* %0) #10
  %3 = tail call spir_func i32 @6(i32 %2)
  ret i32 %3
}

; Function Attrs: nounwind readonly
declare spir_func i32 @__hsail_query_channeltype_2dadepth(%7 addrspace(1)*) #4

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z23get_image_channel_order16ocl_image2ddepth(%6 addrspace(1)* readonly) #0 {
  %2 = tail call spir_func i32 @__hsail_query_channelorder_2ddepth(%6 addrspace(1)* %0) #10
  %3 = tail call spir_func i32 @7(i32 %2)
  ret i32 %3
}

; Function Attrs: nounwind readonly
declare spir_func i32 @__hsail_query_channelorder_2ddepth(%6 addrspace(1)*) #4

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z23get_image_channel_order21ocl_image2darraydepth(%7 addrspace(1)* readonly) #0 {
  %2 = tail call spir_func i32 @__hsail_query_channelorder_2dadepth(%7 addrspace(1)* %0) #10
  %3 = tail call spir_func i32 @7(i32 %2)
  ret i32 %3
}

; Function Attrs: nounwind readonly
declare spir_func i32 @__hsail_query_channelorder_2dadepth(%7 addrspace(1)*) #4

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i32> @_Z13get_image_dim16ocl_image2ddepth(%6 addrspace(1)*) #0 {
  %2 = tail call spir_func i32 @_Z15get_image_width16ocl_image2ddepth(%6 addrspace(1)* %0) #2
  %3 = insertelement <2 x i32> undef, i32 %2, i64 0
  %4 = tail call spir_func i32 @_Z16get_image_height16ocl_image2ddepth(%6 addrspace(1)* %0) #2
  %5 = insertelement <2 x i32> %3, i32 %4, i64 1
  ret <2 x i32> %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i32> @_Z13get_image_dim21ocl_image2darraydepth(%7 addrspace(1)*) #0 {
  %2 = tail call spir_func i32 @_Z15get_image_width21ocl_image2darraydepth(%7 addrspace(1)* %0) #2
  %3 = insertelement <2 x i32> undef, i32 %2, i64 0
  %4 = tail call spir_func i32 @_Z16get_image_height21ocl_image2darraydepth(%7 addrspace(1)* %0) #2
  %5 = insertelement <2 x i32> %3, i32 %4, i64 1
  ret <2 x i32> %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @_Z20get_image_array_size21ocl_image2darraydepth(%7 addrspace(1)*) #0 {
  %2 = tail call spir_func i32 @__hsail_query_array_2dadepth(%7 addrspace(1)* %0) #10
  %3 = sext i32 %2 to i64
  ret i64 %3
}

; Function Attrs: nounwind readonly
declare spir_func i32 @__hsail_query_array_2dadepth(%7 addrspace(1)*) #4

; Function Attrs: inlinehint nounwind readnone
define internal spir_func i32 @6(i32) #3 {
  %2 = and i32 %0, 15
  %3 = zext i32 %2 to i64
  %4 = getelementptr inbounds [16 x i32] addrspace(2)* @__hsail_BRIGChTypeToOCLChType, i64 0, i64 %3
  %5 = load i32 addrspace(2)* %4, align 4
  ret i32 %5
}

; Function Attrs: inlinehint nounwind readnone
define internal spir_func i32 @7(i32) #3 {
  %2 = and i32 %0, 31
  %3 = zext i32 %2 to i64
  %4 = getelementptr inbounds [32 x i32] addrspace(2)* @__hsail_BRIGChOrderToOCLChOrder, i64 0, i64 %3
  %5 = load i32 addrspace(2)* %4, align 4
  ret i32 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x float> @_Z11read_imagef11ocl_image1d11ocl_sampleri(%0 addrspace(1)*, i32, i32) #0 {
  %4 = tail call %8 @__hsail_rdimagef_1d_s32(%0 addrspace(1)* %0, i32 %1, i32 %2) #11
  %5 = extractvalue %8 %4, 0
  %6 = extractvalue %8 %4, 1
  %7 = extractvalue %8 %4, 2
  %8 = extractvalue %8 %4, 3
  %9 = insertelement <4 x float> undef, float %5, i32 0
  %10 = insertelement <4 x float> %9, float %6, i32 1
  %11 = insertelement <4 x float> %10, float %7, i32 2
  %12 = insertelement <4 x float> %11, float %8, i32 3
  ret <4 x float> %12
}

declare %8 @__hsail_rdimagef_1d_s32(%0 addrspace(1)*, i32, i32) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x float> @_Z11read_imagef11ocl_image1d11ocl_samplerf(%0 addrspace(1)*, i32, float) #0 {
  %4 = tail call %8 @__hsail_rdimagef_1d_f32(%0 addrspace(1)* %0, i32 %1, float %2) #11
  %5 = extractvalue %8 %4, 0
  %6 = extractvalue %8 %4, 1
  %7 = extractvalue %8 %4, 2
  %8 = extractvalue %8 %4, 3
  %9 = insertelement <4 x float> undef, float %5, i32 0
  %10 = insertelement <4 x float> %9, float %6, i32 1
  %11 = insertelement <4 x float> %10, float %7, i32 2
  %12 = insertelement <4 x float> %11, float %8, i32 3
  ret <4 x float> %12
}

declare %8 @__hsail_rdimagef_1d_f32(%0 addrspace(1)*, i32, float) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z11read_imagei11ocl_image1d11ocl_sampleri(%0 addrspace(1)*, i32, i32) #0 {
  %4 = tail call %9 @__hsail_rdimagei_1d_s32(%0 addrspace(1)* %0, i32 %1, i32 %2) #11
  %5 = extractvalue %9 %4, 0
  %6 = extractvalue %9 %4, 1
  %7 = extractvalue %9 %4, 2
  %8 = extractvalue %9 %4, 3
  %9 = insertelement <4 x i32> undef, i32 %5, i32 0
  %10 = insertelement <4 x i32> %9, i32 %6, i32 1
  %11 = insertelement <4 x i32> %10, i32 %7, i32 2
  %12 = insertelement <4 x i32> %11, i32 %8, i32 3
  ret <4 x i32> %12
}

declare %9 @__hsail_rdimagei_1d_s32(%0 addrspace(1)*, i32, i32) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z11read_imagei11ocl_image1d11ocl_samplerf(%0 addrspace(1)*, i32, float) #0 {
  %4 = tail call %9 @__hsail_rdimagei_1d_f32(%0 addrspace(1)* %0, i32 %1, float %2) #11
  %5 = extractvalue %9 %4, 0
  %6 = extractvalue %9 %4, 1
  %7 = extractvalue %9 %4, 2
  %8 = extractvalue %9 %4, 3
  %9 = insertelement <4 x i32> undef, i32 %5, i32 0
  %10 = insertelement <4 x i32> %9, i32 %6, i32 1
  %11 = insertelement <4 x i32> %10, i32 %7, i32 2
  %12 = insertelement <4 x i32> %11, i32 %8, i32 3
  ret <4 x i32> %12
}

declare %9 @__hsail_rdimagei_1d_f32(%0 addrspace(1)*, i32, float) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z12read_imageui11ocl_image1d11ocl_sampleri(%0 addrspace(1)*, i32, i32) #0 {
  %4 = tail call %10 @__hsail_rdimageui_1d_s32(%0 addrspace(1)* %0, i32 %1, i32 %2) #11
  %5 = extractvalue %10 %4, 0
  %6 = extractvalue %10 %4, 1
  %7 = extractvalue %10 %4, 2
  %8 = extractvalue %10 %4, 3
  %9 = insertelement <4 x i32> undef, i32 %5, i32 0
  %10 = insertelement <4 x i32> %9, i32 %6, i32 1
  %11 = insertelement <4 x i32> %10, i32 %7, i32 2
  %12 = insertelement <4 x i32> %11, i32 %8, i32 3
  ret <4 x i32> %12
}

declare %10 @__hsail_rdimageui_1d_s32(%0 addrspace(1)*, i32, i32) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z12read_imageui11ocl_image1d11ocl_samplerf(%0 addrspace(1)*, i32, float) #0 {
  %4 = tail call %10 @__hsail_rdimageui_1d_f32(%0 addrspace(1)* %0, i32 %1, float %2) #11
  %5 = extractvalue %10 %4, 0
  %6 = extractvalue %10 %4, 1
  %7 = extractvalue %10 %4, 2
  %8 = extractvalue %10 %4, 3
  %9 = insertelement <4 x i32> undef, i32 %5, i32 0
  %10 = insertelement <4 x i32> %9, i32 %6, i32 1
  %11 = insertelement <4 x i32> %10, i32 %7, i32 2
  %12 = insertelement <4 x i32> %11, i32 %8, i32 3
  ret <4 x i32> %12
}

declare %10 @__hsail_rdimageui_1d_f32(%0 addrspace(1)*, i32, float) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x float> @_Z11read_imagef16ocl_image1darray11ocl_samplerDv2_i(%2 addrspace(1)*, i32, <2 x i32>) #0 {
  %4 = extractelement <2 x i32> %2, i64 0
  %5 = extractelement <2 x i32> %2, i64 1
  %6 = tail call %8 @__hsail_rdimagef_1da_s32(%2 addrspace(1)* %0, i32 %1, i32 %4, i32 %5) #11
  %7 = extractvalue %8 %6, 0
  %8 = extractvalue %8 %6, 1
  %9 = extractvalue %8 %6, 2
  %10 = extractvalue %8 %6, 3
  %11 = insertelement <4 x float> undef, float %7, i32 0
  %12 = insertelement <4 x float> %11, float %8, i32 1
  %13 = insertelement <4 x float> %12, float %9, i32 2
  %14 = insertelement <4 x float> %13, float %10, i32 3
  ret <4 x float> %14
}

declare %8 @__hsail_rdimagef_1da_s32(%2 addrspace(1)*, i32, i32, i32) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x float> @_Z11read_imagef16ocl_image1darray11ocl_samplerDv2_f(%2 addrspace(1)*, i32, <2 x float>) #0 {
  %4 = extractelement <2 x float> %2, i64 0
  %5 = extractelement <2 x float> %2, i64 1
  %6 = tail call %8 @__hsail_rdimagef_1da_f32(%2 addrspace(1)* %0, i32 %1, float %4, float %5) #11
  %7 = extractvalue %8 %6, 0
  %8 = extractvalue %8 %6, 1
  %9 = extractvalue %8 %6, 2
  %10 = extractvalue %8 %6, 3
  %11 = insertelement <4 x float> undef, float %7, i32 0
  %12 = insertelement <4 x float> %11, float %8, i32 1
  %13 = insertelement <4 x float> %12, float %9, i32 2
  %14 = insertelement <4 x float> %13, float %10, i32 3
  ret <4 x float> %14
}

declare %8 @__hsail_rdimagef_1da_f32(%2 addrspace(1)*, i32, float, float) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z11read_imagei16ocl_image1darray11ocl_samplerDv2_i(%2 addrspace(1)*, i32, <2 x i32>) #0 {
  %4 = extractelement <2 x i32> %2, i64 0
  %5 = extractelement <2 x i32> %2, i64 1
  %6 = tail call %9 @__hsail_rdimagei_1da_s32(%2 addrspace(1)* %0, i32 %1, i32 %4, i32 %5) #11
  %7 = extractvalue %9 %6, 0
  %8 = extractvalue %9 %6, 1
  %9 = extractvalue %9 %6, 2
  %10 = extractvalue %9 %6, 3
  %11 = insertelement <4 x i32> undef, i32 %7, i32 0
  %12 = insertelement <4 x i32> %11, i32 %8, i32 1
  %13 = insertelement <4 x i32> %12, i32 %9, i32 2
  %14 = insertelement <4 x i32> %13, i32 %10, i32 3
  ret <4 x i32> %14
}

declare %9 @__hsail_rdimagei_1da_s32(%2 addrspace(1)*, i32, i32, i32) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z11read_imagei16ocl_image1darray11ocl_samplerDv2_f(%2 addrspace(1)*, i32, <2 x float>) #0 {
  %4 = extractelement <2 x float> %2, i64 0
  %5 = extractelement <2 x float> %2, i64 1
  %6 = tail call %9 @__hsail_rdimagei_1da_f32(%2 addrspace(1)* %0, i32 %1, float %4, float %5) #11
  %7 = extractvalue %9 %6, 0
  %8 = extractvalue %9 %6, 1
  %9 = extractvalue %9 %6, 2
  %10 = extractvalue %9 %6, 3
  %11 = insertelement <4 x i32> undef, i32 %7, i32 0
  %12 = insertelement <4 x i32> %11, i32 %8, i32 1
  %13 = insertelement <4 x i32> %12, i32 %9, i32 2
  %14 = insertelement <4 x i32> %13, i32 %10, i32 3
  ret <4 x i32> %14
}

declare %9 @__hsail_rdimagei_1da_f32(%2 addrspace(1)*, i32, float, float) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z12read_imageui16ocl_image1darray11ocl_samplerDv2_i(%2 addrspace(1)*, i32, <2 x i32>) #0 {
  %4 = extractelement <2 x i32> %2, i64 0
  %5 = extractelement <2 x i32> %2, i64 1
  %6 = tail call %10 @__hsail_rdimageui_1da_s32(%2 addrspace(1)* %0, i32 %1, i32 %4, i32 %5) #11
  %7 = extractvalue %10 %6, 0
  %8 = extractvalue %10 %6, 1
  %9 = extractvalue %10 %6, 2
  %10 = extractvalue %10 %6, 3
  %11 = insertelement <4 x i32> undef, i32 %7, i32 0
  %12 = insertelement <4 x i32> %11, i32 %8, i32 1
  %13 = insertelement <4 x i32> %12, i32 %9, i32 2
  %14 = insertelement <4 x i32> %13, i32 %10, i32 3
  ret <4 x i32> %14
}

declare %10 @__hsail_rdimageui_1da_s32(%2 addrspace(1)*, i32, i32, i32) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z12read_imageui16ocl_image1darray11ocl_samplerDv2_f(%2 addrspace(1)*, i32, <2 x float>) #0 {
  %4 = extractelement <2 x float> %2, i64 0
  %5 = extractelement <2 x float> %2, i64 1
  %6 = tail call %10 @__hsail_rdimageui_1da_f32(%2 addrspace(1)* %0, i32 %1, float %4, float %5) #11
  %7 = extractvalue %10 %6, 0
  %8 = extractvalue %10 %6, 1
  %9 = extractvalue %10 %6, 2
  %10 = extractvalue %10 %6, 3
  %11 = insertelement <4 x i32> undef, i32 %7, i32 0
  %12 = insertelement <4 x i32> %11, i32 %8, i32 1
  %13 = insertelement <4 x i32> %12, i32 %9, i32 2
  %14 = insertelement <4 x i32> %13, i32 %10, i32 3
  ret <4 x i32> %14
}

declare %10 @__hsail_rdimageui_1da_f32(%2 addrspace(1)*, i32, float, float) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x float> @_Z11read_imagef11ocl_image2d11ocl_samplerDv2_i(%3 addrspace(1)*, i32, <2 x i32>) #0 {
  %4 = extractelement <2 x i32> %2, i64 0
  %5 = extractelement <2 x i32> %2, i64 1
  %6 = tail call %8 @__hsail_rdimagef_2d_s32(%3 addrspace(1)* %0, i32 %1, i32 %4, i32 %5) #11
  %7 = extractvalue %8 %6, 0
  %8 = extractvalue %8 %6, 1
  %9 = extractvalue %8 %6, 2
  %10 = extractvalue %8 %6, 3
  %11 = insertelement <4 x float> undef, float %7, i32 0
  %12 = insertelement <4 x float> %11, float %8, i32 1
  %13 = insertelement <4 x float> %12, float %9, i32 2
  %14 = insertelement <4 x float> %13, float %10, i32 3
  ret <4 x float> %14
}

declare %8 @__hsail_rdimagef_2d_s32(%3 addrspace(1)*, i32, i32, i32) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x float> @_Z11read_imagef11ocl_image2d11ocl_samplerDv2_f(%3 addrspace(1)*, i32, <2 x float>) #0 {
  %4 = extractelement <2 x float> %2, i64 0
  %5 = extractelement <2 x float> %2, i64 1
  %6 = tail call %8 @__hsail_rdimagef_2d_f32(%3 addrspace(1)* %0, i32 %1, float %4, float %5) #11
  %7 = extractvalue %8 %6, 0
  %8 = extractvalue %8 %6, 1
  %9 = extractvalue %8 %6, 2
  %10 = extractvalue %8 %6, 3
  %11 = insertelement <4 x float> undef, float %7, i32 0
  %12 = insertelement <4 x float> %11, float %8, i32 1
  %13 = insertelement <4 x float> %12, float %9, i32 2
  %14 = insertelement <4 x float> %13, float %10, i32 3
  ret <4 x float> %14
}

declare %8 @__hsail_rdimagef_2d_f32(%3 addrspace(1)*, i32, float, float) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z11read_imagei11ocl_image2d11ocl_samplerDv2_i(%3 addrspace(1)*, i32, <2 x i32>) #0 {
  %4 = extractelement <2 x i32> %2, i64 0
  %5 = extractelement <2 x i32> %2, i64 1
  %6 = tail call %9 @__hsail_rdimagei_2d_s32(%3 addrspace(1)* %0, i32 %1, i32 %4, i32 %5) #11
  %7 = extractvalue %9 %6, 0
  %8 = extractvalue %9 %6, 1
  %9 = extractvalue %9 %6, 2
  %10 = extractvalue %9 %6, 3
  %11 = insertelement <4 x i32> undef, i32 %7, i32 0
  %12 = insertelement <4 x i32> %11, i32 %8, i32 1
  %13 = insertelement <4 x i32> %12, i32 %9, i32 2
  %14 = insertelement <4 x i32> %13, i32 %10, i32 3
  ret <4 x i32> %14
}

declare %9 @__hsail_rdimagei_2d_s32(%3 addrspace(1)*, i32, i32, i32) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z11read_imagei11ocl_image2d11ocl_samplerDv2_f(%3 addrspace(1)*, i32, <2 x float>) #0 {
  %4 = extractelement <2 x float> %2, i64 0
  %5 = extractelement <2 x float> %2, i64 1
  %6 = tail call %9 @__hsail_rdimagei_2d_f32(%3 addrspace(1)* %0, i32 %1, float %4, float %5) #11
  %7 = extractvalue %9 %6, 0
  %8 = extractvalue %9 %6, 1
  %9 = extractvalue %9 %6, 2
  %10 = extractvalue %9 %6, 3
  %11 = insertelement <4 x i32> undef, i32 %7, i32 0
  %12 = insertelement <4 x i32> %11, i32 %8, i32 1
  %13 = insertelement <4 x i32> %12, i32 %9, i32 2
  %14 = insertelement <4 x i32> %13, i32 %10, i32 3
  ret <4 x i32> %14
}

declare %9 @__hsail_rdimagei_2d_f32(%3 addrspace(1)*, i32, float, float) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z12read_imageui11ocl_image2d11ocl_samplerDv2_i(%3 addrspace(1)*, i32, <2 x i32>) #0 {
  %4 = extractelement <2 x i32> %2, i64 0
  %5 = extractelement <2 x i32> %2, i64 1
  %6 = tail call %10 @__hsail_rdimageui_2d_s32(%3 addrspace(1)* %0, i32 %1, i32 %4, i32 %5) #11
  %7 = extractvalue %10 %6, 0
  %8 = extractvalue %10 %6, 1
  %9 = extractvalue %10 %6, 2
  %10 = extractvalue %10 %6, 3
  %11 = insertelement <4 x i32> undef, i32 %7, i32 0
  %12 = insertelement <4 x i32> %11, i32 %8, i32 1
  %13 = insertelement <4 x i32> %12, i32 %9, i32 2
  %14 = insertelement <4 x i32> %13, i32 %10, i32 3
  ret <4 x i32> %14
}

declare %10 @__hsail_rdimageui_2d_s32(%3 addrspace(1)*, i32, i32, i32) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z12read_imageui11ocl_image2d11ocl_samplerDv2_f(%3 addrspace(1)*, i32, <2 x float>) #0 {
  %4 = extractelement <2 x float> %2, i64 0
  %5 = extractelement <2 x float> %2, i64 1
  %6 = tail call %10 @__hsail_rdimageui_2d_f32(%3 addrspace(1)* %0, i32 %1, float %4, float %5) #11
  %7 = extractvalue %10 %6, 0
  %8 = extractvalue %10 %6, 1
  %9 = extractvalue %10 %6, 2
  %10 = extractvalue %10 %6, 3
  %11 = insertelement <4 x i32> undef, i32 %7, i32 0
  %12 = insertelement <4 x i32> %11, i32 %8, i32 1
  %13 = insertelement <4 x i32> %12, i32 %9, i32 2
  %14 = insertelement <4 x i32> %13, i32 %10, i32 3
  ret <4 x i32> %14
}

declare %10 @__hsail_rdimageui_2d_f32(%3 addrspace(1)*, i32, float, float) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x float> @_Z11read_imagef16ocl_image2darray11ocl_samplerDv4_i(%4 addrspace(1)*, i32, <4 x i32>) #0 {
  %4 = extractelement <4 x i32> %2, i64 0
  %5 = extractelement <4 x i32> %2, i64 1
  %6 = extractelement <4 x i32> %2, i64 2
  %7 = tail call %8 @__hsail_rdimagef_2da_s32(%4 addrspace(1)* %0, i32 %1, i32 %4, i32 %5, i32 %6) #11
  %8 = extractvalue %8 %7, 0
  %9 = extractvalue %8 %7, 1
  %10 = extractvalue %8 %7, 2
  %11 = extractvalue %8 %7, 3
  %12 = insertelement <4 x float> undef, float %8, i32 0
  %13 = insertelement <4 x float> %12, float %9, i32 1
  %14 = insertelement <4 x float> %13, float %10, i32 2
  %15 = insertelement <4 x float> %14, float %11, i32 3
  ret <4 x float> %15
}

declare %8 @__hsail_rdimagef_2da_s32(%4 addrspace(1)*, i32, i32, i32, i32) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x float> @_Z11read_imagef16ocl_image2darray11ocl_samplerDv4_f(%4 addrspace(1)*, i32, <4 x float>) #0 {
  %4 = extractelement <4 x float> %2, i64 0
  %5 = extractelement <4 x float> %2, i64 1
  %6 = extractelement <4 x float> %2, i64 2
  %7 = tail call %8 @__hsail_rdimagef_2da_f32(%4 addrspace(1)* %0, i32 %1, float %4, float %5, float %6) #11
  %8 = extractvalue %8 %7, 0
  %9 = extractvalue %8 %7, 1
  %10 = extractvalue %8 %7, 2
  %11 = extractvalue %8 %7, 3
  %12 = insertelement <4 x float> undef, float %8, i32 0
  %13 = insertelement <4 x float> %12, float %9, i32 1
  %14 = insertelement <4 x float> %13, float %10, i32 2
  %15 = insertelement <4 x float> %14, float %11, i32 3
  ret <4 x float> %15
}

declare %8 @__hsail_rdimagef_2da_f32(%4 addrspace(1)*, i32, float, float, float) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z11read_imagei16ocl_image2darray11ocl_samplerDv4_i(%4 addrspace(1)*, i32, <4 x i32>) #0 {
  %4 = extractelement <4 x i32> %2, i64 0
  %5 = extractelement <4 x i32> %2, i64 1
  %6 = extractelement <4 x i32> %2, i64 2
  %7 = tail call %9 @__hsail_rdimagei_2da_s32(%4 addrspace(1)* %0, i32 %1, i32 %4, i32 %5, i32 %6) #11
  %8 = extractvalue %9 %7, 0
  %9 = extractvalue %9 %7, 1
  %10 = extractvalue %9 %7, 2
  %11 = extractvalue %9 %7, 3
  %12 = insertelement <4 x i32> undef, i32 %8, i32 0
  %13 = insertelement <4 x i32> %12, i32 %9, i32 1
  %14 = insertelement <4 x i32> %13, i32 %10, i32 2
  %15 = insertelement <4 x i32> %14, i32 %11, i32 3
  ret <4 x i32> %15
}

declare %9 @__hsail_rdimagei_2da_s32(%4 addrspace(1)*, i32, i32, i32, i32) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z11read_imagei16ocl_image2darray11ocl_samplerDv4_f(%4 addrspace(1)*, i32, <4 x float>) #0 {
  %4 = extractelement <4 x float> %2, i64 0
  %5 = extractelement <4 x float> %2, i64 1
  %6 = extractelement <4 x float> %2, i64 2
  %7 = tail call %9 @__hsail_rdimagei_2da_f32(%4 addrspace(1)* %0, i32 %1, float %4, float %5, float %6) #11
  %8 = extractvalue %9 %7, 0
  %9 = extractvalue %9 %7, 1
  %10 = extractvalue %9 %7, 2
  %11 = extractvalue %9 %7, 3
  %12 = insertelement <4 x i32> undef, i32 %8, i32 0
  %13 = insertelement <4 x i32> %12, i32 %9, i32 1
  %14 = insertelement <4 x i32> %13, i32 %10, i32 2
  %15 = insertelement <4 x i32> %14, i32 %11, i32 3
  ret <4 x i32> %15
}

declare %9 @__hsail_rdimagei_2da_f32(%4 addrspace(1)*, i32, float, float, float) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z12read_imageui16ocl_image2darray11ocl_samplerDv4_i(%4 addrspace(1)*, i32, <4 x i32>) #0 {
  %4 = extractelement <4 x i32> %2, i64 0
  %5 = extractelement <4 x i32> %2, i64 1
  %6 = extractelement <4 x i32> %2, i64 2
  %7 = tail call %10 @__hsail_rdimageui_2da_s32(%4 addrspace(1)* %0, i32 %1, i32 %4, i32 %5, i32 %6) #11
  %8 = extractvalue %10 %7, 0
  %9 = extractvalue %10 %7, 1
  %10 = extractvalue %10 %7, 2
  %11 = extractvalue %10 %7, 3
  %12 = insertelement <4 x i32> undef, i32 %8, i32 0
  %13 = insertelement <4 x i32> %12, i32 %9, i32 1
  %14 = insertelement <4 x i32> %13, i32 %10, i32 2
  %15 = insertelement <4 x i32> %14, i32 %11, i32 3
  ret <4 x i32> %15
}

declare %10 @__hsail_rdimageui_2da_s32(%4 addrspace(1)*, i32, i32, i32, i32) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z12read_imageui16ocl_image2darray11ocl_samplerDv4_f(%4 addrspace(1)*, i32, <4 x float>) #0 {
  %4 = extractelement <4 x float> %2, i64 0
  %5 = extractelement <4 x float> %2, i64 1
  %6 = extractelement <4 x float> %2, i64 2
  %7 = tail call %10 @__hsail_rdimageui_2da_f32(%4 addrspace(1)* %0, i32 %1, float %4, float %5, float %6) #11
  %8 = extractvalue %10 %7, 0
  %9 = extractvalue %10 %7, 1
  %10 = extractvalue %10 %7, 2
  %11 = extractvalue %10 %7, 3
  %12 = insertelement <4 x i32> undef, i32 %8, i32 0
  %13 = insertelement <4 x i32> %12, i32 %9, i32 1
  %14 = insertelement <4 x i32> %13, i32 %10, i32 2
  %15 = insertelement <4 x i32> %14, i32 %11, i32 3
  ret <4 x i32> %15
}

declare %10 @__hsail_rdimageui_2da_f32(%4 addrspace(1)*, i32, float, float, float) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x float> @_Z11read_imagef11ocl_image3d11ocl_samplerDv4_i(%5 addrspace(1)*, i32, <4 x i32>) #0 {
  %4 = extractelement <4 x i32> %2, i64 0
  %5 = extractelement <4 x i32> %2, i64 1
  %6 = extractelement <4 x i32> %2, i64 2
  %7 = tail call %8 @__hsail_rdimagef_3d_s32(%5 addrspace(1)* %0, i32 %1, i32 %4, i32 %5, i32 %6) #11
  %8 = extractvalue %8 %7, 0
  %9 = extractvalue %8 %7, 1
  %10 = extractvalue %8 %7, 2
  %11 = extractvalue %8 %7, 3
  %12 = insertelement <4 x float> undef, float %8, i32 0
  %13 = insertelement <4 x float> %12, float %9, i32 1
  %14 = insertelement <4 x float> %13, float %10, i32 2
  %15 = insertelement <4 x float> %14, float %11, i32 3
  ret <4 x float> %15
}

declare %8 @__hsail_rdimagef_3d_s32(%5 addrspace(1)*, i32, i32, i32, i32) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x float> @_Z11read_imagef11ocl_image3d11ocl_samplerDv4_f(%5 addrspace(1)*, i32, <4 x float>) #0 {
  %4 = extractelement <4 x float> %2, i64 0
  %5 = extractelement <4 x float> %2, i64 1
  %6 = extractelement <4 x float> %2, i64 2
  %7 = tail call %8 @__hsail_rdimagef_3d_f32(%5 addrspace(1)* %0, i32 %1, float %4, float %5, float %6) #11
  %8 = extractvalue %8 %7, 0
  %9 = extractvalue %8 %7, 1
  %10 = extractvalue %8 %7, 2
  %11 = extractvalue %8 %7, 3
  %12 = insertelement <4 x float> undef, float %8, i32 0
  %13 = insertelement <4 x float> %12, float %9, i32 1
  %14 = insertelement <4 x float> %13, float %10, i32 2
  %15 = insertelement <4 x float> %14, float %11, i32 3
  ret <4 x float> %15
}

declare %8 @__hsail_rdimagef_3d_f32(%5 addrspace(1)*, i32, float, float, float) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z11read_imagei11ocl_image3d11ocl_samplerDv4_i(%5 addrspace(1)*, i32, <4 x i32>) #0 {
  %4 = extractelement <4 x i32> %2, i64 0
  %5 = extractelement <4 x i32> %2, i64 1
  %6 = extractelement <4 x i32> %2, i64 2
  %7 = tail call %9 @__hsail_rdimagei_3d_s32(%5 addrspace(1)* %0, i32 %1, i32 %4, i32 %5, i32 %6) #11
  %8 = extractvalue %9 %7, 0
  %9 = extractvalue %9 %7, 1
  %10 = extractvalue %9 %7, 2
  %11 = extractvalue %9 %7, 3
  %12 = insertelement <4 x i32> undef, i32 %8, i32 0
  %13 = insertelement <4 x i32> %12, i32 %9, i32 1
  %14 = insertelement <4 x i32> %13, i32 %10, i32 2
  %15 = insertelement <4 x i32> %14, i32 %11, i32 3
  ret <4 x i32> %15
}

declare %9 @__hsail_rdimagei_3d_s32(%5 addrspace(1)*, i32, i32, i32, i32) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z11read_imagei11ocl_image3d11ocl_samplerDv4_f(%5 addrspace(1)*, i32, <4 x float>) #0 {
  %4 = extractelement <4 x float> %2, i64 0
  %5 = extractelement <4 x float> %2, i64 1
  %6 = extractelement <4 x float> %2, i64 2
  %7 = tail call %9 @__hsail_rdimagei_3d_f32(%5 addrspace(1)* %0, i32 %1, float %4, float %5, float %6) #11
  %8 = extractvalue %9 %7, 0
  %9 = extractvalue %9 %7, 1
  %10 = extractvalue %9 %7, 2
  %11 = extractvalue %9 %7, 3
  %12 = insertelement <4 x i32> undef, i32 %8, i32 0
  %13 = insertelement <4 x i32> %12, i32 %9, i32 1
  %14 = insertelement <4 x i32> %13, i32 %10, i32 2
  %15 = insertelement <4 x i32> %14, i32 %11, i32 3
  ret <4 x i32> %15
}

declare %9 @__hsail_rdimagei_3d_f32(%5 addrspace(1)*, i32, float, float, float) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z12read_imageui11ocl_image3d11ocl_samplerDv4_i(%5 addrspace(1)*, i32, <4 x i32>) #0 {
  %4 = extractelement <4 x i32> %2, i64 0
  %5 = extractelement <4 x i32> %2, i64 1
  %6 = extractelement <4 x i32> %2, i64 2
  %7 = tail call %10 @__hsail_rdimageui_3d_s32(%5 addrspace(1)* %0, i32 %1, i32 %4, i32 %5, i32 %6) #11
  %8 = extractvalue %10 %7, 0
  %9 = extractvalue %10 %7, 1
  %10 = extractvalue %10 %7, 2
  %11 = extractvalue %10 %7, 3
  %12 = insertelement <4 x i32> undef, i32 %8, i32 0
  %13 = insertelement <4 x i32> %12, i32 %9, i32 1
  %14 = insertelement <4 x i32> %13, i32 %10, i32 2
  %15 = insertelement <4 x i32> %14, i32 %11, i32 3
  ret <4 x i32> %15
}

declare %10 @__hsail_rdimageui_3d_s32(%5 addrspace(1)*, i32, i32, i32, i32) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z12read_imageui11ocl_image3d11ocl_samplerDv4_f(%5 addrspace(1)*, i32, <4 x float>) #0 {
  %4 = extractelement <4 x float> %2, i64 0
  %5 = extractelement <4 x float> %2, i64 1
  %6 = extractelement <4 x float> %2, i64 2
  %7 = tail call %10 @__hsail_rdimageui_3d_f32(%5 addrspace(1)* %0, i32 %1, float %4, float %5, float %6) #11
  %8 = extractvalue %10 %7, 0
  %9 = extractvalue %10 %7, 1
  %10 = extractvalue %10 %7, 2
  %11 = extractvalue %10 %7, 3
  %12 = insertelement <4 x i32> undef, i32 %8, i32 0
  %13 = insertelement <4 x i32> %12, i32 %9, i32 1
  %14 = insertelement <4 x i32> %13, i32 %10, i32 2
  %15 = insertelement <4 x i32> %14, i32 %11, i32 3
  ret <4 x i32> %15
}

declare %10 @__hsail_rdimageui_3d_f32(%5 addrspace(1)*, i32, float, float, float) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x float> @_Z11read_imagef11ocl_image1di(%0 addrspace(1)*, i32) #0 {
  %3 = tail call %8 @__hsail_ldimagef_1d_u32(%0 addrspace(1)* %0, i32 %1) #11
  %4 = extractvalue %8 %3, 0
  %5 = extractvalue %8 %3, 1
  %6 = extractvalue %8 %3, 2
  %7 = extractvalue %8 %3, 3
  %8 = insertelement <4 x float> undef, float %4, i32 0
  %9 = insertelement <4 x float> %8, float %5, i32 1
  %10 = insertelement <4 x float> %9, float %6, i32 2
  %11 = insertelement <4 x float> %10, float %7, i32 3
  ret <4 x float> %11
}

declare %8 @__hsail_ldimagef_1d_u32(%0 addrspace(1)*, i32) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z11read_imagei11ocl_image1di(%0 addrspace(1)*, i32) #0 {
  %3 = tail call %9 @__hsail_ldimagei_1d_u32(%0 addrspace(1)* %0, i32 %1) #11
  %4 = extractvalue %9 %3, 0
  %5 = extractvalue %9 %3, 1
  %6 = extractvalue %9 %3, 2
  %7 = extractvalue %9 %3, 3
  %8 = insertelement <4 x i32> undef, i32 %4, i32 0
  %9 = insertelement <4 x i32> %8, i32 %5, i32 1
  %10 = insertelement <4 x i32> %9, i32 %6, i32 2
  %11 = insertelement <4 x i32> %10, i32 %7, i32 3
  ret <4 x i32> %11
}

declare %9 @__hsail_ldimagei_1d_u32(%0 addrspace(1)*, i32) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z12read_imageui11ocl_image1di(%0 addrspace(1)*, i32) #0 {
  %3 = tail call %10 @__hsail_ldimageui_1d_u32(%0 addrspace(1)* %0, i32 %1) #11
  %4 = extractvalue %10 %3, 0
  %5 = extractvalue %10 %3, 1
  %6 = extractvalue %10 %3, 2
  %7 = extractvalue %10 %3, 3
  %8 = insertelement <4 x i32> undef, i32 %4, i32 0
  %9 = insertelement <4 x i32> %8, i32 %5, i32 1
  %10 = insertelement <4 x i32> %9, i32 %6, i32 2
  %11 = insertelement <4 x i32> %10, i32 %7, i32 3
  ret <4 x i32> %11
}

declare %10 @__hsail_ldimageui_1d_u32(%0 addrspace(1)*, i32) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x float> @_Z11read_imagef17ocl_image1dbufferi(%1 addrspace(1)*, i32) #0 {
  %3 = tail call %8 @__hsail_ldimagef_1db_u32(%1 addrspace(1)* %0, i32 %1) #11
  %4 = extractvalue %8 %3, 0
  %5 = extractvalue %8 %3, 1
  %6 = extractvalue %8 %3, 2
  %7 = extractvalue %8 %3, 3
  %8 = insertelement <4 x float> undef, float %4, i32 0
  %9 = insertelement <4 x float> %8, float %5, i32 1
  %10 = insertelement <4 x float> %9, float %6, i32 2
  %11 = insertelement <4 x float> %10, float %7, i32 3
  ret <4 x float> %11
}

declare %8 @__hsail_ldimagef_1db_u32(%1 addrspace(1)*, i32) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z11read_imagei17ocl_image1dbufferi(%1 addrspace(1)*, i32) #0 {
  %3 = tail call %9 @__hsail_ldimagei_1db_u32(%1 addrspace(1)* %0, i32 %1) #11
  %4 = extractvalue %9 %3, 0
  %5 = extractvalue %9 %3, 1
  %6 = extractvalue %9 %3, 2
  %7 = extractvalue %9 %3, 3
  %8 = insertelement <4 x i32> undef, i32 %4, i32 0
  %9 = insertelement <4 x i32> %8, i32 %5, i32 1
  %10 = insertelement <4 x i32> %9, i32 %6, i32 2
  %11 = insertelement <4 x i32> %10, i32 %7, i32 3
  ret <4 x i32> %11
}

declare %9 @__hsail_ldimagei_1db_u32(%1 addrspace(1)*, i32) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z12read_imageui17ocl_image1dbufferi(%1 addrspace(1)*, i32) #0 {
  %3 = tail call %10 @__hsail_ldimageui_1db_u32(%1 addrspace(1)* %0, i32 %1) #11
  %4 = extractvalue %10 %3, 0
  %5 = extractvalue %10 %3, 1
  %6 = extractvalue %10 %3, 2
  %7 = extractvalue %10 %3, 3
  %8 = insertelement <4 x i32> undef, i32 %4, i32 0
  %9 = insertelement <4 x i32> %8, i32 %5, i32 1
  %10 = insertelement <4 x i32> %9, i32 %6, i32 2
  %11 = insertelement <4 x i32> %10, i32 %7, i32 3
  ret <4 x i32> %11
}

declare %10 @__hsail_ldimageui_1db_u32(%1 addrspace(1)*, i32) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x float> @_Z11read_imagef16ocl_image1darrayDv2_i(%2 addrspace(1)*, <2 x i32>) #0 {
  %3 = extractelement <2 x i32> %1, i64 0
  %4 = extractelement <2 x i32> %1, i64 1
  %5 = tail call %8 @__hsail_ldimagef_1da_u32(%2 addrspace(1)* %0, i32 %3, i32 %4) #11
  %6 = extractvalue %8 %5, 0
  %7 = extractvalue %8 %5, 1
  %8 = extractvalue %8 %5, 2
  %9 = extractvalue %8 %5, 3
  %10 = insertelement <4 x float> undef, float %6, i32 0
  %11 = insertelement <4 x float> %10, float %7, i32 1
  %12 = insertelement <4 x float> %11, float %8, i32 2
  %13 = insertelement <4 x float> %12, float %9, i32 3
  ret <4 x float> %13
}

declare %8 @__hsail_ldimagef_1da_u32(%2 addrspace(1)*, i32, i32) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z11read_imagei16ocl_image1darrayDv2_i(%2 addrspace(1)*, <2 x i32>) #0 {
  %3 = extractelement <2 x i32> %1, i64 0
  %4 = extractelement <2 x i32> %1, i64 1
  %5 = tail call %9 @__hsail_ldimagei_1da_u32(%2 addrspace(1)* %0, i32 %3, i32 %4) #11
  %6 = extractvalue %9 %5, 0
  %7 = extractvalue %9 %5, 1
  %8 = extractvalue %9 %5, 2
  %9 = extractvalue %9 %5, 3
  %10 = insertelement <4 x i32> undef, i32 %6, i32 0
  %11 = insertelement <4 x i32> %10, i32 %7, i32 1
  %12 = insertelement <4 x i32> %11, i32 %8, i32 2
  %13 = insertelement <4 x i32> %12, i32 %9, i32 3
  ret <4 x i32> %13
}

declare %9 @__hsail_ldimagei_1da_u32(%2 addrspace(1)*, i32, i32) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z12read_imageui16ocl_image1darrayDv2_i(%2 addrspace(1)*, <2 x i32>) #0 {
  %3 = extractelement <2 x i32> %1, i64 0
  %4 = extractelement <2 x i32> %1, i64 1
  %5 = tail call %10 @__hsail_ldimageui_1da_u32(%2 addrspace(1)* %0, i32 %3, i32 %4) #11
  %6 = extractvalue %10 %5, 0
  %7 = extractvalue %10 %5, 1
  %8 = extractvalue %10 %5, 2
  %9 = extractvalue %10 %5, 3
  %10 = insertelement <4 x i32> undef, i32 %6, i32 0
  %11 = insertelement <4 x i32> %10, i32 %7, i32 1
  %12 = insertelement <4 x i32> %11, i32 %8, i32 2
  %13 = insertelement <4 x i32> %12, i32 %9, i32 3
  ret <4 x i32> %13
}

declare %10 @__hsail_ldimageui_1da_u32(%2 addrspace(1)*, i32, i32) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x float> @_Z11read_imagef11ocl_image2dDv2_i(%3 addrspace(1)*, <2 x i32>) #0 {
  %3 = extractelement <2 x i32> %1, i64 0
  %4 = extractelement <2 x i32> %1, i64 1
  %5 = tail call %8 @__hsail_ldimagef_2d_u32(%3 addrspace(1)* %0, i32 %3, i32 %4) #11
  %6 = extractvalue %8 %5, 0
  %7 = extractvalue %8 %5, 1
  %8 = extractvalue %8 %5, 2
  %9 = extractvalue %8 %5, 3
  %10 = insertelement <4 x float> undef, float %6, i32 0
  %11 = insertelement <4 x float> %10, float %7, i32 1
  %12 = insertelement <4 x float> %11, float %8, i32 2
  %13 = insertelement <4 x float> %12, float %9, i32 3
  ret <4 x float> %13
}

declare %8 @__hsail_ldimagef_2d_u32(%3 addrspace(1)*, i32, i32) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z11read_imagei11ocl_image2dDv2_i(%3 addrspace(1)*, <2 x i32>) #0 {
  %3 = extractelement <2 x i32> %1, i64 0
  %4 = extractelement <2 x i32> %1, i64 1
  %5 = tail call %9 @__hsail_ldimagei_2d_u32(%3 addrspace(1)* %0, i32 %3, i32 %4) #11
  %6 = extractvalue %9 %5, 0
  %7 = extractvalue %9 %5, 1
  %8 = extractvalue %9 %5, 2
  %9 = extractvalue %9 %5, 3
  %10 = insertelement <4 x i32> undef, i32 %6, i32 0
  %11 = insertelement <4 x i32> %10, i32 %7, i32 1
  %12 = insertelement <4 x i32> %11, i32 %8, i32 2
  %13 = insertelement <4 x i32> %12, i32 %9, i32 3
  ret <4 x i32> %13
}

declare %9 @__hsail_ldimagei_2d_u32(%3 addrspace(1)*, i32, i32) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z12read_imageui11ocl_image2dDv2_i(%3 addrspace(1)*, <2 x i32>) #0 {
  %3 = extractelement <2 x i32> %1, i64 0
  %4 = extractelement <2 x i32> %1, i64 1
  %5 = tail call %10 @__hsail_ldimageui_2d_u32(%3 addrspace(1)* %0, i32 %3, i32 %4) #11
  %6 = extractvalue %10 %5, 0
  %7 = extractvalue %10 %5, 1
  %8 = extractvalue %10 %5, 2
  %9 = extractvalue %10 %5, 3
  %10 = insertelement <4 x i32> undef, i32 %6, i32 0
  %11 = insertelement <4 x i32> %10, i32 %7, i32 1
  %12 = insertelement <4 x i32> %11, i32 %8, i32 2
  %13 = insertelement <4 x i32> %12, i32 %9, i32 3
  ret <4 x i32> %13
}

declare %10 @__hsail_ldimageui_2d_u32(%3 addrspace(1)*, i32, i32) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x float> @_Z11read_imagef16ocl_image2darrayDv4_i(%4 addrspace(1)*, <4 x i32>) #0 {
  %3 = extractelement <4 x i32> %1, i64 0
  %4 = extractelement <4 x i32> %1, i64 1
  %5 = extractelement <4 x i32> %1, i64 2
  %6 = tail call %8 @__hsail_ldimagef_2da_u32(%4 addrspace(1)* %0, i32 %3, i32 %4, i32 %5) #11
  %7 = extractvalue %8 %6, 0
  %8 = extractvalue %8 %6, 1
  %9 = extractvalue %8 %6, 2
  %10 = extractvalue %8 %6, 3
  %11 = insertelement <4 x float> undef, float %7, i32 0
  %12 = insertelement <4 x float> %11, float %8, i32 1
  %13 = insertelement <4 x float> %12, float %9, i32 2
  %14 = insertelement <4 x float> %13, float %10, i32 3
  ret <4 x float> %14
}

declare %8 @__hsail_ldimagef_2da_u32(%4 addrspace(1)*, i32, i32, i32) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z11read_imagei16ocl_image2darrayDv4_i(%4 addrspace(1)*, <4 x i32>) #0 {
  %3 = extractelement <4 x i32> %1, i64 0
  %4 = extractelement <4 x i32> %1, i64 1
  %5 = extractelement <4 x i32> %1, i64 2
  %6 = tail call %9 @__hsail_ldimagei_2da_u32(%4 addrspace(1)* %0, i32 %3, i32 %4, i32 %5) #11
  %7 = extractvalue %9 %6, 0
  %8 = extractvalue %9 %6, 1
  %9 = extractvalue %9 %6, 2
  %10 = extractvalue %9 %6, 3
  %11 = insertelement <4 x i32> undef, i32 %7, i32 0
  %12 = insertelement <4 x i32> %11, i32 %8, i32 1
  %13 = insertelement <4 x i32> %12, i32 %9, i32 2
  %14 = insertelement <4 x i32> %13, i32 %10, i32 3
  ret <4 x i32> %14
}

declare %9 @__hsail_ldimagei_2da_u32(%4 addrspace(1)*, i32, i32, i32) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z12read_imageui16ocl_image2darrayDv4_i(%4 addrspace(1)*, <4 x i32>) #0 {
  %3 = extractelement <4 x i32> %1, i64 0
  %4 = extractelement <4 x i32> %1, i64 1
  %5 = extractelement <4 x i32> %1, i64 2
  %6 = tail call %10 @__hsail_ldimageui_2da_u32(%4 addrspace(1)* %0, i32 %3, i32 %4, i32 %5) #11
  %7 = extractvalue %10 %6, 0
  %8 = extractvalue %10 %6, 1
  %9 = extractvalue %10 %6, 2
  %10 = extractvalue %10 %6, 3
  %11 = insertelement <4 x i32> undef, i32 %7, i32 0
  %12 = insertelement <4 x i32> %11, i32 %8, i32 1
  %13 = insertelement <4 x i32> %12, i32 %9, i32 2
  %14 = insertelement <4 x i32> %13, i32 %10, i32 3
  ret <4 x i32> %14
}

declare %10 @__hsail_ldimageui_2da_u32(%4 addrspace(1)*, i32, i32, i32) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x float> @_Z11read_imagef11ocl_image3dDv4_i(%5 addrspace(1)*, <4 x i32>) #0 {
  %3 = extractelement <4 x i32> %1, i64 0
  %4 = extractelement <4 x i32> %1, i64 1
  %5 = extractelement <4 x i32> %1, i64 2
  %6 = tail call %8 @__hsail_ldimagef_3d_u32(%5 addrspace(1)* %0, i32 %3, i32 %4, i32 %5) #11
  %7 = extractvalue %8 %6, 0
  %8 = extractvalue %8 %6, 1
  %9 = extractvalue %8 %6, 2
  %10 = extractvalue %8 %6, 3
  %11 = insertelement <4 x float> undef, float %7, i32 0
  %12 = insertelement <4 x float> %11, float %8, i32 1
  %13 = insertelement <4 x float> %12, float %9, i32 2
  %14 = insertelement <4 x float> %13, float %10, i32 3
  ret <4 x float> %14
}

declare %8 @__hsail_ldimagef_3d_u32(%5 addrspace(1)*, i32, i32, i32) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z11read_imagei11ocl_image3dDv4_i(%5 addrspace(1)*, <4 x i32>) #0 {
  %3 = extractelement <4 x i32> %1, i64 0
  %4 = extractelement <4 x i32> %1, i64 1
  %5 = extractelement <4 x i32> %1, i64 2
  %6 = tail call %9 @__hsail_ldimagei_3d_u32(%5 addrspace(1)* %0, i32 %3, i32 %4, i32 %5) #11
  %7 = extractvalue %9 %6, 0
  %8 = extractvalue %9 %6, 1
  %9 = extractvalue %9 %6, 2
  %10 = extractvalue %9 %6, 3
  %11 = insertelement <4 x i32> undef, i32 %7, i32 0
  %12 = insertelement <4 x i32> %11, i32 %8, i32 1
  %13 = insertelement <4 x i32> %12, i32 %9, i32 2
  %14 = insertelement <4 x i32> %13, i32 %10, i32 3
  ret <4 x i32> %14
}

declare %9 @__hsail_ldimagei_3d_u32(%5 addrspace(1)*, i32, i32, i32) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z12read_imageui11ocl_image3dDv4_i(%5 addrspace(1)*, <4 x i32>) #0 {
  %3 = extractelement <4 x i32> %1, i64 0
  %4 = extractelement <4 x i32> %1, i64 1
  %5 = extractelement <4 x i32> %1, i64 2
  %6 = tail call %10 @__hsail_ldimageui_3d_u32(%5 addrspace(1)* %0, i32 %3, i32 %4, i32 %5) #11
  %7 = extractvalue %10 %6, 0
  %8 = extractvalue %10 %6, 1
  %9 = extractvalue %10 %6, 2
  %10 = extractvalue %10 %6, 3
  %11 = insertelement <4 x i32> undef, i32 %7, i32 0
  %12 = insertelement <4 x i32> %11, i32 %8, i32 1
  %13 = insertelement <4 x i32> %12, i32 %9, i32 2
  %14 = insertelement <4 x i32> %13, i32 %10, i32 3
  ret <4 x i32> %14
}

declare %10 @__hsail_ldimageui_3d_u32(%5 addrspace(1)*, i32, i32, i32) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z11read_imagef16ocl_image2ddepth11ocl_samplerDv2_i(%6 addrspace(1)*, i32, <2 x i32>) #0 {
  %4 = extractelement <2 x i32> %2, i64 0
  %5 = extractelement <2 x i32> %2, i64 1
  %6 = tail call spir_func float @__hsail_rdimagef_2ddepth_s32(%6 addrspace(1)* %0, i32 %1, i32 %4, i32 %5) #11
  ret float %6
}

declare spir_func float @__hsail_rdimagef_2ddepth_s32(%6 addrspace(1)*, i32, i32, i32) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z11read_imagef16ocl_image2ddepth11ocl_samplerDv2_f(%6 addrspace(1)*, i32, <2 x float>) #0 {
  %4 = extractelement <2 x float> %2, i64 0
  %5 = extractelement <2 x float> %2, i64 1
  %6 = tail call spir_func float @__hsail_rdimagef_2ddepth_f32(%6 addrspace(1)* %0, i32 %1, float %4, float %5) #11
  ret float %6
}

declare spir_func float @__hsail_rdimagef_2ddepth_f32(%6 addrspace(1)*, i32, float, float) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z11read_imagef21ocl_image2darraydepth11ocl_samplerDv4_i(%7 addrspace(1)*, i32, <4 x i32>) #0 {
  %4 = extractelement <4 x i32> %2, i64 0
  %5 = extractelement <4 x i32> %2, i64 1
  %6 = extractelement <4 x i32> %2, i64 2
  %7 = tail call spir_func float @__hsail_rdimagef_2dadepth_s32(%7 addrspace(1)* %0, i32 %1, i32 %4, i32 %5, i32 %6) #11
  ret float %7
}

declare spir_func float @__hsail_rdimagef_2dadepth_s32(%7 addrspace(1)*, i32, i32, i32, i32) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z11read_imagef21ocl_image2darraydepth11ocl_samplerDv4_f(%7 addrspace(1)*, i32, <4 x float>) #0 {
  %4 = extractelement <4 x float> %2, i64 0
  %5 = extractelement <4 x float> %2, i64 1
  %6 = extractelement <4 x float> %2, i64 2
  %7 = tail call spir_func float @__hsail_rdimagef_2dadepth_f32(%7 addrspace(1)* %0, i32 %1, float %4, float %5, float %6) #11
  ret float %7
}

declare spir_func float @__hsail_rdimagef_2dadepth_f32(%7 addrspace(1)*, i32, float, float, float) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z11read_imagef16ocl_image2ddepthDv2_i(%6 addrspace(1)*, <2 x i32>) #0 {
  %3 = extractelement <2 x i32> %1, i64 0
  %4 = extractelement <2 x i32> %1, i64 1
  %5 = tail call spir_func float @__hsail_ldimagef_2ddepth_u32(%6 addrspace(1)* %0, i32 %3, i32 %4) #11
  ret float %5
}

declare spir_func float @__hsail_ldimagef_2ddepth_u32(%6 addrspace(1)*, i32, i32) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z11read_imagef21ocl_image2darraydepthDv4_i(%7 addrspace(1)*, <4 x i32>) #0 {
  %3 = extractelement <4 x i32> %1, i64 0
  %4 = extractelement <4 x i32> %1, i64 1
  %5 = extractelement <4 x i32> %1, i64 2
  %6 = tail call spir_func float @__hsail_ldimagef_2dadepth_u32(%7 addrspace(1)* %0, i32 %3, i32 %4, i32 %5) #11
  ret float %6
}

declare spir_func float @__hsail_ldimagef_2dadepth_u32(%7 addrspace(1)*, i32, i32, i32) #5

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @_Z12write_imagef11ocl_image1diDv4_f(%0 addrspace(1)*, i32, <4 x float>) #6 {
  %4 = extractelement <4 x float> %2, i64 0
  %5 = extractelement <4 x float> %2, i64 1
  %6 = extractelement <4 x float> %2, i64 2
  %7 = extractelement <4 x float> %2, i64 3
  tail call spir_func void @__hsail_stimagef_1d_i32(float %4, float %5, float %6, float %7, %0 addrspace(1)* %0, i32 %1) #11
  ret void
}

declare spir_func void @__hsail_stimagef_1d_i32(float, float, float, float, %0 addrspace(1)*, i32) #5

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @_Z12write_imagei11ocl_image1diDv4_i(%0 addrspace(1)*, i32, <4 x i32>) #6 {
  %4 = extractelement <4 x i32> %2, i64 0
  %5 = extractelement <4 x i32> %2, i64 1
  %6 = extractelement <4 x i32> %2, i64 2
  %7 = extractelement <4 x i32> %2, i64 3
  tail call spir_func void @__hsail_stimagei_1d_i32(i32 %4, i32 %5, i32 %6, i32 %7, %0 addrspace(1)* %0, i32 %1) #11
  ret void
}

declare spir_func void @__hsail_stimagei_1d_i32(i32, i32, i32, i32, %0 addrspace(1)*, i32) #5

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @_Z13write_imageui11ocl_image1diDv4_j(%0 addrspace(1)*, i32, <4 x i32>) #6 {
  %4 = extractelement <4 x i32> %2, i64 0
  %5 = extractelement <4 x i32> %2, i64 1
  %6 = extractelement <4 x i32> %2, i64 2
  %7 = extractelement <4 x i32> %2, i64 3
  tail call spir_func void @__hsail_stimageui_1d_i32(i32 %4, i32 %5, i32 %6, i32 %7, %0 addrspace(1)* %0, i32 %1) #11
  ret void
}

declare spir_func void @__hsail_stimageui_1d_i32(i32, i32, i32, i32, %0 addrspace(1)*, i32) #5

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @_Z12write_imagef16ocl_image1darrayDv2_iDv4_f(%2 addrspace(1)*, <2 x i32>, <4 x float>) #6 {
  %4 = extractelement <4 x float> %2, i64 0
  %5 = extractelement <4 x float> %2, i64 1
  %6 = extractelement <4 x float> %2, i64 2
  %7 = extractelement <4 x float> %2, i64 3
  %8 = extractelement <2 x i32> %1, i64 0
  %9 = extractelement <2 x i32> %1, i64 1
  tail call spir_func void @__hsail_stimagef_1da_i32(float %4, float %5, float %6, float %7, %2 addrspace(1)* %0, i32 %8, i32 %9) #11
  ret void
}

declare spir_func void @__hsail_stimagef_1da_i32(float, float, float, float, %2 addrspace(1)*, i32, i32) #5

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @_Z12write_imagei16ocl_image1darrayDv2_iDv4_i(%2 addrspace(1)*, <2 x i32>, <4 x i32>) #6 {
  %4 = extractelement <4 x i32> %2, i64 0
  %5 = extractelement <4 x i32> %2, i64 1
  %6 = extractelement <4 x i32> %2, i64 2
  %7 = extractelement <4 x i32> %2, i64 3
  %8 = extractelement <2 x i32> %1, i64 0
  %9 = extractelement <2 x i32> %1, i64 1
  tail call spir_func void @__hsail_stimagei_1da_i32(i32 %4, i32 %5, i32 %6, i32 %7, %2 addrspace(1)* %0, i32 %8, i32 %9) #11
  ret void
}

declare spir_func void @__hsail_stimagei_1da_i32(i32, i32, i32, i32, %2 addrspace(1)*, i32, i32) #5

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @_Z13write_imageui16ocl_image1darrayDv2_iDv4_j(%2 addrspace(1)*, <2 x i32>, <4 x i32>) #6 {
  %4 = extractelement <4 x i32> %2, i64 0
  %5 = extractelement <4 x i32> %2, i64 1
  %6 = extractelement <4 x i32> %2, i64 2
  %7 = extractelement <4 x i32> %2, i64 3
  %8 = extractelement <2 x i32> %1, i64 0
  %9 = extractelement <2 x i32> %1, i64 1
  tail call spir_func void @__hsail_stimageui_1da_i32(i32 %4, i32 %5, i32 %6, i32 %7, %2 addrspace(1)* %0, i32 %8, i32 %9) #11
  ret void
}

declare spir_func void @__hsail_stimageui_1da_i32(i32, i32, i32, i32, %2 addrspace(1)*, i32, i32) #5

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @_Z12write_imagef17ocl_image1dbufferiDv4_f(%1 addrspace(1)*, i32, <4 x float>) #6 {
  %4 = extractelement <4 x float> %2, i64 0
  %5 = extractelement <4 x float> %2, i64 1
  %6 = extractelement <4 x float> %2, i64 2
  %7 = extractelement <4 x float> %2, i64 3
  tail call spir_func void @__hsail_stimagef_1db_i32(float %4, float %5, float %6, float %7, %1 addrspace(1)* %0, i32 %1) #11
  ret void
}

declare spir_func void @__hsail_stimagef_1db_i32(float, float, float, float, %1 addrspace(1)*, i32) #5

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @_Z12write_imagei17ocl_image1dbufferiDv4_i(%1 addrspace(1)*, i32, <4 x i32>) #6 {
  %4 = extractelement <4 x i32> %2, i64 0
  %5 = extractelement <4 x i32> %2, i64 1
  %6 = extractelement <4 x i32> %2, i64 2
  %7 = extractelement <4 x i32> %2, i64 3
  tail call spir_func void @__hsail_stimagei_1db_i32(i32 %4, i32 %5, i32 %6, i32 %7, %1 addrspace(1)* %0, i32 %1) #11
  ret void
}

declare spir_func void @__hsail_stimagei_1db_i32(i32, i32, i32, i32, %1 addrspace(1)*, i32) #5

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @_Z13write_imageui17ocl_image1dbufferiDv4_j(%1 addrspace(1)*, i32, <4 x i32>) #6 {
  %4 = extractelement <4 x i32> %2, i64 0
  %5 = extractelement <4 x i32> %2, i64 1
  %6 = extractelement <4 x i32> %2, i64 2
  %7 = extractelement <4 x i32> %2, i64 3
  tail call spir_func void @__hsail_stimageui_1db_i32(i32 %4, i32 %5, i32 %6, i32 %7, %1 addrspace(1)* %0, i32 %1) #11
  ret void
}

declare spir_func void @__hsail_stimageui_1db_i32(i32, i32, i32, i32, %1 addrspace(1)*, i32) #5

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @_Z12write_imagef11ocl_image2dDv2_iDv4_f(%3 addrspace(1)*, <2 x i32>, <4 x float>) #6 {
  %4 = extractelement <4 x float> %2, i64 0
  %5 = extractelement <4 x float> %2, i64 1
  %6 = extractelement <4 x float> %2, i64 2
  %7 = extractelement <4 x float> %2, i64 3
  %8 = extractelement <2 x i32> %1, i64 0
  %9 = extractelement <2 x i32> %1, i64 1
  tail call spir_func void @__hsail_stimagef_2d_i32(float %4, float %5, float %6, float %7, %3 addrspace(1)* %0, i32 %8, i32 %9) #11
  ret void
}

declare spir_func void @__hsail_stimagef_2d_i32(float, float, float, float, %3 addrspace(1)*, i32, i32) #5

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @_Z12write_imagei11ocl_image2dDv2_iDv4_i(%3 addrspace(1)*, <2 x i32>, <4 x i32>) #6 {
  %4 = extractelement <4 x i32> %2, i64 0
  %5 = extractelement <4 x i32> %2, i64 1
  %6 = extractelement <4 x i32> %2, i64 2
  %7 = extractelement <4 x i32> %2, i64 3
  %8 = extractelement <2 x i32> %1, i64 0
  %9 = extractelement <2 x i32> %1, i64 1
  tail call spir_func void @__hsail_stimagei_2d_i32(i32 %4, i32 %5, i32 %6, i32 %7, %3 addrspace(1)* %0, i32 %8, i32 %9) #11
  ret void
}

declare spir_func void @__hsail_stimagei_2d_i32(i32, i32, i32, i32, %3 addrspace(1)*, i32, i32) #5

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @_Z13write_imageui11ocl_image2dDv2_iDv4_j(%3 addrspace(1)*, <2 x i32>, <4 x i32>) #6 {
  %4 = extractelement <4 x i32> %2, i64 0
  %5 = extractelement <4 x i32> %2, i64 1
  %6 = extractelement <4 x i32> %2, i64 2
  %7 = extractelement <4 x i32> %2, i64 3
  %8 = extractelement <2 x i32> %1, i64 0
  %9 = extractelement <2 x i32> %1, i64 1
  tail call spir_func void @__hsail_stimageui_2d_i32(i32 %4, i32 %5, i32 %6, i32 %7, %3 addrspace(1)* %0, i32 %8, i32 %9) #11
  ret void
}

declare spir_func void @__hsail_stimageui_2d_i32(i32, i32, i32, i32, %3 addrspace(1)*, i32, i32) #5

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @_Z12write_imagef16ocl_image2darrayDv4_iDv4_f(%4 addrspace(1)*, <4 x i32>, <4 x float>) #6 {
  %4 = extractelement <4 x float> %2, i64 0
  %5 = extractelement <4 x float> %2, i64 1
  %6 = extractelement <4 x float> %2, i64 2
  %7 = extractelement <4 x float> %2, i64 3
  %8 = extractelement <4 x i32> %1, i64 0
  %9 = extractelement <4 x i32> %1, i64 1
  %10 = extractelement <4 x i32> %1, i64 2
  %11 = extractelement <4 x i32> %1, i64 3
  tail call spir_func void @__hsail_stimagef_2da_i32(float %4, float %5, float %6, float %7, %4 addrspace(1)* %0, i32 %8, i32 %9, i32 %10, i32 %11) #11
  ret void
}

declare spir_func void @__hsail_stimagef_2da_i32(float, float, float, float, %4 addrspace(1)*, i32, i32, i32, i32) #5

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @_Z12write_imagei16ocl_image2darrayDv4_iS_(%4 addrspace(1)*, <4 x i32>, <4 x i32>) #6 {
  %4 = extractelement <4 x i32> %2, i64 0
  %5 = extractelement <4 x i32> %2, i64 1
  %6 = extractelement <4 x i32> %2, i64 2
  %7 = extractelement <4 x i32> %2, i64 3
  %8 = extractelement <4 x i32> %1, i64 0
  %9 = extractelement <4 x i32> %1, i64 1
  %10 = extractelement <4 x i32> %1, i64 2
  %11 = extractelement <4 x i32> %1, i64 3
  tail call spir_func void @__hsail_stimagei_2da_i32(i32 %4, i32 %5, i32 %6, i32 %7, %4 addrspace(1)* %0, i32 %8, i32 %9, i32 %10, i32 %11) #11
  ret void
}

declare spir_func void @__hsail_stimagei_2da_i32(i32, i32, i32, i32, %4 addrspace(1)*, i32, i32, i32, i32) #5

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @_Z13write_imageui16ocl_image2darrayDv4_iDv4_j(%4 addrspace(1)*, <4 x i32>, <4 x i32>) #6 {
  %4 = extractelement <4 x i32> %2, i64 0
  %5 = extractelement <4 x i32> %2, i64 1
  %6 = extractelement <4 x i32> %2, i64 2
  %7 = extractelement <4 x i32> %2, i64 3
  %8 = extractelement <4 x i32> %1, i64 0
  %9 = extractelement <4 x i32> %1, i64 1
  %10 = extractelement <4 x i32> %1, i64 2
  %11 = extractelement <4 x i32> %1, i64 3
  tail call spir_func void @__hsail_stimageui_2da_i32(i32 %4, i32 %5, i32 %6, i32 %7, %4 addrspace(1)* %0, i32 %8, i32 %9, i32 %10, i32 %11) #11
  ret void
}

declare spir_func void @__hsail_stimageui_2da_i32(i32, i32, i32, i32, %4 addrspace(1)*, i32, i32, i32, i32) #5

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @_Z12write_imagef11ocl_image3dDv4_iDv4_f(%5 addrspace(1)*, <4 x i32>, <4 x float>) #6 {
  %4 = extractelement <4 x float> %2, i64 0
  %5 = extractelement <4 x float> %2, i64 1
  %6 = extractelement <4 x float> %2, i64 2
  %7 = extractelement <4 x float> %2, i64 3
  %8 = extractelement <4 x i32> %1, i64 0
  %9 = extractelement <4 x i32> %1, i64 1
  %10 = extractelement <4 x i32> %1, i64 2
  %11 = extractelement <4 x i32> %1, i64 3
  tail call spir_func void @__hsail_stimagef_3d_i32(float %4, float %5, float %6, float %7, %5 addrspace(1)* %0, i32 %8, i32 %9, i32 %10, i32 %11) #11
  ret void
}

declare spir_func void @__hsail_stimagef_3d_i32(float, float, float, float, %5 addrspace(1)*, i32, i32, i32, i32) #5

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @_Z12write_imagei11ocl_image3dDv4_iS_(%5 addrspace(1)*, <4 x i32>, <4 x i32>) #6 {
  %4 = extractelement <4 x i32> %2, i64 0
  %5 = extractelement <4 x i32> %2, i64 1
  %6 = extractelement <4 x i32> %2, i64 2
  %7 = extractelement <4 x i32> %2, i64 3
  %8 = extractelement <4 x i32> %1, i64 0
  %9 = extractelement <4 x i32> %1, i64 1
  %10 = extractelement <4 x i32> %1, i64 2
  %11 = extractelement <4 x i32> %1, i64 3
  tail call spir_func void @__hsail_stimagei_3d_i32(i32 %4, i32 %5, i32 %6, i32 %7, %5 addrspace(1)* %0, i32 %8, i32 %9, i32 %10, i32 %11) #11
  ret void
}

declare spir_func void @__hsail_stimagei_3d_i32(i32, i32, i32, i32, %5 addrspace(1)*, i32, i32, i32, i32) #5

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @_Z13write_imageui11ocl_image3dDv4_iDv4_j(%5 addrspace(1)*, <4 x i32>, <4 x i32>) #6 {
  %4 = extractelement <4 x i32> %2, i64 0
  %5 = extractelement <4 x i32> %2, i64 1
  %6 = extractelement <4 x i32> %2, i64 2
  %7 = extractelement <4 x i32> %2, i64 3
  %8 = extractelement <4 x i32> %1, i64 0
  %9 = extractelement <4 x i32> %1, i64 1
  %10 = extractelement <4 x i32> %1, i64 2
  %11 = extractelement <4 x i32> %1, i64 3
  tail call spir_func void @__hsail_stimageui_3d_i32(i32 %4, i32 %5, i32 %6, i32 %7, %5 addrspace(1)* %0, i32 %8, i32 %9, i32 %10, i32 %11) #11
  ret void
}

declare spir_func void @__hsail_stimageui_3d_i32(i32, i32, i32, i32, %5 addrspace(1)*, i32, i32, i32, i32) #5

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @_Z12write_imagef16ocl_image2ddepthDv2_if(%6 addrspace(1)*, <2 x i32>, float) #6 {
  %4 = extractelement <2 x i32> %1, i64 0
  %5 = extractelement <2 x i32> %1, i64 1
  tail call spir_func void @__hsail_stimagef_2ddepth_i32(float %2, %6 addrspace(1)* %0, i32 %4, i32 %5) #11
  ret void
}

declare spir_func void @__hsail_stimagef_2ddepth_i32(float, %6 addrspace(1)*, i32, i32) #5

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @_Z12write_imagef21ocl_image2darraydepthDv4_if(%7 addrspace(1)*, <4 x i32>, float) #6 {
  %4 = extractelement <4 x i32> %1, i64 0
  %5 = extractelement <4 x i32> %1, i64 1
  %6 = extractelement <4 x i32> %1, i64 2
  %7 = extractelement <4 x i32> %1, i64 3
  tail call spir_func void @__hsail_stimagef_2dadepth_i32(float %2, %7 addrspace(1)* %0, i32 %4, i32 %5, i32 %6, i32 %7) #11
  ret void
}

declare spir_func void @__hsail_stimagef_2dadepth_i32(float, %7 addrspace(1)*, i32, i32, i32, i32) #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i32> @_Z7amd_bfeDv2_jS_S_(<2 x i32>, <2 x i32>, <2 x i32>) #0 {
  %4 = extractelement <2 x i32> %0, i64 0
  %5 = extractelement <2 x i32> %1, i64 0
  %6 = extractelement <2 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_bfe(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <2 x i32> undef, i32 %7, i64 0
  %9 = extractelement <2 x i32> %0, i64 1
  %10 = extractelement <2 x i32> %1, i64 1
  %11 = extractelement <2 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_bfe(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <2 x i32> %8, i32 %12, i64 1
  ret <2 x i32> %13
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__hsail_bfe(i32, i32, i32) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x i32> @_Z7amd_bfeDv3_jS_S_(<3 x i32>, <3 x i32>, <3 x i32>) #0 {
  %4 = extractelement <3 x i32> %0, i64 0
  %5 = extractelement <3 x i32> %1, i64 0
  %6 = extractelement <3 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_bfe(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <3 x i32> undef, i32 %7, i64 0
  %9 = extractelement <3 x i32> %0, i64 1
  %10 = extractelement <3 x i32> %1, i64 1
  %11 = extractelement <3 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_bfe(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <3 x i32> %8, i32 %12, i64 1
  %14 = extractelement <3 x i32> %0, i64 2
  %15 = extractelement <3 x i32> %1, i64 2
  %16 = extractelement <3 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_bfe(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <3 x i32> %13, i32 %17, i64 2
  ret <3 x i32> %18
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z7amd_bfeDv4_jS_S_(<4 x i32>, <4 x i32>, <4 x i32>) #0 {
  %4 = extractelement <4 x i32> %0, i64 0
  %5 = extractelement <4 x i32> %1, i64 0
  %6 = extractelement <4 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_bfe(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <4 x i32> undef, i32 %7, i64 0
  %9 = extractelement <4 x i32> %0, i64 1
  %10 = extractelement <4 x i32> %1, i64 1
  %11 = extractelement <4 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_bfe(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <4 x i32> %8, i32 %12, i64 1
  %14 = extractelement <4 x i32> %0, i64 2
  %15 = extractelement <4 x i32> %1, i64 2
  %16 = extractelement <4 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_bfe(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <4 x i32> %13, i32 %17, i64 2
  %19 = extractelement <4 x i32> %0, i64 3
  %20 = extractelement <4 x i32> %1, i64 3
  %21 = extractelement <4 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_bfe(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <4 x i32> %18, i32 %22, i64 3
  ret <4 x i32> %23
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x i32> @_Z7amd_bfeDv8_jS_S_(<8 x i32>, <8 x i32>, <8 x i32>) #0 {
  %4 = extractelement <8 x i32> %0, i64 0
  %5 = extractelement <8 x i32> %1, i64 0
  %6 = extractelement <8 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_bfe(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <8 x i32> undef, i32 %7, i64 0
  %9 = extractelement <8 x i32> %0, i64 1
  %10 = extractelement <8 x i32> %1, i64 1
  %11 = extractelement <8 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_bfe(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <8 x i32> %8, i32 %12, i64 1
  %14 = extractelement <8 x i32> %0, i64 2
  %15 = extractelement <8 x i32> %1, i64 2
  %16 = extractelement <8 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_bfe(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <8 x i32> %13, i32 %17, i64 2
  %19 = extractelement <8 x i32> %0, i64 3
  %20 = extractelement <8 x i32> %1, i64 3
  %21 = extractelement <8 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_bfe(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <8 x i32> %18, i32 %22, i64 3
  %24 = extractelement <8 x i32> %0, i64 4
  %25 = extractelement <8 x i32> %1, i64 4
  %26 = extractelement <8 x i32> %2, i64 4
  %27 = tail call spir_func i32 @__hsail_bfe(i32 %24, i32 %25, i32 %26) #2
  %28 = insertelement <8 x i32> %23, i32 %27, i64 4
  %29 = extractelement <8 x i32> %0, i64 5
  %30 = extractelement <8 x i32> %1, i64 5
  %31 = extractelement <8 x i32> %2, i64 5
  %32 = tail call spir_func i32 @__hsail_bfe(i32 %29, i32 %30, i32 %31) #2
  %33 = insertelement <8 x i32> %28, i32 %32, i64 5
  %34 = extractelement <8 x i32> %0, i64 6
  %35 = extractelement <8 x i32> %1, i64 6
  %36 = extractelement <8 x i32> %2, i64 6
  %37 = tail call spir_func i32 @__hsail_bfe(i32 %34, i32 %35, i32 %36) #2
  %38 = insertelement <8 x i32> %33, i32 %37, i64 6
  %39 = extractelement <8 x i32> %0, i64 7
  %40 = extractelement <8 x i32> %1, i64 7
  %41 = extractelement <8 x i32> %2, i64 7
  %42 = tail call spir_func i32 @__hsail_bfe(i32 %39, i32 %40, i32 %41) #2
  %43 = insertelement <8 x i32> %38, i32 %42, i64 7
  ret <8 x i32> %43
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x i32> @_Z7amd_bfeDv16_jS_S_(<16 x i32>, <16 x i32>, <16 x i32>) #0 {
  %4 = extractelement <16 x i32> %0, i64 0
  %5 = extractelement <16 x i32> %1, i64 0
  %6 = extractelement <16 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_bfe(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <16 x i32> undef, i32 %7, i64 0
  %9 = extractelement <16 x i32> %0, i64 1
  %10 = extractelement <16 x i32> %1, i64 1
  %11 = extractelement <16 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_bfe(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <16 x i32> %8, i32 %12, i64 1
  %14 = extractelement <16 x i32> %0, i64 2
  %15 = extractelement <16 x i32> %1, i64 2
  %16 = extractelement <16 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_bfe(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <16 x i32> %13, i32 %17, i64 2
  %19 = extractelement <16 x i32> %0, i64 3
  %20 = extractelement <16 x i32> %1, i64 3
  %21 = extractelement <16 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_bfe(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <16 x i32> %18, i32 %22, i64 3
  %24 = extractelement <16 x i32> %0, i64 4
  %25 = extractelement <16 x i32> %1, i64 4
  %26 = extractelement <16 x i32> %2, i64 4
  %27 = tail call spir_func i32 @__hsail_bfe(i32 %24, i32 %25, i32 %26) #2
  %28 = insertelement <16 x i32> %23, i32 %27, i64 4
  %29 = extractelement <16 x i32> %0, i64 5
  %30 = extractelement <16 x i32> %1, i64 5
  %31 = extractelement <16 x i32> %2, i64 5
  %32 = tail call spir_func i32 @__hsail_bfe(i32 %29, i32 %30, i32 %31) #2
  %33 = insertelement <16 x i32> %28, i32 %32, i64 5
  %34 = extractelement <16 x i32> %0, i64 6
  %35 = extractelement <16 x i32> %1, i64 6
  %36 = extractelement <16 x i32> %2, i64 6
  %37 = tail call spir_func i32 @__hsail_bfe(i32 %34, i32 %35, i32 %36) #2
  %38 = insertelement <16 x i32> %33, i32 %37, i64 6
  %39 = extractelement <16 x i32> %0, i64 7
  %40 = extractelement <16 x i32> %1, i64 7
  %41 = extractelement <16 x i32> %2, i64 7
  %42 = tail call spir_func i32 @__hsail_bfe(i32 %39, i32 %40, i32 %41) #2
  %43 = insertelement <16 x i32> %38, i32 %42, i64 7
  %44 = extractelement <16 x i32> %0, i64 8
  %45 = extractelement <16 x i32> %1, i64 8
  %46 = extractelement <16 x i32> %2, i64 8
  %47 = tail call spir_func i32 @__hsail_bfe(i32 %44, i32 %45, i32 %46) #2
  %48 = insertelement <16 x i32> %43, i32 %47, i64 8
  %49 = extractelement <16 x i32> %0, i64 9
  %50 = extractelement <16 x i32> %1, i64 9
  %51 = extractelement <16 x i32> %2, i64 9
  %52 = tail call spir_func i32 @__hsail_bfe(i32 %49, i32 %50, i32 %51) #2
  %53 = insertelement <16 x i32> %48, i32 %52, i64 9
  %54 = extractelement <16 x i32> %0, i64 10
  %55 = extractelement <16 x i32> %1, i64 10
  %56 = extractelement <16 x i32> %2, i64 10
  %57 = tail call spir_func i32 @__hsail_bfe(i32 %54, i32 %55, i32 %56) #2
  %58 = insertelement <16 x i32> %53, i32 %57, i64 10
  %59 = extractelement <16 x i32> %0, i64 11
  %60 = extractelement <16 x i32> %1, i64 11
  %61 = extractelement <16 x i32> %2, i64 11
  %62 = tail call spir_func i32 @__hsail_bfe(i32 %59, i32 %60, i32 %61) #2
  %63 = insertelement <16 x i32> %58, i32 %62, i64 11
  %64 = extractelement <16 x i32> %0, i64 12
  %65 = extractelement <16 x i32> %1, i64 12
  %66 = extractelement <16 x i32> %2, i64 12
  %67 = tail call spir_func i32 @__hsail_bfe(i32 %64, i32 %65, i32 %66) #2
  %68 = insertelement <16 x i32> %63, i32 %67, i64 12
  %69 = extractelement <16 x i32> %0, i64 13
  %70 = extractelement <16 x i32> %1, i64 13
  %71 = extractelement <16 x i32> %2, i64 13
  %72 = tail call spir_func i32 @__hsail_bfe(i32 %69, i32 %70, i32 %71) #2
  %73 = insertelement <16 x i32> %68, i32 %72, i64 13
  %74 = extractelement <16 x i32> %0, i64 14
  %75 = extractelement <16 x i32> %1, i64 14
  %76 = extractelement <16 x i32> %2, i64 14
  %77 = tail call spir_func i32 @__hsail_bfe(i32 %74, i32 %75, i32 %76) #2
  %78 = insertelement <16 x i32> %73, i32 %77, i64 14
  %79 = extractelement <16 x i32> %0, i64 15
  %80 = extractelement <16 x i32> %1, i64 15
  %81 = extractelement <16 x i32> %2, i64 15
  %82 = tail call spir_func i32 @__hsail_bfe(i32 %79, i32 %80, i32 %81) #2
  %83 = insertelement <16 x i32> %78, i32 %82, i64 15
  ret <16 x i32> %83
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z7amd_bfejjj(i32, i32, i32) #0 {
  %4 = tail call spir_func i32 @__hsail_bfe(i32 %0, i32 %1, i32 %2) #2
  ret i32 %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i32> @_Z7amd_bfeDv2_iDv2_jS0_(<2 x i32>, <2 x i32>, <2 x i32>) #0 {
  %4 = extractelement <2 x i32> %0, i64 0
  %5 = extractelement <2 x i32> %1, i64 0
  %6 = extractelement <2 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_ibfe(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <2 x i32> undef, i32 %7, i64 0
  %9 = extractelement <2 x i32> %0, i64 1
  %10 = extractelement <2 x i32> %1, i64 1
  %11 = extractelement <2 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_ibfe(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <2 x i32> %8, i32 %12, i64 1
  ret <2 x i32> %13
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__hsail_ibfe(i32, i32, i32) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x i32> @_Z7amd_bfeDv3_iDv3_jS0_(<3 x i32>, <3 x i32>, <3 x i32>) #0 {
  %4 = extractelement <3 x i32> %0, i64 0
  %5 = extractelement <3 x i32> %1, i64 0
  %6 = extractelement <3 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_ibfe(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <3 x i32> undef, i32 %7, i64 0
  %9 = extractelement <3 x i32> %0, i64 1
  %10 = extractelement <3 x i32> %1, i64 1
  %11 = extractelement <3 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_ibfe(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <3 x i32> %8, i32 %12, i64 1
  %14 = extractelement <3 x i32> %0, i64 2
  %15 = extractelement <3 x i32> %1, i64 2
  %16 = extractelement <3 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_ibfe(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <3 x i32> %13, i32 %17, i64 2
  ret <3 x i32> %18
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z7amd_bfeDv4_iDv4_jS0_(<4 x i32>, <4 x i32>, <4 x i32>) #0 {
  %4 = extractelement <4 x i32> %0, i64 0
  %5 = extractelement <4 x i32> %1, i64 0
  %6 = extractelement <4 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_ibfe(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <4 x i32> undef, i32 %7, i64 0
  %9 = extractelement <4 x i32> %0, i64 1
  %10 = extractelement <4 x i32> %1, i64 1
  %11 = extractelement <4 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_ibfe(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <4 x i32> %8, i32 %12, i64 1
  %14 = extractelement <4 x i32> %0, i64 2
  %15 = extractelement <4 x i32> %1, i64 2
  %16 = extractelement <4 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_ibfe(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <4 x i32> %13, i32 %17, i64 2
  %19 = extractelement <4 x i32> %0, i64 3
  %20 = extractelement <4 x i32> %1, i64 3
  %21 = extractelement <4 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_ibfe(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <4 x i32> %18, i32 %22, i64 3
  ret <4 x i32> %23
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x i32> @_Z7amd_bfeDv8_iDv8_jS0_(<8 x i32>, <8 x i32>, <8 x i32>) #0 {
  %4 = extractelement <8 x i32> %0, i64 0
  %5 = extractelement <8 x i32> %1, i64 0
  %6 = extractelement <8 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_ibfe(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <8 x i32> undef, i32 %7, i64 0
  %9 = extractelement <8 x i32> %0, i64 1
  %10 = extractelement <8 x i32> %1, i64 1
  %11 = extractelement <8 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_ibfe(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <8 x i32> %8, i32 %12, i64 1
  %14 = extractelement <8 x i32> %0, i64 2
  %15 = extractelement <8 x i32> %1, i64 2
  %16 = extractelement <8 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_ibfe(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <8 x i32> %13, i32 %17, i64 2
  %19 = extractelement <8 x i32> %0, i64 3
  %20 = extractelement <8 x i32> %1, i64 3
  %21 = extractelement <8 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_ibfe(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <8 x i32> %18, i32 %22, i64 3
  %24 = extractelement <8 x i32> %0, i64 4
  %25 = extractelement <8 x i32> %1, i64 4
  %26 = extractelement <8 x i32> %2, i64 4
  %27 = tail call spir_func i32 @__hsail_ibfe(i32 %24, i32 %25, i32 %26) #2
  %28 = insertelement <8 x i32> %23, i32 %27, i64 4
  %29 = extractelement <8 x i32> %0, i64 5
  %30 = extractelement <8 x i32> %1, i64 5
  %31 = extractelement <8 x i32> %2, i64 5
  %32 = tail call spir_func i32 @__hsail_ibfe(i32 %29, i32 %30, i32 %31) #2
  %33 = insertelement <8 x i32> %28, i32 %32, i64 5
  %34 = extractelement <8 x i32> %0, i64 6
  %35 = extractelement <8 x i32> %1, i64 6
  %36 = extractelement <8 x i32> %2, i64 6
  %37 = tail call spir_func i32 @__hsail_ibfe(i32 %34, i32 %35, i32 %36) #2
  %38 = insertelement <8 x i32> %33, i32 %37, i64 6
  %39 = extractelement <8 x i32> %0, i64 7
  %40 = extractelement <8 x i32> %1, i64 7
  %41 = extractelement <8 x i32> %2, i64 7
  %42 = tail call spir_func i32 @__hsail_ibfe(i32 %39, i32 %40, i32 %41) #2
  %43 = insertelement <8 x i32> %38, i32 %42, i64 7
  ret <8 x i32> %43
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x i32> @_Z7amd_bfeDv16_iDv16_jS0_(<16 x i32>, <16 x i32>, <16 x i32>) #0 {
  %4 = extractelement <16 x i32> %0, i64 0
  %5 = extractelement <16 x i32> %1, i64 0
  %6 = extractelement <16 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_ibfe(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <16 x i32> undef, i32 %7, i64 0
  %9 = extractelement <16 x i32> %0, i64 1
  %10 = extractelement <16 x i32> %1, i64 1
  %11 = extractelement <16 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_ibfe(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <16 x i32> %8, i32 %12, i64 1
  %14 = extractelement <16 x i32> %0, i64 2
  %15 = extractelement <16 x i32> %1, i64 2
  %16 = extractelement <16 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_ibfe(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <16 x i32> %13, i32 %17, i64 2
  %19 = extractelement <16 x i32> %0, i64 3
  %20 = extractelement <16 x i32> %1, i64 3
  %21 = extractelement <16 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_ibfe(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <16 x i32> %18, i32 %22, i64 3
  %24 = extractelement <16 x i32> %0, i64 4
  %25 = extractelement <16 x i32> %1, i64 4
  %26 = extractelement <16 x i32> %2, i64 4
  %27 = tail call spir_func i32 @__hsail_ibfe(i32 %24, i32 %25, i32 %26) #2
  %28 = insertelement <16 x i32> %23, i32 %27, i64 4
  %29 = extractelement <16 x i32> %0, i64 5
  %30 = extractelement <16 x i32> %1, i64 5
  %31 = extractelement <16 x i32> %2, i64 5
  %32 = tail call spir_func i32 @__hsail_ibfe(i32 %29, i32 %30, i32 %31) #2
  %33 = insertelement <16 x i32> %28, i32 %32, i64 5
  %34 = extractelement <16 x i32> %0, i64 6
  %35 = extractelement <16 x i32> %1, i64 6
  %36 = extractelement <16 x i32> %2, i64 6
  %37 = tail call spir_func i32 @__hsail_ibfe(i32 %34, i32 %35, i32 %36) #2
  %38 = insertelement <16 x i32> %33, i32 %37, i64 6
  %39 = extractelement <16 x i32> %0, i64 7
  %40 = extractelement <16 x i32> %1, i64 7
  %41 = extractelement <16 x i32> %2, i64 7
  %42 = tail call spir_func i32 @__hsail_ibfe(i32 %39, i32 %40, i32 %41) #2
  %43 = insertelement <16 x i32> %38, i32 %42, i64 7
  %44 = extractelement <16 x i32> %0, i64 8
  %45 = extractelement <16 x i32> %1, i64 8
  %46 = extractelement <16 x i32> %2, i64 8
  %47 = tail call spir_func i32 @__hsail_ibfe(i32 %44, i32 %45, i32 %46) #2
  %48 = insertelement <16 x i32> %43, i32 %47, i64 8
  %49 = extractelement <16 x i32> %0, i64 9
  %50 = extractelement <16 x i32> %1, i64 9
  %51 = extractelement <16 x i32> %2, i64 9
  %52 = tail call spir_func i32 @__hsail_ibfe(i32 %49, i32 %50, i32 %51) #2
  %53 = insertelement <16 x i32> %48, i32 %52, i64 9
  %54 = extractelement <16 x i32> %0, i64 10
  %55 = extractelement <16 x i32> %1, i64 10
  %56 = extractelement <16 x i32> %2, i64 10
  %57 = tail call spir_func i32 @__hsail_ibfe(i32 %54, i32 %55, i32 %56) #2
  %58 = insertelement <16 x i32> %53, i32 %57, i64 10
  %59 = extractelement <16 x i32> %0, i64 11
  %60 = extractelement <16 x i32> %1, i64 11
  %61 = extractelement <16 x i32> %2, i64 11
  %62 = tail call spir_func i32 @__hsail_ibfe(i32 %59, i32 %60, i32 %61) #2
  %63 = insertelement <16 x i32> %58, i32 %62, i64 11
  %64 = extractelement <16 x i32> %0, i64 12
  %65 = extractelement <16 x i32> %1, i64 12
  %66 = extractelement <16 x i32> %2, i64 12
  %67 = tail call spir_func i32 @__hsail_ibfe(i32 %64, i32 %65, i32 %66) #2
  %68 = insertelement <16 x i32> %63, i32 %67, i64 12
  %69 = extractelement <16 x i32> %0, i64 13
  %70 = extractelement <16 x i32> %1, i64 13
  %71 = extractelement <16 x i32> %2, i64 13
  %72 = tail call spir_func i32 @__hsail_ibfe(i32 %69, i32 %70, i32 %71) #2
  %73 = insertelement <16 x i32> %68, i32 %72, i64 13
  %74 = extractelement <16 x i32> %0, i64 14
  %75 = extractelement <16 x i32> %1, i64 14
  %76 = extractelement <16 x i32> %2, i64 14
  %77 = tail call spir_func i32 @__hsail_ibfe(i32 %74, i32 %75, i32 %76) #2
  %78 = insertelement <16 x i32> %73, i32 %77, i64 14
  %79 = extractelement <16 x i32> %0, i64 15
  %80 = extractelement <16 x i32> %1, i64 15
  %81 = extractelement <16 x i32> %2, i64 15
  %82 = tail call spir_func i32 @__hsail_ibfe(i32 %79, i32 %80, i32 %81) #2
  %83 = insertelement <16 x i32> %78, i32 %82, i64 15
  ret <16 x i32> %83
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z7amd_bfeijj(i32, i32, i32) #0 {
  %4 = tail call spir_func i32 @__hsail_ibfe(i32 %0, i32 %1, i32 %2) #2
  ret i32 %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i32> @_Z7amd_bfmDv2_jS_(<2 x i32>, <2 x i32>) #0 {
  %3 = extractelement <2 x i32> %0, i64 0
  %4 = extractelement <2 x i32> %1, i64 0
  %5 = tail call spir_func i32 @__hsail_bfm(i32 %3, i32 %4) #2
  %6 = insertelement <2 x i32> undef, i32 %5, i64 0
  %7 = extractelement <2 x i32> %0, i64 1
  %8 = extractelement <2 x i32> %1, i64 1
  %9 = tail call spir_func i32 @__hsail_bfm(i32 %7, i32 %8) #2
  %10 = insertelement <2 x i32> %6, i32 %9, i64 1
  ret <2 x i32> %10
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__hsail_bfm(i32, i32) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x i32> @_Z7amd_bfmDv3_jS_(<3 x i32>, <3 x i32>) #0 {
  %3 = extractelement <3 x i32> %0, i64 0
  %4 = extractelement <3 x i32> %1, i64 0
  %5 = tail call spir_func i32 @__hsail_bfm(i32 %3, i32 %4) #2
  %6 = insertelement <3 x i32> undef, i32 %5, i64 0
  %7 = extractelement <3 x i32> %0, i64 1
  %8 = extractelement <3 x i32> %1, i64 1
  %9 = tail call spir_func i32 @__hsail_bfm(i32 %7, i32 %8) #2
  %10 = insertelement <3 x i32> %6, i32 %9, i64 1
  %11 = extractelement <3 x i32> %0, i64 2
  %12 = extractelement <3 x i32> %1, i64 2
  %13 = tail call spir_func i32 @__hsail_bfm(i32 %11, i32 %12) #2
  %14 = insertelement <3 x i32> %10, i32 %13, i64 2
  ret <3 x i32> %14
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z7amd_bfmDv4_jS_(<4 x i32>, <4 x i32>) #0 {
  %3 = extractelement <4 x i32> %0, i64 0
  %4 = extractelement <4 x i32> %1, i64 0
  %5 = tail call spir_func i32 @__hsail_bfm(i32 %3, i32 %4) #2
  %6 = insertelement <4 x i32> undef, i32 %5, i64 0
  %7 = extractelement <4 x i32> %0, i64 1
  %8 = extractelement <4 x i32> %1, i64 1
  %9 = tail call spir_func i32 @__hsail_bfm(i32 %7, i32 %8) #2
  %10 = insertelement <4 x i32> %6, i32 %9, i64 1
  %11 = extractelement <4 x i32> %0, i64 2
  %12 = extractelement <4 x i32> %1, i64 2
  %13 = tail call spir_func i32 @__hsail_bfm(i32 %11, i32 %12) #2
  %14 = insertelement <4 x i32> %10, i32 %13, i64 2
  %15 = extractelement <4 x i32> %0, i64 3
  %16 = extractelement <4 x i32> %1, i64 3
  %17 = tail call spir_func i32 @__hsail_bfm(i32 %15, i32 %16) #2
  %18 = insertelement <4 x i32> %14, i32 %17, i64 3
  ret <4 x i32> %18
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x i32> @_Z7amd_bfmDv8_jS_(<8 x i32>, <8 x i32>) #0 {
  %3 = extractelement <8 x i32> %0, i64 0
  %4 = extractelement <8 x i32> %1, i64 0
  %5 = tail call spir_func i32 @__hsail_bfm(i32 %3, i32 %4) #2
  %6 = insertelement <8 x i32> undef, i32 %5, i64 0
  %7 = extractelement <8 x i32> %0, i64 1
  %8 = extractelement <8 x i32> %1, i64 1
  %9 = tail call spir_func i32 @__hsail_bfm(i32 %7, i32 %8) #2
  %10 = insertelement <8 x i32> %6, i32 %9, i64 1
  %11 = extractelement <8 x i32> %0, i64 2
  %12 = extractelement <8 x i32> %1, i64 2
  %13 = tail call spir_func i32 @__hsail_bfm(i32 %11, i32 %12) #2
  %14 = insertelement <8 x i32> %10, i32 %13, i64 2
  %15 = extractelement <8 x i32> %0, i64 3
  %16 = extractelement <8 x i32> %1, i64 3
  %17 = tail call spir_func i32 @__hsail_bfm(i32 %15, i32 %16) #2
  %18 = insertelement <8 x i32> %14, i32 %17, i64 3
  %19 = extractelement <8 x i32> %0, i64 4
  %20 = extractelement <8 x i32> %1, i64 4
  %21 = tail call spir_func i32 @__hsail_bfm(i32 %19, i32 %20) #2
  %22 = insertelement <8 x i32> %18, i32 %21, i64 4
  %23 = extractelement <8 x i32> %0, i64 5
  %24 = extractelement <8 x i32> %1, i64 5
  %25 = tail call spir_func i32 @__hsail_bfm(i32 %23, i32 %24) #2
  %26 = insertelement <8 x i32> %22, i32 %25, i64 5
  %27 = extractelement <8 x i32> %0, i64 6
  %28 = extractelement <8 x i32> %1, i64 6
  %29 = tail call spir_func i32 @__hsail_bfm(i32 %27, i32 %28) #2
  %30 = insertelement <8 x i32> %26, i32 %29, i64 6
  %31 = extractelement <8 x i32> %0, i64 7
  %32 = extractelement <8 x i32> %1, i64 7
  %33 = tail call spir_func i32 @__hsail_bfm(i32 %31, i32 %32) #2
  %34 = insertelement <8 x i32> %30, i32 %33, i64 7
  ret <8 x i32> %34
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x i32> @_Z7amd_bfmDv16_jS_(<16 x i32>, <16 x i32>) #0 {
  %3 = extractelement <16 x i32> %0, i64 0
  %4 = extractelement <16 x i32> %1, i64 0
  %5 = tail call spir_func i32 @__hsail_bfm(i32 %3, i32 %4) #2
  %6 = insertelement <16 x i32> undef, i32 %5, i64 0
  %7 = extractelement <16 x i32> %0, i64 1
  %8 = extractelement <16 x i32> %1, i64 1
  %9 = tail call spir_func i32 @__hsail_bfm(i32 %7, i32 %8) #2
  %10 = insertelement <16 x i32> %6, i32 %9, i64 1
  %11 = extractelement <16 x i32> %0, i64 2
  %12 = extractelement <16 x i32> %1, i64 2
  %13 = tail call spir_func i32 @__hsail_bfm(i32 %11, i32 %12) #2
  %14 = insertelement <16 x i32> %10, i32 %13, i64 2
  %15 = extractelement <16 x i32> %0, i64 3
  %16 = extractelement <16 x i32> %1, i64 3
  %17 = tail call spir_func i32 @__hsail_bfm(i32 %15, i32 %16) #2
  %18 = insertelement <16 x i32> %14, i32 %17, i64 3
  %19 = extractelement <16 x i32> %0, i64 4
  %20 = extractelement <16 x i32> %1, i64 4
  %21 = tail call spir_func i32 @__hsail_bfm(i32 %19, i32 %20) #2
  %22 = insertelement <16 x i32> %18, i32 %21, i64 4
  %23 = extractelement <16 x i32> %0, i64 5
  %24 = extractelement <16 x i32> %1, i64 5
  %25 = tail call spir_func i32 @__hsail_bfm(i32 %23, i32 %24) #2
  %26 = insertelement <16 x i32> %22, i32 %25, i64 5
  %27 = extractelement <16 x i32> %0, i64 6
  %28 = extractelement <16 x i32> %1, i64 6
  %29 = tail call spir_func i32 @__hsail_bfm(i32 %27, i32 %28) #2
  %30 = insertelement <16 x i32> %26, i32 %29, i64 6
  %31 = extractelement <16 x i32> %0, i64 7
  %32 = extractelement <16 x i32> %1, i64 7
  %33 = tail call spir_func i32 @__hsail_bfm(i32 %31, i32 %32) #2
  %34 = insertelement <16 x i32> %30, i32 %33, i64 7
  %35 = extractelement <16 x i32> %0, i64 8
  %36 = extractelement <16 x i32> %1, i64 8
  %37 = tail call spir_func i32 @__hsail_bfm(i32 %35, i32 %36) #2
  %38 = insertelement <16 x i32> %34, i32 %37, i64 8
  %39 = extractelement <16 x i32> %0, i64 9
  %40 = extractelement <16 x i32> %1, i64 9
  %41 = tail call spir_func i32 @__hsail_bfm(i32 %39, i32 %40) #2
  %42 = insertelement <16 x i32> %38, i32 %41, i64 9
  %43 = extractelement <16 x i32> %0, i64 10
  %44 = extractelement <16 x i32> %1, i64 10
  %45 = tail call spir_func i32 @__hsail_bfm(i32 %43, i32 %44) #2
  %46 = insertelement <16 x i32> %42, i32 %45, i64 10
  %47 = extractelement <16 x i32> %0, i64 11
  %48 = extractelement <16 x i32> %1, i64 11
  %49 = tail call spir_func i32 @__hsail_bfm(i32 %47, i32 %48) #2
  %50 = insertelement <16 x i32> %46, i32 %49, i64 11
  %51 = extractelement <16 x i32> %0, i64 12
  %52 = extractelement <16 x i32> %1, i64 12
  %53 = tail call spir_func i32 @__hsail_bfm(i32 %51, i32 %52) #2
  %54 = insertelement <16 x i32> %50, i32 %53, i64 12
  %55 = extractelement <16 x i32> %0, i64 13
  %56 = extractelement <16 x i32> %1, i64 13
  %57 = tail call spir_func i32 @__hsail_bfm(i32 %55, i32 %56) #2
  %58 = insertelement <16 x i32> %54, i32 %57, i64 13
  %59 = extractelement <16 x i32> %0, i64 14
  %60 = extractelement <16 x i32> %1, i64 14
  %61 = tail call spir_func i32 @__hsail_bfm(i32 %59, i32 %60) #2
  %62 = insertelement <16 x i32> %58, i32 %61, i64 14
  %63 = extractelement <16 x i32> %0, i64 15
  %64 = extractelement <16 x i32> %1, i64 15
  %65 = tail call spir_func i32 @__hsail_bfm(i32 %63, i32 %64) #2
  %66 = insertelement <16 x i32> %62, i32 %65, i64 15
  ret <16 x i32> %66
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z7amd_bfmjj(i32, i32) #0 {
  %3 = tail call spir_func i32 @__hsail_bfm(i32 %0, i32 %1) #2
  ret i32 %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z12amd_bitalignjjj(i32, i32, i32) #0 {
  %4 = tail call spir_func i32 @__hsail_bitalign_b32(i32 %0, i32 %1, i32 %2) #2
  ret i32 %4
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__hsail_bitalign_b32(i32, i32, i32) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i32> @_Z12amd_bitalignDv2_jS_S_(<2 x i32>, <2 x i32>, <2 x i32>) #0 {
  %4 = extractelement <2 x i32> %0, i64 0
  %5 = extractelement <2 x i32> %1, i64 0
  %6 = extractelement <2 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_bitalign_b32(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <2 x i32> undef, i32 %7, i64 0
  %9 = extractelement <2 x i32> %0, i64 1
  %10 = extractelement <2 x i32> %1, i64 1
  %11 = extractelement <2 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_bitalign_b32(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <2 x i32> %8, i32 %12, i64 1
  ret <2 x i32> %13
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x i32> @_Z12amd_bitalignDv3_jS_S_(<3 x i32>, <3 x i32>, <3 x i32>) #0 {
  %4 = extractelement <3 x i32> %0, i64 0
  %5 = extractelement <3 x i32> %1, i64 0
  %6 = extractelement <3 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_bitalign_b32(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <3 x i32> undef, i32 %7, i64 0
  %9 = extractelement <3 x i32> %0, i64 1
  %10 = extractelement <3 x i32> %1, i64 1
  %11 = extractelement <3 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_bitalign_b32(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <3 x i32> %8, i32 %12, i64 1
  %14 = extractelement <3 x i32> %0, i64 2
  %15 = extractelement <3 x i32> %1, i64 2
  %16 = extractelement <3 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_bitalign_b32(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <3 x i32> %13, i32 %17, i64 2
  ret <3 x i32> %18
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z12amd_bitalignDv4_jS_S_(<4 x i32>, <4 x i32>, <4 x i32>) #0 {
  %4 = extractelement <4 x i32> %0, i64 0
  %5 = extractelement <4 x i32> %1, i64 0
  %6 = extractelement <4 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_bitalign_b32(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <4 x i32> undef, i32 %7, i64 0
  %9 = extractelement <4 x i32> %0, i64 1
  %10 = extractelement <4 x i32> %1, i64 1
  %11 = extractelement <4 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_bitalign_b32(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <4 x i32> %8, i32 %12, i64 1
  %14 = extractelement <4 x i32> %0, i64 2
  %15 = extractelement <4 x i32> %1, i64 2
  %16 = extractelement <4 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_bitalign_b32(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <4 x i32> %13, i32 %17, i64 2
  %19 = extractelement <4 x i32> %0, i64 3
  %20 = extractelement <4 x i32> %1, i64 3
  %21 = extractelement <4 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_bitalign_b32(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <4 x i32> %18, i32 %22, i64 3
  ret <4 x i32> %23
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x i32> @_Z12amd_bitalignDv8_jS_S_(<8 x i32>, <8 x i32>, <8 x i32>) #0 {
  %4 = extractelement <8 x i32> %0, i64 0
  %5 = extractelement <8 x i32> %1, i64 0
  %6 = extractelement <8 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_bitalign_b32(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <8 x i32> undef, i32 %7, i64 0
  %9 = extractelement <8 x i32> %0, i64 1
  %10 = extractelement <8 x i32> %1, i64 1
  %11 = extractelement <8 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_bitalign_b32(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <8 x i32> %8, i32 %12, i64 1
  %14 = extractelement <8 x i32> %0, i64 2
  %15 = extractelement <8 x i32> %1, i64 2
  %16 = extractelement <8 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_bitalign_b32(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <8 x i32> %13, i32 %17, i64 2
  %19 = extractelement <8 x i32> %0, i64 3
  %20 = extractelement <8 x i32> %1, i64 3
  %21 = extractelement <8 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_bitalign_b32(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <8 x i32> %18, i32 %22, i64 3
  %24 = extractelement <8 x i32> %0, i64 4
  %25 = extractelement <8 x i32> %1, i64 4
  %26 = extractelement <8 x i32> %2, i64 4
  %27 = tail call spir_func i32 @__hsail_bitalign_b32(i32 %24, i32 %25, i32 %26) #2
  %28 = insertelement <8 x i32> %23, i32 %27, i64 4
  %29 = extractelement <8 x i32> %0, i64 5
  %30 = extractelement <8 x i32> %1, i64 5
  %31 = extractelement <8 x i32> %2, i64 5
  %32 = tail call spir_func i32 @__hsail_bitalign_b32(i32 %29, i32 %30, i32 %31) #2
  %33 = insertelement <8 x i32> %28, i32 %32, i64 5
  %34 = extractelement <8 x i32> %0, i64 6
  %35 = extractelement <8 x i32> %1, i64 6
  %36 = extractelement <8 x i32> %2, i64 6
  %37 = tail call spir_func i32 @__hsail_bitalign_b32(i32 %34, i32 %35, i32 %36) #2
  %38 = insertelement <8 x i32> %33, i32 %37, i64 6
  %39 = extractelement <8 x i32> %0, i64 7
  %40 = extractelement <8 x i32> %1, i64 7
  %41 = extractelement <8 x i32> %2, i64 7
  %42 = tail call spir_func i32 @__hsail_bitalign_b32(i32 %39, i32 %40, i32 %41) #2
  %43 = insertelement <8 x i32> %38, i32 %42, i64 7
  ret <8 x i32> %43
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x i32> @_Z12amd_bitalignDv16_jS_S_(<16 x i32>, <16 x i32>, <16 x i32>) #0 {
  %4 = extractelement <16 x i32> %0, i64 0
  %5 = extractelement <16 x i32> %1, i64 0
  %6 = extractelement <16 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_bitalign_b32(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <16 x i32> undef, i32 %7, i64 0
  %9 = extractelement <16 x i32> %0, i64 1
  %10 = extractelement <16 x i32> %1, i64 1
  %11 = extractelement <16 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_bitalign_b32(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <16 x i32> %8, i32 %12, i64 1
  %14 = extractelement <16 x i32> %0, i64 2
  %15 = extractelement <16 x i32> %1, i64 2
  %16 = extractelement <16 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_bitalign_b32(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <16 x i32> %13, i32 %17, i64 2
  %19 = extractelement <16 x i32> %0, i64 3
  %20 = extractelement <16 x i32> %1, i64 3
  %21 = extractelement <16 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_bitalign_b32(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <16 x i32> %18, i32 %22, i64 3
  %24 = extractelement <16 x i32> %0, i64 4
  %25 = extractelement <16 x i32> %1, i64 4
  %26 = extractelement <16 x i32> %2, i64 4
  %27 = tail call spir_func i32 @__hsail_bitalign_b32(i32 %24, i32 %25, i32 %26) #2
  %28 = insertelement <16 x i32> %23, i32 %27, i64 4
  %29 = extractelement <16 x i32> %0, i64 5
  %30 = extractelement <16 x i32> %1, i64 5
  %31 = extractelement <16 x i32> %2, i64 5
  %32 = tail call spir_func i32 @__hsail_bitalign_b32(i32 %29, i32 %30, i32 %31) #2
  %33 = insertelement <16 x i32> %28, i32 %32, i64 5
  %34 = extractelement <16 x i32> %0, i64 6
  %35 = extractelement <16 x i32> %1, i64 6
  %36 = extractelement <16 x i32> %2, i64 6
  %37 = tail call spir_func i32 @__hsail_bitalign_b32(i32 %34, i32 %35, i32 %36) #2
  %38 = insertelement <16 x i32> %33, i32 %37, i64 6
  %39 = extractelement <16 x i32> %0, i64 7
  %40 = extractelement <16 x i32> %1, i64 7
  %41 = extractelement <16 x i32> %2, i64 7
  %42 = tail call spir_func i32 @__hsail_bitalign_b32(i32 %39, i32 %40, i32 %41) #2
  %43 = insertelement <16 x i32> %38, i32 %42, i64 7
  %44 = extractelement <16 x i32> %0, i64 8
  %45 = extractelement <16 x i32> %1, i64 8
  %46 = extractelement <16 x i32> %2, i64 8
  %47 = tail call spir_func i32 @__hsail_bitalign_b32(i32 %44, i32 %45, i32 %46) #2
  %48 = insertelement <16 x i32> %43, i32 %47, i64 8
  %49 = extractelement <16 x i32> %0, i64 9
  %50 = extractelement <16 x i32> %1, i64 9
  %51 = extractelement <16 x i32> %2, i64 9
  %52 = tail call spir_func i32 @__hsail_bitalign_b32(i32 %49, i32 %50, i32 %51) #2
  %53 = insertelement <16 x i32> %48, i32 %52, i64 9
  %54 = extractelement <16 x i32> %0, i64 10
  %55 = extractelement <16 x i32> %1, i64 10
  %56 = extractelement <16 x i32> %2, i64 10
  %57 = tail call spir_func i32 @__hsail_bitalign_b32(i32 %54, i32 %55, i32 %56) #2
  %58 = insertelement <16 x i32> %53, i32 %57, i64 10
  %59 = extractelement <16 x i32> %0, i64 11
  %60 = extractelement <16 x i32> %1, i64 11
  %61 = extractelement <16 x i32> %2, i64 11
  %62 = tail call spir_func i32 @__hsail_bitalign_b32(i32 %59, i32 %60, i32 %61) #2
  %63 = insertelement <16 x i32> %58, i32 %62, i64 11
  %64 = extractelement <16 x i32> %0, i64 12
  %65 = extractelement <16 x i32> %1, i64 12
  %66 = extractelement <16 x i32> %2, i64 12
  %67 = tail call spir_func i32 @__hsail_bitalign_b32(i32 %64, i32 %65, i32 %66) #2
  %68 = insertelement <16 x i32> %63, i32 %67, i64 12
  %69 = extractelement <16 x i32> %0, i64 13
  %70 = extractelement <16 x i32> %1, i64 13
  %71 = extractelement <16 x i32> %2, i64 13
  %72 = tail call spir_func i32 @__hsail_bitalign_b32(i32 %69, i32 %70, i32 %71) #2
  %73 = insertelement <16 x i32> %68, i32 %72, i64 13
  %74 = extractelement <16 x i32> %0, i64 14
  %75 = extractelement <16 x i32> %1, i64 14
  %76 = extractelement <16 x i32> %2, i64 14
  %77 = tail call spir_func i32 @__hsail_bitalign_b32(i32 %74, i32 %75, i32 %76) #2
  %78 = insertelement <16 x i32> %73, i32 %77, i64 14
  %79 = extractelement <16 x i32> %0, i64 15
  %80 = extractelement <16 x i32> %1, i64 15
  %81 = extractelement <16 x i32> %2, i64 15
  %82 = tail call spir_func i32 @__hsail_bitalign_b32(i32 %79, i32 %80, i32 %81) #2
  %83 = insertelement <16 x i32> %78, i32 %82, i64 15
  ret <16 x i32> %83
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z13amd_bytealignjjj(i32, i32, i32) #0 {
  %4 = tail call spir_func i32 @__hsail_bytealign_b32(i32 %0, i32 %1, i32 %2) #2
  ret i32 %4
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__hsail_bytealign_b32(i32, i32, i32) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i32> @_Z13amd_bytealignDv2_jS_S_(<2 x i32>, <2 x i32>, <2 x i32>) #0 {
  %4 = extractelement <2 x i32> %0, i64 0
  %5 = extractelement <2 x i32> %1, i64 0
  %6 = extractelement <2 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_bytealign_b32(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <2 x i32> undef, i32 %7, i64 0
  %9 = extractelement <2 x i32> %0, i64 1
  %10 = extractelement <2 x i32> %1, i64 1
  %11 = extractelement <2 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_bytealign_b32(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <2 x i32> %8, i32 %12, i64 1
  ret <2 x i32> %13
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x i32> @_Z13amd_bytealignDv3_jS_S_(<3 x i32>, <3 x i32>, <3 x i32>) #0 {
  %4 = extractelement <3 x i32> %0, i64 0
  %5 = extractelement <3 x i32> %1, i64 0
  %6 = extractelement <3 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_bytealign_b32(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <3 x i32> undef, i32 %7, i64 0
  %9 = extractelement <3 x i32> %0, i64 1
  %10 = extractelement <3 x i32> %1, i64 1
  %11 = extractelement <3 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_bytealign_b32(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <3 x i32> %8, i32 %12, i64 1
  %14 = extractelement <3 x i32> %0, i64 2
  %15 = extractelement <3 x i32> %1, i64 2
  %16 = extractelement <3 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_bytealign_b32(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <3 x i32> %13, i32 %17, i64 2
  ret <3 x i32> %18
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z13amd_bytealignDv4_jS_S_(<4 x i32>, <4 x i32>, <4 x i32>) #0 {
  %4 = extractelement <4 x i32> %0, i64 0
  %5 = extractelement <4 x i32> %1, i64 0
  %6 = extractelement <4 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_bytealign_b32(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <4 x i32> undef, i32 %7, i64 0
  %9 = extractelement <4 x i32> %0, i64 1
  %10 = extractelement <4 x i32> %1, i64 1
  %11 = extractelement <4 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_bytealign_b32(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <4 x i32> %8, i32 %12, i64 1
  %14 = extractelement <4 x i32> %0, i64 2
  %15 = extractelement <4 x i32> %1, i64 2
  %16 = extractelement <4 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_bytealign_b32(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <4 x i32> %13, i32 %17, i64 2
  %19 = extractelement <4 x i32> %0, i64 3
  %20 = extractelement <4 x i32> %1, i64 3
  %21 = extractelement <4 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_bytealign_b32(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <4 x i32> %18, i32 %22, i64 3
  ret <4 x i32> %23
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x i32> @_Z13amd_bytealignDv8_jS_S_(<8 x i32>, <8 x i32>, <8 x i32>) #0 {
  %4 = extractelement <8 x i32> %0, i64 0
  %5 = extractelement <8 x i32> %1, i64 0
  %6 = extractelement <8 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_bytealign_b32(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <8 x i32> undef, i32 %7, i64 0
  %9 = extractelement <8 x i32> %0, i64 1
  %10 = extractelement <8 x i32> %1, i64 1
  %11 = extractelement <8 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_bytealign_b32(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <8 x i32> %8, i32 %12, i64 1
  %14 = extractelement <8 x i32> %0, i64 2
  %15 = extractelement <8 x i32> %1, i64 2
  %16 = extractelement <8 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_bytealign_b32(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <8 x i32> %13, i32 %17, i64 2
  %19 = extractelement <8 x i32> %0, i64 3
  %20 = extractelement <8 x i32> %1, i64 3
  %21 = extractelement <8 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_bytealign_b32(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <8 x i32> %18, i32 %22, i64 3
  %24 = extractelement <8 x i32> %0, i64 4
  %25 = extractelement <8 x i32> %1, i64 4
  %26 = extractelement <8 x i32> %2, i64 4
  %27 = tail call spir_func i32 @__hsail_bytealign_b32(i32 %24, i32 %25, i32 %26) #2
  %28 = insertelement <8 x i32> %23, i32 %27, i64 4
  %29 = extractelement <8 x i32> %0, i64 5
  %30 = extractelement <8 x i32> %1, i64 5
  %31 = extractelement <8 x i32> %2, i64 5
  %32 = tail call spir_func i32 @__hsail_bytealign_b32(i32 %29, i32 %30, i32 %31) #2
  %33 = insertelement <8 x i32> %28, i32 %32, i64 5
  %34 = extractelement <8 x i32> %0, i64 6
  %35 = extractelement <8 x i32> %1, i64 6
  %36 = extractelement <8 x i32> %2, i64 6
  %37 = tail call spir_func i32 @__hsail_bytealign_b32(i32 %34, i32 %35, i32 %36) #2
  %38 = insertelement <8 x i32> %33, i32 %37, i64 6
  %39 = extractelement <8 x i32> %0, i64 7
  %40 = extractelement <8 x i32> %1, i64 7
  %41 = extractelement <8 x i32> %2, i64 7
  %42 = tail call spir_func i32 @__hsail_bytealign_b32(i32 %39, i32 %40, i32 %41) #2
  %43 = insertelement <8 x i32> %38, i32 %42, i64 7
  ret <8 x i32> %43
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x i32> @_Z13amd_bytealignDv16_jS_S_(<16 x i32>, <16 x i32>, <16 x i32>) #0 {
  %4 = extractelement <16 x i32> %0, i64 0
  %5 = extractelement <16 x i32> %1, i64 0
  %6 = extractelement <16 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_bytealign_b32(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <16 x i32> undef, i32 %7, i64 0
  %9 = extractelement <16 x i32> %0, i64 1
  %10 = extractelement <16 x i32> %1, i64 1
  %11 = extractelement <16 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_bytealign_b32(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <16 x i32> %8, i32 %12, i64 1
  %14 = extractelement <16 x i32> %0, i64 2
  %15 = extractelement <16 x i32> %1, i64 2
  %16 = extractelement <16 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_bytealign_b32(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <16 x i32> %13, i32 %17, i64 2
  %19 = extractelement <16 x i32> %0, i64 3
  %20 = extractelement <16 x i32> %1, i64 3
  %21 = extractelement <16 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_bytealign_b32(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <16 x i32> %18, i32 %22, i64 3
  %24 = extractelement <16 x i32> %0, i64 4
  %25 = extractelement <16 x i32> %1, i64 4
  %26 = extractelement <16 x i32> %2, i64 4
  %27 = tail call spir_func i32 @__hsail_bytealign_b32(i32 %24, i32 %25, i32 %26) #2
  %28 = insertelement <16 x i32> %23, i32 %27, i64 4
  %29 = extractelement <16 x i32> %0, i64 5
  %30 = extractelement <16 x i32> %1, i64 5
  %31 = extractelement <16 x i32> %2, i64 5
  %32 = tail call spir_func i32 @__hsail_bytealign_b32(i32 %29, i32 %30, i32 %31) #2
  %33 = insertelement <16 x i32> %28, i32 %32, i64 5
  %34 = extractelement <16 x i32> %0, i64 6
  %35 = extractelement <16 x i32> %1, i64 6
  %36 = extractelement <16 x i32> %2, i64 6
  %37 = tail call spir_func i32 @__hsail_bytealign_b32(i32 %34, i32 %35, i32 %36) #2
  %38 = insertelement <16 x i32> %33, i32 %37, i64 6
  %39 = extractelement <16 x i32> %0, i64 7
  %40 = extractelement <16 x i32> %1, i64 7
  %41 = extractelement <16 x i32> %2, i64 7
  %42 = tail call spir_func i32 @__hsail_bytealign_b32(i32 %39, i32 %40, i32 %41) #2
  %43 = insertelement <16 x i32> %38, i32 %42, i64 7
  %44 = extractelement <16 x i32> %0, i64 8
  %45 = extractelement <16 x i32> %1, i64 8
  %46 = extractelement <16 x i32> %2, i64 8
  %47 = tail call spir_func i32 @__hsail_bytealign_b32(i32 %44, i32 %45, i32 %46) #2
  %48 = insertelement <16 x i32> %43, i32 %47, i64 8
  %49 = extractelement <16 x i32> %0, i64 9
  %50 = extractelement <16 x i32> %1, i64 9
  %51 = extractelement <16 x i32> %2, i64 9
  %52 = tail call spir_func i32 @__hsail_bytealign_b32(i32 %49, i32 %50, i32 %51) #2
  %53 = insertelement <16 x i32> %48, i32 %52, i64 9
  %54 = extractelement <16 x i32> %0, i64 10
  %55 = extractelement <16 x i32> %1, i64 10
  %56 = extractelement <16 x i32> %2, i64 10
  %57 = tail call spir_func i32 @__hsail_bytealign_b32(i32 %54, i32 %55, i32 %56) #2
  %58 = insertelement <16 x i32> %53, i32 %57, i64 10
  %59 = extractelement <16 x i32> %0, i64 11
  %60 = extractelement <16 x i32> %1, i64 11
  %61 = extractelement <16 x i32> %2, i64 11
  %62 = tail call spir_func i32 @__hsail_bytealign_b32(i32 %59, i32 %60, i32 %61) #2
  %63 = insertelement <16 x i32> %58, i32 %62, i64 11
  %64 = extractelement <16 x i32> %0, i64 12
  %65 = extractelement <16 x i32> %1, i64 12
  %66 = extractelement <16 x i32> %2, i64 12
  %67 = tail call spir_func i32 @__hsail_bytealign_b32(i32 %64, i32 %65, i32 %66) #2
  %68 = insertelement <16 x i32> %63, i32 %67, i64 12
  %69 = extractelement <16 x i32> %0, i64 13
  %70 = extractelement <16 x i32> %1, i64 13
  %71 = extractelement <16 x i32> %2, i64 13
  %72 = tail call spir_func i32 @__hsail_bytealign_b32(i32 %69, i32 %70, i32 %71) #2
  %73 = insertelement <16 x i32> %68, i32 %72, i64 13
  %74 = extractelement <16 x i32> %0, i64 14
  %75 = extractelement <16 x i32> %1, i64 14
  %76 = extractelement <16 x i32> %2, i64 14
  %77 = tail call spir_func i32 @__hsail_bytealign_b32(i32 %74, i32 %75, i32 %76) #2
  %78 = insertelement <16 x i32> %73, i32 %77, i64 14
  %79 = extractelement <16 x i32> %0, i64 15
  %80 = extractelement <16 x i32> %1, i64 15
  %81 = extractelement <16 x i32> %2, i64 15
  %82 = tail call spir_func i32 @__hsail_bytealign_b32(i32 %79, i32 %80, i32 %81) #2
  %83 = insertelement <16 x i32> %78, i32 %82, i64 15
  ret <16 x i32> %83
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z8amd_lerpjjj(i32, i32, i32) #0 {
  %4 = tail call spir_func i32 @__hsail_lerp_u8x4(i32 %0, i32 %1, i32 %2) #2
  ret i32 %4
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__hsail_lerp_u8x4(i32, i32, i32) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i32> @_Z8amd_lerpDv2_jS_S_(<2 x i32>, <2 x i32>, <2 x i32>) #0 {
  %4 = extractelement <2 x i32> %0, i64 0
  %5 = extractelement <2 x i32> %1, i64 0
  %6 = extractelement <2 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_lerp_u8x4(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <2 x i32> undef, i32 %7, i64 0
  %9 = extractelement <2 x i32> %0, i64 1
  %10 = extractelement <2 x i32> %1, i64 1
  %11 = extractelement <2 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_lerp_u8x4(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <2 x i32> %8, i32 %12, i64 1
  ret <2 x i32> %13
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x i32> @_Z8amd_lerpDv3_jS_S_(<3 x i32>, <3 x i32>, <3 x i32>) #0 {
  %4 = extractelement <3 x i32> %0, i64 0
  %5 = extractelement <3 x i32> %1, i64 0
  %6 = extractelement <3 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_lerp_u8x4(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <3 x i32> undef, i32 %7, i64 0
  %9 = extractelement <3 x i32> %0, i64 1
  %10 = extractelement <3 x i32> %1, i64 1
  %11 = extractelement <3 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_lerp_u8x4(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <3 x i32> %8, i32 %12, i64 1
  %14 = extractelement <3 x i32> %0, i64 2
  %15 = extractelement <3 x i32> %1, i64 2
  %16 = extractelement <3 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_lerp_u8x4(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <3 x i32> %13, i32 %17, i64 2
  ret <3 x i32> %18
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z8amd_lerpDv4_jS_S_(<4 x i32>, <4 x i32>, <4 x i32>) #0 {
  %4 = extractelement <4 x i32> %0, i64 0
  %5 = extractelement <4 x i32> %1, i64 0
  %6 = extractelement <4 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_lerp_u8x4(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <4 x i32> undef, i32 %7, i64 0
  %9 = extractelement <4 x i32> %0, i64 1
  %10 = extractelement <4 x i32> %1, i64 1
  %11 = extractelement <4 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_lerp_u8x4(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <4 x i32> %8, i32 %12, i64 1
  %14 = extractelement <4 x i32> %0, i64 2
  %15 = extractelement <4 x i32> %1, i64 2
  %16 = extractelement <4 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_lerp_u8x4(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <4 x i32> %13, i32 %17, i64 2
  %19 = extractelement <4 x i32> %0, i64 3
  %20 = extractelement <4 x i32> %1, i64 3
  %21 = extractelement <4 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_lerp_u8x4(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <4 x i32> %18, i32 %22, i64 3
  ret <4 x i32> %23
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x i32> @_Z8amd_lerpDv8_jS_S_(<8 x i32>, <8 x i32>, <8 x i32>) #0 {
  %4 = extractelement <8 x i32> %0, i64 0
  %5 = extractelement <8 x i32> %1, i64 0
  %6 = extractelement <8 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_lerp_u8x4(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <8 x i32> undef, i32 %7, i64 0
  %9 = extractelement <8 x i32> %0, i64 1
  %10 = extractelement <8 x i32> %1, i64 1
  %11 = extractelement <8 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_lerp_u8x4(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <8 x i32> %8, i32 %12, i64 1
  %14 = extractelement <8 x i32> %0, i64 2
  %15 = extractelement <8 x i32> %1, i64 2
  %16 = extractelement <8 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_lerp_u8x4(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <8 x i32> %13, i32 %17, i64 2
  %19 = extractelement <8 x i32> %0, i64 3
  %20 = extractelement <8 x i32> %1, i64 3
  %21 = extractelement <8 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_lerp_u8x4(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <8 x i32> %18, i32 %22, i64 3
  %24 = extractelement <8 x i32> %0, i64 4
  %25 = extractelement <8 x i32> %1, i64 4
  %26 = extractelement <8 x i32> %2, i64 4
  %27 = tail call spir_func i32 @__hsail_lerp_u8x4(i32 %24, i32 %25, i32 %26) #2
  %28 = insertelement <8 x i32> %23, i32 %27, i64 4
  %29 = extractelement <8 x i32> %0, i64 5
  %30 = extractelement <8 x i32> %1, i64 5
  %31 = extractelement <8 x i32> %2, i64 5
  %32 = tail call spir_func i32 @__hsail_lerp_u8x4(i32 %29, i32 %30, i32 %31) #2
  %33 = insertelement <8 x i32> %28, i32 %32, i64 5
  %34 = extractelement <8 x i32> %0, i64 6
  %35 = extractelement <8 x i32> %1, i64 6
  %36 = extractelement <8 x i32> %2, i64 6
  %37 = tail call spir_func i32 @__hsail_lerp_u8x4(i32 %34, i32 %35, i32 %36) #2
  %38 = insertelement <8 x i32> %33, i32 %37, i64 6
  %39 = extractelement <8 x i32> %0, i64 7
  %40 = extractelement <8 x i32> %1, i64 7
  %41 = extractelement <8 x i32> %2, i64 7
  %42 = tail call spir_func i32 @__hsail_lerp_u8x4(i32 %39, i32 %40, i32 %41) #2
  %43 = insertelement <8 x i32> %38, i32 %42, i64 7
  ret <8 x i32> %43
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x i32> @_Z8amd_lerpDv16_jS_S_(<16 x i32>, <16 x i32>, <16 x i32>) #0 {
  %4 = extractelement <16 x i32> %0, i64 0
  %5 = extractelement <16 x i32> %1, i64 0
  %6 = extractelement <16 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_lerp_u8x4(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <16 x i32> undef, i32 %7, i64 0
  %9 = extractelement <16 x i32> %0, i64 1
  %10 = extractelement <16 x i32> %1, i64 1
  %11 = extractelement <16 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_lerp_u8x4(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <16 x i32> %8, i32 %12, i64 1
  %14 = extractelement <16 x i32> %0, i64 2
  %15 = extractelement <16 x i32> %1, i64 2
  %16 = extractelement <16 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_lerp_u8x4(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <16 x i32> %13, i32 %17, i64 2
  %19 = extractelement <16 x i32> %0, i64 3
  %20 = extractelement <16 x i32> %1, i64 3
  %21 = extractelement <16 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_lerp_u8x4(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <16 x i32> %18, i32 %22, i64 3
  %24 = extractelement <16 x i32> %0, i64 4
  %25 = extractelement <16 x i32> %1, i64 4
  %26 = extractelement <16 x i32> %2, i64 4
  %27 = tail call spir_func i32 @__hsail_lerp_u8x4(i32 %24, i32 %25, i32 %26) #2
  %28 = insertelement <16 x i32> %23, i32 %27, i64 4
  %29 = extractelement <16 x i32> %0, i64 5
  %30 = extractelement <16 x i32> %1, i64 5
  %31 = extractelement <16 x i32> %2, i64 5
  %32 = tail call spir_func i32 @__hsail_lerp_u8x4(i32 %29, i32 %30, i32 %31) #2
  %33 = insertelement <16 x i32> %28, i32 %32, i64 5
  %34 = extractelement <16 x i32> %0, i64 6
  %35 = extractelement <16 x i32> %1, i64 6
  %36 = extractelement <16 x i32> %2, i64 6
  %37 = tail call spir_func i32 @__hsail_lerp_u8x4(i32 %34, i32 %35, i32 %36) #2
  %38 = insertelement <16 x i32> %33, i32 %37, i64 6
  %39 = extractelement <16 x i32> %0, i64 7
  %40 = extractelement <16 x i32> %1, i64 7
  %41 = extractelement <16 x i32> %2, i64 7
  %42 = tail call spir_func i32 @__hsail_lerp_u8x4(i32 %39, i32 %40, i32 %41) #2
  %43 = insertelement <16 x i32> %38, i32 %42, i64 7
  %44 = extractelement <16 x i32> %0, i64 8
  %45 = extractelement <16 x i32> %1, i64 8
  %46 = extractelement <16 x i32> %2, i64 8
  %47 = tail call spir_func i32 @__hsail_lerp_u8x4(i32 %44, i32 %45, i32 %46) #2
  %48 = insertelement <16 x i32> %43, i32 %47, i64 8
  %49 = extractelement <16 x i32> %0, i64 9
  %50 = extractelement <16 x i32> %1, i64 9
  %51 = extractelement <16 x i32> %2, i64 9
  %52 = tail call spir_func i32 @__hsail_lerp_u8x4(i32 %49, i32 %50, i32 %51) #2
  %53 = insertelement <16 x i32> %48, i32 %52, i64 9
  %54 = extractelement <16 x i32> %0, i64 10
  %55 = extractelement <16 x i32> %1, i64 10
  %56 = extractelement <16 x i32> %2, i64 10
  %57 = tail call spir_func i32 @__hsail_lerp_u8x4(i32 %54, i32 %55, i32 %56) #2
  %58 = insertelement <16 x i32> %53, i32 %57, i64 10
  %59 = extractelement <16 x i32> %0, i64 11
  %60 = extractelement <16 x i32> %1, i64 11
  %61 = extractelement <16 x i32> %2, i64 11
  %62 = tail call spir_func i32 @__hsail_lerp_u8x4(i32 %59, i32 %60, i32 %61) #2
  %63 = insertelement <16 x i32> %58, i32 %62, i64 11
  %64 = extractelement <16 x i32> %0, i64 12
  %65 = extractelement <16 x i32> %1, i64 12
  %66 = extractelement <16 x i32> %2, i64 12
  %67 = tail call spir_func i32 @__hsail_lerp_u8x4(i32 %64, i32 %65, i32 %66) #2
  %68 = insertelement <16 x i32> %63, i32 %67, i64 12
  %69 = extractelement <16 x i32> %0, i64 13
  %70 = extractelement <16 x i32> %1, i64 13
  %71 = extractelement <16 x i32> %2, i64 13
  %72 = tail call spir_func i32 @__hsail_lerp_u8x4(i32 %69, i32 %70, i32 %71) #2
  %73 = insertelement <16 x i32> %68, i32 %72, i64 13
  %74 = extractelement <16 x i32> %0, i64 14
  %75 = extractelement <16 x i32> %1, i64 14
  %76 = extractelement <16 x i32> %2, i64 14
  %77 = tail call spir_func i32 @__hsail_lerp_u8x4(i32 %74, i32 %75, i32 %76) #2
  %78 = insertelement <16 x i32> %73, i32 %77, i64 14
  %79 = extractelement <16 x i32> %0, i64 15
  %80 = extractelement <16 x i32> %1, i64 15
  %81 = extractelement <16 x i32> %2, i64 15
  %82 = tail call spir_func i32 @__hsail_lerp_u8x4(i32 %79, i32 %80, i32 %81) #2
  %83 = insertelement <16 x i32> %78, i32 %82, i64 15
  ret <16 x i32> %83
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i32> @_Z8amd_max3Dv2_jS_S_(<2 x i32>, <2 x i32>, <2 x i32>) #0 {
  %4 = extractelement <2 x i32> %0, i64 0
  %5 = extractelement <2 x i32> %1, i64 0
  %6 = extractelement <2 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_umax3(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <2 x i32> undef, i32 %7, i64 0
  %9 = extractelement <2 x i32> %0, i64 1
  %10 = extractelement <2 x i32> %1, i64 1
  %11 = extractelement <2 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_umax3(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <2 x i32> %8, i32 %12, i64 1
  ret <2 x i32> %13
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__hsail_umax3(i32, i32, i32) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x i32> @_Z8amd_max3Dv3_jS_S_(<3 x i32>, <3 x i32>, <3 x i32>) #0 {
  %4 = extractelement <3 x i32> %0, i64 0
  %5 = extractelement <3 x i32> %1, i64 0
  %6 = extractelement <3 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_umax3(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <3 x i32> undef, i32 %7, i64 0
  %9 = extractelement <3 x i32> %0, i64 1
  %10 = extractelement <3 x i32> %1, i64 1
  %11 = extractelement <3 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_umax3(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <3 x i32> %8, i32 %12, i64 1
  %14 = extractelement <3 x i32> %0, i64 2
  %15 = extractelement <3 x i32> %1, i64 2
  %16 = extractelement <3 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_umax3(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <3 x i32> %13, i32 %17, i64 2
  ret <3 x i32> %18
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z8amd_max3Dv4_jS_S_(<4 x i32>, <4 x i32>, <4 x i32>) #0 {
  %4 = extractelement <4 x i32> %0, i64 0
  %5 = extractelement <4 x i32> %1, i64 0
  %6 = extractelement <4 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_umax3(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <4 x i32> undef, i32 %7, i64 0
  %9 = extractelement <4 x i32> %0, i64 1
  %10 = extractelement <4 x i32> %1, i64 1
  %11 = extractelement <4 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_umax3(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <4 x i32> %8, i32 %12, i64 1
  %14 = extractelement <4 x i32> %0, i64 2
  %15 = extractelement <4 x i32> %1, i64 2
  %16 = extractelement <4 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_umax3(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <4 x i32> %13, i32 %17, i64 2
  %19 = extractelement <4 x i32> %0, i64 3
  %20 = extractelement <4 x i32> %1, i64 3
  %21 = extractelement <4 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_umax3(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <4 x i32> %18, i32 %22, i64 3
  ret <4 x i32> %23
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x i32> @_Z8amd_max3Dv8_jS_S_(<8 x i32>, <8 x i32>, <8 x i32>) #0 {
  %4 = extractelement <8 x i32> %0, i64 0
  %5 = extractelement <8 x i32> %1, i64 0
  %6 = extractelement <8 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_umax3(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <8 x i32> undef, i32 %7, i64 0
  %9 = extractelement <8 x i32> %0, i64 1
  %10 = extractelement <8 x i32> %1, i64 1
  %11 = extractelement <8 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_umax3(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <8 x i32> %8, i32 %12, i64 1
  %14 = extractelement <8 x i32> %0, i64 2
  %15 = extractelement <8 x i32> %1, i64 2
  %16 = extractelement <8 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_umax3(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <8 x i32> %13, i32 %17, i64 2
  %19 = extractelement <8 x i32> %0, i64 3
  %20 = extractelement <8 x i32> %1, i64 3
  %21 = extractelement <8 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_umax3(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <8 x i32> %18, i32 %22, i64 3
  %24 = extractelement <8 x i32> %0, i64 4
  %25 = extractelement <8 x i32> %1, i64 4
  %26 = extractelement <8 x i32> %2, i64 4
  %27 = tail call spir_func i32 @__hsail_umax3(i32 %24, i32 %25, i32 %26) #2
  %28 = insertelement <8 x i32> %23, i32 %27, i64 4
  %29 = extractelement <8 x i32> %0, i64 5
  %30 = extractelement <8 x i32> %1, i64 5
  %31 = extractelement <8 x i32> %2, i64 5
  %32 = tail call spir_func i32 @__hsail_umax3(i32 %29, i32 %30, i32 %31) #2
  %33 = insertelement <8 x i32> %28, i32 %32, i64 5
  %34 = extractelement <8 x i32> %0, i64 6
  %35 = extractelement <8 x i32> %1, i64 6
  %36 = extractelement <8 x i32> %2, i64 6
  %37 = tail call spir_func i32 @__hsail_umax3(i32 %34, i32 %35, i32 %36) #2
  %38 = insertelement <8 x i32> %33, i32 %37, i64 6
  %39 = extractelement <8 x i32> %0, i64 7
  %40 = extractelement <8 x i32> %1, i64 7
  %41 = extractelement <8 x i32> %2, i64 7
  %42 = tail call spir_func i32 @__hsail_umax3(i32 %39, i32 %40, i32 %41) #2
  %43 = insertelement <8 x i32> %38, i32 %42, i64 7
  ret <8 x i32> %43
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x i32> @_Z8amd_max3Dv16_jS_S_(<16 x i32>, <16 x i32>, <16 x i32>) #0 {
  %4 = extractelement <16 x i32> %0, i64 0
  %5 = extractelement <16 x i32> %1, i64 0
  %6 = extractelement <16 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_umax3(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <16 x i32> undef, i32 %7, i64 0
  %9 = extractelement <16 x i32> %0, i64 1
  %10 = extractelement <16 x i32> %1, i64 1
  %11 = extractelement <16 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_umax3(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <16 x i32> %8, i32 %12, i64 1
  %14 = extractelement <16 x i32> %0, i64 2
  %15 = extractelement <16 x i32> %1, i64 2
  %16 = extractelement <16 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_umax3(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <16 x i32> %13, i32 %17, i64 2
  %19 = extractelement <16 x i32> %0, i64 3
  %20 = extractelement <16 x i32> %1, i64 3
  %21 = extractelement <16 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_umax3(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <16 x i32> %18, i32 %22, i64 3
  %24 = extractelement <16 x i32> %0, i64 4
  %25 = extractelement <16 x i32> %1, i64 4
  %26 = extractelement <16 x i32> %2, i64 4
  %27 = tail call spir_func i32 @__hsail_umax3(i32 %24, i32 %25, i32 %26) #2
  %28 = insertelement <16 x i32> %23, i32 %27, i64 4
  %29 = extractelement <16 x i32> %0, i64 5
  %30 = extractelement <16 x i32> %1, i64 5
  %31 = extractelement <16 x i32> %2, i64 5
  %32 = tail call spir_func i32 @__hsail_umax3(i32 %29, i32 %30, i32 %31) #2
  %33 = insertelement <16 x i32> %28, i32 %32, i64 5
  %34 = extractelement <16 x i32> %0, i64 6
  %35 = extractelement <16 x i32> %1, i64 6
  %36 = extractelement <16 x i32> %2, i64 6
  %37 = tail call spir_func i32 @__hsail_umax3(i32 %34, i32 %35, i32 %36) #2
  %38 = insertelement <16 x i32> %33, i32 %37, i64 6
  %39 = extractelement <16 x i32> %0, i64 7
  %40 = extractelement <16 x i32> %1, i64 7
  %41 = extractelement <16 x i32> %2, i64 7
  %42 = tail call spir_func i32 @__hsail_umax3(i32 %39, i32 %40, i32 %41) #2
  %43 = insertelement <16 x i32> %38, i32 %42, i64 7
  %44 = extractelement <16 x i32> %0, i64 8
  %45 = extractelement <16 x i32> %1, i64 8
  %46 = extractelement <16 x i32> %2, i64 8
  %47 = tail call spir_func i32 @__hsail_umax3(i32 %44, i32 %45, i32 %46) #2
  %48 = insertelement <16 x i32> %43, i32 %47, i64 8
  %49 = extractelement <16 x i32> %0, i64 9
  %50 = extractelement <16 x i32> %1, i64 9
  %51 = extractelement <16 x i32> %2, i64 9
  %52 = tail call spir_func i32 @__hsail_umax3(i32 %49, i32 %50, i32 %51) #2
  %53 = insertelement <16 x i32> %48, i32 %52, i64 9
  %54 = extractelement <16 x i32> %0, i64 10
  %55 = extractelement <16 x i32> %1, i64 10
  %56 = extractelement <16 x i32> %2, i64 10
  %57 = tail call spir_func i32 @__hsail_umax3(i32 %54, i32 %55, i32 %56) #2
  %58 = insertelement <16 x i32> %53, i32 %57, i64 10
  %59 = extractelement <16 x i32> %0, i64 11
  %60 = extractelement <16 x i32> %1, i64 11
  %61 = extractelement <16 x i32> %2, i64 11
  %62 = tail call spir_func i32 @__hsail_umax3(i32 %59, i32 %60, i32 %61) #2
  %63 = insertelement <16 x i32> %58, i32 %62, i64 11
  %64 = extractelement <16 x i32> %0, i64 12
  %65 = extractelement <16 x i32> %1, i64 12
  %66 = extractelement <16 x i32> %2, i64 12
  %67 = tail call spir_func i32 @__hsail_umax3(i32 %64, i32 %65, i32 %66) #2
  %68 = insertelement <16 x i32> %63, i32 %67, i64 12
  %69 = extractelement <16 x i32> %0, i64 13
  %70 = extractelement <16 x i32> %1, i64 13
  %71 = extractelement <16 x i32> %2, i64 13
  %72 = tail call spir_func i32 @__hsail_umax3(i32 %69, i32 %70, i32 %71) #2
  %73 = insertelement <16 x i32> %68, i32 %72, i64 13
  %74 = extractelement <16 x i32> %0, i64 14
  %75 = extractelement <16 x i32> %1, i64 14
  %76 = extractelement <16 x i32> %2, i64 14
  %77 = tail call spir_func i32 @__hsail_umax3(i32 %74, i32 %75, i32 %76) #2
  %78 = insertelement <16 x i32> %73, i32 %77, i64 14
  %79 = extractelement <16 x i32> %0, i64 15
  %80 = extractelement <16 x i32> %1, i64 15
  %81 = extractelement <16 x i32> %2, i64 15
  %82 = tail call spir_func i32 @__hsail_umax3(i32 %79, i32 %80, i32 %81) #2
  %83 = insertelement <16 x i32> %78, i32 %82, i64 15
  ret <16 x i32> %83
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z8amd_max3jjj(i32, i32, i32) #0 {
  %4 = tail call spir_func i32 @__hsail_umax3(i32 %0, i32 %1, i32 %2) #2
  ret i32 %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x float> @_Z8amd_max3Dv2_fS_S_(<2 x float>, <2 x float>, <2 x float>) #0 {
  %4 = extractelement <2 x float> %0, i64 0
  %5 = extractelement <2 x float> %1, i64 0
  %6 = extractelement <2 x float> %2, i64 0
  %7 = tail call spir_func float @__hsail_f32_max3(float %4, float %5, float %6) #2
  %8 = insertelement <2 x float> undef, float %7, i64 0
  %9 = extractelement <2 x float> %0, i64 1
  %10 = extractelement <2 x float> %1, i64 1
  %11 = extractelement <2 x float> %2, i64 1
  %12 = tail call spir_func float @__hsail_f32_max3(float %9, float %10, float %11) #2
  %13 = insertelement <2 x float> %8, float %12, i64 1
  ret <2 x float> %13
}

; Function Attrs: nounwind readnone
declare spir_func float @__hsail_f32_max3(float, float, float) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x float> @_Z8amd_max3Dv3_fS_S_(<3 x float>, <3 x float>, <3 x float>) #0 {
  %4 = extractelement <3 x float> %0, i64 0
  %5 = extractelement <3 x float> %1, i64 0
  %6 = extractelement <3 x float> %2, i64 0
  %7 = tail call spir_func float @__hsail_f32_max3(float %4, float %5, float %6) #2
  %8 = insertelement <3 x float> undef, float %7, i64 0
  %9 = extractelement <3 x float> %0, i64 1
  %10 = extractelement <3 x float> %1, i64 1
  %11 = extractelement <3 x float> %2, i64 1
  %12 = tail call spir_func float @__hsail_f32_max3(float %9, float %10, float %11) #2
  %13 = insertelement <3 x float> %8, float %12, i64 1
  %14 = extractelement <3 x float> %0, i64 2
  %15 = extractelement <3 x float> %1, i64 2
  %16 = extractelement <3 x float> %2, i64 2
  %17 = tail call spir_func float @__hsail_f32_max3(float %14, float %15, float %16) #2
  %18 = insertelement <3 x float> %13, float %17, i64 2
  ret <3 x float> %18
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x float> @_Z8amd_max3Dv4_fS_S_(<4 x float>, <4 x float>, <4 x float>) #0 {
  %4 = extractelement <4 x float> %0, i64 0
  %5 = extractelement <4 x float> %1, i64 0
  %6 = extractelement <4 x float> %2, i64 0
  %7 = tail call spir_func float @__hsail_f32_max3(float %4, float %5, float %6) #2
  %8 = insertelement <4 x float> undef, float %7, i64 0
  %9 = extractelement <4 x float> %0, i64 1
  %10 = extractelement <4 x float> %1, i64 1
  %11 = extractelement <4 x float> %2, i64 1
  %12 = tail call spir_func float @__hsail_f32_max3(float %9, float %10, float %11) #2
  %13 = insertelement <4 x float> %8, float %12, i64 1
  %14 = extractelement <4 x float> %0, i64 2
  %15 = extractelement <4 x float> %1, i64 2
  %16 = extractelement <4 x float> %2, i64 2
  %17 = tail call spir_func float @__hsail_f32_max3(float %14, float %15, float %16) #2
  %18 = insertelement <4 x float> %13, float %17, i64 2
  %19 = extractelement <4 x float> %0, i64 3
  %20 = extractelement <4 x float> %1, i64 3
  %21 = extractelement <4 x float> %2, i64 3
  %22 = tail call spir_func float @__hsail_f32_max3(float %19, float %20, float %21) #2
  %23 = insertelement <4 x float> %18, float %22, i64 3
  ret <4 x float> %23
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x float> @_Z8amd_max3Dv8_fS_S_(<8 x float>, <8 x float>, <8 x float>) #0 {
  %4 = extractelement <8 x float> %0, i64 0
  %5 = extractelement <8 x float> %1, i64 0
  %6 = extractelement <8 x float> %2, i64 0
  %7 = tail call spir_func float @__hsail_f32_max3(float %4, float %5, float %6) #2
  %8 = insertelement <8 x float> undef, float %7, i64 0
  %9 = extractelement <8 x float> %0, i64 1
  %10 = extractelement <8 x float> %1, i64 1
  %11 = extractelement <8 x float> %2, i64 1
  %12 = tail call spir_func float @__hsail_f32_max3(float %9, float %10, float %11) #2
  %13 = insertelement <8 x float> %8, float %12, i64 1
  %14 = extractelement <8 x float> %0, i64 2
  %15 = extractelement <8 x float> %1, i64 2
  %16 = extractelement <8 x float> %2, i64 2
  %17 = tail call spir_func float @__hsail_f32_max3(float %14, float %15, float %16) #2
  %18 = insertelement <8 x float> %13, float %17, i64 2
  %19 = extractelement <8 x float> %0, i64 3
  %20 = extractelement <8 x float> %1, i64 3
  %21 = extractelement <8 x float> %2, i64 3
  %22 = tail call spir_func float @__hsail_f32_max3(float %19, float %20, float %21) #2
  %23 = insertelement <8 x float> %18, float %22, i64 3
  %24 = extractelement <8 x float> %0, i64 4
  %25 = extractelement <8 x float> %1, i64 4
  %26 = extractelement <8 x float> %2, i64 4
  %27 = tail call spir_func float @__hsail_f32_max3(float %24, float %25, float %26) #2
  %28 = insertelement <8 x float> %23, float %27, i64 4
  %29 = extractelement <8 x float> %0, i64 5
  %30 = extractelement <8 x float> %1, i64 5
  %31 = extractelement <8 x float> %2, i64 5
  %32 = tail call spir_func float @__hsail_f32_max3(float %29, float %30, float %31) #2
  %33 = insertelement <8 x float> %28, float %32, i64 5
  %34 = extractelement <8 x float> %0, i64 6
  %35 = extractelement <8 x float> %1, i64 6
  %36 = extractelement <8 x float> %2, i64 6
  %37 = tail call spir_func float @__hsail_f32_max3(float %34, float %35, float %36) #2
  %38 = insertelement <8 x float> %33, float %37, i64 6
  %39 = extractelement <8 x float> %0, i64 7
  %40 = extractelement <8 x float> %1, i64 7
  %41 = extractelement <8 x float> %2, i64 7
  %42 = tail call spir_func float @__hsail_f32_max3(float %39, float %40, float %41) #2
  %43 = insertelement <8 x float> %38, float %42, i64 7
  ret <8 x float> %43
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x float> @_Z8amd_max3Dv16_fS_S_(<16 x float>, <16 x float>, <16 x float>) #0 {
  %4 = extractelement <16 x float> %0, i64 0
  %5 = extractelement <16 x float> %1, i64 0
  %6 = extractelement <16 x float> %2, i64 0
  %7 = tail call spir_func float @__hsail_f32_max3(float %4, float %5, float %6) #2
  %8 = insertelement <16 x float> undef, float %7, i64 0
  %9 = extractelement <16 x float> %0, i64 1
  %10 = extractelement <16 x float> %1, i64 1
  %11 = extractelement <16 x float> %2, i64 1
  %12 = tail call spir_func float @__hsail_f32_max3(float %9, float %10, float %11) #2
  %13 = insertelement <16 x float> %8, float %12, i64 1
  %14 = extractelement <16 x float> %0, i64 2
  %15 = extractelement <16 x float> %1, i64 2
  %16 = extractelement <16 x float> %2, i64 2
  %17 = tail call spir_func float @__hsail_f32_max3(float %14, float %15, float %16) #2
  %18 = insertelement <16 x float> %13, float %17, i64 2
  %19 = extractelement <16 x float> %0, i64 3
  %20 = extractelement <16 x float> %1, i64 3
  %21 = extractelement <16 x float> %2, i64 3
  %22 = tail call spir_func float @__hsail_f32_max3(float %19, float %20, float %21) #2
  %23 = insertelement <16 x float> %18, float %22, i64 3
  %24 = extractelement <16 x float> %0, i64 4
  %25 = extractelement <16 x float> %1, i64 4
  %26 = extractelement <16 x float> %2, i64 4
  %27 = tail call spir_func float @__hsail_f32_max3(float %24, float %25, float %26) #2
  %28 = insertelement <16 x float> %23, float %27, i64 4
  %29 = extractelement <16 x float> %0, i64 5
  %30 = extractelement <16 x float> %1, i64 5
  %31 = extractelement <16 x float> %2, i64 5
  %32 = tail call spir_func float @__hsail_f32_max3(float %29, float %30, float %31) #2
  %33 = insertelement <16 x float> %28, float %32, i64 5
  %34 = extractelement <16 x float> %0, i64 6
  %35 = extractelement <16 x float> %1, i64 6
  %36 = extractelement <16 x float> %2, i64 6
  %37 = tail call spir_func float @__hsail_f32_max3(float %34, float %35, float %36) #2
  %38 = insertelement <16 x float> %33, float %37, i64 6
  %39 = extractelement <16 x float> %0, i64 7
  %40 = extractelement <16 x float> %1, i64 7
  %41 = extractelement <16 x float> %2, i64 7
  %42 = tail call spir_func float @__hsail_f32_max3(float %39, float %40, float %41) #2
  %43 = insertelement <16 x float> %38, float %42, i64 7
  %44 = extractelement <16 x float> %0, i64 8
  %45 = extractelement <16 x float> %1, i64 8
  %46 = extractelement <16 x float> %2, i64 8
  %47 = tail call spir_func float @__hsail_f32_max3(float %44, float %45, float %46) #2
  %48 = insertelement <16 x float> %43, float %47, i64 8
  %49 = extractelement <16 x float> %0, i64 9
  %50 = extractelement <16 x float> %1, i64 9
  %51 = extractelement <16 x float> %2, i64 9
  %52 = tail call spir_func float @__hsail_f32_max3(float %49, float %50, float %51) #2
  %53 = insertelement <16 x float> %48, float %52, i64 9
  %54 = extractelement <16 x float> %0, i64 10
  %55 = extractelement <16 x float> %1, i64 10
  %56 = extractelement <16 x float> %2, i64 10
  %57 = tail call spir_func float @__hsail_f32_max3(float %54, float %55, float %56) #2
  %58 = insertelement <16 x float> %53, float %57, i64 10
  %59 = extractelement <16 x float> %0, i64 11
  %60 = extractelement <16 x float> %1, i64 11
  %61 = extractelement <16 x float> %2, i64 11
  %62 = tail call spir_func float @__hsail_f32_max3(float %59, float %60, float %61) #2
  %63 = insertelement <16 x float> %58, float %62, i64 11
  %64 = extractelement <16 x float> %0, i64 12
  %65 = extractelement <16 x float> %1, i64 12
  %66 = extractelement <16 x float> %2, i64 12
  %67 = tail call spir_func float @__hsail_f32_max3(float %64, float %65, float %66) #2
  %68 = insertelement <16 x float> %63, float %67, i64 12
  %69 = extractelement <16 x float> %0, i64 13
  %70 = extractelement <16 x float> %1, i64 13
  %71 = extractelement <16 x float> %2, i64 13
  %72 = tail call spir_func float @__hsail_f32_max3(float %69, float %70, float %71) #2
  %73 = insertelement <16 x float> %68, float %72, i64 13
  %74 = extractelement <16 x float> %0, i64 14
  %75 = extractelement <16 x float> %1, i64 14
  %76 = extractelement <16 x float> %2, i64 14
  %77 = tail call spir_func float @__hsail_f32_max3(float %74, float %75, float %76) #2
  %78 = insertelement <16 x float> %73, float %77, i64 14
  %79 = extractelement <16 x float> %0, i64 15
  %80 = extractelement <16 x float> %1, i64 15
  %81 = extractelement <16 x float> %2, i64 15
  %82 = tail call spir_func float @__hsail_f32_max3(float %79, float %80, float %81) #2
  %83 = insertelement <16 x float> %78, float %82, i64 15
  ret <16 x float> %83
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z8amd_max3fff(float, float, float) #0 {
  %4 = tail call spir_func float @__hsail_f32_max3(float %0, float %1, float %2) #2
  ret float %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i32> @_Z8amd_max3Dv2_iS_S_(<2 x i32>, <2 x i32>, <2 x i32>) #0 {
  %4 = extractelement <2 x i32> %0, i64 0
  %5 = extractelement <2 x i32> %1, i64 0
  %6 = extractelement <2 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_imax3(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <2 x i32> undef, i32 %7, i64 0
  %9 = extractelement <2 x i32> %0, i64 1
  %10 = extractelement <2 x i32> %1, i64 1
  %11 = extractelement <2 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_imax3(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <2 x i32> %8, i32 %12, i64 1
  ret <2 x i32> %13
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__hsail_imax3(i32, i32, i32) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x i32> @_Z8amd_max3Dv3_iS_S_(<3 x i32>, <3 x i32>, <3 x i32>) #0 {
  %4 = extractelement <3 x i32> %0, i64 0
  %5 = extractelement <3 x i32> %1, i64 0
  %6 = extractelement <3 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_imax3(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <3 x i32> undef, i32 %7, i64 0
  %9 = extractelement <3 x i32> %0, i64 1
  %10 = extractelement <3 x i32> %1, i64 1
  %11 = extractelement <3 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_imax3(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <3 x i32> %8, i32 %12, i64 1
  %14 = extractelement <3 x i32> %0, i64 2
  %15 = extractelement <3 x i32> %1, i64 2
  %16 = extractelement <3 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_imax3(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <3 x i32> %13, i32 %17, i64 2
  ret <3 x i32> %18
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z8amd_max3Dv4_iS_S_(<4 x i32>, <4 x i32>, <4 x i32>) #0 {
  %4 = extractelement <4 x i32> %0, i64 0
  %5 = extractelement <4 x i32> %1, i64 0
  %6 = extractelement <4 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_imax3(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <4 x i32> undef, i32 %7, i64 0
  %9 = extractelement <4 x i32> %0, i64 1
  %10 = extractelement <4 x i32> %1, i64 1
  %11 = extractelement <4 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_imax3(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <4 x i32> %8, i32 %12, i64 1
  %14 = extractelement <4 x i32> %0, i64 2
  %15 = extractelement <4 x i32> %1, i64 2
  %16 = extractelement <4 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_imax3(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <4 x i32> %13, i32 %17, i64 2
  %19 = extractelement <4 x i32> %0, i64 3
  %20 = extractelement <4 x i32> %1, i64 3
  %21 = extractelement <4 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_imax3(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <4 x i32> %18, i32 %22, i64 3
  ret <4 x i32> %23
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x i32> @_Z8amd_max3Dv8_iS_S_(<8 x i32>, <8 x i32>, <8 x i32>) #0 {
  %4 = extractelement <8 x i32> %0, i64 0
  %5 = extractelement <8 x i32> %1, i64 0
  %6 = extractelement <8 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_imax3(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <8 x i32> undef, i32 %7, i64 0
  %9 = extractelement <8 x i32> %0, i64 1
  %10 = extractelement <8 x i32> %1, i64 1
  %11 = extractelement <8 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_imax3(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <8 x i32> %8, i32 %12, i64 1
  %14 = extractelement <8 x i32> %0, i64 2
  %15 = extractelement <8 x i32> %1, i64 2
  %16 = extractelement <8 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_imax3(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <8 x i32> %13, i32 %17, i64 2
  %19 = extractelement <8 x i32> %0, i64 3
  %20 = extractelement <8 x i32> %1, i64 3
  %21 = extractelement <8 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_imax3(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <8 x i32> %18, i32 %22, i64 3
  %24 = extractelement <8 x i32> %0, i64 4
  %25 = extractelement <8 x i32> %1, i64 4
  %26 = extractelement <8 x i32> %2, i64 4
  %27 = tail call spir_func i32 @__hsail_imax3(i32 %24, i32 %25, i32 %26) #2
  %28 = insertelement <8 x i32> %23, i32 %27, i64 4
  %29 = extractelement <8 x i32> %0, i64 5
  %30 = extractelement <8 x i32> %1, i64 5
  %31 = extractelement <8 x i32> %2, i64 5
  %32 = tail call spir_func i32 @__hsail_imax3(i32 %29, i32 %30, i32 %31) #2
  %33 = insertelement <8 x i32> %28, i32 %32, i64 5
  %34 = extractelement <8 x i32> %0, i64 6
  %35 = extractelement <8 x i32> %1, i64 6
  %36 = extractelement <8 x i32> %2, i64 6
  %37 = tail call spir_func i32 @__hsail_imax3(i32 %34, i32 %35, i32 %36) #2
  %38 = insertelement <8 x i32> %33, i32 %37, i64 6
  %39 = extractelement <8 x i32> %0, i64 7
  %40 = extractelement <8 x i32> %1, i64 7
  %41 = extractelement <8 x i32> %2, i64 7
  %42 = tail call spir_func i32 @__hsail_imax3(i32 %39, i32 %40, i32 %41) #2
  %43 = insertelement <8 x i32> %38, i32 %42, i64 7
  ret <8 x i32> %43
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x i32> @_Z8amd_max3Dv16_iS_S_(<16 x i32>, <16 x i32>, <16 x i32>) #0 {
  %4 = extractelement <16 x i32> %0, i64 0
  %5 = extractelement <16 x i32> %1, i64 0
  %6 = extractelement <16 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_imax3(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <16 x i32> undef, i32 %7, i64 0
  %9 = extractelement <16 x i32> %0, i64 1
  %10 = extractelement <16 x i32> %1, i64 1
  %11 = extractelement <16 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_imax3(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <16 x i32> %8, i32 %12, i64 1
  %14 = extractelement <16 x i32> %0, i64 2
  %15 = extractelement <16 x i32> %1, i64 2
  %16 = extractelement <16 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_imax3(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <16 x i32> %13, i32 %17, i64 2
  %19 = extractelement <16 x i32> %0, i64 3
  %20 = extractelement <16 x i32> %1, i64 3
  %21 = extractelement <16 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_imax3(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <16 x i32> %18, i32 %22, i64 3
  %24 = extractelement <16 x i32> %0, i64 4
  %25 = extractelement <16 x i32> %1, i64 4
  %26 = extractelement <16 x i32> %2, i64 4
  %27 = tail call spir_func i32 @__hsail_imax3(i32 %24, i32 %25, i32 %26) #2
  %28 = insertelement <16 x i32> %23, i32 %27, i64 4
  %29 = extractelement <16 x i32> %0, i64 5
  %30 = extractelement <16 x i32> %1, i64 5
  %31 = extractelement <16 x i32> %2, i64 5
  %32 = tail call spir_func i32 @__hsail_imax3(i32 %29, i32 %30, i32 %31) #2
  %33 = insertelement <16 x i32> %28, i32 %32, i64 5
  %34 = extractelement <16 x i32> %0, i64 6
  %35 = extractelement <16 x i32> %1, i64 6
  %36 = extractelement <16 x i32> %2, i64 6
  %37 = tail call spir_func i32 @__hsail_imax3(i32 %34, i32 %35, i32 %36) #2
  %38 = insertelement <16 x i32> %33, i32 %37, i64 6
  %39 = extractelement <16 x i32> %0, i64 7
  %40 = extractelement <16 x i32> %1, i64 7
  %41 = extractelement <16 x i32> %2, i64 7
  %42 = tail call spir_func i32 @__hsail_imax3(i32 %39, i32 %40, i32 %41) #2
  %43 = insertelement <16 x i32> %38, i32 %42, i64 7
  %44 = extractelement <16 x i32> %0, i64 8
  %45 = extractelement <16 x i32> %1, i64 8
  %46 = extractelement <16 x i32> %2, i64 8
  %47 = tail call spir_func i32 @__hsail_imax3(i32 %44, i32 %45, i32 %46) #2
  %48 = insertelement <16 x i32> %43, i32 %47, i64 8
  %49 = extractelement <16 x i32> %0, i64 9
  %50 = extractelement <16 x i32> %1, i64 9
  %51 = extractelement <16 x i32> %2, i64 9
  %52 = tail call spir_func i32 @__hsail_imax3(i32 %49, i32 %50, i32 %51) #2
  %53 = insertelement <16 x i32> %48, i32 %52, i64 9
  %54 = extractelement <16 x i32> %0, i64 10
  %55 = extractelement <16 x i32> %1, i64 10
  %56 = extractelement <16 x i32> %2, i64 10
  %57 = tail call spir_func i32 @__hsail_imax3(i32 %54, i32 %55, i32 %56) #2
  %58 = insertelement <16 x i32> %53, i32 %57, i64 10
  %59 = extractelement <16 x i32> %0, i64 11
  %60 = extractelement <16 x i32> %1, i64 11
  %61 = extractelement <16 x i32> %2, i64 11
  %62 = tail call spir_func i32 @__hsail_imax3(i32 %59, i32 %60, i32 %61) #2
  %63 = insertelement <16 x i32> %58, i32 %62, i64 11
  %64 = extractelement <16 x i32> %0, i64 12
  %65 = extractelement <16 x i32> %1, i64 12
  %66 = extractelement <16 x i32> %2, i64 12
  %67 = tail call spir_func i32 @__hsail_imax3(i32 %64, i32 %65, i32 %66) #2
  %68 = insertelement <16 x i32> %63, i32 %67, i64 12
  %69 = extractelement <16 x i32> %0, i64 13
  %70 = extractelement <16 x i32> %1, i64 13
  %71 = extractelement <16 x i32> %2, i64 13
  %72 = tail call spir_func i32 @__hsail_imax3(i32 %69, i32 %70, i32 %71) #2
  %73 = insertelement <16 x i32> %68, i32 %72, i64 13
  %74 = extractelement <16 x i32> %0, i64 14
  %75 = extractelement <16 x i32> %1, i64 14
  %76 = extractelement <16 x i32> %2, i64 14
  %77 = tail call spir_func i32 @__hsail_imax3(i32 %74, i32 %75, i32 %76) #2
  %78 = insertelement <16 x i32> %73, i32 %77, i64 14
  %79 = extractelement <16 x i32> %0, i64 15
  %80 = extractelement <16 x i32> %1, i64 15
  %81 = extractelement <16 x i32> %2, i64 15
  %82 = tail call spir_func i32 @__hsail_imax3(i32 %79, i32 %80, i32 %81) #2
  %83 = insertelement <16 x i32> %78, i32 %82, i64 15
  ret <16 x i32> %83
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z8amd_max3iii(i32, i32, i32) #0 {
  %4 = tail call spir_func i32 @__hsail_imax3(i32 %0, i32 %1, i32 %2) #2
  ret i32 %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i32> @_Z11amd_median3Dv2_jS_S_(<2 x i32>, <2 x i32>, <2 x i32>) #0 {
  %4 = extractelement <2 x i32> %0, i64 0
  %5 = extractelement <2 x i32> %1, i64 0
  %6 = extractelement <2 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_umedian3(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <2 x i32> undef, i32 %7, i64 0
  %9 = extractelement <2 x i32> %0, i64 1
  %10 = extractelement <2 x i32> %1, i64 1
  %11 = extractelement <2 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_umedian3(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <2 x i32> %8, i32 %12, i64 1
  ret <2 x i32> %13
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__hsail_umedian3(i32, i32, i32) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x i32> @_Z11amd_median3Dv3_jS_S_(<3 x i32>, <3 x i32>, <3 x i32>) #0 {
  %4 = extractelement <3 x i32> %0, i64 0
  %5 = extractelement <3 x i32> %1, i64 0
  %6 = extractelement <3 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_umedian3(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <3 x i32> undef, i32 %7, i64 0
  %9 = extractelement <3 x i32> %0, i64 1
  %10 = extractelement <3 x i32> %1, i64 1
  %11 = extractelement <3 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_umedian3(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <3 x i32> %8, i32 %12, i64 1
  %14 = extractelement <3 x i32> %0, i64 2
  %15 = extractelement <3 x i32> %1, i64 2
  %16 = extractelement <3 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_umedian3(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <3 x i32> %13, i32 %17, i64 2
  ret <3 x i32> %18
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z11amd_median3Dv4_jS_S_(<4 x i32>, <4 x i32>, <4 x i32>) #0 {
  %4 = extractelement <4 x i32> %0, i64 0
  %5 = extractelement <4 x i32> %1, i64 0
  %6 = extractelement <4 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_umedian3(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <4 x i32> undef, i32 %7, i64 0
  %9 = extractelement <4 x i32> %0, i64 1
  %10 = extractelement <4 x i32> %1, i64 1
  %11 = extractelement <4 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_umedian3(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <4 x i32> %8, i32 %12, i64 1
  %14 = extractelement <4 x i32> %0, i64 2
  %15 = extractelement <4 x i32> %1, i64 2
  %16 = extractelement <4 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_umedian3(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <4 x i32> %13, i32 %17, i64 2
  %19 = extractelement <4 x i32> %0, i64 3
  %20 = extractelement <4 x i32> %1, i64 3
  %21 = extractelement <4 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_umedian3(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <4 x i32> %18, i32 %22, i64 3
  ret <4 x i32> %23
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x i32> @_Z11amd_median3Dv8_jS_S_(<8 x i32>, <8 x i32>, <8 x i32>) #0 {
  %4 = extractelement <8 x i32> %0, i64 0
  %5 = extractelement <8 x i32> %1, i64 0
  %6 = extractelement <8 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_umedian3(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <8 x i32> undef, i32 %7, i64 0
  %9 = extractelement <8 x i32> %0, i64 1
  %10 = extractelement <8 x i32> %1, i64 1
  %11 = extractelement <8 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_umedian3(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <8 x i32> %8, i32 %12, i64 1
  %14 = extractelement <8 x i32> %0, i64 2
  %15 = extractelement <8 x i32> %1, i64 2
  %16 = extractelement <8 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_umedian3(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <8 x i32> %13, i32 %17, i64 2
  %19 = extractelement <8 x i32> %0, i64 3
  %20 = extractelement <8 x i32> %1, i64 3
  %21 = extractelement <8 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_umedian3(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <8 x i32> %18, i32 %22, i64 3
  %24 = extractelement <8 x i32> %0, i64 4
  %25 = extractelement <8 x i32> %1, i64 4
  %26 = extractelement <8 x i32> %2, i64 4
  %27 = tail call spir_func i32 @__hsail_umedian3(i32 %24, i32 %25, i32 %26) #2
  %28 = insertelement <8 x i32> %23, i32 %27, i64 4
  %29 = extractelement <8 x i32> %0, i64 5
  %30 = extractelement <8 x i32> %1, i64 5
  %31 = extractelement <8 x i32> %2, i64 5
  %32 = tail call spir_func i32 @__hsail_umedian3(i32 %29, i32 %30, i32 %31) #2
  %33 = insertelement <8 x i32> %28, i32 %32, i64 5
  %34 = extractelement <8 x i32> %0, i64 6
  %35 = extractelement <8 x i32> %1, i64 6
  %36 = extractelement <8 x i32> %2, i64 6
  %37 = tail call spir_func i32 @__hsail_umedian3(i32 %34, i32 %35, i32 %36) #2
  %38 = insertelement <8 x i32> %33, i32 %37, i64 6
  %39 = extractelement <8 x i32> %0, i64 7
  %40 = extractelement <8 x i32> %1, i64 7
  %41 = extractelement <8 x i32> %2, i64 7
  %42 = tail call spir_func i32 @__hsail_umedian3(i32 %39, i32 %40, i32 %41) #2
  %43 = insertelement <8 x i32> %38, i32 %42, i64 7
  ret <8 x i32> %43
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x i32> @_Z11amd_median3Dv16_jS_S_(<16 x i32>, <16 x i32>, <16 x i32>) #0 {
  %4 = extractelement <16 x i32> %0, i64 0
  %5 = extractelement <16 x i32> %1, i64 0
  %6 = extractelement <16 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_umedian3(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <16 x i32> undef, i32 %7, i64 0
  %9 = extractelement <16 x i32> %0, i64 1
  %10 = extractelement <16 x i32> %1, i64 1
  %11 = extractelement <16 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_umedian3(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <16 x i32> %8, i32 %12, i64 1
  %14 = extractelement <16 x i32> %0, i64 2
  %15 = extractelement <16 x i32> %1, i64 2
  %16 = extractelement <16 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_umedian3(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <16 x i32> %13, i32 %17, i64 2
  %19 = extractelement <16 x i32> %0, i64 3
  %20 = extractelement <16 x i32> %1, i64 3
  %21 = extractelement <16 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_umedian3(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <16 x i32> %18, i32 %22, i64 3
  %24 = extractelement <16 x i32> %0, i64 4
  %25 = extractelement <16 x i32> %1, i64 4
  %26 = extractelement <16 x i32> %2, i64 4
  %27 = tail call spir_func i32 @__hsail_umedian3(i32 %24, i32 %25, i32 %26) #2
  %28 = insertelement <16 x i32> %23, i32 %27, i64 4
  %29 = extractelement <16 x i32> %0, i64 5
  %30 = extractelement <16 x i32> %1, i64 5
  %31 = extractelement <16 x i32> %2, i64 5
  %32 = tail call spir_func i32 @__hsail_umedian3(i32 %29, i32 %30, i32 %31) #2
  %33 = insertelement <16 x i32> %28, i32 %32, i64 5
  %34 = extractelement <16 x i32> %0, i64 6
  %35 = extractelement <16 x i32> %1, i64 6
  %36 = extractelement <16 x i32> %2, i64 6
  %37 = tail call spir_func i32 @__hsail_umedian3(i32 %34, i32 %35, i32 %36) #2
  %38 = insertelement <16 x i32> %33, i32 %37, i64 6
  %39 = extractelement <16 x i32> %0, i64 7
  %40 = extractelement <16 x i32> %1, i64 7
  %41 = extractelement <16 x i32> %2, i64 7
  %42 = tail call spir_func i32 @__hsail_umedian3(i32 %39, i32 %40, i32 %41) #2
  %43 = insertelement <16 x i32> %38, i32 %42, i64 7
  %44 = extractelement <16 x i32> %0, i64 8
  %45 = extractelement <16 x i32> %1, i64 8
  %46 = extractelement <16 x i32> %2, i64 8
  %47 = tail call spir_func i32 @__hsail_umedian3(i32 %44, i32 %45, i32 %46) #2
  %48 = insertelement <16 x i32> %43, i32 %47, i64 8
  %49 = extractelement <16 x i32> %0, i64 9
  %50 = extractelement <16 x i32> %1, i64 9
  %51 = extractelement <16 x i32> %2, i64 9
  %52 = tail call spir_func i32 @__hsail_umedian3(i32 %49, i32 %50, i32 %51) #2
  %53 = insertelement <16 x i32> %48, i32 %52, i64 9
  %54 = extractelement <16 x i32> %0, i64 10
  %55 = extractelement <16 x i32> %1, i64 10
  %56 = extractelement <16 x i32> %2, i64 10
  %57 = tail call spir_func i32 @__hsail_umedian3(i32 %54, i32 %55, i32 %56) #2
  %58 = insertelement <16 x i32> %53, i32 %57, i64 10
  %59 = extractelement <16 x i32> %0, i64 11
  %60 = extractelement <16 x i32> %1, i64 11
  %61 = extractelement <16 x i32> %2, i64 11
  %62 = tail call spir_func i32 @__hsail_umedian3(i32 %59, i32 %60, i32 %61) #2
  %63 = insertelement <16 x i32> %58, i32 %62, i64 11
  %64 = extractelement <16 x i32> %0, i64 12
  %65 = extractelement <16 x i32> %1, i64 12
  %66 = extractelement <16 x i32> %2, i64 12
  %67 = tail call spir_func i32 @__hsail_umedian3(i32 %64, i32 %65, i32 %66) #2
  %68 = insertelement <16 x i32> %63, i32 %67, i64 12
  %69 = extractelement <16 x i32> %0, i64 13
  %70 = extractelement <16 x i32> %1, i64 13
  %71 = extractelement <16 x i32> %2, i64 13
  %72 = tail call spir_func i32 @__hsail_umedian3(i32 %69, i32 %70, i32 %71) #2
  %73 = insertelement <16 x i32> %68, i32 %72, i64 13
  %74 = extractelement <16 x i32> %0, i64 14
  %75 = extractelement <16 x i32> %1, i64 14
  %76 = extractelement <16 x i32> %2, i64 14
  %77 = tail call spir_func i32 @__hsail_umedian3(i32 %74, i32 %75, i32 %76) #2
  %78 = insertelement <16 x i32> %73, i32 %77, i64 14
  %79 = extractelement <16 x i32> %0, i64 15
  %80 = extractelement <16 x i32> %1, i64 15
  %81 = extractelement <16 x i32> %2, i64 15
  %82 = tail call spir_func i32 @__hsail_umedian3(i32 %79, i32 %80, i32 %81) #2
  %83 = insertelement <16 x i32> %78, i32 %82, i64 15
  ret <16 x i32> %83
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z11amd_median3jjj(i32, i32, i32) #0 {
  %4 = tail call spir_func i32 @__hsail_umedian3(i32 %0, i32 %1, i32 %2) #2
  ret i32 %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x float> @_Z11amd_median3Dv2_fS_S_(<2 x float>, <2 x float>, <2 x float>) #0 {
  %4 = extractelement <2 x float> %0, i64 0
  %5 = extractelement <2 x float> %1, i64 0
  %6 = extractelement <2 x float> %2, i64 0
  %7 = tail call spir_func float @__hsail_f32_median3(float %4, float %5, float %6) #2
  %8 = insertelement <2 x float> undef, float %7, i64 0
  %9 = extractelement <2 x float> %0, i64 1
  %10 = extractelement <2 x float> %1, i64 1
  %11 = extractelement <2 x float> %2, i64 1
  %12 = tail call spir_func float @__hsail_f32_median3(float %9, float %10, float %11) #2
  %13 = insertelement <2 x float> %8, float %12, i64 1
  ret <2 x float> %13
}

; Function Attrs: nounwind readnone
declare spir_func float @__hsail_f32_median3(float, float, float) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x float> @_Z11amd_median3Dv3_fS_S_(<3 x float>, <3 x float>, <3 x float>) #0 {
  %4 = extractelement <3 x float> %0, i64 0
  %5 = extractelement <3 x float> %1, i64 0
  %6 = extractelement <3 x float> %2, i64 0
  %7 = tail call spir_func float @__hsail_f32_median3(float %4, float %5, float %6) #2
  %8 = insertelement <3 x float> undef, float %7, i64 0
  %9 = extractelement <3 x float> %0, i64 1
  %10 = extractelement <3 x float> %1, i64 1
  %11 = extractelement <3 x float> %2, i64 1
  %12 = tail call spir_func float @__hsail_f32_median3(float %9, float %10, float %11) #2
  %13 = insertelement <3 x float> %8, float %12, i64 1
  %14 = extractelement <3 x float> %0, i64 2
  %15 = extractelement <3 x float> %1, i64 2
  %16 = extractelement <3 x float> %2, i64 2
  %17 = tail call spir_func float @__hsail_f32_median3(float %14, float %15, float %16) #2
  %18 = insertelement <3 x float> %13, float %17, i64 2
  ret <3 x float> %18
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x float> @_Z11amd_median3Dv4_fS_S_(<4 x float>, <4 x float>, <4 x float>) #0 {
  %4 = extractelement <4 x float> %0, i64 0
  %5 = extractelement <4 x float> %1, i64 0
  %6 = extractelement <4 x float> %2, i64 0
  %7 = tail call spir_func float @__hsail_f32_median3(float %4, float %5, float %6) #2
  %8 = insertelement <4 x float> undef, float %7, i64 0
  %9 = extractelement <4 x float> %0, i64 1
  %10 = extractelement <4 x float> %1, i64 1
  %11 = extractelement <4 x float> %2, i64 1
  %12 = tail call spir_func float @__hsail_f32_median3(float %9, float %10, float %11) #2
  %13 = insertelement <4 x float> %8, float %12, i64 1
  %14 = extractelement <4 x float> %0, i64 2
  %15 = extractelement <4 x float> %1, i64 2
  %16 = extractelement <4 x float> %2, i64 2
  %17 = tail call spir_func float @__hsail_f32_median3(float %14, float %15, float %16) #2
  %18 = insertelement <4 x float> %13, float %17, i64 2
  %19 = extractelement <4 x float> %0, i64 3
  %20 = extractelement <4 x float> %1, i64 3
  %21 = extractelement <4 x float> %2, i64 3
  %22 = tail call spir_func float @__hsail_f32_median3(float %19, float %20, float %21) #2
  %23 = insertelement <4 x float> %18, float %22, i64 3
  ret <4 x float> %23
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x float> @_Z11amd_median3Dv8_fS_S_(<8 x float>, <8 x float>, <8 x float>) #0 {
  %4 = extractelement <8 x float> %0, i64 0
  %5 = extractelement <8 x float> %1, i64 0
  %6 = extractelement <8 x float> %2, i64 0
  %7 = tail call spir_func float @__hsail_f32_median3(float %4, float %5, float %6) #2
  %8 = insertelement <8 x float> undef, float %7, i64 0
  %9 = extractelement <8 x float> %0, i64 1
  %10 = extractelement <8 x float> %1, i64 1
  %11 = extractelement <8 x float> %2, i64 1
  %12 = tail call spir_func float @__hsail_f32_median3(float %9, float %10, float %11) #2
  %13 = insertelement <8 x float> %8, float %12, i64 1
  %14 = extractelement <8 x float> %0, i64 2
  %15 = extractelement <8 x float> %1, i64 2
  %16 = extractelement <8 x float> %2, i64 2
  %17 = tail call spir_func float @__hsail_f32_median3(float %14, float %15, float %16) #2
  %18 = insertelement <8 x float> %13, float %17, i64 2
  %19 = extractelement <8 x float> %0, i64 3
  %20 = extractelement <8 x float> %1, i64 3
  %21 = extractelement <8 x float> %2, i64 3
  %22 = tail call spir_func float @__hsail_f32_median3(float %19, float %20, float %21) #2
  %23 = insertelement <8 x float> %18, float %22, i64 3
  %24 = extractelement <8 x float> %0, i64 4
  %25 = extractelement <8 x float> %1, i64 4
  %26 = extractelement <8 x float> %2, i64 4
  %27 = tail call spir_func float @__hsail_f32_median3(float %24, float %25, float %26) #2
  %28 = insertelement <8 x float> %23, float %27, i64 4
  %29 = extractelement <8 x float> %0, i64 5
  %30 = extractelement <8 x float> %1, i64 5
  %31 = extractelement <8 x float> %2, i64 5
  %32 = tail call spir_func float @__hsail_f32_median3(float %29, float %30, float %31) #2
  %33 = insertelement <8 x float> %28, float %32, i64 5
  %34 = extractelement <8 x float> %0, i64 6
  %35 = extractelement <8 x float> %1, i64 6
  %36 = extractelement <8 x float> %2, i64 6
  %37 = tail call spir_func float @__hsail_f32_median3(float %34, float %35, float %36) #2
  %38 = insertelement <8 x float> %33, float %37, i64 6
  %39 = extractelement <8 x float> %0, i64 7
  %40 = extractelement <8 x float> %1, i64 7
  %41 = extractelement <8 x float> %2, i64 7
  %42 = tail call spir_func float @__hsail_f32_median3(float %39, float %40, float %41) #2
  %43 = insertelement <8 x float> %38, float %42, i64 7
  ret <8 x float> %43
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x float> @_Z11amd_median3Dv16_fS_S_(<16 x float>, <16 x float>, <16 x float>) #0 {
  %4 = extractelement <16 x float> %0, i64 0
  %5 = extractelement <16 x float> %1, i64 0
  %6 = extractelement <16 x float> %2, i64 0
  %7 = tail call spir_func float @__hsail_f32_median3(float %4, float %5, float %6) #2
  %8 = insertelement <16 x float> undef, float %7, i64 0
  %9 = extractelement <16 x float> %0, i64 1
  %10 = extractelement <16 x float> %1, i64 1
  %11 = extractelement <16 x float> %2, i64 1
  %12 = tail call spir_func float @__hsail_f32_median3(float %9, float %10, float %11) #2
  %13 = insertelement <16 x float> %8, float %12, i64 1
  %14 = extractelement <16 x float> %0, i64 2
  %15 = extractelement <16 x float> %1, i64 2
  %16 = extractelement <16 x float> %2, i64 2
  %17 = tail call spir_func float @__hsail_f32_median3(float %14, float %15, float %16) #2
  %18 = insertelement <16 x float> %13, float %17, i64 2
  %19 = extractelement <16 x float> %0, i64 3
  %20 = extractelement <16 x float> %1, i64 3
  %21 = extractelement <16 x float> %2, i64 3
  %22 = tail call spir_func float @__hsail_f32_median3(float %19, float %20, float %21) #2
  %23 = insertelement <16 x float> %18, float %22, i64 3
  %24 = extractelement <16 x float> %0, i64 4
  %25 = extractelement <16 x float> %1, i64 4
  %26 = extractelement <16 x float> %2, i64 4
  %27 = tail call spir_func float @__hsail_f32_median3(float %24, float %25, float %26) #2
  %28 = insertelement <16 x float> %23, float %27, i64 4
  %29 = extractelement <16 x float> %0, i64 5
  %30 = extractelement <16 x float> %1, i64 5
  %31 = extractelement <16 x float> %2, i64 5
  %32 = tail call spir_func float @__hsail_f32_median3(float %29, float %30, float %31) #2
  %33 = insertelement <16 x float> %28, float %32, i64 5
  %34 = extractelement <16 x float> %0, i64 6
  %35 = extractelement <16 x float> %1, i64 6
  %36 = extractelement <16 x float> %2, i64 6
  %37 = tail call spir_func float @__hsail_f32_median3(float %34, float %35, float %36) #2
  %38 = insertelement <16 x float> %33, float %37, i64 6
  %39 = extractelement <16 x float> %0, i64 7
  %40 = extractelement <16 x float> %1, i64 7
  %41 = extractelement <16 x float> %2, i64 7
  %42 = tail call spir_func float @__hsail_f32_median3(float %39, float %40, float %41) #2
  %43 = insertelement <16 x float> %38, float %42, i64 7
  %44 = extractelement <16 x float> %0, i64 8
  %45 = extractelement <16 x float> %1, i64 8
  %46 = extractelement <16 x float> %2, i64 8
  %47 = tail call spir_func float @__hsail_f32_median3(float %44, float %45, float %46) #2
  %48 = insertelement <16 x float> %43, float %47, i64 8
  %49 = extractelement <16 x float> %0, i64 9
  %50 = extractelement <16 x float> %1, i64 9
  %51 = extractelement <16 x float> %2, i64 9
  %52 = tail call spir_func float @__hsail_f32_median3(float %49, float %50, float %51) #2
  %53 = insertelement <16 x float> %48, float %52, i64 9
  %54 = extractelement <16 x float> %0, i64 10
  %55 = extractelement <16 x float> %1, i64 10
  %56 = extractelement <16 x float> %2, i64 10
  %57 = tail call spir_func float @__hsail_f32_median3(float %54, float %55, float %56) #2
  %58 = insertelement <16 x float> %53, float %57, i64 10
  %59 = extractelement <16 x float> %0, i64 11
  %60 = extractelement <16 x float> %1, i64 11
  %61 = extractelement <16 x float> %2, i64 11
  %62 = tail call spir_func float @__hsail_f32_median3(float %59, float %60, float %61) #2
  %63 = insertelement <16 x float> %58, float %62, i64 11
  %64 = extractelement <16 x float> %0, i64 12
  %65 = extractelement <16 x float> %1, i64 12
  %66 = extractelement <16 x float> %2, i64 12
  %67 = tail call spir_func float @__hsail_f32_median3(float %64, float %65, float %66) #2
  %68 = insertelement <16 x float> %63, float %67, i64 12
  %69 = extractelement <16 x float> %0, i64 13
  %70 = extractelement <16 x float> %1, i64 13
  %71 = extractelement <16 x float> %2, i64 13
  %72 = tail call spir_func float @__hsail_f32_median3(float %69, float %70, float %71) #2
  %73 = insertelement <16 x float> %68, float %72, i64 13
  %74 = extractelement <16 x float> %0, i64 14
  %75 = extractelement <16 x float> %1, i64 14
  %76 = extractelement <16 x float> %2, i64 14
  %77 = tail call spir_func float @__hsail_f32_median3(float %74, float %75, float %76) #2
  %78 = insertelement <16 x float> %73, float %77, i64 14
  %79 = extractelement <16 x float> %0, i64 15
  %80 = extractelement <16 x float> %1, i64 15
  %81 = extractelement <16 x float> %2, i64 15
  %82 = tail call spir_func float @__hsail_f32_median3(float %79, float %80, float %81) #2
  %83 = insertelement <16 x float> %78, float %82, i64 15
  ret <16 x float> %83
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z11amd_median3fff(float, float, float) #0 {
  %4 = tail call spir_func float @__hsail_f32_median3(float %0, float %1, float %2) #2
  ret float %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i32> @_Z11amd_median3Dv2_iS_S_(<2 x i32>, <2 x i32>, <2 x i32>) #0 {
  %4 = extractelement <2 x i32> %0, i64 0
  %5 = extractelement <2 x i32> %1, i64 0
  %6 = extractelement <2 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_imedian3(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <2 x i32> undef, i32 %7, i64 0
  %9 = extractelement <2 x i32> %0, i64 1
  %10 = extractelement <2 x i32> %1, i64 1
  %11 = extractelement <2 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_imedian3(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <2 x i32> %8, i32 %12, i64 1
  ret <2 x i32> %13
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__hsail_imedian3(i32, i32, i32) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x i32> @_Z11amd_median3Dv3_iS_S_(<3 x i32>, <3 x i32>, <3 x i32>) #0 {
  %4 = extractelement <3 x i32> %0, i64 0
  %5 = extractelement <3 x i32> %1, i64 0
  %6 = extractelement <3 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_imedian3(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <3 x i32> undef, i32 %7, i64 0
  %9 = extractelement <3 x i32> %0, i64 1
  %10 = extractelement <3 x i32> %1, i64 1
  %11 = extractelement <3 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_imedian3(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <3 x i32> %8, i32 %12, i64 1
  %14 = extractelement <3 x i32> %0, i64 2
  %15 = extractelement <3 x i32> %1, i64 2
  %16 = extractelement <3 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_imedian3(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <3 x i32> %13, i32 %17, i64 2
  ret <3 x i32> %18
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z11amd_median3Dv4_iS_S_(<4 x i32>, <4 x i32>, <4 x i32>) #0 {
  %4 = extractelement <4 x i32> %0, i64 0
  %5 = extractelement <4 x i32> %1, i64 0
  %6 = extractelement <4 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_imedian3(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <4 x i32> undef, i32 %7, i64 0
  %9 = extractelement <4 x i32> %0, i64 1
  %10 = extractelement <4 x i32> %1, i64 1
  %11 = extractelement <4 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_imedian3(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <4 x i32> %8, i32 %12, i64 1
  %14 = extractelement <4 x i32> %0, i64 2
  %15 = extractelement <4 x i32> %1, i64 2
  %16 = extractelement <4 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_imedian3(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <4 x i32> %13, i32 %17, i64 2
  %19 = extractelement <4 x i32> %0, i64 3
  %20 = extractelement <4 x i32> %1, i64 3
  %21 = extractelement <4 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_imedian3(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <4 x i32> %18, i32 %22, i64 3
  ret <4 x i32> %23
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x i32> @_Z11amd_median3Dv8_iS_S_(<8 x i32>, <8 x i32>, <8 x i32>) #0 {
  %4 = extractelement <8 x i32> %0, i64 0
  %5 = extractelement <8 x i32> %1, i64 0
  %6 = extractelement <8 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_imedian3(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <8 x i32> undef, i32 %7, i64 0
  %9 = extractelement <8 x i32> %0, i64 1
  %10 = extractelement <8 x i32> %1, i64 1
  %11 = extractelement <8 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_imedian3(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <8 x i32> %8, i32 %12, i64 1
  %14 = extractelement <8 x i32> %0, i64 2
  %15 = extractelement <8 x i32> %1, i64 2
  %16 = extractelement <8 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_imedian3(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <8 x i32> %13, i32 %17, i64 2
  %19 = extractelement <8 x i32> %0, i64 3
  %20 = extractelement <8 x i32> %1, i64 3
  %21 = extractelement <8 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_imedian3(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <8 x i32> %18, i32 %22, i64 3
  %24 = extractelement <8 x i32> %0, i64 4
  %25 = extractelement <8 x i32> %1, i64 4
  %26 = extractelement <8 x i32> %2, i64 4
  %27 = tail call spir_func i32 @__hsail_imedian3(i32 %24, i32 %25, i32 %26) #2
  %28 = insertelement <8 x i32> %23, i32 %27, i64 4
  %29 = extractelement <8 x i32> %0, i64 5
  %30 = extractelement <8 x i32> %1, i64 5
  %31 = extractelement <8 x i32> %2, i64 5
  %32 = tail call spir_func i32 @__hsail_imedian3(i32 %29, i32 %30, i32 %31) #2
  %33 = insertelement <8 x i32> %28, i32 %32, i64 5
  %34 = extractelement <8 x i32> %0, i64 6
  %35 = extractelement <8 x i32> %1, i64 6
  %36 = extractelement <8 x i32> %2, i64 6
  %37 = tail call spir_func i32 @__hsail_imedian3(i32 %34, i32 %35, i32 %36) #2
  %38 = insertelement <8 x i32> %33, i32 %37, i64 6
  %39 = extractelement <8 x i32> %0, i64 7
  %40 = extractelement <8 x i32> %1, i64 7
  %41 = extractelement <8 x i32> %2, i64 7
  %42 = tail call spir_func i32 @__hsail_imedian3(i32 %39, i32 %40, i32 %41) #2
  %43 = insertelement <8 x i32> %38, i32 %42, i64 7
  ret <8 x i32> %43
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x i32> @_Z11amd_median3Dv16_iS_S_(<16 x i32>, <16 x i32>, <16 x i32>) #0 {
  %4 = extractelement <16 x i32> %0, i64 0
  %5 = extractelement <16 x i32> %1, i64 0
  %6 = extractelement <16 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_imedian3(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <16 x i32> undef, i32 %7, i64 0
  %9 = extractelement <16 x i32> %0, i64 1
  %10 = extractelement <16 x i32> %1, i64 1
  %11 = extractelement <16 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_imedian3(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <16 x i32> %8, i32 %12, i64 1
  %14 = extractelement <16 x i32> %0, i64 2
  %15 = extractelement <16 x i32> %1, i64 2
  %16 = extractelement <16 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_imedian3(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <16 x i32> %13, i32 %17, i64 2
  %19 = extractelement <16 x i32> %0, i64 3
  %20 = extractelement <16 x i32> %1, i64 3
  %21 = extractelement <16 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_imedian3(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <16 x i32> %18, i32 %22, i64 3
  %24 = extractelement <16 x i32> %0, i64 4
  %25 = extractelement <16 x i32> %1, i64 4
  %26 = extractelement <16 x i32> %2, i64 4
  %27 = tail call spir_func i32 @__hsail_imedian3(i32 %24, i32 %25, i32 %26) #2
  %28 = insertelement <16 x i32> %23, i32 %27, i64 4
  %29 = extractelement <16 x i32> %0, i64 5
  %30 = extractelement <16 x i32> %1, i64 5
  %31 = extractelement <16 x i32> %2, i64 5
  %32 = tail call spir_func i32 @__hsail_imedian3(i32 %29, i32 %30, i32 %31) #2
  %33 = insertelement <16 x i32> %28, i32 %32, i64 5
  %34 = extractelement <16 x i32> %0, i64 6
  %35 = extractelement <16 x i32> %1, i64 6
  %36 = extractelement <16 x i32> %2, i64 6
  %37 = tail call spir_func i32 @__hsail_imedian3(i32 %34, i32 %35, i32 %36) #2
  %38 = insertelement <16 x i32> %33, i32 %37, i64 6
  %39 = extractelement <16 x i32> %0, i64 7
  %40 = extractelement <16 x i32> %1, i64 7
  %41 = extractelement <16 x i32> %2, i64 7
  %42 = tail call spir_func i32 @__hsail_imedian3(i32 %39, i32 %40, i32 %41) #2
  %43 = insertelement <16 x i32> %38, i32 %42, i64 7
  %44 = extractelement <16 x i32> %0, i64 8
  %45 = extractelement <16 x i32> %1, i64 8
  %46 = extractelement <16 x i32> %2, i64 8
  %47 = tail call spir_func i32 @__hsail_imedian3(i32 %44, i32 %45, i32 %46) #2
  %48 = insertelement <16 x i32> %43, i32 %47, i64 8
  %49 = extractelement <16 x i32> %0, i64 9
  %50 = extractelement <16 x i32> %1, i64 9
  %51 = extractelement <16 x i32> %2, i64 9
  %52 = tail call spir_func i32 @__hsail_imedian3(i32 %49, i32 %50, i32 %51) #2
  %53 = insertelement <16 x i32> %48, i32 %52, i64 9
  %54 = extractelement <16 x i32> %0, i64 10
  %55 = extractelement <16 x i32> %1, i64 10
  %56 = extractelement <16 x i32> %2, i64 10
  %57 = tail call spir_func i32 @__hsail_imedian3(i32 %54, i32 %55, i32 %56) #2
  %58 = insertelement <16 x i32> %53, i32 %57, i64 10
  %59 = extractelement <16 x i32> %0, i64 11
  %60 = extractelement <16 x i32> %1, i64 11
  %61 = extractelement <16 x i32> %2, i64 11
  %62 = tail call spir_func i32 @__hsail_imedian3(i32 %59, i32 %60, i32 %61) #2
  %63 = insertelement <16 x i32> %58, i32 %62, i64 11
  %64 = extractelement <16 x i32> %0, i64 12
  %65 = extractelement <16 x i32> %1, i64 12
  %66 = extractelement <16 x i32> %2, i64 12
  %67 = tail call spir_func i32 @__hsail_imedian3(i32 %64, i32 %65, i32 %66) #2
  %68 = insertelement <16 x i32> %63, i32 %67, i64 12
  %69 = extractelement <16 x i32> %0, i64 13
  %70 = extractelement <16 x i32> %1, i64 13
  %71 = extractelement <16 x i32> %2, i64 13
  %72 = tail call spir_func i32 @__hsail_imedian3(i32 %69, i32 %70, i32 %71) #2
  %73 = insertelement <16 x i32> %68, i32 %72, i64 13
  %74 = extractelement <16 x i32> %0, i64 14
  %75 = extractelement <16 x i32> %1, i64 14
  %76 = extractelement <16 x i32> %2, i64 14
  %77 = tail call spir_func i32 @__hsail_imedian3(i32 %74, i32 %75, i32 %76) #2
  %78 = insertelement <16 x i32> %73, i32 %77, i64 14
  %79 = extractelement <16 x i32> %0, i64 15
  %80 = extractelement <16 x i32> %1, i64 15
  %81 = extractelement <16 x i32> %2, i64 15
  %82 = tail call spir_func i32 @__hsail_imedian3(i32 %79, i32 %80, i32 %81) #2
  %83 = insertelement <16 x i32> %78, i32 %82, i64 15
  ret <16 x i32> %83
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z11amd_median3iii(i32, i32, i32) #0 {
  %4 = tail call spir_func i32 @__hsail_imedian3(i32 %0, i32 %1, i32 %2) #2
  ret i32 %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i32> @_Z8amd_min3Dv2_jS_S_(<2 x i32>, <2 x i32>, <2 x i32>) #0 {
  %4 = extractelement <2 x i32> %0, i64 0
  %5 = extractelement <2 x i32> %1, i64 0
  %6 = extractelement <2 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_umin3(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <2 x i32> undef, i32 %7, i64 0
  %9 = extractelement <2 x i32> %0, i64 1
  %10 = extractelement <2 x i32> %1, i64 1
  %11 = extractelement <2 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_umin3(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <2 x i32> %8, i32 %12, i64 1
  ret <2 x i32> %13
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__hsail_umin3(i32, i32, i32) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x i32> @_Z8amd_min3Dv3_jS_S_(<3 x i32>, <3 x i32>, <3 x i32>) #0 {
  %4 = extractelement <3 x i32> %0, i64 0
  %5 = extractelement <3 x i32> %1, i64 0
  %6 = extractelement <3 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_umin3(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <3 x i32> undef, i32 %7, i64 0
  %9 = extractelement <3 x i32> %0, i64 1
  %10 = extractelement <3 x i32> %1, i64 1
  %11 = extractelement <3 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_umin3(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <3 x i32> %8, i32 %12, i64 1
  %14 = extractelement <3 x i32> %0, i64 2
  %15 = extractelement <3 x i32> %1, i64 2
  %16 = extractelement <3 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_umin3(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <3 x i32> %13, i32 %17, i64 2
  ret <3 x i32> %18
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z8amd_min3Dv4_jS_S_(<4 x i32>, <4 x i32>, <4 x i32>) #0 {
  %4 = extractelement <4 x i32> %0, i64 0
  %5 = extractelement <4 x i32> %1, i64 0
  %6 = extractelement <4 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_umin3(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <4 x i32> undef, i32 %7, i64 0
  %9 = extractelement <4 x i32> %0, i64 1
  %10 = extractelement <4 x i32> %1, i64 1
  %11 = extractelement <4 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_umin3(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <4 x i32> %8, i32 %12, i64 1
  %14 = extractelement <4 x i32> %0, i64 2
  %15 = extractelement <4 x i32> %1, i64 2
  %16 = extractelement <4 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_umin3(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <4 x i32> %13, i32 %17, i64 2
  %19 = extractelement <4 x i32> %0, i64 3
  %20 = extractelement <4 x i32> %1, i64 3
  %21 = extractelement <4 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_umin3(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <4 x i32> %18, i32 %22, i64 3
  ret <4 x i32> %23
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x i32> @_Z8amd_min3Dv8_jS_S_(<8 x i32>, <8 x i32>, <8 x i32>) #0 {
  %4 = extractelement <8 x i32> %0, i64 0
  %5 = extractelement <8 x i32> %1, i64 0
  %6 = extractelement <8 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_umin3(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <8 x i32> undef, i32 %7, i64 0
  %9 = extractelement <8 x i32> %0, i64 1
  %10 = extractelement <8 x i32> %1, i64 1
  %11 = extractelement <8 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_umin3(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <8 x i32> %8, i32 %12, i64 1
  %14 = extractelement <8 x i32> %0, i64 2
  %15 = extractelement <8 x i32> %1, i64 2
  %16 = extractelement <8 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_umin3(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <8 x i32> %13, i32 %17, i64 2
  %19 = extractelement <8 x i32> %0, i64 3
  %20 = extractelement <8 x i32> %1, i64 3
  %21 = extractelement <8 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_umin3(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <8 x i32> %18, i32 %22, i64 3
  %24 = extractelement <8 x i32> %0, i64 4
  %25 = extractelement <8 x i32> %1, i64 4
  %26 = extractelement <8 x i32> %2, i64 4
  %27 = tail call spir_func i32 @__hsail_umin3(i32 %24, i32 %25, i32 %26) #2
  %28 = insertelement <8 x i32> %23, i32 %27, i64 4
  %29 = extractelement <8 x i32> %0, i64 5
  %30 = extractelement <8 x i32> %1, i64 5
  %31 = extractelement <8 x i32> %2, i64 5
  %32 = tail call spir_func i32 @__hsail_umin3(i32 %29, i32 %30, i32 %31) #2
  %33 = insertelement <8 x i32> %28, i32 %32, i64 5
  %34 = extractelement <8 x i32> %0, i64 6
  %35 = extractelement <8 x i32> %1, i64 6
  %36 = extractelement <8 x i32> %2, i64 6
  %37 = tail call spir_func i32 @__hsail_umin3(i32 %34, i32 %35, i32 %36) #2
  %38 = insertelement <8 x i32> %33, i32 %37, i64 6
  %39 = extractelement <8 x i32> %0, i64 7
  %40 = extractelement <8 x i32> %1, i64 7
  %41 = extractelement <8 x i32> %2, i64 7
  %42 = tail call spir_func i32 @__hsail_umin3(i32 %39, i32 %40, i32 %41) #2
  %43 = insertelement <8 x i32> %38, i32 %42, i64 7
  ret <8 x i32> %43
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x i32> @_Z8amd_min3Dv16_jS_S_(<16 x i32>, <16 x i32>, <16 x i32>) #0 {
  %4 = extractelement <16 x i32> %0, i64 0
  %5 = extractelement <16 x i32> %1, i64 0
  %6 = extractelement <16 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_umin3(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <16 x i32> undef, i32 %7, i64 0
  %9 = extractelement <16 x i32> %0, i64 1
  %10 = extractelement <16 x i32> %1, i64 1
  %11 = extractelement <16 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_umin3(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <16 x i32> %8, i32 %12, i64 1
  %14 = extractelement <16 x i32> %0, i64 2
  %15 = extractelement <16 x i32> %1, i64 2
  %16 = extractelement <16 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_umin3(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <16 x i32> %13, i32 %17, i64 2
  %19 = extractelement <16 x i32> %0, i64 3
  %20 = extractelement <16 x i32> %1, i64 3
  %21 = extractelement <16 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_umin3(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <16 x i32> %18, i32 %22, i64 3
  %24 = extractelement <16 x i32> %0, i64 4
  %25 = extractelement <16 x i32> %1, i64 4
  %26 = extractelement <16 x i32> %2, i64 4
  %27 = tail call spir_func i32 @__hsail_umin3(i32 %24, i32 %25, i32 %26) #2
  %28 = insertelement <16 x i32> %23, i32 %27, i64 4
  %29 = extractelement <16 x i32> %0, i64 5
  %30 = extractelement <16 x i32> %1, i64 5
  %31 = extractelement <16 x i32> %2, i64 5
  %32 = tail call spir_func i32 @__hsail_umin3(i32 %29, i32 %30, i32 %31) #2
  %33 = insertelement <16 x i32> %28, i32 %32, i64 5
  %34 = extractelement <16 x i32> %0, i64 6
  %35 = extractelement <16 x i32> %1, i64 6
  %36 = extractelement <16 x i32> %2, i64 6
  %37 = tail call spir_func i32 @__hsail_umin3(i32 %34, i32 %35, i32 %36) #2
  %38 = insertelement <16 x i32> %33, i32 %37, i64 6
  %39 = extractelement <16 x i32> %0, i64 7
  %40 = extractelement <16 x i32> %1, i64 7
  %41 = extractelement <16 x i32> %2, i64 7
  %42 = tail call spir_func i32 @__hsail_umin3(i32 %39, i32 %40, i32 %41) #2
  %43 = insertelement <16 x i32> %38, i32 %42, i64 7
  %44 = extractelement <16 x i32> %0, i64 8
  %45 = extractelement <16 x i32> %1, i64 8
  %46 = extractelement <16 x i32> %2, i64 8
  %47 = tail call spir_func i32 @__hsail_umin3(i32 %44, i32 %45, i32 %46) #2
  %48 = insertelement <16 x i32> %43, i32 %47, i64 8
  %49 = extractelement <16 x i32> %0, i64 9
  %50 = extractelement <16 x i32> %1, i64 9
  %51 = extractelement <16 x i32> %2, i64 9
  %52 = tail call spir_func i32 @__hsail_umin3(i32 %49, i32 %50, i32 %51) #2
  %53 = insertelement <16 x i32> %48, i32 %52, i64 9
  %54 = extractelement <16 x i32> %0, i64 10
  %55 = extractelement <16 x i32> %1, i64 10
  %56 = extractelement <16 x i32> %2, i64 10
  %57 = tail call spir_func i32 @__hsail_umin3(i32 %54, i32 %55, i32 %56) #2
  %58 = insertelement <16 x i32> %53, i32 %57, i64 10
  %59 = extractelement <16 x i32> %0, i64 11
  %60 = extractelement <16 x i32> %1, i64 11
  %61 = extractelement <16 x i32> %2, i64 11
  %62 = tail call spir_func i32 @__hsail_umin3(i32 %59, i32 %60, i32 %61) #2
  %63 = insertelement <16 x i32> %58, i32 %62, i64 11
  %64 = extractelement <16 x i32> %0, i64 12
  %65 = extractelement <16 x i32> %1, i64 12
  %66 = extractelement <16 x i32> %2, i64 12
  %67 = tail call spir_func i32 @__hsail_umin3(i32 %64, i32 %65, i32 %66) #2
  %68 = insertelement <16 x i32> %63, i32 %67, i64 12
  %69 = extractelement <16 x i32> %0, i64 13
  %70 = extractelement <16 x i32> %1, i64 13
  %71 = extractelement <16 x i32> %2, i64 13
  %72 = tail call spir_func i32 @__hsail_umin3(i32 %69, i32 %70, i32 %71) #2
  %73 = insertelement <16 x i32> %68, i32 %72, i64 13
  %74 = extractelement <16 x i32> %0, i64 14
  %75 = extractelement <16 x i32> %1, i64 14
  %76 = extractelement <16 x i32> %2, i64 14
  %77 = tail call spir_func i32 @__hsail_umin3(i32 %74, i32 %75, i32 %76) #2
  %78 = insertelement <16 x i32> %73, i32 %77, i64 14
  %79 = extractelement <16 x i32> %0, i64 15
  %80 = extractelement <16 x i32> %1, i64 15
  %81 = extractelement <16 x i32> %2, i64 15
  %82 = tail call spir_func i32 @__hsail_umin3(i32 %79, i32 %80, i32 %81) #2
  %83 = insertelement <16 x i32> %78, i32 %82, i64 15
  ret <16 x i32> %83
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z8amd_min3jjj(i32, i32, i32) #0 {
  %4 = tail call spir_func i32 @__hsail_umin3(i32 %0, i32 %1, i32 %2) #2
  ret i32 %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x float> @_Z8amd_min3Dv2_fS_S_(<2 x float>, <2 x float>, <2 x float>) #0 {
  %4 = extractelement <2 x float> %0, i64 0
  %5 = extractelement <2 x float> %1, i64 0
  %6 = extractelement <2 x float> %2, i64 0
  %7 = tail call spir_func float @__hsail_f32_min3(float %4, float %5, float %6) #2
  %8 = insertelement <2 x float> undef, float %7, i64 0
  %9 = extractelement <2 x float> %0, i64 1
  %10 = extractelement <2 x float> %1, i64 1
  %11 = extractelement <2 x float> %2, i64 1
  %12 = tail call spir_func float @__hsail_f32_min3(float %9, float %10, float %11) #2
  %13 = insertelement <2 x float> %8, float %12, i64 1
  ret <2 x float> %13
}

; Function Attrs: nounwind readnone
declare spir_func float @__hsail_f32_min3(float, float, float) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x float> @_Z8amd_min3Dv3_fS_S_(<3 x float>, <3 x float>, <3 x float>) #0 {
  %4 = extractelement <3 x float> %0, i64 0
  %5 = extractelement <3 x float> %1, i64 0
  %6 = extractelement <3 x float> %2, i64 0
  %7 = tail call spir_func float @__hsail_f32_min3(float %4, float %5, float %6) #2
  %8 = insertelement <3 x float> undef, float %7, i64 0
  %9 = extractelement <3 x float> %0, i64 1
  %10 = extractelement <3 x float> %1, i64 1
  %11 = extractelement <3 x float> %2, i64 1
  %12 = tail call spir_func float @__hsail_f32_min3(float %9, float %10, float %11) #2
  %13 = insertelement <3 x float> %8, float %12, i64 1
  %14 = extractelement <3 x float> %0, i64 2
  %15 = extractelement <3 x float> %1, i64 2
  %16 = extractelement <3 x float> %2, i64 2
  %17 = tail call spir_func float @__hsail_f32_min3(float %14, float %15, float %16) #2
  %18 = insertelement <3 x float> %13, float %17, i64 2
  ret <3 x float> %18
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x float> @_Z8amd_min3Dv4_fS_S_(<4 x float>, <4 x float>, <4 x float>) #0 {
  %4 = extractelement <4 x float> %0, i64 0
  %5 = extractelement <4 x float> %1, i64 0
  %6 = extractelement <4 x float> %2, i64 0
  %7 = tail call spir_func float @__hsail_f32_min3(float %4, float %5, float %6) #2
  %8 = insertelement <4 x float> undef, float %7, i64 0
  %9 = extractelement <4 x float> %0, i64 1
  %10 = extractelement <4 x float> %1, i64 1
  %11 = extractelement <4 x float> %2, i64 1
  %12 = tail call spir_func float @__hsail_f32_min3(float %9, float %10, float %11) #2
  %13 = insertelement <4 x float> %8, float %12, i64 1
  %14 = extractelement <4 x float> %0, i64 2
  %15 = extractelement <4 x float> %1, i64 2
  %16 = extractelement <4 x float> %2, i64 2
  %17 = tail call spir_func float @__hsail_f32_min3(float %14, float %15, float %16) #2
  %18 = insertelement <4 x float> %13, float %17, i64 2
  %19 = extractelement <4 x float> %0, i64 3
  %20 = extractelement <4 x float> %1, i64 3
  %21 = extractelement <4 x float> %2, i64 3
  %22 = tail call spir_func float @__hsail_f32_min3(float %19, float %20, float %21) #2
  %23 = insertelement <4 x float> %18, float %22, i64 3
  ret <4 x float> %23
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x float> @_Z8amd_min3Dv8_fS_S_(<8 x float>, <8 x float>, <8 x float>) #0 {
  %4 = extractelement <8 x float> %0, i64 0
  %5 = extractelement <8 x float> %1, i64 0
  %6 = extractelement <8 x float> %2, i64 0
  %7 = tail call spir_func float @__hsail_f32_min3(float %4, float %5, float %6) #2
  %8 = insertelement <8 x float> undef, float %7, i64 0
  %9 = extractelement <8 x float> %0, i64 1
  %10 = extractelement <8 x float> %1, i64 1
  %11 = extractelement <8 x float> %2, i64 1
  %12 = tail call spir_func float @__hsail_f32_min3(float %9, float %10, float %11) #2
  %13 = insertelement <8 x float> %8, float %12, i64 1
  %14 = extractelement <8 x float> %0, i64 2
  %15 = extractelement <8 x float> %1, i64 2
  %16 = extractelement <8 x float> %2, i64 2
  %17 = tail call spir_func float @__hsail_f32_min3(float %14, float %15, float %16) #2
  %18 = insertelement <8 x float> %13, float %17, i64 2
  %19 = extractelement <8 x float> %0, i64 3
  %20 = extractelement <8 x float> %1, i64 3
  %21 = extractelement <8 x float> %2, i64 3
  %22 = tail call spir_func float @__hsail_f32_min3(float %19, float %20, float %21) #2
  %23 = insertelement <8 x float> %18, float %22, i64 3
  %24 = extractelement <8 x float> %0, i64 4
  %25 = extractelement <8 x float> %1, i64 4
  %26 = extractelement <8 x float> %2, i64 4
  %27 = tail call spir_func float @__hsail_f32_min3(float %24, float %25, float %26) #2
  %28 = insertelement <8 x float> %23, float %27, i64 4
  %29 = extractelement <8 x float> %0, i64 5
  %30 = extractelement <8 x float> %1, i64 5
  %31 = extractelement <8 x float> %2, i64 5
  %32 = tail call spir_func float @__hsail_f32_min3(float %29, float %30, float %31) #2
  %33 = insertelement <8 x float> %28, float %32, i64 5
  %34 = extractelement <8 x float> %0, i64 6
  %35 = extractelement <8 x float> %1, i64 6
  %36 = extractelement <8 x float> %2, i64 6
  %37 = tail call spir_func float @__hsail_f32_min3(float %34, float %35, float %36) #2
  %38 = insertelement <8 x float> %33, float %37, i64 6
  %39 = extractelement <8 x float> %0, i64 7
  %40 = extractelement <8 x float> %1, i64 7
  %41 = extractelement <8 x float> %2, i64 7
  %42 = tail call spir_func float @__hsail_f32_min3(float %39, float %40, float %41) #2
  %43 = insertelement <8 x float> %38, float %42, i64 7
  ret <8 x float> %43
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x float> @_Z8amd_min3Dv16_fS_S_(<16 x float>, <16 x float>, <16 x float>) #0 {
  %4 = extractelement <16 x float> %0, i64 0
  %5 = extractelement <16 x float> %1, i64 0
  %6 = extractelement <16 x float> %2, i64 0
  %7 = tail call spir_func float @__hsail_f32_min3(float %4, float %5, float %6) #2
  %8 = insertelement <16 x float> undef, float %7, i64 0
  %9 = extractelement <16 x float> %0, i64 1
  %10 = extractelement <16 x float> %1, i64 1
  %11 = extractelement <16 x float> %2, i64 1
  %12 = tail call spir_func float @__hsail_f32_min3(float %9, float %10, float %11) #2
  %13 = insertelement <16 x float> %8, float %12, i64 1
  %14 = extractelement <16 x float> %0, i64 2
  %15 = extractelement <16 x float> %1, i64 2
  %16 = extractelement <16 x float> %2, i64 2
  %17 = tail call spir_func float @__hsail_f32_min3(float %14, float %15, float %16) #2
  %18 = insertelement <16 x float> %13, float %17, i64 2
  %19 = extractelement <16 x float> %0, i64 3
  %20 = extractelement <16 x float> %1, i64 3
  %21 = extractelement <16 x float> %2, i64 3
  %22 = tail call spir_func float @__hsail_f32_min3(float %19, float %20, float %21) #2
  %23 = insertelement <16 x float> %18, float %22, i64 3
  %24 = extractelement <16 x float> %0, i64 4
  %25 = extractelement <16 x float> %1, i64 4
  %26 = extractelement <16 x float> %2, i64 4
  %27 = tail call spir_func float @__hsail_f32_min3(float %24, float %25, float %26) #2
  %28 = insertelement <16 x float> %23, float %27, i64 4
  %29 = extractelement <16 x float> %0, i64 5
  %30 = extractelement <16 x float> %1, i64 5
  %31 = extractelement <16 x float> %2, i64 5
  %32 = tail call spir_func float @__hsail_f32_min3(float %29, float %30, float %31) #2
  %33 = insertelement <16 x float> %28, float %32, i64 5
  %34 = extractelement <16 x float> %0, i64 6
  %35 = extractelement <16 x float> %1, i64 6
  %36 = extractelement <16 x float> %2, i64 6
  %37 = tail call spir_func float @__hsail_f32_min3(float %34, float %35, float %36) #2
  %38 = insertelement <16 x float> %33, float %37, i64 6
  %39 = extractelement <16 x float> %0, i64 7
  %40 = extractelement <16 x float> %1, i64 7
  %41 = extractelement <16 x float> %2, i64 7
  %42 = tail call spir_func float @__hsail_f32_min3(float %39, float %40, float %41) #2
  %43 = insertelement <16 x float> %38, float %42, i64 7
  %44 = extractelement <16 x float> %0, i64 8
  %45 = extractelement <16 x float> %1, i64 8
  %46 = extractelement <16 x float> %2, i64 8
  %47 = tail call spir_func float @__hsail_f32_min3(float %44, float %45, float %46) #2
  %48 = insertelement <16 x float> %43, float %47, i64 8
  %49 = extractelement <16 x float> %0, i64 9
  %50 = extractelement <16 x float> %1, i64 9
  %51 = extractelement <16 x float> %2, i64 9
  %52 = tail call spir_func float @__hsail_f32_min3(float %49, float %50, float %51) #2
  %53 = insertelement <16 x float> %48, float %52, i64 9
  %54 = extractelement <16 x float> %0, i64 10
  %55 = extractelement <16 x float> %1, i64 10
  %56 = extractelement <16 x float> %2, i64 10
  %57 = tail call spir_func float @__hsail_f32_min3(float %54, float %55, float %56) #2
  %58 = insertelement <16 x float> %53, float %57, i64 10
  %59 = extractelement <16 x float> %0, i64 11
  %60 = extractelement <16 x float> %1, i64 11
  %61 = extractelement <16 x float> %2, i64 11
  %62 = tail call spir_func float @__hsail_f32_min3(float %59, float %60, float %61) #2
  %63 = insertelement <16 x float> %58, float %62, i64 11
  %64 = extractelement <16 x float> %0, i64 12
  %65 = extractelement <16 x float> %1, i64 12
  %66 = extractelement <16 x float> %2, i64 12
  %67 = tail call spir_func float @__hsail_f32_min3(float %64, float %65, float %66) #2
  %68 = insertelement <16 x float> %63, float %67, i64 12
  %69 = extractelement <16 x float> %0, i64 13
  %70 = extractelement <16 x float> %1, i64 13
  %71 = extractelement <16 x float> %2, i64 13
  %72 = tail call spir_func float @__hsail_f32_min3(float %69, float %70, float %71) #2
  %73 = insertelement <16 x float> %68, float %72, i64 13
  %74 = extractelement <16 x float> %0, i64 14
  %75 = extractelement <16 x float> %1, i64 14
  %76 = extractelement <16 x float> %2, i64 14
  %77 = tail call spir_func float @__hsail_f32_min3(float %74, float %75, float %76) #2
  %78 = insertelement <16 x float> %73, float %77, i64 14
  %79 = extractelement <16 x float> %0, i64 15
  %80 = extractelement <16 x float> %1, i64 15
  %81 = extractelement <16 x float> %2, i64 15
  %82 = tail call spir_func float @__hsail_f32_min3(float %79, float %80, float %81) #2
  %83 = insertelement <16 x float> %78, float %82, i64 15
  ret <16 x float> %83
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z8amd_min3fff(float, float, float) #0 {
  %4 = tail call spir_func float @__hsail_f32_min3(float %0, float %1, float %2) #2
  ret float %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i32> @_Z8amd_min3Dv2_iS_S_(<2 x i32>, <2 x i32>, <2 x i32>) #0 {
  %4 = extractelement <2 x i32> %0, i64 0
  %5 = extractelement <2 x i32> %1, i64 0
  %6 = extractelement <2 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_imin3(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <2 x i32> undef, i32 %7, i64 0
  %9 = extractelement <2 x i32> %0, i64 1
  %10 = extractelement <2 x i32> %1, i64 1
  %11 = extractelement <2 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_imin3(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <2 x i32> %8, i32 %12, i64 1
  ret <2 x i32> %13
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__hsail_imin3(i32, i32, i32) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x i32> @_Z8amd_min3Dv3_iS_S_(<3 x i32>, <3 x i32>, <3 x i32>) #0 {
  %4 = extractelement <3 x i32> %0, i64 0
  %5 = extractelement <3 x i32> %1, i64 0
  %6 = extractelement <3 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_imin3(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <3 x i32> undef, i32 %7, i64 0
  %9 = extractelement <3 x i32> %0, i64 1
  %10 = extractelement <3 x i32> %1, i64 1
  %11 = extractelement <3 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_imin3(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <3 x i32> %8, i32 %12, i64 1
  %14 = extractelement <3 x i32> %0, i64 2
  %15 = extractelement <3 x i32> %1, i64 2
  %16 = extractelement <3 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_imin3(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <3 x i32> %13, i32 %17, i64 2
  ret <3 x i32> %18
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z8amd_min3Dv4_iS_S_(<4 x i32>, <4 x i32>, <4 x i32>) #0 {
  %4 = extractelement <4 x i32> %0, i64 0
  %5 = extractelement <4 x i32> %1, i64 0
  %6 = extractelement <4 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_imin3(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <4 x i32> undef, i32 %7, i64 0
  %9 = extractelement <4 x i32> %0, i64 1
  %10 = extractelement <4 x i32> %1, i64 1
  %11 = extractelement <4 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_imin3(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <4 x i32> %8, i32 %12, i64 1
  %14 = extractelement <4 x i32> %0, i64 2
  %15 = extractelement <4 x i32> %1, i64 2
  %16 = extractelement <4 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_imin3(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <4 x i32> %13, i32 %17, i64 2
  %19 = extractelement <4 x i32> %0, i64 3
  %20 = extractelement <4 x i32> %1, i64 3
  %21 = extractelement <4 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_imin3(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <4 x i32> %18, i32 %22, i64 3
  ret <4 x i32> %23
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x i32> @_Z8amd_min3Dv8_iS_S_(<8 x i32>, <8 x i32>, <8 x i32>) #0 {
  %4 = extractelement <8 x i32> %0, i64 0
  %5 = extractelement <8 x i32> %1, i64 0
  %6 = extractelement <8 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_imin3(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <8 x i32> undef, i32 %7, i64 0
  %9 = extractelement <8 x i32> %0, i64 1
  %10 = extractelement <8 x i32> %1, i64 1
  %11 = extractelement <8 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_imin3(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <8 x i32> %8, i32 %12, i64 1
  %14 = extractelement <8 x i32> %0, i64 2
  %15 = extractelement <8 x i32> %1, i64 2
  %16 = extractelement <8 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_imin3(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <8 x i32> %13, i32 %17, i64 2
  %19 = extractelement <8 x i32> %0, i64 3
  %20 = extractelement <8 x i32> %1, i64 3
  %21 = extractelement <8 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_imin3(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <8 x i32> %18, i32 %22, i64 3
  %24 = extractelement <8 x i32> %0, i64 4
  %25 = extractelement <8 x i32> %1, i64 4
  %26 = extractelement <8 x i32> %2, i64 4
  %27 = tail call spir_func i32 @__hsail_imin3(i32 %24, i32 %25, i32 %26) #2
  %28 = insertelement <8 x i32> %23, i32 %27, i64 4
  %29 = extractelement <8 x i32> %0, i64 5
  %30 = extractelement <8 x i32> %1, i64 5
  %31 = extractelement <8 x i32> %2, i64 5
  %32 = tail call spir_func i32 @__hsail_imin3(i32 %29, i32 %30, i32 %31) #2
  %33 = insertelement <8 x i32> %28, i32 %32, i64 5
  %34 = extractelement <8 x i32> %0, i64 6
  %35 = extractelement <8 x i32> %1, i64 6
  %36 = extractelement <8 x i32> %2, i64 6
  %37 = tail call spir_func i32 @__hsail_imin3(i32 %34, i32 %35, i32 %36) #2
  %38 = insertelement <8 x i32> %33, i32 %37, i64 6
  %39 = extractelement <8 x i32> %0, i64 7
  %40 = extractelement <8 x i32> %1, i64 7
  %41 = extractelement <8 x i32> %2, i64 7
  %42 = tail call spir_func i32 @__hsail_imin3(i32 %39, i32 %40, i32 %41) #2
  %43 = insertelement <8 x i32> %38, i32 %42, i64 7
  ret <8 x i32> %43
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x i32> @_Z8amd_min3Dv16_iS_S_(<16 x i32>, <16 x i32>, <16 x i32>) #0 {
  %4 = extractelement <16 x i32> %0, i64 0
  %5 = extractelement <16 x i32> %1, i64 0
  %6 = extractelement <16 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_imin3(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <16 x i32> undef, i32 %7, i64 0
  %9 = extractelement <16 x i32> %0, i64 1
  %10 = extractelement <16 x i32> %1, i64 1
  %11 = extractelement <16 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_imin3(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <16 x i32> %8, i32 %12, i64 1
  %14 = extractelement <16 x i32> %0, i64 2
  %15 = extractelement <16 x i32> %1, i64 2
  %16 = extractelement <16 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_imin3(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <16 x i32> %13, i32 %17, i64 2
  %19 = extractelement <16 x i32> %0, i64 3
  %20 = extractelement <16 x i32> %1, i64 3
  %21 = extractelement <16 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_imin3(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <16 x i32> %18, i32 %22, i64 3
  %24 = extractelement <16 x i32> %0, i64 4
  %25 = extractelement <16 x i32> %1, i64 4
  %26 = extractelement <16 x i32> %2, i64 4
  %27 = tail call spir_func i32 @__hsail_imin3(i32 %24, i32 %25, i32 %26) #2
  %28 = insertelement <16 x i32> %23, i32 %27, i64 4
  %29 = extractelement <16 x i32> %0, i64 5
  %30 = extractelement <16 x i32> %1, i64 5
  %31 = extractelement <16 x i32> %2, i64 5
  %32 = tail call spir_func i32 @__hsail_imin3(i32 %29, i32 %30, i32 %31) #2
  %33 = insertelement <16 x i32> %28, i32 %32, i64 5
  %34 = extractelement <16 x i32> %0, i64 6
  %35 = extractelement <16 x i32> %1, i64 6
  %36 = extractelement <16 x i32> %2, i64 6
  %37 = tail call spir_func i32 @__hsail_imin3(i32 %34, i32 %35, i32 %36) #2
  %38 = insertelement <16 x i32> %33, i32 %37, i64 6
  %39 = extractelement <16 x i32> %0, i64 7
  %40 = extractelement <16 x i32> %1, i64 7
  %41 = extractelement <16 x i32> %2, i64 7
  %42 = tail call spir_func i32 @__hsail_imin3(i32 %39, i32 %40, i32 %41) #2
  %43 = insertelement <16 x i32> %38, i32 %42, i64 7
  %44 = extractelement <16 x i32> %0, i64 8
  %45 = extractelement <16 x i32> %1, i64 8
  %46 = extractelement <16 x i32> %2, i64 8
  %47 = tail call spir_func i32 @__hsail_imin3(i32 %44, i32 %45, i32 %46) #2
  %48 = insertelement <16 x i32> %43, i32 %47, i64 8
  %49 = extractelement <16 x i32> %0, i64 9
  %50 = extractelement <16 x i32> %1, i64 9
  %51 = extractelement <16 x i32> %2, i64 9
  %52 = tail call spir_func i32 @__hsail_imin3(i32 %49, i32 %50, i32 %51) #2
  %53 = insertelement <16 x i32> %48, i32 %52, i64 9
  %54 = extractelement <16 x i32> %0, i64 10
  %55 = extractelement <16 x i32> %1, i64 10
  %56 = extractelement <16 x i32> %2, i64 10
  %57 = tail call spir_func i32 @__hsail_imin3(i32 %54, i32 %55, i32 %56) #2
  %58 = insertelement <16 x i32> %53, i32 %57, i64 10
  %59 = extractelement <16 x i32> %0, i64 11
  %60 = extractelement <16 x i32> %1, i64 11
  %61 = extractelement <16 x i32> %2, i64 11
  %62 = tail call spir_func i32 @__hsail_imin3(i32 %59, i32 %60, i32 %61) #2
  %63 = insertelement <16 x i32> %58, i32 %62, i64 11
  %64 = extractelement <16 x i32> %0, i64 12
  %65 = extractelement <16 x i32> %1, i64 12
  %66 = extractelement <16 x i32> %2, i64 12
  %67 = tail call spir_func i32 @__hsail_imin3(i32 %64, i32 %65, i32 %66) #2
  %68 = insertelement <16 x i32> %63, i32 %67, i64 12
  %69 = extractelement <16 x i32> %0, i64 13
  %70 = extractelement <16 x i32> %1, i64 13
  %71 = extractelement <16 x i32> %2, i64 13
  %72 = tail call spir_func i32 @__hsail_imin3(i32 %69, i32 %70, i32 %71) #2
  %73 = insertelement <16 x i32> %68, i32 %72, i64 13
  %74 = extractelement <16 x i32> %0, i64 14
  %75 = extractelement <16 x i32> %1, i64 14
  %76 = extractelement <16 x i32> %2, i64 14
  %77 = tail call spir_func i32 @__hsail_imin3(i32 %74, i32 %75, i32 %76) #2
  %78 = insertelement <16 x i32> %73, i32 %77, i64 14
  %79 = extractelement <16 x i32> %0, i64 15
  %80 = extractelement <16 x i32> %1, i64 15
  %81 = extractelement <16 x i32> %2, i64 15
  %82 = tail call spir_func i32 @__hsail_imin3(i32 %79, i32 %80, i32 %81) #2
  %83 = insertelement <16 x i32> %78, i32 %82, i64 15
  ret <16 x i32> %83
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z8amd_min3iii(i32, i32, i32) #0 {
  %4 = tail call spir_func i32 @__hsail_imin3(i32 %0, i32 %1, i32 %2) #2
  ret i32 %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i64> @_Z9amd_mqsadDv2_mDv2_jS_(<2 x i64>, <2 x i32>, <2 x i64>) #0 {
  %4 = extractelement <2 x i64> %0, i64 0
  %5 = extractelement <2 x i32> %1, i64 0
  %6 = extractelement <2 x i64> %2, i64 0
  %7 = tail call spir_func i64 @__hsail_mqsad(i64 %4, i32 %5, i64 %6) #2
  %8 = insertelement <2 x i64> undef, i64 %7, i64 0
  %9 = extractelement <2 x i64> %0, i64 1
  %10 = extractelement <2 x i32> %1, i64 1
  %11 = extractelement <2 x i64> %2, i64 1
  %12 = tail call spir_func i64 @__hsail_mqsad(i64 %9, i32 %10, i64 %11) #2
  %13 = insertelement <2 x i64> %8, i64 %12, i64 1
  ret <2 x i64> %13
}

; Function Attrs: nounwind readnone
declare spir_func i64 @__hsail_mqsad(i64, i32, i64) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x i64> @_Z9amd_mqsadDv3_mDv3_jS_(<3 x i64>, <3 x i32>, <3 x i64>) #0 {
  %4 = extractelement <3 x i64> %0, i64 0
  %5 = extractelement <3 x i32> %1, i64 0
  %6 = extractelement <3 x i64> %2, i64 0
  %7 = tail call spir_func i64 @__hsail_mqsad(i64 %4, i32 %5, i64 %6) #2
  %8 = insertelement <3 x i64> undef, i64 %7, i64 0
  %9 = extractelement <3 x i64> %0, i64 1
  %10 = extractelement <3 x i32> %1, i64 1
  %11 = extractelement <3 x i64> %2, i64 1
  %12 = tail call spir_func i64 @__hsail_mqsad(i64 %9, i32 %10, i64 %11) #2
  %13 = insertelement <3 x i64> %8, i64 %12, i64 1
  %14 = extractelement <3 x i64> %0, i64 2
  %15 = extractelement <3 x i32> %1, i64 2
  %16 = extractelement <3 x i64> %2, i64 2
  %17 = tail call spir_func i64 @__hsail_mqsad(i64 %14, i32 %15, i64 %16) #2
  %18 = insertelement <3 x i64> %13, i64 %17, i64 2
  ret <3 x i64> %18
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i64> @_Z9amd_mqsadDv4_mDv4_jS_(<4 x i64>, <4 x i32>, <4 x i64>) #0 {
  %4 = extractelement <4 x i64> %0, i64 0
  %5 = extractelement <4 x i32> %1, i64 0
  %6 = extractelement <4 x i64> %2, i64 0
  %7 = tail call spir_func i64 @__hsail_mqsad(i64 %4, i32 %5, i64 %6) #2
  %8 = insertelement <4 x i64> undef, i64 %7, i64 0
  %9 = extractelement <4 x i64> %0, i64 1
  %10 = extractelement <4 x i32> %1, i64 1
  %11 = extractelement <4 x i64> %2, i64 1
  %12 = tail call spir_func i64 @__hsail_mqsad(i64 %9, i32 %10, i64 %11) #2
  %13 = insertelement <4 x i64> %8, i64 %12, i64 1
  %14 = extractelement <4 x i64> %0, i64 2
  %15 = extractelement <4 x i32> %1, i64 2
  %16 = extractelement <4 x i64> %2, i64 2
  %17 = tail call spir_func i64 @__hsail_mqsad(i64 %14, i32 %15, i64 %16) #2
  %18 = insertelement <4 x i64> %13, i64 %17, i64 2
  %19 = extractelement <4 x i64> %0, i64 3
  %20 = extractelement <4 x i32> %1, i64 3
  %21 = extractelement <4 x i64> %2, i64 3
  %22 = tail call spir_func i64 @__hsail_mqsad(i64 %19, i32 %20, i64 %21) #2
  %23 = insertelement <4 x i64> %18, i64 %22, i64 3
  ret <4 x i64> %23
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x i64> @_Z9amd_mqsadDv8_mDv8_jS_(<8 x i64>, <8 x i32>, <8 x i64>) #0 {
  %4 = extractelement <8 x i64> %0, i64 0
  %5 = extractelement <8 x i32> %1, i64 0
  %6 = extractelement <8 x i64> %2, i64 0
  %7 = tail call spir_func i64 @__hsail_mqsad(i64 %4, i32 %5, i64 %6) #2
  %8 = insertelement <8 x i64> undef, i64 %7, i64 0
  %9 = extractelement <8 x i64> %0, i64 1
  %10 = extractelement <8 x i32> %1, i64 1
  %11 = extractelement <8 x i64> %2, i64 1
  %12 = tail call spir_func i64 @__hsail_mqsad(i64 %9, i32 %10, i64 %11) #2
  %13 = insertelement <8 x i64> %8, i64 %12, i64 1
  %14 = extractelement <8 x i64> %0, i64 2
  %15 = extractelement <8 x i32> %1, i64 2
  %16 = extractelement <8 x i64> %2, i64 2
  %17 = tail call spir_func i64 @__hsail_mqsad(i64 %14, i32 %15, i64 %16) #2
  %18 = insertelement <8 x i64> %13, i64 %17, i64 2
  %19 = extractelement <8 x i64> %0, i64 3
  %20 = extractelement <8 x i32> %1, i64 3
  %21 = extractelement <8 x i64> %2, i64 3
  %22 = tail call spir_func i64 @__hsail_mqsad(i64 %19, i32 %20, i64 %21) #2
  %23 = insertelement <8 x i64> %18, i64 %22, i64 3
  %24 = extractelement <8 x i64> %0, i64 4
  %25 = extractelement <8 x i32> %1, i64 4
  %26 = extractelement <8 x i64> %2, i64 4
  %27 = tail call spir_func i64 @__hsail_mqsad(i64 %24, i32 %25, i64 %26) #2
  %28 = insertelement <8 x i64> %23, i64 %27, i64 4
  %29 = extractelement <8 x i64> %0, i64 5
  %30 = extractelement <8 x i32> %1, i64 5
  %31 = extractelement <8 x i64> %2, i64 5
  %32 = tail call spir_func i64 @__hsail_mqsad(i64 %29, i32 %30, i64 %31) #2
  %33 = insertelement <8 x i64> %28, i64 %32, i64 5
  %34 = extractelement <8 x i64> %0, i64 6
  %35 = extractelement <8 x i32> %1, i64 6
  %36 = extractelement <8 x i64> %2, i64 6
  %37 = tail call spir_func i64 @__hsail_mqsad(i64 %34, i32 %35, i64 %36) #2
  %38 = insertelement <8 x i64> %33, i64 %37, i64 6
  %39 = extractelement <8 x i64> %0, i64 7
  %40 = extractelement <8 x i32> %1, i64 7
  %41 = extractelement <8 x i64> %2, i64 7
  %42 = tail call spir_func i64 @__hsail_mqsad(i64 %39, i32 %40, i64 %41) #2
  %43 = insertelement <8 x i64> %38, i64 %42, i64 7
  ret <8 x i64> %43
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x i64> @_Z9amd_mqsadDv16_mDv16_jS_(<16 x i64>, <16 x i32>, <16 x i64>) #0 {
  %4 = extractelement <16 x i64> %0, i64 0
  %5 = extractelement <16 x i32> %1, i64 0
  %6 = extractelement <16 x i64> %2, i64 0
  %7 = tail call spir_func i64 @__hsail_mqsad(i64 %4, i32 %5, i64 %6) #2
  %8 = insertelement <16 x i64> undef, i64 %7, i64 0
  %9 = extractelement <16 x i64> %0, i64 1
  %10 = extractelement <16 x i32> %1, i64 1
  %11 = extractelement <16 x i64> %2, i64 1
  %12 = tail call spir_func i64 @__hsail_mqsad(i64 %9, i32 %10, i64 %11) #2
  %13 = insertelement <16 x i64> %8, i64 %12, i64 1
  %14 = extractelement <16 x i64> %0, i64 2
  %15 = extractelement <16 x i32> %1, i64 2
  %16 = extractelement <16 x i64> %2, i64 2
  %17 = tail call spir_func i64 @__hsail_mqsad(i64 %14, i32 %15, i64 %16) #2
  %18 = insertelement <16 x i64> %13, i64 %17, i64 2
  %19 = extractelement <16 x i64> %0, i64 3
  %20 = extractelement <16 x i32> %1, i64 3
  %21 = extractelement <16 x i64> %2, i64 3
  %22 = tail call spir_func i64 @__hsail_mqsad(i64 %19, i32 %20, i64 %21) #2
  %23 = insertelement <16 x i64> %18, i64 %22, i64 3
  %24 = extractelement <16 x i64> %0, i64 4
  %25 = extractelement <16 x i32> %1, i64 4
  %26 = extractelement <16 x i64> %2, i64 4
  %27 = tail call spir_func i64 @__hsail_mqsad(i64 %24, i32 %25, i64 %26) #2
  %28 = insertelement <16 x i64> %23, i64 %27, i64 4
  %29 = extractelement <16 x i64> %0, i64 5
  %30 = extractelement <16 x i32> %1, i64 5
  %31 = extractelement <16 x i64> %2, i64 5
  %32 = tail call spir_func i64 @__hsail_mqsad(i64 %29, i32 %30, i64 %31) #2
  %33 = insertelement <16 x i64> %28, i64 %32, i64 5
  %34 = extractelement <16 x i64> %0, i64 6
  %35 = extractelement <16 x i32> %1, i64 6
  %36 = extractelement <16 x i64> %2, i64 6
  %37 = tail call spir_func i64 @__hsail_mqsad(i64 %34, i32 %35, i64 %36) #2
  %38 = insertelement <16 x i64> %33, i64 %37, i64 6
  %39 = extractelement <16 x i64> %0, i64 7
  %40 = extractelement <16 x i32> %1, i64 7
  %41 = extractelement <16 x i64> %2, i64 7
  %42 = tail call spir_func i64 @__hsail_mqsad(i64 %39, i32 %40, i64 %41) #2
  %43 = insertelement <16 x i64> %38, i64 %42, i64 7
  %44 = extractelement <16 x i64> %0, i64 8
  %45 = extractelement <16 x i32> %1, i64 8
  %46 = extractelement <16 x i64> %2, i64 8
  %47 = tail call spir_func i64 @__hsail_mqsad(i64 %44, i32 %45, i64 %46) #2
  %48 = insertelement <16 x i64> %43, i64 %47, i64 8
  %49 = extractelement <16 x i64> %0, i64 9
  %50 = extractelement <16 x i32> %1, i64 9
  %51 = extractelement <16 x i64> %2, i64 9
  %52 = tail call spir_func i64 @__hsail_mqsad(i64 %49, i32 %50, i64 %51) #2
  %53 = insertelement <16 x i64> %48, i64 %52, i64 9
  %54 = extractelement <16 x i64> %0, i64 10
  %55 = extractelement <16 x i32> %1, i64 10
  %56 = extractelement <16 x i64> %2, i64 10
  %57 = tail call spir_func i64 @__hsail_mqsad(i64 %54, i32 %55, i64 %56) #2
  %58 = insertelement <16 x i64> %53, i64 %57, i64 10
  %59 = extractelement <16 x i64> %0, i64 11
  %60 = extractelement <16 x i32> %1, i64 11
  %61 = extractelement <16 x i64> %2, i64 11
  %62 = tail call spir_func i64 @__hsail_mqsad(i64 %59, i32 %60, i64 %61) #2
  %63 = insertelement <16 x i64> %58, i64 %62, i64 11
  %64 = extractelement <16 x i64> %0, i64 12
  %65 = extractelement <16 x i32> %1, i64 12
  %66 = extractelement <16 x i64> %2, i64 12
  %67 = tail call spir_func i64 @__hsail_mqsad(i64 %64, i32 %65, i64 %66) #2
  %68 = insertelement <16 x i64> %63, i64 %67, i64 12
  %69 = extractelement <16 x i64> %0, i64 13
  %70 = extractelement <16 x i32> %1, i64 13
  %71 = extractelement <16 x i64> %2, i64 13
  %72 = tail call spir_func i64 @__hsail_mqsad(i64 %69, i32 %70, i64 %71) #2
  %73 = insertelement <16 x i64> %68, i64 %72, i64 13
  %74 = extractelement <16 x i64> %0, i64 14
  %75 = extractelement <16 x i32> %1, i64 14
  %76 = extractelement <16 x i64> %2, i64 14
  %77 = tail call spir_func i64 @__hsail_mqsad(i64 %74, i32 %75, i64 %76) #2
  %78 = insertelement <16 x i64> %73, i64 %77, i64 14
  %79 = extractelement <16 x i64> %0, i64 15
  %80 = extractelement <16 x i32> %1, i64 15
  %81 = extractelement <16 x i64> %2, i64 15
  %82 = tail call spir_func i64 @__hsail_mqsad(i64 %79, i32 %80, i64 %81) #2
  %83 = insertelement <16 x i64> %78, i64 %82, i64 15
  ret <16 x i64> %83
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @_Z9amd_mqsadmjm(i64, i32, i64) #0 {
  %4 = tail call spir_func i64 @__hsail_mqsad(i64 %0, i32 %1, i64 %2) #2
  ret i64 %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i32> @_Z8amd_msadDv2_jS_S_(<2 x i32>, <2 x i32>, <2 x i32>) #0 {
  %4 = extractelement <2 x i32> %0, i64 0
  %5 = extractelement <2 x i32> %1, i64 0
  %6 = extractelement <2 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_msad(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <2 x i32> undef, i32 %7, i64 0
  %9 = extractelement <2 x i32> %0, i64 1
  %10 = extractelement <2 x i32> %1, i64 1
  %11 = extractelement <2 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_msad(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <2 x i32> %8, i32 %12, i64 1
  ret <2 x i32> %13
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__hsail_msad(i32, i32, i32) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x i32> @_Z8amd_msadDv3_jS_S_(<3 x i32>, <3 x i32>, <3 x i32>) #0 {
  %4 = extractelement <3 x i32> %0, i64 0
  %5 = extractelement <3 x i32> %1, i64 0
  %6 = extractelement <3 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_msad(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <3 x i32> undef, i32 %7, i64 0
  %9 = extractelement <3 x i32> %0, i64 1
  %10 = extractelement <3 x i32> %1, i64 1
  %11 = extractelement <3 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_msad(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <3 x i32> %8, i32 %12, i64 1
  %14 = extractelement <3 x i32> %0, i64 2
  %15 = extractelement <3 x i32> %1, i64 2
  %16 = extractelement <3 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_msad(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <3 x i32> %13, i32 %17, i64 2
  ret <3 x i32> %18
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z8amd_msadDv4_jS_S_(<4 x i32>, <4 x i32>, <4 x i32>) #0 {
  %4 = extractelement <4 x i32> %0, i64 0
  %5 = extractelement <4 x i32> %1, i64 0
  %6 = extractelement <4 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_msad(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <4 x i32> undef, i32 %7, i64 0
  %9 = extractelement <4 x i32> %0, i64 1
  %10 = extractelement <4 x i32> %1, i64 1
  %11 = extractelement <4 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_msad(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <4 x i32> %8, i32 %12, i64 1
  %14 = extractelement <4 x i32> %0, i64 2
  %15 = extractelement <4 x i32> %1, i64 2
  %16 = extractelement <4 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_msad(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <4 x i32> %13, i32 %17, i64 2
  %19 = extractelement <4 x i32> %0, i64 3
  %20 = extractelement <4 x i32> %1, i64 3
  %21 = extractelement <4 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_msad(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <4 x i32> %18, i32 %22, i64 3
  ret <4 x i32> %23
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x i32> @_Z8amd_msadDv8_jS_S_(<8 x i32>, <8 x i32>, <8 x i32>) #0 {
  %4 = extractelement <8 x i32> %0, i64 0
  %5 = extractelement <8 x i32> %1, i64 0
  %6 = extractelement <8 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_msad(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <8 x i32> undef, i32 %7, i64 0
  %9 = extractelement <8 x i32> %0, i64 1
  %10 = extractelement <8 x i32> %1, i64 1
  %11 = extractelement <8 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_msad(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <8 x i32> %8, i32 %12, i64 1
  %14 = extractelement <8 x i32> %0, i64 2
  %15 = extractelement <8 x i32> %1, i64 2
  %16 = extractelement <8 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_msad(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <8 x i32> %13, i32 %17, i64 2
  %19 = extractelement <8 x i32> %0, i64 3
  %20 = extractelement <8 x i32> %1, i64 3
  %21 = extractelement <8 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_msad(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <8 x i32> %18, i32 %22, i64 3
  %24 = extractelement <8 x i32> %0, i64 4
  %25 = extractelement <8 x i32> %1, i64 4
  %26 = extractelement <8 x i32> %2, i64 4
  %27 = tail call spir_func i32 @__hsail_msad(i32 %24, i32 %25, i32 %26) #2
  %28 = insertelement <8 x i32> %23, i32 %27, i64 4
  %29 = extractelement <8 x i32> %0, i64 5
  %30 = extractelement <8 x i32> %1, i64 5
  %31 = extractelement <8 x i32> %2, i64 5
  %32 = tail call spir_func i32 @__hsail_msad(i32 %29, i32 %30, i32 %31) #2
  %33 = insertelement <8 x i32> %28, i32 %32, i64 5
  %34 = extractelement <8 x i32> %0, i64 6
  %35 = extractelement <8 x i32> %1, i64 6
  %36 = extractelement <8 x i32> %2, i64 6
  %37 = tail call spir_func i32 @__hsail_msad(i32 %34, i32 %35, i32 %36) #2
  %38 = insertelement <8 x i32> %33, i32 %37, i64 6
  %39 = extractelement <8 x i32> %0, i64 7
  %40 = extractelement <8 x i32> %1, i64 7
  %41 = extractelement <8 x i32> %2, i64 7
  %42 = tail call spir_func i32 @__hsail_msad(i32 %39, i32 %40, i32 %41) #2
  %43 = insertelement <8 x i32> %38, i32 %42, i64 7
  ret <8 x i32> %43
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x i32> @_Z8amd_msadDv16_jS_S_(<16 x i32>, <16 x i32>, <16 x i32>) #0 {
  %4 = extractelement <16 x i32> %0, i64 0
  %5 = extractelement <16 x i32> %1, i64 0
  %6 = extractelement <16 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_msad(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <16 x i32> undef, i32 %7, i64 0
  %9 = extractelement <16 x i32> %0, i64 1
  %10 = extractelement <16 x i32> %1, i64 1
  %11 = extractelement <16 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_msad(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <16 x i32> %8, i32 %12, i64 1
  %14 = extractelement <16 x i32> %0, i64 2
  %15 = extractelement <16 x i32> %1, i64 2
  %16 = extractelement <16 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_msad(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <16 x i32> %13, i32 %17, i64 2
  %19 = extractelement <16 x i32> %0, i64 3
  %20 = extractelement <16 x i32> %1, i64 3
  %21 = extractelement <16 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_msad(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <16 x i32> %18, i32 %22, i64 3
  %24 = extractelement <16 x i32> %0, i64 4
  %25 = extractelement <16 x i32> %1, i64 4
  %26 = extractelement <16 x i32> %2, i64 4
  %27 = tail call spir_func i32 @__hsail_msad(i32 %24, i32 %25, i32 %26) #2
  %28 = insertelement <16 x i32> %23, i32 %27, i64 4
  %29 = extractelement <16 x i32> %0, i64 5
  %30 = extractelement <16 x i32> %1, i64 5
  %31 = extractelement <16 x i32> %2, i64 5
  %32 = tail call spir_func i32 @__hsail_msad(i32 %29, i32 %30, i32 %31) #2
  %33 = insertelement <16 x i32> %28, i32 %32, i64 5
  %34 = extractelement <16 x i32> %0, i64 6
  %35 = extractelement <16 x i32> %1, i64 6
  %36 = extractelement <16 x i32> %2, i64 6
  %37 = tail call spir_func i32 @__hsail_msad(i32 %34, i32 %35, i32 %36) #2
  %38 = insertelement <16 x i32> %33, i32 %37, i64 6
  %39 = extractelement <16 x i32> %0, i64 7
  %40 = extractelement <16 x i32> %1, i64 7
  %41 = extractelement <16 x i32> %2, i64 7
  %42 = tail call spir_func i32 @__hsail_msad(i32 %39, i32 %40, i32 %41) #2
  %43 = insertelement <16 x i32> %38, i32 %42, i64 7
  %44 = extractelement <16 x i32> %0, i64 8
  %45 = extractelement <16 x i32> %1, i64 8
  %46 = extractelement <16 x i32> %2, i64 8
  %47 = tail call spir_func i32 @__hsail_msad(i32 %44, i32 %45, i32 %46) #2
  %48 = insertelement <16 x i32> %43, i32 %47, i64 8
  %49 = extractelement <16 x i32> %0, i64 9
  %50 = extractelement <16 x i32> %1, i64 9
  %51 = extractelement <16 x i32> %2, i64 9
  %52 = tail call spir_func i32 @__hsail_msad(i32 %49, i32 %50, i32 %51) #2
  %53 = insertelement <16 x i32> %48, i32 %52, i64 9
  %54 = extractelement <16 x i32> %0, i64 10
  %55 = extractelement <16 x i32> %1, i64 10
  %56 = extractelement <16 x i32> %2, i64 10
  %57 = tail call spir_func i32 @__hsail_msad(i32 %54, i32 %55, i32 %56) #2
  %58 = insertelement <16 x i32> %53, i32 %57, i64 10
  %59 = extractelement <16 x i32> %0, i64 11
  %60 = extractelement <16 x i32> %1, i64 11
  %61 = extractelement <16 x i32> %2, i64 11
  %62 = tail call spir_func i32 @__hsail_msad(i32 %59, i32 %60, i32 %61) #2
  %63 = insertelement <16 x i32> %58, i32 %62, i64 11
  %64 = extractelement <16 x i32> %0, i64 12
  %65 = extractelement <16 x i32> %1, i64 12
  %66 = extractelement <16 x i32> %2, i64 12
  %67 = tail call spir_func i32 @__hsail_msad(i32 %64, i32 %65, i32 %66) #2
  %68 = insertelement <16 x i32> %63, i32 %67, i64 12
  %69 = extractelement <16 x i32> %0, i64 13
  %70 = extractelement <16 x i32> %1, i64 13
  %71 = extractelement <16 x i32> %2, i64 13
  %72 = tail call spir_func i32 @__hsail_msad(i32 %69, i32 %70, i32 %71) #2
  %73 = insertelement <16 x i32> %68, i32 %72, i64 13
  %74 = extractelement <16 x i32> %0, i64 14
  %75 = extractelement <16 x i32> %1, i64 14
  %76 = extractelement <16 x i32> %2, i64 14
  %77 = tail call spir_func i32 @__hsail_msad(i32 %74, i32 %75, i32 %76) #2
  %78 = insertelement <16 x i32> %73, i32 %77, i64 14
  %79 = extractelement <16 x i32> %0, i64 15
  %80 = extractelement <16 x i32> %1, i64 15
  %81 = extractelement <16 x i32> %2, i64 15
  %82 = tail call spir_func i32 @__hsail_msad(i32 %79, i32 %80, i32 %81) #2
  %83 = insertelement <16 x i32> %78, i32 %82, i64 15
  ret <16 x i32> %83
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z8amd_msadjjj(i32, i32, i32) #0 {
  %4 = tail call spir_func i32 @__hsail_msad(i32 %0, i32 %1, i32 %2) #2
  ret i32 %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z8amd_packDv4_f(<4 x float>) #0 {
  %2 = extractelement <4 x float> %0, i64 0
  %3 = extractelement <4 x float> %0, i64 1
  %4 = extractelement <4 x float> %0, i64 2
  %5 = extractelement <4 x float> %0, i64 3
  %6 = tail call spir_func i32 @__hsail_packcvt_u8x4_f32(float %2, float %3, float %4, float %5) #2
  ret i32 %6
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__hsail_packcvt_u8x4_f32(float, float, float, float) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i64> @_Z8amd_qsadDv2_mDv2_jS_(<2 x i64>, <2 x i32>, <2 x i64>) #0 {
  %4 = extractelement <2 x i64> %0, i64 0
  %5 = extractelement <2 x i32> %1, i64 0
  %6 = extractelement <2 x i64> %2, i64 0
  %7 = tail call spir_func i64 @__hsail_qsad(i64 %4, i32 %5, i64 %6) #2
  %8 = insertelement <2 x i64> undef, i64 %7, i64 0
  %9 = extractelement <2 x i64> %0, i64 1
  %10 = extractelement <2 x i32> %1, i64 1
  %11 = extractelement <2 x i64> %2, i64 1
  %12 = tail call spir_func i64 @__hsail_qsad(i64 %9, i32 %10, i64 %11) #2
  %13 = insertelement <2 x i64> %8, i64 %12, i64 1
  ret <2 x i64> %13
}

; Function Attrs: nounwind readnone
declare spir_func i64 @__hsail_qsad(i64, i32, i64) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x i64> @_Z8amd_qsadDv3_mDv3_jS_(<3 x i64>, <3 x i32>, <3 x i64>) #0 {
  %4 = extractelement <3 x i64> %0, i64 0
  %5 = extractelement <3 x i32> %1, i64 0
  %6 = extractelement <3 x i64> %2, i64 0
  %7 = tail call spir_func i64 @__hsail_qsad(i64 %4, i32 %5, i64 %6) #2
  %8 = insertelement <3 x i64> undef, i64 %7, i64 0
  %9 = extractelement <3 x i64> %0, i64 1
  %10 = extractelement <3 x i32> %1, i64 1
  %11 = extractelement <3 x i64> %2, i64 1
  %12 = tail call spir_func i64 @__hsail_qsad(i64 %9, i32 %10, i64 %11) #2
  %13 = insertelement <3 x i64> %8, i64 %12, i64 1
  %14 = extractelement <3 x i64> %0, i64 2
  %15 = extractelement <3 x i32> %1, i64 2
  %16 = extractelement <3 x i64> %2, i64 2
  %17 = tail call spir_func i64 @__hsail_qsad(i64 %14, i32 %15, i64 %16) #2
  %18 = insertelement <3 x i64> %13, i64 %17, i64 2
  ret <3 x i64> %18
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i64> @_Z8amd_qsadDv4_mDv4_jS_(<4 x i64>, <4 x i32>, <4 x i64>) #0 {
  %4 = extractelement <4 x i64> %0, i64 0
  %5 = extractelement <4 x i32> %1, i64 0
  %6 = extractelement <4 x i64> %2, i64 0
  %7 = tail call spir_func i64 @__hsail_qsad(i64 %4, i32 %5, i64 %6) #2
  %8 = insertelement <4 x i64> undef, i64 %7, i64 0
  %9 = extractelement <4 x i64> %0, i64 1
  %10 = extractelement <4 x i32> %1, i64 1
  %11 = extractelement <4 x i64> %2, i64 1
  %12 = tail call spir_func i64 @__hsail_qsad(i64 %9, i32 %10, i64 %11) #2
  %13 = insertelement <4 x i64> %8, i64 %12, i64 1
  %14 = extractelement <4 x i64> %0, i64 2
  %15 = extractelement <4 x i32> %1, i64 2
  %16 = extractelement <4 x i64> %2, i64 2
  %17 = tail call spir_func i64 @__hsail_qsad(i64 %14, i32 %15, i64 %16) #2
  %18 = insertelement <4 x i64> %13, i64 %17, i64 2
  %19 = extractelement <4 x i64> %0, i64 3
  %20 = extractelement <4 x i32> %1, i64 3
  %21 = extractelement <4 x i64> %2, i64 3
  %22 = tail call spir_func i64 @__hsail_qsad(i64 %19, i32 %20, i64 %21) #2
  %23 = insertelement <4 x i64> %18, i64 %22, i64 3
  ret <4 x i64> %23
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x i64> @_Z8amd_qsadDv8_mDv8_jS_(<8 x i64>, <8 x i32>, <8 x i64>) #0 {
  %4 = extractelement <8 x i64> %0, i64 0
  %5 = extractelement <8 x i32> %1, i64 0
  %6 = extractelement <8 x i64> %2, i64 0
  %7 = tail call spir_func i64 @__hsail_qsad(i64 %4, i32 %5, i64 %6) #2
  %8 = insertelement <8 x i64> undef, i64 %7, i64 0
  %9 = extractelement <8 x i64> %0, i64 1
  %10 = extractelement <8 x i32> %1, i64 1
  %11 = extractelement <8 x i64> %2, i64 1
  %12 = tail call spir_func i64 @__hsail_qsad(i64 %9, i32 %10, i64 %11) #2
  %13 = insertelement <8 x i64> %8, i64 %12, i64 1
  %14 = extractelement <8 x i64> %0, i64 2
  %15 = extractelement <8 x i32> %1, i64 2
  %16 = extractelement <8 x i64> %2, i64 2
  %17 = tail call spir_func i64 @__hsail_qsad(i64 %14, i32 %15, i64 %16) #2
  %18 = insertelement <8 x i64> %13, i64 %17, i64 2
  %19 = extractelement <8 x i64> %0, i64 3
  %20 = extractelement <8 x i32> %1, i64 3
  %21 = extractelement <8 x i64> %2, i64 3
  %22 = tail call spir_func i64 @__hsail_qsad(i64 %19, i32 %20, i64 %21) #2
  %23 = insertelement <8 x i64> %18, i64 %22, i64 3
  %24 = extractelement <8 x i64> %0, i64 4
  %25 = extractelement <8 x i32> %1, i64 4
  %26 = extractelement <8 x i64> %2, i64 4
  %27 = tail call spir_func i64 @__hsail_qsad(i64 %24, i32 %25, i64 %26) #2
  %28 = insertelement <8 x i64> %23, i64 %27, i64 4
  %29 = extractelement <8 x i64> %0, i64 5
  %30 = extractelement <8 x i32> %1, i64 5
  %31 = extractelement <8 x i64> %2, i64 5
  %32 = tail call spir_func i64 @__hsail_qsad(i64 %29, i32 %30, i64 %31) #2
  %33 = insertelement <8 x i64> %28, i64 %32, i64 5
  %34 = extractelement <8 x i64> %0, i64 6
  %35 = extractelement <8 x i32> %1, i64 6
  %36 = extractelement <8 x i64> %2, i64 6
  %37 = tail call spir_func i64 @__hsail_qsad(i64 %34, i32 %35, i64 %36) #2
  %38 = insertelement <8 x i64> %33, i64 %37, i64 6
  %39 = extractelement <8 x i64> %0, i64 7
  %40 = extractelement <8 x i32> %1, i64 7
  %41 = extractelement <8 x i64> %2, i64 7
  %42 = tail call spir_func i64 @__hsail_qsad(i64 %39, i32 %40, i64 %41) #2
  %43 = insertelement <8 x i64> %38, i64 %42, i64 7
  ret <8 x i64> %43
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x i64> @_Z8amd_qsadDv16_mDv16_jS_(<16 x i64>, <16 x i32>, <16 x i64>) #0 {
  %4 = extractelement <16 x i64> %0, i64 0
  %5 = extractelement <16 x i32> %1, i64 0
  %6 = extractelement <16 x i64> %2, i64 0
  %7 = tail call spir_func i64 @__hsail_qsad(i64 %4, i32 %5, i64 %6) #2
  %8 = insertelement <16 x i64> undef, i64 %7, i64 0
  %9 = extractelement <16 x i64> %0, i64 1
  %10 = extractelement <16 x i32> %1, i64 1
  %11 = extractelement <16 x i64> %2, i64 1
  %12 = tail call spir_func i64 @__hsail_qsad(i64 %9, i32 %10, i64 %11) #2
  %13 = insertelement <16 x i64> %8, i64 %12, i64 1
  %14 = extractelement <16 x i64> %0, i64 2
  %15 = extractelement <16 x i32> %1, i64 2
  %16 = extractelement <16 x i64> %2, i64 2
  %17 = tail call spir_func i64 @__hsail_qsad(i64 %14, i32 %15, i64 %16) #2
  %18 = insertelement <16 x i64> %13, i64 %17, i64 2
  %19 = extractelement <16 x i64> %0, i64 3
  %20 = extractelement <16 x i32> %1, i64 3
  %21 = extractelement <16 x i64> %2, i64 3
  %22 = tail call spir_func i64 @__hsail_qsad(i64 %19, i32 %20, i64 %21) #2
  %23 = insertelement <16 x i64> %18, i64 %22, i64 3
  %24 = extractelement <16 x i64> %0, i64 4
  %25 = extractelement <16 x i32> %1, i64 4
  %26 = extractelement <16 x i64> %2, i64 4
  %27 = tail call spir_func i64 @__hsail_qsad(i64 %24, i32 %25, i64 %26) #2
  %28 = insertelement <16 x i64> %23, i64 %27, i64 4
  %29 = extractelement <16 x i64> %0, i64 5
  %30 = extractelement <16 x i32> %1, i64 5
  %31 = extractelement <16 x i64> %2, i64 5
  %32 = tail call spir_func i64 @__hsail_qsad(i64 %29, i32 %30, i64 %31) #2
  %33 = insertelement <16 x i64> %28, i64 %32, i64 5
  %34 = extractelement <16 x i64> %0, i64 6
  %35 = extractelement <16 x i32> %1, i64 6
  %36 = extractelement <16 x i64> %2, i64 6
  %37 = tail call spir_func i64 @__hsail_qsad(i64 %34, i32 %35, i64 %36) #2
  %38 = insertelement <16 x i64> %33, i64 %37, i64 6
  %39 = extractelement <16 x i64> %0, i64 7
  %40 = extractelement <16 x i32> %1, i64 7
  %41 = extractelement <16 x i64> %2, i64 7
  %42 = tail call spir_func i64 @__hsail_qsad(i64 %39, i32 %40, i64 %41) #2
  %43 = insertelement <16 x i64> %38, i64 %42, i64 7
  %44 = extractelement <16 x i64> %0, i64 8
  %45 = extractelement <16 x i32> %1, i64 8
  %46 = extractelement <16 x i64> %2, i64 8
  %47 = tail call spir_func i64 @__hsail_qsad(i64 %44, i32 %45, i64 %46) #2
  %48 = insertelement <16 x i64> %43, i64 %47, i64 8
  %49 = extractelement <16 x i64> %0, i64 9
  %50 = extractelement <16 x i32> %1, i64 9
  %51 = extractelement <16 x i64> %2, i64 9
  %52 = tail call spir_func i64 @__hsail_qsad(i64 %49, i32 %50, i64 %51) #2
  %53 = insertelement <16 x i64> %48, i64 %52, i64 9
  %54 = extractelement <16 x i64> %0, i64 10
  %55 = extractelement <16 x i32> %1, i64 10
  %56 = extractelement <16 x i64> %2, i64 10
  %57 = tail call spir_func i64 @__hsail_qsad(i64 %54, i32 %55, i64 %56) #2
  %58 = insertelement <16 x i64> %53, i64 %57, i64 10
  %59 = extractelement <16 x i64> %0, i64 11
  %60 = extractelement <16 x i32> %1, i64 11
  %61 = extractelement <16 x i64> %2, i64 11
  %62 = tail call spir_func i64 @__hsail_qsad(i64 %59, i32 %60, i64 %61) #2
  %63 = insertelement <16 x i64> %58, i64 %62, i64 11
  %64 = extractelement <16 x i64> %0, i64 12
  %65 = extractelement <16 x i32> %1, i64 12
  %66 = extractelement <16 x i64> %2, i64 12
  %67 = tail call spir_func i64 @__hsail_qsad(i64 %64, i32 %65, i64 %66) #2
  %68 = insertelement <16 x i64> %63, i64 %67, i64 12
  %69 = extractelement <16 x i64> %0, i64 13
  %70 = extractelement <16 x i32> %1, i64 13
  %71 = extractelement <16 x i64> %2, i64 13
  %72 = tail call spir_func i64 @__hsail_qsad(i64 %69, i32 %70, i64 %71) #2
  %73 = insertelement <16 x i64> %68, i64 %72, i64 13
  %74 = extractelement <16 x i64> %0, i64 14
  %75 = extractelement <16 x i32> %1, i64 14
  %76 = extractelement <16 x i64> %2, i64 14
  %77 = tail call spir_func i64 @__hsail_qsad(i64 %74, i32 %75, i64 %76) #2
  %78 = insertelement <16 x i64> %73, i64 %77, i64 14
  %79 = extractelement <16 x i64> %0, i64 15
  %80 = extractelement <16 x i32> %1, i64 15
  %81 = extractelement <16 x i64> %2, i64 15
  %82 = tail call spir_func i64 @__hsail_qsad(i64 %79, i32 %80, i64 %81) #2
  %83 = insertelement <16 x i64> %78, i64 %82, i64 15
  ret <16 x i64> %83
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @_Z8amd_qsadmjm(i64, i32, i64) #0 {
  %4 = tail call spir_func i64 @__hsail_qsad(i64 %0, i32 %1, i64 %2) #2
  ret i64 %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z7amd_sadjjj(i32, i32, i32) #0 {
  %4 = tail call spir_func i32 @__hsail_sad_u32_u8x4(i32 %0, i32 %1, i32 %2) #2
  ret i32 %4
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__hsail_sad_u32_u8x4(i32, i32, i32) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i32> @_Z7amd_sadDv2_jS_S_(<2 x i32>, <2 x i32>, <2 x i32>) #0 {
  %4 = extractelement <2 x i32> %0, i64 0
  %5 = extractelement <2 x i32> %1, i64 0
  %6 = extractelement <2 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_sad_u32_u8x4(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <2 x i32> undef, i32 %7, i64 0
  %9 = extractelement <2 x i32> %0, i64 1
  %10 = extractelement <2 x i32> %1, i64 1
  %11 = extractelement <2 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_sad_u32_u8x4(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <2 x i32> %8, i32 %12, i64 1
  ret <2 x i32> %13
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x i32> @_Z7amd_sadDv3_jS_S_(<3 x i32>, <3 x i32>, <3 x i32>) #0 {
  %4 = extractelement <3 x i32> %0, i64 0
  %5 = extractelement <3 x i32> %1, i64 0
  %6 = extractelement <3 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_sad_u32_u8x4(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <3 x i32> undef, i32 %7, i64 0
  %9 = extractelement <3 x i32> %0, i64 1
  %10 = extractelement <3 x i32> %1, i64 1
  %11 = extractelement <3 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_sad_u32_u8x4(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <3 x i32> %8, i32 %12, i64 1
  %14 = extractelement <3 x i32> %0, i64 2
  %15 = extractelement <3 x i32> %1, i64 2
  %16 = extractelement <3 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_sad_u32_u8x4(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <3 x i32> %13, i32 %17, i64 2
  ret <3 x i32> %18
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z7amd_sadDv4_jS_S_(<4 x i32>, <4 x i32>, <4 x i32>) #0 {
  %4 = extractelement <4 x i32> %0, i64 0
  %5 = extractelement <4 x i32> %1, i64 0
  %6 = extractelement <4 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_sad_u32_u8x4(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <4 x i32> undef, i32 %7, i64 0
  %9 = extractelement <4 x i32> %0, i64 1
  %10 = extractelement <4 x i32> %1, i64 1
  %11 = extractelement <4 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_sad_u32_u8x4(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <4 x i32> %8, i32 %12, i64 1
  %14 = extractelement <4 x i32> %0, i64 2
  %15 = extractelement <4 x i32> %1, i64 2
  %16 = extractelement <4 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_sad_u32_u8x4(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <4 x i32> %13, i32 %17, i64 2
  %19 = extractelement <4 x i32> %0, i64 3
  %20 = extractelement <4 x i32> %1, i64 3
  %21 = extractelement <4 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_sad_u32_u8x4(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <4 x i32> %18, i32 %22, i64 3
  ret <4 x i32> %23
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x i32> @_Z7amd_sadDv8_jS_S_(<8 x i32>, <8 x i32>, <8 x i32>) #0 {
  %4 = extractelement <8 x i32> %0, i64 0
  %5 = extractelement <8 x i32> %1, i64 0
  %6 = extractelement <8 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_sad_u32_u8x4(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <8 x i32> undef, i32 %7, i64 0
  %9 = extractelement <8 x i32> %0, i64 1
  %10 = extractelement <8 x i32> %1, i64 1
  %11 = extractelement <8 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_sad_u32_u8x4(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <8 x i32> %8, i32 %12, i64 1
  %14 = extractelement <8 x i32> %0, i64 2
  %15 = extractelement <8 x i32> %1, i64 2
  %16 = extractelement <8 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_sad_u32_u8x4(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <8 x i32> %13, i32 %17, i64 2
  %19 = extractelement <8 x i32> %0, i64 3
  %20 = extractelement <8 x i32> %1, i64 3
  %21 = extractelement <8 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_sad_u32_u8x4(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <8 x i32> %18, i32 %22, i64 3
  %24 = extractelement <8 x i32> %0, i64 4
  %25 = extractelement <8 x i32> %1, i64 4
  %26 = extractelement <8 x i32> %2, i64 4
  %27 = tail call spir_func i32 @__hsail_sad_u32_u8x4(i32 %24, i32 %25, i32 %26) #2
  %28 = insertelement <8 x i32> %23, i32 %27, i64 4
  %29 = extractelement <8 x i32> %0, i64 5
  %30 = extractelement <8 x i32> %1, i64 5
  %31 = extractelement <8 x i32> %2, i64 5
  %32 = tail call spir_func i32 @__hsail_sad_u32_u8x4(i32 %29, i32 %30, i32 %31) #2
  %33 = insertelement <8 x i32> %28, i32 %32, i64 5
  %34 = extractelement <8 x i32> %0, i64 6
  %35 = extractelement <8 x i32> %1, i64 6
  %36 = extractelement <8 x i32> %2, i64 6
  %37 = tail call spir_func i32 @__hsail_sad_u32_u8x4(i32 %34, i32 %35, i32 %36) #2
  %38 = insertelement <8 x i32> %33, i32 %37, i64 6
  %39 = extractelement <8 x i32> %0, i64 7
  %40 = extractelement <8 x i32> %1, i64 7
  %41 = extractelement <8 x i32> %2, i64 7
  %42 = tail call spir_func i32 @__hsail_sad_u32_u8x4(i32 %39, i32 %40, i32 %41) #2
  %43 = insertelement <8 x i32> %38, i32 %42, i64 7
  ret <8 x i32> %43
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x i32> @_Z7amd_sadDv16_jS_S_(<16 x i32>, <16 x i32>, <16 x i32>) #0 {
  %4 = extractelement <16 x i32> %0, i64 0
  %5 = extractelement <16 x i32> %1, i64 0
  %6 = extractelement <16 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_sad_u32_u8x4(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <16 x i32> undef, i32 %7, i64 0
  %9 = extractelement <16 x i32> %0, i64 1
  %10 = extractelement <16 x i32> %1, i64 1
  %11 = extractelement <16 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_sad_u32_u8x4(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <16 x i32> %8, i32 %12, i64 1
  %14 = extractelement <16 x i32> %0, i64 2
  %15 = extractelement <16 x i32> %1, i64 2
  %16 = extractelement <16 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_sad_u32_u8x4(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <16 x i32> %13, i32 %17, i64 2
  %19 = extractelement <16 x i32> %0, i64 3
  %20 = extractelement <16 x i32> %1, i64 3
  %21 = extractelement <16 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_sad_u32_u8x4(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <16 x i32> %18, i32 %22, i64 3
  %24 = extractelement <16 x i32> %0, i64 4
  %25 = extractelement <16 x i32> %1, i64 4
  %26 = extractelement <16 x i32> %2, i64 4
  %27 = tail call spir_func i32 @__hsail_sad_u32_u8x4(i32 %24, i32 %25, i32 %26) #2
  %28 = insertelement <16 x i32> %23, i32 %27, i64 4
  %29 = extractelement <16 x i32> %0, i64 5
  %30 = extractelement <16 x i32> %1, i64 5
  %31 = extractelement <16 x i32> %2, i64 5
  %32 = tail call spir_func i32 @__hsail_sad_u32_u8x4(i32 %29, i32 %30, i32 %31) #2
  %33 = insertelement <16 x i32> %28, i32 %32, i64 5
  %34 = extractelement <16 x i32> %0, i64 6
  %35 = extractelement <16 x i32> %1, i64 6
  %36 = extractelement <16 x i32> %2, i64 6
  %37 = tail call spir_func i32 @__hsail_sad_u32_u8x4(i32 %34, i32 %35, i32 %36) #2
  %38 = insertelement <16 x i32> %33, i32 %37, i64 6
  %39 = extractelement <16 x i32> %0, i64 7
  %40 = extractelement <16 x i32> %1, i64 7
  %41 = extractelement <16 x i32> %2, i64 7
  %42 = tail call spir_func i32 @__hsail_sad_u32_u8x4(i32 %39, i32 %40, i32 %41) #2
  %43 = insertelement <16 x i32> %38, i32 %42, i64 7
  %44 = extractelement <16 x i32> %0, i64 8
  %45 = extractelement <16 x i32> %1, i64 8
  %46 = extractelement <16 x i32> %2, i64 8
  %47 = tail call spir_func i32 @__hsail_sad_u32_u8x4(i32 %44, i32 %45, i32 %46) #2
  %48 = insertelement <16 x i32> %43, i32 %47, i64 8
  %49 = extractelement <16 x i32> %0, i64 9
  %50 = extractelement <16 x i32> %1, i64 9
  %51 = extractelement <16 x i32> %2, i64 9
  %52 = tail call spir_func i32 @__hsail_sad_u32_u8x4(i32 %49, i32 %50, i32 %51) #2
  %53 = insertelement <16 x i32> %48, i32 %52, i64 9
  %54 = extractelement <16 x i32> %0, i64 10
  %55 = extractelement <16 x i32> %1, i64 10
  %56 = extractelement <16 x i32> %2, i64 10
  %57 = tail call spir_func i32 @__hsail_sad_u32_u8x4(i32 %54, i32 %55, i32 %56) #2
  %58 = insertelement <16 x i32> %53, i32 %57, i64 10
  %59 = extractelement <16 x i32> %0, i64 11
  %60 = extractelement <16 x i32> %1, i64 11
  %61 = extractelement <16 x i32> %2, i64 11
  %62 = tail call spir_func i32 @__hsail_sad_u32_u8x4(i32 %59, i32 %60, i32 %61) #2
  %63 = insertelement <16 x i32> %58, i32 %62, i64 11
  %64 = extractelement <16 x i32> %0, i64 12
  %65 = extractelement <16 x i32> %1, i64 12
  %66 = extractelement <16 x i32> %2, i64 12
  %67 = tail call spir_func i32 @__hsail_sad_u32_u8x4(i32 %64, i32 %65, i32 %66) #2
  %68 = insertelement <16 x i32> %63, i32 %67, i64 12
  %69 = extractelement <16 x i32> %0, i64 13
  %70 = extractelement <16 x i32> %1, i64 13
  %71 = extractelement <16 x i32> %2, i64 13
  %72 = tail call spir_func i32 @__hsail_sad_u32_u8x4(i32 %69, i32 %70, i32 %71) #2
  %73 = insertelement <16 x i32> %68, i32 %72, i64 13
  %74 = extractelement <16 x i32> %0, i64 14
  %75 = extractelement <16 x i32> %1, i64 14
  %76 = extractelement <16 x i32> %2, i64 14
  %77 = tail call spir_func i32 @__hsail_sad_u32_u8x4(i32 %74, i32 %75, i32 %76) #2
  %78 = insertelement <16 x i32> %73, i32 %77, i64 14
  %79 = extractelement <16 x i32> %0, i64 15
  %80 = extractelement <16 x i32> %1, i64 15
  %81 = extractelement <16 x i32> %2, i64 15
  %82 = tail call spir_func i32 @__hsail_sad_u32_u8x4(i32 %79, i32 %80, i32 %81) #2
  %83 = insertelement <16 x i32> %78, i32 %82, i64 15
  ret <16 x i32> %83
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z8amd_sad4Dv4_jS_j(<4 x i32>, <4 x i32>, i32) #0 {
  %4 = extractelement <4 x i32> %0, i64 0
  %5 = extractelement <4 x i32> %1, i64 0
  %6 = tail call spir_func i32 @__hsail_sad_u32_u8x4(i32 %4, i32 %5, i32 %2) #2
  %7 = extractelement <4 x i32> %0, i64 1
  %8 = extractelement <4 x i32> %1, i64 1
  %9 = tail call spir_func i32 @__hsail_sad_u32_u8x4(i32 %7, i32 %8, i32 %6) #2
  %10 = extractelement <4 x i32> %0, i64 2
  %11 = extractelement <4 x i32> %1, i64 2
  %12 = tail call spir_func i32 @__hsail_sad_u32_u8x4(i32 %10, i32 %11, i32 %9) #2
  %13 = extractelement <4 x i32> %0, i64 3
  %14 = extractelement <4 x i32> %1, i64 3
  %15 = tail call spir_func i32 @__hsail_sad_u32_u8x4(i32 %13, i32 %14, i32 %12) #2
  ret i32 %15
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i32> @_Z8amd_saddDv2_jS_S_(<2 x i32>, <2 x i32>, <2 x i32>) #0 {
  %4 = extractelement <2 x i32> %0, i64 0
  %5 = extractelement <2 x i32> %1, i64 0
  %6 = extractelement <2 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_sadd(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <2 x i32> undef, i32 %7, i64 0
  %9 = extractelement <2 x i32> %0, i64 1
  %10 = extractelement <2 x i32> %1, i64 1
  %11 = extractelement <2 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_sadd(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <2 x i32> %8, i32 %12, i64 1
  ret <2 x i32> %13
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__hsail_sadd(i32, i32, i32) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x i32> @_Z8amd_saddDv3_jS_S_(<3 x i32>, <3 x i32>, <3 x i32>) #0 {
  %4 = extractelement <3 x i32> %0, i64 0
  %5 = extractelement <3 x i32> %1, i64 0
  %6 = extractelement <3 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_sadd(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <3 x i32> undef, i32 %7, i64 0
  %9 = extractelement <3 x i32> %0, i64 1
  %10 = extractelement <3 x i32> %1, i64 1
  %11 = extractelement <3 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_sadd(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <3 x i32> %8, i32 %12, i64 1
  %14 = extractelement <3 x i32> %0, i64 2
  %15 = extractelement <3 x i32> %1, i64 2
  %16 = extractelement <3 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_sadd(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <3 x i32> %13, i32 %17, i64 2
  ret <3 x i32> %18
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z8amd_saddDv4_jS_S_(<4 x i32>, <4 x i32>, <4 x i32>) #0 {
  %4 = extractelement <4 x i32> %0, i64 0
  %5 = extractelement <4 x i32> %1, i64 0
  %6 = extractelement <4 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_sadd(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <4 x i32> undef, i32 %7, i64 0
  %9 = extractelement <4 x i32> %0, i64 1
  %10 = extractelement <4 x i32> %1, i64 1
  %11 = extractelement <4 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_sadd(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <4 x i32> %8, i32 %12, i64 1
  %14 = extractelement <4 x i32> %0, i64 2
  %15 = extractelement <4 x i32> %1, i64 2
  %16 = extractelement <4 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_sadd(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <4 x i32> %13, i32 %17, i64 2
  %19 = extractelement <4 x i32> %0, i64 3
  %20 = extractelement <4 x i32> %1, i64 3
  %21 = extractelement <4 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_sadd(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <4 x i32> %18, i32 %22, i64 3
  ret <4 x i32> %23
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x i32> @_Z8amd_saddDv8_jS_S_(<8 x i32>, <8 x i32>, <8 x i32>) #0 {
  %4 = extractelement <8 x i32> %0, i64 0
  %5 = extractelement <8 x i32> %1, i64 0
  %6 = extractelement <8 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_sadd(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <8 x i32> undef, i32 %7, i64 0
  %9 = extractelement <8 x i32> %0, i64 1
  %10 = extractelement <8 x i32> %1, i64 1
  %11 = extractelement <8 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_sadd(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <8 x i32> %8, i32 %12, i64 1
  %14 = extractelement <8 x i32> %0, i64 2
  %15 = extractelement <8 x i32> %1, i64 2
  %16 = extractelement <8 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_sadd(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <8 x i32> %13, i32 %17, i64 2
  %19 = extractelement <8 x i32> %0, i64 3
  %20 = extractelement <8 x i32> %1, i64 3
  %21 = extractelement <8 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_sadd(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <8 x i32> %18, i32 %22, i64 3
  %24 = extractelement <8 x i32> %0, i64 4
  %25 = extractelement <8 x i32> %1, i64 4
  %26 = extractelement <8 x i32> %2, i64 4
  %27 = tail call spir_func i32 @__hsail_sadd(i32 %24, i32 %25, i32 %26) #2
  %28 = insertelement <8 x i32> %23, i32 %27, i64 4
  %29 = extractelement <8 x i32> %0, i64 5
  %30 = extractelement <8 x i32> %1, i64 5
  %31 = extractelement <8 x i32> %2, i64 5
  %32 = tail call spir_func i32 @__hsail_sadd(i32 %29, i32 %30, i32 %31) #2
  %33 = insertelement <8 x i32> %28, i32 %32, i64 5
  %34 = extractelement <8 x i32> %0, i64 6
  %35 = extractelement <8 x i32> %1, i64 6
  %36 = extractelement <8 x i32> %2, i64 6
  %37 = tail call spir_func i32 @__hsail_sadd(i32 %34, i32 %35, i32 %36) #2
  %38 = insertelement <8 x i32> %33, i32 %37, i64 6
  %39 = extractelement <8 x i32> %0, i64 7
  %40 = extractelement <8 x i32> %1, i64 7
  %41 = extractelement <8 x i32> %2, i64 7
  %42 = tail call spir_func i32 @__hsail_sadd(i32 %39, i32 %40, i32 %41) #2
  %43 = insertelement <8 x i32> %38, i32 %42, i64 7
  ret <8 x i32> %43
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x i32> @_Z8amd_saddDv16_jS_S_(<16 x i32>, <16 x i32>, <16 x i32>) #0 {
  %4 = extractelement <16 x i32> %0, i64 0
  %5 = extractelement <16 x i32> %1, i64 0
  %6 = extractelement <16 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_sadd(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <16 x i32> undef, i32 %7, i64 0
  %9 = extractelement <16 x i32> %0, i64 1
  %10 = extractelement <16 x i32> %1, i64 1
  %11 = extractelement <16 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_sadd(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <16 x i32> %8, i32 %12, i64 1
  %14 = extractelement <16 x i32> %0, i64 2
  %15 = extractelement <16 x i32> %1, i64 2
  %16 = extractelement <16 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_sadd(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <16 x i32> %13, i32 %17, i64 2
  %19 = extractelement <16 x i32> %0, i64 3
  %20 = extractelement <16 x i32> %1, i64 3
  %21 = extractelement <16 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_sadd(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <16 x i32> %18, i32 %22, i64 3
  %24 = extractelement <16 x i32> %0, i64 4
  %25 = extractelement <16 x i32> %1, i64 4
  %26 = extractelement <16 x i32> %2, i64 4
  %27 = tail call spir_func i32 @__hsail_sadd(i32 %24, i32 %25, i32 %26) #2
  %28 = insertelement <16 x i32> %23, i32 %27, i64 4
  %29 = extractelement <16 x i32> %0, i64 5
  %30 = extractelement <16 x i32> %1, i64 5
  %31 = extractelement <16 x i32> %2, i64 5
  %32 = tail call spir_func i32 @__hsail_sadd(i32 %29, i32 %30, i32 %31) #2
  %33 = insertelement <16 x i32> %28, i32 %32, i64 5
  %34 = extractelement <16 x i32> %0, i64 6
  %35 = extractelement <16 x i32> %1, i64 6
  %36 = extractelement <16 x i32> %2, i64 6
  %37 = tail call spir_func i32 @__hsail_sadd(i32 %34, i32 %35, i32 %36) #2
  %38 = insertelement <16 x i32> %33, i32 %37, i64 6
  %39 = extractelement <16 x i32> %0, i64 7
  %40 = extractelement <16 x i32> %1, i64 7
  %41 = extractelement <16 x i32> %2, i64 7
  %42 = tail call spir_func i32 @__hsail_sadd(i32 %39, i32 %40, i32 %41) #2
  %43 = insertelement <16 x i32> %38, i32 %42, i64 7
  %44 = extractelement <16 x i32> %0, i64 8
  %45 = extractelement <16 x i32> %1, i64 8
  %46 = extractelement <16 x i32> %2, i64 8
  %47 = tail call spir_func i32 @__hsail_sadd(i32 %44, i32 %45, i32 %46) #2
  %48 = insertelement <16 x i32> %43, i32 %47, i64 8
  %49 = extractelement <16 x i32> %0, i64 9
  %50 = extractelement <16 x i32> %1, i64 9
  %51 = extractelement <16 x i32> %2, i64 9
  %52 = tail call spir_func i32 @__hsail_sadd(i32 %49, i32 %50, i32 %51) #2
  %53 = insertelement <16 x i32> %48, i32 %52, i64 9
  %54 = extractelement <16 x i32> %0, i64 10
  %55 = extractelement <16 x i32> %1, i64 10
  %56 = extractelement <16 x i32> %2, i64 10
  %57 = tail call spir_func i32 @__hsail_sadd(i32 %54, i32 %55, i32 %56) #2
  %58 = insertelement <16 x i32> %53, i32 %57, i64 10
  %59 = extractelement <16 x i32> %0, i64 11
  %60 = extractelement <16 x i32> %1, i64 11
  %61 = extractelement <16 x i32> %2, i64 11
  %62 = tail call spir_func i32 @__hsail_sadd(i32 %59, i32 %60, i32 %61) #2
  %63 = insertelement <16 x i32> %58, i32 %62, i64 11
  %64 = extractelement <16 x i32> %0, i64 12
  %65 = extractelement <16 x i32> %1, i64 12
  %66 = extractelement <16 x i32> %2, i64 12
  %67 = tail call spir_func i32 @__hsail_sadd(i32 %64, i32 %65, i32 %66) #2
  %68 = insertelement <16 x i32> %63, i32 %67, i64 12
  %69 = extractelement <16 x i32> %0, i64 13
  %70 = extractelement <16 x i32> %1, i64 13
  %71 = extractelement <16 x i32> %2, i64 13
  %72 = tail call spir_func i32 @__hsail_sadd(i32 %69, i32 %70, i32 %71) #2
  %73 = insertelement <16 x i32> %68, i32 %72, i64 13
  %74 = extractelement <16 x i32> %0, i64 14
  %75 = extractelement <16 x i32> %1, i64 14
  %76 = extractelement <16 x i32> %2, i64 14
  %77 = tail call spir_func i32 @__hsail_sadd(i32 %74, i32 %75, i32 %76) #2
  %78 = insertelement <16 x i32> %73, i32 %77, i64 14
  %79 = extractelement <16 x i32> %0, i64 15
  %80 = extractelement <16 x i32> %1, i64 15
  %81 = extractelement <16 x i32> %2, i64 15
  %82 = tail call spir_func i32 @__hsail_sadd(i32 %79, i32 %80, i32 %81) #2
  %83 = insertelement <16 x i32> %78, i32 %82, i64 15
  ret <16 x i32> %83
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z8amd_saddjjj(i32, i32, i32) #0 {
  %4 = tail call spir_func i32 @__hsail_sadd(i32 %0, i32 %1, i32 %2) #2
  ret i32 %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z9amd_sadhijjj(i32, i32, i32) #0 {
  %4 = tail call spir_func i32 @__hsail_sadhi_u16x2_u8x4(i32 %0, i32 %1, i32 %2) #2
  ret i32 %4
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__hsail_sadhi_u16x2_u8x4(i32, i32, i32) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i32> @_Z9amd_sadhiDv2_jS_S_(<2 x i32>, <2 x i32>, <2 x i32>) #0 {
  %4 = extractelement <2 x i32> %0, i64 0
  %5 = extractelement <2 x i32> %1, i64 0
  %6 = extractelement <2 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_sadhi_u16x2_u8x4(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <2 x i32> undef, i32 %7, i64 0
  %9 = extractelement <2 x i32> %0, i64 1
  %10 = extractelement <2 x i32> %1, i64 1
  %11 = extractelement <2 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_sadhi_u16x2_u8x4(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <2 x i32> %8, i32 %12, i64 1
  ret <2 x i32> %13
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x i32> @_Z9amd_sadhiDv3_jS_S_(<3 x i32>, <3 x i32>, <3 x i32>) #0 {
  %4 = extractelement <3 x i32> %0, i64 0
  %5 = extractelement <3 x i32> %1, i64 0
  %6 = extractelement <3 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_sadhi_u16x2_u8x4(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <3 x i32> undef, i32 %7, i64 0
  %9 = extractelement <3 x i32> %0, i64 1
  %10 = extractelement <3 x i32> %1, i64 1
  %11 = extractelement <3 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_sadhi_u16x2_u8x4(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <3 x i32> %8, i32 %12, i64 1
  %14 = extractelement <3 x i32> %0, i64 2
  %15 = extractelement <3 x i32> %1, i64 2
  %16 = extractelement <3 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_sadhi_u16x2_u8x4(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <3 x i32> %13, i32 %17, i64 2
  ret <3 x i32> %18
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z9amd_sadhiDv4_jS_S_(<4 x i32>, <4 x i32>, <4 x i32>) #0 {
  %4 = extractelement <4 x i32> %0, i64 0
  %5 = extractelement <4 x i32> %1, i64 0
  %6 = extractelement <4 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_sadhi_u16x2_u8x4(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <4 x i32> undef, i32 %7, i64 0
  %9 = extractelement <4 x i32> %0, i64 1
  %10 = extractelement <4 x i32> %1, i64 1
  %11 = extractelement <4 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_sadhi_u16x2_u8x4(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <4 x i32> %8, i32 %12, i64 1
  %14 = extractelement <4 x i32> %0, i64 2
  %15 = extractelement <4 x i32> %1, i64 2
  %16 = extractelement <4 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_sadhi_u16x2_u8x4(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <4 x i32> %13, i32 %17, i64 2
  %19 = extractelement <4 x i32> %0, i64 3
  %20 = extractelement <4 x i32> %1, i64 3
  %21 = extractelement <4 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_sadhi_u16x2_u8x4(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <4 x i32> %18, i32 %22, i64 3
  ret <4 x i32> %23
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x i32> @_Z9amd_sadhiDv8_jS_S_(<8 x i32>, <8 x i32>, <8 x i32>) #0 {
  %4 = extractelement <8 x i32> %0, i64 0
  %5 = extractelement <8 x i32> %1, i64 0
  %6 = extractelement <8 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_sadhi_u16x2_u8x4(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <8 x i32> undef, i32 %7, i64 0
  %9 = extractelement <8 x i32> %0, i64 1
  %10 = extractelement <8 x i32> %1, i64 1
  %11 = extractelement <8 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_sadhi_u16x2_u8x4(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <8 x i32> %8, i32 %12, i64 1
  %14 = extractelement <8 x i32> %0, i64 2
  %15 = extractelement <8 x i32> %1, i64 2
  %16 = extractelement <8 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_sadhi_u16x2_u8x4(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <8 x i32> %13, i32 %17, i64 2
  %19 = extractelement <8 x i32> %0, i64 3
  %20 = extractelement <8 x i32> %1, i64 3
  %21 = extractelement <8 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_sadhi_u16x2_u8x4(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <8 x i32> %18, i32 %22, i64 3
  %24 = extractelement <8 x i32> %0, i64 4
  %25 = extractelement <8 x i32> %1, i64 4
  %26 = extractelement <8 x i32> %2, i64 4
  %27 = tail call spir_func i32 @__hsail_sadhi_u16x2_u8x4(i32 %24, i32 %25, i32 %26) #2
  %28 = insertelement <8 x i32> %23, i32 %27, i64 4
  %29 = extractelement <8 x i32> %0, i64 5
  %30 = extractelement <8 x i32> %1, i64 5
  %31 = extractelement <8 x i32> %2, i64 5
  %32 = tail call spir_func i32 @__hsail_sadhi_u16x2_u8x4(i32 %29, i32 %30, i32 %31) #2
  %33 = insertelement <8 x i32> %28, i32 %32, i64 5
  %34 = extractelement <8 x i32> %0, i64 6
  %35 = extractelement <8 x i32> %1, i64 6
  %36 = extractelement <8 x i32> %2, i64 6
  %37 = tail call spir_func i32 @__hsail_sadhi_u16x2_u8x4(i32 %34, i32 %35, i32 %36) #2
  %38 = insertelement <8 x i32> %33, i32 %37, i64 6
  %39 = extractelement <8 x i32> %0, i64 7
  %40 = extractelement <8 x i32> %1, i64 7
  %41 = extractelement <8 x i32> %2, i64 7
  %42 = tail call spir_func i32 @__hsail_sadhi_u16x2_u8x4(i32 %39, i32 %40, i32 %41) #2
  %43 = insertelement <8 x i32> %38, i32 %42, i64 7
  ret <8 x i32> %43
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x i32> @_Z9amd_sadhiDv16_jS_S_(<16 x i32>, <16 x i32>, <16 x i32>) #0 {
  %4 = extractelement <16 x i32> %0, i64 0
  %5 = extractelement <16 x i32> %1, i64 0
  %6 = extractelement <16 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_sadhi_u16x2_u8x4(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <16 x i32> undef, i32 %7, i64 0
  %9 = extractelement <16 x i32> %0, i64 1
  %10 = extractelement <16 x i32> %1, i64 1
  %11 = extractelement <16 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_sadhi_u16x2_u8x4(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <16 x i32> %8, i32 %12, i64 1
  %14 = extractelement <16 x i32> %0, i64 2
  %15 = extractelement <16 x i32> %1, i64 2
  %16 = extractelement <16 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_sadhi_u16x2_u8x4(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <16 x i32> %13, i32 %17, i64 2
  %19 = extractelement <16 x i32> %0, i64 3
  %20 = extractelement <16 x i32> %1, i64 3
  %21 = extractelement <16 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_sadhi_u16x2_u8x4(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <16 x i32> %18, i32 %22, i64 3
  %24 = extractelement <16 x i32> %0, i64 4
  %25 = extractelement <16 x i32> %1, i64 4
  %26 = extractelement <16 x i32> %2, i64 4
  %27 = tail call spir_func i32 @__hsail_sadhi_u16x2_u8x4(i32 %24, i32 %25, i32 %26) #2
  %28 = insertelement <16 x i32> %23, i32 %27, i64 4
  %29 = extractelement <16 x i32> %0, i64 5
  %30 = extractelement <16 x i32> %1, i64 5
  %31 = extractelement <16 x i32> %2, i64 5
  %32 = tail call spir_func i32 @__hsail_sadhi_u16x2_u8x4(i32 %29, i32 %30, i32 %31) #2
  %33 = insertelement <16 x i32> %28, i32 %32, i64 5
  %34 = extractelement <16 x i32> %0, i64 6
  %35 = extractelement <16 x i32> %1, i64 6
  %36 = extractelement <16 x i32> %2, i64 6
  %37 = tail call spir_func i32 @__hsail_sadhi_u16x2_u8x4(i32 %34, i32 %35, i32 %36) #2
  %38 = insertelement <16 x i32> %33, i32 %37, i64 6
  %39 = extractelement <16 x i32> %0, i64 7
  %40 = extractelement <16 x i32> %1, i64 7
  %41 = extractelement <16 x i32> %2, i64 7
  %42 = tail call spir_func i32 @__hsail_sadhi_u16x2_u8x4(i32 %39, i32 %40, i32 %41) #2
  %43 = insertelement <16 x i32> %38, i32 %42, i64 7
  %44 = extractelement <16 x i32> %0, i64 8
  %45 = extractelement <16 x i32> %1, i64 8
  %46 = extractelement <16 x i32> %2, i64 8
  %47 = tail call spir_func i32 @__hsail_sadhi_u16x2_u8x4(i32 %44, i32 %45, i32 %46) #2
  %48 = insertelement <16 x i32> %43, i32 %47, i64 8
  %49 = extractelement <16 x i32> %0, i64 9
  %50 = extractelement <16 x i32> %1, i64 9
  %51 = extractelement <16 x i32> %2, i64 9
  %52 = tail call spir_func i32 @__hsail_sadhi_u16x2_u8x4(i32 %49, i32 %50, i32 %51) #2
  %53 = insertelement <16 x i32> %48, i32 %52, i64 9
  %54 = extractelement <16 x i32> %0, i64 10
  %55 = extractelement <16 x i32> %1, i64 10
  %56 = extractelement <16 x i32> %2, i64 10
  %57 = tail call spir_func i32 @__hsail_sadhi_u16x2_u8x4(i32 %54, i32 %55, i32 %56) #2
  %58 = insertelement <16 x i32> %53, i32 %57, i64 10
  %59 = extractelement <16 x i32> %0, i64 11
  %60 = extractelement <16 x i32> %1, i64 11
  %61 = extractelement <16 x i32> %2, i64 11
  %62 = tail call spir_func i32 @__hsail_sadhi_u16x2_u8x4(i32 %59, i32 %60, i32 %61) #2
  %63 = insertelement <16 x i32> %58, i32 %62, i64 11
  %64 = extractelement <16 x i32> %0, i64 12
  %65 = extractelement <16 x i32> %1, i64 12
  %66 = extractelement <16 x i32> %2, i64 12
  %67 = tail call spir_func i32 @__hsail_sadhi_u16x2_u8x4(i32 %64, i32 %65, i32 %66) #2
  %68 = insertelement <16 x i32> %63, i32 %67, i64 12
  %69 = extractelement <16 x i32> %0, i64 13
  %70 = extractelement <16 x i32> %1, i64 13
  %71 = extractelement <16 x i32> %2, i64 13
  %72 = tail call spir_func i32 @__hsail_sadhi_u16x2_u8x4(i32 %69, i32 %70, i32 %71) #2
  %73 = insertelement <16 x i32> %68, i32 %72, i64 13
  %74 = extractelement <16 x i32> %0, i64 14
  %75 = extractelement <16 x i32> %1, i64 14
  %76 = extractelement <16 x i32> %2, i64 14
  %77 = tail call spir_func i32 @__hsail_sadhi_u16x2_u8x4(i32 %74, i32 %75, i32 %76) #2
  %78 = insertelement <16 x i32> %73, i32 %77, i64 14
  %79 = extractelement <16 x i32> %0, i64 15
  %80 = extractelement <16 x i32> %1, i64 15
  %81 = extractelement <16 x i32> %2, i64 15
  %82 = tail call spir_func i32 @__hsail_sadhi_u16x2_u8x4(i32 %79, i32 %80, i32 %81) #2
  %83 = insertelement <16 x i32> %78, i32 %82, i64 15
  ret <16 x i32> %83
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i32> @_Z8amd_sadwDv2_jS_S_(<2 x i32>, <2 x i32>, <2 x i32>) #0 {
  %4 = extractelement <2 x i32> %0, i64 0
  %5 = extractelement <2 x i32> %1, i64 0
  %6 = extractelement <2 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_sadw(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <2 x i32> undef, i32 %7, i64 0
  %9 = extractelement <2 x i32> %0, i64 1
  %10 = extractelement <2 x i32> %1, i64 1
  %11 = extractelement <2 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_sadw(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <2 x i32> %8, i32 %12, i64 1
  ret <2 x i32> %13
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__hsail_sadw(i32, i32, i32) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x i32> @_Z8amd_sadwDv3_jS_S_(<3 x i32>, <3 x i32>, <3 x i32>) #0 {
  %4 = extractelement <3 x i32> %0, i64 0
  %5 = extractelement <3 x i32> %1, i64 0
  %6 = extractelement <3 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_sadw(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <3 x i32> undef, i32 %7, i64 0
  %9 = extractelement <3 x i32> %0, i64 1
  %10 = extractelement <3 x i32> %1, i64 1
  %11 = extractelement <3 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_sadw(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <3 x i32> %8, i32 %12, i64 1
  %14 = extractelement <3 x i32> %0, i64 2
  %15 = extractelement <3 x i32> %1, i64 2
  %16 = extractelement <3 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_sadw(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <3 x i32> %13, i32 %17, i64 2
  ret <3 x i32> %18
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z8amd_sadwDv4_jS_S_(<4 x i32>, <4 x i32>, <4 x i32>) #0 {
  %4 = extractelement <4 x i32> %0, i64 0
  %5 = extractelement <4 x i32> %1, i64 0
  %6 = extractelement <4 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_sadw(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <4 x i32> undef, i32 %7, i64 0
  %9 = extractelement <4 x i32> %0, i64 1
  %10 = extractelement <4 x i32> %1, i64 1
  %11 = extractelement <4 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_sadw(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <4 x i32> %8, i32 %12, i64 1
  %14 = extractelement <4 x i32> %0, i64 2
  %15 = extractelement <4 x i32> %1, i64 2
  %16 = extractelement <4 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_sadw(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <4 x i32> %13, i32 %17, i64 2
  %19 = extractelement <4 x i32> %0, i64 3
  %20 = extractelement <4 x i32> %1, i64 3
  %21 = extractelement <4 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_sadw(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <4 x i32> %18, i32 %22, i64 3
  ret <4 x i32> %23
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x i32> @_Z8amd_sadwDv8_jS_S_(<8 x i32>, <8 x i32>, <8 x i32>) #0 {
  %4 = extractelement <8 x i32> %0, i64 0
  %5 = extractelement <8 x i32> %1, i64 0
  %6 = extractelement <8 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_sadw(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <8 x i32> undef, i32 %7, i64 0
  %9 = extractelement <8 x i32> %0, i64 1
  %10 = extractelement <8 x i32> %1, i64 1
  %11 = extractelement <8 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_sadw(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <8 x i32> %8, i32 %12, i64 1
  %14 = extractelement <8 x i32> %0, i64 2
  %15 = extractelement <8 x i32> %1, i64 2
  %16 = extractelement <8 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_sadw(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <8 x i32> %13, i32 %17, i64 2
  %19 = extractelement <8 x i32> %0, i64 3
  %20 = extractelement <8 x i32> %1, i64 3
  %21 = extractelement <8 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_sadw(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <8 x i32> %18, i32 %22, i64 3
  %24 = extractelement <8 x i32> %0, i64 4
  %25 = extractelement <8 x i32> %1, i64 4
  %26 = extractelement <8 x i32> %2, i64 4
  %27 = tail call spir_func i32 @__hsail_sadw(i32 %24, i32 %25, i32 %26) #2
  %28 = insertelement <8 x i32> %23, i32 %27, i64 4
  %29 = extractelement <8 x i32> %0, i64 5
  %30 = extractelement <8 x i32> %1, i64 5
  %31 = extractelement <8 x i32> %2, i64 5
  %32 = tail call spir_func i32 @__hsail_sadw(i32 %29, i32 %30, i32 %31) #2
  %33 = insertelement <8 x i32> %28, i32 %32, i64 5
  %34 = extractelement <8 x i32> %0, i64 6
  %35 = extractelement <8 x i32> %1, i64 6
  %36 = extractelement <8 x i32> %2, i64 6
  %37 = tail call spir_func i32 @__hsail_sadw(i32 %34, i32 %35, i32 %36) #2
  %38 = insertelement <8 x i32> %33, i32 %37, i64 6
  %39 = extractelement <8 x i32> %0, i64 7
  %40 = extractelement <8 x i32> %1, i64 7
  %41 = extractelement <8 x i32> %2, i64 7
  %42 = tail call spir_func i32 @__hsail_sadw(i32 %39, i32 %40, i32 %41) #2
  %43 = insertelement <8 x i32> %38, i32 %42, i64 7
  ret <8 x i32> %43
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x i32> @_Z8amd_sadwDv16_jS_S_(<16 x i32>, <16 x i32>, <16 x i32>) #0 {
  %4 = extractelement <16 x i32> %0, i64 0
  %5 = extractelement <16 x i32> %1, i64 0
  %6 = extractelement <16 x i32> %2, i64 0
  %7 = tail call spir_func i32 @__hsail_sadw(i32 %4, i32 %5, i32 %6) #2
  %8 = insertelement <16 x i32> undef, i32 %7, i64 0
  %9 = extractelement <16 x i32> %0, i64 1
  %10 = extractelement <16 x i32> %1, i64 1
  %11 = extractelement <16 x i32> %2, i64 1
  %12 = tail call spir_func i32 @__hsail_sadw(i32 %9, i32 %10, i32 %11) #2
  %13 = insertelement <16 x i32> %8, i32 %12, i64 1
  %14 = extractelement <16 x i32> %0, i64 2
  %15 = extractelement <16 x i32> %1, i64 2
  %16 = extractelement <16 x i32> %2, i64 2
  %17 = tail call spir_func i32 @__hsail_sadw(i32 %14, i32 %15, i32 %16) #2
  %18 = insertelement <16 x i32> %13, i32 %17, i64 2
  %19 = extractelement <16 x i32> %0, i64 3
  %20 = extractelement <16 x i32> %1, i64 3
  %21 = extractelement <16 x i32> %2, i64 3
  %22 = tail call spir_func i32 @__hsail_sadw(i32 %19, i32 %20, i32 %21) #2
  %23 = insertelement <16 x i32> %18, i32 %22, i64 3
  %24 = extractelement <16 x i32> %0, i64 4
  %25 = extractelement <16 x i32> %1, i64 4
  %26 = extractelement <16 x i32> %2, i64 4
  %27 = tail call spir_func i32 @__hsail_sadw(i32 %24, i32 %25, i32 %26) #2
  %28 = insertelement <16 x i32> %23, i32 %27, i64 4
  %29 = extractelement <16 x i32> %0, i64 5
  %30 = extractelement <16 x i32> %1, i64 5
  %31 = extractelement <16 x i32> %2, i64 5
  %32 = tail call spir_func i32 @__hsail_sadw(i32 %29, i32 %30, i32 %31) #2
  %33 = insertelement <16 x i32> %28, i32 %32, i64 5
  %34 = extractelement <16 x i32> %0, i64 6
  %35 = extractelement <16 x i32> %1, i64 6
  %36 = extractelement <16 x i32> %2, i64 6
  %37 = tail call spir_func i32 @__hsail_sadw(i32 %34, i32 %35, i32 %36) #2
  %38 = insertelement <16 x i32> %33, i32 %37, i64 6
  %39 = extractelement <16 x i32> %0, i64 7
  %40 = extractelement <16 x i32> %1, i64 7
  %41 = extractelement <16 x i32> %2, i64 7
  %42 = tail call spir_func i32 @__hsail_sadw(i32 %39, i32 %40, i32 %41) #2
  %43 = insertelement <16 x i32> %38, i32 %42, i64 7
  %44 = extractelement <16 x i32> %0, i64 8
  %45 = extractelement <16 x i32> %1, i64 8
  %46 = extractelement <16 x i32> %2, i64 8
  %47 = tail call spir_func i32 @__hsail_sadw(i32 %44, i32 %45, i32 %46) #2
  %48 = insertelement <16 x i32> %43, i32 %47, i64 8
  %49 = extractelement <16 x i32> %0, i64 9
  %50 = extractelement <16 x i32> %1, i64 9
  %51 = extractelement <16 x i32> %2, i64 9
  %52 = tail call spir_func i32 @__hsail_sadw(i32 %49, i32 %50, i32 %51) #2
  %53 = insertelement <16 x i32> %48, i32 %52, i64 9
  %54 = extractelement <16 x i32> %0, i64 10
  %55 = extractelement <16 x i32> %1, i64 10
  %56 = extractelement <16 x i32> %2, i64 10
  %57 = tail call spir_func i32 @__hsail_sadw(i32 %54, i32 %55, i32 %56) #2
  %58 = insertelement <16 x i32> %53, i32 %57, i64 10
  %59 = extractelement <16 x i32> %0, i64 11
  %60 = extractelement <16 x i32> %1, i64 11
  %61 = extractelement <16 x i32> %2, i64 11
  %62 = tail call spir_func i32 @__hsail_sadw(i32 %59, i32 %60, i32 %61) #2
  %63 = insertelement <16 x i32> %58, i32 %62, i64 11
  %64 = extractelement <16 x i32> %0, i64 12
  %65 = extractelement <16 x i32> %1, i64 12
  %66 = extractelement <16 x i32> %2, i64 12
  %67 = tail call spir_func i32 @__hsail_sadw(i32 %64, i32 %65, i32 %66) #2
  %68 = insertelement <16 x i32> %63, i32 %67, i64 12
  %69 = extractelement <16 x i32> %0, i64 13
  %70 = extractelement <16 x i32> %1, i64 13
  %71 = extractelement <16 x i32> %2, i64 13
  %72 = tail call spir_func i32 @__hsail_sadw(i32 %69, i32 %70, i32 %71) #2
  %73 = insertelement <16 x i32> %68, i32 %72, i64 13
  %74 = extractelement <16 x i32> %0, i64 14
  %75 = extractelement <16 x i32> %1, i64 14
  %76 = extractelement <16 x i32> %2, i64 14
  %77 = tail call spir_func i32 @__hsail_sadw(i32 %74, i32 %75, i32 %76) #2
  %78 = insertelement <16 x i32> %73, i32 %77, i64 14
  %79 = extractelement <16 x i32> %0, i64 15
  %80 = extractelement <16 x i32> %1, i64 15
  %81 = extractelement <16 x i32> %2, i64 15
  %82 = tail call spir_func i32 @__hsail_sadw(i32 %79, i32 %80, i32 %81) #2
  %83 = insertelement <16 x i32> %78, i32 %82, i64 15
  ret <16 x i32> %83
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z8amd_sadwjjj(i32, i32, i32) #0 {
  %4 = tail call spir_func i32 @__hsail_sadw(i32 %0, i32 %1, i32 %2) #2
  ret i32 %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z11amd_unpack0j(i32) #0 {
  %2 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %0, i32 0) #2
  ret float %2
}

; Function Attrs: nounwind readnone
declare spir_func float @__hsail_unpackcvt_f32_u8x4(i32, i32) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x float> @_Z11amd_unpack0Dv2_j(<2 x i32>) #0 {
  %2 = extractelement <2 x i32> %0, i64 0
  %3 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %2, i32 0) #2
  %4 = insertelement <2 x float> undef, float %3, i64 0
  %5 = extractelement <2 x i32> %0, i64 1
  %6 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %5, i32 0) #2
  %7 = insertelement <2 x float> %4, float %6, i64 1
  ret <2 x float> %7
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x float> @_Z11amd_unpack0Dv3_j(<3 x i32>) #0 {
  %2 = extractelement <3 x i32> %0, i64 0
  %3 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %2, i32 0) #2
  %4 = insertelement <3 x float> undef, float %3, i64 0
  %5 = extractelement <3 x i32> %0, i64 1
  %6 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %5, i32 0) #2
  %7 = insertelement <3 x float> %4, float %6, i64 1
  %8 = extractelement <3 x i32> %0, i64 2
  %9 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %8, i32 0) #2
  %10 = insertelement <3 x float> %7, float %9, i64 2
  ret <3 x float> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x float> @_Z11amd_unpack0Dv4_j(<4 x i32>) #0 {
  %2 = extractelement <4 x i32> %0, i64 0
  %3 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %2, i32 0) #2
  %4 = insertelement <4 x float> undef, float %3, i64 0
  %5 = extractelement <4 x i32> %0, i64 1
  %6 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %5, i32 0) #2
  %7 = insertelement <4 x float> %4, float %6, i64 1
  %8 = extractelement <4 x i32> %0, i64 2
  %9 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %8, i32 0) #2
  %10 = insertelement <4 x float> %7, float %9, i64 2
  %11 = extractelement <4 x i32> %0, i64 3
  %12 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %11, i32 0) #2
  %13 = insertelement <4 x float> %10, float %12, i64 3
  ret <4 x float> %13
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x float> @_Z11amd_unpack0Dv8_j(<8 x i32>) #0 {
  %2 = extractelement <8 x i32> %0, i64 0
  %3 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %2, i32 0) #2
  %4 = insertelement <8 x float> undef, float %3, i64 0
  %5 = extractelement <8 x i32> %0, i64 1
  %6 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %5, i32 0) #2
  %7 = insertelement <8 x float> %4, float %6, i64 1
  %8 = extractelement <8 x i32> %0, i64 2
  %9 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %8, i32 0) #2
  %10 = insertelement <8 x float> %7, float %9, i64 2
  %11 = extractelement <8 x i32> %0, i64 3
  %12 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %11, i32 0) #2
  %13 = insertelement <8 x float> %10, float %12, i64 3
  %14 = extractelement <8 x i32> %0, i64 4
  %15 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %14, i32 0) #2
  %16 = insertelement <8 x float> %13, float %15, i64 4
  %17 = extractelement <8 x i32> %0, i64 5
  %18 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %17, i32 0) #2
  %19 = insertelement <8 x float> %16, float %18, i64 5
  %20 = extractelement <8 x i32> %0, i64 6
  %21 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %20, i32 0) #2
  %22 = insertelement <8 x float> %19, float %21, i64 6
  %23 = extractelement <8 x i32> %0, i64 7
  %24 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %23, i32 0) #2
  %25 = insertelement <8 x float> %22, float %24, i64 7
  ret <8 x float> %25
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x float> @_Z11amd_unpack0Dv16_j(<16 x i32>) #0 {
  %2 = extractelement <16 x i32> %0, i64 0
  %3 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %2, i32 0) #2
  %4 = insertelement <16 x float> undef, float %3, i64 0
  %5 = extractelement <16 x i32> %0, i64 1
  %6 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %5, i32 0) #2
  %7 = insertelement <16 x float> %4, float %6, i64 1
  %8 = extractelement <16 x i32> %0, i64 2
  %9 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %8, i32 0) #2
  %10 = insertelement <16 x float> %7, float %9, i64 2
  %11 = extractelement <16 x i32> %0, i64 3
  %12 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %11, i32 0) #2
  %13 = insertelement <16 x float> %10, float %12, i64 3
  %14 = extractelement <16 x i32> %0, i64 4
  %15 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %14, i32 0) #2
  %16 = insertelement <16 x float> %13, float %15, i64 4
  %17 = extractelement <16 x i32> %0, i64 5
  %18 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %17, i32 0) #2
  %19 = insertelement <16 x float> %16, float %18, i64 5
  %20 = extractelement <16 x i32> %0, i64 6
  %21 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %20, i32 0) #2
  %22 = insertelement <16 x float> %19, float %21, i64 6
  %23 = extractelement <16 x i32> %0, i64 7
  %24 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %23, i32 0) #2
  %25 = insertelement <16 x float> %22, float %24, i64 7
  %26 = extractelement <16 x i32> %0, i64 8
  %27 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %26, i32 0) #2
  %28 = insertelement <16 x float> %25, float %27, i64 8
  %29 = extractelement <16 x i32> %0, i64 9
  %30 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %29, i32 0) #2
  %31 = insertelement <16 x float> %28, float %30, i64 9
  %32 = extractelement <16 x i32> %0, i64 10
  %33 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %32, i32 0) #2
  %34 = insertelement <16 x float> %31, float %33, i64 10
  %35 = extractelement <16 x i32> %0, i64 11
  %36 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %35, i32 0) #2
  %37 = insertelement <16 x float> %34, float %36, i64 11
  %38 = extractelement <16 x i32> %0, i64 12
  %39 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %38, i32 0) #2
  %40 = insertelement <16 x float> %37, float %39, i64 12
  %41 = extractelement <16 x i32> %0, i64 13
  %42 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %41, i32 0) #2
  %43 = insertelement <16 x float> %40, float %42, i64 13
  %44 = extractelement <16 x i32> %0, i64 14
  %45 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %44, i32 0) #2
  %46 = insertelement <16 x float> %43, float %45, i64 14
  %47 = extractelement <16 x i32> %0, i64 15
  %48 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %47, i32 0) #2
  %49 = insertelement <16 x float> %46, float %48, i64 15
  ret <16 x float> %49
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z11amd_unpack1j(i32) #0 {
  %2 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %0, i32 1) #2
  ret float %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x float> @_Z11amd_unpack1Dv2_j(<2 x i32>) #0 {
  %2 = extractelement <2 x i32> %0, i64 0
  %3 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %2, i32 1) #2
  %4 = insertelement <2 x float> undef, float %3, i64 0
  %5 = extractelement <2 x i32> %0, i64 1
  %6 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %5, i32 1) #2
  %7 = insertelement <2 x float> %4, float %6, i64 1
  ret <2 x float> %7
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x float> @_Z11amd_unpack1Dv3_j(<3 x i32>) #0 {
  %2 = extractelement <3 x i32> %0, i64 0
  %3 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %2, i32 1) #2
  %4 = insertelement <3 x float> undef, float %3, i64 0
  %5 = extractelement <3 x i32> %0, i64 1
  %6 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %5, i32 1) #2
  %7 = insertelement <3 x float> %4, float %6, i64 1
  %8 = extractelement <3 x i32> %0, i64 2
  %9 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %8, i32 1) #2
  %10 = insertelement <3 x float> %7, float %9, i64 2
  ret <3 x float> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x float> @_Z11amd_unpack1Dv4_j(<4 x i32>) #0 {
  %2 = extractelement <4 x i32> %0, i64 0
  %3 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %2, i32 1) #2
  %4 = insertelement <4 x float> undef, float %3, i64 0
  %5 = extractelement <4 x i32> %0, i64 1
  %6 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %5, i32 1) #2
  %7 = insertelement <4 x float> %4, float %6, i64 1
  %8 = extractelement <4 x i32> %0, i64 2
  %9 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %8, i32 1) #2
  %10 = insertelement <4 x float> %7, float %9, i64 2
  %11 = extractelement <4 x i32> %0, i64 3
  %12 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %11, i32 1) #2
  %13 = insertelement <4 x float> %10, float %12, i64 3
  ret <4 x float> %13
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x float> @_Z11amd_unpack1Dv8_j(<8 x i32>) #0 {
  %2 = extractelement <8 x i32> %0, i64 0
  %3 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %2, i32 1) #2
  %4 = insertelement <8 x float> undef, float %3, i64 0
  %5 = extractelement <8 x i32> %0, i64 1
  %6 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %5, i32 1) #2
  %7 = insertelement <8 x float> %4, float %6, i64 1
  %8 = extractelement <8 x i32> %0, i64 2
  %9 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %8, i32 1) #2
  %10 = insertelement <8 x float> %7, float %9, i64 2
  %11 = extractelement <8 x i32> %0, i64 3
  %12 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %11, i32 1) #2
  %13 = insertelement <8 x float> %10, float %12, i64 3
  %14 = extractelement <8 x i32> %0, i64 4
  %15 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %14, i32 1) #2
  %16 = insertelement <8 x float> %13, float %15, i64 4
  %17 = extractelement <8 x i32> %0, i64 5
  %18 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %17, i32 1) #2
  %19 = insertelement <8 x float> %16, float %18, i64 5
  %20 = extractelement <8 x i32> %0, i64 6
  %21 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %20, i32 1) #2
  %22 = insertelement <8 x float> %19, float %21, i64 6
  %23 = extractelement <8 x i32> %0, i64 7
  %24 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %23, i32 1) #2
  %25 = insertelement <8 x float> %22, float %24, i64 7
  ret <8 x float> %25
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x float> @_Z11amd_unpack1Dv16_j(<16 x i32>) #0 {
  %2 = extractelement <16 x i32> %0, i64 0
  %3 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %2, i32 1) #2
  %4 = insertelement <16 x float> undef, float %3, i64 0
  %5 = extractelement <16 x i32> %0, i64 1
  %6 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %5, i32 1) #2
  %7 = insertelement <16 x float> %4, float %6, i64 1
  %8 = extractelement <16 x i32> %0, i64 2
  %9 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %8, i32 1) #2
  %10 = insertelement <16 x float> %7, float %9, i64 2
  %11 = extractelement <16 x i32> %0, i64 3
  %12 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %11, i32 1) #2
  %13 = insertelement <16 x float> %10, float %12, i64 3
  %14 = extractelement <16 x i32> %0, i64 4
  %15 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %14, i32 1) #2
  %16 = insertelement <16 x float> %13, float %15, i64 4
  %17 = extractelement <16 x i32> %0, i64 5
  %18 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %17, i32 1) #2
  %19 = insertelement <16 x float> %16, float %18, i64 5
  %20 = extractelement <16 x i32> %0, i64 6
  %21 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %20, i32 1) #2
  %22 = insertelement <16 x float> %19, float %21, i64 6
  %23 = extractelement <16 x i32> %0, i64 7
  %24 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %23, i32 1) #2
  %25 = insertelement <16 x float> %22, float %24, i64 7
  %26 = extractelement <16 x i32> %0, i64 8
  %27 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %26, i32 1) #2
  %28 = insertelement <16 x float> %25, float %27, i64 8
  %29 = extractelement <16 x i32> %0, i64 9
  %30 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %29, i32 1) #2
  %31 = insertelement <16 x float> %28, float %30, i64 9
  %32 = extractelement <16 x i32> %0, i64 10
  %33 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %32, i32 1) #2
  %34 = insertelement <16 x float> %31, float %33, i64 10
  %35 = extractelement <16 x i32> %0, i64 11
  %36 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %35, i32 1) #2
  %37 = insertelement <16 x float> %34, float %36, i64 11
  %38 = extractelement <16 x i32> %0, i64 12
  %39 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %38, i32 1) #2
  %40 = insertelement <16 x float> %37, float %39, i64 12
  %41 = extractelement <16 x i32> %0, i64 13
  %42 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %41, i32 1) #2
  %43 = insertelement <16 x float> %40, float %42, i64 13
  %44 = extractelement <16 x i32> %0, i64 14
  %45 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %44, i32 1) #2
  %46 = insertelement <16 x float> %43, float %45, i64 14
  %47 = extractelement <16 x i32> %0, i64 15
  %48 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %47, i32 1) #2
  %49 = insertelement <16 x float> %46, float %48, i64 15
  ret <16 x float> %49
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z11amd_unpack2j(i32) #0 {
  %2 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %0, i32 2) #2
  ret float %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x float> @_Z11amd_unpack2Dv2_j(<2 x i32>) #0 {
  %2 = extractelement <2 x i32> %0, i64 0
  %3 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %2, i32 2) #2
  %4 = insertelement <2 x float> undef, float %3, i64 0
  %5 = extractelement <2 x i32> %0, i64 1
  %6 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %5, i32 2) #2
  %7 = insertelement <2 x float> %4, float %6, i64 1
  ret <2 x float> %7
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x float> @_Z11amd_unpack2Dv3_j(<3 x i32>) #0 {
  %2 = extractelement <3 x i32> %0, i64 0
  %3 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %2, i32 2) #2
  %4 = insertelement <3 x float> undef, float %3, i64 0
  %5 = extractelement <3 x i32> %0, i64 1
  %6 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %5, i32 2) #2
  %7 = insertelement <3 x float> %4, float %6, i64 1
  %8 = extractelement <3 x i32> %0, i64 2
  %9 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %8, i32 2) #2
  %10 = insertelement <3 x float> %7, float %9, i64 2
  ret <3 x float> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x float> @_Z11amd_unpack2Dv4_j(<4 x i32>) #0 {
  %2 = extractelement <4 x i32> %0, i64 0
  %3 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %2, i32 2) #2
  %4 = insertelement <4 x float> undef, float %3, i64 0
  %5 = extractelement <4 x i32> %0, i64 1
  %6 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %5, i32 2) #2
  %7 = insertelement <4 x float> %4, float %6, i64 1
  %8 = extractelement <4 x i32> %0, i64 2
  %9 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %8, i32 2) #2
  %10 = insertelement <4 x float> %7, float %9, i64 2
  %11 = extractelement <4 x i32> %0, i64 3
  %12 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %11, i32 2) #2
  %13 = insertelement <4 x float> %10, float %12, i64 3
  ret <4 x float> %13
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x float> @_Z11amd_unpack2Dv8_j(<8 x i32>) #0 {
  %2 = extractelement <8 x i32> %0, i64 0
  %3 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %2, i32 2) #2
  %4 = insertelement <8 x float> undef, float %3, i64 0
  %5 = extractelement <8 x i32> %0, i64 1
  %6 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %5, i32 2) #2
  %7 = insertelement <8 x float> %4, float %6, i64 1
  %8 = extractelement <8 x i32> %0, i64 2
  %9 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %8, i32 2) #2
  %10 = insertelement <8 x float> %7, float %9, i64 2
  %11 = extractelement <8 x i32> %0, i64 3
  %12 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %11, i32 2) #2
  %13 = insertelement <8 x float> %10, float %12, i64 3
  %14 = extractelement <8 x i32> %0, i64 4
  %15 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %14, i32 2) #2
  %16 = insertelement <8 x float> %13, float %15, i64 4
  %17 = extractelement <8 x i32> %0, i64 5
  %18 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %17, i32 2) #2
  %19 = insertelement <8 x float> %16, float %18, i64 5
  %20 = extractelement <8 x i32> %0, i64 6
  %21 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %20, i32 2) #2
  %22 = insertelement <8 x float> %19, float %21, i64 6
  %23 = extractelement <8 x i32> %0, i64 7
  %24 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %23, i32 2) #2
  %25 = insertelement <8 x float> %22, float %24, i64 7
  ret <8 x float> %25
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x float> @_Z11amd_unpack2Dv16_j(<16 x i32>) #0 {
  %2 = extractelement <16 x i32> %0, i64 0
  %3 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %2, i32 2) #2
  %4 = insertelement <16 x float> undef, float %3, i64 0
  %5 = extractelement <16 x i32> %0, i64 1
  %6 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %5, i32 2) #2
  %7 = insertelement <16 x float> %4, float %6, i64 1
  %8 = extractelement <16 x i32> %0, i64 2
  %9 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %8, i32 2) #2
  %10 = insertelement <16 x float> %7, float %9, i64 2
  %11 = extractelement <16 x i32> %0, i64 3
  %12 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %11, i32 2) #2
  %13 = insertelement <16 x float> %10, float %12, i64 3
  %14 = extractelement <16 x i32> %0, i64 4
  %15 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %14, i32 2) #2
  %16 = insertelement <16 x float> %13, float %15, i64 4
  %17 = extractelement <16 x i32> %0, i64 5
  %18 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %17, i32 2) #2
  %19 = insertelement <16 x float> %16, float %18, i64 5
  %20 = extractelement <16 x i32> %0, i64 6
  %21 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %20, i32 2) #2
  %22 = insertelement <16 x float> %19, float %21, i64 6
  %23 = extractelement <16 x i32> %0, i64 7
  %24 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %23, i32 2) #2
  %25 = insertelement <16 x float> %22, float %24, i64 7
  %26 = extractelement <16 x i32> %0, i64 8
  %27 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %26, i32 2) #2
  %28 = insertelement <16 x float> %25, float %27, i64 8
  %29 = extractelement <16 x i32> %0, i64 9
  %30 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %29, i32 2) #2
  %31 = insertelement <16 x float> %28, float %30, i64 9
  %32 = extractelement <16 x i32> %0, i64 10
  %33 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %32, i32 2) #2
  %34 = insertelement <16 x float> %31, float %33, i64 10
  %35 = extractelement <16 x i32> %0, i64 11
  %36 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %35, i32 2) #2
  %37 = insertelement <16 x float> %34, float %36, i64 11
  %38 = extractelement <16 x i32> %0, i64 12
  %39 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %38, i32 2) #2
  %40 = insertelement <16 x float> %37, float %39, i64 12
  %41 = extractelement <16 x i32> %0, i64 13
  %42 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %41, i32 2) #2
  %43 = insertelement <16 x float> %40, float %42, i64 13
  %44 = extractelement <16 x i32> %0, i64 14
  %45 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %44, i32 2) #2
  %46 = insertelement <16 x float> %43, float %45, i64 14
  %47 = extractelement <16 x i32> %0, i64 15
  %48 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %47, i32 2) #2
  %49 = insertelement <16 x float> %46, float %48, i64 15
  ret <16 x float> %49
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z11amd_unpack3j(i32) #0 {
  %2 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %0, i32 3) #2
  ret float %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x float> @_Z11amd_unpack3Dv2_j(<2 x i32>) #0 {
  %2 = extractelement <2 x i32> %0, i64 0
  %3 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %2, i32 3) #2
  %4 = insertelement <2 x float> undef, float %3, i64 0
  %5 = extractelement <2 x i32> %0, i64 1
  %6 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %5, i32 3) #2
  %7 = insertelement <2 x float> %4, float %6, i64 1
  ret <2 x float> %7
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x float> @_Z11amd_unpack3Dv3_j(<3 x i32>) #0 {
  %2 = extractelement <3 x i32> %0, i64 0
  %3 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %2, i32 3) #2
  %4 = insertelement <3 x float> undef, float %3, i64 0
  %5 = extractelement <3 x i32> %0, i64 1
  %6 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %5, i32 3) #2
  %7 = insertelement <3 x float> %4, float %6, i64 1
  %8 = extractelement <3 x i32> %0, i64 2
  %9 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %8, i32 3) #2
  %10 = insertelement <3 x float> %7, float %9, i64 2
  ret <3 x float> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x float> @_Z11amd_unpack3Dv4_j(<4 x i32>) #0 {
  %2 = extractelement <4 x i32> %0, i64 0
  %3 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %2, i32 3) #2
  %4 = insertelement <4 x float> undef, float %3, i64 0
  %5 = extractelement <4 x i32> %0, i64 1
  %6 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %5, i32 3) #2
  %7 = insertelement <4 x float> %4, float %6, i64 1
  %8 = extractelement <4 x i32> %0, i64 2
  %9 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %8, i32 3) #2
  %10 = insertelement <4 x float> %7, float %9, i64 2
  %11 = extractelement <4 x i32> %0, i64 3
  %12 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %11, i32 3) #2
  %13 = insertelement <4 x float> %10, float %12, i64 3
  ret <4 x float> %13
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x float> @_Z11amd_unpack3Dv8_j(<8 x i32>) #0 {
  %2 = extractelement <8 x i32> %0, i64 0
  %3 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %2, i32 3) #2
  %4 = insertelement <8 x float> undef, float %3, i64 0
  %5 = extractelement <8 x i32> %0, i64 1
  %6 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %5, i32 3) #2
  %7 = insertelement <8 x float> %4, float %6, i64 1
  %8 = extractelement <8 x i32> %0, i64 2
  %9 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %8, i32 3) #2
  %10 = insertelement <8 x float> %7, float %9, i64 2
  %11 = extractelement <8 x i32> %0, i64 3
  %12 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %11, i32 3) #2
  %13 = insertelement <8 x float> %10, float %12, i64 3
  %14 = extractelement <8 x i32> %0, i64 4
  %15 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %14, i32 3) #2
  %16 = insertelement <8 x float> %13, float %15, i64 4
  %17 = extractelement <8 x i32> %0, i64 5
  %18 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %17, i32 3) #2
  %19 = insertelement <8 x float> %16, float %18, i64 5
  %20 = extractelement <8 x i32> %0, i64 6
  %21 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %20, i32 3) #2
  %22 = insertelement <8 x float> %19, float %21, i64 6
  %23 = extractelement <8 x i32> %0, i64 7
  %24 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %23, i32 3) #2
  %25 = insertelement <8 x float> %22, float %24, i64 7
  ret <8 x float> %25
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x float> @_Z11amd_unpack3Dv16_j(<16 x i32>) #0 {
  %2 = extractelement <16 x i32> %0, i64 0
  %3 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %2, i32 3) #2
  %4 = insertelement <16 x float> undef, float %3, i64 0
  %5 = extractelement <16 x i32> %0, i64 1
  %6 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %5, i32 3) #2
  %7 = insertelement <16 x float> %4, float %6, i64 1
  %8 = extractelement <16 x i32> %0, i64 2
  %9 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %8, i32 3) #2
  %10 = insertelement <16 x float> %7, float %9, i64 2
  %11 = extractelement <16 x i32> %0, i64 3
  %12 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %11, i32 3) #2
  %13 = insertelement <16 x float> %10, float %12, i64 3
  %14 = extractelement <16 x i32> %0, i64 4
  %15 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %14, i32 3) #2
  %16 = insertelement <16 x float> %13, float %15, i64 4
  %17 = extractelement <16 x i32> %0, i64 5
  %18 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %17, i32 3) #2
  %19 = insertelement <16 x float> %16, float %18, i64 5
  %20 = extractelement <16 x i32> %0, i64 6
  %21 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %20, i32 3) #2
  %22 = insertelement <16 x float> %19, float %21, i64 6
  %23 = extractelement <16 x i32> %0, i64 7
  %24 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %23, i32 3) #2
  %25 = insertelement <16 x float> %22, float %24, i64 7
  %26 = extractelement <16 x i32> %0, i64 8
  %27 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %26, i32 3) #2
  %28 = insertelement <16 x float> %25, float %27, i64 8
  %29 = extractelement <16 x i32> %0, i64 9
  %30 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %29, i32 3) #2
  %31 = insertelement <16 x float> %28, float %30, i64 9
  %32 = extractelement <16 x i32> %0, i64 10
  %33 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %32, i32 3) #2
  %34 = insertelement <16 x float> %31, float %33, i64 10
  %35 = extractelement <16 x i32> %0, i64 11
  %36 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %35, i32 3) #2
  %37 = insertelement <16 x float> %34, float %36, i64 11
  %38 = extractelement <16 x i32> %0, i64 12
  %39 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %38, i32 3) #2
  %40 = insertelement <16 x float> %37, float %39, i64 12
  %41 = extractelement <16 x i32> %0, i64 13
  %42 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %41, i32 3) #2
  %43 = insertelement <16 x float> %40, float %42, i64 13
  %44 = extractelement <16 x i32> %0, i64 14
  %45 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %44, i32 3) #2
  %46 = insertelement <16 x float> %43, float %45, i64 14
  %47 = extractelement <16 x i32> %0, i64 15
  %48 = tail call spir_func float @__hsail_unpackcvt_f32_u8x4(i32 %47, i32 3) #2
  %49 = insertelement <16 x float> %46, float %48, i64 15
  ret <16 x float> %49
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func float @_Z4acosf(float) #1 {
  %2 = bitcast float %0 to i32
  %3 = and i32 %2, 2147483647
  %4 = icmp ne i32 %2, %3
  %5 = lshr i32 %3, 23
  %6 = add nsw i32 %5, -127
  %7 = bitcast i32 %3 to float
  %8 = icmp sgt i32 %6, -2
  %9 = fmul float %7, %7
  %10 = fsub float 1.000000e+00, %7
  %11 = fmul float %10, 5.000000e-01
  %12 = select i1 %8, float %11, float %9
  %13 = tail call spir_func float @_Z3madfff(float %12, float 0xBF7039CD60000000, float 0xBF8B67FC20000000) #2
  %14 = tail call spir_func float @_Z3madfff(float %12, float %13, float 0xBFACF17BA0000000) #2
  %15 = tail call spir_func float @_Z3madfff(float %12, float %14, float 0x3FC7929B80000000) #2
  %16 = tail call spir_func float @_Z3madfff(float %12, float 0xBFEAC3E1A0000000, float 0x3FF1ADF4A0000000) #2
  %17 = tail call spir_func float @_Z13native_divideff(float %15, float %16) #2
  %18 = fmul float %12, %17
  %19 = tail call spir_func float @_Z11native_sqrtf(float %12) #2
  %20 = bitcast float %19 to i32
  %21 = and i32 %20, -65536
  %22 = bitcast i32 %21 to float
  %23 = fsub float -0.000000e+00, %22
  %24 = tail call spir_func float @_Z3madfff(float %22, float %23, float %12) #2
  %25 = fadd float %19, %22
  %26 = tail call spir_func float @_Z13native_divideff(float %24, float %25) #2
  %27 = tail call spir_func float @_Z3madfff(float %19, float %18, float 0xBC91A62640000000) #2
  %28 = fadd float %19, %27
  %29 = tail call spir_func float @_Z3madfff(float %28, float -2.000000e+00, float 0x400921FB60000000) #2
  %30 = tail call spir_func float @_Z3madfff(float %19, float %18, float %26) #2
  %31 = fadd float %22, %30
  %32 = fmul float %31, 2.000000e+00
  %33 = select i1 %4, float %29, float %32
  %34 = fsub float -0.000000e+00, %18
  %35 = tail call spir_func float @_Z3madfff(float %0, float %34, float 0x3C91A62640000000) #2
  %36 = fsub float %0, %35
  %37 = fsub float 0x3FF921FB60000000, %36
  %38 = select i1 %8, float %33, float %37
  %39 = icmp ugt i32 %3, 1065353216
  %40 = select i1 %39, float 0x7FF8000000000000, float %38
  %41 = icmp eq i32 %2, 1065353216
  %42 = select i1 %41, float 0.000000e+00, float %40
  %43 = icmp eq i32 %2, -1082130432
  %44 = select i1 %43, float 0x400921FB60000000, float %42
  %45 = icmp slt i32 %6, -26
  %46 = select i1 %45, float 0x3FF921FB60000000, float %44
  ret float %46
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func float @_Z5acoshf(float) #1 {
  %2 = bitcast float %0 to i32
  %3 = icmp ugt i32 %2, 1174405120
  %4 = icmp ugt i32 %2, 1073741824
  %5 = fadd float %0, -1.000000e+00
  %6 = fmul float %5, 2.000000e+00
  %7 = tail call float @llvm.fmuladd.f32(float %5, float %5, float %6)
  %8 = tail call float @llvm.fmuladd.f32(float %0, float %0, float -1.000000e+00)
  %9 = select i1 %4, float %8, float %7
  %10 = tail call spir_func float @_Z11native_sqrtf(float %9) #2
  %11 = select i1 %4, float %0, float %5
  %12 = fadd float %11, %10
  %13 = select i1 %3, float %0, float %12
  %14 = select i1 %4, float 1.000000e+00, float 0.000000e+00
  %15 = fsub float %13, %14
  %16 = tail call spir_func float @_Z5log1pf(float %15) #2
  %17 = select i1 %3, float 0x3FE62E4300000000, float 0.000000e+00
  %18 = fadd float %17, %16
  %19 = icmp ugt i32 %2, 2139095039
  %20 = select i1 %19, float %0, float %18
  %21 = fcmp olt float %0, 1.000000e+00
  %22 = select i1 %21, float 0x7FF8000000000000, float %20
  ret float %22
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func float @_Z6acospif(float) #1 {
  %2 = bitcast float %0 to i32
  %3 = and i32 %2, 2147483647
  %4 = icmp ne i32 %2, %3
  %5 = lshr i32 %3, 23
  %6 = add nsw i32 %5, -127
  %7 = bitcast i32 %3 to float
  %8 = icmp sgt i32 %6, -2
  %9 = fmul float %7, %7
  %10 = fsub float 1.000000e+00, %7
  %11 = fmul float %10, 5.000000e-01
  %12 = select i1 %8, float %11, float %9
  %13 = tail call spir_func float @_Z3madfff(float %12, float 0xBF7039CD60000000, float 0xBF8B67FC20000000) #2
  %14 = tail call spir_func float @_Z3madfff(float %12, float %13, float 0xBFACF17BA0000000) #2
  %15 = tail call spir_func float @_Z3madfff(float %12, float %14, float 0x3FC7929B80000000) #2
  %16 = tail call spir_func float @_Z3madfff(float %12, float 0xBFEAC3E1A0000000, float 0x3FF1ADF4A0000000) #2
  %17 = tail call spir_func float @_Z13native_divideff(float %15, float %16) #2
  %18 = fmul float %12, %17
  %19 = tail call spir_func float @_Z11native_sqrtf(float %12) #2
  %20 = bitcast float %19 to i32
  %21 = and i32 %20, -65536
  %22 = bitcast i32 %21 to float
  %23 = fsub float -0.000000e+00, %22
  %24 = tail call float @llvm.fmuladd.f32(float %23, float %22, float %12)
  %25 = fadd float %19, %22
  %26 = tail call spir_func float @_Z13native_divideff(float %24, float %25) #2
  %27 = tail call spir_func float @_Z3madfff(float %19, float %18, float 0xBC91A62640000000) #2
  %28 = fadd float %19, %27
  %29 = fmul float %28, 2.000000e+00
  %30 = fmul float %29, 0x3FD45F3060000000
  %31 = fsub float 1.000000e+00, %30
  %32 = tail call spir_func float @_Z3madfff(float %19, float %18, float %26) #2
  %33 = fadd float %22, %32
  %34 = fmul float %33, 2.000000e+00
  %35 = fmul float %34, 0x3FD45F3060000000
  %36 = select i1 %4, float %31, float %35
  %37 = fsub float -0.000000e+00, %18
  %38 = tail call spir_func float @_Z3madfff(float %0, float %37, float 0x3C91A62640000000) #2
  %39 = fsub float %0, %38
  %40 = fsub float 0x3FF921FB60000000, %39
  %41 = fmul float %40, 0x3FD45F3060000000
  %42 = select i1 %8, float %36, float %41
  %43 = icmp ugt i32 %3, 1065353216
  %44 = select i1 %43, float 0x7FF8000000000000, float %42
  %45 = icmp eq i32 %2, 1065353216
  %46 = select i1 %45, float 0.000000e+00, float %44
  %47 = icmp eq i32 %2, -1082130432
  %48 = select i1 %47, float 1.000000e+00, float %46
  %49 = icmp slt i32 %6, -26
  %50 = select i1 %49, float 5.000000e-01, float %48
  ret float %50
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z10native_cosf(float) #0 {
  %2 = tail call spir_func float @__hsail_ncos_f32(float %0) #2
  ret float %2
}

; Function Attrs: nounwind readnone
declare spir_func float @__hsail_ncos_f32(float) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z13native_divideff(float, float) #0 {
  %3 = tail call spir_func float @_Z12native_recipf(float %1) #2
  %4 = fmul float %3, %0
  ret float %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z12native_recipf(float) #0 {
  %2 = tail call spir_func float @__hsail_nrcp_f32(float %0) #2
  ret float %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z11native_exp2f(float) #0 {
  %2 = tail call spir_func float @__hsail_nexp2_f32(float %0) #2
  ret float %2
}

; Function Attrs: nounwind readnone
declare spir_func float @__hsail_nexp2_f32(float) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z10native_expf(float) #0 {
  %2 = fmul float %0, 0x3FF7154760000000
  %3 = tail call spir_func float @__hsail_nexp2_f32(float %2) #2
  ret float %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z12native_exp10f(float) #0 {
  %2 = fmul float %0, 0x400A934F00000000
  %3 = tail call spir_func float @__hsail_nexp2_f32(float %2) #2
  ret float %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z11native_log2f(float) #0 {
  %2 = tail call spir_func float @__hsail_nlog2_f32(float %0) #2
  ret float %2
}

; Function Attrs: nounwind readnone
declare spir_func float @__hsail_nlog2_f32(float) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z10native_logf(float) #0 {
  %2 = tail call spir_func float @__hsail_nlog2_f32(float %0) #2
  %3 = fmul float %2, 0x3FE62E4300000000
  ret float %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z12native_log10f(float) #0 {
  %2 = tail call spir_func float @__hsail_nlog2_f32(float %0) #2
  %3 = fmul float %2, 0x3FD3441360000000
  ret float %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z11native_powrff(float, float) #0 {
  %3 = tail call spir_func float @_Z11native_log2f(float %0) #2
  %4 = fmul float %3, %1
  %5 = tail call spir_func float @_Z11native_exp2f(float %4) #2
  ret float %5
}

; Function Attrs: nounwind readnone
declare spir_func float @__hsail_nrcp_f32(float) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z12native_rsqrtf(float) #0 {
  %2 = tail call spir_func float @__hsail_nrsqrt_f32(float %0) #2
  ret float %2
}

; Function Attrs: nounwind readnone
declare spir_func float @__hsail_nrsqrt_f32(float) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z10native_sinf(float) #0 {
  %2 = tail call spir_func float @__hsail_nsin_f32(float %0) #2
  ret float %2
}

; Function Attrs: nounwind readnone
declare spir_func float @__hsail_nsin_f32(float) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z11native_sqrtf(float) #0 {
  %2 = tail call spir_func float @__hsail_nsqrt_f32(float %0) #2
  ret float %2
}

; Function Attrs: nounwind readnone
declare spir_func float @__hsail_nsqrt_f32(float) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z10native_tanf(float) #0 {
  %2 = tail call spir_func float @_Z10native_sinf(float %0) #2
  %3 = tail call spir_func float @_Z10native_cosf(float %0) #2
  %4 = tail call spir_func float @_Z12native_recipf(float %3) #2
  %5 = fmul float %2, %4
  ret float %5
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func float @_Z4asinf(float) #1 {
  %2 = bitcast float %0 to i32
  %3 = and i32 %2, 2147483647
  %4 = xor i32 %3, %2
  %5 = or i32 %4, 1070141403
  %6 = bitcast i32 %5 to float
  %7 = lshr i32 %3, 23
  %8 = add nsw i32 %7, -127
  %9 = bitcast i32 %3 to float
  %10 = icmp sgt i32 %8, -2
  %11 = fmul float %9, %9
  %12 = fsub float 1.000000e+00, %9
  %13 = fmul float %12, 5.000000e-01
  %14 = select i1 %10, float %13, float %11
  %15 = tail call spir_func float @_Z3madfff(float %14, float 0xBF7039CD60000000, float 0xBF8B67FC20000000) #2
  %16 = tail call spir_func float @_Z3madfff(float %14, float %15, float 0xBFACF17BA0000000) #2
  %17 = tail call spir_func float @_Z3madfff(float %14, float %16, float 0x3FC7929B80000000) #2
  %18 = tail call spir_func float @_Z3madfff(float %14, float 0xBFEAC3E1A0000000, float 0x3FF1ADF4A0000000) #2
  %19 = tail call spir_func float @_Z13native_divideff(float %17, float %18) #2
  %20 = fmul float %14, %19
  %21 = tail call spir_func float @_Z11native_sqrtf(float %14) #2
  %22 = bitcast float %21 to i32
  %23 = and i32 %22, -65536
  %24 = bitcast i32 %23 to float
  %25 = fsub float -0.000000e+00, %24
  %26 = tail call spir_func float @_Z3madfff(float %25, float %24, float %14) #2
  %27 = fadd float %21, %24
  %28 = tail call spir_func float @_Z13native_divideff(float %26, float %27) #2
  %29 = fmul float %21, 2.000000e+00
  %30 = tail call spir_func float @_Z3madfff(float %28, float -2.000000e+00, float 0x3E74442D00000000) #2
  %31 = fsub float -0.000000e+00, %30
  %32 = tail call spir_func float @_Z3madfff(float %29, float %20, float %31) #2
  %33 = tail call spir_func float @_Z3madfff(float %24, float -2.000000e+00, float 0x3FE921FB40000000) #2
  %34 = fsub float %32, %33
  %35 = fsub float 0x3FE921FB40000000, %34
  %36 = tail call spir_func float @_Z3madfff(float %9, float %20, float %9) #2
  %37 = select i1 %10, float %35, float %36
  %38 = bitcast float %37 to i32
  %39 = or i32 %38, %4
  %40 = bitcast i32 %39 to float
  %41 = icmp ugt i32 %3, 1065353216
  %42 = select i1 %41, float 0x7FF8000000000000, float %40
  %43 = icmp eq i32 %3, 1065353216
  %44 = select i1 %43, float %6, float %42
  %45 = icmp slt i32 %8, -14
  %46 = select i1 %45, float %0, float %44
  ret float %46
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func float @_Z5asinhf(float) #1 {
  %2 = bitcast float %0 to i32
  %3 = and i32 %2, 2147483647
  %4 = xor i32 %3, %2
  %5 = fmul float %0, %0
  %6 = tail call spir_func float @_Z3madfff(float %5, float 0xBF1EDC0C60000000, float 0xBFA5502BA0000000) #2
  %7 = tail call spir_func float @_Z3madfff(float %5, float %6, float 0xBFE033C640000000) #2
  %8 = tail call spir_func float @_Z3madfff(float %5, float %7, float 0xBFF7AEEAA0000000) #2
  %9 = tail call spir_func float @_Z3madfff(float %5, float %8, float 0xBFF2728C40000000) #2
  %10 = tail call spir_func float @_Z3madfff(float %5, float 0x3FB0168840000000, float 0x3FF4291000000000) #2
  %11 = tail call spir_func float @_Z3madfff(float %5, float %10, float 0x401A5456E0000000) #2
  %12 = tail call spir_func float @_Z3madfff(float %5, float %11, float 0x4027FD0C00000000) #2
  %13 = tail call spir_func float @_Z3madfff(float %5, float %12, float 0x401BABD280000000) #2
  %14 = tail call spir_func float @_Z13native_divideff(float %9, float %13) #2
  %15 = fmul float %5, %0
  %16 = tail call spir_func float @_Z3madfff(float %15, float %14, float %0) #2
  %17 = bitcast i32 %3 to float
  %18 = icmp ugt i32 %3, 1174405120
  %19 = tail call float @llvm.fmuladd.f32(float %17, float %17, float 1.000000e+00)
  %20 = tail call spir_func float @_Z11native_sqrtf(float %19) #2
  %21 = fadd float %17, %20
  %22 = select i1 %18, float %17, float %21
  %23 = tail call spir_func float @_Z3logf(float %22) #2
  %24 = select i1 %18, float 0x3FE62E4300000000, float 0.000000e+00
  %25 = fadd float %24, %23
  %26 = bitcast float %25 to i32
  %27 = or i32 %26, %4
  %28 = bitcast i32 %27 to float
  %29 = icmp ult i32 %3, 1073741825
  %30 = select i1 %29, float %16, float %28
  %31 = add nsw i32 %3, -964689920
  %32 = icmp ugt i32 %31, 1174405119
  %33 = select i1 %32, float %0, float %30
  ret float %33
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func float @_Z6asinpif(float) #1 {
  %2 = bitcast float %0 to i32
  %3 = and i32 %2, 2147483647
  %4 = xor i32 %3, %2
  %5 = or i32 %4, 1056964608
  %6 = bitcast i32 %5 to float
  %7 = lshr i32 %3, 23
  %8 = add nsw i32 %7, -127
  %9 = bitcast i32 %3 to float
  %10 = icmp sgt i32 %8, -2
  %11 = fmul float %9, %9
  %12 = fsub float 1.000000e+00, %9
  %13 = fmul float %12, 5.000000e-01
  %14 = select i1 %10, float %13, float %11
  %15 = tail call spir_func float @_Z3madfff(float %14, float 0xBF7039CD60000000, float 0xBF8B67FC20000000) #2
  %16 = tail call spir_func float @_Z3madfff(float %14, float %15, float 0xBFACF17BA0000000) #2
  %17 = tail call spir_func float @_Z3madfff(float %14, float %16, float 0x3FC7929B80000000) #2
  %18 = tail call spir_func float @_Z3madfff(float %14, float 0xBFEAC3E1A0000000, float 0x3FF1ADF4A0000000) #2
  %19 = tail call spir_func float @_Z13native_divideff(float %17, float %18) #2
  %20 = fmul float %14, %19
  %21 = tail call spir_func float @_Z11native_sqrtf(float %14) #2
  %22 = bitcast float %21 to i32
  %23 = and i32 %22, -65536
  %24 = bitcast i32 %23 to float
  %25 = fsub float -0.000000e+00, %24
  %26 = tail call spir_func float @_Z3madfff(float %25, float %24, float %14) #2
  %27 = fadd float %21, %24
  %28 = tail call spir_func float @_Z13native_divideff(float %26, float %27) #2
  %29 = fmul float %21, 2.000000e+00
  %30 = tail call spir_func float @_Z3madfff(float %28, float -2.000000e+00, float 0x3E74442D00000000) #2
  %31 = fsub float -0.000000e+00, %30
  %32 = tail call spir_func float @_Z3madfff(float %29, float %20, float %31) #2
  %33 = tail call spir_func float @_Z3madfff(float %24, float -2.000000e+00, float 0x3FE921FB40000000) #2
  %34 = fsub float %32, %33
  %35 = fsub float 0x3FE921FB40000000, %34
  %36 = tail call spir_func float @_Z3madfff(float %9, float %20, float %9) #2
  %37 = select i1 %10, float %35, float %36
  %38 = fmul float %37, 0x3FD45F3060000000
  %39 = fmul float %0, 0x3FD45F3060000000
  %40 = bitcast float %38 to i32
  %41 = or i32 %40, %4
  %42 = bitcast i32 %41 to float
  %43 = icmp ugt i32 %3, 1065353216
  %44 = select i1 %43, float 0x7FF8000000000000, float %42
  %45 = icmp eq i32 %3, 1065353216
  %46 = select i1 %45, float %6, float %44
  %47 = icmp slt i32 %8, -14
  %48 = select i1 %47, float %39, float %46
  ret float %48
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func float @_Z5atan2ff(float, float) #1 {
  %3 = tail call spir_func float @_Z4fabsf(float %1) #2
  %4 = tail call spir_func float @_Z4fabsf(float %0) #2
  %5 = tail call spir_func float @_Z3minff(float %3, float %4) #2
  %6 = tail call spir_func float @_Z3maxff(float %3, float %4) #2
  %7 = fcmp ogt float %6, 0x45F0000000000000
  %8 = select i1 %7, float 0x3DF0000000000000, float 1.000000e+00
  %9 = fmul float %6, %8
  %10 = tail call spir_func float @_Z13native_divideff(float %5, float %9) #2
  %11 = fmul float %10, %8
  %12 = fmul float %11, %11
  %13 = tail call spir_func float @_Z3madfff(float %12, float 0xBF67E1F780000000, float 0xBFC7D1B980000000) #2
  %14 = tail call spir_func float @_Z3madfff(float %12, float %13, float 0xBFD5554D00000000) #2
  %15 = fmul float %14, %12
  %16 = fmul float %11, %15
  %17 = tail call spir_func float @_Z3madfff(float %12, float 0x3FD1A714C0000000, float 0x3FF287C560000000) #2
  %18 = tail call spir_func float @_Z3madfff(float %12, float %17, float 1.000000e+00) #2
  %19 = tail call spir_func float @_Z12native_recipf(float %18) #2
  %20 = tail call spir_func float @_Z3madfff(float %16, float %19, float %11) #2
  %21 = fsub float 0x3FF921FB60000000, %20
  %22 = fcmp ogt float %4, %3
  %23 = select i1 %22, float %21, float %20
  %24 = fsub float 0x400921FB60000000, %23
  %25 = fcmp olt float %1, 0.000000e+00
  %26 = select i1 %25, float %24, float %23
  %27 = bitcast float %1 to i32
  %28 = icmp slt i32 %27, 0
  %29 = select i1 %28, float 0x400921FB60000000, float 0.000000e+00
  %30 = fcmp oeq float %0, 0.000000e+00
  %31 = select i1 %30, float %29, float %26
  %32 = fcmp ogt float %1, 0.000000e+00
  %33 = select i1 %32, float 0x3FE921FB60000000, float 0x4002D97C80000000
  %34 = fcmp oeq float %3, 0x7FF0000000000000
  %35 = fcmp oeq float %4, 0x7FF0000000000000
  %36 = and i1 %34, %35
  %37 = select i1 %36, float %33, float %31
  %38 = tail call spir_func i32 @_Z5isnanf(float %1) #2
  %39 = tail call spir_func i32 @_Z5isnanf(float %0) #2
  %40 = or i32 %39, %38
  %41 = icmp ne i32 %40, 0
  %42 = select i1 %41, float 0x7FF8000000000000, float %37
  %43 = tail call spir_func float @_Z8copysignff(float %42, float %0) #2
  ret float %43
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func float @_Z7atan2piff(float, float) #1 {
  %3 = tail call spir_func float @_Z4fabsf(float %1) #2
  %4 = tail call spir_func float @_Z4fabsf(float %0) #2
  %5 = tail call spir_func float @_Z3minff(float %3, float %4) #2
  %6 = tail call spir_func float @_Z3maxff(float %3, float %4) #2
  %7 = fcmp ogt float %6, 0x45F0000000000000
  %8 = select i1 %7, float 0x3DF0000000000000, float 1.000000e+00
  %9 = fmul float %6, %8
  %10 = tail call spir_func float @_Z13native_divideff(float %5, float %9) #2
  %11 = fmul float %10, %8
  %12 = fmul float %11, %11
  %13 = tail call spir_func float @_Z3madfff(float %12, float 0xBF67E1F780000000, float 0xBFC7D1B980000000) #2
  %14 = tail call spir_func float @_Z3madfff(float %12, float %13, float 0xBFD5554D00000000) #2
  %15 = fmul float %14, %12
  %16 = fmul float %11, %15
  %17 = tail call spir_func float @_Z3madfff(float %12, float 0x3FD1A714C0000000, float 0x3FF287C560000000) #2
  %18 = tail call spir_func float @_Z3madfff(float %12, float %17, float 1.000000e+00) #2
  %19 = tail call spir_func float @_Z12native_recipf(float %18) #2
  %20 = tail call spir_func float @_Z3madfff(float %16, float %19, float %11) #2
  %21 = fmul float %20, 0x3FD45F3060000000
  %22 = fsub float 5.000000e-01, %21
  %23 = fcmp ogt float %4, %3
  %24 = select i1 %23, float %22, float %21
  %25 = fsub float 1.000000e+00, %24
  %26 = fcmp olt float %1, 0.000000e+00
  %27 = select i1 %26, float %25, float %24
  %28 = bitcast float %1 to i32
  %29 = icmp slt i32 %28, 0
  %30 = select i1 %29, float 1.000000e+00, float 0.000000e+00
  %31 = fcmp oeq float %0, 0.000000e+00
  %32 = select i1 %31, float %30, float %27
  %33 = fcmp ogt float %1, 0.000000e+00
  %34 = select i1 %33, float 2.500000e-01, float 7.500000e-01
  %35 = fcmp oeq float %3, 0x7FF0000000000000
  %36 = fcmp oeq float %4, 0x7FF0000000000000
  %37 = and i1 %35, %36
  %38 = select i1 %37, float %34, float %32
  %39 = tail call spir_func i32 @_Z5isnanf(float %1) #2
  %40 = tail call spir_func i32 @_Z5isnanf(float %0) #2
  %41 = or i32 %40, %39
  %42 = icmp ne i32 %41, 0
  %43 = select i1 %42, float 0x7FF8000000000000, float %38
  %44 = tail call spir_func float @_Z8copysignff(float %43, float %0) #2
  ret float %44
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func float @_Z4atanf(float) #1 {
  %2 = bitcast float %0 to i32
  %3 = and i32 %2, 2147483647
  %4 = xor i32 %3, %2
  %5 = or i32 %4, 1070141403
  %6 = bitcast i32 %5 to float
  %7 = bitcast i32 %3 to float
  %8 = icmp ult i32 %3, 2139095041
  %9 = select i1 %8, float %6, float %0
  %10 = tail call spir_func float @_Z12native_recipf(float %7) #2
  %11 = fsub float -0.000000e+00, %10
  %12 = icmp ult i32 %3, 1075576832
  %13 = fadd float %7, -1.500000e+00
  %14 = tail call spir_func float @_Z3madfff(float %7, float 1.500000e+00, float 1.000000e+00) #2
  %15 = tail call spir_func float @_Z13native_divideff(float %13, float %14) #2
  %16 = select i1 %12, float %15, float %11
  %17 = select i1 %12, float 0x3FEF730BE0000000, float 0x3FF921FB60000000
  %18 = icmp ult i32 %3, 1066926080
  %19 = fadd float %7, -1.000000e+00
  %20 = fadd float %7, 1.000000e+00
  %21 = tail call spir_func float @_Z13native_divideff(float %19, float %20) #2
  %22 = select i1 %18, float %21, float %16
  %23 = select i1 %18, float 0x3FE921FB60000000, float %17
  %24 = icmp ult i32 %3, 1060110336
  %25 = tail call spir_func float @_Z3madfff(float %7, float 2.000000e+00, float -1.000000e+00) #2
  %26 = fadd float %7, 2.000000e+00
  %27 = tail call spir_func float @_Z13native_divideff(float %25, float %26) #2
  %28 = select i1 %24, float %27, float %22
  %29 = select i1 %24, float 0x3FDDAC6700000000, float %23
  %30 = icmp ult i32 %3, 1054867456
  %31 = select i1 %30, float %7, float %28
  %32 = select i1 %30, float 0.000000e+00, float %29
  %33 = fmul float %31, %31
  %34 = tail call spir_func float @_Z3madfff(float %33, float 0x3F73476A80000000, float 0x3FC89E1740000000) #2
  %35 = tail call spir_func float @_Z3madfff(float %33, float %34, float 0x3FD2FA5320000000) #2
  %36 = tail call spir_func float @_Z3madfff(float %33, float 0x3FD327E3E0000000, float 0x3FF1C587A0000000) #2
  %37 = tail call spir_func float @_Z3madfff(float %33, float %36, float 0x3FEC777CA0000000) #2
  %38 = fmul float %31, %33
  %39 = tail call spir_func float @_Z13native_divideff(float %35, float %37) #2
  %40 = fmul float %38, %39
  %41 = fsub float %40, %31
  %42 = fsub float %32, %41
  %43 = bitcast float %42 to i32
  %44 = or i32 %43, %4
  %45 = bitcast i32 %44 to float
  %46 = icmp ult i32 %3, 1283457024
  %47 = select i1 %46, float %45, float %9
  %48 = icmp ult i32 %3, 905969664
  %49 = select i1 %48, float %0, float %47
  ret float %49
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func float @_Z5atanhf(float) #1 {
  %2 = bitcast float %0 to i32
  %3 = and i32 %2, 2147483647
  %4 = xor i32 %3, %2
  %5 = or i32 %4, 2139095040
  %6 = bitcast i32 %5 to float
  %7 = icmp eq i32 %3, 1065353216
  %8 = select i1 %7, float %6, float 0x7FF8000000000000
  %9 = bitcast i32 %3 to float
  %10 = fmul float %9, 2.000000e+00
  %11 = fsub float 1.000000e+00, %9
  %12 = tail call spir_func float @_Z13native_divideff(float %10, float %11) #2
  %13 = tail call spir_func float @_Z5log1pf(float %12) #2
  %14 = fmul float %13, 5.000000e-01
  %15 = bitcast float %14 to i32
  %16 = or i32 %15, %4
  %17 = bitcast i32 %16 to float
  %18 = icmp ult i32 %3, 1065353216
  %19 = select i1 %18, float %17, float %8
  %20 = fmul float %0, %0
  %21 = tail call spir_func float @_Z3madfff(float 0x3F83032FC0000000, float %20, float 0xBFD1FF3CE0000000) #2
  %22 = tail call spir_func float @_Z3madfff(float %21, float %20, float 0x3FD9401520000000) #2
  %23 = tail call spir_func float @_Z3madfff(float 0x3FDCFAFC20000000, float %20, float 0xBFF8DC42A0000000) #2
  %24 = tail call spir_func float @_Z3madfff(float %23, float %20, float 0x3FF2F00FE0000000) #2
  %25 = tail call spir_func float @_Z13native_divideff(float %22, float %24) #2
  %26 = fmul float %20, %0
  %27 = tail call spir_func float @_Z3madfff(float %26, float %25, float %0) #2
  %28 = icmp ult i32 %3, 1056964608
  %29 = select i1 %28, float %27, float %19
  %30 = icmp ult i32 %3, 956301312
  %31 = select i1 %30, float %0, float %29
  ret float %31
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func float @_Z6atanpif(float) #1 {
  %2 = bitcast float %0 to i32
  %3 = and i32 %2, 2147483647
  %4 = xor i32 %3, %2
  %5 = fmul float %0, 0x3FD45F3060000000
  %6 = or i32 %4, 1056964608
  %7 = bitcast i32 %6 to float
  %8 = bitcast i32 %3 to float
  %9 = icmp ult i32 %3, 2139095041
  %10 = select i1 %9, float %7, float %0
  %11 = tail call spir_func float @_Z12native_recipf(float %8) #2
  %12 = fsub float -0.000000e+00, %11
  %13 = icmp ult i32 %3, 1075576832
  %14 = fadd float %8, -1.500000e+00
  %15 = tail call spir_func float @_Z3madfff(float %8, float 1.500000e+00, float 1.000000e+00) #2
  %16 = tail call spir_func float @_Z13native_divideff(float %14, float %15) #2
  %17 = select i1 %13, float %16, float %12
  %18 = select i1 %13, float 0x3FEF730BE0000000, float 0x3FF921FB60000000
  %19 = icmp ult i32 %3, 1066926080
  %20 = fadd float %8, -1.000000e+00
  %21 = fadd float %8, 1.000000e+00
  %22 = tail call spir_func float @_Z13native_divideff(float %20, float %21) #2
  %23 = select i1 %19, float %22, float %17
  %24 = select i1 %19, float 0x3FE921FB60000000, float %18
  %25 = icmp ult i32 %3, 1060110336
  %26 = tail call spir_func float @_Z3madfff(float %8, float 2.000000e+00, float -1.000000e+00) #2
  %27 = fadd float %8, 2.000000e+00
  %28 = tail call spir_func float @_Z13native_divideff(float %26, float %27) #2
  %29 = select i1 %25, float %28, float %23
  %30 = select i1 %25, float 0x3FDDAC6700000000, float %24
  %31 = icmp ult i32 %3, 1054867456
  %32 = select i1 %31, float %8, float %29
  %33 = select i1 %31, float 0.000000e+00, float %30
  %34 = fmul float %32, %32
  %35 = tail call spir_func float @_Z3madfff(float %34, float 0x3F73476A80000000, float 0x3FC89E1740000000) #2
  %36 = tail call spir_func float @_Z3madfff(float %34, float %35, float 0x3FD2FA5320000000) #2
  %37 = tail call spir_func float @_Z3madfff(float %34, float 0x3FD327E3E0000000, float 0x3FF1C587A0000000) #2
  %38 = tail call spir_func float @_Z3madfff(float %34, float %37, float 0x3FEC777CA0000000) #2
  %39 = fmul float %32, %34
  %40 = tail call spir_func float @_Z13native_divideff(float %36, float %38) #2
  %41 = fmul float %39, %40
  %42 = fsub float %41, %32
  %43 = fsub float %33, %42
  %44 = fmul float %43, 0x3FD45F3060000000
  %45 = bitcast float %44 to i32
  %46 = or i32 %45, %4
  %47 = bitcast i32 %46 to float
  %48 = icmp ult i32 %3, 1283457024
  %49 = select i1 %48, float %47, float %10
  %50 = icmp ult i32 %3, 905969664
  %51 = select i1 %50, float %5, float %49
  ret float %51
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func float @_Z4cbrtf(float) #1 {
  %2 = bitcast float %0 to i32
  %3 = and i32 %2, 2147483647
  %4 = xor i32 %3, %2
  %5 = lshr i32 %3, 23
  %6 = add nsw i32 %5, -127
  %7 = or i32 %3, 1065353216
  %8 = bitcast i32 %7 to float
  %9 = fadd float %8, -1.000000e+00
  %10 = bitcast float %9 to i32
  %11 = lshr i32 %10, 23
  %12 = add nsw i32 %11, -253
  %13 = icmp eq i32 %5, 0
  %14 = select i1 %13, i32 %10, i32 %3
  %15 = select i1 %13, i32 %12, i32 %6
  %16 = sdiv i32 %15, 3
  %17 = mul i32 %16, -3
  %18 = add i32 %15, %17
  %19 = shl i32 %16, 23
  %20 = add i32 %19, 1065353216
  %21 = bitcast i32 %20 to float
  %22 = and i32 %14, 8323072
  %23 = shl i32 %14, 1
  %24 = and i32 %23, 65536
  %25 = add nuw nsw i32 %24, %22
  %26 = and i32 %14, 8388607
  %27 = or i32 %26, 1056964608
  %28 = bitcast i32 %27 to float
  %29 = or i32 %25, 1056964608
  %30 = bitcast i32 %29 to float
  %31 = fsub float %28, %30
  %32 = lshr exact i32 %25, 16
  %33 = zext i32 %32 to i64
  %34 = getelementptr inbounds [0 x float] addrspace(2)* bitcast ([129 x float] addrspace(2)* @__math32_LOG_INV_TBL to [0 x float] addrspace(2)*), i64 0, i64 %33
  %35 = load float addrspace(2)* %34, align 4
  %36 = fmul float %31, %35
  %37 = tail call spir_func float @_Z3madfff(float %36, float 0x3FAF9ADD40000000, float 0xBFBC71C720000000) #2
  %38 = fmul float %36, %36
  %39 = fmul float %36, 0x3FD5555560000000
  %40 = tail call spir_func float @_Z3madfff(float %37, float %38, float %39) #2
  %41 = icmp eq i32 %18, -1
  %42 = select i1 %41, float 0x3FE9640000000000, float 0x3FE4280000000000
  %43 = select i1 %41, float 0x3F2FEA53E0000000, float 0x3F145F31A0000000
  %44 = icmp eq i32 %18, 0
  %45 = select i1 %44, float 1.000000e+00, float %42
  %46 = select i1 %44, float 0.000000e+00, float %43
  %47 = icmp eq i32 %18, 1
  %48 = select i1 %47, float 0x3FF4280000000000, float %45
  %49 = select i1 %47, float 0x3F245F31A0000000, float %46
  %50 = icmp eq i32 %18, 2
  %51 = select i1 %50, float 0x3FF9640000000000, float %48
  %52 = select i1 %50, float 0x3F3FEA53E0000000, float %49
  %53 = getelementptr inbounds [0 x <2 x float>] addrspace(2)* bitcast ([129 x <2 x float>] addrspace(2)* @__math32_CBRT_TBL to [0 x <2 x float>] addrspace(2)*), i64 0, i64 %33
  %54 = load <2 x float> addrspace(2)* %53, align 8
  %55 = extractelement <2 x float> %54, i64 0
  %56 = extractelement <2 x float> %54, i64 1
  %57 = fmul float %55, %51
  %58 = fmul float %56, %52
  %59 = tail call spir_func float @_Z3madfff(float %56, float %51, float %58) #2
  %60 = tail call spir_func float @_Z3madfff(float %55, float %52, float %59) #2
  %61 = tail call spir_func float @_Z3madfff(float %40, float %60, float %60) #2
  %62 = tail call spir_func float @_Z3madfff(float %40, float %57, float %61) #2
  %63 = fadd float %62, %57
  %64 = fmul float %21, %63
  %65 = bitcast float %64 to i32
  %66 = or i32 %65, %4
  %67 = bitcast i32 %66 to float
  %68 = add nsw i32 %3, -1
  %69 = icmp ugt i32 %68, 2139095038
  %70 = select i1 %69, float %0, float %67
  ret float %70
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x float> @_Z4ceilDv16_f(<16 x float>) #0 {
  %2 = shufflevector <16 x float> %0, <16 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %3 = tail call spir_func <8 x float> @_Z4ceilDv8_f(<8 x float> %2) #2
  %4 = shufflevector <8 x float> %3, <8 x float> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <16 x float> %0, <16 x float> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %6 = tail call spir_func <8 x float> @_Z4ceilDv8_f(<8 x float> %5) #2
  %7 = shufflevector <8 x float> %6, <8 x float> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <16 x float> %4, <16 x float> %7, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  ret <16 x float> %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x float> @_Z4ceilDv8_f(<8 x float>) #0 {
  %2 = shufflevector <8 x float> %0, <8 x float> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %3 = tail call spir_func <4 x float> @_Z4ceilDv4_f(<4 x float> %2) #2
  %4 = shufflevector <4 x float> %3, <4 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <8 x float> %0, <8 x float> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %6 = tail call spir_func <4 x float> @_Z4ceilDv4_f(<4 x float> %5) #2
  %7 = shufflevector <4 x float> %6, <4 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <8 x float> %4, <8 x float> %7, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  ret <8 x float> %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x float> @_Z4ceilDv4_f(<4 x float>) #0 {
  %2 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x float> @_Z4ceilDv2_f(<2 x float> %2) #2
  %4 = shufflevector <2 x float> %3, <2 x float> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %5 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 2, i32 3>
  %6 = tail call spir_func <2 x float> @_Z4ceilDv2_f(<2 x float> %5) #2
  %7 = shufflevector <2 x float> %6, <2 x float> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %8 = shufflevector <4 x float> %4, <4 x float> %7, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x float> %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x float> @_Z4ceilDv2_f(<2 x float>) #0 {
  %2 = extractelement <2 x float> %0, i64 0
  %3 = tail call spir_func float @_Z4ceilf(float %2) #2
  %4 = insertelement <2 x float> undef, float %3, i64 0
  %5 = extractelement <2 x float> %0, i64 1
  %6 = tail call spir_func float @_Z4ceilf(float %5) #2
  %7 = insertelement <2 x float> %4, float %6, i64 1
  ret <2 x float> %7
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x float> @_Z4ceilDv3_f(<3 x float>) #0 {
  %2 = shufflevector <3 x float> %0, <3 x float> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x float> @_Z4ceilDv2_f(<2 x float> %2) #2
  %4 = shufflevector <2 x float> %3, <2 x float> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %5 = extractelement <3 x float> %0, i64 2
  %6 = tail call spir_func float @_Z4ceilf(float %5) #2
  %7 = insertelement <3 x float> %4, float %6, i64 2
  ret <3 x float> %7
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z4ceilf(float) #0 {
  %2 = tail call spir_func float @__amdil_round_posinf_f32(float %0) #10
  ret float %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x float> @_Z8copysignDv4_fS_(<4 x float>, <4 x float>) #0 {
  %3 = tail call spir_func <4 x float> @_Z9bitselectDv4_fS_S_(<4 x float> %1, <4 x float> %0, <4 x float> <float 0x7FFFFFFFE0000000, float 0x7FFFFFFFE0000000, float 0x7FFFFFFFE0000000, float 0x7FFFFFFFE0000000>) #2
  ret <4 x float> %3
}

; Function Attrs: nounwind readnone
declare spir_func <4 x float> @_Z9bitselectDv4_fS_S_(<4 x float>, <4 x float>, <4 x float>) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x float> @_Z8copysignDv3_fS_(<3 x float>, <3 x float>) #0 {
  %3 = tail call spir_func <3 x float> @_Z9bitselectDv3_fS_S_(<3 x float> %1, <3 x float> %0, <3 x float> <float 0x7FFFFFFFE0000000, float 0x7FFFFFFFE0000000, float 0x7FFFFFFFE0000000>) #2
  ret <3 x float> %3
}

; Function Attrs: nounwind readnone
declare spir_func <3 x float> @_Z9bitselectDv3_fS_S_(<3 x float>, <3 x float>, <3 x float>) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x float> @_Z8copysignDv2_fS_(<2 x float>, <2 x float>) #0 {
  %3 = tail call spir_func <2 x float> @_Z9bitselectDv2_fS_S_(<2 x float> %1, <2 x float> %0, <2 x float> <float 0x7FFFFFFFE0000000, float 0x7FFFFFFFE0000000>) #2
  ret <2 x float> %3
}

; Function Attrs: nounwind readnone
declare spir_func <2 x float> @_Z9bitselectDv2_fS_S_(<2 x float>, <2 x float>, <2 x float>) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z8copysignff(float, float) #0 {
  %3 = tail call spir_func float @__hsail_copysign_f32(float %0, float %1) #2
  ret float %3
}

; Function Attrs: nounwind readnone
declare spir_func float @__hsail_copysign_f32(float, float) #1

; Function Attrs: nounwind readnone
define linkonce_odr spir_func float @_Z3cosf(float) #1 {
  %2 = alloca float, align 4
  %3 = alloca float, align 4
  %4 = bitcast float %0 to i32
  %5 = and i32 %4, 2147483647
  %6 = bitcast i32 %5 to float
  %7 = addrspacecast float* %2 to float addrspace(4)*
  %8 = addrspacecast float* %3 to float addrspace(4)*
  %9 = call spir_func i32 @8(float addrspace(4)* %7, float addrspace(4)* %8, float %6)
  %10 = load float* %2, align 4
  %11 = load float* %3, align 4
  %12 = tail call spir_func float @9(float %10, float %11)
  %13 = fsub float -0.000000e+00, %12
  %14 = tail call spir_func float @10(float %10, float %11)
  %15 = and i32 %9, 1
  %16 = icmp ne i32 %15, 0
  %17 = select i1 %16, float %13, float %14
  %18 = bitcast float %17 to i32
  %19 = icmp sgt i32 %9, 1
  %20 = zext i1 %19 to i32
  %21 = shl nuw i32 %20, 31
  %22 = xor i32 %18, %21
  %23 = bitcast i32 %22 to float
  %24 = icmp ugt i32 %5, 2139095039
  %25 = select i1 %24, float 0x7FF8000000000000, float %23
  ret float %25
}

; Function Attrs: inlinehint nounwind
define internal spir_func i32 @8(float addrspace(4)* nocapture, float addrspace(4)* nocapture, float) #7 {
  %4 = fcmp olt float %2, 8.388608e+06
  br i1 %4, label %5, label %7

; <label>:5                                       ; preds = %3
  %6 = tail call spir_func i32 @11(float addrspace(4)* %0, float addrspace(4)* %1, float %2)
  br label %9

; <label>:7                                       ; preds = %3
  %8 = tail call spir_func i32 @12(float addrspace(4)* %0, float addrspace(4)* %1, float %2)
  br label %9

; <label>:9                                       ; preds = %7, %5
  %10 = phi i32 [ %6, %5 ], [ %8, %7 ]
  ret i32 %10
}

; Function Attrs: inlinehint nounwind readnone
define internal spir_func float @9(float, float) #3 {
  %3 = fmul float %0, %0
  %4 = fmul float %3, %0
  %5 = tail call spir_func float @_Z3madfff(float %3, float 0x3DE5D93A60000000, float 0xBE5AE5E680000000) #2
  %6 = tail call spir_func float @_Z3madfff(float %3, float %5, float 0x3EC6DBE4A0000000) #2
  %7 = tail call spir_func float @_Z3madfff(float %3, float %6, float 0xBF2A013A80000000) #2
  %8 = tail call spir_func float @_Z3madfff(float %3, float %7, float 0x3F811110E0000000) #2
  %9 = fmul float %4, %8
  %10 = fsub float -0.000000e+00, %9
  %11 = tail call spir_func float @_Z3madfff(float %1, float 5.000000e-01, float %10) #2
  %12 = fsub float -0.000000e+00, %1
  %13 = tail call spir_func float @_Z3madfff(float %3, float %11, float %12) #2
  %14 = tail call spir_func float @_Z3madfff(float %4, float 0x3FC5555560000000, float %13) #2
  %15 = fsub float %0, %14
  ret float %15
}

; Function Attrs: inlinehint nounwind readnone
define internal spir_func float @10(float, float) #3 {
  %3 = fmul float %0, %0
  %4 = tail call spir_func float @_Z3madfff(float %3, float 0xBDA8FAE9C0000000, float 0x3E21EE9EC0000000) #2
  %5 = tail call spir_func float @_Z3madfff(float %3, float %4, float 0xBE92524740000000) #2
  %6 = tail call spir_func float @_Z3madfff(float %3, float %5, float 0x3EFA015C40000000) #2
  %7 = tail call spir_func float @_Z3madfff(float %3, float %6, float 0xBF56C16C00000000) #2
  %8 = tail call spir_func float @_Z3madfff(float %3, float %7, float 0x3FA5555560000000) #2
  %9 = fmul float %3, %8
  %10 = bitcast float %0 to i32
  %11 = and i32 %10, 2147483647
  %12 = add nsw i32 %11, -16777216
  %13 = bitcast i32 %12 to float
  %14 = add nsw i32 %11, -1050253722
  %15 = icmp ult i32 %14, 11429479
  %16 = select i1 %15, float %13, float 0.000000e+00
  %17 = icmp ugt i32 %11, 1061683200
  %18 = select i1 %17, float 2.812500e-01, float %16
  %19 = fsub float -0.000000e+00, %18
  %20 = tail call spir_func float @_Z3madfff(float %3, float 5.000000e-01, float %19) #2
  %21 = fsub float 1.000000e+00, %18
  %22 = fmul float %0, %1
  %23 = fsub float -0.000000e+00, %22
  %24 = tail call spir_func float @_Z3madfff(float %3, float %9, float %23) #2
  %25 = fsub float %20, %24
  %26 = fsub float %21, %25
  ret float %26
}

; Function Attrs: inlinehint nounwind
define internal spir_func i32 @11(float addrspace(4)* nocapture, float addrspace(4)* nocapture, float) #7 {
  %4 = tail call spir_func float @13(float addrspace(4)* %0, float addrspace(4)* %1, float %2)
  %5 = fptosi float %4 to i32
  %6 = and i32 %5, 3
  ret i32 %6
}

; Function Attrs: inlinehint nounwind
define internal spir_func i32 @12(float addrspace(4)* nocapture, float addrspace(4)* nocapture, float) #7 {
  %4 = bitcast float %2 to i32
  %5 = lshr i32 %4, 23
  %6 = and i32 %4, 8388607
  %7 = or i32 %6, 8388608
  %8 = mul i32 %7, -28220501
  %9 = tail call spir_func i32 @_Z6mul_hijj(i32 %7, i32 -28220501) #2
  %10 = tail call spir_func i32 @__amdil_umad_u32(i32 %7, i32 1011060801, i32 %9) #11
  %11 = tail call spir_func i32 @_Z6mul_hijj(i32 %7, i32 1011060801) #2
  %12 = icmp ult i32 %10, %9
  %13 = zext i1 %12 to i32
  %14 = add i32 %13, %11
  %15 = tail call spir_func i32 @__amdil_umad_u32(i32 %7, i32 -614296167, i32 %14) #11
  %16 = tail call spir_func i32 @_Z6mul_hijj(i32 %7, i32 -614296167) #2
  %17 = icmp ult i32 %15, %14
  %18 = zext i1 %17 to i32
  %19 = add i32 %18, %16
  %20 = tail call spir_func i32 @__amdil_umad_u32(i32 %7, i32 -181084736, i32 %19) #11
  %21 = tail call spir_func i32 @_Z6mul_hijj(i32 %7, i32 -181084736) #2
  %22 = icmp ult i32 %20, %19
  %23 = zext i1 %22 to i32
  %24 = add i32 %23, %21
  %25 = tail call spir_func i32 @__amdil_umad_u32(i32 %7, i32 -64530479, i32 %24) #11
  %26 = tail call spir_func i32 @_Z6mul_hijj(i32 %7, i32 -64530479) #2
  %27 = icmp ult i32 %25, %24
  %28 = zext i1 %27 to i32
  %29 = add i32 %28, %26
  %30 = tail call spir_func i32 @__amdil_umad_u32(i32 %7, i32 1313084713, i32 %29) #11
  %31 = tail call spir_func i32 @_Z6mul_hijj(i32 %7, i32 1313084713) #2
  %32 = icmp ult i32 %30, %29
  %33 = zext i1 %32 to i32
  %34 = add i32 %33, %31
  %35 = tail call spir_func i32 @__amdil_umad_u32(i32 %7, i32 -1560706194, i32 %34) #11
  %36 = tail call spir_func i32 @_Z6mul_hijj(i32 %7, i32 -1560706194) #2
  %37 = icmp ult i32 %35, %34
  %38 = zext i1 %37 to i32
  %39 = add i32 %38, %36
  %40 = add nsw i32 %5, -120
  %41 = icmp ugt i32 %40, 31
  %42 = select i1 %41, i32 %35, i32 %39
  %43 = select i1 %41, i32 %30, i32 %35
  %44 = select i1 %41, i32 %25, i32 %30
  %45 = select i1 %41, i32 %20, i32 %25
  %46 = select i1 %41, i32 %15, i32 %20
  %47 = select i1 %41, i32 %10, i32 %15
  %48 = select i1 %41, i32 %8, i32 %10
  %49 = select i1 %41, i32 32, i32 0
  %50 = sub nsw i32 %40, %49
  %51 = icmp ugt i32 %50, 31
  %52 = select i1 %51, i32 %43, i32 %42
  %53 = select i1 %51, i32 %44, i32 %43
  %54 = select i1 %51, i32 %45, i32 %44
  %55 = select i1 %51, i32 %46, i32 %45
  %56 = select i1 %51, i32 %47, i32 %46
  %57 = select i1 %51, i32 %48, i32 %47
  %58 = select i1 %51, i32 32, i32 0
  %59 = sub nsw i32 %50, %58
  %60 = icmp ugt i32 %59, 31
  %61 = select i1 %60, i32 %53, i32 %52
  %62 = select i1 %60, i32 %54, i32 %53
  %63 = select i1 %60, i32 %55, i32 %54
  %64 = select i1 %60, i32 %56, i32 %55
  %65 = select i1 %60, i32 %57, i32 %56
  %66 = select i1 %60, i32 32, i32 0
  %67 = sub nsw i32 %59, %66
  %68 = icmp ugt i32 %67, 31
  %69 = select i1 %68, i32 %62, i32 %61
  %70 = select i1 %68, i32 %63, i32 %62
  %71 = select i1 %68, i32 %64, i32 %63
  %72 = select i1 %68, i32 %65, i32 %64
  %73 = select i1 %68, i32 32, i32 0
  %74 = icmp ne i32 %73, %67
  %75 = sub nsw i32 %73, %67
  %76 = add nsw i32 %75, 32
  %77 = tail call spir_func i32 @14(i32 %69, i32 %70, i32 %76)
  %78 = tail call spir_func i32 @14(i32 %70, i32 %71, i32 %76)
  %79 = tail call spir_func i32 @14(i32 %71, i32 %72, i32 %76)
  %80 = select i1 %74, i32 %77, i32 %69
  %81 = select i1 %74, i32 %78, i32 %70
  %82 = select i1 %74, i32 %79, i32 %71
  %83 = lshr i32 %80, 29
  %84 = tail call spir_func i32 @14(i32 %80, i32 %81, i32 30)
  %85 = tail call spir_func i32 @14(i32 %81, i32 %82, i32 30)
  %86 = tail call spir_func i32 @14(i32 %82, i32 %72, i32 30)
  %87 = and i32 %83, 1
  %88 = shl i32 %83, 31
  %89 = ashr exact i32 %88, 31
  %90 = xor i32 %89, %84
  %91 = xor i32 %89, %85
  %92 = xor i32 %89, %86
  %93 = tail call spir_func i32 @_Z3clzj(i32 %90) #2
  %94 = sub i32 31, %93
  %95 = tail call spir_func i32 @14(i32 %90, i32 %91, i32 %94)
  %96 = tail call spir_func i32 @14(i32 %91, i32 %92, i32 %94)
  %97 = sub i32 126, %93
  %98 = shl i32 %97, 23
  %99 = lshr i32 %95, 9
  %100 = or i32 %99, %98
  %101 = or i32 %100, %88
  %102 = bitcast i32 %101 to float
  %103 = tail call spir_func i32 @14(i32 %95, i32 %96, i32 9)
  %104 = tail call spir_func i32 @_Z3clzj(i32 %103) #2
  %105 = sub i32 31, %104
  %106 = tail call spir_func i32 @14(i32 %103, i32 %96, i32 %105)
  %107 = sub i32 102, %93
  %108 = sub i32 %107, %104
  %109 = shl i32 %108, 23
  %110 = lshr i32 %106, 9
  %111 = or i32 %110, %109
  %112 = or i32 %111, %88
  %113 = bitcast i32 %112 to float
  %114 = fmul float %102, 0x3FF921FB40000000
  %115 = fsub float -0.000000e+00, %114
  %116 = tail call spir_func float @_Z3fmafff(float %102, float 0x3FF921FB40000000, float %115) #2
  %117 = tail call spir_func float @_Z3fmafff(float %102, float 0x3E74442D00000000, float %116) #2
  %118 = tail call spir_func float @_Z3fmafff(float %113, float 0x3FF921FB40000000, float %117) #2
  %119 = fadd float %118, %114
  %120 = fsub float %119, %114
  %121 = fsub float %118, %120
  store float %119, float addrspace(4)* %0, align 4
  store float %121, float addrspace(4)* %1, align 4
  %122 = lshr i32 %80, 30
  %123 = add nuw nsw i32 %87, %122
  %124 = and i32 %123, 3
  ret i32 %124
}

; Function Attrs: inlinehint nounwind
define internal spir_func float @13(float addrspace(4)* nocapture, float addrspace(4)* nocapture, float) #7 {
  %4 = alloca float, align 4
  %5 = alloca float, align 4
  %6 = alloca float, align 4
  %7 = alloca float, align 4
  %8 = alloca float, align 4
  %9 = alloca float, align 4
  %10 = tail call spir_func float @_Z3madfff(float %2, float 0x3FE45F3060000000, float 5.000000e-01) #2
  %11 = tail call spir_func float @_Z5truncf(float %10) #2
  %12 = addrspacecast float* %4 to float addrspace(4)*
  %13 = addrspacecast float* %5 to float addrspace(4)*
  call spir_func void @15(float addrspace(4)* %12, float addrspace(4)* %13, float %11, float 0x3FF921FB40000000)
  %14 = load float* %4, align 4
  %15 = fsub float %2, %14
  %16 = fsub float %2, %15
  %17 = fsub float %16, %14
  %18 = load float* %5, align 4
  %19 = fsub float %17, %18
  %20 = fadd float %15, %19
  %21 = addrspacecast float* %6 to float addrspace(4)*
  %22 = addrspacecast float* %7 to float addrspace(4)*
  call spir_func void @15(float addrspace(4)* %21, float addrspace(4)* %22, float %11, float 0x3E74442D00000000)
  %23 = load float* %6, align 4
  %24 = fsub float %20, %23
  %25 = fsub float %20, %24
  %26 = fsub float %25, %23
  %27 = load float* %7, align 4
  %28 = fsub float %26, %27
  %29 = fadd float %24, %28
  %30 = addrspacecast float* %8 to float addrspace(4)*
  %31 = addrspacecast float* %9 to float addrspace(4)*
  call spir_func void @15(float addrspace(4)* %30, float addrspace(4)* %31, float %11, float 0x3CF8469880000000)
  %32 = load float* %8, align 4
  %33 = fsub float %29, %32
  %34 = fsub float %29, %33
  %35 = fsub float %34, %32
  %36 = fadd float %33, %35
  store float %36, float addrspace(4)* %0, align 4
  %37 = load float* %9, align 4
  %38 = fsub float -0.000000e+00, %37
  store float %38, float addrspace(4)* %1, align 4
  ret float %11
}

; Function Attrs: inlinehint nounwind readnone
define internal spir_func i32 @14(i32, i32, i32) #3 {
  %4 = sub i32 0, %2
  %5 = and i32 %4, 31
  %6 = shl i32 %0, %5
  %7 = and i32 %2, 31
  %8 = lshr i32 %1, %7
  %9 = or i32 %6, %8
  ret i32 %9
}

; Function Attrs: inlinehint nounwind
define internal spir_func void @15(float addrspace(4)* nocapture, float addrspace(4)* nocapture, float, float) #7 {
  %5 = fmul float %2, %3
  store float %5, float addrspace(4)* %0, align 4
  %6 = fsub float -0.000000e+00, %5
  %7 = tail call spir_func float @_Z3fmafff(float %2, float %3, float %6) #2
  store float %7, float addrspace(4)* %1, align 4
  ret void
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func float @_Z4coshf(float) #1 {
  %2 = bitcast float %0 to i32
  %3 = and i32 %2, 2147483647
  %4 = bitcast i32 %3 to float
  %5 = fptosi float %4 to i32
  %6 = icmp ugt i32 %5, 36
  %7 = select i1 %6, i32 0, i32 %5
  %8 = sitofp i32 %7 to float
  %9 = fsub float %4, %8
  %10 = fmul float %9, %9
  %11 = tail call spir_func float @_Z3madfff(float %10, float 0x3D6B4125A0000000, float 0x3DE611CB20000000) #2
  %12 = tail call spir_func float @_Z3madfff(float %10, float %11, float 0x3E5AE64600000000) #2
  %13 = tail call spir_func float @_Z3madfff(float %10, float %12, float 0x3EC71DE3A0000000) #2
  %14 = tail call spir_func float @_Z3madfff(float %10, float %13, float 0x3F2A01A020000000) #2
  %15 = tail call spir_func float @_Z3madfff(float %10, float %14, float 0x3F81111120000000) #2
  %16 = tail call spir_func float @_Z3madfff(float %10, float %15, float 0x3FC5555560000000) #2
  %17 = fmul float %9, %10
  %18 = tail call spir_func float @_Z3madfff(float %16, float %17, float %9) #2
  %19 = tail call spir_func float @_Z3madfff(float %10, float 0x3DA9984B80000000, float 0x3E21EE5640000000) #2
  %20 = tail call spir_func float @_Z3madfff(float %10, float %19, float 0x3E927E5060000000) #2
  %21 = tail call spir_func float @_Z3madfff(float %10, float %20, float 0x3EFA01A020000000) #2
  %22 = tail call spir_func float @_Z3madfff(float %10, float %21, float 0x3F56C16C20000000) #2
  %23 = tail call spir_func float @_Z3madfff(float %10, float %22, float 0x3FA5555560000000) #2
  %24 = tail call spir_func float @_Z3madfff(float %10, float %23, float 5.000000e-01) #2
  %25 = tail call spir_func float @_Z3madfff(float %24, float %10, float 1.000000e+00) #2
  %26 = sext i32 %7 to i64
  %27 = getelementptr inbounds [0 x <2 x float>] addrspace(2)* bitcast ([37 x <2 x float>] addrspace(2)* @__math32_SINHCOSH_TBL to [0 x <2 x float>] addrspace(2)*), i64 0, i64 %26
  %28 = load <2 x float> addrspace(2)* %27, align 8
  %29 = extractelement <2 x float> %28, i64 0
  %30 = extractelement <2 x float> %28, i64 1
  %31 = fmul float %25, %30
  %32 = tail call spir_func float @_Z3madfff(float %29, float %18, float %31) #2
  %33 = fadd float %4, 0xBFE62E5000000000
  %34 = tail call spir_func float @_Z3expf(float %33) #2
  %35 = tail call spir_func float @_Z3madfff(float 0x3EDA0210E0000000, float %34, float %34) #2
  %36 = fcmp oge float %4, 0x4020A2B240000000
  %37 = select i1 %36, float %35, float %32
  %38 = fcmp oge float %4, 0x40565A9FA0000000
  %39 = select i1 %38, float 0x7FF0000000000000, float %37
  %40 = icmp ugt i32 %3, 2139095040
  %41 = select i1 %40, float 0x7FF8000000000000, float %39
  %42 = icmp ult i32 %3, 947912704
  %43 = select i1 %42, float 1.000000e+00, float %41
  ret float %43
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func float @_Z5cospif(float) #1 {
  %2 = bitcast float %0 to i32
  %3 = and i32 %2, 2147483647
  %4 = bitcast i32 %3 to float
  %5 = fptosi float %4 to i32
  %6 = sitofp i32 %5 to float
  %7 = fsub float %4, %6
  %8 = shl i32 %5, 31
  %9 = icmp ult i32 %3, 2139095040
  %10 = select i1 %9, i32 1065353216, i32 2143289344
  %11 = icmp ult i32 %3, 1266679808
  %12 = or i32 %8, 1065353216
  %13 = select i1 %11, i32 %12, i32 %10
  %14 = fsub float 1.000000e+00, %7
  %15 = xor i32 %8, -2147483648
  %16 = fcmp ole float %7, 7.500000e-01
  %17 = fadd float %7, -5.000000e-01
  %18 = select i1 %16, float %17, float %14
  %19 = fcmp olt float %7, 5.000000e-01
  %20 = fsub float 5.000000e-01, %7
  %21 = select i1 %19, float %20, float %18
  %22 = select i1 %19, i32 %8, i32 %15
  %23 = fcmp ole float %7, 2.500000e-01
  %24 = select i1 %23, float %7, float %21
  %25 = fmul float %24, 0x400921FB60000000
  %26 = tail call spir_func <2 x float> @16(float %25)
  %27 = xor i1 %16, true
  %28 = or i1 %23, %27
  %29 = extractelement <2 x float> %26, i64 1
  %30 = extractelement <2 x float> %26, i64 0
  %31 = select i1 %28, float %29, float %30
  %32 = bitcast float %31 to i32
  %33 = xor i32 %32, %22
  %34 = icmp ult i32 %3, 1258291200
  %35 = select i1 %34, i32 %33, i32 %13
  %36 = bitcast i32 %35 to float
  ret float %36
}

; Function Attrs: inlinehint nounwind readnone
define internal spir_func <2 x float> @16(float) #3 {
  %2 = fmul float %0, %0
  %3 = fmul float %2, %0
  %4 = tail call spir_func float @_Z3madfff(float %2, float 0x3EC6DBE4A0000000, float 0xBF2A013A80000000) #2
  %5 = tail call spir_func float @_Z3madfff(float %2, float %4, float 0x3F811110E0000000) #2
  %6 = tail call spir_func float @_Z3madfff(float %2, float %5, float 0xBFC5555560000000) #2
  %7 = tail call spir_func float @_Z3madfff(float %3, float %6, float %0) #2
  %8 = insertelement <2 x float> undef, float %7, i64 0
  %9 = fmul float %2, %2
  %10 = tail call spir_func float @_Z3madfff(float %2, float 0xBE92524740000000, float 0x3EFA015C60000000) #2
  %11 = tail call spir_func float @_Z3madfff(float %2, float %10, float 0xBF56C16C00000000) #2
  %12 = tail call spir_func float @_Z3madfff(float %2, float %11, float 0x3FA5555560000000) #2
  %13 = tail call spir_func float @_Z3madfff(float %2, float -5.000000e-01, float 1.000000e+00) #2
  %14 = tail call spir_func float @_Z3madfff(float %9, float %12, float %13) #2
  %15 = insertelement <2 x float> %8, float %14, i64 1
  ret <2 x float> %15
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func float @_Z3erff(float) #1 {
  %2 = bitcast float %0 to i32
  %3 = and i32 %2, 2147483647
  %4 = bitcast i32 %3 to float
  %5 = fmul float %4, %4
  %6 = fdiv float 1.000000e+00, %5
  %7 = fadd float %4, -1.000000e+00
  %8 = fcmp olt float %4, 1.250000e+00
  %9 = select i1 %8, float %7, float %6
  %10 = fcmp olt float %4, 8.437500e-01
  %11 = select i1 %10, float %5, float %9
  %12 = tail call spir_func float @_Z3madfff(float %11, float 0xC07E384EA0000000, float 0xC090046160000000) #2
  %13 = tail call spir_func float @_Z3madfff(float %11, float %12, float 0xC083EC8820000000) #2
  %14 = tail call spir_func float @_Z3madfff(float %11, float %13, float 0xC064145D40000000) #2
  %15 = tail call spir_func float @_Z3madfff(float %11, float %14, float 0xC031C20960000000) #2
  %16 = tail call spir_func float @_Z3madfff(float %11, float %15, float 0xBFE993BA80000000) #2
  %17 = tail call spir_func float @_Z3madfff(float %11, float %16, float 0xBF84341240000000) #2
  %18 = tail call spir_func float @_Z3madfff(float %11, float 0xC03670E240000000, float 0x407DA874E0000000) #2
  %19 = tail call spir_func float @_Z3madfff(float %11, float %18, float 0x40A3F219C0000000) #2
  %20 = tail call spir_func float @_Z3madfff(float %11, float %19, float 0x40A8FFB760000000) #2
  %21 = tail call spir_func float @_Z3madfff(float %11, float %20, float 0x409802EB20000000) #2
  %22 = tail call spir_func float @_Z3madfff(float %11, float %21, float 0x40745CAE20000000) #2
  %23 = tail call spir_func float @_Z3madfff(float %11, float %22, float 0x403E568B20000000) #2
  %24 = tail call spir_func float @_Z3madfff(float %11, float 0xC023A0EFC0000000, float 0xC054526560000000) #2
  %25 = tail call spir_func float @_Z3madfff(float %11, float %24, float 0xC067135CE0000000) #2
  %26 = tail call spir_func float @_Z3madfff(float %11, float %25, float 0xC0644CB180000000) #2
  %27 = tail call spir_func float @_Z3madfff(float %11, float %26, float 0xC04F300AE0000000) #2
  %28 = tail call spir_func float @_Z3madfff(float %11, float %27, float 0xC0251E0440000000) #2
  %29 = tail call spir_func float @_Z3madfff(float %11, float %28, float 0xBFE63416E0000000) #2
  %30 = tail call spir_func float @_Z3madfff(float %11, float %29, float 0xBF84341260000000) #2
  %31 = tail call spir_func float @_Z3madfff(float %11, float 0xBFAEEFF2E0000000, float 0x401A47EF80000000) #2
  %32 = tail call spir_func float @_Z3madfff(float %11, float %31, float 0x405B28A3E0000000) #2
  %33 = tail call spir_func float @_Z3madfff(float %11, float %32, float 0x407AD02160000000) #2
  %34 = tail call spir_func float @_Z3madfff(float %11, float %33, float 0x40842B1920000000) #2
  %35 = tail call spir_func float @_Z3madfff(float %11, float %34, float 0x407B290DE0000000) #2
  %36 = tail call spir_func float @_Z3madfff(float %11, float %35, float 0x4061350C60000000) #2
  %37 = tail call spir_func float @_Z3madfff(float %11, float %36, float 0x4033A6B9C0000000) #2
  %38 = fcmp olt float %4, 0x4006DB6DC0000000
  %39 = select i1 %38, float %30, float %17
  %40 = select i1 %38, float %37, float %23
  %41 = tail call spir_func float @_Z3madfff(float %11, float 0xBF61BF3800000000, float 0x3FA22A3660000000) #2
  %42 = tail call spir_func float @_Z3madfff(float %11, float %41, float 0xBFBC639840000000) #2
  %43 = tail call spir_func float @_Z3madfff(float %11, float %42, float 0x3FD45FCA80000000) #2
  %44 = tail call spir_func float @_Z3madfff(float %11, float %43, float 0xBFD7D24100000000) #2
  %45 = tail call spir_func float @_Z3madfff(float %11, float %44, float 0x3FDA8D00A0000000) #2
  %46 = tail call spir_func float @_Z3madfff(float %11, float %45, float 0xBF6359B8C0000000) #2
  %47 = tail call spir_func float @_Z3madfff(float %11, float 0x3F888B5460000000, float 0x3F8BEDC260000000) #2
  %48 = tail call spir_func float @_Z3madfff(float %11, float %47, float 0x3FC02660E0000000) #2
  %49 = tail call spir_func float @_Z3madfff(float %11, float %48, float 0x3FB2635CE0000000) #2
  %50 = tail call spir_func float @_Z3madfff(float %11, float %49, float 0x3FE14AF0A0000000) #2
  %51 = tail call spir_func float @_Z3madfff(float %11, float %50, float 0x3FBB3E6620000000) #2
  %52 = select i1 %8, float %46, float %39
  %53 = select i1 %8, float %51, float %40
  %54 = tail call spir_func float @_Z3madfff(float %11, float 0xBEF8EAD620000000, float 0xBF77A29120000000) #2
  %55 = tail call spir_func float @_Z3madfff(float %11, float %54, float 0xBF9D2A51E0000000) #2
  %56 = tail call spir_func float @_Z3madfff(float %11, float %55, float 0xBFD4CD7D60000000) #2
  %57 = tail call spir_func float @_Z3madfff(float %11, float %56, float 0x3FC06EBA80000000) #2
  %58 = tail call spir_func float @_Z3madfff(float %11, float 0xBED09C4340000000, float 0x3F215DC920000000) #2
  %59 = tail call spir_func float @_Z3madfff(float %11, float %58, float 0x3F74D022C0000000) #2
  %60 = tail call spir_func float @_Z3madfff(float %11, float %59, float 0x3FB0A54C60000000) #2
  %61 = tail call spir_func float @_Z3madfff(float %11, float %60, float 0x3FD97779C0000000) #2
  %62 = select i1 %10, float %57, float %52
  %63 = select i1 %10, float %61, float %53
  %64 = tail call spir_func float @_Z3madfff(float %11, float %63, float 1.000000e+00) #2
  %65 = tail call spir_func float @_Z13native_divideff(float %62, float %64) #2
  %66 = and i32 %2, 2147479552
  %67 = bitcast i32 %66 to float
  %68 = fsub float -0.000000e+00, %67
  %69 = tail call spir_func float @_Z3madfff(float %68, float %67, float -5.625000e-01) #2
  %70 = tail call spir_func float @_Z3expf(float %69) #2
  %71 = fsub float %67, %4
  %72 = fadd float %67, %4
  %73 = tail call spir_func float @_Z3madfff(float %71, float %72, float %65) #2
  %74 = tail call spir_func float @_Z3expf(float %73) #2
  %75 = fmul float %70, %74
  %76 = tail call spir_func float @_Z13native_divideff(float %75, float %4) #2
  %77 = fsub float 1.000000e+00, %76
  %78 = fcmp olt float %4, 6.000000e+00
  %79 = select i1 %78, float %77, float 1.000000e+00
  %80 = fadd float %65, 0x3FEB0AC160000000
  %81 = select i1 %8, float %80, float %79
  %82 = and i32 %2, -2147483648
  %83 = bitcast float %81 to i32
  %84 = or i32 %83, %82
  %85 = bitcast i32 %84 to float
  %86 = tail call spir_func float @_Z3madfff(float %0, float %65, float %0) #2
  %87 = select i1 %10, float %86, float %85
  %88 = fmul float %0, 0x3FF06EBA80000000
  %89 = tail call spir_func float @_Z3madfff(float 8.000000e+00, float %0, float %88) #2
  %90 = fmul float %89, 1.250000e-01
  %91 = fcmp olt float %4, 0x3E30000000000000
  %92 = select i1 %91, float %90, float %87
  %93 = tail call spir_func i32 @_Z5isnanf(float %0) #2
  %94 = icmp ne i32 %93, 0
  %95 = select i1 %94, float %0, float %92
  ret float %95
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func float @_Z4erfcf(float) #1 {
  %2 = bitcast float %0 to i32
  %3 = and i32 %2, 2147483647
  %4 = bitcast i32 %3 to float
  %5 = fmul float %4, %4
  %6 = fdiv float 1.000000e+00, %5
  %7 = fadd float %4, -1.000000e+00
  %8 = fcmp olt float %4, 1.250000e+00
  %9 = select i1 %8, float %7, float %6
  %10 = fcmp olt float %4, 8.437500e-01
  %11 = select i1 %10, float %5, float %9
  %12 = tail call spir_func float @_Z3madfff(float %11, float 0xC07E384EA0000000, float 0xC090046160000000) #2
  %13 = tail call spir_func float @_Z3madfff(float %11, float %12, float 0xC083EC8820000000) #2
  %14 = tail call spir_func float @_Z3madfff(float %11, float %13, float 0xC064145D40000000) #2
  %15 = tail call spir_func float @_Z3madfff(float %11, float %14, float 0xC031C20960000000) #2
  %16 = tail call spir_func float @_Z3madfff(float %11, float %15, float 0xBFE993BA80000000) #2
  %17 = tail call spir_func float @_Z3madfff(float %11, float %16, float 0xBF84341240000000) #2
  %18 = tail call spir_func float @_Z3madfff(float %11, float 0xC03670E240000000, float 0x407DA874E0000000) #2
  %19 = tail call spir_func float @_Z3madfff(float %11, float %18, float 0x40A3F219C0000000) #2
  %20 = tail call spir_func float @_Z3madfff(float %11, float %19, float 0x40A8FFB760000000) #2
  %21 = tail call spir_func float @_Z3madfff(float %11, float %20, float 0x409802EB20000000) #2
  %22 = tail call spir_func float @_Z3madfff(float %11, float %21, float 0x40745CAE20000000) #2
  %23 = tail call spir_func float @_Z3madfff(float %11, float %22, float 0x403E568B20000000) #2
  %24 = tail call spir_func float @_Z3madfff(float %11, float 0xC023A0EFC0000000, float 0xC054526560000000) #2
  %25 = tail call spir_func float @_Z3madfff(float %11, float %24, float 0xC067135CE0000000) #2
  %26 = tail call spir_func float @_Z3madfff(float %11, float %25, float 0xC0644CB180000000) #2
  %27 = tail call spir_func float @_Z3madfff(float %11, float %26, float 0xC04F300AE0000000) #2
  %28 = tail call spir_func float @_Z3madfff(float %11, float %27, float 0xC0251E0440000000) #2
  %29 = tail call spir_func float @_Z3madfff(float %11, float %28, float 0xBFE63416E0000000) #2
  %30 = tail call spir_func float @_Z3madfff(float %11, float %29, float 0xBF84341260000000) #2
  %31 = tail call spir_func float @_Z3madfff(float %11, float 0xBFAEEFF2E0000000, float 0x401A47EF80000000) #2
  %32 = tail call spir_func float @_Z3madfff(float %11, float %31, float 0x405B28A3E0000000) #2
  %33 = tail call spir_func float @_Z3madfff(float %11, float %32, float 0x407AD02160000000) #2
  %34 = tail call spir_func float @_Z3madfff(float %11, float %33, float 0x40842B1920000000) #2
  %35 = tail call spir_func float @_Z3madfff(float %11, float %34, float 0x407B290DE0000000) #2
  %36 = tail call spir_func float @_Z3madfff(float %11, float %35, float 0x4061350C60000000) #2
  %37 = tail call spir_func float @_Z3madfff(float %11, float %36, float 0x4033A6B9C0000000) #2
  %38 = fcmp olt float %4, 0x4006DB6DA0000000
  %39 = select i1 %38, float %30, float %17
  %40 = select i1 %38, float %37, float %23
  %41 = tail call spir_func float @_Z3madfff(float %11, float 0xBF61BF3800000000, float 0x3FA22A3660000000) #2
  %42 = tail call spir_func float @_Z3madfff(float %11, float %41, float 0xBFBC639840000000) #2
  %43 = tail call spir_func float @_Z3madfff(float %11, float %42, float 0x3FD45FCA80000000) #2
  %44 = tail call spir_func float @_Z3madfff(float %11, float %43, float 0xBFD7D24100000000) #2
  %45 = tail call spir_func float @_Z3madfff(float %11, float %44, float 0x3FDA8D00A0000000) #2
  %46 = tail call spir_func float @_Z3madfff(float %11, float %45, float 0xBF6359B8C0000000) #2
  %47 = tail call spir_func float @_Z3madfff(float %11, float 0x3F888B5460000000, float 0x3F8BEDC260000000) #2
  %48 = tail call spir_func float @_Z3madfff(float %11, float %47, float 0x3FC02660E0000000) #2
  %49 = tail call spir_func float @_Z3madfff(float %11, float %48, float 0x3FB2635CE0000000) #2
  %50 = tail call spir_func float @_Z3madfff(float %11, float %49, float 0x3FE14AF0A0000000) #2
  %51 = tail call spir_func float @_Z3madfff(float %11, float %50, float 0x3FBB3E6620000000) #2
  %52 = select i1 %8, float %46, float %39
  %53 = select i1 %8, float %51, float %40
  %54 = tail call spir_func float @_Z3madfff(float %11, float 0xBEF8EAD620000000, float 0xBF77A29120000000) #2
  %55 = tail call spir_func float @_Z3madfff(float %11, float %54, float 0xBF9D2A51E0000000) #2
  %56 = tail call spir_func float @_Z3madfff(float %11, float %55, float 0xBFD4CD7D60000000) #2
  %57 = tail call spir_func float @_Z3madfff(float %11, float %56, float 0x3FC06EBA80000000) #2
  %58 = tail call spir_func float @_Z3madfff(float %11, float 0xBED09C4340000000, float 0x3F215DC920000000) #2
  %59 = tail call spir_func float @_Z3madfff(float %11, float %58, float 0x3F74D022C0000000) #2
  %60 = tail call spir_func float @_Z3madfff(float %11, float %59, float 0x3FB0A54C60000000) #2
  %61 = tail call spir_func float @_Z3madfff(float %11, float %60, float 0x3FD97779C0000000) #2
  %62 = select i1 %10, float %57, float %52
  %63 = select i1 %10, float %61, float %53
  %64 = tail call spir_func float @_Z3madfff(float %11, float %63, float 1.000000e+00) #2
  %65 = tail call spir_func float @_Z13native_divideff(float %62, float %64) #2
  %66 = and i32 %2, 2147479552
  %67 = bitcast i32 %66 to float
  %68 = fsub float -0.000000e+00, %67
  %69 = tail call spir_func float @_Z3madfff(float %68, float %67, float -5.625000e-01) #2
  %70 = tail call spir_func float @_Z3expf(float %69) #2
  %71 = fsub float %67, %4
  %72 = fadd float %67, %4
  %73 = tail call spir_func float @_Z3madfff(float %71, float %72, float %65) #2
  %74 = tail call spir_func float @_Z3expf(float %73) #2
  %75 = fmul float %70, %74
  %76 = tail call spir_func float @_Z13native_divideff(float %75, float %4) #2
  %77 = fsub float 2.000000e+00, %76
  %78 = fcmp olt float %0, 0.000000e+00
  %79 = select i1 %78, float %77, float %76
  %80 = fcmp olt float %4, 2.800000e+01
  %81 = select i1 %80, float %79, float 0.000000e+00
  %82 = fsub float 0x3FC3D4FA80000000, %65
  %83 = fadd float %65, 0x3FEB0AC160000000
  %84 = fadd float %83, 1.000000e+00
  %85 = select i1 %78, float %84, float %82
  %86 = select i1 %8, float %85, float %81
  %87 = fadd float %0, -5.000000e-01
  %88 = tail call spir_func float @_Z3madfff(float %0, float %65, float %87) #2
  %89 = fsub float 5.000000e-01, %88
  %90 = select i1 %10, float %89, float %86
  %91 = fcmp olt float %0, -6.000000e+00
  %92 = select i1 %91, float 2.000000e+00, float %90
  %93 = tail call spir_func i32 @_Z5isnanf(float %0) #2
  %94 = icmp ne i32 %93, 0
  %95 = select i1 %94, float %0, float %92
  ret float %95
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func float @_Z5exp10f(float) #1 {
  %2 = tail call spir_func i32 @_Z5isnanf(float %0) #2
  %3 = fcmp ogt float %0, 0x4043441340000000
  %4 = fcmp olt float %0, 0xC0466D3E80000000
  %5 = fmul float %0, 0x406A934F00000000
  %6 = fptosi float %5 to i32
  %7 = sitofp i32 %6 to float
  %8 = and i32 %6, 63
  %9 = ashr i32 %6, 6
  %10 = shl i32 %9, 23
  %11 = tail call spir_func float @_Z3madfff(float %7, float 0xBF73400000000000, float %0) #2
  %12 = tail call spir_func float @_Z3madfff(float %7, float 0xBED04D4260000000, float %11) #2
  %13 = fmul float %12, 0x40026BB1C0000000
  %14 = tail call spir_func float @_Z3madfff(float %13, float 0x3FA5555560000000, float 0x3FC5555560000000) #2
  %15 = tail call spir_func float @_Z3madfff(float %14, float %13, float 5.000000e-01) #2
  %16 = fmul float %13, %13
  %17 = tail call spir_func float @_Z3madfff(float %15, float %16, float %13) #2
  %18 = zext i32 %8 to i64
  %19 = getelementptr inbounds [0 x float] addrspace(2)* bitcast ([65 x float] addrspace(2)* @__math32_EXP_TBL to [0 x float] addrspace(2)*), i64 0, i64 %18
  %20 = load float addrspace(2)* %19, align 4
  %21 = tail call spir_func float @_Z3madfff(float %20, float %17, float %20) #2
  %22 = add nsw i32 %9, 21
  %23 = and i32 %22, 31
  %24 = shl i32 1, %23
  %25 = bitcast i32 %24 to float
  %26 = fmul float %25, %21
  %27 = bitcast float %21 to i32
  %28 = add nsw i32 %27, %10
  %29 = bitcast i32 %28 to float
  %30 = icmp slt i32 %9, -125
  %31 = select i1 %30, float %26, float %29
  %32 = select i1 %3, float 0x7FF0000000000000, float %31
  %33 = select i1 %4, float 0.000000e+00, float %32
  %34 = icmp ne i32 %2, 0
  %35 = select i1 %34, float %0, float %33
  ret float %35
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func float @_Z4exp2f(float) #1 {
  %2 = tail call spir_func float @_Z4rintf(float %0) #2
  %3 = fptosi float %2 to i32
  %4 = fsub float %0, %2
  %5 = fmul float %4, 0x3FE62E3000000000
  %6 = fmul float %4, 0x3EE2FEFA20000000
  %7 = fadd float %5, %6
  %8 = fmul float %7, %7
  %9 = tail call spir_func float @_Z3madfff(float %8, float 0x3E66376980000000, float 0xBEBBBD41C0000000) #2
  %10 = tail call spir_func float @_Z3madfff(float %8, float %9, float 0x3F11566AA0000000) #2
  %11 = tail call spir_func float @_Z3madfff(float %8, float %10, float 0xBF66C16C20000000) #2
  %12 = tail call spir_func float @_Z3madfff(float %8, float %11, float 0x3FC5555560000000) #2
  %13 = fsub float -0.000000e+00, %12
  %14 = tail call spir_func float @_Z3madfff(float %8, float %13, float %7) #2
  %15 = fsub float -0.000000e+00, %6
  %16 = fmul float %7, %14
  %17 = fsub float 2.000000e+00, %14
  %18 = tail call spir_func float @_Z13native_divideff(float %16, float %17) #2
  %19 = fsub float %15, %18
  %20 = fsub float %19, %5
  %21 = fsub float 1.000000e+00, %20
  %22 = bitcast float %21 to i32
  %23 = shl i32 %3, 23
  %24 = add nsw i32 %22, %23
  %25 = bitcast i32 %24 to float
  %26 = fcmp olt float %0, -1.260000e+02
  %27 = select i1 %26, float 0.000000e+00, float %25
  %28 = fcmp olt float %0, 1.280000e+02
  %29 = select i1 %28, float %27, float 0x7FF0000000000000
  %30 = tail call spir_func i32 @_Z5isnanf(float %0) #2
  %31 = icmp ne i32 %30, 0
  %32 = select i1 %31, float %0, float %29
  ret float %32
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func float @_Z3expf(float) #1 {
  %2 = fcmp olt float %0, 0.000000e+00
  %3 = select i1 %2, float -5.000000e-01, float 5.000000e-01
  %4 = tail call spir_func float @_Z3madfff(float %0, float 0x3FF7154760000000, float %3) #2
  %5 = fptosi float %4 to i32
  %6 = sitofp i32 %5 to float
  %7 = tail call spir_func float @_Z3madfff(float %6, float 0xBFE62E3000000000, float %0) #2
  %8 = fmul float %6, 0xBEE2FEFA20000000
  %9 = fadd float %7, %8
  %10 = fmul float %9, %9
  %11 = tail call spir_func float @_Z3madfff(float %10, float 0x3E66376980000000, float 0xBEBBBD41C0000000) #2
  %12 = tail call spir_func float @_Z3madfff(float %10, float %11, float 0x3F11566AA0000000) #2
  %13 = tail call spir_func float @_Z3madfff(float %10, float %12, float 0xBF66C16C20000000) #2
  %14 = tail call spir_func float @_Z3madfff(float %10, float %13, float 0x3FC5555560000000) #2
  %15 = fsub float -0.000000e+00, %14
  %16 = tail call spir_func float @_Z3madfff(float %10, float %15, float %9) #2
  %17 = fsub float -0.000000e+00, %8
  %18 = fmul float %9, %16
  %19 = fsub float 2.000000e+00, %16
  %20 = tail call spir_func float @_Z13native_divideff(float %18, float %19) #2
  %21 = fsub float %17, %20
  %22 = fsub float %21, %7
  %23 = fsub float 1.000000e+00, %22
  %24 = bitcast float %23 to i32
  %25 = shl i32 %5, 23
  %26 = add nsw i32 %24, %25
  %27 = bitcast i32 %26 to float
  %28 = fcmp olt float %0, 0xC055D589E0000000
  %29 = select i1 %28, float 0.000000e+00, float %27
  %30 = fcmp olt float %0, 0x40562E4300000000
  %31 = select i1 %30, float %29, float 0x7FF0000000000000
  %32 = tail call spir_func i32 @_Z5isnanf(float %0) #2
  %33 = icmp ne i32 %32, 0
  %34 = select i1 %33, float %0, float %31
  ret float %34
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func float @_Z5expm1f(float) #1 {
  %2 = fmul float %0, 0x4057154760000000
  %3 = fptosi float %2 to i32
  %4 = sitofp i32 %3 to float
  %5 = and i32 %3, 63
  %6 = ashr i32 %3, 6
  %7 = tail call spir_func float @_Z3madfff(float %4, float 0xBF86200000000000, float %0) #2
  %8 = tail call spir_func float @_Z3madfff(float %4, float 0xBEFC85FDE0000000, float %7) #2
  %9 = fmul float %8, %8
  %10 = tail call spir_func float @_Z3madfff(float %8, float 0x3FA5555560000000, float 0x3FC5555560000000) #2
  %11 = tail call spir_func float @_Z3madfff(float %8, float %10, float 5.000000e-01) #2
  %12 = tail call spir_func float @_Z3madfff(float %9, float %11, float %8) #2
  %13 = shl i32 %6, 23
  %14 = add i32 %13, 1065353216
  %15 = bitcast i32 %14 to float
  %16 = zext i32 %5 to i64
  %17 = getelementptr inbounds [0 x <2 x float>] addrspace(2)* bitcast ([65 x <2 x float>] addrspace(2)* @__math32_EXP_TBL_EP to [0 x <2 x float>] addrspace(2)*), i64 0, i64 %16
  %18 = load <2 x float> addrspace(2)* %17, align 8
  %19 = extractelement <2 x float> %18, i64 0
  %20 = fmul float %15, %19
  %21 = extractelement <2 x float> %18, i64 1
  %22 = fmul float %15, %21
  %23 = fadd float %20, %22
  %24 = tail call spir_func float @_Z3madfff(float %12, float %23, float %22) #2
  %25 = fadd float %20, -1.000000e+00
  %26 = fadd float %24, %25
  %27 = fcmp oeq float %0, 0.000000e+00
  %28 = select i1 %27, float %0, float %26
  %29 = fcmp olt float %0, 0xC059D1DA00000000
  %30 = icmp slt i32 %6, -24
  %31 = or i1 %29, %30
  %32 = select i1 %31, float -1.000000e+00, float %28
  %33 = fcmp ogt float %0, 0x40562E42E0000000
  %34 = select i1 %33, float 0x7FF0000000000000, float %32
  %35 = tail call spir_func i32 @_Z5isnanf(float %0) #2
  %36 = icmp ne i32 %35, 0
  %37 = select i1 %36, float %0, float %34
  ret float %37
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x float> @_Z4fabsDv16_f(<16 x float>) #0 {
  %2 = shufflevector <16 x float> %0, <16 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %3 = tail call spir_func <8 x float> @_Z4fabsDv8_f(<8 x float> %2) #2
  %4 = shufflevector <8 x float> %3, <8 x float> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <16 x float> %0, <16 x float> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %6 = tail call spir_func <8 x float> @_Z4fabsDv8_f(<8 x float> %5) #2
  %7 = shufflevector <8 x float> %6, <8 x float> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <16 x float> %4, <16 x float> %7, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  ret <16 x float> %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x float> @_Z4fabsDv8_f(<8 x float>) #0 {
  %2 = shufflevector <8 x float> %0, <8 x float> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %3 = tail call spir_func <4 x float> @_Z4fabsDv4_f(<4 x float> %2) #2
  %4 = shufflevector <4 x float> %3, <4 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <8 x float> %0, <8 x float> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %6 = tail call spir_func <4 x float> @_Z4fabsDv4_f(<4 x float> %5) #2
  %7 = shufflevector <4 x float> %6, <4 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <8 x float> %4, <8 x float> %7, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  ret <8 x float> %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x float> @_Z4fabsDv4_f(<4 x float>) #0 {
  %2 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x float> @_Z4fabsDv2_f(<2 x float> %2) #2
  %4 = shufflevector <2 x float> %3, <2 x float> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %5 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 2, i32 3>
  %6 = tail call spir_func <2 x float> @_Z4fabsDv2_f(<2 x float> %5) #2
  %7 = shufflevector <2 x float> %6, <2 x float> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %8 = shufflevector <4 x float> %4, <4 x float> %7, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x float> %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x float> @_Z4fabsDv2_f(<2 x float>) #0 {
  %2 = extractelement <2 x float> %0, i64 0
  %3 = tail call spir_func float @_Z4fabsf(float %2) #2
  %4 = insertelement <2 x float> undef, float %3, i64 0
  %5 = extractelement <2 x float> %0, i64 1
  %6 = tail call spir_func float @_Z4fabsf(float %5) #2
  %7 = insertelement <2 x float> %4, float %6, i64 1
  ret <2 x float> %7
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x float> @_Z4fabsDv3_f(<3 x float>) #0 {
  %2 = shufflevector <3 x float> %0, <3 x float> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x float> @_Z4fabsDv2_f(<2 x float> %2) #2
  %4 = shufflevector <2 x float> %3, <2 x float> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %5 = extractelement <3 x float> %0, i64 2
  %6 = tail call spir_func float @_Z4fabsf(float %5) #2
  %7 = insertelement <3 x float> %4, float %6, i64 2
  ret <3 x float> %7
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z4fabsf(float) #0 {
  %2 = tail call spir_func float @__amdil_fabs_f32(float %0) #10
  ret float %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z4fdimff(float, float) #0 {
  %3 = tail call spir_func i32 @_Z5isnanf(float %0) #2
  %4 = tail call spir_func i32 @_Z5isnanf(float %1) #2
  %5 = or i32 %4, %3
  %6 = sub nsw i32 0, %5
  %7 = and i32 %6, 2143289344
  %8 = fcmp ogt float %0, %1
  %9 = fsub float %0, %1
  %10 = bitcast float %9 to i32
  %11 = select i1 %8, i32 %10, i32 0
  %12 = or i32 %7, %11
  %13 = bitcast i32 %12 to float
  ret float %13
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x float> @_Z4fdimDv4_fS_(<4 x float>, <4 x float>) #0 {
  %3 = fcmp ord <4 x float> %0, %1
  %4 = select <4 x i1> %3, <4 x i32> zeroinitializer, <4 x i32> <i32 2143289344, i32 2143289344, i32 2143289344, i32 2143289344>
  %5 = fcmp ogt <4 x float> %0, %1
  %6 = fsub <4 x float> %0, %1
  %7 = bitcast <4 x float> %6 to <4 x i32>
  %8 = select <4 x i1> %5, <4 x i32> %7, <4 x i32> zeroinitializer
  %9 = or <4 x i32> %4, %8
  %10 = bitcast <4 x i32> %9 to <4 x float>
  ret <4 x float> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x float> @_Z5floorDv16_f(<16 x float>) #0 {
  %2 = shufflevector <16 x float> %0, <16 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %3 = tail call spir_func <8 x float> @_Z5floorDv8_f(<8 x float> %2) #2
  %4 = shufflevector <8 x float> %3, <8 x float> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <16 x float> %0, <16 x float> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %6 = tail call spir_func <8 x float> @_Z5floorDv8_f(<8 x float> %5) #2
  %7 = shufflevector <8 x float> %6, <8 x float> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <16 x float> %4, <16 x float> %7, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  ret <16 x float> %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x float> @_Z5floorDv8_f(<8 x float>) #0 {
  %2 = shufflevector <8 x float> %0, <8 x float> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %3 = tail call spir_func <4 x float> @_Z5floorDv4_f(<4 x float> %2) #2
  %4 = shufflevector <4 x float> %3, <4 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <8 x float> %0, <8 x float> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %6 = tail call spir_func <4 x float> @_Z5floorDv4_f(<4 x float> %5) #2
  %7 = shufflevector <4 x float> %6, <4 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <8 x float> %4, <8 x float> %7, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  ret <8 x float> %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x float> @_Z5floorDv4_f(<4 x float>) #0 {
  %2 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x float> @_Z5floorDv2_f(<2 x float> %2) #2
  %4 = shufflevector <2 x float> %3, <2 x float> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %5 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 2, i32 3>
  %6 = tail call spir_func <2 x float> @_Z5floorDv2_f(<2 x float> %5) #2
  %7 = shufflevector <2 x float> %6, <2 x float> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %8 = shufflevector <4 x float> %4, <4 x float> %7, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x float> %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x float> @_Z5floorDv2_f(<2 x float>) #0 {
  %2 = extractelement <2 x float> %0, i64 0
  %3 = tail call spir_func float @_Z5floorf(float %2) #2
  %4 = insertelement <2 x float> undef, float %3, i64 0
  %5 = extractelement <2 x float> %0, i64 1
  %6 = tail call spir_func float @_Z5floorf(float %5) #2
  %7 = insertelement <2 x float> %4, float %6, i64 1
  ret <2 x float> %7
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x float> @_Z5floorDv3_f(<3 x float>) #0 {
  %2 = shufflevector <3 x float> %0, <3 x float> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x float> @_Z5floorDv2_f(<2 x float> %2) #2
  %4 = shufflevector <2 x float> %3, <2 x float> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %5 = extractelement <3 x float> %0, i64 2
  %6 = tail call spir_func float @_Z5floorf(float %5) #2
  %7 = insertelement <3 x float> %4, float %6, i64 2
  ret <3 x float> %7
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z5floorf(float) #0 {
  %2 = tail call spir_func float @__amdil_round_neginf_f32(float %0) #10
  ret float %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x float> @_Z3fmaDv4_fS_S_(<4 x float>, <4 x float>, <4 x float>) #0 {
  %4 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 0, i32 1>
  %5 = shufflevector <4 x float> %1, <4 x float> undef, <2 x i32> <i32 0, i32 1>
  %6 = shufflevector <4 x float> %2, <4 x float> undef, <2 x i32> <i32 0, i32 1>
  %7 = tail call spir_func <2 x float> @_Z3fmaDv2_fS_S_(<2 x float> %4, <2 x float> %5, <2 x float> %6) #2
  %8 = shufflevector <2 x float> %7, <2 x float> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %9 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 2, i32 3>
  %10 = shufflevector <4 x float> %1, <4 x float> undef, <2 x i32> <i32 2, i32 3>
  %11 = shufflevector <4 x float> %2, <4 x float> undef, <2 x i32> <i32 2, i32 3>
  %12 = tail call spir_func <2 x float> @_Z3fmaDv2_fS_S_(<2 x float> %9, <2 x float> %10, <2 x float> %11) #2
  %13 = shufflevector <2 x float> %12, <2 x float> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %14 = shufflevector <4 x float> %8, <4 x float> %13, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x float> %14
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x float> @_Z3fmaDv2_fS_S_(<2 x float>, <2 x float>, <2 x float>) #0 {
  %4 = extractelement <2 x float> %0, i64 0
  %5 = extractelement <2 x float> %1, i64 0
  %6 = extractelement <2 x float> %2, i64 0
  %7 = tail call spir_func float @_Z3fmafff(float %4, float %5, float %6) #2
  %8 = insertelement <2 x float> undef, float %7, i64 0
  %9 = extractelement <2 x float> %0, i64 1
  %10 = extractelement <2 x float> %1, i64 1
  %11 = extractelement <2 x float> %2, i64 1
  %12 = tail call spir_func float @_Z3fmafff(float %9, float %10, float %11) #2
  %13 = insertelement <2 x float> %8, float %12, i64 1
  ret <2 x float> %13
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z3fmafff(float, float, float) #0 {
  %4 = tail call spir_func float @__amdil_fma_f32(float %0, float %1, float %2) #10
  ret float %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x float> @_Z4fmaxDv4_fS_(<4 x float>, <4 x float>) #0 {
  %3 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 0, i32 1>
  %4 = shufflevector <4 x float> %1, <4 x float> undef, <2 x i32> <i32 0, i32 1>
  %5 = tail call spir_func <2 x float> @_Z4fmaxDv2_fS_(<2 x float> %3, <2 x float> %4) #2
  %6 = shufflevector <2 x float> %5, <2 x float> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %7 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 2, i32 3>
  %8 = shufflevector <4 x float> %1, <4 x float> undef, <2 x i32> <i32 2, i32 3>
  %9 = tail call spir_func <2 x float> @_Z4fmaxDv2_fS_(<2 x float> %7, <2 x float> %8) #2
  %10 = shufflevector <2 x float> %9, <2 x float> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %11 = shufflevector <4 x float> %6, <4 x float> %10, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x float> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x float> @_Z4fmaxDv2_fS_(<2 x float>, <2 x float>) #0 {
  %3 = extractelement <2 x float> %0, i64 0
  %4 = extractelement <2 x float> %1, i64 0
  %5 = tail call spir_func float @_Z4fmaxff(float %3, float %4) #2
  %6 = insertelement <2 x float> undef, float %5, i64 0
  %7 = extractelement <2 x float> %0, i64 1
  %8 = extractelement <2 x float> %1, i64 1
  %9 = tail call spir_func float @_Z4fmaxff(float %7, float %8) #2
  %10 = insertelement <2 x float> %6, float %9, i64 1
  ret <2 x float> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x float> @_Z4fmaxDv3_fS_(<3 x float>, <3 x float>) #0 {
  %3 = shufflevector <3 x float> %0, <3 x float> undef, <2 x i32> <i32 0, i32 1>
  %4 = shufflevector <3 x float> %1, <3 x float> undef, <2 x i32> <i32 0, i32 1>
  %5 = tail call spir_func <2 x float> @_Z4fmaxDv2_fS_(<2 x float> %3, <2 x float> %4) #2
  %6 = shufflevector <2 x float> %5, <2 x float> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %7 = extractelement <3 x float> %0, i64 2
  %8 = extractelement <3 x float> %1, i64 2
  %9 = tail call spir_func float @_Z4fmaxff(float %7, float %8) #2
  %10 = insertelement <3 x float> %6, float %9, i64 2
  ret <3 x float> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z4fmaxff(float, float) #0 {
  %3 = tail call spir_func float @__hsail_mul_ftz_f32(float %0, float 1.000000e+00) #2
  %4 = tail call spir_func float @__hsail_mul_ftz_f32(float %1, float 1.000000e+00) #2
  %5 = tail call spir_func float @__hsail_max_f32(float %3, float %4) #2
  ret float %5
}

; Function Attrs: nounwind readnone
declare spir_func float @__hsail_max_f32(float, float) #1

; Function Attrs: nounwind readnone
declare spir_func float @__hsail_mul_ftz_f32(float, float) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x float> @_Z4fminDv4_fS_(<4 x float>, <4 x float>) #0 {
  %3 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 0, i32 1>
  %4 = shufflevector <4 x float> %1, <4 x float> undef, <2 x i32> <i32 0, i32 1>
  %5 = tail call spir_func <2 x float> @_Z4fminDv2_fS_(<2 x float> %3, <2 x float> %4) #2
  %6 = shufflevector <2 x float> %5, <2 x float> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %7 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 2, i32 3>
  %8 = shufflevector <4 x float> %1, <4 x float> undef, <2 x i32> <i32 2, i32 3>
  %9 = tail call spir_func <2 x float> @_Z4fminDv2_fS_(<2 x float> %7, <2 x float> %8) #2
  %10 = shufflevector <2 x float> %9, <2 x float> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %11 = shufflevector <4 x float> %6, <4 x float> %10, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x float> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x float> @_Z4fminDv2_fS_(<2 x float>, <2 x float>) #0 {
  %3 = extractelement <2 x float> %0, i64 0
  %4 = extractelement <2 x float> %1, i64 0
  %5 = tail call spir_func float @_Z4fminff(float %3, float %4) #2
  %6 = insertelement <2 x float> undef, float %5, i64 0
  %7 = extractelement <2 x float> %0, i64 1
  %8 = extractelement <2 x float> %1, i64 1
  %9 = tail call spir_func float @_Z4fminff(float %7, float %8) #2
  %10 = insertelement <2 x float> %6, float %9, i64 1
  ret <2 x float> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x float> @_Z4fminDv3_fS_(<3 x float>, <3 x float>) #0 {
  %3 = shufflevector <3 x float> %0, <3 x float> undef, <2 x i32> <i32 0, i32 1>
  %4 = shufflevector <3 x float> %1, <3 x float> undef, <2 x i32> <i32 0, i32 1>
  %5 = tail call spir_func <2 x float> @_Z4fminDv2_fS_(<2 x float> %3, <2 x float> %4) #2
  %6 = shufflevector <2 x float> %5, <2 x float> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %7 = extractelement <3 x float> %0, i64 2
  %8 = extractelement <3 x float> %1, i64 2
  %9 = tail call spir_func float @_Z4fminff(float %7, float %8) #2
  %10 = insertelement <3 x float> %6, float %9, i64 2
  ret <3 x float> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z4fminff(float, float) #0 {
  %3 = tail call spir_func float @__hsail_mul_ftz_f32(float %0, float 1.000000e+00) #2
  %4 = tail call spir_func float @__hsail_mul_ftz_f32(float %1, float 1.000000e+00) #2
  %5 = tail call spir_func float @__hsail_min_f32(float %3, float %4) #2
  ret float %5
}

; Function Attrs: nounwind readnone
declare spir_func float @__hsail_min_f32(float, float) #1

; Function Attrs: nounwind readnone
define linkonce_odr spir_func float @_Z4fmodff(float, float) #1 {
  %3 = tail call spir_func float @__ftz_f32(float %0) #10
  %4 = tail call spir_func float @__ftz_f32(float %1) #10
  %5 = bitcast float %3 to i32
  %6 = and i32 %5, 2147483647
  %7 = bitcast i32 %6 to float
  %8 = xor i32 %6, %5
  %9 = lshr i32 %6, 23
  %10 = bitcast float %4 to i32
  %11 = and i32 %10, 2147483647
  %12 = lshr i32 %11, 23
  %13 = and i32 %5, 8388607
  %14 = or i32 %13, 1065353216
  %15 = bitcast i32 %14 to float
  %16 = and i32 %10, 8388607
  %17 = or i32 %16, 1065353216
  %18 = bitcast i32 %17 to float
  %19 = sub nsw i32 %9, %12
  %20 = icmp sgt i32 %19, 3
  br i1 %20, label %21, label %28

; <label>:21                                      ; preds = %2
  %22 = lshr i32 %5, 23
  %23 = lshr i32 %10, 23
  %24 = sub nsw i32 %22, %23
  br label %36

; <label>:25                                      ; preds = %36
  %26 = phi float [ %54, %36 ]
  %27 = and i32 %24, 3
  br label %28

; <label>:28                                      ; preds = %25, %2
  %29 = phi i32 [ %27, %25 ], [ %19, %2 ]
  %30 = phi float [ %26, %25 ], [ %15, %2 ]
  %31 = icmp sgt i32 %29, 0
  %32 = fcmp oge float %30, %18
  %33 = select i1 %32, float %18, float 0.000000e+00
  %34 = fsub float %30, %33
  br i1 %31, label %35, label %68

; <label>:35                                      ; preds = %28
  br label %57

; <label>:36                                      ; preds = %36, %21
  %37 = phi i32 [ %19, %21 ], [ %55, %36 ]
  %38 = phi float [ %15, %21 ], [ %54, %36 ]
  %39 = fcmp oge float %38, %18
  %40 = select i1 %39, float %18, float 0.000000e+00
  %41 = fsub float %38, %40
  %42 = fadd float %41, %41
  %43 = fcmp oge float %42, %18
  %44 = select i1 %43, float %18, float 0.000000e+00
  %45 = fsub float %42, %44
  %46 = fadd float %45, %45
  %47 = fcmp oge float %46, %18
  %48 = select i1 %47, float %18, float 0.000000e+00
  %49 = fsub float %46, %48
  %50 = fadd float %49, %49
  %51 = fcmp oge float %50, %18
  %52 = select i1 %51, float %18, float 0.000000e+00
  %53 = fsub float %50, %52
  %54 = fadd float %53, %53
  %55 = add nsw i32 %37, -4
  %56 = icmp sgt i32 %55, 3
  br i1 %56, label %36, label %25

; <label>:57                                      ; preds = %57, %35
  %58 = phi float [ %65, %57 ], [ %34, %35 ]
  %59 = phi i32 [ %61, %57 ], [ %29, %35 ]
  %60 = fadd float %58, %58
  %61 = add nsw i32 %59, -1
  %62 = icmp sgt i32 %59, 1
  %63 = fcmp oge float %60, %18
  %64 = select i1 %63, float %18, float 0.000000e+00
  %65 = fsub float %60, %64
  br i1 %62, label %57, label %66

; <label>:66                                      ; preds = %57
  %67 = phi float [ %65, %57 ]
  br label %68

; <label>:68                                      ; preds = %66, %28
  %69 = phi float [ %34, %28 ], [ %67, %66 ]
  %70 = icmp ult i32 %9, %12
  %71 = select i1 %70, float %7, float %69
  %72 = shl nuw nsw i32 %12, 23
  %73 = bitcast i32 %72 to float
  %74 = select i1 %70, float 1.000000e+00, float %73
  %75 = fmul float %74, %71
  %76 = icmp eq i32 %6, %11
  %77 = bitcast float %75 to i32
  %78 = select i1 %76, i32 0, i32 %77
  %79 = xor i32 %8, %78
  %80 = bitcast i32 %79 to float
  %81 = icmp ugt i32 %11, 2139095040
  %82 = zext i1 %81 to i32
  %83 = icmp eq i32 %11, 0
  %84 = zext i1 %83 to i32
  %85 = icmp ugt i32 %6, 2139095039
  %86 = zext i1 %85 to i32
  %87 = or i32 %86, %82
  %88 = or i32 %87, %84
  %89 = icmp ne i32 %88, 0
  %90 = select i1 %89, float 0x7FF8000000000000, float %80
  ret float %90
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @_Z5fractfPU3AS4f(float, float addrspace(4)* nocapture) #6 {
  %3 = tail call spir_func float @__hsail_floor_f32(float %0) #2
  store float %3, float addrspace(4)* %1, align 4
  %4 = tail call spir_func float @__hsail_fraction_f32(float %0) #2
  ret float %4
}

; Function Attrs: nounwind readnone
declare spir_func float @__hsail_floor_f32(float) #1

; Function Attrs: nounwind readnone
declare spir_func float @__hsail_fraction_f32(float) #1

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @_Z5frexpfPU3AS4i(float, i32 addrspace(4)*) #6 {
  %3 = bitcast float %0 to i32
  %4 = and i32 %3, 2147483647
  %5 = add nsw i32 %4, -1
  %6 = icmp ult i32 %5, 8388607
  %7 = or i32 %4, 226492416
  %8 = bitcast i32 %7 to float
  %9 = fadd float %8, 0xB9B0000000000000
  %10 = bitcast float %9 to i32
  %11 = select i1 %6, i32 %10, i32 %4
  %12 = ashr i32 %11, 23
  %13 = select i1 %6, i32 -152, i32 -126
  %14 = add nsw i32 %13, %12
  %15 = icmp eq i32 %11, 0
  %16 = zext i1 %15 to i32
  %17 = icmp eq i32 %14, 129
  %18 = zext i1 %17 to i32
  %19 = or i32 %18, %16
  %20 = and i32 %3, -2147483648
  %21 = and i32 %11, 8388607
  %22 = or i32 %20, %21
  %23 = or i32 %22, 1056964608
  %24 = icmp ne i32 %19, 0
  %25 = select i1 %24, i32 0, i32 %14
  store i32 %25, i32 addrspace(4)* %1, align 4
  %26 = bitcast i32 %23 to float
  %27 = select i1 %24, float %0, float %26
  ret float %27
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <4 x float> @_Z5frexpDv4_fPU3AS4Dv4_i(<4 x float>, <4 x i32> addrspace(4)*) #6 {
  %3 = bitcast <4 x float> %0 to <4 x i32>
  %4 = and <4 x i32> %3, <i32 2147483647, i32 2147483647, i32 2147483647, i32 2147483647>
  %5 = icmp ne <4 x i32> %4, zeroinitializer
  %6 = sext <4 x i1> %5 to <4 x i32>
  %7 = icmp ult <4 x i32> %4, <i32 8388608, i32 8388608, i32 8388608, i32 8388608>
  %8 = select <4 x i1> %7, <4 x i32> %6, <4 x i32> zeroinitializer
  %9 = or <4 x i32> %4, <i32 226492416, i32 226492416, i32 226492416, i32 226492416>
  %10 = bitcast <4 x i32> %9 to <4 x float>
  %11 = fadd <4 x float> %10, <float 0xB9B0000000000000, float 0xB9B0000000000000, float 0xB9B0000000000000, float 0xB9B0000000000000>
  %12 = bitcast <4 x float> %11 to <4 x i32>
  %13 = tail call spir_func <4 x i32> @_Z9bitselectDv4_iS_S_(<4 x i32> %4, <4 x i32> %12, <4 x i32> %8) #2
  %14 = ashr <4 x i32> %13, <i32 23, i32 23, i32 23, i32 23>
  %15 = add nsw <4 x i32> %14, <i32 -126, i32 -126, i32 -126, i32 -126>
  %16 = tail call spir_func <4 x i32> @_Z9bitselectDv4_iS_S_(<4 x i32> zeroinitializer, <4 x i32> <i32 26, i32 26, i32 26, i32 26>, <4 x i32> %8) #2
  %17 = sub <4 x i32> %15, %16
  %18 = icmp eq <4 x i32> %13, zeroinitializer
  %19 = sext <4 x i1> %18 to <4 x i32>
  %20 = icmp eq <4 x i32> %17, <i32 129, i32 129, i32 129, i32 129>
  %21 = sext <4 x i1> %20 to <4 x i32>
  %22 = or <4 x i32> %19, %21
  %23 = and <4 x i32> %3, <i32 -2147483648, i32 -2147483648, i32 -2147483648, i32 -2147483648>
  %24 = or <4 x i32> %23, <i32 1056964608, i32 1056964608, i32 1056964608, i32 1056964608>
  %25 = and <4 x i32> %13, <i32 8388607, i32 8388607, i32 8388607, i32 8388607>
  %26 = or <4 x i32> %24, %25
  %27 = tail call spir_func <4 x i32> @_Z9bitselectDv4_iS_S_(<4 x i32> %17, <4 x i32> zeroinitializer, <4 x i32> %22) #2
  store <4 x i32> %27, <4 x i32> addrspace(4)* %1, align 16
  %28 = bitcast <4 x i32> %26 to <4 x float>
  %29 = bitcast <4 x i32> %22 to <4 x float>
  %30 = tail call spir_func <4 x float> @_Z9bitselectDv4_fS_S_(<4 x float> %28, <4 x float> %0, <4 x float> %29) #2
  ret <4 x float> %30
}

; Function Attrs: nounwind readnone
declare spir_func <4 x i32> @_Z9bitselectDv4_iS_S_(<4 x i32>, <4 x i32>, <4 x i32>) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z8half_cosf(float) #0 {
  %2 = alloca float, align 4
  %3 = alloca float, align 4
  %4 = bitcast float %0 to i32
  %5 = and i32 %4, 2147483647
  %6 = bitcast i32 %5 to float
  %7 = addrspacecast float* %2 to float addrspace(4)*
  %8 = addrspacecast float* %3 to float addrspace(4)*
  %9 = call spir_func i32 @17(float addrspace(4)* %7, float addrspace(4)* %8, float %6)
  %10 = load float* %2, align 4
  %11 = load float* %3, align 4
  %12 = tail call spir_func float @18(float %10, float %11)
  %13 = fsub float -0.000000e+00, %12
  %14 = tail call spir_func float @19(float %10, float %11)
  %15 = and i32 %9, 1
  %16 = icmp ne i32 %15, 0
  %17 = select i1 %16, float %13, float %14
  %18 = bitcast float %17 to i32
  %19 = icmp sgt i32 %9, 1
  %20 = zext i1 %19 to i32
  %21 = shl nuw i32 %20, 31
  %22 = xor i32 %18, %21
  %23 = bitcast i32 %22 to float
  %24 = icmp ugt i32 %5, 1199570944
  %25 = select i1 %24, float 1.000000e+00, float %23
  %26 = icmp ugt i32 %5, 2139095039
  %27 = select i1 %26, float 0x7FF8000000000000, float %25
  ret float %27
}

; Function Attrs: inlinehint nounwind
define internal spir_func i32 @17(float addrspace(4)* nocapture, float addrspace(4)* nocapture, float) #7 {
  %4 = tail call spir_func float @20(float addrspace(4)* %0, float addrspace(4)* %1, float %2)
  %5 = fptosi float %4 to i32
  %6 = and i32 %5, 3
  ret i32 %6
}

; Function Attrs: inlinehint nounwind readnone
define internal spir_func float @18(float, float) #3 {
  %3 = fmul float %0, %0
  %4 = fmul float %3, %0
  %5 = tail call spir_func float @_Z3madfff(float %3, float 0x3DE5D93A60000000, float 0xBE5AE5E680000000) #2
  %6 = tail call spir_func float @_Z3madfff(float %3, float %5, float 0x3EC6DBE4A0000000) #2
  %7 = tail call spir_func float @_Z3madfff(float %3, float %6, float 0xBF2A013A80000000) #2
  %8 = tail call spir_func float @_Z3madfff(float %3, float %7, float 0x3F811110E0000000) #2
  %9 = fmul float %4, %8
  %10 = fsub float -0.000000e+00, %9
  %11 = tail call spir_func float @_Z3madfff(float %1, float 5.000000e-01, float %10) #2
  %12 = fsub float -0.000000e+00, %1
  %13 = tail call spir_func float @_Z3madfff(float %3, float %11, float %12) #2
  %14 = tail call spir_func float @_Z3madfff(float %4, float 0x3FC5555560000000, float %13) #2
  %15 = fsub float %0, %14
  ret float %15
}

; Function Attrs: inlinehint nounwind readnone
define internal spir_func float @19(float, float) #3 {
  %3 = fmul float %0, %0
  %4 = tail call spir_func float @_Z3madfff(float %3, float 0xBDA8FAE9C0000000, float 0x3E21EE9EC0000000) #2
  %5 = tail call spir_func float @_Z3madfff(float %3, float %4, float 0xBE92524740000000) #2
  %6 = tail call spir_func float @_Z3madfff(float %3, float %5, float 0x3EFA015C40000000) #2
  %7 = tail call spir_func float @_Z3madfff(float %3, float %6, float 0xBF56C16C00000000) #2
  %8 = tail call spir_func float @_Z3madfff(float %3, float %7, float 0x3FA5555560000000) #2
  %9 = fmul float %3, %8
  %10 = bitcast float %0 to i32
  %11 = and i32 %10, 2147483647
  %12 = add nsw i32 %11, -16777216
  %13 = bitcast i32 %12 to float
  %14 = add nsw i32 %11, -1050253722
  %15 = icmp ult i32 %14, 11429479
  %16 = select i1 %15, float %13, float 0.000000e+00
  %17 = icmp ugt i32 %11, 1061683200
  %18 = select i1 %17, float 2.812500e-01, float %16
  %19 = fsub float -0.000000e+00, %18
  %20 = tail call spir_func float @_Z3madfff(float %3, float 5.000000e-01, float %19) #2
  %21 = fsub float 1.000000e+00, %18
  %22 = fmul float %0, %1
  %23 = fsub float -0.000000e+00, %22
  %24 = tail call spir_func float @_Z3madfff(float %3, float %9, float %23) #2
  %25 = fsub float %20, %24
  %26 = fsub float %21, %25
  ret float %26
}

; Function Attrs: inlinehint nounwind
define internal spir_func float @20(float addrspace(4)* nocapture, float addrspace(4)* nocapture, float) #7 {
  %4 = alloca float, align 4
  %5 = alloca float, align 4
  %6 = alloca float, align 4
  %7 = alloca float, align 4
  %8 = alloca float, align 4
  %9 = alloca float, align 4
  %10 = tail call spir_func float @_Z3madfff(float %2, float 0x3FE45F3060000000, float 5.000000e-01) #2
  %11 = tail call spir_func float @_Z5truncf(float %10) #2
  %12 = addrspacecast float* %4 to float addrspace(4)*
  %13 = addrspacecast float* %5 to float addrspace(4)*
  call spir_func void @21(float addrspace(4)* %12, float addrspace(4)* %13, float %11, float 0x3FF921FB40000000)
  %14 = load float* %4, align 4
  %15 = fsub float %2, %14
  %16 = fsub float %2, %15
  %17 = fsub float %16, %14
  %18 = load float* %5, align 4
  %19 = fsub float %17, %18
  %20 = fadd float %15, %19
  %21 = addrspacecast float* %6 to float addrspace(4)*
  %22 = addrspacecast float* %7 to float addrspace(4)*
  call spir_func void @21(float addrspace(4)* %21, float addrspace(4)* %22, float %11, float 0x3E74442D00000000)
  %23 = load float* %6, align 4
  %24 = fsub float %20, %23
  %25 = fsub float %20, %24
  %26 = fsub float %25, %23
  %27 = load float* %7, align 4
  %28 = fsub float %26, %27
  %29 = fadd float %24, %28
  %30 = addrspacecast float* %8 to float addrspace(4)*
  %31 = addrspacecast float* %9 to float addrspace(4)*
  call spir_func void @21(float addrspace(4)* %30, float addrspace(4)* %31, float %11, float 0x3CF8469880000000)
  %32 = load float* %8, align 4
  %33 = fsub float %29, %32
  %34 = fsub float %29, %33
  %35 = fsub float %34, %32
  %36 = fadd float %33, %35
  store float %36, float addrspace(4)* %0, align 4
  %37 = load float* %9, align 4
  %38 = fsub float -0.000000e+00, %37
  store float %38, float addrspace(4)* %1, align 4
  ret float %11
}

; Function Attrs: inlinehint nounwind
define internal spir_func void @21(float addrspace(4)* nocapture, float addrspace(4)* nocapture, float, float) #7 {
  %5 = fmul float %2, %3
  store float %5, float addrspace(4)* %0, align 4
  %6 = fsub float -0.000000e+00, %5
  %7 = tail call spir_func float @_Z3fmafff(float %2, float %3, float %6) #2
  store float %7, float addrspace(4)* %1, align 4
  ret void
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z11half_divideff(float, float) #0 {
  %3 = tail call spir_func float @_Z4fabsf(float %1) #2
  %4 = fcmp ogt float %3, 0x45F0000000000000
  %5 = select i1 %4, float 0x3DF0000000000000, float 1.000000e+00
  %6 = fmul float %5, %1
  %7 = tail call spir_func float @_Z13native_divideff(float %0, float %6) #2
  %8 = fmul float %7, %5
  ret float %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z8half_expf(float) #0 {
  %2 = tail call spir_func float @_Z10native_expf(float %0) #2
  ret float %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z9half_exp2f(float) #0 {
  %2 = tail call spir_func float @_Z11native_exp2f(float %0) #2
  ret float %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z10half_exp10f(float) #0 {
  %2 = tail call spir_func float @_Z12native_exp10f(float %0) #2
  ret float %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z9half_log2f(float) #0 {
  %2 = tail call spir_func float @_Z11native_log2f(float %0) #2
  ret float %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z10half_log10f(float) #0 {
  %2 = tail call spir_func float @_Z12native_log10f(float %0) #2
  ret float %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z8half_logf(float) #0 {
  %2 = tail call spir_func float @_Z10native_logf(float %0) #2
  ret float %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z9half_powrff(float, float) #0 {
  %3 = tail call spir_func float @_Z4powrff(float %0, float %1) #2
  ret float %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z10half_recipf(float) #0 {
  %2 = tail call spir_func float @__amdil_div_f32(float 1.000000e+00, float %0) #10
  ret float %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z10half_rsqrtf(float) #0 {
  %2 = tail call spir_func float @_Z12native_rsqrtf(float %0) #2
  ret float %2
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func float @_Z8half_sinf(float) #1 {
  %2 = alloca float, align 4
  %3 = alloca float, align 4
  %4 = bitcast float %0 to i32
  %5 = and i32 %4, 2147483647
  %6 = bitcast i32 %5 to float
  %7 = addrspacecast float* %2 to float addrspace(4)*
  %8 = addrspacecast float* %3 to float addrspace(4)*
  %9 = call spir_func i32 @22(float addrspace(4)* %7, float addrspace(4)* %8, float %6)
  %10 = load float* %2, align 4
  %11 = load float* %3, align 4
  %12 = tail call spir_func float @23(float %10, float %11)
  %13 = tail call spir_func float @24(float %10, float %11)
  %14 = and i32 %9, 1
  %15 = icmp ne i32 %14, 0
  %16 = select i1 %15, float %13, float %12
  %17 = bitcast float %16 to i32
  %18 = icmp sgt i32 %9, 1
  %19 = zext i1 %18 to i32
  %20 = shl nuw i32 %19, 31
  %21 = xor i32 %17, %20
  %22 = icmp ugt i32 %5, 1199570944
  %23 = select i1 %22, i32 1065353216, i32 %21
  %24 = xor i32 %5, %4
  %25 = xor i32 %24, %23
  %26 = bitcast i32 %25 to float
  %27 = fcmp oeq float %0, 0.000000e+00
  %28 = select i1 %27, float %0, float %26
  %29 = icmp ugt i32 %5, 2139095039
  %30 = select i1 %29, float 0x7FF8000000000000, float %28
  ret float %30
}

; Function Attrs: inlinehint nounwind
define internal spir_func i32 @22(float addrspace(4)* nocapture, float addrspace(4)* nocapture, float) #7 {
  %4 = tail call spir_func float @25(float addrspace(4)* %0, float addrspace(4)* %1, float %2)
  %5 = fptosi float %4 to i32
  %6 = and i32 %5, 3
  ret i32 %6
}

; Function Attrs: inlinehint nounwind readnone
define internal spir_func float @23(float, float) #3 {
  %3 = fmul float %0, %0
  %4 = fmul float %3, %0
  %5 = tail call spir_func float @_Z3madfff(float %3, float 0x3DE5D93A60000000, float 0xBE5AE5E680000000) #2
  %6 = tail call spir_func float @_Z3madfff(float %3, float %5, float 0x3EC6DBE4A0000000) #2
  %7 = tail call spir_func float @_Z3madfff(float %3, float %6, float 0xBF2A013A80000000) #2
  %8 = tail call spir_func float @_Z3madfff(float %3, float %7, float 0x3F811110E0000000) #2
  %9 = fmul float %4, %8
  %10 = fsub float -0.000000e+00, %9
  %11 = tail call spir_func float @_Z3madfff(float %1, float 5.000000e-01, float %10) #2
  %12 = fsub float -0.000000e+00, %1
  %13 = tail call spir_func float @_Z3madfff(float %3, float %11, float %12) #2
  %14 = tail call spir_func float @_Z3madfff(float %4, float 0x3FC5555560000000, float %13) #2
  %15 = fsub float %0, %14
  ret float %15
}

; Function Attrs: inlinehint nounwind readnone
define internal spir_func float @24(float, float) #3 {
  %3 = fmul float %0, %0
  %4 = tail call spir_func float @_Z3madfff(float %3, float 0xBDA8FAE9C0000000, float 0x3E21EE9EC0000000) #2
  %5 = tail call spir_func float @_Z3madfff(float %3, float %4, float 0xBE92524740000000) #2
  %6 = tail call spir_func float @_Z3madfff(float %3, float %5, float 0x3EFA015C40000000) #2
  %7 = tail call spir_func float @_Z3madfff(float %3, float %6, float 0xBF56C16C00000000) #2
  %8 = tail call spir_func float @_Z3madfff(float %3, float %7, float 0x3FA5555560000000) #2
  %9 = fmul float %3, %8
  %10 = bitcast float %0 to i32
  %11 = and i32 %10, 2147483647
  %12 = add nsw i32 %11, -16777216
  %13 = bitcast i32 %12 to float
  %14 = add nsw i32 %11, -1050253722
  %15 = icmp ult i32 %14, 11429479
  %16 = select i1 %15, float %13, float 0.000000e+00
  %17 = icmp ugt i32 %11, 1061683200
  %18 = select i1 %17, float 2.812500e-01, float %16
  %19 = fsub float -0.000000e+00, %18
  %20 = tail call spir_func float @_Z3madfff(float %3, float 5.000000e-01, float %19) #2
  %21 = fsub float 1.000000e+00, %18
  %22 = fmul float %0, %1
  %23 = fsub float -0.000000e+00, %22
  %24 = tail call spir_func float @_Z3madfff(float %3, float %9, float %23) #2
  %25 = fsub float %20, %24
  %26 = fsub float %21, %25
  ret float %26
}

; Function Attrs: inlinehint nounwind
define internal spir_func float @25(float addrspace(4)* nocapture, float addrspace(4)* nocapture, float) #7 {
  %4 = alloca float, align 4
  %5 = alloca float, align 4
  %6 = alloca float, align 4
  %7 = alloca float, align 4
  %8 = alloca float, align 4
  %9 = alloca float, align 4
  %10 = tail call spir_func float @_Z3madfff(float %2, float 0x3FE45F3060000000, float 5.000000e-01) #2
  %11 = tail call spir_func float @_Z5truncf(float %10) #2
  %12 = addrspacecast float* %4 to float addrspace(4)*
  %13 = addrspacecast float* %5 to float addrspace(4)*
  call spir_func void @26(float addrspace(4)* %12, float addrspace(4)* %13, float %11, float 0x3FF921FB40000000)
  %14 = load float* %4, align 4
  %15 = fsub float %2, %14
  %16 = fsub float %2, %15
  %17 = fsub float %16, %14
  %18 = load float* %5, align 4
  %19 = fsub float %17, %18
  %20 = fadd float %15, %19
  %21 = addrspacecast float* %6 to float addrspace(4)*
  %22 = addrspacecast float* %7 to float addrspace(4)*
  call spir_func void @26(float addrspace(4)* %21, float addrspace(4)* %22, float %11, float 0x3E74442D00000000)
  %23 = load float* %6, align 4
  %24 = fsub float %20, %23
  %25 = fsub float %20, %24
  %26 = fsub float %25, %23
  %27 = load float* %7, align 4
  %28 = fsub float %26, %27
  %29 = fadd float %24, %28
  %30 = addrspacecast float* %8 to float addrspace(4)*
  %31 = addrspacecast float* %9 to float addrspace(4)*
  call spir_func void @26(float addrspace(4)* %30, float addrspace(4)* %31, float %11, float 0x3CF8469880000000)
  %32 = load float* %8, align 4
  %33 = fsub float %29, %32
  %34 = fsub float %29, %33
  %35 = fsub float %34, %32
  %36 = fadd float %33, %35
  store float %36, float addrspace(4)* %0, align 4
  %37 = load float* %9, align 4
  %38 = fsub float -0.000000e+00, %37
  store float %38, float addrspace(4)* %1, align 4
  ret float %11
}

; Function Attrs: inlinehint nounwind
define internal spir_func void @26(float addrspace(4)* nocapture, float addrspace(4)* nocapture, float, float) #7 {
  %5 = fmul float %2, %3
  store float %5, float addrspace(4)* %0, align 4
  %6 = fsub float -0.000000e+00, %5
  %7 = tail call spir_func float @_Z3fmafff(float %2, float %3, float %6) #2
  store float %7, float addrspace(4)* %1, align 4
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @__hsa_half_sincos(float, float addrspace(4)*) #6 {
  %3 = alloca float, align 4
  %4 = alloca float, align 4
  %5 = bitcast float %0 to i32
  %6 = and i32 %5, 2147483647
  %7 = bitcast i32 %6 to float
  %8 = addrspacecast float* %3 to float addrspace(4)*
  %9 = addrspacecast float* %4 to float addrspace(4)*
  %10 = call spir_func i32 @27(float addrspace(4)* %8, float addrspace(4)* %9, float %7)
  %11 = load float* %3, align 4
  %12 = load float* %4, align 4
  %13 = tail call spir_func float @28(float %11, float %12)
  %14 = tail call spir_func float @29(float %11, float %12)
  %15 = and i32 %10, 1
  %16 = icmp ne i32 %15, 0
  %17 = fsub float -0.000000e+00, %13
  %18 = select i1 %16, float %17, float %14
  %19 = select i1 %16, float %14, float %13
  %20 = icmp sgt i32 %10, 1
  %21 = zext i1 %20 to i32
  %22 = shl nuw i32 %21, 31
  %23 = bitcast float %18 to i32
  %24 = xor i32 %23, %22
  %25 = bitcast i32 %24 to float
  %26 = bitcast float %19 to i32
  %27 = xor i32 %26, %22
  %28 = icmp ugt i32 %6, 1199570944
  %29 = select i1 %28, float 1.000000e+00, float %25
  %30 = select i1 %28, i32 1065353216, i32 %27
  %31 = xor i32 %6, %5
  %32 = xor i32 %31, %30
  %33 = bitcast i32 %32 to float
  %34 = fcmp oeq float %0, 0.000000e+00
  %35 = select i1 %34, float %0, float %33
  %36 = icmp ugt i32 %6, 2139095039
  %37 = select i1 %36, float 0x7FF8000000000000, float %29
  %38 = select i1 %36, float 0x7FF8000000000000, float %35
  store float %37, float addrspace(4)* %1, align 4
  ret float %38
}

; Function Attrs: inlinehint nounwind
define internal spir_func i32 @27(float addrspace(4)* nocapture, float addrspace(4)* nocapture, float) #7 {
  %4 = tail call spir_func float @30(float addrspace(4)* %0, float addrspace(4)* %1, float %2)
  %5 = fptosi float %4 to i32
  %6 = and i32 %5, 3
  ret i32 %6
}

; Function Attrs: inlinehint nounwind readnone
define internal spir_func float @28(float, float) #3 {
  %3 = fmul float %0, %0
  %4 = fmul float %3, %0
  %5 = tail call spir_func float @_Z3madfff(float %3, float 0x3DE5D93A60000000, float 0xBE5AE5E680000000) #2
  %6 = tail call spir_func float @_Z3madfff(float %3, float %5, float 0x3EC6DBE4A0000000) #2
  %7 = tail call spir_func float @_Z3madfff(float %3, float %6, float 0xBF2A013A80000000) #2
  %8 = tail call spir_func float @_Z3madfff(float %3, float %7, float 0x3F811110E0000000) #2
  %9 = fmul float %4, %8
  %10 = fsub float -0.000000e+00, %9
  %11 = tail call spir_func float @_Z3madfff(float %1, float 5.000000e-01, float %10) #2
  %12 = fsub float -0.000000e+00, %1
  %13 = tail call spir_func float @_Z3madfff(float %3, float %11, float %12) #2
  %14 = tail call spir_func float @_Z3madfff(float %4, float 0x3FC5555560000000, float %13) #2
  %15 = fsub float %0, %14
  ret float %15
}

; Function Attrs: inlinehint nounwind readnone
define internal spir_func float @29(float, float) #3 {
  %3 = fmul float %0, %0
  %4 = tail call spir_func float @_Z3madfff(float %3, float 0xBDA8FAE9C0000000, float 0x3E21EE9EC0000000) #2
  %5 = tail call spir_func float @_Z3madfff(float %3, float %4, float 0xBE92524740000000) #2
  %6 = tail call spir_func float @_Z3madfff(float %3, float %5, float 0x3EFA015C40000000) #2
  %7 = tail call spir_func float @_Z3madfff(float %3, float %6, float 0xBF56C16C00000000) #2
  %8 = tail call spir_func float @_Z3madfff(float %3, float %7, float 0x3FA5555560000000) #2
  %9 = fmul float %3, %8
  %10 = bitcast float %0 to i32
  %11 = and i32 %10, 2147483647
  %12 = add nsw i32 %11, -16777216
  %13 = bitcast i32 %12 to float
  %14 = add nsw i32 %11, -1050253722
  %15 = icmp ult i32 %14, 11429479
  %16 = select i1 %15, float %13, float 0.000000e+00
  %17 = icmp ugt i32 %11, 1061683200
  %18 = select i1 %17, float 2.812500e-01, float %16
  %19 = fsub float -0.000000e+00, %18
  %20 = tail call spir_func float @_Z3madfff(float %3, float 5.000000e-01, float %19) #2
  %21 = fsub float 1.000000e+00, %18
  %22 = fmul float %0, %1
  %23 = fsub float -0.000000e+00, %22
  %24 = tail call spir_func float @_Z3madfff(float %3, float %9, float %23) #2
  %25 = fsub float %20, %24
  %26 = fsub float %21, %25
  ret float %26
}

; Function Attrs: inlinehint nounwind
define internal spir_func float @30(float addrspace(4)* nocapture, float addrspace(4)* nocapture, float) #7 {
  %4 = alloca float, align 4
  %5 = alloca float, align 4
  %6 = alloca float, align 4
  %7 = alloca float, align 4
  %8 = alloca float, align 4
  %9 = alloca float, align 4
  %10 = tail call spir_func float @_Z3madfff(float %2, float 0x3FE45F3060000000, float 5.000000e-01) #2
  %11 = tail call spir_func float @_Z5truncf(float %10) #2
  %12 = addrspacecast float* %4 to float addrspace(4)*
  %13 = addrspacecast float* %5 to float addrspace(4)*
  call spir_func void @31(float addrspace(4)* %12, float addrspace(4)* %13, float %11, float 0x3FF921FB40000000)
  %14 = load float* %4, align 4
  %15 = fsub float %2, %14
  %16 = fsub float %2, %15
  %17 = fsub float %16, %14
  %18 = load float* %5, align 4
  %19 = fsub float %17, %18
  %20 = fadd float %15, %19
  %21 = addrspacecast float* %6 to float addrspace(4)*
  %22 = addrspacecast float* %7 to float addrspace(4)*
  call spir_func void @31(float addrspace(4)* %21, float addrspace(4)* %22, float %11, float 0x3E74442D00000000)
  %23 = load float* %6, align 4
  %24 = fsub float %20, %23
  %25 = fsub float %20, %24
  %26 = fsub float %25, %23
  %27 = load float* %7, align 4
  %28 = fsub float %26, %27
  %29 = fadd float %24, %28
  %30 = addrspacecast float* %8 to float addrspace(4)*
  %31 = addrspacecast float* %9 to float addrspace(4)*
  call spir_func void @31(float addrspace(4)* %30, float addrspace(4)* %31, float %11, float 0x3CF8469880000000)
  %32 = load float* %8, align 4
  %33 = fsub float %29, %32
  %34 = fsub float %29, %33
  %35 = fsub float %34, %32
  %36 = fadd float %33, %35
  store float %36, float addrspace(4)* %0, align 4
  %37 = load float* %9, align 4
  %38 = fsub float -0.000000e+00, %37
  store float %38, float addrspace(4)* %1, align 4
  ret float %11
}

; Function Attrs: inlinehint nounwind
define internal spir_func void @31(float addrspace(4)* nocapture, float addrspace(4)* nocapture, float, float) #7 {
  %5 = fmul float %2, %3
  store float %5, float addrspace(4)* %0, align 4
  %6 = fsub float -0.000000e+00, %5
  %7 = tail call spir_func float @_Z3fmafff(float %2, float %3, float %6) #2
  store float %7, float addrspace(4)* %1, align 4
  ret void
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z9half_sqrtf(float) #0 {
  %2 = tail call spir_func float @_Z11native_sqrtf(float %0) #2
  ret float %2
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func float @_Z8half_tanf(float) #1 {
  %2 = alloca float, align 4
  %3 = alloca float, align 4
  %4 = bitcast float %0 to i32
  %5 = and i32 %4, 2147483647
  %6 = bitcast i32 %5 to float
  %7 = addrspacecast float* %2 to float addrspace(4)*
  %8 = addrspacecast float* %3 to float addrspace(4)*
  %9 = call spir_func i32 @32(float addrspace(4)* %7, float addrspace(4)* %8, float %6)
  %10 = load float* %2, align 4
  %11 = tail call spir_func float @33(float %10, i32 %9)
  %12 = icmp ne i32 %4, %5
  %13 = fsub float -0.000000e+00, %11
  %14 = select i1 %12, float %13, float %11
  %15 = fcmp oeq float %0, 0.000000e+00
  %16 = select i1 %15, float %0, float %14
  %17 = icmp ugt i32 %5, 1199570944
  %18 = select i1 %17, float 0.000000e+00, float %16
  %19 = icmp ugt i32 %5, 2139095039
  %20 = select i1 %19, float 0x7FF8000000000000, float %18
  ret float %20
}

; Function Attrs: inlinehint nounwind
define internal spir_func i32 @32(float addrspace(4)* nocapture, float addrspace(4)* nocapture, float) #7 {
  %4 = tail call spir_func float @34(float addrspace(4)* %0, float addrspace(4)* %1, float %2)
  %5 = fptosi float %4 to i32
  %6 = and i32 %5, 3
  ret i32 %6
}

; Function Attrs: inlinehint nounwind readonly
define internal spir_func float @33(float, i32) #8 {
  %3 = fmul float %0, %0
  %4 = tail call spir_func float @_Z3madfff(float %3, float 0xBF919DBA60000000, float 0x3FD8A8B0E0000000) #2
  %5 = tail call spir_func float @_Z3madfff(float %3, float 0x3F92E29000000000, float 0xBFE07266E0000000) #2
  %6 = tail call spir_func float @_Z3madfff(float %3, float %5, float 0x3FF27E84A0000000) #2
  %7 = fmul float %3, %0
  %8 = tail call spir_func float @__amdil_improved_div_f32(float %4, float %6) #10
  %9 = tail call spir_func float @_Z3madfff(float %7, float %8, float %0) #2
  %10 = tail call spir_func float @_Z12native_recipf(float %9) #2
  %11 = fsub float -0.000000e+00, %10
  %12 = and i32 %1, 1
  %13 = icmp ne i32 %12, 0
  %14 = select i1 %13, float %11, float %9
  ret float %14
}

; Function Attrs: inlinehint nounwind
define internal spir_func float @34(float addrspace(4)* nocapture, float addrspace(4)* nocapture, float) #7 {
  %4 = alloca float, align 4
  %5 = alloca float, align 4
  %6 = alloca float, align 4
  %7 = alloca float, align 4
  %8 = alloca float, align 4
  %9 = alloca float, align 4
  %10 = tail call spir_func float @_Z3madfff(float %2, float 0x3FE45F3060000000, float 5.000000e-01) #2
  %11 = tail call spir_func float @_Z5truncf(float %10) #2
  %12 = addrspacecast float* %4 to float addrspace(4)*
  %13 = addrspacecast float* %5 to float addrspace(4)*
  call spir_func void @35(float addrspace(4)* %12, float addrspace(4)* %13, float %11, float 0x3FF921FB40000000)
  %14 = load float* %4, align 4
  %15 = fsub float %2, %14
  %16 = fsub float %2, %15
  %17 = fsub float %16, %14
  %18 = load float* %5, align 4
  %19 = fsub float %17, %18
  %20 = fadd float %15, %19
  %21 = addrspacecast float* %6 to float addrspace(4)*
  %22 = addrspacecast float* %7 to float addrspace(4)*
  call spir_func void @35(float addrspace(4)* %21, float addrspace(4)* %22, float %11, float 0x3E74442D00000000)
  %23 = load float* %6, align 4
  %24 = fsub float %20, %23
  %25 = fsub float %20, %24
  %26 = fsub float %25, %23
  %27 = load float* %7, align 4
  %28 = fsub float %26, %27
  %29 = fadd float %24, %28
  %30 = addrspacecast float* %8 to float addrspace(4)*
  %31 = addrspacecast float* %9 to float addrspace(4)*
  call spir_func void @35(float addrspace(4)* %30, float addrspace(4)* %31, float %11, float 0x3CF8469880000000)
  %32 = load float* %8, align 4
  %33 = fsub float %29, %32
  %34 = fsub float %29, %33
  %35 = fsub float %34, %32
  %36 = fadd float %33, %35
  store float %36, float addrspace(4)* %0, align 4
  %37 = load float* %9, align 4
  %38 = fsub float -0.000000e+00, %37
  store float %38, float addrspace(4)* %1, align 4
  ret float %11
}

; Function Attrs: inlinehint nounwind
define internal spir_func void @35(float addrspace(4)* nocapture, float addrspace(4)* nocapture, float, float) #7 {
  %5 = fmul float %2, %3
  store float %5, float addrspace(4)* %0, align 4
  %6 = fsub float -0.000000e+00, %5
  %7 = tail call spir_func float @_Z3fmafff(float %2, float %3, float %6) #2
  store float %7, float addrspace(4)* %1, align 4
  ret void
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z5hypotff(float, float) #0 {
  %3 = bitcast float %0 to i32
  %4 = and i32 %3, 2147483647
  %5 = bitcast float %1 to i32
  %6 = and i32 %5, 2147483647
  %7 = icmp ugt i32 %4, %6
  %8 = select i1 %7, i32 %4, i32 %6
  %9 = select i1 %7, i32 %6, i32 %4
  %10 = lshr i32 %8, 23
  %11 = add nsw i32 %10, -127
  %12 = tail call spir_func i32 @_Z5clampiii(i32 %11, i32 -126, i32 126) #2
  %13 = shl i32 %12, 23
  %14 = add i32 %13, 1065353216
  %15 = bitcast i32 %14 to float
  %16 = sub i32 127, %12
  %17 = shl i32 %16, 23
  %18 = bitcast i32 %17 to float
  %19 = bitcast i32 %8 to float
  %20 = fmul float %19, %18
  %21 = bitcast i32 %9 to float
  %22 = fmul float %21, %18
  %23 = fmul float %22, %22
  %24 = tail call spir_func float @_Z3madfff(float %20, float %20, float %23) #2
  %25 = tail call spir_func float @_Z11native_sqrtf(float %24) #2
  %26 = fmul float %25, %15
  %27 = icmp ugt i32 %8, 2139095040
  %28 = zext i1 %27 to i32
  %29 = icmp eq i32 %9, 0
  %30 = zext i1 %29 to i32
  %31 = or i32 %28, %30
  %32 = icmp ne i32 %31, 0
  %33 = select i1 %32, float %19, float %26
  %34 = icmp eq i32 %8, 2139095040
  %35 = zext i1 %34 to i32
  %36 = icmp eq i32 %9, 2139095040
  %37 = zext i1 %36 to i32
  %38 = or i32 %35, %37
  %39 = icmp ne i32 %38, 0
  %40 = select i1 %39, float 0x7FF0000000000000, float %33
  ret float %40
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z5ilogbf(float) #0 {
  %2 = bitcast float %0 to i32
  %3 = and i32 %2, 2147483647
  %4 = and i32 %2, 8388607
  %5 = tail call spir_func i32 @_Z3clzj(i32 %4) #2
  %6 = sub nsw i32 -118, %5
  %7 = lshr i32 %3, 23
  %8 = add nsw i32 %7, -127
  %9 = icmp ult i32 %3, 8388608
  %10 = select i1 %9, i32 %6, i32 %8
  %11 = add nsw i32 %3, -1
  %12 = icmp ugt i32 %11, 2139095039
  %13 = select i1 %12, i32 -2147483648, i32 %10
  %14 = icmp eq i32 %3, 2139095040
  %15 = select i1 %14, i32 2147483647, i32 %13
  ret i32 %15
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z5ldexpfi(float, i32) #0 {
  %3 = bitcast float %0 to i32
  %4 = and i32 %3, -2147483648
  %5 = and i32 %3, 2147483647
  %6 = lshr i32 %5, 23
  %7 = or i32 %5, 1065353216
  %8 = bitcast i32 %7 to float
  %9 = fadd float %8, -1.000000e+00
  %10 = bitcast float %9 to i32
  %11 = lshr i32 %10, 23
  %12 = sub nsw i32 127, %11
  %13 = sub nsw i32 25, %12
  %14 = and i32 %12, 31
  %15 = shl i32 %5, %14
  %16 = and i32 %15, 8388607
  %17 = add nsw i32 %13, %1
  %18 = add nsw i32 %17, -24
  %19 = shl i32 %18, 23
  %20 = or i32 %16, %4
  %21 = or i32 %20, %19
  %22 = sub i32 25, %17
  %23 = or i32 %16, 8388608
  %24 = and i32 %22, 31
  %25 = lshr i32 %23, %24
  %26 = icmp sgt i32 %17, 24
  %27 = select i1 %26, i32 %21, i32 %25
  %28 = icmp sgt i32 %18, 254
  %29 = select i1 %28, i32 2139095040, i32 %27
  %30 = icmp slt i32 %17, 0
  %31 = select i1 %30, i32 0, i32 %29
  %32 = add nsw i32 %6, %1
  %33 = shl i32 %32, 23
  %34 = and i32 %3, 8388607
  %35 = and i32 %3, -2139095041
  %36 = or i32 %35, %33
  %37 = sub i32 1, %32
  %38 = or i32 %34, 8388608
  %39 = and i32 %37, 31
  %40 = lshr i32 %38, %39
  %41 = icmp sgt i32 %32, 0
  %42 = select i1 %41, i32 %36, i32 %40
  %43 = icmp sgt i32 %32, 254
  %44 = select i1 %43, i32 2139095040, i32 %42
  %45 = icmp slt i32 %32, -24
  %46 = select i1 %45, i32 0, i32 %44
  %47 = icmp eq i32 %6, 0
  %48 = select i1 %47, i32 %31, i32 %46
  %49 = or i32 %48, %4
  %50 = bitcast i32 %49 to float
  %51 = tail call spir_func i32 @_Z5isnanf(float %0) #2
  %52 = tail call spir_func i32 @_Z5isinff(float %0) #2
  %53 = icmp eq i32 %5, 0
  %54 = zext i1 %53 to i32
  %55 = or i32 %51, %54
  %56 = or i32 %55, %52
  %57 = icmp ne i32 %56, 0
  %58 = select i1 %57, float %0, float %50
  ret float %58
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @_Z8lgamma_rfPU3AS4i(float, i32 addrspace(4)* nocapture) #6 {
  %3 = bitcast float %0 to i32
  %4 = and i32 %3, 2147483647
  %5 = bitcast i32 %4 to float
  %6 = icmp ugt i32 %4, 2139095039
  br i1 %6, label %7, label %8

; <label>:7                                       ; preds = %2
  store i32 1, i32 addrspace(4)* %1, align 4
  br label %176

; <label>:8                                       ; preds = %2
  %9 = fcmp olt float %5, 0x3B90000000000000
  br i1 %9, label %10, label %15

; <label>:10                                      ; preds = %8
  %11 = ashr i32 %3, 31
  %12 = or i32 %11, 1
  store i32 %12, i32 addrspace(4)* %1, align 4
  %13 = tail call spir_func float @_Z3logf(float %5) #2
  %14 = fsub float -0.000000e+00, %13
  br label %176

; <label>:15                                      ; preds = %8
  %16 = fcmp oeq float %5, 1.000000e+00
  %17 = fcmp oeq float %5, 2.000000e+00
  %18 = or i1 %16, %17
  br i1 %18, label %159, label %19

; <label>:19                                      ; preds = %15
  %20 = fcmp olt float %5, 2.000000e+00
  br i1 %20, label %21, label %98

; <label>:21                                      ; preds = %19
  %22 = fsub float 2.000000e+00, %5
  %23 = fcmp olt float %5, 0x3FFBB4C300000000
  %24 = fadd float %5, 0xBFF762D860000000
  %25 = select i1 %23, float %24, float %22
  %26 = zext i1 %23 to i32
  %27 = fcmp olt float %5, 0x3FF3B4C400000000
  %28 = fadd float %5, -1.000000e+00
  %29 = select i1 %27, float %28, float %25
  %30 = select i1 %27, i32 2, i32 %26
  %31 = tail call spir_func float @_Z3logf(float %5) #2
  %32 = fsub float -0.000000e+00, %31
  %33 = fsub float 1.000000e+00, %5
  %34 = fcmp ole float %5, 0x3FECCCCCC0000000
  %35 = select i1 %34, float %32, float 0.000000e+00
  %36 = select i1 %34, float %33, float %29
  %37 = select i1 %34, i32 0, i32 %30
  %38 = fcmp olt float %5, 0x3FE7694400000000
  %39 = fadd float %5, 0xBFDD8B6180000000
  %40 = select i1 %38, float %39, float %36
  %41 = select i1 %38, i32 1, i32 %37
  %42 = fcmp olt float %5, 0x3FCDA66100000000
  %43 = select i1 %42, float %5, float %40
  %44 = select i1 %42, i32 2, i32 %41
  switch i32 %44, label %159 [
    i32 0, label %45
    i32 1, label %61
    i32 2, label %83
  ]

; <label>:45                                      ; preds = %21
  %46 = fmul float %43, %43
  %47 = tail call spir_func float @_Z3madfff(float %46, float 0x3EFA707440000000, float 0x3F2CF2ECE0000000) #2
  %48 = tail call spir_func float @_Z3madfff(float %46, float %47, float 0x3F538A9420000000) #2
  %49 = tail call spir_func float @_Z3madfff(float %46, float %48, float 0x3F7E404FC0000000) #2
  %50 = tail call spir_func float @_Z3madfff(float %46, float %49, float 0x3FB13E0020000000) #2
  %51 = tail call spir_func float @_Z3madfff(float %46, float %50, float 0x3FB3C467E0000000) #2
  %52 = tail call spir_func float @_Z3madfff(float %46, float 0x3F07858EA0000000, float 0x3F1C5088A0000000) #2
  %53 = tail call spir_func float @_Z3madfff(float %46, float %52, float 0x3F40B6C680000000) #2
  %54 = tail call spir_func float @_Z3madfff(float %46, float %53, float 0x3F67ADD8C0000000) #2
  %55 = tail call spir_func float @_Z3madfff(float %46, float %54, float 0x3F951322A0000000) #2
  %56 = tail call spir_func float @_Z3madfff(float %46, float %55, float 0x3FD4A34CC0000000) #2
  %57 = fmul float %46, %56
  %58 = tail call spir_func float @_Z3madfff(float %43, float %51, float %57) #2
  %59 = tail call spir_func float @_Z3madfff(float %43, float -5.000000e-01, float %58) #2
  %60 = fadd float %35, %59
  br label %159

; <label>:61                                      ; preds = %21
  %62 = fmul float %43, %43
  %63 = fmul float %43, %62
  %64 = tail call spir_func float @_Z3madfff(float %63, float 0x3F34AF6D60000000, float 0xBF56FE8EC0000000) #2
  %65 = tail call spir_func float @_Z3madfff(float %63, float %64, float 0x3F78FCE0E0000000) #2
  %66 = tail call spir_func float @_Z3madfff(float %63, float %65, float 0xBFA0C9A8E0000000) #2
  %67 = tail call spir_func float @_Z3madfff(float %63, float %66, float 0x3FDEF72BC0000000) #2
  %68 = tail call spir_func float @_Z3madfff(float %63, float 0xBF347F24E0000000, float 0x3F4CDF0CE0000000) #2
  %69 = tail call spir_func float @_Z3madfff(float %63, float %68, float 0xBF6E2EFFC0000000) #2
  %70 = tail call spir_func float @_Z3madfff(float %63, float %69, float 0x3F9266E7A0000000) #2
  %71 = tail call spir_func float @_Z3madfff(float %63, float %70, float 0xBFC2E42780000000) #2
  %72 = tail call spir_func float @_Z3madfff(float %63, float 0x3F35FD3EE0000000, float 0xBF41A610A0000000) #2
  %73 = tail call spir_func float @_Z3madfff(float %63, float %72, float 0x3F6282D320000000) #2
  %74 = tail call spir_func float @_Z3madfff(float %63, float %73, float 0xBF851F9FC0000000) #2
  %75 = tail call spir_func float @_Z3madfff(float %63, float %74, float 0x3FB08B42A0000000) #2
  %76 = tail call spir_func float @_Z3madfff(float %43, float %75, float %71) #2
  %77 = fsub float -0.000000e+00, %76
  %78 = tail call spir_func float @_Z3madfff(float %63, float %77, float 0x3E3CC38A40000000) #2
  %79 = fsub float -0.000000e+00, %78
  %80 = tail call spir_func float @_Z3madfff(float %62, float %67, float %79) #2
  %81 = fadd float %80, 0xBFBF19B9A0000000
  %82 = fadd float %35, %81
  br label %159

; <label>:83                                      ; preds = %21
  %84 = tail call spir_func float @_Z3madfff(float %43, float 0x3F8B678BC0000000, float 0x3FCD4EAF00000000) #2
  %85 = tail call spir_func float @_Z3madfff(float %43, float %84, float 0x3FEF497640000000) #2
  %86 = tail call spir_func float @_Z3madfff(float %43, float %85, float 0x3FF7475CE0000000) #2
  %87 = tail call spir_func float @_Z3madfff(float %43, float %86, float 0x3FE4401E80000000) #2
  %88 = tail call spir_func float @_Z3madfff(float %43, float %87, float 0xBFB3C467E0000000) #2
  %89 = fmul float %43, %88
  %90 = tail call spir_func float @_Z3madfff(float %43, float 0x3F6A5ABB60000000, float 0x3FBAAE55E0000000) #2
  %91 = tail call spir_func float @_Z3madfff(float %43, float %90, float 0x3FE89DFBE0000000) #2
  %92 = tail call spir_func float @_Z3madfff(float %43, float %91, float 0x40010725A0000000) #2
  %93 = tail call spir_func float @_Z3madfff(float %43, float %92, float 0x4003A5D7C0000000) #2
  %94 = tail call spir_func float @_Z3madfff(float %43, float %93, float 1.000000e+00) #2
  %95 = tail call spir_func float @_Z13native_divideff(float %89, float %94) #2
  %96 = tail call spir_func float @_Z3madfff(float %43, float -5.000000e-01, float %95) #2
  %97 = fadd float %35, %96
  br label %159

; <label>:98                                      ; preds = %19
  %99 = fcmp olt float %5, 8.000000e+00
  br i1 %99, label %100, label %140

; <label>:100                                     ; preds = %98
  %101 = fptosi float %5 to i32
  %102 = sitofp i32 %101 to float
  %103 = fsub float %5, %102
  %104 = tail call spir_func float @_Z3madfff(float %103, float 0x3F00BFECE0000000, float 0x3F5E26B680000000) #2
  %105 = tail call spir_func float @_Z3madfff(float %103, float %104, float 0x3F9B481C80000000) #2
  %106 = tail call spir_func float @_Z3madfff(float %103, float %105, float 0x3FC2BB9CC0000000) #2
  %107 = tail call spir_func float @_Z3madfff(float %103, float %106, float 0x3FD4D98F40000000) #2
  %108 = tail call spir_func float @_Z3madfff(float %103, float %107, float 0x3FCB848B40000000) #2
  %109 = tail call spir_func float @_Z3madfff(float %103, float %108, float 0xBFB3C467E0000000) #2
  %110 = fmul float %103, %109
  %111 = tail call spir_func float @_Z3madfff(float %103, float 0x3EDEBAF7A0000000, float 0x3F497DDAC0000000) #2
  %112 = tail call spir_func float @_Z3madfff(float %103, float %111, float 0x3F9317EA80000000) #2
  %113 = tail call spir_func float @_Z3madfff(float %103, float %112, float 0x3FC601EDC0000000) #2
  %114 = tail call spir_func float @_Z3madfff(float %103, float %113, float 0x3FE71A18A0000000) #2
  %115 = tail call spir_func float @_Z3madfff(float %103, float %114, float 0x3FF645A760000000) #2
  %116 = tail call spir_func float @_Z3madfff(float %103, float %115, float 1.000000e+00) #2
  %117 = tail call spir_func float @_Z13native_divideff(float %110, float %116) #2
  %118 = tail call spir_func float @_Z3madfff(float %103, float 5.000000e-01, float %117) #2
  %119 = fadd float %103, 6.000000e+00
  %120 = fadd float %103, 5.000000e+00
  %121 = fadd float %103, 4.000000e+00
  %122 = fadd float %103, 3.000000e+00
  %123 = fadd float %103, 2.000000e+00
  %124 = icmp sgt i32 %101, 6
  %125 = select i1 %124, float %119, float 1.000000e+00
  %126 = icmp sgt i32 %101, 5
  %127 = select i1 %126, float %120, float 1.000000e+00
  %128 = fmul float %125, %127
  %129 = icmp sgt i32 %101, 4
  %130 = select i1 %129, float %121, float 1.000000e+00
  %131 = fmul float %130, %128
  %132 = icmp sgt i32 %101, 3
  %133 = select i1 %132, float %122, float 1.000000e+00
  %134 = fmul float %133, %131
  %135 = icmp sgt i32 %101, 2
  %136 = select i1 %135, float %123, float 1.000000e+00
  %137 = fmul float %136, %134
  %138 = tail call spir_func float @_Z3logf(float %137) #2
  %139 = fadd float %118, %138
  br label %159

; <label>:140                                     ; preds = %98
  %141 = fcmp olt float %5, 0x4390000000000000
  br i1 %141, label %142, label %155

; <label>:142                                     ; preds = %140
  %143 = fdiv float 1.000000e+00, %5
  %144 = fmul float %143, %143
  %145 = tail call spir_func float @_Z3madfff(float %144, float 0xBF5AB89D00000000, float 0x3F4B67BA40000000) #2
  %146 = tail call spir_func float @_Z3madfff(float %144, float %145, float 0xBF4380CB80000000) #2
  %147 = tail call spir_func float @_Z3madfff(float %144, float %146, float 0x3F4A019FA0000000) #2
  %148 = tail call spir_func float @_Z3madfff(float %144, float %147, float 0xBF66C16C20000000) #2
  %149 = tail call spir_func float @_Z3madfff(float %144, float %148, float 0x3FB5555560000000) #2
  %150 = tail call spir_func float @_Z3madfff(float %143, float %149, float 0x3FDACFE3A0000000) #2
  %151 = fadd float %5, -5.000000e-01
  %152 = tail call spir_func float @_Z3logf(float %5) #2
  %153 = fadd float %152, -1.000000e+00
  %154 = tail call spir_func float @_Z3madfff(float %151, float %153, float %150) #2
  br label %159

; <label>:155                                     ; preds = %140
  %156 = tail call spir_func float @_Z3logf(float %5) #2
  %157 = fadd float %156, -1.000000e+00
  %158 = fmul float %5, %157
  br label %159

; <label>:159                                     ; preds = %155, %142, %100, %83, %61, %45, %21, %15
  %160 = phi float [ %35, %21 ], [ %97, %83 ], [ %82, %61 ], [ %60, %45 ], [ %139, %100 ], [ %154, %142 ], [ %158, %155 ], [ 0.000000e+00, %15 ]
  %161 = fcmp olt float %0, 0.000000e+00
  br i1 %161, label %162, label %173

; <label>:162                                     ; preds = %159
  %163 = tail call spir_func float @_Z5sinpif(float %0) #2
  %164 = fmul float %163, %0
  %165 = tail call spir_func float @_Z4fabsf(float %164) #2
  %166 = fdiv float 0x400921FB60000000, %165
  %167 = tail call spir_func float @_Z3logf(float %166) #2
  %168 = fsub float %167, %160
  %169 = fcmp oeq float %163, 0.000000e+00
  %170 = select i1 %169, float 0x7FF0000000000000, float %168
  %171 = fcmp olt float %163, 0.000000e+00
  %172 = select i1 %171, i32 -1, i32 1
  br label %173

; <label>:173                                     ; preds = %162, %159
  %174 = phi float [ %170, %162 ], [ %160, %159 ]
  %175 = phi i32 [ %172, %162 ], [ 1, %159 ]
  store i32 %175, i32 addrspace(4)* %1, align 4
  br label %176

; <label>:176                                     ; preds = %173, %10, %7
  %177 = phi float [ %0, %7 ], [ %14, %10 ], [ %174, %173 ]
  ret float %177
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z6lgammaf(float) #0 {
  %2 = alloca i32, align 4
  %3 = addrspacecast i32* %2 to i32 addrspace(4)*
  %4 = call spir_func float @_Z8lgamma_rfPU3AS4i(float %0, i32 addrspace(4)* %3)
  ret float %4
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func float @_Z5log10f(float) #1 {
  %2 = bitcast float %0 to i32
  %3 = and i32 %2, 2147483647
  %4 = fadd float %0, -1.000000e+00
  %5 = tail call spir_func float @_Z4fabsf(float %4) #2
  %6 = fcmp olt float %5, 6.250000e-02
  %7 = fadd float %4, 2.000000e+00
  %8 = tail call spir_func float @_Z13native_divideff(float %4, float %7) #2
  %9 = fmul float %4, %8
  %10 = fadd float %8, %8
  %11 = fmul float %10, %10
  %12 = tail call spir_func float @_Z3madfff(float %11, float 0x3F899999A0000000, float 0x3FB5555560000000) #2
  %13 = fmul float %12, %11
  %14 = fsub float -0.000000e+00, %9
  %15 = tail call spir_func float @_Z3madfff(float %10, float %13, float %14) #2
  %16 = bitcast float %4 to i32
  %17 = and i32 %16, -65536
  %18 = bitcast i32 %17 to float
  %19 = fsub float %4, %18
  %20 = fadd float %19, %15
  %21 = fmul float %20, 0x3F46F62A40000000
  %22 = tail call spir_func float @_Z3madfff(float %18, float 0x3F46F62A40000000, float %21) #2
  %23 = tail call spir_func float @_Z3madfff(float %20, float 0x3FDBC00000000000, float %22) #2
  %24 = tail call spir_func float @_Z3madfff(float %18, float 0x3FDBC00000000000, float %23) #2
  %25 = lshr i32 %2, 23
  %26 = add nsw i32 %25, -127
  %27 = or i32 %2, 1065353216
  %28 = bitcast i32 %27 to float
  %29 = fadd float %28, -1.000000e+00
  %30 = bitcast float %29 to i32
  %31 = lshr i32 %30, 23
  %32 = add nsw i32 %31, -253
  %33 = icmp eq i32 %25, 0
  %34 = select i1 %33, i32 %32, i32 %26
  %35 = select i1 %33, i32 %30, i32 %2
  %36 = sitofp i32 %34 to float
  %37 = and i32 %35, 8323072
  %38 = shl i32 %35, 1
  %39 = and i32 %38, 65536
  %40 = add nuw nsw i32 %39, %37
  %41 = or i32 %40, 1056964608
  %42 = bitcast i32 %41 to float
  %43 = and i32 %35, 8388607
  %44 = or i32 %43, 1056964608
  %45 = bitcast i32 %44 to float
  %46 = fsub float %42, %45
  %47 = lshr exact i32 %40, 16
  %48 = zext i32 %47 to i64
  %49 = getelementptr inbounds [0 x float] addrspace(2)* bitcast ([129 x float] addrspace(2)* @__math32_LOG_INV_TBL to [0 x float] addrspace(2)*), i64 0, i64 %48
  %50 = load float addrspace(2)* %49, align 4
  %51 = fmul float %46, %50
  %52 = tail call spir_func float @_Z3madfff(float %51, float 0x3FD5555560000000, float 5.000000e-01) #2
  %53 = fmul float %51, %51
  %54 = tail call spir_func float @_Z3madfff(float %52, float %53, float %51) #2
  %55 = getelementptr inbounds [0 x <2 x float>] addrspace(2)* bitcast ([129 x <2 x float>] addrspace(2)* @__math32_LOG10_TBL to [0 x <2 x float>] addrspace(2)*), i64 0, i64 %48
  %56 = load <2 x float> addrspace(2)* %55, align 8
  %57 = extractelement <2 x float> %56, i64 0
  %58 = tail call spir_func float @_Z3madfff(float %36, float 0x3FD3400000000000, float %57) #2
  %59 = fmul float %36, 0x3F304D4260000000
  %60 = tail call spir_func float @_Z3madfff(float %54, float 0xBFDBCB7B20000000, float %59) #2
  %61 = extractelement <2 x float> %56, i64 1
  %62 = fadd float %61, %60
  %63 = fadd float %58, %62
  %64 = select i1 %6, float %24, float %63
  %65 = icmp ugt i32 %3, 2139095039
  %66 = select i1 %65, float %0, float %64
  %67 = icmp ne i32 %2, %3
  %68 = select i1 %67, float 0x7FF8000000000000, float %66
  %69 = icmp eq i32 %3, 0
  %70 = select i1 %69, float 0xFFF0000000000000, float %68
  ret float %70
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func float @_Z5log1pf(float) #1 {
  %2 = bitcast float %0 to i32
  %3 = and i32 %2, 2147483647
  %4 = fadd float %0, 2.000000e+00
  %5 = tail call spir_func float @_Z13native_divideff(float %0, float %4) #2
  %6 = fadd float %5, %5
  %7 = fmul float %6, %6
  %8 = fsub float -0.000000e+00, %5
  %9 = tail call spir_func float @_Z3madfff(float %7, float 0x3F899999A0000000, float 0x3FB5555560000000) #2
  %10 = fmul float %9, %7
  %11 = fmul float %6, %10
  %12 = tail call spir_func float @_Z3madfff(float %8, float %0, float %11) #2
  %13 = fadd float %12, %0
  %14 = fadd float %0, 1.000000e+00
  %15 = bitcast float %14 to i32
  %16 = lshr i32 %15, 23
  %17 = and i32 %16, 255
  %18 = add nsw i32 %17, -127
  %19 = sitofp i32 %18 to float
  %20 = and i32 %15, 8323072
  %21 = shl i32 %15, 1
  %22 = and i32 %21, 65536
  %23 = add nuw nsw i32 %22, %20
  %24 = or i32 %23, 1056964608
  %25 = bitcast i32 %24 to float
  %26 = and i32 %15, 8388607
  %27 = or i32 %26, 1056964608
  %28 = bitcast i32 %27 to float
  %29 = fsub float %25, %28
  %30 = and i32 %15, -32768
  %31 = bitcast i32 %30 to float
  %32 = fsub float 1.000000e+00, %31
  %33 = fadd float %32, %0
  %34 = or i32 %15, 8388607
  %35 = xor i32 %34, 2139095040
  %36 = add i32 %35, 2139095040
  %37 = and i32 %36, 2139095040
  %38 = bitcast i32 %37 to float
  %39 = fmul float %33, %38
  %40 = fmul float %39, 5.000000e-01
  %41 = and i32 %15, 8355840
  %42 = or i32 %41, 1056964608
  %43 = bitcast i32 %42 to float
  %44 = fsub float %25, %43
  %45 = fsub float %44, %40
  %46 = fcmp ogt float %19, 2.400000e+01
  %47 = select i1 %46, float %29, float %45
  %48 = lshr exact i32 %23, 16
  %49 = zext i32 %48 to i64
  %50 = getelementptr inbounds [0 x float] addrspace(2)* bitcast ([129 x float] addrspace(2)* @__math32_LOG_INV_TBL to [0 x float] addrspace(2)*), i64 0, i64 %49
  %51 = load float addrspace(2)* %50, align 4
  %52 = fmul float %47, %51
  %53 = tail call spir_func float @_Z3madfff(float %52, float 0x3FD5555560000000, float 5.000000e-01) #2
  %54 = fmul float %52, %52
  %55 = tail call spir_func float @_Z3madfff(float %53, float %54, float %52) #2
  %56 = getelementptr inbounds [0 x <2 x float>] addrspace(2)* bitcast ([129 x <2 x float>] addrspace(2)* @__math32_LOGE_TBL to [0 x <2 x float>] addrspace(2)*), i64 0, i64 %49
  %57 = load <2 x float> addrspace(2)* %56, align 8
  %58 = extractelement <2 x float> %57, i64 0
  %59 = tail call spir_func float @_Z3madfff(float %19, float 0x3FE62E0000000000, float %58) #2
  %60 = fsub float -0.000000e+00, %55
  %61 = tail call spir_func float @_Z3madfff(float %19, float 0x3F00BFBE80000000, float %60) #2
  %62 = extractelement <2 x float> %57, i64 1
  %63 = fadd float %62, %61
  %64 = fadd float %59, %63
  %65 = icmp ult i32 %3, 1031798784
  %66 = select i1 %65, float %13, float %64
  %67 = icmp ugt i32 %3, 2139095039
  %68 = select i1 %67, float %0, float %66
  %69 = fcmp olt float %0, -1.000000e+00
  %70 = select i1 %69, float 0x7FF8000000000000, float %68
  %71 = fcmp oeq float %0, -1.000000e+00
  %72 = select i1 %71, float 0xFFF0000000000000, float %70
  %73 = icmp ult i32 %3, 864026624
  %74 = select i1 %73, float %0, float %72
  ret float %74
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func float @_Z4log2f(float) #1 {
  %2 = bitcast float %0 to i32
  %3 = and i32 %2, 2147483647
  %4 = fadd float %0, -1.000000e+00
  %5 = tail call spir_func float @_Z4fabsf(float %4) #2
  %6 = fcmp olt float %5, 6.250000e-02
  %7 = fadd float %4, 2.000000e+00
  %8 = tail call spir_func float @_Z13native_divideff(float %4, float %7) #2
  %9 = fmul float %4, %8
  %10 = fadd float %8, %8
  %11 = fmul float %10, %10
  %12 = tail call spir_func float @_Z3madfff(float %11, float 0x3F899999A0000000, float 0x3FB5555560000000) #2
  %13 = fmul float %12, %11
  %14 = fsub float -0.000000e+00, %9
  %15 = tail call spir_func float @_Z3madfff(float %10, float %13, float %14) #2
  %16 = bitcast float %4 to i32
  %17 = and i32 %16, -65536
  %18 = bitcast i32 %17 to float
  %19 = fsub float %4, %18
  %20 = fadd float %19, %15
  %21 = fmul float %20, 0x3F75476520000000
  %22 = tail call spir_func float @_Z3madfff(float %18, float 0x3F75476520000000, float %21) #2
  %23 = tail call spir_func float @_Z3madfff(float %20, float 1.437500e+00, float %22) #2
  %24 = tail call spir_func float @_Z3madfff(float %18, float 1.437500e+00, float %23) #2
  %25 = lshr i32 %2, 23
  %26 = add nsw i32 %25, -127
  %27 = or i32 %2, 1065353216
  %28 = bitcast i32 %27 to float
  %29 = fadd float %28, -1.000000e+00
  %30 = bitcast float %29 to i32
  %31 = lshr i32 %30, 23
  %32 = add nsw i32 %31, -253
  %33 = icmp eq i32 %25, 0
  %34 = select i1 %33, i32 %32, i32 %26
  %35 = select i1 %33, i32 %30, i32 %2
  %36 = sitofp i32 %34 to float
  %37 = and i32 %35, 8323072
  %38 = shl i32 %35, 1
  %39 = and i32 %38, 65536
  %40 = add nuw nsw i32 %39, %37
  %41 = or i32 %40, 1056964608
  %42 = bitcast i32 %41 to float
  %43 = and i32 %35, 8388607
  %44 = or i32 %43, 1056964608
  %45 = bitcast i32 %44 to float
  %46 = fsub float %42, %45
  %47 = lshr exact i32 %40, 16
  %48 = zext i32 %47 to i64
  %49 = getelementptr inbounds [0 x float] addrspace(2)* bitcast ([129 x float] addrspace(2)* @__math32_LOG_INV_TBL to [0 x float] addrspace(2)*), i64 0, i64 %48
  %50 = load float addrspace(2)* %49, align 4
  %51 = fmul float %46, %50
  %52 = tail call spir_func float @_Z3madfff(float %51, float 0x3FD5555560000000, float 5.000000e-01) #2
  %53 = fmul float %51, %51
  %54 = tail call spir_func float @_Z3madfff(float %52, float %53, float %51) #2
  %55 = getelementptr inbounds [0 x <2 x float>] addrspace(2)* bitcast ([129 x <2 x float>] addrspace(2)* @__math32_LOG2_TBL to [0 x <2 x float>] addrspace(2)*), i64 0, i64 %48
  %56 = load <2 x float> addrspace(2)* %55, align 8
  %57 = extractelement <2 x float> %56, i64 0
  %58 = fadd float %36, %57
  %59 = extractelement <2 x float> %56, i64 1
  %60 = tail call spir_func float @_Z3madfff(float %54, float 0xBFF7154760000000, float %59) #2
  %61 = fadd float %60, %58
  %62 = select i1 %6, float %24, float %61
  %63 = icmp ugt i32 %3, 2139095039
  %64 = select i1 %63, float %0, float %62
  %65 = icmp ne i32 %2, %3
  %66 = select i1 %65, float 0x7FF8000000000000, float %64
  %67 = icmp eq i32 %3, 0
  %68 = select i1 %67, float 0xFFF0000000000000, float %66
  ret float %68
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func float @_Z3logf(float) #1 {
  %2 = bitcast float %0 to i32
  %3 = and i32 %2, 2147483647
  %4 = fadd float %0, -1.000000e+00
  %5 = tail call spir_func float @_Z4fabsf(float %4) #2
  %6 = fcmp olt float %5, 6.250000e-02
  %7 = fadd float %4, 2.000000e+00
  %8 = tail call spir_func float @_Z13native_divideff(float %4, float %7) #2
  %9 = fmul float %4, %8
  %10 = fadd float %8, %8
  %11 = fmul float %10, %10
  %12 = tail call spir_func float @_Z3madfff(float %11, float 0x3F899999A0000000, float 0x3FB5555560000000) #2
  %13 = fmul float %12, %11
  %14 = fsub float -0.000000e+00, %9
  %15 = tail call spir_func float @_Z3madfff(float %10, float %13, float %14) #2
  %16 = fadd float %4, %15
  %17 = lshr i32 %2, 23
  %18 = add nsw i32 %17, -127
  %19 = or i32 %2, 1065353216
  %20 = bitcast i32 %19 to float
  %21 = fadd float %20, -1.000000e+00
  %22 = bitcast float %21 to i32
  %23 = lshr i32 %22, 23
  %24 = add nsw i32 %23, -253
  %25 = icmp eq i32 %17, 0
  %26 = select i1 %25, i32 %24, i32 %18
  %27 = select i1 %25, i32 %22, i32 %2
  %28 = sitofp i32 %26 to float
  %29 = and i32 %27, 8323072
  %30 = shl i32 %27, 1
  %31 = and i32 %30, 65536
  %32 = add nuw nsw i32 %31, %29
  %33 = or i32 %32, 1056964608
  %34 = bitcast i32 %33 to float
  %35 = and i32 %27, 8388607
  %36 = or i32 %35, 1056964608
  %37 = bitcast i32 %36 to float
  %38 = fsub float %34, %37
  %39 = lshr exact i32 %32, 16
  %40 = zext i32 %39 to i64
  %41 = getelementptr inbounds [0 x float] addrspace(2)* bitcast ([129 x float] addrspace(2)* @__math32_LOG_INV_TBL to [0 x float] addrspace(2)*), i64 0, i64 %40
  %42 = load float addrspace(2)* %41, align 4
  %43 = fmul float %38, %42
  %44 = tail call spir_func float @_Z3madfff(float %43, float 0x3FD5555560000000, float 5.000000e-01) #2
  %45 = fmul float %43, %43
  %46 = tail call spir_func float @_Z3madfff(float %44, float %45, float %43) #2
  %47 = getelementptr inbounds [0 x <2 x float>] addrspace(2)* bitcast ([129 x <2 x float>] addrspace(2)* @__math32_LOGE_TBL to [0 x <2 x float>] addrspace(2)*), i64 0, i64 %40
  %48 = load <2 x float> addrspace(2)* %47, align 8
  %49 = extractelement <2 x float> %48, i64 0
  %50 = tail call spir_func float @_Z3madfff(float %28, float 0x3FE62E0000000000, float %49) #2
  %51 = fsub float -0.000000e+00, %46
  %52 = tail call spir_func float @_Z3madfff(float %28, float 0x3F00BFBE80000000, float %51) #2
  %53 = extractelement <2 x float> %48, i64 1
  %54 = fadd float %53, %52
  %55 = fadd float %50, %54
  %56 = select i1 %6, float %16, float %55
  %57 = icmp ugt i32 %3, 2139095039
  %58 = select i1 %57, float %0, float %56
  %59 = icmp ne i32 %2, %3
  %60 = select i1 %59, float 0x7FF8000000000000, float %58
  %61 = icmp eq i32 %3, 0
  %62 = select i1 %61, float 0xFFF0000000000000, float %60
  ret float %62
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z4logbf(float) #0 {
  %2 = bitcast float %0 to i32
  %3 = and i32 %2, 2147483647
  %4 = tail call spir_func i32 @_Z3clzi(i32 %3) #2
  %5 = sub nsw i32 -118, %4
  %6 = sitofp i32 %5 to float
  %7 = lshr i32 %3, 23
  %8 = add nsw i32 %7, -127
  %9 = sitofp i32 %8 to float
  %10 = icmp ugt i32 %3, 2139095039
  %11 = bitcast i32 %3 to float
  %12 = select i1 %10, float %11, float %9
  %13 = icmp ult i32 %3, 8388608
  %14 = select i1 %13, float %6, float %12
  %15 = icmp eq i32 %3, 0
  %16 = select i1 %15, float 0xFFF0000000000000, float %14
  ret float %16
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z3madfff(float, float, float) #0 {
  %4 = tail call spir_func float @__amdil_mad_f32(float %0, float %1, float %2) #10
  ret float %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z6maxmagff(float, float) #0 {
  %3 = bitcast float %0 to i32
  %4 = bitcast float %1 to i32
  %5 = and i32 %3, 2147483647
  %6 = and i32 %4, 2147483647
  %7 = icmp ugt i32 %5, 2139095040
  %8 = select i1 %7, i32 -1, i32 %5
  %9 = icmp ugt i32 %6, 2139095040
  %10 = select i1 %9, i32 -1, i32 %6
  %11 = icmp sgt i32 %8, %10
  %12 = select i1 %11, i32 %3, i32 0
  %13 = icmp sgt i32 %10, %8
  %14 = select i1 %13, i32 %4, i32 0
  %15 = or i32 %12, %14
  %16 = icmp eq i32 %8, %10
  %17 = and i32 %4, %3
  %18 = and i32 %8, 4194304
  %19 = or i32 %18, %17
  %20 = select i1 %16, i32 %19, i32 0
  %21 = or i32 %15, %20
  %22 = bitcast i32 %21 to float
  ret float %22
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z6minmagff(float, float) #0 {
  %3 = bitcast float %0 to i32
  %4 = bitcast float %1 to i32
  %5 = and i32 %3, 2147483647
  %6 = and i32 %4, 2147483647
  %7 = icmp ult i32 %5, %6
  %8 = select i1 %7, i32 %3, i32 0
  %9 = icmp ult i32 %6, %5
  %10 = select i1 %9, i32 %4, i32 0
  %11 = or i32 %8, %10
  %12 = icmp eq i32 %5, %6
  %13 = or i32 %4, %3
  %14 = select i1 %12, i32 %13, i32 0
  %15 = or i32 %11, %14
  %16 = bitcast i32 %15 to float
  ret float %16
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @_Z4modffPU3AS4f(float, float addrspace(4)* nocapture) #6 {
  %3 = bitcast float %0 to i32
  %4 = lshr i32 %3, 23
  %5 = and i32 %4, 255
  %6 = add nsw i32 %5, -127
  %7 = and i32 %3, -2147483648
  %8 = sub nsw i32 150, %4
  %9 = and i32 %8, 31
  %10 = shl i32 -1, %9
  %11 = and i32 %10, %3
  %12 = bitcast i32 %11 to float
  %13 = fsub float %0, %12
  %14 = bitcast float %13 to i32
  %15 = or i32 %14, %7
  %16 = icmp ult i32 %5, 127
  %17 = select i1 %16, i32 %3, i32 %15
  %18 = select i1 %16, i32 %7, i32 %11
  %19 = icmp sgt i32 %6, 22
  %20 = select i1 %19, i32 %7, i32 %17
  %21 = select i1 %19, i32 %3, i32 %18
  %22 = and i32 %3, 2147483647
  %23 = icmp ugt i32 %22, 2139095040
  %24 = select i1 %23, i32 %3, i32 %20
  %25 = bitcast float addrspace(4)* %1 to i32 addrspace(4)*
  store i32 %21, i32 addrspace(4)* %25, align 4
  %26 = bitcast i32 %24 to float
  ret float %26
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z3nanj(i32) #0 {
  %2 = and i32 %0, 1048575
  %3 = or i32 %2, 2143289344
  %4 = bitcast i32 %3 to float
  ret float %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z9nextafterff(float, float) #0 {
  %3 = bitcast float %0 to i32
  %4 = and i32 %3, 2147483647
  %5 = sub i32 -2147483648, %3
  %6 = icmp slt i32 %3, 0
  %7 = select i1 %6, i32 %5, i32 %3
  %8 = bitcast float %1 to i32
  %9 = and i32 %8, 2147483647
  %10 = sub i32 -2147483648, %8
  %11 = icmp slt i32 %8, 0
  %12 = select i1 %11, i32 %10, i32 %8
  %13 = icmp slt i32 %7, %12
  %14 = select i1 %13, i32 1, i32 -1
  %15 = add nsw i32 %14, %7
  %16 = sub i32 -2147483648, %15
  %17 = icmp slt i32 %15, 0
  %18 = select i1 %17, i32 %16, i32 %15
  %19 = icmp ugt i32 %4, 2139095040
  %20 = select i1 %19, i32 %3, i32 %18
  %21 = icmp ugt i32 %9, 2139095040
  %22 = select i1 %21, i32 %8, i32 %20
  %23 = or i32 %9, %4
  %24 = icmp eq i32 %23, 0
  %25 = zext i1 %24 to i32
  %26 = icmp eq i32 %3, %8
  %27 = zext i1 %26 to i32
  %28 = or i32 %25, %27
  %29 = icmp ne i32 %28, 0
  %30 = select i1 %29, i32 %8, i32 %22
  %31 = bitcast i32 %30 to float
  ret float %31
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @__precise_fp32_div_f32(float, float) #6 {
  %3 = tail call spir_func float @__hsail_div_ftz_f32(float %0, float %1) #2
  ret float %3
}

; Function Attrs: nounwind readnone
declare spir_func float @__hsail_div_ftz_f32(float, float) #1

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <2 x float> @__precise_fp32_div_2f32(<2 x float>, <2 x float>) #6 {
  %3 = extractelement <2 x float> %0, i64 0
  %4 = extractelement <2 x float> %1, i64 0
  %5 = tail call spir_func float @__precise_fp32_div_f32(float %3, float %4)
  %6 = insertelement <2 x float> undef, float %5, i64 0
  %7 = extractelement <2 x float> %0, i64 1
  %8 = extractelement <2 x float> %1, i64 1
  %9 = tail call spir_func float @__precise_fp32_div_f32(float %7, float %8)
  %10 = insertelement <2 x float> %6, float %9, i64 1
  ret <2 x float> %10
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <3 x float> @__precise_fp32_div_3f32(<3 x float>, <3 x float>) #6 {
  %3 = shufflevector <3 x float> %0, <3 x float> undef, <2 x i32> <i32 0, i32 1>
  %4 = shufflevector <3 x float> %1, <3 x float> undef, <2 x i32> <i32 0, i32 1>
  %5 = tail call spir_func <2 x float> @__precise_fp32_div_2f32(<2 x float> %3, <2 x float> %4)
  %6 = shufflevector <2 x float> %5, <2 x float> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %7 = extractelement <3 x float> %0, i64 2
  %8 = extractelement <3 x float> %1, i64 2
  %9 = tail call spir_func float @__precise_fp32_div_f32(float %7, float %8)
  %10 = insertelement <3 x float> %6, float %9, i64 2
  ret <3 x float> %10
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <4 x float> @__precise_fp32_div_4f32(<4 x float>, <4 x float>) #6 {
  %3 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 0, i32 1>
  %4 = shufflevector <4 x float> %1, <4 x float> undef, <2 x i32> <i32 0, i32 1>
  %5 = tail call spir_func <2 x float> @__precise_fp32_div_2f32(<2 x float> %3, <2 x float> %4)
  %6 = shufflevector <2 x float> %5, <2 x float> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %7 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 2, i32 3>
  %8 = shufflevector <4 x float> %1, <4 x float> undef, <2 x i32> <i32 2, i32 3>
  %9 = tail call spir_func <2 x float> @__precise_fp32_div_2f32(<2 x float> %7, <2 x float> %8)
  %10 = shufflevector <2 x float> %9, <2 x float> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %11 = shufflevector <4 x float> %6, <4 x float> %10, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x float> %11
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <8 x float> @__precise_fp32_div_8f32(<8 x float>, <8 x float>) #6 {
  %3 = shufflevector <8 x float> %0, <8 x float> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %4 = shufflevector <8 x float> %1, <8 x float> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %5 = tail call spir_func <4 x float> @__precise_fp32_div_4f32(<4 x float> %3, <4 x float> %4)
  %6 = shufflevector <4 x float> %5, <4 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %7 = shufflevector <8 x float> %0, <8 x float> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %8 = shufflevector <8 x float> %1, <8 x float> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %9 = tail call spir_func <4 x float> @__precise_fp32_div_4f32(<4 x float> %7, <4 x float> %8)
  %10 = shufflevector <4 x float> %9, <4 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %11 = shufflevector <8 x float> %6, <8 x float> %10, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  ret <8 x float> %11
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <16 x float> @__precise_fp32_div_16f32(<16 x float>, <16 x float>) #6 {
  %3 = shufflevector <16 x float> %0, <16 x float> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %4 = shufflevector <16 x float> %1, <16 x float> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %5 = tail call spir_func <4 x float> @__precise_fp32_div_4f32(<4 x float> %3, <4 x float> %4)
  %6 = shufflevector <4 x float> %5, <4 x float> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %7 = shufflevector <16 x float> %0, <16 x float> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %8 = shufflevector <16 x float> %1, <16 x float> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %9 = tail call spir_func <4 x float> @__precise_fp32_div_4f32(<4 x float> %7, <4 x float> %8)
  %10 = shufflevector <4 x float> %9, <4 x float> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %11 = shufflevector <16 x float> %6, <16 x float> %10, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 16, i32 17, i32 18, i32 19, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %12 = shufflevector <16 x float> %0, <16 x float> undef, <4 x i32> <i32 8, i32 9, i32 10, i32 11>
  %13 = shufflevector <16 x float> %1, <16 x float> undef, <4 x i32> <i32 8, i32 9, i32 10, i32 11>
  %14 = tail call spir_func <4 x float> @__precise_fp32_div_4f32(<4 x float> %12, <4 x float> %13)
  %15 = shufflevector <4 x float> %14, <4 x float> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %16 = shufflevector <16 x float> %11, <16 x float> %15, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 undef, i32 undef, i32 undef, i32 undef>
  %17 = shufflevector <16 x float> %0, <16 x float> undef, <4 x i32> <i32 12, i32 13, i32 14, i32 15>
  %18 = shufflevector <16 x float> %1, <16 x float> undef, <4 x i32> <i32 12, i32 13, i32 14, i32 15>
  %19 = tail call spir_func <4 x float> @__precise_fp32_div_4f32(<4 x float> %17, <4 x float> %18)
  %20 = shufflevector <4 x float> %19, <4 x float> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %21 = shufflevector <16 x float> %16, <16 x float> %20, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 16, i32 17, i32 18, i32 19>
  ret <16 x float> %21
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func float @_Z3powff(float, float) #1 {
  %3 = bitcast float %0 to i32
  %4 = and i32 %3, 2147483647
  %5 = icmp eq i32 %3, %4
  %6 = bitcast float %1 to i32
  %7 = and i32 %6, 2147483647
  %8 = icmp eq i32 %6, %7
  %9 = bitcast i32 %4 to float
  %10 = fsub float 1.000000e+00, %9
  %11 = tail call spir_func float @_Z4fabsf(float %10) #2
  %12 = fcmp olt float %11, 6.250000e-02
  %13 = fmul float %10, %10
  %14 = tail call spir_func float @_Z3madfff(float %10, float 0x3FC24924A0000000, float 0x3FC5555560000000) #2
  %15 = tail call spir_func float @_Z3madfff(float %10, float %14, float 0x3FC99999A0000000) #2
  %16 = tail call spir_func float @_Z3madfff(float %10, float %15, float 2.500000e-01) #2
  %17 = tail call spir_func float @_Z3madfff(float %10, float %16, float 0x3FD5555560000000) #2
  %18 = fmul float %10, %13
  %19 = fmul float %18, %17
  %20 = fmul float %13, -5.000000e-01
  %21 = fsub float -0.000000e+00, %19
  %22 = fsub float %20, %19
  %23 = fsub float -0.000000e+00, %10
  %24 = fsub float %22, %10
  %25 = lshr i32 %4, 23
  %26 = add nsw i32 %25, -127
  %27 = or i32 %4, 1065353216
  %28 = bitcast i32 %27 to float
  %29 = fadd float %28, -1.000000e+00
  %30 = bitcast float %29 to i32
  %31 = ashr i32 %30, 23
  %32 = add nsw i32 %31, -253
  %33 = icmp eq i32 %25, 0
  %34 = select i1 %33, i32 %30, i32 %4
  %35 = select i1 %33, i32 %32, i32 %26
  %36 = sitofp i32 %35 to float
  %37 = and i32 %34, 8323072
  %38 = shl i32 %34, 1
  %39 = and i32 %38, 65536
  %40 = add nuw nsw i32 %39, %37
  %41 = or i32 %40, 1056964608
  %42 = bitcast i32 %41 to float
  %43 = and i32 %34, 8388607
  %44 = or i32 %43, 1056964608
  %45 = bitcast i32 %44 to float
  %46 = fsub float %42, %45
  %47 = lshr exact i32 %40, 16
  %48 = zext i32 %47 to i64
  %49 = getelementptr inbounds [0 x <2 x float>] addrspace(2)* bitcast ([129 x <2 x float>] addrspace(2)* @__math32_LOG_INV_TBL_EP to [0 x <2 x float>] addrspace(2)*), i64 0, i64 %48
  %50 = load <2 x float> addrspace(2)* %49, align 8
  %51 = extractelement <2 x float> %50, i64 0
  %52 = fmul float %46, %51
  %53 = extractelement <2 x float> %50, i64 1
  %54 = fmul float %46, %53
  %55 = fadd float %52, %54
  %56 = tail call spir_func float @_Z3madfff(float %55, float 2.500000e-01, float 0x3FD5555560000000) #2
  %57 = tail call spir_func float @_Z3madfff(float %55, float %56, float 5.000000e-01) #2
  %58 = fmul float %55, %55
  %59 = fmul float %57, %58
  %60 = fsub float %52, %55
  %61 = fadd float %54, %60
  %62 = fadd float %59, %61
  %63 = getelementptr inbounds [0 x <2 x float>] addrspace(2)* bitcast ([129 x <2 x float>] addrspace(2)* @__math32_LOGE_TBL to [0 x <2 x float>] addrspace(2)*), i64 0, i64 %48
  %64 = load <2 x float> addrspace(2)* %63, align 8
  %65 = fsub float -0.000000e+00, %55
  %66 = fsub float -0.000000e+00, %62
  %67 = tail call spir_func float @_Z3madfff(float %36, float 0x3F00BFBE80000000, float %66) #2
  %68 = extractelement <2 x float> %64, i64 1
  %69 = fadd float %67, %68
  %70 = fsub float %69, %55
  %71 = extractelement <2 x float> %64, i64 0
  %72 = tail call spir_func float @_Z3madfff(float %36, float 0x3FE62E0000000000, float %71) #2
  %73 = fadd float %72, %70
  %74 = select i1 %12, float %20, float %65
  %75 = select i1 %12, float %21, float %69
  %76 = select i1 %12, float %22, float %70
  %77 = select i1 %12, float %23, float %72
  %78 = select i1 %12, float %24, float %73
  %79 = bitcast float %78 to i32
  %80 = and i32 %79, -4096
  %81 = bitcast i32 %80 to float
  %82 = fsub float %76, %74
  %83 = fsub float %75, %82
  %84 = fsub float %77, %78
  %85 = fadd float %76, %84
  %86 = fadd float %83, %85
  %87 = fsub float %78, %81
  %88 = fadd float %86, %87
  %89 = and i32 %6, -4096
  %90 = bitcast i32 %89 to float
  %91 = fsub float %1, %90
  %92 = fmul float %91, %88
  %93 = tail call spir_func float @_Z3madfff(float %81, float %91, float %92) #2
  %94 = tail call spir_func float @_Z3madfff(float %88, float %90, float %93) #2
  %95 = tail call spir_func float @_Z3madfff(float %90, float %81, float %94) #2
  %96 = fsub float -0.000000e+00, %95
  %97 = tail call spir_func float @_Z3madfff(float %90, float %81, float %96) #2
  %98 = fadd float %94, %97
  %99 = fmul float %95, 0x4057154760000000
  %100 = fptosi float %99 to i32
  %101 = sitofp i32 %100 to float
  %102 = and i32 %100, 63
  %103 = ashr i32 %100, 6
  %104 = shl i32 %103, 23
  %105 = tail call spir_func float @_Z3madfff(float %101, float 0xBF86200000000000, float %95) #2
  %106 = tail call spir_func float @_Z3madfff(float %101, float 0xBEFC85FDE0000000, float %105) #2
  %107 = fadd float %98, %106
  %108 = tail call spir_func float @_Z3madfff(float %107, float 0x3FA5555560000000, float 0x3FC5555560000000) #2
  %109 = tail call spir_func float @_Z3madfff(float %108, float %107, float 5.000000e-01) #2
  %110 = fmul float %107, %107
  %111 = tail call spir_func float @_Z3madfff(float %109, float %110, float %107) #2
  %112 = zext i32 %102 to i64
  %113 = getelementptr inbounds [0 x <2 x float>] addrspace(2)* bitcast ([65 x <2 x float>] addrspace(2)* @__math32_EXP_TBL_EP to [0 x <2 x float>] addrspace(2)*), i64 0, i64 %112
  %114 = load <2 x float> addrspace(2)* %113, align 8
  %115 = extractelement <2 x float> %114, i64 0
  %116 = extractelement <2 x float> %114, i64 1
  %117 = tail call spir_func float @_Z3madfff(float %116, float %111, float %116) #2
  %118 = tail call spir_func float @_Z3madfff(float %115, float %111, float %117) #2
  %119 = fadd float %115, %118
  %120 = add nsw i32 %103, 21
  %121 = and i32 %120, 31
  %122 = shl i32 1, %121
  %123 = bitcast i32 %122 to float
  %124 = fmul float %123, %119
  %125 = bitcast float %119 to i32
  %126 = add nsw i32 %125, %104
  %127 = bitcast i32 %126 to float
  %128 = icmp slt i32 %103, -125
  %129 = select i1 %128, float %124, float %127
  %130 = fcmp ogt float %95, 0x40562E4300000000
  %131 = fcmp oeq float %95, 0x40562E4300000000
  %132 = fcmp ogt float %98, 0xBE905C6100000000
  %133 = and i1 %131, %132
  %134 = or i1 %130, %133
  %135 = select i1 %134, float 0x7FF0000000000000, float %129
  %136 = fcmp olt float %95, 0xC059D1DA00000000
  %137 = select i1 %136, float 0.000000e+00, float %135
  %138 = lshr i32 %7, 23
  %139 = add nsw i32 %138, -126
  %140 = sub nsw i32 150, %138
  %141 = and i32 %140, 31
  %142 = shl i32 1, %141
  %143 = add nsw i32 %142, -1
  %144 = and i32 %142, %6
  %145 = icmp ne i32 %144, 0
  %146 = select i1 %145, i32 1, i32 2
  %147 = and i32 %143, %6
  %148 = icmp ne i32 %147, 0
  %149 = select i1 %148, i32 0, i32 %146
  %150 = icmp slt i32 %139, 1
  %151 = select i1 %150, i32 0, i32 %149
  %152 = icmp sgt i32 %139, 24
  %153 = select i1 %152, i32 2, i32 %151
  %154 = bitcast float %137 to i32
  %155 = xor i32 %154, -2147483648
  %156 = bitcast i32 %155 to float
  %157 = icmp eq i32 %153, 1
  %158 = zext i1 %157 to i32
  %159 = zext i1 %5 to i32
  %160 = xor i32 %159, 1
  %161 = and i32 %158, %160
  %162 = icmp ne i32 %161, 0
  %163 = select i1 %162, float %156, float %137
  %164 = bitcast float %163 to i32
  %165 = icmp eq i32 %153, 0
  %166 = zext i1 %165 to i32
  %167 = and i32 %166, %160
  %168 = icmp ne i32 %167, 0
  %169 = select i1 %168, i32 2143289344, i32 %164
  %170 = icmp ult i32 %4, 1065353216
  %171 = icmp eq i32 %6, -8388608
  %172 = and i1 %170, %171
  %173 = select i1 %172, i32 2139095040, i32 %169
  %174 = icmp ugt i32 %4, 1065353216
  %175 = and i1 %174, %171
  %176 = select i1 %175, i32 0, i32 %173
  %177 = icmp eq i32 %6, 2139095040
  %178 = and i1 %170, %177
  %179 = select i1 %178, i32 0, i32 %176
  %180 = and i1 %174, %177
  %181 = select i1 %180, i32 2139095040, i32 %179
  %182 = select i1 %5, i32 2139095040, i32 -8388608
  %183 = icmp eq i32 %4, 0
  %184 = zext i1 %183 to i32
  %185 = zext i1 %8 to i32
  %186 = xor i32 %185, 1
  %187 = and i32 %186, %184
  %188 = and i32 %158, %187
  %189 = icmp ne i32 %188, 0
  %190 = select i1 %189, i32 %182, i32 %181
  %191 = icmp ne i32 %153, 1
  %192 = zext i1 %191 to i32
  %193 = and i32 %192, %187
  %194 = icmp ne i32 %193, 0
  %195 = select i1 %194, i32 2139095040, i32 %190
  %196 = select i1 %5, i32 0, i32 -2147483648
  %197 = and i1 %183, %8
  %198 = and i1 %197, %157
  %199 = select i1 %198, i32 %196, i32 %195
  %200 = and i1 %197, %191
  %201 = select i1 %200, i32 0, i32 %199
  %202 = and i1 %183, %171
  %203 = select i1 %202, i32 2139095040, i32 %201
  %204 = icmp eq i32 %3, -1082130432
  %205 = icmp eq i32 %7, 2139095040
  %206 = and i1 %204, %205
  %207 = select i1 %206, i32 1065353216, i32 %203
  %208 = icmp eq i32 %3, -8388608
  %209 = zext i1 %208 to i32
  %210 = and i32 %186, %209
  %211 = and i32 %158, %210
  %212 = icmp ne i32 %211, 0
  %213 = select i1 %212, i32 -2147483648, i32 %207
  %214 = and i32 %192, %210
  %215 = icmp ne i32 %214, 0
  %216 = select i1 %215, i32 0, i32 %213
  %217 = and i1 %208, %8
  %218 = and i1 %217, %157
  %219 = select i1 %218, i32 -8388608, i32 %216
  %220 = and i1 %217, %191
  %221 = select i1 %220, i32 2139095040, i32 %219
  %222 = icmp eq i32 %3, 2139095040
  %223 = zext i1 %222 to i32
  %224 = and i32 %186, %223
  %225 = icmp ne i32 %224, 0
  %226 = select i1 %225, i32 0, i32 %221
  %227 = and i1 %222, %8
  %228 = select i1 %227, i32 2139095040, i32 %226
  %229 = icmp ugt i32 %4, 2139095040
  %230 = select i1 %229, i32 %3, i32 %228
  %231 = icmp ugt i32 %7, 2139095040
  %232 = select i1 %231, i32 %6, i32 %230
  %233 = icmp eq i32 %7, 0
  %234 = icmp eq i32 %3, 1065353216
  %235 = bitcast i32 %232 to float
  %236 = select i1 %233, float 1.000000e+00, float %235
  %237 = select i1 %234, float 1.000000e+00, float %236
  ret float %237
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func float @_Z4pownfi(float, i32) #1 {
  %3 = sitofp i32 %1 to float
  %4 = bitcast float %0 to i32
  %5 = and i32 %4, 2147483647
  %6 = icmp eq i32 %4, %5
  %7 = bitcast float %3 to i32
  %8 = and i32 %7, 2147483647
  %9 = icmp eq i32 %7, %8
  %10 = bitcast i32 %5 to float
  %11 = fsub float 1.000000e+00, %10
  %12 = tail call spir_func float @_Z4fabsf(float %11) #2
  %13 = fcmp olt float %12, 6.250000e-02
  %14 = fmul float %11, %11
  %15 = tail call spir_func float @_Z3madfff(float %11, float 0x3FC24924A0000000, float 0x3FC5555560000000) #2
  %16 = tail call spir_func float @_Z3madfff(float %11, float %15, float 0x3FC99999A0000000) #2
  %17 = tail call spir_func float @_Z3madfff(float %11, float %16, float 2.500000e-01) #2
  %18 = tail call spir_func float @_Z3madfff(float %11, float %17, float 0x3FD5555560000000) #2
  %19 = fmul float %11, %14
  %20 = fmul float %19, %18
  %21 = fmul float %14, -5.000000e-01
  %22 = fsub float -0.000000e+00, %20
  %23 = fsub float %21, %20
  %24 = fsub float -0.000000e+00, %11
  %25 = fsub float %23, %11
  %26 = lshr i32 %5, 23
  %27 = add nsw i32 %26, -127
  %28 = or i32 %5, 1065353216
  %29 = bitcast i32 %28 to float
  %30 = fadd float %29, -1.000000e+00
  %31 = bitcast float %30 to i32
  %32 = ashr i32 %31, 23
  %33 = add nsw i32 %32, -253
  %34 = icmp eq i32 %26, 0
  %35 = select i1 %34, i32 %31, i32 %5
  %36 = select i1 %34, i32 %33, i32 %27
  %37 = sitofp i32 %36 to float
  %38 = and i32 %35, 8323072
  %39 = shl i32 %35, 1
  %40 = and i32 %39, 65536
  %41 = add nuw nsw i32 %40, %38
  %42 = or i32 %41, 1056964608
  %43 = bitcast i32 %42 to float
  %44 = and i32 %35, 8388607
  %45 = or i32 %44, 1056964608
  %46 = bitcast i32 %45 to float
  %47 = fsub float %43, %46
  %48 = lshr exact i32 %41, 16
  %49 = zext i32 %48 to i64
  %50 = getelementptr inbounds [0 x <2 x float>] addrspace(2)* bitcast ([129 x <2 x float>] addrspace(2)* @__math32_LOG_INV_TBL_EP to [0 x <2 x float>] addrspace(2)*), i64 0, i64 %49
  %51 = load <2 x float> addrspace(2)* %50, align 8
  %52 = extractelement <2 x float> %51, i64 0
  %53 = fmul float %47, %52
  %54 = extractelement <2 x float> %51, i64 1
  %55 = fmul float %47, %54
  %56 = fadd float %53, %55
  %57 = tail call spir_func float @_Z3madfff(float %56, float 2.500000e-01, float 0x3FD5555560000000) #2
  %58 = tail call spir_func float @_Z3madfff(float %56, float %57, float 5.000000e-01) #2
  %59 = fmul float %56, %56
  %60 = fmul float %58, %59
  %61 = fsub float %53, %56
  %62 = fadd float %55, %61
  %63 = fadd float %60, %62
  %64 = getelementptr inbounds [0 x <2 x float>] addrspace(2)* bitcast ([129 x <2 x float>] addrspace(2)* @__math32_LOGE_TBL to [0 x <2 x float>] addrspace(2)*), i64 0, i64 %49
  %65 = load <2 x float> addrspace(2)* %64, align 8
  %66 = fsub float -0.000000e+00, %56
  %67 = fsub float -0.000000e+00, %63
  %68 = tail call spir_func float @_Z3madfff(float %37, float 0x3F00BFBE80000000, float %67) #2
  %69 = extractelement <2 x float> %65, i64 1
  %70 = fadd float %68, %69
  %71 = fsub float %70, %56
  %72 = extractelement <2 x float> %65, i64 0
  %73 = tail call spir_func float @_Z3madfff(float %37, float 0x3FE62E0000000000, float %72) #2
  %74 = fadd float %73, %71
  %75 = select i1 %13, float %21, float %66
  %76 = select i1 %13, float %22, float %70
  %77 = select i1 %13, float %23, float %71
  %78 = select i1 %13, float %24, float %73
  %79 = select i1 %13, float %25, float %74
  %80 = bitcast float %79 to i32
  %81 = and i32 %80, -4096
  %82 = bitcast i32 %81 to float
  %83 = fsub float %77, %75
  %84 = fsub float %76, %83
  %85 = fsub float %78, %79
  %86 = fadd float %77, %85
  %87 = fadd float %84, %86
  %88 = fsub float %79, %82
  %89 = fadd float %87, %88
  %90 = and i32 %7, -4096
  %91 = bitcast i32 %90 to float
  %92 = fptosi float %91 to i32
  %93 = sub nsw i32 %1, %92
  %94 = sitofp i32 %93 to float
  %95 = fmul float %94, %89
  %96 = tail call spir_func float @_Z3madfff(float %82, float %94, float %95) #2
  %97 = tail call spir_func float @_Z3madfff(float %89, float %91, float %96) #2
  %98 = tail call spir_func float @_Z3madfff(float %91, float %82, float %97) #2
  %99 = fsub float -0.000000e+00, %98
  %100 = tail call spir_func float @_Z3madfff(float %91, float %82, float %99) #2
  %101 = fadd float %97, %100
  %102 = fmul float %98, 0x4057154760000000
  %103 = fptosi float %102 to i32
  %104 = sitofp i32 %103 to float
  %105 = and i32 %103, 63
  %106 = ashr i32 %103, 6
  %107 = shl i32 %106, 23
  %108 = tail call spir_func float @_Z3madfff(float %104, float 0xBF86200000000000, float %98) #2
  %109 = tail call spir_func float @_Z3madfff(float %104, float 0xBEFC85FDE0000000, float %108) #2
  %110 = fadd float %101, %109
  %111 = tail call spir_func float @_Z3madfff(float %110, float 0x3FA5555560000000, float 0x3FC5555560000000) #2
  %112 = tail call spir_func float @_Z3madfff(float %111, float %110, float 5.000000e-01) #2
  %113 = fmul float %110, %110
  %114 = tail call spir_func float @_Z3madfff(float %112, float %113, float %110) #2
  %115 = zext i32 %105 to i64
  %116 = getelementptr inbounds [0 x <2 x float>] addrspace(2)* bitcast ([65 x <2 x float>] addrspace(2)* @__math32_EXP_TBL_EP to [0 x <2 x float>] addrspace(2)*), i64 0, i64 %115
  %117 = load <2 x float> addrspace(2)* %116, align 8
  %118 = extractelement <2 x float> %117, i64 0
  %119 = extractelement <2 x float> %117, i64 1
  %120 = tail call spir_func float @_Z3madfff(float %119, float %114, float %119) #2
  %121 = tail call spir_func float @_Z3madfff(float %118, float %114, float %120) #2
  %122 = fadd float %118, %121
  %123 = add nsw i32 %106, 21
  %124 = and i32 %123, 31
  %125 = shl i32 1, %124
  %126 = bitcast i32 %125 to float
  %127 = fmul float %126, %122
  %128 = bitcast float %122 to i32
  %129 = add nsw i32 %128, %107
  %130 = bitcast i32 %129 to float
  %131 = icmp slt i32 %106, -125
  %132 = select i1 %131, float %127, float %130
  %133 = fcmp ogt float %98, 0x40562E4300000000
  %134 = fcmp oeq float %98, 0x40562E4300000000
  %135 = fcmp ogt float %101, 0xBE905C6100000000
  %136 = and i1 %134, %135
  %137 = or i1 %133, %136
  %138 = select i1 %137, float 0x7FF0000000000000, float %132
  %139 = fcmp olt float %98, 0xC059D1DA00000000
  %140 = select i1 %139, float 0.000000e+00, float %138
  %141 = and i32 %1, 1
  %142 = sub nsw i32 2, %141
  %143 = bitcast float %140 to i32
  %144 = xor i32 %143, -2147483648
  %145 = bitcast i32 %144 to float
  %146 = icmp eq i32 %142, 1
  %147 = zext i1 %146 to i32
  %148 = xor i1 %6, true
  %149 = and i1 %146, %148
  %150 = select i1 %149, float %145, float %140
  %151 = bitcast float %150 to i32
  %152 = select i1 %6, i32 2139095040, i32 -8388608
  %153 = icmp eq i32 %5, 0
  %154 = zext i1 %153 to i32
  %155 = zext i1 %9 to i32
  %156 = xor i32 %155, 1
  %157 = and i32 %156, %154
  %158 = and i32 %157, %147
  %159 = icmp ne i32 %158, 0
  %160 = select i1 %159, i32 %152, i32 %151
  %161 = xor i32 %141, 1
  %162 = and i32 %157, %161
  %163 = icmp ne i32 %162, 0
  %164 = select i1 %163, i32 2139095040, i32 %160
  %165 = and i1 %153, %9
  %166 = zext i1 %165 to i32
  %167 = and i32 %166, %161
  %168 = icmp ne i32 %167, 0
  %169 = select i1 %168, i32 0, i32 %164
  %170 = select i1 %6, i32 0, i32 -2147483648
  %171 = and i1 %146, %165
  %172 = select i1 %171, i32 %170, i32 %169
  %173 = icmp eq i32 %4, -8388608
  %174 = zext i1 %173 to i32
  %175 = and i32 %156, %174
  %176 = and i32 %175, %147
  %177 = icmp ne i32 %176, 0
  %178 = select i1 %177, i32 -2147483648, i32 %172
  %179 = icmp ne i32 %142, 1
  %180 = zext i1 %179 to i32
  %181 = and i32 %175, %180
  %182 = icmp ne i32 %181, 0
  %183 = select i1 %182, i32 0, i32 %178
  %184 = and i1 %173, %9
  %185 = and i1 %146, %184
  %186 = select i1 %185, i32 -8388608, i32 %183
  %187 = and i1 %179, %184
  %188 = select i1 %187, i32 2139095040, i32 %186
  %189 = icmp eq i32 %4, 2139095040
  %190 = zext i1 %189 to i32
  %191 = and i32 %156, %190
  %192 = icmp ne i32 %191, 0
  %193 = select i1 %192, i32 0, i32 %188
  %194 = and i1 %189, %9
  %195 = select i1 %194, i32 2139095040, i32 %193
  %196 = icmp ugt i32 %5, 2139095040
  %197 = select i1 %196, i32 %4, i32 %195
  %198 = icmp eq i32 %1, 0
  %199 = bitcast i32 %197 to float
  %200 = select i1 %198, float 1.000000e+00, float %199
  ret float %200
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func float @_Z4powrff(float, float) #1 {
  %3 = bitcast float %0 to i32
  %4 = and i32 %3, 2147483647
  %5 = bitcast float %1 to i32
  %6 = and i32 %5, 2147483647
  %7 = icmp eq i32 %5, %6
  %8 = bitcast i32 %4 to float
  %9 = fsub float 1.000000e+00, %8
  %10 = tail call spir_func float @_Z4fabsf(float %9) #2
  %11 = fcmp olt float %10, 6.250000e-02
  %12 = fmul float %9, %9
  %13 = tail call spir_func float @_Z3madfff(float %9, float 0x3FC24924A0000000, float 0x3FC5555560000000) #2
  %14 = tail call spir_func float @_Z3madfff(float %9, float %13, float 0x3FC99999A0000000) #2
  %15 = tail call spir_func float @_Z3madfff(float %9, float %14, float 2.500000e-01) #2
  %16 = tail call spir_func float @_Z3madfff(float %9, float %15, float 0x3FD5555560000000) #2
  %17 = fmul float %9, %12
  %18 = fmul float %17, %16
  %19 = fmul float %12, -5.000000e-01
  %20 = fsub float -0.000000e+00, %18
  %21 = fsub float %19, %18
  %22 = fsub float -0.000000e+00, %9
  %23 = fsub float %21, %9
  %24 = lshr i32 %4, 23
  %25 = add nsw i32 %24, -127
  %26 = or i32 %4, 1065353216
  %27 = bitcast i32 %26 to float
  %28 = fadd float %27, -1.000000e+00
  %29 = bitcast float %28 to i32
  %30 = ashr i32 %29, 23
  %31 = add nsw i32 %30, -253
  %32 = icmp eq i32 %24, 0
  %33 = select i1 %32, i32 %29, i32 %4
  %34 = select i1 %32, i32 %31, i32 %25
  %35 = sitofp i32 %34 to float
  %36 = and i32 %33, 8323072
  %37 = shl i32 %33, 1
  %38 = and i32 %37, 65536
  %39 = add nuw nsw i32 %38, %36
  %40 = or i32 %39, 1056964608
  %41 = bitcast i32 %40 to float
  %42 = and i32 %33, 8388607
  %43 = or i32 %42, 1056964608
  %44 = bitcast i32 %43 to float
  %45 = fsub float %41, %44
  %46 = lshr exact i32 %39, 16
  %47 = zext i32 %46 to i64
  %48 = getelementptr inbounds [0 x <2 x float>] addrspace(2)* bitcast ([129 x <2 x float>] addrspace(2)* @__math32_LOG_INV_TBL_EP to [0 x <2 x float>] addrspace(2)*), i64 0, i64 %47
  %49 = load <2 x float> addrspace(2)* %48, align 8
  %50 = extractelement <2 x float> %49, i64 0
  %51 = fmul float %45, %50
  %52 = extractelement <2 x float> %49, i64 1
  %53 = fmul float %45, %52
  %54 = fadd float %51, %53
  %55 = tail call spir_func float @_Z3madfff(float %54, float 2.500000e-01, float 0x3FD5555560000000) #2
  %56 = tail call spir_func float @_Z3madfff(float %54, float %55, float 5.000000e-01) #2
  %57 = fmul float %54, %54
  %58 = fmul float %56, %57
  %59 = fsub float %51, %54
  %60 = fadd float %53, %59
  %61 = fadd float %58, %60
  %62 = getelementptr inbounds [0 x <2 x float>] addrspace(2)* bitcast ([129 x <2 x float>] addrspace(2)* @__math32_LOGE_TBL to [0 x <2 x float>] addrspace(2)*), i64 0, i64 %47
  %63 = load <2 x float> addrspace(2)* %62, align 8
  %64 = fsub float -0.000000e+00, %54
  %65 = fsub float -0.000000e+00, %61
  %66 = tail call spir_func float @_Z3madfff(float %35, float 0x3F00BFBE80000000, float %65) #2
  %67 = extractelement <2 x float> %63, i64 1
  %68 = fadd float %66, %67
  %69 = fsub float %68, %54
  %70 = extractelement <2 x float> %63, i64 0
  %71 = tail call spir_func float @_Z3madfff(float %35, float 0x3FE62E0000000000, float %70) #2
  %72 = fadd float %71, %69
  %73 = select i1 %11, float %19, float %64
  %74 = select i1 %11, float %20, float %68
  %75 = select i1 %11, float %21, float %69
  %76 = select i1 %11, float %22, float %71
  %77 = select i1 %11, float %23, float %72
  %78 = bitcast float %77 to i32
  %79 = and i32 %78, -4096
  %80 = bitcast i32 %79 to float
  %81 = fsub float %75, %73
  %82 = fsub float %74, %81
  %83 = fsub float %76, %77
  %84 = fadd float %75, %83
  %85 = fadd float %82, %84
  %86 = fsub float %77, %80
  %87 = fadd float %85, %86
  %88 = and i32 %5, -4096
  %89 = bitcast i32 %88 to float
  %90 = fsub float %1, %89
  %91 = fmul float %90, %87
  %92 = tail call spir_func float @_Z3madfff(float %80, float %90, float %91) #2
  %93 = tail call spir_func float @_Z3madfff(float %87, float %89, float %92) #2
  %94 = tail call spir_func float @_Z3madfff(float %89, float %80, float %93) #2
  %95 = fsub float -0.000000e+00, %94
  %96 = tail call spir_func float @_Z3madfff(float %89, float %80, float %95) #2
  %97 = fadd float %93, %96
  %98 = fmul float %94, 0x4057154760000000
  %99 = fptosi float %98 to i32
  %100 = sitofp i32 %99 to float
  %101 = and i32 %99, 63
  %102 = ashr i32 %99, 6
  %103 = shl i32 %102, 23
  %104 = tail call spir_func float @_Z3madfff(float %100, float 0xBF86200000000000, float %94) #2
  %105 = tail call spir_func float @_Z3madfff(float %100, float 0xBEFC85FDE0000000, float %104) #2
  %106 = fadd float %97, %105
  %107 = tail call spir_func float @_Z3madfff(float %106, float 0x3FA5555560000000, float 0x3FC5555560000000) #2
  %108 = tail call spir_func float @_Z3madfff(float %107, float %106, float 5.000000e-01) #2
  %109 = fmul float %106, %106
  %110 = tail call spir_func float @_Z3madfff(float %108, float %109, float %106) #2
  %111 = zext i32 %101 to i64
  %112 = getelementptr inbounds [0 x <2 x float>] addrspace(2)* bitcast ([65 x <2 x float>] addrspace(2)* @__math32_EXP_TBL_EP to [0 x <2 x float>] addrspace(2)*), i64 0, i64 %111
  %113 = load <2 x float> addrspace(2)* %112, align 8
  %114 = extractelement <2 x float> %113, i64 0
  %115 = extractelement <2 x float> %113, i64 1
  %116 = tail call spir_func float @_Z3madfff(float %115, float %110, float %115) #2
  %117 = tail call spir_func float @_Z3madfff(float %114, float %110, float %116) #2
  %118 = fadd float %114, %117
  %119 = add nsw i32 %102, 21
  %120 = and i32 %119, 31
  %121 = shl i32 1, %120
  %122 = bitcast i32 %121 to float
  %123 = fmul float %122, %118
  %124 = bitcast float %118 to i32
  %125 = add nsw i32 %124, %103
  %126 = bitcast i32 %125 to float
  %127 = icmp slt i32 %102, -125
  %128 = select i1 %127, float %123, float %126
  %129 = fcmp ogt float %94, 0x40562E4300000000
  %130 = fcmp oeq float %94, 0x40562E4300000000
  %131 = fcmp ogt float %97, 0xBE905C6100000000
  %132 = and i1 %130, %131
  %133 = or i1 %129, %132
  %134 = select i1 %133, float 0x7FF0000000000000, float %128
  %135 = fcmp olt float %94, 0xC059D1DA00000000
  %136 = select i1 %135, float 0.000000e+00, float %134
  %137 = lshr i32 %6, 23
  %138 = add nsw i32 %137, -126
  %139 = sub nsw i32 150, %137
  %140 = and i32 %139, 31
  %141 = shl i32 1, %140
  %142 = add nsw i32 %141, -1
  %143 = and i32 %141, %5
  %144 = icmp ne i32 %143, 0
  %145 = and i32 %142, %5
  %146 = bitcast float %136 to i32
  %147 = xor i32 %146, -2147483648
  %148 = bitcast i32 %147 to float
  %149 = icmp eq i32 %145, 0
  %150 = and i1 %144, %149
  %151 = icmp ugt i32 %6, 1065353215
  %152 = and i1 %151, %150
  %153 = icmp slt i32 %138, 25
  %154 = and i1 %153, %152
  %155 = icmp ne i32 %3, %4
  %156 = and i1 %155, %154
  %157 = select i1 %156, float %148, float %136
  %158 = bitcast float %157 to i32
  %159 = icmp ult i32 %4, 1065353216
  %160 = icmp eq i32 %5, -8388608
  %161 = and i1 %159, %160
  %162 = select i1 %161, i32 2139095040, i32 %158
  %163 = icmp eq i32 %5, 2139095040
  %164 = and i1 %159, %163
  %165 = select i1 %164, i32 0, i32 %162
  %166 = icmp eq i32 %4, 1065353216
  %167 = icmp ult i32 %6, 2139095040
  %168 = and i1 %166, %167
  %169 = select i1 %168, i32 1065353216, i32 %165
  %170 = icmp eq i32 %6, 2139095040
  %171 = and i1 %166, %170
  %172 = select i1 %171, i32 2143289344, i32 %169
  %173 = icmp ugt i32 %4, 1065353216
  %174 = and i1 %173, %160
  %175 = select i1 %174, i32 0, i32 %172
  %176 = and i1 %173, %163
  %177 = select i1 %176, i32 2139095040, i32 %175
  %178 = icmp slt i32 %3, 2139095040
  %179 = icmp eq i32 %6, 0
  %180 = and i1 %178, %179
  %181 = select i1 %180, i32 1065353216, i32 %177
  %182 = icmp eq i32 %4, 2139095040
  %183 = zext i1 %182 to i32
  %184 = zext i1 %7 to i32
  %185 = xor i32 %184, 1
  %186 = and i32 %185, %183
  %187 = icmp ne i32 %186, 0
  %188 = select i1 %187, i32 0, i32 %181
  %189 = and i1 %182, %7
  %190 = select i1 %189, i32 2139095040, i32 %188
  %191 = and i1 %182, %163
  %192 = select i1 %191, i32 2139095040, i32 %190
  %193 = and i1 %182, %179
  %194 = select i1 %193, i32 2143289344, i32 %192
  %195 = icmp eq i32 %4, 0
  %196 = zext i1 %195 to i32
  %197 = and i32 %185, %196
  %198 = icmp ne i32 %197, 0
  %199 = select i1 %198, i32 2139095040, i32 %194
  %200 = and i1 %195, %7
  %201 = select i1 %200, i32 0, i32 %199
  %202 = or i32 %5, %3
  %203 = and i32 %202, 2147483647
  %204 = icmp eq i32 %203, 0
  %205 = select i1 %204, i32 2143289344, i32 %201
  %206 = icmp ne i32 %4, 0
  %207 = and i1 %206, %155
  %208 = select i1 %207, i32 2143289344, i32 %205
  %209 = icmp ugt i32 %4, 2139095040
  %210 = select i1 %209, i32 %3, i32 %208
  %211 = icmp ugt i32 %6, 2139095040
  %212 = select i1 %211, i32 %5, i32 %210
  %213 = bitcast i32 %212 to float
  ret float %213
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @__precise_fp32_sqrt_f32(float) #6 {
  %2 = tail call spir_func float @__hsail_sqrt_ftz_f32(float %0) #2
  ret float %2
}

; Function Attrs: nounwind readnone
declare spir_func float @__hsail_sqrt_ftz_f32(float) #1

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <2 x float> @__precise_fp32_sqrt_2f32(<2 x float>) #6 {
  %2 = extractelement <2 x float> %0, i64 0
  %3 = tail call spir_func float @__precise_fp32_sqrt_f32(float %2)
  %4 = insertelement <2 x float> undef, float %3, i64 0
  %5 = extractelement <2 x float> %0, i64 1
  %6 = tail call spir_func float @__precise_fp32_sqrt_f32(float %5)
  %7 = insertelement <2 x float> %4, float %6, i64 1
  ret <2 x float> %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <3 x float> @__precise_fp32_sqrt_3f32(<3 x float>) #6 {
  %2 = shufflevector <3 x float> %0, <3 x float> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x float> @__precise_fp32_sqrt_2f32(<2 x float> %2)
  %4 = shufflevector <2 x float> %3, <2 x float> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %5 = extractelement <3 x float> %0, i64 2
  %6 = tail call spir_func float @__precise_fp32_sqrt_f32(float %5)
  %7 = insertelement <3 x float> %4, float %6, i64 2
  ret <3 x float> %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <4 x float> @__precise_fp32_sqrt_4f32(<4 x float>) #6 {
  %2 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x float> @__precise_fp32_sqrt_2f32(<2 x float> %2)
  %4 = shufflevector <2 x float> %3, <2 x float> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %5 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 2, i32 3>
  %6 = tail call spir_func <2 x float> @__precise_fp32_sqrt_2f32(<2 x float> %5)
  %7 = shufflevector <2 x float> %6, <2 x float> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %8 = shufflevector <4 x float> %4, <4 x float> %7, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x float> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <8 x float> @__precise_fp32_sqrt_8f32(<8 x float>) #6 {
  %2 = shufflevector <8 x float> %0, <8 x float> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %3 = tail call spir_func <4 x float> @__precise_fp32_sqrt_4f32(<4 x float> %2)
  %4 = shufflevector <4 x float> %3, <4 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <8 x float> %0, <8 x float> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %6 = tail call spir_func <4 x float> @__precise_fp32_sqrt_4f32(<4 x float> %5)
  %7 = shufflevector <4 x float> %6, <4 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <8 x float> %4, <8 x float> %7, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  ret <8 x float> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <16 x float> @__precise_fp32_sqrt_16f32(<16 x float>) #6 {
  %2 = shufflevector <16 x float> %0, <16 x float> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %3 = tail call spir_func <4 x float> @__precise_fp32_sqrt_4f32(<4 x float> %2)
  %4 = shufflevector <4 x float> %3, <4 x float> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <16 x float> %0, <16 x float> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %6 = tail call spir_func <4 x float> @__precise_fp32_sqrt_4f32(<4 x float> %5)
  %7 = shufflevector <4 x float> %6, <4 x float> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <16 x float> %4, <16 x float> %7, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 16, i32 17, i32 18, i32 19, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %9 = shufflevector <16 x float> %0, <16 x float> undef, <4 x i32> <i32 8, i32 9, i32 10, i32 11>
  %10 = tail call spir_func <4 x float> @__precise_fp32_sqrt_4f32(<4 x float> %9)
  %11 = shufflevector <4 x float> %10, <4 x float> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %12 = shufflevector <16 x float> %8, <16 x float> %11, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 undef, i32 undef, i32 undef, i32 undef>
  %13 = shufflevector <16 x float> %0, <16 x float> undef, <4 x i32> <i32 12, i32 13, i32 14, i32 15>
  %14 = tail call spir_func <4 x float> @__precise_fp32_sqrt_4f32(<4 x float> %13)
  %15 = shufflevector <4 x float> %14, <4 x float> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %16 = shufflevector <16 x float> %12, <16 x float> %15, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 16, i32 17, i32 18, i32 19>
  ret <16 x float> %16
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func float @_Z9remainderff(float, float) #1 {
  %3 = tail call spir_func float @__ftz_f32(float %0) #10
  %4 = tail call spir_func float @__ftz_f32(float %1) #10
  %5 = bitcast float %3 to i32
  %6 = and i32 %5, 2147483647
  %7 = bitcast i32 %6 to float
  %8 = xor i32 %6, %5
  %9 = lshr i32 %6, 23
  %10 = bitcast float %4 to i32
  %11 = and i32 %10, 2147483647
  %12 = bitcast i32 %11 to float
  %13 = lshr i32 %11, 23
  %14 = and i32 %5, 8388607
  %15 = or i32 %14, 1065353216
  %16 = bitcast i32 %15 to float
  %17 = and i32 %10, 8388607
  %18 = or i32 %17, 1065353216
  %19 = bitcast i32 %18 to float
  %20 = sub nsw i32 %9, %13
  %21 = icmp sgt i32 %20, 3
  br i1 %21, label %22, label %29

; <label>:22                                      ; preds = %2
  %23 = lshr i32 %5, 23
  %24 = lshr i32 %10, 23
  %25 = sub nsw i32 %23, %24
  br label %34

; <label>:26                                      ; preds = %34
  %27 = phi float [ %52, %34 ]
  %28 = and i32 %25, 3
  br label %29

; <label>:29                                      ; preds = %26, %2
  %30 = phi i32 [ %28, %26 ], [ %20, %2 ]
  %31 = phi float [ %27, %26 ], [ %16, %2 ]
  %32 = icmp sgt i32 %30, 0
  br i1 %32, label %33, label %66

; <label>:33                                      ; preds = %29
  br label %55

; <label>:34                                      ; preds = %34, %22
  %35 = phi i32 [ %20, %22 ], [ %53, %34 ]
  %36 = phi float [ %16, %22 ], [ %52, %34 ]
  %37 = fcmp oge float %36, %19
  %38 = select i1 %37, float %19, float 0.000000e+00
  %39 = fsub float %36, %38
  %40 = fadd float %39, %39
  %41 = fcmp oge float %40, %19
  %42 = select i1 %41, float %19, float 0.000000e+00
  %43 = fsub float %40, %42
  %44 = fadd float %43, %43
  %45 = fcmp oge float %44, %19
  %46 = select i1 %45, float %19, float 0.000000e+00
  %47 = fsub float %44, %46
  %48 = fadd float %47, %47
  %49 = fcmp oge float %48, %19
  %50 = select i1 %49, float %19, float 0.000000e+00
  %51 = fsub float %48, %50
  %52 = fadd float %51, %51
  %53 = add nsw i32 %35, -4
  %54 = icmp sgt i32 %53, 3
  br i1 %54, label %34, label %26

; <label>:55                                      ; preds = %55, %33
  %56 = phi i32 [ %62, %55 ], [ %30, %33 ]
  %57 = phi float [ %61, %55 ], [ %31, %33 ]
  %58 = fcmp oge float %57, %19
  %59 = select i1 %58, float %19, float 0.000000e+00
  %60 = fsub float %57, %59
  %61 = fadd float %60, %60
  %62 = add nsw i32 %56, -1
  %63 = icmp sgt i32 %56, 1
  br i1 %63, label %55, label %64

; <label>:64                                      ; preds = %55
  %65 = phi float [ %61, %55 ]
  br label %66

; <label>:66                                      ; preds = %64, %29
  %67 = phi float [ %31, %29 ], [ %65, %64 ]
  %68 = fcmp ogt float %67, %19
  %69 = select i1 %68, float %19, float 0.000000e+00
  %70 = fsub float %67, %69
  %71 = icmp ult i32 %9, %13
  %72 = select i1 %71, float %7, float %70
  %73 = select i1 %71, float %12, float %19
  %74 = fmul float %72, 2.000000e+00
  %75 = fcmp olt float %73, %74
  %76 = fcmp oeq float %73, %74
  %77 = xor i1 %71, true
  %78 = and i1 %68, %77
  %79 = and i1 %78, %76
  %80 = or i1 %75, %79
  %81 = select i1 %80, float %73, float 0.000000e+00
  %82 = fsub float %72, %81
  %83 = shl nuw nsw i32 %13, 23
  %84 = bitcast i32 %83 to float
  %85 = select i1 %71, float 1.000000e+00, float %84
  %86 = fmul float %85, %82
  %87 = icmp eq i32 %6, %11
  %88 = bitcast float %86 to i32
  %89 = select i1 %87, i32 0, i32 %88
  %90 = xor i32 %8, %89
  %91 = bitcast i32 %90 to float
  %92 = icmp ugt i32 %11, 2139095040
  %93 = zext i1 %92 to i32
  %94 = icmp eq i32 %11, 0
  %95 = zext i1 %94 to i32
  %96 = icmp ugt i32 %6, 2139095039
  %97 = zext i1 %96 to i32
  %98 = or i32 %97, %93
  %99 = or i32 %98, %95
  %100 = icmp ne i32 %99, 0
  %101 = select i1 %100, float 0x7FF8000000000000, float %91
  ret float %101
}

; Function Attrs: nounwind
define linkonce_odr spir_func float @_Z6remquoffPU3AS4i(float, float, i32 addrspace(4)* nocapture) #9 {
  %4 = tail call spir_func float @__ftz_f32(float %0) #10
  %5 = tail call spir_func float @__ftz_f32(float %1) #10
  %6 = bitcast float %4 to i32
  %7 = and i32 %6, 2147483647
  %8 = bitcast i32 %7 to float
  %9 = xor i32 %7, %6
  %10 = lshr i32 %7, 23
  %11 = bitcast float %5 to i32
  %12 = and i32 %11, 2147483647
  %13 = bitcast i32 %12 to float
  %14 = xor i32 %12, %11
  %15 = lshr i32 %12, 23
  %16 = and i32 %6, 8388607
  %17 = or i32 %16, 1065353216
  %18 = bitcast i32 %17 to float
  %19 = and i32 %11, 8388607
  %20 = or i32 %19, 1065353216
  %21 = bitcast i32 %20 to float
  %22 = sub nsw i32 %10, %15
  %23 = icmp sgt i32 %22, 3
  br i1 %23, label %24, label %32

; <label>:24                                      ; preds = %3
  %25 = lshr i32 %6, 23
  %26 = lshr i32 %11, 23
  %27 = sub nsw i32 %25, %26
  br label %38

; <label>:28                                      ; preds = %38
  %29 = phi float [ %69, %38 ]
  %30 = phi i32 [ %66, %38 ]
  %31 = and i32 %27, 3
  br label %32

; <label>:32                                      ; preds = %28, %3
  %33 = phi i32 [ %30, %28 ], [ 0, %3 ]
  %34 = phi i32 [ %31, %28 ], [ %22, %3 ]
  %35 = phi float [ %29, %28 ], [ %18, %3 ]
  %36 = icmp sgt i32 %34, 0
  br i1 %36, label %37, label %88

; <label>:37                                      ; preds = %32
  br label %72

; <label>:38                                      ; preds = %38, %24
  %39 = phi i32 [ 0, %24 ], [ %66, %38 ]
  %40 = phi i32 [ %22, %24 ], [ %70, %38 ]
  %41 = phi float [ %18, %24 ], [ %69, %38 ]
  %42 = fcmp oge float %41, %21
  %43 = zext i1 %42 to i32
  %44 = shl i32 %39, 1
  %45 = or i32 %44, %43
  %46 = select i1 %42, float %21, float 0.000000e+00
  %47 = fsub float %41, %46
  %48 = fadd float %47, %47
  %49 = fcmp oge float %48, %21
  %50 = zext i1 %49 to i32
  %51 = shl i32 %45, 1
  %52 = or i32 %50, %51
  %53 = select i1 %49, float %21, float 0.000000e+00
  %54 = fsub float %48, %53
  %55 = fadd float %54, %54
  %56 = fcmp oge float %55, %21
  %57 = zext i1 %56 to i32
  %58 = shl i32 %52, 1
  %59 = or i32 %57, %58
  %60 = select i1 %56, float %21, float 0.000000e+00
  %61 = fsub float %55, %60
  %62 = fadd float %61, %61
  %63 = fcmp oge float %62, %21
  %64 = zext i1 %63 to i32
  %65 = shl i32 %59, 1
  %66 = or i32 %64, %65
  %67 = select i1 %63, float %21, float 0.000000e+00
  %68 = fsub float %62, %67
  %69 = fadd float %68, %68
  %70 = add nsw i32 %40, -4
  %71 = icmp sgt i32 %70, 3
  br i1 %71, label %38, label %28

; <label>:72                                      ; preds = %72, %37
  %73 = phi i32 [ %79, %72 ], [ %33, %37 ]
  %74 = phi i32 [ %83, %72 ], [ %34, %37 ]
  %75 = phi float [ %82, %72 ], [ %35, %37 ]
  %76 = fcmp oge float %75, %21
  %77 = zext i1 %76 to i32
  %78 = shl i32 %73, 1
  %79 = or i32 %78, %77
  %80 = select i1 %76, float %21, float 0.000000e+00
  %81 = fsub float %75, %80
  %82 = fadd float %81, %81
  %83 = add nsw i32 %74, -1
  %84 = icmp sgt i32 %74, 1
  br i1 %84, label %72, label %85

; <label>:85                                      ; preds = %72
  %86 = phi float [ %82, %72 ]
  %87 = phi i32 [ %79, %72 ]
  br label %88

; <label>:88                                      ; preds = %85, %32
  %89 = phi i32 [ %33, %32 ], [ %87, %85 ]
  %90 = phi float [ %35, %32 ], [ %86, %85 ]
  %91 = fcmp ogt float %90, %21
  %92 = zext i1 %91 to i32
  %93 = shl i32 %89, 1
  %94 = or i32 %93, %92
  %95 = select i1 %91, float %21, float 0.000000e+00
  %96 = fsub float %90, %95
  %97 = icmp ult i32 %10, %15
  %98 = select i1 %97, i32 0, i32 %94
  %99 = select i1 %97, float %8, float %96
  %100 = select i1 %97, float %13, float %21
  %101 = fmul float %99, 2.000000e+00
  %102 = fcmp olt float %100, %101
  %103 = zext i1 %102 to i32
  %104 = fcmp oeq float %100, %101
  %105 = zext i1 %104 to i32
  %106 = and i32 %98, %105
  %107 = or i32 %106, %103
  %108 = icmp ne i32 %107, 0
  %109 = select i1 %108, float %100, float 0.000000e+00
  %110 = fsub float %99, %109
  %111 = add i32 %107, %98
  %112 = shl nuw nsw i32 %15, 23
  %113 = bitcast i32 %112 to float
  %114 = select i1 %97, float 1.000000e+00, float %113
  %115 = fmul float %114, %110
  %116 = icmp eq i32 %9, %14
  %117 = select i1 %116, i32 1, i32 -1
  %118 = and i32 %111, 127
  %119 = icmp eq i32 %7, %12
  %120 = select i1 %119, i32 1, i32 %118
  %121 = mul i32 %120, %117
  %122 = bitcast float %115 to i32
  %123 = select i1 %119, i32 0, i32 %122
  %124 = xor i32 %123, %9
  %125 = bitcast i32 %124 to float
  %126 = icmp ugt i32 %12, 2139095040
  %127 = zext i1 %126 to i32
  %128 = icmp eq i32 %12, 0
  %129 = zext i1 %128 to i32
  %130 = icmp ugt i32 %7, 2139095039
  %131 = zext i1 %130 to i32
  %132 = or i32 %131, %127
  %133 = or i32 %132, %129
  %134 = icmp ne i32 %133, 0
  %135 = select i1 %134, i32 0, i32 %121
  %136 = select i1 %134, float 0x7FF8000000000000, float %125
  store i32 %135, i32 addrspace(4)* %2, align 4
  ret float %136
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x float> @_Z4rintDv16_f(<16 x float>) #0 {
  %2 = shufflevector <16 x float> %0, <16 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %3 = tail call spir_func <8 x float> @_Z4rintDv8_f(<8 x float> %2) #2
  %4 = shufflevector <8 x float> %3, <8 x float> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <16 x float> %0, <16 x float> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %6 = tail call spir_func <8 x float> @_Z4rintDv8_f(<8 x float> %5) #2
  %7 = shufflevector <8 x float> %6, <8 x float> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <16 x float> %4, <16 x float> %7, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  ret <16 x float> %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x float> @_Z4rintDv8_f(<8 x float>) #0 {
  %2 = shufflevector <8 x float> %0, <8 x float> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %3 = tail call spir_func <4 x float> @_Z4rintDv4_f(<4 x float> %2) #2
  %4 = shufflevector <4 x float> %3, <4 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <8 x float> %0, <8 x float> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %6 = tail call spir_func <4 x float> @_Z4rintDv4_f(<4 x float> %5) #2
  %7 = shufflevector <4 x float> %6, <4 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <8 x float> %4, <8 x float> %7, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  ret <8 x float> %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x float> @_Z4rintDv4_f(<4 x float>) #0 {
  %2 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x float> @_Z4rintDv2_f(<2 x float> %2) #2
  %4 = shufflevector <2 x float> %3, <2 x float> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %5 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 2, i32 3>
  %6 = tail call spir_func <2 x float> @_Z4rintDv2_f(<2 x float> %5) #2
  %7 = shufflevector <2 x float> %6, <2 x float> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %8 = shufflevector <4 x float> %4, <4 x float> %7, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x float> %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x float> @_Z4rintDv2_f(<2 x float>) #0 {
  %2 = extractelement <2 x float> %0, i64 0
  %3 = tail call spir_func float @_Z4rintf(float %2) #2
  %4 = insertelement <2 x float> undef, float %3, i64 0
  %5 = extractelement <2 x float> %0, i64 1
  %6 = tail call spir_func float @_Z4rintf(float %5) #2
  %7 = insertelement <2 x float> %4, float %6, i64 1
  ret <2 x float> %7
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x float> @_Z4rintDv3_f(<3 x float>) #0 {
  %2 = shufflevector <3 x float> %0, <3 x float> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x float> @_Z4rintDv2_f(<2 x float> %2) #2
  %4 = shufflevector <2 x float> %3, <2 x float> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %5 = extractelement <3 x float> %0, i64 2
  %6 = tail call spir_func float @_Z4rintf(float %5) #2
  %7 = insertelement <3 x float> %4, float %6, i64 2
  ret <3 x float> %7
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z4rintf(float) #0 {
  %2 = tail call spir_func float @__amdil_round_nearest_f32(float %0) #10
  ret float %2
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func float @_Z5rootnfi(float, i32) #1 {
  %3 = sitofp i32 %1 to float
  %4 = tail call spir_func float @_Z12native_recipf(float %3) #2
  %5 = bitcast float %0 to i32
  %6 = and i32 %5, 2147483647
  %7 = icmp eq i32 %5, %6
  %8 = bitcast float %4 to i32
  %9 = and i32 %8, 2147483647
  %10 = icmp eq i32 %8, %9
  %11 = bitcast i32 %6 to float
  %12 = fsub float 1.000000e+00, %11
  %13 = tail call spir_func float @_Z4fabsf(float %12) #2
  %14 = fcmp olt float %13, 6.250000e-02
  %15 = fmul float %12, %12
  %16 = tail call spir_func float @_Z3madfff(float %12, float 0x3FC24924A0000000, float 0x3FC5555560000000) #2
  %17 = tail call spir_func float @_Z3madfff(float %12, float %16, float 0x3FC99999A0000000) #2
  %18 = tail call spir_func float @_Z3madfff(float %12, float %17, float 2.500000e-01) #2
  %19 = tail call spir_func float @_Z3madfff(float %12, float %18, float 0x3FD5555560000000) #2
  %20 = fmul float %12, %15
  %21 = fmul float %20, %19
  %22 = fmul float %15, -5.000000e-01
  %23 = fsub float -0.000000e+00, %21
  %24 = fsub float %22, %21
  %25 = fsub float -0.000000e+00, %12
  %26 = fsub float %24, %12
  %27 = lshr i32 %6, 23
  %28 = add nsw i32 %27, -127
  %29 = or i32 %6, 1065353216
  %30 = bitcast i32 %29 to float
  %31 = fadd float %30, -1.000000e+00
  %32 = bitcast float %31 to i32
  %33 = ashr i32 %32, 23
  %34 = add nsw i32 %33, -253
  %35 = icmp eq i32 %27, 0
  %36 = select i1 %35, i32 %32, i32 %6
  %37 = select i1 %35, i32 %34, i32 %28
  %38 = sitofp i32 %37 to float
  %39 = and i32 %36, 8323072
  %40 = shl i32 %36, 1
  %41 = and i32 %40, 65536
  %42 = add nuw nsw i32 %41, %39
  %43 = or i32 %42, 1056964608
  %44 = bitcast i32 %43 to float
  %45 = and i32 %36, 8388607
  %46 = or i32 %45, 1056964608
  %47 = bitcast i32 %46 to float
  %48 = fsub float %44, %47
  %49 = lshr exact i32 %42, 16
  %50 = zext i32 %49 to i64
  %51 = getelementptr inbounds [0 x <2 x float>] addrspace(2)* bitcast ([129 x <2 x float>] addrspace(2)* @__math32_LOG_INV_TBL_EP to [0 x <2 x float>] addrspace(2)*), i64 0, i64 %50
  %52 = load <2 x float> addrspace(2)* %51, align 8
  %53 = extractelement <2 x float> %52, i64 0
  %54 = fmul float %48, %53
  %55 = extractelement <2 x float> %52, i64 1
  %56 = fmul float %48, %55
  %57 = fadd float %54, %56
  %58 = tail call spir_func float @_Z3madfff(float %57, float 2.500000e-01, float 0x3FD5555560000000) #2
  %59 = tail call spir_func float @_Z3madfff(float %57, float %58, float 5.000000e-01) #2
  %60 = fmul float %57, %57
  %61 = fmul float %59, %60
  %62 = fsub float %54, %57
  %63 = fadd float %56, %62
  %64 = fadd float %61, %63
  %65 = getelementptr inbounds [0 x <2 x float>] addrspace(2)* bitcast ([129 x <2 x float>] addrspace(2)* @__math32_LOGE_TBL to [0 x <2 x float>] addrspace(2)*), i64 0, i64 %50
  %66 = load <2 x float> addrspace(2)* %65, align 8
  %67 = fsub float -0.000000e+00, %57
  %68 = fsub float -0.000000e+00, %64
  %69 = tail call spir_func float @_Z3madfff(float %38, float 0x3F00BFBE80000000, float %68) #2
  %70 = extractelement <2 x float> %66, i64 1
  %71 = fadd float %69, %70
  %72 = fsub float %71, %57
  %73 = extractelement <2 x float> %66, i64 0
  %74 = tail call spir_func float @_Z3madfff(float %38, float 0x3FE62E0000000000, float %73) #2
  %75 = fadd float %74, %72
  %76 = select i1 %14, float %22, float %67
  %77 = select i1 %14, float %23, float %71
  %78 = select i1 %14, float %24, float %72
  %79 = select i1 %14, float %25, float %74
  %80 = select i1 %14, float %26, float %75
  %81 = bitcast float %80 to i32
  %82 = and i32 %81, -4096
  %83 = bitcast i32 %82 to float
  %84 = fsub float %78, %76
  %85 = fsub float %77, %84
  %86 = fsub float %79, %80
  %87 = fadd float %78, %86
  %88 = fadd float %85, %87
  %89 = fsub float %80, %83
  %90 = fadd float %88, %89
  %91 = and i32 %8, -4096
  %92 = bitcast i32 %91 to float
  %93 = bitcast float %3 to i32
  %94 = and i32 %93, -4096
  %95 = bitcast i32 %94 to float
  %96 = fptosi float %95 to i32
  %97 = sub nsw i32 %1, %96
  %98 = sitofp i32 %97 to float
  %99 = fsub float -0.000000e+00, %98
  %100 = fsub float -0.000000e+00, %95
  %101 = tail call spir_func float @_Z3madfff(float %100, float %92, float 1.000000e+00) #2
  %102 = tail call spir_func float @_Z3madfff(float %99, float %92, float %101) #2
  %103 = tail call spir_func float @_Z13native_divideff(float %102, float %3) #2
  %104 = fmul float %103, %90
  %105 = tail call spir_func float @_Z3madfff(float %83, float %103, float %104) #2
  %106 = tail call spir_func float @_Z3madfff(float %90, float %92, float %105) #2
  %107 = tail call spir_func float @_Z3madfff(float %92, float %83, float %106) #2
  %108 = fsub float -0.000000e+00, %107
  %109 = tail call spir_func float @_Z3madfff(float %92, float %83, float %108) #2
  %110 = fadd float %106, %109
  %111 = fmul float %107, 0x4057154760000000
  %112 = fptosi float %111 to i32
  %113 = sitofp i32 %112 to float
  %114 = and i32 %112, 63
  %115 = ashr i32 %112, 6
  %116 = shl i32 %115, 23
  %117 = tail call spir_func float @_Z3madfff(float %113, float 0xBF86200000000000, float %107) #2
  %118 = tail call spir_func float @_Z3madfff(float %113, float 0xBEFC85FDE0000000, float %117) #2
  %119 = fadd float %110, %118
  %120 = tail call spir_func float @_Z3madfff(float %119, float 0x3FA5555560000000, float 0x3FC5555560000000) #2
  %121 = tail call spir_func float @_Z3madfff(float %120, float %119, float 5.000000e-01) #2
  %122 = fmul float %119, %119
  %123 = tail call spir_func float @_Z3madfff(float %121, float %122, float %119) #2
  %124 = zext i32 %114 to i64
  %125 = getelementptr inbounds [0 x <2 x float>] addrspace(2)* bitcast ([65 x <2 x float>] addrspace(2)* @__math32_EXP_TBL_EP to [0 x <2 x float>] addrspace(2)*), i64 0, i64 %124
  %126 = load <2 x float> addrspace(2)* %125, align 8
  %127 = extractelement <2 x float> %126, i64 0
  %128 = extractelement <2 x float> %126, i64 1
  %129 = tail call spir_func float @_Z3madfff(float %128, float %123, float %128) #2
  %130 = tail call spir_func float @_Z3madfff(float %127, float %123, float %129) #2
  %131 = fadd float %127, %130
  %132 = add nsw i32 %115, 21
  %133 = and i32 %132, 31
  %134 = shl i32 1, %133
  %135 = bitcast i32 %134 to float
  %136 = fmul float %135, %131
  %137 = bitcast float %131 to i32
  %138 = add nsw i32 %137, %116
  %139 = bitcast i32 %138 to float
  %140 = icmp slt i32 %115, -125
  %141 = select i1 %140, float %136, float %139
  %142 = fcmp ogt float %107, 0x40562E4300000000
  %143 = fcmp oeq float %107, 0x40562E4300000000
  %144 = fcmp ogt float %110, 0xBE905C6100000000
  %145 = and i1 %143, %144
  %146 = or i1 %142, %145
  %147 = select i1 %146, float 0x7FF0000000000000, float %141
  %148 = fcmp olt float %107, 0xC059D1DA00000000
  %149 = select i1 %148, float 0.000000e+00, float %147
  %150 = and i32 %1, 1
  %151 = bitcast float %149 to i32
  %152 = xor i32 %151, -2147483648
  %153 = bitcast i32 %152 to float
  %154 = icmp ne i32 %150, 0
  %155 = zext i1 %7 to i32
  %156 = xor i32 %155, 1
  %157 = and i32 %156, %1
  %158 = icmp ne i32 %157, 0
  %159 = select i1 %158, float %153, float %149
  %160 = bitcast float %159 to i32
  %161 = xor i32 %150, 1
  %162 = and i32 %156, %161
  %163 = icmp ne i32 %162, 0
  %164 = select i1 %163, i32 2143289344, i32 %160
  %165 = select i1 %7, i32 2139095040, i32 -8388608
  %166 = icmp eq i32 %6, 0
  %167 = zext i1 %166 to i32
  %168 = zext i1 %10 to i32
  %169 = xor i32 %168, 1
  %170 = and i32 %169, %167
  %171 = and i32 %170, %150
  %172 = icmp ne i32 %171, 0
  %173 = select i1 %172, i32 %165, i32 %164
  %174 = and i32 %170, %161
  %175 = icmp ne i32 %174, 0
  %176 = select i1 %175, i32 2139095040, i32 %173
  %177 = and i1 %166, %10
  %178 = zext i1 %177 to i32
  %179 = and i32 %178, %161
  %180 = icmp ne i32 %179, 0
  %181 = select i1 %180, i32 0, i32 %176
  %182 = select i1 %7, i32 0, i32 -2147483648
  %183 = and i1 %154, %177
  %184 = select i1 %183, i32 %182, i32 %181
  %185 = icmp eq i32 %5, -8388608
  %186 = zext i1 %185 to i32
  %187 = and i1 %185, %10
  %188 = and i1 %154, %187
  %189 = select i1 %188, i32 -8388608, i32 %184
  %190 = and i32 %186, %1
  %191 = and i32 %190, %169
  %192 = icmp ne i32 %191, 0
  %193 = select i1 %192, i32 -2147483648, i32 %189
  %194 = icmp eq i32 %5, 2139095040
  %195 = zext i1 %194 to i32
  %196 = and i32 %169, %195
  %197 = icmp ne i32 %196, 0
  %198 = select i1 %197, i32 0, i32 %193
  %199 = and i1 %194, %10
  %200 = select i1 %199, i32 2139095040, i32 %198
  %201 = icmp ugt i32 %6, 2139095040
  %202 = select i1 %201, i32 %5, i32 %200
  %203 = icmp eq i32 %1, 0
  %204 = bitcast i32 %202 to float
  %205 = select i1 %203, float 0x7FF8000000000000, float %204
  ret float %205
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z5roundf(float) #0 {
  %2 = tail call spir_func float @_Z5truncf(float %0) #2
  %3 = fsub float %0, %2
  %4 = tail call spir_func float @_Z4fabsf(float %3) #2
  %5 = bitcast float %0 to i32
  %6 = and i32 %5, -2147483648
  %7 = or i32 %6, 1065353216
  %8 = bitcast i32 %7 to float
  %9 = fcmp oge float %4, 5.000000e-01
  %10 = select i1 %9, float %8, float 0.000000e+00
  %11 = fadd float %2, %10
  ret float %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z5rsqrtf(float) #0 {
  %2 = tail call spir_func float @_Z12native_rsqrtf(float %0) #2
  ret float %2
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func float @_Z3sinf(float) #1 {
  %2 = alloca float, align 4
  %3 = alloca float, align 4
  %4 = bitcast float %0 to i32
  %5 = and i32 %4, 2147483647
  %6 = bitcast i32 %5 to float
  %7 = addrspacecast float* %2 to float addrspace(4)*
  %8 = addrspacecast float* %3 to float addrspace(4)*
  %9 = call spir_func i32 @36(float addrspace(4)* %7, float addrspace(4)* %8, float %6)
  %10 = load float* %2, align 4
  %11 = load float* %3, align 4
  %12 = tail call spir_func float @37(float %10, float %11)
  %13 = tail call spir_func float @38(float %10, float %11)
  %14 = and i32 %9, 1
  %15 = icmp ne i32 %14, 0
  %16 = select i1 %15, float %13, float %12
  %17 = bitcast float %16 to i32
  %18 = icmp sgt i32 %9, 1
  %19 = zext i1 %18 to i32
  %20 = shl nuw i32 %19, 31
  %21 = xor i32 %5, %4
  %22 = xor i32 %21, %20
  %23 = xor i32 %22, %17
  %24 = bitcast i32 %23 to float
  %25 = icmp ugt i32 %5, 2139095039
  %26 = select i1 %25, float 0x7FF8000000000000, float %24
  %27 = fcmp oeq float %0, 0.000000e+00
  %28 = select i1 %27, float %0, float %26
  ret float %28
}

; Function Attrs: inlinehint nounwind
define internal spir_func i32 @36(float addrspace(4)* nocapture, float addrspace(4)* nocapture, float) #7 {
  %4 = fcmp olt float %2, 8.388608e+06
  br i1 %4, label %5, label %7

; <label>:5                                       ; preds = %3
  %6 = tail call spir_func i32 @39(float addrspace(4)* %0, float addrspace(4)* %1, float %2)
  br label %9

; <label>:7                                       ; preds = %3
  %8 = tail call spir_func i32 @40(float addrspace(4)* %0, float addrspace(4)* %1, float %2)
  br label %9

; <label>:9                                       ; preds = %7, %5
  %10 = phi i32 [ %6, %5 ], [ %8, %7 ]
  ret i32 %10
}

; Function Attrs: inlinehint nounwind readnone
define internal spir_func float @37(float, float) #3 {
  %3 = fmul float %0, %0
  %4 = fmul float %3, %0
  %5 = tail call spir_func float @_Z3madfff(float %3, float 0x3DE5D93A60000000, float 0xBE5AE5E680000000) #2
  %6 = tail call spir_func float @_Z3madfff(float %3, float %5, float 0x3EC6DBE4A0000000) #2
  %7 = tail call spir_func float @_Z3madfff(float %3, float %6, float 0xBF2A013A80000000) #2
  %8 = tail call spir_func float @_Z3madfff(float %3, float %7, float 0x3F811110E0000000) #2
  %9 = fmul float %4, %8
  %10 = fsub float -0.000000e+00, %9
  %11 = tail call spir_func float @_Z3madfff(float %1, float 5.000000e-01, float %10) #2
  %12 = fsub float -0.000000e+00, %1
  %13 = tail call spir_func float @_Z3madfff(float %3, float %11, float %12) #2
  %14 = tail call spir_func float @_Z3madfff(float %4, float 0x3FC5555560000000, float %13) #2
  %15 = fsub float %0, %14
  ret float %15
}

; Function Attrs: inlinehint nounwind readnone
define internal spir_func float @38(float, float) #3 {
  %3 = fmul float %0, %0
  %4 = tail call spir_func float @_Z3madfff(float %3, float 0xBDA8FAE9C0000000, float 0x3E21EE9EC0000000) #2
  %5 = tail call spir_func float @_Z3madfff(float %3, float %4, float 0xBE92524740000000) #2
  %6 = tail call spir_func float @_Z3madfff(float %3, float %5, float 0x3EFA015C40000000) #2
  %7 = tail call spir_func float @_Z3madfff(float %3, float %6, float 0xBF56C16C00000000) #2
  %8 = tail call spir_func float @_Z3madfff(float %3, float %7, float 0x3FA5555560000000) #2
  %9 = fmul float %3, %8
  %10 = bitcast float %0 to i32
  %11 = and i32 %10, 2147483647
  %12 = add nsw i32 %11, -16777216
  %13 = bitcast i32 %12 to float
  %14 = add nsw i32 %11, -1050253722
  %15 = icmp ult i32 %14, 11429479
  %16 = select i1 %15, float %13, float 0.000000e+00
  %17 = icmp ugt i32 %11, 1061683200
  %18 = select i1 %17, float 2.812500e-01, float %16
  %19 = fsub float -0.000000e+00, %18
  %20 = tail call spir_func float @_Z3madfff(float %3, float 5.000000e-01, float %19) #2
  %21 = fsub float 1.000000e+00, %18
  %22 = fmul float %0, %1
  %23 = fsub float -0.000000e+00, %22
  %24 = tail call spir_func float @_Z3madfff(float %3, float %9, float %23) #2
  %25 = fsub float %20, %24
  %26 = fsub float %21, %25
  ret float %26
}

; Function Attrs: inlinehint nounwind
define internal spir_func i32 @39(float addrspace(4)* nocapture, float addrspace(4)* nocapture, float) #7 {
  %4 = tail call spir_func float @41(float addrspace(4)* %0, float addrspace(4)* %1, float %2)
  %5 = fptosi float %4 to i32
  %6 = and i32 %5, 3
  ret i32 %6
}

; Function Attrs: inlinehint nounwind
define internal spir_func i32 @40(float addrspace(4)* nocapture, float addrspace(4)* nocapture, float) #7 {
  %4 = bitcast float %2 to i32
  %5 = lshr i32 %4, 23
  %6 = and i32 %4, 8388607
  %7 = or i32 %6, 8388608
  %8 = mul i32 %7, -28220501
  %9 = tail call spir_func i32 @_Z6mul_hijj(i32 %7, i32 -28220501) #2
  %10 = tail call spir_func i32 @__amdil_umad_u32(i32 %7, i32 1011060801, i32 %9) #11
  %11 = tail call spir_func i32 @_Z6mul_hijj(i32 %7, i32 1011060801) #2
  %12 = icmp ult i32 %10, %9
  %13 = zext i1 %12 to i32
  %14 = add i32 %13, %11
  %15 = tail call spir_func i32 @__amdil_umad_u32(i32 %7, i32 -614296167, i32 %14) #11
  %16 = tail call spir_func i32 @_Z6mul_hijj(i32 %7, i32 -614296167) #2
  %17 = icmp ult i32 %15, %14
  %18 = zext i1 %17 to i32
  %19 = add i32 %18, %16
  %20 = tail call spir_func i32 @__amdil_umad_u32(i32 %7, i32 -181084736, i32 %19) #11
  %21 = tail call spir_func i32 @_Z6mul_hijj(i32 %7, i32 -181084736) #2
  %22 = icmp ult i32 %20, %19
  %23 = zext i1 %22 to i32
  %24 = add i32 %23, %21
  %25 = tail call spir_func i32 @__amdil_umad_u32(i32 %7, i32 -64530479, i32 %24) #11
  %26 = tail call spir_func i32 @_Z6mul_hijj(i32 %7, i32 -64530479) #2
  %27 = icmp ult i32 %25, %24
  %28 = zext i1 %27 to i32
  %29 = add i32 %28, %26
  %30 = tail call spir_func i32 @__amdil_umad_u32(i32 %7, i32 1313084713, i32 %29) #11
  %31 = tail call spir_func i32 @_Z6mul_hijj(i32 %7, i32 1313084713) #2
  %32 = icmp ult i32 %30, %29
  %33 = zext i1 %32 to i32
  %34 = add i32 %33, %31
  %35 = tail call spir_func i32 @__amdil_umad_u32(i32 %7, i32 -1560706194, i32 %34) #11
  %36 = tail call spir_func i32 @_Z6mul_hijj(i32 %7, i32 -1560706194) #2
  %37 = icmp ult i32 %35, %34
  %38 = zext i1 %37 to i32
  %39 = add i32 %38, %36
  %40 = add nsw i32 %5, -120
  %41 = icmp ugt i32 %40, 31
  %42 = select i1 %41, i32 %35, i32 %39
  %43 = select i1 %41, i32 %30, i32 %35
  %44 = select i1 %41, i32 %25, i32 %30
  %45 = select i1 %41, i32 %20, i32 %25
  %46 = select i1 %41, i32 %15, i32 %20
  %47 = select i1 %41, i32 %10, i32 %15
  %48 = select i1 %41, i32 %8, i32 %10
  %49 = select i1 %41, i32 32, i32 0
  %50 = sub nsw i32 %40, %49
  %51 = icmp ugt i32 %50, 31
  %52 = select i1 %51, i32 %43, i32 %42
  %53 = select i1 %51, i32 %44, i32 %43
  %54 = select i1 %51, i32 %45, i32 %44
  %55 = select i1 %51, i32 %46, i32 %45
  %56 = select i1 %51, i32 %47, i32 %46
  %57 = select i1 %51, i32 %48, i32 %47
  %58 = select i1 %51, i32 32, i32 0
  %59 = sub nsw i32 %50, %58
  %60 = icmp ugt i32 %59, 31
  %61 = select i1 %60, i32 %53, i32 %52
  %62 = select i1 %60, i32 %54, i32 %53
  %63 = select i1 %60, i32 %55, i32 %54
  %64 = select i1 %60, i32 %56, i32 %55
  %65 = select i1 %60, i32 %57, i32 %56
  %66 = select i1 %60, i32 32, i32 0
  %67 = sub nsw i32 %59, %66
  %68 = icmp ugt i32 %67, 31
  %69 = select i1 %68, i32 %62, i32 %61
  %70 = select i1 %68, i32 %63, i32 %62
  %71 = select i1 %68, i32 %64, i32 %63
  %72 = select i1 %68, i32 %65, i32 %64
  %73 = select i1 %68, i32 32, i32 0
  %74 = icmp ne i32 %73, %67
  %75 = sub nsw i32 %73, %67
  %76 = add nsw i32 %75, 32
  %77 = tail call spir_func i32 @42(i32 %69, i32 %70, i32 %76)
  %78 = tail call spir_func i32 @42(i32 %70, i32 %71, i32 %76)
  %79 = tail call spir_func i32 @42(i32 %71, i32 %72, i32 %76)
  %80 = select i1 %74, i32 %77, i32 %69
  %81 = select i1 %74, i32 %78, i32 %70
  %82 = select i1 %74, i32 %79, i32 %71
  %83 = lshr i32 %80, 29
  %84 = tail call spir_func i32 @42(i32 %80, i32 %81, i32 30)
  %85 = tail call spir_func i32 @42(i32 %81, i32 %82, i32 30)
  %86 = tail call spir_func i32 @42(i32 %82, i32 %72, i32 30)
  %87 = and i32 %83, 1
  %88 = shl i32 %83, 31
  %89 = ashr exact i32 %88, 31
  %90 = xor i32 %89, %84
  %91 = xor i32 %89, %85
  %92 = xor i32 %89, %86
  %93 = tail call spir_func i32 @_Z3clzj(i32 %90) #2
  %94 = sub i32 31, %93
  %95 = tail call spir_func i32 @42(i32 %90, i32 %91, i32 %94)
  %96 = tail call spir_func i32 @42(i32 %91, i32 %92, i32 %94)
  %97 = sub i32 126, %93
  %98 = shl i32 %97, 23
  %99 = lshr i32 %95, 9
  %100 = or i32 %99, %98
  %101 = or i32 %100, %88
  %102 = bitcast i32 %101 to float
  %103 = tail call spir_func i32 @42(i32 %95, i32 %96, i32 9)
  %104 = tail call spir_func i32 @_Z3clzj(i32 %103) #2
  %105 = sub i32 31, %104
  %106 = tail call spir_func i32 @42(i32 %103, i32 %96, i32 %105)
  %107 = sub i32 102, %93
  %108 = sub i32 %107, %104
  %109 = shl i32 %108, 23
  %110 = lshr i32 %106, 9
  %111 = or i32 %110, %109
  %112 = or i32 %111, %88
  %113 = bitcast i32 %112 to float
  %114 = fmul float %102, 0x3FF921FB40000000
  %115 = fsub float -0.000000e+00, %114
  %116 = tail call spir_func float @_Z3fmafff(float %102, float 0x3FF921FB40000000, float %115) #2
  %117 = tail call spir_func float @_Z3fmafff(float %102, float 0x3E74442D00000000, float %116) #2
  %118 = tail call spir_func float @_Z3fmafff(float %113, float 0x3FF921FB40000000, float %117) #2
  %119 = fadd float %118, %114
  %120 = fsub float %119, %114
  %121 = fsub float %118, %120
  store float %119, float addrspace(4)* %0, align 4
  store float %121, float addrspace(4)* %1, align 4
  %122 = lshr i32 %80, 30
  %123 = add nuw nsw i32 %87, %122
  %124 = and i32 %123, 3
  ret i32 %124
}

; Function Attrs: inlinehint nounwind
define internal spir_func float @41(float addrspace(4)* nocapture, float addrspace(4)* nocapture, float) #7 {
  %4 = alloca float, align 4
  %5 = alloca float, align 4
  %6 = alloca float, align 4
  %7 = alloca float, align 4
  %8 = alloca float, align 4
  %9 = alloca float, align 4
  %10 = tail call spir_func float @_Z3madfff(float %2, float 0x3FE45F3060000000, float 5.000000e-01) #2
  %11 = tail call spir_func float @_Z5truncf(float %10) #2
  %12 = addrspacecast float* %4 to float addrspace(4)*
  %13 = addrspacecast float* %5 to float addrspace(4)*
  call spir_func void @43(float addrspace(4)* %12, float addrspace(4)* %13, float %11, float 0x3FF921FB40000000)
  %14 = load float* %4, align 4
  %15 = fsub float %2, %14
  %16 = fsub float %2, %15
  %17 = fsub float %16, %14
  %18 = load float* %5, align 4
  %19 = fsub float %17, %18
  %20 = fadd float %15, %19
  %21 = addrspacecast float* %6 to float addrspace(4)*
  %22 = addrspacecast float* %7 to float addrspace(4)*
  call spir_func void @43(float addrspace(4)* %21, float addrspace(4)* %22, float %11, float 0x3E74442D00000000)
  %23 = load float* %6, align 4
  %24 = fsub float %20, %23
  %25 = fsub float %20, %24
  %26 = fsub float %25, %23
  %27 = load float* %7, align 4
  %28 = fsub float %26, %27
  %29 = fadd float %24, %28
  %30 = addrspacecast float* %8 to float addrspace(4)*
  %31 = addrspacecast float* %9 to float addrspace(4)*
  call spir_func void @43(float addrspace(4)* %30, float addrspace(4)* %31, float %11, float 0x3CF8469880000000)
  %32 = load float* %8, align 4
  %33 = fsub float %29, %32
  %34 = fsub float %29, %33
  %35 = fsub float %34, %32
  %36 = fadd float %33, %35
  store float %36, float addrspace(4)* %0, align 4
  %37 = load float* %9, align 4
  %38 = fsub float -0.000000e+00, %37
  store float %38, float addrspace(4)* %1, align 4
  ret float %11
}

; Function Attrs: inlinehint nounwind readnone
define internal spir_func i32 @42(i32, i32, i32) #3 {
  %4 = sub i32 0, %2
  %5 = and i32 %4, 31
  %6 = shl i32 %0, %5
  %7 = and i32 %2, 31
  %8 = lshr i32 %1, %7
  %9 = or i32 %6, %8
  ret i32 %9
}

; Function Attrs: inlinehint nounwind
define internal spir_func void @43(float addrspace(4)* nocapture, float addrspace(4)* nocapture, float, float) #7 {
  %5 = fmul float %2, %3
  store float %5, float addrspace(4)* %0, align 4
  %6 = fsub float -0.000000e+00, %5
  %7 = tail call spir_func float @_Z3fmafff(float %2, float %3, float %6) #2
  store float %7, float addrspace(4)* %1, align 4
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @_Z6sincosfPU3AS4f(float, float addrspace(4)* nocapture) #6 {
  %3 = alloca float, align 4
  %4 = alloca float, align 4
  %5 = bitcast float %0 to i32
  %6 = and i32 %5, 2147483647
  %7 = bitcast i32 %6 to float
  %8 = addrspacecast float* %3 to float addrspace(4)*
  %9 = addrspacecast float* %4 to float addrspace(4)*
  %10 = call spir_func i32 @44(float addrspace(4)* %8, float addrspace(4)* %9, float %7)
  %11 = load float* %3, align 4
  %12 = load float* %4, align 4
  %13 = tail call spir_func float @45(float %11, float %12)
  %14 = tail call spir_func float @46(float %11, float %12)
  %15 = icmp sgt i32 %10, 1
  %16 = zext i1 %15 to i32
  %17 = shl nuw i32 %16, 31
  %18 = and i32 %10, 1
  %19 = icmp ne i32 %18, 0
  %20 = select i1 %19, float %14, float %13
  %21 = bitcast float %20 to i32
  %22 = xor i32 %6, %5
  %23 = xor i32 %22, %17
  %24 = xor i32 %23, %21
  %25 = bitcast i32 %24 to float
  %26 = fsub float -0.000000e+00, %13
  %27 = select i1 %19, float %26, float %14
  %28 = bitcast float %27 to i32
  %29 = xor i32 %28, %17
  %30 = bitcast i32 %29 to float
  %31 = icmp ugt i32 %6, 2139095039
  %32 = select i1 %31, float 0x7FF8000000000000, float %30
  %33 = select i1 %31, float 0x7FF8000000000000, float %25
  store float %32, float addrspace(4)* %1, align 4
  ret float %33
}

; Function Attrs: inlinehint nounwind
define internal spir_func i32 @44(float addrspace(4)* nocapture, float addrspace(4)* nocapture, float) #7 {
  %4 = fcmp olt float %2, 8.388608e+06
  br i1 %4, label %5, label %7

; <label>:5                                       ; preds = %3
  %6 = tail call spir_func i32 @47(float addrspace(4)* %0, float addrspace(4)* %1, float %2)
  br label %9

; <label>:7                                       ; preds = %3
  %8 = tail call spir_func i32 @48(float addrspace(4)* %0, float addrspace(4)* %1, float %2)
  br label %9

; <label>:9                                       ; preds = %7, %5
  %10 = phi i32 [ %6, %5 ], [ %8, %7 ]
  ret i32 %10
}

; Function Attrs: inlinehint nounwind readnone
define internal spir_func float @45(float, float) #3 {
  %3 = fmul float %0, %0
  %4 = fmul float %3, %0
  %5 = tail call spir_func float @_Z3madfff(float %3, float 0x3DE5D93A60000000, float 0xBE5AE5E680000000) #2
  %6 = tail call spir_func float @_Z3madfff(float %3, float %5, float 0x3EC6DBE4A0000000) #2
  %7 = tail call spir_func float @_Z3madfff(float %3, float %6, float 0xBF2A013A80000000) #2
  %8 = tail call spir_func float @_Z3madfff(float %3, float %7, float 0x3F811110E0000000) #2
  %9 = fmul float %4, %8
  %10 = fsub float -0.000000e+00, %9
  %11 = tail call spir_func float @_Z3madfff(float %1, float 5.000000e-01, float %10) #2
  %12 = fsub float -0.000000e+00, %1
  %13 = tail call spir_func float @_Z3madfff(float %3, float %11, float %12) #2
  %14 = tail call spir_func float @_Z3madfff(float %4, float 0x3FC5555560000000, float %13) #2
  %15 = fsub float %0, %14
  ret float %15
}

; Function Attrs: inlinehint nounwind readnone
define internal spir_func float @46(float, float) #3 {
  %3 = fmul float %0, %0
  %4 = tail call spir_func float @_Z3madfff(float %3, float 0xBDA8FAE9C0000000, float 0x3E21EE9EC0000000) #2
  %5 = tail call spir_func float @_Z3madfff(float %3, float %4, float 0xBE92524740000000) #2
  %6 = tail call spir_func float @_Z3madfff(float %3, float %5, float 0x3EFA015C40000000) #2
  %7 = tail call spir_func float @_Z3madfff(float %3, float %6, float 0xBF56C16C00000000) #2
  %8 = tail call spir_func float @_Z3madfff(float %3, float %7, float 0x3FA5555560000000) #2
  %9 = fmul float %3, %8
  %10 = bitcast float %0 to i32
  %11 = and i32 %10, 2147483647
  %12 = add nsw i32 %11, -16777216
  %13 = bitcast i32 %12 to float
  %14 = add nsw i32 %11, -1050253722
  %15 = icmp ult i32 %14, 11429479
  %16 = select i1 %15, float %13, float 0.000000e+00
  %17 = icmp ugt i32 %11, 1061683200
  %18 = select i1 %17, float 2.812500e-01, float %16
  %19 = fsub float -0.000000e+00, %18
  %20 = tail call spir_func float @_Z3madfff(float %3, float 5.000000e-01, float %19) #2
  %21 = fsub float 1.000000e+00, %18
  %22 = fmul float %0, %1
  %23 = fsub float -0.000000e+00, %22
  %24 = tail call spir_func float @_Z3madfff(float %3, float %9, float %23) #2
  %25 = fsub float %20, %24
  %26 = fsub float %21, %25
  ret float %26
}

; Function Attrs: inlinehint nounwind
define internal spir_func i32 @47(float addrspace(4)* nocapture, float addrspace(4)* nocapture, float) #7 {
  %4 = tail call spir_func float @49(float addrspace(4)* %0, float addrspace(4)* %1, float %2)
  %5 = fptosi float %4 to i32
  %6 = and i32 %5, 3
  ret i32 %6
}

; Function Attrs: inlinehint nounwind
define internal spir_func i32 @48(float addrspace(4)* nocapture, float addrspace(4)* nocapture, float) #7 {
  %4 = bitcast float %2 to i32
  %5 = lshr i32 %4, 23
  %6 = and i32 %4, 8388607
  %7 = or i32 %6, 8388608
  %8 = mul i32 %7, -28220501
  %9 = tail call spir_func i32 @_Z6mul_hijj(i32 %7, i32 -28220501) #2
  %10 = tail call spir_func i32 @__amdil_umad_u32(i32 %7, i32 1011060801, i32 %9) #11
  %11 = tail call spir_func i32 @_Z6mul_hijj(i32 %7, i32 1011060801) #2
  %12 = icmp ult i32 %10, %9
  %13 = zext i1 %12 to i32
  %14 = add i32 %13, %11
  %15 = tail call spir_func i32 @__amdil_umad_u32(i32 %7, i32 -614296167, i32 %14) #11
  %16 = tail call spir_func i32 @_Z6mul_hijj(i32 %7, i32 -614296167) #2
  %17 = icmp ult i32 %15, %14
  %18 = zext i1 %17 to i32
  %19 = add i32 %18, %16
  %20 = tail call spir_func i32 @__amdil_umad_u32(i32 %7, i32 -181084736, i32 %19) #11
  %21 = tail call spir_func i32 @_Z6mul_hijj(i32 %7, i32 -181084736) #2
  %22 = icmp ult i32 %20, %19
  %23 = zext i1 %22 to i32
  %24 = add i32 %23, %21
  %25 = tail call spir_func i32 @__amdil_umad_u32(i32 %7, i32 -64530479, i32 %24) #11
  %26 = tail call spir_func i32 @_Z6mul_hijj(i32 %7, i32 -64530479) #2
  %27 = icmp ult i32 %25, %24
  %28 = zext i1 %27 to i32
  %29 = add i32 %28, %26
  %30 = tail call spir_func i32 @__amdil_umad_u32(i32 %7, i32 1313084713, i32 %29) #11
  %31 = tail call spir_func i32 @_Z6mul_hijj(i32 %7, i32 1313084713) #2
  %32 = icmp ult i32 %30, %29
  %33 = zext i1 %32 to i32
  %34 = add i32 %33, %31
  %35 = tail call spir_func i32 @__amdil_umad_u32(i32 %7, i32 -1560706194, i32 %34) #11
  %36 = tail call spir_func i32 @_Z6mul_hijj(i32 %7, i32 -1560706194) #2
  %37 = icmp ult i32 %35, %34
  %38 = zext i1 %37 to i32
  %39 = add i32 %38, %36
  %40 = add nsw i32 %5, -120
  %41 = icmp ugt i32 %40, 31
  %42 = select i1 %41, i32 %35, i32 %39
  %43 = select i1 %41, i32 %30, i32 %35
  %44 = select i1 %41, i32 %25, i32 %30
  %45 = select i1 %41, i32 %20, i32 %25
  %46 = select i1 %41, i32 %15, i32 %20
  %47 = select i1 %41, i32 %10, i32 %15
  %48 = select i1 %41, i32 %8, i32 %10
  %49 = select i1 %41, i32 32, i32 0
  %50 = sub nsw i32 %40, %49
  %51 = icmp ugt i32 %50, 31
  %52 = select i1 %51, i32 %43, i32 %42
  %53 = select i1 %51, i32 %44, i32 %43
  %54 = select i1 %51, i32 %45, i32 %44
  %55 = select i1 %51, i32 %46, i32 %45
  %56 = select i1 %51, i32 %47, i32 %46
  %57 = select i1 %51, i32 %48, i32 %47
  %58 = select i1 %51, i32 32, i32 0
  %59 = sub nsw i32 %50, %58
  %60 = icmp ugt i32 %59, 31
  %61 = select i1 %60, i32 %53, i32 %52
  %62 = select i1 %60, i32 %54, i32 %53
  %63 = select i1 %60, i32 %55, i32 %54
  %64 = select i1 %60, i32 %56, i32 %55
  %65 = select i1 %60, i32 %57, i32 %56
  %66 = select i1 %60, i32 32, i32 0
  %67 = sub nsw i32 %59, %66
  %68 = icmp ugt i32 %67, 31
  %69 = select i1 %68, i32 %62, i32 %61
  %70 = select i1 %68, i32 %63, i32 %62
  %71 = select i1 %68, i32 %64, i32 %63
  %72 = select i1 %68, i32 %65, i32 %64
  %73 = select i1 %68, i32 32, i32 0
  %74 = icmp ne i32 %73, %67
  %75 = sub nsw i32 %73, %67
  %76 = add nsw i32 %75, 32
  %77 = tail call spir_func i32 @50(i32 %69, i32 %70, i32 %76)
  %78 = tail call spir_func i32 @50(i32 %70, i32 %71, i32 %76)
  %79 = tail call spir_func i32 @50(i32 %71, i32 %72, i32 %76)
  %80 = select i1 %74, i32 %77, i32 %69
  %81 = select i1 %74, i32 %78, i32 %70
  %82 = select i1 %74, i32 %79, i32 %71
  %83 = lshr i32 %80, 29
  %84 = tail call spir_func i32 @50(i32 %80, i32 %81, i32 30)
  %85 = tail call spir_func i32 @50(i32 %81, i32 %82, i32 30)
  %86 = tail call spir_func i32 @50(i32 %82, i32 %72, i32 30)
  %87 = and i32 %83, 1
  %88 = shl i32 %83, 31
  %89 = ashr exact i32 %88, 31
  %90 = xor i32 %89, %84
  %91 = xor i32 %89, %85
  %92 = xor i32 %89, %86
  %93 = tail call spir_func i32 @_Z3clzj(i32 %90) #2
  %94 = sub i32 31, %93
  %95 = tail call spir_func i32 @50(i32 %90, i32 %91, i32 %94)
  %96 = tail call spir_func i32 @50(i32 %91, i32 %92, i32 %94)
  %97 = sub i32 126, %93
  %98 = shl i32 %97, 23
  %99 = lshr i32 %95, 9
  %100 = or i32 %99, %98
  %101 = or i32 %100, %88
  %102 = bitcast i32 %101 to float
  %103 = tail call spir_func i32 @50(i32 %95, i32 %96, i32 9)
  %104 = tail call spir_func i32 @_Z3clzj(i32 %103) #2
  %105 = sub i32 31, %104
  %106 = tail call spir_func i32 @50(i32 %103, i32 %96, i32 %105)
  %107 = sub i32 102, %93
  %108 = sub i32 %107, %104
  %109 = shl i32 %108, 23
  %110 = lshr i32 %106, 9
  %111 = or i32 %110, %109
  %112 = or i32 %111, %88
  %113 = bitcast i32 %112 to float
  %114 = fmul float %102, 0x3FF921FB40000000
  %115 = fsub float -0.000000e+00, %114
  %116 = tail call spir_func float @_Z3fmafff(float %102, float 0x3FF921FB40000000, float %115) #2
  %117 = tail call spir_func float @_Z3fmafff(float %102, float 0x3E74442D00000000, float %116) #2
  %118 = tail call spir_func float @_Z3fmafff(float %113, float 0x3FF921FB40000000, float %117) #2
  %119 = fadd float %118, %114
  %120 = fsub float %119, %114
  %121 = fsub float %118, %120
  store float %119, float addrspace(4)* %0, align 4
  store float %121, float addrspace(4)* %1, align 4
  %122 = lshr i32 %80, 30
  %123 = add nuw nsw i32 %87, %122
  %124 = and i32 %123, 3
  ret i32 %124
}

; Function Attrs: inlinehint nounwind
define internal spir_func float @49(float addrspace(4)* nocapture, float addrspace(4)* nocapture, float) #7 {
  %4 = alloca float, align 4
  %5 = alloca float, align 4
  %6 = alloca float, align 4
  %7 = alloca float, align 4
  %8 = alloca float, align 4
  %9 = alloca float, align 4
  %10 = tail call spir_func float @_Z3madfff(float %2, float 0x3FE45F3060000000, float 5.000000e-01) #2
  %11 = tail call spir_func float @_Z5truncf(float %10) #2
  %12 = addrspacecast float* %4 to float addrspace(4)*
  %13 = addrspacecast float* %5 to float addrspace(4)*
  call spir_func void @51(float addrspace(4)* %12, float addrspace(4)* %13, float %11, float 0x3FF921FB40000000)
  %14 = load float* %4, align 4
  %15 = fsub float %2, %14
  %16 = fsub float %2, %15
  %17 = fsub float %16, %14
  %18 = load float* %5, align 4
  %19 = fsub float %17, %18
  %20 = fadd float %15, %19
  %21 = addrspacecast float* %6 to float addrspace(4)*
  %22 = addrspacecast float* %7 to float addrspace(4)*
  call spir_func void @51(float addrspace(4)* %21, float addrspace(4)* %22, float %11, float 0x3E74442D00000000)
  %23 = load float* %6, align 4
  %24 = fsub float %20, %23
  %25 = fsub float %20, %24
  %26 = fsub float %25, %23
  %27 = load float* %7, align 4
  %28 = fsub float %26, %27
  %29 = fadd float %24, %28
  %30 = addrspacecast float* %8 to float addrspace(4)*
  %31 = addrspacecast float* %9 to float addrspace(4)*
  call spir_func void @51(float addrspace(4)* %30, float addrspace(4)* %31, float %11, float 0x3CF8469880000000)
  %32 = load float* %8, align 4
  %33 = fsub float %29, %32
  %34 = fsub float %29, %33
  %35 = fsub float %34, %32
  %36 = fadd float %33, %35
  store float %36, float addrspace(4)* %0, align 4
  %37 = load float* %9, align 4
  %38 = fsub float -0.000000e+00, %37
  store float %38, float addrspace(4)* %1, align 4
  ret float %11
}

; Function Attrs: inlinehint nounwind readnone
define internal spir_func i32 @50(i32, i32, i32) #3 {
  %4 = sub i32 0, %2
  %5 = and i32 %4, 31
  %6 = shl i32 %0, %5
  %7 = and i32 %2, 31
  %8 = lshr i32 %1, %7
  %9 = or i32 %6, %8
  ret i32 %9
}

; Function Attrs: inlinehint nounwind
define internal spir_func void @51(float addrspace(4)* nocapture, float addrspace(4)* nocapture, float, float) #7 {
  %5 = fmul float %2, %3
  store float %5, float addrspace(4)* %0, align 4
  %6 = fsub float -0.000000e+00, %5
  %7 = tail call spir_func float @_Z3fmafff(float %2, float %3, float %6) #2
  store float %7, float addrspace(4)* %1, align 4
  ret void
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func float @_Z4sinhf(float) #1 {
  %2 = bitcast float %0 to i32
  %3 = and i32 %2, 2147483647
  %4 = xor i32 %3, %2
  %5 = bitcast i32 %3 to float
  %6 = fptosi float %5 to i32
  %7 = icmp ugt i32 %6, 36
  %8 = select i1 %7, i32 0, i32 %6
  %9 = sitofp i32 %8 to float
  %10 = fsub float %5, %9
  %11 = fmul float %10, %10
  %12 = tail call spir_func float @_Z3madfff(float %11, float 0x3D6B4125A0000000, float 0x3DE611CB20000000) #2
  %13 = tail call spir_func float @_Z3madfff(float %11, float %12, float 0x3E5AE64600000000) #2
  %14 = tail call spir_func float @_Z3madfff(float %11, float %13, float 0x3EC71DE3A0000000) #2
  %15 = tail call spir_func float @_Z3madfff(float %11, float %14, float 0x3F2A01A020000000) #2
  %16 = tail call spir_func float @_Z3madfff(float %11, float %15, float 0x3F81111120000000) #2
  %17 = tail call spir_func float @_Z3madfff(float %11, float %16, float 0x3FC5555560000000) #2
  %18 = fmul float %10, %11
  %19 = tail call spir_func float @_Z3madfff(float %17, float %18, float %10) #2
  %20 = tail call spir_func float @_Z3madfff(float %11, float 0x3DA9984B80000000, float 0x3E21EE5640000000) #2
  %21 = tail call spir_func float @_Z3madfff(float %11, float %20, float 0x3E927E5060000000) #2
  %22 = tail call spir_func float @_Z3madfff(float %11, float %21, float 0x3EFA01A020000000) #2
  %23 = tail call spir_func float @_Z3madfff(float %11, float %22, float 0x3F56C16C20000000) #2
  %24 = tail call spir_func float @_Z3madfff(float %11, float %23, float 0x3FA5555560000000) #2
  %25 = tail call spir_func float @_Z3madfff(float %11, float %24, float 5.000000e-01) #2
  %26 = tail call spir_func float @_Z3madfff(float %25, float %11, float 1.000000e+00) #2
  %27 = sext i32 %8 to i64
  %28 = getelementptr inbounds [0 x <2 x float>] addrspace(2)* bitcast ([37 x <2 x float>] addrspace(2)* @__math32_SINHCOSH_TBL to [0 x <2 x float>] addrspace(2)*), i64 0, i64 %27
  %29 = load <2 x float> addrspace(2)* %28, align 8
  %30 = extractelement <2 x float> %29, i64 1
  %31 = extractelement <2 x float> %29, i64 0
  %32 = fmul float %26, %31
  %33 = tail call spir_func float @_Z3madfff(float %30, float %19, float %32) #2
  %34 = fadd float %5, 0xBFE62E5000000000
  %35 = tail call spir_func float @_Z3expf(float %34) #2
  %36 = tail call spir_func float @_Z3madfff(float 0x3EDA0210E0000000, float %35, float %35) #2
  %37 = fcmp oge float %5, 0x4020A2B240000000
  %38 = select i1 %37, float %36, float %33
  %39 = bitcast float %38 to i32
  %40 = fcmp oge float %5, 0x40565A9FA0000000
  %41 = select i1 %40, i32 2139095040, i32 %39
  %42 = or i32 %41, %4
  %43 = bitcast i32 %42 to float
  %44 = add nsw i32 %3, -947912704
  %45 = icmp ugt i32 %44, 1191182336
  %46 = select i1 %45, float %0, float %43
  ret float %46
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func float @_Z5sinpif(float) #1 {
  %2 = bitcast float %0 to i32
  %3 = and i32 %2, -2147483648
  %4 = xor i32 %3, %2
  %5 = bitcast i32 %4 to float
  %6 = fptosi float %5 to i32
  %7 = sitofp i32 %6 to float
  %8 = fsub float %5, %7
  %9 = shl i32 %6, 31
  %10 = xor i32 %9, %3
  %11 = icmp slt i32 %4, 2139095040
  %12 = select i1 %11, i32 %3, i32 2143289344
  %13 = fsub float 1.000000e+00, %8
  %14 = fcmp ole float %8, 7.500000e-01
  %15 = fadd float %8, -5.000000e-01
  %16 = select i1 %14, float %15, float %13
  %17 = fcmp olt float %8, 5.000000e-01
  %18 = fsub float 5.000000e-01, %8
  %19 = select i1 %17, float %18, float %16
  %20 = fcmp ole float %8, 2.500000e-01
  %21 = select i1 %20, float %8, float %19
  %22 = fmul float %21, 0x400921FB60000000
  %23 = tail call spir_func <2 x float> @52(float %22)
  %24 = xor i1 %20, true
  %25 = and i1 %14, %24
  %26 = extractelement <2 x float> %23, i64 1
  %27 = extractelement <2 x float> %23, i64 0
  %28 = select i1 %25, float %26, float %27
  %29 = bitcast float %28 to i32
  %30 = xor i32 %10, %29
  %31 = icmp slt i32 %4, 1258291200
  %32 = select i1 %31, i32 %30, i32 %12
  %33 = bitcast i32 %32 to float
  ret float %33
}

; Function Attrs: inlinehint nounwind readnone
define internal spir_func <2 x float> @52(float) #3 {
  %2 = fmul float %0, %0
  %3 = fmul float %2, %0
  %4 = tail call spir_func float @_Z3madfff(float %2, float 0x3EC6DBE4A0000000, float 0xBF2A013A80000000) #2
  %5 = tail call spir_func float @_Z3madfff(float %2, float %4, float 0x3F811110E0000000) #2
  %6 = tail call spir_func float @_Z3madfff(float %2, float %5, float 0xBFC5555560000000) #2
  %7 = tail call spir_func float @_Z3madfff(float %3, float %6, float %0) #2
  %8 = insertelement <2 x float> undef, float %7, i64 0
  %9 = fmul float %2, %2
  %10 = tail call spir_func float @_Z3madfff(float %2, float 0xBE92524740000000, float 0x3EFA015C60000000) #2
  %11 = tail call spir_func float @_Z3madfff(float %2, float %10, float 0xBF56C16C00000000) #2
  %12 = tail call spir_func float @_Z3madfff(float %2, float %11, float 0x3FA5555560000000) #2
  %13 = tail call spir_func float @_Z3madfff(float %2, float -5.000000e-01, float 1.000000e+00) #2
  %14 = tail call spir_func float @_Z3madfff(float %9, float %12, float %13) #2
  %15 = insertelement <2 x float> %8, float %14, i64 1
  ret <2 x float> %15
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z4sqrtf(float) #0 {
  %2 = tail call spir_func float @_Z11native_sqrtf(float %0) #2
  ret float %2
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func float @_Z3tanf(float) #1 {
  %2 = alloca float, align 4
  %3 = alloca float, align 4
  %4 = bitcast float %0 to i32
  %5 = and i32 %4, 2147483647
  %6 = bitcast i32 %5 to float
  %7 = addrspacecast float* %2 to float addrspace(4)*
  %8 = addrspacecast float* %3 to float addrspace(4)*
  %9 = call spir_func i32 @53(float addrspace(4)* %7, float addrspace(4)* %8, float %6)
  %10 = load float* %2, align 4
  %11 = load float* %3, align 4
  %12 = fadd float %10, %11
  %13 = tail call spir_func float @54(float %12, i32 %9)
  %14 = bitcast float %13 to i32
  %15 = xor i32 %5, %4
  %16 = xor i32 %15, %14
  %17 = bitcast i32 %16 to float
  %18 = icmp ugt i32 %5, 2139095039
  %19 = select i1 %18, float 0x7FF8000000000000, float %17
  %20 = fcmp oeq float %0, 0.000000e+00
  %21 = select i1 %20, float %0, float %19
  ret float %21
}

; Function Attrs: inlinehint nounwind
define internal spir_func i32 @53(float addrspace(4)* nocapture, float addrspace(4)* nocapture, float) #7 {
  %4 = fcmp olt float %2, 8.388608e+06
  br i1 %4, label %5, label %7

; <label>:5                                       ; preds = %3
  %6 = tail call spir_func i32 @55(float addrspace(4)* %0, float addrspace(4)* %1, float %2)
  br label %9

; <label>:7                                       ; preds = %3
  %8 = tail call spir_func i32 @56(float addrspace(4)* %0, float addrspace(4)* %1, float %2)
  br label %9

; <label>:9                                       ; preds = %7, %5
  %10 = phi i32 [ %6, %5 ], [ %8, %7 ]
  ret i32 %10
}

; Function Attrs: inlinehint nounwind readonly
define internal spir_func float @54(float, i32) #8 {
  %3 = fmul float %0, %0
  %4 = tail call spir_func float @_Z3madfff(float %3, float 0xBF919DBA60000000, float 0x3FD8A8B0E0000000) #2
  %5 = tail call spir_func float @_Z3madfff(float %3, float 0x3F92E29000000000, float 0xBFE07266E0000000) #2
  %6 = tail call spir_func float @_Z3madfff(float %3, float %5, float 0x3FF27E84A0000000) #2
  %7 = fmul float %3, %0
  %8 = tail call spir_func float @__amdil_improved_div_f32(float %4, float %6) #10
  %9 = tail call spir_func float @_Z3madfff(float %7, float %8, float %0) #2
  %10 = tail call spir_func float @_Z12native_recipf(float %9) #2
  %11 = fsub float -0.000000e+00, %10
  %12 = and i32 %1, 1
  %13 = icmp ne i32 %12, 0
  %14 = select i1 %13, float %11, float %9
  ret float %14
}

; Function Attrs: inlinehint nounwind
define internal spir_func i32 @55(float addrspace(4)* nocapture, float addrspace(4)* nocapture, float) #7 {
  %4 = tail call spir_func float @57(float addrspace(4)* %0, float addrspace(4)* %1, float %2)
  %5 = fptosi float %4 to i32
  %6 = and i32 %5, 3
  ret i32 %6
}

; Function Attrs: inlinehint nounwind
define internal spir_func i32 @56(float addrspace(4)* nocapture, float addrspace(4)* nocapture, float) #7 {
  %4 = bitcast float %2 to i32
  %5 = lshr i32 %4, 23
  %6 = and i32 %4, 8388607
  %7 = or i32 %6, 8388608
  %8 = mul i32 %7, -28220501
  %9 = tail call spir_func i32 @_Z6mul_hijj(i32 %7, i32 -28220501) #2
  %10 = tail call spir_func i32 @__amdil_umad_u32(i32 %7, i32 1011060801, i32 %9) #11
  %11 = tail call spir_func i32 @_Z6mul_hijj(i32 %7, i32 1011060801) #2
  %12 = icmp ult i32 %10, %9
  %13 = zext i1 %12 to i32
  %14 = add i32 %13, %11
  %15 = tail call spir_func i32 @__amdil_umad_u32(i32 %7, i32 -614296167, i32 %14) #11
  %16 = tail call spir_func i32 @_Z6mul_hijj(i32 %7, i32 -614296167) #2
  %17 = icmp ult i32 %15, %14
  %18 = zext i1 %17 to i32
  %19 = add i32 %18, %16
  %20 = tail call spir_func i32 @__amdil_umad_u32(i32 %7, i32 -181084736, i32 %19) #11
  %21 = tail call spir_func i32 @_Z6mul_hijj(i32 %7, i32 -181084736) #2
  %22 = icmp ult i32 %20, %19
  %23 = zext i1 %22 to i32
  %24 = add i32 %23, %21
  %25 = tail call spir_func i32 @__amdil_umad_u32(i32 %7, i32 -64530479, i32 %24) #11
  %26 = tail call spir_func i32 @_Z6mul_hijj(i32 %7, i32 -64530479) #2
  %27 = icmp ult i32 %25, %24
  %28 = zext i1 %27 to i32
  %29 = add i32 %28, %26
  %30 = tail call spir_func i32 @__amdil_umad_u32(i32 %7, i32 1313084713, i32 %29) #11
  %31 = tail call spir_func i32 @_Z6mul_hijj(i32 %7, i32 1313084713) #2
  %32 = icmp ult i32 %30, %29
  %33 = zext i1 %32 to i32
  %34 = add i32 %33, %31
  %35 = tail call spir_func i32 @__amdil_umad_u32(i32 %7, i32 -1560706194, i32 %34) #11
  %36 = tail call spir_func i32 @_Z6mul_hijj(i32 %7, i32 -1560706194) #2
  %37 = icmp ult i32 %35, %34
  %38 = zext i1 %37 to i32
  %39 = add i32 %38, %36
  %40 = add nsw i32 %5, -120
  %41 = icmp ugt i32 %40, 31
  %42 = select i1 %41, i32 %35, i32 %39
  %43 = select i1 %41, i32 %30, i32 %35
  %44 = select i1 %41, i32 %25, i32 %30
  %45 = select i1 %41, i32 %20, i32 %25
  %46 = select i1 %41, i32 %15, i32 %20
  %47 = select i1 %41, i32 %10, i32 %15
  %48 = select i1 %41, i32 %8, i32 %10
  %49 = select i1 %41, i32 32, i32 0
  %50 = sub nsw i32 %40, %49
  %51 = icmp ugt i32 %50, 31
  %52 = select i1 %51, i32 %43, i32 %42
  %53 = select i1 %51, i32 %44, i32 %43
  %54 = select i1 %51, i32 %45, i32 %44
  %55 = select i1 %51, i32 %46, i32 %45
  %56 = select i1 %51, i32 %47, i32 %46
  %57 = select i1 %51, i32 %48, i32 %47
  %58 = select i1 %51, i32 32, i32 0
  %59 = sub nsw i32 %50, %58
  %60 = icmp ugt i32 %59, 31
  %61 = select i1 %60, i32 %53, i32 %52
  %62 = select i1 %60, i32 %54, i32 %53
  %63 = select i1 %60, i32 %55, i32 %54
  %64 = select i1 %60, i32 %56, i32 %55
  %65 = select i1 %60, i32 %57, i32 %56
  %66 = select i1 %60, i32 32, i32 0
  %67 = sub nsw i32 %59, %66
  %68 = icmp ugt i32 %67, 31
  %69 = select i1 %68, i32 %62, i32 %61
  %70 = select i1 %68, i32 %63, i32 %62
  %71 = select i1 %68, i32 %64, i32 %63
  %72 = select i1 %68, i32 %65, i32 %64
  %73 = select i1 %68, i32 32, i32 0
  %74 = icmp ne i32 %73, %67
  %75 = sub nsw i32 %73, %67
  %76 = add nsw i32 %75, 32
  %77 = tail call spir_func i32 @58(i32 %69, i32 %70, i32 %76)
  %78 = tail call spir_func i32 @58(i32 %70, i32 %71, i32 %76)
  %79 = tail call spir_func i32 @58(i32 %71, i32 %72, i32 %76)
  %80 = select i1 %74, i32 %77, i32 %69
  %81 = select i1 %74, i32 %78, i32 %70
  %82 = select i1 %74, i32 %79, i32 %71
  %83 = lshr i32 %80, 29
  %84 = tail call spir_func i32 @58(i32 %80, i32 %81, i32 30)
  %85 = tail call spir_func i32 @58(i32 %81, i32 %82, i32 30)
  %86 = tail call spir_func i32 @58(i32 %82, i32 %72, i32 30)
  %87 = and i32 %83, 1
  %88 = shl i32 %83, 31
  %89 = ashr exact i32 %88, 31
  %90 = xor i32 %89, %84
  %91 = xor i32 %89, %85
  %92 = xor i32 %89, %86
  %93 = tail call spir_func i32 @_Z3clzj(i32 %90) #2
  %94 = sub i32 31, %93
  %95 = tail call spir_func i32 @58(i32 %90, i32 %91, i32 %94)
  %96 = tail call spir_func i32 @58(i32 %91, i32 %92, i32 %94)
  %97 = sub i32 126, %93
  %98 = shl i32 %97, 23
  %99 = lshr i32 %95, 9
  %100 = or i32 %99, %98
  %101 = or i32 %100, %88
  %102 = bitcast i32 %101 to float
  %103 = tail call spir_func i32 @58(i32 %95, i32 %96, i32 9)
  %104 = tail call spir_func i32 @_Z3clzj(i32 %103) #2
  %105 = sub i32 31, %104
  %106 = tail call spir_func i32 @58(i32 %103, i32 %96, i32 %105)
  %107 = sub i32 102, %93
  %108 = sub i32 %107, %104
  %109 = shl i32 %108, 23
  %110 = lshr i32 %106, 9
  %111 = or i32 %110, %109
  %112 = or i32 %111, %88
  %113 = bitcast i32 %112 to float
  %114 = fmul float %102, 0x3FF921FB40000000
  %115 = fsub float -0.000000e+00, %114
  %116 = tail call spir_func float @_Z3fmafff(float %102, float 0x3FF921FB40000000, float %115) #2
  %117 = tail call spir_func float @_Z3fmafff(float %102, float 0x3E74442D00000000, float %116) #2
  %118 = tail call spir_func float @_Z3fmafff(float %113, float 0x3FF921FB40000000, float %117) #2
  %119 = fadd float %118, %114
  %120 = fsub float %119, %114
  %121 = fsub float %118, %120
  store float %119, float addrspace(4)* %0, align 4
  store float %121, float addrspace(4)* %1, align 4
  %122 = lshr i32 %80, 30
  %123 = add nuw nsw i32 %87, %122
  %124 = and i32 %123, 3
  ret i32 %124
}

; Function Attrs: inlinehint nounwind
define internal spir_func float @57(float addrspace(4)* nocapture, float addrspace(4)* nocapture, float) #7 {
  %4 = alloca float, align 4
  %5 = alloca float, align 4
  %6 = alloca float, align 4
  %7 = alloca float, align 4
  %8 = alloca float, align 4
  %9 = alloca float, align 4
  %10 = tail call spir_func float @_Z3madfff(float %2, float 0x3FE45F3060000000, float 5.000000e-01) #2
  %11 = tail call spir_func float @_Z5truncf(float %10) #2
  %12 = addrspacecast float* %4 to float addrspace(4)*
  %13 = addrspacecast float* %5 to float addrspace(4)*
  call spir_func void @59(float addrspace(4)* %12, float addrspace(4)* %13, float %11, float 0x3FF921FB40000000)
  %14 = load float* %4, align 4
  %15 = fsub float %2, %14
  %16 = fsub float %2, %15
  %17 = fsub float %16, %14
  %18 = load float* %5, align 4
  %19 = fsub float %17, %18
  %20 = fadd float %15, %19
  %21 = addrspacecast float* %6 to float addrspace(4)*
  %22 = addrspacecast float* %7 to float addrspace(4)*
  call spir_func void @59(float addrspace(4)* %21, float addrspace(4)* %22, float %11, float 0x3E74442D00000000)
  %23 = load float* %6, align 4
  %24 = fsub float %20, %23
  %25 = fsub float %20, %24
  %26 = fsub float %25, %23
  %27 = load float* %7, align 4
  %28 = fsub float %26, %27
  %29 = fadd float %24, %28
  %30 = addrspacecast float* %8 to float addrspace(4)*
  %31 = addrspacecast float* %9 to float addrspace(4)*
  call spir_func void @59(float addrspace(4)* %30, float addrspace(4)* %31, float %11, float 0x3CF8469880000000)
  %32 = load float* %8, align 4
  %33 = fsub float %29, %32
  %34 = fsub float %29, %33
  %35 = fsub float %34, %32
  %36 = fadd float %33, %35
  store float %36, float addrspace(4)* %0, align 4
  %37 = load float* %9, align 4
  %38 = fsub float -0.000000e+00, %37
  store float %38, float addrspace(4)* %1, align 4
  ret float %11
}

; Function Attrs: inlinehint nounwind readnone
define internal spir_func i32 @58(i32, i32, i32) #3 {
  %4 = sub i32 0, %2
  %5 = and i32 %4, 31
  %6 = shl i32 %0, %5
  %7 = and i32 %2, 31
  %8 = lshr i32 %1, %7
  %9 = or i32 %6, %8
  ret i32 %9
}

; Function Attrs: inlinehint nounwind
define internal spir_func void @59(float addrspace(4)* nocapture, float addrspace(4)* nocapture, float, float) #7 {
  %5 = fmul float %2, %3
  store float %5, float addrspace(4)* %0, align 4
  %6 = fsub float -0.000000e+00, %5
  %7 = tail call spir_func float @_Z3fmafff(float %2, float %3, float %6) #2
  store float %7, float addrspace(4)* %1, align 4
  ret void
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func float @_Z4tanhf(float) #1 {
  %2 = bitcast float %0 to i32
  %3 = and i32 %2, 2147483647
  %4 = xor i32 %3, %2
  %5 = bitcast i32 %3 to float
  %6 = fmul float %5, %5
  %7 = tail call spir_func float @_Z3madfff(float %6, float 0x3F09A56FA0000000, float 0xBF57F793C0000000) #2
  %8 = tail call spir_func float @_Z3madfff(float %6, float %7, float 0xBFD20B1C00000000) #2
  %9 = tail call spir_func float @_Z3madfff(float %6, float 0x3FD5EED380000000, float 0x3FEB10AA00000000) #2
  %10 = tail call spir_func float @_Z3madfff(float %6, float 0x3F04113B00000000, float 0xBF5431C000000000) #2
  %11 = tail call spir_func float @_Z3madfff(float %6, float %10, float 0xBFCECF3620000000) #2
  %12 = tail call spir_func float @_Z3madfff(float %6, float 0x3FD2B8CBE0000000, float 0x3FE71B6C00000000) #2
  %13 = fcmp olt float %5, 0x3FECCCCCC0000000
  %14 = select i1 %13, float %8, float %11
  %15 = select i1 %13, float %9, float %12
  %16 = tail call spir_func float @_Z13native_divideff(float %14, float %15) #2
  %17 = fmul float %5, %6
  %18 = tail call spir_func float @_Z3madfff(float %16, float %17, float %5) #2
  %19 = fmul float %5, 2.000000e+00
  %20 = tail call spir_func float @_Z3expf(float %19) #2
  %21 = fadd float %20, 1.000000e+00
  %22 = tail call spir_func float @_Z13native_divideff(float 2.000000e+00, float %21) #2
  %23 = fsub float 1.000000e+00, %22
  %24 = fcmp ole float %5, 1.000000e+00
  %25 = select i1 %24, float %18, float %23
  %26 = bitcast float %25 to i32
  %27 = fcmp ogt float %5, 0x4020A2B240000000
  %28 = select i1 %27, i32 1065353216, i32 %26
  %29 = or i32 %28, %4
  %30 = bitcast i32 %29 to float
  %31 = add nsw i32 %3, -956301312
  %32 = icmp ugt i32 %31, 1182793728
  %33 = select i1 %32, float %0, float %30
  ret float %33
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func float @_Z5tanpif(float) #1 {
  %2 = bitcast float %0 to i32
  %3 = and i32 %2, -2147483648
  %4 = xor i32 %3, -2147483648
  %5 = xor i32 %3, %2
  %6 = bitcast i32 %5 to float
  %7 = fptosi float %6 to i32
  %8 = sitofp i32 %7 to float
  %9 = fsub float %6, %8
  %10 = shl i32 %7, 31
  %11 = xor i32 %10, %3
  %12 = icmp slt i32 %5, 2139095040
  %13 = select i1 %12, i32 %3, i32 2143289344
  %14 = icmp slt i32 %5, 1266679808
  %15 = select i1 %14, i32 %11, i32 %13
  %16 = fsub float 1.000000e+00, %9
  %17 = fcmp ole float %9, 7.500000e-01
  %18 = fadd float %9, -5.000000e-01
  %19 = select i1 %17, float %18, float %16
  %20 = select i1 %17, i32 %3, i32 %4
  %21 = fcmp olt float %9, 5.000000e-01
  %22 = fsub float 5.000000e-01, %9
  %23 = select i1 %21, float %22, float %19
  %24 = select i1 %21, i32 %4, i32 %20
  %25 = fcmp ole float %9, 2.500000e-01
  %26 = select i1 %25, float %9, float %23
  %27 = select i1 %25, i32 %3, i32 %24
  %28 = fmul float %26, 0x400921FB60000000
  %29 = tail call spir_func <2 x float> @60(float %28)
  %30 = xor i1 %25, true
  %31 = and i1 %17, %30
  %32 = extractelement <2 x float> %29, i64 1
  %33 = extractelement <2 x float> %29, i64 0
  %34 = select i1 %31, float %32, float %33
  %35 = bitcast float %34 to i32
  %36 = xor i32 %35, %27
  %37 = fcmp oeq float %9, 5.000000e-01
  %38 = or i32 %11, 2139095040
  %39 = select i1 %37, i32 %38, i32 %36
  %40 = icmp slt i32 %5, 1258291200
  %41 = select i1 %40, i32 %39, i32 %15
  %42 = bitcast i32 %41 to float
  ret float %42
}

; Function Attrs: inlinehint nounwind readnone
define internal spir_func <2 x float> @60(float) #3 {
  %2 = fmul float %0, %0
  %3 = tail call spir_func float @_Z3madfff(float %2, float 0xBF919DBA60000000, float 0x3FD8A8B0E0000000) #2
  %4 = tail call spir_func float @_Z3madfff(float %2, float 0x3F92E29000000000, float 0xBFE07266E0000000) #2
  %5 = tail call spir_func float @_Z3madfff(float %2, float %4, float 0x3FF27E84A0000000) #2
  %6 = fmul float %2, %0
  %7 = tail call spir_func float @_Z13native_divideff(float %3, float %5) #2
  %8 = tail call spir_func float @_Z3madfff(float %6, float %7, float %0) #2
  %9 = insertelement <2 x float> undef, float %8, i32 0
  %10 = tail call spir_func float @_Z12native_recipf(float %8) #2
  %11 = fsub float -0.000000e+00, %10
  %12 = insertelement <2 x float> %9, float %11, i32 1
  ret <2 x float> %12
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z6tgammaf(float) #0 {
  %2 = tail call spir_func float @_Z4fabsf(float %0) #2
  %3 = tail call spir_func float @_Z6lgammaf(float %2) #2
  %4 = tail call spir_func float @_Z3expf(float %3) #2
  %5 = fcmp olt float %0, 0.000000e+00
  br i1 %5, label %6, label %15

; <label>:6                                       ; preds = %1
  %7 = tail call spir_func float @_Z5sinpif(float %0) #2
  %8 = fmul float %2, %4
  %9 = fmul float %8, %7
  %10 = fdiv float 0x400921FB60000000, %9
  %11 = fcmp oeq float %10, 0.000000e+00
  %12 = select i1 %11, float 0x7FF0000000000000, float %10
  %13 = fcmp oeq float %7, 0.000000e+00
  %14 = select i1 %13, float 0x7FF8000000000000, float %12
  br label %15

; <label>:15                                      ; preds = %6, %1
  %16 = phi float [ %14, %6 ], [ %4, %1 ]
  ret float %16
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z5truncf(float) #0 {
  %2 = tail call spir_func float @__amdil_round_zero_f32(float %0) #10
  ret float %2
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <16 x float> @_Z5frexpDv16_fPU3AS4Dv16_i(<16 x float>, <16 x i32> addrspace(4)*) #6 {
  %3 = alloca <8 x i32>, align 32
  %4 = shufflevector <16 x float> %0, <16 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %5 = addrspacecast <8 x i32>* %3 to <8 x i32> addrspace(4)*
  %6 = call spir_func <8 x float> @_Z5frexpDv8_fPU3AS4Dv8_i(<8 x float> %4, <8 x i32> addrspace(4)* %5)
  %7 = shufflevector <8 x float> %6, <8 x float> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = load <8 x i32>* %3, align 32
  %9 = shufflevector <8 x i32> %8, <8 x i32> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %10 = shufflevector <16 x float> %0, <16 x float> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %11 = call spir_func <8 x float> @_Z5frexpDv8_fPU3AS4Dv8_i(<8 x float> %10, <8 x i32> addrspace(4)* %5)
  %12 = shufflevector <8 x float> %11, <8 x float> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %13 = shufflevector <16 x float> %7, <16 x float> %12, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  %14 = load <8 x i32>* %3, align 32
  %15 = shufflevector <8 x i32> %14, <8 x i32> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %16 = shufflevector <16 x i32> %9, <16 x i32> %15, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  store <16 x i32> %16, <16 x i32> addrspace(4)* %1, align 64
  ret <16 x float> %13
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <8 x float> @_Z5frexpDv8_fPU3AS4Dv8_i(<8 x float>, <8 x i32> addrspace(4)*) #6 {
  %3 = alloca <4 x i32>, align 16
  %4 = shufflevector <8 x float> %0, <8 x float> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %5 = addrspacecast <4 x i32>* %3 to <4 x i32> addrspace(4)*
  %6 = call spir_func <4 x float> @_Z5frexpDv4_fPU3AS4Dv4_i(<4 x float> %4, <4 x i32> addrspace(4)* %5)
  %7 = shufflevector <4 x float> %6, <4 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = load <4 x i32>* %3, align 16
  %9 = shufflevector <4 x i32> %8, <4 x i32> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %10 = shufflevector <8 x float> %0, <8 x float> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %11 = call spir_func <4 x float> @_Z5frexpDv4_fPU3AS4Dv4_i(<4 x float> %10, <4 x i32> addrspace(4)* %5)
  %12 = shufflevector <4 x float> %11, <4 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %13 = shufflevector <8 x float> %7, <8 x float> %12, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  %14 = load <4 x i32>* %3, align 16
  %15 = shufflevector <4 x i32> %14, <4 x i32> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %16 = shufflevector <8 x i32> %9, <8 x i32> %15, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  store <8 x i32> %16, <8 x i32> addrspace(4)* %1, align 32
  ret <8 x float> %13
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <2 x float> @_Z5frexpDv2_fPU3AS4Dv2_i(<2 x float>, <2 x i32> addrspace(4)*) #6 {
  %3 = alloca i32, align 4
  %4 = extractelement <2 x float> %0, i64 0
  %5 = addrspacecast i32* %3 to i32 addrspace(4)*
  %6 = call spir_func float @_Z5frexpfPU3AS4i(float %4, i32 addrspace(4)* %5) #11
  %7 = insertelement <2 x float> undef, float %6, i64 0
  %8 = load i32* %3, align 4
  %9 = insertelement <2 x i32> undef, i32 %8, i64 0
  %10 = extractelement <2 x float> %0, i64 1
  %11 = call spir_func float @_Z5frexpfPU3AS4i(float %10, i32 addrspace(4)* %5) #11
  %12 = insertelement <2 x float> %7, float %11, i64 1
  %13 = load i32* %3, align 4
  %14 = insertelement <2 x i32> %9, i32 %13, i64 1
  store <2 x i32> %14, <2 x i32> addrspace(4)* %1, align 8
  ret <2 x float> %12
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <3 x float> @_Z5frexpDv3_fPU3AS4Dv3_i(<3 x float>, <3 x i32> addrspace(4)*) #6 {
  %3 = alloca <2 x i32>, align 8
  %4 = alloca i32, align 4
  %5 = shufflevector <3 x float> %0, <3 x float> undef, <2 x i32> <i32 0, i32 1>
  %6 = addrspacecast <2 x i32>* %3 to <2 x i32> addrspace(4)*
  %7 = call spir_func <2 x float> @_Z5frexpDv2_fPU3AS4Dv2_i(<2 x float> %5, <2 x i32> addrspace(4)* %6)
  %8 = shufflevector <2 x float> %7, <2 x float> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %9 = load <2 x i32>* %3, align 8
  %10 = shufflevector <2 x i32> %9, <2 x i32> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %11 = extractelement <3 x float> %0, i64 2
  %12 = addrspacecast i32* %4 to i32 addrspace(4)*
  %13 = call spir_func float @_Z5frexpfPU3AS4i(float %11, i32 addrspace(4)* %12) #11
  %14 = insertelement <3 x float> %8, float %13, i64 2
  %15 = load i32* %4, align 4
  %16 = insertelement <3 x i32> %10, i32 %15, i64 2
  %17 = shufflevector <3 x i32> %16, <3 x i32> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 undef>
  %18 = bitcast <3 x i32> addrspace(4)* %1 to <4 x i32> addrspace(4)*
  store <4 x i32> %17, <4 x i32> addrspace(4)* %18, align 16
  ret <3 x float> %14
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <16 x float> @_Z8lgamma_rDv16_fPU3AS4Dv16_i(<16 x float>, <16 x i32> addrspace(4)*) #6 {
  %3 = alloca <8 x i32>, align 32
  %4 = shufflevector <16 x float> %0, <16 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %5 = addrspacecast <8 x i32>* %3 to <8 x i32> addrspace(4)*
  %6 = call spir_func <8 x float> @_Z8lgamma_rDv8_fPU3AS4Dv8_i(<8 x float> %4, <8 x i32> addrspace(4)* %5)
  %7 = shufflevector <8 x float> %6, <8 x float> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = load <8 x i32>* %3, align 32
  %9 = shufflevector <8 x i32> %8, <8 x i32> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %10 = shufflevector <16 x float> %0, <16 x float> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %11 = call spir_func <8 x float> @_Z8lgamma_rDv8_fPU3AS4Dv8_i(<8 x float> %10, <8 x i32> addrspace(4)* %5)
  %12 = shufflevector <8 x float> %11, <8 x float> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %13 = shufflevector <16 x float> %7, <16 x float> %12, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  %14 = load <8 x i32>* %3, align 32
  %15 = shufflevector <8 x i32> %14, <8 x i32> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %16 = shufflevector <16 x i32> %9, <16 x i32> %15, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  store <16 x i32> %16, <16 x i32> addrspace(4)* %1, align 64
  ret <16 x float> %13
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <8 x float> @_Z8lgamma_rDv8_fPU3AS4Dv8_i(<8 x float>, <8 x i32> addrspace(4)*) #6 {
  %3 = alloca <4 x i32>, align 16
  %4 = shufflevector <8 x float> %0, <8 x float> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %5 = addrspacecast <4 x i32>* %3 to <4 x i32> addrspace(4)*
  %6 = call spir_func <4 x float> @_Z8lgamma_rDv4_fPU3AS4Dv4_i(<4 x float> %4, <4 x i32> addrspace(4)* %5)
  %7 = shufflevector <4 x float> %6, <4 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = load <4 x i32>* %3, align 16
  %9 = shufflevector <4 x i32> %8, <4 x i32> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %10 = shufflevector <8 x float> %0, <8 x float> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %11 = call spir_func <4 x float> @_Z8lgamma_rDv4_fPU3AS4Dv4_i(<4 x float> %10, <4 x i32> addrspace(4)* %5)
  %12 = shufflevector <4 x float> %11, <4 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %13 = shufflevector <8 x float> %7, <8 x float> %12, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  %14 = load <4 x i32>* %3, align 16
  %15 = shufflevector <4 x i32> %14, <4 x i32> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %16 = shufflevector <8 x i32> %9, <8 x i32> %15, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  store <8 x i32> %16, <8 x i32> addrspace(4)* %1, align 32
  ret <8 x float> %13
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <4 x float> @_Z8lgamma_rDv4_fPU3AS4Dv4_i(<4 x float>, <4 x i32> addrspace(4)*) #6 {
  %3 = alloca <2 x i32>, align 8
  %4 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 0, i32 1>
  %5 = addrspacecast <2 x i32>* %3 to <2 x i32> addrspace(4)*
  %6 = call spir_func <2 x float> @_Z8lgamma_rDv2_fPU3AS4Dv2_i(<2 x float> %4, <2 x i32> addrspace(4)* %5)
  %7 = shufflevector <2 x float> %6, <2 x float> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %8 = load <2 x i32>* %3, align 8
  %9 = shufflevector <2 x i32> %8, <2 x i32> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %10 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 2, i32 3>
  %11 = call spir_func <2 x float> @_Z8lgamma_rDv2_fPU3AS4Dv2_i(<2 x float> %10, <2 x i32> addrspace(4)* %5)
  %12 = shufflevector <2 x float> %11, <2 x float> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %13 = shufflevector <4 x float> %7, <4 x float> %12, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  %14 = load <2 x i32>* %3, align 8
  %15 = shufflevector <2 x i32> %14, <2 x i32> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %16 = shufflevector <4 x i32> %9, <4 x i32> %15, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  store <4 x i32> %16, <4 x i32> addrspace(4)* %1, align 16
  ret <4 x float> %13
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <2 x float> @_Z8lgamma_rDv2_fPU3AS4Dv2_i(<2 x float>, <2 x i32> addrspace(4)*) #6 {
  %3 = alloca i32, align 4
  %4 = extractelement <2 x float> %0, i64 0
  %5 = addrspacecast i32* %3 to i32 addrspace(4)*
  %6 = call spir_func float @_Z8lgamma_rfPU3AS4i(float %4, i32 addrspace(4)* %5) #11
  %7 = insertelement <2 x float> undef, float %6, i64 0
  %8 = load i32* %3, align 4
  %9 = insertelement <2 x i32> undef, i32 %8, i64 0
  %10 = extractelement <2 x float> %0, i64 1
  %11 = call spir_func float @_Z8lgamma_rfPU3AS4i(float %10, i32 addrspace(4)* %5) #11
  %12 = insertelement <2 x float> %7, float %11, i64 1
  %13 = load i32* %3, align 4
  %14 = insertelement <2 x i32> %9, i32 %13, i64 1
  store <2 x i32> %14, <2 x i32> addrspace(4)* %1, align 8
  ret <2 x float> %12
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <3 x float> @_Z8lgamma_rDv3_fPU3AS4Dv3_i(<3 x float>, <3 x i32> addrspace(4)*) #6 {
  %3 = alloca <2 x i32>, align 8
  %4 = alloca i32, align 4
  %5 = shufflevector <3 x float> %0, <3 x float> undef, <2 x i32> <i32 0, i32 1>
  %6 = addrspacecast <2 x i32>* %3 to <2 x i32> addrspace(4)*
  %7 = call spir_func <2 x float> @_Z8lgamma_rDv2_fPU3AS4Dv2_i(<2 x float> %5, <2 x i32> addrspace(4)* %6)
  %8 = shufflevector <2 x float> %7, <2 x float> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %9 = load <2 x i32>* %3, align 8
  %10 = shufflevector <2 x i32> %9, <2 x i32> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %11 = extractelement <3 x float> %0, i64 2
  %12 = addrspacecast i32* %4 to i32 addrspace(4)*
  %13 = call spir_func float @_Z8lgamma_rfPU3AS4i(float %11, i32 addrspace(4)* %12) #11
  %14 = insertelement <3 x float> %8, float %13, i64 2
  %15 = load i32* %4, align 4
  %16 = insertelement <3 x i32> %10, i32 %15, i64 2
  %17 = shufflevector <3 x i32> %16, <3 x i32> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 undef>
  %18 = bitcast <3 x i32> addrspace(4)* %1 to <4 x i32> addrspace(4)*
  store <4 x i32> %17, <4 x i32> addrspace(4)* %18, align 16
  ret <3 x float> %14
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <16 x float> @_Z6remquoDv16_fS_PU3AS4Dv16_i(<16 x float>, <16 x float>, <16 x i32> addrspace(4)*) #6 {
  %4 = alloca <8 x i32>, align 32
  %5 = shufflevector <16 x float> %0, <16 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %6 = shufflevector <16 x float> %1, <16 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %7 = addrspacecast <8 x i32>* %4 to <8 x i32> addrspace(4)*
  %8 = call spir_func <8 x float> @_Z6remquoDv8_fS_PU3AS4Dv8_i(<8 x float> %5, <8 x float> %6, <8 x i32> addrspace(4)* %7)
  %9 = shufflevector <8 x float> %8, <8 x float> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %10 = load <8 x i32>* %4, align 32
  %11 = shufflevector <8 x i32> %10, <8 x i32> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %12 = shufflevector <16 x float> %0, <16 x float> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %13 = shufflevector <16 x float> %1, <16 x float> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %14 = call spir_func <8 x float> @_Z6remquoDv8_fS_PU3AS4Dv8_i(<8 x float> %12, <8 x float> %13, <8 x i32> addrspace(4)* %7)
  %15 = shufflevector <8 x float> %14, <8 x float> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %16 = shufflevector <16 x float> %9, <16 x float> %15, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  %17 = load <8 x i32>* %4, align 32
  %18 = shufflevector <8 x i32> %17, <8 x i32> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %19 = shufflevector <16 x i32> %11, <16 x i32> %18, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  store <16 x i32> %19, <16 x i32> addrspace(4)* %2, align 64
  ret <16 x float> %16
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <8 x float> @_Z6remquoDv8_fS_PU3AS4Dv8_i(<8 x float>, <8 x float>, <8 x i32> addrspace(4)*) #6 {
  %4 = alloca <4 x i32>, align 16
  %5 = shufflevector <8 x float> %0, <8 x float> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %6 = shufflevector <8 x float> %1, <8 x float> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %7 = addrspacecast <4 x i32>* %4 to <4 x i32> addrspace(4)*
  %8 = call spir_func <4 x float> @_Z6remquoDv4_fS_PU3AS4Dv4_i(<4 x float> %5, <4 x float> %6, <4 x i32> addrspace(4)* %7)
  %9 = shufflevector <4 x float> %8, <4 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %10 = load <4 x i32>* %4, align 16
  %11 = shufflevector <4 x i32> %10, <4 x i32> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %12 = shufflevector <8 x float> %0, <8 x float> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %13 = shufflevector <8 x float> %1, <8 x float> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %14 = call spir_func <4 x float> @_Z6remquoDv4_fS_PU3AS4Dv4_i(<4 x float> %12, <4 x float> %13, <4 x i32> addrspace(4)* %7)
  %15 = shufflevector <4 x float> %14, <4 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %16 = shufflevector <8 x float> %9, <8 x float> %15, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  %17 = load <4 x i32>* %4, align 16
  %18 = shufflevector <4 x i32> %17, <4 x i32> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %19 = shufflevector <8 x i32> %11, <8 x i32> %18, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  store <8 x i32> %19, <8 x i32> addrspace(4)* %2, align 32
  ret <8 x float> %16
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <4 x float> @_Z6remquoDv4_fS_PU3AS4Dv4_i(<4 x float>, <4 x float>, <4 x i32> addrspace(4)*) #6 {
  %4 = alloca <2 x i32>, align 8
  %5 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 0, i32 1>
  %6 = shufflevector <4 x float> %1, <4 x float> undef, <2 x i32> <i32 0, i32 1>
  %7 = addrspacecast <2 x i32>* %4 to <2 x i32> addrspace(4)*
  %8 = call spir_func <2 x float> @_Z6remquoDv2_fS_PU3AS4Dv2_i(<2 x float> %5, <2 x float> %6, <2 x i32> addrspace(4)* %7)
  %9 = shufflevector <2 x float> %8, <2 x float> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %10 = load <2 x i32>* %4, align 8
  %11 = shufflevector <2 x i32> %10, <2 x i32> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %12 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 2, i32 3>
  %13 = shufflevector <4 x float> %1, <4 x float> undef, <2 x i32> <i32 2, i32 3>
  %14 = call spir_func <2 x float> @_Z6remquoDv2_fS_PU3AS4Dv2_i(<2 x float> %12, <2 x float> %13, <2 x i32> addrspace(4)* %7)
  %15 = shufflevector <2 x float> %14, <2 x float> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %16 = shufflevector <4 x float> %9, <4 x float> %15, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  %17 = load <2 x i32>* %4, align 8
  %18 = shufflevector <2 x i32> %17, <2 x i32> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %19 = shufflevector <4 x i32> %11, <4 x i32> %18, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  store <4 x i32> %19, <4 x i32> addrspace(4)* %2, align 16
  ret <4 x float> %16
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <2 x float> @_Z6remquoDv2_fS_PU3AS4Dv2_i(<2 x float>, <2 x float>, <2 x i32> addrspace(4)*) #6 {
  %4 = alloca i32, align 4
  %5 = extractelement <2 x float> %0, i64 0
  %6 = extractelement <2 x float> %1, i64 0
  %7 = addrspacecast i32* %4 to i32 addrspace(4)*
  %8 = call spir_func float @_Z6remquoffPU3AS4i(float %5, float %6, i32 addrspace(4)* %7) #11
  %9 = insertelement <2 x float> undef, float %8, i64 0
  %10 = load i32* %4, align 4
  %11 = insertelement <2 x i32> undef, i32 %10, i64 0
  %12 = extractelement <2 x float> %0, i64 1
  %13 = extractelement <2 x float> %1, i64 1
  %14 = call spir_func float @_Z6remquoffPU3AS4i(float %12, float %13, i32 addrspace(4)* %7) #11
  %15 = insertelement <2 x float> %9, float %14, i64 1
  %16 = load i32* %4, align 4
  %17 = insertelement <2 x i32> %11, i32 %16, i64 1
  store <2 x i32> %17, <2 x i32> addrspace(4)* %2, align 8
  ret <2 x float> %15
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <3 x float> @_Z6remquoDv3_fS_PU3AS4Dv3_i(<3 x float>, <3 x float>, <3 x i32> addrspace(4)*) #6 {
  %4 = alloca <2 x i32>, align 8
  %5 = alloca i32, align 4
  %6 = shufflevector <3 x float> %0, <3 x float> undef, <2 x i32> <i32 0, i32 1>
  %7 = shufflevector <3 x float> %1, <3 x float> undef, <2 x i32> <i32 0, i32 1>
  %8 = addrspacecast <2 x i32>* %4 to <2 x i32> addrspace(4)*
  %9 = call spir_func <2 x float> @_Z6remquoDv2_fS_PU3AS4Dv2_i(<2 x float> %6, <2 x float> %7, <2 x i32> addrspace(4)* %8)
  %10 = shufflevector <2 x float> %9, <2 x float> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %11 = load <2 x i32>* %4, align 8
  %12 = shufflevector <2 x i32> %11, <2 x i32> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %13 = extractelement <3 x float> %0, i64 2
  %14 = extractelement <3 x float> %1, i64 2
  %15 = addrspacecast i32* %5 to i32 addrspace(4)*
  %16 = call spir_func float @_Z6remquoffPU3AS4i(float %13, float %14, i32 addrspace(4)* %15) #11
  %17 = insertelement <3 x float> %10, float %16, i64 2
  %18 = load i32* %5, align 4
  %19 = insertelement <3 x i32> %12, i32 %18, i64 2
  %20 = shufflevector <3 x i32> %19, <3 x i32> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 undef>
  %21 = bitcast <3 x i32> addrspace(4)* %2 to <4 x i32> addrspace(4)*
  store <4 x i32> %20, <4 x i32> addrspace(4)* %21, align 16
  ret <3 x float> %17
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <16 x float> @_Z5fractDv16_fPU3AS4S_(<16 x float>, <16 x float> addrspace(4)*) #6 {
  %3 = alloca <8 x float>, align 32
  %4 = shufflevector <16 x float> %0, <16 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %5 = addrspacecast <8 x float>* %3 to <8 x float> addrspace(4)*
  %6 = call spir_func <8 x float> @_Z5fractDv8_fPU3AS4S_(<8 x float> %4, <8 x float> addrspace(4)* %5)
  %7 = shufflevector <8 x float> %6, <8 x float> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = load <8 x float>* %3, align 32
  %9 = shufflevector <8 x float> %8, <8 x float> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %10 = shufflevector <16 x float> %0, <16 x float> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %11 = call spir_func <8 x float> @_Z5fractDv8_fPU3AS4S_(<8 x float> %10, <8 x float> addrspace(4)* %5)
  %12 = shufflevector <8 x float> %11, <8 x float> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %13 = shufflevector <16 x float> %7, <16 x float> %12, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  %14 = load <8 x float>* %3, align 32
  %15 = shufflevector <8 x float> %14, <8 x float> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %16 = shufflevector <16 x float> %9, <16 x float> %15, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  store <16 x float> %16, <16 x float> addrspace(4)* %1, align 64
  ret <16 x float> %13
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <8 x float> @_Z5fractDv8_fPU3AS4S_(<8 x float>, <8 x float> addrspace(4)*) #6 {
  %3 = alloca <4 x float>, align 16
  %4 = shufflevector <8 x float> %0, <8 x float> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %5 = addrspacecast <4 x float>* %3 to <4 x float> addrspace(4)*
  %6 = call spir_func <4 x float> @_Z5fractDv4_fPU3AS4S_(<4 x float> %4, <4 x float> addrspace(4)* %5)
  %7 = shufflevector <4 x float> %6, <4 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = load <4 x float>* %3, align 16
  %9 = shufflevector <4 x float> %8, <4 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %10 = shufflevector <8 x float> %0, <8 x float> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %11 = call spir_func <4 x float> @_Z5fractDv4_fPU3AS4S_(<4 x float> %10, <4 x float> addrspace(4)* %5)
  %12 = shufflevector <4 x float> %11, <4 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %13 = shufflevector <8 x float> %7, <8 x float> %12, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  %14 = load <4 x float>* %3, align 16
  %15 = shufflevector <4 x float> %14, <4 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %16 = shufflevector <8 x float> %9, <8 x float> %15, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  store <8 x float> %16, <8 x float> addrspace(4)* %1, align 32
  ret <8 x float> %13
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <4 x float> @_Z5fractDv4_fPU3AS4S_(<4 x float>, <4 x float> addrspace(4)*) #6 {
  %3 = alloca <2 x float>, align 8
  %4 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 0, i32 1>
  %5 = addrspacecast <2 x float>* %3 to <2 x float> addrspace(4)*
  %6 = call spir_func <2 x float> @_Z5fractDv2_fPU3AS4S_(<2 x float> %4, <2 x float> addrspace(4)* %5)
  %7 = shufflevector <2 x float> %6, <2 x float> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %8 = load <2 x float>* %3, align 8
  %9 = shufflevector <2 x float> %8, <2 x float> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %10 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 2, i32 3>
  %11 = call spir_func <2 x float> @_Z5fractDv2_fPU3AS4S_(<2 x float> %10, <2 x float> addrspace(4)* %5)
  %12 = shufflevector <2 x float> %11, <2 x float> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %13 = shufflevector <4 x float> %7, <4 x float> %12, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  %14 = load <2 x float>* %3, align 8
  %15 = shufflevector <2 x float> %14, <2 x float> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %16 = shufflevector <4 x float> %9, <4 x float> %15, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  store <4 x float> %16, <4 x float> addrspace(4)* %1, align 16
  ret <4 x float> %13
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <2 x float> @_Z5fractDv2_fPU3AS4S_(<2 x float>, <2 x float> addrspace(4)*) #6 {
  %3 = alloca float, align 4
  %4 = extractelement <2 x float> %0, i64 0
  %5 = addrspacecast float* %3 to float addrspace(4)*
  %6 = call spir_func float @_Z5fractfPU3AS4f(float %4, float addrspace(4)* %5) #11
  %7 = insertelement <2 x float> undef, float %6, i64 0
  %8 = load float* %3, align 4
  %9 = insertelement <2 x float> undef, float %8, i64 0
  %10 = extractelement <2 x float> %0, i64 1
  %11 = call spir_func float @_Z5fractfPU3AS4f(float %10, float addrspace(4)* %5) #11
  %12 = insertelement <2 x float> %7, float %11, i64 1
  %13 = load float* %3, align 4
  %14 = insertelement <2 x float> %9, float %13, i64 1
  store <2 x float> %14, <2 x float> addrspace(4)* %1, align 8
  ret <2 x float> %12
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <3 x float> @_Z5fractDv3_fPU3AS4S_(<3 x float>, <3 x float> addrspace(4)*) #6 {
  %3 = alloca <2 x float>, align 8
  %4 = alloca float, align 4
  %5 = shufflevector <3 x float> %0, <3 x float> undef, <2 x i32> <i32 0, i32 1>
  %6 = addrspacecast <2 x float>* %3 to <2 x float> addrspace(4)*
  %7 = call spir_func <2 x float> @_Z5fractDv2_fPU3AS4S_(<2 x float> %5, <2 x float> addrspace(4)* %6)
  %8 = shufflevector <2 x float> %7, <2 x float> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %9 = load <2 x float>* %3, align 8
  %10 = shufflevector <2 x float> %9, <2 x float> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %11 = extractelement <3 x float> %0, i64 2
  %12 = addrspacecast float* %4 to float addrspace(4)*
  %13 = call spir_func float @_Z5fractfPU3AS4f(float %11, float addrspace(4)* %12) #11
  %14 = insertelement <3 x float> %8, float %13, i64 2
  %15 = load float* %4, align 4
  %16 = insertelement <3 x float> %10, float %15, i64 2
  %17 = shufflevector <3 x float> %16, <3 x float> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 undef>
  %18 = bitcast <3 x float> addrspace(4)* %1 to <4 x float> addrspace(4)*
  store <4 x float> %17, <4 x float> addrspace(4)* %18, align 16
  ret <3 x float> %14
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <16 x float> @_Z4modfDv16_fPU3AS4S_(<16 x float>, <16 x float> addrspace(4)*) #6 {
  %3 = alloca <8 x float>, align 32
  %4 = shufflevector <16 x float> %0, <16 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %5 = addrspacecast <8 x float>* %3 to <8 x float> addrspace(4)*
  %6 = call spir_func <8 x float> @_Z4modfDv8_fPU3AS4S_(<8 x float> %4, <8 x float> addrspace(4)* %5)
  %7 = shufflevector <8 x float> %6, <8 x float> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = load <8 x float>* %3, align 32
  %9 = shufflevector <8 x float> %8, <8 x float> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %10 = shufflevector <16 x float> %0, <16 x float> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %11 = call spir_func <8 x float> @_Z4modfDv8_fPU3AS4S_(<8 x float> %10, <8 x float> addrspace(4)* %5)
  %12 = shufflevector <8 x float> %11, <8 x float> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %13 = shufflevector <16 x float> %7, <16 x float> %12, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  %14 = load <8 x float>* %3, align 32
  %15 = shufflevector <8 x float> %14, <8 x float> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %16 = shufflevector <16 x float> %9, <16 x float> %15, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  store <16 x float> %16, <16 x float> addrspace(4)* %1, align 64
  ret <16 x float> %13
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <8 x float> @_Z4modfDv8_fPU3AS4S_(<8 x float>, <8 x float> addrspace(4)*) #6 {
  %3 = alloca <4 x float>, align 16
  %4 = shufflevector <8 x float> %0, <8 x float> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %5 = addrspacecast <4 x float>* %3 to <4 x float> addrspace(4)*
  %6 = call spir_func <4 x float> @_Z4modfDv4_fPU3AS4S_(<4 x float> %4, <4 x float> addrspace(4)* %5)
  %7 = shufflevector <4 x float> %6, <4 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = load <4 x float>* %3, align 16
  %9 = shufflevector <4 x float> %8, <4 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %10 = shufflevector <8 x float> %0, <8 x float> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %11 = call spir_func <4 x float> @_Z4modfDv4_fPU3AS4S_(<4 x float> %10, <4 x float> addrspace(4)* %5)
  %12 = shufflevector <4 x float> %11, <4 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %13 = shufflevector <8 x float> %7, <8 x float> %12, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  %14 = load <4 x float>* %3, align 16
  %15 = shufflevector <4 x float> %14, <4 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %16 = shufflevector <8 x float> %9, <8 x float> %15, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  store <8 x float> %16, <8 x float> addrspace(4)* %1, align 32
  ret <8 x float> %13
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <4 x float> @_Z4modfDv4_fPU3AS4S_(<4 x float>, <4 x float> addrspace(4)*) #6 {
  %3 = alloca <2 x float>, align 8
  %4 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 0, i32 1>
  %5 = addrspacecast <2 x float>* %3 to <2 x float> addrspace(4)*
  %6 = call spir_func <2 x float> @_Z4modfDv2_fPU3AS4S_(<2 x float> %4, <2 x float> addrspace(4)* %5)
  %7 = shufflevector <2 x float> %6, <2 x float> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %8 = load <2 x float>* %3, align 8
  %9 = shufflevector <2 x float> %8, <2 x float> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %10 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 2, i32 3>
  %11 = call spir_func <2 x float> @_Z4modfDv2_fPU3AS4S_(<2 x float> %10, <2 x float> addrspace(4)* %5)
  %12 = shufflevector <2 x float> %11, <2 x float> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %13 = shufflevector <4 x float> %7, <4 x float> %12, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  %14 = load <2 x float>* %3, align 8
  %15 = shufflevector <2 x float> %14, <2 x float> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %16 = shufflevector <4 x float> %9, <4 x float> %15, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  store <4 x float> %16, <4 x float> addrspace(4)* %1, align 16
  ret <4 x float> %13
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <2 x float> @_Z4modfDv2_fPU3AS4S_(<2 x float>, <2 x float> addrspace(4)*) #6 {
  %3 = alloca float, align 4
  %4 = extractelement <2 x float> %0, i64 0
  %5 = addrspacecast float* %3 to float addrspace(4)*
  %6 = call spir_func float @_Z4modffPU3AS4f(float %4, float addrspace(4)* %5) #11
  %7 = insertelement <2 x float> undef, float %6, i64 0
  %8 = load float* %3, align 4
  %9 = insertelement <2 x float> undef, float %8, i64 0
  %10 = extractelement <2 x float> %0, i64 1
  %11 = call spir_func float @_Z4modffPU3AS4f(float %10, float addrspace(4)* %5) #11
  %12 = insertelement <2 x float> %7, float %11, i64 1
  %13 = load float* %3, align 4
  %14 = insertelement <2 x float> %9, float %13, i64 1
  store <2 x float> %14, <2 x float> addrspace(4)* %1, align 8
  ret <2 x float> %12
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <3 x float> @_Z4modfDv3_fPU3AS4S_(<3 x float>, <3 x float> addrspace(4)*) #6 {
  %3 = alloca <2 x float>, align 8
  %4 = alloca float, align 4
  %5 = shufflevector <3 x float> %0, <3 x float> undef, <2 x i32> <i32 0, i32 1>
  %6 = addrspacecast <2 x float>* %3 to <2 x float> addrspace(4)*
  %7 = call spir_func <2 x float> @_Z4modfDv2_fPU3AS4S_(<2 x float> %5, <2 x float> addrspace(4)* %6)
  %8 = shufflevector <2 x float> %7, <2 x float> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %9 = load <2 x float>* %3, align 8
  %10 = shufflevector <2 x float> %9, <2 x float> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %11 = extractelement <3 x float> %0, i64 2
  %12 = addrspacecast float* %4 to float addrspace(4)*
  %13 = call spir_func float @_Z4modffPU3AS4f(float %11, float addrspace(4)* %12) #11
  %14 = insertelement <3 x float> %8, float %13, i64 2
  %15 = load float* %4, align 4
  %16 = insertelement <3 x float> %10, float %15, i64 2
  %17 = shufflevector <3 x float> %16, <3 x float> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 undef>
  %18 = bitcast <3 x float> addrspace(4)* %1 to <4 x float> addrspace(4)*
  store <4 x float> %17, <4 x float> addrspace(4)* %18, align 16
  ret <3 x float> %14
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <16 x float> @_Z6sincosDv16_fPU3AS4S_(<16 x float>, <16 x float> addrspace(4)*) #6 {
  %3 = alloca <8 x float>, align 32
  %4 = shufflevector <16 x float> %0, <16 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %5 = addrspacecast <8 x float>* %3 to <8 x float> addrspace(4)*
  %6 = call spir_func <8 x float> @_Z6sincosDv8_fPU3AS4S_(<8 x float> %4, <8 x float> addrspace(4)* %5)
  %7 = shufflevector <8 x float> %6, <8 x float> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = load <8 x float>* %3, align 32
  %9 = shufflevector <8 x float> %8, <8 x float> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %10 = shufflevector <16 x float> %0, <16 x float> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %11 = call spir_func <8 x float> @_Z6sincosDv8_fPU3AS4S_(<8 x float> %10, <8 x float> addrspace(4)* %5)
  %12 = shufflevector <8 x float> %11, <8 x float> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %13 = shufflevector <16 x float> %7, <16 x float> %12, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  %14 = load <8 x float>* %3, align 32
  %15 = shufflevector <8 x float> %14, <8 x float> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %16 = shufflevector <16 x float> %9, <16 x float> %15, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  store <16 x float> %16, <16 x float> addrspace(4)* %1, align 64
  ret <16 x float> %13
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <8 x float> @_Z6sincosDv8_fPU3AS4S_(<8 x float>, <8 x float> addrspace(4)*) #6 {
  %3 = alloca <4 x float>, align 16
  %4 = shufflevector <8 x float> %0, <8 x float> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %5 = addrspacecast <4 x float>* %3 to <4 x float> addrspace(4)*
  %6 = call spir_func <4 x float> @_Z6sincosDv4_fPU3AS4S_(<4 x float> %4, <4 x float> addrspace(4)* %5)
  %7 = shufflevector <4 x float> %6, <4 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = load <4 x float>* %3, align 16
  %9 = shufflevector <4 x float> %8, <4 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %10 = shufflevector <8 x float> %0, <8 x float> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %11 = call spir_func <4 x float> @_Z6sincosDv4_fPU3AS4S_(<4 x float> %10, <4 x float> addrspace(4)* %5)
  %12 = shufflevector <4 x float> %11, <4 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %13 = shufflevector <8 x float> %7, <8 x float> %12, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  %14 = load <4 x float>* %3, align 16
  %15 = shufflevector <4 x float> %14, <4 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %16 = shufflevector <8 x float> %9, <8 x float> %15, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  store <8 x float> %16, <8 x float> addrspace(4)* %1, align 32
  ret <8 x float> %13
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <4 x float> @_Z6sincosDv4_fPU3AS4S_(<4 x float>, <4 x float> addrspace(4)*) #6 {
  %3 = alloca <2 x float>, align 8
  %4 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 0, i32 1>
  %5 = addrspacecast <2 x float>* %3 to <2 x float> addrspace(4)*
  %6 = call spir_func <2 x float> @_Z6sincosDv2_fPU3AS4S_(<2 x float> %4, <2 x float> addrspace(4)* %5)
  %7 = shufflevector <2 x float> %6, <2 x float> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %8 = load <2 x float>* %3, align 8
  %9 = shufflevector <2 x float> %8, <2 x float> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %10 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 2, i32 3>
  %11 = call spir_func <2 x float> @_Z6sincosDv2_fPU3AS4S_(<2 x float> %10, <2 x float> addrspace(4)* %5)
  %12 = shufflevector <2 x float> %11, <2 x float> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %13 = shufflevector <4 x float> %7, <4 x float> %12, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  %14 = load <2 x float>* %3, align 8
  %15 = shufflevector <2 x float> %14, <2 x float> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %16 = shufflevector <4 x float> %9, <4 x float> %15, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  store <4 x float> %16, <4 x float> addrspace(4)* %1, align 16
  ret <4 x float> %13
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <2 x float> @_Z6sincosDv2_fPU3AS4S_(<2 x float>, <2 x float> addrspace(4)*) #6 {
  %3 = alloca float, align 4
  %4 = extractelement <2 x float> %0, i64 0
  %5 = addrspacecast float* %3 to float addrspace(4)*
  %6 = call spir_func float @_Z6sincosfPU3AS4f(float %4, float addrspace(4)* %5) #11
  %7 = insertelement <2 x float> undef, float %6, i64 0
  %8 = load float* %3, align 4
  %9 = insertelement <2 x float> undef, float %8, i64 0
  %10 = extractelement <2 x float> %0, i64 1
  %11 = call spir_func float @_Z6sincosfPU3AS4f(float %10, float addrspace(4)* %5) #11
  %12 = insertelement <2 x float> %7, float %11, i64 1
  %13 = load float* %3, align 4
  %14 = insertelement <2 x float> %9, float %13, i64 1
  store <2 x float> %14, <2 x float> addrspace(4)* %1, align 8
  ret <2 x float> %12
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <3 x float> @_Z6sincosDv3_fPU3AS4S_(<3 x float>, <3 x float> addrspace(4)*) #6 {
  %3 = alloca <2 x float>, align 8
  %4 = alloca float, align 4
  %5 = shufflevector <3 x float> %0, <3 x float> undef, <2 x i32> <i32 0, i32 1>
  %6 = addrspacecast <2 x float>* %3 to <2 x float> addrspace(4)*
  %7 = call spir_func <2 x float> @_Z6sincosDv2_fPU3AS4S_(<2 x float> %5, <2 x float> addrspace(4)* %6)
  %8 = shufflevector <2 x float> %7, <2 x float> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %9 = load <2 x float>* %3, align 8
  %10 = shufflevector <2 x float> %9, <2 x float> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %11 = extractelement <3 x float> %0, i64 2
  %12 = addrspacecast float* %4 to float addrspace(4)*
  %13 = call spir_func float @_Z6sincosfPU3AS4f(float %11, float addrspace(4)* %12) #11
  %14 = insertelement <3 x float> %8, float %13, i64 2
  %15 = load float* %4, align 4
  %16 = insertelement <3 x float> %10, float %15, i64 2
  %17 = shufflevector <3 x float> %16, <3 x float> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 undef>
  %18 = bitcast <3 x float> addrspace(4)* %1 to <4 x float> addrspace(4)*
  store <4 x float> %17, <4 x float> addrspace(4)* %18, align 16
  ret <3 x float> %14
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func double @_Z4acosd(double) #1 {
  %2 = tail call spir_func double @_Z4fabsd(double %0) #2
  %3 = bitcast double %0 to <2 x i32>
  %4 = extractelement <2 x i32> %3, i64 1
  %5 = icmp slt i32 %4, 0
  %6 = bitcast double %2 to <2 x i32>
  %7 = extractelement <2 x i32> %6, i64 1
  %8 = ashr i32 %7, 20
  %9 = add nsw i32 %8, -1023
  %10 = icmp sgt i32 %9, -2
  %11 = fsub double 1.000000e+00, %2
  %12 = fmul double %11, 5.000000e-01
  %13 = fmul double %2, %2
  %14 = select i1 %10, double %12, double %13
  %15 = tail call spir_func double @_Z3fmaddd(double %14, double 0x3F0951665D321061, double 0x3F51E5F887A62135) #2
  %16 = tail call spir_func double @_Z3fmaddd(double %14, double %15, double 0xBFAC28D390C29690) #2
  %17 = tail call spir_func double @_Z3fmaddd(double %14, double %16, double 0x3FD1A2BEC1B7EF59) #2
  %18 = tail call spir_func double @_Z3fmaddd(double %14, double %17, double 0xBFDC7B297E269EAC) #2
  %19 = tail call spir_func double @_Z3fmaddd(double %14, double %18, double 0x3FCD1E4180029834) #2
  %20 = tail call spir_func double @_Z3fmaddd(double %14, double 0x3FBB1A422982CE76, double 0xBFEE324AB418F78D) #2
  %21 = tail call spir_func double @_Z3fmaddd(double %14, double %20, double 0x40062021571DCCFC) #2
  %22 = tail call spir_func double @_Z3fmaddd(double %14, double %21, double 0xC00A4646F903CDEA) #2
  %23 = tail call spir_func double @_Z3fmaddd(double %14, double %22, double 0x3FF5D6B12001F228) #2
  %24 = fdiv double %19, %23
  %25 = fmul double %14, %24
  %26 = tail call spir_func double @_Z4sqrtd(double %14) #2
  %27 = tail call spir_func double @_Z3fmaddd(double %26, double %25, double 0xBC91A62633145C07) #2
  %28 = fadd double %26, %27
  %29 = tail call spir_func double @_Z3fmaddd(double -2.000000e+00, double %28, double 0x400921FB54442D18) #2
  %30 = bitcast double %26 to i64
  %31 = and i64 %30, -4294967296
  %32 = bitcast i64 %31 to double
  %33 = fsub double -0.000000e+00, %32
  %34 = tail call spir_func double @_Z3fmaddd(double %33, double %32, double %14) #2
  %35 = fadd double %26, %32
  %36 = fdiv double %34, %35
  %37 = tail call spir_func double @_Z3fmaddd(double %26, double %25, double %36) #2
  %38 = fadd double %32, %37
  %39 = fmul double %38, 2.000000e+00
  %40 = select i1 %5, double %29, double %39
  %41 = fsub double -0.000000e+00, %0
  %42 = tail call spir_func double @_Z3fmaddd(double %41, double %25, double 0x3C91A62633145C07) #2
  %43 = fsub double %0, %42
  %44 = fsub double 0x3FF921FB54442D18, %43
  %45 = select i1 %10, double %40, double %44
  %46 = icmp slt i32 %9, -56
  %47 = select i1 %46, double 0x3FF921FB54442D18, double %45
  %48 = tail call spir_func i32 @_Z5isnand(double %0) #2
  %49 = icmp ne i32 %48, 0
  %50 = bitcast double %0 to i64
  %51 = or i64 %50, 9221120237041090560
  %52 = bitcast i64 %51 to double
  %53 = select i1 %49, double %52, double %47
  %54 = fcmp oeq double %0, 1.000000e+00
  %55 = select i1 %54, double 0.000000e+00, double %53
  %56 = fcmp oeq double %0, -1.000000e+00
  %57 = select i1 %56, double 0x400921FB54442D18, double %55
  ret double %57
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func double @_Z5acoshd(double) #1 {
  %2 = alloca i32, align 4
  %3 = alloca double, align 8
  %4 = alloca double, align 8
  %5 = fcmp ogt double %0, 0x4196A09E667F3BCD
  %6 = zext i1 %5 to i32
  %7 = tail call spir_func double @_Z3fmaddd(double %0, double %0, double -1.000000e+00) #2
  %8 = tail call spir_func double @_Z4sqrtd(double %7) #2
  %9 = fadd double %8, %0
  %10 = select i1 %5, double %0, double %9
  %11 = addrspacecast i32* %2 to i32 addrspace(4)*
  %12 = addrspacecast double* %3 to double addrspace(4)*
  %13 = addrspacecast double* %4 to double addrspace(4)*
  call spir_func void @61(double %10, i32 addrspace(4)* %11, double addrspace(4)* %12, double addrspace(4)* %13)
  %14 = load i32* %2, align 4
  %15 = add nsw i32 %14, %6
  %16 = sitofp i32 %15 to double
  %17 = load double* %3, align 8
  %18 = tail call spir_func double @_Z3fmaddd(double %16, double 0x3FE62E42E0000000, double %17) #2
  %19 = load double* %4, align 8
  %20 = tail call spir_func double @_Z3fmaddd(double %16, double 0x3E6EFA39EF35793C, double %19) #2
  %21 = fadd double %18, %20
  %22 = fadd double %0, -1.000000e+00
  %23 = fmul double %22, 2.000000e+00
  %24 = fmul double %22, %22
  %25 = fsub double -0.000000e+00, %24
  %26 = tail call spir_func double @_Z3fmaddd(double %22, double %22, double %25) #2
  %27 = fadd double %23, %24
  %28 = fsub double %23, %27
  %29 = fadd double %24, %28
  %30 = fadd double %29, %26
  %31 = fadd double %27, %30
  %32 = fsub double %27, %31
  %33 = fadd double %30, %32
  %34 = tail call spir_func double @_Z4sqrtd(double %31) #2
  %35 = fmul double %34, %34
  %36 = fsub double -0.000000e+00, %35
  %37 = tail call spir_func double @_Z3fmaddd(double %34, double %34, double %36) #2
  %38 = fsub double %31, %35
  %39 = fsub double %38, %37
  %40 = fadd double %39, %33
  %41 = fmul double %40, 5.000000e-01
  %42 = fdiv double %41, %34
  %43 = fadd double %34, %42
  %44 = fsub double %34, %43
  %45 = fadd double %42, %44
  %46 = fadd double %22, %43
  %47 = fsub double %43, %46
  %48 = fadd double %22, %47
  %49 = fadd double %45, %48
  %50 = fadd double %46, %49
  %51 = tail call spir_func double @_Z5log1pd(double %50) #2
  %52 = bitcast double %0 to i64
  %53 = fcmp oge double %0, 1.280000e+02
  %54 = select i1 %53, double %21, double %51
  %55 = icmp ugt i64 %52, 9218868437227405311
  %56 = select i1 %55, double %0, double %54
  %57 = fcmp oeq double %0, 1.000000e+00
  %58 = select i1 %57, double 0.000000e+00, double %56
  %59 = lshr i64 %52, 63
  %60 = trunc i64 %59 to i32
  %61 = fcmp olt double %0, 1.000000e+00
  %62 = zext i1 %61 to i32
  %63 = or i32 %60, %62
  %64 = icmp ne i32 %63, 0
  %65 = select i1 %64, double 0x7FF8000000000000, double %58
  ret double %65
}

; Function Attrs: inlinehint nounwind
define internal spir_func void @61(double, i32 addrspace(4)* nocapture, double addrspace(4)* nocapture, double addrspace(4)* nocapture) #7 {
  %5 = fcmp oge double %0, 0x3FEE0FAA00000000
  %6 = fcmp ole double %0, 0x3FF1082C00000000
  %7 = and i1 %5, %6
  %8 = bitcast double %0 to i64
  %9 = or i64 %8, 274719577269600256
  %10 = bitcast i64 %9 to double
  %11 = fadd double %10, 0x83D0000000000000
  %12 = bitcast double %11 to i64
  %13 = icmp ult i64 %8, 4503599627370496
  %14 = select i1 %13, i64 %12, i64 %8
  %15 = bitcast i64 %14 to <2 x i32>
  %16 = extractelement <2 x i32> %15, i64 1
  %17 = lshr i32 %16, 20
  %18 = and i32 %17, 2047
  %19 = select i1 %13, i32 -1083, i32 -1023
  %20 = add nsw i32 %19, %18
  %21 = and i64 %14, 4503599627370495
  %22 = or i64 %21, 4602678819172646912
  %23 = bitcast i64 %22 to double
  %24 = select i1 %7, i32 0, i32 %20
  store i32 %24, i32 addrspace(4)* %1, align 4
  %25 = fadd double %0, -1.000000e+00
  %26 = fadd double %25, 2.000000e+00
  %27 = fdiv double %25, %26
  %28 = fmul double %25, %27
  %29 = fsub double -0.000000e+00, %28
  %30 = fadd double %27, %27
  %31 = ashr i32 %16, 13
  %32 = lshr i32 %31, 1
  %33 = and i32 %32, 63
  %34 = or i32 %33, 64
  %35 = and i32 %31, 1
  %36 = add nuw nsw i32 %34, %35
  %37 = sitofp i32 %36 to double
  %38 = fmul double %37, 7.812500e-03
  %39 = fsub double %23, %38
  %40 = tail call spir_func double @_Z3fmaddd(double 5.000000e-01, double %39, double %38) #2
  %41 = fdiv double %39, %40
  %42 = add nsw i32 %36, -64
  %43 = sext i32 %42 to i64
  %44 = getelementptr inbounds [0 x <2 x double>] addrspace(2)* bitcast ([65 x <2 x double>] addrspace(2)* @__math64_LN_TBL to [0 x <2 x double>] addrspace(2)*), i64 0, i64 %43
  %45 = load <2 x double> addrspace(2)* %44, align 16
  %46 = extractelement <2 x double> %45, i64 0
  %47 = extractelement <2 x double> %45, i64 1
  %48 = select i1 %7, double %25, double %46
  %49 = select i1 %7, double 0.000000e+00, double %47
  %50 = select i1 %7, double %30, double %41
  %51 = fmul double %50, %50
  %52 = select i1 %7, double %29, double %41
  %53 = tail call spir_func double @_Z3fmaddd(double %51, double 0x3F3C8034C85DFFF0, double 0x3F62492307F1519F) #2
  %54 = tail call spir_func double @_Z3fmaddd(double %51, double %53, double 0x3F89999999BAC6D4) #2
  %55 = tail call spir_func double @_Z3fmaddd(double %51, double %54, double 0x3FB55555555554E6) #2
  %56 = tail call spir_func double @_Z3fmaddd(double %51, double 0x3F6249423BD94741, double 0x3F89999999865EDE) #2
  %57 = tail call spir_func double @_Z3fmaddd(double %51, double %56, double 0x3FB5555555555557) #2
  %58 = select i1 %7, double %55, double %57
  %59 = fmul double %50, %51
  %60 = tail call spir_func double @_Z3fmaddd(double %59, double %58, double %52) #2
  %61 = fadd double %49, %60
  store double %48, double addrspace(4)* %2, align 8
  store double %61, double addrspace(4)* %3, align 8
  ret void
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func double @_Z6acospid(double) #1 {
  %2 = tail call spir_func double @_Z4fabsd(double %0) #2
  %3 = bitcast double %0 to <2 x i32>
  %4 = extractelement <2 x i32> %3, i64 1
  %5 = icmp slt i32 %4, 0
  %6 = bitcast double %2 to <2 x i32>
  %7 = extractelement <2 x i32> %6, i64 1
  %8 = ashr i32 %7, 20
  %9 = add nsw i32 %8, -1023
  %10 = icmp sgt i32 %9, -2
  %11 = fsub double 1.000000e+00, %2
  %12 = fmul double %11, 5.000000e-01
  %13 = tail call spir_func double @_Z4sqrtd(double %12) #2
  %14 = fmul double %2, %2
  %15 = select i1 %10, double %12, double %14
  %16 = select i1 %10, double %13, double %2
  %17 = tail call spir_func double @_Z3fmaddd(double %15, double 0x3F0951665D321061, double 0x3F51E5F887A62135) #2
  %18 = tail call spir_func double @_Z3fmaddd(double %15, double %17, double 0xBFAC28D390C29690) #2
  %19 = tail call spir_func double @_Z3fmaddd(double %15, double %18, double 0x3FD1A2BEC1B7EF59) #2
  %20 = tail call spir_func double @_Z3fmaddd(double %15, double %19, double 0xBFDC7B297E269EAC) #2
  %21 = tail call spir_func double @_Z3fmaddd(double %15, double %20, double 0x3FCD1E4180029834) #2
  %22 = tail call spir_func double @_Z3fmaddd(double %15, double 0x3FBB1A422982CE76, double 0xBFEE324AB418F78D) #2
  %23 = tail call spir_func double @_Z3fmaddd(double %15, double %22, double 0x40062021571DCCFC) #2
  %24 = tail call spir_func double @_Z3fmaddd(double %15, double %23, double 0xC00A4646F903CDEA) #2
  %25 = tail call spir_func double @_Z3fmaddd(double %15, double %24, double 0x3FF5D6B12001F228) #2
  %26 = fdiv double %21, %25
  %27 = fmul double %15, %26
  %28 = tail call spir_func double @_Z3fmaddd(double %16, double %27, double 0xBC91A62633145C07) #2
  %29 = fadd double %13, %28
  %30 = fdiv double %29, 0x400921FB54442D18
  %31 = tail call spir_func double @_Z3fmaddd(double -2.000000e+00, double %30, double 1.000000e+00) #2
  %32 = bitcast double %13 to i64
  %33 = and i64 %32, -4294967296
  %34 = bitcast i64 %33 to double
  %35 = fsub double -0.000000e+00, %34
  %36 = tail call spir_func double @_Z3fmaddd(double %35, double %34, double %15) #2
  %37 = fadd double %13, %34
  %38 = fdiv double %36, %37
  %39 = fmul double %16, 2.000000e+00
  %40 = fmul double %39, %27
  %41 = tail call spir_func double @_Z3fmaddd(double 2.000000e+00, double %38, double %40) #2
  %42 = tail call spir_func double @_Z3fmaddd(double 2.000000e+00, double %34, double %41) #2
  %43 = fdiv double %42, 0x400921FB54442D18
  %44 = select i1 %5, double %31, double %43
  %45 = tail call spir_func double @_Z3fmaddd(double %0, double %27, double %0) #2
  %46 = fdiv double %45, 0x400921FB54442D18
  %47 = fsub double 5.000000e-01, %46
  %48 = select i1 %10, double %44, double %47
  %49 = fcmp oeq double %0, 1.000000e+00
  %50 = select i1 %49, double 0.000000e+00, double 0x7FF8000000000000
  %51 = fcmp oeq double %0, -1.000000e+00
  %52 = select i1 %51, double 1.000000e+00, double %50
  %53 = icmp sgt i32 %9, -1
  %54 = select i1 %53, double %52, double %48
  %55 = icmp slt i32 %9, -56
  %56 = select i1 %55, double 5.000000e-01, double %54
  ret double %56
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func double @_Z4asind(double) #1 {
  %2 = tail call spir_func double @_Z4fabsd(double %0) #2
  %3 = bitcast double %0 to <2 x i32>
  %4 = extractelement <2 x i32> %3, i64 1
  %5 = icmp slt i32 %4, 0
  %6 = bitcast double %2 to <2 x i32>
  %7 = extractelement <2 x i32> %6, i64 1
  %8 = ashr i32 %7, 20
  %9 = add nsw i32 %8, -1023
  %10 = icmp sgt i32 %9, -2
  %11 = fsub double 1.000000e+00, %2
  %12 = fmul double %11, 5.000000e-01
  %13 = fmul double %2, %2
  %14 = select i1 %10, double %12, double %13
  %15 = tail call spir_func double @_Z3fmaddd(double %14, double 0x3F0951665D321061, double 0x3F51E5F887A62135) #2
  %16 = tail call spir_func double @_Z3fmaddd(double %14, double %15, double 0xBFAC28D390C29690) #2
  %17 = tail call spir_func double @_Z3fmaddd(double %14, double %16, double 0x3FD1A2BEC1B7EF59) #2
  %18 = tail call spir_func double @_Z3fmaddd(double %14, double %17, double 0xBFDC7B297E269EAC) #2
  %19 = tail call spir_func double @_Z3fmaddd(double %14, double %18, double 0x3FCD1E4180029834) #2
  %20 = tail call spir_func double @_Z3fmaddd(double %14, double 0x3FBB1A422982CE76, double 0xBFEE324AB418F78D) #2
  %21 = tail call spir_func double @_Z3fmaddd(double %14, double %20, double 0x40062021571DCCFC) #2
  %22 = tail call spir_func double @_Z3fmaddd(double %14, double %21, double 0xC00A4646F903CDEA) #2
  %23 = tail call spir_func double @_Z3fmaddd(double %14, double %22, double 0x3FF5D6B12001F228) #2
  %24 = fdiv double %19, %23
  %25 = fmul double %14, %24
  %26 = tail call spir_func double @_Z4sqrtd(double %14) #2
  %27 = bitcast double %26 to i64
  %28 = and i64 %27, -4294967296
  %29 = bitcast i64 %28 to double
  %30 = fsub double -0.000000e+00, %29
  %31 = tail call spir_func double @_Z3fmaddd(double %30, double %29, double %14) #2
  %32 = fadd double %26, %29
  %33 = fdiv double %31, %32
  %34 = fmul double %26, 2.000000e+00
  %35 = tail call spir_func double @_Z3fmaddd(double -2.000000e+00, double %33, double 0x3C91A62633145C07) #2
  %36 = fsub double -0.000000e+00, %35
  %37 = tail call spir_func double @_Z3fmaddd(double %34, double %25, double %36) #2
  %38 = tail call spir_func double @_Z3fmaddd(double -2.000000e+00, double %29, double 0x3FE921FB54442D18) #2
  %39 = fsub double %37, %38
  %40 = fsub double 0x3FE921FB54442D18, %39
  %41 = tail call spir_func double @_Z3fmaddd(double %2, double %25, double %2) #2
  %42 = select i1 %10, double %40, double %41
  %43 = icmp slt i32 %9, -28
  %44 = select i1 %43, double %2, double %42
  %45 = icmp sgt i32 %9, -1
  %46 = select i1 %45, double 0x7FF8000000000000, double %44
  %47 = fcmp oeq double %2, 1.000000e+00
  %48 = select i1 %47, double 0x3FF921FB54442D18, double %46
  %49 = fsub double -0.000000e+00, %48
  %50 = select i1 %5, double %49, double %48
  ret double %50
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func double @_Z5asinhd(double) #1 {
  %2 = alloca double, align 8
  %3 = alloca double, align 8
  %4 = alloca i32, align 4
  %5 = bitcast double %0 to i64
  %6 = and i64 %5, 9223372036854775807
  %7 = bitcast i64 %6 to double
  %8 = fmul double %0, %0
  %9 = tail call spir_func double @_Z3fmaddd(double %8, double 0xB9E4635196A31A02, double 0xBDF26CFD638648EE) #2
  %10 = tail call spir_func double @_Z3fmaddd(double %8, double %9, double 0xBDF2CEF5283494A7) #2
  %11 = tail call spir_func double @_Z3fmaddd(double %8, double %10, double 0xBDCD93BAC43EC438) #2
  %12 = tail call spir_func double @_Z3fmaddd(double %8, double 0x3E289151DA08613E, double 0x3E335D014925611C) #2
  %13 = tail call spir_func double @_Z3fmaddd(double %8, double %12, double 0x3E217CC1D362637A) #2
  %14 = tail call spir_func double @_Z3fmaddd(double %8, double %13, double 0x3DF05C68347FB4C9) #2
  %15 = tail call spir_func double @_Z3fmaddd(double %8, double 0x3B75F9C5E037DC9C, double 0xBBF6EA70F1D0B1A8) #2
  %16 = tail call spir_func double @_Z3fmaddd(double %8, double %15, double 0xBEAEFB3FCA23FC20) #2
  %17 = tail call spir_func double @_Z3fmaddd(double %8, double %16, double 0xBEAF29C41318BB02) #2
  %18 = tail call spir_func double @_Z3fmaddd(double %8, double %17, double 0xBE87EDCC59B2C48A) #2
  %19 = tail call spir_func double @_Z3fmaddd(double %8, double 0x3EE4A77FDC18D549, double 0x3EF02001519F68B0) #2
  %20 = tail call spir_func double @_Z3fmaddd(double %8, double %19, double 0x3EDCBFCF360CE1F0) #2
  %21 = tail call spir_func double @_Z3fmaddd(double %8, double %20, double 0x3EAA65A7EF307B54) #2
  %22 = fcmp olt double %7, 8.000000e+00
  %23 = select i1 %22, double %18, double %11
  %24 = select i1 %22, double %21, double %14
  %25 = tail call spir_func double @_Z3fmaddd(double %8, double 0x3BED0E75DE58F1B4, double 0xBC536C70DAD71A45) #2
  %26 = tail call spir_func double @_Z3fmaddd(double %8, double %25, double 0xBED008EAF3D3FD82) #2
  %27 = tail call spir_func double @_Z3fmaddd(double %8, double %26, double 0xBED7233550498CF2) #2
  %28 = tail call spir_func double @_Z3fmaddd(double %8, double %27, double 0xBEC2646895D97377) #2
  %29 = tail call spir_func double @_Z3fmaddd(double %8, double %28, double 0xBE8C24DFEC272810) #2
  %30 = tail call spir_func double @_Z3fmaddd(double %8, double 0x3F056139451E79E5, double 0x3F155D253A567C3D) #2
  %31 = tail call spir_func double @_Z3fmaddd(double %8, double %30, double 0x3F0C34523A01E2D9) #2
  %32 = tail call spir_func double @_Z3fmaddd(double %8, double %31, double 0x3EEB812DB8E664A3) #2
  %33 = tail call spir_func double @_Z3fmaddd(double %8, double %32, double 0x3EADD5FC13DF322C) #2
  %34 = fcmp olt double %7, 4.000000e+00
  %35 = select i1 %34, double %29, double %23
  %36 = select i1 %34, double %33, double %24
  %37 = tail call spir_func double @_Z3fmaddd(double %8, double 0x3D1BBED21D03B101, double 0xBD6C54E772CDC564) #2
  %38 = tail call spir_func double @_Z3fmaddd(double %8, double %37, double 0xBF3F636DB4FD8E6B) #2
  %39 = tail call spir_func double @_Z3fmaddd(double %8, double %38, double 0xBF4525D90D9E8A77) #2
  %40 = tail call spir_func double @_Z3fmaddd(double %8, double %39, double 0xBF2E94C5039D8C62) #2
  %41 = tail call spir_func double @_Z3fmaddd(double %8, double %40, double 0xBEF47E36287FD195) #2
  %42 = tail call spir_func double @_Z3fmaddd(double %8, double 0x3F74ECF3D6CA8BFA, double 0x3F83E9460EE0E2A7) #2
  %43 = tail call spir_func double @_Z3fmaddd(double %8, double %42, double 0x3F78B02DD5C6F528) #2
  %44 = tail call spir_func double @_Z3fmaddd(double %8, double %43, double 0x3F562CD57610735C) #2
  %45 = tail call spir_func double @_Z3fmaddd(double %8, double %44, double 0x3F158D778035F6D3) #2
  %46 = fcmp olt double %7, 2.000000e+00
  %47 = select i1 %46, double %41, double %35
  %48 = select i1 %46, double %45, double %36
  %49 = tail call spir_func double @_Z3fmaddd(double %8, double 0xBD6F603535C00237, double 0xBF5C9E3A829BEF98) #2
  %50 = tail call spir_func double @_Z3fmaddd(double %8, double %49, double 0xBF67F08B3B7870E3) #2
  %51 = tail call spir_func double @_Z3fmaddd(double %8, double %50, double 0xBF590BB4BA126416) #2
  %52 = tail call spir_func double @_Z3fmaddd(double %8, double %51, double 0xBF31E69ECCC39524) #2
  %53 = tail call spir_func double @_Z3fmaddd(double %8, double %52, double 0xBEE96C2CA30A93D8) #2
  %54 = tail call spir_func double @_Z3fmaddd(double %8, double 0x3F93142704EDADDA, double 0x3FA542679A826017) #2
  %55 = tail call spir_func double @_Z3fmaddd(double %8, double %54, double 0x3FA0AE74573FD0BC) #2
  %56 = tail call spir_func double @_Z3fmaddd(double %8, double %55, double 0x3F860CC2453952FF) #2
  %57 = tail call spir_func double @_Z3fmaddd(double %8, double %56, double 0x3F56DEE13569BF4A) #2
  %58 = tail call spir_func double @_Z3fmaddd(double %8, double %57, double 0x3F0A2F30D76D07D5) #2
  %59 = fcmp olt double %7, 1.500000e+00
  %60 = select i1 %59, double %53, double %47
  %61 = select i1 %59, double %58, double %48
  %62 = tail call spir_func double @_Z3fmaddd(double %8, double 0x3EAAEC1A6EEB9991, double 0xBF03F8552EF6499C) #2
  %63 = tail call spir_func double @_Z3fmaddd(double %8, double %62, double 0xBF714F0EA2F32605) #2
  %64 = tail call spir_func double @_Z3fmaddd(double %8, double %63, double 0xBFA0A0F3378E76A0) #2
  %65 = tail call spir_func double @_Z3fmaddd(double %8, double %64, double 0xBFB2562A995B0CF9) #2
  %66 = tail call spir_func double @_Z3fmaddd(double %8, double %65, double 0xBFA7BF5AAFEB6E5F) #2
  %67 = tail call spir_func double @_Z3fmaddd(double %8, double 0x3F7D7DCED875024B, double 0x3FB80D9EE1E01BE9) #2
  %68 = tail call spir_func double @_Z3fmaddd(double %8, double %67, double 0x3FD7AF47B7AF6B66) #2
  %69 = tail call spir_func double @_Z3fmaddd(double %8, double %68, double 0x3FE1C2840384A501) #2
  %70 = tail call spir_func double @_Z3fmaddd(double %8, double %69, double 0x3FD1CF84053A1D47) #2
  %71 = fcmp ole double %7, 1.000000e+00
  %72 = select i1 %71, double %66, double %60
  %73 = select i1 %71, double %70, double %61
  %74 = tail call spir_func double @_Z3fmaddd(double %8, double 0xBF02857EE8FDF067, double 0xBF79D938A0971BE4) #2
  %75 = tail call spir_func double @_Z3fmaddd(double %8, double %74, double 0xBFAB7F36426AA4B5) #2
  %76 = tail call spir_func double @_Z3fmaddd(double %8, double %75, double 0xBFBF8EDAFD2D3066) #2
  %77 = tail call spir_func double @_Z3fmaddd(double %8, double %76, double 0xBFB4CA2E272F5482) #2
  %78 = tail call spir_func double @_Z3fmaddd(double %8, double 0x3F85194E117F1658, double 0x3FC33C9974FCA6C2) #2
  %79 = tail call spir_func double @_Z3fmaddd(double %8, double %78, double 0x3FE3F16FC14A77EF) #2
  %80 = tail call spir_func double @_Z3fmaddd(double %8, double %79, double 0x3FEEAF609D0B1C1C) #2
  %81 = tail call spir_func double @_Z3fmaddd(double %8, double %80, double 0x3FDF2F453ADF95FB) #2
  %82 = fcmp olt double %7, 7.500000e-01
  %83 = select i1 %82, double %77, double %72
  %84 = select i1 %82, double %81, double %73
  %85 = tail call spir_func double @_Z3fmaddd(double %8, double 0xBF17AE97E02B87FD, double 0xBF89D896B36D9727) #2
  %86 = tail call spir_func double @_Z3fmaddd(double %8, double %85, double 0xBFB8293A155D1580) #2
  %87 = tail call spir_func double @_Z3fmaddd(double %8, double %86, double 0xBFC950D914D4AF74) #2
  %88 = tail call spir_func double @_Z3fmaddd(double %8, double %87, double 0xBFBF329D10CD6FC4) #2
  %89 = tail call spir_func double @_Z3fmaddd(double %8, double 0x3F95C618DA6DA602, double 0x3FD1B46C39AA2B54) #2
  %90 = tail call spir_func double @_Z3fmaddd(double %8, double %89, double 0x3FF0D700C04959BE) #2
  %91 = tail call spir_func double @_Z3fmaddd(double %8, double %90, double 0x3FF84060840ECE8A) #2
  %92 = tail call spir_func double @_Z3fmaddd(double %8, double %91, double 0x3FE765F5CC9A1504) #2
  %93 = fcmp olt double %7, 5.000000e-01
  %94 = select i1 %93, double %88, double %83
  %95 = select i1 %93, double %92, double %84
  %96 = tail call spir_func double @_Z3fmaddd(double %8, double 0xBF1B10B99C58A7CF, double 0xBF8C73493EF3344B) #2
  %97 = tail call spir_func double @_Z3fmaddd(double %8, double %96, double 0xBFBA156E7495BDEA) #2
  %98 = tail call spir_func double @_Z3fmaddd(double %8, double %97, double 0xBFCAF52A99A8D965) #2
  %99 = tail call spir_func double @_Z3fmaddd(double %8, double %98, double 0xBFC0712C83A32494) #2
  %100 = tail call spir_func double @_Z3fmaddd(double %8, double 0x3F981644A95B0515, double 0x3FD3403376356F73) #2
  %101 = tail call spir_func double @_Z3fmaddd(double %8, double %100, double 0x3FF212DB144831D3) #2
  %102 = tail call spir_func double @_Z3fmaddd(double %8, double %101, double 0x3FF9C47892DF4BB9) #2
  %103 = tail call spir_func double @_Z3fmaddd(double %8, double %102, double 0x3FE8A9C2C574B6DF) #2
  %104 = fcmp olt double %7, 2.500000e-01
  %105 = select i1 %104, double %99, double %94
  %106 = select i1 %104, double %103, double %95
  %107 = fdiv double %105, %106
  %108 = fmul double %8, %7
  %109 = tail call spir_func double @_Z3fmaddd(double %108, double %107, double %7) #2
  %110 = fcmp ole double %7, 3.200000e+01
  %111 = fcmp ogt double %7, 0x4196A09E667F3BCD
  %112 = or i1 %110, %111
  %113 = zext i1 %112 to i32
  %114 = tail call spir_func double @_Z3fmaddd(double %7, double %7, double 1.000000e+00) #2
  %115 = tail call spir_func double @_Z4sqrtd(double %114) #2
  %116 = fadd double %7, %115
  %117 = select i1 %112, double %7, double %116
  %118 = addrspacecast i32* %4 to i32 addrspace(4)*
  %119 = addrspacecast double* %2 to double addrspace(4)*
  %120 = addrspacecast double* %3 to double addrspace(4)*
  call spir_func void @62(double %117, i32 addrspace(4)* %118, double addrspace(4)* %119, double addrspace(4)* %120)
  %121 = load i32* %4, align 4
  %122 = add nsw i32 %121, %113
  %123 = sitofp i32 %122 to double
  %124 = load double* %2, align 8
  %125 = tail call spir_func double @_Z3fmaddd(double %123, double 0x3FE62E42E0000000, double %124) #2
  %126 = load double* %3, align 8
  %127 = tail call spir_func double @_Z3fmaddd(double %123, double 0x3E6EFA39EF35793C, double %126) #2
  %128 = fadd double %107, 2.500000e-01
  %129 = fdiv double %128, %8
  %130 = fadd double %125, %129
  %131 = fsub double %125, %130
  %132 = fadd double %129, %131
  %133 = fadd double %127, %132
  %134 = fadd double %130, %133
  %135 = fsub double %130, %134
  %136 = fadd double %133, %135
  %137 = fadd double %134, %136
  %138 = fadd double %125, %127
  %139 = fcmp ogt double %7, 1.000000e+00
  %140 = select i1 %139, double %137, double %109
  %141 = fcmp ogt double %7, 3.200000e+01
  %142 = select i1 %141, double %138, double %140
  %143 = fcmp olt double %0, 0.000000e+00
  %144 = fsub double -0.000000e+00, %142
  %145 = select i1 %143, double %144, double %142
  %146 = icmp ugt i64 %6, 9218868437227405311
  %147 = fcmp olt double %7, 0x3E46A09E667F3BCD
  %148 = or i1 %146, %147
  %149 = select i1 %148, double %0, double %145
  ret double %149
}

; Function Attrs: inlinehint nounwind
define internal spir_func void @62(double, i32 addrspace(4)* nocapture, double addrspace(4)* nocapture, double addrspace(4)* nocapture) #7 {
  %5 = fcmp oge double %0, 0x3FEE0FAA00000000
  %6 = fcmp ole double %0, 0x3FF1082C00000000
  %7 = and i1 %5, %6
  %8 = bitcast double %0 to i64
  %9 = or i64 %8, 274719577269600256
  %10 = bitcast i64 %9 to double
  %11 = fadd double %10, 0x83D0000000000000
  %12 = bitcast double %11 to i64
  %13 = icmp ult i64 %8, 4503599627370496
  %14 = select i1 %13, i64 %12, i64 %8
  %15 = bitcast i64 %14 to <2 x i32>
  %16 = extractelement <2 x i32> %15, i64 1
  %17 = lshr i32 %16, 20
  %18 = and i32 %17, 2047
  %19 = select i1 %13, i32 -1083, i32 -1023
  %20 = add nsw i32 %19, %18
  %21 = and i64 %14, 4503599627370495
  %22 = or i64 %21, 4602678819172646912
  %23 = bitcast i64 %22 to double
  %24 = select i1 %7, i32 0, i32 %20
  store i32 %24, i32 addrspace(4)* %1, align 4
  %25 = fadd double %0, -1.000000e+00
  %26 = fadd double %25, 2.000000e+00
  %27 = fdiv double %25, %26
  %28 = fmul double %25, %27
  %29 = fsub double -0.000000e+00, %28
  %30 = fadd double %27, %27
  %31 = ashr i32 %16, 13
  %32 = lshr i32 %31, 1
  %33 = and i32 %32, 63
  %34 = or i32 %33, 64
  %35 = and i32 %31, 1
  %36 = add nuw nsw i32 %34, %35
  %37 = sitofp i32 %36 to double
  %38 = fmul double %37, 7.812500e-03
  %39 = fsub double %23, %38
  %40 = tail call spir_func double @_Z3fmaddd(double 5.000000e-01, double %39, double %38) #2
  %41 = fdiv double %39, %40
  %42 = add nsw i32 %36, -64
  %43 = sext i32 %42 to i64
  %44 = getelementptr inbounds [0 x <2 x double>] addrspace(2)* bitcast ([65 x <2 x double>] addrspace(2)* @__math64_LN_TBL to [0 x <2 x double>] addrspace(2)*), i64 0, i64 %43
  %45 = load <2 x double> addrspace(2)* %44, align 16
  %46 = extractelement <2 x double> %45, i64 0
  %47 = extractelement <2 x double> %45, i64 1
  %48 = select i1 %7, double %25, double %46
  %49 = select i1 %7, double 0.000000e+00, double %47
  %50 = select i1 %7, double %30, double %41
  %51 = fmul double %50, %50
  %52 = select i1 %7, double %29, double %41
  %53 = tail call spir_func double @_Z3fmaddd(double %51, double 0x3F3C8034C85DFFF0, double 0x3F62492307F1519F) #2
  %54 = tail call spir_func double @_Z3fmaddd(double %51, double %53, double 0x3F89999999BAC6D4) #2
  %55 = tail call spir_func double @_Z3fmaddd(double %51, double %54, double 0x3FB55555555554E6) #2
  %56 = tail call spir_func double @_Z3fmaddd(double %51, double 0x3F6249423BD94741, double 0x3F89999999865EDE) #2
  %57 = tail call spir_func double @_Z3fmaddd(double %51, double %56, double 0x3FB5555555555557) #2
  %58 = select i1 %7, double %55, double %57
  %59 = fmul double %50, %51
  %60 = tail call spir_func double @_Z3fmaddd(double %59, double %58, double %52) #2
  %61 = fadd double %49, %60
  store double %48, double addrspace(4)* %2, align 8
  store double %61, double addrspace(4)* %3, align 8
  ret void
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func double @_Z6asinpid(double) #1 {
  %2 = tail call spir_func double @_Z4fabsd(double %0) #2
  %3 = bitcast double %0 to <2 x i32>
  %4 = extractelement <2 x i32> %3, i64 1
  %5 = icmp slt i32 %4, 0
  %6 = bitcast double %2 to <2 x i32>
  %7 = extractelement <2 x i32> %6, i64 1
  %8 = ashr i32 %7, 20
  %9 = add nsw i32 %8, -1023
  %10 = icmp sgt i32 %9, -2
  %11 = fsub double 1.000000e+00, %2
  %12 = fmul double %11, 5.000000e-01
  %13 = fmul double %2, %2
  %14 = select i1 %10, double %12, double %13
  %15 = tail call spir_func double @_Z3fmaddd(double %14, double 0x3F0951665D321061, double 0x3F51E5F887A62135) #2
  %16 = tail call spir_func double @_Z3fmaddd(double %14, double %15, double 0xBFAC28D390C29690) #2
  %17 = tail call spir_func double @_Z3fmaddd(double %14, double %16, double 0x3FD1A2BEC1B7EF59) #2
  %18 = tail call spir_func double @_Z3fmaddd(double %14, double %17, double 0xBFDC7B297E269EAC) #2
  %19 = tail call spir_func double @_Z3fmaddd(double %14, double %18, double 0x3FCD1E4180029834) #2
  %20 = tail call spir_func double @_Z3fmaddd(double %14, double 0x3FBB1A422982CE76, double 0xBFEE324AB418F78D) #2
  %21 = tail call spir_func double @_Z3fmaddd(double %14, double %20, double 0x40062021571DCCFC) #2
  %22 = tail call spir_func double @_Z3fmaddd(double %14, double %21, double 0xC00A4646F903CDEA) #2
  %23 = tail call spir_func double @_Z3fmaddd(double %14, double %22, double 0x3FF5D6B12001F228) #2
  %24 = fdiv double %19, %23
  %25 = fmul double %14, %24
  %26 = tail call spir_func double @_Z4sqrtd(double %14) #2
  %27 = bitcast double %26 to i64
  %28 = and i64 %27, -4294967296
  %29 = bitcast i64 %28 to double
  %30 = fsub double -0.000000e+00, %29
  %31 = tail call spir_func double @_Z3fmaddd(double %30, double %29, double %14) #2
  %32 = fadd double %26, %29
  %33 = fdiv double %31, %32
  %34 = fmul double %26, 2.000000e+00
  %35 = tail call spir_func double @_Z3fmaddd(double -2.000000e+00, double %33, double 0x3C91A62633145C07) #2
  %36 = fsub double -0.000000e+00, %35
  %37 = tail call spir_func double @_Z3fmaddd(double %34, double %25, double %36) #2
  %38 = tail call spir_func double @_Z3fmaddd(double -2.000000e+00, double %29, double 0x3FE921FB54442D18) #2
  %39 = fsub double %37, %38
  %40 = fsub double 0x3FE921FB54442D18, %39
  %41 = tail call spir_func double @_Z3fmaddd(double %2, double %25, double %2) #2
  %42 = select i1 %10, double %40, double %41
  %43 = icmp slt i32 %9, -28
  %44 = select i1 %43, double %2, double %42
  %45 = fdiv double %44, 0x400921FB54442D18
  %46 = icmp sgt i32 %9, -1
  %47 = select i1 %46, double 0x7FF8000000000000, double %45
  %48 = fcmp oeq double %2, 1.000000e+00
  %49 = select i1 %48, double 5.000000e-01, double %47
  %50 = fsub double -0.000000e+00, %49
  %51 = select i1 %5, double %50, double %49
  ret double %51
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z5atan2dd(double, double) #0 {
  %3 = bitcast double %1 to <2 x i32>
  %4 = extractelement <2 x i32> %3, i64 1
  %5 = icmp slt i32 %4, 0
  %6 = lshr i32 %4, 20
  %7 = and i32 %6, 2047
  %8 = bitcast double %0 to <2 x i32>
  %9 = extractelement <2 x i32> %8, i64 1
  %10 = icmp slt i32 %9, 0
  %11 = lshr i32 %9, 20
  %12 = and i32 %11, 2047
  %13 = icmp ult i32 %7, 1021
  %14 = icmp ult i32 %12, 1021
  %15 = and i1 %14, %13
  %16 = sub nsw i32 %12, %7
  %17 = tail call spir_func double @_Z5ldexpdi(double %1, i32 1024) #2
  %18 = bitcast double %17 to <2 x i32>
  %19 = extractelement <2 x i32> %18, i64 1
  %20 = lshr i32 %19, 20
  %21 = and i32 %20, 2047
  %22 = tail call spir_func double @_Z5ldexpdi(double %0, i32 1024) #2
  %23 = bitcast double %22 to <2 x i32>
  %24 = extractelement <2 x i32> %23, i64 1
  %25 = lshr i32 %24, 20
  %26 = and i32 %25, 2047
  %27 = sub nsw i32 %26, %21
  %28 = select i1 %15, i32 %27, i32 %16
  %29 = select i1 %15, double %17, double %1
  %30 = select i1 %15, double %22, double %0
  %31 = tail call spir_func double @_Z4fabsd(double %29) #2
  %32 = tail call spir_func double @_Z4fabsd(double %30) #2
  %33 = fcmp olt double %31, %32
  %34 = select i1 %33, double %32, double %31
  %35 = select i1 %33, double %31, double %32
  %36 = fdiv double %35, %34
  %37 = fcmp ogt double %36, 6.250000e-02
  %38 = select i1 %37, double %36, double 6.300000e-02
  %39 = tail call spir_func double @_Z3fmaddd(double 2.560000e+02, double %38, double 5.000000e-01) #2
  %40 = fptosi double %39 to i32
  %41 = add nsw i32 %40, -16
  %42 = sext i32 %41 to i64
  %43 = getelementptr inbounds [0 x <2 x double>] addrspace(2)* bitcast ([241 x <2 x double>] addrspace(2)* @__math64_ATAN_JBY256_TBL to [0 x <2 x double>] addrspace(2)*), i64 0, i64 %42
  %44 = load <2 x double> addrspace(2)* %43, align 16
  %45 = extractelement <2 x double> %44, i64 0
  %46 = extractelement <2 x double> %44, i64 1
  %47 = sitofp i32 %40 to double
  %48 = fmul double %47, 3.906250e-03
  %49 = bitcast double %34 to i64
  %50 = lshr i64 %49, 52
  %51 = trunc i64 %50 to i32
  %52 = sub nsw i32 1023, %51
  %53 = tail call spir_func double @_Z5ldexpdi(double %34, i32 %52) #2
  %54 = tail call spir_func double @_Z5ldexpdi(double %35, i32 %52) #2
  %55 = bitcast double %53 to i64
  %56 = and i64 %55, -134217728
  %57 = bitcast i64 %56 to double
  %58 = fsub double %53, %57
  %59 = fsub double -0.000000e+00, %48
  %60 = tail call spir_func double @_Z3fmaddd(double %59, double %57, double %54) #2
  %61 = tail call spir_func double @_Z3fmaddd(double %59, double %58, double %60) #2
  %62 = tail call spir_func double @_Z3fmaddd(double %48, double %54, double %53) #2
  %63 = fdiv double %61, %62
  %64 = fmul double %63, %63
  %65 = fsub double -0.000000e+00, %64
  %66 = tail call spir_func double @_Z3fmaddd(double %65, double 0x3FC99992B9802D7D, double 0x3FD5555555550877) #2
  %67 = fmul double %64, %66
  %68 = fsub double -0.000000e+00, %63
  %69 = tail call spir_func double @_Z3fmaddd(double %67, double %68, double %63) #2
  %70 = fadd double %46, %69
  %71 = and i64 %49, -4294967296
  %72 = bitcast i64 %71 to double
  %73 = fsub double %34, %72
  %74 = bitcast double %36 to i64
  %75 = and i64 %74, -4294967296
  %76 = bitcast i64 %75 to double
  %77 = fsub double %36, %76
  %78 = fmul double %36, %36
  %79 = fmul double %36, %78
  %80 = fsub double -0.000000e+00, %79
  %81 = fsub double -0.000000e+00, %78
  %82 = tail call spir_func double @_Z3fmaddd(double %81, double 0x3FB70C3192D751C2, double 0x3FBC718839B8C4EB) #2
  %83 = tail call spir_func double @_Z3fmaddd(double %81, double %82, double 0x3FC2492482BD6BE1) #2
  %84 = tail call spir_func double @_Z3fmaddd(double %81, double %83, double 0x3FC99999999643A3) #2
  %85 = tail call spir_func double @_Z3fmaddd(double %81, double %84, double 0x3FD5555555555538) #2
  %86 = fsub double -0.000000e+00, %34
  %87 = fsub double -0.000000e+00, %73
  %88 = fsub double -0.000000e+00, %72
  %89 = tail call spir_func double @_Z3fmaddd(double %88, double %76, double %35) #2
  %90 = tail call spir_func double @_Z3fmaddd(double %87, double %76, double %89) #2
  %91 = tail call spir_func double @_Z3fmaddd(double %86, double %77, double %90) #2
  %92 = fdiv double %91, %34
  %93 = tail call spir_func double @_Z3fmaddd(double %80, double %85, double %92) #2
  %94 = fadd double %36, %93
  %95 = fcmp olt double %36, 0x3E4D12ED0AF1A27F
  %96 = select i1 %95, double %36, double %94
  %97 = select i1 %37, double %45, double 0.000000e+00
  %98 = select i1 %37, double %70, double %96
  %99 = fsub double 0x3FF921FB54442D18, %97
  %100 = select i1 %33, double %99, double %97
  %101 = fsub double 0x3C91A62633145C07, %98
  %102 = select i1 %33, double %101, double %98
  %103 = fsub double 0x400921FB50000000, %100
  %104 = select i1 %5, double %103, double %100
  %105 = fsub double 0x3E6110B4611A6263, %102
  %106 = select i1 %5, double %105, double %102
  %107 = fadd double %104, %106
  %108 = fsub double -0.000000e+00, %107
  %109 = select i1 %10, double %108, double %107
  %110 = select i1 %10, double 0xC002D97C7F3321D2, double 0x4002D97C7F3321D2
  %111 = select i1 %10, double 0xBFE921FB54442D18, double 0x3FE921FB54442D18
  %112 = select i1 %5, double %110, double %111
  %113 = tail call spir_func i32 @_Z5isinfd(double %1) #2
  %114 = tail call spir_func i32 @_Z5isinfd(double %0) #2
  %115 = and i32 %114, %113
  %116 = icmp ne i32 %115, 0
  %117 = select i1 %116, double %112, double %109
  %118 = select i1 %10, double 0xC00921FB54442D18, double 0x400921FB54442D18
  %119 = icmp slt i32 %28, -56
  %120 = and i1 %5, %119
  %121 = select i1 %120, double %118, double %117
  %122 = fdiv double %30, %29
  %123 = icmp slt i32 %28, -28
  %124 = zext i1 %123 to i32
  %125 = lshr i32 %4, 31
  %126 = xor i32 %125, 1
  %127 = and i32 %124, %126
  %128 = icmp ne i32 %127, 0
  %129 = select i1 %128, double %122, double %121
  %130 = select i1 %10, double 0xBFF921FB54442D18, double 0x3FF921FB54442D18
  %131 = icmp sgt i32 %28, 56
  %132 = select i1 %131, double %130, double %129
  %133 = fcmp oeq double %1, 0.000000e+00
  %134 = select i1 %133, double %130, double %132
  %135 = select i1 %5, double %118, double %0
  %136 = fcmp oeq double %0, 0.000000e+00
  %137 = select i1 %136, double %135, double %134
  %138 = tail call spir_func i32 @_Z5isnand(double %0) #2
  %139 = icmp ne i32 %138, 0
  %140 = select i1 %139, double %0, double %137
  %141 = tail call spir_func i32 @_Z5isnand(double %1) #2
  %142 = icmp ne i32 %141, 0
  %143 = select i1 %142, double %1, double %140
  ret double %143
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z7atan2pidd(double, double) #0 {
  %3 = bitcast double %1 to <2 x i32>
  %4 = extractelement <2 x i32> %3, i64 1
  %5 = icmp slt i32 %4, 0
  %6 = lshr i32 %4, 20
  %7 = and i32 %6, 2047
  %8 = bitcast double %0 to <2 x i32>
  %9 = extractelement <2 x i32> %8, i64 1
  %10 = icmp slt i32 %9, 0
  %11 = lshr i32 %9, 20
  %12 = and i32 %11, 2047
  %13 = icmp ult i32 %7, 1021
  %14 = icmp ult i32 %12, 1021
  %15 = and i1 %14, %13
  %16 = sub nsw i32 %12, %7
  %17 = tail call spir_func double @_Z5ldexpdi(double %1, i32 1024) #2
  %18 = bitcast double %17 to <2 x i32>
  %19 = extractelement <2 x i32> %18, i64 1
  %20 = lshr i32 %19, 20
  %21 = and i32 %20, 2047
  %22 = tail call spir_func double @_Z5ldexpdi(double %0, i32 1024) #2
  %23 = bitcast double %22 to <2 x i32>
  %24 = extractelement <2 x i32> %23, i64 1
  %25 = lshr i32 %24, 20
  %26 = and i32 %25, 2047
  %27 = sub nsw i32 %26, %21
  %28 = select i1 %15, i32 %27, i32 %16
  %29 = select i1 %15, double %17, double %1
  %30 = select i1 %15, double %22, double %0
  %31 = tail call spir_func double @_Z4fabsd(double %29) #2
  %32 = tail call spir_func double @_Z4fabsd(double %30) #2
  %33 = fcmp olt double %31, %32
  %34 = select i1 %33, double %32, double %31
  %35 = select i1 %33, double %31, double %32
  %36 = fdiv double %35, %34
  %37 = fcmp ogt double %36, 6.250000e-02
  %38 = select i1 %37, double %36, double 6.300000e-02
  %39 = tail call spir_func double @_Z3fmaddd(double 2.560000e+02, double %38, double 5.000000e-01) #2
  %40 = fptosi double %39 to i32
  %41 = add nsw i32 %40, -16
  %42 = sext i32 %41 to i64
  %43 = getelementptr inbounds [0 x <2 x double>] addrspace(2)* bitcast ([241 x <2 x double>] addrspace(2)* @__math64_ATAN_JBY256_TBL to [0 x <2 x double>] addrspace(2)*), i64 0, i64 %42
  %44 = load <2 x double> addrspace(2)* %43, align 16
  %45 = extractelement <2 x double> %44, i64 0
  %46 = extractelement <2 x double> %44, i64 1
  %47 = sitofp i32 %40 to double
  %48 = fmul double %47, 3.906250e-03
  %49 = bitcast double %34 to i64
  %50 = lshr i64 %49, 52
  %51 = trunc i64 %50 to i32
  %52 = sub nsw i32 1023, %51
  %53 = tail call spir_func double @_Z5ldexpdi(double %34, i32 %52) #2
  %54 = tail call spir_func double @_Z5ldexpdi(double %35, i32 %52) #2
  %55 = bitcast double %53 to i64
  %56 = and i64 %55, -134217728
  %57 = bitcast i64 %56 to double
  %58 = fsub double %53, %57
  %59 = fsub double -0.000000e+00, %48
  %60 = tail call spir_func double @_Z3fmaddd(double %59, double %57, double %54) #2
  %61 = tail call spir_func double @_Z3fmaddd(double %59, double %58, double %60) #2
  %62 = tail call spir_func double @_Z3fmaddd(double %48, double %54, double %53) #2
  %63 = fdiv double %61, %62
  %64 = fmul double %63, %63
  %65 = fsub double -0.000000e+00, %64
  %66 = tail call spir_func double @_Z3fmaddd(double %65, double 0x3FC99992B9802D7D, double 0x3FD5555555550877) #2
  %67 = fmul double %64, %66
  %68 = fsub double -0.000000e+00, %63
  %69 = tail call spir_func double @_Z3fmaddd(double %67, double %68, double %63) #2
  %70 = fadd double %46, %69
  %71 = and i64 %49, -4294967296
  %72 = bitcast i64 %71 to double
  %73 = fsub double %34, %72
  %74 = bitcast double %36 to i64
  %75 = and i64 %74, -4294967296
  %76 = bitcast i64 %75 to double
  %77 = fsub double %36, %76
  %78 = fmul double %36, %36
  %79 = fmul double %36, %78
  %80 = fsub double -0.000000e+00, %79
  %81 = fsub double -0.000000e+00, %78
  %82 = tail call spir_func double @_Z3fmaddd(double %81, double 0x3FB70C3192D751C2, double 0x3FBC718839B8C4EB) #2
  %83 = tail call spir_func double @_Z3fmaddd(double %81, double %82, double 0x3FC2492482BD6BE1) #2
  %84 = tail call spir_func double @_Z3fmaddd(double %81, double %83, double 0x3FC99999999643A3) #2
  %85 = tail call spir_func double @_Z3fmaddd(double %81, double %84, double 0x3FD5555555555538) #2
  %86 = fsub double -0.000000e+00, %34
  %87 = fsub double -0.000000e+00, %73
  %88 = fsub double -0.000000e+00, %72
  %89 = tail call spir_func double @_Z3fmaddd(double %88, double %76, double %35) #2
  %90 = tail call spir_func double @_Z3fmaddd(double %87, double %76, double %89) #2
  %91 = tail call spir_func double @_Z3fmaddd(double %86, double %77, double %90) #2
  %92 = fdiv double %91, %34
  %93 = tail call spir_func double @_Z3fmaddd(double %80, double %85, double %92) #2
  %94 = fadd double %36, %93
  %95 = fcmp olt double %36, 0x3E4D12ED0AF1A27F
  %96 = select i1 %95, double %36, double %94
  %97 = select i1 %37, double %45, double 0.000000e+00
  %98 = select i1 %37, double %70, double %96
  %99 = fsub double 0x3FF921FB54442D18, %97
  %100 = select i1 %33, double %99, double %97
  %101 = fsub double 0x3C91A62633145C07, %98
  %102 = select i1 %33, double %101, double %98
  %103 = fsub double 0x400921FB50000000, %100
  %104 = select i1 %5, double %103, double %100
  %105 = fsub double 0x3E6110B4611A6263, %102
  %106 = select i1 %5, double %105, double %102
  %107 = fadd double %104, %106
  %108 = fdiv double %107, 0x400921FB54442D18
  %109 = fsub double -0.000000e+00, %108
  %110 = select i1 %10, double %109, double %108
  %111 = select i1 %10, double -7.500000e-01, double 7.500000e-01
  %112 = select i1 %10, double -2.500000e-01, double 2.500000e-01
  %113 = select i1 %5, double %111, double %112
  %114 = tail call spir_func i32 @_Z5isinfd(double %0) #2
  %115 = tail call spir_func i32 @_Z5isinfd(double %1) #2
  %116 = and i32 %115, %114
  %117 = icmp ne i32 %116, 0
  %118 = select i1 %117, double %113, double %110
  %119 = select i1 %10, double -1.000000e+00, double 1.000000e+00
  %120 = icmp slt i32 %28, -56
  %121 = and i1 %5, %120
  %122 = select i1 %121, double %119, double %118
  %123 = fdiv double %30, %29
  %124 = fdiv double %123, 0x400921FB54442D18
  %125 = icmp slt i32 %28, -28
  %126 = zext i1 %125 to i32
  %127 = lshr i32 %4, 31
  %128 = xor i32 %127, 1
  %129 = and i32 %126, %128
  %130 = icmp ne i32 %129, 0
  %131 = select i1 %130, double %124, double %122
  %132 = select i1 %10, double -5.000000e-01, double 5.000000e-01
  %133 = icmp sgt i32 %28, 56
  %134 = select i1 %133, double %132, double %131
  %135 = fcmp oeq double %1, 0.000000e+00
  %136 = select i1 %135, double %132, double %134
  %137 = select i1 %5, double %119, double %0
  %138 = fcmp oeq double %0, 0.000000e+00
  %139 = select i1 %138, double %137, double %136
  %140 = tail call spir_func i32 @_Z5isnand(double %0) #2
  %141 = icmp ne i32 %140, 0
  %142 = select i1 %141, double %0, double %139
  %143 = tail call spir_func i32 @_Z5isnand(double %1) #2
  %144 = icmp ne i32 %143, 0
  %145 = select i1 %144, double %1, double %142
  ret double %145
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func double @_Z4atand(double) #1 {
  %2 = tail call spir_func double @_Z4fabsd(double %0) #2
  %3 = fadd double %2, -1.500000e+00
  %4 = tail call double @llvm.fmuladd.f64(double 1.500000e+00, double %2, double 1.000000e+00)
  %5 = fcmp ole double %2, 2.437500e+00
  %6 = select i1 %5, double %3, double -1.000000e+00
  %7 = select i1 %5, double %4, double %2
  %8 = select i1 %5, double 0x3FEF730BD281F69B, double 0x3FF921FB54442D18
  %9 = select i1 %5, double 0x3C7007887AF0CBBC, double 0x3C91A62633145C06
  %10 = fadd double %2, -1.000000e+00
  %11 = fadd double %2, 1.000000e+00
  %12 = fcmp ole double %2, 1.187500e+00
  %13 = select i1 %12, double %10, double %6
  %14 = select i1 %12, double %11, double %7
  %15 = select i1 %12, double 0x3FE921FB54442D18, double %8
  %16 = select i1 %12, double 0x3C81A62633145C06, double %9
  %17 = tail call double @llvm.fmuladd.f64(double 2.000000e+00, double %2, double -1.000000e+00)
  %18 = fadd double %2, 2.000000e+00
  %19 = fcmp ole double %2, 6.875000e-01
  %20 = select i1 %19, double %17, double %13
  %21 = select i1 %19, double %18, double %14
  %22 = select i1 %19, double 0x3FDDAC670561BB4F, double %15
  %23 = select i1 %19, double 0x3C7A2B7F222F65E0, double %16
  %24 = fcmp ole double %2, 4.375000e-01
  %25 = select i1 %24, double %2, double %20
  %26 = select i1 %24, double 1.000000e+00, double %21
  %27 = select i1 %24, double 0.000000e+00, double %22
  %28 = select i1 %24, double 0.000000e+00, double %23
  %29 = fdiv double %25, %26
  %30 = fmul double %29, %29
  %31 = tail call spir_func double @_Z3fmaddd(double %30, double 0x3F22A75CE41B9F87, double 0x3F9F2D2116F053F2) #2
  %32 = tail call spir_func double @_Z3fmaddd(double %30, double %31, double 0x3FCC3DE43DB425C0) #2
  %33 = tail call spir_func double @_Z3fmaddd(double %30, double %32, double 0x3FDCA6BE4C993B3C) #2
  %34 = tail call spir_func double @_Z3fmaddd(double %30, double %33, double 0x3FD12BCB0A9169F3) #2
  %35 = tail call spir_func double @_Z3fmaddd(double %30, double 0x3FA3F197F1E85ED9, double 0x3FDB2CB05BF9BEFF) #2
  %36 = tail call spir_func double @_Z3fmaddd(double %30, double %35, double 0x3FF699C644C48D2E) #2
  %37 = tail call spir_func double @_Z3fmaddd(double %30, double %36, double 0x3FFD372A17CDF5A0) #2
  %38 = tail call spir_func double @_Z3fmaddd(double %30, double %37, double 0x3FE9C1B08FDA1EEC) #2
  %39 = fmul double %29, %30
  %40 = fmul double %39, %34
  %41 = fdiv double %40, %38
  %42 = fsub double %41, %28
  %43 = fsub double %42, %29
  %44 = fsub double %27, %43
  %45 = tail call spir_func i32 @_Z5isnand(double %0) #2
  %46 = icmp ne i32 %45, 0
  %47 = select i1 %46, double %0, double 0x3FF921FB54442D18
  %48 = fcmp ole double %2, 0x4370000000000000
  %49 = select i1 %48, double %44, double %47
  %50 = fcmp olt double %2, 0x3E50000000000000
  %51 = select i1 %50, double %2, double %49
  %52 = fcmp oeq double %2, %0
  %53 = fsub double -0.000000e+00, %51
  %54 = select i1 %52, double %51, double %53
  ret double %54
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func double @_Z5atanhd(double) #1 {
  %2 = tail call spir_func double @_Z4fabsd(double %0) #2
  %3 = fcmp oeq double %2, 1.000000e+00
  %4 = select i1 %3, double 0x7FF0000000000000, double 0x7FF8000000000000
  %5 = fmul double %2, 2.000000e+00
  %6 = fsub double 1.000000e+00, %2
  %7 = fdiv double %5, %6
  %8 = tail call spir_func double @_Z5log1pd(double %7) #2
  %9 = fmul double %8, 5.000000e-01
  %10 = fcmp olt double %2, 1.000000e+00
  %11 = select i1 %10, double %9, double %4
  %12 = fsub double -0.000000e+00, %11
  %13 = fcmp olt double %0, 0.000000e+00
  %14 = select i1 %13, double %12, double %11
  %15 = fmul double %0, %0
  %16 = tail call spir_func double @_Z3fmaddd(double %15, double 0xBF1B711000F5A53B, double 0x3F9D6B0A4CFDE8FC) #2
  %17 = tail call spir_func double @_Z3fmaddd(double %15, double %16, double 0xBFD2090BB7302592) #2
  %18 = tail call spir_func double @_Z3fmaddd(double %15, double %17, double 0x3FEC4F4F6BAA48FF) #2
  %19 = tail call spir_func double @_Z3fmaddd(double %15, double %18, double 0xBFF1A53706989746) #2
  %20 = tail call spir_func double @_Z3fmaddd(double %15, double %19, double 0x3FDE638B7BBEA45E) #2
  %21 = tail call spir_func double @_Z3fmaddd(double %15, double 0xBFA25C7216683ECA, double 0x3FDFB81B3FE42B33) #2
  %22 = tail call spir_func double @_Z3fmaddd(double %15, double %21, double 0xC002164CA4F0C6F3) #2
  %23 = tail call spir_func double @_Z3fmaddd(double %15, double %22, double 0x40122A7720CAAA5D) #2
  %24 = tail call spir_func double @_Z3fmaddd(double %15, double %23, double 0xC010A71C2944B0BF) #2
  %25 = tail call spir_func double @_Z3fmaddd(double %15, double %24, double 0x3FF6CAA89CCEFB46) #2
  %26 = fmul double %15, %0
  %27 = fdiv double %20, %25
  %28 = tail call spir_func double @_Z3fmaddd(double %26, double %27, double %0) #2
  %29 = fcmp olt double %2, 5.000000e-01
  %30 = select i1 %29, double %28, double %14
  ret double %30
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func double @_Z6atanpid(double) #1 {
  %2 = tail call spir_func double @_Z4fabsd(double %0) #2
  %3 = fadd double %2, -1.500000e+00
  %4 = tail call double @llvm.fmuladd.f64(double 1.500000e+00, double %2, double 1.000000e+00)
  %5 = fcmp ole double %2, 2.437500e+00
  %6 = select i1 %5, double %3, double -1.000000e+00
  %7 = select i1 %5, double %4, double %2
  %8 = select i1 %5, double 0x3FEF730BD281F69B, double 0x3FF921FB54442D18
  %9 = select i1 %5, double 0x3C7007887AF0CBBC, double 0x3C91A62633145C06
  %10 = fadd double %2, -1.000000e+00
  %11 = fadd double %2, 1.000000e+00
  %12 = fcmp ole double %2, 1.187500e+00
  %13 = select i1 %12, double %10, double %6
  %14 = select i1 %12, double %11, double %7
  %15 = select i1 %12, double 0x3FE921FB54442D18, double %8
  %16 = select i1 %12, double 0x3C81A62633145C06, double %9
  %17 = tail call double @llvm.fmuladd.f64(double 2.000000e+00, double %2, double -1.000000e+00)
  %18 = fadd double %2, 2.000000e+00
  %19 = fcmp ole double %2, 6.875000e-01
  %20 = select i1 %19, double %17, double %13
  %21 = select i1 %19, double %18, double %14
  %22 = select i1 %19, double 0x3FDDAC670561BB4F, double %15
  %23 = select i1 %19, double 0x3C7A2B7F222F65E0, double %16
  %24 = fcmp ole double %2, 4.375000e-01
  %25 = select i1 %24, double %2, double %20
  %26 = select i1 %24, double 1.000000e+00, double %21
  %27 = select i1 %24, double 0.000000e+00, double %22
  %28 = select i1 %24, double 0.000000e+00, double %23
  %29 = fdiv double %25, %26
  %30 = fmul double %29, %29
  %31 = tail call spir_func double @_Z3fmaddd(double %30, double 0x3F22A75CE41B9F87, double 0x3F9F2D2116F053F2) #2
  %32 = tail call spir_func double @_Z3fmaddd(double %30, double %31, double 0x3FCC3DE43DB425C0) #2
  %33 = tail call spir_func double @_Z3fmaddd(double %30, double %32, double 0x3FDCA6BE4C993B3C) #2
  %34 = tail call spir_func double @_Z3fmaddd(double %30, double %33, double 0x3FD12BCB0A9169F3) #2
  %35 = tail call spir_func double @_Z3fmaddd(double %30, double 0x3FA3F197F1E85ED9, double 0x3FDB2CB05BF9BEFF) #2
  %36 = tail call spir_func double @_Z3fmaddd(double %30, double %35, double 0x3FF699C644C48D2E) #2
  %37 = tail call spir_func double @_Z3fmaddd(double %30, double %36, double 0x3FFD372A17CDF5A0) #2
  %38 = tail call spir_func double @_Z3fmaddd(double %30, double %37, double 0x3FE9C1B08FDA1EEC) #2
  %39 = fmul double %29, %30
  %40 = fmul double %39, %34
  %41 = fdiv double %40, %38
  %42 = fsub double %41, %28
  %43 = fsub double %42, %29
  %44 = fsub double %27, %43
  %45 = fdiv double %44, 0x400921FB54442D18
  %46 = fdiv double %2, 0x400921FB54442D18
  %47 = tail call spir_func i32 @_Z5isnand(double %0) #2
  %48 = icmp ne i32 %47, 0
  %49 = select i1 %48, double %0, double 5.000000e-01
  %50 = fcmp ole double %2, 0x4370000000000000
  %51 = select i1 %50, double %45, double %49
  %52 = fcmp olt double %2, 0x3E50000000000000
  %53 = select i1 %52, double %46, double %51
  %54 = fcmp oeq double %2, %0
  %55 = fsub double -0.000000e+00, %53
  %56 = select i1 %54, double %53, double %55
  ret double %56
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func double @_Z4cbrtd(double) #1 {
  %2 = tail call spir_func i32 @_Z5isinfd(double %0) #2
  %3 = tail call spir_func i32 @_Z5isnand(double %0) #2
  %4 = fcmp oeq double %0, 0.000000e+00
  %5 = zext i1 %4 to i32
  %6 = or i32 %2, %5
  %7 = or i32 %6, %3
  %8 = tail call spir_func double @_Z4fabsd(double %0) #2
  %9 = bitcast double %8 to i64
  %10 = bitcast i64 %9 to <2 x i32>
  %11 = extractelement <2 x i32> %10, i64 1
  %12 = ashr i32 %11, 20
  %13 = add nsw i32 %12, -1023
  %14 = or i64 %9, 4607182418800017408
  %15 = bitcast i64 %14 to double
  %16 = fadd double %15, -1.000000e+00
  %17 = bitcast double %16 to i64
  %18 = bitcast i64 %17 to <2 x i32>
  %19 = extractelement <2 x i32> %18, i64 1
  %20 = ashr i32 %19, 20
  %21 = add nsw i32 %12, -2045
  %22 = add nsw i32 %21, %20
  %23 = icmp eq i32 %12, 0
  %24 = select i1 %23, i64 %17, i64 %9
  %25 = select i1 %23, i32 %22, i32 %13
  %26 = sdiv i32 %25, 3
  %27 = mul i32 %26, -3
  %28 = add nsw i32 %26, 1023
  %29 = zext i32 %28 to i64
  %30 = shl i64 %29, 52
  %31 = bitcast i64 %30 to double
  %32 = and i64 %24, 4503599627370495
  %33 = or i64 %32, 4602678819172646912
  %34 = bitcast i64 %33 to double
  %35 = bitcast i64 %32 to <2 x i32>
  %36 = extractelement <2 x i32> %35, i64 1
  %37 = lshr i32 %36, 11
  %38 = ashr i32 %36, 12
  %39 = or i32 %38, 256
  %40 = and i32 %37, 1
  %41 = add nsw i32 %39, %40
  %42 = sitofp i32 %41 to double
  %43 = fmul double %42, 1.953125e-03
  %44 = fsub double %34, %43
  %45 = add nsw i32 %41, -256
  %46 = sext i32 %45 to i64
  %47 = getelementptr inbounds [0 x double] addrspace(2)* bitcast ([257 x double] addrspace(2)* @__math64_CBRT_TBL_INV to [0 x double] addrspace(2)*), i64 0, i64 %46
  %48 = load double addrspace(2)* %47, align 8
  %49 = fmul double %48, %44
  %50 = tail call spir_func double @_Z3fmaddd(double %49, double 0xBF98090D6221A247, double 0x3F9EE7113506AC13) #2
  %51 = tail call spir_func double @_Z3fmaddd(double %49, double %50, double 0xBFA511E8D2B3183B) #2
  %52 = tail call spir_func double @_Z3fmaddd(double %49, double %51, double 0x3FAF9ADD3C0CA458) #2
  %53 = tail call spir_func double @_Z3fmaddd(double %49, double %52, double 0xBFBC71C71C71C71C) #2
  %54 = tail call spir_func double @_Z3fmaddd(double %49, double %53, double 0x3FD5555555555555) #2
  %55 = fmul double %54, %49
  %56 = add i32 %27, 2
  %57 = add i32 %56, %25
  %58 = sext i32 %57 to i64
  %59 = getelementptr inbounds [0 x <2 x double>] addrspace(2)* bitcast ([5 x <2 x double>] addrspace(2)* @__math64_CBRT_TBL_REM to [0 x <2 x double>] addrspace(2)*), i64 0, i64 %58
  %60 = load <2 x double> addrspace(2)* %59, align 16
  %61 = extractelement <2 x double> %60, i64 0
  %62 = extractelement <2 x double> %60, i64 1
  %63 = getelementptr inbounds [0 x <2 x double>] addrspace(2)* bitcast ([257 x <2 x double>] addrspace(2)* @__math64_CBRT_TBL to [0 x <2 x double>] addrspace(2)*), i64 0, i64 %46
  %64 = load <2 x double> addrspace(2)* %63, align 16
  %65 = extractelement <2 x double> %64, i64 0
  %66 = extractelement <2 x double> %64, i64 1
  %67 = fmul double %61, %65
  %68 = fmul double %62, %66
  %69 = tail call spir_func double @_Z3fmaddd(double %66, double %61, double %68) #2
  %70 = tail call spir_func double @_Z3fmaddd(double %62, double %65, double %69) #2
  %71 = tail call spir_func double @_Z3fmaddd(double %55, double %70, double %70) #2
  %72 = tail call spir_func double @_Z3fmaddd(double %55, double %67, double %71) #2
  %73 = fadd double %67, %72
  %74 = fmul double %31, %73
  %75 = tail call spir_func double @_Z8copysigndd(double %74, double %0) #2
  %76 = icmp ne i32 %7, 0
  %77 = select i1 %76, double %0, double %75
  ret double %77
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x double> @_Z4ceilDv16_d(<16 x double>) #0 {
  %2 = shufflevector <16 x double> %0, <16 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %3 = tail call spir_func <8 x double> @_Z4ceilDv8_d(<8 x double> %2) #2
  %4 = shufflevector <8 x double> %3, <8 x double> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <16 x double> %0, <16 x double> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %6 = tail call spir_func <8 x double> @_Z4ceilDv8_d(<8 x double> %5) #2
  %7 = shufflevector <8 x double> %6, <8 x double> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <16 x double> %4, <16 x double> %7, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  ret <16 x double> %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x double> @_Z4ceilDv8_d(<8 x double>) #0 {
  %2 = shufflevector <8 x double> %0, <8 x double> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %3 = tail call spir_func <4 x double> @_Z4ceilDv4_d(<4 x double> %2) #2
  %4 = shufflevector <4 x double> %3, <4 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <8 x double> %0, <8 x double> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %6 = tail call spir_func <4 x double> @_Z4ceilDv4_d(<4 x double> %5) #2
  %7 = shufflevector <4 x double> %6, <4 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <8 x double> %4, <8 x double> %7, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  ret <8 x double> %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x double> @_Z4ceilDv4_d(<4 x double>) #0 {
  %2 = shufflevector <4 x double> %0, <4 x double> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x double> @_Z4ceilDv2_d(<2 x double> %2) #2
  %4 = shufflevector <2 x double> %3, <2 x double> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %5 = shufflevector <4 x double> %0, <4 x double> undef, <2 x i32> <i32 2, i32 3>
  %6 = tail call spir_func <2 x double> @_Z4ceilDv2_d(<2 x double> %5) #2
  %7 = shufflevector <2 x double> %6, <2 x double> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %8 = shufflevector <4 x double> %4, <4 x double> %7, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x double> %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x double> @_Z4ceilDv2_d(<2 x double>) #0 {
  %2 = extractelement <2 x double> %0, i64 0
  %3 = tail call spir_func double @_Z4ceild(double %2) #2
  %4 = insertelement <2 x double> undef, double %3, i64 0
  %5 = extractelement <2 x double> %0, i64 1
  %6 = tail call spir_func double @_Z4ceild(double %5) #2
  %7 = insertelement <2 x double> %4, double %6, i64 1
  ret <2 x double> %7
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z4ceild(double) #0 {
  %2 = tail call spir_func double @__amdil_round_posinf_f64(double %0) #10
  ret double %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x double> @_Z4ceilDv3_d(<3 x double>) #0 {
  %2 = shufflevector <3 x double> %0, <3 x double> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x double> @_Z4ceilDv2_d(<2 x double> %2) #2
  %4 = shufflevector <2 x double> %3, <2 x double> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %5 = extractelement <3 x double> %0, i64 2
  %6 = tail call spir_func double @_Z4ceild(double %5) #2
  %7 = insertelement <3 x double> %4, double %6, i64 2
  ret <3 x double> %7
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x double> @_Z8copysignDv4_dS_(<4 x double>, <4 x double>) #0 {
  %3 = shufflevector <4 x double> %0, <4 x double> undef, <2 x i32> <i32 0, i32 1>
  %4 = shufflevector <4 x double> %1, <4 x double> undef, <2 x i32> <i32 0, i32 1>
  %5 = tail call spir_func <2 x double> @_Z8copysignDv2_dS_(<2 x double> %3, <2 x double> %4) #2
  %6 = shufflevector <2 x double> %5, <2 x double> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %7 = shufflevector <4 x double> %0, <4 x double> undef, <2 x i32> <i32 2, i32 3>
  %8 = shufflevector <4 x double> %1, <4 x double> undef, <2 x i32> <i32 2, i32 3>
  %9 = tail call spir_func <2 x double> @_Z8copysignDv2_dS_(<2 x double> %7, <2 x double> %8) #2
  %10 = shufflevector <2 x double> %9, <2 x double> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %11 = shufflevector <4 x double> %6, <4 x double> %10, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x double> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x double> @_Z8copysignDv2_dS_(<2 x double>, <2 x double>) #0 {
  %3 = extractelement <2 x double> %0, i64 0
  %4 = extractelement <2 x double> %1, i64 0
  %5 = tail call spir_func double @_Z8copysigndd(double %3, double %4) #2
  %6 = insertelement <2 x double> undef, double %5, i64 0
  %7 = extractelement <2 x double> %0, i64 1
  %8 = extractelement <2 x double> %1, i64 1
  %9 = tail call spir_func double @_Z8copysigndd(double %7, double %8) #2
  %10 = insertelement <2 x double> %6, double %9, i64 1
  ret <2 x double> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x double> @_Z8copysignDv3_dS_(<3 x double>, <3 x double>) #0 {
  %3 = shufflevector <3 x double> %0, <3 x double> undef, <2 x i32> <i32 0, i32 1>
  %4 = shufflevector <3 x double> %1, <3 x double> undef, <2 x i32> <i32 0, i32 1>
  %5 = tail call spir_func <2 x double> @_Z8copysignDv2_dS_(<2 x double> %3, <2 x double> %4) #2
  %6 = shufflevector <2 x double> %5, <2 x double> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %7 = extractelement <3 x double> %0, i64 2
  %8 = extractelement <3 x double> %1, i64 2
  %9 = tail call spir_func double @_Z8copysigndd(double %7, double %8) #2
  %10 = insertelement <3 x double> %6, double %9, i64 2
  ret <3 x double> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z8copysigndd(double, double) #0 {
  %3 = tail call spir_func double @__hsail_copysign_f64(double %0, double %1) #2
  ret double %3
}

; Function Attrs: nounwind readnone
declare spir_func double @__hsail_copysign_f64(double, double) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z3cosd(double) #0 {
  %2 = alloca double, align 8
  %3 = alloca double, align 8
  %4 = alloca i32, align 4
  %5 = tail call spir_func double @_Z4fabsd(double %0) #2
  %6 = fcmp olt double %5, 0x42E0000000000000
  %7 = addrspacecast double* %2 to double addrspace(4)*
  %8 = addrspacecast double* %3 to double addrspace(4)*
  %9 = addrspacecast i32* %4 to i32 addrspace(4)*
  br i1 %6, label %10, label %11

; <label>:10                                      ; preds = %1
  call spir_func void @63(double %5, double addrspace(4)* %7, double addrspace(4)* %8, i32 addrspace(4)* %9)
  br label %12

; <label>:11                                      ; preds = %1
  call spir_func void @64(double %5, double addrspace(4)* %7, double addrspace(4)* %8, i32 addrspace(4)* %9)
  br label %12

; <label>:12                                      ; preds = %11, %10
  %13 = load double* %2, align 8
  %14 = load double* %3, align 8
  %15 = tail call spir_func <2 x double> @65(double %13, double %14)
  %16 = extractelement <2 x double> %15, i64 0
  %17 = fsub double -0.000000e+00, %16
  %18 = load i32* %4, align 4
  %19 = and i32 %18, 1
  %20 = icmp ne i32 %19, 0
  %21 = extractelement <2 x double> %15, i64 1
  %22 = select i1 %20, double %17, double %21
  %23 = bitcast double %22 to <2 x i32>
  %24 = icmp sgt i32 %18, 1
  %25 = zext i1 %24 to i32
  %26 = shl nuw i32 %25, 31
  %27 = extractelement <2 x i32> %23, i64 1
  %28 = xor i32 %27, %26
  %29 = insertelement <2 x i32> %23, i32 %28, i64 1
  %30 = tail call spir_func i32 @_Z5isnand(double %5) #2
  %31 = tail call spir_func i32 @_Z5isinfd(double %5) #2
  %32 = or i32 %31, %30
  %33 = icmp ne i32 %32, 0
  %34 = bitcast <2 x i32> %29 to double
  %35 = select i1 %33, double 0x7FF8000000000000, double %34
  ret double %35
}

; Function Attrs: inlinehint nounwind
define internal spir_func void @63(double, double addrspace(4)* nocapture, double addrspace(4)* nocapture, i32 addrspace(4)* nocapture) #7 {
  %5 = tail call spir_func double @_Z3fmaddd(double %0, double 0x3FE45F306DC9C883, double 5.000000e-01) #2
  %6 = tail call spir_func double @_Z5truncd(double %5) #2
  %7 = fmul double %6, 0xBFF921FB54442D18
  %8 = fsub double -0.000000e+00, %7
  %9 = tail call spir_func double @_Z3fmaddd(double 0xBFF921FB54442D18, double %6, double %8) #2
  %10 = fmul double %6, 0xBC91A62633145C06
  %11 = fsub double -0.000000e+00, %10
  %12 = tail call spir_func double @_Z3fmaddd(double 0xBC91A62633145C06, double %6, double %11) #2
  %13 = fmul double %6, 0xB94C1CD129024E08
  %14 = fsub double -0.000000e+00, %13
  %15 = tail call spir_func double @_Z3fmaddd(double 0xB94C1CD129024E08, double %6, double %14) #2
  %16 = fadd double %9, %10
  %17 = fsub double %16, %9
  %18 = fsub double %10, %17
  %19 = fadd double %13, %18
  %20 = fadd double %12, %19
  %21 = fadd double %15, %20
  %22 = fadd double %7, %16
  %23 = fsub double %22, %7
  %24 = fsub double %16, %23
  %25 = fadd double %24, %21
  %26 = fsub double %25, %24
  %27 = fsub double %21, %26
  %28 = fadd double %22, %0
  %29 = fadd double %28, %25
  %30 = fsub double %29, %28
  %31 = fsub double %25, %30
  %32 = fadd double %27, %31
  store double %29, double addrspace(4)* %1, align 8
  store double %32, double addrspace(4)* %2, align 8
  %33 = fptosi double %6 to i64
  %34 = trunc i64 %33 to i32
  %35 = and i32 %34, 3
  store i32 %35, i32 addrspace(4)* %3, align 4
  ret void
}

; Function Attrs: inlinehint nounwind
define internal spir_func void @64(double, double addrspace(4)* nocapture, double addrspace(4)* nocapture, i32 addrspace(4)* nocapture) #7 {
  %5 = bitcast double %0 to i64
  %6 = ashr i64 %5, 52
  %7 = trunc i64 %6 to i32
  %8 = add nsw i32 %7, -1023
  %9 = ashr i32 %8, 3
  %10 = add nsw i32 %9, 17
  %11 = tail call spir_func i32 @_Z3maxii(i32 23, i32 %10) #2
  %12 = sub nsw i32 150, %11
  %13 = and i32 %12, -16
  %14 = sext i32 %13 to i64
  %15 = getelementptr inbounds [0 x i8] addrspace(2)* bitcast ([158 x i8] addrspace(2)* @__math64_PIBITS to [0 x i8] addrspace(2)*), i64 0, i64 %14
  %16 = bitcast i8 addrspace(2)* %15 to <4 x i32> addrspace(2)*
  %17 = load <4 x i32> addrspace(2)* %16, align 16
  %18 = add nsw i64 %14, 16
  %19 = getelementptr inbounds [0 x i8] addrspace(2)* bitcast ([158 x i8] addrspace(2)* @__math64_PIBITS to [0 x i8] addrspace(2)*), i64 0, i64 %18
  %20 = bitcast i8 addrspace(2)* %19 to <4 x i32> addrspace(2)*
  %21 = load <4 x i32> addrspace(2)* %20, align 16
  %22 = add nsw i64 %14, 32
  %23 = getelementptr inbounds [0 x i8] addrspace(2)* bitcast ([158 x i8] addrspace(2)* @__math64_PIBITS to [0 x i8] addrspace(2)*), i64 0, i64 %22
  %24 = bitcast i8 addrspace(2)* %23 to <4 x i32> addrspace(2)*
  %25 = load <4 x i32> addrspace(2)* %24, align 16
  %26 = lshr i32 %12, 2
  %27 = and i32 %26, 3
  %28 = insertelement <4 x i32> undef, i32 %27, i32 0
  %29 = shufflevector <4 x i32> %28, <4 x i32> undef, <4 x i32> zeroinitializer
  %30 = icmp eq <4 x i32> %29, <i32 0, i32 1, i32 2, i32 3>
  %31 = sext <4 x i1> %30 to <4 x i32>
  %32 = extractelement <4 x i32> %31, i64 1
  %33 = icmp ne i32 %32, 0
  %34 = extractelement <4 x i32> %17, i64 1
  %35 = extractelement <4 x i32> %17, i64 0
  %36 = select i1 %33, i32 %34, i32 %35
  %37 = extractelement <4 x i32> %31, i64 2
  %38 = icmp ne i32 %37, 0
  %39 = extractelement <4 x i32> %17, i64 2
  %40 = select i1 %38, i32 %39, i32 %36
  %41 = extractelement <4 x i32> %31, i64 3
  %42 = icmp ne i32 %41, 0
  %43 = extractelement <4 x i32> %17, i64 3
  %44 = select i1 %42, i32 %43, i32 %40
  %45 = select i1 %33, i32 %39, i32 %34
  %46 = select i1 %38, i32 %43, i32 %45
  %47 = extractelement <4 x i32> %21, i64 0
  %48 = select i1 %42, i32 %47, i32 %46
  %49 = select i1 %33, i32 %43, i32 %39
  %50 = select i1 %38, i32 %47, i32 %49
  %51 = extractelement <4 x i32> %21, i64 1
  %52 = select i1 %42, i32 %51, i32 %50
  %53 = select i1 %33, i32 %47, i32 %43
  %54 = select i1 %38, i32 %51, i32 %53
  %55 = extractelement <4 x i32> %21, i64 2
  %56 = select i1 %42, i32 %55, i32 %54
  %57 = select i1 %33, i32 %51, i32 %47
  %58 = select i1 %38, i32 %55, i32 %57
  %59 = extractelement <4 x i32> %21, i64 3
  %60 = select i1 %42, i32 %59, i32 %58
  %61 = select i1 %33, i32 %55, i32 %51
  %62 = select i1 %38, i32 %59, i32 %61
  %63 = extractelement <4 x i32> %25, i64 0
  %64 = select i1 %42, i32 %63, i32 %62
  %65 = select i1 %33, i32 %59, i32 %55
  %66 = select i1 %38, i32 %63, i32 %65
  %67 = extractelement <4 x i32> %25, i64 1
  %68 = select i1 %42, i32 %67, i32 %66
  %69 = tail call spir_func i32 @_Z13amd_bytealignjjj(i32 %48, i32 %44, i32 %12) #11
  %70 = tail call spir_func i32 @_Z13amd_bytealignjjj(i32 %52, i32 %48, i32 %12) #11
  %71 = tail call spir_func i32 @_Z13amd_bytealignjjj(i32 %56, i32 %52, i32 %12) #11
  %72 = tail call spir_func i32 @_Z13amd_bytealignjjj(i32 %60, i32 %56, i32 %12) #11
  %73 = tail call spir_func i32 @_Z13amd_bytealignjjj(i32 %64, i32 %60, i32 %12) #11
  %74 = tail call spir_func i32 @_Z13amd_bytealignjjj(i32 %68, i32 %64, i32 %12) #11
  %75 = shl nsw i32 %11, 3
  %76 = or i32 %75, 2
  %77 = icmp sgt i32 %76, 1018
  %78 = select i1 %77, double 0x3770000000000000, double 1.000000e+00
  %79 = fmul double %78, %0
  %80 = select i1 %77, i32 136, i32 0
  %81 = sub i32 %80, %76
  %82 = shl i32 %81, 20
  %83 = add i32 %82, 1127219200
  %84 = insertelement <2 x i32> <i32 0, i32 undef>, i32 %83, i32 1
  %85 = bitcast <2 x i32> %84 to double
  %86 = insertelement <2 x i32> undef, i32 %69, i32 0
  %87 = and i32 %70, 65535
  %88 = or i32 %83, %87
  %89 = insertelement <2 x i32> %86, i32 %88, i32 1
  %90 = bitcast <2 x i32> %89 to double
  %91 = fsub double %90, %85
  %92 = add i32 %82, 1177550848
  %93 = insertelement <2 x i32> <i32 0, i32 undef>, i32 %92, i32 1
  %94 = bitcast <2 x i32> %93 to double
  %95 = shl i32 %71, 16
  %96 = lshr i32 %70, 16
  %97 = or i32 %95, %96
  %98 = insertelement <2 x i32> undef, i32 %97, i32 0
  %99 = lshr i32 %71, 16
  %100 = or i32 %92, %99
  %101 = insertelement <2 x i32> %98, i32 %100, i32 1
  %102 = bitcast <2 x i32> %101 to double
  %103 = fsub double %102, %94
  %104 = add i32 %82, 1227882496
  %105 = insertelement <2 x i32> <i32 0, i32 undef>, i32 %104, i32 1
  %106 = bitcast <2 x i32> %105 to double
  %107 = insertelement <2 x i32> undef, i32 %72, i32 0
  %108 = and i32 %73, 65535
  %109 = or i32 %108, %104
  %110 = insertelement <2 x i32> %107, i32 %109, i32 1
  %111 = bitcast <2 x i32> %110 to double
  %112 = fsub double %111, %106
  %113 = add i32 %82, 1278214144
  %114 = insertelement <2 x i32> <i32 0, i32 undef>, i32 %113, i32 1
  %115 = bitcast <2 x i32> %114 to double
  %116 = shl i32 %74, 16
  %117 = lshr i32 %73, 16
  %118 = or i32 %116, %117
  %119 = insertelement <2 x i32> undef, i32 %118, i32 0
  %120 = lshr i32 %74, 16
  %121 = or i32 %120, %113
  %122 = insertelement <2 x i32> %119, i32 %121, i32 1
  %123 = bitcast <2 x i32> %122 to double
  %124 = fsub double %123, %115
  %125 = fmul double %79, %91
  %126 = fsub double -0.000000e+00, %125
  %127 = tail call spir_func double @_Z3fmaddd(double %91, double %79, double %126) #2
  %128 = fmul double %79, %103
  %129 = fsub double -0.000000e+00, %128
  %130 = tail call spir_func double @_Z3fmaddd(double %103, double %79, double %129) #2
  %131 = fmul double %79, %112
  %132 = fsub double -0.000000e+00, %131
  %133 = tail call spir_func double @_Z3fmaddd(double %112, double %79, double %132) #2
  %134 = fmul double %79, %124
  %135 = fsub double -0.000000e+00, %134
  %136 = tail call spir_func double @_Z3fmaddd(double %124, double %79, double %135) #2
  %137 = fadd double %131, %134
  %138 = fsub double %137, %134
  %139 = fsub double %131, %138
  %140 = fadd double %136, %139
  %141 = fsub double %140, %136
  %142 = fsub double %139, %141
  %143 = fadd double %128, %140
  %144 = fsub double %143, %140
  %145 = fsub double %128, %144
  %146 = fadd double %142, %145
  %147 = fadd double %133, %146
  %148 = fsub double %147, %133
  %149 = fsub double %146, %148
  %150 = fadd double %125, %147
  %151 = fsub double %150, %147
  %152 = fsub double %125, %151
  %153 = fadd double %149, %152
  %154 = fadd double %130, %153
  %155 = fadd double %127, %154
  %156 = fmul double %137, 9.765625e-04
  %157 = tail call spir_func double @__amdil_fraction_f64(double %156) #10
  %158 = fmul double %157, 1.024000e+03
  %159 = fadd double %158, %143
  %160 = fcmp olt double %159, 0.000000e+00
  %161 = select i1 %160, double 1.024000e+03, double 0.000000e+00
  %162 = fadd double %158, %161
  %163 = fadd double %143, %162
  %164 = tail call spir_func double @__amdil_fraction_f64(double %163) #10
  %165 = fsub double %163, %164
  %166 = fptrunc double %165 to float
  %167 = fptosi float %166 to i32
  %168 = fsub double %162, %165
  %169 = fadd double %143, %168
  %170 = fsub double %169, %168
  %171 = fsub double %143, %170
  %172 = fadd double %150, %171
  %173 = fsub double %172, %171
  %174 = fsub double %150, %173
  %175 = fadd double %155, %174
  %176 = fcmp oge double %169, 5.000000e-01
  %177 = zext i1 %176 to i32
  %178 = add nsw i32 %177, %167
  %179 = sitofp i32 %177 to float
  %180 = fpext float %179 to double
  %181 = fsub double %169, %180
  %182 = fadd double %172, %181
  %183 = fsub double %182, %181
  %184 = fsub double %172, %183
  %185 = fadd double %175, %184
  %186 = fmul double %182, 0x3FF921FB54442D18
  %187 = fsub double -0.000000e+00, %186
  %188 = tail call spir_func double @_Z3fmaddd(double %182, double 0x3FF921FB54442D18, double %187) #2
  %189 = tail call spir_func double @_Z3fmaddd(double %182, double 0x3C91A62633145C06, double %188) #2
  %190 = tail call spir_func double @_Z3fmaddd(double %185, double 0x3FF921FB54442D18, double %189) #2
  %191 = fadd double %190, %186
  store double %191, double addrspace(4)* %1, align 8
  %192 = fsub double %191, %186
  %193 = fsub double %190, %192
  store double %193, double addrspace(4)* %2, align 8
  %194 = and i32 %178, 3
  store i32 %194, i32 addrspace(4)* %3, align 4
  ret void
}

; Function Attrs: inlinehint nounwind readnone
define internal spir_func <2 x double> @65(double, double) #3 {
  %3 = fmul double %0, %0
  %4 = fmul double %3, %0
  %5 = fmul double %3, 5.000000e-01
  %6 = fsub double 1.000000e+00, %5
  %7 = tail call spir_func double @_Z3fmaddd(double 0x3DE5E0B2F9A43BB8, double %3, double 0xBE5AE600B42FDFA7) #2
  %8 = tail call spir_func double @_Z3fmaddd(double %7, double %3, double 0x3EC71DE3796CDE01) #2
  %9 = tail call spir_func double @_Z3fmaddd(double %8, double %3, double 0xBF2A01A019E83E5C) #2
  %10 = tail call spir_func double @_Z3fmaddd(double %9, double %3, double 0x3F81111111110BB3) #2
  %11 = tail call spir_func double @_Z3fmaddd(double 0xBDA907DB46CC5E42, double %3, double 0x3E21EEB69037AB78) #2
  %12 = tail call spir_func double @_Z3fmaddd(double %11, double %3, double 0xBE927E4FA17F65F6) #2
  %13 = tail call spir_func double @_Z3fmaddd(double %12, double %3, double 0x3EFA01A019F4EC90) #2
  %14 = tail call spir_func double @_Z3fmaddd(double %13, double %3, double 0xBF56C16C16C16967) #2
  %15 = tail call spir_func double @_Z3fmaddd(double %14, double %3, double 0x3FA5555555555555) #2
  %16 = fmul double %3, %3
  %17 = fsub double 1.000000e+00, %6
  %18 = fsub double %17, %5
  %19 = tail call spir_func double @_Z3fmaddd(double %0, double %1, double %18) #2
  %20 = tail call spir_func double @_Z3fmaddd(double %15, double %16, double %19) #2
  %21 = fadd double %6, %20
  %22 = fsub double -0.000000e+00, %4
  %23 = fmul double %1, 5.000000e-01
  %24 = tail call spir_func double @_Z3fmaddd(double %22, double %10, double %23) #2
  %25 = fsub double -0.000000e+00, %1
  %26 = tail call spir_func double @_Z3fmaddd(double %24, double %3, double %25) #2
  %27 = tail call spir_func double @_Z3fmaddd(double %22, double 0xBFC5555555555555, double %26) #2
  %28 = fsub double %0, %27
  %29 = insertelement <2 x double> undef, double %28, i64 0
  %30 = insertelement <2 x double> %29, double %21, i64 1
  ret <2 x double> %30
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func double @_Z4coshd(double) #1 {
  %2 = tail call spir_func double @_Z4fabsd(double %0) #2
  %3 = fptosi double %2 to i32
  %4 = tail call spir_func i32 @_Z3minii(i32 %3, i32 36) #2
  %5 = sitofp i32 %4 to double
  %6 = fsub double %2, %5
  %7 = fmul double %6, %6
  %8 = fmul double %6, %7
  %9 = tail call spir_func double @_Z3fmaddd(double %7, double 0x3D6B4125921EA08B, double 0x3DE611CB2BDCB7BE) #2
  %10 = tail call spir_func double @_Z3fmaddd(double %7, double %9, double 0x3E5AE6460FBE61C0) #2
  %11 = tail call spir_func double @_Z3fmaddd(double %7, double %10, double 0x3EC71DE3A4E13E7D) #2
  %12 = tail call spir_func double @_Z3fmaddd(double %7, double %11, double 0x3F2A01A01A01EE80) #2
  %13 = tail call spir_func double @_Z3fmaddd(double %7, double %12, double 0x3F811111111110FD) #2
  %14 = tail call spir_func double @_Z3fmaddd(double %7, double %13, double 0x3FC5555555555555) #2
  %15 = fmul double %8, %14
  %16 = tail call spir_func double @_Z3fmaddd(double %7, double 0x3DA9984B7F63FCD7, double 0x3E21EE56385B7B20) #2
  %17 = tail call spir_func double @_Z3fmaddd(double %7, double %16, double 0x3E927E5069F1CB55) #2
  %18 = tail call spir_func double @_Z3fmaddd(double %7, double %17, double 0x3EFA01A019079011) #2
  %19 = tail call spir_func double @_Z3fmaddd(double %7, double %18, double 0x3F56C16C16C212E5) #2
  %20 = tail call spir_func double @_Z3fmaddd(double %7, double %19, double 0x3FA5555555555502) #2
  %21 = tail call spir_func double @_Z3fmaddd(double %7, double %20, double 5.000000e-01) #2
  %22 = fmul double %7, %21
  %23 = sext i32 %4 to i64
  %24 = getelementptr inbounds [0 x <2 x double>] addrspace(2)* bitcast ([37 x <2 x double>] addrspace(2)* @__math64_COSH_TBL to [0 x <2 x double>] addrspace(2)*), i64 0, i64 %23
  %25 = load <2 x double> addrspace(2)* %24, align 16
  %26 = extractelement <2 x double> %25, i64 0
  %27 = extractelement <2 x double> %25, i64 1
  %28 = getelementptr inbounds [0 x <2 x double>] addrspace(2)* bitcast ([37 x <2 x double>] addrspace(2)* @__math64_SINH_TBL to [0 x <2 x double>] addrspace(2)*), i64 0, i64 %23
  %29 = load <2 x double> addrspace(2)* %28, align 16
  %30 = extractelement <2 x double> %29, i64 0
  %31 = extractelement <2 x double> %29, i64 1
  %32 = fmul double %22, %27
  %33 = tail call spir_func double @_Z3fmaddd(double %31, double %15, double %32) #2
  %34 = tail call spir_func double @_Z3fmaddd(double %31, double %6, double %33) #2
  %35 = fadd double %27, %34
  %36 = tail call spir_func double @_Z3fmaddd(double %26, double %22, double %35) #2
  %37 = tail call spir_func double @_Z3fmaddd(double %30, double %15, double %36) #2
  %38 = tail call spir_func double @_Z3fmaddd(double %30, double %6, double %37) #2
  %39 = fadd double %26, %38
  %40 = fcmp olt double %2, 0x3E30000000000000
  %41 = select i1 %40, double 1.000000e+00, double %39
  %42 = fadd double %2, 0xBFE62E42FEFA3800
  %43 = tail call spir_func double @_Z3expd(double %42) #2
  %44 = tail call spir_func double @_Z3fmaddd(double %43, double 0xBD2EF35793C76641, double %43) #2
  %45 = fcmp oge double %2, 0x4032B708872320E2
  %46 = select i1 %45, double %44, double %41
  %47 = fcmp oge double %2, 0x408633CE8FB9F87E
  %48 = select i1 %47, double 0x7FF0000000000000, double %46
  %49 = tail call spir_func i32 @_Z5isinfd(double %0) #2
  %50 = tail call spir_func i32 @_Z5isnand(double %0) #2
  %51 = or i32 %50, %49
  %52 = icmp ne i32 %51, 0
  %53 = select i1 %52, double %2, double %48
  ret double %53
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func double @_Z5cospid(double) #1 {
  %2 = bitcast double %0 to i64
  %3 = and i64 %2, 9223372036854775807
  %4 = bitcast i64 %3 to double
  %5 = fptosi double %4 to i64
  %6 = sitofp i64 %5 to double
  %7 = fsub double %4, %6
  %8 = shl i64 %5, 63
  %9 = icmp ult i64 %3, 9218868437227405312
  %10 = select i1 %9, i64 4607182418800017408, i64 9221120237041090560
  %11 = fcmp olt double %4, 0x4340000000000000
  %12 = or i64 %8, 4607182418800017408
  %13 = select i1 %11, i64 %12, i64 %10
  %14 = fsub double 1.000000e+00, %7
  %15 = xor i64 %8, -9223372036854775808
  %16 = fcmp ole double %7, 7.500000e-01
  %17 = fadd double %7, -5.000000e-01
  %18 = select i1 %16, double %17, double %14
  %19 = fcmp olt double %7, 5.000000e-01
  %20 = fsub double 5.000000e-01, %7
  %21 = select i1 %19, double %20, double %18
  %22 = select i1 %19, i64 %8, i64 %15
  %23 = fcmp ole double %7, 2.500000e-01
  %24 = select i1 %23, double %7, double %21
  %25 = fmul double %24, 0x400921FB54442D18
  %26 = tail call spir_func <2 x double> @66(double %25)
  %27 = xor i1 %16, true
  %28 = or i1 %23, %27
  %29 = extractelement <2 x double> %26, i64 1
  %30 = extractelement <2 x double> %26, i64 0
  %31 = select i1 %28, double %29, double %30
  %32 = bitcast double %31 to i64
  %33 = xor i64 %32, %22
  %34 = fcmp olt double %4, 0x4330000000000000
  %35 = select i1 %34, i64 %33, i64 %13
  %36 = bitcast i64 %35 to double
  ret double %36
}

; Function Attrs: inlinehint nounwind readnone
define internal spir_func <2 x double> @66(double) #3 {
  %2 = fmul double %0, %0
  %3 = fmul double %2, %0
  %4 = fmul double %2, 5.000000e-01
  %5 = fsub double 1.000000e+00, %4
  %6 = tail call spir_func double @_Z3fmaddd(double 0x3DE5E0B2F9A43BB8, double %2, double 0xBE5AE600B42FDFA7) #2
  %7 = tail call spir_func double @_Z3fmaddd(double %6, double %2, double 0x3EC71DE3796CDE01) #2
  %8 = tail call spir_func double @_Z3fmaddd(double %7, double %2, double 0xBF2A01A019E83E5C) #2
  %9 = tail call spir_func double @_Z3fmaddd(double %8, double %2, double 0x3F81111111110BB3) #2
  %10 = tail call spir_func double @_Z3fmaddd(double 0xBDA907DB46CC5E42, double %2, double 0x3E21EEB69037AB78) #2
  %11 = tail call spir_func double @_Z3fmaddd(double %10, double %2, double 0xBE927E4FA17F65F6) #2
  %12 = tail call spir_func double @_Z3fmaddd(double %11, double %2, double 0x3EFA01A019F4EC90) #2
  %13 = tail call spir_func double @_Z3fmaddd(double %12, double %2, double 0xBF56C16C16C16967) #2
  %14 = tail call spir_func double @_Z3fmaddd(double %13, double %2, double 0x3FA5555555555555) #2
  %15 = fmul double %2, %2
  %16 = fsub double 1.000000e+00, %5
  %17 = fsub double %16, %4
  %18 = tail call spir_func double @_Z3fmaddd(double %14, double %15, double %17) #2
  %19 = fadd double %5, %18
  %20 = fsub double -0.000000e+00, %3
  %21 = fmul double %9, %20
  %22 = fmul double %2, %21
  %23 = tail call spir_func double @_Z3fmaddd(double %20, double 0xBFC5555555555555, double %22) #2
  %24 = fsub double %0, %23
  %25 = insertelement <2 x double> undef, double %24, i64 0
  %26 = insertelement <2 x double> %25, double %19, i64 1
  ret <2 x double> %26
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func double @_Z3erfd(double) #1 {
  %2 = tail call spir_func double @_Z4fabsd(double %0) #2
  %3 = fmul double %2, %2
  %4 = fadd double %2, -1.000000e+00
  %5 = fdiv double 1.000000e+00, %3
  %6 = fcmp olt double %2, 1.250000e+00
  %7 = select i1 %6, double %4, double %5
  %8 = fcmp olt double %2, 8.437500e-01
  %9 = select i1 %8, double %3, double %7
  %10 = tail call spir_func double @_Z3fmaddd(double %9, double 0xC07E384E9BDC383F, double 0xC09004616A2E5992) #2
  %11 = tail call spir_func double @_Z3fmaddd(double %9, double %10, double 0xC083EC881375F228) #2
  %12 = tail call spir_func double @_Z3fmaddd(double %9, double %11, double 0xC064145D43C5ED98) #2
  %13 = tail call spir_func double @_Z3fmaddd(double %9, double %12, double 0xC031C209555F995A) #2
  %14 = tail call spir_func double @_Z3fmaddd(double %9, double %13, double 0xBFE993BA70C285DE) #2
  %15 = tail call spir_func double @_Z3fmaddd(double %9, double %14, double 0xBF84341239E86F4A) #2
  %16 = tail call spir_func double @_Z3fmaddd(double %9, double 0xC03670E242712D62, double 0x407DA874E79FE763) #2
  %17 = tail call spir_func double @_Z3fmaddd(double %9, double %16, double 0x40A3F219CEDF3BE6) #2
  %18 = tail call spir_func double @_Z3fmaddd(double %9, double %17, double 0x40A8FFB7688C246A) #2
  %19 = tail call spir_func double @_Z3fmaddd(double %9, double %18, double 0x409802EB189D5118) #2
  %20 = tail call spir_func double @_Z3fmaddd(double %9, double %19, double 0x40745CAE221B9F0A) #2
  %21 = tail call spir_func double @_Z3fmaddd(double %9, double %20, double 0x403E568B261D5190) #2
  %22 = tail call spir_func double @_Z3fmaddd(double %9, double 0xC023A0EFC69AC25C, double 0xC054526557E4D2F2) #2
  %23 = tail call spir_func double @_Z3fmaddd(double %9, double %22, double 0xC067135CEBCCABB2) #2
  %24 = tail call spir_func double @_Z3fmaddd(double %9, double %23, double 0xC0644CB184282266) #2
  %25 = tail call spir_func double @_Z3fmaddd(double %9, double %24, double 0xC04F300AE4CBA38D) #2
  %26 = tail call spir_func double @_Z3fmaddd(double %9, double %25, double 0xC0251E0441B0E726) #2
  %27 = tail call spir_func double @_Z3fmaddd(double %9, double %26, double 0xBFE63416E4BA7360) #2
  %28 = tail call spir_func double @_Z3fmaddd(double %9, double %27, double 0xBF843412600D6435) #2
  %29 = tail call spir_func double @_Z3fmaddd(double %9, double 0xBFAEEFF2EE749A62, double 0x401A47EF8E484A93) #2
  %30 = tail call spir_func double @_Z3fmaddd(double %9, double %29, double 0x405B28A3EE48AE2C) #2
  %31 = tail call spir_func double @_Z3fmaddd(double %9, double %30, double 0x407AD02157700314) #2
  %32 = tail call spir_func double @_Z3fmaddd(double %9, double %31, double 0x40842B1921EC2868) #2
  %33 = tail call spir_func double @_Z3fmaddd(double %9, double %32, double 0x407B290DD58A1A71) #2
  %34 = tail call spir_func double @_Z3fmaddd(double %9, double %33, double 0x4061350C526AE721) #2
  %35 = tail call spir_func double @_Z3fmaddd(double %9, double %34, double 0x4033A6B9BD707687) #2
  %36 = fcmp olt double %2, 0x4006DB6E00000000
  %37 = select i1 %36, double %28, double %15
  %38 = select i1 %36, double %35, double %21
  %39 = tail call spir_func double @_Z3fmaddd(double %9, double 0xBF61BF380A96073F, double 0x3FA22A36599795EB) #2
  %40 = tail call spir_func double @_Z3fmaddd(double %9, double %39, double 0xBFBC63983D3E28EC) #2
  %41 = tail call spir_func double @_Z3fmaddd(double %9, double %40, double 0x3FD45FCA805120E4) #2
  %42 = tail call spir_func double @_Z3fmaddd(double %9, double %41, double 0xBFD7D240FBB8C3F1) #2
  %43 = tail call spir_func double @_Z3fmaddd(double %9, double %42, double 0x3FDA8D00AD92B34D) #2
  %44 = tail call spir_func double @_Z3fmaddd(double %9, double %43, double 0xBF6359B8BEF77538) #2
  %45 = tail call spir_func double @_Z3fmaddd(double %9, double 0x3F888B545735151D, double 0x3F8BEDC26B51DD1C) #2
  %46 = tail call spir_func double @_Z3fmaddd(double %9, double %45, double 0x3FC02660E763351F) #2
  %47 = tail call spir_func double @_Z3fmaddd(double %9, double %46, double 0x3FB2635CD99FE9A7) #2
  %48 = tail call spir_func double @_Z3fmaddd(double %9, double %47, double 0x3FE14AF092EB6F33) #2
  %49 = tail call spir_func double @_Z3fmaddd(double %9, double %48, double 0x3FBB3E6618EEE323) #2
  %50 = select i1 %6, double %44, double %37
  %51 = select i1 %6, double %49, double %38
  %52 = tail call spir_func double @_Z3fmaddd(double %9, double 0xBEF8EAD6120016AC, double 0xBF77A291236668E4) #2
  %53 = tail call spir_func double @_Z3fmaddd(double %9, double %52, double 0xBF9D2A51DBD7194F) #2
  %54 = tail call spir_func double @_Z3fmaddd(double %9, double %53, double 0xBFD4CD7D691CB913) #2
  %55 = tail call spir_func double @_Z3fmaddd(double %9, double %54, double 0x3FC06EBA8214DB68) #2
  %56 = tail call spir_func double @_Z3fmaddd(double %9, double 0xBED09C4342A26120, double 0x3F215DC9221C1A10) #2
  %57 = tail call spir_func double @_Z3fmaddd(double %9, double %56, double 0x3F74D022C4D36B0F) #2
  %58 = tail call spir_func double @_Z3fmaddd(double %9, double %57, double 0x3FB0A54C5536CEBA) #2
  %59 = tail call spir_func double @_Z3fmaddd(double %9, double %58, double 0x3FD97779CDDADC09) #2
  %60 = select i1 %8, double %55, double %50
  %61 = select i1 %8, double %59, double %51
  %62 = tail call spir_func double @_Z3fmaddd(double %9, double %61, double 1.000000e+00) #2
  %63 = fdiv double %60, %62
  %64 = bitcast double %2 to i64
  %65 = and i64 %64, -4294967296
  %66 = bitcast i64 %65 to double
  %67 = fsub double -0.000000e+00, %66
  %68 = tail call double @llvm.fmuladd.f64(double %67, double %66, double -5.625000e-01)
  %69 = tail call spir_func double @_Z3expd(double %68) #2
  %70 = fsub double %66, %2
  %71 = fadd double %2, %66
  %72 = tail call double @llvm.fmuladd.f64(double %70, double %71, double %63)
  %73 = tail call spir_func double @_Z3expd(double %72) #2
  %74 = fmul double %69, %73
  %75 = fdiv double %74, %2
  %76 = fsub double 1.000000e+00, %75
  %77 = fcmp olt double %2, 6.000000e+00
  %78 = select i1 %77, double %76, double 1.000000e+00
  %79 = fadd double %63, 0x3FEB0AC160000000
  %80 = select i1 %6, double %79, double %78
  %81 = fcmp olt double %2, 0x3E30000000000000
  %82 = select i1 %81, double 0x3FC06EBA8214DB69, double %63
  %83 = tail call spir_func double @_Z3fmaddd(double %2, double %82, double %2) #2
  %84 = select i1 %8, double %83, double %80
  %85 = tail call spir_func i32 @_Z5isnand(double %2) #2
  %86 = icmp ne i32 %85, 0
  %87 = select i1 %86, double %2, double %84
  %88 = fcmp olt double %0, 0.000000e+00
  %89 = fsub double -0.000000e+00, %87
  %90 = select i1 %88, double %89, double %87
  ret double %90
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func double @_Z4erfcd(double) #1 {
  %2 = bitcast double %0 to i64
  %3 = and i64 %2, 9223372036854775807
  %4 = bitcast i64 %3 to double
  %5 = icmp ne i64 %2, %3
  %6 = fmul double %0, %0
  %7 = fadd double %4, -1.000000e+00
  %8 = fdiv double 1.000000e+00, %6
  %9 = fcmp olt double %4, 1.250000e+00
  %10 = select i1 %9, double %7, double %8
  %11 = fcmp olt double %4, 8.437500e-01
  %12 = select i1 %11, double %6, double %10
  %13 = tail call spir_func double @_Z3fmaddd(double %12, double 0xC07E384E9BDC383F, double 0xC09004616A2E5992) #2
  %14 = tail call spir_func double @_Z3fmaddd(double %12, double %13, double 0xC083EC881375F228) #2
  %15 = tail call spir_func double @_Z3fmaddd(double %12, double %14, double 0xC064145D43C5ED98) #2
  %16 = tail call spir_func double @_Z3fmaddd(double %12, double %15, double 0xC031C209555F995A) #2
  %17 = tail call spir_func double @_Z3fmaddd(double %12, double %16, double 0xBFE993BA70C285DE) #2
  %18 = tail call spir_func double @_Z3fmaddd(double %12, double %17, double 0xBF84341239E86F4A) #2
  %19 = tail call spir_func double @_Z3fmaddd(double %12, double 0xC03670E242712D62, double 0x407DA874E79FE763) #2
  %20 = tail call spir_func double @_Z3fmaddd(double %12, double %19, double 0x40A3F219CEDF3BE6) #2
  %21 = tail call spir_func double @_Z3fmaddd(double %12, double %20, double 0x40A8FFB7688C246A) #2
  %22 = tail call spir_func double @_Z3fmaddd(double %12, double %21, double 0x409802EB189D5118) #2
  %23 = tail call spir_func double @_Z3fmaddd(double %12, double %22, double 0x40745CAE221B9F0A) #2
  %24 = tail call spir_func double @_Z3fmaddd(double %12, double %23, double 0x403E568B261D5190) #2
  %25 = tail call spir_func double @_Z3fmaddd(double %12, double 0xC023A0EFC69AC25C, double 0xC054526557E4D2F2) #2
  %26 = tail call spir_func double @_Z3fmaddd(double %12, double %25, double 0xC067135CEBCCABB2) #2
  %27 = tail call spir_func double @_Z3fmaddd(double %12, double %26, double 0xC0644CB184282266) #2
  %28 = tail call spir_func double @_Z3fmaddd(double %12, double %27, double 0xC04F300AE4CBA38D) #2
  %29 = tail call spir_func double @_Z3fmaddd(double %12, double %28, double 0xC0251E0441B0E726) #2
  %30 = tail call spir_func double @_Z3fmaddd(double %12, double %29, double 0xBFE63416E4BA7360) #2
  %31 = tail call spir_func double @_Z3fmaddd(double %12, double %30, double 0xBF843412600D6435) #2
  %32 = tail call spir_func double @_Z3fmaddd(double %12, double 0xBFAEEFF2EE749A62, double 0x401A47EF8E484A93) #2
  %33 = tail call spir_func double @_Z3fmaddd(double %12, double %32, double 0x405B28A3EE48AE2C) #2
  %34 = tail call spir_func double @_Z3fmaddd(double %12, double %33, double 0x407AD02157700314) #2
  %35 = tail call spir_func double @_Z3fmaddd(double %12, double %34, double 0x40842B1921EC2868) #2
  %36 = tail call spir_func double @_Z3fmaddd(double %12, double %35, double 0x407B290DD58A1A71) #2
  %37 = tail call spir_func double @_Z3fmaddd(double %12, double %36, double 0x4061350C526AE721) #2
  %38 = tail call spir_func double @_Z3fmaddd(double %12, double %37, double 0x4033A6B9BD707687) #2
  %39 = fcmp olt double %4, 0x4006DB6D00000000
  %40 = select i1 %39, double %31, double %18
  %41 = select i1 %39, double %38, double %24
  %42 = tail call spir_func double @_Z3fmaddd(double %12, double 0xBF61BF380A96073F, double 0x3FA22A36599795EB) #2
  %43 = tail call spir_func double @_Z3fmaddd(double %12, double %42, double 0xBFBC63983D3E28EC) #2
  %44 = tail call spir_func double @_Z3fmaddd(double %12, double %43, double 0x3FD45FCA805120E4) #2
  %45 = tail call spir_func double @_Z3fmaddd(double %12, double %44, double 0xBFD7D240FBB8C3F1) #2
  %46 = tail call spir_func double @_Z3fmaddd(double %12, double %45, double 0x3FDA8D00AD92B34D) #2
  %47 = tail call spir_func double @_Z3fmaddd(double %12, double %46, double 0xBF6359B8BEF77538) #2
  %48 = tail call spir_func double @_Z3fmaddd(double %12, double 0x3F888B545735151D, double 0x3F8BEDC26B51DD1C) #2
  %49 = tail call spir_func double @_Z3fmaddd(double %12, double %48, double 0x3FC02660E763351F) #2
  %50 = tail call spir_func double @_Z3fmaddd(double %12, double %49, double 0x3FB2635CD99FE9A7) #2
  %51 = tail call spir_func double @_Z3fmaddd(double %12, double %50, double 0x3FE14AF092EB6F33) #2
  %52 = tail call spir_func double @_Z3fmaddd(double %12, double %51, double 0x3FBB3E6618EEE323) #2
  %53 = select i1 %9, double %47, double %40
  %54 = select i1 %9, double %52, double %41
  %55 = tail call spir_func double @_Z3fmaddd(double %12, double 0xBEF8EAD6120016AC, double 0xBF77A291236668E4) #2
  %56 = tail call spir_func double @_Z3fmaddd(double %12, double %55, double 0xBF9D2A51DBD7194F) #2
  %57 = tail call spir_func double @_Z3fmaddd(double %12, double %56, double 0xBFD4CD7D691CB913) #2
  %58 = tail call spir_func double @_Z3fmaddd(double %12, double %57, double 0x3FC06EBA8214DB68) #2
  %59 = tail call spir_func double @_Z3fmaddd(double %12, double 0xBED09C4342A26120, double 0x3F215DC9221C1A10) #2
  %60 = tail call spir_func double @_Z3fmaddd(double %12, double %59, double 0x3F74D022C4D36B0F) #2
  %61 = tail call spir_func double @_Z3fmaddd(double %12, double %60, double 0x3FB0A54C5536CEBA) #2
  %62 = tail call spir_func double @_Z3fmaddd(double %12, double %61, double 0x3FD97779CDDADC09) #2
  %63 = select i1 %11, double %58, double %53
  %64 = select i1 %11, double %62, double %54
  %65 = tail call spir_func double @_Z3fmaddd(double %12, double %64, double 1.000000e+00) #2
  %66 = fdiv double %63, %65
  %67 = and i64 %2, 9223372032559808512
  %68 = bitcast i64 %67 to double
  %69 = fsub double -0.000000e+00, %68
  %70 = tail call double @llvm.fmuladd.f64(double %69, double %68, double -5.625000e-01)
  %71 = tail call spir_func double @_Z3expd(double %70) #2
  %72 = fsub double %68, %4
  %73 = fadd double %68, %4
  %74 = tail call double @llvm.fmuladd.f64(double %72, double %73, double %66)
  %75 = tail call spir_func double @_Z3expd(double %74) #2
  %76 = fmul double %71, %75
  %77 = fdiv double %76, %4
  %78 = fsub double 2.000000e+00, %77
  %79 = select i1 %5, double %78, double %77
  %80 = fadd double %66, 0x3FEB0AC160000000
  %81 = fadd double %80, 1.000000e+00
  %82 = fsub double 0x3FC3D4FA80000000, %66
  %83 = select i1 %5, double %81, double %82
  %84 = select i1 %9, double %83, double %79
  %85 = fsub double -0.000000e+00, %0
  %86 = fsub double 1.000000e+00, %0
  %87 = tail call spir_func double @_Z3fmaddd(double %85, double %66, double %86) #2
  %88 = select i1 %11, double %87, double %84
  %89 = fcmp oge double %0, 2.800000e+01
  %90 = select i1 %89, double 0.000000e+00, double %88
  %91 = fcmp ole double %0, -6.000000e+00
  %92 = select i1 %91, double 2.000000e+00, double %90
  %93 = icmp ugt i64 %3, 9218868437227405312
  %94 = select i1 %93, double %0, double %92
  ret double %94
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z5exp10d(double) #0 {
  %2 = fmul double %0, 0x406A934F0979A371
  %3 = fptosi double %2 to i32
  %4 = sitofp i32 %3 to double
  %5 = and i32 %3, 63
  %6 = ashr i32 %3, 6
  %7 = tail call spir_func double @_Z3fmaddd(double 0xBF73441350000000, double %4, double %0) #2
  %8 = tail call spir_func double @_Z3fmaddd(double 0xBDA3EF3FDE623E25, double %4, double %7) #2
  %9 = fmul double %8, 0x40026BB1BBB55516
  %10 = tail call spir_func double @_Z3fmaddd(double %9, double 0x3F56C16C16C16C17, double 0x3F81111111111111) #2
  %11 = tail call spir_func double @_Z3fmaddd(double %9, double %10, double 0x3FA5555555555555) #2
  %12 = tail call spir_func double @_Z3fmaddd(double %9, double %11, double 0x3FC5555555555555) #2
  %13 = tail call spir_func double @_Z3fmaddd(double %9, double %12, double 5.000000e-01) #2
  %14 = tail call spir_func double @_Z3fmaddd(double %9, double %13, double 1.000000e+00) #2
  %15 = fmul double %9, %14
  %16 = zext i32 %5 to i64
  %17 = getelementptr inbounds [0 x <2 x double>] addrspace(2)* bitcast ([64 x <2 x double>] addrspace(2)* @__math64_TWO_TO_JBY64_EP to [0 x <2 x double>] addrspace(2)*), i64 0, i64 %16
  %18 = load <2 x double> addrspace(2)* %17, align 16
  %19 = extractelement <2 x double> %18, i64 0
  %20 = extractelement <2 x double> %18, i64 1
  %21 = fadd double %19, %20
  %22 = tail call spir_func double @_Z3fmaddd(double %21, double %15, double %20) #2
  %23 = fadd double %22, %19
  %24 = icmp slt i32 %6, -1022
  %25 = icmp eq i32 %6, -1022
  %26 = fcmp olt double %23, 1.000000e+00
  %27 = and i1 %25, %26
  %28 = or i1 %24, %27
  %29 = ashr i32 %3, 8
  %30 = add nsw i32 %29, 1023
  %31 = zext i32 %30 to i64
  %32 = shl i64 %31, 52
  %33 = bitcast i64 %32 to double
  %34 = fmul double %33, %23
  %35 = sub nsw i32 1023, %29
  %36 = add nsw i32 %35, %6
  %37 = zext i32 %36 to i64
  %38 = shl i64 %37, 52
  %39 = bitcast i64 %38 to double
  %40 = fmul double %39, %34
  %41 = tail call spir_func double @_Z5ldexpdi(double %23, i32 %6) #2
  %42 = select i1 %28, double %40, double %41
  %43 = tail call spir_func i32 @_Z5isnand(double %0) #2
  %44 = icmp ne i32 %43, 0
  %45 = select i1 %44, double %0, double %42
  %46 = fcmp ogt double %0, 0x40734413509F79FF
  %47 = select i1 %46, double 0x7FF0000000000000, double %45
  %48 = fcmp olt double %0, 0xC07434E6420F4374
  %49 = select i1 %48, double 0.000000e+00, double %47
  ret double %49
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z4exp2d(double) #0 {
  %2 = fmul double %0, 6.400000e+01
  %3 = fptosi double %2 to i32
  %4 = sitofp i32 %3 to double
  %5 = and i32 %3, 63
  %6 = ashr i32 %3, 6
  %7 = tail call spir_func double @_Z3fmaddd(double -1.562500e-02, double %4, double %0) #2
  %8 = fmul double %7, 0x3FE62E42FEFA39EF
  %9 = tail call spir_func double @_Z3fmaddd(double %8, double 0x3F56C16C16C16C17, double 0x3F81111111111111) #2
  %10 = tail call spir_func double @_Z3fmaddd(double %8, double %9, double 0x3FA5555555555555) #2
  %11 = tail call spir_func double @_Z3fmaddd(double %8, double %10, double 0x3FC5555555555555) #2
  %12 = tail call spir_func double @_Z3fmaddd(double %8, double %11, double 5.000000e-01) #2
  %13 = tail call spir_func double @_Z3fmaddd(double %8, double %12, double 1.000000e+00) #2
  %14 = fmul double %8, %13
  %15 = zext i32 %5 to i64
  %16 = getelementptr inbounds [0 x <2 x double>] addrspace(2)* bitcast ([64 x <2 x double>] addrspace(2)* @__math64_TWO_TO_JBY64_EP to [0 x <2 x double>] addrspace(2)*), i64 0, i64 %15
  %17 = load <2 x double> addrspace(2)* %16, align 16
  %18 = extractelement <2 x double> %17, i64 0
  %19 = extractelement <2 x double> %17, i64 1
  %20 = fadd double %18, %19
  %21 = tail call spir_func double @_Z3fmaddd(double %20, double %14, double %19) #2
  %22 = fadd double %21, %18
  %23 = icmp slt i32 %6, -1022
  %24 = icmp eq i32 %6, -1022
  %25 = fcmp olt double %22, 1.000000e+00
  %26 = and i1 %24, %25
  %27 = or i1 %23, %26
  %28 = ashr i32 %3, 8
  %29 = add nsw i32 %28, 1023
  %30 = zext i32 %29 to i64
  %31 = shl i64 %30, 52
  %32 = bitcast i64 %31 to double
  %33 = fmul double %32, %22
  %34 = sub nsw i32 1023, %28
  %35 = add nsw i32 %34, %6
  %36 = zext i32 %35 to i64
  %37 = shl i64 %36, 52
  %38 = bitcast i64 %37 to double
  %39 = fmul double %38, %33
  %40 = tail call spir_func double @_Z5ldexpdi(double %22, i32 %6) #2
  %41 = select i1 %27, double %39, double %40
  %42 = tail call spir_func i32 @_Z5isnand(double %0) #2
  %43 = icmp ne i32 %42, 0
  %44 = select i1 %43, double %0, double %41
  %45 = fcmp ogt double %0, 1.024000e+03
  %46 = select i1 %45, double 0x7FF0000000000000, double %44
  %47 = fcmp olt double %0, -1.074000e+03
  %48 = select i1 %47, double 0.000000e+00, double %46
  ret double %48
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z3expd(double) #0 {
  %2 = fmul double %0, 0x40571547652B82FE
  %3 = fptosi double %2 to i32
  %4 = sitofp i32 %3 to double
  %5 = and i32 %3, 63
  %6 = ashr i32 %3, 6
  %7 = tail call spir_func double @_Z3fmaddd(double 0xBF862E42FEFA0000, double %4, double %0) #2
  %8 = tail call spir_func double @_Z3fmaddd(double 0xBD1CF79ABC9E3B39, double %4, double %7) #2
  %9 = tail call spir_func double @_Z3fmaddd(double %8, double 0x3F56C16C16C16C17, double 0x3F81111111111111) #2
  %10 = tail call spir_func double @_Z3fmaddd(double %8, double %9, double 0x3FA5555555555555) #2
  %11 = tail call spir_func double @_Z3fmaddd(double %8, double %10, double 0x3FC5555555555555) #2
  %12 = tail call spir_func double @_Z3fmaddd(double %8, double %11, double 5.000000e-01) #2
  %13 = tail call spir_func double @_Z3fmaddd(double %8, double %12, double 1.000000e+00) #2
  %14 = fmul double %8, %13
  %15 = zext i32 %5 to i64
  %16 = getelementptr inbounds [0 x <2 x double>] addrspace(2)* bitcast ([64 x <2 x double>] addrspace(2)* @__math64_TWO_TO_JBY64_EP to [0 x <2 x double>] addrspace(2)*), i64 0, i64 %15
  %17 = load <2 x double> addrspace(2)* %16, align 16
  %18 = extractelement <2 x double> %17, i64 0
  %19 = extractelement <2 x double> %17, i64 1
  %20 = fadd double %18, %19
  %21 = tail call spir_func double @_Z3fmaddd(double %20, double %14, double %19) #2
  %22 = fadd double %21, %18
  %23 = icmp slt i32 %6, -1022
  %24 = icmp eq i32 %6, -1022
  %25 = fcmp olt double %22, 1.000000e+00
  %26 = and i1 %24, %25
  %27 = or i1 %23, %26
  %28 = ashr i32 %3, 8
  %29 = add nsw i32 %28, 1023
  %30 = zext i32 %29 to i64
  %31 = shl i64 %30, 52
  %32 = bitcast i64 %31 to double
  %33 = fmul double %32, %22
  %34 = sub nsw i32 1023, %28
  %35 = add nsw i32 %34, %6
  %36 = zext i32 %35 to i64
  %37 = shl i64 %36, 52
  %38 = bitcast i64 %37 to double
  %39 = fmul double %38, %33
  %40 = tail call spir_func double @_Z5ldexpdi(double %22, i32 %6) #2
  %41 = select i1 %27, double %39, double %40
  %42 = tail call spir_func i32 @_Z5isnand(double %0) #2
  %43 = icmp ne i32 %42, 0
  %44 = select i1 %43, double %0, double %41
  %45 = fcmp ogt double %0, 0x40862E42FEFA39EF
  %46 = select i1 %45, double 0x7FF0000000000000, double %44
  %47 = fcmp olt double %0, 0xC0874910D52D3051
  %48 = select i1 %47, double 0.000000e+00, double %46
  ret double %48
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func double @_Z5expm1d(double) #1 {
  %2 = bitcast double %0 to i64
  %3 = and i64 %2, -16777216
  %4 = bitcast i64 %3 to double
  %5 = fsub double %0, %4
  %6 = fmul double %4, %4
  %7 = fmul double %6, 5.000000e-01
  %8 = fadd double %4, %0
  %9 = fmul double %5, %8
  %10 = fmul double %9, 5.000000e-01
  %11 = tail call spir_func double @_Z3fmaddd(double %0, double 0x3E5A2836AA646B96, double 0x3E928295484734EA) #2
  %12 = tail call spir_func double @_Z3fmaddd(double %0, double %11, double 0x3EC71E14BFE3DB59) #2
  %13 = tail call spir_func double @_Z3fmaddd(double %0, double %12, double 0x3EFA019F635825C4) #2
  %14 = tail call spir_func double @_Z3fmaddd(double %0, double %13, double 0x3F2A01A01159DD2D) #2
  %15 = tail call spir_func double @_Z3fmaddd(double %0, double %14, double 0x3F56C16C16CE14C6) #2
  %16 = tail call spir_func double @_Z3fmaddd(double %0, double %15, double 0x3F8111111111A9F3) #2
  %17 = tail call spir_func double @_Z3fmaddd(double %0, double %16, double 0x3FA55555555554B6) #2
  %18 = tail call spir_func double @_Z3fmaddd(double %0, double %17, double 0x3FC5555555555549) #2
  %19 = fmul double %0, %0
  %20 = fmul double %19, %0
  %21 = fmul double %20, %18
  %22 = fadd double %4, %7
  %23 = fadd double %5, %10
  %24 = fadd double %23, %21
  %25 = fadd double %22, %24
  %26 = fadd double %10, %21
  %27 = fadd double %7, %26
  %28 = fadd double %27, %0
  %29 = fcmp oge double %7, 7.812500e-03
  %30 = select i1 %29, double %25, double %28
  %31 = fmul double %0, 0x40571547652B82FE
  %32 = fptosi double %31 to i32
  %33 = and i32 %32, 63
  %34 = ashr i32 %32, 6
  %35 = zext i32 %33 to i64
  %36 = getelementptr inbounds [0 x <2 x double>] addrspace(2)* bitcast ([64 x <2 x double>] addrspace(2)* @__math64_TWO_TO_JBY64_EP to [0 x <2 x double>] addrspace(2)*), i64 0, i64 %35
  %37 = load <2 x double> addrspace(2)* %36, align 16
  %38 = extractelement <2 x double> %37, i64 0
  %39 = extractelement <2 x double> %37, i64 1
  %40 = fadd double %38, %39
  %41 = sub nsw i32 0, %32
  %42 = sitofp i32 %41 to double
  %43 = tail call spir_func double @_Z3fmaddd(double %42, double 0x3F862E42FEFA0000, double %0) #2
  %44 = tail call spir_func double @_Z3fmaddd(double %42, double 0x3D1CF79ABC9E3B39, double %43) #2
  %45 = tail call spir_func double @_Z3fmaddd(double %44, double 0x3F56C1728D739765, double 0x3F811115B7AA905E) #2
  %46 = tail call spir_func double @_Z3fmaddd(double %44, double %45, double 0x3FA5555555545D4E) #2
  %47 = tail call spir_func double @_Z3fmaddd(double %44, double %46, double 0x3FC5555555548F7C) #2
  %48 = tail call spir_func double @_Z3fmaddd(double %44, double %47, double 5.000000e-01) #2
  %49 = fmul double %44, %44
  %50 = tail call spir_func double @_Z3fmaddd(double %49, double %48, double %44) #2
  %51 = add nsw i32 %34, 1023
  %52 = zext i32 %51 to i64
  %53 = shl i64 %52, 52
  %54 = bitcast i64 %53 to double
  %55 = sub nsw i32 1023, %34
  %56 = zext i32 %55 to i64
  %57 = shl i64 %56, 52
  %58 = bitcast i64 %57 to double
  %59 = tail call double @llvm.fmuladd.f64(double %40, double %50, double %39)
  %60 = fadd double %38, %59
  %61 = fmul double %60, 0x7FE0000000000000
  %62 = bitcast double %61 to i64
  %63 = lshr i64 %62, 52
  %64 = trunc i64 %63 to i32
  %65 = add nuw nsw i32 %64, 1
  %66 = zext i32 %65 to i64
  %67 = shl i64 %66, 52
  %68 = and i64 %62, 4503599627370495
  %69 = or i64 %67, %68
  %70 = bitcast i64 %69 to double
  %71 = icmp eq i32 %65, 2047
  %72 = select i1 %71, double 0x7FF0000000000000, double %70
  %73 = fsub double %39, %58
  %74 = tail call spir_func double @_Z3fmaddd(double %40, double %50, double %73) #2
  %75 = fadd double %38, %74
  %76 = fmul double %54, %75
  %77 = icmp eq i32 %34, 1024
  %78 = select i1 %77, double %72, double %76
  %79 = fsub double %38, %58
  %80 = fadd double %50, 1.000000e+00
  %81 = fmul double %39, %80
  %82 = tail call spir_func double @_Z3fmaddd(double %38, double %50, double %81) #2
  %83 = fadd double %79, %82
  %84 = fmul double %54, %83
  %85 = tail call spir_func double @_Z3fmaddd(double %40, double %50, double %39) #2
  %86 = fadd double %38, %85
  %87 = tail call spir_func double @_Z3fmaddd(double %54, double %86, double -1.000000e+00) #2
  %88 = icmp slt i32 %34, 53
  %89 = select i1 %88, double %84, double %78
  %90 = icmp slt i32 %34, -7
  %91 = select i1 %90, double %87, double %89
  %92 = fcmp ogt double %0, 0xBFD269621134DB93
  %93 = fcmp olt double %0, 0x3FCC8FF7C79A9A22
  %94 = and i1 %92, %93
  %95 = select i1 %94, double %30, double %91
  %96 = fcmp ogt double %0, 7.098000e+02
  %97 = select i1 %96, double 0x7FF0000000000000, double %95
  %98 = fcmp olt double %0, 0xC042B708872320E1
  %99 = select i1 %98, double -1.000000e+00, double %97
  ret double %99
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x double> @_Z4fabsDv16_d(<16 x double>) #0 {
  %2 = shufflevector <16 x double> %0, <16 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %3 = tail call spir_func <8 x double> @_Z4fabsDv8_d(<8 x double> %2) #2
  %4 = shufflevector <8 x double> %3, <8 x double> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <16 x double> %0, <16 x double> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %6 = tail call spir_func <8 x double> @_Z4fabsDv8_d(<8 x double> %5) #2
  %7 = shufflevector <8 x double> %6, <8 x double> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <16 x double> %4, <16 x double> %7, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  ret <16 x double> %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x double> @_Z4fabsDv8_d(<8 x double>) #0 {
  %2 = shufflevector <8 x double> %0, <8 x double> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %3 = tail call spir_func <4 x double> @_Z4fabsDv4_d(<4 x double> %2) #2
  %4 = shufflevector <4 x double> %3, <4 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <8 x double> %0, <8 x double> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %6 = tail call spir_func <4 x double> @_Z4fabsDv4_d(<4 x double> %5) #2
  %7 = shufflevector <4 x double> %6, <4 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <8 x double> %4, <8 x double> %7, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  ret <8 x double> %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x double> @_Z4fabsDv4_d(<4 x double>) #0 {
  %2 = shufflevector <4 x double> %0, <4 x double> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x double> @_Z4fabsDv2_d(<2 x double> %2) #2
  %4 = shufflevector <2 x double> %3, <2 x double> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %5 = shufflevector <4 x double> %0, <4 x double> undef, <2 x i32> <i32 2, i32 3>
  %6 = tail call spir_func <2 x double> @_Z4fabsDv2_d(<2 x double> %5) #2
  %7 = shufflevector <2 x double> %6, <2 x double> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %8 = shufflevector <4 x double> %4, <4 x double> %7, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x double> %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x double> @_Z4fabsDv2_d(<2 x double>) #0 {
  %2 = extractelement <2 x double> %0, i64 0
  %3 = tail call spir_func double @_Z4fabsd(double %2) #2
  %4 = insertelement <2 x double> undef, double %3, i64 0
  %5 = extractelement <2 x double> %0, i64 1
  %6 = tail call spir_func double @_Z4fabsd(double %5) #2
  %7 = insertelement <2 x double> %4, double %6, i64 1
  ret <2 x double> %7
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x double> @_Z4fabsDv3_d(<3 x double>) #0 {
  %2 = shufflevector <3 x double> %0, <3 x double> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x double> @_Z4fabsDv2_d(<2 x double> %2) #2
  %4 = shufflevector <2 x double> %3, <2 x double> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %5 = extractelement <3 x double> %0, i64 2
  %6 = tail call spir_func double @_Z4fabsd(double %5) #2
  %7 = insertelement <3 x double> %4, double %6, i64 2
  ret <3 x double> %7
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z4fabsd(double) #0 {
  %2 = tail call spir_func double @__amdil_fabs_f64(double %0) #10
  ret double %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z4fdimdd(double, double) #0 {
  %3 = tail call spir_func i32 @_Z5isnand(double %0) #2
  %4 = tail call spir_func i32 @_Z5isnand(double %1) #2
  %5 = or i32 %4, %3
  %6 = sub nsw i32 0, %5
  %7 = sext i32 %6 to i64
  %8 = and i64 %7, 9221120237041090560
  %9 = fcmp ogt double %0, %1
  %10 = fsub double %0, %1
  %11 = bitcast double %10 to i64
  %12 = select i1 %9, i64 %11, i64 0
  %13 = or i64 %8, %12
  %14 = bitcast i64 %13 to double
  ret double %14
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x double> @_Z5floorDv16_d(<16 x double>) #0 {
  %2 = shufflevector <16 x double> %0, <16 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %3 = tail call spir_func <8 x double> @_Z5floorDv8_d(<8 x double> %2) #2
  %4 = shufflevector <8 x double> %3, <8 x double> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <16 x double> %0, <16 x double> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %6 = tail call spir_func <8 x double> @_Z5floorDv8_d(<8 x double> %5) #2
  %7 = shufflevector <8 x double> %6, <8 x double> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <16 x double> %4, <16 x double> %7, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  ret <16 x double> %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x double> @_Z5floorDv8_d(<8 x double>) #0 {
  %2 = shufflevector <8 x double> %0, <8 x double> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %3 = tail call spir_func <4 x double> @_Z5floorDv4_d(<4 x double> %2) #2
  %4 = shufflevector <4 x double> %3, <4 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <8 x double> %0, <8 x double> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %6 = tail call spir_func <4 x double> @_Z5floorDv4_d(<4 x double> %5) #2
  %7 = shufflevector <4 x double> %6, <4 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <8 x double> %4, <8 x double> %7, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  ret <8 x double> %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x double> @_Z5floorDv4_d(<4 x double>) #0 {
  %2 = shufflevector <4 x double> %0, <4 x double> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x double> @_Z5floorDv2_d(<2 x double> %2) #2
  %4 = shufflevector <2 x double> %3, <2 x double> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %5 = shufflevector <4 x double> %0, <4 x double> undef, <2 x i32> <i32 2, i32 3>
  %6 = tail call spir_func <2 x double> @_Z5floorDv2_d(<2 x double> %5) #2
  %7 = shufflevector <2 x double> %6, <2 x double> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %8 = shufflevector <4 x double> %4, <4 x double> %7, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x double> %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x double> @_Z5floorDv2_d(<2 x double>) #0 {
  %2 = extractelement <2 x double> %0, i64 0
  %3 = tail call spir_func double @_Z5floord(double %2) #2
  %4 = insertelement <2 x double> undef, double %3, i64 0
  %5 = extractelement <2 x double> %0, i64 1
  %6 = tail call spir_func double @_Z5floord(double %5) #2
  %7 = insertelement <2 x double> %4, double %6, i64 1
  ret <2 x double> %7
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x double> @_Z5floorDv3_d(<3 x double>) #0 {
  %2 = shufflevector <3 x double> %0, <3 x double> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x double> @_Z5floorDv2_d(<2 x double> %2) #2
  %4 = shufflevector <2 x double> %3, <2 x double> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %5 = extractelement <3 x double> %0, i64 2
  %6 = tail call spir_func double @_Z5floord(double %5) #2
  %7 = insertelement <3 x double> %4, double %6, i64 2
  ret <3 x double> %7
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z5floord(double) #0 {
  %2 = tail call spir_func double @__amdil_round_neginf_f64(double %0) #10
  ret double %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z3fmaddd(double, double, double) #0 {
  %4 = tail call spir_func double @__amdil_fma_f64(double %0, double %1, double %2) #10
  ret double %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z4fmaxdd(double, double) #0 {
  %3 = tail call spir_func double @__hsail_mul_f64(double %0, double 1.000000e+00) #2
  %4 = tail call spir_func double @__hsail_mul_f64(double %1, double 1.000000e+00) #2
  %5 = tail call spir_func double @__hsail_max_f64(double %3, double %4) #2
  ret double %5
}

; Function Attrs: nounwind readnone
declare spir_func double @__hsail_max_f64(double, double) #1

; Function Attrs: nounwind readnone
declare spir_func double @__hsail_mul_f64(double, double) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z4fmindd(double, double) #0 {
  %3 = tail call spir_func double @__hsail_mul_f64(double %0, double 1.000000e+00) #2
  %4 = tail call spir_func double @__hsail_mul_f64(double %1, double 1.000000e+00) #2
  %5 = tail call spir_func double @__hsail_min_f64(double %3, double %4) #2
  ret double %5
}

; Function Attrs: nounwind readnone
declare spir_func double @__hsail_min_f64(double, double) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z4fmoddd(double, double) #0 {
  %3 = bitcast double %0 to i64
  %4 = and i64 %3, 9223372036854775807
  %5 = xor i64 %4, %3
  %6 = bitcast i64 %4 to double
  %7 = lshr i64 %4, 52
  %8 = trunc i64 %7 to i32
  %9 = and i64 %3, 4503599627370495
  %10 = tail call spir_func i64 @_Z3clzm(i64 %9) #2
  %11 = trunc i64 %10 to i32
  %12 = sub nsw i32 11, %11
  %13 = icmp slt i32 %8, 1
  %14 = select i1 %13, i32 %12, i32 %8
  %15 = bitcast double %1 to i64
  %16 = and i64 %15, 9223372036854775807
  %17 = bitcast i64 %16 to double
  %18 = lshr i64 %16, 52
  %19 = trunc i64 %18 to i32
  %20 = and i64 %15, 4503599627370495
  %21 = tail call spir_func i64 @_Z3clzm(i64 %20) #2
  %22 = trunc i64 %21 to i32
  %23 = sub nsw i32 11, %22
  %24 = icmp slt i32 %19, 1
  %25 = select i1 %24, i32 %23, i32 %19
  %26 = sub nsw i32 %14, %25
  %27 = sdiv i32 %26, 53
  %28 = tail call spir_func i32 @_Z3maxii(i32 0, i32 %27) #2
  %29 = mul nsw i32 %28, 53
  %30 = tail call spir_func double @67(double %17, i32 %29)
  %31 = icmp eq i32 %28, 0
  %32 = select i1 %31, double %17, double %30
  %33 = select i1 %31, double 1.000000e+00, double 0x3CA0000000000000
  %34 = icmp sgt i32 %28, 0
  %35 = fdiv double %6, %32
  br i1 %34, label %36, label %63

; <label>:36                                      ; preds = %2
  %37 = add i32 %28, -1
  br label %38

; <label>:38                                      ; preds = %38, %36
  %39 = phi double [ %35, %36 ], [ %57, %38 ]
  %40 = phi i32 [ 0, %36 ], [ %56, %38 ]
  %41 = phi double [ %6, %36 ], [ %54, %38 ]
  %42 = phi double [ %32, %36 ], [ %55, %38 ]
  %43 = tail call spir_func double @_Z5truncd(double %39) #2
  %44 = fmul double %42, %43
  %45 = fsub double -0.000000e+00, %44
  %46 = tail call spir_func double @_Z3fmaddd(double %42, double %43, double %45) #2
  %47 = fsub double %41, %44
  %48 = fsub double %41, %47
  %49 = fsub double %48, %44
  %50 = fsub double %49, %46
  %51 = fadd double %47, %50
  %52 = fcmp olt double %51, 0.000000e+00
  %53 = select i1 %52, double %42, double 0.000000e+00
  %54 = fadd double %51, %53
  %55 = fmul double %33, %42
  %56 = add nsw i32 %40, 1
  %57 = fdiv double %54, %55
  %58 = icmp eq i32 %40, %37
  br i1 %58, label %59, label %38

; <label>:59                                      ; preds = %38
  %60 = phi double [ %57, %38 ]
  %61 = phi double [ %55, %38 ]
  %62 = phi double [ %54, %38 ]
  br label %63

; <label>:63                                      ; preds = %59, %2
  %64 = phi double [ %35, %2 ], [ %60, %59 ]
  %65 = phi double [ %6, %2 ], [ %62, %59 ]
  %66 = phi double [ %32, %2 ], [ %61, %59 ]
  %67 = tail call spir_func double @_Z5floord(double %64) #2
  %68 = fmul double %66, %67
  %69 = fsub double -0.000000e+00, %68
  %70 = tail call spir_func double @_Z3fmaddd(double %66, double %67, double %69) #2
  %71 = fsub double %65, %68
  %72 = fsub double %65, %71
  %73 = fsub double %72, %68
  %74 = fsub double %73, %70
  %75 = fadd double %71, %74
  %76 = fcmp olt double %75, 0.000000e+00
  %77 = select i1 %76, double %66, double 0.000000e+00
  %78 = fadd double %75, %77
  %79 = bitcast double %78 to i64
  %80 = fcmp oeq double %6, %17
  %81 = select i1 %80, i64 0, i64 %79
  %82 = xor i64 %5, %81
  %83 = bitcast i64 %82 to double
  %84 = fcmp olt double %6, %17
  %85 = select i1 %84, double %0, double %83
  %86 = fcmp oeq double %17, 0.000000e+00
  %87 = select i1 %86, double 0x7FF8000000000000, double %85
  %88 = icmp sgt i32 %19, 2046
  %89 = fcmp ord double %1, 0.000000e+00
  %90 = select i1 %89, double %0, double %1
  %91 = select i1 %88, double %90, double %87
  %92 = icmp sgt i32 %8, 2046
  %93 = select i1 %92, double 0x7FF8000000000000, double %91
  ret double %93
}

; Function Attrs: inlinehint nounwind readnone
define internal spir_func double @67(double, i32) #3 {
  %3 = ashr i32 %1, 1
  %4 = tail call spir_func double @_Z5ldexpdi(double %0, i32 %3) #2
  %5 = sub nsw i32 %1, %3
  %6 = tail call spir_func double @_Z5ldexpdi(double %4, i32 %5) #2
  ret double %6
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func double @_Z5fractdPU3AS4d(double, double addrspace(4)* nocapture) #6 {
  %3 = tail call spir_func double @__hsail_floor_f64(double %0) #2
  store double %3, double addrspace(4)* %1, align 8
  %4 = tail call spir_func double @__hsail_fraction_f64(double %0) #2
  ret double %4
}

; Function Attrs: nounwind readnone
declare spir_func double @__hsail_floor_f64(double) #1

; Function Attrs: nounwind readnone
declare spir_func double @__hsail_fraction_f64(double) #1

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func double @_Z5frexpdPU3AS4i(double, i32 addrspace(4)*) #6 {
  %3 = bitcast double %0 to i64
  %4 = and i64 %3, 9223372036854775807
  %5 = add nsw i64 %4, -1
  %6 = icmp ult i64 %5, 4503599627370495
  %7 = or i64 %4, 247697979505377280
  %8 = bitcast i64 %7 to double
  %9 = fadd double %8, 0x8370000000000000
  %10 = bitcast double %9 to i64
  %11 = select i1 %6, i64 %10, i64 %4
  %12 = ashr i64 %11, 52
  %13 = trunc i64 %12 to i32
  %14 = select i1 %6, i32 -1076, i32 -1022
  %15 = add i32 %14, %13
  %16 = icmp eq i64 %11, 0
  %17 = zext i1 %16 to i32
  %18 = icmp eq i32 %15, 1025
  %19 = zext i1 %18 to i32
  %20 = or i32 %19, %17
  %21 = and i64 %3, -9223372036854775808
  %22 = and i64 %11, 4503599627370495
  %23 = or i64 %21, %22
  %24 = or i64 %23, 4602678819172646912
  %25 = icmp ne i32 %20, 0
  %26 = select i1 %25, i32 0, i32 %15
  store i32 %26, i32 addrspace(4)* %1, align 4
  %27 = bitcast i64 %24 to double
  %28 = select i1 %25, double %0, double %27
  ret double %28
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func double @_Z5hypotdd(double, double) #1 {
  %3 = bitcast double %0 to i64
  %4 = and i64 %3, 9223372036854775807
  %5 = lshr i64 %4, 52
  %6 = trunc i64 %5 to i32
  %7 = bitcast i64 %4 to double
  %8 = bitcast double %1 to i64
  %9 = and i64 %8, 9223372036854775807
  %10 = lshr i64 %9, 52
  %11 = trunc i64 %10 to i32
  %12 = bitcast i64 %9 to double
  %13 = icmp ugt i32 %6, 1523
  %14 = zext i1 %13 to i32
  %15 = icmp ugt i32 %11, 1523
  %16 = zext i1 %15 to i32
  %17 = or i32 %16, %14
  %18 = icmp ne i32 %17, 0
  %19 = select i1 %18, double 0x1A70000000000000, double 1.000000e+00
  %20 = select i1 %18, double 0x6570000000000000, double 1.000000e+00
  %21 = icmp ult i32 %6, 523
  %22 = zext i1 %21 to i32
  %23 = icmp ult i32 %11, 523
  %24 = zext i1 %23 to i32
  %25 = or i32 %24, %22
  %26 = icmp ne i32 %25, 0
  %27 = select i1 %26, double 0x6570000000000000, double %19
  %28 = select i1 %26, double 0x1A70000000000000, double %20
  %29 = fmul double %7, %27
  %30 = fmul double %12, %27
  %31 = fmul double %30, %30
  %32 = tail call spir_func double @_Z3fmaddd(double %29, double %29, double %31) #2
  %33 = tail call spir_func double @_Z4sqrtd(double %32) #2
  %34 = fmul double %28, %33
  %35 = fadd double %7, %12
  %36 = sub nsw i32 %6, %11
  %37 = tail call spir_func i32 @_Z3absi(i32 %36) #2
  %38 = icmp ugt i32 %37, 54
  %39 = select i1 %38, double %35, double %34
  %40 = tail call spir_func i32 @_Z5isnand(double %7) #2
  %41 = tail call spir_func i32 @_Z5isnand(double %12) #2
  %42 = or i32 %41, %40
  %43 = icmp ne i32 %42, 0
  %44 = select i1 %43, double 0x7FF8000000000000, double %39
  %45 = fcmp oeq double %7, 0x7FF0000000000000
  %46 = fcmp oeq double %12, 0x7FF0000000000000
  %47 = or i1 %45, %46
  %48 = select i1 %47, double 0x7FF0000000000000, double %44
  ret double %48
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z5ilogbd(double) #0 {
  %2 = bitcast double %0 to i64
  %3 = and i64 %2, 9223372036854775807
  %4 = lshr i64 %3, 52
  %5 = trunc i64 %4 to i32
  %6 = add nsw i32 %5, -1023
  %7 = and i64 %2, 4503599627370495
  %8 = tail call spir_func i64 @_Z3clzm(i64 %7) #2
  %9 = trunc i64 %8 to i32
  %10 = sub nsw i32 -1011, %9
  %11 = icmp ult i64 %3, 4503599627370496
  %12 = select i1 %11, i32 %10, i32 %6
  %13 = add nsw i64 %3, -1
  %14 = icmp ugt i64 %13, 9218868437227405311
  %15 = select i1 %14, i32 -2147483648, i32 %12
  %16 = icmp eq i64 %3, 9218868437227405312
  %17 = select i1 %16, i32 2147483647, i32 %15
  ret i32 %17
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z5ldexpdi(double, i32) #0 {
  %3 = bitcast double %0 to i64
  %4 = lshr i64 %3, 52
  %5 = trunc i64 %4 to i32
  %6 = and i32 %5, 2047
  %7 = and i64 %3, -9223372036854775808
  %8 = fmul double %0, 0x4340000000000000
  %9 = bitcast double %8 to i64
  %10 = lshr i64 %9, 52
  %11 = trunc i64 %10 to i32
  %12 = and i32 %11, 2047
  %13 = add nsw i32 %12, -53
  %14 = icmp eq i32 %6, 0
  %15 = select i1 %14, i32 %13, i32 %6
  %16 = select i1 %14, i64 %9, i64 %3
  %17 = add nsw i32 %15, %1
  %18 = tail call spir_func i32 @_Z5clampiii(i32 %17, i32 -2047, i32 2047) #2
  %19 = and i64 %16, -9218868437227405313
  %20 = add nsw i32 %18, 53
  %21 = zext i32 %20 to i64
  %22 = shl i64 %21, 52
  %23 = or i64 %22, %19
  %24 = bitcast i64 %23 to double
  %25 = fmul double %24, 0x3CA0000000000000
  %26 = icmp sgt i32 %18, 0
  %27 = zext i32 %18 to i64
  %28 = shl i64 %27, 52
  %29 = or i64 %28, %19
  %30 = bitcast i64 %29 to double
  %31 = select i1 %26, double %30, double %25
  %32 = icmp eq i32 %18, 2047
  %33 = or i64 %7, 9218868437227405312
  %34 = bitcast i64 %33 to double
  %35 = select i1 %32, double %34, double %31
  %36 = icmp slt i32 %18, -53
  %37 = bitcast i64 %7 to double
  %38 = select i1 %36, double %37, double %35
  %39 = icmp eq i32 %1, 0
  %40 = tail call spir_func i32 @_Z5isinfd(double %0) #2
  %41 = fcmp oeq double %0, 0.000000e+00
  %42 = or i1 %39, %41
  %43 = zext i1 %42 to i32
  %44 = or i32 %43, %40
  %45 = icmp ne i32 %44, 0
  %46 = select i1 %45, double %0, double %38
  ret double %46
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func double @_Z8lgamma_rdPU3AS4i(double, i32 addrspace(4)* nocapture) #6 {
  %3 = bitcast double %0 to i64
  %4 = and i64 %3, 9223372036854775807
  %5 = bitcast i64 %4 to double
  %6 = icmp ugt i64 %4, 9218868437227405311
  br i1 %6, label %7, label %8

; <label>:7                                       ; preds = %2
  store i32 1, i32 addrspace(4)* %1, align 4
  br label %161

; <label>:8                                       ; preds = %2
  %9 = fcmp olt double %5, 0x3B90000000000000
  br i1 %9, label %10, label %15

; <label>:10                                      ; preds = %8
  %11 = icmp eq i64 %4, %3
  %12 = select i1 %11, i32 1, i32 -1
  store i32 %12, i32 addrspace(4)* %1, align 4
  %13 = tail call spir_func double @_Z3logd(double %5) #2
  %14 = fsub double -0.000000e+00, %13
  br label %161

; <label>:15                                      ; preds = %8
  %16 = fcmp olt double %5, 2.000000e+00
  br i1 %16, label %17, label %89

; <label>:17                                      ; preds = %15
  %18 = fsub double 2.000000e+00, %5
  %19 = fcmp olt double %5, 0x3FFBB4C300000000
  %20 = fadd double %5, 0xBFF762D86356BE3F
  %21 = zext i1 %19 to i32
  %22 = select i1 %19, double %20, double %18
  %23 = fcmp olt double %5, 0x3FF3B4C400000000
  %24 = fadd double %5, -1.000000e+00
  %25 = select i1 %23, i32 2, i32 %21
  %26 = select i1 %23, double %24, double %22
  %27 = fcmp ole double %5, 0x3FECCCCC00000000
  %28 = tail call spir_func double @_Z3logd(double %5) #2
  %29 = fsub double -0.000000e+00, %28
  %30 = select i1 %27, double %29, double 0.000000e+00
  %31 = fsub double 1.000000e+00, %5
  %32 = select i1 %27, i32 0, i32 %25
  %33 = select i1 %27, double %31, double %26
  %34 = fcmp olt double %5, 0x3FE7694400000000
  %35 = fadd double %5, 0xBFDD8B618D5AF8FC
  %36 = select i1 %34, i32 1, i32 %32
  %37 = select i1 %34, double %35, double %33
  %38 = fcmp olt double %5, 0x3FCDA66100000000
  %39 = select i1 %38, i32 2, i32 %36
  %40 = select i1 %38, double %5, double %37
  switch i32 %39, label %144 [
    i32 0, label %41
    i32 1, label %55
    i32 2, label %74
  ]

; <label>:41                                      ; preds = %17
  %42 = tail call spir_func double @_Z3fmaddd(double %40, double 0x3F07858E90A45837, double 0x3EFA7074428CFA52) #2
  %43 = tail call spir_func double @_Z3fmaddd(double %40, double %42, double 0x3F1C5088987DFB07) #2
  %44 = tail call spir_func double @_Z3fmaddd(double %40, double %43, double 0x3F2CF2ECED10E54D) #2
  %45 = tail call spir_func double @_Z3fmaddd(double %40, double %44, double 0x3F40B6C689B99C00) #2
  %46 = tail call spir_func double @_Z3fmaddd(double %40, double %45, double 0x3F538A94116F3F5D) #2
  %47 = tail call spir_func double @_Z3fmaddd(double %40, double %46, double 0x3F67ADD8CCB7926B) #2
  %48 = tail call spir_func double @_Z3fmaddd(double %40, double %47, double 0x3F7E404FB68FEFE8) #2
  %49 = tail call spir_func double @_Z3fmaddd(double %40, double %48, double 0x3F951322AC92547B) #2
  %50 = tail call spir_func double @_Z3fmaddd(double %40, double %49, double 0x3FB13E001A5562A7) #2
  %51 = tail call spir_func double @_Z3fmaddd(double %40, double %50, double 0x3FD4A34CC4A60FAD) #2
  %52 = tail call spir_func double @_Z3fmaddd(double %40, double %51, double 0x3FB3C467E37DB0C8) #2
  %53 = fadd double %52, -5.000000e-01
  %54 = tail call spir_func double @_Z3fmaddd(double %40, double %53, double %30) #2
  br label %144

; <label>:55                                      ; preds = %17
  %56 = tail call spir_func double @_Z3fmaddd(double %40, double 0x3F35FD3EE8C2D3F4, double 0xBF347F24ECC38C38) #2
  %57 = tail call spir_func double @_Z3fmaddd(double %40, double %56, double 0x3F34AF6D6C0EBBF7) #2
  %58 = tail call spir_func double @_Z3fmaddd(double %40, double %57, double 0xBF41A6109C73E0EC) #2
  %59 = tail call spir_func double @_Z3fmaddd(double %40, double %58, double 0x3F4CDF0CEF61A8E9) #2
  %60 = tail call spir_func double @_Z3fmaddd(double %40, double %59, double 0xBF56FE8EBF2D1AF1) #2
  %61 = tail call spir_func double @_Z3fmaddd(double %40, double %60, double 0x3F6282D32E15C915) #2
  %62 = tail call spir_func double @_Z3fmaddd(double %40, double %61, double 0xBF6E2EFFB3E914D7) #2
  %63 = tail call spir_func double @_Z3fmaddd(double %40, double %62, double 0x3F78FCE0E370E344) #2
  %64 = tail call spir_func double @_Z3fmaddd(double %40, double %63, double 0xBF851F9FBA91EC6A) #2
  %65 = tail call spir_func double @_Z3fmaddd(double %40, double %64, double 0x3F9266E7970AF9EC) #2
  %66 = tail call spir_func double @_Z3fmaddd(double %40, double %65, double 0xBFA0C9A8DF35B713) #2
  %67 = tail call spir_func double @_Z3fmaddd(double %40, double %66, double 0x3FB08B4294D5419B) #2
  %68 = tail call spir_func double @_Z3fmaddd(double %40, double %67, double 0xBFC2E4278DC6C509) #2
  %69 = tail call spir_func double @_Z3fmaddd(double %40, double %68, double 0x3FDEF72BC8EE38A2) #2
  %70 = fmul double %40, %40
  %71 = tail call spir_func double @_Z3fmaddd(double %70, double %69, double 0x3C50C7CAA48A971F) #2
  %72 = fadd double %71, 0xBFBF19B9BCC38A42
  %73 = fadd double %30, %72
  br label %144

; <label>:74                                      ; preds = %17
  %75 = tail call spir_func double @_Z3fmaddd(double %40, double 0x3F8B678BBF2BAB09, double 0x3FCD4EAEF6010924) #2
  %76 = tail call spir_func double @_Z3fmaddd(double %40, double %75, double 0x3FEF497644EA8450) #2
  %77 = tail call spir_func double @_Z3fmaddd(double %40, double %76, double 0x3FF7475CD119BD6F) #2
  %78 = tail call spir_func double @_Z3fmaddd(double %40, double %77, double 0x3FE4401E8B005DFF) #2
  %79 = tail call spir_func double @_Z3fmaddd(double %40, double %78, double 0xBFB3C467E37DB0C8) #2
  %80 = fmul double %40, %79
  %81 = tail call spir_func double @_Z3fmaddd(double %40, double 0x3F6A5ABB57D0CF61, double 0x3FBAAE55D6537C88) #2
  %82 = tail call spir_func double @_Z3fmaddd(double %40, double %81, double 0x3FE89DFBE45050AF) #2
  %83 = tail call spir_func double @_Z3fmaddd(double %40, double %82, double 0x40010725A42B18F5) #2
  %84 = tail call spir_func double @_Z3fmaddd(double %40, double %83, double 0x4003A5D7C2BD619C) #2
  %85 = tail call spir_func double @_Z3fmaddd(double %40, double %84, double 1.000000e+00) #2
  %86 = fdiv double %80, %85
  %87 = tail call spir_func double @_Z3fmaddd(double -5.000000e-01, double %40, double %86) #2
  %88 = fadd double %30, %87
  br label %144

; <label>:89                                      ; preds = %15
  %90 = fcmp olt double %5, 8.000000e+00
  br i1 %90, label %91, label %131

; <label>:91                                      ; preds = %89
  %92 = fptosi double %5 to i32
  %93 = sitofp i32 %92 to double
  %94 = fsub double %5, %93
  %95 = tail call spir_func double @_Z3fmaddd(double %94, double 0x3F00BFECDD17E945, double 0x3F5E26B67368F239) #2
  %96 = tail call spir_func double @_Z3fmaddd(double %94, double %95, double 0x3F9B481C7E939961) #2
  %97 = tail call spir_func double @_Z3fmaddd(double %94, double %96, double 0x3FC2BB9CBEE5F2F7) #2
  %98 = tail call spir_func double @_Z3fmaddd(double %94, double %97, double 0x3FD4D98F4F139F59) #2
  %99 = tail call spir_func double @_Z3fmaddd(double %94, double %98, double 0x3FCB848B36E20878) #2
  %100 = tail call spir_func double @_Z3fmaddd(double %94, double %99, double 0xBFB3C467E37DB0C8) #2
  %101 = fmul double %94, %100
  %102 = tail call spir_func double @_Z3fmaddd(double %94, double 0x3EDEBAF7A5B38140, double 0x3F497DDACA41A95B) #2
  %103 = tail call spir_func double @_Z3fmaddd(double %94, double %102, double 0x3F9317EA742ED475) #2
  %104 = tail call spir_func double @_Z3fmaddd(double %94, double %103, double 0x3FC601EDCCFBDF27) #2
  %105 = tail call spir_func double @_Z3fmaddd(double %94, double %104, double 0x3FE71A1893D3DCDC) #2
  %106 = tail call spir_func double @_Z3fmaddd(double %94, double %105, double 0x3FF645A762C4AB74) #2
  %107 = tail call spir_func double @_Z3fmaddd(double %94, double %106, double 1.000000e+00) #2
  %108 = fdiv double %101, %107
  %109 = tail call spir_func double @_Z3fmaddd(double 5.000000e-01, double %94, double %108) #2
  %110 = fadd double %94, 6.000000e+00
  %111 = fadd double %94, 5.000000e+00
  %112 = fadd double %94, 4.000000e+00
  %113 = fadd double %94, 3.000000e+00
  %114 = fadd double %94, 2.000000e+00
  %115 = icmp sgt i32 %92, 6
  %116 = select i1 %115, double %110, double 1.000000e+00
  %117 = icmp sgt i32 %92, 5
  %118 = select i1 %117, double %111, double 1.000000e+00
  %119 = fmul double %116, %118
  %120 = icmp sgt i32 %92, 4
  %121 = select i1 %120, double %112, double 1.000000e+00
  %122 = fmul double %121, %119
  %123 = icmp sgt i32 %92, 3
  %124 = select i1 %123, double %113, double 1.000000e+00
  %125 = fmul double %124, %122
  %126 = icmp sgt i32 %92, 2
  %127 = select i1 %126, double %114, double 1.000000e+00
  %128 = fmul double %127, %125
  %129 = tail call spir_func double @_Z3logd(double %128) #2
  %130 = fadd double %109, %129
  br label %144

; <label>:131                                     ; preds = %89
  %132 = fdiv double 1.000000e+00, %5
  %133 = fmul double %132, %132
  %134 = tail call spir_func double @_Z3fmaddd(double %133, double 0xBF5AB89D0B9E43E4, double 0x3F4B67BA4CDAD5D1) #2
  %135 = tail call spir_func double @_Z3fmaddd(double %133, double %134, double 0xBF4380CB8C0FE741) #2
  %136 = tail call spir_func double @_Z3fmaddd(double %133, double %135, double 0x3F4A019F98CF38B6) #2
  %137 = tail call spir_func double @_Z3fmaddd(double %133, double %136, double 0xBF66C16C16B02E5C) #2
  %138 = tail call spir_func double @_Z3fmaddd(double %133, double %137, double 0x3FB555555555553B) #2
  %139 = tail call spir_func double @_Z3fmaddd(double %132, double %138, double 0x3FDACFE390C97D69) #2
  %140 = fadd double %5, -5.000000e-01
  %141 = tail call spir_func double @_Z3logd(double %5) #2
  %142 = fadd double %141, -1.000000e+00
  %143 = tail call double @llvm.fmuladd.f64(double %140, double %142, double %139)
  br label %144

; <label>:144                                     ; preds = %131, %91, %74, %55, %41, %17
  %145 = phi double [ %30, %17 ], [ %88, %74 ], [ %73, %55 ], [ %54, %41 ], [ %130, %91 ], [ %143, %131 ]
  %146 = fcmp olt double %0, 0.000000e+00
  br i1 %146, label %147, label %158

; <label>:147                                     ; preds = %144
  %148 = tail call spir_func double @_Z5sinpid(double %0) #2
  %149 = fmul double %148, %0
  %150 = tail call spir_func double @_Z4fabsd(double %149) #2
  %151 = fdiv double 0x400921FB54442D18, %150
  %152 = tail call spir_func double @_Z3logd(double %151) #2
  %153 = fsub double %152, %145
  %154 = fcmp oeq double %148, 0.000000e+00
  %155 = select i1 %154, double 0x7FF0000000000000, double %153
  %156 = fcmp olt double %148, 0.000000e+00
  %157 = select i1 %156, i32 -1, i32 1
  br label %158

; <label>:158                                     ; preds = %147, %144
  %159 = phi i32 [ %157, %147 ], [ 1, %144 ]
  %160 = phi double [ %155, %147 ], [ %145, %144 ]
  store i32 %159, i32 addrspace(4)* %1, align 4
  br label %161

; <label>:161                                     ; preds = %158, %10, %7
  %162 = phi double [ %5, %7 ], [ %14, %10 ], [ %160, %158 ]
  ret double %162
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z6lgammad(double) #0 {
  %2 = alloca i32, align 4
  %3 = addrspacecast i32* %2 to i32 addrspace(4)*
  %4 = call spir_func double @_Z8lgamma_rdPU3AS4i(double %0, i32 addrspace(4)* %3)
  ret double %4
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func double @_Z5log10d(double) #1 {
  %2 = fcmp oge double %0, 0x3FEE0FAA00000000
  %3 = fcmp ole double %0, 0x3FF1082C00000000
  %4 = and i1 %2, %3
  %5 = fadd double %0, -1.000000e+00
  %6 = fadd double %5, 2.000000e+00
  %7 = fdiv double %5, %6
  %8 = fmul double %5, %7
  %9 = fadd double %7, %7
  %10 = fmul double %9, %9
  %11 = fmul double %9, %10
  %12 = tail call spir_func double @_Z3fmaddd(double %10, double 0x3F3C8034C85DFFF0, double 0x3F62492307F1519F) #2
  %13 = tail call spir_func double @_Z3fmaddd(double %10, double %12, double 0x3F89999999BAC6D4) #2
  %14 = tail call spir_func double @_Z3fmaddd(double %10, double %13, double 0x3FB55555555554E6) #2
  %15 = fsub double -0.000000e+00, %8
  %16 = tail call spir_func double @_Z3fmaddd(double %11, double %14, double %15) #2
  %17 = bitcast double %5 to i64
  %18 = and i64 %17, -4294967296
  %19 = bitcast i64 %18 to double
  %20 = fsub double %5, %19
  %21 = fadd double %20, %16
  %22 = fmul double %21, 0x3EA8A93728719535
  %23 = tail call spir_func double @_Z3fmaddd(double 0x3EA8A93728719535, double %19, double %22) #2
  %24 = tail call spir_func double @_Z3fmaddd(double 0x3FDBCB7800000000, double %21, double %23) #2
  %25 = tail call spir_func double @_Z3fmaddd(double 0x3FDBCB7800000000, double %19, double %24) #2
  %26 = bitcast double %0 to i64
  %27 = or i64 %26, 274719577269600256
  %28 = bitcast i64 %27 to double
  %29 = fadd double %28, 0x83D0000000000000
  %30 = bitcast double %29 to i64
  %31 = icmp ult i64 %26, 4503599627370496
  %32 = select i1 %31, i64 %30, i64 %26
  %33 = bitcast i64 %32 to <2 x i32>
  %34 = extractelement <2 x i32> %33, i64 1
  %35 = lshr i32 %34, 20
  %36 = and i32 %35, 2047
  %37 = select i1 %31, i32 -1083, i32 -1023
  %38 = add nsw i32 %37, %36
  %39 = and i64 %32, 4503599627370495
  %40 = or i64 %39, 4602678819172646912
  %41 = bitcast i64 %40 to double
  %42 = ashr i32 %34, 13
  %43 = lshr i32 %42, 1
  %44 = and i32 %43, 63
  %45 = or i32 %44, 64
  %46 = and i32 %42, 1
  %47 = add nuw nsw i32 %45, %46
  %48 = add nsw i32 %47, -64
  %49 = sext i32 %48 to i64
  %50 = getelementptr inbounds [0 x <2 x double>] addrspace(2)* bitcast ([65 x <2 x double>] addrspace(2)* @__math64_LN_TBL to [0 x <2 x double>] addrspace(2)*), i64 0, i64 %49
  %51 = load <2 x double> addrspace(2)* %50, align 16
  %52 = extractelement <2 x double> %51, i64 0
  %53 = extractelement <2 x double> %51, i64 1
  %54 = sitofp i32 %47 to double
  %55 = fmul double %54, 7.812500e-03
  %56 = fsub double %41, %55
  %57 = tail call spir_func double @_Z3fmaddd(double %56, double 5.000000e-01, double %55) #2
  %58 = fdiv double %56, %57
  %59 = fmul double %58, %58
  %60 = tail call spir_func double @_Z3fmaddd(double %59, double 0x3F6249423BD94741, double 0x3F89999999865EDE) #2
  %61 = tail call spir_func double @_Z3fmaddd(double %59, double %60, double 0x3FB5555555555557) #2
  %62 = fmul double %59, %61
  %63 = tail call spir_func double @_Z3fmaddd(double %58, double %62, double %58) #2
  %64 = fadd double %53, %63
  %65 = sitofp i32 %38 to double
  %66 = tail call spir_func double @_Z3fmaddd(double %65, double 0x3FE62E42E0000000, double %52) #2
  %67 = tail call spir_func double @_Z3fmaddd(double %65, double 0x3E6EFA39EF35793C, double %64) #2
  %68 = fmul double %67, 0x3EA8A93728719535
  %69 = tail call spir_func double @_Z3fmaddd(double 0x3EA8A93728719535, double %66, double %68) #2
  %70 = tail call spir_func double @_Z3fmaddd(double 0x3FDBCB7800000000, double %67, double %69) #2
  %71 = tail call spir_func double @_Z3fmaddd(double 0x3FDBCB7800000000, double %66, double %70) #2
  %72 = select i1 %4, double %25, double %71
  %73 = tail call spir_func i32 @_Z5isinfd(double %0) #2
  %74 = icmp ne i32 %73, 0
  %75 = select i1 %74, double 0x7FF0000000000000, double %72
  %76 = tail call spir_func i32 @_Z5isnand(double %0) #2
  %77 = fcmp olt double %0, 0.000000e+00
  %78 = zext i1 %77 to i32
  %79 = or i32 %76, %78
  %80 = icmp ne i32 %79, 0
  %81 = select i1 %80, double 0x7FF8000000000000, double %75
  %82 = fcmp oeq double %0, 0.000000e+00
  %83 = select i1 %82, double 0xFFF0000000000000, double %81
  ret double %83
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func double @_Z5log1pd(double) #1 {
  %2 = fadd double %0, 1.000000e+00
  %3 = bitcast double %2 to i64
  %4 = bitcast i64 %3 to <2 x i32>
  %5 = extractelement <2 x i32> %4, i64 1
  %6 = lshr i32 %5, 20
  %7 = and i32 %6, 2047
  %8 = add nsw i32 %7, -1023
  %9 = and i64 %3, 4503599627370495
  %10 = or i64 %9, 4607182418800017408
  %11 = bitcast i64 %10 to double
  %12 = ashr i32 %5, 13
  %13 = lshr i32 %12, 1
  %14 = and i32 %13, 63
  %15 = or i32 %14, 64
  %16 = and i32 %12, 1
  %17 = add nuw nsw i32 %15, %16
  %18 = sitofp i32 %17 to double
  %19 = fmul double %18, 1.562500e-02
  %20 = add nsw i32 %17, -64
  %21 = fsub double %11, %19
  %22 = sub nsw i32 2046, %7
  %23 = sext i32 %22 to i64
  %24 = shl i64 %23, 52
  %25 = bitcast i64 %24 to double
  %26 = fsub double %25, %19
  %27 = tail call spir_func double @_Z3fmaddd(double %25, double %0, double %26) #2
  %28 = fsub double -0.000000e+00, %19
  %29 = tail call spir_func double @_Z3fmaddd(double %25, double %0, double %28) #2
  %30 = fadd double %29, %25
  %31 = icmp slt i32 %8, 53
  %32 = select i1 %31, double %27, double %30
  %33 = add nsw i32 %7, -1022
  %34 = icmp ugt i32 %33, 61
  %35 = select i1 %34, double %21, double %32
  %36 = sext i32 %20 to i64
  %37 = getelementptr inbounds [0 x <2 x double>] addrspace(2)* bitcast ([65 x <2 x double>] addrspace(2)* @__math64_LN_TBL to [0 x <2 x double>] addrspace(2)*), i64 0, i64 %36
  %38 = load <2 x double> addrspace(2)* %37, align 16
  %39 = extractelement <2 x double> %38, i64 0
  %40 = extractelement <2 x double> %38, i64 1
  %41 = tail call spir_func double @_Z3fmaddd(double 5.000000e-01, double %35, double %19) #2
  %42 = fdiv double %35, %41
  %43 = fmul double %42, %42
  %44 = tail call spir_func double @_Z3fmaddd(double %43, double 0x3F6249423BD94741, double 0x3F89999999865EDE) #2
  %45 = tail call spir_func double @_Z3fmaddd(double %43, double %44, double 0x3FB5555555555557) #2
  %46 = fmul double %43, %45
  %47 = tail call spir_func double @_Z3fmaddd(double %42, double %46, double %42) #2
  %48 = fadd double %40, %47
  %49 = sitofp i32 %8 to double
  %50 = tail call spir_func double @_Z3fmaddd(double %49, double 0x3FE62E42E0000000, double %39) #2
  %51 = tail call spir_func double @_Z3fmaddd(double %49, double 0x3E6EFA39EF35793C, double %48) #2
  %52 = fadd double %50, %51
  %53 = fadd double %0, 2.000000e+00
  %54 = fdiv double %0, %53
  %55 = fmul double %54, %0
  %56 = fadd double %54, %54
  %57 = fmul double %56, %56
  %58 = tail call spir_func double @_Z3fmaddd(double %57, double 0x3F3C8034C85DFFF0, double 0x3F62492307F1519F) #2
  %59 = tail call spir_func double @_Z3fmaddd(double %57, double %58, double 0x3F89999999BAC6D4) #2
  %60 = tail call spir_func double @_Z3fmaddd(double %57, double %59, double 0x3FB55555555554E6) #2
  %61 = fmul double %56, %57
  %62 = fsub double -0.000000e+00, %55
  %63 = tail call spir_func double @_Z3fmaddd(double %61, double %60, double %62) #2
  %64 = fadd double %63, %0
  %65 = fcmp olt double %0, 0xBFAF0540438FD5C3
  %66 = fcmp ogt double %0, 0x3FB082B577D34ED8
  %67 = or i1 %65, %66
  %68 = select i1 %67, double %52, double %64
  %69 = tail call spir_func i32 @_Z5isinfd(double %0) #2
  %70 = icmp ne i32 %69, 0
  %71 = select i1 %70, double %0, double %68
  %72 = fcmp olt double %0, -1.000000e+00
  %73 = select i1 %72, double 0x7FF8000000000000, double %71
  %74 = fcmp oeq double %0, -1.000000e+00
  %75 = select i1 %74, double 0xFFF0000000000000, double %73
  ret double %75
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func double @_Z4log2d(double) #1 {
  %2 = fcmp oge double %0, 0x3FEE0FAA00000000
  %3 = fcmp ole double %0, 0x3FF1082C00000000
  %4 = and i1 %2, %3
  %5 = fadd double %0, -1.000000e+00
  %6 = fadd double %5, 2.000000e+00
  %7 = fdiv double %5, %6
  %8 = fmul double %5, %7
  %9 = fadd double %7, %7
  %10 = fmul double %9, %9
  %11 = fmul double %9, %10
  %12 = tail call spir_func double @_Z3fmaddd(double %10, double 0x3F3C8034C85DFFF0, double 0x3F62492307F1519F) #2
  %13 = tail call spir_func double @_Z3fmaddd(double %10, double %12, double 0x3F89999999BAC6D4) #2
  %14 = tail call spir_func double @_Z3fmaddd(double %10, double %13, double 0x3FB55555555554E6) #2
  %15 = fsub double -0.000000e+00, %8
  %16 = tail call spir_func double @_Z3fmaddd(double %11, double %14, double %15) #2
  %17 = bitcast double %5 to i64
  %18 = and i64 %17, -4294967296
  %19 = bitcast i64 %18 to double
  %20 = fsub double %5, %19
  %21 = fadd double %20, %16
  %22 = fmul double %21, 0x3ECB295C17F0BBBE
  %23 = tail call spir_func double @_Z3fmaddd(double 0x3ECB295C17F0BBBE, double %19, double %22) #2
  %24 = tail call spir_func double @_Z3fmaddd(double 0x3FF7154400000000, double %21, double %23) #2
  %25 = tail call spir_func double @_Z3fmaddd(double 0x3FF7154400000000, double %19, double %24) #2
  %26 = bitcast double %0 to i64
  %27 = or i64 %26, 274719577269600256
  %28 = bitcast i64 %27 to double
  %29 = fadd double %28, 0x83D0000000000000
  %30 = bitcast double %29 to i64
  %31 = icmp ult i64 %26, 4503599627370496
  %32 = select i1 %31, i64 %30, i64 %26
  %33 = bitcast i64 %32 to <2 x i32>
  %34 = extractelement <2 x i32> %33, i64 1
  %35 = lshr i32 %34, 20
  %36 = and i32 %35, 2047
  %37 = select i1 %31, i32 -1083, i32 -1023
  %38 = add nsw i32 %37, %36
  %39 = and i64 %32, 4503599627370495
  %40 = or i64 %39, 4602678819172646912
  %41 = bitcast i64 %40 to double
  %42 = ashr i32 %34, 13
  %43 = lshr i32 %42, 1
  %44 = and i32 %43, 63
  %45 = or i32 %44, 64
  %46 = and i32 %42, 1
  %47 = add nuw nsw i32 %45, %46
  %48 = add nsw i32 %47, -64
  %49 = sext i32 %48 to i64
  %50 = getelementptr inbounds [0 x <2 x double>] addrspace(2)* bitcast ([65 x <2 x double>] addrspace(2)* @__math64_LN_TBL to [0 x <2 x double>] addrspace(2)*), i64 0, i64 %49
  %51 = load <2 x double> addrspace(2)* %50, align 16
  %52 = extractelement <2 x double> %51, i64 0
  %53 = extractelement <2 x double> %51, i64 1
  %54 = sitofp i32 %47 to double
  %55 = fmul double %54, 7.812500e-03
  %56 = fsub double %41, %55
  %57 = tail call spir_func double @_Z3fmaddd(double %56, double 5.000000e-01, double %55) #2
  %58 = fdiv double %56, %57
  %59 = fmul double %58, %58
  %60 = tail call spir_func double @_Z3fmaddd(double %59, double 0x3F6249423BD94741, double 0x3F89999999865EDE) #2
  %61 = tail call spir_func double @_Z3fmaddd(double %59, double %60, double 0x3FB5555555555557) #2
  %62 = fmul double %59, %61
  %63 = tail call spir_func double @_Z3fmaddd(double %58, double %62, double %58) #2
  %64 = fadd double %53, %63
  %65 = sitofp i32 %38 to double
  %66 = tail call spir_func double @_Z3fmaddd(double 0x3FF7154400000000, double %52, double %65) #2
  %67 = fmul double %64, 0x3ECB295C17F0BBBE
  %68 = tail call spir_func double @_Z3fmaddd(double 0x3ECB295C17F0BBBE, double %52, double %67) #2
  %69 = tail call spir_func double @_Z3fmaddd(double 0x3FF7154400000000, double %64, double %68) #2
  %70 = fadd double %66, %69
  %71 = select i1 %4, double %25, double %70
  %72 = tail call spir_func i32 @_Z5isinfd(double %0) #2
  %73 = icmp ne i32 %72, 0
  %74 = select i1 %73, double 0x7FF0000000000000, double %71
  %75 = tail call spir_func i32 @_Z5isnand(double %0) #2
  %76 = fcmp olt double %0, 0.000000e+00
  %77 = zext i1 %76 to i32
  %78 = or i32 %75, %77
  %79 = icmp ne i32 %78, 0
  %80 = select i1 %79, double 0x7FF8000000000000, double %74
  %81 = fcmp oeq double %0, 0.000000e+00
  %82 = select i1 %81, double 0xFFF0000000000000, double %80
  ret double %82
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func double @_Z3logd(double) #1 {
  %2 = fcmp oge double %0, 0x3FEE0FAA00000000
  %3 = fcmp ole double %0, 0x3FF1082C00000000
  %4 = and i1 %2, %3
  %5 = fadd double %0, -1.000000e+00
  %6 = fadd double %5, 2.000000e+00
  %7 = fdiv double %5, %6
  %8 = fmul double %5, %7
  %9 = fadd double %7, %7
  %10 = fmul double %9, %9
  %11 = fmul double %9, %10
  %12 = tail call spir_func double @_Z3fmaddd(double %10, double 0x3F3C8034C85DFFF0, double 0x3F62492307F1519F) #2
  %13 = tail call spir_func double @_Z3fmaddd(double %10, double %12, double 0x3F89999999BAC6D4) #2
  %14 = tail call spir_func double @_Z3fmaddd(double %10, double %13, double 0x3FB55555555554E6) #2
  %15 = fsub double -0.000000e+00, %8
  %16 = tail call spir_func double @_Z3fmaddd(double %11, double %14, double %15) #2
  %17 = fadd double %5, %16
  %18 = bitcast double %0 to i64
  %19 = or i64 %18, 274719577269600256
  %20 = bitcast i64 %19 to double
  %21 = fadd double %20, 0x83D0000000000000
  %22 = bitcast double %21 to i64
  %23 = icmp ult i64 %18, 4503599627370496
  %24 = select i1 %23, i64 %22, i64 %18
  %25 = bitcast i64 %24 to <2 x i32>
  %26 = extractelement <2 x i32> %25, i64 1
  %27 = lshr i32 %26, 20
  %28 = and i32 %27, 2047
  %29 = select i1 %23, i32 -1083, i32 -1023
  %30 = add nsw i32 %29, %28
  %31 = and i64 %24, 4503599627370495
  %32 = or i64 %31, 4602678819172646912
  %33 = bitcast i64 %32 to double
  %34 = ashr i32 %26, 13
  %35 = lshr i32 %34, 1
  %36 = and i32 %35, 63
  %37 = or i32 %36, 64
  %38 = and i32 %34, 1
  %39 = add nuw nsw i32 %37, %38
  %40 = add nsw i32 %39, -64
  %41 = sext i32 %40 to i64
  %42 = getelementptr inbounds [0 x <2 x double>] addrspace(2)* bitcast ([65 x <2 x double>] addrspace(2)* @__math64_LN_TBL to [0 x <2 x double>] addrspace(2)*), i64 0, i64 %41
  %43 = load <2 x double> addrspace(2)* %42, align 16
  %44 = extractelement <2 x double> %43, i64 0
  %45 = extractelement <2 x double> %43, i64 1
  %46 = sitofp i32 %39 to double
  %47 = fmul double %46, 7.812500e-03
  %48 = fsub double %33, %47
  %49 = tail call spir_func double @_Z3fmaddd(double %48, double 5.000000e-01, double %47) #2
  %50 = fdiv double %48, %49
  %51 = fmul double %50, %50
  %52 = tail call spir_func double @_Z3fmaddd(double %51, double 0x3F6249423BD94741, double 0x3F89999999865EDE) #2
  %53 = tail call spir_func double @_Z3fmaddd(double %51, double %52, double 0x3FB5555555555557) #2
  %54 = fmul double %51, %53
  %55 = tail call spir_func double @_Z3fmaddd(double %50, double %54, double %50) #2
  %56 = fadd double %45, %55
  %57 = sitofp i32 %30 to double
  %58 = tail call spir_func double @_Z3fmaddd(double %57, double 0x3FE62E42E0000000, double %44) #2
  %59 = tail call spir_func double @_Z3fmaddd(double %57, double 0x3E6EFA39EF35793C, double %56) #2
  %60 = fadd double %58, %59
  %61 = select i1 %4, double %17, double %60
  %62 = tail call spir_func i32 @_Z5isinfd(double %0) #2
  %63 = icmp ne i32 %62, 0
  %64 = select i1 %63, double 0x7FF0000000000000, double %61
  %65 = tail call spir_func i32 @_Z5isnand(double %0) #2
  %66 = fcmp olt double %0, 0.000000e+00
  %67 = zext i1 %66 to i32
  %68 = or i32 %65, %67
  %69 = icmp ne i32 %68, 0
  %70 = select i1 %69, double 0x7FF8000000000000, double %64
  %71 = fcmp oeq double %0, 0.000000e+00
  %72 = select i1 %71, double 0xFFF0000000000000, double %70
  ret double %72
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z4logbd(double) #0 {
  %2 = bitcast double %0 to i64
  %3 = and i64 %2, 9223372036854775807
  %4 = tail call spir_func i64 @_Z3clzl(i64 %3) #2
  %5 = sub nsw i64 -1011, %4
  %6 = sitofp i64 %5 to double
  %7 = lshr i64 %3, 52
  %8 = trunc i64 %7 to i32
  %9 = add nsw i32 %8, -1023
  %10 = sitofp i32 %9 to double
  %11 = icmp ugt i64 %3, 9218868437227405311
  %12 = bitcast i64 %3 to double
  %13 = select i1 %11, double %12, double %10
  %14 = icmp ult i64 %3, 4503599627370496
  %15 = select i1 %14, double %6, double %13
  %16 = icmp eq i64 %3, 0
  %17 = select i1 %16, double 0xFFF0000000000000, double %15
  ret double %17
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z3madddd(double, double, double) #0 {
  %4 = tail call spir_func double @__amdil_mad_f64(double %0, double %1, double %2) #10
  ret double %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z6maxmagdd(double, double) #0 {
  %3 = bitcast double %0 to i64
  %4 = bitcast double %1 to i64
  %5 = and i64 %3, 9223372036854775807
  %6 = and i64 %4, 9223372036854775807
  %7 = icmp ugt i64 %5, 9218868437227405312
  %8 = select i1 %7, i64 -1, i64 %5
  %9 = icmp ugt i64 %6, 9218868437227405312
  %10 = select i1 %9, i64 -1, i64 %6
  %11 = icmp sgt i64 %8, %10
  %12 = select i1 %11, i64 %3, i64 0
  %13 = icmp sgt i64 %10, %8
  %14 = select i1 %13, i64 %4, i64 0
  %15 = or i64 %12, %14
  %16 = icmp eq i64 %8, %10
  %17 = and i64 %4, %3
  %18 = and i64 %8, 2251799813685248
  %19 = or i64 %18, %17
  %20 = select i1 %16, i64 %19, i64 0
  %21 = or i64 %15, %20
  %22 = bitcast i64 %21 to double
  ret double %22
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z6minmagdd(double, double) #0 {
  %3 = bitcast double %0 to i64
  %4 = bitcast double %1 to i64
  %5 = and i64 %3, 9223372036854775807
  %6 = and i64 %4, 9223372036854775807
  %7 = icmp ult i64 %5, %6
  %8 = select i1 %7, i64 %3, i64 0
  %9 = icmp ult i64 %6, %5
  %10 = select i1 %9, i64 %4, i64 0
  %11 = or i64 %8, %10
  %12 = icmp eq i64 %5, %6
  %13 = or i64 %4, %3
  %14 = select i1 %12, i64 %13, i64 0
  %15 = or i64 %11, %14
  %16 = bitcast i64 %15 to double
  ret double %16
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func double @_Z4modfdPU3AS4d(double, double addrspace(4)* nocapture) #6 {
  %3 = bitcast double %0 to i64
  %4 = lshr i64 %3, 52
  %5 = trunc i64 %4 to i32
  %6 = and i32 %5, 2047
  %7 = add nsw i32 %6, -1023
  %8 = and i64 %3, -9223372036854775808
  %9 = sub nsw i32 1075, %5
  %10 = zext i32 %9 to i64
  %11 = and i64 %10, 63
  %12 = shl i64 -1, %11
  %13 = and i64 %12, %3
  %14 = bitcast i64 %13 to double
  %15 = fsub double %0, %14
  %16 = bitcast double %15 to i64
  %17 = icmp ult i32 %6, 1023
  %18 = select i1 %17, i64 %3, i64 %16
  %19 = select i1 %17, i64 %8, i64 %13
  %20 = icmp sgt i32 %7, 51
  %21 = select i1 %20, i64 %8, i64 %18
  %22 = select i1 %20, i64 %3, i64 %19
  %23 = and i64 %3, 9223372036854775807
  %24 = icmp ugt i64 %23, 9218868437227405312
  %25 = select i1 %24, i64 %3, i64 %21
  %26 = bitcast double addrspace(4)* %1 to i64 addrspace(4)*
  store i64 %22, i64 addrspace(4)* %26, align 8
  %27 = bitcast i64 %25 to double
  ret double %27
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z3nanm(i64) #0 {
  %2 = and i64 %0, 2251799813685247
  %3 = or i64 %2, 9221120237041090560
  %4 = bitcast i64 %3 to double
  ret double %4
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z9nextafterdd(double, double) #0 {
  %3 = bitcast double %0 to i64
  %4 = and i64 %3, 9223372036854775807
  %5 = sub i64 -9223372036854775808, %3
  %6 = icmp slt i64 %3, 0
  %7 = select i1 %6, i64 %5, i64 %3
  %8 = bitcast double %1 to i64
  %9 = and i64 %8, 9223372036854775807
  %10 = sub i64 -9223372036854775808, %8
  %11 = icmp slt i64 %8, 0
  %12 = select i1 %11, i64 %10, i64 %8
  %13 = icmp slt i64 %7, %12
  %14 = select i1 %13, i64 1, i64 -1
  %15 = add nsw i64 %14, %7
  %16 = sub i64 -9223372036854775808, %15
  %17 = icmp slt i64 %15, 0
  %18 = select i1 %17, i64 %16, i64 %15
  %19 = icmp ugt i64 %4, 9218868437227405312
  %20 = select i1 %19, i64 %3, i64 %18
  %21 = icmp ugt i64 %9, 9218868437227405312
  %22 = select i1 %21, i64 %8, i64 %20
  %23 = or i64 %9, %4
  %24 = icmp eq i64 %23, 0
  %25 = zext i1 %24 to i32
  %26 = icmp eq i64 %3, %8
  %27 = zext i1 %26 to i32
  %28 = or i32 %25, %27
  %29 = icmp ne i32 %28, 0
  %30 = select i1 %29, i64 %8, i64 %22
  %31 = bitcast i64 %30 to double
  ret double %31
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z3powdd(double, double) #0 {
  %3 = bitcast double %0 to i64
  %4 = and i64 %3, 9223372036854775807
  %5 = icmp eq i64 %4, %3
  %6 = bitcast double %1 to i64
  %7 = and i64 %6, 9223372036854775807
  %8 = icmp eq i64 %7, %6
  %9 = lshr i64 %4, 52
  %10 = trunc i64 %9 to i32
  %11 = add nsw i32 %10, -1023
  %12 = icmp eq i32 %10, 0
  %13 = and i64 %3, 4503599627370495
  %14 = or i64 %13, 4607182418800017408
  %15 = bitcast i64 %14 to double
  %16 = fadd double %15, -1.000000e+00
  %17 = bitcast double %16 to i64
  %18 = lshr i64 %17, 52
  %19 = and i64 %18, 2047
  %20 = add nuw nsw i64 %19, 4294965251
  %21 = trunc i64 %20 to i32
  %22 = and i64 %17, 4503599627370495
  %23 = select i1 %12, i32 %21, i32 %11
  %24 = sitofp i32 %23 to double
  %25 = select i1 %12, i64 %22, i64 %13
  %26 = and i64 %25, 4486007441326080
  %27 = shl nuw nsw i64 %25, 1
  %28 = and i64 %27, 17592186044416
  %29 = add nuw nsw i64 %28, %26
  %30 = lshr exact i64 %29, 44
  %31 = or i64 %29, 4602678819172646912
  %32 = bitcast i64 %31 to double
  %33 = or i64 %25, 4602678819172646912
  %34 = bitcast i64 %33 to double
  %35 = fsub double %32, %34
  %36 = getelementptr inbounds [0 x <2 x double>] addrspace(2)* bitcast ([258 x <2 x double>] addrspace(2)* @__math64_LOG_F_INV_TBL to [0 x <2 x double>] addrspace(2)*), i64 0, i64 %30
  %37 = load <2 x double> addrspace(2)* %36, align 16
  %38 = extractelement <2 x double> %37, i64 0
  %39 = extractelement <2 x double> %37, i64 1
  %40 = fadd double %38, %39
  %41 = fmul double %35, %40
  %42 = bitcast double %41 to i64
  %43 = and i64 %42, -134217728
  %44 = bitcast i64 %43 to double
  %45 = fsub double -0.000000e+00, %32
  %46 = tail call spir_func double @_Z3fmaddd(double %45, double %44, double %35) #2
  %47 = fmul double %46, %40
  %48 = fadd double %47, %44
  %49 = tail call spir_func double @_Z3fmaddd(double %48, double 0x3FC2492492492492, double 0x3FC5555555555555) #2
  %50 = tail call spir_func double @_Z3fmaddd(double %48, double %49, double 2.000000e-01) #2
  %51 = tail call spir_func double @_Z3fmaddd(double %48, double %50, double 2.500000e-01) #2
  %52 = tail call spir_func double @_Z3fmaddd(double %48, double %51, double 0x3FD5555555555555) #2
  %53 = fmul double %52, %48
  %54 = fmul double %48, %53
  %55 = fmul double %48, %54
  %56 = fmul double %44, 5.000000e-01
  %57 = fmul double %44, %56
  %58 = fadd double %44, %57
  %59 = fsub double %44, %58
  %60 = fadd double %57, %59
  %61 = fmul double %47, 5.000000e-01
  %62 = tail call spir_func double @_Z3fmaddd(double %61, double %47, double %55) #2
  %63 = tail call spir_func double @_Z3fmaddd(double %44, double %47, double %62) #2
  %64 = fadd double %47, %63
  %65 = fadd double %64, %60
  %66 = getelementptr inbounds [0 x <2 x double>] addrspace(2)* bitcast ([258 x <2 x double>] addrspace(2)* @__math64_POWLOG_TBL to [0 x <2 x double>] addrspace(2)*), i64 0, i64 %30
  %67 = load <2 x double> addrspace(2)* %66, align 16
  %68 = extractelement <2 x double> %67, i64 0
  %69 = extractelement <2 x double> %67, i64 1
  %70 = tail call spir_func double @_Z3fmaddd(double %24, double 0x3E6EFA39EF35793C, double %69) #2
  %71 = fsub double %70, %65
  %72 = fsub double %71, %58
  %73 = tail call spir_func double @_Z3fmaddd(double %24, double 0x3FE62E42E0000000, double %68) #2
  %74 = fadd double %73, %72
  %75 = bitcast double %74 to i64
  %76 = and i64 %75, -134217728
  %77 = bitcast i64 %76 to double
  %78 = fsub double %73, %74
  %79 = fadd double %72, %78
  %80 = fadd double %58, %72
  %81 = fsub double %71, %80
  %82 = fadd double %81, %79
  %83 = fsub double %74, %77
  %84 = fadd double %82, %83
  %85 = and i64 %6, -134217728
  %86 = bitcast i64 %85 to double
  %87 = fsub double %1, %86
  %88 = fmul double %87, %84
  %89 = tail call spir_func double @_Z3fmaddd(double %86, double %84, double %88) #2
  %90 = tail call spir_func double @_Z3fmaddd(double %87, double %77, double %89) #2
  %91 = tail call spir_func double @_Z3fmaddd(double %86, double %77, double %90) #2
  %92 = fsub double -0.000000e+00, %91
  %93 = tail call spir_func double @_Z3fmaddd(double %86, double %77, double %92) #2
  %94 = fadd double %90, %93
  %95 = fmul double %91, 0x40571547652B82FE
  %96 = fptosi double %95 to i32
  %97 = sitofp i32 %96 to double
  %98 = and i32 %96, 63
  %99 = ashr i32 %96, 6
  %100 = zext i32 %98 to i64
  %101 = getelementptr inbounds [0 x <2 x double>] addrspace(2)* bitcast ([64 x <2 x double>] addrspace(2)* @__math64_TWO_TO_JBY64_EP to [0 x <2 x double>] addrspace(2)*), i64 0, i64 %100
  %102 = load <2 x double> addrspace(2)* %101, align 16
  %103 = extractelement <2 x double> %102, i64 0
  %104 = extractelement <2 x double> %102, i64 1
  %105 = fadd double %103, %104
  %106 = tail call spir_func double @_Z3fmaddd(double %97, double 0xBF862E42F0000000, double %91) #2
  %107 = fmul double %97, 0x3DFDF473DE6AF278
  %108 = fsub double %106, %107
  %109 = fadd double %94, %108
  %110 = tail call spir_func double @_Z3fmaddd(double %109, double 0x3F56C1728D739765, double 0x3F811115B7AA905E) #2
  %111 = tail call spir_func double @_Z3fmaddd(double %109, double %110, double 0x3FA5555555545D4E) #2
  %112 = tail call spir_func double @_Z3fmaddd(double %109, double %111, double 0x3FC5555555548F7C) #2
  %113 = tail call spir_func double @_Z3fmaddd(double %109, double %112, double 5.000000e-01) #2
  %114 = fmul double %109, %109
  %115 = tail call spir_func double @_Z3fmaddd(double %114, double %113, double %109) #2
  %116 = tail call spir_func double @_Z3fmaddd(double %105, double %115, double %104) #2
  %117 = fadd double %103, %116
  %118 = tail call spir_func double @_Z5ldexpdi(double %117, i32 %99) #2
  %119 = fcmp ogt double %91, 0x40862E42FEFA39EF
  %120 = select i1 %119, double 0x7FF0000000000000, double %118
  %121 = fcmp olt double %91, 0xC0874910D52D3051
  %122 = select i1 %121, double 0.000000e+00, double %120
  %123 = lshr i64 %7, 52
  %124 = trunc i64 %123 to i32
  %125 = add nsw i32 %124, -1022
  %126 = icmp slt i32 %125, 1
  %127 = select i1 %126, i32 0, i32 2
  %128 = icmp sgt i32 %125, 53
  %129 = select i1 %128, i32 2, i32 %127
  %130 = sub nsw i32 1075, %124
  %131 = zext i32 %130 to i64
  %132 = and i64 %131, 63
  %133 = shl i64 1, %132
  %134 = add i64 %133, 9223372036854775807
  %135 = and i64 %133, %7
  %136 = icmp ne i64 %135, 0
  %137 = select i1 %136, i32 1, i32 2
  %138 = and i64 %134, %7
  %139 = icmp ne i64 %138, 0
  %140 = select i1 %139, i32 0, i32 %137
  %141 = zext i1 %126 to i32
  %142 = xor i32 %141, 1
  %143 = zext i1 %128 to i32
  %144 = xor i32 %143, 1
  %145 = and i32 %142, %144
  %146 = icmp ne i32 %145, 0
  %147 = select i1 %146, i32 %140, i32 %129
  %148 = icmp eq i32 %147, 1
  %149 = zext i1 %148 to i32
  %150 = zext i1 %5 to i32
  %151 = xor i32 %150, 1
  %152 = and i32 %149, %151
  %153 = icmp ne i32 %152, 0
  %154 = select i1 %153, double -1.000000e+00, double 1.000000e+00
  %155 = fmul double %154, %122
  %156 = bitcast double %155 to i64
  %157 = icmp eq i32 %147, 0
  %158 = zext i1 %157 to i32
  %159 = and i32 %158, %151
  %160 = icmp ne i32 %159, 0
  %161 = select i1 %160, i64 9221120237041090560, i64 %156
  %162 = icmp ult i64 %4, 4607182418800017408
  %163 = icmp eq i64 %6, -4503599627370496
  %164 = and i1 %162, %163
  %165 = select i1 %164, i64 9218868437227405312, i64 %161
  %166 = icmp ugt i64 %4, 4607182418800017408
  %167 = and i1 %166, %163
  %168 = select i1 %167, i64 0, i64 %165
  %169 = icmp eq i64 %6, 9218868437227405312
  %170 = and i1 %162, %169
  %171 = select i1 %170, i64 0, i64 %168
  %172 = and i1 %166, %169
  %173 = select i1 %172, i64 9218868437227405312, i64 %171
  %174 = select i1 %5, i64 9218868437227405312, i64 -4503599627370496
  %175 = icmp eq i64 %4, 0
  %176 = zext i1 %175 to i32
  %177 = zext i1 %8 to i32
  %178 = xor i32 %177, 1
  %179 = and i32 %178, %176
  %180 = and i32 %149, %179
  %181 = icmp ne i32 %180, 0
  %182 = select i1 %181, i64 %174, i64 %173
  %183 = icmp ne i32 %147, 1
  %184 = zext i1 %183 to i32
  %185 = and i32 %184, %179
  %186 = icmp ne i32 %185, 0
  %187 = select i1 %186, i64 9218868437227405312, i64 %182
  %188 = select i1 %5, i64 0, i64 -9223372036854775808
  %189 = and i1 %175, %8
  %190 = and i1 %189, %148
  %191 = select i1 %190, i64 %188, i64 %187
  %192 = and i1 %189, %183
  %193 = select i1 %192, i64 0, i64 %191
  %194 = and i1 %175, %163
  %195 = select i1 %194, i64 9218868437227405312, i64 %193
  %196 = icmp eq i64 %3, -4616189618054758400
  %197 = icmp eq i64 %7, 9218868437227405312
  %198 = and i1 %196, %197
  %199 = select i1 %198, i64 4607182418800017408, i64 %195
  %200 = icmp eq i64 %3, -4503599627370496
  %201 = zext i1 %200 to i32
  %202 = and i32 %178, %201
  %203 = and i32 %149, %202
  %204 = icmp ne i32 %203, 0
  %205 = select i1 %204, i64 -9223372036854775808, i64 %199
  %206 = and i32 %184, %202
  %207 = icmp ne i32 %206, 0
  %208 = select i1 %207, i64 0, i64 %205
  %209 = and i1 %200, %8
  %210 = and i1 %209, %148
  %211 = select i1 %210, i64 -4503599627370496, i64 %208
  %212 = and i1 %209, %183
  %213 = select i1 %212, i64 9218868437227405312, i64 %211
  %214 = icmp eq i64 %3, 9218868437227405312
  %215 = zext i1 %214 to i32
  %216 = and i32 %178, %215
  %217 = icmp ne i32 %216, 0
  %218 = select i1 %217, i64 0, i64 %213
  %219 = and i1 %214, %8
  %220 = select i1 %219, i64 9218868437227405312, i64 %218
  %221 = icmp ugt i64 %4, 9218868437227405312
  %222 = select i1 %221, i64 %3, i64 %220
  %223 = icmp ugt i64 %7, 9218868437227405312
  %224 = select i1 %223, i64 %6, i64 %222
  %225 = icmp eq i64 %7, 0
  %226 = icmp eq i64 %3, 4607182418800017408
  %227 = bitcast i64 %224 to double
  %228 = select i1 %225, double 1.000000e+00, double %227
  %229 = select i1 %226, double 1.000000e+00, double %228
  ret double %229
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z4powndi(double, i32) #0 {
  %3 = sitofp i32 %1 to double
  %4 = bitcast double %0 to i64
  %5 = and i64 %4, 9223372036854775807
  %6 = icmp eq i64 %5, %4
  %7 = bitcast double %3 to i64
  %8 = and i64 %7, 9223372036854775807
  %9 = icmp eq i64 %8, %7
  %10 = lshr i64 %5, 52
  %11 = trunc i64 %10 to i32
  %12 = add nsw i32 %11, -1023
  %13 = icmp eq i32 %11, 0
  %14 = and i64 %4, 4503599627370495
  %15 = or i64 %14, 4607182418800017408
  %16 = bitcast i64 %15 to double
  %17 = fadd double %16, -1.000000e+00
  %18 = bitcast double %17 to i64
  %19 = lshr i64 %18, 52
  %20 = and i64 %19, 2047
  %21 = add nuw nsw i64 %20, 4294965251
  %22 = trunc i64 %21 to i32
  %23 = and i64 %18, 4503599627370495
  %24 = select i1 %13, i32 %22, i32 %12
  %25 = sitofp i32 %24 to double
  %26 = select i1 %13, i64 %23, i64 %14
  %27 = and i64 %26, 4486007441326080
  %28 = shl nuw nsw i64 %26, 1
  %29 = and i64 %28, 17592186044416
  %30 = add nuw nsw i64 %29, %27
  %31 = lshr exact i64 %30, 44
  %32 = or i64 %30, 4602678819172646912
  %33 = bitcast i64 %32 to double
  %34 = or i64 %26, 4602678819172646912
  %35 = bitcast i64 %34 to double
  %36 = fsub double %33, %35
  %37 = getelementptr inbounds [0 x <2 x double>] addrspace(2)* bitcast ([258 x <2 x double>] addrspace(2)* @__math64_LOG_F_INV_TBL to [0 x <2 x double>] addrspace(2)*), i64 0, i64 %31
  %38 = load <2 x double> addrspace(2)* %37, align 16
  %39 = extractelement <2 x double> %38, i64 0
  %40 = extractelement <2 x double> %38, i64 1
  %41 = fadd double %39, %40
  %42 = fmul double %36, %41
  %43 = bitcast double %42 to i64
  %44 = and i64 %43, -134217728
  %45 = bitcast i64 %44 to double
  %46 = fsub double -0.000000e+00, %33
  %47 = tail call spir_func double @_Z3fmaddd(double %46, double %45, double %36) #2
  %48 = fmul double %47, %41
  %49 = fadd double %48, %45
  %50 = tail call spir_func double @_Z3fmaddd(double %49, double 0x3FC2492492492492, double 0x3FC5555555555555) #2
  %51 = tail call spir_func double @_Z3fmaddd(double %49, double %50, double 2.000000e-01) #2
  %52 = tail call spir_func double @_Z3fmaddd(double %49, double %51, double 2.500000e-01) #2
  %53 = tail call spir_func double @_Z3fmaddd(double %49, double %52, double 0x3FD5555555555555) #2
  %54 = fmul double %53, %49
  %55 = fmul double %49, %54
  %56 = fmul double %49, %55
  %57 = fmul double %45, 5.000000e-01
  %58 = fmul double %45, %57
  %59 = fadd double %45, %58
  %60 = fsub double %45, %59
  %61 = fadd double %58, %60
  %62 = fmul double %48, 5.000000e-01
  %63 = tail call spir_func double @_Z3fmaddd(double %62, double %48, double %56) #2
  %64 = tail call spir_func double @_Z3fmaddd(double %45, double %48, double %63) #2
  %65 = fadd double %48, %64
  %66 = fadd double %65, %61
  %67 = getelementptr inbounds [0 x <2 x double>] addrspace(2)* bitcast ([258 x <2 x double>] addrspace(2)* @__math64_POWLOG_TBL to [0 x <2 x double>] addrspace(2)*), i64 0, i64 %31
  %68 = load <2 x double> addrspace(2)* %67, align 16
  %69 = extractelement <2 x double> %68, i64 0
  %70 = extractelement <2 x double> %68, i64 1
  %71 = tail call spir_func double @_Z3fmaddd(double %25, double 0x3E6EFA39EF35793C, double %70) #2
  %72 = fsub double %71, %66
  %73 = fsub double %72, %59
  %74 = tail call spir_func double @_Z3fmaddd(double %25, double 0x3FE62E42E0000000, double %69) #2
  %75 = fadd double %74, %73
  %76 = bitcast double %75 to i64
  %77 = and i64 %76, -134217728
  %78 = bitcast i64 %77 to double
  %79 = fsub double %74, %75
  %80 = fadd double %73, %79
  %81 = fadd double %59, %73
  %82 = fsub double %72, %81
  %83 = fadd double %82, %80
  %84 = fsub double %75, %78
  %85 = fadd double %83, %84
  %86 = and i64 %7, -134217728
  %87 = bitcast i64 %86 to double
  %88 = fsub double %3, %87
  %89 = icmp ugt i64 %8, 4715268809856909312
  %90 = fptosi double %87 to i32
  %91 = sub nsw i32 %1, %90
  %92 = sitofp i32 %91 to double
  %93 = select i1 %89, double %92, double %88
  %94 = fmul double %93, %85
  %95 = tail call spir_func double @_Z3fmaddd(double %87, double %85, double %94) #2
  %96 = tail call spir_func double @_Z3fmaddd(double %93, double %78, double %95) #2
  %97 = tail call spir_func double @_Z3fmaddd(double %87, double %78, double %96) #2
  %98 = fsub double -0.000000e+00, %97
  %99 = tail call spir_func double @_Z3fmaddd(double %87, double %78, double %98) #2
  %100 = fadd double %96, %99
  %101 = fmul double %97, 0x40571547652B82FE
  %102 = fptosi double %101 to i32
  %103 = sitofp i32 %102 to double
  %104 = and i32 %102, 63
  %105 = ashr i32 %102, 6
  %106 = zext i32 %104 to i64
  %107 = getelementptr inbounds [0 x <2 x double>] addrspace(2)* bitcast ([64 x <2 x double>] addrspace(2)* @__math64_TWO_TO_JBY64_EP to [0 x <2 x double>] addrspace(2)*), i64 0, i64 %106
  %108 = load <2 x double> addrspace(2)* %107, align 16
  %109 = extractelement <2 x double> %108, i64 0
  %110 = extractelement <2 x double> %108, i64 1
  %111 = fadd double %109, %110
  %112 = tail call spir_func double @_Z3fmaddd(double %103, double 0xBF862E42F0000000, double %97) #2
  %113 = fmul double %103, 0x3DFDF473DE6AF278
  %114 = fsub double %112, %113
  %115 = fadd double %100, %114
  %116 = tail call spir_func double @_Z3fmaddd(double %115, double 0x3F56C1728D739765, double 0x3F811115B7AA905E) #2
  %117 = tail call spir_func double @_Z3fmaddd(double %115, double %116, double 0x3FA5555555545D4E) #2
  %118 = tail call spir_func double @_Z3fmaddd(double %115, double %117, double 0x3FC5555555548F7C) #2
  %119 = tail call spir_func double @_Z3fmaddd(double %115, double %118, double 5.000000e-01) #2
  %120 = fmul double %115, %115
  %121 = tail call spir_func double @_Z3fmaddd(double %120, double %119, double %115) #2
  %122 = tail call spir_func double @_Z3fmaddd(double %111, double %121, double %110) #2
  %123 = fadd double %109, %122
  %124 = tail call spir_func double @_Z5ldexpdi(double %123, i32 %105) #2
  %125 = fcmp ogt double %97, 0x40862E42FEFA39EF
  %126 = select i1 %125, double 0x7FF0000000000000, double %124
  %127 = fcmp olt double %97, 0xC0874910D52D3051
  %128 = select i1 %127, double 0.000000e+00, double %126
  %129 = and i32 %1, 1
  %130 = sub nsw i32 2, %129
  %131 = icmp eq i32 %130, 1
  %132 = zext i1 %131 to i32
  %133 = xor i1 %6, true
  %134 = and i1 %131, %133
  %135 = select i1 %134, double -1.000000e+00, double 1.000000e+00
  %136 = fmul double %135, %128
  %137 = bitcast double %136 to i64
  %138 = select i1 %6, i64 9218868437227405312, i64 -4503599627370496
  %139 = icmp eq i64 %5, 0
  %140 = zext i1 %139 to i32
  %141 = zext i1 %9 to i32
  %142 = xor i32 %141, 1
  %143 = and i32 %142, %140
  %144 = and i32 %143, %132
  %145 = icmp ne i32 %144, 0
  %146 = select i1 %145, i64 %138, i64 %137
  %147 = xor i32 %129, 1
  %148 = and i32 %143, %147
  %149 = icmp ne i32 %148, 0
  %150 = select i1 %149, i64 9218868437227405312, i64 %146
  %151 = and i1 %139, %9
  %152 = zext i1 %151 to i32
  %153 = and i32 %152, %147
  %154 = icmp ne i32 %153, 0
  %155 = select i1 %154, i64 0, i64 %150
  %156 = select i1 %6, i64 0, i64 -9223372036854775808
  %157 = and i1 %131, %151
  %158 = select i1 %157, i64 %156, i64 %155
  %159 = icmp eq i64 %4, -4503599627370496
  %160 = zext i1 %159 to i32
  %161 = and i32 %142, %160
  %162 = and i32 %161, %132
  %163 = icmp ne i32 %162, 0
  %164 = select i1 %163, i64 -9223372036854775808, i64 %158
  %165 = icmp ne i32 %130, 1
  %166 = zext i1 %165 to i32
  %167 = and i32 %161, %166
  %168 = icmp ne i32 %167, 0
  %169 = select i1 %168, i64 0, i64 %164
  %170 = and i1 %159, %9
  %171 = and i1 %131, %170
  %172 = select i1 %171, i64 -4503599627370496, i64 %169
  %173 = and i1 %165, %170
  %174 = select i1 %173, i64 9218868437227405312, i64 %172
  %175 = icmp eq i64 %4, 9218868437227405312
  %176 = zext i1 %175 to i32
  %177 = and i32 %142, %176
  %178 = icmp ne i32 %177, 0
  %179 = select i1 %178, i64 0, i64 %174
  %180 = and i1 %175, %9
  %181 = select i1 %180, i64 9218868437227405312, i64 %179
  %182 = icmp ugt i64 %5, 9218868437227405312
  %183 = select i1 %182, i64 %4, i64 %181
  %184 = icmp eq i32 %1, 0
  %185 = bitcast i64 %183 to double
  %186 = select i1 %184, double 1.000000e+00, double %185
  ret double %186
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z4powrdd(double, double) #0 {
  %3 = bitcast double %0 to i64
  %4 = and i64 %3, 9223372036854775807
  %5 = bitcast double %1 to i64
  %6 = and i64 %5, 9223372036854775807
  %7 = icmp eq i64 %6, %5
  %8 = lshr i64 %4, 52
  %9 = trunc i64 %8 to i32
  %10 = add nsw i32 %9, -1023
  %11 = icmp eq i32 %9, 0
  %12 = and i64 %3, 4503599627370495
  %13 = or i64 %12, 4607182418800017408
  %14 = bitcast i64 %13 to double
  %15 = fadd double %14, -1.000000e+00
  %16 = bitcast double %15 to i64
  %17 = lshr i64 %16, 52
  %18 = and i64 %17, 2047
  %19 = add nuw nsw i64 %18, 4294965251
  %20 = trunc i64 %19 to i32
  %21 = and i64 %16, 4503599627370495
  %22 = select i1 %11, i32 %20, i32 %10
  %23 = sitofp i32 %22 to double
  %24 = select i1 %11, i64 %21, i64 %12
  %25 = and i64 %24, 4486007441326080
  %26 = shl nuw nsw i64 %24, 1
  %27 = and i64 %26, 17592186044416
  %28 = add nuw nsw i64 %27, %25
  %29 = lshr exact i64 %28, 44
  %30 = or i64 %28, 4602678819172646912
  %31 = bitcast i64 %30 to double
  %32 = or i64 %24, 4602678819172646912
  %33 = bitcast i64 %32 to double
  %34 = fsub double %31, %33
  %35 = getelementptr inbounds [0 x <2 x double>] addrspace(2)* bitcast ([258 x <2 x double>] addrspace(2)* @__math64_LOG_F_INV_TBL to [0 x <2 x double>] addrspace(2)*), i64 0, i64 %29
  %36 = load <2 x double> addrspace(2)* %35, align 16
  %37 = extractelement <2 x double> %36, i64 0
  %38 = extractelement <2 x double> %36, i64 1
  %39 = fadd double %37, %38
  %40 = fmul double %34, %39
  %41 = bitcast double %40 to i64
  %42 = and i64 %41, -134217728
  %43 = bitcast i64 %42 to double
  %44 = fsub double -0.000000e+00, %31
  %45 = tail call spir_func double @_Z3fmaddd(double %44, double %43, double %34) #2
  %46 = fmul double %45, %39
  %47 = fadd double %46, %43
  %48 = tail call spir_func double @_Z3fmaddd(double %47, double 0x3FC2492492492492, double 0x3FC5555555555555) #2
  %49 = tail call spir_func double @_Z3fmaddd(double %47, double %48, double 2.000000e-01) #2
  %50 = tail call spir_func double @_Z3fmaddd(double %47, double %49, double 2.500000e-01) #2
  %51 = tail call spir_func double @_Z3fmaddd(double %47, double %50, double 0x3FD5555555555555) #2
  %52 = fmul double %51, %47
  %53 = fmul double %47, %52
  %54 = fmul double %47, %53
  %55 = fmul double %43, 5.000000e-01
  %56 = fmul double %43, %55
  %57 = fadd double %43, %56
  %58 = fsub double %43, %57
  %59 = fadd double %56, %58
  %60 = fmul double %46, 5.000000e-01
  %61 = tail call spir_func double @_Z3fmaddd(double %60, double %46, double %54) #2
  %62 = tail call spir_func double @_Z3fmaddd(double %43, double %46, double %61) #2
  %63 = fadd double %46, %62
  %64 = fadd double %63, %59
  %65 = getelementptr inbounds [0 x <2 x double>] addrspace(2)* bitcast ([258 x <2 x double>] addrspace(2)* @__math64_POWLOG_TBL to [0 x <2 x double>] addrspace(2)*), i64 0, i64 %29
  %66 = load <2 x double> addrspace(2)* %65, align 16
  %67 = extractelement <2 x double> %66, i64 0
  %68 = extractelement <2 x double> %66, i64 1
  %69 = tail call spir_func double @_Z3fmaddd(double %23, double 0x3E6EFA39EF35793C, double %68) #2
  %70 = fsub double %69, %64
  %71 = fsub double %70, %57
  %72 = tail call spir_func double @_Z3fmaddd(double %23, double 0x3FE62E42E0000000, double %67) #2
  %73 = fadd double %72, %71
  %74 = bitcast double %73 to i64
  %75 = and i64 %74, -134217728
  %76 = bitcast i64 %75 to double
  %77 = fsub double %72, %73
  %78 = fadd double %71, %77
  %79 = fadd double %57, %71
  %80 = fsub double %70, %79
  %81 = fadd double %80, %78
  %82 = fsub double %73, %76
  %83 = fadd double %81, %82
  %84 = and i64 %5, -134217728
  %85 = bitcast i64 %84 to double
  %86 = fsub double %1, %85
  %87 = fmul double %86, %83
  %88 = tail call spir_func double @_Z3fmaddd(double %85, double %83, double %87) #2
  %89 = tail call spir_func double @_Z3fmaddd(double %86, double %76, double %88) #2
  %90 = tail call spir_func double @_Z3fmaddd(double %85, double %76, double %89) #2
  %91 = fsub double -0.000000e+00, %90
  %92 = tail call spir_func double @_Z3fmaddd(double %85, double %76, double %91) #2
  %93 = fadd double %89, %92
  %94 = fmul double %90, 0x40571547652B82FE
  %95 = fptosi double %94 to i32
  %96 = sitofp i32 %95 to double
  %97 = and i32 %95, 63
  %98 = ashr i32 %95, 6
  %99 = zext i32 %97 to i64
  %100 = getelementptr inbounds [0 x <2 x double>] addrspace(2)* bitcast ([64 x <2 x double>] addrspace(2)* @__math64_TWO_TO_JBY64_EP to [0 x <2 x double>] addrspace(2)*), i64 0, i64 %99
  %101 = load <2 x double> addrspace(2)* %100, align 16
  %102 = extractelement <2 x double> %101, i64 0
  %103 = extractelement <2 x double> %101, i64 1
  %104 = fadd double %102, %103
  %105 = tail call spir_func double @_Z3fmaddd(double %96, double 0xBF862E42F0000000, double %90) #2
  %106 = fmul double %96, 0x3DFDF473DE6AF278
  %107 = fsub double %105, %106
  %108 = fadd double %93, %107
  %109 = tail call spir_func double @_Z3fmaddd(double %108, double 0x3F56C1728D739765, double 0x3F811115B7AA905E) #2
  %110 = tail call spir_func double @_Z3fmaddd(double %108, double %109, double 0x3FA5555555545D4E) #2
  %111 = tail call spir_func double @_Z3fmaddd(double %108, double %110, double 0x3FC5555555548F7C) #2
  %112 = tail call spir_func double @_Z3fmaddd(double %108, double %111, double 5.000000e-01) #2
  %113 = fmul double %108, %108
  %114 = tail call spir_func double @_Z3fmaddd(double %113, double %112, double %108) #2
  %115 = tail call spir_func double @_Z3fmaddd(double %104, double %114, double %103) #2
  %116 = fadd double %102, %115
  %117 = tail call spir_func double @_Z5ldexpdi(double %116, i32 %98) #2
  %118 = fcmp ogt double %90, 0x40862E42FEFA39EF
  %119 = select i1 %118, double 0x7FF0000000000000, double %117
  %120 = fcmp olt double %90, 0xC0874910D52D3051
  %121 = select i1 %120, double 0.000000e+00, double %119
  %122 = lshr i64 %6, 52
  %123 = trunc i64 %122 to i32
  %124 = add nsw i32 %123, -1022
  %125 = icmp slt i32 %124, 1
  %126 = select i1 %125, i32 0, i32 2
  %127 = icmp sgt i32 %124, 53
  %128 = select i1 %127, i32 2, i32 %126
  %129 = sub nsw i32 1075, %123
  %130 = zext i32 %129 to i64
  %131 = and i64 %130, 63
  %132 = shl i64 1, %131
  %133 = add i64 %132, 9223372036854775807
  %134 = and i64 %132, %6
  %135 = icmp ne i64 %134, 0
  %136 = select i1 %135, i32 1, i32 2
  %137 = and i64 %133, %6
  %138 = icmp ne i64 %137, 0
  %139 = select i1 %138, i32 0, i32 %136
  %140 = zext i1 %125 to i32
  %141 = xor i32 %140, 1
  %142 = zext i1 %127 to i32
  %143 = xor i32 %142, 1
  %144 = and i32 %141, %143
  %145 = icmp ne i32 %144, 0
  %146 = select i1 %145, i32 %139, i32 %128
  %147 = icmp eq i32 %146, 1
  %148 = icmp ne i64 %4, %3
  %149 = and i1 %148, %147
  %150 = select i1 %149, double -1.000000e+00, double 1.000000e+00
  %151 = fmul double %150, %121
  %152 = bitcast double %151 to i64
  %153 = icmp ult i64 %4, 4607182418800017408
  %154 = icmp eq i64 %5, -4503599627370496
  %155 = and i1 %153, %154
  %156 = select i1 %155, i64 9218868437227405312, i64 %152
  %157 = icmp eq i64 %5, 9218868437227405312
  %158 = and i1 %153, %157
  %159 = select i1 %158, i64 0, i64 %156
  %160 = icmp eq i64 %4, 4607182418800017408
  %161 = icmp ult i64 %6, 9218868437227405312
  %162 = and i1 %160, %161
  %163 = select i1 %162, i64 4607182418800017408, i64 %159
  %164 = icmp eq i64 %6, 9218868437227405312
  %165 = and i1 %160, %164
  %166 = select i1 %165, i64 9221120237041090560, i64 %163
  %167 = icmp ugt i64 %4, 4607182418800017408
  %168 = and i1 %167, %154
  %169 = select i1 %168, i64 0, i64 %166
  %170 = and i1 %167, %157
  %171 = select i1 %170, i64 9218868437227405312, i64 %169
  %172 = icmp slt i64 %3, 9218868437227405312
  %173 = icmp eq i64 %6, 0
  %174 = and i1 %172, %173
  %175 = select i1 %174, i64 4607182418800017408, i64 %171
  %176 = icmp eq i64 %4, 9218868437227405312
  %177 = zext i1 %176 to i32
  %178 = zext i1 %7 to i32
  %179 = xor i32 %178, 1
  %180 = and i32 %179, %177
  %181 = icmp ne i32 %180, 0
  %182 = select i1 %181, i64 0, i64 %175
  %183 = and i1 %176, %7
  %184 = select i1 %183, i64 9218868437227405312, i64 %182
  %185 = and i1 %176, %157
  %186 = select i1 %185, i64 9218868437227405312, i64 %184
  %187 = and i1 %176, %173
  %188 = select i1 %187, i64 9221120237041090560, i64 %186
  %189 = icmp eq i64 %4, 0
  %190 = zext i1 %189 to i32
  %191 = and i32 %179, %190
  %192 = icmp ne i32 %191, 0
  %193 = select i1 %192, i64 9218868437227405312, i64 %188
  %194 = and i1 %189, %7
  %195 = select i1 %194, i64 0, i64 %193
  %196 = or i64 %5, %3
  %197 = and i64 %196, 9223372036854775807
  %198 = icmp eq i64 %197, 0
  %199 = select i1 %198, i64 9221120237041090560, i64 %195
  %200 = icmp ne i64 %4, 0
  %201 = and i1 %200, %148
  %202 = select i1 %201, i64 9221120237041090560, i64 %199
  %203 = icmp ugt i64 %4, 9218868437227405312
  %204 = select i1 %203, i64 %3, i64 %202
  %205 = icmp ugt i64 %6, 9218868437227405312
  %206 = select i1 %205, i64 %5, i64 %204
  %207 = bitcast i64 %206 to double
  ret double %207
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z9remainderdd(double, double) #0 {
  %3 = bitcast double %0 to i64
  %4 = and i64 %3, 9223372036854775807
  %5 = xor i64 %4, %3
  %6 = bitcast i64 %4 to double
  %7 = lshr i64 %4, 52
  %8 = trunc i64 %7 to i32
  %9 = and i64 %3, 4503599627370495
  %10 = tail call spir_func i64 @_Z3clzm(i64 %9) #2
  %11 = trunc i64 %10 to i32
  %12 = sub nsw i32 11, %11
  %13 = icmp slt i32 %8, 1
  %14 = select i1 %13, i32 %12, i32 %8
  %15 = bitcast double %1 to i64
  %16 = and i64 %15, 9223372036854775807
  %17 = bitcast i64 %16 to double
  %18 = lshr i64 %16, 52
  %19 = trunc i64 %18 to i32
  %20 = and i64 %15, 4503599627370495
  %21 = tail call spir_func i64 @_Z3clzm(i64 %20) #2
  %22 = trunc i64 %21 to i32
  %23 = sub nsw i32 11, %22
  %24 = icmp slt i32 %19, 1
  %25 = select i1 %24, i32 %23, i32 %19
  %26 = xor i64 %15, %3
  %27 = icmp sgt i64 %26, -1
  %28 = sub nsw i32 %14, %25
  %29 = sdiv i32 %28, 53
  %30 = tail call spir_func i32 @_Z3maxii(i32 0, i32 %29) #2
  %31 = mul nsw i32 %30, 53
  %32 = tail call spir_func double @68(double %17, i32 %31)
  %33 = icmp eq i32 %30, 0
  %34 = select i1 %33, double %17, double %32
  %35 = select i1 %33, double 1.000000e+00, double 0x3CA0000000000000
  %36 = icmp sgt i32 %30, 0
  %37 = fdiv double %6, %34
  br i1 %36, label %38, label %65

; <label>:38                                      ; preds = %2
  %39 = add i32 %30, -1
  br label %40

; <label>:40                                      ; preds = %40, %38
  %41 = phi double [ %37, %38 ], [ %59, %40 ]
  %42 = phi i32 [ 0, %38 ], [ %58, %40 ]
  %43 = phi double [ %6, %38 ], [ %56, %40 ]
  %44 = phi double [ %34, %38 ], [ %57, %40 ]
  %45 = tail call spir_func double @_Z5truncd(double %41) #2
  %46 = fmul double %44, %45
  %47 = fsub double -0.000000e+00, %46
  %48 = tail call spir_func double @_Z3fmaddd(double %44, double %45, double %47) #2
  %49 = fsub double %43, %46
  %50 = fsub double %43, %49
  %51 = fsub double %50, %46
  %52 = fsub double %51, %48
  %53 = fadd double %49, %52
  %54 = fcmp olt double %53, 0.000000e+00
  %55 = select i1 %54, double %44, double 0.000000e+00
  %56 = fadd double %53, %55
  %57 = fmul double %35, %44
  %58 = add nsw i32 %42, 1
  %59 = fdiv double %56, %57
  %60 = icmp eq i32 %42, %39
  br i1 %60, label %61, label %40

; <label>:61                                      ; preds = %40
  %62 = phi double [ %59, %40 ]
  %63 = phi double [ %57, %40 ]
  %64 = phi double [ %56, %40 ]
  br label %65

; <label>:65                                      ; preds = %61, %2
  %66 = phi double [ %37, %2 ], [ %62, %61 ]
  %67 = phi double [ %6, %2 ], [ %64, %61 ]
  %68 = phi double [ %34, %2 ], [ %63, %61 ]
  %69 = tail call spir_func double @_Z5floord(double %66) #2
  %70 = fptosi double %69 to i64
  %71 = trunc i64 %70 to i32
  %72 = and i32 %71, 1
  %73 = fmul double %68, %69
  %74 = fsub double -0.000000e+00, %73
  %75 = tail call spir_func double @_Z3fmaddd(double %68, double %69, double %74) #2
  %76 = fsub double %67, %73
  %77 = fsub double %67, %76
  %78 = fsub double %77, %73
  %79 = fsub double %78, %75
  %80 = fadd double %76, %79
  %81 = fcmp olt double %80, 0.000000e+00
  %82 = zext i1 %81 to i32
  %83 = xor i32 %82, %72
  %84 = select i1 %81, double %68, double 0.000000e+00
  %85 = fadd double %80, %84
  %86 = fmul double %85, 2.000000e+00
  %87 = fcmp ogt double %86, %68
  %88 = zext i1 %87 to i32
  %89 = fcmp oeq double %86, %68
  %90 = zext i1 %89 to i32
  %91 = and i32 %90, %83
  %92 = or i32 %91, %88
  %93 = icmp ne i32 %92, 0
  %94 = select i1 %93, double %68, double 0.000000e+00
  %95 = fmul double %68, 5.000000e-01
  %96 = fcmp ogt double %85, %95
  %97 = zext i1 %96 to i32
  %98 = fcmp oeq double %85, %95
  %99 = zext i1 %98 to i32
  %100 = and i32 %99, %83
  %101 = or i32 %100, %97
  %102 = icmp ne i32 %101, 0
  %103 = select i1 %102, double %68, double 0.000000e+00
  %104 = fcmp olt double %17, 0x7FD0000000000000
  %105 = select i1 %104, double %94, double %103
  %106 = fsub double %85, %105
  %107 = bitcast double %106 to i64
  %108 = fcmp oeq double %6, %17
  %109 = select i1 %108, i64 0, i64 %107
  %110 = xor i64 %5, %109
  %111 = bitcast i64 %110 to double
  %112 = fcmp olt double %6, %17
  %113 = select i1 %112, double %0, double %111
  %114 = icmp slt i32 %19, 1023
  %115 = fmul double %6, 2.000000e+00
  %116 = fcmp ogt double %115, %17
  %117 = and i1 %116, %114
  %118 = fmul double %17, 5.000000e-01
  %119 = fcmp ogt double %6, %118
  %120 = or i1 %119, %117
  %121 = and i1 %112, %120
  %122 = select i1 %27, double -1.000000e+00, double 1.000000e+00
  %123 = tail call spir_func double @_Z3fmaddd(double %1, double %122, double %0) #2
  %124 = select i1 %121, double %123, double %113
  %125 = fcmp oeq double %17, 0.000000e+00
  %126 = select i1 %125, double 0x7FF8000000000000, double %124
  %127 = icmp sgt i32 %19, 2046
  %128 = fcmp ord double %1, 0.000000e+00
  %129 = select i1 %128, double %0, double %1
  %130 = select i1 %127, double %129, double %126
  %131 = icmp sgt i32 %8, 2046
  %132 = select i1 %131, double 0x7FF8000000000000, double %130
  ret double %132
}

; Function Attrs: inlinehint nounwind readnone
define internal spir_func double @68(double, i32) #3 {
  %3 = ashr i32 %1, 1
  %4 = tail call spir_func double @_Z5ldexpdi(double %0, i32 %3) #2
  %5 = sub nsw i32 %1, %3
  %6 = tail call spir_func double @_Z5ldexpdi(double %4, i32 %5) #2
  ret double %6
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func double @_Z6remquoddPU3AS4i(double, double, i32 addrspace(4)*) #6 {
  %4 = bitcast double %0 to i64
  %5 = and i64 %4, 9223372036854775807
  %6 = xor i64 %5, %4
  %7 = bitcast i64 %5 to double
  %8 = lshr i64 %5, 52
  %9 = trunc i64 %8 to i32
  %10 = and i64 %4, 4503599627370495
  %11 = tail call spir_func i64 @_Z3clzm(i64 %10) #2
  %12 = trunc i64 %11 to i32
  %13 = sub nsw i32 11, %12
  %14 = icmp slt i32 %9, 1
  %15 = select i1 %14, i32 %13, i32 %9
  %16 = bitcast double %1 to i64
  %17 = and i64 %16, 9223372036854775807
  %18 = bitcast i64 %17 to double
  %19 = lshr i64 %17, 52
  %20 = trunc i64 %19 to i32
  %21 = and i64 %16, 4503599627370495
  %22 = tail call spir_func i64 @_Z3clzm(i64 %21) #2
  %23 = trunc i64 %22 to i32
  %24 = sub nsw i32 11, %23
  %25 = icmp slt i32 %20, 1
  %26 = select i1 %25, i32 %24, i32 %20
  %27 = xor i64 %16, %4
  %28 = icmp sgt i64 %27, -1
  %29 = select i1 %28, i32 1, i32 -1
  %30 = sub nsw i32 %15, %26
  %31 = sdiv i32 %30, 53
  %32 = tail call spir_func i32 @_Z3maxii(i32 0, i32 %31) #2
  %33 = mul nsw i32 %32, 53
  %34 = tail call spir_func double @69(double %18, i32 %33)
  %35 = icmp eq i32 %32, 0
  %36 = select i1 %35, double %18, double %34
  %37 = select i1 %35, double 1.000000e+00, double 0x3CA0000000000000
  %38 = icmp sgt i32 %32, 0
  %39 = fdiv double %7, %36
  br i1 %38, label %40, label %67

; <label>:40                                      ; preds = %3
  %41 = add i32 %32, -1
  br label %42

; <label>:42                                      ; preds = %42, %40
  %43 = phi double [ %39, %40 ], [ %61, %42 ]
  %44 = phi i32 [ 0, %40 ], [ %60, %42 ]
  %45 = phi double [ %36, %40 ], [ %59, %42 ]
  %46 = phi double [ %7, %40 ], [ %58, %42 ]
  %47 = tail call spir_func double @_Z5truncd(double %43) #2
  %48 = fmul double %45, %47
  %49 = fsub double -0.000000e+00, %48
  %50 = tail call spir_func double @_Z3fmaddd(double %45, double %47, double %49) #2
  %51 = fsub double %46, %48
  %52 = fsub double %46, %51
  %53 = fsub double %52, %48
  %54 = fsub double %53, %50
  %55 = fadd double %51, %54
  %56 = fcmp olt double %55, 0.000000e+00
  %57 = select i1 %56, double %45, double 0.000000e+00
  %58 = fadd double %55, %57
  %59 = fmul double %37, %45
  %60 = add nsw i32 %44, 1
  %61 = fdiv double %58, %59
  %62 = icmp eq i32 %44, %41
  br i1 %62, label %63, label %42

; <label>:63                                      ; preds = %42
  %64 = phi double [ %61, %42 ]
  %65 = phi double [ %59, %42 ]
  %66 = phi double [ %58, %42 ]
  br label %67

; <label>:67                                      ; preds = %63, %3
  %68 = phi double [ %39, %3 ], [ %64, %63 ]
  %69 = phi double [ %36, %3 ], [ %65, %63 ]
  %70 = phi double [ %7, %3 ], [ %66, %63 ]
  %71 = tail call spir_func double @_Z5floord(double %68) #2
  %72 = fptosi double %71 to i64
  %73 = trunc i64 %72 to i32
  %74 = and i32 %73, 1
  %75 = fmul double %69, %71
  %76 = fsub double -0.000000e+00, %75
  %77 = tail call spir_func double @_Z3fmaddd(double %69, double %71, double %76) #2
  %78 = fsub double %70, %75
  %79 = fsub double %70, %78
  %80 = fsub double %79, %75
  %81 = fsub double %80, %77
  %82 = fadd double %78, %81
  %83 = fcmp olt double %82, 0.000000e+00
  %84 = zext i1 %83 to i32
  %85 = xor i32 %84, %74
  %86 = select i1 %83, double %69, double 0.000000e+00
  %87 = fadd double %82, %86
  %88 = sext i1 %83 to i64
  %89 = add i64 %88, %72
  %90 = fmul double %87, 2.000000e+00
  %91 = fcmp ogt double %90, %69
  %92 = zext i1 %91 to i32
  %93 = fcmp oeq double %90, %69
  %94 = zext i1 %93 to i32
  %95 = and i32 %94, %85
  %96 = or i32 %95, %92
  %97 = icmp ne i32 %96, 0
  %98 = select i1 %97, double %69, double 0.000000e+00
  %99 = fmul double %69, 5.000000e-01
  %100 = fcmp ogt double %87, %99
  %101 = zext i1 %100 to i32
  %102 = fcmp oeq double %87, %99
  %103 = zext i1 %102 to i32
  %104 = and i32 %103, %85
  %105 = or i32 %104, %101
  %106 = icmp ne i32 %105, 0
  %107 = select i1 %106, double %69, double 0.000000e+00
  %108 = fcmp olt double %18, 0x7FD0000000000000
  %109 = select i1 %108, double %98, double %107
  %110 = fsub double %87, %109
  %111 = select i1 %108, i32 %96, i32 %105
  %112 = zext i32 %111 to i64
  %113 = add nsw i64 %89, %112
  %114 = trunc i64 %113 to i32
  %115 = and i32 %114, 127
  %116 = bitcast double %110 to i64
  %117 = fcmp oeq double %7, %18
  %118 = select i1 %117, i32 1, i32 %115
  %119 = mul nsw i32 %118, %29
  %120 = select i1 %117, i64 0, i64 %116
  %121 = xor i64 %6, %120
  %122 = bitcast i64 %121 to double
  %123 = fcmp olt double %7, %18
  %124 = select i1 %123, i32 0, i32 %119
  %125 = select i1 %123, double %0, double %122
  %126 = icmp slt i32 %20, 1023
  %127 = fmul double %7, 2.000000e+00
  %128 = fcmp ogt double %127, %18
  %129 = and i1 %128, %126
  %130 = fmul double %18, 5.000000e-01
  %131 = fcmp ogt double %7, %130
  %132 = or i1 %131, %129
  %133 = and i1 %123, %132
  %134 = select i1 %133, i32 %29, i32 %124
  %135 = select i1 %28, double -1.000000e+00, double 1.000000e+00
  %136 = tail call spir_func double @_Z3fmaddd(double %1, double %135, double %0) #2
  %137 = select i1 %133, double %136, double %125
  %138 = fcmp oeq double %18, 0.000000e+00
  %139 = select i1 %138, i32 0, i32 %134
  %140 = select i1 %138, double 0x7FF8000000000000, double %137
  %141 = icmp sgt i32 %20, 2046
  %142 = select i1 %141, i32 0, i32 %139
  %143 = fcmp ord double %1, 0.000000e+00
  %144 = select i1 %143, double %0, double %1
  %145 = select i1 %141, double %144, double %140
  %146 = icmp sgt i32 %9, 2046
  %147 = select i1 %146, i32 0, i32 %142
  %148 = select i1 %146, double 0x7FF8000000000000, double %145
  store i32 %147, i32 addrspace(4)* %2, align 4
  ret double %148
}

; Function Attrs: inlinehint nounwind readnone
define internal spir_func double @69(double, i32) #3 {
  %3 = ashr i32 %1, 1
  %4 = tail call spir_func double @_Z5ldexpdi(double %0, i32 %3) #2
  %5 = sub nsw i32 %1, %3
  %6 = tail call spir_func double @_Z5ldexpdi(double %4, i32 %5) #2
  ret double %6
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x double> @_Z4rintDv16_d(<16 x double>) #0 {
  %2 = shufflevector <16 x double> %0, <16 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %3 = tail call spir_func <8 x double> @_Z4rintDv8_d(<8 x double> %2) #2
  %4 = shufflevector <8 x double> %3, <8 x double> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <16 x double> %0, <16 x double> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %6 = tail call spir_func <8 x double> @_Z4rintDv8_d(<8 x double> %5) #2
  %7 = shufflevector <8 x double> %6, <8 x double> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <16 x double> %4, <16 x double> %7, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  ret <16 x double> %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x double> @_Z4rintDv8_d(<8 x double>) #0 {
  %2 = shufflevector <8 x double> %0, <8 x double> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %3 = tail call spir_func <4 x double> @_Z4rintDv4_d(<4 x double> %2) #2
  %4 = shufflevector <4 x double> %3, <4 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <8 x double> %0, <8 x double> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %6 = tail call spir_func <4 x double> @_Z4rintDv4_d(<4 x double> %5) #2
  %7 = shufflevector <4 x double> %6, <4 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <8 x double> %4, <8 x double> %7, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  ret <8 x double> %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x double> @_Z4rintDv4_d(<4 x double>) #0 {
  %2 = shufflevector <4 x double> %0, <4 x double> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x double> @_Z4rintDv2_d(<2 x double> %2) #2
  %4 = shufflevector <2 x double> %3, <2 x double> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %5 = shufflevector <4 x double> %0, <4 x double> undef, <2 x i32> <i32 2, i32 3>
  %6 = tail call spir_func <2 x double> @_Z4rintDv2_d(<2 x double> %5) #2
  %7 = shufflevector <2 x double> %6, <2 x double> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %8 = shufflevector <4 x double> %4, <4 x double> %7, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x double> %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x double> @_Z4rintDv2_d(<2 x double>) #0 {
  %2 = extractelement <2 x double> %0, i64 0
  %3 = tail call spir_func double @_Z4rintd(double %2) #2
  %4 = insertelement <2 x double> undef, double %3, i64 0
  %5 = extractelement <2 x double> %0, i64 1
  %6 = tail call spir_func double @_Z4rintd(double %5) #2
  %7 = insertelement <2 x double> %4, double %6, i64 1
  ret <2 x double> %7
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x double> @_Z4rintDv3_d(<3 x double>) #0 {
  %2 = shufflevector <3 x double> %0, <3 x double> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x double> @_Z4rintDv2_d(<2 x double> %2) #2
  %4 = shufflevector <2 x double> %3, <2 x double> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %5 = extractelement <3 x double> %0, i64 2
  %6 = tail call spir_func double @_Z4rintd(double %5) #2
  %7 = insertelement <3 x double> %4, double %6, i64 2
  ret <3 x double> %7
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z4rintd(double) #0 {
  %2 = tail call spir_func double @__amdil_round_nearest_f64(double %0) #10
  ret double %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z5rootndi(double, i32) #0 {
  %3 = sitofp i32 %1 to double
  %4 = fdiv double 1.000000e+00, %3
  %5 = bitcast double %0 to i64
  %6 = and i64 %5, 9223372036854775807
  %7 = icmp eq i64 %6, %5
  %8 = bitcast double %4 to i64
  %9 = and i64 %8, 9223372036854775807
  %10 = icmp eq i64 %9, %8
  %11 = lshr i64 %6, 52
  %12 = trunc i64 %11 to i32
  %13 = add nsw i32 %12, -1023
  %14 = icmp eq i32 %12, 0
  %15 = and i64 %5, 4503599627370495
  %16 = or i64 %15, 4607182418800017408
  %17 = bitcast i64 %16 to double
  %18 = fadd double %17, -1.000000e+00
  %19 = bitcast double %18 to i64
  %20 = lshr i64 %19, 52
  %21 = and i64 %20, 2047
  %22 = add nuw nsw i64 %21, 4294965251
  %23 = trunc i64 %22 to i32
  %24 = and i64 %19, 4503599627370495
  %25 = select i1 %14, i32 %23, i32 %13
  %26 = sitofp i32 %25 to double
  %27 = select i1 %14, i64 %24, i64 %15
  %28 = and i64 %27, 4486007441326080
  %29 = shl nuw nsw i64 %27, 1
  %30 = and i64 %29, 17592186044416
  %31 = add nuw nsw i64 %30, %28
  %32 = lshr exact i64 %31, 44
  %33 = or i64 %31, 4602678819172646912
  %34 = bitcast i64 %33 to double
  %35 = or i64 %27, 4602678819172646912
  %36 = bitcast i64 %35 to double
  %37 = fsub double %34, %36
  %38 = getelementptr inbounds [0 x <2 x double>] addrspace(2)* bitcast ([258 x <2 x double>] addrspace(2)* @__math64_LOG_F_INV_TBL to [0 x <2 x double>] addrspace(2)*), i64 0, i64 %32
  %39 = load <2 x double> addrspace(2)* %38, align 16
  %40 = extractelement <2 x double> %39, i64 0
  %41 = extractelement <2 x double> %39, i64 1
  %42 = fadd double %40, %41
  %43 = fmul double %37, %42
  %44 = bitcast double %43 to i64
  %45 = and i64 %44, -134217728
  %46 = bitcast i64 %45 to double
  %47 = fsub double -0.000000e+00, %34
  %48 = tail call spir_func double @_Z3fmaddd(double %47, double %46, double %37) #2
  %49 = fmul double %48, %42
  %50 = fadd double %49, %46
  %51 = tail call spir_func double @_Z3fmaddd(double %50, double 0x3FC2492492492492, double 0x3FC5555555555555) #2
  %52 = tail call spir_func double @_Z3fmaddd(double %50, double %51, double 2.000000e-01) #2
  %53 = tail call spir_func double @_Z3fmaddd(double %50, double %52, double 2.500000e-01) #2
  %54 = tail call spir_func double @_Z3fmaddd(double %50, double %53, double 0x3FD5555555555555) #2
  %55 = fmul double %54, %50
  %56 = fmul double %50, %55
  %57 = fmul double %50, %56
  %58 = fmul double %46, 5.000000e-01
  %59 = fmul double %46, %58
  %60 = fadd double %46, %59
  %61 = fsub double %46, %60
  %62 = fadd double %59, %61
  %63 = fmul double %49, 5.000000e-01
  %64 = tail call spir_func double @_Z3fmaddd(double %63, double %49, double %57) #2
  %65 = tail call spir_func double @_Z3fmaddd(double %46, double %49, double %64) #2
  %66 = fadd double %49, %65
  %67 = fadd double %66, %62
  %68 = getelementptr inbounds [0 x <2 x double>] addrspace(2)* bitcast ([258 x <2 x double>] addrspace(2)* @__math64_POWLOG_TBL to [0 x <2 x double>] addrspace(2)*), i64 0, i64 %32
  %69 = load <2 x double> addrspace(2)* %68, align 16
  %70 = extractelement <2 x double> %69, i64 0
  %71 = extractelement <2 x double> %69, i64 1
  %72 = tail call spir_func double @_Z3fmaddd(double %26, double 0x3E6EFA39EF35793C, double %71) #2
  %73 = fsub double %72, %67
  %74 = fsub double %73, %60
  %75 = tail call spir_func double @_Z3fmaddd(double %26, double 0x3FE62E42E0000000, double %70) #2
  %76 = fadd double %75, %74
  %77 = bitcast double %76 to i64
  %78 = and i64 %77, -134217728
  %79 = bitcast i64 %78 to double
  %80 = fsub double %75, %76
  %81 = fadd double %74, %80
  %82 = fadd double %60, %74
  %83 = fsub double %73, %82
  %84 = fadd double %83, %81
  %85 = fsub double %76, %79
  %86 = fadd double %84, %85
  %87 = and i64 %8, -134217728
  %88 = bitcast i64 %87 to double
  %89 = bitcast double %3 to i64
  %90 = and i64 %89, -1048576
  %91 = bitcast i64 %90 to double
  %92 = fptosi double %91 to i32
  %93 = sub nsw i32 %1, %92
  %94 = sitofp i32 %93 to double
  %95 = fsub double -0.000000e+00, %94
  %96 = fsub double -0.000000e+00, %91
  %97 = tail call spir_func double @_Z3fmaddd(double %96, double %88, double 1.000000e+00) #2
  %98 = tail call spir_func double @_Z3fmaddd(double %95, double %88, double %97) #2
  %99 = fdiv double %98, %3
  %100 = fmul double %99, %86
  %101 = tail call spir_func double @_Z3fmaddd(double %88, double %86, double %100) #2
  %102 = tail call spir_func double @_Z3fmaddd(double %99, double %79, double %101) #2
  %103 = tail call spir_func double @_Z3fmaddd(double %88, double %79, double %102) #2
  %104 = fsub double -0.000000e+00, %103
  %105 = tail call spir_func double @_Z3fmaddd(double %88, double %79, double %104) #2
  %106 = fadd double %102, %105
  %107 = fmul double %103, 0x40571547652B82FE
  %108 = fptosi double %107 to i32
  %109 = sitofp i32 %108 to double
  %110 = and i32 %108, 63
  %111 = ashr i32 %108, 6
  %112 = zext i32 %110 to i64
  %113 = getelementptr inbounds [0 x <2 x double>] addrspace(2)* bitcast ([64 x <2 x double>] addrspace(2)* @__math64_TWO_TO_JBY64_EP to [0 x <2 x double>] addrspace(2)*), i64 0, i64 %112
  %114 = load <2 x double> addrspace(2)* %113, align 16
  %115 = extractelement <2 x double> %114, i64 0
  %116 = extractelement <2 x double> %114, i64 1
  %117 = fadd double %115, %116
  %118 = tail call spir_func double @_Z3fmaddd(double %109, double 0xBF862E42F0000000, double %103) #2
  %119 = fmul double %109, 0x3DFDF473DE6AF278
  %120 = fsub double %118, %119
  %121 = fadd double %106, %120
  %122 = tail call spir_func double @_Z3fmaddd(double %121, double 0x3F56C1728D739765, double 0x3F811115B7AA905E) #2
  %123 = tail call spir_func double @_Z3fmaddd(double %121, double %122, double 0x3FA5555555545D4E) #2
  %124 = tail call spir_func double @_Z3fmaddd(double %121, double %123, double 0x3FC5555555548F7C) #2
  %125 = tail call spir_func double @_Z3fmaddd(double %121, double %124, double 5.000000e-01) #2
  %126 = fmul double %121, %121
  %127 = tail call spir_func double @_Z3fmaddd(double %126, double %125, double %121) #2
  %128 = tail call spir_func double @_Z3fmaddd(double %117, double %127, double %116) #2
  %129 = fadd double %115, %128
  %130 = tail call spir_func double @_Z5ldexpdi(double %129, i32 %111) #2
  %131 = fcmp ogt double %103, 0x40862E42FEFA39EF
  %132 = select i1 %131, double 0x7FF0000000000000, double %130
  %133 = fcmp olt double %103, 0xC0874910D52D3051
  %134 = select i1 %133, double 0.000000e+00, double %132
  %135 = and i32 %1, 1
  %136 = icmp ne i32 %135, 0
  %137 = zext i1 %7 to i32
  %138 = xor i32 %137, 1
  %139 = and i32 %138, %1
  %140 = icmp ne i32 %139, 0
  %141 = select i1 %140, double -1.000000e+00, double 1.000000e+00
  %142 = fmul double %141, %134
  %143 = bitcast double %142 to i64
  %144 = xor i32 %135, 1
  %145 = and i32 %138, %144
  %146 = icmp ne i32 %145, 0
  %147 = select i1 %146, i64 9221120237041090560, i64 %143
  %148 = select i1 %7, i64 9218868437227405312, i64 -4503599627370496
  %149 = icmp eq i64 %6, 0
  %150 = zext i1 %149 to i32
  %151 = zext i1 %10 to i32
  %152 = xor i32 %151, 1
  %153 = and i32 %152, %150
  %154 = and i32 %153, %135
  %155 = icmp ne i32 %154, 0
  %156 = select i1 %155, i64 %148, i64 %147
  %157 = and i32 %153, %144
  %158 = icmp ne i32 %157, 0
  %159 = select i1 %158, i64 9218868437227405312, i64 %156
  %160 = and i1 %149, %10
  %161 = zext i1 %160 to i32
  %162 = and i32 %161, %144
  %163 = icmp ne i32 %162, 0
  %164 = select i1 %163, i64 0, i64 %159
  %165 = select i1 %7, i64 0, i64 -9223372036854775808
  %166 = and i1 %136, %160
  %167 = select i1 %166, i64 %165, i64 %164
  %168 = icmp eq i64 %5, -4503599627370496
  %169 = zext i1 %168 to i32
  %170 = and i1 %168, %10
  %171 = and i1 %136, %170
  %172 = select i1 %171, i64 -4503599627370496, i64 %167
  %173 = and i32 %169, %1
  %174 = and i32 %173, %152
  %175 = icmp ne i32 %174, 0
  %176 = select i1 %175, i64 -9223372036854775808, i64 %172
  %177 = icmp eq i64 %5, 9218868437227405312
  %178 = zext i1 %177 to i32
  %179 = and i32 %152, %178
  %180 = icmp ne i32 %179, 0
  %181 = select i1 %180, i64 0, i64 %176
  %182 = and i1 %177, %10
  %183 = select i1 %182, i64 9218868437227405312, i64 %181
  %184 = icmp ugt i64 %6, 9218868437227405312
  %185 = select i1 %184, i64 %5, i64 %183
  %186 = icmp eq i32 %1, 0
  %187 = bitcast i64 %185 to double
  %188 = select i1 %186, double 0x7FF8000000000000, double %187
  ret double %188
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z5roundd(double) #0 {
  %2 = bitcast double %0 to i64
  %3 = lshr i64 %2, 52
  %4 = trunc i64 %3 to i32
  %5 = and i32 %4, 2047
  %6 = add nsw i32 %5, -1023
  %7 = and i64 %2, -9223372036854775808
  %8 = icmp eq i32 %6, -1
  %9 = select i1 %8, i64 4607182418800017408, i64 0
  %10 = or i64 %9, %7
  %11 = zext i32 %6 to i64
  %12 = and i64 %11, 63
  %13 = lshr i64 4503599627370495, %12
  %14 = lshr i64 2251799813685248, %12
  %15 = and i64 %13, %2
  %16 = icmp ne i64 %15, 0
  %17 = select i1 %16, i64 %14, i64 0
  %18 = add nsw i64 %17, %2
  %19 = xor i64 %13, -1
  %20 = and i64 %18, %19
  %21 = icmp ult i32 %5, 1023
  %22 = select i1 %21, i64 %10, i64 %20
  %23 = icmp sgt i32 %6, 51
  %24 = select i1 %23, i64 %2, i64 %22
  %25 = bitcast i64 %24 to double
  ret double %25
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z5rsqrtd(double) #0 {
  %2 = tail call spir_func double @__amdil_rsq_f64(double %0) #10
  %3 = fmul double %2, 5.000000e-01
  %4 = fsub double -0.000000e+00, %0
  %5 = fmul double %2, %4
  %6 = tail call spir_func double @_Z3fmaddd(double %5, double %2, double 3.000000e+00) #2
  %7 = fmul double %3, %6
  %8 = fmul double %7, 5.000000e-01
  %9 = fmul double %7, %4
  %10 = tail call spir_func double @_Z3fmaddd(double %9, double %7, double 3.000000e+00) #2
  %11 = fmul double %10, %8
  %12 = fcmp ogt double %2, 0.000000e+00
  %13 = fcmp ole double %2, 0x7FEFFFFFFFFFFFFF
  %14 = and i1 %12, %13
  %15 = select i1 %14, double %11, double %2
  ret double %15
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z3sind(double) #0 {
  %2 = alloca double, align 8
  %3 = alloca double, align 8
  %4 = alloca i32, align 4
  %5 = tail call spir_func double @_Z4fabsd(double %0) #2
  %6 = fcmp olt double %5, 0x42E0000000000000
  %7 = addrspacecast double* %2 to double addrspace(4)*
  %8 = addrspacecast double* %3 to double addrspace(4)*
  %9 = addrspacecast i32* %4 to i32 addrspace(4)*
  br i1 %6, label %10, label %11

; <label>:10                                      ; preds = %1
  call spir_func void @70(double %5, double addrspace(4)* %7, double addrspace(4)* %8, i32 addrspace(4)* %9)
  br label %12

; <label>:11                                      ; preds = %1
  call spir_func void @71(double %5, double addrspace(4)* %7, double addrspace(4)* %8, i32 addrspace(4)* %9)
  br label %12

; <label>:12                                      ; preds = %11, %10
  %13 = load double* %2, align 8
  %14 = load double* %3, align 8
  %15 = tail call spir_func <2 x double> @72(double %13, double %14)
  %16 = load i32* %4, align 4
  %17 = and i32 %16, 1
  %18 = icmp ne i32 %17, 0
  %19 = extractelement <2 x double> %15, i64 1
  %20 = extractelement <2 x double> %15, i64 0
  %21 = select i1 %18, double %19, double %20
  %22 = bitcast double %21 to <2 x i32>
  %23 = icmp sgt i32 %16, 1
  %24 = fcmp olt double %0, 0.000000e+00
  %25 = xor i1 %24, %23
  %26 = zext i1 %25 to i32
  %27 = shl nuw i32 %26, 31
  %28 = extractelement <2 x i32> %22, i64 1
  %29 = xor i32 %28, %27
  %30 = insertelement <2 x i32> %22, i32 %29, i64 1
  %31 = tail call spir_func i32 @_Z5isinfd(double %0) #2
  %32 = tail call spir_func i32 @_Z5isnand(double %0) #2
  %33 = or i32 %32, %31
  %34 = icmp ne i32 %33, 0
  %35 = bitcast <2 x i32> %30 to double
  %36 = select i1 %34, double 0x7FF8000000000000, double %35
  ret double %36
}

; Function Attrs: inlinehint nounwind
define internal spir_func void @70(double, double addrspace(4)* nocapture, double addrspace(4)* nocapture, i32 addrspace(4)* nocapture) #7 {
  %5 = tail call spir_func double @_Z3fmaddd(double %0, double 0x3FE45F306DC9C883, double 5.000000e-01) #2
  %6 = tail call spir_func double @_Z5truncd(double %5) #2
  %7 = fmul double %6, 0xBFF921FB54442D18
  %8 = fsub double -0.000000e+00, %7
  %9 = tail call spir_func double @_Z3fmaddd(double 0xBFF921FB54442D18, double %6, double %8) #2
  %10 = fmul double %6, 0xBC91A62633145C06
  %11 = fsub double -0.000000e+00, %10
  %12 = tail call spir_func double @_Z3fmaddd(double 0xBC91A62633145C06, double %6, double %11) #2
  %13 = fmul double %6, 0xB94C1CD129024E08
  %14 = fsub double -0.000000e+00, %13
  %15 = tail call spir_func double @_Z3fmaddd(double 0xB94C1CD129024E08, double %6, double %14) #2
  %16 = fadd double %9, %10
  %17 = fsub double %16, %9
  %18 = fsub double %10, %17
  %19 = fadd double %13, %18
  %20 = fadd double %12, %19
  %21 = fadd double %15, %20
  %22 = fadd double %7, %16
  %23 = fsub double %22, %7
  %24 = fsub double %16, %23
  %25 = fadd double %24, %21
  %26 = fsub double %25, %24
  %27 = fsub double %21, %26
  %28 = fadd double %22, %0
  %29 = fadd double %28, %25
  %30 = fsub double %29, %28
  %31 = fsub double %25, %30
  %32 = fadd double %27, %31
  store double %29, double addrspace(4)* %1, align 8
  store double %32, double addrspace(4)* %2, align 8
  %33 = fptosi double %6 to i64
  %34 = trunc i64 %33 to i32
  %35 = and i32 %34, 3
  store i32 %35, i32 addrspace(4)* %3, align 4
  ret void
}

; Function Attrs: inlinehint nounwind
define internal spir_func void @71(double, double addrspace(4)* nocapture, double addrspace(4)* nocapture, i32 addrspace(4)* nocapture) #7 {
  %5 = bitcast double %0 to i64
  %6 = ashr i64 %5, 52
  %7 = trunc i64 %6 to i32
  %8 = add nsw i32 %7, -1023
  %9 = ashr i32 %8, 3
  %10 = add nsw i32 %9, 17
  %11 = tail call spir_func i32 @_Z3maxii(i32 23, i32 %10) #2
  %12 = sub nsw i32 150, %11
  %13 = and i32 %12, -16
  %14 = sext i32 %13 to i64
  %15 = getelementptr inbounds [0 x i8] addrspace(2)* bitcast ([158 x i8] addrspace(2)* @__math64_PIBITS to [0 x i8] addrspace(2)*), i64 0, i64 %14
  %16 = bitcast i8 addrspace(2)* %15 to <4 x i32> addrspace(2)*
  %17 = load <4 x i32> addrspace(2)* %16, align 16
  %18 = add nsw i64 %14, 16
  %19 = getelementptr inbounds [0 x i8] addrspace(2)* bitcast ([158 x i8] addrspace(2)* @__math64_PIBITS to [0 x i8] addrspace(2)*), i64 0, i64 %18
  %20 = bitcast i8 addrspace(2)* %19 to <4 x i32> addrspace(2)*
  %21 = load <4 x i32> addrspace(2)* %20, align 16
  %22 = add nsw i64 %14, 32
  %23 = getelementptr inbounds [0 x i8] addrspace(2)* bitcast ([158 x i8] addrspace(2)* @__math64_PIBITS to [0 x i8] addrspace(2)*), i64 0, i64 %22
  %24 = bitcast i8 addrspace(2)* %23 to <4 x i32> addrspace(2)*
  %25 = load <4 x i32> addrspace(2)* %24, align 16
  %26 = lshr i32 %12, 2
  %27 = and i32 %26, 3
  %28 = insertelement <4 x i32> undef, i32 %27, i32 0
  %29 = shufflevector <4 x i32> %28, <4 x i32> undef, <4 x i32> zeroinitializer
  %30 = icmp eq <4 x i32> %29, <i32 0, i32 1, i32 2, i32 3>
  %31 = sext <4 x i1> %30 to <4 x i32>
  %32 = extractelement <4 x i32> %31, i64 1
  %33 = icmp ne i32 %32, 0
  %34 = extractelement <4 x i32> %17, i64 1
  %35 = extractelement <4 x i32> %17, i64 0
  %36 = select i1 %33, i32 %34, i32 %35
  %37 = extractelement <4 x i32> %31, i64 2
  %38 = icmp ne i32 %37, 0
  %39 = extractelement <4 x i32> %17, i64 2
  %40 = select i1 %38, i32 %39, i32 %36
  %41 = extractelement <4 x i32> %31, i64 3
  %42 = icmp ne i32 %41, 0
  %43 = extractelement <4 x i32> %17, i64 3
  %44 = select i1 %42, i32 %43, i32 %40
  %45 = select i1 %33, i32 %39, i32 %34
  %46 = select i1 %38, i32 %43, i32 %45
  %47 = extractelement <4 x i32> %21, i64 0
  %48 = select i1 %42, i32 %47, i32 %46
  %49 = select i1 %33, i32 %43, i32 %39
  %50 = select i1 %38, i32 %47, i32 %49
  %51 = extractelement <4 x i32> %21, i64 1
  %52 = select i1 %42, i32 %51, i32 %50
  %53 = select i1 %33, i32 %47, i32 %43
  %54 = select i1 %38, i32 %51, i32 %53
  %55 = extractelement <4 x i32> %21, i64 2
  %56 = select i1 %42, i32 %55, i32 %54
  %57 = select i1 %33, i32 %51, i32 %47
  %58 = select i1 %38, i32 %55, i32 %57
  %59 = extractelement <4 x i32> %21, i64 3
  %60 = select i1 %42, i32 %59, i32 %58
  %61 = select i1 %33, i32 %55, i32 %51
  %62 = select i1 %38, i32 %59, i32 %61
  %63 = extractelement <4 x i32> %25, i64 0
  %64 = select i1 %42, i32 %63, i32 %62
  %65 = select i1 %33, i32 %59, i32 %55
  %66 = select i1 %38, i32 %63, i32 %65
  %67 = extractelement <4 x i32> %25, i64 1
  %68 = select i1 %42, i32 %67, i32 %66
  %69 = tail call spir_func i32 @_Z13amd_bytealignjjj(i32 %48, i32 %44, i32 %12) #11
  %70 = tail call spir_func i32 @_Z13amd_bytealignjjj(i32 %52, i32 %48, i32 %12) #11
  %71 = tail call spir_func i32 @_Z13amd_bytealignjjj(i32 %56, i32 %52, i32 %12) #11
  %72 = tail call spir_func i32 @_Z13amd_bytealignjjj(i32 %60, i32 %56, i32 %12) #11
  %73 = tail call spir_func i32 @_Z13amd_bytealignjjj(i32 %64, i32 %60, i32 %12) #11
  %74 = tail call spir_func i32 @_Z13amd_bytealignjjj(i32 %68, i32 %64, i32 %12) #11
  %75 = shl nsw i32 %11, 3
  %76 = or i32 %75, 2
  %77 = icmp sgt i32 %76, 1018
  %78 = select i1 %77, double 0x3770000000000000, double 1.000000e+00
  %79 = fmul double %78, %0
  %80 = select i1 %77, i32 136, i32 0
  %81 = sub i32 %80, %76
  %82 = shl i32 %81, 20
  %83 = add i32 %82, 1127219200
  %84 = insertelement <2 x i32> <i32 0, i32 undef>, i32 %83, i32 1
  %85 = bitcast <2 x i32> %84 to double
  %86 = insertelement <2 x i32> undef, i32 %69, i32 0
  %87 = and i32 %70, 65535
  %88 = or i32 %83, %87
  %89 = insertelement <2 x i32> %86, i32 %88, i32 1
  %90 = bitcast <2 x i32> %89 to double
  %91 = fsub double %90, %85
  %92 = add i32 %82, 1177550848
  %93 = insertelement <2 x i32> <i32 0, i32 undef>, i32 %92, i32 1
  %94 = bitcast <2 x i32> %93 to double
  %95 = shl i32 %71, 16
  %96 = lshr i32 %70, 16
  %97 = or i32 %95, %96
  %98 = insertelement <2 x i32> undef, i32 %97, i32 0
  %99 = lshr i32 %71, 16
  %100 = or i32 %92, %99
  %101 = insertelement <2 x i32> %98, i32 %100, i32 1
  %102 = bitcast <2 x i32> %101 to double
  %103 = fsub double %102, %94
  %104 = add i32 %82, 1227882496
  %105 = insertelement <2 x i32> <i32 0, i32 undef>, i32 %104, i32 1
  %106 = bitcast <2 x i32> %105 to double
  %107 = insertelement <2 x i32> undef, i32 %72, i32 0
  %108 = and i32 %73, 65535
  %109 = or i32 %108, %104
  %110 = insertelement <2 x i32> %107, i32 %109, i32 1
  %111 = bitcast <2 x i32> %110 to double
  %112 = fsub double %111, %106
  %113 = add i32 %82, 1278214144
  %114 = insertelement <2 x i32> <i32 0, i32 undef>, i32 %113, i32 1
  %115 = bitcast <2 x i32> %114 to double
  %116 = shl i32 %74, 16
  %117 = lshr i32 %73, 16
  %118 = or i32 %116, %117
  %119 = insertelement <2 x i32> undef, i32 %118, i32 0
  %120 = lshr i32 %74, 16
  %121 = or i32 %120, %113
  %122 = insertelement <2 x i32> %119, i32 %121, i32 1
  %123 = bitcast <2 x i32> %122 to double
  %124 = fsub double %123, %115
  %125 = fmul double %79, %91
  %126 = fsub double -0.000000e+00, %125
  %127 = tail call spir_func double @_Z3fmaddd(double %91, double %79, double %126) #2
  %128 = fmul double %79, %103
  %129 = fsub double -0.000000e+00, %128
  %130 = tail call spir_func double @_Z3fmaddd(double %103, double %79, double %129) #2
  %131 = fmul double %79, %112
  %132 = fsub double -0.000000e+00, %131
  %133 = tail call spir_func double @_Z3fmaddd(double %112, double %79, double %132) #2
  %134 = fmul double %79, %124
  %135 = fsub double -0.000000e+00, %134
  %136 = tail call spir_func double @_Z3fmaddd(double %124, double %79, double %135) #2
  %137 = fadd double %131, %134
  %138 = fsub double %137, %134
  %139 = fsub double %131, %138
  %140 = fadd double %136, %139
  %141 = fsub double %140, %136
  %142 = fsub double %139, %141
  %143 = fadd double %128, %140
  %144 = fsub double %143, %140
  %145 = fsub double %128, %144
  %146 = fadd double %142, %145
  %147 = fadd double %133, %146
  %148 = fsub double %147, %133
  %149 = fsub double %146, %148
  %150 = fadd double %125, %147
  %151 = fsub double %150, %147
  %152 = fsub double %125, %151
  %153 = fadd double %149, %152
  %154 = fadd double %130, %153
  %155 = fadd double %127, %154
  %156 = fmul double %137, 9.765625e-04
  %157 = tail call spir_func double @__amdil_fraction_f64(double %156) #10
  %158 = fmul double %157, 1.024000e+03
  %159 = fadd double %158, %143
  %160 = fcmp olt double %159, 0.000000e+00
  %161 = select i1 %160, double 1.024000e+03, double 0.000000e+00
  %162 = fadd double %158, %161
  %163 = fadd double %143, %162
  %164 = tail call spir_func double @__amdil_fraction_f64(double %163) #10
  %165 = fsub double %163, %164
  %166 = fptrunc double %165 to float
  %167 = fptosi float %166 to i32
  %168 = fsub double %162, %165
  %169 = fadd double %143, %168
  %170 = fsub double %169, %168
  %171 = fsub double %143, %170
  %172 = fadd double %150, %171
  %173 = fsub double %172, %171
  %174 = fsub double %150, %173
  %175 = fadd double %155, %174
  %176 = fcmp oge double %169, 5.000000e-01
  %177 = zext i1 %176 to i32
  %178 = add nsw i32 %177, %167
  %179 = sitofp i32 %177 to float
  %180 = fpext float %179 to double
  %181 = fsub double %169, %180
  %182 = fadd double %172, %181
  %183 = fsub double %182, %181
  %184 = fsub double %172, %183
  %185 = fadd double %175, %184
  %186 = fmul double %182, 0x3FF921FB54442D18
  %187 = fsub double -0.000000e+00, %186
  %188 = tail call spir_func double @_Z3fmaddd(double %182, double 0x3FF921FB54442D18, double %187) #2
  %189 = tail call spir_func double @_Z3fmaddd(double %182, double 0x3C91A62633145C06, double %188) #2
  %190 = tail call spir_func double @_Z3fmaddd(double %185, double 0x3FF921FB54442D18, double %189) #2
  %191 = fadd double %190, %186
  store double %191, double addrspace(4)* %1, align 8
  %192 = fsub double %191, %186
  %193 = fsub double %190, %192
  store double %193, double addrspace(4)* %2, align 8
  %194 = and i32 %178, 3
  store i32 %194, i32 addrspace(4)* %3, align 4
  ret void
}

; Function Attrs: inlinehint nounwind readnone
define internal spir_func <2 x double> @72(double, double) #3 {
  %3 = fmul double %0, %0
  %4 = fmul double %3, %0
  %5 = fmul double %3, 5.000000e-01
  %6 = fsub double 1.000000e+00, %5
  %7 = tail call spir_func double @_Z3fmaddd(double 0x3DE5E0B2F9A43BB8, double %3, double 0xBE5AE600B42FDFA7) #2
  %8 = tail call spir_func double @_Z3fmaddd(double %7, double %3, double 0x3EC71DE3796CDE01) #2
  %9 = tail call spir_func double @_Z3fmaddd(double %8, double %3, double 0xBF2A01A019E83E5C) #2
  %10 = tail call spir_func double @_Z3fmaddd(double %9, double %3, double 0x3F81111111110BB3) #2
  %11 = tail call spir_func double @_Z3fmaddd(double 0xBDA907DB46CC5E42, double %3, double 0x3E21EEB69037AB78) #2
  %12 = tail call spir_func double @_Z3fmaddd(double %11, double %3, double 0xBE927E4FA17F65F6) #2
  %13 = tail call spir_func double @_Z3fmaddd(double %12, double %3, double 0x3EFA01A019F4EC90) #2
  %14 = tail call spir_func double @_Z3fmaddd(double %13, double %3, double 0xBF56C16C16C16967) #2
  %15 = tail call spir_func double @_Z3fmaddd(double %14, double %3, double 0x3FA5555555555555) #2
  %16 = fmul double %3, %3
  %17 = fsub double 1.000000e+00, %6
  %18 = fsub double %17, %5
  %19 = tail call spir_func double @_Z3fmaddd(double %0, double %1, double %18) #2
  %20 = tail call spir_func double @_Z3fmaddd(double %15, double %16, double %19) #2
  %21 = fadd double %6, %20
  %22 = fsub double -0.000000e+00, %4
  %23 = fmul double %1, 5.000000e-01
  %24 = tail call spir_func double @_Z3fmaddd(double %22, double %10, double %23) #2
  %25 = fsub double -0.000000e+00, %1
  %26 = tail call spir_func double @_Z3fmaddd(double %24, double %3, double %25) #2
  %27 = tail call spir_func double @_Z3fmaddd(double %22, double 0xBFC5555555555555, double %26) #2
  %28 = fsub double %0, %27
  %29 = insertelement <2 x double> undef, double %28, i64 0
  %30 = insertelement <2 x double> %29, double %21, i64 1
  ret <2 x double> %30
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func double @_Z6sincosdPU3AS4d(double, double addrspace(4)* nocapture) #6 {
  %3 = alloca double, align 8
  %4 = alloca double, align 8
  %5 = alloca i32, align 4
  %6 = tail call spir_func double @_Z4fabsd(double %0) #2
  %7 = fcmp olt double %6, 0x42E0000000000000
  %8 = addrspacecast double* %3 to double addrspace(4)*
  %9 = addrspacecast double* %4 to double addrspace(4)*
  %10 = addrspacecast i32* %5 to i32 addrspace(4)*
  br i1 %7, label %11, label %12

; <label>:11                                      ; preds = %2
  call spir_func void @73(double %6, double addrspace(4)* %8, double addrspace(4)* %9, i32 addrspace(4)* %10)
  br label %13

; <label>:12                                      ; preds = %2
  call spir_func void @74(double %6, double addrspace(4)* %8, double addrspace(4)* %9, i32 addrspace(4)* %10)
  br label %13

; <label>:13                                      ; preds = %12, %11
  %14 = load double* %3, align 8
  %15 = load double* %4, align 8
  %16 = tail call spir_func <2 x double> @75(double %14, double %15)
  %17 = load i32* %5, align 4
  %18 = icmp sgt i32 %17, 1
  %19 = zext i1 %18 to i32
  %20 = shl nuw i32 %19, 31
  %21 = and i32 %17, 1
  %22 = icmp ne i32 %21, 0
  %23 = extractelement <2 x double> %16, i64 1
  %24 = extractelement <2 x double> %16, i64 0
  %25 = select i1 %22, double %23, double %24
  %26 = bitcast double %25 to <2 x i32>
  %27 = fcmp olt double %0, 0.000000e+00
  %28 = zext i1 %27 to i32
  %29 = shl nuw i32 %28, 31
  %30 = xor i32 %20, %29
  %31 = extractelement <2 x i32> %26, i64 1
  %32 = xor i32 %30, %31
  %33 = insertelement <2 x i32> %26, i32 %32, i64 1
  %34 = fsub double -0.000000e+00, %24
  %35 = select i1 %22, double %34, double %23
  %36 = bitcast double %35 to <2 x i32>
  %37 = extractelement <2 x i32> %36, i64 1
  %38 = xor i32 %37, %20
  %39 = insertelement <2 x i32> %36, i32 %38, i64 1
  %40 = tail call spir_func i32 @_Z5isnand(double %0) #2
  %41 = tail call spir_func i32 @_Z5isinfd(double %0) #2
  %42 = or i32 %41, %40
  %43 = icmp ne i32 %42, 0
  %44 = select i1 %43, <2 x i32> <i32 0, i32 2146959360>, <2 x i32> %33
  %45 = select i1 %43, <2 x i32> <i32 0, i32 2146959360>, <2 x i32> %39
  %46 = bitcast double addrspace(4)* %1 to <2 x i32> addrspace(4)*
  store <2 x i32> %45, <2 x i32> addrspace(4)* %46, align 8
  %47 = bitcast <2 x i32> %44 to double
  ret double %47
}

; Function Attrs: inlinehint nounwind
define internal spir_func void @73(double, double addrspace(4)* nocapture, double addrspace(4)* nocapture, i32 addrspace(4)* nocapture) #7 {
  %5 = tail call spir_func double @_Z3fmaddd(double %0, double 0x3FE45F306DC9C883, double 5.000000e-01) #2
  %6 = tail call spir_func double @_Z5truncd(double %5) #2
  %7 = fmul double %6, 0xBFF921FB54442D18
  %8 = fsub double -0.000000e+00, %7
  %9 = tail call spir_func double @_Z3fmaddd(double 0xBFF921FB54442D18, double %6, double %8) #2
  %10 = fmul double %6, 0xBC91A62633145C06
  %11 = fsub double -0.000000e+00, %10
  %12 = tail call spir_func double @_Z3fmaddd(double 0xBC91A62633145C06, double %6, double %11) #2
  %13 = fmul double %6, 0xB94C1CD129024E08
  %14 = fsub double -0.000000e+00, %13
  %15 = tail call spir_func double @_Z3fmaddd(double 0xB94C1CD129024E08, double %6, double %14) #2
  %16 = fadd double %9, %10
  %17 = fsub double %16, %9
  %18 = fsub double %10, %17
  %19 = fadd double %13, %18
  %20 = fadd double %12, %19
  %21 = fadd double %15, %20
  %22 = fadd double %7, %16
  %23 = fsub double %22, %7
  %24 = fsub double %16, %23
  %25 = fadd double %24, %21
  %26 = fsub double %25, %24
  %27 = fsub double %21, %26
  %28 = fadd double %22, %0
  %29 = fadd double %28, %25
  %30 = fsub double %29, %28
  %31 = fsub double %25, %30
  %32 = fadd double %27, %31
  store double %29, double addrspace(4)* %1, align 8
  store double %32, double addrspace(4)* %2, align 8
  %33 = fptosi double %6 to i64
  %34 = trunc i64 %33 to i32
  %35 = and i32 %34, 3
  store i32 %35, i32 addrspace(4)* %3, align 4
  ret void
}

; Function Attrs: inlinehint nounwind
define internal spir_func void @74(double, double addrspace(4)* nocapture, double addrspace(4)* nocapture, i32 addrspace(4)* nocapture) #7 {
  %5 = bitcast double %0 to i64
  %6 = ashr i64 %5, 52
  %7 = trunc i64 %6 to i32
  %8 = add nsw i32 %7, -1023
  %9 = ashr i32 %8, 3
  %10 = add nsw i32 %9, 17
  %11 = tail call spir_func i32 @_Z3maxii(i32 23, i32 %10) #2
  %12 = sub nsw i32 150, %11
  %13 = and i32 %12, -16
  %14 = sext i32 %13 to i64
  %15 = getelementptr inbounds [0 x i8] addrspace(2)* bitcast ([158 x i8] addrspace(2)* @__math64_PIBITS to [0 x i8] addrspace(2)*), i64 0, i64 %14
  %16 = bitcast i8 addrspace(2)* %15 to <4 x i32> addrspace(2)*
  %17 = load <4 x i32> addrspace(2)* %16, align 16
  %18 = add nsw i64 %14, 16
  %19 = getelementptr inbounds [0 x i8] addrspace(2)* bitcast ([158 x i8] addrspace(2)* @__math64_PIBITS to [0 x i8] addrspace(2)*), i64 0, i64 %18
  %20 = bitcast i8 addrspace(2)* %19 to <4 x i32> addrspace(2)*
  %21 = load <4 x i32> addrspace(2)* %20, align 16
  %22 = add nsw i64 %14, 32
  %23 = getelementptr inbounds [0 x i8] addrspace(2)* bitcast ([158 x i8] addrspace(2)* @__math64_PIBITS to [0 x i8] addrspace(2)*), i64 0, i64 %22
  %24 = bitcast i8 addrspace(2)* %23 to <4 x i32> addrspace(2)*
  %25 = load <4 x i32> addrspace(2)* %24, align 16
  %26 = lshr i32 %12, 2
  %27 = and i32 %26, 3
  %28 = insertelement <4 x i32> undef, i32 %27, i32 0
  %29 = shufflevector <4 x i32> %28, <4 x i32> undef, <4 x i32> zeroinitializer
  %30 = icmp eq <4 x i32> %29, <i32 0, i32 1, i32 2, i32 3>
  %31 = sext <4 x i1> %30 to <4 x i32>
  %32 = extractelement <4 x i32> %31, i64 1
  %33 = icmp ne i32 %32, 0
  %34 = extractelement <4 x i32> %17, i64 1
  %35 = extractelement <4 x i32> %17, i64 0
  %36 = select i1 %33, i32 %34, i32 %35
  %37 = extractelement <4 x i32> %31, i64 2
  %38 = icmp ne i32 %37, 0
  %39 = extractelement <4 x i32> %17, i64 2
  %40 = select i1 %38, i32 %39, i32 %36
  %41 = extractelement <4 x i32> %31, i64 3
  %42 = icmp ne i32 %41, 0
  %43 = extractelement <4 x i32> %17, i64 3
  %44 = select i1 %42, i32 %43, i32 %40
  %45 = select i1 %33, i32 %39, i32 %34
  %46 = select i1 %38, i32 %43, i32 %45
  %47 = extractelement <4 x i32> %21, i64 0
  %48 = select i1 %42, i32 %47, i32 %46
  %49 = select i1 %33, i32 %43, i32 %39
  %50 = select i1 %38, i32 %47, i32 %49
  %51 = extractelement <4 x i32> %21, i64 1
  %52 = select i1 %42, i32 %51, i32 %50
  %53 = select i1 %33, i32 %47, i32 %43
  %54 = select i1 %38, i32 %51, i32 %53
  %55 = extractelement <4 x i32> %21, i64 2
  %56 = select i1 %42, i32 %55, i32 %54
  %57 = select i1 %33, i32 %51, i32 %47
  %58 = select i1 %38, i32 %55, i32 %57
  %59 = extractelement <4 x i32> %21, i64 3
  %60 = select i1 %42, i32 %59, i32 %58
  %61 = select i1 %33, i32 %55, i32 %51
  %62 = select i1 %38, i32 %59, i32 %61
  %63 = extractelement <4 x i32> %25, i64 0
  %64 = select i1 %42, i32 %63, i32 %62
  %65 = select i1 %33, i32 %59, i32 %55
  %66 = select i1 %38, i32 %63, i32 %65
  %67 = extractelement <4 x i32> %25, i64 1
  %68 = select i1 %42, i32 %67, i32 %66
  %69 = tail call spir_func i32 @_Z13amd_bytealignjjj(i32 %48, i32 %44, i32 %12) #11
  %70 = tail call spir_func i32 @_Z13amd_bytealignjjj(i32 %52, i32 %48, i32 %12) #11
  %71 = tail call spir_func i32 @_Z13amd_bytealignjjj(i32 %56, i32 %52, i32 %12) #11
  %72 = tail call spir_func i32 @_Z13amd_bytealignjjj(i32 %60, i32 %56, i32 %12) #11
  %73 = tail call spir_func i32 @_Z13amd_bytealignjjj(i32 %64, i32 %60, i32 %12) #11
  %74 = tail call spir_func i32 @_Z13amd_bytealignjjj(i32 %68, i32 %64, i32 %12) #11
  %75 = shl nsw i32 %11, 3
  %76 = or i32 %75, 2
  %77 = icmp sgt i32 %76, 1018
  %78 = select i1 %77, double 0x3770000000000000, double 1.000000e+00
  %79 = fmul double %78, %0
  %80 = select i1 %77, i32 136, i32 0
  %81 = sub i32 %80, %76
  %82 = shl i32 %81, 20
  %83 = add i32 %82, 1127219200
  %84 = insertelement <2 x i32> <i32 0, i32 undef>, i32 %83, i32 1
  %85 = bitcast <2 x i32> %84 to double
  %86 = insertelement <2 x i32> undef, i32 %69, i32 0
  %87 = and i32 %70, 65535
  %88 = or i32 %83, %87
  %89 = insertelement <2 x i32> %86, i32 %88, i32 1
  %90 = bitcast <2 x i32> %89 to double
  %91 = fsub double %90, %85
  %92 = add i32 %82, 1177550848
  %93 = insertelement <2 x i32> <i32 0, i32 undef>, i32 %92, i32 1
  %94 = bitcast <2 x i32> %93 to double
  %95 = shl i32 %71, 16
  %96 = lshr i32 %70, 16
  %97 = or i32 %95, %96
  %98 = insertelement <2 x i32> undef, i32 %97, i32 0
  %99 = lshr i32 %71, 16
  %100 = or i32 %92, %99
  %101 = insertelement <2 x i32> %98, i32 %100, i32 1
  %102 = bitcast <2 x i32> %101 to double
  %103 = fsub double %102, %94
  %104 = add i32 %82, 1227882496
  %105 = insertelement <2 x i32> <i32 0, i32 undef>, i32 %104, i32 1
  %106 = bitcast <2 x i32> %105 to double
  %107 = insertelement <2 x i32> undef, i32 %72, i32 0
  %108 = and i32 %73, 65535
  %109 = or i32 %108, %104
  %110 = insertelement <2 x i32> %107, i32 %109, i32 1
  %111 = bitcast <2 x i32> %110 to double
  %112 = fsub double %111, %106
  %113 = add i32 %82, 1278214144
  %114 = insertelement <2 x i32> <i32 0, i32 undef>, i32 %113, i32 1
  %115 = bitcast <2 x i32> %114 to double
  %116 = shl i32 %74, 16
  %117 = lshr i32 %73, 16
  %118 = or i32 %116, %117
  %119 = insertelement <2 x i32> undef, i32 %118, i32 0
  %120 = lshr i32 %74, 16
  %121 = or i32 %120, %113
  %122 = insertelement <2 x i32> %119, i32 %121, i32 1
  %123 = bitcast <2 x i32> %122 to double
  %124 = fsub double %123, %115
  %125 = fmul double %79, %91
  %126 = fsub double -0.000000e+00, %125
  %127 = tail call spir_func double @_Z3fmaddd(double %91, double %79, double %126) #2
  %128 = fmul double %79, %103
  %129 = fsub double -0.000000e+00, %128
  %130 = tail call spir_func double @_Z3fmaddd(double %103, double %79, double %129) #2
  %131 = fmul double %79, %112
  %132 = fsub double -0.000000e+00, %131
  %133 = tail call spir_func double @_Z3fmaddd(double %112, double %79, double %132) #2
  %134 = fmul double %79, %124
  %135 = fsub double -0.000000e+00, %134
  %136 = tail call spir_func double @_Z3fmaddd(double %124, double %79, double %135) #2
  %137 = fadd double %131, %134
  %138 = fsub double %137, %134
  %139 = fsub double %131, %138
  %140 = fadd double %136, %139
  %141 = fsub double %140, %136
  %142 = fsub double %139, %141
  %143 = fadd double %128, %140
  %144 = fsub double %143, %140
  %145 = fsub double %128, %144
  %146 = fadd double %142, %145
  %147 = fadd double %133, %146
  %148 = fsub double %147, %133
  %149 = fsub double %146, %148
  %150 = fadd double %125, %147
  %151 = fsub double %150, %147
  %152 = fsub double %125, %151
  %153 = fadd double %149, %152
  %154 = fadd double %130, %153
  %155 = fadd double %127, %154
  %156 = fmul double %137, 9.765625e-04
  %157 = tail call spir_func double @__amdil_fraction_f64(double %156) #10
  %158 = fmul double %157, 1.024000e+03
  %159 = fadd double %158, %143
  %160 = fcmp olt double %159, 0.000000e+00
  %161 = select i1 %160, double 1.024000e+03, double 0.000000e+00
  %162 = fadd double %158, %161
  %163 = fadd double %143, %162
  %164 = tail call spir_func double @__amdil_fraction_f64(double %163) #10
  %165 = fsub double %163, %164
  %166 = fptrunc double %165 to float
  %167 = fptosi float %166 to i32
  %168 = fsub double %162, %165
  %169 = fadd double %143, %168
  %170 = fsub double %169, %168
  %171 = fsub double %143, %170
  %172 = fadd double %150, %171
  %173 = fsub double %172, %171
  %174 = fsub double %150, %173
  %175 = fadd double %155, %174
  %176 = fcmp oge double %169, 5.000000e-01
  %177 = zext i1 %176 to i32
  %178 = add nsw i32 %177, %167
  %179 = sitofp i32 %177 to float
  %180 = fpext float %179 to double
  %181 = fsub double %169, %180
  %182 = fadd double %172, %181
  %183 = fsub double %182, %181
  %184 = fsub double %172, %183
  %185 = fadd double %175, %184
  %186 = fmul double %182, 0x3FF921FB54442D18
  %187 = fsub double -0.000000e+00, %186
  %188 = tail call spir_func double @_Z3fmaddd(double %182, double 0x3FF921FB54442D18, double %187) #2
  %189 = tail call spir_func double @_Z3fmaddd(double %182, double 0x3C91A62633145C06, double %188) #2
  %190 = tail call spir_func double @_Z3fmaddd(double %185, double 0x3FF921FB54442D18, double %189) #2
  %191 = fadd double %190, %186
  store double %191, double addrspace(4)* %1, align 8
  %192 = fsub double %191, %186
  %193 = fsub double %190, %192
  store double %193, double addrspace(4)* %2, align 8
  %194 = and i32 %178, 3
  store i32 %194, i32 addrspace(4)* %3, align 4
  ret void
}

; Function Attrs: inlinehint nounwind readnone
define internal spir_func <2 x double> @75(double, double) #3 {
  %3 = fmul double %0, %0
  %4 = fmul double %3, %0
  %5 = fmul double %3, 5.000000e-01
  %6 = fsub double 1.000000e+00, %5
  %7 = tail call spir_func double @_Z3fmaddd(double 0x3DE5E0B2F9A43BB8, double %3, double 0xBE5AE600B42FDFA7) #2
  %8 = tail call spir_func double @_Z3fmaddd(double %7, double %3, double 0x3EC71DE3796CDE01) #2
  %9 = tail call spir_func double @_Z3fmaddd(double %8, double %3, double 0xBF2A01A019E83E5C) #2
  %10 = tail call spir_func double @_Z3fmaddd(double %9, double %3, double 0x3F81111111110BB3) #2
  %11 = tail call spir_func double @_Z3fmaddd(double 0xBDA907DB46CC5E42, double %3, double 0x3E21EEB69037AB78) #2
  %12 = tail call spir_func double @_Z3fmaddd(double %11, double %3, double 0xBE927E4FA17F65F6) #2
  %13 = tail call spir_func double @_Z3fmaddd(double %12, double %3, double 0x3EFA01A019F4EC90) #2
  %14 = tail call spir_func double @_Z3fmaddd(double %13, double %3, double 0xBF56C16C16C16967) #2
  %15 = tail call spir_func double @_Z3fmaddd(double %14, double %3, double 0x3FA5555555555555) #2
  %16 = fmul double %3, %3
  %17 = fsub double 1.000000e+00, %6
  %18 = fsub double %17, %5
  %19 = tail call spir_func double @_Z3fmaddd(double %0, double %1, double %18) #2
  %20 = tail call spir_func double @_Z3fmaddd(double %15, double %16, double %19) #2
  %21 = fadd double %6, %20
  %22 = fsub double -0.000000e+00, %4
  %23 = fmul double %1, 5.000000e-01
  %24 = tail call spir_func double @_Z3fmaddd(double %22, double %10, double %23) #2
  %25 = fsub double -0.000000e+00, %1
  %26 = tail call spir_func double @_Z3fmaddd(double %24, double %3, double %25) #2
  %27 = tail call spir_func double @_Z3fmaddd(double %22, double 0xBFC5555555555555, double %26) #2
  %28 = fsub double %0, %27
  %29 = insertelement <2 x double> undef, double %28, i64 0
  %30 = insertelement <2 x double> %29, double %21, i64 1
  ret <2 x double> %30
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func double @_Z4sinhd(double) #1 {
  %2 = tail call spir_func double @_Z4fabsd(double %0) #2
  %3 = fptosi double %2 to i32
  %4 = tail call spir_func i32 @_Z3minii(i32 %3, i32 36) #2
  %5 = sitofp i32 %4 to double
  %6 = fsub double %2, %5
  %7 = fmul double %6, %6
  %8 = fmul double %6, %7
  %9 = tail call spir_func double @_Z3fmaddd(double %7, double 0x3D6B4125921EA08B, double 0x3DE611CB2BDCB7BE) #2
  %10 = tail call spir_func double @_Z3fmaddd(double %7, double %9, double 0x3E5AE6460FBE61C0) #2
  %11 = tail call spir_func double @_Z3fmaddd(double %7, double %10, double 0x3EC71DE3A4E13E7D) #2
  %12 = tail call spir_func double @_Z3fmaddd(double %7, double %11, double 0x3F2A01A01A01EE80) #2
  %13 = tail call spir_func double @_Z3fmaddd(double %7, double %12, double 0x3F811111111110FD) #2
  %14 = tail call spir_func double @_Z3fmaddd(double %7, double %13, double 0x3FC5555555555555) #2
  %15 = fmul double %8, %14
  %16 = tail call spir_func double @_Z3fmaddd(double %7, double 0x3DA9984B7F63FCD7, double 0x3E21EE56385B7B20) #2
  %17 = tail call spir_func double @_Z3fmaddd(double %7, double %16, double 0x3E927E5069F1CB55) #2
  %18 = tail call spir_func double @_Z3fmaddd(double %7, double %17, double 0x3EFA01A019079011) #2
  %19 = tail call spir_func double @_Z3fmaddd(double %7, double %18, double 0x3F56C16C16C212E5) #2
  %20 = tail call spir_func double @_Z3fmaddd(double %7, double %19, double 0x3FA5555555555502) #2
  %21 = tail call spir_func double @_Z3fmaddd(double %7, double %20, double 5.000000e-01) #2
  %22 = fmul double %7, %21
  %23 = bitcast double %6 to i64
  %24 = and i64 %23, -134217728
  %25 = bitcast i64 %24 to double
  %26 = fsub double %6, %25
  %27 = fadd double %26, %15
  %28 = sext i32 %4 to i64
  %29 = getelementptr inbounds [0 x <2 x double>] addrspace(2)* bitcast ([37 x <2 x double>] addrspace(2)* @__math64_COSH_TBL to [0 x <2 x double>] addrspace(2)*), i64 0, i64 %28
  %30 = load <2 x double> addrspace(2)* %29, align 16
  %31 = extractelement <2 x double> %30, i64 0
  %32 = extractelement <2 x double> %30, i64 1
  %33 = getelementptr inbounds [0 x <2 x double>] addrspace(2)* bitcast ([37 x <2 x double>] addrspace(2)* @__math64_SINH_TBL to [0 x <2 x double>] addrspace(2)*), i64 0, i64 %28
  %34 = load <2 x double> addrspace(2)* %33, align 16
  %35 = extractelement <2 x double> %34, i64 0
  %36 = extractelement <2 x double> %34, i64 1
  %37 = fmul double %27, %32
  %38 = tail call spir_func double @_Z3fmaddd(double %36, double %22, double %37) #2
  %39 = tail call spir_func double @_Z3fmaddd(double %32, double %25, double %38) #2
  %40 = fadd double %36, %39
  %41 = tail call spir_func double @_Z3fmaddd(double %31, double %27, double %40) #2
  %42 = tail call spir_func double @_Z3fmaddd(double %35, double %22, double %41) #2
  %43 = tail call spir_func double @_Z3fmaddd(double %31, double %25, double %42) #2
  %44 = fadd double %35, %43
  %45 = fcmp olt double %2, 0x3E30000000000000
  %46 = zext i1 %45 to i32
  %47 = tail call spir_func i32 @_Z5isnand(double %0) #2
  %48 = or i32 %47, %46
  %49 = tail call spir_func i32 @_Z5isinfd(double %0) #2
  %50 = or i32 %48, %49
  %51 = icmp ne i32 %50, 0
  %52 = select i1 %51, double %2, double %44
  %53 = fadd double %2, 0xBFE62E42FEFA3800
  %54 = tail call spir_func double @_Z3expd(double %53) #2
  %55 = tail call spir_func double @_Z3fmaddd(double %54, double 0xBD2EF35793C76641, double %54) #2
  %56 = fcmp oge double %2, 0x4032B708872320E2
  %57 = select i1 %56, double %55, double %52
  %58 = fcmp oge double %2, 0x408633CE8FB9F87E
  %59 = select i1 %58, double 0x7FF0000000000000, double %57
  %60 = tail call spir_func double @_Z8copysigndd(double %59, double %0) #2
  ret double %60
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func double @_Z5sinpid(double) #1 {
  %2 = bitcast double %0 to i64
  %3 = and i64 %2, -9223372036854775808
  %4 = xor i64 %3, %2
  %5 = bitcast i64 %4 to double
  %6 = fptosi double %5 to i64
  %7 = sitofp i64 %6 to double
  %8 = fsub double %5, %7
  %9 = shl i64 %6, 63
  %10 = xor i64 %9, %3
  %11 = icmp slt i64 %4, 9218868437227405312
  %12 = select i1 %11, i64 %3, i64 9221120237041090560
  %13 = fsub double 1.000000e+00, %8
  %14 = fcmp ole double %8, 7.500000e-01
  %15 = fadd double %8, -5.000000e-01
  %16 = select i1 %14, double %15, double %13
  %17 = fcmp olt double %8, 5.000000e-01
  %18 = fsub double 5.000000e-01, %8
  %19 = select i1 %17, double %18, double %16
  %20 = fcmp ole double %8, 2.500000e-01
  %21 = select i1 %20, double %8, double %19
  %22 = fmul double %21, 0x400921FB54442D18
  %23 = tail call spir_func <2 x double> @76(double %22)
  %24 = xor i1 %20, true
  %25 = and i1 %14, %24
  %26 = extractelement <2 x double> %23, i64 1
  %27 = extractelement <2 x double> %23, i64 0
  %28 = select i1 %25, double %26, double %27
  %29 = bitcast double %28 to i64
  %30 = xor i64 %10, %29
  %31 = fcmp olt double %5, 0x4330000000000000
  %32 = select i1 %31, i64 %30, i64 %12
  %33 = bitcast i64 %32 to double
  ret double %33
}

; Function Attrs: inlinehint nounwind readnone
define internal spir_func <2 x double> @76(double) #3 {
  %2 = fmul double %0, %0
  %3 = fmul double %2, %0
  %4 = fmul double %2, 5.000000e-01
  %5 = fsub double 1.000000e+00, %4
  %6 = tail call spir_func double @_Z3fmaddd(double 0x3DE5E0B2F9A43BB8, double %2, double 0xBE5AE600B42FDFA7) #2
  %7 = tail call spir_func double @_Z3fmaddd(double %6, double %2, double 0x3EC71DE3796CDE01) #2
  %8 = tail call spir_func double @_Z3fmaddd(double %7, double %2, double 0xBF2A01A019E83E5C) #2
  %9 = tail call spir_func double @_Z3fmaddd(double %8, double %2, double 0x3F81111111110BB3) #2
  %10 = tail call spir_func double @_Z3fmaddd(double 0xBDA907DB46CC5E42, double %2, double 0x3E21EEB69037AB78) #2
  %11 = tail call spir_func double @_Z3fmaddd(double %10, double %2, double 0xBE927E4FA17F65F6) #2
  %12 = tail call spir_func double @_Z3fmaddd(double %11, double %2, double 0x3EFA01A019F4EC90) #2
  %13 = tail call spir_func double @_Z3fmaddd(double %12, double %2, double 0xBF56C16C16C16967) #2
  %14 = tail call spir_func double @_Z3fmaddd(double %13, double %2, double 0x3FA5555555555555) #2
  %15 = fmul double %2, %2
  %16 = fsub double 1.000000e+00, %5
  %17 = fsub double %16, %4
  %18 = tail call spir_func double @_Z3fmaddd(double %14, double %15, double %17) #2
  %19 = fadd double %5, %18
  %20 = fsub double -0.000000e+00, %3
  %21 = fmul double %9, %20
  %22 = fmul double %2, %21
  %23 = tail call spir_func double @_Z3fmaddd(double %20, double 0xBFC5555555555555, double %22) #2
  %24 = fsub double %0, %23
  %25 = insertelement <2 x double> undef, double %24, i64 0
  %26 = insertelement <2 x double> %25, double %19, i64 1
  ret <2 x double> %26
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z4sqrtd(double) #0 {
  %2 = tail call spir_func double @__hsail_sqrt_f64(double %0) #2
  ret double %2
}

; Function Attrs: nounwind readnone
declare spir_func double @__hsail_sqrt_f64(double) #1

; Function Attrs: nounwind readnone
define linkonce_odr spir_func double @_Z3tand(double) #1 {
  %2 = alloca double, align 8
  %3 = alloca double, align 8
  %4 = alloca i32, align 4
  %5 = tail call spir_func double @_Z4fabsd(double %0) #2
  %6 = fcmp olt double %5, 0x41D0000000000000
  %7 = addrspacecast double* %2 to double addrspace(4)*
  %8 = addrspacecast double* %3 to double addrspace(4)*
  %9 = addrspacecast i32* %4 to i32 addrspace(4)*
  br i1 %6, label %10, label %11

; <label>:10                                      ; preds = %1
  call spir_func void @77(double %5, double addrspace(4)* %7, double addrspace(4)* %8, i32 addrspace(4)* %9)
  br label %12

; <label>:11                                      ; preds = %1
  call spir_func void @78(double %5, double addrspace(4)* %7, double addrspace(4)* %8, i32 addrspace(4)* %9)
  br label %12

; <label>:12                                      ; preds = %11, %10
  %13 = load double* %2, align 8
  %14 = load double* %3, align 8
  %15 = tail call spir_func <2 x double> @79(double %13, double %14)
  %16 = load i32* %4, align 4
  %17 = and i32 %16, 1
  %18 = icmp ne i32 %17, 0
  %19 = extractelement <2 x double> %15, i64 1
  %20 = extractelement <2 x double> %15, i64 0
  %21 = select i1 %18, double %19, double %20
  %22 = bitcast double %21 to <2 x i32>
  %23 = fcmp olt double %0, 0.000000e+00
  %24 = zext i1 %23 to i32
  %25 = shl nuw i32 %24, 31
  %26 = extractelement <2 x i32> %22, i64 1
  %27 = xor i32 %26, %25
  %28 = insertelement <2 x i32> %22, i32 %27, i64 1
  %29 = tail call spir_func i32 @__amdil_class_f64(double %0, i32 519) #10
  %30 = icmp ne i32 %29, 0
  %31 = bitcast <2 x i32> %28 to double
  %32 = select i1 %30, double 0x7FF8000000000000, double %31
  ret double %32
}

; Function Attrs: inlinehint nounwind
define internal spir_func void @77(double, double addrspace(4)* nocapture, double addrspace(4)* nocapture, i32 addrspace(4)* nocapture) #7 {
  %5 = tail call spir_func double @_Z3fmaddd(double %0, double 0x3FE45F306DC9C883, double 5.000000e-01) #2
  %6 = tail call spir_func double @_Z5truncd(double %5) #2
  %7 = fmul double %6, 0xBFF921FB54442D18
  %8 = fsub double -0.000000e+00, %7
  %9 = tail call spir_func double @_Z3fmaddd(double 0xBFF921FB54442D18, double %6, double %8) #2
  %10 = fmul double %6, 0xBC91A62633145C06
  %11 = fsub double -0.000000e+00, %10
  %12 = tail call spir_func double @_Z3fmaddd(double 0xBC91A62633145C06, double %6, double %11) #2
  %13 = fmul double %6, 0xB94C1CD129024E08
  %14 = fsub double -0.000000e+00, %13
  %15 = tail call spir_func double @_Z3fmaddd(double 0xB94C1CD129024E08, double %6, double %14) #2
  %16 = fadd double %9, %10
  %17 = fsub double %16, %9
  %18 = fsub double %10, %17
  %19 = fadd double %13, %18
  %20 = fadd double %12, %19
  %21 = fadd double %15, %20
  %22 = fadd double %7, %16
  %23 = fsub double %22, %7
  %24 = fsub double %16, %23
  %25 = fadd double %24, %21
  %26 = fsub double %25, %24
  %27 = fsub double %21, %26
  %28 = fadd double %22, %0
  %29 = fadd double %28, %25
  %30 = fsub double %29, %28
  %31 = fsub double %25, %30
  %32 = fadd double %27, %31
  store double %29, double addrspace(4)* %1, align 8
  store double %32, double addrspace(4)* %2, align 8
  %33 = fptosi double %6 to i64
  %34 = trunc i64 %33 to i32
  %35 = and i32 %34, 3
  store i32 %35, i32 addrspace(4)* %3, align 4
  ret void
}

; Function Attrs: inlinehint nounwind
define internal spir_func void @78(double, double addrspace(4)* nocapture, double addrspace(4)* nocapture, i32 addrspace(4)* nocapture) #7 {
  %5 = bitcast double %0 to i64
  %6 = ashr i64 %5, 52
  %7 = trunc i64 %6 to i32
  %8 = add nsw i32 %7, -1023
  %9 = ashr i32 %8, 3
  %10 = add nsw i32 %9, 17
  %11 = tail call spir_func i32 @_Z3maxii(i32 23, i32 %10) #2
  %12 = sub nsw i32 150, %11
  %13 = and i32 %12, -16
  %14 = sext i32 %13 to i64
  %15 = getelementptr inbounds [0 x i8] addrspace(2)* bitcast ([158 x i8] addrspace(2)* @__math64_PIBITS to [0 x i8] addrspace(2)*), i64 0, i64 %14
  %16 = bitcast i8 addrspace(2)* %15 to <4 x i32> addrspace(2)*
  %17 = load <4 x i32> addrspace(2)* %16, align 16
  %18 = add nsw i64 %14, 16
  %19 = getelementptr inbounds [0 x i8] addrspace(2)* bitcast ([158 x i8] addrspace(2)* @__math64_PIBITS to [0 x i8] addrspace(2)*), i64 0, i64 %18
  %20 = bitcast i8 addrspace(2)* %19 to <4 x i32> addrspace(2)*
  %21 = load <4 x i32> addrspace(2)* %20, align 16
  %22 = add nsw i64 %14, 32
  %23 = getelementptr inbounds [0 x i8] addrspace(2)* bitcast ([158 x i8] addrspace(2)* @__math64_PIBITS to [0 x i8] addrspace(2)*), i64 0, i64 %22
  %24 = bitcast i8 addrspace(2)* %23 to <4 x i32> addrspace(2)*
  %25 = load <4 x i32> addrspace(2)* %24, align 16
  %26 = lshr i32 %12, 2
  %27 = and i32 %26, 3
  %28 = insertelement <4 x i32> undef, i32 %27, i32 0
  %29 = shufflevector <4 x i32> %28, <4 x i32> undef, <4 x i32> zeroinitializer
  %30 = icmp eq <4 x i32> %29, <i32 0, i32 1, i32 2, i32 3>
  %31 = sext <4 x i1> %30 to <4 x i32>
  %32 = extractelement <4 x i32> %31, i64 1
  %33 = icmp ne i32 %32, 0
  %34 = extractelement <4 x i32> %17, i64 1
  %35 = extractelement <4 x i32> %17, i64 0
  %36 = select i1 %33, i32 %34, i32 %35
  %37 = extractelement <4 x i32> %31, i64 2
  %38 = icmp ne i32 %37, 0
  %39 = extractelement <4 x i32> %17, i64 2
  %40 = select i1 %38, i32 %39, i32 %36
  %41 = extractelement <4 x i32> %31, i64 3
  %42 = icmp ne i32 %41, 0
  %43 = extractelement <4 x i32> %17, i64 3
  %44 = select i1 %42, i32 %43, i32 %40
  %45 = select i1 %33, i32 %39, i32 %34
  %46 = select i1 %38, i32 %43, i32 %45
  %47 = extractelement <4 x i32> %21, i64 0
  %48 = select i1 %42, i32 %47, i32 %46
  %49 = select i1 %33, i32 %43, i32 %39
  %50 = select i1 %38, i32 %47, i32 %49
  %51 = extractelement <4 x i32> %21, i64 1
  %52 = select i1 %42, i32 %51, i32 %50
  %53 = select i1 %33, i32 %47, i32 %43
  %54 = select i1 %38, i32 %51, i32 %53
  %55 = extractelement <4 x i32> %21, i64 2
  %56 = select i1 %42, i32 %55, i32 %54
  %57 = select i1 %33, i32 %51, i32 %47
  %58 = select i1 %38, i32 %55, i32 %57
  %59 = extractelement <4 x i32> %21, i64 3
  %60 = select i1 %42, i32 %59, i32 %58
  %61 = select i1 %33, i32 %55, i32 %51
  %62 = select i1 %38, i32 %59, i32 %61
  %63 = extractelement <4 x i32> %25, i64 0
  %64 = select i1 %42, i32 %63, i32 %62
  %65 = select i1 %33, i32 %59, i32 %55
  %66 = select i1 %38, i32 %63, i32 %65
  %67 = extractelement <4 x i32> %25, i64 1
  %68 = select i1 %42, i32 %67, i32 %66
  %69 = tail call spir_func i32 @_Z13amd_bytealignjjj(i32 %48, i32 %44, i32 %12) #11
  %70 = tail call spir_func i32 @_Z13amd_bytealignjjj(i32 %52, i32 %48, i32 %12) #11
  %71 = tail call spir_func i32 @_Z13amd_bytealignjjj(i32 %56, i32 %52, i32 %12) #11
  %72 = tail call spir_func i32 @_Z13amd_bytealignjjj(i32 %60, i32 %56, i32 %12) #11
  %73 = tail call spir_func i32 @_Z13amd_bytealignjjj(i32 %64, i32 %60, i32 %12) #11
  %74 = tail call spir_func i32 @_Z13amd_bytealignjjj(i32 %68, i32 %64, i32 %12) #11
  %75 = shl nsw i32 %11, 3
  %76 = or i32 %75, 2
  %77 = icmp sgt i32 %76, 1018
  %78 = select i1 %77, double 0x3770000000000000, double 1.000000e+00
  %79 = fmul double %78, %0
  %80 = select i1 %77, i32 136, i32 0
  %81 = sub i32 %80, %76
  %82 = shl i32 %81, 20
  %83 = add i32 %82, 1127219200
  %84 = insertelement <2 x i32> <i32 0, i32 undef>, i32 %83, i32 1
  %85 = bitcast <2 x i32> %84 to double
  %86 = insertelement <2 x i32> undef, i32 %69, i32 0
  %87 = and i32 %70, 65535
  %88 = or i32 %83, %87
  %89 = insertelement <2 x i32> %86, i32 %88, i32 1
  %90 = bitcast <2 x i32> %89 to double
  %91 = fsub double %90, %85
  %92 = add i32 %82, 1177550848
  %93 = insertelement <2 x i32> <i32 0, i32 undef>, i32 %92, i32 1
  %94 = bitcast <2 x i32> %93 to double
  %95 = shl i32 %71, 16
  %96 = lshr i32 %70, 16
  %97 = or i32 %95, %96
  %98 = insertelement <2 x i32> undef, i32 %97, i32 0
  %99 = lshr i32 %71, 16
  %100 = or i32 %92, %99
  %101 = insertelement <2 x i32> %98, i32 %100, i32 1
  %102 = bitcast <2 x i32> %101 to double
  %103 = fsub double %102, %94
  %104 = add i32 %82, 1227882496
  %105 = insertelement <2 x i32> <i32 0, i32 undef>, i32 %104, i32 1
  %106 = bitcast <2 x i32> %105 to double
  %107 = insertelement <2 x i32> undef, i32 %72, i32 0
  %108 = and i32 %73, 65535
  %109 = or i32 %108, %104
  %110 = insertelement <2 x i32> %107, i32 %109, i32 1
  %111 = bitcast <2 x i32> %110 to double
  %112 = fsub double %111, %106
  %113 = add i32 %82, 1278214144
  %114 = insertelement <2 x i32> <i32 0, i32 undef>, i32 %113, i32 1
  %115 = bitcast <2 x i32> %114 to double
  %116 = shl i32 %74, 16
  %117 = lshr i32 %73, 16
  %118 = or i32 %116, %117
  %119 = insertelement <2 x i32> undef, i32 %118, i32 0
  %120 = lshr i32 %74, 16
  %121 = or i32 %120, %113
  %122 = insertelement <2 x i32> %119, i32 %121, i32 1
  %123 = bitcast <2 x i32> %122 to double
  %124 = fsub double %123, %115
  %125 = fmul double %79, %91
  %126 = fsub double -0.000000e+00, %125
  %127 = tail call spir_func double @_Z3fmaddd(double %91, double %79, double %126) #2
  %128 = fmul double %79, %103
  %129 = fsub double -0.000000e+00, %128
  %130 = tail call spir_func double @_Z3fmaddd(double %103, double %79, double %129) #2
  %131 = fmul double %79, %112
  %132 = fsub double -0.000000e+00, %131
  %133 = tail call spir_func double @_Z3fmaddd(double %112, double %79, double %132) #2
  %134 = fmul double %79, %124
  %135 = fsub double -0.000000e+00, %134
  %136 = tail call spir_func double @_Z3fmaddd(double %124, double %79, double %135) #2
  %137 = fadd double %131, %134
  %138 = fsub double %137, %134
  %139 = fsub double %131, %138
  %140 = fadd double %136, %139
  %141 = fsub double %140, %136
  %142 = fsub double %139, %141
  %143 = fadd double %128, %140
  %144 = fsub double %143, %140
  %145 = fsub double %128, %144
  %146 = fadd double %142, %145
  %147 = fadd double %133, %146
  %148 = fsub double %147, %133
  %149 = fsub double %146, %148
  %150 = fadd double %125, %147
  %151 = fsub double %150, %147
  %152 = fsub double %125, %151
  %153 = fadd double %149, %152
  %154 = fadd double %130, %153
  %155 = fadd double %127, %154
  %156 = fmul double %137, 9.765625e-04
  %157 = tail call spir_func double @__amdil_fraction_f64(double %156) #10
  %158 = fmul double %157, 1.024000e+03
  %159 = fadd double %158, %143
  %160 = fcmp olt double %159, 0.000000e+00
  %161 = select i1 %160, double 1.024000e+03, double 0.000000e+00
  %162 = fadd double %158, %161
  %163 = fadd double %143, %162
  %164 = tail call spir_func double @__amdil_fraction_f64(double %163) #10
  %165 = fsub double %163, %164
  %166 = fptrunc double %165 to float
  %167 = fptosi float %166 to i32
  %168 = fsub double %162, %165
  %169 = fadd double %143, %168
  %170 = fsub double %169, %168
  %171 = fsub double %143, %170
  %172 = fadd double %150, %171
  %173 = fsub double %172, %171
  %174 = fsub double %150, %173
  %175 = fadd double %155, %174
  %176 = fcmp oge double %169, 5.000000e-01
  %177 = zext i1 %176 to i32
  %178 = add nsw i32 %177, %167
  %179 = sitofp i32 %177 to float
  %180 = fpext float %179 to double
  %181 = fsub double %169, %180
  %182 = fadd double %172, %181
  %183 = fsub double %182, %181
  %184 = fsub double %172, %183
  %185 = fadd double %175, %184
  %186 = fmul double %182, 0x3FF921FB54442D18
  %187 = fsub double -0.000000e+00, %186
  %188 = tail call spir_func double @_Z3fmaddd(double %182, double 0x3FF921FB54442D18, double %187) #2
  %189 = tail call spir_func double @_Z3fmaddd(double %182, double 0x3C91A62633145C06, double %188) #2
  %190 = tail call spir_func double @_Z3fmaddd(double %185, double 0x3FF921FB54442D18, double %189) #2
  %191 = fadd double %190, %186
  store double %191, double addrspace(4)* %1, align 8
  %192 = fsub double %191, %186
  %193 = fsub double %190, %192
  store double %193, double addrspace(4)* %2, align 8
  %194 = and i32 %178, 3
  store i32 %194, i32 addrspace(4)* %3, align 4
  ret void
}

; Function Attrs: inlinehint nounwind readnone
define internal spir_func <2 x double> @79(double, double) #3 {
  %3 = fcmp ogt double %0, 6.800000e-01
  %4 = fcmp olt double %0, -6.800000e-01
  %5 = select i1 %3, double 1.000000e+00, double 0.000000e+00
  %6 = select i1 %4, double -1.000000e+00, double %5
  %7 = fsub double -0.000000e+00, %6
  %8 = tail call spir_func double @_Z3fmaddd(double %7, double %0, double 0x3FE921FB54442D18) #2
  %9 = tail call spir_func double @_Z3fmaddd(double %7, double %1, double 0x3C81A62633145C06) #2
  %10 = fadd double %8, %9
  %11 = or i1 %3, %4
  %12 = select i1 %11, double %10, double %0
  %13 = select i1 %11, double 0.000000e+00, double %1
  %14 = fmul double %13, %12
  %15 = fmul double %12, %12
  %16 = tail call spir_func double @_Z3fmaddd(double 2.000000e+00, double %14, double %15) #2
  %17 = tail call spir_func double @_Z3fmaddd(double %16, double 0x3F2D5DAF289C385A, double 0xBF977C24C7569ABB) #2
  %18 = tail call spir_func double @_Z3fmaddd(double %16, double %17, double 0x3FD7D50F6638564A) #2
  %19 = tail call spir_func double @_Z3fmaddd(double %16, double 0xBF2E7517EF6D98F8, double 0x3F9AB0F4F80A0ACF) #2
  %20 = tail call spir_func double @_Z3fmaddd(double %16, double %19, double 0xBFE08046499EB90F) #2
  %21 = tail call spir_func double @_Z3fmaddd(double %16, double %20, double 0x3FF1DFCB8CAA40B8) #2
  %22 = fdiv double %18, %21
  %23 = fmul double %16, %12
  %24 = tail call spir_func double @_Z3fmaddd(double %22, double %23, double %13) #2
  %25 = fadd double %12, %24
  %26 = bitcast double %25 to i64
  %27 = and i64 %26, -4294967296
  %28 = bitcast i64 %27 to double
  %29 = fsub double %28, %12
  %30 = fsub double %24, %29
  %31 = fdiv double 1.000000e+00, %25
  %32 = fsub double -0.000000e+00, %31
  %33 = bitcast double %32 to i64
  %34 = and i64 %33, -4294967296
  %35 = bitcast i64 %34 to double
  %36 = tail call spir_func double @_Z3fmaddd(double %35, double %28, double 1.000000e+00) #2
  %37 = tail call spir_func double @_Z3fmaddd(double %35, double %30, double %36) #2
  %38 = tail call spir_func double @_Z3fmaddd(double %37, double %32, double %35) #2
  %39 = fmul double %25, 2.000000e+00
  %40 = fadd double %25, 1.000000e+00
  %41 = fdiv double %39, %40
  %42 = fsub double 1.000000e+00, %41
  %43 = fmul double %6, %42
  %44 = fadd double %25, -1.000000e+00
  %45 = fdiv double %39, %44
  %46 = fadd double %45, -1.000000e+00
  %47 = fmul double %6, %46
  %48 = select i1 %11, double %43, double %25
  %49 = insertelement <2 x double> undef, double %48, i64 0
  %50 = select i1 %11, double %47, double %38
  %51 = insertelement <2 x double> %49, double %50, i64 1
  ret <2 x double> %51
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func double @_Z4tanhd(double) #1 {
  %2 = bitcast double %0 to i64
  %3 = and i64 %2, 9223372036854775807
  %4 = xor i64 %3, %2
  %5 = bitcast i64 %3 to double
  %6 = fmul double %5, %5
  %7 = tail call spir_func double @_Z3fmaddd(double %6, double 0xBE4E82D10D09AF81, double 0xBF2A387BFAF479C9) #2
  %8 = tail call spir_func double @_Z3fmaddd(double %6, double %7, double 0xBF920629B90302AE) #2
  %9 = tail call spir_func double @_Z3fmaddd(double %6, double %8, double 0xBFD189B6E8007758) #2
  %10 = tail call spir_func double @_Z3fmaddd(double %6, double 0x3F2B68B3CECAD284, double 0x3F94A3D4CC7A88A9) #2
  %11 = tail call spir_func double @_Z3fmaddd(double %6, double %10, double 0x3FD86CD01C4AB94C) #2
  %12 = tail call spir_func double @_Z3fmaddd(double %6, double %11, double 0x3FEA4E925C00B304) #2
  %13 = tail call spir_func double @_Z3fmaddd(double %6, double 0xBE48CC5A847E6CEC, double 0xBF25B483C69835DD) #2
  %14 = tail call spir_func double @_Z3fmaddd(double %6, double %13, double 0xBF8DEFAD6E212118) #2
  %15 = tail call spir_func double @_Z3fmaddd(double %6, double %14, double 0xBFCD28597C5AE288) #2
  %16 = tail call spir_func double @_Z3fmaddd(double %6, double 0x3F26AF77F334E750, double 0x3F912335BAEC487F) #2
  %17 = tail call spir_func double @_Z3fmaddd(double %6, double %16, double 0x3FD44D1459BCC5F6) #2
  %18 = tail call spir_func double @_Z3fmaddd(double %6, double %17, double 0x3FE5DE431D442AFD) #2
  %19 = fcmp olt double %5, 9.000000e-01
  %20 = select i1 %19, double %9, double %15
  %21 = select i1 %19, double %12, double %18
  %22 = fmul double %5, %6
  %23 = fdiv double %20, %21
  %24 = tail call double @llvm.fmuladd.f64(double %22, double %23, double %5)
  %25 = fmul double %5, 2.000000e+00
  %26 = tail call spir_func double @_Z3expd(double %25) #2
  %27 = fadd double %26, 1.000000e+00
  %28 = fdiv double 2.000000e+00, %27
  %29 = fsub double 1.000000e+00, %28
  %30 = fcmp ogt double %5, 1.000000e+00
  %31 = select i1 %30, double %29, double %24
  %32 = fcmp olt double %5, 0x3E30000000000000
  %33 = icmp ugt i64 %3, 9218868437227405312
  %34 = or i1 %33, %32
  %35 = select i1 %34, double %0, double %31
  %36 = fcmp ogt double %5, 0x4032B708872320E2
  %37 = bitcast double %35 to i64
  %38 = select i1 %36, i64 4607182418800017408, i64 %37
  %39 = or i64 %38, %4
  %40 = bitcast i64 %39 to double
  ret double %40
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func double @_Z5tanpid(double) #1 {
  %2 = bitcast double %0 to i64
  %3 = and i64 %2, -9223372036854775808
  %4 = xor i64 %3, -9223372036854775808
  %5 = xor i64 %3, %2
  %6 = bitcast i64 %5 to double
  %7 = fptosi double %6 to i64
  %8 = sitofp i64 %7 to double
  %9 = fsub double %6, %8
  %10 = shl i64 %7, 63
  %11 = xor i64 %10, %3
  %12 = icmp slt i64 %5, 9218868437227405312
  %13 = select i1 %12, i64 %3, i64 9221120237041090560
  %14 = icmp slt i64 %5, 4845873199050653696
  %15 = select i1 %14, i64 %11, i64 %13
  %16 = fsub double 1.000000e+00, %9
  %17 = fcmp ole double %9, 7.500000e-01
  %18 = fadd double %9, -5.000000e-01
  %19 = select i1 %17, double %18, double %16
  %20 = select i1 %17, i64 %3, i64 %4
  %21 = fcmp olt double %9, 5.000000e-01
  %22 = fsub double 5.000000e-01, %9
  %23 = select i1 %21, double %22, double %19
  %24 = select i1 %21, i64 %4, i64 %20
  %25 = fcmp ole double %9, 2.500000e-01
  %26 = select i1 %25, double %9, double %23
  %27 = select i1 %25, i64 %3, i64 %24
  %28 = fmul double %26, 0x400921FB54442D18
  %29 = tail call spir_func <2 x double> @80(double %28)
  %30 = xor i1 %25, true
  %31 = and i1 %17, %30
  %32 = extractelement <2 x double> %29, i64 1
  %33 = extractelement <2 x double> %29, i64 0
  %34 = select i1 %31, double %32, double %33
  %35 = bitcast double %34 to i64
  %36 = xor i64 %35, %27
  %37 = or i64 %11, 9218868437227405312
  %38 = fcmp oeq double %9, 5.000000e-01
  %39 = select i1 %38, i64 %37, i64 %36
  %40 = icmp slt i64 %5, 4841369599423283200
  %41 = select i1 %40, i64 %39, i64 %15
  %42 = bitcast i64 %41 to double
  ret double %42
}

; Function Attrs: inlinehint nounwind readnone
define internal spir_func <2 x double> @80(double) #3 {
  %2 = fcmp ogt double %0, 6.800000e-01
  %3 = fcmp olt double %0, -6.800000e-01
  %4 = select i1 %2, double 1.000000e+00, double 0.000000e+00
  %5 = select i1 %3, double -1.000000e+00, double %4
  %6 = fsub double -0.000000e+00, %5
  %7 = tail call spir_func double @_Z3fmaddd(double %6, double %0, double 0x3FE921FB54442D18) #2
  %8 = fadd double %7, 0x3C81A62633145C06
  %9 = or i1 %2, %3
  %10 = select i1 %9, double %8, double %0
  %11 = fmul double %10, 0.000000e+00
  %12 = fmul double %10, %10
  %13 = tail call spir_func double @_Z3fmaddd(double 2.000000e+00, double %11, double %12) #2
  %14 = tail call spir_func double @_Z3fmaddd(double %13, double 0x3F2D5DAF289C385A, double 0xBF977C24C7569ABB) #2
  %15 = tail call spir_func double @_Z3fmaddd(double %13, double %14, double 0x3FD7D50F6638564A) #2
  %16 = tail call spir_func double @_Z3fmaddd(double %13, double 0xBF2E7517EF6D98F8, double 0x3F9AB0F4F80A0ACF) #2
  %17 = tail call spir_func double @_Z3fmaddd(double %13, double %16, double 0xBFE08046499EB90F) #2
  %18 = tail call spir_func double @_Z3fmaddd(double %13, double %17, double 0x3FF1DFCB8CAA40B8) #2
  %19 = fdiv double %15, %18
  %20 = fmul double %13, %10
  %21 = fmul double %20, %19
  %22 = fadd double %10, %21
  %23 = bitcast double %22 to i64
  %24 = and i64 %23, -4294967296
  %25 = bitcast i64 %24 to double
  %26 = fsub double %25, %10
  %27 = fsub double %21, %26
  %28 = fdiv double 1.000000e+00, %22
  %29 = fsub double -0.000000e+00, %28
  %30 = bitcast double %29 to i64
  %31 = and i64 %30, -4294967296
  %32 = bitcast i64 %31 to double
  %33 = tail call spir_func double @_Z3fmaddd(double %32, double %25, double 1.000000e+00) #2
  %34 = tail call spir_func double @_Z3fmaddd(double %32, double %27, double %33) #2
  %35 = tail call spir_func double @_Z3fmaddd(double %34, double %29, double %32) #2
  %36 = fmul double %22, 2.000000e+00
  %37 = fadd double %22, 1.000000e+00
  %38 = fdiv double %36, %37
  %39 = fsub double 1.000000e+00, %38
  %40 = fmul double %5, %39
  %41 = fadd double %22, -1.000000e+00
  %42 = fdiv double %36, %41
  %43 = fadd double %42, -1.000000e+00
  %44 = fmul double %5, %43
  %45 = select i1 %9, double %40, double %22
  %46 = insertelement <2 x double> undef, double %45, i64 0
  %47 = select i1 %9, double %44, double %35
  %48 = insertelement <2 x double> %46, double %47, i64 1
  ret <2 x double> %48
}

; Function Attrs: nounwind readnone
define linkonce_odr spir_func double @_Z6tgammad(double) #1 {
  %2 = tail call spir_func double @_Z4fabsd(double %0) #2
  %3 = tail call spir_func double @_Z6lgammad(double %2) #2
  %4 = tail call spir_func double @_Z3expd(double %3) #2
  %5 = fcmp olt double %0, 0.000000e+00
  br i1 %5, label %6, label %15

; <label>:6                                       ; preds = %1
  %7 = tail call spir_func double @_Z5sinpid(double %0) #2
  %8 = fmul double %2, %4
  %9 = fmul double %8, %7
  %10 = fdiv double 0x400921FB54442D18, %9
  %11 = fcmp oeq double %10, 0.000000e+00
  %12 = select i1 %11, double 0x7FF0000000000000, double %10
  %13 = fcmp oeq double %7, 0.000000e+00
  %14 = select i1 %13, double 0x7FF8000000000000, double %12
  br label %15

; <label>:15                                      ; preds = %6, %1
  %16 = phi double [ %14, %6 ], [ %4, %1 ]
  ret double %16
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z5truncd(double) #0 {
  %2 = tail call spir_func double @__amdil_round_zero_f64(double %0) #10
  ret double %2
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <16 x double> @_Z5frexpDv16_dPU3AS4Dv16_i(<16 x double>, <16 x i32> addrspace(4)*) #6 {
  %3 = alloca <8 x i32>, align 32
  %4 = shufflevector <16 x double> %0, <16 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %5 = addrspacecast <8 x i32>* %3 to <8 x i32> addrspace(4)*
  %6 = call spir_func <8 x double> @_Z5frexpDv8_dPU3AS4Dv8_i(<8 x double> %4, <8 x i32> addrspace(4)* %5)
  %7 = shufflevector <8 x double> %6, <8 x double> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = load <8 x i32>* %3, align 32
  %9 = shufflevector <8 x i32> %8, <8 x i32> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %10 = shufflevector <16 x double> %0, <16 x double> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %11 = call spir_func <8 x double> @_Z5frexpDv8_dPU3AS4Dv8_i(<8 x double> %10, <8 x i32> addrspace(4)* %5)
  %12 = shufflevector <8 x double> %11, <8 x double> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %13 = shufflevector <16 x double> %7, <16 x double> %12, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  %14 = load <8 x i32>* %3, align 32
  %15 = shufflevector <8 x i32> %14, <8 x i32> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %16 = shufflevector <16 x i32> %9, <16 x i32> %15, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  store <16 x i32> %16, <16 x i32> addrspace(4)* %1, align 64
  ret <16 x double> %13
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <8 x double> @_Z5frexpDv8_dPU3AS4Dv8_i(<8 x double>, <8 x i32> addrspace(4)*) #6 {
  %3 = alloca <4 x i32>, align 16
  %4 = shufflevector <8 x double> %0, <8 x double> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %5 = addrspacecast <4 x i32>* %3 to <4 x i32> addrspace(4)*
  %6 = call spir_func <4 x double> @_Z5frexpDv4_dPU3AS4Dv4_i(<4 x double> %4, <4 x i32> addrspace(4)* %5)
  %7 = shufflevector <4 x double> %6, <4 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = load <4 x i32>* %3, align 16
  %9 = shufflevector <4 x i32> %8, <4 x i32> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %10 = shufflevector <8 x double> %0, <8 x double> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %11 = call spir_func <4 x double> @_Z5frexpDv4_dPU3AS4Dv4_i(<4 x double> %10, <4 x i32> addrspace(4)* %5)
  %12 = shufflevector <4 x double> %11, <4 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %13 = shufflevector <8 x double> %7, <8 x double> %12, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  %14 = load <4 x i32>* %3, align 16
  %15 = shufflevector <4 x i32> %14, <4 x i32> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %16 = shufflevector <8 x i32> %9, <8 x i32> %15, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  store <8 x i32> %16, <8 x i32> addrspace(4)* %1, align 32
  ret <8 x double> %13
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <4 x double> @_Z5frexpDv4_dPU3AS4Dv4_i(<4 x double>, <4 x i32> addrspace(4)*) #6 {
  %3 = alloca <2 x i32>, align 8
  %4 = shufflevector <4 x double> %0, <4 x double> undef, <2 x i32> <i32 0, i32 1>
  %5 = addrspacecast <2 x i32>* %3 to <2 x i32> addrspace(4)*
  %6 = call spir_func <2 x double> @_Z5frexpDv2_dPU3AS4Dv2_i(<2 x double> %4, <2 x i32> addrspace(4)* %5)
  %7 = shufflevector <2 x double> %6, <2 x double> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %8 = load <2 x i32>* %3, align 8
  %9 = shufflevector <2 x i32> %8, <2 x i32> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %10 = shufflevector <4 x double> %0, <4 x double> undef, <2 x i32> <i32 2, i32 3>
  %11 = call spir_func <2 x double> @_Z5frexpDv2_dPU3AS4Dv2_i(<2 x double> %10, <2 x i32> addrspace(4)* %5)
  %12 = shufflevector <2 x double> %11, <2 x double> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %13 = shufflevector <4 x double> %7, <4 x double> %12, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  %14 = load <2 x i32>* %3, align 8
  %15 = shufflevector <2 x i32> %14, <2 x i32> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %16 = shufflevector <4 x i32> %9, <4 x i32> %15, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  store <4 x i32> %16, <4 x i32> addrspace(4)* %1, align 16
  ret <4 x double> %13
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <2 x double> @_Z5frexpDv2_dPU3AS4Dv2_i(<2 x double>, <2 x i32> addrspace(4)*) #6 {
  %3 = alloca i32, align 4
  %4 = extractelement <2 x double> %0, i64 0
  %5 = addrspacecast i32* %3 to i32 addrspace(4)*
  %6 = call spir_func double @_Z5frexpdPU3AS4i(double %4, i32 addrspace(4)* %5) #11
  %7 = insertelement <2 x double> undef, double %6, i64 0
  %8 = load i32* %3, align 4
  %9 = insertelement <2 x i32> undef, i32 %8, i64 0
  %10 = extractelement <2 x double> %0, i64 1
  %11 = call spir_func double @_Z5frexpdPU3AS4i(double %10, i32 addrspace(4)* %5) #11
  %12 = insertelement <2 x double> %7, double %11, i64 1
  %13 = load i32* %3, align 4
  %14 = insertelement <2 x i32> %9, i32 %13, i64 1
  store <2 x i32> %14, <2 x i32> addrspace(4)* %1, align 8
  ret <2 x double> %12
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <3 x double> @_Z5frexpDv3_dPU3AS4Dv3_i(<3 x double>, <3 x i32> addrspace(4)*) #6 {
  %3 = alloca <2 x i32>, align 8
  %4 = alloca i32, align 4
  %5 = shufflevector <3 x double> %0, <3 x double> undef, <2 x i32> <i32 0, i32 1>
  %6 = addrspacecast <2 x i32>* %3 to <2 x i32> addrspace(4)*
  %7 = call spir_func <2 x double> @_Z5frexpDv2_dPU3AS4Dv2_i(<2 x double> %5, <2 x i32> addrspace(4)* %6)
  %8 = shufflevector <2 x double> %7, <2 x double> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %9 = load <2 x i32>* %3, align 8
  %10 = shufflevector <2 x i32> %9, <2 x i32> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %11 = extractelement <3 x double> %0, i64 2
  %12 = addrspacecast i32* %4 to i32 addrspace(4)*
  %13 = call spir_func double @_Z5frexpdPU3AS4i(double %11, i32 addrspace(4)* %12) #11
  %14 = insertelement <3 x double> %8, double %13, i64 2
  %15 = load i32* %4, align 4
  %16 = insertelement <3 x i32> %10, i32 %15, i64 2
  %17 = shufflevector <3 x i32> %16, <3 x i32> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 undef>
  %18 = bitcast <3 x i32> addrspace(4)* %1 to <4 x i32> addrspace(4)*
  store <4 x i32> %17, <4 x i32> addrspace(4)* %18, align 16
  ret <3 x double> %14
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <16 x double> @_Z8lgamma_rDv16_dPU3AS4Dv16_i(<16 x double>, <16 x i32> addrspace(4)*) #6 {
  %3 = alloca <8 x i32>, align 32
  %4 = shufflevector <16 x double> %0, <16 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %5 = addrspacecast <8 x i32>* %3 to <8 x i32> addrspace(4)*
  %6 = call spir_func <8 x double> @_Z8lgamma_rDv8_dPU3AS4Dv8_i(<8 x double> %4, <8 x i32> addrspace(4)* %5)
  %7 = shufflevector <8 x double> %6, <8 x double> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = load <8 x i32>* %3, align 32
  %9 = shufflevector <8 x i32> %8, <8 x i32> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %10 = shufflevector <16 x double> %0, <16 x double> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %11 = call spir_func <8 x double> @_Z8lgamma_rDv8_dPU3AS4Dv8_i(<8 x double> %10, <8 x i32> addrspace(4)* %5)
  %12 = shufflevector <8 x double> %11, <8 x double> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %13 = shufflevector <16 x double> %7, <16 x double> %12, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  %14 = load <8 x i32>* %3, align 32
  %15 = shufflevector <8 x i32> %14, <8 x i32> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %16 = shufflevector <16 x i32> %9, <16 x i32> %15, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  store <16 x i32> %16, <16 x i32> addrspace(4)* %1, align 64
  ret <16 x double> %13
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <8 x double> @_Z8lgamma_rDv8_dPU3AS4Dv8_i(<8 x double>, <8 x i32> addrspace(4)*) #6 {
  %3 = alloca <4 x i32>, align 16
  %4 = shufflevector <8 x double> %0, <8 x double> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %5 = addrspacecast <4 x i32>* %3 to <4 x i32> addrspace(4)*
  %6 = call spir_func <4 x double> @_Z8lgamma_rDv4_dPU3AS4Dv4_i(<4 x double> %4, <4 x i32> addrspace(4)* %5)
  %7 = shufflevector <4 x double> %6, <4 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = load <4 x i32>* %3, align 16
  %9 = shufflevector <4 x i32> %8, <4 x i32> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %10 = shufflevector <8 x double> %0, <8 x double> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %11 = call spir_func <4 x double> @_Z8lgamma_rDv4_dPU3AS4Dv4_i(<4 x double> %10, <4 x i32> addrspace(4)* %5)
  %12 = shufflevector <4 x double> %11, <4 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %13 = shufflevector <8 x double> %7, <8 x double> %12, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  %14 = load <4 x i32>* %3, align 16
  %15 = shufflevector <4 x i32> %14, <4 x i32> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %16 = shufflevector <8 x i32> %9, <8 x i32> %15, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  store <8 x i32> %16, <8 x i32> addrspace(4)* %1, align 32
  ret <8 x double> %13
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <4 x double> @_Z8lgamma_rDv4_dPU3AS4Dv4_i(<4 x double>, <4 x i32> addrspace(4)*) #6 {
  %3 = alloca <2 x i32>, align 8
  %4 = shufflevector <4 x double> %0, <4 x double> undef, <2 x i32> <i32 0, i32 1>
  %5 = addrspacecast <2 x i32>* %3 to <2 x i32> addrspace(4)*
  %6 = call spir_func <2 x double> @_Z8lgamma_rDv2_dPU3AS4Dv2_i(<2 x double> %4, <2 x i32> addrspace(4)* %5)
  %7 = shufflevector <2 x double> %6, <2 x double> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %8 = load <2 x i32>* %3, align 8
  %9 = shufflevector <2 x i32> %8, <2 x i32> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %10 = shufflevector <4 x double> %0, <4 x double> undef, <2 x i32> <i32 2, i32 3>
  %11 = call spir_func <2 x double> @_Z8lgamma_rDv2_dPU3AS4Dv2_i(<2 x double> %10, <2 x i32> addrspace(4)* %5)
  %12 = shufflevector <2 x double> %11, <2 x double> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %13 = shufflevector <4 x double> %7, <4 x double> %12, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  %14 = load <2 x i32>* %3, align 8
  %15 = shufflevector <2 x i32> %14, <2 x i32> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %16 = shufflevector <4 x i32> %9, <4 x i32> %15, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  store <4 x i32> %16, <4 x i32> addrspace(4)* %1, align 16
  ret <4 x double> %13
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <2 x double> @_Z8lgamma_rDv2_dPU3AS4Dv2_i(<2 x double>, <2 x i32> addrspace(4)*) #6 {
  %3 = alloca i32, align 4
  %4 = extractelement <2 x double> %0, i64 0
  %5 = addrspacecast i32* %3 to i32 addrspace(4)*
  %6 = call spir_func double @_Z8lgamma_rdPU3AS4i(double %4, i32 addrspace(4)* %5) #11
  %7 = insertelement <2 x double> undef, double %6, i64 0
  %8 = load i32* %3, align 4
  %9 = insertelement <2 x i32> undef, i32 %8, i64 0
  %10 = extractelement <2 x double> %0, i64 1
  %11 = call spir_func double @_Z8lgamma_rdPU3AS4i(double %10, i32 addrspace(4)* %5) #11
  %12 = insertelement <2 x double> %7, double %11, i64 1
  %13 = load i32* %3, align 4
  %14 = insertelement <2 x i32> %9, i32 %13, i64 1
  store <2 x i32> %14, <2 x i32> addrspace(4)* %1, align 8
  ret <2 x double> %12
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <3 x double> @_Z8lgamma_rDv3_dPU3AS4Dv3_i(<3 x double>, <3 x i32> addrspace(4)*) #6 {
  %3 = alloca <2 x i32>, align 8
  %4 = alloca i32, align 4
  %5 = shufflevector <3 x double> %0, <3 x double> undef, <2 x i32> <i32 0, i32 1>
  %6 = addrspacecast <2 x i32>* %3 to <2 x i32> addrspace(4)*
  %7 = call spir_func <2 x double> @_Z8lgamma_rDv2_dPU3AS4Dv2_i(<2 x double> %5, <2 x i32> addrspace(4)* %6)
  %8 = shufflevector <2 x double> %7, <2 x double> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %9 = load <2 x i32>* %3, align 8
  %10 = shufflevector <2 x i32> %9, <2 x i32> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %11 = extractelement <3 x double> %0, i64 2
  %12 = addrspacecast i32* %4 to i32 addrspace(4)*
  %13 = call spir_func double @_Z8lgamma_rdPU3AS4i(double %11, i32 addrspace(4)* %12) #11
  %14 = insertelement <3 x double> %8, double %13, i64 2
  %15 = load i32* %4, align 4
  %16 = insertelement <3 x i32> %10, i32 %15, i64 2
  %17 = shufflevector <3 x i32> %16, <3 x i32> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 undef>
  %18 = bitcast <3 x i32> addrspace(4)* %1 to <4 x i32> addrspace(4)*
  store <4 x i32> %17, <4 x i32> addrspace(4)* %18, align 16
  ret <3 x double> %14
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <16 x double> @_Z6remquoDv16_dS_PU3AS4Dv16_i(<16 x double>, <16 x double>, <16 x i32> addrspace(4)*) #6 {
  %4 = alloca <8 x i32>, align 32
  %5 = shufflevector <16 x double> %0, <16 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %6 = shufflevector <16 x double> %1, <16 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %7 = addrspacecast <8 x i32>* %4 to <8 x i32> addrspace(4)*
  %8 = call spir_func <8 x double> @_Z6remquoDv8_dS_PU3AS4Dv8_i(<8 x double> %5, <8 x double> %6, <8 x i32> addrspace(4)* %7)
  %9 = shufflevector <8 x double> %8, <8 x double> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %10 = load <8 x i32>* %4, align 32
  %11 = shufflevector <8 x i32> %10, <8 x i32> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %12 = shufflevector <16 x double> %0, <16 x double> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %13 = shufflevector <16 x double> %1, <16 x double> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %14 = call spir_func <8 x double> @_Z6remquoDv8_dS_PU3AS4Dv8_i(<8 x double> %12, <8 x double> %13, <8 x i32> addrspace(4)* %7)
  %15 = shufflevector <8 x double> %14, <8 x double> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %16 = shufflevector <16 x double> %9, <16 x double> %15, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  %17 = load <8 x i32>* %4, align 32
  %18 = shufflevector <8 x i32> %17, <8 x i32> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %19 = shufflevector <16 x i32> %11, <16 x i32> %18, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  store <16 x i32> %19, <16 x i32> addrspace(4)* %2, align 64
  ret <16 x double> %16
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <8 x double> @_Z6remquoDv8_dS_PU3AS4Dv8_i(<8 x double>, <8 x double>, <8 x i32> addrspace(4)*) #6 {
  %4 = alloca <4 x i32>, align 16
  %5 = shufflevector <8 x double> %0, <8 x double> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %6 = shufflevector <8 x double> %1, <8 x double> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %7 = addrspacecast <4 x i32>* %4 to <4 x i32> addrspace(4)*
  %8 = call spir_func <4 x double> @_Z6remquoDv4_dS_PU3AS4Dv4_i(<4 x double> %5, <4 x double> %6, <4 x i32> addrspace(4)* %7)
  %9 = shufflevector <4 x double> %8, <4 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %10 = load <4 x i32>* %4, align 16
  %11 = shufflevector <4 x i32> %10, <4 x i32> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %12 = shufflevector <8 x double> %0, <8 x double> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %13 = shufflevector <8 x double> %1, <8 x double> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %14 = call spir_func <4 x double> @_Z6remquoDv4_dS_PU3AS4Dv4_i(<4 x double> %12, <4 x double> %13, <4 x i32> addrspace(4)* %7)
  %15 = shufflevector <4 x double> %14, <4 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %16 = shufflevector <8 x double> %9, <8 x double> %15, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  %17 = load <4 x i32>* %4, align 16
  %18 = shufflevector <4 x i32> %17, <4 x i32> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %19 = shufflevector <8 x i32> %11, <8 x i32> %18, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  store <8 x i32> %19, <8 x i32> addrspace(4)* %2, align 32
  ret <8 x double> %16
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <4 x double> @_Z6remquoDv4_dS_PU3AS4Dv4_i(<4 x double>, <4 x double>, <4 x i32> addrspace(4)*) #6 {
  %4 = alloca <2 x i32>, align 8
  %5 = shufflevector <4 x double> %0, <4 x double> undef, <2 x i32> <i32 0, i32 1>
  %6 = shufflevector <4 x double> %1, <4 x double> undef, <2 x i32> <i32 0, i32 1>
  %7 = addrspacecast <2 x i32>* %4 to <2 x i32> addrspace(4)*
  %8 = call spir_func <2 x double> @_Z6remquoDv2_dS_PU3AS4Dv2_i(<2 x double> %5, <2 x double> %6, <2 x i32> addrspace(4)* %7)
  %9 = shufflevector <2 x double> %8, <2 x double> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %10 = load <2 x i32>* %4, align 8
  %11 = shufflevector <2 x i32> %10, <2 x i32> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %12 = shufflevector <4 x double> %0, <4 x double> undef, <2 x i32> <i32 2, i32 3>
  %13 = shufflevector <4 x double> %1, <4 x double> undef, <2 x i32> <i32 2, i32 3>
  %14 = call spir_func <2 x double> @_Z6remquoDv2_dS_PU3AS4Dv2_i(<2 x double> %12, <2 x double> %13, <2 x i32> addrspace(4)* %7)
  %15 = shufflevector <2 x double> %14, <2 x double> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %16 = shufflevector <4 x double> %9, <4 x double> %15, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  %17 = load <2 x i32>* %4, align 8
  %18 = shufflevector <2 x i32> %17, <2 x i32> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %19 = shufflevector <4 x i32> %11, <4 x i32> %18, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  store <4 x i32> %19, <4 x i32> addrspace(4)* %2, align 16
  ret <4 x double> %16
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <2 x double> @_Z6remquoDv2_dS_PU3AS4Dv2_i(<2 x double>, <2 x double>, <2 x i32> addrspace(4)*) #6 {
  %4 = alloca i32, align 4
  %5 = extractelement <2 x double> %0, i64 0
  %6 = extractelement <2 x double> %1, i64 0
  %7 = addrspacecast i32* %4 to i32 addrspace(4)*
  %8 = call spir_func double @_Z6remquoddPU3AS4i(double %5, double %6, i32 addrspace(4)* %7) #11
  %9 = insertelement <2 x double> undef, double %8, i64 0
  %10 = load i32* %4, align 4
  %11 = insertelement <2 x i32> undef, i32 %10, i64 0
  %12 = extractelement <2 x double> %0, i64 1
  %13 = extractelement <2 x double> %1, i64 1
  %14 = call spir_func double @_Z6remquoddPU3AS4i(double %12, double %13, i32 addrspace(4)* %7) #11
  %15 = insertelement <2 x double> %9, double %14, i64 1
  %16 = load i32* %4, align 4
  %17 = insertelement <2 x i32> %11, i32 %16, i64 1
  store <2 x i32> %17, <2 x i32> addrspace(4)* %2, align 8
  ret <2 x double> %15
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <3 x double> @_Z6remquoDv3_dS_PU3AS4Dv3_i(<3 x double>, <3 x double>, <3 x i32> addrspace(4)*) #6 {
  %4 = alloca <2 x i32>, align 8
  %5 = alloca i32, align 4
  %6 = shufflevector <3 x double> %0, <3 x double> undef, <2 x i32> <i32 0, i32 1>
  %7 = shufflevector <3 x double> %1, <3 x double> undef, <2 x i32> <i32 0, i32 1>
  %8 = addrspacecast <2 x i32>* %4 to <2 x i32> addrspace(4)*
  %9 = call spir_func <2 x double> @_Z6remquoDv2_dS_PU3AS4Dv2_i(<2 x double> %6, <2 x double> %7, <2 x i32> addrspace(4)* %8)
  %10 = shufflevector <2 x double> %9, <2 x double> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %11 = load <2 x i32>* %4, align 8
  %12 = shufflevector <2 x i32> %11, <2 x i32> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %13 = extractelement <3 x double> %0, i64 2
  %14 = extractelement <3 x double> %1, i64 2
  %15 = addrspacecast i32* %5 to i32 addrspace(4)*
  %16 = call spir_func double @_Z6remquoddPU3AS4i(double %13, double %14, i32 addrspace(4)* %15) #11
  %17 = insertelement <3 x double> %10, double %16, i64 2
  %18 = load i32* %5, align 4
  %19 = insertelement <3 x i32> %12, i32 %18, i64 2
  %20 = shufflevector <3 x i32> %19, <3 x i32> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 undef>
  %21 = bitcast <3 x i32> addrspace(4)* %2 to <4 x i32> addrspace(4)*
  store <4 x i32> %20, <4 x i32> addrspace(4)* %21, align 16
  ret <3 x double> %17
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <16 x double> @_Z5fractDv16_dPU3AS4S_(<16 x double>, <16 x double> addrspace(4)*) #6 {
  %3 = alloca <8 x double>, align 64
  %4 = shufflevector <16 x double> %0, <16 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %5 = addrspacecast <8 x double>* %3 to <8 x double> addrspace(4)*
  %6 = call spir_func <8 x double> @_Z5fractDv8_dPU3AS4S_(<8 x double> %4, <8 x double> addrspace(4)* %5)
  %7 = shufflevector <8 x double> %6, <8 x double> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = load <8 x double>* %3, align 64
  %9 = shufflevector <8 x double> %8, <8 x double> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %10 = shufflevector <16 x double> %0, <16 x double> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %11 = call spir_func <8 x double> @_Z5fractDv8_dPU3AS4S_(<8 x double> %10, <8 x double> addrspace(4)* %5)
  %12 = shufflevector <8 x double> %11, <8 x double> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %13 = shufflevector <16 x double> %7, <16 x double> %12, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  %14 = load <8 x double>* %3, align 64
  %15 = shufflevector <8 x double> %14, <8 x double> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %16 = shufflevector <16 x double> %9, <16 x double> %15, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  store <16 x double> %16, <16 x double> addrspace(4)* %1, align 128
  ret <16 x double> %13
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <8 x double> @_Z5fractDv8_dPU3AS4S_(<8 x double>, <8 x double> addrspace(4)*) #6 {
  %3 = alloca <4 x double>, align 32
  %4 = shufflevector <8 x double> %0, <8 x double> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %5 = addrspacecast <4 x double>* %3 to <4 x double> addrspace(4)*
  %6 = call spir_func <4 x double> @_Z5fractDv4_dPU3AS4S_(<4 x double> %4, <4 x double> addrspace(4)* %5)
  %7 = shufflevector <4 x double> %6, <4 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = load <4 x double>* %3, align 32
  %9 = shufflevector <4 x double> %8, <4 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %10 = shufflevector <8 x double> %0, <8 x double> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %11 = call spir_func <4 x double> @_Z5fractDv4_dPU3AS4S_(<4 x double> %10, <4 x double> addrspace(4)* %5)
  %12 = shufflevector <4 x double> %11, <4 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %13 = shufflevector <8 x double> %7, <8 x double> %12, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  %14 = load <4 x double>* %3, align 32
  %15 = shufflevector <4 x double> %14, <4 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %16 = shufflevector <8 x double> %9, <8 x double> %15, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  store <8 x double> %16, <8 x double> addrspace(4)* %1, align 64
  ret <8 x double> %13
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <4 x double> @_Z5fractDv4_dPU3AS4S_(<4 x double>, <4 x double> addrspace(4)*) #6 {
  %3 = alloca <2 x double>, align 16
  %4 = shufflevector <4 x double> %0, <4 x double> undef, <2 x i32> <i32 0, i32 1>
  %5 = addrspacecast <2 x double>* %3 to <2 x double> addrspace(4)*
  %6 = call spir_func <2 x double> @_Z5fractDv2_dPU3AS4S_(<2 x double> %4, <2 x double> addrspace(4)* %5)
  %7 = shufflevector <2 x double> %6, <2 x double> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %8 = load <2 x double>* %3, align 16
  %9 = shufflevector <2 x double> %8, <2 x double> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %10 = shufflevector <4 x double> %0, <4 x double> undef, <2 x i32> <i32 2, i32 3>
  %11 = call spir_func <2 x double> @_Z5fractDv2_dPU3AS4S_(<2 x double> %10, <2 x double> addrspace(4)* %5)
  %12 = shufflevector <2 x double> %11, <2 x double> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %13 = shufflevector <4 x double> %7, <4 x double> %12, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  %14 = load <2 x double>* %3, align 16
  %15 = shufflevector <2 x double> %14, <2 x double> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %16 = shufflevector <4 x double> %9, <4 x double> %15, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  store <4 x double> %16, <4 x double> addrspace(4)* %1, align 32
  ret <4 x double> %13
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <2 x double> @_Z5fractDv2_dPU3AS4S_(<2 x double>, <2 x double> addrspace(4)*) #6 {
  %3 = alloca double, align 8
  %4 = extractelement <2 x double> %0, i64 0
  %5 = addrspacecast double* %3 to double addrspace(4)*
  %6 = call spir_func double @_Z5fractdPU3AS4d(double %4, double addrspace(4)* %5) #11
  %7 = insertelement <2 x double> undef, double %6, i64 0
  %8 = load double* %3, align 8
  %9 = insertelement <2 x double> undef, double %8, i64 0
  %10 = extractelement <2 x double> %0, i64 1
  %11 = call spir_func double @_Z5fractdPU3AS4d(double %10, double addrspace(4)* %5) #11
  %12 = insertelement <2 x double> %7, double %11, i64 1
  %13 = load double* %3, align 8
  %14 = insertelement <2 x double> %9, double %13, i64 1
  store <2 x double> %14, <2 x double> addrspace(4)* %1, align 16
  ret <2 x double> %12
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <3 x double> @_Z5fractDv3_dPU3AS4S_(<3 x double>, <3 x double> addrspace(4)*) #6 {
  %3 = alloca <2 x double>, align 16
  %4 = alloca double, align 8
  %5 = shufflevector <3 x double> %0, <3 x double> undef, <2 x i32> <i32 0, i32 1>
  %6 = addrspacecast <2 x double>* %3 to <2 x double> addrspace(4)*
  %7 = call spir_func <2 x double> @_Z5fractDv2_dPU3AS4S_(<2 x double> %5, <2 x double> addrspace(4)* %6)
  %8 = shufflevector <2 x double> %7, <2 x double> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %9 = load <2 x double>* %3, align 16
  %10 = shufflevector <2 x double> %9, <2 x double> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %11 = extractelement <3 x double> %0, i64 2
  %12 = addrspacecast double* %4 to double addrspace(4)*
  %13 = call spir_func double @_Z5fractdPU3AS4d(double %11, double addrspace(4)* %12) #11
  %14 = insertelement <3 x double> %8, double %13, i64 2
  %15 = load double* %4, align 8
  %16 = insertelement <3 x double> %10, double %15, i64 2
  %17 = shufflevector <3 x double> %16, <3 x double> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 undef>
  %18 = bitcast <3 x double> addrspace(4)* %1 to <4 x double> addrspace(4)*
  store <4 x double> %17, <4 x double> addrspace(4)* %18, align 32
  ret <3 x double> %14
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <16 x double> @_Z4modfDv16_dPU3AS4S_(<16 x double>, <16 x double> addrspace(4)*) #6 {
  %3 = alloca <8 x double>, align 64
  %4 = shufflevector <16 x double> %0, <16 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %5 = addrspacecast <8 x double>* %3 to <8 x double> addrspace(4)*
  %6 = call spir_func <8 x double> @_Z4modfDv8_dPU3AS4S_(<8 x double> %4, <8 x double> addrspace(4)* %5)
  %7 = shufflevector <8 x double> %6, <8 x double> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = load <8 x double>* %3, align 64
  %9 = shufflevector <8 x double> %8, <8 x double> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %10 = shufflevector <16 x double> %0, <16 x double> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %11 = call spir_func <8 x double> @_Z4modfDv8_dPU3AS4S_(<8 x double> %10, <8 x double> addrspace(4)* %5)
  %12 = shufflevector <8 x double> %11, <8 x double> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %13 = shufflevector <16 x double> %7, <16 x double> %12, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  %14 = load <8 x double>* %3, align 64
  %15 = shufflevector <8 x double> %14, <8 x double> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %16 = shufflevector <16 x double> %9, <16 x double> %15, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  store <16 x double> %16, <16 x double> addrspace(4)* %1, align 128
  ret <16 x double> %13
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <8 x double> @_Z4modfDv8_dPU3AS4S_(<8 x double>, <8 x double> addrspace(4)*) #6 {
  %3 = alloca <4 x double>, align 32
  %4 = shufflevector <8 x double> %0, <8 x double> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %5 = addrspacecast <4 x double>* %3 to <4 x double> addrspace(4)*
  %6 = call spir_func <4 x double> @_Z4modfDv4_dPU3AS4S_(<4 x double> %4, <4 x double> addrspace(4)* %5)
  %7 = shufflevector <4 x double> %6, <4 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = load <4 x double>* %3, align 32
  %9 = shufflevector <4 x double> %8, <4 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %10 = shufflevector <8 x double> %0, <8 x double> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %11 = call spir_func <4 x double> @_Z4modfDv4_dPU3AS4S_(<4 x double> %10, <4 x double> addrspace(4)* %5)
  %12 = shufflevector <4 x double> %11, <4 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %13 = shufflevector <8 x double> %7, <8 x double> %12, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  %14 = load <4 x double>* %3, align 32
  %15 = shufflevector <4 x double> %14, <4 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %16 = shufflevector <8 x double> %9, <8 x double> %15, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  store <8 x double> %16, <8 x double> addrspace(4)* %1, align 64
  ret <8 x double> %13
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <4 x double> @_Z4modfDv4_dPU3AS4S_(<4 x double>, <4 x double> addrspace(4)*) #6 {
  %3 = alloca <2 x double>, align 16
  %4 = shufflevector <4 x double> %0, <4 x double> undef, <2 x i32> <i32 0, i32 1>
  %5 = addrspacecast <2 x double>* %3 to <2 x double> addrspace(4)*
  %6 = call spir_func <2 x double> @_Z4modfDv2_dPU3AS4S_(<2 x double> %4, <2 x double> addrspace(4)* %5)
  %7 = shufflevector <2 x double> %6, <2 x double> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %8 = load <2 x double>* %3, align 16
  %9 = shufflevector <2 x double> %8, <2 x double> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %10 = shufflevector <4 x double> %0, <4 x double> undef, <2 x i32> <i32 2, i32 3>
  %11 = call spir_func <2 x double> @_Z4modfDv2_dPU3AS4S_(<2 x double> %10, <2 x double> addrspace(4)* %5)
  %12 = shufflevector <2 x double> %11, <2 x double> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %13 = shufflevector <4 x double> %7, <4 x double> %12, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  %14 = load <2 x double>* %3, align 16
  %15 = shufflevector <2 x double> %14, <2 x double> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %16 = shufflevector <4 x double> %9, <4 x double> %15, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  store <4 x double> %16, <4 x double> addrspace(4)* %1, align 32
  ret <4 x double> %13
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <2 x double> @_Z4modfDv2_dPU3AS4S_(<2 x double>, <2 x double> addrspace(4)*) #6 {
  %3 = alloca double, align 8
  %4 = extractelement <2 x double> %0, i64 0
  %5 = addrspacecast double* %3 to double addrspace(4)*
  %6 = call spir_func double @_Z4modfdPU3AS4d(double %4, double addrspace(4)* %5) #11
  %7 = insertelement <2 x double> undef, double %6, i64 0
  %8 = load double* %3, align 8
  %9 = insertelement <2 x double> undef, double %8, i64 0
  %10 = extractelement <2 x double> %0, i64 1
  %11 = call spir_func double @_Z4modfdPU3AS4d(double %10, double addrspace(4)* %5) #11
  %12 = insertelement <2 x double> %7, double %11, i64 1
  %13 = load double* %3, align 8
  %14 = insertelement <2 x double> %9, double %13, i64 1
  store <2 x double> %14, <2 x double> addrspace(4)* %1, align 16
  ret <2 x double> %12
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <3 x double> @_Z4modfDv3_dPU3AS4S_(<3 x double>, <3 x double> addrspace(4)*) #6 {
  %3 = alloca <2 x double>, align 16
  %4 = alloca double, align 8
  %5 = shufflevector <3 x double> %0, <3 x double> undef, <2 x i32> <i32 0, i32 1>
  %6 = addrspacecast <2 x double>* %3 to <2 x double> addrspace(4)*
  %7 = call spir_func <2 x double> @_Z4modfDv2_dPU3AS4S_(<2 x double> %5, <2 x double> addrspace(4)* %6)
  %8 = shufflevector <2 x double> %7, <2 x double> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %9 = load <2 x double>* %3, align 16
  %10 = shufflevector <2 x double> %9, <2 x double> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %11 = extractelement <3 x double> %0, i64 2
  %12 = addrspacecast double* %4 to double addrspace(4)*
  %13 = call spir_func double @_Z4modfdPU3AS4d(double %11, double addrspace(4)* %12) #11
  %14 = insertelement <3 x double> %8, double %13, i64 2
  %15 = load double* %4, align 8
  %16 = insertelement <3 x double> %10, double %15, i64 2
  %17 = shufflevector <3 x double> %16, <3 x double> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 undef>
  %18 = bitcast <3 x double> addrspace(4)* %1 to <4 x double> addrspace(4)*
  store <4 x double> %17, <4 x double> addrspace(4)* %18, align 32
  ret <3 x double> %14
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <16 x double> @_Z6sincosDv16_dPU3AS4S_(<16 x double>, <16 x double> addrspace(4)*) #6 {
  %3 = alloca <8 x double>, align 64
  %4 = shufflevector <16 x double> %0, <16 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %5 = addrspacecast <8 x double>* %3 to <8 x double> addrspace(4)*
  %6 = call spir_func <8 x double> @_Z6sincosDv8_dPU3AS4S_(<8 x double> %4, <8 x double> addrspace(4)* %5)
  %7 = shufflevector <8 x double> %6, <8 x double> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = load <8 x double>* %3, align 64
  %9 = shufflevector <8 x double> %8, <8 x double> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %10 = shufflevector <16 x double> %0, <16 x double> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %11 = call spir_func <8 x double> @_Z6sincosDv8_dPU3AS4S_(<8 x double> %10, <8 x double> addrspace(4)* %5)
  %12 = shufflevector <8 x double> %11, <8 x double> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %13 = shufflevector <16 x double> %7, <16 x double> %12, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  %14 = load <8 x double>* %3, align 64
  %15 = shufflevector <8 x double> %14, <8 x double> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %16 = shufflevector <16 x double> %9, <16 x double> %15, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  store <16 x double> %16, <16 x double> addrspace(4)* %1, align 128
  ret <16 x double> %13
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <8 x double> @_Z6sincosDv8_dPU3AS4S_(<8 x double>, <8 x double> addrspace(4)*) #6 {
  %3 = alloca <4 x double>, align 32
  %4 = shufflevector <8 x double> %0, <8 x double> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %5 = addrspacecast <4 x double>* %3 to <4 x double> addrspace(4)*
  %6 = call spir_func <4 x double> @_Z6sincosDv4_dPU3AS4S_(<4 x double> %4, <4 x double> addrspace(4)* %5)
  %7 = shufflevector <4 x double> %6, <4 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = load <4 x double>* %3, align 32
  %9 = shufflevector <4 x double> %8, <4 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %10 = shufflevector <8 x double> %0, <8 x double> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %11 = call spir_func <4 x double> @_Z6sincosDv4_dPU3AS4S_(<4 x double> %10, <4 x double> addrspace(4)* %5)
  %12 = shufflevector <4 x double> %11, <4 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %13 = shufflevector <8 x double> %7, <8 x double> %12, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  %14 = load <4 x double>* %3, align 32
  %15 = shufflevector <4 x double> %14, <4 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %16 = shufflevector <8 x double> %9, <8 x double> %15, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  store <8 x double> %16, <8 x double> addrspace(4)* %1, align 64
  ret <8 x double> %13
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <4 x double> @_Z6sincosDv4_dPU3AS4S_(<4 x double>, <4 x double> addrspace(4)*) #6 {
  %3 = alloca <2 x double>, align 16
  %4 = shufflevector <4 x double> %0, <4 x double> undef, <2 x i32> <i32 0, i32 1>
  %5 = addrspacecast <2 x double>* %3 to <2 x double> addrspace(4)*
  %6 = call spir_func <2 x double> @_Z6sincosDv2_dPU3AS4S_(<2 x double> %4, <2 x double> addrspace(4)* %5)
  %7 = shufflevector <2 x double> %6, <2 x double> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %8 = load <2 x double>* %3, align 16
  %9 = shufflevector <2 x double> %8, <2 x double> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %10 = shufflevector <4 x double> %0, <4 x double> undef, <2 x i32> <i32 2, i32 3>
  %11 = call spir_func <2 x double> @_Z6sincosDv2_dPU3AS4S_(<2 x double> %10, <2 x double> addrspace(4)* %5)
  %12 = shufflevector <2 x double> %11, <2 x double> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %13 = shufflevector <4 x double> %7, <4 x double> %12, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  %14 = load <2 x double>* %3, align 16
  %15 = shufflevector <2 x double> %14, <2 x double> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %16 = shufflevector <4 x double> %9, <4 x double> %15, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  store <4 x double> %16, <4 x double> addrspace(4)* %1, align 32
  ret <4 x double> %13
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <2 x double> @_Z6sincosDv2_dPU3AS4S_(<2 x double>, <2 x double> addrspace(4)*) #6 {
  %3 = alloca double, align 8
  %4 = extractelement <2 x double> %0, i64 0
  %5 = addrspacecast double* %3 to double addrspace(4)*
  %6 = call spir_func double @_Z6sincosdPU3AS4d(double %4, double addrspace(4)* %5) #11
  %7 = insertelement <2 x double> undef, double %6, i64 0
  %8 = load double* %3, align 8
  %9 = insertelement <2 x double> undef, double %8, i64 0
  %10 = extractelement <2 x double> %0, i64 1
  %11 = call spir_func double @_Z6sincosdPU3AS4d(double %10, double addrspace(4)* %5) #11
  %12 = insertelement <2 x double> %7, double %11, i64 1
  %13 = load double* %3, align 8
  %14 = insertelement <2 x double> %9, double %13, i64 1
  store <2 x double> %14, <2 x double> addrspace(4)* %1, align 16
  ret <2 x double> %12
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <3 x double> @_Z6sincosDv3_dPU3AS4S_(<3 x double>, <3 x double> addrspace(4)*) #6 {
  %3 = alloca <2 x double>, align 16
  %4 = alloca double, align 8
  %5 = shufflevector <3 x double> %0, <3 x double> undef, <2 x i32> <i32 0, i32 1>
  %6 = addrspacecast <2 x double>* %3 to <2 x double> addrspace(4)*
  %7 = call spir_func <2 x double> @_Z6sincosDv2_dPU3AS4S_(<2 x double> %5, <2 x double> addrspace(4)* %6)
  %8 = shufflevector <2 x double> %7, <2 x double> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %9 = load <2 x double>* %3, align 16
  %10 = shufflevector <2 x double> %9, <2 x double> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %11 = extractelement <3 x double> %0, i64 2
  %12 = addrspacecast double* %4 to double addrspace(4)*
  %13 = call spir_func double @_Z6sincosdPU3AS4d(double %11, double addrspace(4)* %12) #11
  %14 = insertelement <3 x double> %8, double %13, i64 2
  %15 = load double* %4, align 8
  %16 = insertelement <3 x double> %10, double %15, i64 2
  %17 = shufflevector <3 x double> %16, <3 x double> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 undef>
  %18 = bitcast <3 x double> addrspace(4)* %1 to <4 x double> addrspace(4)*
  store <4 x double> %17, <4 x double> addrspace(4)* %18, align 32
  ret <3 x double> %14
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @__amdil_div_f32(float, float) #6 {
  %3 = tail call spir_func float @_Z13native_divideff(float %0, float %1) #2
  ret float %3
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @__amdil_fma_f32(float, float, float) #6 {
  %4 = tail call spir_func float @__hsail_fma_f32(float %0, float %1, float %2) #2
  ret float %4
}

; Function Attrs: nounwind readnone
declare spir_func float @__hsail_fma_f32(float, float, float) #1

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @__amdil_mad_f32(float, float, float) #6 {
  %4 = tail call spir_func float @__hsail_nfma_f32(float %0, float %1, float %2) #2
  ret float %4
}

; Function Attrs: nounwind readnone
declare spir_func float @__hsail_nfma_f32(float, float, float) #1

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @__amdil_min_f32(float, float) #6 {
  %3 = tail call spir_func float @__hsail_min_f32(float %0, float %1) #2
  ret float %3
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @__amdil_max_f32(float, float) #6 {
  %3 = tail call spir_func float @__hsail_max_f32(float %0, float %1) #2
  ret float %3
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @__ftz_f32(float) #6 {
  %2 = tail call spir_func float @__hsail_ftz_f32(float %0) #2
  ret float %2
}

; Function Attrs: nounwind readnone
declare spir_func float @__hsail_ftz_f32(float) #1

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @__amdil_round_nearest_f32(float) #6 {
  %2 = tail call spir_func float @__hsail_round_f32(float %0) #2
  ret float %2
}

; Function Attrs: nounwind readnone
declare spir_func float @__hsail_round_f32(float) #1

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @__amdil_round_neginf_f32(float) #6 {
  %2 = tail call spir_func float @__hsail_floor_f32(float %0) #2
  ret float %2
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @__amdil_round_posinf_f32(float) #6 {
  %2 = tail call spir_func float @__hsail_ceil_f32(float %0) #2
  ret float %2
}

; Function Attrs: nounwind readnone
declare spir_func float @__hsail_ceil_f32(float) #1

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @__amdil_round_zero_f32(float) #6 {
  %2 = tail call spir_func float @__hsail_trunc_f32(float %0) #2
  ret float %2
}

; Function Attrs: nounwind readnone
declare spir_func float @__hsail_trunc_f32(float) #1

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @__amdil_fabs_f32(float) #6 {
  %2 = tail call spir_func float @__hsail_abs_f32(float %0) #2
  ret float %2
}

; Function Attrs: nounwind readnone
declare spir_func float @__hsail_abs_f32(float) #1

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @__amdil_improved_div_f32(float, float) #6 {
  %3 = tail call spir_func float @_Z13native_divideff(float %0, float %1) #2
  ret float %3
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__amdil_imin_i32(i32, i32) #6 {
  %3 = tail call spir_func i32 @__hsail_min_s32(i32 %0, i32 %1) #2
  ret i32 %3
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__hsail_min_s32(i32, i32) #1

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__amdil_imax_i32(i32, i32) #6 {
  %3 = tail call spir_func i32 @__hsail_max_s32(i32 %0, i32 %1) #2
  ret i32 %3
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__hsail_max_s32(i32, i32) #1

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__amdil_umin_u32(i32, i32) #6 {
  %3 = tail call spir_func i32 @__hsail_min_u32(i32 %0, i32 %1) #2
  ret i32 %3
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__hsail_min_u32(i32, i32) #1

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__amdil_umax_u32(i32, i32) #6 {
  %3 = tail call spir_func i32 @__hsail_max_u32(i32 %0, i32 %1) #2
  ret i32 %3
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__hsail_max_u32(i32, i32) #1

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__amdil_imul_high_i32(i32, i32) #6 {
  %3 = tail call spir_func i32 @__hsail_mulhi_s32(i32 %0, i32 %1) #2
  ret i32 %3
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__hsail_mulhi_s32(i32, i32) #1

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__amdil_umul_high_u32(i32, i32) #6 {
  %3 = tail call spir_func i32 @__hsail_mulhi_u32(i32 %0, i32 %1) #2
  ret i32 %3
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__hsail_mulhi_u32(i32, i32) #1

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__amdil_umad_u32(i32, i32, i32) #6 {
  %4 = tail call spir_func i32 @__hsail_mad_u32(i32 %0, i32 %1, i32 %2) #2
  ret i32 %4
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__hsail_mad_u32(i32, i32, i32) #1

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func double @__amdil_fma_f64(double, double, double) #6 {
  %4 = tail call spir_func double @__hsail_fma_f64(double %0, double %1, double %2) #2
  ret double %4
}

; Function Attrs: nounwind readnone
declare spir_func double @__hsail_fma_f64(double, double, double) #1

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func double @__amdil_mad_f64(double, double, double) #6 {
  %4 = tail call spir_func double @__hsail_nfma_f64(double %0, double %1, double %2) #2
  ret double %4
}

; Function Attrs: nounwind readnone
declare spir_func double @__hsail_nfma_f64(double, double, double) #1

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func double @__amdil_max_f64(double, double) #6 {
  %3 = tail call spir_func double @__hsail_max_f64(double %0, double %1) #2
  ret double %3
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func double @__amdil_round_nearest_f64(double) #6 {
  %2 = tail call spir_func double @__hsail_round_f64(double %0) #2
  ret double %2
}

; Function Attrs: nounwind readnone
declare spir_func double @__hsail_round_f64(double) #1

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func double @__amdil_round_neginf_f64(double) #6 {
  %2 = tail call spir_func double @__hsail_floor_f64(double %0) #2
  ret double %2
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func double @__amdil_round_posinf_f64(double) #6 {
  %2 = tail call spir_func double @__hsail_ceil_f64(double %0) #2
  ret double %2
}

; Function Attrs: nounwind readnone
declare spir_func double @__hsail_ceil_f64(double) #1

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func double @__amdil_round_zero_f64(double) #6 {
  %2 = tail call spir_func double @__hsail_trunc_f64(double %0) #2
  ret double %2
}

; Function Attrs: nounwind readnone
declare spir_func double @__hsail_trunc_f64(double) #1

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func double @__amdil_min_f64(double, double) #6 {
  %3 = tail call spir_func double @__hsail_min_f64(double %0, double %1) #2
  ret double %3
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func double @__amdil_fabs_f64(double) #6 {
  %2 = tail call spir_func double @__hsail_abs_f64(double %0) #2
  ret double %2
}

; Function Attrs: nounwind readnone
declare spir_func double @__hsail_abs_f64(double) #1

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func double @__amdil_sqrt_f64(double) #6 {
  %2 = tail call spir_func double @__hsail_nsqrt_f64(double %0) #2
  ret double %2
}

; Function Attrs: nounwind readnone
declare spir_func double @__hsail_nsqrt_f64(double) #1

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func double @__amdil_rsq_f64(double) #6 {
  %2 = tail call spir_func double @__hsail_nrsqrt_f64(double %0) #2
  ret double %2
}

; Function Attrs: nounwind readnone
declare spir_func double @__hsail_nrsqrt_f64(double) #1

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @__amdil_half_to_float_f32(i32) #6 {
  %2 = tail call spir_func float @__cvt_f32_f16(i32 %0) #2
  ret float %2
}

; Function Attrs: nounwind readnone
declare spir_func float @__cvt_f32_f16(i32) #1

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @__amdil_float_to_half_f32(float) #6 {
  %2 = tail call spir_func float @__cvt_f16_rtz_f32(float %0) #2
  ret float %2
}

; Function Attrs: nounwind readnone
declare spir_func float @__cvt_f16_rtz_f32(float) #1

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @__amdil_float_to_half_near_f32(float) #6 {
  %2 = tail call spir_func float @__cvt_f16_rte_f32(float %0) #2
  ret float %2
}

; Function Attrs: nounwind readnone
declare spir_func float @__cvt_f16_rte_f32(float) #1

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @__amdil_float_to_half_neg_inf_f32(float) #6 {
  %2 = tail call spir_func float @__cvt_f16_rtn_f32(float %0) #2
  ret float %2
}

; Function Attrs: nounwind readnone
declare spir_func float @__cvt_f16_rtn_f32(float) #1

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @__amdil_float_to_half_plus_inf_f32(float) #6 {
  %2 = tail call spir_func float @__cvt_f16_rtp_f32(float %0) #2
  ret float %2
}

; Function Attrs: nounwind readnone
declare spir_func float @__cvt_f16_rtp_f32(float) #1

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @__amdil_double_to_half_f64(double) #6 {
  %2 = tail call spir_func float @__cvt_f16_rtz_f64(double %0) #2
  ret float %2
}

; Function Attrs: nounwind readnone
declare spir_func float @__cvt_f16_rtz_f64(double) #1

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @__amdil_double_to_half_near_f64(double) #6 {
  %2 = tail call spir_func float @__cvt_f16_rte_f64(double %0) #2
  ret float %2
}

; Function Attrs: nounwind readnone
declare spir_func float @__cvt_f16_rte_f64(double) #1

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @__amdil_double_to_half_neg_inf_f64(double) #6 {
  %2 = tail call spir_func float @__cvt_f16_rtn_f64(double %0) #2
  ret float %2
}

; Function Attrs: nounwind readnone
declare spir_func float @__cvt_f16_rtn_f64(double) #1

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @__amdil_double_to_half_plus_inf_f64(double) #6 {
  %2 = tail call spir_func float @__cvt_f16_rtp_f64(double %0) #2
  ret float %2
}

; Function Attrs: nounwind readnone
declare spir_func float @__cvt_f16_rtp_f64(double) #1

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__amdil_bfi_u32(i32, i32, i32) #6 {
  %4 = tail call spir_func i32 @__hsail_bitselect_u32(i32 %0, i32 %1, i32 %2) #2
  ret i32 %4
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__hsail_bitselect_u32(i32, i32, i32) #1

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__amdil_class_f32(float, i32) #6 {
  %3 = tail call spir_func i32 @__hsail_class_f32(float %0, i32 %1) #2
  %4 = shl i32 %3, 31
  %5 = ashr exact i32 %4, 31
  ret i32 %5
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__hsail_class_f32(float, i32) #1

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__amdil_class_f64(double, i32) #6 {
  %3 = tail call spir_func i32 @__hsail_class_f64(double %0, i32 %1) #2
  %4 = shl i32 %3, 31
  %5 = ashr exact i32 %4, 31
  ret i32 %5
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__hsail_class_f64(double, i32) #1

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__amdil_imad24_i32(i32, i32, i32) #6 {
  %4 = tail call spir_func i32 @__hsail_mad24_s32(i32 %0, i32 %1, i32 %2) #2
  ret i32 %4
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__hsail_mad24_s32(i32, i32, i32) #1

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__amdil_umad24_u32(i32, i32, i32) #6 {
  %4 = tail call spir_func i32 @__hsail_mad24_u32(i32 %0, i32 %1, i32 %2) #2
  ret i32 %4
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__hsail_mad24_u32(i32, i32, i32) #1

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__amdil_imul24_i32(i32, i32) #6 {
  %3 = tail call spir_func i32 @__hsail_mul24_s32(i32 %0, i32 %1) #2
  ret i32 %3
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__hsail_mul24_s32(i32, i32) #1

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__amdil_umul24_u32(i32, i32) #6 {
  %3 = tail call spir_func i32 @__hsail_mul24_u32(i32 %0, i32 %1) #2
  ret i32 %3
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__hsail_mul24_u32(i32, i32) #1

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__amdil_count_bits_i32(i32) #6 {
  %2 = tail call spir_func i32 @__hsail_popcount_u32_b32(i32 %0) #2
  ret i32 %2
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__hsail_popcount_u32_b32(i32) #1

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__amdil_ffb_hi_u32(i32) #6 {
  %2 = tail call spir_func i32 @__hsail_firstbit_u32(i32 %0) #2
  ret i32 %2
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @__amdil_fraction_f32(float) #6 {
  %2 = tail call spir_func float @__hsail_fraction_f32(float %0) #2
  ret float %2
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func double @__amdil_fraction_f64(double) #6 {
  %2 = tail call spir_func double @__hsail_fraction_f64(double %0) #2
  ret double %2
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @_Z22atomic_work_item_fencej12memory_order12memory_scope(i32, i32, i32) #6 {
  %4 = icmp eq i32 %1, 0
  br i1 %4, label %23, label %5

; <label>:5                                       ; preds = %3
  %6 = tail call spir_func i32 @81(i32 %2)
  %7 = tail call spir_func i32 @82(i32 %1)
  %8 = and i32 %0, 2
  %9 = icmp ne i32 %8, 0
  %10 = tail call spir_func i32 @83(i32 %6, i1 zeroext %9, i32 2, i32 5)
  %11 = and i32 %0, 1
  %12 = icmp ne i32 %11, 0
  %13 = tail call spir_func i32 @83(i32 %6, i1 zeroext %12, i32 2, i32 3)
  %14 = and i32 %0, 4
  %15 = icmp ne i32 %14, 0
  %16 = tail call spir_func i32 @83(i32 %6, i1 zeroext %15, i32 1, i32 3)
  %17 = icmp eq i32 %16, 0
  br i1 %17, label %19, label %18

; <label>:18                                      ; preds = %5
  tail call spir_func void @__hsail_memfence(i32 %7, i32 0, i32 0, i32 %16) #11
  br label %19

; <label>:19                                      ; preds = %18, %5
  %20 = or i32 %13, %10
  %21 = icmp eq i32 %20, 0
  br i1 %21, label %23, label %22

; <label>:22                                      ; preds = %19
  tail call spir_func void @__hsail_memfence(i32 %7, i32 %10, i32 %13, i32 0) #11
  br label %23

; <label>:23                                      ; preds = %22, %19, %3
  ret void
}

declare spir_func void @__hsail_memfence(i32, i32, i32, i32) #5

; Function Attrs: inlinehint nounwind readnone
define internal spir_func i32 @81(i32) #3 {
  %2 = icmp ult i32 %0, 5
  br i1 %2, label %3, label %7

; <label>:3                                       ; preds = %1
  %4 = sext i32 %0 to i64
  %5 = getelementptr inbounds [5 x i32]* @0, i64 0, i64 %4
  %6 = load i32* %5, align 4
  ret i32 %6

; <label>:7                                       ; preds = %1
  ret i32 0
}

; Function Attrs: inlinehint nounwind readnone
define internal spir_func i32 @82(i32) #3 {
  %2 = icmp ult i32 %0, 5
  br i1 %2, label %3, label %7

; <label>:3                                       ; preds = %1
  %4 = sext i32 %0 to i64
  %5 = getelementptr inbounds [5 x i32]* @1, i64 0, i64 %4
  %6 = load i32* %5, align 4
  ret i32 %6

; <label>:7                                       ; preds = %1
  ret i32 0
}

; Function Attrs: inlinehint nounwind readnone
define internal spir_func i32 @83(i32, i1 zeroext, i32, i32) #3 {
  %5 = xor i1 %1, true
  %6 = icmp ult i32 %0, %2
  %7 = or i1 %6, %5
  %8 = icmp ugt i32 %0, %3
  %9 = select i1 %8, i32 %3, i32 %0
  %10 = select i1 %7, i32 0, i32 %9
  ret i32 %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z8isfinitef(float) #0 {
  %2 = tail call spir_func i32 @__amdil_class_f32(float %0, i32 504) #10
  %3 = and i32 %2, 1
  ret i32 %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i32> @_Z8isfiniteDv2_f(<2 x float>) #0 {
  %2 = extractelement <2 x float> %0, i64 0
  %3 = tail call spir_func i32 @__amdil_class_f32(float %2, i32 504) #10
  %4 = insertelement <2 x i32> undef, i32 %3, i64 0
  %5 = extractelement <2 x float> %0, i64 1
  %6 = tail call spir_func i32 @__amdil_class_f32(float %5, i32 504) #10
  %7 = insertelement <2 x i32> %4, i32 %6, i64 1
  ret <2 x i32> %7
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x i32> @_Z8isfiniteDv3_f(<3 x float>) #0 {
  %2 = extractelement <3 x float> %0, i64 0
  %3 = tail call spir_func i32 @__amdil_class_f32(float %2, i32 504) #10
  %4 = insertelement <3 x i32> undef, i32 %3, i64 0
  %5 = extractelement <3 x float> %0, i64 1
  %6 = tail call spir_func i32 @__amdil_class_f32(float %5, i32 504) #10
  %7 = insertelement <3 x i32> %4, i32 %6, i64 1
  %8 = extractelement <3 x float> %0, i64 2
  %9 = tail call spir_func i32 @__amdil_class_f32(float %8, i32 504) #10
  %10 = insertelement <3 x i32> %7, i32 %9, i64 2
  ret <3 x i32> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z8isfiniteDv4_f(<4 x float>) #0 {
  %2 = extractelement <4 x float> %0, i64 0
  %3 = tail call spir_func i32 @__amdil_class_f32(float %2, i32 504) #10
  %4 = insertelement <4 x i32> undef, i32 %3, i64 0
  %5 = extractelement <4 x float> %0, i64 1
  %6 = tail call spir_func i32 @__amdil_class_f32(float %5, i32 504) #10
  %7 = insertelement <4 x i32> %4, i32 %6, i64 1
  %8 = extractelement <4 x float> %0, i64 2
  %9 = tail call spir_func i32 @__amdil_class_f32(float %8, i32 504) #10
  %10 = insertelement <4 x i32> %7, i32 %9, i64 2
  %11 = extractelement <4 x float> %0, i64 3
  %12 = tail call spir_func i32 @__amdil_class_f32(float %11, i32 504) #10
  %13 = insertelement <4 x i32> %10, i32 %12, i64 3
  ret <4 x i32> %13
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x i32> @_Z8isfiniteDv8_f(<8 x float>) #0 {
  %2 = extractelement <8 x float> %0, i64 0
  %3 = tail call spir_func i32 @__amdil_class_f32(float %2, i32 504) #10
  %4 = insertelement <8 x i32> undef, i32 %3, i64 0
  %5 = extractelement <8 x float> %0, i64 1
  %6 = tail call spir_func i32 @__amdil_class_f32(float %5, i32 504) #10
  %7 = insertelement <8 x i32> %4, i32 %6, i64 1
  %8 = extractelement <8 x float> %0, i64 2
  %9 = tail call spir_func i32 @__amdil_class_f32(float %8, i32 504) #10
  %10 = insertelement <8 x i32> %7, i32 %9, i64 2
  %11 = extractelement <8 x float> %0, i64 3
  %12 = tail call spir_func i32 @__amdil_class_f32(float %11, i32 504) #10
  %13 = insertelement <8 x i32> %10, i32 %12, i64 3
  %14 = extractelement <8 x float> %0, i64 4
  %15 = tail call spir_func i32 @__amdil_class_f32(float %14, i32 504) #10
  %16 = insertelement <8 x i32> %13, i32 %15, i64 4
  %17 = extractelement <8 x float> %0, i64 5
  %18 = tail call spir_func i32 @__amdil_class_f32(float %17, i32 504) #10
  %19 = insertelement <8 x i32> %16, i32 %18, i64 5
  %20 = extractelement <8 x float> %0, i64 6
  %21 = tail call spir_func i32 @__amdil_class_f32(float %20, i32 504) #10
  %22 = insertelement <8 x i32> %19, i32 %21, i64 6
  %23 = extractelement <8 x float> %0, i64 7
  %24 = tail call spir_func i32 @__amdil_class_f32(float %23, i32 504) #10
  %25 = insertelement <8 x i32> %22, i32 %24, i64 7
  ret <8 x i32> %25
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x i32> @_Z8isfiniteDv16_f(<16 x float>) #0 {
  %2 = extractelement <16 x float> %0, i64 0
  %3 = tail call spir_func i32 @__amdil_class_f32(float %2, i32 504) #10
  %4 = insertelement <16 x i32> undef, i32 %3, i64 0
  %5 = extractelement <16 x float> %0, i64 1
  %6 = tail call spir_func i32 @__amdil_class_f32(float %5, i32 504) #10
  %7 = insertelement <16 x i32> %4, i32 %6, i64 1
  %8 = extractelement <16 x float> %0, i64 2
  %9 = tail call spir_func i32 @__amdil_class_f32(float %8, i32 504) #10
  %10 = insertelement <16 x i32> %7, i32 %9, i64 2
  %11 = extractelement <16 x float> %0, i64 3
  %12 = tail call spir_func i32 @__amdil_class_f32(float %11, i32 504) #10
  %13 = insertelement <16 x i32> %10, i32 %12, i64 3
  %14 = extractelement <16 x float> %0, i64 4
  %15 = tail call spir_func i32 @__amdil_class_f32(float %14, i32 504) #10
  %16 = insertelement <16 x i32> %13, i32 %15, i64 4
  %17 = extractelement <16 x float> %0, i64 5
  %18 = tail call spir_func i32 @__amdil_class_f32(float %17, i32 504) #10
  %19 = insertelement <16 x i32> %16, i32 %18, i64 5
  %20 = extractelement <16 x float> %0, i64 6
  %21 = tail call spir_func i32 @__amdil_class_f32(float %20, i32 504) #10
  %22 = insertelement <16 x i32> %19, i32 %21, i64 6
  %23 = extractelement <16 x float> %0, i64 7
  %24 = tail call spir_func i32 @__amdil_class_f32(float %23, i32 504) #10
  %25 = insertelement <16 x i32> %22, i32 %24, i64 7
  %26 = extractelement <16 x float> %0, i64 8
  %27 = tail call spir_func i32 @__amdil_class_f32(float %26, i32 504) #10
  %28 = insertelement <16 x i32> %25, i32 %27, i64 8
  %29 = extractelement <16 x float> %0, i64 9
  %30 = tail call spir_func i32 @__amdil_class_f32(float %29, i32 504) #10
  %31 = insertelement <16 x i32> %28, i32 %30, i64 9
  %32 = extractelement <16 x float> %0, i64 10
  %33 = tail call spir_func i32 @__amdil_class_f32(float %32, i32 504) #10
  %34 = insertelement <16 x i32> %31, i32 %33, i64 10
  %35 = extractelement <16 x float> %0, i64 11
  %36 = tail call spir_func i32 @__amdil_class_f32(float %35, i32 504) #10
  %37 = insertelement <16 x i32> %34, i32 %36, i64 11
  %38 = extractelement <16 x float> %0, i64 12
  %39 = tail call spir_func i32 @__amdil_class_f32(float %38, i32 504) #10
  %40 = insertelement <16 x i32> %37, i32 %39, i64 12
  %41 = extractelement <16 x float> %0, i64 13
  %42 = tail call spir_func i32 @__amdil_class_f32(float %41, i32 504) #10
  %43 = insertelement <16 x i32> %40, i32 %42, i64 13
  %44 = extractelement <16 x float> %0, i64 14
  %45 = tail call spir_func i32 @__amdil_class_f32(float %44, i32 504) #10
  %46 = insertelement <16 x i32> %43, i32 %45, i64 14
  %47 = extractelement <16 x float> %0, i64 15
  %48 = tail call spir_func i32 @__amdil_class_f32(float %47, i32 504) #10
  %49 = insertelement <16 x i32> %46, i32 %48, i64 15
  ret <16 x i32> %49
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z5isinff(float) #0 {
  %2 = tail call spir_func i32 @__amdil_class_f32(float %0, i32 516) #10
  %3 = and i32 %2, 1
  ret i32 %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i32> @_Z5isinfDv2_f(<2 x float>) #0 {
  %2 = extractelement <2 x float> %0, i64 0
  %3 = tail call spir_func i32 @__amdil_class_f32(float %2, i32 516) #10
  %4 = insertelement <2 x i32> undef, i32 %3, i64 0
  %5 = extractelement <2 x float> %0, i64 1
  %6 = tail call spir_func i32 @__amdil_class_f32(float %5, i32 516) #10
  %7 = insertelement <2 x i32> %4, i32 %6, i64 1
  ret <2 x i32> %7
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x i32> @_Z5isinfDv3_f(<3 x float>) #0 {
  %2 = extractelement <3 x float> %0, i64 0
  %3 = tail call spir_func i32 @__amdil_class_f32(float %2, i32 516) #10
  %4 = insertelement <3 x i32> undef, i32 %3, i64 0
  %5 = extractelement <3 x float> %0, i64 1
  %6 = tail call spir_func i32 @__amdil_class_f32(float %5, i32 516) #10
  %7 = insertelement <3 x i32> %4, i32 %6, i64 1
  %8 = extractelement <3 x float> %0, i64 2
  %9 = tail call spir_func i32 @__amdil_class_f32(float %8, i32 516) #10
  %10 = insertelement <3 x i32> %7, i32 %9, i64 2
  ret <3 x i32> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z5isinfDv4_f(<4 x float>) #0 {
  %2 = extractelement <4 x float> %0, i64 0
  %3 = tail call spir_func i32 @__amdil_class_f32(float %2, i32 516) #10
  %4 = insertelement <4 x i32> undef, i32 %3, i64 0
  %5 = extractelement <4 x float> %0, i64 1
  %6 = tail call spir_func i32 @__amdil_class_f32(float %5, i32 516) #10
  %7 = insertelement <4 x i32> %4, i32 %6, i64 1
  %8 = extractelement <4 x float> %0, i64 2
  %9 = tail call spir_func i32 @__amdil_class_f32(float %8, i32 516) #10
  %10 = insertelement <4 x i32> %7, i32 %9, i64 2
  %11 = extractelement <4 x float> %0, i64 3
  %12 = tail call spir_func i32 @__amdil_class_f32(float %11, i32 516) #10
  %13 = insertelement <4 x i32> %10, i32 %12, i64 3
  ret <4 x i32> %13
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x i32> @_Z5isinfDv8_f(<8 x float>) #0 {
  %2 = extractelement <8 x float> %0, i64 0
  %3 = tail call spir_func i32 @__amdil_class_f32(float %2, i32 516) #10
  %4 = insertelement <8 x i32> undef, i32 %3, i64 0
  %5 = extractelement <8 x float> %0, i64 1
  %6 = tail call spir_func i32 @__amdil_class_f32(float %5, i32 516) #10
  %7 = insertelement <8 x i32> %4, i32 %6, i64 1
  %8 = extractelement <8 x float> %0, i64 2
  %9 = tail call spir_func i32 @__amdil_class_f32(float %8, i32 516) #10
  %10 = insertelement <8 x i32> %7, i32 %9, i64 2
  %11 = extractelement <8 x float> %0, i64 3
  %12 = tail call spir_func i32 @__amdil_class_f32(float %11, i32 516) #10
  %13 = insertelement <8 x i32> %10, i32 %12, i64 3
  %14 = extractelement <8 x float> %0, i64 4
  %15 = tail call spir_func i32 @__amdil_class_f32(float %14, i32 516) #10
  %16 = insertelement <8 x i32> %13, i32 %15, i64 4
  %17 = extractelement <8 x float> %0, i64 5
  %18 = tail call spir_func i32 @__amdil_class_f32(float %17, i32 516) #10
  %19 = insertelement <8 x i32> %16, i32 %18, i64 5
  %20 = extractelement <8 x float> %0, i64 6
  %21 = tail call spir_func i32 @__amdil_class_f32(float %20, i32 516) #10
  %22 = insertelement <8 x i32> %19, i32 %21, i64 6
  %23 = extractelement <8 x float> %0, i64 7
  %24 = tail call spir_func i32 @__amdil_class_f32(float %23, i32 516) #10
  %25 = insertelement <8 x i32> %22, i32 %24, i64 7
  ret <8 x i32> %25
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x i32> @_Z5isinfDv16_f(<16 x float>) #0 {
  %2 = extractelement <16 x float> %0, i64 0
  %3 = tail call spir_func i32 @__amdil_class_f32(float %2, i32 516) #10
  %4 = insertelement <16 x i32> undef, i32 %3, i64 0
  %5 = extractelement <16 x float> %0, i64 1
  %6 = tail call spir_func i32 @__amdil_class_f32(float %5, i32 516) #10
  %7 = insertelement <16 x i32> %4, i32 %6, i64 1
  %8 = extractelement <16 x float> %0, i64 2
  %9 = tail call spir_func i32 @__amdil_class_f32(float %8, i32 516) #10
  %10 = insertelement <16 x i32> %7, i32 %9, i64 2
  %11 = extractelement <16 x float> %0, i64 3
  %12 = tail call spir_func i32 @__amdil_class_f32(float %11, i32 516) #10
  %13 = insertelement <16 x i32> %10, i32 %12, i64 3
  %14 = extractelement <16 x float> %0, i64 4
  %15 = tail call spir_func i32 @__amdil_class_f32(float %14, i32 516) #10
  %16 = insertelement <16 x i32> %13, i32 %15, i64 4
  %17 = extractelement <16 x float> %0, i64 5
  %18 = tail call spir_func i32 @__amdil_class_f32(float %17, i32 516) #10
  %19 = insertelement <16 x i32> %16, i32 %18, i64 5
  %20 = extractelement <16 x float> %0, i64 6
  %21 = tail call spir_func i32 @__amdil_class_f32(float %20, i32 516) #10
  %22 = insertelement <16 x i32> %19, i32 %21, i64 6
  %23 = extractelement <16 x float> %0, i64 7
  %24 = tail call spir_func i32 @__amdil_class_f32(float %23, i32 516) #10
  %25 = insertelement <16 x i32> %22, i32 %24, i64 7
  %26 = extractelement <16 x float> %0, i64 8
  %27 = tail call spir_func i32 @__amdil_class_f32(float %26, i32 516) #10
  %28 = insertelement <16 x i32> %25, i32 %27, i64 8
  %29 = extractelement <16 x float> %0, i64 9
  %30 = tail call spir_func i32 @__amdil_class_f32(float %29, i32 516) #10
  %31 = insertelement <16 x i32> %28, i32 %30, i64 9
  %32 = extractelement <16 x float> %0, i64 10
  %33 = tail call spir_func i32 @__amdil_class_f32(float %32, i32 516) #10
  %34 = insertelement <16 x i32> %31, i32 %33, i64 10
  %35 = extractelement <16 x float> %0, i64 11
  %36 = tail call spir_func i32 @__amdil_class_f32(float %35, i32 516) #10
  %37 = insertelement <16 x i32> %34, i32 %36, i64 11
  %38 = extractelement <16 x float> %0, i64 12
  %39 = tail call spir_func i32 @__amdil_class_f32(float %38, i32 516) #10
  %40 = insertelement <16 x i32> %37, i32 %39, i64 12
  %41 = extractelement <16 x float> %0, i64 13
  %42 = tail call spir_func i32 @__amdil_class_f32(float %41, i32 516) #10
  %43 = insertelement <16 x i32> %40, i32 %42, i64 13
  %44 = extractelement <16 x float> %0, i64 14
  %45 = tail call spir_func i32 @__amdil_class_f32(float %44, i32 516) #10
  %46 = insertelement <16 x i32> %43, i32 %45, i64 14
  %47 = extractelement <16 x float> %0, i64 15
  %48 = tail call spir_func i32 @__amdil_class_f32(float %47, i32 516) #10
  %49 = insertelement <16 x i32> %46, i32 %48, i64 15
  ret <16 x i32> %49
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z5isnanf(float) #0 {
  %2 = tail call spir_func i32 @__amdil_class_f32(float %0, i32 3) #10
  %3 = and i32 %2, 1
  ret i32 %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i32> @_Z5isnanDv2_f(<2 x float>) #0 {
  %2 = extractelement <2 x float> %0, i64 0
  %3 = tail call spir_func i32 @__amdil_class_f32(float %2, i32 3) #10
  %4 = insertelement <2 x i32> undef, i32 %3, i64 0
  %5 = extractelement <2 x float> %0, i64 1
  %6 = tail call spir_func i32 @__amdil_class_f32(float %5, i32 3) #10
  %7 = insertelement <2 x i32> %4, i32 %6, i64 1
  ret <2 x i32> %7
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x i32> @_Z5isnanDv3_f(<3 x float>) #0 {
  %2 = extractelement <3 x float> %0, i64 0
  %3 = tail call spir_func i32 @__amdil_class_f32(float %2, i32 3) #10
  %4 = insertelement <3 x i32> undef, i32 %3, i64 0
  %5 = extractelement <3 x float> %0, i64 1
  %6 = tail call spir_func i32 @__amdil_class_f32(float %5, i32 3) #10
  %7 = insertelement <3 x i32> %4, i32 %6, i64 1
  %8 = extractelement <3 x float> %0, i64 2
  %9 = tail call spir_func i32 @__amdil_class_f32(float %8, i32 3) #10
  %10 = insertelement <3 x i32> %7, i32 %9, i64 2
  ret <3 x i32> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z5isnanDv4_f(<4 x float>) #0 {
  %2 = extractelement <4 x float> %0, i64 0
  %3 = tail call spir_func i32 @__amdil_class_f32(float %2, i32 3) #10
  %4 = insertelement <4 x i32> undef, i32 %3, i64 0
  %5 = extractelement <4 x float> %0, i64 1
  %6 = tail call spir_func i32 @__amdil_class_f32(float %5, i32 3) #10
  %7 = insertelement <4 x i32> %4, i32 %6, i64 1
  %8 = extractelement <4 x float> %0, i64 2
  %9 = tail call spir_func i32 @__amdil_class_f32(float %8, i32 3) #10
  %10 = insertelement <4 x i32> %7, i32 %9, i64 2
  %11 = extractelement <4 x float> %0, i64 3
  %12 = tail call spir_func i32 @__amdil_class_f32(float %11, i32 3) #10
  %13 = insertelement <4 x i32> %10, i32 %12, i64 3
  ret <4 x i32> %13
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x i32> @_Z5isnanDv8_f(<8 x float>) #0 {
  %2 = extractelement <8 x float> %0, i64 0
  %3 = tail call spir_func i32 @__amdil_class_f32(float %2, i32 3) #10
  %4 = insertelement <8 x i32> undef, i32 %3, i64 0
  %5 = extractelement <8 x float> %0, i64 1
  %6 = tail call spir_func i32 @__amdil_class_f32(float %5, i32 3) #10
  %7 = insertelement <8 x i32> %4, i32 %6, i64 1
  %8 = extractelement <8 x float> %0, i64 2
  %9 = tail call spir_func i32 @__amdil_class_f32(float %8, i32 3) #10
  %10 = insertelement <8 x i32> %7, i32 %9, i64 2
  %11 = extractelement <8 x float> %0, i64 3
  %12 = tail call spir_func i32 @__amdil_class_f32(float %11, i32 3) #10
  %13 = insertelement <8 x i32> %10, i32 %12, i64 3
  %14 = extractelement <8 x float> %0, i64 4
  %15 = tail call spir_func i32 @__amdil_class_f32(float %14, i32 3) #10
  %16 = insertelement <8 x i32> %13, i32 %15, i64 4
  %17 = extractelement <8 x float> %0, i64 5
  %18 = tail call spir_func i32 @__amdil_class_f32(float %17, i32 3) #10
  %19 = insertelement <8 x i32> %16, i32 %18, i64 5
  %20 = extractelement <8 x float> %0, i64 6
  %21 = tail call spir_func i32 @__amdil_class_f32(float %20, i32 3) #10
  %22 = insertelement <8 x i32> %19, i32 %21, i64 6
  %23 = extractelement <8 x float> %0, i64 7
  %24 = tail call spir_func i32 @__amdil_class_f32(float %23, i32 3) #10
  %25 = insertelement <8 x i32> %22, i32 %24, i64 7
  ret <8 x i32> %25
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x i32> @_Z5isnanDv16_f(<16 x float>) #0 {
  %2 = extractelement <16 x float> %0, i64 0
  %3 = tail call spir_func i32 @__amdil_class_f32(float %2, i32 3) #10
  %4 = insertelement <16 x i32> undef, i32 %3, i64 0
  %5 = extractelement <16 x float> %0, i64 1
  %6 = tail call spir_func i32 @__amdil_class_f32(float %5, i32 3) #10
  %7 = insertelement <16 x i32> %4, i32 %6, i64 1
  %8 = extractelement <16 x float> %0, i64 2
  %9 = tail call spir_func i32 @__amdil_class_f32(float %8, i32 3) #10
  %10 = insertelement <16 x i32> %7, i32 %9, i64 2
  %11 = extractelement <16 x float> %0, i64 3
  %12 = tail call spir_func i32 @__amdil_class_f32(float %11, i32 3) #10
  %13 = insertelement <16 x i32> %10, i32 %12, i64 3
  %14 = extractelement <16 x float> %0, i64 4
  %15 = tail call spir_func i32 @__amdil_class_f32(float %14, i32 3) #10
  %16 = insertelement <16 x i32> %13, i32 %15, i64 4
  %17 = extractelement <16 x float> %0, i64 5
  %18 = tail call spir_func i32 @__amdil_class_f32(float %17, i32 3) #10
  %19 = insertelement <16 x i32> %16, i32 %18, i64 5
  %20 = extractelement <16 x float> %0, i64 6
  %21 = tail call spir_func i32 @__amdil_class_f32(float %20, i32 3) #10
  %22 = insertelement <16 x i32> %19, i32 %21, i64 6
  %23 = extractelement <16 x float> %0, i64 7
  %24 = tail call spir_func i32 @__amdil_class_f32(float %23, i32 3) #10
  %25 = insertelement <16 x i32> %22, i32 %24, i64 7
  %26 = extractelement <16 x float> %0, i64 8
  %27 = tail call spir_func i32 @__amdil_class_f32(float %26, i32 3) #10
  %28 = insertelement <16 x i32> %25, i32 %27, i64 8
  %29 = extractelement <16 x float> %0, i64 9
  %30 = tail call spir_func i32 @__amdil_class_f32(float %29, i32 3) #10
  %31 = insertelement <16 x i32> %28, i32 %30, i64 9
  %32 = extractelement <16 x float> %0, i64 10
  %33 = tail call spir_func i32 @__amdil_class_f32(float %32, i32 3) #10
  %34 = insertelement <16 x i32> %31, i32 %33, i64 10
  %35 = extractelement <16 x float> %0, i64 11
  %36 = tail call spir_func i32 @__amdil_class_f32(float %35, i32 3) #10
  %37 = insertelement <16 x i32> %34, i32 %36, i64 11
  %38 = extractelement <16 x float> %0, i64 12
  %39 = tail call spir_func i32 @__amdil_class_f32(float %38, i32 3) #10
  %40 = insertelement <16 x i32> %37, i32 %39, i64 12
  %41 = extractelement <16 x float> %0, i64 13
  %42 = tail call spir_func i32 @__amdil_class_f32(float %41, i32 3) #10
  %43 = insertelement <16 x i32> %40, i32 %42, i64 13
  %44 = extractelement <16 x float> %0, i64 14
  %45 = tail call spir_func i32 @__amdil_class_f32(float %44, i32 3) #10
  %46 = insertelement <16 x i32> %43, i32 %45, i64 14
  %47 = extractelement <16 x float> %0, i64 15
  %48 = tail call spir_func i32 @__amdil_class_f32(float %47, i32 3) #10
  %49 = insertelement <16 x i32> %46, i32 %48, i64 15
  ret <16 x i32> %49
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z8isnormalf(float) #0 {
  %2 = tail call spir_func i32 @__amdil_class_f32(float %0, i32 264) #10
  %3 = and i32 %2, 1
  ret i32 %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i32> @_Z8isnormalDv2_f(<2 x float>) #0 {
  %2 = extractelement <2 x float> %0, i64 0
  %3 = tail call spir_func i32 @__amdil_class_f32(float %2, i32 264) #10
  %4 = insertelement <2 x i32> undef, i32 %3, i64 0
  %5 = extractelement <2 x float> %0, i64 1
  %6 = tail call spir_func i32 @__amdil_class_f32(float %5, i32 264) #10
  %7 = insertelement <2 x i32> %4, i32 %6, i64 1
  ret <2 x i32> %7
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x i32> @_Z8isnormalDv3_f(<3 x float>) #0 {
  %2 = extractelement <3 x float> %0, i64 0
  %3 = tail call spir_func i32 @__amdil_class_f32(float %2, i32 264) #10
  %4 = insertelement <3 x i32> undef, i32 %3, i64 0
  %5 = extractelement <3 x float> %0, i64 1
  %6 = tail call spir_func i32 @__amdil_class_f32(float %5, i32 264) #10
  %7 = insertelement <3 x i32> %4, i32 %6, i64 1
  %8 = extractelement <3 x float> %0, i64 2
  %9 = tail call spir_func i32 @__amdil_class_f32(float %8, i32 264) #10
  %10 = insertelement <3 x i32> %7, i32 %9, i64 2
  ret <3 x i32> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i32> @_Z8isnormalDv4_f(<4 x float>) #0 {
  %2 = extractelement <4 x float> %0, i64 0
  %3 = tail call spir_func i32 @__amdil_class_f32(float %2, i32 264) #10
  %4 = insertelement <4 x i32> undef, i32 %3, i64 0
  %5 = extractelement <4 x float> %0, i64 1
  %6 = tail call spir_func i32 @__amdil_class_f32(float %5, i32 264) #10
  %7 = insertelement <4 x i32> %4, i32 %6, i64 1
  %8 = extractelement <4 x float> %0, i64 2
  %9 = tail call spir_func i32 @__amdil_class_f32(float %8, i32 264) #10
  %10 = insertelement <4 x i32> %7, i32 %9, i64 2
  %11 = extractelement <4 x float> %0, i64 3
  %12 = tail call spir_func i32 @__amdil_class_f32(float %11, i32 264) #10
  %13 = insertelement <4 x i32> %10, i32 %12, i64 3
  ret <4 x i32> %13
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x i32> @_Z8isnormalDv8_f(<8 x float>) #0 {
  %2 = extractelement <8 x float> %0, i64 0
  %3 = tail call spir_func i32 @__amdil_class_f32(float %2, i32 264) #10
  %4 = insertelement <8 x i32> undef, i32 %3, i64 0
  %5 = extractelement <8 x float> %0, i64 1
  %6 = tail call spir_func i32 @__amdil_class_f32(float %5, i32 264) #10
  %7 = insertelement <8 x i32> %4, i32 %6, i64 1
  %8 = extractelement <8 x float> %0, i64 2
  %9 = tail call spir_func i32 @__amdil_class_f32(float %8, i32 264) #10
  %10 = insertelement <8 x i32> %7, i32 %9, i64 2
  %11 = extractelement <8 x float> %0, i64 3
  %12 = tail call spir_func i32 @__amdil_class_f32(float %11, i32 264) #10
  %13 = insertelement <8 x i32> %10, i32 %12, i64 3
  %14 = extractelement <8 x float> %0, i64 4
  %15 = tail call spir_func i32 @__amdil_class_f32(float %14, i32 264) #10
  %16 = insertelement <8 x i32> %13, i32 %15, i64 4
  %17 = extractelement <8 x float> %0, i64 5
  %18 = tail call spir_func i32 @__amdil_class_f32(float %17, i32 264) #10
  %19 = insertelement <8 x i32> %16, i32 %18, i64 5
  %20 = extractelement <8 x float> %0, i64 6
  %21 = tail call spir_func i32 @__amdil_class_f32(float %20, i32 264) #10
  %22 = insertelement <8 x i32> %19, i32 %21, i64 6
  %23 = extractelement <8 x float> %0, i64 7
  %24 = tail call spir_func i32 @__amdil_class_f32(float %23, i32 264) #10
  %25 = insertelement <8 x i32> %22, i32 %24, i64 7
  ret <8 x i32> %25
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x i32> @_Z8isnormalDv16_f(<16 x float>) #0 {
  %2 = extractelement <16 x float> %0, i64 0
  %3 = tail call spir_func i32 @__amdil_class_f32(float %2, i32 264) #10
  %4 = insertelement <16 x i32> undef, i32 %3, i64 0
  %5 = extractelement <16 x float> %0, i64 1
  %6 = tail call spir_func i32 @__amdil_class_f32(float %5, i32 264) #10
  %7 = insertelement <16 x i32> %4, i32 %6, i64 1
  %8 = extractelement <16 x float> %0, i64 2
  %9 = tail call spir_func i32 @__amdil_class_f32(float %8, i32 264) #10
  %10 = insertelement <16 x i32> %7, i32 %9, i64 2
  %11 = extractelement <16 x float> %0, i64 3
  %12 = tail call spir_func i32 @__amdil_class_f32(float %11, i32 264) #10
  %13 = insertelement <16 x i32> %10, i32 %12, i64 3
  %14 = extractelement <16 x float> %0, i64 4
  %15 = tail call spir_func i32 @__amdil_class_f32(float %14, i32 264) #10
  %16 = insertelement <16 x i32> %13, i32 %15, i64 4
  %17 = extractelement <16 x float> %0, i64 5
  %18 = tail call spir_func i32 @__amdil_class_f32(float %17, i32 264) #10
  %19 = insertelement <16 x i32> %16, i32 %18, i64 5
  %20 = extractelement <16 x float> %0, i64 6
  %21 = tail call spir_func i32 @__amdil_class_f32(float %20, i32 264) #10
  %22 = insertelement <16 x i32> %19, i32 %21, i64 6
  %23 = extractelement <16 x float> %0, i64 7
  %24 = tail call spir_func i32 @__amdil_class_f32(float %23, i32 264) #10
  %25 = insertelement <16 x i32> %22, i32 %24, i64 7
  %26 = extractelement <16 x float> %0, i64 8
  %27 = tail call spir_func i32 @__amdil_class_f32(float %26, i32 264) #10
  %28 = insertelement <16 x i32> %25, i32 %27, i64 8
  %29 = extractelement <16 x float> %0, i64 9
  %30 = tail call spir_func i32 @__amdil_class_f32(float %29, i32 264) #10
  %31 = insertelement <16 x i32> %28, i32 %30, i64 9
  %32 = extractelement <16 x float> %0, i64 10
  %33 = tail call spir_func i32 @__amdil_class_f32(float %32, i32 264) #10
  %34 = insertelement <16 x i32> %31, i32 %33, i64 10
  %35 = extractelement <16 x float> %0, i64 11
  %36 = tail call spir_func i32 @__amdil_class_f32(float %35, i32 264) #10
  %37 = insertelement <16 x i32> %34, i32 %36, i64 11
  %38 = extractelement <16 x float> %0, i64 12
  %39 = tail call spir_func i32 @__amdil_class_f32(float %38, i32 264) #10
  %40 = insertelement <16 x i32> %37, i32 %39, i64 12
  %41 = extractelement <16 x float> %0, i64 13
  %42 = tail call spir_func i32 @__amdil_class_f32(float %41, i32 264) #10
  %43 = insertelement <16 x i32> %40, i32 %42, i64 13
  %44 = extractelement <16 x float> %0, i64 14
  %45 = tail call spir_func i32 @__amdil_class_f32(float %44, i32 264) #10
  %46 = insertelement <16 x i32> %43, i32 %45, i64 14
  %47 = extractelement <16 x float> %0, i64 15
  %48 = tail call spir_func i32 @__amdil_class_f32(float %47, i32 264) #10
  %49 = insertelement <16 x i32> %46, i32 %48, i64 15
  ret <16 x i32> %49
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z8isfinited(double) #0 {
  %2 = tail call spir_func i32 @__amdil_class_f64(double %0, i32 504) #10
  %3 = and i32 %2, 1
  ret i32 %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i64> @_Z8isfiniteDv2_d(<2 x double>) #0 {
  %2 = extractelement <2 x double> %0, i64 0
  %3 = tail call spir_func i32 @__amdil_class_f64(double %2, i32 504) #10
  %4 = sext i32 %3 to i64
  %5 = insertelement <2 x i64> undef, i64 %4, i64 0
  %6 = extractelement <2 x double> %0, i64 1
  %7 = tail call spir_func i32 @__amdil_class_f64(double %6, i32 504) #10
  %8 = sext i32 %7 to i64
  %9 = insertelement <2 x i64> %5, i64 %8, i64 1
  ret <2 x i64> %9
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x i64> @_Z8isfiniteDv3_d(<3 x double>) #0 {
  %2 = extractelement <3 x double> %0, i64 0
  %3 = tail call spir_func i32 @__amdil_class_f64(double %2, i32 504) #10
  %4 = sext i32 %3 to i64
  %5 = insertelement <3 x i64> undef, i64 %4, i64 0
  %6 = extractelement <3 x double> %0, i64 1
  %7 = tail call spir_func i32 @__amdil_class_f64(double %6, i32 504) #10
  %8 = sext i32 %7 to i64
  %9 = insertelement <3 x i64> %5, i64 %8, i64 1
  %10 = extractelement <3 x double> %0, i64 2
  %11 = tail call spir_func i32 @__amdil_class_f64(double %10, i32 504) #10
  %12 = sext i32 %11 to i64
  %13 = insertelement <3 x i64> %9, i64 %12, i64 2
  ret <3 x i64> %13
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i64> @_Z8isfiniteDv4_d(<4 x double>) #0 {
  %2 = extractelement <4 x double> %0, i64 0
  %3 = tail call spir_func i32 @__amdil_class_f64(double %2, i32 504) #10
  %4 = sext i32 %3 to i64
  %5 = insertelement <4 x i64> undef, i64 %4, i64 0
  %6 = extractelement <4 x double> %0, i64 1
  %7 = tail call spir_func i32 @__amdil_class_f64(double %6, i32 504) #10
  %8 = sext i32 %7 to i64
  %9 = insertelement <4 x i64> %5, i64 %8, i64 1
  %10 = extractelement <4 x double> %0, i64 2
  %11 = tail call spir_func i32 @__amdil_class_f64(double %10, i32 504) #10
  %12 = sext i32 %11 to i64
  %13 = insertelement <4 x i64> %9, i64 %12, i64 2
  %14 = extractelement <4 x double> %0, i64 3
  %15 = tail call spir_func i32 @__amdil_class_f64(double %14, i32 504) #10
  %16 = sext i32 %15 to i64
  %17 = insertelement <4 x i64> %13, i64 %16, i64 3
  ret <4 x i64> %17
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x i64> @_Z8isfiniteDv8_d(<8 x double>) #0 {
  %2 = extractelement <8 x double> %0, i64 0
  %3 = tail call spir_func i32 @__amdil_class_f64(double %2, i32 504) #10
  %4 = sext i32 %3 to i64
  %5 = insertelement <8 x i64> undef, i64 %4, i64 0
  %6 = extractelement <8 x double> %0, i64 1
  %7 = tail call spir_func i32 @__amdil_class_f64(double %6, i32 504) #10
  %8 = sext i32 %7 to i64
  %9 = insertelement <8 x i64> %5, i64 %8, i64 1
  %10 = extractelement <8 x double> %0, i64 2
  %11 = tail call spir_func i32 @__amdil_class_f64(double %10, i32 504) #10
  %12 = sext i32 %11 to i64
  %13 = insertelement <8 x i64> %9, i64 %12, i64 2
  %14 = extractelement <8 x double> %0, i64 3
  %15 = tail call spir_func i32 @__amdil_class_f64(double %14, i32 504) #10
  %16 = sext i32 %15 to i64
  %17 = insertelement <8 x i64> %13, i64 %16, i64 3
  %18 = extractelement <8 x double> %0, i64 4
  %19 = tail call spir_func i32 @__amdil_class_f64(double %18, i32 504) #10
  %20 = sext i32 %19 to i64
  %21 = insertelement <8 x i64> %17, i64 %20, i64 4
  %22 = extractelement <8 x double> %0, i64 5
  %23 = tail call spir_func i32 @__amdil_class_f64(double %22, i32 504) #10
  %24 = sext i32 %23 to i64
  %25 = insertelement <8 x i64> %21, i64 %24, i64 5
  %26 = extractelement <8 x double> %0, i64 6
  %27 = tail call spir_func i32 @__amdil_class_f64(double %26, i32 504) #10
  %28 = sext i32 %27 to i64
  %29 = insertelement <8 x i64> %25, i64 %28, i64 6
  %30 = extractelement <8 x double> %0, i64 7
  %31 = tail call spir_func i32 @__amdil_class_f64(double %30, i32 504) #10
  %32 = sext i32 %31 to i64
  %33 = insertelement <8 x i64> %29, i64 %32, i64 7
  ret <8 x i64> %33
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x i64> @_Z8isfiniteDv16_d(<16 x double>) #0 {
  %2 = extractelement <16 x double> %0, i64 0
  %3 = tail call spir_func i32 @__amdil_class_f64(double %2, i32 504) #10
  %4 = sext i32 %3 to i64
  %5 = insertelement <16 x i64> undef, i64 %4, i64 0
  %6 = extractelement <16 x double> %0, i64 1
  %7 = tail call spir_func i32 @__amdil_class_f64(double %6, i32 504) #10
  %8 = sext i32 %7 to i64
  %9 = insertelement <16 x i64> %5, i64 %8, i64 1
  %10 = extractelement <16 x double> %0, i64 2
  %11 = tail call spir_func i32 @__amdil_class_f64(double %10, i32 504) #10
  %12 = sext i32 %11 to i64
  %13 = insertelement <16 x i64> %9, i64 %12, i64 2
  %14 = extractelement <16 x double> %0, i64 3
  %15 = tail call spir_func i32 @__amdil_class_f64(double %14, i32 504) #10
  %16 = sext i32 %15 to i64
  %17 = insertelement <16 x i64> %13, i64 %16, i64 3
  %18 = extractelement <16 x double> %0, i64 4
  %19 = tail call spir_func i32 @__amdil_class_f64(double %18, i32 504) #10
  %20 = sext i32 %19 to i64
  %21 = insertelement <16 x i64> %17, i64 %20, i64 4
  %22 = extractelement <16 x double> %0, i64 5
  %23 = tail call spir_func i32 @__amdil_class_f64(double %22, i32 504) #10
  %24 = sext i32 %23 to i64
  %25 = insertelement <16 x i64> %21, i64 %24, i64 5
  %26 = extractelement <16 x double> %0, i64 6
  %27 = tail call spir_func i32 @__amdil_class_f64(double %26, i32 504) #10
  %28 = sext i32 %27 to i64
  %29 = insertelement <16 x i64> %25, i64 %28, i64 6
  %30 = extractelement <16 x double> %0, i64 7
  %31 = tail call spir_func i32 @__amdil_class_f64(double %30, i32 504) #10
  %32 = sext i32 %31 to i64
  %33 = insertelement <16 x i64> %29, i64 %32, i64 7
  %34 = extractelement <16 x double> %0, i64 8
  %35 = tail call spir_func i32 @__amdil_class_f64(double %34, i32 504) #10
  %36 = sext i32 %35 to i64
  %37 = insertelement <16 x i64> %33, i64 %36, i64 8
  %38 = extractelement <16 x double> %0, i64 9
  %39 = tail call spir_func i32 @__amdil_class_f64(double %38, i32 504) #10
  %40 = sext i32 %39 to i64
  %41 = insertelement <16 x i64> %37, i64 %40, i64 9
  %42 = extractelement <16 x double> %0, i64 10
  %43 = tail call spir_func i32 @__amdil_class_f64(double %42, i32 504) #10
  %44 = sext i32 %43 to i64
  %45 = insertelement <16 x i64> %41, i64 %44, i64 10
  %46 = extractelement <16 x double> %0, i64 11
  %47 = tail call spir_func i32 @__amdil_class_f64(double %46, i32 504) #10
  %48 = sext i32 %47 to i64
  %49 = insertelement <16 x i64> %45, i64 %48, i64 11
  %50 = extractelement <16 x double> %0, i64 12
  %51 = tail call spir_func i32 @__amdil_class_f64(double %50, i32 504) #10
  %52 = sext i32 %51 to i64
  %53 = insertelement <16 x i64> %49, i64 %52, i64 12
  %54 = extractelement <16 x double> %0, i64 13
  %55 = tail call spir_func i32 @__amdil_class_f64(double %54, i32 504) #10
  %56 = sext i32 %55 to i64
  %57 = insertelement <16 x i64> %53, i64 %56, i64 13
  %58 = extractelement <16 x double> %0, i64 14
  %59 = tail call spir_func i32 @__amdil_class_f64(double %58, i32 504) #10
  %60 = sext i32 %59 to i64
  %61 = insertelement <16 x i64> %57, i64 %60, i64 14
  %62 = extractelement <16 x double> %0, i64 15
  %63 = tail call spir_func i32 @__amdil_class_f64(double %62, i32 504) #10
  %64 = sext i32 %63 to i64
  %65 = insertelement <16 x i64> %61, i64 %64, i64 15
  ret <16 x i64> %65
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z5isinfd(double) #0 {
  %2 = tail call spir_func i32 @__amdil_class_f64(double %0, i32 516) #10
  %3 = and i32 %2, 1
  ret i32 %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i64> @_Z5isinfDv2_d(<2 x double>) #0 {
  %2 = extractelement <2 x double> %0, i64 0
  %3 = tail call spir_func i32 @__amdil_class_f64(double %2, i32 516) #10
  %4 = sext i32 %3 to i64
  %5 = insertelement <2 x i64> undef, i64 %4, i64 0
  %6 = extractelement <2 x double> %0, i64 1
  %7 = tail call spir_func i32 @__amdil_class_f64(double %6, i32 516) #10
  %8 = sext i32 %7 to i64
  %9 = insertelement <2 x i64> %5, i64 %8, i64 1
  ret <2 x i64> %9
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x i64> @_Z5isinfDv3_d(<3 x double>) #0 {
  %2 = extractelement <3 x double> %0, i64 0
  %3 = tail call spir_func i32 @__amdil_class_f64(double %2, i32 516) #10
  %4 = sext i32 %3 to i64
  %5 = insertelement <3 x i64> undef, i64 %4, i64 0
  %6 = extractelement <3 x double> %0, i64 1
  %7 = tail call spir_func i32 @__amdil_class_f64(double %6, i32 516) #10
  %8 = sext i32 %7 to i64
  %9 = insertelement <3 x i64> %5, i64 %8, i64 1
  %10 = extractelement <3 x double> %0, i64 2
  %11 = tail call spir_func i32 @__amdil_class_f64(double %10, i32 516) #10
  %12 = sext i32 %11 to i64
  %13 = insertelement <3 x i64> %9, i64 %12, i64 2
  ret <3 x i64> %13
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i64> @_Z5isinfDv4_d(<4 x double>) #0 {
  %2 = extractelement <4 x double> %0, i64 0
  %3 = tail call spir_func i32 @__amdil_class_f64(double %2, i32 516) #10
  %4 = sext i32 %3 to i64
  %5 = insertelement <4 x i64> undef, i64 %4, i64 0
  %6 = extractelement <4 x double> %0, i64 1
  %7 = tail call spir_func i32 @__amdil_class_f64(double %6, i32 516) #10
  %8 = sext i32 %7 to i64
  %9 = insertelement <4 x i64> %5, i64 %8, i64 1
  %10 = extractelement <4 x double> %0, i64 2
  %11 = tail call spir_func i32 @__amdil_class_f64(double %10, i32 516) #10
  %12 = sext i32 %11 to i64
  %13 = insertelement <4 x i64> %9, i64 %12, i64 2
  %14 = extractelement <4 x double> %0, i64 3
  %15 = tail call spir_func i32 @__amdil_class_f64(double %14, i32 516) #10
  %16 = sext i32 %15 to i64
  %17 = insertelement <4 x i64> %13, i64 %16, i64 3
  ret <4 x i64> %17
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x i64> @_Z5isinfDv8_d(<8 x double>) #0 {
  %2 = extractelement <8 x double> %0, i64 0
  %3 = tail call spir_func i32 @__amdil_class_f64(double %2, i32 516) #10
  %4 = sext i32 %3 to i64
  %5 = insertelement <8 x i64> undef, i64 %4, i64 0
  %6 = extractelement <8 x double> %0, i64 1
  %7 = tail call spir_func i32 @__amdil_class_f64(double %6, i32 516) #10
  %8 = sext i32 %7 to i64
  %9 = insertelement <8 x i64> %5, i64 %8, i64 1
  %10 = extractelement <8 x double> %0, i64 2
  %11 = tail call spir_func i32 @__amdil_class_f64(double %10, i32 516) #10
  %12 = sext i32 %11 to i64
  %13 = insertelement <8 x i64> %9, i64 %12, i64 2
  %14 = extractelement <8 x double> %0, i64 3
  %15 = tail call spir_func i32 @__amdil_class_f64(double %14, i32 516) #10
  %16 = sext i32 %15 to i64
  %17 = insertelement <8 x i64> %13, i64 %16, i64 3
  %18 = extractelement <8 x double> %0, i64 4
  %19 = tail call spir_func i32 @__amdil_class_f64(double %18, i32 516) #10
  %20 = sext i32 %19 to i64
  %21 = insertelement <8 x i64> %17, i64 %20, i64 4
  %22 = extractelement <8 x double> %0, i64 5
  %23 = tail call spir_func i32 @__amdil_class_f64(double %22, i32 516) #10
  %24 = sext i32 %23 to i64
  %25 = insertelement <8 x i64> %21, i64 %24, i64 5
  %26 = extractelement <8 x double> %0, i64 6
  %27 = tail call spir_func i32 @__amdil_class_f64(double %26, i32 516) #10
  %28 = sext i32 %27 to i64
  %29 = insertelement <8 x i64> %25, i64 %28, i64 6
  %30 = extractelement <8 x double> %0, i64 7
  %31 = tail call spir_func i32 @__amdil_class_f64(double %30, i32 516) #10
  %32 = sext i32 %31 to i64
  %33 = insertelement <8 x i64> %29, i64 %32, i64 7
  ret <8 x i64> %33
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x i64> @_Z5isinfDv16_d(<16 x double>) #0 {
  %2 = extractelement <16 x double> %0, i64 0
  %3 = tail call spir_func i32 @__amdil_class_f64(double %2, i32 516) #10
  %4 = sext i32 %3 to i64
  %5 = insertelement <16 x i64> undef, i64 %4, i64 0
  %6 = extractelement <16 x double> %0, i64 1
  %7 = tail call spir_func i32 @__amdil_class_f64(double %6, i32 516) #10
  %8 = sext i32 %7 to i64
  %9 = insertelement <16 x i64> %5, i64 %8, i64 1
  %10 = extractelement <16 x double> %0, i64 2
  %11 = tail call spir_func i32 @__amdil_class_f64(double %10, i32 516) #10
  %12 = sext i32 %11 to i64
  %13 = insertelement <16 x i64> %9, i64 %12, i64 2
  %14 = extractelement <16 x double> %0, i64 3
  %15 = tail call spir_func i32 @__amdil_class_f64(double %14, i32 516) #10
  %16 = sext i32 %15 to i64
  %17 = insertelement <16 x i64> %13, i64 %16, i64 3
  %18 = extractelement <16 x double> %0, i64 4
  %19 = tail call spir_func i32 @__amdil_class_f64(double %18, i32 516) #10
  %20 = sext i32 %19 to i64
  %21 = insertelement <16 x i64> %17, i64 %20, i64 4
  %22 = extractelement <16 x double> %0, i64 5
  %23 = tail call spir_func i32 @__amdil_class_f64(double %22, i32 516) #10
  %24 = sext i32 %23 to i64
  %25 = insertelement <16 x i64> %21, i64 %24, i64 5
  %26 = extractelement <16 x double> %0, i64 6
  %27 = tail call spir_func i32 @__amdil_class_f64(double %26, i32 516) #10
  %28 = sext i32 %27 to i64
  %29 = insertelement <16 x i64> %25, i64 %28, i64 6
  %30 = extractelement <16 x double> %0, i64 7
  %31 = tail call spir_func i32 @__amdil_class_f64(double %30, i32 516) #10
  %32 = sext i32 %31 to i64
  %33 = insertelement <16 x i64> %29, i64 %32, i64 7
  %34 = extractelement <16 x double> %0, i64 8
  %35 = tail call spir_func i32 @__amdil_class_f64(double %34, i32 516) #10
  %36 = sext i32 %35 to i64
  %37 = insertelement <16 x i64> %33, i64 %36, i64 8
  %38 = extractelement <16 x double> %0, i64 9
  %39 = tail call spir_func i32 @__amdil_class_f64(double %38, i32 516) #10
  %40 = sext i32 %39 to i64
  %41 = insertelement <16 x i64> %37, i64 %40, i64 9
  %42 = extractelement <16 x double> %0, i64 10
  %43 = tail call spir_func i32 @__amdil_class_f64(double %42, i32 516) #10
  %44 = sext i32 %43 to i64
  %45 = insertelement <16 x i64> %41, i64 %44, i64 10
  %46 = extractelement <16 x double> %0, i64 11
  %47 = tail call spir_func i32 @__amdil_class_f64(double %46, i32 516) #10
  %48 = sext i32 %47 to i64
  %49 = insertelement <16 x i64> %45, i64 %48, i64 11
  %50 = extractelement <16 x double> %0, i64 12
  %51 = tail call spir_func i32 @__amdil_class_f64(double %50, i32 516) #10
  %52 = sext i32 %51 to i64
  %53 = insertelement <16 x i64> %49, i64 %52, i64 12
  %54 = extractelement <16 x double> %0, i64 13
  %55 = tail call spir_func i32 @__amdil_class_f64(double %54, i32 516) #10
  %56 = sext i32 %55 to i64
  %57 = insertelement <16 x i64> %53, i64 %56, i64 13
  %58 = extractelement <16 x double> %0, i64 14
  %59 = tail call spir_func i32 @__amdil_class_f64(double %58, i32 516) #10
  %60 = sext i32 %59 to i64
  %61 = insertelement <16 x i64> %57, i64 %60, i64 14
  %62 = extractelement <16 x double> %0, i64 15
  %63 = tail call spir_func i32 @__amdil_class_f64(double %62, i32 516) #10
  %64 = sext i32 %63 to i64
  %65 = insertelement <16 x i64> %61, i64 %64, i64 15
  ret <16 x i64> %65
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z5isnand(double) #0 {
  %2 = tail call spir_func i32 @__amdil_class_f64(double %0, i32 3) #10
  %3 = and i32 %2, 1
  ret i32 %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i64> @_Z5isnanDv2_d(<2 x double>) #0 {
  %2 = extractelement <2 x double> %0, i64 0
  %3 = tail call spir_func i32 @__amdil_class_f64(double %2, i32 3) #10
  %4 = sext i32 %3 to i64
  %5 = insertelement <2 x i64> undef, i64 %4, i64 0
  %6 = extractelement <2 x double> %0, i64 1
  %7 = tail call spir_func i32 @__amdil_class_f64(double %6, i32 3) #10
  %8 = sext i32 %7 to i64
  %9 = insertelement <2 x i64> %5, i64 %8, i64 1
  ret <2 x i64> %9
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x i64> @_Z5isnanDv3_d(<3 x double>) #0 {
  %2 = extractelement <3 x double> %0, i64 0
  %3 = tail call spir_func i32 @__amdil_class_f64(double %2, i32 3) #10
  %4 = sext i32 %3 to i64
  %5 = insertelement <3 x i64> undef, i64 %4, i64 0
  %6 = extractelement <3 x double> %0, i64 1
  %7 = tail call spir_func i32 @__amdil_class_f64(double %6, i32 3) #10
  %8 = sext i32 %7 to i64
  %9 = insertelement <3 x i64> %5, i64 %8, i64 1
  %10 = extractelement <3 x double> %0, i64 2
  %11 = tail call spir_func i32 @__amdil_class_f64(double %10, i32 3) #10
  %12 = sext i32 %11 to i64
  %13 = insertelement <3 x i64> %9, i64 %12, i64 2
  ret <3 x i64> %13
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i64> @_Z5isnanDv4_d(<4 x double>) #0 {
  %2 = extractelement <4 x double> %0, i64 0
  %3 = tail call spir_func i32 @__amdil_class_f64(double %2, i32 3) #10
  %4 = sext i32 %3 to i64
  %5 = insertelement <4 x i64> undef, i64 %4, i64 0
  %6 = extractelement <4 x double> %0, i64 1
  %7 = tail call spir_func i32 @__amdil_class_f64(double %6, i32 3) #10
  %8 = sext i32 %7 to i64
  %9 = insertelement <4 x i64> %5, i64 %8, i64 1
  %10 = extractelement <4 x double> %0, i64 2
  %11 = tail call spir_func i32 @__amdil_class_f64(double %10, i32 3) #10
  %12 = sext i32 %11 to i64
  %13 = insertelement <4 x i64> %9, i64 %12, i64 2
  %14 = extractelement <4 x double> %0, i64 3
  %15 = tail call spir_func i32 @__amdil_class_f64(double %14, i32 3) #10
  %16 = sext i32 %15 to i64
  %17 = insertelement <4 x i64> %13, i64 %16, i64 3
  ret <4 x i64> %17
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x i64> @_Z5isnanDv8_d(<8 x double>) #0 {
  %2 = extractelement <8 x double> %0, i64 0
  %3 = tail call spir_func i32 @__amdil_class_f64(double %2, i32 3) #10
  %4 = sext i32 %3 to i64
  %5 = insertelement <8 x i64> undef, i64 %4, i64 0
  %6 = extractelement <8 x double> %0, i64 1
  %7 = tail call spir_func i32 @__amdil_class_f64(double %6, i32 3) #10
  %8 = sext i32 %7 to i64
  %9 = insertelement <8 x i64> %5, i64 %8, i64 1
  %10 = extractelement <8 x double> %0, i64 2
  %11 = tail call spir_func i32 @__amdil_class_f64(double %10, i32 3) #10
  %12 = sext i32 %11 to i64
  %13 = insertelement <8 x i64> %9, i64 %12, i64 2
  %14 = extractelement <8 x double> %0, i64 3
  %15 = tail call spir_func i32 @__amdil_class_f64(double %14, i32 3) #10
  %16 = sext i32 %15 to i64
  %17 = insertelement <8 x i64> %13, i64 %16, i64 3
  %18 = extractelement <8 x double> %0, i64 4
  %19 = tail call spir_func i32 @__amdil_class_f64(double %18, i32 3) #10
  %20 = sext i32 %19 to i64
  %21 = insertelement <8 x i64> %17, i64 %20, i64 4
  %22 = extractelement <8 x double> %0, i64 5
  %23 = tail call spir_func i32 @__amdil_class_f64(double %22, i32 3) #10
  %24 = sext i32 %23 to i64
  %25 = insertelement <8 x i64> %21, i64 %24, i64 5
  %26 = extractelement <8 x double> %0, i64 6
  %27 = tail call spir_func i32 @__amdil_class_f64(double %26, i32 3) #10
  %28 = sext i32 %27 to i64
  %29 = insertelement <8 x i64> %25, i64 %28, i64 6
  %30 = extractelement <8 x double> %0, i64 7
  %31 = tail call spir_func i32 @__amdil_class_f64(double %30, i32 3) #10
  %32 = sext i32 %31 to i64
  %33 = insertelement <8 x i64> %29, i64 %32, i64 7
  ret <8 x i64> %33
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x i64> @_Z5isnanDv16_d(<16 x double>) #0 {
  %2 = extractelement <16 x double> %0, i64 0
  %3 = tail call spir_func i32 @__amdil_class_f64(double %2, i32 3) #10
  %4 = sext i32 %3 to i64
  %5 = insertelement <16 x i64> undef, i64 %4, i64 0
  %6 = extractelement <16 x double> %0, i64 1
  %7 = tail call spir_func i32 @__amdil_class_f64(double %6, i32 3) #10
  %8 = sext i32 %7 to i64
  %9 = insertelement <16 x i64> %5, i64 %8, i64 1
  %10 = extractelement <16 x double> %0, i64 2
  %11 = tail call spir_func i32 @__amdil_class_f64(double %10, i32 3) #10
  %12 = sext i32 %11 to i64
  %13 = insertelement <16 x i64> %9, i64 %12, i64 2
  %14 = extractelement <16 x double> %0, i64 3
  %15 = tail call spir_func i32 @__amdil_class_f64(double %14, i32 3) #10
  %16 = sext i32 %15 to i64
  %17 = insertelement <16 x i64> %13, i64 %16, i64 3
  %18 = extractelement <16 x double> %0, i64 4
  %19 = tail call spir_func i32 @__amdil_class_f64(double %18, i32 3) #10
  %20 = sext i32 %19 to i64
  %21 = insertelement <16 x i64> %17, i64 %20, i64 4
  %22 = extractelement <16 x double> %0, i64 5
  %23 = tail call spir_func i32 @__amdil_class_f64(double %22, i32 3) #10
  %24 = sext i32 %23 to i64
  %25 = insertelement <16 x i64> %21, i64 %24, i64 5
  %26 = extractelement <16 x double> %0, i64 6
  %27 = tail call spir_func i32 @__amdil_class_f64(double %26, i32 3) #10
  %28 = sext i32 %27 to i64
  %29 = insertelement <16 x i64> %25, i64 %28, i64 6
  %30 = extractelement <16 x double> %0, i64 7
  %31 = tail call spir_func i32 @__amdil_class_f64(double %30, i32 3) #10
  %32 = sext i32 %31 to i64
  %33 = insertelement <16 x i64> %29, i64 %32, i64 7
  %34 = extractelement <16 x double> %0, i64 8
  %35 = tail call spir_func i32 @__amdil_class_f64(double %34, i32 3) #10
  %36 = sext i32 %35 to i64
  %37 = insertelement <16 x i64> %33, i64 %36, i64 8
  %38 = extractelement <16 x double> %0, i64 9
  %39 = tail call spir_func i32 @__amdil_class_f64(double %38, i32 3) #10
  %40 = sext i32 %39 to i64
  %41 = insertelement <16 x i64> %37, i64 %40, i64 9
  %42 = extractelement <16 x double> %0, i64 10
  %43 = tail call spir_func i32 @__amdil_class_f64(double %42, i32 3) #10
  %44 = sext i32 %43 to i64
  %45 = insertelement <16 x i64> %41, i64 %44, i64 10
  %46 = extractelement <16 x double> %0, i64 11
  %47 = tail call spir_func i32 @__amdil_class_f64(double %46, i32 3) #10
  %48 = sext i32 %47 to i64
  %49 = insertelement <16 x i64> %45, i64 %48, i64 11
  %50 = extractelement <16 x double> %0, i64 12
  %51 = tail call spir_func i32 @__amdil_class_f64(double %50, i32 3) #10
  %52 = sext i32 %51 to i64
  %53 = insertelement <16 x i64> %49, i64 %52, i64 12
  %54 = extractelement <16 x double> %0, i64 13
  %55 = tail call spir_func i32 @__amdil_class_f64(double %54, i32 3) #10
  %56 = sext i32 %55 to i64
  %57 = insertelement <16 x i64> %53, i64 %56, i64 13
  %58 = extractelement <16 x double> %0, i64 14
  %59 = tail call spir_func i32 @__amdil_class_f64(double %58, i32 3) #10
  %60 = sext i32 %59 to i64
  %61 = insertelement <16 x i64> %57, i64 %60, i64 14
  %62 = extractelement <16 x double> %0, i64 15
  %63 = tail call spir_func i32 @__amdil_class_f64(double %62, i32 3) #10
  %64 = sext i32 %63 to i64
  %65 = insertelement <16 x i64> %61, i64 %64, i64 15
  ret <16 x i64> %65
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z8isnormald(double) #0 {
  %2 = tail call spir_func i32 @__amdil_class_f64(double %0, i32 264) #10
  %3 = and i32 %2, 1
  ret i32 %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x i64> @_Z8isnormalDv2_d(<2 x double>) #0 {
  %2 = extractelement <2 x double> %0, i64 0
  %3 = tail call spir_func i32 @__amdil_class_f64(double %2, i32 264) #10
  %4 = sext i32 %3 to i64
  %5 = insertelement <2 x i64> undef, i64 %4, i64 0
  %6 = extractelement <2 x double> %0, i64 1
  %7 = tail call spir_func i32 @__amdil_class_f64(double %6, i32 264) #10
  %8 = sext i32 %7 to i64
  %9 = insertelement <2 x i64> %5, i64 %8, i64 1
  ret <2 x i64> %9
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x i64> @_Z8isnormalDv3_d(<3 x double>) #0 {
  %2 = extractelement <3 x double> %0, i64 0
  %3 = tail call spir_func i32 @__amdil_class_f64(double %2, i32 264) #10
  %4 = sext i32 %3 to i64
  %5 = insertelement <3 x i64> undef, i64 %4, i64 0
  %6 = extractelement <3 x double> %0, i64 1
  %7 = tail call spir_func i32 @__amdil_class_f64(double %6, i32 264) #10
  %8 = sext i32 %7 to i64
  %9 = insertelement <3 x i64> %5, i64 %8, i64 1
  %10 = extractelement <3 x double> %0, i64 2
  %11 = tail call spir_func i32 @__amdil_class_f64(double %10, i32 264) #10
  %12 = sext i32 %11 to i64
  %13 = insertelement <3 x i64> %9, i64 %12, i64 2
  ret <3 x i64> %13
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x i64> @_Z8isnormalDv4_d(<4 x double>) #0 {
  %2 = extractelement <4 x double> %0, i64 0
  %3 = tail call spir_func i32 @__amdil_class_f64(double %2, i32 264) #10
  %4 = sext i32 %3 to i64
  %5 = insertelement <4 x i64> undef, i64 %4, i64 0
  %6 = extractelement <4 x double> %0, i64 1
  %7 = tail call spir_func i32 @__amdil_class_f64(double %6, i32 264) #10
  %8 = sext i32 %7 to i64
  %9 = insertelement <4 x i64> %5, i64 %8, i64 1
  %10 = extractelement <4 x double> %0, i64 2
  %11 = tail call spir_func i32 @__amdil_class_f64(double %10, i32 264) #10
  %12 = sext i32 %11 to i64
  %13 = insertelement <4 x i64> %9, i64 %12, i64 2
  %14 = extractelement <4 x double> %0, i64 3
  %15 = tail call spir_func i32 @__amdil_class_f64(double %14, i32 264) #10
  %16 = sext i32 %15 to i64
  %17 = insertelement <4 x i64> %13, i64 %16, i64 3
  ret <4 x i64> %17
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x i64> @_Z8isnormalDv8_d(<8 x double>) #0 {
  %2 = extractelement <8 x double> %0, i64 0
  %3 = tail call spir_func i32 @__amdil_class_f64(double %2, i32 264) #10
  %4 = sext i32 %3 to i64
  %5 = insertelement <8 x i64> undef, i64 %4, i64 0
  %6 = extractelement <8 x double> %0, i64 1
  %7 = tail call spir_func i32 @__amdil_class_f64(double %6, i32 264) #10
  %8 = sext i32 %7 to i64
  %9 = insertelement <8 x i64> %5, i64 %8, i64 1
  %10 = extractelement <8 x double> %0, i64 2
  %11 = tail call spir_func i32 @__amdil_class_f64(double %10, i32 264) #10
  %12 = sext i32 %11 to i64
  %13 = insertelement <8 x i64> %9, i64 %12, i64 2
  %14 = extractelement <8 x double> %0, i64 3
  %15 = tail call spir_func i32 @__amdil_class_f64(double %14, i32 264) #10
  %16 = sext i32 %15 to i64
  %17 = insertelement <8 x i64> %13, i64 %16, i64 3
  %18 = extractelement <8 x double> %0, i64 4
  %19 = tail call spir_func i32 @__amdil_class_f64(double %18, i32 264) #10
  %20 = sext i32 %19 to i64
  %21 = insertelement <8 x i64> %17, i64 %20, i64 4
  %22 = extractelement <8 x double> %0, i64 5
  %23 = tail call spir_func i32 @__amdil_class_f64(double %22, i32 264) #10
  %24 = sext i32 %23 to i64
  %25 = insertelement <8 x i64> %21, i64 %24, i64 5
  %26 = extractelement <8 x double> %0, i64 6
  %27 = tail call spir_func i32 @__amdil_class_f64(double %26, i32 264) #10
  %28 = sext i32 %27 to i64
  %29 = insertelement <8 x i64> %25, i64 %28, i64 6
  %30 = extractelement <8 x double> %0, i64 7
  %31 = tail call spir_func i32 @__amdil_class_f64(double %30, i32 264) #10
  %32 = sext i32 %31 to i64
  %33 = insertelement <8 x i64> %29, i64 %32, i64 7
  ret <8 x i64> %33
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x i64> @_Z8isnormalDv16_d(<16 x double>) #0 {
  %2 = extractelement <16 x double> %0, i64 0
  %3 = tail call spir_func i32 @__amdil_class_f64(double %2, i32 264) #10
  %4 = sext i32 %3 to i64
  %5 = insertelement <16 x i64> undef, i64 %4, i64 0
  %6 = extractelement <16 x double> %0, i64 1
  %7 = tail call spir_func i32 @__amdil_class_f64(double %6, i32 264) #10
  %8 = sext i32 %7 to i64
  %9 = insertelement <16 x i64> %5, i64 %8, i64 1
  %10 = extractelement <16 x double> %0, i64 2
  %11 = tail call spir_func i32 @__amdil_class_f64(double %10, i32 264) #10
  %12 = sext i32 %11 to i64
  %13 = insertelement <16 x i64> %9, i64 %12, i64 2
  %14 = extractelement <16 x double> %0, i64 3
  %15 = tail call spir_func i32 @__amdil_class_f64(double %14, i32 264) #10
  %16 = sext i32 %15 to i64
  %17 = insertelement <16 x i64> %13, i64 %16, i64 3
  %18 = extractelement <16 x double> %0, i64 4
  %19 = tail call spir_func i32 @__amdil_class_f64(double %18, i32 264) #10
  %20 = sext i32 %19 to i64
  %21 = insertelement <16 x i64> %17, i64 %20, i64 4
  %22 = extractelement <16 x double> %0, i64 5
  %23 = tail call spir_func i32 @__amdil_class_f64(double %22, i32 264) #10
  %24 = sext i32 %23 to i64
  %25 = insertelement <16 x i64> %21, i64 %24, i64 5
  %26 = extractelement <16 x double> %0, i64 6
  %27 = tail call spir_func i32 @__amdil_class_f64(double %26, i32 264) #10
  %28 = sext i32 %27 to i64
  %29 = insertelement <16 x i64> %25, i64 %28, i64 6
  %30 = extractelement <16 x double> %0, i64 7
  %31 = tail call spir_func i32 @__amdil_class_f64(double %30, i32 264) #10
  %32 = sext i32 %31 to i64
  %33 = insertelement <16 x i64> %29, i64 %32, i64 7
  %34 = extractelement <16 x double> %0, i64 8
  %35 = tail call spir_func i32 @__amdil_class_f64(double %34, i32 264) #10
  %36 = sext i32 %35 to i64
  %37 = insertelement <16 x i64> %33, i64 %36, i64 8
  %38 = extractelement <16 x double> %0, i64 9
  %39 = tail call spir_func i32 @__amdil_class_f64(double %38, i32 264) #10
  %40 = sext i32 %39 to i64
  %41 = insertelement <16 x i64> %37, i64 %40, i64 9
  %42 = extractelement <16 x double> %0, i64 10
  %43 = tail call spir_func i32 @__amdil_class_f64(double %42, i32 264) #10
  %44 = sext i32 %43 to i64
  %45 = insertelement <16 x i64> %41, i64 %44, i64 10
  %46 = extractelement <16 x double> %0, i64 11
  %47 = tail call spir_func i32 @__amdil_class_f64(double %46, i32 264) #10
  %48 = sext i32 %47 to i64
  %49 = insertelement <16 x i64> %45, i64 %48, i64 11
  %50 = extractelement <16 x double> %0, i64 12
  %51 = tail call spir_func i32 @__amdil_class_f64(double %50, i32 264) #10
  %52 = sext i32 %51 to i64
  %53 = insertelement <16 x i64> %49, i64 %52, i64 12
  %54 = extractelement <16 x double> %0, i64 13
  %55 = tail call spir_func i32 @__amdil_class_f64(double %54, i32 264) #10
  %56 = sext i32 %55 to i64
  %57 = insertelement <16 x i64> %53, i64 %56, i64 13
  %58 = extractelement <16 x double> %0, i64 14
  %59 = tail call spir_func i32 @__amdil_class_f64(double %58, i32 264) #10
  %60 = sext i32 %59 to i64
  %61 = insertelement <16 x i64> %57, i64 %60, i64 14
  %62 = extractelement <16 x double> %0, i64 15
  %63 = tail call spir_func i32 @__amdil_class_f64(double %62, i32 264) #10
  %64 = sext i32 %63 to i64
  %65 = insertelement <16 x i64> %61, i64 %64, i64 15
  ret <16 x i64> %65
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x float> @_Z3minDv16_fS_(<16 x float>, <16 x float>) #0 {
  %3 = shufflevector <16 x float> %0, <16 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %4 = shufflevector <16 x float> %1, <16 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %5 = tail call spir_func <8 x float> @_Z3minDv8_fS_(<8 x float> %3, <8 x float> %4) #2
  %6 = shufflevector <8 x float> %5, <8 x float> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %7 = shufflevector <16 x float> %0, <16 x float> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %8 = shufflevector <16 x float> %1, <16 x float> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %9 = tail call spir_func <8 x float> @_Z3minDv8_fS_(<8 x float> %7, <8 x float> %8) #2
  %10 = shufflevector <8 x float> %9, <8 x float> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %11 = shufflevector <16 x float> %6, <16 x float> %10, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  ret <16 x float> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x float> @_Z3minDv8_fS_(<8 x float>, <8 x float>) #0 {
  %3 = shufflevector <8 x float> %0, <8 x float> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %4 = shufflevector <8 x float> %1, <8 x float> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %5 = tail call spir_func <4 x float> @_Z3minDv4_fS_(<4 x float> %3, <4 x float> %4) #2
  %6 = shufflevector <4 x float> %5, <4 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %7 = shufflevector <8 x float> %0, <8 x float> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %8 = shufflevector <8 x float> %1, <8 x float> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %9 = tail call spir_func <4 x float> @_Z3minDv4_fS_(<4 x float> %7, <4 x float> %8) #2
  %10 = shufflevector <4 x float> %9, <4 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %11 = shufflevector <8 x float> %6, <8 x float> %10, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  ret <8 x float> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x float> @_Z3minDv4_fS_(<4 x float>, <4 x float>) #0 {
  %3 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 0, i32 1>
  %4 = shufflevector <4 x float> %1, <4 x float> undef, <2 x i32> <i32 0, i32 1>
  %5 = tail call spir_func <2 x float> @_Z3minDv2_fS_(<2 x float> %3, <2 x float> %4) #2
  %6 = shufflevector <2 x float> %5, <2 x float> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %7 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 2, i32 3>
  %8 = shufflevector <4 x float> %1, <4 x float> undef, <2 x i32> <i32 2, i32 3>
  %9 = tail call spir_func <2 x float> @_Z3minDv2_fS_(<2 x float> %7, <2 x float> %8) #2
  %10 = shufflevector <2 x float> %9, <2 x float> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %11 = shufflevector <4 x float> %6, <4 x float> %10, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x float> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x float> @_Z3minDv2_fS_(<2 x float>, <2 x float>) #0 {
  %3 = extractelement <2 x float> %0, i64 0
  %4 = extractelement <2 x float> %1, i64 0
  %5 = tail call spir_func float @_Z3minff(float %3, float %4) #2
  %6 = insertelement <2 x float> undef, float %5, i64 0
  %7 = extractelement <2 x float> %0, i64 1
  %8 = extractelement <2 x float> %1, i64 1
  %9 = tail call spir_func float @_Z3minff(float %7, float %8) #2
  %10 = insertelement <2 x float> %6, float %9, i64 1
  ret <2 x float> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x float> @_Z3minDv3_fS_(<3 x float>, <3 x float>) #0 {
  %3 = shufflevector <3 x float> %0, <3 x float> undef, <2 x i32> <i32 0, i32 1>
  %4 = shufflevector <3 x float> %1, <3 x float> undef, <2 x i32> <i32 0, i32 1>
  %5 = tail call spir_func <2 x float> @_Z3minDv2_fS_(<2 x float> %3, <2 x float> %4) #2
  %6 = shufflevector <2 x float> %5, <2 x float> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %7 = extractelement <3 x float> %0, i64 2
  %8 = extractelement <3 x float> %1, i64 2
  %9 = tail call spir_func float @_Z3minff(float %7, float %8) #2
  %10 = insertelement <3 x float> %6, float %9, i64 2
  ret <3 x float> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z3minff(float, float) #0 {
  %3 = tail call spir_func float @__hsail_min_f32(float %0, float %1) #2
  ret float %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x double> @_Z3minDv16_dS_(<16 x double>, <16 x double>) #0 {
  %3 = shufflevector <16 x double> %0, <16 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %4 = shufflevector <16 x double> %1, <16 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %5 = tail call spir_func <8 x double> @_Z3minDv8_dS_(<8 x double> %3, <8 x double> %4) #2
  %6 = shufflevector <8 x double> %5, <8 x double> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %7 = shufflevector <16 x double> %0, <16 x double> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %8 = shufflevector <16 x double> %1, <16 x double> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %9 = tail call spir_func <8 x double> @_Z3minDv8_dS_(<8 x double> %7, <8 x double> %8) #2
  %10 = shufflevector <8 x double> %9, <8 x double> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %11 = shufflevector <16 x double> %6, <16 x double> %10, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  ret <16 x double> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x double> @_Z3minDv8_dS_(<8 x double>, <8 x double>) #0 {
  %3 = shufflevector <8 x double> %0, <8 x double> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %4 = shufflevector <8 x double> %1, <8 x double> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %5 = tail call spir_func <4 x double> @_Z3minDv4_dS_(<4 x double> %3, <4 x double> %4) #2
  %6 = shufflevector <4 x double> %5, <4 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %7 = shufflevector <8 x double> %0, <8 x double> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %8 = shufflevector <8 x double> %1, <8 x double> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %9 = tail call spir_func <4 x double> @_Z3minDv4_dS_(<4 x double> %7, <4 x double> %8) #2
  %10 = shufflevector <4 x double> %9, <4 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %11 = shufflevector <8 x double> %6, <8 x double> %10, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  ret <8 x double> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x double> @_Z3minDv4_dS_(<4 x double>, <4 x double>) #0 {
  %3 = shufflevector <4 x double> %0, <4 x double> undef, <2 x i32> <i32 0, i32 1>
  %4 = shufflevector <4 x double> %1, <4 x double> undef, <2 x i32> <i32 0, i32 1>
  %5 = tail call spir_func <2 x double> @_Z3minDv2_dS_(<2 x double> %3, <2 x double> %4) #2
  %6 = shufflevector <2 x double> %5, <2 x double> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %7 = shufflevector <4 x double> %0, <4 x double> undef, <2 x i32> <i32 2, i32 3>
  %8 = shufflevector <4 x double> %1, <4 x double> undef, <2 x i32> <i32 2, i32 3>
  %9 = tail call spir_func <2 x double> @_Z3minDv2_dS_(<2 x double> %7, <2 x double> %8) #2
  %10 = shufflevector <2 x double> %9, <2 x double> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %11 = shufflevector <4 x double> %6, <4 x double> %10, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x double> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x double> @_Z3minDv2_dS_(<2 x double>, <2 x double>) #0 {
  %3 = extractelement <2 x double> %0, i64 0
  %4 = extractelement <2 x double> %1, i64 0
  %5 = tail call spir_func double @_Z3mindd(double %3, double %4) #2
  %6 = insertelement <2 x double> undef, double %5, i64 0
  %7 = extractelement <2 x double> %0, i64 1
  %8 = extractelement <2 x double> %1, i64 1
  %9 = tail call spir_func double @_Z3mindd(double %7, double %8) #2
  %10 = insertelement <2 x double> %6, double %9, i64 1
  ret <2 x double> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x double> @_Z3minDv3_dS_(<3 x double>, <3 x double>) #0 {
  %3 = shufflevector <3 x double> %0, <3 x double> undef, <2 x i32> <i32 0, i32 1>
  %4 = shufflevector <3 x double> %1, <3 x double> undef, <2 x i32> <i32 0, i32 1>
  %5 = tail call spir_func <2 x double> @_Z3minDv2_dS_(<2 x double> %3, <2 x double> %4) #2
  %6 = shufflevector <2 x double> %5, <2 x double> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %7 = extractelement <3 x double> %0, i64 2
  %8 = extractelement <3 x double> %1, i64 2
  %9 = tail call spir_func double @_Z3mindd(double %7, double %8) #2
  %10 = insertelement <3 x double> %6, double %9, i64 2
  ret <3 x double> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z3mindd(double, double) #0 {
  %3 = tail call spir_func double @__hsail_min_f64(double %0, double %1) #2
  ret double %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x float> @_Z3maxDv16_fS_(<16 x float>, <16 x float>) #0 {
  %3 = shufflevector <16 x float> %0, <16 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %4 = shufflevector <16 x float> %1, <16 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %5 = tail call spir_func <8 x float> @_Z3maxDv8_fS_(<8 x float> %3, <8 x float> %4) #2
  %6 = shufflevector <8 x float> %5, <8 x float> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %7 = shufflevector <16 x float> %0, <16 x float> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %8 = shufflevector <16 x float> %1, <16 x float> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %9 = tail call spir_func <8 x float> @_Z3maxDv8_fS_(<8 x float> %7, <8 x float> %8) #2
  %10 = shufflevector <8 x float> %9, <8 x float> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %11 = shufflevector <16 x float> %6, <16 x float> %10, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  ret <16 x float> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x float> @_Z3maxDv8_fS_(<8 x float>, <8 x float>) #0 {
  %3 = shufflevector <8 x float> %0, <8 x float> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %4 = shufflevector <8 x float> %1, <8 x float> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %5 = tail call spir_func <4 x float> @_Z3maxDv4_fS_(<4 x float> %3, <4 x float> %4) #2
  %6 = shufflevector <4 x float> %5, <4 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %7 = shufflevector <8 x float> %0, <8 x float> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %8 = shufflevector <8 x float> %1, <8 x float> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %9 = tail call spir_func <4 x float> @_Z3maxDv4_fS_(<4 x float> %7, <4 x float> %8) #2
  %10 = shufflevector <4 x float> %9, <4 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %11 = shufflevector <8 x float> %6, <8 x float> %10, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  ret <8 x float> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x float> @_Z3maxDv4_fS_(<4 x float>, <4 x float>) #0 {
  %3 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 0, i32 1>
  %4 = shufflevector <4 x float> %1, <4 x float> undef, <2 x i32> <i32 0, i32 1>
  %5 = tail call spir_func <2 x float> @_Z3maxDv2_fS_(<2 x float> %3, <2 x float> %4) #2
  %6 = shufflevector <2 x float> %5, <2 x float> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %7 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 2, i32 3>
  %8 = shufflevector <4 x float> %1, <4 x float> undef, <2 x i32> <i32 2, i32 3>
  %9 = tail call spir_func <2 x float> @_Z3maxDv2_fS_(<2 x float> %7, <2 x float> %8) #2
  %10 = shufflevector <2 x float> %9, <2 x float> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %11 = shufflevector <4 x float> %6, <4 x float> %10, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x float> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x float> @_Z3maxDv2_fS_(<2 x float>, <2 x float>) #0 {
  %3 = extractelement <2 x float> %0, i64 0
  %4 = extractelement <2 x float> %1, i64 0
  %5 = tail call spir_func float @_Z3maxff(float %3, float %4) #2
  %6 = insertelement <2 x float> undef, float %5, i64 0
  %7 = extractelement <2 x float> %0, i64 1
  %8 = extractelement <2 x float> %1, i64 1
  %9 = tail call spir_func float @_Z3maxff(float %7, float %8) #2
  %10 = insertelement <2 x float> %6, float %9, i64 1
  ret <2 x float> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x float> @_Z3maxDv3_fS_(<3 x float>, <3 x float>) #0 {
  %3 = shufflevector <3 x float> %0, <3 x float> undef, <2 x i32> <i32 0, i32 1>
  %4 = shufflevector <3 x float> %1, <3 x float> undef, <2 x i32> <i32 0, i32 1>
  %5 = tail call spir_func <2 x float> @_Z3maxDv2_fS_(<2 x float> %3, <2 x float> %4) #2
  %6 = shufflevector <2 x float> %5, <2 x float> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %7 = extractelement <3 x float> %0, i64 2
  %8 = extractelement <3 x float> %1, i64 2
  %9 = tail call spir_func float @_Z3maxff(float %7, float %8) #2
  %10 = insertelement <3 x float> %6, float %9, i64 2
  ret <3 x float> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func float @_Z3maxff(float, float) #0 {
  %3 = tail call spir_func float @__hsail_max_f32(float %0, float %1) #2
  ret float %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <16 x double> @_Z3maxDv16_dS_(<16 x double>, <16 x double>) #0 {
  %3 = shufflevector <16 x double> %0, <16 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %4 = shufflevector <16 x double> %1, <16 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %5 = tail call spir_func <8 x double> @_Z3maxDv8_dS_(<8 x double> %3, <8 x double> %4) #2
  %6 = shufflevector <8 x double> %5, <8 x double> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %7 = shufflevector <16 x double> %0, <16 x double> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %8 = shufflevector <16 x double> %1, <16 x double> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %9 = tail call spir_func <8 x double> @_Z3maxDv8_dS_(<8 x double> %7, <8 x double> %8) #2
  %10 = shufflevector <8 x double> %9, <8 x double> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %11 = shufflevector <16 x double> %6, <16 x double> %10, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  ret <16 x double> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <8 x double> @_Z3maxDv8_dS_(<8 x double>, <8 x double>) #0 {
  %3 = shufflevector <8 x double> %0, <8 x double> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %4 = shufflevector <8 x double> %1, <8 x double> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %5 = tail call spir_func <4 x double> @_Z3maxDv4_dS_(<4 x double> %3, <4 x double> %4) #2
  %6 = shufflevector <4 x double> %5, <4 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %7 = shufflevector <8 x double> %0, <8 x double> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %8 = shufflevector <8 x double> %1, <8 x double> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %9 = tail call spir_func <4 x double> @_Z3maxDv4_dS_(<4 x double> %7, <4 x double> %8) #2
  %10 = shufflevector <4 x double> %9, <4 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %11 = shufflevector <8 x double> %6, <8 x double> %10, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  ret <8 x double> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <4 x double> @_Z3maxDv4_dS_(<4 x double>, <4 x double>) #0 {
  %3 = shufflevector <4 x double> %0, <4 x double> undef, <2 x i32> <i32 0, i32 1>
  %4 = shufflevector <4 x double> %1, <4 x double> undef, <2 x i32> <i32 0, i32 1>
  %5 = tail call spir_func <2 x double> @_Z3maxDv2_dS_(<2 x double> %3, <2 x double> %4) #2
  %6 = shufflevector <2 x double> %5, <2 x double> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %7 = shufflevector <4 x double> %0, <4 x double> undef, <2 x i32> <i32 2, i32 3>
  %8 = shufflevector <4 x double> %1, <4 x double> undef, <2 x i32> <i32 2, i32 3>
  %9 = tail call spir_func <2 x double> @_Z3maxDv2_dS_(<2 x double> %7, <2 x double> %8) #2
  %10 = shufflevector <2 x double> %9, <2 x double> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %11 = shufflevector <4 x double> %6, <4 x double> %10, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x double> %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <2 x double> @_Z3maxDv2_dS_(<2 x double>, <2 x double>) #0 {
  %3 = extractelement <2 x double> %0, i64 0
  %4 = extractelement <2 x double> %1, i64 0
  %5 = tail call spir_func double @_Z3maxdd(double %3, double %4) #2
  %6 = insertelement <2 x double> undef, double %5, i64 0
  %7 = extractelement <2 x double> %0, i64 1
  %8 = extractelement <2 x double> %1, i64 1
  %9 = tail call spir_func double @_Z3maxdd(double %7, double %8) #2
  %10 = insertelement <2 x double> %6, double %9, i64 1
  ret <2 x double> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func <3 x double> @_Z3maxDv3_dS_(<3 x double>, <3 x double>) #0 {
  %3 = shufflevector <3 x double> %0, <3 x double> undef, <2 x i32> <i32 0, i32 1>
  %4 = shufflevector <3 x double> %1, <3 x double> undef, <2 x i32> <i32 0, i32 1>
  %5 = tail call spir_func <2 x double> @_Z3maxDv2_dS_(<2 x double> %3, <2 x double> %4) #2
  %6 = shufflevector <2 x double> %5, <2 x double> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %7 = extractelement <3 x double> %0, i64 2
  %8 = extractelement <3 x double> %1, i64 2
  %9 = tail call spir_func double @_Z3maxdd(double %7, double %8) #2
  %10 = insertelement <3 x double> %6, double %9, i64 2
  ret <3 x double> %10
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func double @_Z3maxdd(double, double) #0 {
  %3 = tail call spir_func double @__hsail_max_f64(double %0, double %1) #2
  ret double %3
}

; Function Attrs: nounwind
define linkonce_odr spir_func i8 addrspace(1)* @__printf_alloc(i32) #9 {
  %2 = alloca i32, align 4
  %3 = tail call spir_func i64 @__hsail_ld_kernarg_u64(i32 24) #2
  %4 = inttoptr i64 %3 to i8 addrspace(1)*
  %5 = inttoptr i64 %3 to i32 addrspace(1)*
  %6 = getelementptr inbounds i32 addrspace(1)* %5, i64 1
  %7 = load i32 addrspace(1)* %6, align 4
  %8 = load atomic volatile i32 addrspace(1)* %5 acquire, align 4, !mem.scope !6
  store i32 %8, i32* %2, align 4
  %9 = add i32 %0, 8
  %10 = addrspacecast i32* %2 to i32 addrspace(4)*
  br label %11

; <label>:11                                      ; preds = %15, %1
  %12 = phi i32 [ %19, %15 ], [ %8, %1 ]
  %13 = add i32 %9, %12
  %14 = icmp ugt i32 %13, %7
  br i1 %14, label %26, label %15

; <label>:15                                      ; preds = %11
  %16 = add i32 %12, %0
  %17 = load volatile i32 addrspace(4)* %10, align 4
  %18 = cmpxchg i32 addrspace(1)* %5, i32 %17, i32 %16 acq_rel acquire, !mem.scope !6
  %19 = extractvalue { i32, i1 } %18, 0
  store volatile i32 %19, i32 addrspace(4)* %10, align 4
  %20 = extractvalue { i32, i1 } %18, 1
  br i1 %20, label %21, label %11

; <label>:21                                      ; preds = %15
  %22 = phi i32 [ %19, %15 ]
  %23 = zext i32 %22 to i64
  %24 = add nuw nsw i64 %23, 8
  %25 = getelementptr inbounds i8 addrspace(1)* %4, i64 %24
  br label %27

; <label>:26                                      ; preds = %11
  br label %27

; <label>:27                                      ; preds = %26, %21
  %28 = phi i8 addrspace(1)* [ %25, %21 ], [ null, %26 ]
  ret i8 addrspace(1)* %28
}

; Function Attrs: nounwind readnone
declare spir_func i64 @__hsail_ld_kernarg_u64(i32) #1

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <16 x i32> @__isfinite_16f32(<16 x float>) #6 {
  %2 = shufflevector <16 x float> %0, <16 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %3 = tail call spir_func <8 x i32> @_Z8isfiniteDv8_f(<8 x float> %2) #2
  %4 = shufflevector <8 x i32> %3, <8 x i32> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <16 x float> %0, <16 x float> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %6 = tail call spir_func <8 x i32> @_Z8isfiniteDv8_f(<8 x float> %5) #2
  %7 = shufflevector <8 x i32> %6, <8 x i32> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <16 x i32> %4, <16 x i32> %7, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  ret <16 x i32> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <8 x i32> @__isfinite_8f32(<8 x float>) #6 {
  %2 = shufflevector <8 x float> %0, <8 x float> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %3 = tail call spir_func <4 x i32> @_Z8isfiniteDv4_f(<4 x float> %2) #2
  %4 = shufflevector <4 x i32> %3, <4 x i32> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <8 x float> %0, <8 x float> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %6 = tail call spir_func <4 x i32> @_Z8isfiniteDv4_f(<4 x float> %5) #2
  %7 = shufflevector <4 x i32> %6, <4 x i32> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <8 x i32> %4, <8 x i32> %7, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  ret <8 x i32> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <4 x i32> @__isfinite_4f32(<4 x float>) #6 {
  %2 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x i32> @_Z8isfiniteDv2_f(<2 x float> %2) #2
  %4 = shufflevector <2 x i32> %3, <2 x i32> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %5 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 2, i32 3>
  %6 = tail call spir_func <2 x i32> @_Z8isfiniteDv2_f(<2 x float> %5) #2
  %7 = shufflevector <2 x i32> %6, <2 x i32> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %8 = shufflevector <4 x i32> %4, <4 x i32> %7, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x i32> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <3 x i32> @__isfinite_3f32(<3 x float>) #6 {
  %2 = shufflevector <3 x float> %0, <3 x float> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x i32> @_Z8isfiniteDv2_f(<2 x float> %2) #2
  %4 = shufflevector <2 x i32> %3, <2 x i32> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %5 = extractelement <3 x float> %0, i64 2
  %6 = tail call spir_func i32 @_Z8isfinitef(float %5) #2
  %7 = insertelement <3 x i32> %4, i32 %6, i64 2
  ret <3 x i32> %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <2 x i32> @__isfinite_2f32(<2 x float>) #6 {
  %2 = extractelement <2 x float> %0, i64 0
  %3 = tail call spir_func i32 @_Z8isfinitef(float %2) #2
  %4 = insertelement <2 x i32> undef, i32 %3, i64 0
  %5 = extractelement <2 x float> %0, i64 1
  %6 = tail call spir_func i32 @_Z8isfinitef(float %5) #2
  %7 = insertelement <2 x i32> %4, i32 %6, i64 1
  ret <2 x i32> %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <16 x i64> @__isfinite_16f64(<16 x double>) #6 {
  %2 = shufflevector <16 x double> %0, <16 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %3 = tail call spir_func <8 x i64> @_Z8isfiniteDv8_d(<8 x double> %2) #2
  %4 = shufflevector <8 x i64> %3, <8 x i64> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <16 x double> %0, <16 x double> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %6 = tail call spir_func <8 x i64> @_Z8isfiniteDv8_d(<8 x double> %5) #2
  %7 = shufflevector <8 x i64> %6, <8 x i64> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <16 x i64> %4, <16 x i64> %7, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  ret <16 x i64> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <8 x i64> @__isfinite_8f64(<8 x double>) #6 {
  %2 = shufflevector <8 x double> %0, <8 x double> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %3 = tail call spir_func <4 x i64> @_Z8isfiniteDv4_d(<4 x double> %2) #2
  %4 = shufflevector <4 x i64> %3, <4 x i64> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <8 x double> %0, <8 x double> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %6 = tail call spir_func <4 x i64> @_Z8isfiniteDv4_d(<4 x double> %5) #2
  %7 = shufflevector <4 x i64> %6, <4 x i64> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <8 x i64> %4, <8 x i64> %7, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  ret <8 x i64> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <4 x i64> @__isfinite_4f64(<4 x double>) #6 {
  %2 = shufflevector <4 x double> %0, <4 x double> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x i64> @_Z8isfiniteDv2_d(<2 x double> %2) #2
  %4 = shufflevector <2 x i64> %3, <2 x i64> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %5 = shufflevector <4 x double> %0, <4 x double> undef, <2 x i32> <i32 2, i32 3>
  %6 = tail call spir_func <2 x i64> @_Z8isfiniteDv2_d(<2 x double> %5) #2
  %7 = shufflevector <2 x i64> %6, <2 x i64> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %8 = shufflevector <4 x i64> %4, <4 x i64> %7, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x i64> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <3 x i64> @__isfinite_3f64(<3 x double>) #6 {
  %2 = shufflevector <3 x double> %0, <3 x double> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x i64> @_Z8isfiniteDv2_d(<2 x double> %2) #2
  %4 = shufflevector <2 x i64> %3, <2 x i64> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %5 = extractelement <3 x double> %0, i64 2
  %6 = tail call spir_func i32 @_Z8isfinited(double %5) #2
  %7 = sext i32 %6 to i64
  %8 = insertelement <3 x i64> %4, i64 %7, i64 2
  ret <3 x i64> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <2 x i64> @__isfinite_2f64(<2 x double>) #6 {
  %2 = extractelement <2 x double> %0, i64 0
  %3 = tail call spir_func i32 @_Z8isfinited(double %2) #2
  %4 = sext i32 %3 to i64
  %5 = insertelement <2 x i64> undef, i64 %4, i64 0
  %6 = extractelement <2 x double> %0, i64 1
  %7 = tail call spir_func i32 @_Z8isfinited(double %6) #2
  %8 = sext i32 %7 to i64
  %9 = insertelement <2 x i64> %5, i64 %8, i64 1
  ret <2 x i64> %9
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <16 x i32> @__isinf_16f32(<16 x float>) #6 {
  %2 = shufflevector <16 x float> %0, <16 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %3 = tail call spir_func <8 x i32> @_Z5isinfDv8_f(<8 x float> %2) #2
  %4 = shufflevector <8 x i32> %3, <8 x i32> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <16 x float> %0, <16 x float> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %6 = tail call spir_func <8 x i32> @_Z5isinfDv8_f(<8 x float> %5) #2
  %7 = shufflevector <8 x i32> %6, <8 x i32> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <16 x i32> %4, <16 x i32> %7, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  ret <16 x i32> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <8 x i32> @__isinf_8f32(<8 x float>) #6 {
  %2 = shufflevector <8 x float> %0, <8 x float> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %3 = tail call spir_func <4 x i32> @_Z5isinfDv4_f(<4 x float> %2) #2
  %4 = shufflevector <4 x i32> %3, <4 x i32> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <8 x float> %0, <8 x float> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %6 = tail call spir_func <4 x i32> @_Z5isinfDv4_f(<4 x float> %5) #2
  %7 = shufflevector <4 x i32> %6, <4 x i32> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <8 x i32> %4, <8 x i32> %7, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  ret <8 x i32> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <4 x i32> @__isinf_4f32(<4 x float>) #6 {
  %2 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x i32> @_Z5isinfDv2_f(<2 x float> %2) #2
  %4 = shufflevector <2 x i32> %3, <2 x i32> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %5 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 2, i32 3>
  %6 = tail call spir_func <2 x i32> @_Z5isinfDv2_f(<2 x float> %5) #2
  %7 = shufflevector <2 x i32> %6, <2 x i32> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %8 = shufflevector <4 x i32> %4, <4 x i32> %7, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x i32> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <3 x i32> @__isinf_3f32(<3 x float>) #6 {
  %2 = shufflevector <3 x float> %0, <3 x float> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x i32> @_Z5isinfDv2_f(<2 x float> %2) #2
  %4 = shufflevector <2 x i32> %3, <2 x i32> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %5 = extractelement <3 x float> %0, i64 2
  %6 = tail call spir_func i32 @_Z5isinff(float %5) #2
  %7 = insertelement <3 x i32> %4, i32 %6, i64 2
  ret <3 x i32> %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <2 x i32> @__isinf_2f32(<2 x float>) #6 {
  %2 = extractelement <2 x float> %0, i64 0
  %3 = tail call spir_func i32 @_Z5isinff(float %2) #2
  %4 = insertelement <2 x i32> undef, i32 %3, i64 0
  %5 = extractelement <2 x float> %0, i64 1
  %6 = tail call spir_func i32 @_Z5isinff(float %5) #2
  %7 = insertelement <2 x i32> %4, i32 %6, i64 1
  ret <2 x i32> %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <16 x i64> @__isinf_16f64(<16 x double>) #6 {
  %2 = shufflevector <16 x double> %0, <16 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %3 = tail call spir_func <8 x i64> @_Z5isinfDv8_d(<8 x double> %2) #2
  %4 = shufflevector <8 x i64> %3, <8 x i64> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <16 x double> %0, <16 x double> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %6 = tail call spir_func <8 x i64> @_Z5isinfDv8_d(<8 x double> %5) #2
  %7 = shufflevector <8 x i64> %6, <8 x i64> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <16 x i64> %4, <16 x i64> %7, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  ret <16 x i64> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <8 x i64> @__isinf_8f64(<8 x double>) #6 {
  %2 = shufflevector <8 x double> %0, <8 x double> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %3 = tail call spir_func <4 x i64> @_Z5isinfDv4_d(<4 x double> %2) #2
  %4 = shufflevector <4 x i64> %3, <4 x i64> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <8 x double> %0, <8 x double> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %6 = tail call spir_func <4 x i64> @_Z5isinfDv4_d(<4 x double> %5) #2
  %7 = shufflevector <4 x i64> %6, <4 x i64> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <8 x i64> %4, <8 x i64> %7, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  ret <8 x i64> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <4 x i64> @__isinf_4f64(<4 x double>) #6 {
  %2 = shufflevector <4 x double> %0, <4 x double> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x i64> @_Z5isinfDv2_d(<2 x double> %2) #2
  %4 = shufflevector <2 x i64> %3, <2 x i64> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %5 = shufflevector <4 x double> %0, <4 x double> undef, <2 x i32> <i32 2, i32 3>
  %6 = tail call spir_func <2 x i64> @_Z5isinfDv2_d(<2 x double> %5) #2
  %7 = shufflevector <2 x i64> %6, <2 x i64> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %8 = shufflevector <4 x i64> %4, <4 x i64> %7, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x i64> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <3 x i64> @__isinf_3f64(<3 x double>) #6 {
  %2 = shufflevector <3 x double> %0, <3 x double> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x i64> @_Z5isinfDv2_d(<2 x double> %2) #2
  %4 = shufflevector <2 x i64> %3, <2 x i64> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %5 = extractelement <3 x double> %0, i64 2
  %6 = tail call spir_func i32 @_Z5isinfd(double %5) #2
  %7 = sext i32 %6 to i64
  %8 = insertelement <3 x i64> %4, i64 %7, i64 2
  ret <3 x i64> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <2 x i64> @__isinf_2f64(<2 x double>) #6 {
  %2 = extractelement <2 x double> %0, i64 0
  %3 = tail call spir_func i32 @_Z5isinfd(double %2) #2
  %4 = sext i32 %3 to i64
  %5 = insertelement <2 x i64> undef, i64 %4, i64 0
  %6 = extractelement <2 x double> %0, i64 1
  %7 = tail call spir_func i32 @_Z5isinfd(double %6) #2
  %8 = sext i32 %7 to i64
  %9 = insertelement <2 x i64> %5, i64 %8, i64 1
  ret <2 x i64> %9
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <16 x i32> @__isnan_16f32(<16 x float>) #6 {
  %2 = shufflevector <16 x float> %0, <16 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %3 = tail call spir_func <8 x i32> @_Z5isnanDv8_f(<8 x float> %2) #2
  %4 = shufflevector <8 x i32> %3, <8 x i32> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <16 x float> %0, <16 x float> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %6 = tail call spir_func <8 x i32> @_Z5isnanDv8_f(<8 x float> %5) #2
  %7 = shufflevector <8 x i32> %6, <8 x i32> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <16 x i32> %4, <16 x i32> %7, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  ret <16 x i32> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <8 x i32> @__isnan_8f32(<8 x float>) #6 {
  %2 = shufflevector <8 x float> %0, <8 x float> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %3 = tail call spir_func <4 x i32> @_Z5isnanDv4_f(<4 x float> %2) #2
  %4 = shufflevector <4 x i32> %3, <4 x i32> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <8 x float> %0, <8 x float> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %6 = tail call spir_func <4 x i32> @_Z5isnanDv4_f(<4 x float> %5) #2
  %7 = shufflevector <4 x i32> %6, <4 x i32> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <8 x i32> %4, <8 x i32> %7, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  ret <8 x i32> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <4 x i32> @__isnan_4f32(<4 x float>) #6 {
  %2 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x i32> @_Z5isnanDv2_f(<2 x float> %2) #2
  %4 = shufflevector <2 x i32> %3, <2 x i32> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %5 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 2, i32 3>
  %6 = tail call spir_func <2 x i32> @_Z5isnanDv2_f(<2 x float> %5) #2
  %7 = shufflevector <2 x i32> %6, <2 x i32> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %8 = shufflevector <4 x i32> %4, <4 x i32> %7, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x i32> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <3 x i32> @__isnan_3f32(<3 x float>) #6 {
  %2 = shufflevector <3 x float> %0, <3 x float> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x i32> @_Z5isnanDv2_f(<2 x float> %2) #2
  %4 = shufflevector <2 x i32> %3, <2 x i32> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %5 = extractelement <3 x float> %0, i64 2
  %6 = tail call spir_func i32 @_Z5isnanf(float %5) #2
  %7 = insertelement <3 x i32> %4, i32 %6, i64 2
  ret <3 x i32> %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <2 x i32> @__isnan_2f32(<2 x float>) #6 {
  %2 = extractelement <2 x float> %0, i64 0
  %3 = tail call spir_func i32 @_Z5isnanf(float %2) #2
  %4 = insertelement <2 x i32> undef, i32 %3, i64 0
  %5 = extractelement <2 x float> %0, i64 1
  %6 = tail call spir_func i32 @_Z5isnanf(float %5) #2
  %7 = insertelement <2 x i32> %4, i32 %6, i64 1
  ret <2 x i32> %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <16 x i64> @__isnan_16f64(<16 x double>) #6 {
  %2 = shufflevector <16 x double> %0, <16 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %3 = tail call spir_func <8 x i64> @_Z5isnanDv8_d(<8 x double> %2) #2
  %4 = shufflevector <8 x i64> %3, <8 x i64> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <16 x double> %0, <16 x double> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %6 = tail call spir_func <8 x i64> @_Z5isnanDv8_d(<8 x double> %5) #2
  %7 = shufflevector <8 x i64> %6, <8 x i64> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <16 x i64> %4, <16 x i64> %7, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  ret <16 x i64> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <8 x i64> @__isnan_8f64(<8 x double>) #6 {
  %2 = shufflevector <8 x double> %0, <8 x double> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %3 = tail call spir_func <4 x i64> @_Z5isnanDv4_d(<4 x double> %2) #2
  %4 = shufflevector <4 x i64> %3, <4 x i64> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <8 x double> %0, <8 x double> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %6 = tail call spir_func <4 x i64> @_Z5isnanDv4_d(<4 x double> %5) #2
  %7 = shufflevector <4 x i64> %6, <4 x i64> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <8 x i64> %4, <8 x i64> %7, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  ret <8 x i64> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <4 x i64> @__isnan_4f64(<4 x double>) #6 {
  %2 = shufflevector <4 x double> %0, <4 x double> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x i64> @_Z5isnanDv2_d(<2 x double> %2) #2
  %4 = shufflevector <2 x i64> %3, <2 x i64> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %5 = shufflevector <4 x double> %0, <4 x double> undef, <2 x i32> <i32 2, i32 3>
  %6 = tail call spir_func <2 x i64> @_Z5isnanDv2_d(<2 x double> %5) #2
  %7 = shufflevector <2 x i64> %6, <2 x i64> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %8 = shufflevector <4 x i64> %4, <4 x i64> %7, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x i64> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <3 x i64> @__isnan_3f64(<3 x double>) #6 {
  %2 = shufflevector <3 x double> %0, <3 x double> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x i64> @_Z5isnanDv2_d(<2 x double> %2) #2
  %4 = shufflevector <2 x i64> %3, <2 x i64> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %5 = extractelement <3 x double> %0, i64 2
  %6 = tail call spir_func i32 @_Z5isnand(double %5) #2
  %7 = sext i32 %6 to i64
  %8 = insertelement <3 x i64> %4, i64 %7, i64 2
  ret <3 x i64> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <2 x i64> @__isnan_2f64(<2 x double>) #6 {
  %2 = extractelement <2 x double> %0, i64 0
  %3 = tail call spir_func i32 @_Z5isnand(double %2) #2
  %4 = sext i32 %3 to i64
  %5 = insertelement <2 x i64> undef, i64 %4, i64 0
  %6 = extractelement <2 x double> %0, i64 1
  %7 = tail call spir_func i32 @_Z5isnand(double %6) #2
  %8 = sext i32 %7 to i64
  %9 = insertelement <2 x i64> %5, i64 %8, i64 1
  ret <2 x i64> %9
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <16 x i32> @__isnormal_16f32(<16 x float>) #6 {
  %2 = shufflevector <16 x float> %0, <16 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %3 = tail call spir_func <8 x i32> @_Z8isnormalDv8_f(<8 x float> %2) #2
  %4 = shufflevector <8 x i32> %3, <8 x i32> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <16 x float> %0, <16 x float> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %6 = tail call spir_func <8 x i32> @_Z8isnormalDv8_f(<8 x float> %5) #2
  %7 = shufflevector <8 x i32> %6, <8 x i32> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <16 x i32> %4, <16 x i32> %7, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  ret <16 x i32> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <8 x i32> @__isnormal_8f32(<8 x float>) #6 {
  %2 = shufflevector <8 x float> %0, <8 x float> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %3 = tail call spir_func <4 x i32> @_Z8isnormalDv4_f(<4 x float> %2) #2
  %4 = shufflevector <4 x i32> %3, <4 x i32> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <8 x float> %0, <8 x float> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %6 = tail call spir_func <4 x i32> @_Z8isnormalDv4_f(<4 x float> %5) #2
  %7 = shufflevector <4 x i32> %6, <4 x i32> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <8 x i32> %4, <8 x i32> %7, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  ret <8 x i32> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <4 x i32> @__isnormal_4f32(<4 x float>) #6 {
  %2 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x i32> @_Z8isnormalDv2_f(<2 x float> %2) #2
  %4 = shufflevector <2 x i32> %3, <2 x i32> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %5 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 2, i32 3>
  %6 = tail call spir_func <2 x i32> @_Z8isnormalDv2_f(<2 x float> %5) #2
  %7 = shufflevector <2 x i32> %6, <2 x i32> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %8 = shufflevector <4 x i32> %4, <4 x i32> %7, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x i32> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <3 x i32> @__isnormal_3f32(<3 x float>) #6 {
  %2 = shufflevector <3 x float> %0, <3 x float> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x i32> @_Z8isnormalDv2_f(<2 x float> %2) #2
  %4 = shufflevector <2 x i32> %3, <2 x i32> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %5 = extractelement <3 x float> %0, i64 2
  %6 = tail call spir_func i32 @_Z8isnormalf(float %5) #2
  %7 = insertelement <3 x i32> %4, i32 %6, i64 2
  ret <3 x i32> %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <2 x i32> @__isnormal_2f32(<2 x float>) #6 {
  %2 = extractelement <2 x float> %0, i64 0
  %3 = tail call spir_func i32 @_Z8isnormalf(float %2) #2
  %4 = insertelement <2 x i32> undef, i32 %3, i64 0
  %5 = extractelement <2 x float> %0, i64 1
  %6 = tail call spir_func i32 @_Z8isnormalf(float %5) #2
  %7 = insertelement <2 x i32> %4, i32 %6, i64 1
  ret <2 x i32> %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <16 x i64> @__isnormal_16f64(<16 x double>) #6 {
  %2 = shufflevector <16 x double> %0, <16 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %3 = tail call spir_func <8 x i64> @_Z8isnormalDv8_d(<8 x double> %2) #2
  %4 = shufflevector <8 x i64> %3, <8 x i64> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <16 x double> %0, <16 x double> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %6 = tail call spir_func <8 x i64> @_Z8isnormalDv8_d(<8 x double> %5) #2
  %7 = shufflevector <8 x i64> %6, <8 x i64> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <16 x i64> %4, <16 x i64> %7, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  ret <16 x i64> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <8 x i64> @__isnormal_8f64(<8 x double>) #6 {
  %2 = shufflevector <8 x double> %0, <8 x double> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %3 = tail call spir_func <4 x i64> @_Z8isnormalDv4_d(<4 x double> %2) #2
  %4 = shufflevector <4 x i64> %3, <4 x i64> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <8 x double> %0, <8 x double> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %6 = tail call spir_func <4 x i64> @_Z8isnormalDv4_d(<4 x double> %5) #2
  %7 = shufflevector <4 x i64> %6, <4 x i64> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <8 x i64> %4, <8 x i64> %7, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  ret <8 x i64> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <4 x i64> @__isnormal_4f64(<4 x double>) #6 {
  %2 = shufflevector <4 x double> %0, <4 x double> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x i64> @_Z8isnormalDv2_d(<2 x double> %2) #2
  %4 = shufflevector <2 x i64> %3, <2 x i64> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %5 = shufflevector <4 x double> %0, <4 x double> undef, <2 x i32> <i32 2, i32 3>
  %6 = tail call spir_func <2 x i64> @_Z8isnormalDv2_d(<2 x double> %5) #2
  %7 = shufflevector <2 x i64> %6, <2 x i64> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %8 = shufflevector <4 x i64> %4, <4 x i64> %7, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x i64> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <3 x i64> @__isnormal_3f64(<3 x double>) #6 {
  %2 = shufflevector <3 x double> %0, <3 x double> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x i64> @_Z8isnormalDv2_d(<2 x double> %2) #2
  %4 = shufflevector <2 x i64> %3, <2 x i64> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %5 = extractelement <3 x double> %0, i64 2
  %6 = tail call spir_func i32 @_Z8isnormald(double %5) #2
  %7 = sext i32 %6 to i64
  %8 = insertelement <3 x i64> %4, i64 %7, i64 2
  ret <3 x i64> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <2 x i64> @__isnormal_2f64(<2 x double>) #6 {
  %2 = extractelement <2 x double> %0, i64 0
  %3 = tail call spir_func i32 @_Z8isnormald(double %2) #2
  %4 = sext i32 %3 to i64
  %5 = insertelement <2 x i64> undef, i64 %4, i64 0
  %6 = extractelement <2 x double> %0, i64 1
  %7 = tail call spir_func i32 @_Z8isnormald(double %6) #2
  %8 = sext i32 %7 to i64
  %9 = insertelement <2 x i64> %5, i64 %8, i64 1
  ret <2 x i64> %9
}

; Function Attrs: nounwind
define linkonce_odr spir_func void @mem_fence_impl(i32) #9 {
  switch i32 %0, label %4 [
    i32 2, label %2
    i32 1, label %3
  ]

; <label>:2                                       ; preds = %1
  tail call spir_func void @__hsail_memfence(i32 4, i32 4, i32 0, i32 0) #11
  br label %5

; <label>:3                                       ; preds = %1
  tail call spir_func void @__hsail_memfence(i32 4, i32 0, i32 3, i32 0) #11
  br label %5

; <label>:4                                       ; preds = %1
  tail call spir_func void @__hsail_memfence(i32 4, i32 4, i32 3, i32 0) #11
  br label %5

; <label>:5                                       ; preds = %4, %3, %2
  ret void
}

; Function Attrs: nounwind
define linkonce_odr spir_func void @_Z9mem_fencej(i32) #9 {
  tail call spir_func void @mem_fence_impl(i32 %0)
  ret void
}

; Function Attrs: nounwind
define linkonce_odr spir_func void @_Z14read_mem_fencej(i32) #9 {
  tail call spir_func void @mem_fence_impl(i32 %0)
  ret void
}

; Function Attrs: nounwind
define linkonce_odr spir_func void @_Z15write_mem_fencej(i32) #9 {
  tail call spir_func void @mem_fence_impl(i32 %0)
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @_Z7barrierj(i32) #6 {
  tail call spir_func void @__hsail_barrier() #11
  ret void
}

declare spir_func void @__hsail_barrier() #5

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @_Z17get_global_offsetj(i32) #0 {
  switch i32 %0, label %8 [
    i32 0, label %2
    i32 1, label %4
    i32 2, label %6
  ]

; <label>:2                                       ; preds = %1
  %3 = tail call spir_func i64 @__hsail_ld_kernarg_u64(i32 0) #2
  br label %8

; <label>:4                                       ; preds = %1
  %5 = tail call spir_func i64 @__hsail_ld_kernarg_u64(i32 8) #2
  br label %8

; <label>:6                                       ; preds = %1
  %7 = tail call spir_func i64 @__hsail_ld_kernarg_u64(i32 16) #2
  br label %8

; <label>:8                                       ; preds = %6, %4, %2, %1
  %9 = phi i64 [ %7, %6 ], [ %5, %4 ], [ %3, %2 ], [ 0, %1 ]
  ret i64 %9
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @_Z13get_global_idj(i32) #0 {
  switch i32 %0, label %11 [
    i32 0, label %2
    i32 1, label %5
    i32 2, label %8
  ]

; <label>:2                                       ; preds = %1
  %3 = tail call spir_func i32 @__hsail_get_global_id(i32 0) #2
  %4 = zext i32 %3 to i64
  br label %11

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @__hsail_get_global_id(i32 1) #2
  %7 = zext i32 %6 to i64
  br label %11

; <label>:8                                       ; preds = %1
  %9 = tail call spir_func i32 @__hsail_get_global_id(i32 2) #2
  %10 = zext i32 %9 to i64
  br label %11

; <label>:11                                      ; preds = %8, %5, %2, %1
  %12 = phi i64 [ %10, %8 ], [ %7, %5 ], [ %4, %2 ], [ 0, %1 ]
  ret i64 %12
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__hsail_get_global_id(i32) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @_Z12get_local_idj(i32) #0 {
  switch i32 %0, label %11 [
    i32 0, label %2
    i32 1, label %5
    i32 2, label %8
  ]

; <label>:2                                       ; preds = %1
  %3 = tail call spir_func i32 @__hsail_get_local_id(i32 0) #2
  %4 = zext i32 %3 to i64
  br label %11

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @__hsail_get_local_id(i32 1) #2
  %7 = zext i32 %6 to i64
  br label %11

; <label>:8                                       ; preds = %1
  %9 = tail call spir_func i32 @__hsail_get_local_id(i32 2) #2
  %10 = zext i32 %9 to i64
  br label %11

; <label>:11                                      ; preds = %8, %5, %2, %1
  %12 = phi i64 [ %10, %8 ], [ %7, %5 ], [ %4, %2 ], [ 0, %1 ]
  ret i64 %12
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__hsail_get_local_id(i32) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @_Z12get_group_idj(i32) #0 {
  switch i32 %0, label %11 [
    i32 0, label %2
    i32 1, label %5
    i32 2, label %8
  ]

; <label>:2                                       ; preds = %1
  %3 = tail call spir_func i32 @__hsail_get_group_id(i32 0) #2
  %4 = zext i32 %3 to i64
  br label %11

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @__hsail_get_group_id(i32 1) #2
  %7 = zext i32 %6 to i64
  br label %11

; <label>:8                                       ; preds = %1
  %9 = tail call spir_func i32 @__hsail_get_group_id(i32 2) #2
  %10 = zext i32 %9 to i64
  br label %11

; <label>:11                                      ; preds = %8, %5, %2, %1
  %12 = phi i64 [ %10, %8 ], [ %7, %5 ], [ %4, %2 ], [ 0, %1 ]
  ret i64 %12
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__hsail_get_group_id(i32) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @_Z15get_global_sizej(i32) #0 {
  switch i32 %0, label %11 [
    i32 0, label %2
    i32 1, label %5
    i32 2, label %8
  ]

; <label>:2                                       ; preds = %1
  %3 = tail call spir_func i32 @__hsail_get_global_size(i32 0) #2
  %4 = zext i32 %3 to i64
  br label %11

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @__hsail_get_global_size(i32 1) #2
  %7 = zext i32 %6 to i64
  br label %11

; <label>:8                                       ; preds = %1
  %9 = tail call spir_func i32 @__hsail_get_global_size(i32 2) #2
  %10 = zext i32 %9 to i64
  br label %11

; <label>:11                                      ; preds = %8, %5, %2, %1
  %12 = phi i64 [ %10, %8 ], [ %7, %5 ], [ %4, %2 ], [ 1, %1 ]
  ret i64 %12
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__hsail_get_global_size(i32) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @_Z14get_local_sizej(i32) #0 {
  switch i32 %0, label %11 [
    i32 0, label %2
    i32 1, label %5
    i32 2, label %8
  ]

; <label>:2                                       ; preds = %1
  %3 = tail call spir_func i32 @__hsail_currentworkgroup_size(i32 0) #2
  %4 = zext i32 %3 to i64
  br label %11

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @__hsail_currentworkgroup_size(i32 1) #2
  %7 = zext i32 %6 to i64
  br label %11

; <label>:8                                       ; preds = %1
  %9 = tail call spir_func i32 @__hsail_currentworkgroup_size(i32 2) #2
  %10 = zext i32 %9 to i64
  br label %11

; <label>:11                                      ; preds = %8, %5, %2, %1
  %12 = phi i64 [ %10, %8 ], [ %7, %5 ], [ %4, %2 ], [ 1, %1 ]
  ret i64 %12
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__hsail_currentworkgroup_size(i32) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @_Z14get_num_groupsj(i32) #0 {
  switch i32 %0, label %11 [
    i32 0, label %2
    i32 1, label %5
    i32 2, label %8
  ]

; <label>:2                                       ; preds = %1
  %3 = tail call spir_func i32 @__hsail_get_num_groups(i32 0) #2
  %4 = zext i32 %3 to i64
  br label %11

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @__hsail_get_num_groups(i32 1) #2
  %7 = zext i32 %6 to i64
  br label %11

; <label>:8                                       ; preds = %1
  %9 = tail call spir_func i32 @__hsail_get_num_groups(i32 2) #2
  %10 = zext i32 %9 to i64
  br label %11

; <label>:11                                      ; preds = %8, %5, %2, %1
  %12 = phi i64 [ %10, %8 ], [ %7, %5 ], [ %4, %2 ], [ 1, %1 ]
  ret i64 %12
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__hsail_get_num_groups(i32) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z12get_work_dimv() #0 {
  %1 = tail call spir_func i32 @__hsail_get_work_dim() #2
  ret i32 %1
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__hsail_get_work_dim() #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @_Z23get_enqueued_local_sizej(i32) #0 {
  switch i32 %0, label %11 [
    i32 0, label %2
    i32 1, label %5
    i32 2, label %8
  ]

; <label>:2                                       ; preds = %1
  %3 = tail call spir_func i32 @__hsail_workgroup_size(i32 0) #2
  %4 = zext i32 %3 to i64
  br label %11

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @__hsail_workgroup_size(i32 1) #2
  %7 = zext i32 %6 to i64
  br label %11

; <label>:8                                       ; preds = %1
  %9 = tail call spir_func i32 @__hsail_workgroup_size(i32 2) #2
  %10 = zext i32 %9 to i64
  br label %11

; <label>:11                                      ; preds = %8, %5, %2, %1
  %12 = phi i64 [ %10, %8 ], [ %7, %5 ], [ %4, %2 ], [ 1, %1 ]
  ret i64 %12
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__hsail_workgroup_size(i32) #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @_Z20get_global_linear_idv() #0 {
  %1 = tail call spir_func i32 @__hsail_workitemid_flatabs() #2
  %2 = zext i32 %1 to i64
  ret i64 %2
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__hsail_workitemid_flatabs() #1

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i64 @_Z19get_local_linear_idv() #0 {
  %1 = tail call spir_func i32 @__hsail_workitemid_flat() #2
  %2 = zext i32 %1 to i64
  ret i64 %2
}

; Function Attrs: nounwind readnone
declare spir_func i32 @__hsail_workitemid_flat() #1

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @__cvt_f16_to_f32(i16 zeroext) #6 {
  %2 = zext i16 %0 to i32
  %3 = tail call spir_func float @__amdil_half_to_float_f32(i32 %2) #11
  ret float %3
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <2 x float> @__cvt_2f16_to_2f32(<2 x i16>) #6 {
  %2 = extractelement <2 x i16> %0, i64 0
  %3 = tail call spir_func float @__cvt_f16_to_f32(i16 zeroext %2)
  %4 = insertelement <2 x float> undef, float %3, i64 0
  %5 = extractelement <2 x i16> %0, i64 1
  %6 = tail call spir_func float @__cvt_f16_to_f32(i16 zeroext %5)
  %7 = insertelement <2 x float> %4, float %6, i64 1
  ret <2 x float> %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <3 x float> @__cvt_3f16_to_3f32(<3 x i16>) #6 {
  %2 = shufflevector <3 x i16> %0, <3 x i16> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x float> @__cvt_2f16_to_2f32(<2 x i16> %2)
  %4 = shufflevector <2 x float> %3, <2 x float> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %5 = extractelement <3 x i16> %0, i64 2
  %6 = tail call spir_func float @__cvt_f16_to_f32(i16 zeroext %5)
  %7 = insertelement <3 x float> %4, float %6, i64 2
  ret <3 x float> %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <4 x float> @__cvt_4f16_to_4f32(<4 x i16>) #6 {
  %2 = shufflevector <4 x i16> %0, <4 x i16> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x float> @__cvt_2f16_to_2f32(<2 x i16> %2)
  %4 = shufflevector <2 x float> %3, <2 x float> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %5 = shufflevector <4 x i16> %0, <4 x i16> undef, <2 x i32> <i32 2, i32 3>
  %6 = tail call spir_func <2 x float> @__cvt_2f16_to_2f32(<2 x i16> %5)
  %7 = shufflevector <2 x float> %6, <2 x float> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %8 = shufflevector <4 x float> %4, <4 x float> %7, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x float> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <8 x float> @__cvt_8f16_to_8f32(<8 x i16>) #6 {
  %2 = shufflevector <8 x i16> %0, <8 x i16> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %3 = tail call spir_func <4 x float> @__cvt_4f16_to_4f32(<4 x i16> %2)
  %4 = shufflevector <4 x float> %3, <4 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <8 x i16> %0, <8 x i16> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %6 = tail call spir_func <4 x float> @__cvt_4f16_to_4f32(<4 x i16> %5)
  %7 = shufflevector <4 x float> %6, <4 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <8 x float> %4, <8 x float> %7, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  ret <8 x float> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <16 x float> @__cvt_16f16_to_16f32(<16 x i16>) #6 {
  %2 = shufflevector <16 x i16> %0, <16 x i16> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %3 = tail call spir_func <8 x float> @__cvt_8f16_to_8f32(<8 x i16> %2)
  %4 = shufflevector <8 x float> %3, <8 x float> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <16 x i16> %0, <16 x i16> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %6 = tail call spir_func <8 x float> @__cvt_8f16_to_8f32(<8 x i16> %5)
  %7 = shufflevector <8 x float> %6, <8 x float> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <16 x float> %4, <16 x float> %7, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  ret <16 x float> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func zeroext i16 @__cvt_f32_to_f16_rte(float) #6 {
  %2 = tail call spir_func float @__amdil_float_to_half_near_f32(float %0) #11
  %3 = bitcast float %2 to i32
  %4 = trunc i32 %3 to i16
  ret i16 %4
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <2 x i16> @__cvt_2f32_to_2f16_rte(<2 x float>) #6 {
  %2 = extractelement <2 x float> %0, i64 0
  %3 = tail call spir_func zeroext i16 @__cvt_f32_to_f16_rte(float %2)
  %4 = insertelement <2 x i16> undef, i16 %3, i64 0
  %5 = extractelement <2 x float> %0, i64 1
  %6 = tail call spir_func zeroext i16 @__cvt_f32_to_f16_rte(float %5)
  %7 = insertelement <2 x i16> %4, i16 %6, i64 1
  ret <2 x i16> %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <3 x i16> @__cvt_3f32_to_3f16_rte(<3 x float>) #6 {
  %2 = shufflevector <3 x float> %0, <3 x float> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x i16> @__cvt_2f32_to_2f16_rte(<2 x float> %2)
  %4 = shufflevector <2 x i16> %3, <2 x i16> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %5 = extractelement <3 x float> %0, i64 2
  %6 = tail call spir_func zeroext i16 @__cvt_f32_to_f16_rte(float %5)
  %7 = insertelement <3 x i16> %4, i16 %6, i64 2
  ret <3 x i16> %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <4 x i16> @__cvt_4f32_to_4f16_rte(<4 x float>) #6 {
  %2 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x i16> @__cvt_2f32_to_2f16_rte(<2 x float> %2)
  %4 = shufflevector <2 x i16> %3, <2 x i16> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %5 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 2, i32 3>
  %6 = tail call spir_func <2 x i16> @__cvt_2f32_to_2f16_rte(<2 x float> %5)
  %7 = shufflevector <2 x i16> %6, <2 x i16> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %8 = shufflevector <4 x i16> %4, <4 x i16> %7, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x i16> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <8 x i16> @__cvt_8f32_to_8f16_rte(<8 x float>) #6 {
  %2 = shufflevector <8 x float> %0, <8 x float> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %3 = tail call spir_func <4 x i16> @__cvt_4f32_to_4f16_rte(<4 x float> %2)
  %4 = shufflevector <4 x i16> %3, <4 x i16> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <8 x float> %0, <8 x float> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %6 = tail call spir_func <4 x i16> @__cvt_4f32_to_4f16_rte(<4 x float> %5)
  %7 = shufflevector <4 x i16> %6, <4 x i16> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <8 x i16> %4, <8 x i16> %7, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  ret <8 x i16> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <16 x i16> @__cvt_16f32_to_16f16_rte(<16 x float>) #6 {
  %2 = shufflevector <16 x float> %0, <16 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %3 = tail call spir_func <8 x i16> @__cvt_8f32_to_8f16_rte(<8 x float> %2)
  %4 = shufflevector <8 x i16> %3, <8 x i16> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <16 x float> %0, <16 x float> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %6 = tail call spir_func <8 x i16> @__cvt_8f32_to_8f16_rte(<8 x float> %5)
  %7 = shufflevector <8 x i16> %6, <8 x i16> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <16 x i16> %4, <16 x i16> %7, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  ret <16 x i16> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func zeroext i16 @__cvt_f32_to_f16_cur(float) #6 {
  %2 = tail call spir_func zeroext i16 @__cvt_f32_to_f16_rte(float %0)
  ret i16 %2
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <2 x i16> @__cvt_2f32_to_2f16_cur(<2 x float>) #6 {
  %2 = tail call spir_func <2 x i16> @__cvt_2f32_to_2f16_rte(<2 x float> %0)
  ret <2 x i16> %2
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <3 x i16> @__cvt_3f32_to_3f16_cur(<3 x float>) #6 {
  %2 = tail call spir_func <3 x i16> @__cvt_3f32_to_3f16_rte(<3 x float> %0)
  ret <3 x i16> %2
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <4 x i16> @__cvt_4f32_to_4f16_cur(<4 x float>) #6 {
  %2 = tail call spir_func <4 x i16> @__cvt_4f32_to_4f16_rte(<4 x float> %0)
  ret <4 x i16> %2
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <8 x i16> @__cvt_8f32_to_8f16_cur(<8 x float>) #6 {
  %2 = tail call spir_func <8 x i16> @__cvt_8f32_to_8f16_rte(<8 x float> %0)
  ret <8 x i16> %2
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <16 x i16> @__cvt_16f32_to_16f16_cur(<16 x float>) #6 {
  %2 = tail call spir_func <16 x i16> @__cvt_16f32_to_16f16_rte(<16 x float> %0)
  ret <16 x i16> %2
}

; Function Attrs: nounwind
define linkonce_odr spir_func zeroext i16 @__cvt_f32_to_f16_rtp(float) #9 {
  %2 = tail call spir_func float @__amdil_float_to_half_plus_inf_f32(float %0) #11
  %3 = bitcast float %2 to i32
  %4 = trunc i32 %3 to i16
  ret i16 %4
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <2 x i16> @__cvt_2f32_to_2f16_rtp(<2 x float>) #6 {
  %2 = extractelement <2 x float> %0, i64 0
  %3 = tail call spir_func zeroext i16 @__cvt_f32_to_f16_rtp(float %2)
  %4 = insertelement <2 x i16> undef, i16 %3, i64 0
  %5 = extractelement <2 x float> %0, i64 1
  %6 = tail call spir_func zeroext i16 @__cvt_f32_to_f16_rtp(float %5)
  %7 = insertelement <2 x i16> %4, i16 %6, i64 1
  ret <2 x i16> %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <3 x i16> @__cvt_3f32_to_3f16_rtp(<3 x float>) #6 {
  %2 = shufflevector <3 x float> %0, <3 x float> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x i16> @__cvt_2f32_to_2f16_rtp(<2 x float> %2)
  %4 = shufflevector <2 x i16> %3, <2 x i16> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %5 = extractelement <3 x float> %0, i64 2
  %6 = tail call spir_func zeroext i16 @__cvt_f32_to_f16_rtp(float %5)
  %7 = insertelement <3 x i16> %4, i16 %6, i64 2
  ret <3 x i16> %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <4 x i16> @__cvt_4f32_to_4f16_rtp(<4 x float>) #6 {
  %2 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x i16> @__cvt_2f32_to_2f16_rtp(<2 x float> %2)
  %4 = shufflevector <2 x i16> %3, <2 x i16> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %5 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 2, i32 3>
  %6 = tail call spir_func <2 x i16> @__cvt_2f32_to_2f16_rtp(<2 x float> %5)
  %7 = shufflevector <2 x i16> %6, <2 x i16> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %8 = shufflevector <4 x i16> %4, <4 x i16> %7, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x i16> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <8 x i16> @__cvt_8f32_to_8f16_rtp(<8 x float>) #6 {
  %2 = shufflevector <8 x float> %0, <8 x float> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %3 = tail call spir_func <4 x i16> @__cvt_4f32_to_4f16_rtp(<4 x float> %2)
  %4 = shufflevector <4 x i16> %3, <4 x i16> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <8 x float> %0, <8 x float> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %6 = tail call spir_func <4 x i16> @__cvt_4f32_to_4f16_rtp(<4 x float> %5)
  %7 = shufflevector <4 x i16> %6, <4 x i16> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <8 x i16> %4, <8 x i16> %7, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  ret <8 x i16> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <16 x i16> @__cvt_16f32_to_16f16_rtp(<16 x float>) #6 {
  %2 = shufflevector <16 x float> %0, <16 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %3 = tail call spir_func <8 x i16> @__cvt_8f32_to_8f16_rtp(<8 x float> %2)
  %4 = shufflevector <8 x i16> %3, <8 x i16> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <16 x float> %0, <16 x float> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %6 = tail call spir_func <8 x i16> @__cvt_8f32_to_8f16_rtp(<8 x float> %5)
  %7 = shufflevector <8 x i16> %6, <8 x i16> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <16 x i16> %4, <16 x i16> %7, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  ret <16 x i16> %8
}

; Function Attrs: nounwind
define linkonce_odr spir_func zeroext i16 @__cvt_f32_to_f16_rtn(float) #9 {
  %2 = tail call spir_func float @__amdil_float_to_half_neg_inf_f32(float %0) #11
  %3 = bitcast float %2 to i32
  %4 = trunc i32 %3 to i16
  ret i16 %4
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <2 x i16> @__cvt_2f32_to_2f16_rtn(<2 x float>) #6 {
  %2 = extractelement <2 x float> %0, i64 0
  %3 = tail call spir_func zeroext i16 @__cvt_f32_to_f16_rtn(float %2)
  %4 = insertelement <2 x i16> undef, i16 %3, i64 0
  %5 = extractelement <2 x float> %0, i64 1
  %6 = tail call spir_func zeroext i16 @__cvt_f32_to_f16_rtn(float %5)
  %7 = insertelement <2 x i16> %4, i16 %6, i64 1
  ret <2 x i16> %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <3 x i16> @__cvt_3f32_to_3f16_rtn(<3 x float>) #6 {
  %2 = shufflevector <3 x float> %0, <3 x float> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x i16> @__cvt_2f32_to_2f16_rtn(<2 x float> %2)
  %4 = shufflevector <2 x i16> %3, <2 x i16> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %5 = extractelement <3 x float> %0, i64 2
  %6 = tail call spir_func zeroext i16 @__cvt_f32_to_f16_rtn(float %5)
  %7 = insertelement <3 x i16> %4, i16 %6, i64 2
  ret <3 x i16> %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <4 x i16> @__cvt_4f32_to_4f16_rtn(<4 x float>) #6 {
  %2 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x i16> @__cvt_2f32_to_2f16_rtn(<2 x float> %2)
  %4 = shufflevector <2 x i16> %3, <2 x i16> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %5 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 2, i32 3>
  %6 = tail call spir_func <2 x i16> @__cvt_2f32_to_2f16_rtn(<2 x float> %5)
  %7 = shufflevector <2 x i16> %6, <2 x i16> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %8 = shufflevector <4 x i16> %4, <4 x i16> %7, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x i16> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <8 x i16> @__cvt_8f32_to_8f16_rtn(<8 x float>) #6 {
  %2 = shufflevector <8 x float> %0, <8 x float> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %3 = tail call spir_func <4 x i16> @__cvt_4f32_to_4f16_rtn(<4 x float> %2)
  %4 = shufflevector <4 x i16> %3, <4 x i16> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <8 x float> %0, <8 x float> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %6 = tail call spir_func <4 x i16> @__cvt_4f32_to_4f16_rtn(<4 x float> %5)
  %7 = shufflevector <4 x i16> %6, <4 x i16> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <8 x i16> %4, <8 x i16> %7, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  ret <8 x i16> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <16 x i16> @__cvt_16f32_to_16f16_rtn(<16 x float>) #6 {
  %2 = shufflevector <16 x float> %0, <16 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %3 = tail call spir_func <8 x i16> @__cvt_8f32_to_8f16_rtn(<8 x float> %2)
  %4 = shufflevector <8 x i16> %3, <8 x i16> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <16 x float> %0, <16 x float> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %6 = tail call spir_func <8 x i16> @__cvt_8f32_to_8f16_rtn(<8 x float> %5)
  %7 = shufflevector <8 x i16> %6, <8 x i16> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <16 x i16> %4, <16 x i16> %7, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  ret <16 x i16> %8
}

; Function Attrs: nounwind
define linkonce_odr spir_func zeroext i16 @__cvt_f32_to_f16_rtz(float) #9 {
  %2 = tail call spir_func float @__amdil_float_to_half_f32(float %0) #11
  %3 = bitcast float %2 to i32
  %4 = trunc i32 %3 to i16
  ret i16 %4
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <2 x i16> @__cvt_2f32_to_2f16_rtz(<2 x float>) #6 {
  %2 = extractelement <2 x float> %0, i64 0
  %3 = tail call spir_func zeroext i16 @__cvt_f32_to_f16_rtz(float %2)
  %4 = insertelement <2 x i16> undef, i16 %3, i64 0
  %5 = extractelement <2 x float> %0, i64 1
  %6 = tail call spir_func zeroext i16 @__cvt_f32_to_f16_rtz(float %5)
  %7 = insertelement <2 x i16> %4, i16 %6, i64 1
  ret <2 x i16> %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <3 x i16> @__cvt_3f32_to_3f16_rtz(<3 x float>) #6 {
  %2 = shufflevector <3 x float> %0, <3 x float> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x i16> @__cvt_2f32_to_2f16_rtz(<2 x float> %2)
  %4 = shufflevector <2 x i16> %3, <2 x i16> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %5 = extractelement <3 x float> %0, i64 2
  %6 = tail call spir_func zeroext i16 @__cvt_f32_to_f16_rtz(float %5)
  %7 = insertelement <3 x i16> %4, i16 %6, i64 2
  ret <3 x i16> %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <4 x i16> @__cvt_4f32_to_4f16_rtz(<4 x float>) #6 {
  %2 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x i16> @__cvt_2f32_to_2f16_rtz(<2 x float> %2)
  %4 = shufflevector <2 x i16> %3, <2 x i16> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %5 = shufflevector <4 x float> %0, <4 x float> undef, <2 x i32> <i32 2, i32 3>
  %6 = tail call spir_func <2 x i16> @__cvt_2f32_to_2f16_rtz(<2 x float> %5)
  %7 = shufflevector <2 x i16> %6, <2 x i16> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %8 = shufflevector <4 x i16> %4, <4 x i16> %7, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x i16> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <8 x i16> @__cvt_8f32_to_8f16_rtz(<8 x float>) #6 {
  %2 = shufflevector <8 x float> %0, <8 x float> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %3 = tail call spir_func <4 x i16> @__cvt_4f32_to_4f16_rtz(<4 x float> %2)
  %4 = shufflevector <4 x i16> %3, <4 x i16> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <8 x float> %0, <8 x float> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %6 = tail call spir_func <4 x i16> @__cvt_4f32_to_4f16_rtz(<4 x float> %5)
  %7 = shufflevector <4 x i16> %6, <4 x i16> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <8 x i16> %4, <8 x i16> %7, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  ret <8 x i16> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <16 x i16> @__cvt_16f32_to_16f16_rtz(<16 x float>) #6 {
  %2 = shufflevector <16 x float> %0, <16 x float> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %3 = tail call spir_func <8 x i16> @__cvt_8f32_to_8f16_rtz(<8 x float> %2)
  %4 = shufflevector <8 x i16> %3, <8 x i16> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <16 x float> %0, <16 x float> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %6 = tail call spir_func <8 x i16> @__cvt_8f32_to_8f16_rtz(<8 x float> %5)
  %7 = shufflevector <8 x i16> %6, <8 x i16> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <16 x i16> %4, <16 x i16> %7, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  ret <16 x i16> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func zeroext i16 @__cvt_f64_to_f16_rte(double) #6 {
  %2 = tail call spir_func float @__amdil_double_to_half_near_f64(double %0) #11
  %3 = bitcast float %2 to i32
  %4 = trunc i32 %3 to i16
  ret i16 %4
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <2 x i16> @__cvt_2f64_to_2f16_rte(<2 x double>) #6 {
  %2 = extractelement <2 x double> %0, i64 0
  %3 = tail call spir_func zeroext i16 @__cvt_f64_to_f16_rte(double %2)
  %4 = insertelement <2 x i16> undef, i16 %3, i64 0
  %5 = extractelement <2 x double> %0, i64 1
  %6 = tail call spir_func zeroext i16 @__cvt_f64_to_f16_rte(double %5)
  %7 = insertelement <2 x i16> %4, i16 %6, i64 1
  ret <2 x i16> %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <3 x i16> @__cvt_3f64_to_3f16_rte(<3 x double>) #6 {
  %2 = shufflevector <3 x double> %0, <3 x double> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x i16> @__cvt_2f64_to_2f16_rte(<2 x double> %2)
  %4 = shufflevector <2 x i16> %3, <2 x i16> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %5 = extractelement <3 x double> %0, i64 2
  %6 = tail call spir_func zeroext i16 @__cvt_f64_to_f16_rte(double %5)
  %7 = insertelement <3 x i16> %4, i16 %6, i64 2
  ret <3 x i16> %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <4 x i16> @__cvt_4f64_to_4f16_rte(<4 x double>) #6 {
  %2 = shufflevector <4 x double> %0, <4 x double> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x i16> @__cvt_2f64_to_2f16_rte(<2 x double> %2)
  %4 = shufflevector <2 x i16> %3, <2 x i16> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %5 = shufflevector <4 x double> %0, <4 x double> undef, <2 x i32> <i32 2, i32 3>
  %6 = tail call spir_func <2 x i16> @__cvt_2f64_to_2f16_rte(<2 x double> %5)
  %7 = shufflevector <2 x i16> %6, <2 x i16> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %8 = shufflevector <4 x i16> %4, <4 x i16> %7, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x i16> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <8 x i16> @__cvt_8f64_to_8f16_rte(<8 x double>) #6 {
  %2 = shufflevector <8 x double> %0, <8 x double> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %3 = tail call spir_func <4 x i16> @__cvt_4f64_to_4f16_rte(<4 x double> %2)
  %4 = shufflevector <4 x i16> %3, <4 x i16> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <8 x double> %0, <8 x double> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %6 = tail call spir_func <4 x i16> @__cvt_4f64_to_4f16_rte(<4 x double> %5)
  %7 = shufflevector <4 x i16> %6, <4 x i16> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <8 x i16> %4, <8 x i16> %7, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  ret <8 x i16> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <16 x i16> @__cvt_16f64_to_16f16_rte(<16 x double>) #6 {
  %2 = shufflevector <16 x double> %0, <16 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %3 = tail call spir_func <8 x i16> @__cvt_8f64_to_8f16_rte(<8 x double> %2)
  %4 = shufflevector <8 x i16> %3, <8 x i16> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <16 x double> %0, <16 x double> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %6 = tail call spir_func <8 x i16> @__cvt_8f64_to_8f16_rte(<8 x double> %5)
  %7 = shufflevector <8 x i16> %6, <8 x i16> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <16 x i16> %4, <16 x i16> %7, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  ret <16 x i16> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func zeroext i16 @__cvt_f64_to_f16_cur(double) #6 {
  %2 = tail call spir_func zeroext i16 @__cvt_f64_to_f16_rte(double %0)
  ret i16 %2
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <2 x i16> @__cvt_2f64_to_2f16_cur(<2 x double>) #6 {
  %2 = tail call spir_func <2 x i16> @__cvt_2f64_to_2f16_rte(<2 x double> %0)
  ret <2 x i16> %2
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <3 x i16> @__cvt_3f64_to_3f16_cur(<3 x double>) #6 {
  %2 = tail call spir_func <3 x i16> @__cvt_3f64_to_3f16_rte(<3 x double> %0)
  ret <3 x i16> %2
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <4 x i16> @__cvt_4f64_to_4f16_cur(<4 x double>) #6 {
  %2 = tail call spir_func <4 x i16> @__cvt_4f64_to_4f16_rte(<4 x double> %0)
  ret <4 x i16> %2
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <8 x i16> @__cvt_8f64_to_8f16_cur(<8 x double>) #6 {
  %2 = tail call spir_func <8 x i16> @__cvt_8f64_to_8f16_rte(<8 x double> %0)
  ret <8 x i16> %2
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <16 x i16> @__cvt_16f64_to_16f16_cur(<16 x double>) #6 {
  %2 = tail call spir_func <16 x i16> @__cvt_16f64_to_16f16_rte(<16 x double> %0)
  ret <16 x i16> %2
}

; Function Attrs: nounwind
define linkonce_odr spir_func zeroext i16 @__cvt_f64_to_f16_rtp(double) #9 {
  %2 = tail call spir_func float @__amdil_double_to_half_plus_inf_f64(double %0) #11
  %3 = bitcast float %2 to i32
  %4 = trunc i32 %3 to i16
  ret i16 %4
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <2 x i16> @__cvt_2f64_to_2f16_rtp(<2 x double>) #6 {
  %2 = extractelement <2 x double> %0, i64 0
  %3 = tail call spir_func zeroext i16 @__cvt_f64_to_f16_rtp(double %2)
  %4 = insertelement <2 x i16> undef, i16 %3, i64 0
  %5 = extractelement <2 x double> %0, i64 1
  %6 = tail call spir_func zeroext i16 @__cvt_f64_to_f16_rtp(double %5)
  %7 = insertelement <2 x i16> %4, i16 %6, i64 1
  ret <2 x i16> %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <3 x i16> @__cvt_3f64_to_3f16_rtp(<3 x double>) #6 {
  %2 = shufflevector <3 x double> %0, <3 x double> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x i16> @__cvt_2f64_to_2f16_rtp(<2 x double> %2)
  %4 = shufflevector <2 x i16> %3, <2 x i16> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %5 = extractelement <3 x double> %0, i64 2
  %6 = tail call spir_func zeroext i16 @__cvt_f64_to_f16_rtp(double %5)
  %7 = insertelement <3 x i16> %4, i16 %6, i64 2
  ret <3 x i16> %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <4 x i16> @__cvt_4f64_to_4f16_rtp(<4 x double>) #6 {
  %2 = shufflevector <4 x double> %0, <4 x double> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x i16> @__cvt_2f64_to_2f16_rtp(<2 x double> %2)
  %4 = shufflevector <2 x i16> %3, <2 x i16> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %5 = shufflevector <4 x double> %0, <4 x double> undef, <2 x i32> <i32 2, i32 3>
  %6 = tail call spir_func <2 x i16> @__cvt_2f64_to_2f16_rtp(<2 x double> %5)
  %7 = shufflevector <2 x i16> %6, <2 x i16> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %8 = shufflevector <4 x i16> %4, <4 x i16> %7, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x i16> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <8 x i16> @__cvt_8f64_to_8f16_rtp(<8 x double>) #6 {
  %2 = shufflevector <8 x double> %0, <8 x double> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %3 = tail call spir_func <4 x i16> @__cvt_4f64_to_4f16_rtp(<4 x double> %2)
  %4 = shufflevector <4 x i16> %3, <4 x i16> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <8 x double> %0, <8 x double> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %6 = tail call spir_func <4 x i16> @__cvt_4f64_to_4f16_rtp(<4 x double> %5)
  %7 = shufflevector <4 x i16> %6, <4 x i16> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <8 x i16> %4, <8 x i16> %7, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  ret <8 x i16> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <16 x i16> @__cvt_16f64_to_16f16_rtp(<16 x double>) #6 {
  %2 = shufflevector <16 x double> %0, <16 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %3 = tail call spir_func <8 x i16> @__cvt_8f64_to_8f16_rtp(<8 x double> %2)
  %4 = shufflevector <8 x i16> %3, <8 x i16> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <16 x double> %0, <16 x double> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %6 = tail call spir_func <8 x i16> @__cvt_8f64_to_8f16_rtp(<8 x double> %5)
  %7 = shufflevector <8 x i16> %6, <8 x i16> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <16 x i16> %4, <16 x i16> %7, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  ret <16 x i16> %8
}

; Function Attrs: nounwind
define linkonce_odr spir_func zeroext i16 @__cvt_f64_to_f16_rtn(double) #9 {
  %2 = tail call spir_func float @__amdil_double_to_half_neg_inf_f64(double %0) #11
  %3 = bitcast float %2 to i32
  %4 = trunc i32 %3 to i16
  ret i16 %4
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <2 x i16> @__cvt_2f64_to_2f16_rtn(<2 x double>) #6 {
  %2 = extractelement <2 x double> %0, i64 0
  %3 = tail call spir_func zeroext i16 @__cvt_f64_to_f16_rtn(double %2)
  %4 = insertelement <2 x i16> undef, i16 %3, i64 0
  %5 = extractelement <2 x double> %0, i64 1
  %6 = tail call spir_func zeroext i16 @__cvt_f64_to_f16_rtn(double %5)
  %7 = insertelement <2 x i16> %4, i16 %6, i64 1
  ret <2 x i16> %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <3 x i16> @__cvt_3f64_to_3f16_rtn(<3 x double>) #6 {
  %2 = shufflevector <3 x double> %0, <3 x double> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x i16> @__cvt_2f64_to_2f16_rtn(<2 x double> %2)
  %4 = shufflevector <2 x i16> %3, <2 x i16> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %5 = extractelement <3 x double> %0, i64 2
  %6 = tail call spir_func zeroext i16 @__cvt_f64_to_f16_rtn(double %5)
  %7 = insertelement <3 x i16> %4, i16 %6, i64 2
  ret <3 x i16> %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <4 x i16> @__cvt_4f64_to_4f16_rtn(<4 x double>) #6 {
  %2 = shufflevector <4 x double> %0, <4 x double> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x i16> @__cvt_2f64_to_2f16_rtn(<2 x double> %2)
  %4 = shufflevector <2 x i16> %3, <2 x i16> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %5 = shufflevector <4 x double> %0, <4 x double> undef, <2 x i32> <i32 2, i32 3>
  %6 = tail call spir_func <2 x i16> @__cvt_2f64_to_2f16_rtn(<2 x double> %5)
  %7 = shufflevector <2 x i16> %6, <2 x i16> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %8 = shufflevector <4 x i16> %4, <4 x i16> %7, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x i16> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <8 x i16> @__cvt_8f64_to_8f16_rtn(<8 x double>) #6 {
  %2 = shufflevector <8 x double> %0, <8 x double> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %3 = tail call spir_func <4 x i16> @__cvt_4f64_to_4f16_rtn(<4 x double> %2)
  %4 = shufflevector <4 x i16> %3, <4 x i16> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <8 x double> %0, <8 x double> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %6 = tail call spir_func <4 x i16> @__cvt_4f64_to_4f16_rtn(<4 x double> %5)
  %7 = shufflevector <4 x i16> %6, <4 x i16> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <8 x i16> %4, <8 x i16> %7, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  ret <8 x i16> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <16 x i16> @__cvt_16f64_to_16f16_rtn(<16 x double>) #6 {
  %2 = shufflevector <16 x double> %0, <16 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %3 = tail call spir_func <8 x i16> @__cvt_8f64_to_8f16_rtn(<8 x double> %2)
  %4 = shufflevector <8 x i16> %3, <8 x i16> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <16 x double> %0, <16 x double> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %6 = tail call spir_func <8 x i16> @__cvt_8f64_to_8f16_rtn(<8 x double> %5)
  %7 = shufflevector <8 x i16> %6, <8 x i16> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <16 x i16> %4, <16 x i16> %7, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  ret <16 x i16> %8
}

; Function Attrs: nounwind
define linkonce_odr spir_func zeroext i16 @__cvt_f64_to_f16_rtz(double) #9 {
  %2 = tail call spir_func float @__amdil_double_to_half_f64(double %0) #11
  %3 = bitcast float %2 to i32
  %4 = trunc i32 %3 to i16
  ret i16 %4
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <2 x i16> @__cvt_2f64_to_2f16_rtz(<2 x double>) #6 {
  %2 = extractelement <2 x double> %0, i64 0
  %3 = tail call spir_func zeroext i16 @__cvt_f64_to_f16_rtz(double %2)
  %4 = insertelement <2 x i16> undef, i16 %3, i64 0
  %5 = extractelement <2 x double> %0, i64 1
  %6 = tail call spir_func zeroext i16 @__cvt_f64_to_f16_rtz(double %5)
  %7 = insertelement <2 x i16> %4, i16 %6, i64 1
  ret <2 x i16> %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <3 x i16> @__cvt_3f64_to_3f16_rtz(<3 x double>) #6 {
  %2 = shufflevector <3 x double> %0, <3 x double> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x i16> @__cvt_2f64_to_2f16_rtz(<2 x double> %2)
  %4 = shufflevector <2 x i16> %3, <2 x i16> undef, <3 x i32> <i32 0, i32 1, i32 undef>
  %5 = extractelement <3 x double> %0, i64 2
  %6 = tail call spir_func zeroext i16 @__cvt_f64_to_f16_rtz(double %5)
  %7 = insertelement <3 x i16> %4, i16 %6, i64 2
  ret <3 x i16> %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <4 x i16> @__cvt_4f64_to_4f16_rtz(<4 x double>) #6 {
  %2 = shufflevector <4 x double> %0, <4 x double> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call spir_func <2 x i16> @__cvt_2f64_to_2f16_rtz(<2 x double> %2)
  %4 = shufflevector <2 x i16> %3, <2 x i16> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %5 = shufflevector <4 x double> %0, <4 x double> undef, <2 x i32> <i32 2, i32 3>
  %6 = tail call spir_func <2 x i16> @__cvt_2f64_to_2f16_rtz(<2 x double> %5)
  %7 = shufflevector <2 x i16> %6, <2 x i16> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
  %8 = shufflevector <4 x i16> %4, <4 x i16> %7, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
  ret <4 x i16> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <8 x i16> @__cvt_8f64_to_8f16_rtz(<8 x double>) #6 {
  %2 = shufflevector <8 x double> %0, <8 x double> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %3 = tail call spir_func <4 x i16> @__cvt_4f64_to_4f16_rtz(<4 x double> %2)
  %4 = shufflevector <4 x i16> %3, <4 x i16> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <8 x double> %0, <8 x double> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %6 = tail call spir_func <4 x i16> @__cvt_4f64_to_4f16_rtz(<4 x double> %5)
  %7 = shufflevector <4 x i16> %6, <4 x i16> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <8 x i16> %4, <8 x i16> %7, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11>
  ret <8 x i16> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func <16 x i16> @__cvt_16f64_to_16f16_rtz(<16 x double>) #6 {
  %2 = shufflevector <16 x double> %0, <16 x double> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %3 = tail call spir_func <8 x i16> @__cvt_8f64_to_8f16_rtz(<8 x double> %2)
  %4 = shufflevector <8 x i16> %3, <8 x i16> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %5 = shufflevector <16 x double> %0, <16 x double> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %6 = tail call spir_func <8 x i16> @__cvt_8f64_to_8f16_rtz(<8 x double> %5)
  %7 = shufflevector <8 x i16> %6, <8 x i16> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %8 = shufflevector <16 x i16> %4, <16 x i16> %7, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
  ret <16 x i16> %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__amd_copyBufferToImage(i32 addrspace(1)* nocapture readonly, %4 addrspace(1)*, <4 x i64>, <4 x i32>, <4 x i32>, <4 x i32>, <4 x i64>) #6 {
  %8 = bitcast i32 addrspace(1)* %0 to i16 addrspace(1)*
  %9 = bitcast i32 addrspace(1)* %0 to i8 addrspace(1)*
  %10 = tail call spir_func i64 @_Z13get_global_idj(i32 0) #2
  %11 = trunc i64 %10 to i32
  %12 = tail call spir_func i64 @_Z13get_global_idj(i32 1) #2
  %13 = trunc i64 %12 to i32
  %14 = tail call spir_func i64 @_Z13get_global_idj(i32 2) #2
  %15 = trunc i64 %14 to i32
  %16 = extractelement <4 x i32> %4, i64 0
  %17 = icmp slt i32 %11, %16
  %18 = extractelement <4 x i32> %4, i64 1
  %19 = icmp slt i32 %13, %18
  %20 = and i1 %17, %19
  %21 = extractelement <4 x i32> %4, i64 2
  %22 = icmp slt i32 %15, %21
  %23 = and i1 %20, %22
  br i1 %23, label %24, label %137

; <label>:24                                      ; preds = %7
  %25 = sext i32 %15 to i64
  %26 = extractelement <4 x i64> %6, i64 1
  %27 = mul i64 %25, %26
  %28 = sext i32 %13 to i64
  %29 = extractelement <4 x i64> %6, i64 0
  %30 = mul i64 %28, %29
  %31 = sext i32 %11 to i64
  %32 = add i64 %30, %31
  %33 = add i64 %32, %27
  %34 = extractelement <4 x i32> %5, i64 2
  %35 = zext i32 %34 to i64
  %36 = mul i64 %33, %35
  %37 = extractelement <4 x i64> %2, i64 0
  %38 = add i64 %36, %37
  %39 = extractelement <4 x i32> %3, i64 0
  %40 = add nsw i32 %11, %39
  %41 = insertelement <4 x i32> <i32 undef, i32 undef, i32 undef, i32 0>, i32 %40, i64 0
  %42 = extractelement <4 x i32> %3, i64 1
  %43 = add nsw i32 %13, %42
  %44 = insertelement <4 x i32> %41, i32 %43, i64 1
  %45 = extractelement <4 x i32> %3, i64 2
  %46 = add nsw i32 %15, %45
  %47 = insertelement <4 x i32> %44, i32 %46, i64 2
  %48 = extractelement <4 x i32> %5, i64 0
  switch i32 %48, label %135 [
    i32 1, label %49
    i32 2, label %65
    i32 4, label %90
  ]

; <label>:49                                      ; preds = %24
  %50 = extractelement <4 x i32> %5, i64 1
  switch i32 %50, label %61 [
    i32 1, label %51
    i32 2, label %56
  ]

; <label>:51                                      ; preds = %49
  %52 = getelementptr inbounds i8 addrspace(1)* %9, i64 %38
  %53 = load i8 addrspace(1)* %52, align 1
  %54 = zext i8 %53 to i32
  %55 = insertelement <4 x i32> undef, i32 %54, i64 0
  br label %135

; <label>:56                                      ; preds = %49
  %57 = getelementptr inbounds i16 addrspace(1)* %8, i64 %38
  %58 = load i16 addrspace(1)* %57, align 2
  %59 = zext i16 %58 to i32
  %60 = insertelement <4 x i32> undef, i32 %59, i64 0
  br label %135

; <label>:61                                      ; preds = %49
  %62 = getelementptr inbounds i32 addrspace(1)* %0, i64 %38
  %63 = load i32 addrspace(1)* %62, align 4
  %64 = insertelement <4 x i32> undef, i32 %63, i64 0
  br label %135

; <label>:65                                      ; preds = %24
  %66 = extractelement <4 x i32> %5, i64 1
  switch i32 %66, label %82 [
    i32 1, label %67
    i32 2, label %75
  ]

; <label>:67                                      ; preds = %65
  %68 = getelementptr inbounds i16 addrspace(1)* %8, i64 %38
  %69 = load i16 addrspace(1)* %68, align 2
  %70 = zext i16 %69 to i32
  %71 = and i32 %70, 255
  %72 = insertelement <4 x i32> undef, i32 %71, i64 0
  %73 = lshr i32 %70, 8
  %74 = insertelement <4 x i32> %72, i32 %73, i64 1
  br label %135

; <label>:75                                      ; preds = %65
  %76 = getelementptr inbounds i32 addrspace(1)* %0, i64 %38
  %77 = load i32 addrspace(1)* %76, align 4
  %78 = and i32 %77, 65535
  %79 = insertelement <4 x i32> undef, i32 %78, i64 0
  %80 = lshr i32 %77, 16
  %81 = insertelement <4 x i32> %79, i32 %80, i64 1
  br label %135

; <label>:82                                      ; preds = %65
  %83 = add i64 %38, 1
  %84 = getelementptr inbounds i32 addrspace(1)* %0, i64 %38
  %85 = load i32 addrspace(1)* %84, align 4
  %86 = insertelement <4 x i32> undef, i32 %85, i64 0
  %87 = getelementptr inbounds i32 addrspace(1)* %0, i64 %83
  %88 = load i32 addrspace(1)* %87, align 4
  %89 = insertelement <4 x i32> %86, i32 %88, i64 1
  br label %135

; <label>:90                                      ; preds = %24
  %91 = extractelement <4 x i32> %5, i64 1
  %92 = icmp eq i32 %91, 1
  br i1 %92, label %93, label %106

; <label>:93                                      ; preds = %90
  %94 = getelementptr inbounds i32 addrspace(1)* %0, i64 %38
  %95 = load i32 addrspace(1)* %94, align 4
  %96 = and i32 %95, 255
  %97 = insertelement <4 x i32> undef, i32 %96, i64 0
  %98 = lshr i32 %95, 8
  %99 = and i32 %98, 255
  %100 = insertelement <4 x i32> %97, i32 %99, i64 1
  %101 = lshr i32 %95, 16
  %102 = and i32 %101, 255
  %103 = insertelement <4 x i32> %100, i32 %102, i64 2
  %104 = lshr i32 %95, 24
  %105 = insertelement <4 x i32> %103, i32 %104, i64 3
  br label %135

; <label>:106                                     ; preds = %90
  %107 = icmp eq i32 %91, 2
  %108 = add i64 %38, 1
  %109 = getelementptr inbounds i32 addrspace(1)* %0, i64 %38
  %110 = load i32 addrspace(1)* %109, align 4
  br i1 %107, label %111, label %122

; <label>:111                                     ; preds = %106
  %112 = and i32 %110, 65535
  %113 = insertelement <4 x i32> undef, i32 %112, i64 0
  %114 = lshr i32 %110, 16
  %115 = insertelement <4 x i32> %113, i32 %114, i64 1
  %116 = getelementptr inbounds i32 addrspace(1)* %0, i64 %108
  %117 = load i32 addrspace(1)* %116, align 4
  %118 = and i32 %117, 65535
  %119 = insertelement <4 x i32> %115, i32 %118, i64 2
  %120 = lshr i32 %117, 16
  %121 = insertelement <4 x i32> %119, i32 %120, i64 3
  br label %135

; <label>:122                                     ; preds = %106
  %123 = insertelement <4 x i32> undef, i32 %110, i64 0
  %124 = add i64 %38, 2
  %125 = getelementptr inbounds i32 addrspace(1)* %0, i64 %108
  %126 = load i32 addrspace(1)* %125, align 4
  %127 = insertelement <4 x i32> %123, i32 %126, i64 1
  %128 = add i64 %38, 3
  %129 = getelementptr inbounds i32 addrspace(1)* %0, i64 %124
  %130 = load i32 addrspace(1)* %129, align 4
  %131 = insertelement <4 x i32> %127, i32 %130, i64 2
  %132 = getelementptr inbounds i32 addrspace(1)* %0, i64 %128
  %133 = load i32 addrspace(1)* %132, align 4
  %134 = insertelement <4 x i32> %131, i32 %133, i64 3
  br label %135

; <label>:135                                     ; preds = %122, %111, %93, %82, %75, %67, %61, %56, %51, %24
  %136 = phi <4 x i32> [ undef, %24 ], [ %105, %93 ], [ %121, %111 ], [ %134, %122 ], [ %74, %67 ], [ %81, %75 ], [ %89, %82 ], [ %55, %51 ], [ %60, %56 ], [ %64, %61 ]
  tail call spir_func void @_Z13write_imageui16ocl_image2darrayDv4_iDv4_j(%4 addrspace(1)* %1, <4 x i32> %47, <4 x i32> %136) #11
  br label %137

; <label>:137                                     ; preds = %135, %7
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__amd_copyImageToBuffer(%4 addrspace(1)*, i32 addrspace(1)* nocapture, i16 addrspace(1)* nocapture, i8 addrspace(1)* nocapture, <4 x i32>, <4 x i64>, <4 x i32>, <4 x i32>, <4 x i64>) #6 {
  %10 = tail call spir_func i64 @_Z13get_global_idj(i32 0) #2
  %11 = trunc i64 %10 to i32
  %12 = tail call spir_func i64 @_Z13get_global_idj(i32 1) #2
  %13 = trunc i64 %12 to i32
  %14 = tail call spir_func i64 @_Z13get_global_idj(i32 2) #2
  %15 = trunc i64 %14 to i32
  %16 = extractelement <4 x i32> %6, i64 0
  %17 = icmp slt i32 %11, %16
  %18 = extractelement <4 x i32> %6, i64 1
  %19 = icmp slt i32 %13, %18
  %20 = and i1 %17, %19
  %21 = extractelement <4 x i32> %6, i64 2
  %22 = icmp slt i32 %15, %21
  %23 = and i1 %20, %22
  br i1 %23, label %24, label %122

; <label>:24                                      ; preds = %9
  %25 = sext i32 %15 to i64
  %26 = extractelement <4 x i64> %8, i64 1
  %27 = mul i64 %25, %26
  %28 = sext i32 %13 to i64
  %29 = extractelement <4 x i64> %8, i64 0
  %30 = mul i64 %28, %29
  %31 = sext i32 %11 to i64
  %32 = add i64 %30, %31
  %33 = add i64 %32, %27
  %34 = extractelement <4 x i32> %7, i64 2
  %35 = zext i32 %34 to i64
  %36 = mul i64 %33, %35
  %37 = extractelement <4 x i64> %5, i64 0
  %38 = add i64 %36, %37
  %39 = extractelement <4 x i32> %4, i64 0
  %40 = add nsw i32 %11, %39
  %41 = insertelement <4 x i32> <i32 undef, i32 undef, i32 undef, i32 0>, i32 %40, i64 0
  %42 = extractelement <4 x i32> %4, i64 1
  %43 = add nsw i32 %13, %42
  %44 = insertelement <4 x i32> %41, i32 %43, i64 1
  %45 = extractelement <4 x i32> %4, i64 2
  %46 = add nsw i32 %15, %45
  %47 = insertelement <4 x i32> %44, i32 %46, i64 2
  %48 = tail call spir_func <4 x i32> @_Z12read_imageui16ocl_image2darrayDv4_i(%4 addrspace(1)* %0, <4 x i32> %47) #2
  %49 = extractelement <4 x i32> %7, i64 0
  switch i32 %49, label %122 [
    i32 1, label %50
    i32 2, label %63
    i32 4, label %84
  ]

; <label>:50                                      ; preds = %24
  %51 = extractelement <4 x i32> %7, i64 1
  switch i32 %51, label %122 [
    i32 1, label %52
    i32 2, label %56
    i32 4, label %60
  ]

; <label>:52                                      ; preds = %50
  %53 = extractelement <4 x i32> %48, i64 0
  %54 = trunc i32 %53 to i8
  %55 = getelementptr inbounds i8 addrspace(1)* %3, i64 %38
  store i8 %54, i8 addrspace(1)* %55, align 1
  br label %122

; <label>:56                                      ; preds = %50
  %57 = extractelement <4 x i32> %48, i64 0
  %58 = trunc i32 %57 to i16
  %59 = getelementptr inbounds i16 addrspace(1)* %2, i64 %38
  store i16 %58, i16 addrspace(1)* %59, align 2
  br label %122

; <label>:60                                      ; preds = %50
  %61 = extractelement <4 x i32> %48, i64 0
  %62 = getelementptr inbounds i32 addrspace(1)* %1, i64 %38
  store i32 %61, i32 addrspace(1)* %62, align 4
  br label %122

; <label>:63                                      ; preds = %24
  %64 = extractelement <4 x i32> %7, i64 1
  switch i32 %64, label %122 [
    i32 1, label %65
    i32 2, label %72
    i32 4, label %78
  ]

; <label>:65                                      ; preds = %63
  %66 = extractelement <4 x i32> %48, i64 0
  %67 = extractelement <4 x i32> %48, i64 1
  %68 = shl i32 %67, 8
  %69 = or i32 %68, %66
  %70 = trunc i32 %69 to i16
  %71 = getelementptr inbounds i16 addrspace(1)* %2, i64 %38
  store i16 %70, i16 addrspace(1)* %71, align 2
  br label %122

; <label>:72                                      ; preds = %63
  %73 = extractelement <4 x i32> %48, i64 0
  %74 = extractelement <4 x i32> %48, i64 1
  %75 = shl i32 %74, 16
  %76 = or i32 %75, %73
  %77 = getelementptr inbounds i32 addrspace(1)* %1, i64 %38
  store i32 %76, i32 addrspace(1)* %77, align 4
  br label %122

; <label>:78                                      ; preds = %63
  %79 = extractelement <4 x i32> %48, i64 0
  %80 = add i64 %38, 1
  %81 = getelementptr inbounds i32 addrspace(1)* %1, i64 %38
  store i32 %79, i32 addrspace(1)* %81, align 4
  %82 = extractelement <4 x i32> %48, i64 1
  %83 = getelementptr inbounds i32 addrspace(1)* %1, i64 %80
  store i32 %82, i32 addrspace(1)* %83, align 4
  br label %122

; <label>:84                                      ; preds = %24
  %85 = extractelement <4 x i32> %7, i64 1
  switch i32 %85, label %122 [
    i32 1, label %86
    i32 2, label %98
    i32 4, label %110
  ]

; <label>:86                                      ; preds = %84
  %87 = extractelement <4 x i32> %48, i64 0
  %88 = extractelement <4 x i32> %48, i64 1
  %89 = shl i32 %88, 8
  %90 = or i32 %89, %87
  %91 = extractelement <4 x i32> %48, i64 2
  %92 = shl i32 %91, 16
  %93 = or i32 %90, %92
  %94 = extractelement <4 x i32> %48, i64 3
  %95 = shl i32 %94, 24
  %96 = or i32 %93, %95
  %97 = getelementptr inbounds i32 addrspace(1)* %1, i64 %38
  store i32 %96, i32 addrspace(1)* %97, align 4
  br label %122

; <label>:98                                      ; preds = %84
  %99 = extractelement <4 x i32> %48, i64 0
  %100 = extractelement <4 x i32> %48, i64 1
  %101 = shl i32 %100, 16
  %102 = or i32 %101, %99
  %103 = add i64 %38, 1
  %104 = getelementptr inbounds i32 addrspace(1)* %1, i64 %38
  store i32 %102, i32 addrspace(1)* %104, align 4
  %105 = extractelement <4 x i32> %48, i64 2
  %106 = extractelement <4 x i32> %48, i64 3
  %107 = shl i32 %106, 16
  %108 = or i32 %107, %105
  %109 = getelementptr inbounds i32 addrspace(1)* %1, i64 %103
  store i32 %108, i32 addrspace(1)* %109, align 4
  br label %122

; <label>:110                                     ; preds = %84
  %111 = extractelement <4 x i32> %48, i64 0
  %112 = add i64 %38, 1
  %113 = getelementptr inbounds i32 addrspace(1)* %1, i64 %38
  store i32 %111, i32 addrspace(1)* %113, align 4
  %114 = extractelement <4 x i32> %48, i64 1
  %115 = add i64 %38, 2
  %116 = getelementptr inbounds i32 addrspace(1)* %1, i64 %112
  store i32 %114, i32 addrspace(1)* %116, align 4
  %117 = extractelement <4 x i32> %48, i64 2
  %118 = add i64 %38, 3
  %119 = getelementptr inbounds i32 addrspace(1)* %1, i64 %115
  store i32 %117, i32 addrspace(1)* %119, align 4
  %120 = extractelement <4 x i32> %48, i64 3
  %121 = getelementptr inbounds i32 addrspace(1)* %1, i64 %118
  store i32 %120, i32 addrspace(1)* %121, align 4
  br label %122

; <label>:122                                     ; preds = %110, %98, %86, %84, %78, %72, %65, %63, %60, %56, %52, %50, %24, %9
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__amd_copyImage(%4 addrspace(1)*, %4 addrspace(1)*, <4 x i32>, <4 x i32>, <4 x i32>) #6 {
  %6 = tail call spir_func i64 @_Z13get_global_idj(i32 0) #2
  %7 = trunc i64 %6 to i32
  %8 = insertelement <4 x i32> undef, i32 %7, i64 0
  %9 = tail call spir_func i64 @_Z13get_global_idj(i32 1) #2
  %10 = trunc i64 %9 to i32
  %11 = insertelement <4 x i32> %8, i32 %10, i64 1
  %12 = tail call spir_func i64 @_Z13get_global_idj(i32 2) #2
  %13 = trunc i64 %12 to i32
  %14 = insertelement <4 x i32> %11, i32 %13, i64 2
  %15 = insertelement <4 x i32> %14, i32 0, i64 3
  %16 = extractelement <4 x i32> %4, i64 0
  %17 = icmp sge i32 %7, %16
  %18 = extractelement <4 x i32> %4, i64 1
  %19 = icmp sge i32 %10, %18
  %20 = or i1 %17, %19
  %21 = extractelement <4 x i32> %4, i64 2
  %22 = icmp sge i32 %13, %21
  %23 = or i1 %20, %22
  br i1 %23, label %28, label %24

; <label>:24                                      ; preds = %5
  %25 = add <4 x i32> %15, %2
  %26 = add <4 x i32> %15, %3
  %27 = tail call spir_func <4 x i32> @_Z12read_imageui16ocl_image2darrayDv4_i(%4 addrspace(1)* %0, <4 x i32> %25) #2
  tail call spir_func void @_Z13write_imageui16ocl_image2darrayDv4_iDv4_j(%4 addrspace(1)* %1, <4 x i32> %26, <4 x i32> %27) #11
  br label %28

; <label>:28                                      ; preds = %24, %5
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__amd_copyImage1DA(%4 addrspace(1)*, %4 addrspace(1)*, <4 x i32>, <4 x i32>, <4 x i32>) #6 {
  %6 = tail call spir_func i64 @_Z13get_global_idj(i32 0) #2
  %7 = trunc i64 %6 to i32
  %8 = insertelement <4 x i32> undef, i32 %7, i64 0
  %9 = tail call spir_func i64 @_Z13get_global_idj(i32 1) #2
  %10 = trunc i64 %9 to i32
  %11 = insertelement <4 x i32> %8, i32 %10, i64 1
  %12 = tail call spir_func i64 @_Z13get_global_idj(i32 2) #2
  %13 = trunc i64 %12 to i32
  %14 = insertelement <4 x i32> %11, i32 %13, i64 2
  %15 = insertelement <4 x i32> %14, i32 0, i64 3
  %16 = extractelement <4 x i32> %4, i64 0
  %17 = icmp slt i32 %7, %16
  %18 = extractelement <4 x i32> %4, i64 1
  %19 = icmp slt i32 %10, %18
  %20 = and i1 %17, %19
  %21 = extractelement <4 x i32> %4, i64 2
  %22 = icmp slt i32 %13, %21
  %23 = and i1 %20, %22
  br i1 %23, label %24, label %40

; <label>:24                                      ; preds = %5
  %25 = add <4 x i32> %15, %2
  %26 = add <4 x i32> %15, %3
  %27 = extractelement <4 x i32> %2, i64 3
  %28 = icmp eq i32 %27, 0
  %29 = extractelement <4 x i32> %25, i64 1
  %30 = insertelement <4 x i32> %25, i32 %29, i64 2
  %31 = insertelement <4 x i32> %30, i32 0, i64 1
  %32 = select i1 %28, <4 x i32> %25, <4 x i32> %31
  %33 = extractelement <4 x i32> %3, i64 3
  %34 = icmp eq i32 %33, 0
  %35 = extractelement <4 x i32> %26, i64 1
  %36 = insertelement <4 x i32> %26, i32 %35, i64 2
  %37 = insertelement <4 x i32> %36, i32 0, i64 1
  %38 = select i1 %34, <4 x i32> %26, <4 x i32> %37
  %39 = tail call spir_func <4 x i32> @_Z12read_imageui16ocl_image2darrayDv4_i(%4 addrspace(1)* %0, <4 x i32> %32) #2
  tail call spir_func void @_Z13write_imageui16ocl_image2darrayDv4_iDv4_j(%4 addrspace(1)* %1, <4 x i32> %38, <4 x i32> %39) #11
  br label %40

; <label>:40                                      ; preds = %24, %5
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__amd_copyBufferRect(i8 addrspace(1)* nocapture readonly, i8 addrspace(1)* nocapture, <4 x i64>, <4 x i64>, <4 x i64>) #6 {
  %6 = tail call spir_func i64 @_Z13get_global_idj(i32 0) #2
  %7 = tail call spir_func i64 @_Z13get_global_idj(i32 1) #2
  %8 = tail call spir_func i64 @_Z13get_global_idj(i32 2) #2
  %9 = extractelement <4 x i64> %4, i64 0
  %10 = icmp uge i64 %6, %9
  %11 = extractelement <4 x i64> %4, i64 1
  %12 = icmp uge i64 %7, %11
  %13 = or i1 %10, %12
  %14 = extractelement <4 x i64> %4, i64 2
  %15 = icmp uge i64 %8, %14
  %16 = or i1 %13, %15
  br i1 %16, label %37, label %17

; <label>:17                                      ; preds = %5
  %18 = extractelement <4 x i64> %2, i64 2
  %19 = add i64 %6, %18
  %20 = extractelement <4 x i64> %2, i64 0
  %21 = mul i64 %7, %20
  %22 = add i64 %19, %21
  %23 = extractelement <4 x i64> %2, i64 1
  %24 = mul i64 %8, %23
  %25 = add i64 %22, %24
  %26 = extractelement <4 x i64> %3, i64 2
  %27 = add i64 %6, %26
  %28 = extractelement <4 x i64> %3, i64 0
  %29 = mul i64 %7, %28
  %30 = add i64 %27, %29
  %31 = extractelement <4 x i64> %3, i64 1
  %32 = mul i64 %8, %31
  %33 = add i64 %30, %32
  %34 = getelementptr inbounds i8 addrspace(1)* %0, i64 %25
  %35 = load i8 addrspace(1)* %34, align 1
  %36 = getelementptr inbounds i8 addrspace(1)* %1, i64 %33
  store i8 %35, i8 addrspace(1)* %36, align 1
  br label %37

; <label>:37                                      ; preds = %17, %5
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__amd_copyBufferRectAligned(i32 addrspace(1)* nocapture readonly, i32 addrspace(1)* nocapture, <4 x i64>, <4 x i64>, <4 x i64>) #6 {
  %6 = tail call spir_func i64 @_Z13get_global_idj(i32 0) #2
  %7 = tail call spir_func i64 @_Z13get_global_idj(i32 1) #2
  %8 = tail call spir_func i64 @_Z13get_global_idj(i32 2) #2
  %9 = extractelement <4 x i64> %4, i64 0
  %10 = icmp ult i64 %6, %9
  %11 = extractelement <4 x i64> %4, i64 1
  %12 = icmp ult i64 %7, %11
  %13 = and i1 %10, %12
  %14 = extractelement <4 x i64> %4, i64 2
  %15 = icmp ult i64 %8, %14
  %16 = and i1 %13, %15
  br i1 %16, label %17, label %46

; <label>:17                                      ; preds = %5
  %18 = extractelement <4 x i64> %2, i64 2
  %19 = add i64 %6, %18
  %20 = extractelement <4 x i64> %2, i64 0
  %21 = mul i64 %7, %20
  %22 = add i64 %19, %21
  %23 = extractelement <4 x i64> %2, i64 1
  %24 = mul i64 %8, %23
  %25 = add i64 %22, %24
  %26 = extractelement <4 x i64> %3, i64 2
  %27 = add i64 %6, %26
  %28 = extractelement <4 x i64> %3, i64 0
  %29 = mul i64 %7, %28
  %30 = add i64 %27, %29
  %31 = extractelement <4 x i64> %3, i64 1
  %32 = mul i64 %8, %31
  %33 = add i64 %30, %32
  %34 = extractelement <4 x i64> %4, i64 3
  %35 = icmp eq i64 %34, 16
  br i1 %35, label %36, label %42

; <label>:36                                      ; preds = %17
  %37 = bitcast i32 addrspace(1)* %0 to <4 x i32> addrspace(1)*
  %38 = bitcast i32 addrspace(1)* %1 to <4 x i32> addrspace(1)*
  %39 = getelementptr inbounds <4 x i32> addrspace(1)* %37, i64 %25
  %40 = load <4 x i32> addrspace(1)* %39, align 16
  %41 = getelementptr inbounds <4 x i32> addrspace(1)* %38, i64 %33
  store <4 x i32> %40, <4 x i32> addrspace(1)* %41, align 16
  br label %46

; <label>:42                                      ; preds = %17
  %43 = getelementptr inbounds i32 addrspace(1)* %0, i64 %25
  %44 = load i32 addrspace(1)* %43, align 4
  %45 = getelementptr inbounds i32 addrspace(1)* %1, i64 %33
  store i32 %44, i32 addrspace(1)* %45, align 4
  br label %46

; <label>:46                                      ; preds = %42, %36, %5
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__amd_copyBuffer(i8 addrspace(1)* nocapture readonly, i8 addrspace(1)* nocapture, i64, i64, i64, i32) #6 {
  %7 = tail call spir_func i64 @_Z13get_global_idj(i32 0) #2
  %8 = icmp ult i64 %7, %4
  br i1 %8, label %9, label %44

; <label>:9                                       ; preds = %6
  %10 = getelementptr inbounds i8 addrspace(1)* %0, i64 %2
  %11 = getelementptr inbounds i8 addrspace(1)* %1, i64 %3
  %12 = icmp eq i32 %5, 8
  br i1 %12, label %13, label %19

; <label>:13                                      ; preds = %9
  %14 = add i64 %7, %2
  %15 = getelementptr inbounds i8 addrspace(1)* %0, i64 %14
  %16 = load i8 addrspace(1)* %15, align 1
  %17 = add i64 %7, %3
  %18 = getelementptr inbounds i8 addrspace(1)* %1, i64 %17
  store i8 %16, i8 addrspace(1)* %18, align 1
  br label %44

; <label>:19                                      ; preds = %9
  %20 = add i64 %4, -1
  %21 = icmp ult i64 %7, %20
  br i1 %21, label %26, label %22

; <label>:22                                      ; preds = %19
  %23 = icmp eq i32 %5, 0
  br i1 %23, label %44, label %24

; <label>:24                                      ; preds = %22
  %25 = shl i64 %7, 2
  br label %32

; <label>:26                                      ; preds = %19
  %27 = bitcast i8 addrspace(1)* %10 to i32 addrspace(1)*
  %28 = bitcast i8 addrspace(1)* %11 to i32 addrspace(1)*
  %29 = getelementptr inbounds i32 addrspace(1)* %27, i64 %7
  %30 = load i32 addrspace(1)* %29, align 4
  %31 = getelementptr inbounds i32 addrspace(1)* %28, i64 %7
  store i32 %30, i32 addrspace(1)* %31, align 4
  br label %44

; <label>:32                                      ; preds = %32, %24
  %33 = phi i32 [ 0, %24 ], [ %41, %32 ]
  %34 = zext i32 %33 to i64
  %35 = add i64 %34, %25
  %36 = add i64 %35, %2
  %37 = getelementptr inbounds i8 addrspace(1)* %0, i64 %36
  %38 = load i8 addrspace(1)* %37, align 1
  %39 = add i64 %35, %3
  %40 = getelementptr inbounds i8 addrspace(1)* %1, i64 %39
  store i8 %38, i8 addrspace(1)* %40, align 1
  %41 = add i32 %33, 1
  %42 = icmp eq i32 %41, %5
  br i1 %42, label %43, label %32

; <label>:43                                      ; preds = %32
  br label %44

; <label>:44                                      ; preds = %43, %26, %22, %13, %6
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__amd_copyBufferAligned(i32 addrspace(1)* nocapture readonly, i32 addrspace(1)* nocapture, i64, i64, i64, i32) #6 {
  %7 = tail call spir_func i64 @_Z13get_global_idj(i32 0) #2
  %8 = icmp ult i64 %7, %4
  br i1 %8, label %9, label %23

; <label>:9                                       ; preds = %6
  %10 = add i64 %7, %2
  %11 = add i64 %7, %3
  %12 = icmp eq i32 %5, 16
  br i1 %12, label %13, label %19

; <label>:13                                      ; preds = %9
  %14 = bitcast i32 addrspace(1)* %0 to <4 x i32> addrspace(1)*
  %15 = bitcast i32 addrspace(1)* %1 to <4 x i32> addrspace(1)*
  %16 = getelementptr inbounds <4 x i32> addrspace(1)* %14, i64 %10
  %17 = load <4 x i32> addrspace(1)* %16, align 16
  %18 = getelementptr inbounds <4 x i32> addrspace(1)* %15, i64 %11
  store <4 x i32> %17, <4 x i32> addrspace(1)* %18, align 16
  br label %23

; <label>:19                                      ; preds = %9
  %20 = getelementptr inbounds i32 addrspace(1)* %0, i64 %10
  %21 = load i32 addrspace(1)* %20, align 4
  %22 = getelementptr inbounds i32 addrspace(1)* %1, i64 %11
  store i32 %21, i32 addrspace(1)* %22, align 4
  br label %23

; <label>:23                                      ; preds = %19, %13, %6
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__amd_fillBuffer(i8 addrspace(1)* nocapture, i32 addrspace(1)*, i8 addrspace(2)* nocapture readonly, i32, i64, i64) #6 {
  %7 = tail call spir_func i64 @_Z13get_global_idj(i32 0) #2
  %8 = icmp ult i64 %7, %5
  br i1 %8, label %9, label %41

; <label>:9                                       ; preds = %6
  %10 = icmp eq i32 addrspace(1)* %1, null
  %11 = zext i32 %3 to i64
  %12 = mul i64 %7, %11
  %13 = add i64 %12, %4
  br i1 %10, label %14, label %17

; <label>:14                                      ; preds = %9
  %15 = icmp eq i32 %3, 0
  br i1 %15, label %41, label %16

; <label>:16                                      ; preds = %14
  br label %30

; <label>:17                                      ; preds = %9
  %18 = bitcast i8 addrspace(2)* %2 to i32 addrspace(2)*
  %19 = icmp eq i32 %3, 0
  br i1 %19, label %41, label %20

; <label>:20                                      ; preds = %17
  br label %21

; <label>:21                                      ; preds = %21, %20
  %22 = phi i32 [ %28, %21 ], [ 0, %20 ]
  %23 = zext i32 %22 to i64
  %24 = getelementptr inbounds i32 addrspace(2)* %18, i64 %23
  %25 = load i32 addrspace(2)* %24, align 4
  %26 = add i64 %23, %13
  %27 = getelementptr inbounds i32 addrspace(1)* %1, i64 %26
  store i32 %25, i32 addrspace(1)* %27, align 4
  %28 = add i32 %22, 1
  %29 = icmp eq i32 %28, %3
  br i1 %29, label %40, label %21

; <label>:30                                      ; preds = %30, %16
  %31 = phi i32 [ %37, %30 ], [ 0, %16 ]
  %32 = zext i32 %31 to i64
  %33 = getelementptr inbounds i8 addrspace(2)* %2, i64 %32
  %34 = load i8 addrspace(2)* %33, align 1
  %35 = add i64 %32, %13
  %36 = getelementptr inbounds i8 addrspace(1)* %0, i64 %35
  store i8 %34, i8 addrspace(1)* %36, align 1
  %37 = add i32 %31, 1
  %38 = icmp eq i32 %37, %3
  br i1 %38, label %39, label %30

; <label>:39                                      ; preds = %30
  br label %41

; <label>:40                                      ; preds = %21
  br label %41

; <label>:41                                      ; preds = %40, %39, %17, %14, %6
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__amd_fillImage(%4 addrspace(1)*, <4 x float>, <4 x i32>, <4 x i32>, <4 x i32>, <4 x i32>, i32) #6 {
  %8 = tail call spir_func i64 @_Z13get_global_idj(i32 0) #2
  %9 = trunc i64 %8 to i32
  %10 = tail call spir_func i64 @_Z13get_global_idj(i32 1) #2
  %11 = trunc i64 %10 to i32
  %12 = tail call spir_func i64 @_Z13get_global_idj(i32 2) #2
  %13 = trunc i64 %12 to i32
  %14 = extractelement <4 x i32> %5, i64 0
  %15 = icmp slt i32 %9, %14
  %16 = extractelement <4 x i32> %5, i64 1
  %17 = icmp slt i32 %11, %16
  %18 = and i1 %15, %17
  %19 = extractelement <4 x i32> %5, i64 2
  %20 = icmp slt i32 %13, %19
  %21 = and i1 %18, %20
  br i1 %21, label %22, label %31

; <label>:22                                      ; preds = %7
  %23 = insertelement <4 x i32> undef, i32 %9, i64 0
  %24 = insertelement <4 x i32> %23, i32 %11, i64 1
  %25 = insertelement <4 x i32> %24, i32 %13, i64 2
  %26 = insertelement <4 x i32> %25, i32 0, i64 3
  %27 = add <4 x i32> %26, %4
  switch i32 %6, label %31 [
    i32 0, label %28
    i32 1, label %29
    i32 2, label %30
  ]

; <label>:28                                      ; preds = %22
  tail call spir_func void @_Z12write_imagef16ocl_image2darrayDv4_iDv4_f(%4 addrspace(1)* %0, <4 x i32> %27, <4 x float> %1) #11
  br label %31

; <label>:29                                      ; preds = %22
  tail call spir_func void @_Z12write_imagei16ocl_image2darrayDv4_iS_(%4 addrspace(1)* %0, <4 x i32> %27, <4 x i32> %2) #11
  br label %31

; <label>:30                                      ; preds = %22
  tail call spir_func void @_Z13write_imageui16ocl_image2darrayDv4_iDv4_j(%4 addrspace(1)* %0, <4 x i32> %27, <4 x i32> %3) #11
  br label %31

; <label>:31                                      ; preds = %30, %29, %28, %22, %7
  ret void
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3anyc(i8 signext) #0 {
  %2 = lshr i8 %0, 7
  %3 = zext i8 %2 to i32
  ret i32 %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3anys(i16 signext) #0 {
  %2 = lshr i16 %0, 15
  %3 = zext i16 %2 to i32
  ret i32 %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3anyi(i32) #0 {
  %2 = lshr i32 %0, 31
  ret i32 %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3anyl(i64) #0 {
  %2 = lshr i64 %0, 63
  %3 = trunc i64 %2 to i32
  ret i32 %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3anyDv2_c(<2 x i8>) #0 {
  %2 = extractelement <2 x i8> %0, i64 0
  %3 = extractelement <2 x i8> %0, i64 1
  %4 = or i8 %2, %3
  %5 = lshr i8 %4, 7
  %6 = zext i8 %5 to i32
  ret i32 %6
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3anyDv2_s(<2 x i16>) #0 {
  %2 = extractelement <2 x i16> %0, i64 0
  %3 = extractelement <2 x i16> %0, i64 1
  %4 = or i16 %2, %3
  %5 = lshr i16 %4, 15
  %6 = zext i16 %5 to i32
  ret i32 %6
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3anyDv2_i(<2 x i32>) #0 {
  %2 = extractelement <2 x i32> %0, i64 0
  %3 = extractelement <2 x i32> %0, i64 1
  %4 = or i32 %2, %3
  %5 = lshr i32 %4, 31
  ret i32 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3anyDv2_l(<2 x i64>) #0 {
  %2 = extractelement <2 x i64> %0, i64 0
  %3 = extractelement <2 x i64> %0, i64 1
  %4 = or i64 %2, %3
  %5 = lshr i64 %4, 63
  %6 = trunc i64 %5 to i32
  ret i32 %6
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3anyDv3_c(<3 x i8>) #0 {
  %2 = extractelement <3 x i8> %0, i64 0
  %3 = extractelement <3 x i8> %0, i64 1
  %4 = or i8 %2, %3
  %5 = extractelement <3 x i8> %0, i64 2
  %6 = or i8 %4, %5
  %7 = lshr i8 %6, 7
  %8 = zext i8 %7 to i32
  ret i32 %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3anyDv3_s(<3 x i16>) #0 {
  %2 = extractelement <3 x i16> %0, i64 0
  %3 = extractelement <3 x i16> %0, i64 1
  %4 = or i16 %2, %3
  %5 = extractelement <3 x i16> %0, i64 2
  %6 = or i16 %4, %5
  %7 = lshr i16 %6, 15
  %8 = zext i16 %7 to i32
  ret i32 %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3anyDv3_i(<3 x i32>) #0 {
  %2 = extractelement <3 x i32> %0, i64 0
  %3 = extractelement <3 x i32> %0, i64 1
  %4 = or i32 %2, %3
  %5 = extractelement <3 x i32> %0, i64 2
  %6 = or i32 %4, %5
  %7 = lshr i32 %6, 31
  ret i32 %7
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3anyDv3_l(<3 x i64>) #0 {
  %2 = extractelement <3 x i64> %0, i64 0
  %3 = extractelement <3 x i64> %0, i64 1
  %4 = or i64 %2, %3
  %5 = extractelement <3 x i64> %0, i64 2
  %6 = or i64 %4, %5
  %7 = lshr i64 %6, 63
  %8 = trunc i64 %7 to i32
  ret i32 %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3anyDv4_c(<4 x i8>) #0 {
  %2 = shufflevector <4 x i8> %0, <4 x i8> undef, <2 x i32> <i32 0, i32 1>
  %3 = shufflevector <4 x i8> %0, <4 x i8> undef, <2 x i32> <i32 2, i32 3>
  %4 = or <2 x i8> %2, %3
  %5 = extractelement <2 x i8> %4, i64 0
  %6 = extractelement <2 x i8> %4, i64 1
  %7 = or i8 %5, %6
  %8 = lshr i8 %7, 7
  %9 = zext i8 %8 to i32
  ret i32 %9
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3anyDv4_s(<4 x i16>) #0 {
  %2 = shufflevector <4 x i16> %0, <4 x i16> undef, <2 x i32> <i32 0, i32 1>
  %3 = shufflevector <4 x i16> %0, <4 x i16> undef, <2 x i32> <i32 2, i32 3>
  %4 = or <2 x i16> %2, %3
  %5 = extractelement <2 x i16> %4, i64 0
  %6 = extractelement <2 x i16> %4, i64 1
  %7 = or i16 %5, %6
  %8 = lshr i16 %7, 15
  %9 = zext i16 %8 to i32
  ret i32 %9
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3anyDv4_i(<4 x i32>) #0 {
  %2 = shufflevector <4 x i32> %0, <4 x i32> undef, <2 x i32> <i32 0, i32 1>
  %3 = shufflevector <4 x i32> %0, <4 x i32> undef, <2 x i32> <i32 2, i32 3>
  %4 = or <2 x i32> %2, %3
  %5 = extractelement <2 x i32> %4, i64 0
  %6 = extractelement <2 x i32> %4, i64 1
  %7 = or i32 %5, %6
  %8 = lshr i32 %7, 31
  ret i32 %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3anyDv4_l(<4 x i64>) #0 {
  %2 = shufflevector <4 x i64> %0, <4 x i64> undef, <2 x i32> <i32 0, i32 1>
  %3 = shufflevector <4 x i64> %0, <4 x i64> undef, <2 x i32> <i32 2, i32 3>
  %4 = or <2 x i64> %2, %3
  %5 = extractelement <2 x i64> %4, i64 0
  %6 = extractelement <2 x i64> %4, i64 1
  %7 = or i64 %5, %6
  %8 = lshr i64 %7, 63
  %9 = trunc i64 %8 to i32
  ret i32 %9
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3anyDv8_c(<8 x i8>) #0 {
  %2 = shufflevector <8 x i8> %0, <8 x i8> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %3 = shufflevector <8 x i8> %0, <8 x i8> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %4 = or <4 x i8> %2, %3
  %5 = shufflevector <4 x i8> %4, <4 x i8> undef, <2 x i32> <i32 0, i32 1>
  %6 = shufflevector <4 x i8> %4, <4 x i8> undef, <2 x i32> <i32 2, i32 3>
  %7 = or <2 x i8> %5, %6
  %8 = extractelement <2 x i8> %7, i64 0
  %9 = extractelement <2 x i8> %7, i64 1
  %10 = or i8 %8, %9
  %11 = lshr i8 %10, 7
  %12 = zext i8 %11 to i32
  ret i32 %12
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3anyDv8_s(<8 x i16>) #0 {
  %2 = shufflevector <8 x i16> %0, <8 x i16> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %3 = shufflevector <8 x i16> %0, <8 x i16> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %4 = or <4 x i16> %2, %3
  %5 = shufflevector <4 x i16> %4, <4 x i16> undef, <2 x i32> <i32 0, i32 1>
  %6 = shufflevector <4 x i16> %4, <4 x i16> undef, <2 x i32> <i32 2, i32 3>
  %7 = or <2 x i16> %5, %6
  %8 = extractelement <2 x i16> %7, i64 0
  %9 = extractelement <2 x i16> %7, i64 1
  %10 = or i16 %8, %9
  %11 = lshr i16 %10, 15
  %12 = zext i16 %11 to i32
  ret i32 %12
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3anyDv8_i(<8 x i32>) #0 {
  %2 = shufflevector <8 x i32> %0, <8 x i32> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %3 = shufflevector <8 x i32> %0, <8 x i32> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %4 = or <4 x i32> %2, %3
  %5 = shufflevector <4 x i32> %4, <4 x i32> undef, <2 x i32> <i32 0, i32 1>
  %6 = shufflevector <4 x i32> %4, <4 x i32> undef, <2 x i32> <i32 2, i32 3>
  %7 = or <2 x i32> %5, %6
  %8 = extractelement <2 x i32> %7, i64 0
  %9 = extractelement <2 x i32> %7, i64 1
  %10 = or i32 %8, %9
  %11 = lshr i32 %10, 31
  ret i32 %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3anyDv8_l(<8 x i64>) #0 {
  %2 = shufflevector <8 x i64> %0, <8 x i64> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %3 = shufflevector <8 x i64> %0, <8 x i64> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %4 = or <4 x i64> %2, %3
  %5 = shufflevector <4 x i64> %4, <4 x i64> undef, <2 x i32> <i32 0, i32 1>
  %6 = shufflevector <4 x i64> %4, <4 x i64> undef, <2 x i32> <i32 2, i32 3>
  %7 = or <2 x i64> %5, %6
  %8 = extractelement <2 x i64> %7, i64 0
  %9 = extractelement <2 x i64> %7, i64 1
  %10 = or i64 %8, %9
  %11 = lshr i64 %10, 63
  %12 = trunc i64 %11 to i32
  ret i32 %12
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3anyDv16_c(<16 x i8>) #0 {
  %2 = shufflevector <16 x i8> %0, <16 x i8> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %3 = shufflevector <16 x i8> %0, <16 x i8> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %4 = or <8 x i8> %2, %3
  %5 = shufflevector <8 x i8> %4, <8 x i8> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %6 = shufflevector <8 x i8> %4, <8 x i8> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %7 = or <4 x i8> %5, %6
  %8 = shufflevector <4 x i8> %7, <4 x i8> undef, <2 x i32> <i32 0, i32 1>
  %9 = shufflevector <4 x i8> %7, <4 x i8> undef, <2 x i32> <i32 2, i32 3>
  %10 = or <2 x i8> %8, %9
  %11 = extractelement <2 x i8> %10, i64 0
  %12 = extractelement <2 x i8> %10, i64 1
  %13 = or i8 %11, %12
  %14 = lshr i8 %13, 7
  %15 = zext i8 %14 to i32
  ret i32 %15
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3anyDv16_s(<16 x i16>) #0 {
  %2 = shufflevector <16 x i16> %0, <16 x i16> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %3 = shufflevector <16 x i16> %0, <16 x i16> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %4 = or <8 x i16> %2, %3
  %5 = shufflevector <8 x i16> %4, <8 x i16> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %6 = shufflevector <8 x i16> %4, <8 x i16> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %7 = or <4 x i16> %5, %6
  %8 = shufflevector <4 x i16> %7, <4 x i16> undef, <2 x i32> <i32 0, i32 1>
  %9 = shufflevector <4 x i16> %7, <4 x i16> undef, <2 x i32> <i32 2, i32 3>
  %10 = or <2 x i16> %8, %9
  %11 = extractelement <2 x i16> %10, i64 0
  %12 = extractelement <2 x i16> %10, i64 1
  %13 = or i16 %11, %12
  %14 = lshr i16 %13, 15
  %15 = zext i16 %14 to i32
  ret i32 %15
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3anyDv16_i(<16 x i32>) #0 {
  %2 = shufflevector <16 x i32> %0, <16 x i32> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %3 = shufflevector <16 x i32> %0, <16 x i32> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %4 = or <8 x i32> %2, %3
  %5 = shufflevector <8 x i32> %4, <8 x i32> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %6 = shufflevector <8 x i32> %4, <8 x i32> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %7 = or <4 x i32> %5, %6
  %8 = shufflevector <4 x i32> %7, <4 x i32> undef, <2 x i32> <i32 0, i32 1>
  %9 = shufflevector <4 x i32> %7, <4 x i32> undef, <2 x i32> <i32 2, i32 3>
  %10 = or <2 x i32> %8, %9
  %11 = extractelement <2 x i32> %10, i64 0
  %12 = extractelement <2 x i32> %10, i64 1
  %13 = or i32 %11, %12
  %14 = lshr i32 %13, 31
  ret i32 %14
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3anyDv16_l(<16 x i64>) #0 {
  %2 = shufflevector <16 x i64> %0, <16 x i64> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %3 = shufflevector <16 x i64> %0, <16 x i64> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %4 = or <8 x i64> %2, %3
  %5 = shufflevector <8 x i64> %4, <8 x i64> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %6 = shufflevector <8 x i64> %4, <8 x i64> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %7 = or <4 x i64> %5, %6
  %8 = shufflevector <4 x i64> %7, <4 x i64> undef, <2 x i32> <i32 0, i32 1>
  %9 = shufflevector <4 x i64> %7, <4 x i64> undef, <2 x i32> <i32 2, i32 3>
  %10 = or <2 x i64> %8, %9
  %11 = extractelement <2 x i64> %10, i64 0
  %12 = extractelement <2 x i64> %10, i64 1
  %13 = or i64 %11, %12
  %14 = lshr i64 %13, 63
  %15 = trunc i64 %14 to i32
  ret i32 %15
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3allc(i8 signext) #0 {
  %2 = lshr i8 %0, 7
  %3 = zext i8 %2 to i32
  ret i32 %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3alls(i16 signext) #0 {
  %2 = lshr i16 %0, 15
  %3 = zext i16 %2 to i32
  ret i32 %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3alli(i32) #0 {
  %2 = lshr i32 %0, 31
  ret i32 %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3alll(i64) #0 {
  %2 = lshr i64 %0, 63
  %3 = trunc i64 %2 to i32
  ret i32 %3
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3allDv2_c(<2 x i8>) #0 {
  %2 = extractelement <2 x i8> %0, i64 0
  %3 = extractelement <2 x i8> %0, i64 1
  %4 = and i8 %2, %3
  %5 = lshr i8 %4, 7
  %6 = zext i8 %5 to i32
  ret i32 %6
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3allDv2_s(<2 x i16>) #0 {
  %2 = extractelement <2 x i16> %0, i64 0
  %3 = extractelement <2 x i16> %0, i64 1
  %4 = and i16 %2, %3
  %5 = lshr i16 %4, 15
  %6 = zext i16 %5 to i32
  ret i32 %6
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3allDv2_i(<2 x i32>) #0 {
  %2 = extractelement <2 x i32> %0, i64 0
  %3 = extractelement <2 x i32> %0, i64 1
  %4 = and i32 %2, %3
  %5 = lshr i32 %4, 31
  ret i32 %5
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3allDv2_l(<2 x i64>) #0 {
  %2 = extractelement <2 x i64> %0, i64 0
  %3 = extractelement <2 x i64> %0, i64 1
  %4 = and i64 %2, %3
  %5 = lshr i64 %4, 63
  %6 = trunc i64 %5 to i32
  ret i32 %6
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3allDv3_c(<3 x i8>) #0 {
  %2 = extractelement <3 x i8> %0, i64 0
  %3 = extractelement <3 x i8> %0, i64 1
  %4 = and i8 %2, %3
  %5 = extractelement <3 x i8> %0, i64 2
  %6 = and i8 %4, %5
  %7 = lshr i8 %6, 7
  %8 = zext i8 %7 to i32
  ret i32 %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3allDv3_s(<3 x i16>) #0 {
  %2 = extractelement <3 x i16> %0, i64 0
  %3 = extractelement <3 x i16> %0, i64 1
  %4 = and i16 %2, %3
  %5 = extractelement <3 x i16> %0, i64 2
  %6 = and i16 %4, %5
  %7 = lshr i16 %6, 15
  %8 = zext i16 %7 to i32
  ret i32 %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3allDv3_i(<3 x i32>) #0 {
  %2 = extractelement <3 x i32> %0, i64 0
  %3 = extractelement <3 x i32> %0, i64 1
  %4 = and i32 %2, %3
  %5 = extractelement <3 x i32> %0, i64 2
  %6 = and i32 %4, %5
  %7 = lshr i32 %6, 31
  ret i32 %7
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3allDv3_l(<3 x i64>) #0 {
  %2 = extractelement <3 x i64> %0, i64 0
  %3 = extractelement <3 x i64> %0, i64 1
  %4 = and i64 %2, %3
  %5 = extractelement <3 x i64> %0, i64 2
  %6 = and i64 %4, %5
  %7 = lshr i64 %6, 63
  %8 = trunc i64 %7 to i32
  ret i32 %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3allDv4_c(<4 x i8>) #0 {
  %2 = shufflevector <4 x i8> %0, <4 x i8> undef, <2 x i32> <i32 0, i32 1>
  %3 = shufflevector <4 x i8> %0, <4 x i8> undef, <2 x i32> <i32 2, i32 3>
  %4 = and <2 x i8> %2, %3
  %5 = extractelement <2 x i8> %4, i64 0
  %6 = extractelement <2 x i8> %4, i64 1
  %7 = and i8 %5, %6
  %8 = lshr i8 %7, 7
  %9 = zext i8 %8 to i32
  ret i32 %9
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3allDv4_s(<4 x i16>) #0 {
  %2 = shufflevector <4 x i16> %0, <4 x i16> undef, <2 x i32> <i32 0, i32 1>
  %3 = shufflevector <4 x i16> %0, <4 x i16> undef, <2 x i32> <i32 2, i32 3>
  %4 = and <2 x i16> %2, %3
  %5 = extractelement <2 x i16> %4, i64 0
  %6 = extractelement <2 x i16> %4, i64 1
  %7 = and i16 %5, %6
  %8 = lshr i16 %7, 15
  %9 = zext i16 %8 to i32
  ret i32 %9
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3allDv4_i(<4 x i32>) #0 {
  %2 = shufflevector <4 x i32> %0, <4 x i32> undef, <2 x i32> <i32 0, i32 1>
  %3 = shufflevector <4 x i32> %0, <4 x i32> undef, <2 x i32> <i32 2, i32 3>
  %4 = and <2 x i32> %2, %3
  %5 = extractelement <2 x i32> %4, i64 0
  %6 = extractelement <2 x i32> %4, i64 1
  %7 = and i32 %5, %6
  %8 = lshr i32 %7, 31
  ret i32 %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3allDv4_l(<4 x i64>) #0 {
  %2 = shufflevector <4 x i64> %0, <4 x i64> undef, <2 x i32> <i32 0, i32 1>
  %3 = shufflevector <4 x i64> %0, <4 x i64> undef, <2 x i32> <i32 2, i32 3>
  %4 = and <2 x i64> %2, %3
  %5 = extractelement <2 x i64> %4, i64 0
  %6 = extractelement <2 x i64> %4, i64 1
  %7 = and i64 %5, %6
  %8 = lshr i64 %7, 63
  %9 = trunc i64 %8 to i32
  ret i32 %9
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3allDv8_c(<8 x i8>) #0 {
  %2 = shufflevector <8 x i8> %0, <8 x i8> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %3 = shufflevector <8 x i8> %0, <8 x i8> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %4 = and <4 x i8> %2, %3
  %5 = shufflevector <4 x i8> %4, <4 x i8> undef, <2 x i32> <i32 0, i32 1>
  %6 = shufflevector <4 x i8> %4, <4 x i8> undef, <2 x i32> <i32 2, i32 3>
  %7 = and <2 x i8> %5, %6
  %8 = extractelement <2 x i8> %7, i64 0
  %9 = extractelement <2 x i8> %7, i64 1
  %10 = and i8 %8, %9
  %11 = lshr i8 %10, 7
  %12 = zext i8 %11 to i32
  ret i32 %12
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3allDv8_s(<8 x i16>) #0 {
  %2 = shufflevector <8 x i16> %0, <8 x i16> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %3 = shufflevector <8 x i16> %0, <8 x i16> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %4 = and <4 x i16> %2, %3
  %5 = shufflevector <4 x i16> %4, <4 x i16> undef, <2 x i32> <i32 0, i32 1>
  %6 = shufflevector <4 x i16> %4, <4 x i16> undef, <2 x i32> <i32 2, i32 3>
  %7 = and <2 x i16> %5, %6
  %8 = extractelement <2 x i16> %7, i64 0
  %9 = extractelement <2 x i16> %7, i64 1
  %10 = and i16 %8, %9
  %11 = lshr i16 %10, 15
  %12 = zext i16 %11 to i32
  ret i32 %12
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3allDv8_i(<8 x i32>) #0 {
  %2 = shufflevector <8 x i32> %0, <8 x i32> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %3 = shufflevector <8 x i32> %0, <8 x i32> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %4 = and <4 x i32> %2, %3
  %5 = shufflevector <4 x i32> %4, <4 x i32> undef, <2 x i32> <i32 0, i32 1>
  %6 = shufflevector <4 x i32> %4, <4 x i32> undef, <2 x i32> <i32 2, i32 3>
  %7 = and <2 x i32> %5, %6
  %8 = extractelement <2 x i32> %7, i64 0
  %9 = extractelement <2 x i32> %7, i64 1
  %10 = and i32 %8, %9
  %11 = lshr i32 %10, 31
  ret i32 %11
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3allDv8_l(<8 x i64>) #0 {
  %2 = shufflevector <8 x i64> %0, <8 x i64> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %3 = shufflevector <8 x i64> %0, <8 x i64> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %4 = and <4 x i64> %2, %3
  %5 = shufflevector <4 x i64> %4, <4 x i64> undef, <2 x i32> <i32 0, i32 1>
  %6 = shufflevector <4 x i64> %4, <4 x i64> undef, <2 x i32> <i32 2, i32 3>
  %7 = and <2 x i64> %5, %6
  %8 = extractelement <2 x i64> %7, i64 0
  %9 = extractelement <2 x i64> %7, i64 1
  %10 = and i64 %8, %9
  %11 = lshr i64 %10, 63
  %12 = trunc i64 %11 to i32
  ret i32 %12
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3allDv16_c(<16 x i8>) #0 {
  %2 = shufflevector <16 x i8> %0, <16 x i8> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %3 = shufflevector <16 x i8> %0, <16 x i8> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %4 = and <8 x i8> %2, %3
  %5 = shufflevector <8 x i8> %4, <8 x i8> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %6 = shufflevector <8 x i8> %4, <8 x i8> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %7 = and <4 x i8> %5, %6
  %8 = shufflevector <4 x i8> %7, <4 x i8> undef, <2 x i32> <i32 0, i32 1>
  %9 = shufflevector <4 x i8> %7, <4 x i8> undef, <2 x i32> <i32 2, i32 3>
  %10 = and <2 x i8> %8, %9
  %11 = extractelement <2 x i8> %10, i64 0
  %12 = extractelement <2 x i8> %10, i64 1
  %13 = and i8 %11, %12
  %14 = lshr i8 %13, 7
  %15 = zext i8 %14 to i32
  ret i32 %15
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3allDv16_s(<16 x i16>) #0 {
  %2 = shufflevector <16 x i16> %0, <16 x i16> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %3 = shufflevector <16 x i16> %0, <16 x i16> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %4 = and <8 x i16> %2, %3
  %5 = shufflevector <8 x i16> %4, <8 x i16> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %6 = shufflevector <8 x i16> %4, <8 x i16> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %7 = and <4 x i16> %5, %6
  %8 = shufflevector <4 x i16> %7, <4 x i16> undef, <2 x i32> <i32 0, i32 1>
  %9 = shufflevector <4 x i16> %7, <4 x i16> undef, <2 x i32> <i32 2, i32 3>
  %10 = and <2 x i16> %8, %9
  %11 = extractelement <2 x i16> %10, i64 0
  %12 = extractelement <2 x i16> %10, i64 1
  %13 = and i16 %11, %12
  %14 = lshr i16 %13, 15
  %15 = zext i16 %14 to i32
  ret i32 %15
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3allDv16_i(<16 x i32>) #0 {
  %2 = shufflevector <16 x i32> %0, <16 x i32> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %3 = shufflevector <16 x i32> %0, <16 x i32> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %4 = and <8 x i32> %2, %3
  %5 = shufflevector <8 x i32> %4, <8 x i32> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %6 = shufflevector <8 x i32> %4, <8 x i32> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %7 = and <4 x i32> %5, %6
  %8 = shufflevector <4 x i32> %7, <4 x i32> undef, <2 x i32> <i32 0, i32 1>
  %9 = shufflevector <4 x i32> %7, <4 x i32> undef, <2 x i32> <i32 2, i32 3>
  %10 = and <2 x i32> %8, %9
  %11 = extractelement <2 x i32> %10, i64 0
  %12 = extractelement <2 x i32> %10, i64 1
  %13 = and i32 %11, %12
  %14 = lshr i32 %13, 31
  ret i32 %14
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z3allDv16_l(<16 x i64>) #0 {
  %2 = shufflevector <16 x i64> %0, <16 x i64> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %3 = shufflevector <16 x i64> %0, <16 x i64> undef, <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %4 = and <8 x i64> %2, %3
  %5 = shufflevector <8 x i64> %4, <8 x i64> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %6 = shufflevector <8 x i64> %4, <8 x i64> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %7 = and <4 x i64> %5, %6
  %8 = shufflevector <4 x i64> %7, <4 x i64> undef, <2 x i32> <i32 0, i32 1>
  %9 = shufflevector <4 x i64> %7, <4 x i64> undef, <2 x i32> <i32 2, i32 3>
  %10 = and <2 x i64> %8, %9
  %11 = extractelement <2 x i64> %10, i64 0
  %12 = extractelement <2 x i64> %10, i64 1
  %13 = and i64 %11, %12
  %14 = lshr i64 %13, 63
  %15 = trunc i64 %14 to i32
  ret i32 %15
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func %11* @_Z17get_default_queuev() #0 {
  %1 = tail call spir_func %12 addrspace(1)* @84()
  %2 = bitcast %12 addrspace(1)* %1 to %11 addrspace(1)*
  %3 = addrspacecast %11 addrspace(1)* %2 to %11*
  ret %11* %3
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z14enqueue_marker9ocl_queuejPKU3AS413ocl_clk_eventPU3AS413ocl_clk_event(%11*, i32, %13 addrspace(1)* addrspace(4)* nocapture readonly, %13 addrspace(1)* addrspace(4)* nocapture) #6 {
  %5 = bitcast %11* %0 to %12*
  %6 = addrspacecast %12* %5 to %12 addrspace(1)*
  %7 = getelementptr inbounds %12 addrspace(1)* %6, i64 0, i32 6
  %8 = load i32 addrspace(1)* %7, align 4
  %9 = icmp ult i32 %8, %1
  br i1 %9, label %62, label %10

; <label>:10                                      ; preds = %4
  %11 = getelementptr inbounds %12 addrspace(1)* %6, i64 0, i32 4
  %12 = load i64 addrspace(1)* %11, align 8
  %13 = inttoptr i64 %12 to i32 addrspace(1)*
  %14 = bitcast %11* %0 to i32*
  %15 = addrspacecast i32* %14 to i32 addrspace(1)*
  %16 = load i32 addrspace(1)* %15, align 4
  %17 = tail call spir_func i32 @85(i32 addrspace(1)* %13, i32 %16)
  %18 = icmp slt i32 %17, 0
  br i1 %18, label %62, label %19

; <label>:19                                      ; preds = %10
  %20 = getelementptr inbounds %12 addrspace(1)* %6, i64 0, i32 2
  %21 = load i64 addrspace(1)* %20, align 8
  %22 = inttoptr i64 %21 to i32 addrspace(1)*
  %23 = getelementptr inbounds %12 addrspace(1)* %6, i64 0, i32 1
  %24 = load i32 addrspace(1)* %23, align 4
  %25 = tail call spir_func i32 @85(i32 addrspace(1)* %22, i32 %24)
  %26 = icmp slt i32 %25, 0
  br i1 %26, label %27, label %28

; <label>:27                                      ; preds = %19
  tail call spir_func void @86(i32 addrspace(1)* %13, i32 %17)
  br label %62

; <label>:28                                      ; preds = %19
  %29 = getelementptr inbounds %12 addrspace(1)* %6, i64 0, i32 3
  %30 = load i64 addrspace(1)* %29, align 8
  %31 = inttoptr i64 %30 to %14 addrspace(1)*
  %32 = sext i32 %25 to i64
  %33 = getelementptr inbounds %14 addrspace(1)* %31, i64 %32
  %34 = getelementptr inbounds %14 addrspace(1)* %33, i64 0, i32 0
  store i32 2, i32 addrspace(1)* %34, align 4
  %35 = getelementptr inbounds %14 addrspace(1)* %31, i64 %32, i32 1
  store i32 2, i32 addrspace(1)* %35, align 4
  %36 = getelementptr inbounds %14 addrspace(1)* %31, i64 %32, i32 3
  store i64 0, i64 addrspace(1)* %36, align 8
  %37 = tail call spir_func %15 addrspace(1)* @87()
  %38 = getelementptr inbounds %12 addrspace(1)* %6, i64 1
  %39 = bitcast %12 addrspace(1)* %38 to %15 addrspace(1)*
  %40 = sext i32 %17 to i64
  %41 = getelementptr inbounds %15 addrspace(1)* %39, i64 %40, i32 1
  store i32 0, i32 addrspace(1)* %41, align 4
  %42 = getelementptr inbounds %12 addrspace(1)* %6, i64 0, i32 5
  %43 = atomicrmw add i32 addrspace(1)* %42, i32 1 acq_rel, !mem.scope !7
  %44 = getelementptr inbounds %15 addrspace(1)* %39, i64 %40, i32 2
  store i32 %43, i32 addrspace(1)* %44, align 4
  %45 = getelementptr inbounds %15 addrspace(1)* %39, i64 %40, i32 3
  store i32 0, i32 addrspace(1)* %45, align 4
  %46 = ptrtoint %14 addrspace(1)* %33 to i64
  %47 = getelementptr inbounds %15 addrspace(1)* %39, i64 %40, i32 4
  store i64 %46, i64 addrspace(1)* %47, align 8
  %48 = ptrtoint %15 addrspace(1)* %37 to i64
  %49 = getelementptr inbounds %15 addrspace(1)* %39, i64 %40, i32 5
  store i64 %48, i64 addrspace(1)* %49, align 8
  %50 = icmp eq i32 %1, 0
  br i1 %50, label %56, label %51

; <label>:51                                      ; preds = %28
  %52 = getelementptr inbounds %15 addrspace(1)* %39, i64 %40, i32 6
  %53 = load i64 addrspace(1)* %52, align 8
  %54 = inttoptr i64 %53 to i64 addrspace(1)*
  %55 = bitcast %13 addrspace(1)* addrspace(4)* %2 to i64 addrspace(4)*
  tail call spir_func void @88(i64 addrspace(1)* %54, i64 addrspace(4)* %55, i32 %1)
  br label %56

; <label>:56                                      ; preds = %51, %28
  %57 = getelementptr inbounds %15 addrspace(1)* %39, i64 %40, i32 7
  store i32 %1, i32 addrspace(1)* %57, align 4
  %58 = getelementptr inbounds %15 addrspace(1)* %37, i64 0, i32 3
  %59 = atomicrmw add i32 addrspace(1)* %58, i32 1 acq_rel, !mem.scope !7
  %60 = getelementptr inbounds %15 addrspace(1)* %39, i64 %40, i32 0
  store atomic volatile i32 3, i32 addrspace(1)* %60 release, align 4, !mem.scope !7
  %61 = bitcast %13 addrspace(1)* addrspace(4)* %3 to %14 addrspace(1)* addrspace(4)*
  store %14 addrspace(1)* %33, %14 addrspace(1)* addrspace(4)* %61, align 8
  br label %62

; <label>:62                                      ; preds = %56, %27, %10, %4
  %63 = phi i32 [ -1, %27 ], [ 0, %56 ], [ -1, %4 ], [ -1, %10 ]
  ret i32 %63
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__enqueue_internal_0(%11*, i32, i32, [3 x i64], [3 x i64], [3 x i64], i8 addrspace(1)*, i8 addrspace(1)*) #6 {
  %9 = extractvalue [3 x i64] %5, 0
  %10 = extractvalue [3 x i64] %5, 1
  %11 = extractvalue [3 x i64] %5, 2
  %12 = bitcast %11* %0 to %12*
  %13 = addrspacecast %12* %12 to %12 addrspace(1)*
  %14 = tail call spir_func %15 addrspace(1)* @87()
  %15 = ptrtoint i8 addrspace(1)* %7 to i64
  %16 = trunc i64 %9 to i32
  %17 = trunc i64 %10 to i32
  %18 = tail call spir_func i32 @_Z5mul24jj(i32 %16, i32 %17) #2
  %19 = trunc i64 %11 to i32
  %20 = tail call spir_func i32 @_Z5mul24jj(i32 %18, i32 %19) #2
  %21 = icmp ugt i32 %20, 256
  br i1 %21, label %22, label %31

; <label>:22                                      ; preds = %8
  %23 = getelementptr inbounds %12 addrspace(1)* %13, i64 1
  %24 = ptrtoint %12 addrspace(1)* %23 to i64
  %25 = sub i64 %15, %24
  %26 = lshr exact i64 %25, 7
  %27 = trunc i64 %26 to i32
  %28 = getelementptr inbounds %12 addrspace(1)* %13, i64 0, i32 4
  %29 = load i64 addrspace(1)* %28, align 8
  %30 = inttoptr i64 %29 to i32 addrspace(1)*
  tail call spir_func void @86(i32 addrspace(1)* %30, i32 %27)
  br label %108

; <label>:31                                      ; preds = %8
  %32 = extractvalue [3 x i64] %4, 2
  %33 = extractvalue [3 x i64] %4, 1
  %34 = extractvalue [3 x i64] %4, 0
  %35 = extractvalue [3 x i64] %3, 2
  %36 = extractvalue [3 x i64] %3, 1
  %37 = extractvalue [3 x i64] %3, 0
  %38 = getelementptr inbounds %12 addrspace(1)* %13, i64 0, i32 9
  %39 = load i64 addrspace(1)* %38, align 8
  %40 = inttoptr i64 %39 to %17 addrspace(1)**
  %41 = ptrtoint i8 addrspace(1)* %6 to i64
  %42 = and i64 %41, 4294967295
  %43 = getelementptr inbounds %17 addrspace(1)** %40, i64 %42
  %44 = load %17 addrspace(1)** %43, align 8
  %45 = getelementptr inbounds i8 addrspace(1)* %7, i64 4
  %46 = bitcast i8 addrspace(1)* %45 to i32 addrspace(1)*
  store i32 %1, i32 addrspace(1)* %46, align 4
  %47 = getelementptr inbounds %12 addrspace(1)* %13, i64 0, i32 5
  %48 = atomicrmw add i32 addrspace(1)* %47, i32 1 acq_rel, !mem.scope !8
  %49 = getelementptr inbounds i8 addrspace(1)* %7, i64 8
  %50 = bitcast i8 addrspace(1)* %49 to i32 addrspace(1)*
  store i32 %48, i32 addrspace(1)* %50, align 4
  %51 = getelementptr inbounds i8 addrspace(1)* %7, i64 12
  %52 = bitcast i8 addrspace(1)* %51 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %52, align 4
  %53 = getelementptr inbounds i8 addrspace(1)* %7, i64 16
  %54 = bitcast i8 addrspace(1)* %53 to i64 addrspace(1)*
  store i64 0, i64 addrspace(1)* %54, align 8
  %55 = ptrtoint %15 addrspace(1)* %14 to i64
  %56 = getelementptr inbounds i8 addrspace(1)* %7, i64 24
  %57 = bitcast i8 addrspace(1)* %56 to i64 addrspace(1)*
  store i64 %55, i64 addrspace(1)* %57, align 8
  %58 = getelementptr inbounds i8 addrspace(1)* %7, i64 40
  %59 = bitcast i8 addrspace(1)* %58 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %59, align 4
  %60 = shl i32 %2, 16
  %61 = or i32 %60, 2562
  %62 = getelementptr inbounds i8 addrspace(1)* %7, i64 64
  %63 = bitcast i8 addrspace(1)* %62 to i32 addrspace(1)*
  store i32 %61, i32 addrspace(1)* %63, align 4
  %64 = trunc i64 %9 to i16
  %65 = getelementptr inbounds i8 addrspace(1)* %7, i64 68
  %66 = bitcast i8 addrspace(1)* %65 to i16 addrspace(1)*
  store i16 %64, i16 addrspace(1)* %66, align 2
  %67 = trunc i64 %10 to i16
  %68 = getelementptr inbounds i8 addrspace(1)* %7, i64 70
  %69 = bitcast i8 addrspace(1)* %68 to i16 addrspace(1)*
  store i16 %67, i16 addrspace(1)* %69, align 2
  %70 = trunc i64 %11 to i16
  %71 = getelementptr inbounds i8 addrspace(1)* %7, i64 72
  %72 = bitcast i8 addrspace(1)* %71 to i16 addrspace(1)*
  store i16 %70, i16 addrspace(1)* %72, align 2
  %73 = trunc i64 %34 to i32
  %74 = getelementptr inbounds i8 addrspace(1)* %7, i64 76
  %75 = bitcast i8 addrspace(1)* %74 to i32 addrspace(1)*
  store i32 %73, i32 addrspace(1)* %75, align 4
  %76 = trunc i64 %33 to i32
  %77 = getelementptr inbounds i8 addrspace(1)* %7, i64 80
  %78 = bitcast i8 addrspace(1)* %77 to i32 addrspace(1)*
  store i32 %76, i32 addrspace(1)* %78, align 4
  %79 = trunc i64 %32 to i32
  %80 = getelementptr inbounds i8 addrspace(1)* %7, i64 84
  %81 = bitcast i8 addrspace(1)* %80 to i32 addrspace(1)*
  store i32 %79, i32 addrspace(1)* %81, align 4
  %82 = getelementptr inbounds %17 addrspace(1)* %44, i64 0, i32 11
  %83 = load i32 addrspace(1)* %82, align 4
  %84 = getelementptr inbounds i8 addrspace(1)* %7, i64 88
  %85 = bitcast i8 addrspace(1)* %84 to i32 addrspace(1)*
  store i32 %83, i32 addrspace(1)* %85, align 4
  %86 = getelementptr inbounds i8 addrspace(1)* %7, i64 92
  %87 = bitcast i8 addrspace(1)* %86 to i32 addrspace(1)*
  %88 = ptrtoint %17 addrspace(1)* %44 to i64
  %89 = getelementptr inbounds i8 addrspace(1)* %7, i64 96
  %90 = bitcast i8 addrspace(1)* %89 to i64 addrspace(1)*
  store i64 %88, i64 addrspace(1)* %90, align 8
  %91 = getelementptr inbounds i8 addrspace(1)* %7, i64 120
  %92 = bitcast i8 addrspace(1)* %91 to i64 addrspace(1)*
  store i64 0, i64 addrspace(1)* %92, align 8
  %93 = getelementptr inbounds i8 addrspace(1)* %7, i64 104
  %94 = bitcast i8 addrspace(1)* %93 to i64 addrspace(1)*
  %95 = load i64 addrspace(1)* %94, align 8
  %96 = inttoptr i64 %95 to i64 addrspace(1)*
  store i64 %37, i64 addrspace(1)* %96, align 8
  %97 = getelementptr inbounds i64 addrspace(1)* %96, i64 1
  store i64 %36, i64 addrspace(1)* %97, align 8
  %98 = getelementptr inbounds i64 addrspace(1)* %96, i64 2
  store i64 %35, i64 addrspace(1)* %98, align 8
  %99 = tail call spir_func i8 addrspace(1)* @89()
  %100 = ptrtoint i8 addrspace(1)* %99 to i64
  %101 = getelementptr inbounds i64 addrspace(1)* %96, i64 3
  store i64 %100, i64 addrspace(1)* %101, align 8
  %102 = ptrtoint %12 addrspace(1)* %13 to i64
  %103 = getelementptr inbounds i64 addrspace(1)* %96, i64 4
  store i64 %102, i64 addrspace(1)* %103, align 8
  %104 = getelementptr inbounds i64 addrspace(1)* %96, i64 5
  store i64 %15, i64 addrspace(1)* %104, align 8
  store i32 0, i32 addrspace(1)* %87, align 4
  %105 = getelementptr inbounds %15 addrspace(1)* %14, i64 0, i32 3
  %106 = atomicrmw add i32 addrspace(1)* %105, i32 1 acq_rel, !mem.scope !8
  %107 = bitcast i8 addrspace(1)* %7 to i32 addrspace(1)*
  store atomic volatile i32 2, i32 addrspace(1)* %107 release, align 4, !mem.scope !8
  br label %108

; <label>:108                                     ; preds = %31, %22
  %109 = phi i32 [ -1, %22 ], [ 0, %31 ]
  ret i32 %109
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__enqueue_internal_1(%11*, i32, i32, [3 x i64], [3 x i64], [3 x i64], i8 addrspace(1)*, i8 addrspace(1)*, i32, i32) #6 {
  %11 = extractvalue [3 x i64] %5, 0
  %12 = extractvalue [3 x i64] %5, 1
  %13 = extractvalue [3 x i64] %5, 2
  %14 = bitcast %11* %0 to %12*
  %15 = addrspacecast %12* %14 to %12 addrspace(1)*
  %16 = tail call spir_func %15 addrspace(1)* @87()
  %17 = ptrtoint i8 addrspace(1)* %7 to i64
  %18 = trunc i64 %11 to i32
  %19 = trunc i64 %12 to i32
  %20 = tail call spir_func i32 @_Z5mul24jj(i32 %18, i32 %19) #2
  %21 = trunc i64 %13 to i32
  %22 = tail call spir_func i32 @_Z5mul24jj(i32 %20, i32 %21) #2
  %23 = icmp ugt i32 %22, 256
  br i1 %23, label %24, label %33

; <label>:24                                      ; preds = %10
  %25 = getelementptr inbounds %12 addrspace(1)* %15, i64 1
  %26 = ptrtoint %12 addrspace(1)* %25 to i64
  %27 = sub i64 %17, %26
  %28 = lshr exact i64 %27, 7
  %29 = trunc i64 %28 to i32
  %30 = getelementptr inbounds %12 addrspace(1)* %15, i64 0, i32 4
  %31 = load i64 addrspace(1)* %30, align 8
  %32 = inttoptr i64 %31 to i32 addrspace(1)*
  tail call spir_func void @86(i32 addrspace(1)* %32, i32 %29)
  br label %117

; <label>:33                                      ; preds = %10
  %34 = extractvalue [3 x i64] %4, 2
  %35 = extractvalue [3 x i64] %4, 1
  %36 = extractvalue [3 x i64] %4, 0
  %37 = extractvalue [3 x i64] %3, 2
  %38 = extractvalue [3 x i64] %3, 1
  %39 = extractvalue [3 x i64] %3, 0
  %40 = getelementptr inbounds %12 addrspace(1)* %15, i64 0, i32 9
  %41 = load i64 addrspace(1)* %40, align 8
  %42 = inttoptr i64 %41 to %17 addrspace(1)**
  %43 = ptrtoint i8 addrspace(1)* %6 to i64
  %44 = and i64 %43, 4294967295
  %45 = getelementptr inbounds %17 addrspace(1)** %42, i64 %44
  %46 = load %17 addrspace(1)** %45, align 8
  %47 = getelementptr inbounds i8 addrspace(1)* %7, i64 4
  %48 = bitcast i8 addrspace(1)* %47 to i32 addrspace(1)*
  store i32 %1, i32 addrspace(1)* %48, align 4
  %49 = getelementptr inbounds %12 addrspace(1)* %15, i64 0, i32 5
  %50 = atomicrmw add i32 addrspace(1)* %49, i32 1 acq_rel, !mem.scope !9
  %51 = getelementptr inbounds i8 addrspace(1)* %7, i64 8
  %52 = bitcast i8 addrspace(1)* %51 to i32 addrspace(1)*
  store i32 %50, i32 addrspace(1)* %52, align 4
  %53 = getelementptr inbounds i8 addrspace(1)* %7, i64 12
  %54 = bitcast i8 addrspace(1)* %53 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %54, align 4
  %55 = getelementptr inbounds i8 addrspace(1)* %7, i64 16
  %56 = bitcast i8 addrspace(1)* %55 to i64 addrspace(1)*
  store i64 0, i64 addrspace(1)* %56, align 8
  %57 = ptrtoint %15 addrspace(1)* %16 to i64
  %58 = getelementptr inbounds i8 addrspace(1)* %7, i64 24
  %59 = bitcast i8 addrspace(1)* %58 to i64 addrspace(1)*
  store i64 %57, i64 addrspace(1)* %59, align 8
  %60 = getelementptr inbounds i8 addrspace(1)* %7, i64 40
  %61 = bitcast i8 addrspace(1)* %60 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %61, align 4
  %62 = shl i32 %2, 16
  %63 = or i32 %62, 2562
  %64 = getelementptr inbounds i8 addrspace(1)* %7, i64 64
  %65 = bitcast i8 addrspace(1)* %64 to i32 addrspace(1)*
  store i32 %63, i32 addrspace(1)* %65, align 4
  %66 = trunc i64 %11 to i16
  %67 = getelementptr inbounds i8 addrspace(1)* %7, i64 68
  %68 = bitcast i8 addrspace(1)* %67 to i16 addrspace(1)*
  store i16 %66, i16 addrspace(1)* %68, align 2
  %69 = trunc i64 %12 to i16
  %70 = getelementptr inbounds i8 addrspace(1)* %7, i64 70
  %71 = bitcast i8 addrspace(1)* %70 to i16 addrspace(1)*
  store i16 %69, i16 addrspace(1)* %71, align 2
  %72 = trunc i64 %13 to i16
  %73 = getelementptr inbounds i8 addrspace(1)* %7, i64 72
  %74 = bitcast i8 addrspace(1)* %73 to i16 addrspace(1)*
  store i16 %72, i16 addrspace(1)* %74, align 2
  %75 = trunc i64 %36 to i32
  %76 = getelementptr inbounds i8 addrspace(1)* %7, i64 76
  %77 = bitcast i8 addrspace(1)* %76 to i32 addrspace(1)*
  store i32 %75, i32 addrspace(1)* %77, align 4
  %78 = trunc i64 %35 to i32
  %79 = getelementptr inbounds i8 addrspace(1)* %7, i64 80
  %80 = bitcast i8 addrspace(1)* %79 to i32 addrspace(1)*
  store i32 %78, i32 addrspace(1)* %80, align 4
  %81 = trunc i64 %34 to i32
  %82 = getelementptr inbounds i8 addrspace(1)* %7, i64 84
  %83 = bitcast i8 addrspace(1)* %82 to i32 addrspace(1)*
  store i32 %81, i32 addrspace(1)* %83, align 4
  %84 = getelementptr inbounds %17 addrspace(1)* %46, i64 0, i32 11
  %85 = load i32 addrspace(1)* %84, align 4
  %86 = getelementptr inbounds i8 addrspace(1)* %7, i64 88
  %87 = bitcast i8 addrspace(1)* %86 to i32 addrspace(1)*
  store i32 %85, i32 addrspace(1)* %87, align 4
  %88 = getelementptr inbounds i8 addrspace(1)* %7, i64 92
  %89 = bitcast i8 addrspace(1)* %88 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %89, align 4
  %90 = ptrtoint %17 addrspace(1)* %46 to i64
  %91 = getelementptr inbounds i8 addrspace(1)* %7, i64 96
  %92 = bitcast i8 addrspace(1)* %91 to i64 addrspace(1)*
  store i64 %90, i64 addrspace(1)* %92, align 8
  %93 = getelementptr inbounds i8 addrspace(1)* %7, i64 120
  %94 = bitcast i8 addrspace(1)* %93 to i64 addrspace(1)*
  store i64 0, i64 addrspace(1)* %94, align 8
  %95 = getelementptr inbounds i8 addrspace(1)* %7, i64 104
  %96 = bitcast i8 addrspace(1)* %95 to i64 addrspace(1)*
  %97 = load i64 addrspace(1)* %96, align 8
  %98 = inttoptr i64 %97 to i64 addrspace(1)*
  store i64 %39, i64 addrspace(1)* %98, align 8
  %99 = getelementptr inbounds i64 addrspace(1)* %98, i64 1
  store i64 %38, i64 addrspace(1)* %99, align 8
  %100 = getelementptr inbounds i64 addrspace(1)* %98, i64 2
  store i64 %37, i64 addrspace(1)* %100, align 8
  %101 = tail call spir_func i8 addrspace(1)* @89()
  %102 = ptrtoint i8 addrspace(1)* %101 to i64
  %103 = getelementptr inbounds i64 addrspace(1)* %98, i64 3
  store i64 %102, i64 addrspace(1)* %103, align 8
  %104 = ptrtoint %12 addrspace(1)* %15 to i64
  %105 = getelementptr inbounds i64 addrspace(1)* %98, i64 4
  store i64 %104, i64 addrspace(1)* %105, align 8
  %106 = getelementptr inbounds i64 addrspace(1)* %98, i64 5
  store i64 %17, i64 addrspace(1)* %106, align 8
  %107 = getelementptr inbounds %17 addrspace(1)* %46, i64 0, i32 12
  %108 = load i32 addrspace(1)* %107, align 4
  %109 = tail call spir_func i32 @90(i32 %108, i32 %9)
  %110 = zext i32 %109 to i64
  %111 = getelementptr inbounds i64 addrspace(1)* %98, i64 6
  store i64 %110, i64 addrspace(1)* %111, align 8
  %112 = sub i32 %8, %108
  %113 = add i32 %112, %109
  store i32 %113, i32 addrspace(1)* %89, align 4
  %114 = getelementptr inbounds %15 addrspace(1)* %16, i64 0, i32 3
  %115 = atomicrmw add i32 addrspace(1)* %114, i32 1 acq_rel, !mem.scope !9
  %116 = bitcast i8 addrspace(1)* %7 to i32 addrspace(1)*
  store atomic volatile i32 2, i32 addrspace(1)* %116 release, align 4, !mem.scope !9
  br label %117

; <label>:117                                     ; preds = %33, %24
  %118 = phi i32 [ -1, %24 ], [ 0, %33 ]
  ret i32 %118
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__enqueue_internal_2(%11*, i32, i32, [3 x i64], [3 x i64], [3 x i64], i8 addrspace(1)*, i8 addrspace(1)*, i32, i32, i32, i32) #6 {
  %13 = extractvalue [3 x i64] %5, 0
  %14 = extractvalue [3 x i64] %5, 1
  %15 = extractvalue [3 x i64] %5, 2
  %16 = bitcast %11* %0 to %12*
  %17 = addrspacecast %12* %16 to %12 addrspace(1)*
  %18 = tail call spir_func %15 addrspace(1)* @87()
  %19 = ptrtoint i8 addrspace(1)* %7 to i64
  %20 = trunc i64 %13 to i32
  %21 = trunc i64 %14 to i32
  %22 = tail call spir_func i32 @_Z5mul24jj(i32 %20, i32 %21) #2
  %23 = trunc i64 %15 to i32
  %24 = tail call spir_func i32 @_Z5mul24jj(i32 %22, i32 %23) #2
  %25 = icmp ugt i32 %24, 256
  br i1 %25, label %26, label %35

; <label>:26                                      ; preds = %12
  %27 = getelementptr inbounds %12 addrspace(1)* %17, i64 1
  %28 = ptrtoint %12 addrspace(1)* %27 to i64
  %29 = sub i64 %19, %28
  %30 = lshr exact i64 %29, 7
  %31 = trunc i64 %30 to i32
  %32 = getelementptr inbounds %12 addrspace(1)* %17, i64 0, i32 4
  %33 = load i64 addrspace(1)* %32, align 8
  %34 = inttoptr i64 %33 to i32 addrspace(1)*
  tail call spir_func void @86(i32 addrspace(1)* %34, i32 %31)
  br label %123

; <label>:35                                      ; preds = %12
  %36 = extractvalue [3 x i64] %4, 2
  %37 = extractvalue [3 x i64] %4, 1
  %38 = extractvalue [3 x i64] %4, 0
  %39 = extractvalue [3 x i64] %3, 2
  %40 = extractvalue [3 x i64] %3, 1
  %41 = extractvalue [3 x i64] %3, 0
  %42 = getelementptr inbounds %12 addrspace(1)* %17, i64 0, i32 9
  %43 = load i64 addrspace(1)* %42, align 8
  %44 = inttoptr i64 %43 to %17 addrspace(1)**
  %45 = ptrtoint i8 addrspace(1)* %6 to i64
  %46 = and i64 %45, 4294967295
  %47 = getelementptr inbounds %17 addrspace(1)** %44, i64 %46
  %48 = load %17 addrspace(1)** %47, align 8
  %49 = getelementptr inbounds i8 addrspace(1)* %7, i64 4
  %50 = bitcast i8 addrspace(1)* %49 to i32 addrspace(1)*
  store i32 %1, i32 addrspace(1)* %50, align 4
  %51 = getelementptr inbounds %12 addrspace(1)* %17, i64 0, i32 5
  %52 = atomicrmw add i32 addrspace(1)* %51, i32 1 acq_rel, !mem.scope !10
  %53 = getelementptr inbounds i8 addrspace(1)* %7, i64 8
  %54 = bitcast i8 addrspace(1)* %53 to i32 addrspace(1)*
  store i32 %52, i32 addrspace(1)* %54, align 4
  %55 = getelementptr inbounds i8 addrspace(1)* %7, i64 12
  %56 = bitcast i8 addrspace(1)* %55 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %56, align 4
  %57 = getelementptr inbounds i8 addrspace(1)* %7, i64 16
  %58 = bitcast i8 addrspace(1)* %57 to i64 addrspace(1)*
  store i64 0, i64 addrspace(1)* %58, align 8
  %59 = ptrtoint %15 addrspace(1)* %18 to i64
  %60 = getelementptr inbounds i8 addrspace(1)* %7, i64 24
  %61 = bitcast i8 addrspace(1)* %60 to i64 addrspace(1)*
  store i64 %59, i64 addrspace(1)* %61, align 8
  %62 = getelementptr inbounds i8 addrspace(1)* %7, i64 40
  %63 = bitcast i8 addrspace(1)* %62 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %63, align 4
  %64 = shl i32 %2, 16
  %65 = or i32 %64, 2562
  %66 = getelementptr inbounds i8 addrspace(1)* %7, i64 64
  %67 = bitcast i8 addrspace(1)* %66 to i32 addrspace(1)*
  store i32 %65, i32 addrspace(1)* %67, align 4
  %68 = trunc i64 %13 to i16
  %69 = getelementptr inbounds i8 addrspace(1)* %7, i64 68
  %70 = bitcast i8 addrspace(1)* %69 to i16 addrspace(1)*
  store i16 %68, i16 addrspace(1)* %70, align 2
  %71 = trunc i64 %14 to i16
  %72 = getelementptr inbounds i8 addrspace(1)* %7, i64 70
  %73 = bitcast i8 addrspace(1)* %72 to i16 addrspace(1)*
  store i16 %71, i16 addrspace(1)* %73, align 2
  %74 = trunc i64 %15 to i16
  %75 = getelementptr inbounds i8 addrspace(1)* %7, i64 72
  %76 = bitcast i8 addrspace(1)* %75 to i16 addrspace(1)*
  store i16 %74, i16 addrspace(1)* %76, align 2
  %77 = trunc i64 %38 to i32
  %78 = getelementptr inbounds i8 addrspace(1)* %7, i64 76
  %79 = bitcast i8 addrspace(1)* %78 to i32 addrspace(1)*
  store i32 %77, i32 addrspace(1)* %79, align 4
  %80 = trunc i64 %37 to i32
  %81 = getelementptr inbounds i8 addrspace(1)* %7, i64 80
  %82 = bitcast i8 addrspace(1)* %81 to i32 addrspace(1)*
  store i32 %80, i32 addrspace(1)* %82, align 4
  %83 = trunc i64 %36 to i32
  %84 = getelementptr inbounds i8 addrspace(1)* %7, i64 84
  %85 = bitcast i8 addrspace(1)* %84 to i32 addrspace(1)*
  store i32 %83, i32 addrspace(1)* %85, align 4
  %86 = getelementptr inbounds %17 addrspace(1)* %48, i64 0, i32 11
  %87 = load i32 addrspace(1)* %86, align 4
  %88 = getelementptr inbounds i8 addrspace(1)* %7, i64 88
  %89 = bitcast i8 addrspace(1)* %88 to i32 addrspace(1)*
  store i32 %87, i32 addrspace(1)* %89, align 4
  %90 = getelementptr inbounds i8 addrspace(1)* %7, i64 92
  %91 = bitcast i8 addrspace(1)* %90 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %91, align 4
  %92 = ptrtoint %17 addrspace(1)* %48 to i64
  %93 = getelementptr inbounds i8 addrspace(1)* %7, i64 96
  %94 = bitcast i8 addrspace(1)* %93 to i64 addrspace(1)*
  store i64 %92, i64 addrspace(1)* %94, align 8
  %95 = getelementptr inbounds i8 addrspace(1)* %7, i64 120
  %96 = bitcast i8 addrspace(1)* %95 to i64 addrspace(1)*
  store i64 0, i64 addrspace(1)* %96, align 8
  %97 = getelementptr inbounds i8 addrspace(1)* %7, i64 104
  %98 = bitcast i8 addrspace(1)* %97 to i64 addrspace(1)*
  %99 = load i64 addrspace(1)* %98, align 8
  %100 = inttoptr i64 %99 to i64 addrspace(1)*
  store i64 %41, i64 addrspace(1)* %100, align 8
  %101 = getelementptr inbounds i64 addrspace(1)* %100, i64 1
  store i64 %40, i64 addrspace(1)* %101, align 8
  %102 = getelementptr inbounds i64 addrspace(1)* %100, i64 2
  store i64 %39, i64 addrspace(1)* %102, align 8
  %103 = tail call spir_func i8 addrspace(1)* @89()
  %104 = ptrtoint i8 addrspace(1)* %103 to i64
  %105 = getelementptr inbounds i64 addrspace(1)* %100, i64 3
  store i64 %104, i64 addrspace(1)* %105, align 8
  %106 = ptrtoint %12 addrspace(1)* %17 to i64
  %107 = getelementptr inbounds i64 addrspace(1)* %100, i64 4
  store i64 %106, i64 addrspace(1)* %107, align 8
  %108 = getelementptr inbounds i64 addrspace(1)* %100, i64 5
  store i64 %19, i64 addrspace(1)* %108, align 8
  %109 = getelementptr inbounds %17 addrspace(1)* %48, i64 0, i32 12
  %110 = load i32 addrspace(1)* %109, align 4
  %111 = tail call spir_func i32 @90(i32 %110, i32 %9)
  %112 = zext i32 %111 to i64
  %113 = getelementptr inbounds i64 addrspace(1)* %100, i64 6
  store i64 %112, i64 addrspace(1)* %113, align 8
  %114 = add i32 %111, %8
  %115 = tail call spir_func i32 @90(i32 %114, i32 %11)
  %116 = zext i32 %115 to i64
  %117 = getelementptr inbounds i64 addrspace(1)* %100, i64 7
  store i64 %116, i64 addrspace(1)* %117, align 8
  %118 = sub i32 %10, %110
  %119 = add i32 %118, %115
  store i32 %119, i32 addrspace(1)* %91, align 4
  %120 = getelementptr inbounds %15 addrspace(1)* %18, i64 0, i32 3
  %121 = atomicrmw add i32 addrspace(1)* %120, i32 1 acq_rel, !mem.scope !10
  %122 = bitcast i8 addrspace(1)* %7 to i32 addrspace(1)*
  store atomic volatile i32 2, i32 addrspace(1)* %122 release, align 4, !mem.scope !10
  br label %123

; <label>:123                                     ; preds = %35, %26
  %124 = phi i32 [ -1, %26 ], [ 0, %35 ]
  ret i32 %124
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__enqueue_internal_3(%11*, i32, i32, [3 x i64], [3 x i64], [3 x i64], i8 addrspace(1)*, i8 addrspace(1)*, i32, i32, i32, i32, i32, i32) #6 {
  %15 = extractvalue [3 x i64] %5, 0
  %16 = extractvalue [3 x i64] %5, 1
  %17 = extractvalue [3 x i64] %5, 2
  %18 = bitcast %11* %0 to %12*
  %19 = addrspacecast %12* %18 to %12 addrspace(1)*
  %20 = tail call spir_func %15 addrspace(1)* @87()
  %21 = ptrtoint i8 addrspace(1)* %7 to i64
  %22 = trunc i64 %15 to i32
  %23 = trunc i64 %16 to i32
  %24 = tail call spir_func i32 @_Z5mul24jj(i32 %22, i32 %23) #2
  %25 = trunc i64 %17 to i32
  %26 = tail call spir_func i32 @_Z5mul24jj(i32 %24, i32 %25) #2
  %27 = icmp ugt i32 %26, 256
  br i1 %27, label %28, label %37

; <label>:28                                      ; preds = %14
  %29 = getelementptr inbounds %12 addrspace(1)* %19, i64 1
  %30 = ptrtoint %12 addrspace(1)* %29 to i64
  %31 = sub i64 %21, %30
  %32 = lshr exact i64 %31, 7
  %33 = trunc i64 %32 to i32
  %34 = getelementptr inbounds %12 addrspace(1)* %19, i64 0, i32 4
  %35 = load i64 addrspace(1)* %34, align 8
  %36 = inttoptr i64 %35 to i32 addrspace(1)*
  tail call spir_func void @86(i32 addrspace(1)* %36, i32 %33)
  br label %129

; <label>:37                                      ; preds = %14
  %38 = extractvalue [3 x i64] %4, 2
  %39 = extractvalue [3 x i64] %4, 1
  %40 = extractvalue [3 x i64] %4, 0
  %41 = extractvalue [3 x i64] %3, 2
  %42 = extractvalue [3 x i64] %3, 1
  %43 = extractvalue [3 x i64] %3, 0
  %44 = getelementptr inbounds %12 addrspace(1)* %19, i64 0, i32 9
  %45 = load i64 addrspace(1)* %44, align 8
  %46 = inttoptr i64 %45 to %17 addrspace(1)**
  %47 = ptrtoint i8 addrspace(1)* %6 to i64
  %48 = and i64 %47, 4294967295
  %49 = getelementptr inbounds %17 addrspace(1)** %46, i64 %48
  %50 = load %17 addrspace(1)** %49, align 8
  %51 = getelementptr inbounds i8 addrspace(1)* %7, i64 4
  %52 = bitcast i8 addrspace(1)* %51 to i32 addrspace(1)*
  store i32 %1, i32 addrspace(1)* %52, align 4
  %53 = getelementptr inbounds %12 addrspace(1)* %19, i64 0, i32 5
  %54 = atomicrmw add i32 addrspace(1)* %53, i32 1 acq_rel, !mem.scope !11
  %55 = getelementptr inbounds i8 addrspace(1)* %7, i64 8
  %56 = bitcast i8 addrspace(1)* %55 to i32 addrspace(1)*
  store i32 %54, i32 addrspace(1)* %56, align 4
  %57 = getelementptr inbounds i8 addrspace(1)* %7, i64 12
  %58 = bitcast i8 addrspace(1)* %57 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %58, align 4
  %59 = getelementptr inbounds i8 addrspace(1)* %7, i64 16
  %60 = bitcast i8 addrspace(1)* %59 to i64 addrspace(1)*
  store i64 0, i64 addrspace(1)* %60, align 8
  %61 = ptrtoint %15 addrspace(1)* %20 to i64
  %62 = getelementptr inbounds i8 addrspace(1)* %7, i64 24
  %63 = bitcast i8 addrspace(1)* %62 to i64 addrspace(1)*
  store i64 %61, i64 addrspace(1)* %63, align 8
  %64 = getelementptr inbounds i8 addrspace(1)* %7, i64 40
  %65 = bitcast i8 addrspace(1)* %64 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %65, align 4
  %66 = shl i32 %2, 16
  %67 = or i32 %66, 2562
  %68 = getelementptr inbounds i8 addrspace(1)* %7, i64 64
  %69 = bitcast i8 addrspace(1)* %68 to i32 addrspace(1)*
  store i32 %67, i32 addrspace(1)* %69, align 4
  %70 = trunc i64 %15 to i16
  %71 = getelementptr inbounds i8 addrspace(1)* %7, i64 68
  %72 = bitcast i8 addrspace(1)* %71 to i16 addrspace(1)*
  store i16 %70, i16 addrspace(1)* %72, align 2
  %73 = trunc i64 %16 to i16
  %74 = getelementptr inbounds i8 addrspace(1)* %7, i64 70
  %75 = bitcast i8 addrspace(1)* %74 to i16 addrspace(1)*
  store i16 %73, i16 addrspace(1)* %75, align 2
  %76 = trunc i64 %17 to i16
  %77 = getelementptr inbounds i8 addrspace(1)* %7, i64 72
  %78 = bitcast i8 addrspace(1)* %77 to i16 addrspace(1)*
  store i16 %76, i16 addrspace(1)* %78, align 2
  %79 = trunc i64 %40 to i32
  %80 = getelementptr inbounds i8 addrspace(1)* %7, i64 76
  %81 = bitcast i8 addrspace(1)* %80 to i32 addrspace(1)*
  store i32 %79, i32 addrspace(1)* %81, align 4
  %82 = trunc i64 %39 to i32
  %83 = getelementptr inbounds i8 addrspace(1)* %7, i64 80
  %84 = bitcast i8 addrspace(1)* %83 to i32 addrspace(1)*
  store i32 %82, i32 addrspace(1)* %84, align 4
  %85 = trunc i64 %38 to i32
  %86 = getelementptr inbounds i8 addrspace(1)* %7, i64 84
  %87 = bitcast i8 addrspace(1)* %86 to i32 addrspace(1)*
  store i32 %85, i32 addrspace(1)* %87, align 4
  %88 = getelementptr inbounds %17 addrspace(1)* %50, i64 0, i32 11
  %89 = load i32 addrspace(1)* %88, align 4
  %90 = getelementptr inbounds i8 addrspace(1)* %7, i64 88
  %91 = bitcast i8 addrspace(1)* %90 to i32 addrspace(1)*
  store i32 %89, i32 addrspace(1)* %91, align 4
  %92 = getelementptr inbounds i8 addrspace(1)* %7, i64 92
  %93 = bitcast i8 addrspace(1)* %92 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %93, align 4
  %94 = ptrtoint %17 addrspace(1)* %50 to i64
  %95 = getelementptr inbounds i8 addrspace(1)* %7, i64 96
  %96 = bitcast i8 addrspace(1)* %95 to i64 addrspace(1)*
  store i64 %94, i64 addrspace(1)* %96, align 8
  %97 = getelementptr inbounds i8 addrspace(1)* %7, i64 120
  %98 = bitcast i8 addrspace(1)* %97 to i64 addrspace(1)*
  store i64 0, i64 addrspace(1)* %98, align 8
  %99 = getelementptr inbounds i8 addrspace(1)* %7, i64 104
  %100 = bitcast i8 addrspace(1)* %99 to i64 addrspace(1)*
  %101 = load i64 addrspace(1)* %100, align 8
  %102 = inttoptr i64 %101 to i64 addrspace(1)*
  store i64 %43, i64 addrspace(1)* %102, align 8
  %103 = getelementptr inbounds i64 addrspace(1)* %102, i64 1
  store i64 %42, i64 addrspace(1)* %103, align 8
  %104 = getelementptr inbounds i64 addrspace(1)* %102, i64 2
  store i64 %41, i64 addrspace(1)* %104, align 8
  %105 = tail call spir_func i8 addrspace(1)* @89()
  %106 = ptrtoint i8 addrspace(1)* %105 to i64
  %107 = getelementptr inbounds i64 addrspace(1)* %102, i64 3
  store i64 %106, i64 addrspace(1)* %107, align 8
  %108 = ptrtoint %12 addrspace(1)* %19 to i64
  %109 = getelementptr inbounds i64 addrspace(1)* %102, i64 4
  store i64 %108, i64 addrspace(1)* %109, align 8
  %110 = getelementptr inbounds i64 addrspace(1)* %102, i64 5
  store i64 %21, i64 addrspace(1)* %110, align 8
  %111 = getelementptr inbounds %17 addrspace(1)* %50, i64 0, i32 12
  %112 = load i32 addrspace(1)* %111, align 4
  %113 = tail call spir_func i32 @90(i32 %112, i32 %9)
  %114 = zext i32 %113 to i64
  %115 = getelementptr inbounds i64 addrspace(1)* %102, i64 6
  store i64 %114, i64 addrspace(1)* %115, align 8
  %116 = add i32 %113, %8
  %117 = tail call spir_func i32 @90(i32 %116, i32 %11)
  %118 = zext i32 %117 to i64
  %119 = getelementptr inbounds i64 addrspace(1)* %102, i64 7
  store i64 %118, i64 addrspace(1)* %119, align 8
  %120 = add i32 %117, %10
  %121 = tail call spir_func i32 @90(i32 %120, i32 %13)
  %122 = zext i32 %121 to i64
  %123 = getelementptr inbounds i64 addrspace(1)* %102, i64 8
  store i64 %122, i64 addrspace(1)* %123, align 8
  %124 = sub i32 %12, %112
  %125 = add i32 %124, %121
  store i32 %125, i32 addrspace(1)* %93, align 4
  %126 = getelementptr inbounds %15 addrspace(1)* %20, i64 0, i32 3
  %127 = atomicrmw add i32 addrspace(1)* %126, i32 1 acq_rel, !mem.scope !11
  %128 = bitcast i8 addrspace(1)* %7 to i32 addrspace(1)*
  store atomic volatile i32 2, i32 addrspace(1)* %128 release, align 4, !mem.scope !11
  br label %129

; <label>:129                                     ; preds = %37, %28
  %130 = phi i32 [ -1, %28 ], [ 0, %37 ]
  ret i32 %130
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__enqueue_internal_4(%11*, i32, i32, [3 x i64], [3 x i64], [3 x i64], i8 addrspace(1)*, i8 addrspace(1)*, i32, i32, i32, i32, i32, i32, i32, i32) #6 {
  %17 = extractvalue [3 x i64] %5, 0
  %18 = extractvalue [3 x i64] %5, 1
  %19 = extractvalue [3 x i64] %5, 2
  %20 = bitcast %11* %0 to %12*
  %21 = addrspacecast %12* %20 to %12 addrspace(1)*
  %22 = tail call spir_func %15 addrspace(1)* @87()
  %23 = ptrtoint i8 addrspace(1)* %7 to i64
  %24 = trunc i64 %17 to i32
  %25 = trunc i64 %18 to i32
  %26 = tail call spir_func i32 @_Z5mul24jj(i32 %24, i32 %25) #2
  %27 = trunc i64 %19 to i32
  %28 = tail call spir_func i32 @_Z5mul24jj(i32 %26, i32 %27) #2
  %29 = icmp ugt i32 %28, 256
  br i1 %29, label %30, label %39

; <label>:30                                      ; preds = %16
  %31 = getelementptr inbounds %12 addrspace(1)* %21, i64 1
  %32 = ptrtoint %12 addrspace(1)* %31 to i64
  %33 = sub i64 %23, %32
  %34 = lshr exact i64 %33, 7
  %35 = trunc i64 %34 to i32
  %36 = getelementptr inbounds %12 addrspace(1)* %21, i64 0, i32 4
  %37 = load i64 addrspace(1)* %36, align 8
  %38 = inttoptr i64 %37 to i32 addrspace(1)*
  tail call spir_func void @86(i32 addrspace(1)* %38, i32 %35)
  br label %135

; <label>:39                                      ; preds = %16
  %40 = extractvalue [3 x i64] %4, 2
  %41 = extractvalue [3 x i64] %4, 1
  %42 = extractvalue [3 x i64] %4, 0
  %43 = extractvalue [3 x i64] %3, 2
  %44 = extractvalue [3 x i64] %3, 1
  %45 = extractvalue [3 x i64] %3, 0
  %46 = getelementptr inbounds %12 addrspace(1)* %21, i64 0, i32 9
  %47 = load i64 addrspace(1)* %46, align 8
  %48 = inttoptr i64 %47 to %17 addrspace(1)**
  %49 = ptrtoint i8 addrspace(1)* %6 to i64
  %50 = and i64 %49, 4294967295
  %51 = getelementptr inbounds %17 addrspace(1)** %48, i64 %50
  %52 = load %17 addrspace(1)** %51, align 8
  %53 = getelementptr inbounds i8 addrspace(1)* %7, i64 4
  %54 = bitcast i8 addrspace(1)* %53 to i32 addrspace(1)*
  store i32 %1, i32 addrspace(1)* %54, align 4
  %55 = getelementptr inbounds %12 addrspace(1)* %21, i64 0, i32 5
  %56 = atomicrmw add i32 addrspace(1)* %55, i32 1 acq_rel, !mem.scope !12
  %57 = getelementptr inbounds i8 addrspace(1)* %7, i64 8
  %58 = bitcast i8 addrspace(1)* %57 to i32 addrspace(1)*
  store i32 %56, i32 addrspace(1)* %58, align 4
  %59 = getelementptr inbounds i8 addrspace(1)* %7, i64 12
  %60 = bitcast i8 addrspace(1)* %59 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %60, align 4
  %61 = getelementptr inbounds i8 addrspace(1)* %7, i64 16
  %62 = bitcast i8 addrspace(1)* %61 to i64 addrspace(1)*
  store i64 0, i64 addrspace(1)* %62, align 8
  %63 = ptrtoint %15 addrspace(1)* %22 to i64
  %64 = getelementptr inbounds i8 addrspace(1)* %7, i64 24
  %65 = bitcast i8 addrspace(1)* %64 to i64 addrspace(1)*
  store i64 %63, i64 addrspace(1)* %65, align 8
  %66 = getelementptr inbounds i8 addrspace(1)* %7, i64 40
  %67 = bitcast i8 addrspace(1)* %66 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %67, align 4
  %68 = shl i32 %2, 16
  %69 = or i32 %68, 2562
  %70 = getelementptr inbounds i8 addrspace(1)* %7, i64 64
  %71 = bitcast i8 addrspace(1)* %70 to i32 addrspace(1)*
  store i32 %69, i32 addrspace(1)* %71, align 4
  %72 = trunc i64 %17 to i16
  %73 = getelementptr inbounds i8 addrspace(1)* %7, i64 68
  %74 = bitcast i8 addrspace(1)* %73 to i16 addrspace(1)*
  store i16 %72, i16 addrspace(1)* %74, align 2
  %75 = trunc i64 %18 to i16
  %76 = getelementptr inbounds i8 addrspace(1)* %7, i64 70
  %77 = bitcast i8 addrspace(1)* %76 to i16 addrspace(1)*
  store i16 %75, i16 addrspace(1)* %77, align 2
  %78 = trunc i64 %19 to i16
  %79 = getelementptr inbounds i8 addrspace(1)* %7, i64 72
  %80 = bitcast i8 addrspace(1)* %79 to i16 addrspace(1)*
  store i16 %78, i16 addrspace(1)* %80, align 2
  %81 = trunc i64 %42 to i32
  %82 = getelementptr inbounds i8 addrspace(1)* %7, i64 76
  %83 = bitcast i8 addrspace(1)* %82 to i32 addrspace(1)*
  store i32 %81, i32 addrspace(1)* %83, align 4
  %84 = trunc i64 %41 to i32
  %85 = getelementptr inbounds i8 addrspace(1)* %7, i64 80
  %86 = bitcast i8 addrspace(1)* %85 to i32 addrspace(1)*
  store i32 %84, i32 addrspace(1)* %86, align 4
  %87 = trunc i64 %40 to i32
  %88 = getelementptr inbounds i8 addrspace(1)* %7, i64 84
  %89 = bitcast i8 addrspace(1)* %88 to i32 addrspace(1)*
  store i32 %87, i32 addrspace(1)* %89, align 4
  %90 = getelementptr inbounds %17 addrspace(1)* %52, i64 0, i32 11
  %91 = load i32 addrspace(1)* %90, align 4
  %92 = getelementptr inbounds i8 addrspace(1)* %7, i64 88
  %93 = bitcast i8 addrspace(1)* %92 to i32 addrspace(1)*
  store i32 %91, i32 addrspace(1)* %93, align 4
  %94 = getelementptr inbounds i8 addrspace(1)* %7, i64 92
  %95 = bitcast i8 addrspace(1)* %94 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %95, align 4
  %96 = ptrtoint %17 addrspace(1)* %52 to i64
  %97 = getelementptr inbounds i8 addrspace(1)* %7, i64 96
  %98 = bitcast i8 addrspace(1)* %97 to i64 addrspace(1)*
  store i64 %96, i64 addrspace(1)* %98, align 8
  %99 = getelementptr inbounds i8 addrspace(1)* %7, i64 120
  %100 = bitcast i8 addrspace(1)* %99 to i64 addrspace(1)*
  store i64 0, i64 addrspace(1)* %100, align 8
  %101 = getelementptr inbounds i8 addrspace(1)* %7, i64 104
  %102 = bitcast i8 addrspace(1)* %101 to i64 addrspace(1)*
  %103 = load i64 addrspace(1)* %102, align 8
  %104 = inttoptr i64 %103 to i64 addrspace(1)*
  store i64 %45, i64 addrspace(1)* %104, align 8
  %105 = getelementptr inbounds i64 addrspace(1)* %104, i64 1
  store i64 %44, i64 addrspace(1)* %105, align 8
  %106 = getelementptr inbounds i64 addrspace(1)* %104, i64 2
  store i64 %43, i64 addrspace(1)* %106, align 8
  %107 = tail call spir_func i8 addrspace(1)* @89()
  %108 = ptrtoint i8 addrspace(1)* %107 to i64
  %109 = getelementptr inbounds i64 addrspace(1)* %104, i64 3
  store i64 %108, i64 addrspace(1)* %109, align 8
  %110 = ptrtoint %12 addrspace(1)* %21 to i64
  %111 = getelementptr inbounds i64 addrspace(1)* %104, i64 4
  store i64 %110, i64 addrspace(1)* %111, align 8
  %112 = getelementptr inbounds i64 addrspace(1)* %104, i64 5
  store i64 %23, i64 addrspace(1)* %112, align 8
  %113 = getelementptr inbounds %17 addrspace(1)* %52, i64 0, i32 12
  %114 = load i32 addrspace(1)* %113, align 4
  %115 = tail call spir_func i32 @90(i32 %114, i32 %9)
  %116 = zext i32 %115 to i64
  %117 = getelementptr inbounds i64 addrspace(1)* %104, i64 6
  store i64 %116, i64 addrspace(1)* %117, align 8
  %118 = add i32 %115, %8
  %119 = tail call spir_func i32 @90(i32 %118, i32 %11)
  %120 = zext i32 %119 to i64
  %121 = getelementptr inbounds i64 addrspace(1)* %104, i64 7
  store i64 %120, i64 addrspace(1)* %121, align 8
  %122 = add i32 %119, %10
  %123 = tail call spir_func i32 @90(i32 %122, i32 %13)
  %124 = zext i32 %123 to i64
  %125 = getelementptr inbounds i64 addrspace(1)* %104, i64 8
  store i64 %124, i64 addrspace(1)* %125, align 8
  %126 = add i32 %123, %12
  %127 = tail call spir_func i32 @90(i32 %126, i32 %15)
  %128 = zext i32 %127 to i64
  %129 = getelementptr inbounds i64 addrspace(1)* %104, i64 9
  store i64 %128, i64 addrspace(1)* %129, align 8
  %130 = sub i32 %14, %114
  %131 = add i32 %130, %127
  store i32 %131, i32 addrspace(1)* %95, align 4
  %132 = getelementptr inbounds %15 addrspace(1)* %22, i64 0, i32 3
  %133 = atomicrmw add i32 addrspace(1)* %132, i32 1 acq_rel, !mem.scope !12
  %134 = bitcast i8 addrspace(1)* %7 to i32 addrspace(1)*
  store atomic volatile i32 2, i32 addrspace(1)* %134 release, align 4, !mem.scope !12
  br label %135

; <label>:135                                     ; preds = %39, %30
  %136 = phi i32 [ -1, %30 ], [ 0, %39 ]
  ret i32 %136
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__enqueue_internal_5(%11*, i32, i32, [3 x i64], [3 x i64], [3 x i64], i8 addrspace(1)*, i8 addrspace(1)*, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32) #6 {
  %19 = extractvalue [3 x i64] %5, 0
  %20 = extractvalue [3 x i64] %5, 1
  %21 = extractvalue [3 x i64] %5, 2
  %22 = bitcast %11* %0 to %12*
  %23 = addrspacecast %12* %22 to %12 addrspace(1)*
  %24 = tail call spir_func %15 addrspace(1)* @87()
  %25 = ptrtoint i8 addrspace(1)* %7 to i64
  %26 = trunc i64 %19 to i32
  %27 = trunc i64 %20 to i32
  %28 = tail call spir_func i32 @_Z5mul24jj(i32 %26, i32 %27) #2
  %29 = trunc i64 %21 to i32
  %30 = tail call spir_func i32 @_Z5mul24jj(i32 %28, i32 %29) #2
  %31 = icmp ugt i32 %30, 256
  br i1 %31, label %32, label %41

; <label>:32                                      ; preds = %18
  %33 = getelementptr inbounds %12 addrspace(1)* %23, i64 1
  %34 = ptrtoint %12 addrspace(1)* %33 to i64
  %35 = sub i64 %25, %34
  %36 = lshr exact i64 %35, 7
  %37 = trunc i64 %36 to i32
  %38 = getelementptr inbounds %12 addrspace(1)* %23, i64 0, i32 4
  %39 = load i64 addrspace(1)* %38, align 8
  %40 = inttoptr i64 %39 to i32 addrspace(1)*
  tail call spir_func void @86(i32 addrspace(1)* %40, i32 %37)
  br label %141

; <label>:41                                      ; preds = %18
  %42 = extractvalue [3 x i64] %4, 2
  %43 = extractvalue [3 x i64] %4, 1
  %44 = extractvalue [3 x i64] %4, 0
  %45 = extractvalue [3 x i64] %3, 2
  %46 = extractvalue [3 x i64] %3, 1
  %47 = extractvalue [3 x i64] %3, 0
  %48 = getelementptr inbounds %12 addrspace(1)* %23, i64 0, i32 9
  %49 = load i64 addrspace(1)* %48, align 8
  %50 = inttoptr i64 %49 to %17 addrspace(1)**
  %51 = ptrtoint i8 addrspace(1)* %6 to i64
  %52 = and i64 %51, 4294967295
  %53 = getelementptr inbounds %17 addrspace(1)** %50, i64 %52
  %54 = load %17 addrspace(1)** %53, align 8
  %55 = getelementptr inbounds i8 addrspace(1)* %7, i64 4
  %56 = bitcast i8 addrspace(1)* %55 to i32 addrspace(1)*
  store i32 %1, i32 addrspace(1)* %56, align 4
  %57 = getelementptr inbounds %12 addrspace(1)* %23, i64 0, i32 5
  %58 = atomicrmw add i32 addrspace(1)* %57, i32 1 acq_rel, !mem.scope !13
  %59 = getelementptr inbounds i8 addrspace(1)* %7, i64 8
  %60 = bitcast i8 addrspace(1)* %59 to i32 addrspace(1)*
  store i32 %58, i32 addrspace(1)* %60, align 4
  %61 = getelementptr inbounds i8 addrspace(1)* %7, i64 12
  %62 = bitcast i8 addrspace(1)* %61 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %62, align 4
  %63 = getelementptr inbounds i8 addrspace(1)* %7, i64 16
  %64 = bitcast i8 addrspace(1)* %63 to i64 addrspace(1)*
  store i64 0, i64 addrspace(1)* %64, align 8
  %65 = ptrtoint %15 addrspace(1)* %24 to i64
  %66 = getelementptr inbounds i8 addrspace(1)* %7, i64 24
  %67 = bitcast i8 addrspace(1)* %66 to i64 addrspace(1)*
  store i64 %65, i64 addrspace(1)* %67, align 8
  %68 = getelementptr inbounds i8 addrspace(1)* %7, i64 40
  %69 = bitcast i8 addrspace(1)* %68 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %69, align 4
  %70 = shl i32 %2, 16
  %71 = or i32 %70, 2562
  %72 = getelementptr inbounds i8 addrspace(1)* %7, i64 64
  %73 = bitcast i8 addrspace(1)* %72 to i32 addrspace(1)*
  store i32 %71, i32 addrspace(1)* %73, align 4
  %74 = trunc i64 %19 to i16
  %75 = getelementptr inbounds i8 addrspace(1)* %7, i64 68
  %76 = bitcast i8 addrspace(1)* %75 to i16 addrspace(1)*
  store i16 %74, i16 addrspace(1)* %76, align 2
  %77 = trunc i64 %20 to i16
  %78 = getelementptr inbounds i8 addrspace(1)* %7, i64 70
  %79 = bitcast i8 addrspace(1)* %78 to i16 addrspace(1)*
  store i16 %77, i16 addrspace(1)* %79, align 2
  %80 = trunc i64 %21 to i16
  %81 = getelementptr inbounds i8 addrspace(1)* %7, i64 72
  %82 = bitcast i8 addrspace(1)* %81 to i16 addrspace(1)*
  store i16 %80, i16 addrspace(1)* %82, align 2
  %83 = trunc i64 %44 to i32
  %84 = getelementptr inbounds i8 addrspace(1)* %7, i64 76
  %85 = bitcast i8 addrspace(1)* %84 to i32 addrspace(1)*
  store i32 %83, i32 addrspace(1)* %85, align 4
  %86 = trunc i64 %43 to i32
  %87 = getelementptr inbounds i8 addrspace(1)* %7, i64 80
  %88 = bitcast i8 addrspace(1)* %87 to i32 addrspace(1)*
  store i32 %86, i32 addrspace(1)* %88, align 4
  %89 = trunc i64 %42 to i32
  %90 = getelementptr inbounds i8 addrspace(1)* %7, i64 84
  %91 = bitcast i8 addrspace(1)* %90 to i32 addrspace(1)*
  store i32 %89, i32 addrspace(1)* %91, align 4
  %92 = getelementptr inbounds %17 addrspace(1)* %54, i64 0, i32 11
  %93 = load i32 addrspace(1)* %92, align 4
  %94 = getelementptr inbounds i8 addrspace(1)* %7, i64 88
  %95 = bitcast i8 addrspace(1)* %94 to i32 addrspace(1)*
  store i32 %93, i32 addrspace(1)* %95, align 4
  %96 = getelementptr inbounds i8 addrspace(1)* %7, i64 92
  %97 = bitcast i8 addrspace(1)* %96 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %97, align 4
  %98 = ptrtoint %17 addrspace(1)* %54 to i64
  %99 = getelementptr inbounds i8 addrspace(1)* %7, i64 96
  %100 = bitcast i8 addrspace(1)* %99 to i64 addrspace(1)*
  store i64 %98, i64 addrspace(1)* %100, align 8
  %101 = getelementptr inbounds i8 addrspace(1)* %7, i64 120
  %102 = bitcast i8 addrspace(1)* %101 to i64 addrspace(1)*
  store i64 0, i64 addrspace(1)* %102, align 8
  %103 = getelementptr inbounds i8 addrspace(1)* %7, i64 104
  %104 = bitcast i8 addrspace(1)* %103 to i64 addrspace(1)*
  %105 = load i64 addrspace(1)* %104, align 8
  %106 = inttoptr i64 %105 to i64 addrspace(1)*
  store i64 %47, i64 addrspace(1)* %106, align 8
  %107 = getelementptr inbounds i64 addrspace(1)* %106, i64 1
  store i64 %46, i64 addrspace(1)* %107, align 8
  %108 = getelementptr inbounds i64 addrspace(1)* %106, i64 2
  store i64 %45, i64 addrspace(1)* %108, align 8
  %109 = tail call spir_func i8 addrspace(1)* @89()
  %110 = ptrtoint i8 addrspace(1)* %109 to i64
  %111 = getelementptr inbounds i64 addrspace(1)* %106, i64 3
  store i64 %110, i64 addrspace(1)* %111, align 8
  %112 = ptrtoint %12 addrspace(1)* %23 to i64
  %113 = getelementptr inbounds i64 addrspace(1)* %106, i64 4
  store i64 %112, i64 addrspace(1)* %113, align 8
  %114 = getelementptr inbounds i64 addrspace(1)* %106, i64 5
  store i64 %25, i64 addrspace(1)* %114, align 8
  %115 = getelementptr inbounds %17 addrspace(1)* %54, i64 0, i32 12
  %116 = load i32 addrspace(1)* %115, align 4
  %117 = tail call spir_func i32 @90(i32 %116, i32 %9)
  %118 = zext i32 %117 to i64
  %119 = getelementptr inbounds i64 addrspace(1)* %106, i64 6
  store i64 %118, i64 addrspace(1)* %119, align 8
  %120 = add i32 %117, %8
  %121 = tail call spir_func i32 @90(i32 %120, i32 %11)
  %122 = zext i32 %121 to i64
  %123 = getelementptr inbounds i64 addrspace(1)* %106, i64 7
  store i64 %122, i64 addrspace(1)* %123, align 8
  %124 = add i32 %121, %10
  %125 = tail call spir_func i32 @90(i32 %124, i32 %13)
  %126 = zext i32 %125 to i64
  %127 = getelementptr inbounds i64 addrspace(1)* %106, i64 8
  store i64 %126, i64 addrspace(1)* %127, align 8
  %128 = add i32 %125, %12
  %129 = tail call spir_func i32 @90(i32 %128, i32 %15)
  %130 = zext i32 %129 to i64
  %131 = getelementptr inbounds i64 addrspace(1)* %106, i64 9
  store i64 %130, i64 addrspace(1)* %131, align 8
  %132 = add i32 %129, %14
  %133 = tail call spir_func i32 @90(i32 %132, i32 %17)
  %134 = zext i32 %133 to i64
  %135 = getelementptr inbounds i64 addrspace(1)* %106, i64 10
  store i64 %134, i64 addrspace(1)* %135, align 8
  %136 = sub i32 %16, %116
  %137 = add i32 %136, %133
  store i32 %137, i32 addrspace(1)* %97, align 4
  %138 = getelementptr inbounds %15 addrspace(1)* %24, i64 0, i32 3
  %139 = atomicrmw add i32 addrspace(1)* %138, i32 1 acq_rel, !mem.scope !13
  %140 = bitcast i8 addrspace(1)* %7 to i32 addrspace(1)*
  store atomic volatile i32 2, i32 addrspace(1)* %140 release, align 4, !mem.scope !13
  br label %141

; <label>:141                                     ; preds = %41, %32
  %142 = phi i32 [ -1, %32 ], [ 0, %41 ]
  ret i32 %142
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__enqueue_internal_6(%11*, i32, i32, [3 x i64], [3 x i64], [3 x i64], i8 addrspace(1)*, i8 addrspace(1)*, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32) #6 {
  %21 = extractvalue [3 x i64] %5, 0
  %22 = extractvalue [3 x i64] %5, 1
  %23 = extractvalue [3 x i64] %5, 2
  %24 = bitcast %11* %0 to %12*
  %25 = addrspacecast %12* %24 to %12 addrspace(1)*
  %26 = tail call spir_func %15 addrspace(1)* @87()
  %27 = ptrtoint i8 addrspace(1)* %7 to i64
  %28 = trunc i64 %21 to i32
  %29 = trunc i64 %22 to i32
  %30 = tail call spir_func i32 @_Z5mul24jj(i32 %28, i32 %29) #2
  %31 = trunc i64 %23 to i32
  %32 = tail call spir_func i32 @_Z5mul24jj(i32 %30, i32 %31) #2
  %33 = icmp ugt i32 %32, 256
  br i1 %33, label %34, label %43

; <label>:34                                      ; preds = %20
  %35 = getelementptr inbounds %12 addrspace(1)* %25, i64 1
  %36 = ptrtoint %12 addrspace(1)* %35 to i64
  %37 = sub i64 %27, %36
  %38 = lshr exact i64 %37, 7
  %39 = trunc i64 %38 to i32
  %40 = getelementptr inbounds %12 addrspace(1)* %25, i64 0, i32 4
  %41 = load i64 addrspace(1)* %40, align 8
  %42 = inttoptr i64 %41 to i32 addrspace(1)*
  tail call spir_func void @86(i32 addrspace(1)* %42, i32 %39)
  br label %147

; <label>:43                                      ; preds = %20
  %44 = extractvalue [3 x i64] %4, 2
  %45 = extractvalue [3 x i64] %4, 1
  %46 = extractvalue [3 x i64] %4, 0
  %47 = extractvalue [3 x i64] %3, 2
  %48 = extractvalue [3 x i64] %3, 1
  %49 = extractvalue [3 x i64] %3, 0
  %50 = getelementptr inbounds %12 addrspace(1)* %25, i64 0, i32 9
  %51 = load i64 addrspace(1)* %50, align 8
  %52 = inttoptr i64 %51 to %17 addrspace(1)**
  %53 = ptrtoint i8 addrspace(1)* %6 to i64
  %54 = and i64 %53, 4294967295
  %55 = getelementptr inbounds %17 addrspace(1)** %52, i64 %54
  %56 = load %17 addrspace(1)** %55, align 8
  %57 = getelementptr inbounds i8 addrspace(1)* %7, i64 4
  %58 = bitcast i8 addrspace(1)* %57 to i32 addrspace(1)*
  store i32 %1, i32 addrspace(1)* %58, align 4
  %59 = getelementptr inbounds %12 addrspace(1)* %25, i64 0, i32 5
  %60 = atomicrmw add i32 addrspace(1)* %59, i32 1 acq_rel, !mem.scope !14
  %61 = getelementptr inbounds i8 addrspace(1)* %7, i64 8
  %62 = bitcast i8 addrspace(1)* %61 to i32 addrspace(1)*
  store i32 %60, i32 addrspace(1)* %62, align 4
  %63 = getelementptr inbounds i8 addrspace(1)* %7, i64 12
  %64 = bitcast i8 addrspace(1)* %63 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %64, align 4
  %65 = getelementptr inbounds i8 addrspace(1)* %7, i64 16
  %66 = bitcast i8 addrspace(1)* %65 to i64 addrspace(1)*
  store i64 0, i64 addrspace(1)* %66, align 8
  %67 = ptrtoint %15 addrspace(1)* %26 to i64
  %68 = getelementptr inbounds i8 addrspace(1)* %7, i64 24
  %69 = bitcast i8 addrspace(1)* %68 to i64 addrspace(1)*
  store i64 %67, i64 addrspace(1)* %69, align 8
  %70 = getelementptr inbounds i8 addrspace(1)* %7, i64 40
  %71 = bitcast i8 addrspace(1)* %70 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %71, align 4
  %72 = shl i32 %2, 16
  %73 = or i32 %72, 2562
  %74 = getelementptr inbounds i8 addrspace(1)* %7, i64 64
  %75 = bitcast i8 addrspace(1)* %74 to i32 addrspace(1)*
  store i32 %73, i32 addrspace(1)* %75, align 4
  %76 = trunc i64 %21 to i16
  %77 = getelementptr inbounds i8 addrspace(1)* %7, i64 68
  %78 = bitcast i8 addrspace(1)* %77 to i16 addrspace(1)*
  store i16 %76, i16 addrspace(1)* %78, align 2
  %79 = trunc i64 %22 to i16
  %80 = getelementptr inbounds i8 addrspace(1)* %7, i64 70
  %81 = bitcast i8 addrspace(1)* %80 to i16 addrspace(1)*
  store i16 %79, i16 addrspace(1)* %81, align 2
  %82 = trunc i64 %23 to i16
  %83 = getelementptr inbounds i8 addrspace(1)* %7, i64 72
  %84 = bitcast i8 addrspace(1)* %83 to i16 addrspace(1)*
  store i16 %82, i16 addrspace(1)* %84, align 2
  %85 = trunc i64 %46 to i32
  %86 = getelementptr inbounds i8 addrspace(1)* %7, i64 76
  %87 = bitcast i8 addrspace(1)* %86 to i32 addrspace(1)*
  store i32 %85, i32 addrspace(1)* %87, align 4
  %88 = trunc i64 %45 to i32
  %89 = getelementptr inbounds i8 addrspace(1)* %7, i64 80
  %90 = bitcast i8 addrspace(1)* %89 to i32 addrspace(1)*
  store i32 %88, i32 addrspace(1)* %90, align 4
  %91 = trunc i64 %44 to i32
  %92 = getelementptr inbounds i8 addrspace(1)* %7, i64 84
  %93 = bitcast i8 addrspace(1)* %92 to i32 addrspace(1)*
  store i32 %91, i32 addrspace(1)* %93, align 4
  %94 = getelementptr inbounds %17 addrspace(1)* %56, i64 0, i32 11
  %95 = load i32 addrspace(1)* %94, align 4
  %96 = getelementptr inbounds i8 addrspace(1)* %7, i64 88
  %97 = bitcast i8 addrspace(1)* %96 to i32 addrspace(1)*
  store i32 %95, i32 addrspace(1)* %97, align 4
  %98 = getelementptr inbounds i8 addrspace(1)* %7, i64 92
  %99 = bitcast i8 addrspace(1)* %98 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %99, align 4
  %100 = ptrtoint %17 addrspace(1)* %56 to i64
  %101 = getelementptr inbounds i8 addrspace(1)* %7, i64 96
  %102 = bitcast i8 addrspace(1)* %101 to i64 addrspace(1)*
  store i64 %100, i64 addrspace(1)* %102, align 8
  %103 = getelementptr inbounds i8 addrspace(1)* %7, i64 120
  %104 = bitcast i8 addrspace(1)* %103 to i64 addrspace(1)*
  store i64 0, i64 addrspace(1)* %104, align 8
  %105 = getelementptr inbounds i8 addrspace(1)* %7, i64 104
  %106 = bitcast i8 addrspace(1)* %105 to i64 addrspace(1)*
  %107 = load i64 addrspace(1)* %106, align 8
  %108 = inttoptr i64 %107 to i64 addrspace(1)*
  store i64 %49, i64 addrspace(1)* %108, align 8
  %109 = getelementptr inbounds i64 addrspace(1)* %108, i64 1
  store i64 %48, i64 addrspace(1)* %109, align 8
  %110 = getelementptr inbounds i64 addrspace(1)* %108, i64 2
  store i64 %47, i64 addrspace(1)* %110, align 8
  %111 = tail call spir_func i8 addrspace(1)* @89()
  %112 = ptrtoint i8 addrspace(1)* %111 to i64
  %113 = getelementptr inbounds i64 addrspace(1)* %108, i64 3
  store i64 %112, i64 addrspace(1)* %113, align 8
  %114 = ptrtoint %12 addrspace(1)* %25 to i64
  %115 = getelementptr inbounds i64 addrspace(1)* %108, i64 4
  store i64 %114, i64 addrspace(1)* %115, align 8
  %116 = getelementptr inbounds i64 addrspace(1)* %108, i64 5
  store i64 %27, i64 addrspace(1)* %116, align 8
  %117 = getelementptr inbounds %17 addrspace(1)* %56, i64 0, i32 12
  %118 = load i32 addrspace(1)* %117, align 4
  %119 = tail call spir_func i32 @90(i32 %118, i32 %9)
  %120 = zext i32 %119 to i64
  %121 = getelementptr inbounds i64 addrspace(1)* %108, i64 6
  store i64 %120, i64 addrspace(1)* %121, align 8
  %122 = add i32 %119, %8
  %123 = tail call spir_func i32 @90(i32 %122, i32 %11)
  %124 = zext i32 %123 to i64
  %125 = getelementptr inbounds i64 addrspace(1)* %108, i64 7
  store i64 %124, i64 addrspace(1)* %125, align 8
  %126 = add i32 %123, %10
  %127 = tail call spir_func i32 @90(i32 %126, i32 %13)
  %128 = zext i32 %127 to i64
  %129 = getelementptr inbounds i64 addrspace(1)* %108, i64 8
  store i64 %128, i64 addrspace(1)* %129, align 8
  %130 = add i32 %127, %12
  %131 = tail call spir_func i32 @90(i32 %130, i32 %15)
  %132 = zext i32 %131 to i64
  %133 = getelementptr inbounds i64 addrspace(1)* %108, i64 9
  store i64 %132, i64 addrspace(1)* %133, align 8
  %134 = add i32 %131, %14
  %135 = tail call spir_func i32 @90(i32 %134, i32 %17)
  %136 = zext i32 %135 to i64
  %137 = getelementptr inbounds i64 addrspace(1)* %108, i64 10
  store i64 %136, i64 addrspace(1)* %137, align 8
  %138 = add i32 %135, %16
  %139 = tail call spir_func i32 @90(i32 %138, i32 %19)
  %140 = zext i32 %139 to i64
  %141 = getelementptr inbounds i64 addrspace(1)* %108, i64 11
  store i64 %140, i64 addrspace(1)* %141, align 8
  %142 = sub i32 %18, %118
  %143 = add i32 %142, %139
  store i32 %143, i32 addrspace(1)* %99, align 4
  %144 = getelementptr inbounds %15 addrspace(1)* %26, i64 0, i32 3
  %145 = atomicrmw add i32 addrspace(1)* %144, i32 1 acq_rel, !mem.scope !14
  %146 = bitcast i8 addrspace(1)* %7 to i32 addrspace(1)*
  store atomic volatile i32 2, i32 addrspace(1)* %146 release, align 4, !mem.scope !14
  br label %147

; <label>:147                                     ; preds = %43, %34
  %148 = phi i32 [ -1, %34 ], [ 0, %43 ]
  ret i32 %148
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__enqueue_internal_7(%11*, i32, i32, [3 x i64], [3 x i64], [3 x i64], i8 addrspace(1)*, i8 addrspace(1)*, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32) #6 {
  %23 = extractvalue [3 x i64] %5, 0
  %24 = extractvalue [3 x i64] %5, 1
  %25 = extractvalue [3 x i64] %5, 2
  %26 = bitcast %11* %0 to %12*
  %27 = addrspacecast %12* %26 to %12 addrspace(1)*
  %28 = tail call spir_func %15 addrspace(1)* @87()
  %29 = ptrtoint i8 addrspace(1)* %7 to i64
  %30 = trunc i64 %23 to i32
  %31 = trunc i64 %24 to i32
  %32 = tail call spir_func i32 @_Z5mul24jj(i32 %30, i32 %31) #2
  %33 = trunc i64 %25 to i32
  %34 = tail call spir_func i32 @_Z5mul24jj(i32 %32, i32 %33) #2
  %35 = icmp ugt i32 %34, 256
  br i1 %35, label %36, label %45

; <label>:36                                      ; preds = %22
  %37 = getelementptr inbounds %12 addrspace(1)* %27, i64 1
  %38 = ptrtoint %12 addrspace(1)* %37 to i64
  %39 = sub i64 %29, %38
  %40 = lshr exact i64 %39, 7
  %41 = trunc i64 %40 to i32
  %42 = getelementptr inbounds %12 addrspace(1)* %27, i64 0, i32 4
  %43 = load i64 addrspace(1)* %42, align 8
  %44 = inttoptr i64 %43 to i32 addrspace(1)*
  tail call spir_func void @86(i32 addrspace(1)* %44, i32 %41)
  br label %153

; <label>:45                                      ; preds = %22
  %46 = extractvalue [3 x i64] %4, 2
  %47 = extractvalue [3 x i64] %4, 1
  %48 = extractvalue [3 x i64] %4, 0
  %49 = extractvalue [3 x i64] %3, 2
  %50 = extractvalue [3 x i64] %3, 1
  %51 = extractvalue [3 x i64] %3, 0
  %52 = getelementptr inbounds %12 addrspace(1)* %27, i64 0, i32 9
  %53 = load i64 addrspace(1)* %52, align 8
  %54 = inttoptr i64 %53 to %17 addrspace(1)**
  %55 = ptrtoint i8 addrspace(1)* %6 to i64
  %56 = and i64 %55, 4294967295
  %57 = getelementptr inbounds %17 addrspace(1)** %54, i64 %56
  %58 = load %17 addrspace(1)** %57, align 8
  %59 = getelementptr inbounds i8 addrspace(1)* %7, i64 4
  %60 = bitcast i8 addrspace(1)* %59 to i32 addrspace(1)*
  store i32 %1, i32 addrspace(1)* %60, align 4
  %61 = getelementptr inbounds %12 addrspace(1)* %27, i64 0, i32 5
  %62 = atomicrmw add i32 addrspace(1)* %61, i32 1 acq_rel, !mem.scope !15
  %63 = getelementptr inbounds i8 addrspace(1)* %7, i64 8
  %64 = bitcast i8 addrspace(1)* %63 to i32 addrspace(1)*
  store i32 %62, i32 addrspace(1)* %64, align 4
  %65 = getelementptr inbounds i8 addrspace(1)* %7, i64 12
  %66 = bitcast i8 addrspace(1)* %65 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %66, align 4
  %67 = getelementptr inbounds i8 addrspace(1)* %7, i64 16
  %68 = bitcast i8 addrspace(1)* %67 to i64 addrspace(1)*
  store i64 0, i64 addrspace(1)* %68, align 8
  %69 = ptrtoint %15 addrspace(1)* %28 to i64
  %70 = getelementptr inbounds i8 addrspace(1)* %7, i64 24
  %71 = bitcast i8 addrspace(1)* %70 to i64 addrspace(1)*
  store i64 %69, i64 addrspace(1)* %71, align 8
  %72 = getelementptr inbounds i8 addrspace(1)* %7, i64 40
  %73 = bitcast i8 addrspace(1)* %72 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %73, align 4
  %74 = shl i32 %2, 16
  %75 = or i32 %74, 2562
  %76 = getelementptr inbounds i8 addrspace(1)* %7, i64 64
  %77 = bitcast i8 addrspace(1)* %76 to i32 addrspace(1)*
  store i32 %75, i32 addrspace(1)* %77, align 4
  %78 = trunc i64 %23 to i16
  %79 = getelementptr inbounds i8 addrspace(1)* %7, i64 68
  %80 = bitcast i8 addrspace(1)* %79 to i16 addrspace(1)*
  store i16 %78, i16 addrspace(1)* %80, align 2
  %81 = trunc i64 %24 to i16
  %82 = getelementptr inbounds i8 addrspace(1)* %7, i64 70
  %83 = bitcast i8 addrspace(1)* %82 to i16 addrspace(1)*
  store i16 %81, i16 addrspace(1)* %83, align 2
  %84 = trunc i64 %25 to i16
  %85 = getelementptr inbounds i8 addrspace(1)* %7, i64 72
  %86 = bitcast i8 addrspace(1)* %85 to i16 addrspace(1)*
  store i16 %84, i16 addrspace(1)* %86, align 2
  %87 = trunc i64 %48 to i32
  %88 = getelementptr inbounds i8 addrspace(1)* %7, i64 76
  %89 = bitcast i8 addrspace(1)* %88 to i32 addrspace(1)*
  store i32 %87, i32 addrspace(1)* %89, align 4
  %90 = trunc i64 %47 to i32
  %91 = getelementptr inbounds i8 addrspace(1)* %7, i64 80
  %92 = bitcast i8 addrspace(1)* %91 to i32 addrspace(1)*
  store i32 %90, i32 addrspace(1)* %92, align 4
  %93 = trunc i64 %46 to i32
  %94 = getelementptr inbounds i8 addrspace(1)* %7, i64 84
  %95 = bitcast i8 addrspace(1)* %94 to i32 addrspace(1)*
  store i32 %93, i32 addrspace(1)* %95, align 4
  %96 = getelementptr inbounds %17 addrspace(1)* %58, i64 0, i32 11
  %97 = load i32 addrspace(1)* %96, align 4
  %98 = getelementptr inbounds i8 addrspace(1)* %7, i64 88
  %99 = bitcast i8 addrspace(1)* %98 to i32 addrspace(1)*
  store i32 %97, i32 addrspace(1)* %99, align 4
  %100 = getelementptr inbounds i8 addrspace(1)* %7, i64 92
  %101 = bitcast i8 addrspace(1)* %100 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %101, align 4
  %102 = ptrtoint %17 addrspace(1)* %58 to i64
  %103 = getelementptr inbounds i8 addrspace(1)* %7, i64 96
  %104 = bitcast i8 addrspace(1)* %103 to i64 addrspace(1)*
  store i64 %102, i64 addrspace(1)* %104, align 8
  %105 = getelementptr inbounds i8 addrspace(1)* %7, i64 120
  %106 = bitcast i8 addrspace(1)* %105 to i64 addrspace(1)*
  store i64 0, i64 addrspace(1)* %106, align 8
  %107 = getelementptr inbounds i8 addrspace(1)* %7, i64 104
  %108 = bitcast i8 addrspace(1)* %107 to i64 addrspace(1)*
  %109 = load i64 addrspace(1)* %108, align 8
  %110 = inttoptr i64 %109 to i64 addrspace(1)*
  store i64 %51, i64 addrspace(1)* %110, align 8
  %111 = getelementptr inbounds i64 addrspace(1)* %110, i64 1
  store i64 %50, i64 addrspace(1)* %111, align 8
  %112 = getelementptr inbounds i64 addrspace(1)* %110, i64 2
  store i64 %49, i64 addrspace(1)* %112, align 8
  %113 = tail call spir_func i8 addrspace(1)* @89()
  %114 = ptrtoint i8 addrspace(1)* %113 to i64
  %115 = getelementptr inbounds i64 addrspace(1)* %110, i64 3
  store i64 %114, i64 addrspace(1)* %115, align 8
  %116 = ptrtoint %12 addrspace(1)* %27 to i64
  %117 = getelementptr inbounds i64 addrspace(1)* %110, i64 4
  store i64 %116, i64 addrspace(1)* %117, align 8
  %118 = getelementptr inbounds i64 addrspace(1)* %110, i64 5
  store i64 %29, i64 addrspace(1)* %118, align 8
  %119 = getelementptr inbounds %17 addrspace(1)* %58, i64 0, i32 12
  %120 = load i32 addrspace(1)* %119, align 4
  %121 = tail call spir_func i32 @90(i32 %120, i32 %9)
  %122 = zext i32 %121 to i64
  %123 = getelementptr inbounds i64 addrspace(1)* %110, i64 6
  store i64 %122, i64 addrspace(1)* %123, align 8
  %124 = add i32 %121, %8
  %125 = tail call spir_func i32 @90(i32 %124, i32 %11)
  %126 = zext i32 %125 to i64
  %127 = getelementptr inbounds i64 addrspace(1)* %110, i64 7
  store i64 %126, i64 addrspace(1)* %127, align 8
  %128 = add i32 %125, %10
  %129 = tail call spir_func i32 @90(i32 %128, i32 %13)
  %130 = zext i32 %129 to i64
  %131 = getelementptr inbounds i64 addrspace(1)* %110, i64 8
  store i64 %130, i64 addrspace(1)* %131, align 8
  %132 = add i32 %129, %12
  %133 = tail call spir_func i32 @90(i32 %132, i32 %15)
  %134 = zext i32 %133 to i64
  %135 = getelementptr inbounds i64 addrspace(1)* %110, i64 9
  store i64 %134, i64 addrspace(1)* %135, align 8
  %136 = add i32 %133, %14
  %137 = tail call spir_func i32 @90(i32 %136, i32 %17)
  %138 = zext i32 %137 to i64
  %139 = getelementptr inbounds i64 addrspace(1)* %110, i64 10
  store i64 %138, i64 addrspace(1)* %139, align 8
  %140 = add i32 %137, %16
  %141 = tail call spir_func i32 @90(i32 %140, i32 %19)
  %142 = zext i32 %141 to i64
  %143 = getelementptr inbounds i64 addrspace(1)* %110, i64 11
  store i64 %142, i64 addrspace(1)* %143, align 8
  %144 = add i32 %141, %18
  %145 = tail call spir_func i32 @90(i32 %144, i32 %21)
  %146 = zext i32 %145 to i64
  %147 = getelementptr inbounds i64 addrspace(1)* %110, i64 12
  store i64 %146, i64 addrspace(1)* %147, align 8
  %148 = sub i32 %20, %120
  %149 = add i32 %148, %145
  store i32 %149, i32 addrspace(1)* %101, align 4
  %150 = getelementptr inbounds %15 addrspace(1)* %28, i64 0, i32 3
  %151 = atomicrmw add i32 addrspace(1)* %150, i32 1 acq_rel, !mem.scope !15
  %152 = bitcast i8 addrspace(1)* %7 to i32 addrspace(1)*
  store atomic volatile i32 2, i32 addrspace(1)* %152 release, align 4, !mem.scope !15
  br label %153

; <label>:153                                     ; preds = %45, %36
  %154 = phi i32 [ -1, %36 ], [ 0, %45 ]
  ret i32 %154
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__enqueue_internal_8(%11*, i32, i32, [3 x i64], [3 x i64], [3 x i64], i8 addrspace(1)*, i8 addrspace(1)*, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32) #6 {
  %25 = extractvalue [3 x i64] %5, 0
  %26 = extractvalue [3 x i64] %5, 1
  %27 = extractvalue [3 x i64] %5, 2
  %28 = bitcast %11* %0 to %12*
  %29 = addrspacecast %12* %28 to %12 addrspace(1)*
  %30 = tail call spir_func %15 addrspace(1)* @87()
  %31 = ptrtoint i8 addrspace(1)* %7 to i64
  %32 = trunc i64 %25 to i32
  %33 = trunc i64 %26 to i32
  %34 = tail call spir_func i32 @_Z5mul24jj(i32 %32, i32 %33) #2
  %35 = trunc i64 %27 to i32
  %36 = tail call spir_func i32 @_Z5mul24jj(i32 %34, i32 %35) #2
  %37 = icmp ugt i32 %36, 256
  br i1 %37, label %38, label %47

; <label>:38                                      ; preds = %24
  %39 = getelementptr inbounds %12 addrspace(1)* %29, i64 1
  %40 = ptrtoint %12 addrspace(1)* %39 to i64
  %41 = sub i64 %31, %40
  %42 = lshr exact i64 %41, 7
  %43 = trunc i64 %42 to i32
  %44 = getelementptr inbounds %12 addrspace(1)* %29, i64 0, i32 4
  %45 = load i64 addrspace(1)* %44, align 8
  %46 = inttoptr i64 %45 to i32 addrspace(1)*
  tail call spir_func void @86(i32 addrspace(1)* %46, i32 %43)
  br label %159

; <label>:47                                      ; preds = %24
  %48 = extractvalue [3 x i64] %4, 2
  %49 = extractvalue [3 x i64] %4, 1
  %50 = extractvalue [3 x i64] %4, 0
  %51 = extractvalue [3 x i64] %3, 2
  %52 = extractvalue [3 x i64] %3, 1
  %53 = extractvalue [3 x i64] %3, 0
  %54 = getelementptr inbounds %12 addrspace(1)* %29, i64 0, i32 9
  %55 = load i64 addrspace(1)* %54, align 8
  %56 = inttoptr i64 %55 to %17 addrspace(1)**
  %57 = ptrtoint i8 addrspace(1)* %6 to i64
  %58 = and i64 %57, 4294967295
  %59 = getelementptr inbounds %17 addrspace(1)** %56, i64 %58
  %60 = load %17 addrspace(1)** %59, align 8
  %61 = getelementptr inbounds i8 addrspace(1)* %7, i64 4
  %62 = bitcast i8 addrspace(1)* %61 to i32 addrspace(1)*
  store i32 %1, i32 addrspace(1)* %62, align 4
  %63 = getelementptr inbounds %12 addrspace(1)* %29, i64 0, i32 5
  %64 = atomicrmw add i32 addrspace(1)* %63, i32 1 acq_rel, !mem.scope !16
  %65 = getelementptr inbounds i8 addrspace(1)* %7, i64 8
  %66 = bitcast i8 addrspace(1)* %65 to i32 addrspace(1)*
  store i32 %64, i32 addrspace(1)* %66, align 4
  %67 = getelementptr inbounds i8 addrspace(1)* %7, i64 12
  %68 = bitcast i8 addrspace(1)* %67 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %68, align 4
  %69 = getelementptr inbounds i8 addrspace(1)* %7, i64 16
  %70 = bitcast i8 addrspace(1)* %69 to i64 addrspace(1)*
  store i64 0, i64 addrspace(1)* %70, align 8
  %71 = ptrtoint %15 addrspace(1)* %30 to i64
  %72 = getelementptr inbounds i8 addrspace(1)* %7, i64 24
  %73 = bitcast i8 addrspace(1)* %72 to i64 addrspace(1)*
  store i64 %71, i64 addrspace(1)* %73, align 8
  %74 = getelementptr inbounds i8 addrspace(1)* %7, i64 40
  %75 = bitcast i8 addrspace(1)* %74 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %75, align 4
  %76 = shl i32 %2, 16
  %77 = or i32 %76, 2562
  %78 = getelementptr inbounds i8 addrspace(1)* %7, i64 64
  %79 = bitcast i8 addrspace(1)* %78 to i32 addrspace(1)*
  store i32 %77, i32 addrspace(1)* %79, align 4
  %80 = trunc i64 %25 to i16
  %81 = getelementptr inbounds i8 addrspace(1)* %7, i64 68
  %82 = bitcast i8 addrspace(1)* %81 to i16 addrspace(1)*
  store i16 %80, i16 addrspace(1)* %82, align 2
  %83 = trunc i64 %26 to i16
  %84 = getelementptr inbounds i8 addrspace(1)* %7, i64 70
  %85 = bitcast i8 addrspace(1)* %84 to i16 addrspace(1)*
  store i16 %83, i16 addrspace(1)* %85, align 2
  %86 = trunc i64 %27 to i16
  %87 = getelementptr inbounds i8 addrspace(1)* %7, i64 72
  %88 = bitcast i8 addrspace(1)* %87 to i16 addrspace(1)*
  store i16 %86, i16 addrspace(1)* %88, align 2
  %89 = trunc i64 %50 to i32
  %90 = getelementptr inbounds i8 addrspace(1)* %7, i64 76
  %91 = bitcast i8 addrspace(1)* %90 to i32 addrspace(1)*
  store i32 %89, i32 addrspace(1)* %91, align 4
  %92 = trunc i64 %49 to i32
  %93 = getelementptr inbounds i8 addrspace(1)* %7, i64 80
  %94 = bitcast i8 addrspace(1)* %93 to i32 addrspace(1)*
  store i32 %92, i32 addrspace(1)* %94, align 4
  %95 = trunc i64 %48 to i32
  %96 = getelementptr inbounds i8 addrspace(1)* %7, i64 84
  %97 = bitcast i8 addrspace(1)* %96 to i32 addrspace(1)*
  store i32 %95, i32 addrspace(1)* %97, align 4
  %98 = getelementptr inbounds %17 addrspace(1)* %60, i64 0, i32 11
  %99 = load i32 addrspace(1)* %98, align 4
  %100 = getelementptr inbounds i8 addrspace(1)* %7, i64 88
  %101 = bitcast i8 addrspace(1)* %100 to i32 addrspace(1)*
  store i32 %99, i32 addrspace(1)* %101, align 4
  %102 = getelementptr inbounds i8 addrspace(1)* %7, i64 92
  %103 = bitcast i8 addrspace(1)* %102 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %103, align 4
  %104 = ptrtoint %17 addrspace(1)* %60 to i64
  %105 = getelementptr inbounds i8 addrspace(1)* %7, i64 96
  %106 = bitcast i8 addrspace(1)* %105 to i64 addrspace(1)*
  store i64 %104, i64 addrspace(1)* %106, align 8
  %107 = getelementptr inbounds i8 addrspace(1)* %7, i64 120
  %108 = bitcast i8 addrspace(1)* %107 to i64 addrspace(1)*
  store i64 0, i64 addrspace(1)* %108, align 8
  %109 = getelementptr inbounds i8 addrspace(1)* %7, i64 104
  %110 = bitcast i8 addrspace(1)* %109 to i64 addrspace(1)*
  %111 = load i64 addrspace(1)* %110, align 8
  %112 = inttoptr i64 %111 to i64 addrspace(1)*
  store i64 %53, i64 addrspace(1)* %112, align 8
  %113 = getelementptr inbounds i64 addrspace(1)* %112, i64 1
  store i64 %52, i64 addrspace(1)* %113, align 8
  %114 = getelementptr inbounds i64 addrspace(1)* %112, i64 2
  store i64 %51, i64 addrspace(1)* %114, align 8
  %115 = tail call spir_func i8 addrspace(1)* @89()
  %116 = ptrtoint i8 addrspace(1)* %115 to i64
  %117 = getelementptr inbounds i64 addrspace(1)* %112, i64 3
  store i64 %116, i64 addrspace(1)* %117, align 8
  %118 = ptrtoint %12 addrspace(1)* %29 to i64
  %119 = getelementptr inbounds i64 addrspace(1)* %112, i64 4
  store i64 %118, i64 addrspace(1)* %119, align 8
  %120 = getelementptr inbounds i64 addrspace(1)* %112, i64 5
  store i64 %31, i64 addrspace(1)* %120, align 8
  %121 = getelementptr inbounds %17 addrspace(1)* %60, i64 0, i32 12
  %122 = load i32 addrspace(1)* %121, align 4
  %123 = tail call spir_func i32 @90(i32 %122, i32 %9)
  %124 = zext i32 %123 to i64
  %125 = getelementptr inbounds i64 addrspace(1)* %112, i64 6
  store i64 %124, i64 addrspace(1)* %125, align 8
  %126 = add i32 %123, %8
  %127 = tail call spir_func i32 @90(i32 %126, i32 %11)
  %128 = zext i32 %127 to i64
  %129 = getelementptr inbounds i64 addrspace(1)* %112, i64 7
  store i64 %128, i64 addrspace(1)* %129, align 8
  %130 = add i32 %127, %10
  %131 = tail call spir_func i32 @90(i32 %130, i32 %13)
  %132 = zext i32 %131 to i64
  %133 = getelementptr inbounds i64 addrspace(1)* %112, i64 8
  store i64 %132, i64 addrspace(1)* %133, align 8
  %134 = add i32 %131, %12
  %135 = tail call spir_func i32 @90(i32 %134, i32 %15)
  %136 = zext i32 %135 to i64
  %137 = getelementptr inbounds i64 addrspace(1)* %112, i64 9
  store i64 %136, i64 addrspace(1)* %137, align 8
  %138 = add i32 %135, %14
  %139 = tail call spir_func i32 @90(i32 %138, i32 %17)
  %140 = zext i32 %139 to i64
  %141 = getelementptr inbounds i64 addrspace(1)* %112, i64 10
  store i64 %140, i64 addrspace(1)* %141, align 8
  %142 = add i32 %139, %16
  %143 = tail call spir_func i32 @90(i32 %142, i32 %19)
  %144 = zext i32 %143 to i64
  %145 = getelementptr inbounds i64 addrspace(1)* %112, i64 11
  store i64 %144, i64 addrspace(1)* %145, align 8
  %146 = add i32 %143, %18
  %147 = tail call spir_func i32 @90(i32 %146, i32 %21)
  %148 = zext i32 %147 to i64
  %149 = getelementptr inbounds i64 addrspace(1)* %112, i64 12
  store i64 %148, i64 addrspace(1)* %149, align 8
  %150 = add i32 %147, %20
  %151 = tail call spir_func i32 @90(i32 %150, i32 %23)
  %152 = zext i32 %151 to i64
  %153 = getelementptr inbounds i64 addrspace(1)* %112, i64 13
  store i64 %152, i64 addrspace(1)* %153, align 8
  %154 = sub i32 %22, %122
  %155 = add i32 %154, %151
  store i32 %155, i32 addrspace(1)* %103, align 4
  %156 = getelementptr inbounds %15 addrspace(1)* %30, i64 0, i32 3
  %157 = atomicrmw add i32 addrspace(1)* %156, i32 1 acq_rel, !mem.scope !16
  %158 = bitcast i8 addrspace(1)* %7 to i32 addrspace(1)*
  store atomic volatile i32 2, i32 addrspace(1)* %158 release, align 4, !mem.scope !16
  br label %159

; <label>:159                                     ; preds = %47, %38
  %160 = phi i32 [ -1, %38 ], [ 0, %47 ]
  ret i32 %160
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__enqueue_internal_9(%11*, i32, i32, [3 x i64], [3 x i64], [3 x i64], i8 addrspace(1)*, i8 addrspace(1)*, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32) #6 {
  %27 = extractvalue [3 x i64] %5, 0
  %28 = extractvalue [3 x i64] %5, 1
  %29 = extractvalue [3 x i64] %5, 2
  %30 = bitcast %11* %0 to %12*
  %31 = addrspacecast %12* %30 to %12 addrspace(1)*
  %32 = tail call spir_func %15 addrspace(1)* @87()
  %33 = ptrtoint i8 addrspace(1)* %7 to i64
  %34 = trunc i64 %27 to i32
  %35 = trunc i64 %28 to i32
  %36 = tail call spir_func i32 @_Z5mul24jj(i32 %34, i32 %35) #2
  %37 = trunc i64 %29 to i32
  %38 = tail call spir_func i32 @_Z5mul24jj(i32 %36, i32 %37) #2
  %39 = icmp ugt i32 %38, 256
  br i1 %39, label %40, label %49

; <label>:40                                      ; preds = %26
  %41 = getelementptr inbounds %12 addrspace(1)* %31, i64 1
  %42 = ptrtoint %12 addrspace(1)* %41 to i64
  %43 = sub i64 %33, %42
  %44 = lshr exact i64 %43, 7
  %45 = trunc i64 %44 to i32
  %46 = getelementptr inbounds %12 addrspace(1)* %31, i64 0, i32 4
  %47 = load i64 addrspace(1)* %46, align 8
  %48 = inttoptr i64 %47 to i32 addrspace(1)*
  tail call spir_func void @86(i32 addrspace(1)* %48, i32 %45)
  br label %165

; <label>:49                                      ; preds = %26
  %50 = extractvalue [3 x i64] %4, 2
  %51 = extractvalue [3 x i64] %4, 1
  %52 = extractvalue [3 x i64] %4, 0
  %53 = extractvalue [3 x i64] %3, 2
  %54 = extractvalue [3 x i64] %3, 1
  %55 = extractvalue [3 x i64] %3, 0
  %56 = getelementptr inbounds %12 addrspace(1)* %31, i64 0, i32 9
  %57 = load i64 addrspace(1)* %56, align 8
  %58 = inttoptr i64 %57 to %17 addrspace(1)**
  %59 = ptrtoint i8 addrspace(1)* %6 to i64
  %60 = and i64 %59, 4294967295
  %61 = getelementptr inbounds %17 addrspace(1)** %58, i64 %60
  %62 = load %17 addrspace(1)** %61, align 8
  %63 = getelementptr inbounds i8 addrspace(1)* %7, i64 4
  %64 = bitcast i8 addrspace(1)* %63 to i32 addrspace(1)*
  store i32 %1, i32 addrspace(1)* %64, align 4
  %65 = getelementptr inbounds %12 addrspace(1)* %31, i64 0, i32 5
  %66 = atomicrmw add i32 addrspace(1)* %65, i32 1 acq_rel, !mem.scope !17
  %67 = getelementptr inbounds i8 addrspace(1)* %7, i64 8
  %68 = bitcast i8 addrspace(1)* %67 to i32 addrspace(1)*
  store i32 %66, i32 addrspace(1)* %68, align 4
  %69 = getelementptr inbounds i8 addrspace(1)* %7, i64 12
  %70 = bitcast i8 addrspace(1)* %69 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %70, align 4
  %71 = getelementptr inbounds i8 addrspace(1)* %7, i64 16
  %72 = bitcast i8 addrspace(1)* %71 to i64 addrspace(1)*
  store i64 0, i64 addrspace(1)* %72, align 8
  %73 = ptrtoint %15 addrspace(1)* %32 to i64
  %74 = getelementptr inbounds i8 addrspace(1)* %7, i64 24
  %75 = bitcast i8 addrspace(1)* %74 to i64 addrspace(1)*
  store i64 %73, i64 addrspace(1)* %75, align 8
  %76 = getelementptr inbounds i8 addrspace(1)* %7, i64 40
  %77 = bitcast i8 addrspace(1)* %76 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %77, align 4
  %78 = shl i32 %2, 16
  %79 = or i32 %78, 2562
  %80 = getelementptr inbounds i8 addrspace(1)* %7, i64 64
  %81 = bitcast i8 addrspace(1)* %80 to i32 addrspace(1)*
  store i32 %79, i32 addrspace(1)* %81, align 4
  %82 = trunc i64 %27 to i16
  %83 = getelementptr inbounds i8 addrspace(1)* %7, i64 68
  %84 = bitcast i8 addrspace(1)* %83 to i16 addrspace(1)*
  store i16 %82, i16 addrspace(1)* %84, align 2
  %85 = trunc i64 %28 to i16
  %86 = getelementptr inbounds i8 addrspace(1)* %7, i64 70
  %87 = bitcast i8 addrspace(1)* %86 to i16 addrspace(1)*
  store i16 %85, i16 addrspace(1)* %87, align 2
  %88 = trunc i64 %29 to i16
  %89 = getelementptr inbounds i8 addrspace(1)* %7, i64 72
  %90 = bitcast i8 addrspace(1)* %89 to i16 addrspace(1)*
  store i16 %88, i16 addrspace(1)* %90, align 2
  %91 = trunc i64 %52 to i32
  %92 = getelementptr inbounds i8 addrspace(1)* %7, i64 76
  %93 = bitcast i8 addrspace(1)* %92 to i32 addrspace(1)*
  store i32 %91, i32 addrspace(1)* %93, align 4
  %94 = trunc i64 %51 to i32
  %95 = getelementptr inbounds i8 addrspace(1)* %7, i64 80
  %96 = bitcast i8 addrspace(1)* %95 to i32 addrspace(1)*
  store i32 %94, i32 addrspace(1)* %96, align 4
  %97 = trunc i64 %50 to i32
  %98 = getelementptr inbounds i8 addrspace(1)* %7, i64 84
  %99 = bitcast i8 addrspace(1)* %98 to i32 addrspace(1)*
  store i32 %97, i32 addrspace(1)* %99, align 4
  %100 = getelementptr inbounds %17 addrspace(1)* %62, i64 0, i32 11
  %101 = load i32 addrspace(1)* %100, align 4
  %102 = getelementptr inbounds i8 addrspace(1)* %7, i64 88
  %103 = bitcast i8 addrspace(1)* %102 to i32 addrspace(1)*
  store i32 %101, i32 addrspace(1)* %103, align 4
  %104 = getelementptr inbounds i8 addrspace(1)* %7, i64 92
  %105 = bitcast i8 addrspace(1)* %104 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %105, align 4
  %106 = ptrtoint %17 addrspace(1)* %62 to i64
  %107 = getelementptr inbounds i8 addrspace(1)* %7, i64 96
  %108 = bitcast i8 addrspace(1)* %107 to i64 addrspace(1)*
  store i64 %106, i64 addrspace(1)* %108, align 8
  %109 = getelementptr inbounds i8 addrspace(1)* %7, i64 120
  %110 = bitcast i8 addrspace(1)* %109 to i64 addrspace(1)*
  store i64 0, i64 addrspace(1)* %110, align 8
  %111 = getelementptr inbounds i8 addrspace(1)* %7, i64 104
  %112 = bitcast i8 addrspace(1)* %111 to i64 addrspace(1)*
  %113 = load i64 addrspace(1)* %112, align 8
  %114 = inttoptr i64 %113 to i64 addrspace(1)*
  store i64 %55, i64 addrspace(1)* %114, align 8
  %115 = getelementptr inbounds i64 addrspace(1)* %114, i64 1
  store i64 %54, i64 addrspace(1)* %115, align 8
  %116 = getelementptr inbounds i64 addrspace(1)* %114, i64 2
  store i64 %53, i64 addrspace(1)* %116, align 8
  %117 = tail call spir_func i8 addrspace(1)* @89()
  %118 = ptrtoint i8 addrspace(1)* %117 to i64
  %119 = getelementptr inbounds i64 addrspace(1)* %114, i64 3
  store i64 %118, i64 addrspace(1)* %119, align 8
  %120 = ptrtoint %12 addrspace(1)* %31 to i64
  %121 = getelementptr inbounds i64 addrspace(1)* %114, i64 4
  store i64 %120, i64 addrspace(1)* %121, align 8
  %122 = getelementptr inbounds i64 addrspace(1)* %114, i64 5
  store i64 %33, i64 addrspace(1)* %122, align 8
  %123 = getelementptr inbounds %17 addrspace(1)* %62, i64 0, i32 12
  %124 = load i32 addrspace(1)* %123, align 4
  %125 = tail call spir_func i32 @90(i32 %124, i32 %9)
  %126 = zext i32 %125 to i64
  %127 = getelementptr inbounds i64 addrspace(1)* %114, i64 6
  store i64 %126, i64 addrspace(1)* %127, align 8
  %128 = add i32 %125, %8
  %129 = tail call spir_func i32 @90(i32 %128, i32 %11)
  %130 = zext i32 %129 to i64
  %131 = getelementptr inbounds i64 addrspace(1)* %114, i64 7
  store i64 %130, i64 addrspace(1)* %131, align 8
  %132 = add i32 %129, %10
  %133 = tail call spir_func i32 @90(i32 %132, i32 %13)
  %134 = zext i32 %133 to i64
  %135 = getelementptr inbounds i64 addrspace(1)* %114, i64 8
  store i64 %134, i64 addrspace(1)* %135, align 8
  %136 = add i32 %133, %12
  %137 = tail call spir_func i32 @90(i32 %136, i32 %15)
  %138 = zext i32 %137 to i64
  %139 = getelementptr inbounds i64 addrspace(1)* %114, i64 9
  store i64 %138, i64 addrspace(1)* %139, align 8
  %140 = add i32 %137, %14
  %141 = tail call spir_func i32 @90(i32 %140, i32 %17)
  %142 = zext i32 %141 to i64
  %143 = getelementptr inbounds i64 addrspace(1)* %114, i64 10
  store i64 %142, i64 addrspace(1)* %143, align 8
  %144 = add i32 %141, %16
  %145 = tail call spir_func i32 @90(i32 %144, i32 %19)
  %146 = zext i32 %145 to i64
  %147 = getelementptr inbounds i64 addrspace(1)* %114, i64 11
  store i64 %146, i64 addrspace(1)* %147, align 8
  %148 = add i32 %145, %18
  %149 = tail call spir_func i32 @90(i32 %148, i32 %21)
  %150 = zext i32 %149 to i64
  %151 = getelementptr inbounds i64 addrspace(1)* %114, i64 12
  store i64 %150, i64 addrspace(1)* %151, align 8
  %152 = add i32 %149, %20
  %153 = tail call spir_func i32 @90(i32 %152, i32 %23)
  %154 = zext i32 %153 to i64
  %155 = getelementptr inbounds i64 addrspace(1)* %114, i64 13
  store i64 %154, i64 addrspace(1)* %155, align 8
  %156 = add i32 %153, %22
  %157 = tail call spir_func i32 @90(i32 %156, i32 %25)
  %158 = zext i32 %157 to i64
  %159 = getelementptr inbounds i64 addrspace(1)* %114, i64 14
  store i64 %158, i64 addrspace(1)* %159, align 8
  %160 = sub i32 %24, %124
  %161 = add i32 %160, %157
  store i32 %161, i32 addrspace(1)* %105, align 4
  %162 = getelementptr inbounds %15 addrspace(1)* %32, i64 0, i32 3
  %163 = atomicrmw add i32 addrspace(1)* %162, i32 1 acq_rel, !mem.scope !17
  %164 = bitcast i8 addrspace(1)* %7 to i32 addrspace(1)*
  store atomic volatile i32 2, i32 addrspace(1)* %164 release, align 4, !mem.scope !17
  br label %165

; <label>:165                                     ; preds = %49, %40
  %166 = phi i32 [ -1, %40 ], [ 0, %49 ]
  ret i32 %166
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__enqueue_internal_10(%11*, i32, i32, [3 x i64], [3 x i64], [3 x i64], i8 addrspace(1)*, i8 addrspace(1)*, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32) #6 {
  %29 = extractvalue [3 x i64] %5, 0
  %30 = extractvalue [3 x i64] %5, 1
  %31 = extractvalue [3 x i64] %5, 2
  %32 = bitcast %11* %0 to %12*
  %33 = addrspacecast %12* %32 to %12 addrspace(1)*
  %34 = tail call spir_func %15 addrspace(1)* @87()
  %35 = ptrtoint i8 addrspace(1)* %7 to i64
  %36 = trunc i64 %29 to i32
  %37 = trunc i64 %30 to i32
  %38 = tail call spir_func i32 @_Z5mul24jj(i32 %36, i32 %37) #2
  %39 = trunc i64 %31 to i32
  %40 = tail call spir_func i32 @_Z5mul24jj(i32 %38, i32 %39) #2
  %41 = icmp ugt i32 %40, 256
  br i1 %41, label %42, label %51

; <label>:42                                      ; preds = %28
  %43 = getelementptr inbounds %12 addrspace(1)* %33, i64 1
  %44 = ptrtoint %12 addrspace(1)* %43 to i64
  %45 = sub i64 %35, %44
  %46 = lshr exact i64 %45, 7
  %47 = trunc i64 %46 to i32
  %48 = getelementptr inbounds %12 addrspace(1)* %33, i64 0, i32 4
  %49 = load i64 addrspace(1)* %48, align 8
  %50 = inttoptr i64 %49 to i32 addrspace(1)*
  tail call spir_func void @86(i32 addrspace(1)* %50, i32 %47)
  br label %171

; <label>:51                                      ; preds = %28
  %52 = extractvalue [3 x i64] %4, 2
  %53 = extractvalue [3 x i64] %4, 1
  %54 = extractvalue [3 x i64] %4, 0
  %55 = extractvalue [3 x i64] %3, 2
  %56 = extractvalue [3 x i64] %3, 1
  %57 = extractvalue [3 x i64] %3, 0
  %58 = getelementptr inbounds %12 addrspace(1)* %33, i64 0, i32 9
  %59 = load i64 addrspace(1)* %58, align 8
  %60 = inttoptr i64 %59 to %17 addrspace(1)**
  %61 = ptrtoint i8 addrspace(1)* %6 to i64
  %62 = and i64 %61, 4294967295
  %63 = getelementptr inbounds %17 addrspace(1)** %60, i64 %62
  %64 = load %17 addrspace(1)** %63, align 8
  %65 = getelementptr inbounds i8 addrspace(1)* %7, i64 4
  %66 = bitcast i8 addrspace(1)* %65 to i32 addrspace(1)*
  store i32 %1, i32 addrspace(1)* %66, align 4
  %67 = getelementptr inbounds %12 addrspace(1)* %33, i64 0, i32 5
  %68 = atomicrmw add i32 addrspace(1)* %67, i32 1 acq_rel, !mem.scope !18
  %69 = getelementptr inbounds i8 addrspace(1)* %7, i64 8
  %70 = bitcast i8 addrspace(1)* %69 to i32 addrspace(1)*
  store i32 %68, i32 addrspace(1)* %70, align 4
  %71 = getelementptr inbounds i8 addrspace(1)* %7, i64 12
  %72 = bitcast i8 addrspace(1)* %71 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %72, align 4
  %73 = getelementptr inbounds i8 addrspace(1)* %7, i64 16
  %74 = bitcast i8 addrspace(1)* %73 to i64 addrspace(1)*
  store i64 0, i64 addrspace(1)* %74, align 8
  %75 = ptrtoint %15 addrspace(1)* %34 to i64
  %76 = getelementptr inbounds i8 addrspace(1)* %7, i64 24
  %77 = bitcast i8 addrspace(1)* %76 to i64 addrspace(1)*
  store i64 %75, i64 addrspace(1)* %77, align 8
  %78 = getelementptr inbounds i8 addrspace(1)* %7, i64 40
  %79 = bitcast i8 addrspace(1)* %78 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %79, align 4
  %80 = shl i32 %2, 16
  %81 = or i32 %80, 2562
  %82 = getelementptr inbounds i8 addrspace(1)* %7, i64 64
  %83 = bitcast i8 addrspace(1)* %82 to i32 addrspace(1)*
  store i32 %81, i32 addrspace(1)* %83, align 4
  %84 = trunc i64 %29 to i16
  %85 = getelementptr inbounds i8 addrspace(1)* %7, i64 68
  %86 = bitcast i8 addrspace(1)* %85 to i16 addrspace(1)*
  store i16 %84, i16 addrspace(1)* %86, align 2
  %87 = trunc i64 %30 to i16
  %88 = getelementptr inbounds i8 addrspace(1)* %7, i64 70
  %89 = bitcast i8 addrspace(1)* %88 to i16 addrspace(1)*
  store i16 %87, i16 addrspace(1)* %89, align 2
  %90 = trunc i64 %31 to i16
  %91 = getelementptr inbounds i8 addrspace(1)* %7, i64 72
  %92 = bitcast i8 addrspace(1)* %91 to i16 addrspace(1)*
  store i16 %90, i16 addrspace(1)* %92, align 2
  %93 = trunc i64 %54 to i32
  %94 = getelementptr inbounds i8 addrspace(1)* %7, i64 76
  %95 = bitcast i8 addrspace(1)* %94 to i32 addrspace(1)*
  store i32 %93, i32 addrspace(1)* %95, align 4
  %96 = trunc i64 %53 to i32
  %97 = getelementptr inbounds i8 addrspace(1)* %7, i64 80
  %98 = bitcast i8 addrspace(1)* %97 to i32 addrspace(1)*
  store i32 %96, i32 addrspace(1)* %98, align 4
  %99 = trunc i64 %52 to i32
  %100 = getelementptr inbounds i8 addrspace(1)* %7, i64 84
  %101 = bitcast i8 addrspace(1)* %100 to i32 addrspace(1)*
  store i32 %99, i32 addrspace(1)* %101, align 4
  %102 = getelementptr inbounds %17 addrspace(1)* %64, i64 0, i32 11
  %103 = load i32 addrspace(1)* %102, align 4
  %104 = getelementptr inbounds i8 addrspace(1)* %7, i64 88
  %105 = bitcast i8 addrspace(1)* %104 to i32 addrspace(1)*
  store i32 %103, i32 addrspace(1)* %105, align 4
  %106 = getelementptr inbounds i8 addrspace(1)* %7, i64 92
  %107 = bitcast i8 addrspace(1)* %106 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %107, align 4
  %108 = ptrtoint %17 addrspace(1)* %64 to i64
  %109 = getelementptr inbounds i8 addrspace(1)* %7, i64 96
  %110 = bitcast i8 addrspace(1)* %109 to i64 addrspace(1)*
  store i64 %108, i64 addrspace(1)* %110, align 8
  %111 = getelementptr inbounds i8 addrspace(1)* %7, i64 120
  %112 = bitcast i8 addrspace(1)* %111 to i64 addrspace(1)*
  store i64 0, i64 addrspace(1)* %112, align 8
  %113 = getelementptr inbounds i8 addrspace(1)* %7, i64 104
  %114 = bitcast i8 addrspace(1)* %113 to i64 addrspace(1)*
  %115 = load i64 addrspace(1)* %114, align 8
  %116 = inttoptr i64 %115 to i64 addrspace(1)*
  store i64 %57, i64 addrspace(1)* %116, align 8
  %117 = getelementptr inbounds i64 addrspace(1)* %116, i64 1
  store i64 %56, i64 addrspace(1)* %117, align 8
  %118 = getelementptr inbounds i64 addrspace(1)* %116, i64 2
  store i64 %55, i64 addrspace(1)* %118, align 8
  %119 = tail call spir_func i8 addrspace(1)* @89()
  %120 = ptrtoint i8 addrspace(1)* %119 to i64
  %121 = getelementptr inbounds i64 addrspace(1)* %116, i64 3
  store i64 %120, i64 addrspace(1)* %121, align 8
  %122 = ptrtoint %12 addrspace(1)* %33 to i64
  %123 = getelementptr inbounds i64 addrspace(1)* %116, i64 4
  store i64 %122, i64 addrspace(1)* %123, align 8
  %124 = getelementptr inbounds i64 addrspace(1)* %116, i64 5
  store i64 %35, i64 addrspace(1)* %124, align 8
  %125 = getelementptr inbounds %17 addrspace(1)* %64, i64 0, i32 12
  %126 = load i32 addrspace(1)* %125, align 4
  %127 = tail call spir_func i32 @90(i32 %126, i32 %9)
  %128 = zext i32 %127 to i64
  %129 = getelementptr inbounds i64 addrspace(1)* %116, i64 6
  store i64 %128, i64 addrspace(1)* %129, align 8
  %130 = add i32 %127, %8
  %131 = tail call spir_func i32 @90(i32 %130, i32 %11)
  %132 = zext i32 %131 to i64
  %133 = getelementptr inbounds i64 addrspace(1)* %116, i64 7
  store i64 %132, i64 addrspace(1)* %133, align 8
  %134 = add i32 %131, %10
  %135 = tail call spir_func i32 @90(i32 %134, i32 %13)
  %136 = zext i32 %135 to i64
  %137 = getelementptr inbounds i64 addrspace(1)* %116, i64 8
  store i64 %136, i64 addrspace(1)* %137, align 8
  %138 = add i32 %135, %12
  %139 = tail call spir_func i32 @90(i32 %138, i32 %15)
  %140 = zext i32 %139 to i64
  %141 = getelementptr inbounds i64 addrspace(1)* %116, i64 9
  store i64 %140, i64 addrspace(1)* %141, align 8
  %142 = add i32 %139, %14
  %143 = tail call spir_func i32 @90(i32 %142, i32 %17)
  %144 = zext i32 %143 to i64
  %145 = getelementptr inbounds i64 addrspace(1)* %116, i64 10
  store i64 %144, i64 addrspace(1)* %145, align 8
  %146 = add i32 %143, %16
  %147 = tail call spir_func i32 @90(i32 %146, i32 %19)
  %148 = zext i32 %147 to i64
  %149 = getelementptr inbounds i64 addrspace(1)* %116, i64 11
  store i64 %148, i64 addrspace(1)* %149, align 8
  %150 = add i32 %147, %18
  %151 = tail call spir_func i32 @90(i32 %150, i32 %21)
  %152 = zext i32 %151 to i64
  %153 = getelementptr inbounds i64 addrspace(1)* %116, i64 12
  store i64 %152, i64 addrspace(1)* %153, align 8
  %154 = add i32 %151, %20
  %155 = tail call spir_func i32 @90(i32 %154, i32 %23)
  %156 = zext i32 %155 to i64
  %157 = getelementptr inbounds i64 addrspace(1)* %116, i64 13
  store i64 %156, i64 addrspace(1)* %157, align 8
  %158 = add i32 %155, %22
  %159 = tail call spir_func i32 @90(i32 %158, i32 %25)
  %160 = zext i32 %159 to i64
  %161 = getelementptr inbounds i64 addrspace(1)* %116, i64 14
  store i64 %160, i64 addrspace(1)* %161, align 8
  %162 = add i32 %159, %24
  %163 = tail call spir_func i32 @90(i32 %162, i32 %27)
  %164 = zext i32 %163 to i64
  %165 = getelementptr inbounds i64 addrspace(1)* %116, i64 15
  store i64 %164, i64 addrspace(1)* %165, align 8
  %166 = sub i32 %26, %126
  %167 = add i32 %166, %163
  store i32 %167, i32 addrspace(1)* %107, align 4
  %168 = getelementptr inbounds %15 addrspace(1)* %34, i64 0, i32 3
  %169 = atomicrmw add i32 addrspace(1)* %168, i32 1 acq_rel, !mem.scope !18
  %170 = bitcast i8 addrspace(1)* %7 to i32 addrspace(1)*
  store atomic volatile i32 2, i32 addrspace(1)* %170 release, align 4, !mem.scope !18
  br label %171

; <label>:171                                     ; preds = %51, %42
  %172 = phi i32 [ -1, %42 ], [ 0, %51 ]
  ret i32 %172
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__enqueue_internal_0_events(%11*, i32, i32, [3 x i64], [3 x i64], [3 x i64], i32, %13 addrspace(1)* addrspace(4)* nocapture readonly, %13 addrspace(1)* addrspace(4)*, i8 addrspace(1)*, i8 addrspace(1)*) #6 {
  %12 = extractvalue [3 x i64] %3, 0
  %13 = extractvalue [3 x i64] %3, 1
  %14 = extractvalue [3 x i64] %3, 2
  %15 = extractvalue [3 x i64] %4, 0
  %16 = extractvalue [3 x i64] %4, 1
  %17 = extractvalue [3 x i64] %4, 2
  %18 = extractvalue [3 x i64] %5, 0
  %19 = extractvalue [3 x i64] %5, 1
  %20 = extractvalue [3 x i64] %5, 2
  %21 = bitcast %11* %0 to %12*
  %22 = addrspacecast %12* %21 to %12 addrspace(1)*
  %23 = getelementptr inbounds %12 addrspace(1)* %22, i64 0, i32 4
  %24 = load i64 addrspace(1)* %23, align 8
  %25 = inttoptr i64 %24 to i32 addrspace(1)*
  %26 = getelementptr inbounds %12 addrspace(1)* %22, i64 1
  %27 = ptrtoint i8 addrspace(1)* %10 to i64
  %28 = ptrtoint %12 addrspace(1)* %26 to i64
  %29 = sub i64 %27, %28
  %30 = lshr exact i64 %29, 7
  %31 = trunc i64 %30 to i32
  %32 = trunc i64 %18 to i32
  %33 = trunc i64 %19 to i32
  %34 = tail call spir_func i32 @_Z5mul24jj(i32 %32, i32 %33) #2
  %35 = trunc i64 %20 to i32
  %36 = tail call spir_func i32 @_Z5mul24jj(i32 %34, i32 %35) #2
  %37 = icmp ugt i32 %36, 256
  %38 = zext i1 %37 to i32
  %39 = getelementptr inbounds %12 addrspace(1)* %22, i64 0, i32 6
  %40 = load i32 addrspace(1)* %39, align 4
  %41 = icmp ult i32 %40, %6
  %42 = zext i1 %41 to i32
  %43 = or i32 %42, %38
  %44 = icmp eq i32 %43, 0
  br i1 %44, label %46, label %45

; <label>:45                                      ; preds = %11
  tail call spir_func void @86(i32 addrspace(1)* %25, i32 %31)
  br label %148

; <label>:46                                      ; preds = %11
  %47 = tail call spir_func %15 addrspace(1)* @87()
  %48 = getelementptr inbounds i8 addrspace(1)* %10, i64 16
  %49 = bitcast i8 addrspace(1)* %48 to i64 addrspace(1)*
  store i64 0, i64 addrspace(1)* %49, align 8
  %50 = icmp eq %13 addrspace(1)* addrspace(4)* %8, null
  br i1 %50, label %71, label %51

; <label>:51                                      ; preds = %46
  %52 = getelementptr inbounds %12 addrspace(1)* %22, i64 0, i32 2
  %53 = load i64 addrspace(1)* %52, align 8
  %54 = inttoptr i64 %53 to i32 addrspace(1)*
  %55 = getelementptr inbounds %12 addrspace(1)* %22, i64 0, i32 1
  %56 = load i32 addrspace(1)* %55, align 4
  %57 = tail call spir_func i32 @85(i32 addrspace(1)* %54, i32 %56)
  %58 = icmp slt i32 %57, 0
  br i1 %58, label %59, label %60

; <label>:59                                      ; preds = %51
  tail call spir_func void @86(i32 addrspace(1)* %25, i32 %31)
  br label %148

; <label>:60                                      ; preds = %51
  %61 = getelementptr inbounds %12 addrspace(1)* %22, i64 0, i32 3
  %62 = load i64 addrspace(1)* %61, align 8
  %63 = inttoptr i64 %62 to %14 addrspace(1)*
  %64 = sext i32 %57 to i64
  %65 = getelementptr inbounds %14 addrspace(1)* %63, i64 %64
  %66 = getelementptr inbounds %14 addrspace(1)* %65, i64 0, i32 0
  store i32 2, i32 addrspace(1)* %66, align 4
  %67 = getelementptr inbounds %14 addrspace(1)* %63, i64 %64, i32 1
  store i32 2, i32 addrspace(1)* %67, align 4
  %68 = getelementptr inbounds %14 addrspace(1)* %63, i64 %64, i32 3
  store i64 0, i64 addrspace(1)* %68, align 8
  %69 = ptrtoint %14 addrspace(1)* %65 to i64
  store i64 %69, i64 addrspace(1)* %49, align 8
  %70 = bitcast %13 addrspace(1)* addrspace(4)* %8 to %14 addrspace(1)* addrspace(4)*
  store %14 addrspace(1)* %65, %14 addrspace(1)* addrspace(4)* %70, align 8
  br label %71

; <label>:71                                      ; preds = %60, %46
  %72 = getelementptr inbounds %12 addrspace(1)* %22, i64 0, i32 9
  %73 = load i64 addrspace(1)* %72, align 8
  %74 = inttoptr i64 %73 to %17 addrspace(1)**
  %75 = ptrtoint i8 addrspace(1)* %9 to i64
  %76 = and i64 %75, 4294967295
  %77 = getelementptr inbounds %17 addrspace(1)** %74, i64 %76
  %78 = load %17 addrspace(1)** %77, align 8
  %79 = getelementptr inbounds i8 addrspace(1)* %10, i64 4
  %80 = bitcast i8 addrspace(1)* %79 to i32 addrspace(1)*
  store i32 %1, i32 addrspace(1)* %80, align 4
  %81 = getelementptr inbounds %12 addrspace(1)* %22, i64 0, i32 5
  %82 = atomicrmw add i32 addrspace(1)* %81, i32 1 acq_rel, !mem.scope !19
  %83 = getelementptr inbounds i8 addrspace(1)* %10, i64 8
  %84 = bitcast i8 addrspace(1)* %83 to i32 addrspace(1)*
  store i32 %82, i32 addrspace(1)* %84, align 4
  %85 = getelementptr inbounds i8 addrspace(1)* %10, i64 12
  %86 = bitcast i8 addrspace(1)* %85 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %86, align 4
  %87 = ptrtoint %15 addrspace(1)* %47 to i64
  %88 = getelementptr inbounds i8 addrspace(1)* %10, i64 24
  %89 = bitcast i8 addrspace(1)* %88 to i64 addrspace(1)*
  store i64 %87, i64 addrspace(1)* %89, align 8
  %90 = shl i32 %2, 16
  %91 = or i32 %90, 2562
  %92 = getelementptr inbounds i8 addrspace(1)* %10, i64 64
  %93 = bitcast i8 addrspace(1)* %92 to i32 addrspace(1)*
  store i32 %91, i32 addrspace(1)* %93, align 4
  %94 = trunc i64 %18 to i16
  %95 = getelementptr inbounds i8 addrspace(1)* %10, i64 68
  %96 = bitcast i8 addrspace(1)* %95 to i16 addrspace(1)*
  store i16 %94, i16 addrspace(1)* %96, align 2
  %97 = trunc i64 %19 to i16
  %98 = getelementptr inbounds i8 addrspace(1)* %10, i64 70
  %99 = bitcast i8 addrspace(1)* %98 to i16 addrspace(1)*
  store i16 %97, i16 addrspace(1)* %99, align 2
  %100 = trunc i64 %20 to i16
  %101 = getelementptr inbounds i8 addrspace(1)* %10, i64 72
  %102 = bitcast i8 addrspace(1)* %101 to i16 addrspace(1)*
  store i16 %100, i16 addrspace(1)* %102, align 2
  %103 = trunc i64 %15 to i32
  %104 = getelementptr inbounds i8 addrspace(1)* %10, i64 76
  %105 = bitcast i8 addrspace(1)* %104 to i32 addrspace(1)*
  store i32 %103, i32 addrspace(1)* %105, align 4
  %106 = trunc i64 %16 to i32
  %107 = getelementptr inbounds i8 addrspace(1)* %10, i64 80
  %108 = bitcast i8 addrspace(1)* %107 to i32 addrspace(1)*
  store i32 %106, i32 addrspace(1)* %108, align 4
  %109 = trunc i64 %17 to i32
  %110 = getelementptr inbounds i8 addrspace(1)* %10, i64 84
  %111 = bitcast i8 addrspace(1)* %110 to i32 addrspace(1)*
  store i32 %109, i32 addrspace(1)* %111, align 4
  %112 = getelementptr inbounds %17 addrspace(1)* %78, i64 0, i32 11
  %113 = load i32 addrspace(1)* %112, align 4
  %114 = getelementptr inbounds i8 addrspace(1)* %10, i64 88
  %115 = bitcast i8 addrspace(1)* %114 to i32 addrspace(1)*
  store i32 %113, i32 addrspace(1)* %115, align 4
  %116 = getelementptr inbounds i8 addrspace(1)* %10, i64 92
  %117 = bitcast i8 addrspace(1)* %116 to i32 addrspace(1)*
  %118 = ptrtoint %17 addrspace(1)* %78 to i64
  %119 = getelementptr inbounds i8 addrspace(1)* %10, i64 96
  %120 = bitcast i8 addrspace(1)* %119 to i64 addrspace(1)*
  store i64 %118, i64 addrspace(1)* %120, align 8
  %121 = getelementptr inbounds i8 addrspace(1)* %10, i64 120
  %122 = bitcast i8 addrspace(1)* %121 to i64 addrspace(1)*
  store i64 0, i64 addrspace(1)* %122, align 8
  %123 = getelementptr inbounds i8 addrspace(1)* %10, i64 104
  %124 = bitcast i8 addrspace(1)* %123 to i64 addrspace(1)*
  %125 = load i64 addrspace(1)* %124, align 8
  %126 = inttoptr i64 %125 to i64 addrspace(1)*
  store i64 %12, i64 addrspace(1)* %126, align 8
  %127 = getelementptr inbounds i64 addrspace(1)* %126, i64 1
  store i64 %13, i64 addrspace(1)* %127, align 8
  %128 = getelementptr inbounds i64 addrspace(1)* %126, i64 2
  store i64 %14, i64 addrspace(1)* %128, align 8
  %129 = tail call spir_func i8 addrspace(1)* @89()
  %130 = ptrtoint i8 addrspace(1)* %129 to i64
  %131 = getelementptr inbounds i64 addrspace(1)* %126, i64 3
  store i64 %130, i64 addrspace(1)* %131, align 8
  %132 = ptrtoint %12 addrspace(1)* %22 to i64
  %133 = getelementptr inbounds i64 addrspace(1)* %126, i64 4
  store i64 %132, i64 addrspace(1)* %133, align 8
  %134 = getelementptr inbounds i64 addrspace(1)* %126, i64 5
  store i64 %27, i64 addrspace(1)* %134, align 8
  store i32 0, i32 addrspace(1)* %117, align 4
  %135 = icmp eq i32 %6, 0
  br i1 %135, label %142, label %136

; <label>:136                                     ; preds = %71
  %137 = getelementptr inbounds i8 addrspace(1)* %10, i64 32
  %138 = bitcast i8 addrspace(1)* %137 to i64 addrspace(1)*
  %139 = load i64 addrspace(1)* %138, align 8
  %140 = inttoptr i64 %139 to i64 addrspace(1)*
  %141 = bitcast %13 addrspace(1)* addrspace(4)* %7 to i64 addrspace(4)*
  tail call spir_func void @88(i64 addrspace(1)* %140, i64 addrspace(4)* %141, i32 %6)
  br label %142

; <label>:142                                     ; preds = %136, %71
  %143 = getelementptr inbounds i8 addrspace(1)* %10, i64 40
  %144 = bitcast i8 addrspace(1)* %143 to i32 addrspace(1)*
  store i32 %6, i32 addrspace(1)* %144, align 4
  %145 = getelementptr inbounds %15 addrspace(1)* %47, i64 0, i32 3
  %146 = atomicrmw add i32 addrspace(1)* %145, i32 1 acq_rel, !mem.scope !19
  %147 = bitcast i8 addrspace(1)* %10 to i32 addrspace(1)*
  store atomic volatile i32 2, i32 addrspace(1)* %147 release, align 4, !mem.scope !19
  br label %148

; <label>:148                                     ; preds = %142, %59, %45
  %149 = phi i32 [ -1, %45 ], [ -1, %59 ], [ 0, %142 ]
  ret i32 %149
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__enqueue_internal_1_events(%11*, i32, i32, [3 x i64], [3 x i64], [3 x i64], i32, %13 addrspace(1)* addrspace(4)* nocapture readonly, %13 addrspace(1)* addrspace(4)*, i8 addrspace(1)*, i8 addrspace(1)*, i32, i32) #6 {
  %14 = extractvalue [3 x i64] %3, 0
  %15 = extractvalue [3 x i64] %3, 1
  %16 = extractvalue [3 x i64] %3, 2
  %17 = extractvalue [3 x i64] %4, 0
  %18 = extractvalue [3 x i64] %4, 1
  %19 = extractvalue [3 x i64] %4, 2
  %20 = extractvalue [3 x i64] %5, 0
  %21 = extractvalue [3 x i64] %5, 1
  %22 = extractvalue [3 x i64] %5, 2
  %23 = bitcast %11* %0 to %12*
  %24 = addrspacecast %12* %23 to %12 addrspace(1)*
  %25 = getelementptr inbounds %12 addrspace(1)* %24, i64 0, i32 4
  %26 = load i64 addrspace(1)* %25, align 8
  %27 = inttoptr i64 %26 to i32 addrspace(1)*
  %28 = getelementptr inbounds %12 addrspace(1)* %24, i64 1
  %29 = ptrtoint i8 addrspace(1)* %10 to i64
  %30 = ptrtoint %12 addrspace(1)* %28 to i64
  %31 = sub i64 %29, %30
  %32 = lshr exact i64 %31, 7
  %33 = trunc i64 %32 to i32
  %34 = trunc i64 %20 to i32
  %35 = trunc i64 %21 to i32
  %36 = tail call spir_func i32 @_Z5mul24jj(i32 %34, i32 %35) #2
  %37 = trunc i64 %22 to i32
  %38 = tail call spir_func i32 @_Z5mul24jj(i32 %36, i32 %37) #2
  %39 = icmp ugt i32 %38, 256
  %40 = zext i1 %39 to i32
  %41 = getelementptr inbounds %12 addrspace(1)* %24, i64 0, i32 6
  %42 = load i32 addrspace(1)* %41, align 4
  %43 = icmp ult i32 %42, %6
  %44 = zext i1 %43 to i32
  %45 = or i32 %44, %40
  %46 = icmp eq i32 %45, 0
  br i1 %46, label %48, label %47

; <label>:47                                      ; preds = %13
  tail call spir_func void @86(i32 addrspace(1)* %27, i32 %33)
  br label %157

; <label>:48                                      ; preds = %13
  %49 = tail call spir_func %15 addrspace(1)* @87()
  %50 = getelementptr inbounds i8 addrspace(1)* %10, i64 16
  %51 = bitcast i8 addrspace(1)* %50 to i64 addrspace(1)*
  store i64 0, i64 addrspace(1)* %51, align 8
  %52 = icmp eq %13 addrspace(1)* addrspace(4)* %8, null
  br i1 %52, label %73, label %53

; <label>:53                                      ; preds = %48
  %54 = getelementptr inbounds %12 addrspace(1)* %24, i64 0, i32 2
  %55 = load i64 addrspace(1)* %54, align 8
  %56 = inttoptr i64 %55 to i32 addrspace(1)*
  %57 = getelementptr inbounds %12 addrspace(1)* %24, i64 0, i32 1
  %58 = load i32 addrspace(1)* %57, align 4
  %59 = tail call spir_func i32 @85(i32 addrspace(1)* %56, i32 %58)
  %60 = icmp slt i32 %59, 0
  br i1 %60, label %61, label %62

; <label>:61                                      ; preds = %53
  tail call spir_func void @86(i32 addrspace(1)* %27, i32 %33)
  br label %157

; <label>:62                                      ; preds = %53
  %63 = getelementptr inbounds %12 addrspace(1)* %24, i64 0, i32 3
  %64 = load i64 addrspace(1)* %63, align 8
  %65 = inttoptr i64 %64 to %14 addrspace(1)*
  %66 = sext i32 %59 to i64
  %67 = getelementptr inbounds %14 addrspace(1)* %65, i64 %66
  %68 = getelementptr inbounds %14 addrspace(1)* %67, i64 0, i32 0
  store i32 2, i32 addrspace(1)* %68, align 4
  %69 = getelementptr inbounds %14 addrspace(1)* %65, i64 %66, i32 1
  store i32 2, i32 addrspace(1)* %69, align 4
  %70 = getelementptr inbounds %14 addrspace(1)* %65, i64 %66, i32 3
  store i64 0, i64 addrspace(1)* %70, align 8
  %71 = ptrtoint %14 addrspace(1)* %67 to i64
  store i64 %71, i64 addrspace(1)* %51, align 8
  %72 = bitcast %13 addrspace(1)* addrspace(4)* %8 to %14 addrspace(1)* addrspace(4)*
  store %14 addrspace(1)* %67, %14 addrspace(1)* addrspace(4)* %72, align 8
  br label %73

; <label>:73                                      ; preds = %62, %48
  %74 = getelementptr inbounds %12 addrspace(1)* %24, i64 0, i32 9
  %75 = load i64 addrspace(1)* %74, align 8
  %76 = inttoptr i64 %75 to %17 addrspace(1)**
  %77 = ptrtoint i8 addrspace(1)* %9 to i64
  %78 = and i64 %77, 4294967295
  %79 = getelementptr inbounds %17 addrspace(1)** %76, i64 %78
  %80 = load %17 addrspace(1)** %79, align 8
  %81 = getelementptr inbounds i8 addrspace(1)* %10, i64 4
  %82 = bitcast i8 addrspace(1)* %81 to i32 addrspace(1)*
  store i32 %1, i32 addrspace(1)* %82, align 4
  %83 = getelementptr inbounds %12 addrspace(1)* %24, i64 0, i32 5
  %84 = atomicrmw add i32 addrspace(1)* %83, i32 1 acq_rel, !mem.scope !20
  %85 = getelementptr inbounds i8 addrspace(1)* %10, i64 8
  %86 = bitcast i8 addrspace(1)* %85 to i32 addrspace(1)*
  store i32 %84, i32 addrspace(1)* %86, align 4
  %87 = getelementptr inbounds i8 addrspace(1)* %10, i64 12
  %88 = bitcast i8 addrspace(1)* %87 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %88, align 4
  %89 = ptrtoint %15 addrspace(1)* %49 to i64
  %90 = getelementptr inbounds i8 addrspace(1)* %10, i64 24
  %91 = bitcast i8 addrspace(1)* %90 to i64 addrspace(1)*
  store i64 %89, i64 addrspace(1)* %91, align 8
  %92 = shl i32 %2, 16
  %93 = or i32 %92, 2562
  %94 = getelementptr inbounds i8 addrspace(1)* %10, i64 64
  %95 = bitcast i8 addrspace(1)* %94 to i32 addrspace(1)*
  store i32 %93, i32 addrspace(1)* %95, align 4
  %96 = trunc i64 %20 to i16
  %97 = getelementptr inbounds i8 addrspace(1)* %10, i64 68
  %98 = bitcast i8 addrspace(1)* %97 to i16 addrspace(1)*
  store i16 %96, i16 addrspace(1)* %98, align 2
  %99 = trunc i64 %21 to i16
  %100 = getelementptr inbounds i8 addrspace(1)* %10, i64 70
  %101 = bitcast i8 addrspace(1)* %100 to i16 addrspace(1)*
  store i16 %99, i16 addrspace(1)* %101, align 2
  %102 = trunc i64 %22 to i16
  %103 = getelementptr inbounds i8 addrspace(1)* %10, i64 72
  %104 = bitcast i8 addrspace(1)* %103 to i16 addrspace(1)*
  store i16 %102, i16 addrspace(1)* %104, align 2
  %105 = trunc i64 %17 to i32
  %106 = getelementptr inbounds i8 addrspace(1)* %10, i64 76
  %107 = bitcast i8 addrspace(1)* %106 to i32 addrspace(1)*
  store i32 %105, i32 addrspace(1)* %107, align 4
  %108 = trunc i64 %18 to i32
  %109 = getelementptr inbounds i8 addrspace(1)* %10, i64 80
  %110 = bitcast i8 addrspace(1)* %109 to i32 addrspace(1)*
  store i32 %108, i32 addrspace(1)* %110, align 4
  %111 = trunc i64 %19 to i32
  %112 = getelementptr inbounds i8 addrspace(1)* %10, i64 84
  %113 = bitcast i8 addrspace(1)* %112 to i32 addrspace(1)*
  store i32 %111, i32 addrspace(1)* %113, align 4
  %114 = getelementptr inbounds %17 addrspace(1)* %80, i64 0, i32 11
  %115 = load i32 addrspace(1)* %114, align 4
  %116 = getelementptr inbounds i8 addrspace(1)* %10, i64 88
  %117 = bitcast i8 addrspace(1)* %116 to i32 addrspace(1)*
  store i32 %115, i32 addrspace(1)* %117, align 4
  %118 = getelementptr inbounds i8 addrspace(1)* %10, i64 92
  %119 = bitcast i8 addrspace(1)* %118 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %119, align 4
  %120 = ptrtoint %17 addrspace(1)* %80 to i64
  %121 = getelementptr inbounds i8 addrspace(1)* %10, i64 96
  %122 = bitcast i8 addrspace(1)* %121 to i64 addrspace(1)*
  store i64 %120, i64 addrspace(1)* %122, align 8
  %123 = getelementptr inbounds i8 addrspace(1)* %10, i64 120
  %124 = bitcast i8 addrspace(1)* %123 to i64 addrspace(1)*
  store i64 0, i64 addrspace(1)* %124, align 8
  %125 = getelementptr inbounds i8 addrspace(1)* %10, i64 104
  %126 = bitcast i8 addrspace(1)* %125 to i64 addrspace(1)*
  %127 = load i64 addrspace(1)* %126, align 8
  %128 = inttoptr i64 %127 to i64 addrspace(1)*
  store i64 %14, i64 addrspace(1)* %128, align 8
  %129 = getelementptr inbounds i64 addrspace(1)* %128, i64 1
  store i64 %15, i64 addrspace(1)* %129, align 8
  %130 = getelementptr inbounds i64 addrspace(1)* %128, i64 2
  store i64 %16, i64 addrspace(1)* %130, align 8
  %131 = tail call spir_func i8 addrspace(1)* @89()
  %132 = ptrtoint i8 addrspace(1)* %131 to i64
  %133 = getelementptr inbounds i64 addrspace(1)* %128, i64 3
  store i64 %132, i64 addrspace(1)* %133, align 8
  %134 = ptrtoint %12 addrspace(1)* %24 to i64
  %135 = getelementptr inbounds i64 addrspace(1)* %128, i64 4
  store i64 %134, i64 addrspace(1)* %135, align 8
  %136 = getelementptr inbounds i64 addrspace(1)* %128, i64 5
  store i64 %29, i64 addrspace(1)* %136, align 8
  %137 = getelementptr inbounds %17 addrspace(1)* %80, i64 0, i32 12
  %138 = load i32 addrspace(1)* %137, align 4
  %139 = tail call spir_func i32 @90(i32 %138, i32 %12)
  %140 = zext i32 %139 to i64
  %141 = getelementptr inbounds i64 addrspace(1)* %128, i64 6
  store i64 %140, i64 addrspace(1)* %141, align 8
  %142 = sub i32 %11, %138
  %143 = add i32 %142, %139
  store i32 %143, i32 addrspace(1)* %119, align 4
  %144 = icmp eq i32 %6, 0
  br i1 %144, label %151, label %145

; <label>:145                                     ; preds = %73
  %146 = getelementptr inbounds i8 addrspace(1)* %10, i64 32
  %147 = bitcast i8 addrspace(1)* %146 to i64 addrspace(1)*
  %148 = load i64 addrspace(1)* %147, align 8
  %149 = inttoptr i64 %148 to i64 addrspace(1)*
  %150 = bitcast %13 addrspace(1)* addrspace(4)* %7 to i64 addrspace(4)*
  tail call spir_func void @88(i64 addrspace(1)* %149, i64 addrspace(4)* %150, i32 %6)
  br label %151

; <label>:151                                     ; preds = %145, %73
  %152 = getelementptr inbounds i8 addrspace(1)* %10, i64 40
  %153 = bitcast i8 addrspace(1)* %152 to i32 addrspace(1)*
  store i32 %6, i32 addrspace(1)* %153, align 4
  %154 = getelementptr inbounds %15 addrspace(1)* %49, i64 0, i32 3
  %155 = atomicrmw add i32 addrspace(1)* %154, i32 1 acq_rel, !mem.scope !20
  %156 = bitcast i8 addrspace(1)* %10 to i32 addrspace(1)*
  store atomic volatile i32 2, i32 addrspace(1)* %156 release, align 4, !mem.scope !20
  br label %157

; <label>:157                                     ; preds = %151, %61, %47
  %158 = phi i32 [ -1, %47 ], [ -1, %61 ], [ 0, %151 ]
  ret i32 %158
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__enqueue_internal_2_events(%11*, i32, i32, [3 x i64], [3 x i64], [3 x i64], i32, %13 addrspace(1)* addrspace(4)* nocapture readonly, %13 addrspace(1)* addrspace(4)*, i8 addrspace(1)*, i8 addrspace(1)*, i32, i32, i32, i32) #6 {
  %16 = extractvalue [3 x i64] %3, 0
  %17 = extractvalue [3 x i64] %3, 1
  %18 = extractvalue [3 x i64] %3, 2
  %19 = extractvalue [3 x i64] %4, 0
  %20 = extractvalue [3 x i64] %4, 1
  %21 = extractvalue [3 x i64] %4, 2
  %22 = extractvalue [3 x i64] %5, 0
  %23 = extractvalue [3 x i64] %5, 1
  %24 = extractvalue [3 x i64] %5, 2
  %25 = bitcast %11* %0 to %12*
  %26 = addrspacecast %12* %25 to %12 addrspace(1)*
  %27 = getelementptr inbounds %12 addrspace(1)* %26, i64 0, i32 4
  %28 = load i64 addrspace(1)* %27, align 8
  %29 = inttoptr i64 %28 to i32 addrspace(1)*
  %30 = getelementptr inbounds %12 addrspace(1)* %26, i64 1
  %31 = ptrtoint i8 addrspace(1)* %10 to i64
  %32 = ptrtoint %12 addrspace(1)* %30 to i64
  %33 = sub i64 %31, %32
  %34 = lshr exact i64 %33, 7
  %35 = trunc i64 %34 to i32
  %36 = trunc i64 %22 to i32
  %37 = trunc i64 %23 to i32
  %38 = tail call spir_func i32 @_Z5mul24jj(i32 %36, i32 %37) #2
  %39 = trunc i64 %24 to i32
  %40 = tail call spir_func i32 @_Z5mul24jj(i32 %38, i32 %39) #2
  %41 = icmp ugt i32 %40, 256
  %42 = zext i1 %41 to i32
  %43 = getelementptr inbounds %12 addrspace(1)* %26, i64 0, i32 6
  %44 = load i32 addrspace(1)* %43, align 4
  %45 = icmp ult i32 %44, %6
  %46 = zext i1 %45 to i32
  %47 = or i32 %46, %42
  %48 = icmp eq i32 %47, 0
  br i1 %48, label %50, label %49

; <label>:49                                      ; preds = %15
  tail call spir_func void @86(i32 addrspace(1)* %29, i32 %35)
  br label %163

; <label>:50                                      ; preds = %15
  %51 = tail call spir_func %15 addrspace(1)* @87()
  %52 = getelementptr inbounds i8 addrspace(1)* %10, i64 16
  %53 = bitcast i8 addrspace(1)* %52 to i64 addrspace(1)*
  store i64 0, i64 addrspace(1)* %53, align 8
  %54 = icmp eq %13 addrspace(1)* addrspace(4)* %8, null
  br i1 %54, label %75, label %55

; <label>:55                                      ; preds = %50
  %56 = getelementptr inbounds %12 addrspace(1)* %26, i64 0, i32 2
  %57 = load i64 addrspace(1)* %56, align 8
  %58 = inttoptr i64 %57 to i32 addrspace(1)*
  %59 = getelementptr inbounds %12 addrspace(1)* %26, i64 0, i32 1
  %60 = load i32 addrspace(1)* %59, align 4
  %61 = tail call spir_func i32 @85(i32 addrspace(1)* %58, i32 %60)
  %62 = icmp slt i32 %61, 0
  br i1 %62, label %63, label %64

; <label>:63                                      ; preds = %55
  tail call spir_func void @86(i32 addrspace(1)* %29, i32 %35)
  br label %163

; <label>:64                                      ; preds = %55
  %65 = getelementptr inbounds %12 addrspace(1)* %26, i64 0, i32 3
  %66 = load i64 addrspace(1)* %65, align 8
  %67 = inttoptr i64 %66 to %14 addrspace(1)*
  %68 = sext i32 %61 to i64
  %69 = getelementptr inbounds %14 addrspace(1)* %67, i64 %68
  %70 = getelementptr inbounds %14 addrspace(1)* %69, i64 0, i32 0
  store i32 2, i32 addrspace(1)* %70, align 4
  %71 = getelementptr inbounds %14 addrspace(1)* %67, i64 %68, i32 1
  store i32 2, i32 addrspace(1)* %71, align 4
  %72 = getelementptr inbounds %14 addrspace(1)* %67, i64 %68, i32 3
  store i64 0, i64 addrspace(1)* %72, align 8
  %73 = ptrtoint %14 addrspace(1)* %69 to i64
  store i64 %73, i64 addrspace(1)* %53, align 8
  %74 = bitcast %13 addrspace(1)* addrspace(4)* %8 to %14 addrspace(1)* addrspace(4)*
  store %14 addrspace(1)* %69, %14 addrspace(1)* addrspace(4)* %74, align 8
  br label %75

; <label>:75                                      ; preds = %64, %50
  %76 = getelementptr inbounds %12 addrspace(1)* %26, i64 0, i32 9
  %77 = load i64 addrspace(1)* %76, align 8
  %78 = inttoptr i64 %77 to %17 addrspace(1)**
  %79 = ptrtoint i8 addrspace(1)* %9 to i64
  %80 = and i64 %79, 4294967295
  %81 = getelementptr inbounds %17 addrspace(1)** %78, i64 %80
  %82 = load %17 addrspace(1)** %81, align 8
  %83 = getelementptr inbounds i8 addrspace(1)* %10, i64 4
  %84 = bitcast i8 addrspace(1)* %83 to i32 addrspace(1)*
  store i32 %1, i32 addrspace(1)* %84, align 4
  %85 = getelementptr inbounds %12 addrspace(1)* %26, i64 0, i32 5
  %86 = atomicrmw add i32 addrspace(1)* %85, i32 1 acq_rel, !mem.scope !21
  %87 = getelementptr inbounds i8 addrspace(1)* %10, i64 8
  %88 = bitcast i8 addrspace(1)* %87 to i32 addrspace(1)*
  store i32 %86, i32 addrspace(1)* %88, align 4
  %89 = getelementptr inbounds i8 addrspace(1)* %10, i64 12
  %90 = bitcast i8 addrspace(1)* %89 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %90, align 4
  %91 = ptrtoint %15 addrspace(1)* %51 to i64
  %92 = getelementptr inbounds i8 addrspace(1)* %10, i64 24
  %93 = bitcast i8 addrspace(1)* %92 to i64 addrspace(1)*
  store i64 %91, i64 addrspace(1)* %93, align 8
  %94 = shl i32 %2, 16
  %95 = or i32 %94, 2562
  %96 = getelementptr inbounds i8 addrspace(1)* %10, i64 64
  %97 = bitcast i8 addrspace(1)* %96 to i32 addrspace(1)*
  store i32 %95, i32 addrspace(1)* %97, align 4
  %98 = trunc i64 %22 to i16
  %99 = getelementptr inbounds i8 addrspace(1)* %10, i64 68
  %100 = bitcast i8 addrspace(1)* %99 to i16 addrspace(1)*
  store i16 %98, i16 addrspace(1)* %100, align 2
  %101 = trunc i64 %23 to i16
  %102 = getelementptr inbounds i8 addrspace(1)* %10, i64 70
  %103 = bitcast i8 addrspace(1)* %102 to i16 addrspace(1)*
  store i16 %101, i16 addrspace(1)* %103, align 2
  %104 = trunc i64 %24 to i16
  %105 = getelementptr inbounds i8 addrspace(1)* %10, i64 72
  %106 = bitcast i8 addrspace(1)* %105 to i16 addrspace(1)*
  store i16 %104, i16 addrspace(1)* %106, align 2
  %107 = trunc i64 %19 to i32
  %108 = getelementptr inbounds i8 addrspace(1)* %10, i64 76
  %109 = bitcast i8 addrspace(1)* %108 to i32 addrspace(1)*
  store i32 %107, i32 addrspace(1)* %109, align 4
  %110 = trunc i64 %20 to i32
  %111 = getelementptr inbounds i8 addrspace(1)* %10, i64 80
  %112 = bitcast i8 addrspace(1)* %111 to i32 addrspace(1)*
  store i32 %110, i32 addrspace(1)* %112, align 4
  %113 = trunc i64 %21 to i32
  %114 = getelementptr inbounds i8 addrspace(1)* %10, i64 84
  %115 = bitcast i8 addrspace(1)* %114 to i32 addrspace(1)*
  store i32 %113, i32 addrspace(1)* %115, align 4
  %116 = getelementptr inbounds %17 addrspace(1)* %82, i64 0, i32 11
  %117 = load i32 addrspace(1)* %116, align 4
  %118 = getelementptr inbounds i8 addrspace(1)* %10, i64 88
  %119 = bitcast i8 addrspace(1)* %118 to i32 addrspace(1)*
  store i32 %117, i32 addrspace(1)* %119, align 4
  %120 = getelementptr inbounds i8 addrspace(1)* %10, i64 92
  %121 = bitcast i8 addrspace(1)* %120 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %121, align 4
  %122 = ptrtoint %17 addrspace(1)* %82 to i64
  %123 = getelementptr inbounds i8 addrspace(1)* %10, i64 96
  %124 = bitcast i8 addrspace(1)* %123 to i64 addrspace(1)*
  store i64 %122, i64 addrspace(1)* %124, align 8
  %125 = getelementptr inbounds i8 addrspace(1)* %10, i64 120
  %126 = bitcast i8 addrspace(1)* %125 to i64 addrspace(1)*
  store i64 0, i64 addrspace(1)* %126, align 8
  %127 = getelementptr inbounds i8 addrspace(1)* %10, i64 104
  %128 = bitcast i8 addrspace(1)* %127 to i64 addrspace(1)*
  %129 = load i64 addrspace(1)* %128, align 8
  %130 = inttoptr i64 %129 to i64 addrspace(1)*
  store i64 %16, i64 addrspace(1)* %130, align 8
  %131 = getelementptr inbounds i64 addrspace(1)* %130, i64 1
  store i64 %17, i64 addrspace(1)* %131, align 8
  %132 = getelementptr inbounds i64 addrspace(1)* %130, i64 2
  store i64 %18, i64 addrspace(1)* %132, align 8
  %133 = tail call spir_func i8 addrspace(1)* @89()
  %134 = ptrtoint i8 addrspace(1)* %133 to i64
  %135 = getelementptr inbounds i64 addrspace(1)* %130, i64 3
  store i64 %134, i64 addrspace(1)* %135, align 8
  %136 = ptrtoint %12 addrspace(1)* %26 to i64
  %137 = getelementptr inbounds i64 addrspace(1)* %130, i64 4
  store i64 %136, i64 addrspace(1)* %137, align 8
  %138 = getelementptr inbounds i64 addrspace(1)* %130, i64 5
  store i64 %31, i64 addrspace(1)* %138, align 8
  %139 = getelementptr inbounds %17 addrspace(1)* %82, i64 0, i32 12
  %140 = load i32 addrspace(1)* %139, align 4
  %141 = tail call spir_func i32 @90(i32 %140, i32 %12)
  %142 = zext i32 %141 to i64
  %143 = getelementptr inbounds i64 addrspace(1)* %130, i64 6
  store i64 %142, i64 addrspace(1)* %143, align 8
  %144 = add i32 %141, %11
  %145 = tail call spir_func i32 @90(i32 %144, i32 %14)
  %146 = zext i32 %145 to i64
  %147 = getelementptr inbounds i64 addrspace(1)* %130, i64 7
  store i64 %146, i64 addrspace(1)* %147, align 8
  %148 = sub i32 %13, %140
  %149 = add i32 %148, %145
  store i32 %149, i32 addrspace(1)* %121, align 4
  %150 = icmp eq i32 %6, 0
  br i1 %150, label %157, label %151

; <label>:151                                     ; preds = %75
  %152 = getelementptr inbounds i8 addrspace(1)* %10, i64 32
  %153 = bitcast i8 addrspace(1)* %152 to i64 addrspace(1)*
  %154 = load i64 addrspace(1)* %153, align 8
  %155 = inttoptr i64 %154 to i64 addrspace(1)*
  %156 = bitcast %13 addrspace(1)* addrspace(4)* %7 to i64 addrspace(4)*
  tail call spir_func void @88(i64 addrspace(1)* %155, i64 addrspace(4)* %156, i32 %6)
  br label %157

; <label>:157                                     ; preds = %151, %75
  %158 = getelementptr inbounds i8 addrspace(1)* %10, i64 40
  %159 = bitcast i8 addrspace(1)* %158 to i32 addrspace(1)*
  store i32 %6, i32 addrspace(1)* %159, align 4
  %160 = getelementptr inbounds %15 addrspace(1)* %51, i64 0, i32 3
  %161 = atomicrmw add i32 addrspace(1)* %160, i32 1 acq_rel, !mem.scope !21
  %162 = bitcast i8 addrspace(1)* %10 to i32 addrspace(1)*
  store atomic volatile i32 2, i32 addrspace(1)* %162 release, align 4, !mem.scope !21
  br label %163

; <label>:163                                     ; preds = %157, %63, %49
  %164 = phi i32 [ -1, %49 ], [ -1, %63 ], [ 0, %157 ]
  ret i32 %164
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__enqueue_internal_3_events(%11*, i32, i32, [3 x i64], [3 x i64], [3 x i64], i32, %13 addrspace(1)* addrspace(4)* nocapture readonly, %13 addrspace(1)* addrspace(4)*, i8 addrspace(1)*, i8 addrspace(1)*, i32, i32, i32, i32, i32, i32) #6 {
  %18 = extractvalue [3 x i64] %3, 0
  %19 = extractvalue [3 x i64] %3, 1
  %20 = extractvalue [3 x i64] %3, 2
  %21 = extractvalue [3 x i64] %4, 0
  %22 = extractvalue [3 x i64] %4, 1
  %23 = extractvalue [3 x i64] %4, 2
  %24 = extractvalue [3 x i64] %5, 0
  %25 = extractvalue [3 x i64] %5, 1
  %26 = extractvalue [3 x i64] %5, 2
  %27 = bitcast %11* %0 to %12*
  %28 = addrspacecast %12* %27 to %12 addrspace(1)*
  %29 = getelementptr inbounds %12 addrspace(1)* %28, i64 0, i32 4
  %30 = load i64 addrspace(1)* %29, align 8
  %31 = inttoptr i64 %30 to i32 addrspace(1)*
  %32 = getelementptr inbounds %12 addrspace(1)* %28, i64 1
  %33 = ptrtoint i8 addrspace(1)* %10 to i64
  %34 = ptrtoint %12 addrspace(1)* %32 to i64
  %35 = sub i64 %33, %34
  %36 = lshr exact i64 %35, 7
  %37 = trunc i64 %36 to i32
  %38 = trunc i64 %24 to i32
  %39 = trunc i64 %25 to i32
  %40 = tail call spir_func i32 @_Z5mul24jj(i32 %38, i32 %39) #2
  %41 = trunc i64 %26 to i32
  %42 = tail call spir_func i32 @_Z5mul24jj(i32 %40, i32 %41) #2
  %43 = icmp ugt i32 %42, 256
  %44 = zext i1 %43 to i32
  %45 = getelementptr inbounds %12 addrspace(1)* %28, i64 0, i32 6
  %46 = load i32 addrspace(1)* %45, align 4
  %47 = icmp ult i32 %46, %6
  %48 = zext i1 %47 to i32
  %49 = or i32 %48, %44
  %50 = icmp eq i32 %49, 0
  br i1 %50, label %52, label %51

; <label>:51                                      ; preds = %17
  tail call spir_func void @86(i32 addrspace(1)* %31, i32 %37)
  br label %169

; <label>:52                                      ; preds = %17
  %53 = tail call spir_func %15 addrspace(1)* @87()
  %54 = getelementptr inbounds i8 addrspace(1)* %10, i64 16
  %55 = bitcast i8 addrspace(1)* %54 to i64 addrspace(1)*
  store i64 0, i64 addrspace(1)* %55, align 8
  %56 = icmp eq %13 addrspace(1)* addrspace(4)* %8, null
  br i1 %56, label %77, label %57

; <label>:57                                      ; preds = %52
  %58 = getelementptr inbounds %12 addrspace(1)* %28, i64 0, i32 2
  %59 = load i64 addrspace(1)* %58, align 8
  %60 = inttoptr i64 %59 to i32 addrspace(1)*
  %61 = getelementptr inbounds %12 addrspace(1)* %28, i64 0, i32 1
  %62 = load i32 addrspace(1)* %61, align 4
  %63 = tail call spir_func i32 @85(i32 addrspace(1)* %60, i32 %62)
  %64 = icmp slt i32 %63, 0
  br i1 %64, label %65, label %66

; <label>:65                                      ; preds = %57
  tail call spir_func void @86(i32 addrspace(1)* %31, i32 %37)
  br label %169

; <label>:66                                      ; preds = %57
  %67 = getelementptr inbounds %12 addrspace(1)* %28, i64 0, i32 3
  %68 = load i64 addrspace(1)* %67, align 8
  %69 = inttoptr i64 %68 to %14 addrspace(1)*
  %70 = sext i32 %63 to i64
  %71 = getelementptr inbounds %14 addrspace(1)* %69, i64 %70
  %72 = getelementptr inbounds %14 addrspace(1)* %71, i64 0, i32 0
  store i32 2, i32 addrspace(1)* %72, align 4
  %73 = getelementptr inbounds %14 addrspace(1)* %69, i64 %70, i32 1
  store i32 2, i32 addrspace(1)* %73, align 4
  %74 = getelementptr inbounds %14 addrspace(1)* %69, i64 %70, i32 3
  store i64 0, i64 addrspace(1)* %74, align 8
  %75 = ptrtoint %14 addrspace(1)* %71 to i64
  store i64 %75, i64 addrspace(1)* %55, align 8
  %76 = bitcast %13 addrspace(1)* addrspace(4)* %8 to %14 addrspace(1)* addrspace(4)*
  store %14 addrspace(1)* %71, %14 addrspace(1)* addrspace(4)* %76, align 8
  br label %77

; <label>:77                                      ; preds = %66, %52
  %78 = getelementptr inbounds %12 addrspace(1)* %28, i64 0, i32 9
  %79 = load i64 addrspace(1)* %78, align 8
  %80 = inttoptr i64 %79 to %17 addrspace(1)**
  %81 = ptrtoint i8 addrspace(1)* %9 to i64
  %82 = and i64 %81, 4294967295
  %83 = getelementptr inbounds %17 addrspace(1)** %80, i64 %82
  %84 = load %17 addrspace(1)** %83, align 8
  %85 = getelementptr inbounds i8 addrspace(1)* %10, i64 4
  %86 = bitcast i8 addrspace(1)* %85 to i32 addrspace(1)*
  store i32 %1, i32 addrspace(1)* %86, align 4
  %87 = getelementptr inbounds %12 addrspace(1)* %28, i64 0, i32 5
  %88 = atomicrmw add i32 addrspace(1)* %87, i32 1 acq_rel, !mem.scope !22
  %89 = getelementptr inbounds i8 addrspace(1)* %10, i64 8
  %90 = bitcast i8 addrspace(1)* %89 to i32 addrspace(1)*
  store i32 %88, i32 addrspace(1)* %90, align 4
  %91 = getelementptr inbounds i8 addrspace(1)* %10, i64 12
  %92 = bitcast i8 addrspace(1)* %91 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %92, align 4
  %93 = ptrtoint %15 addrspace(1)* %53 to i64
  %94 = getelementptr inbounds i8 addrspace(1)* %10, i64 24
  %95 = bitcast i8 addrspace(1)* %94 to i64 addrspace(1)*
  store i64 %93, i64 addrspace(1)* %95, align 8
  %96 = shl i32 %2, 16
  %97 = or i32 %96, 2562
  %98 = getelementptr inbounds i8 addrspace(1)* %10, i64 64
  %99 = bitcast i8 addrspace(1)* %98 to i32 addrspace(1)*
  store i32 %97, i32 addrspace(1)* %99, align 4
  %100 = trunc i64 %24 to i16
  %101 = getelementptr inbounds i8 addrspace(1)* %10, i64 68
  %102 = bitcast i8 addrspace(1)* %101 to i16 addrspace(1)*
  store i16 %100, i16 addrspace(1)* %102, align 2
  %103 = trunc i64 %25 to i16
  %104 = getelementptr inbounds i8 addrspace(1)* %10, i64 70
  %105 = bitcast i8 addrspace(1)* %104 to i16 addrspace(1)*
  store i16 %103, i16 addrspace(1)* %105, align 2
  %106 = trunc i64 %26 to i16
  %107 = getelementptr inbounds i8 addrspace(1)* %10, i64 72
  %108 = bitcast i8 addrspace(1)* %107 to i16 addrspace(1)*
  store i16 %106, i16 addrspace(1)* %108, align 2
  %109 = trunc i64 %21 to i32
  %110 = getelementptr inbounds i8 addrspace(1)* %10, i64 76
  %111 = bitcast i8 addrspace(1)* %110 to i32 addrspace(1)*
  store i32 %109, i32 addrspace(1)* %111, align 4
  %112 = trunc i64 %22 to i32
  %113 = getelementptr inbounds i8 addrspace(1)* %10, i64 80
  %114 = bitcast i8 addrspace(1)* %113 to i32 addrspace(1)*
  store i32 %112, i32 addrspace(1)* %114, align 4
  %115 = trunc i64 %23 to i32
  %116 = getelementptr inbounds i8 addrspace(1)* %10, i64 84
  %117 = bitcast i8 addrspace(1)* %116 to i32 addrspace(1)*
  store i32 %115, i32 addrspace(1)* %117, align 4
  %118 = getelementptr inbounds %17 addrspace(1)* %84, i64 0, i32 11
  %119 = load i32 addrspace(1)* %118, align 4
  %120 = getelementptr inbounds i8 addrspace(1)* %10, i64 88
  %121 = bitcast i8 addrspace(1)* %120 to i32 addrspace(1)*
  store i32 %119, i32 addrspace(1)* %121, align 4
  %122 = getelementptr inbounds i8 addrspace(1)* %10, i64 92
  %123 = bitcast i8 addrspace(1)* %122 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %123, align 4
  %124 = ptrtoint %17 addrspace(1)* %84 to i64
  %125 = getelementptr inbounds i8 addrspace(1)* %10, i64 96
  %126 = bitcast i8 addrspace(1)* %125 to i64 addrspace(1)*
  store i64 %124, i64 addrspace(1)* %126, align 8
  %127 = getelementptr inbounds i8 addrspace(1)* %10, i64 120
  %128 = bitcast i8 addrspace(1)* %127 to i64 addrspace(1)*
  store i64 0, i64 addrspace(1)* %128, align 8
  %129 = getelementptr inbounds i8 addrspace(1)* %10, i64 104
  %130 = bitcast i8 addrspace(1)* %129 to i64 addrspace(1)*
  %131 = load i64 addrspace(1)* %130, align 8
  %132 = inttoptr i64 %131 to i64 addrspace(1)*
  store i64 %18, i64 addrspace(1)* %132, align 8
  %133 = getelementptr inbounds i64 addrspace(1)* %132, i64 1
  store i64 %19, i64 addrspace(1)* %133, align 8
  %134 = getelementptr inbounds i64 addrspace(1)* %132, i64 2
  store i64 %20, i64 addrspace(1)* %134, align 8
  %135 = tail call spir_func i8 addrspace(1)* @89()
  %136 = ptrtoint i8 addrspace(1)* %135 to i64
  %137 = getelementptr inbounds i64 addrspace(1)* %132, i64 3
  store i64 %136, i64 addrspace(1)* %137, align 8
  %138 = ptrtoint %12 addrspace(1)* %28 to i64
  %139 = getelementptr inbounds i64 addrspace(1)* %132, i64 4
  store i64 %138, i64 addrspace(1)* %139, align 8
  %140 = getelementptr inbounds i64 addrspace(1)* %132, i64 5
  store i64 %33, i64 addrspace(1)* %140, align 8
  %141 = getelementptr inbounds %17 addrspace(1)* %84, i64 0, i32 12
  %142 = load i32 addrspace(1)* %141, align 4
  %143 = tail call spir_func i32 @90(i32 %142, i32 %12)
  %144 = zext i32 %143 to i64
  %145 = getelementptr inbounds i64 addrspace(1)* %132, i64 6
  store i64 %144, i64 addrspace(1)* %145, align 8
  %146 = add i32 %143, %11
  %147 = tail call spir_func i32 @90(i32 %146, i32 %14)
  %148 = zext i32 %147 to i64
  %149 = getelementptr inbounds i64 addrspace(1)* %132, i64 7
  store i64 %148, i64 addrspace(1)* %149, align 8
  %150 = add i32 %147, %13
  %151 = tail call spir_func i32 @90(i32 %150, i32 %16)
  %152 = zext i32 %151 to i64
  %153 = getelementptr inbounds i64 addrspace(1)* %132, i64 8
  store i64 %152, i64 addrspace(1)* %153, align 8
  %154 = sub i32 %15, %142
  %155 = add i32 %154, %151
  store i32 %155, i32 addrspace(1)* %123, align 4
  %156 = icmp eq i32 %6, 0
  br i1 %156, label %163, label %157

; <label>:157                                     ; preds = %77
  %158 = getelementptr inbounds i8 addrspace(1)* %10, i64 32
  %159 = bitcast i8 addrspace(1)* %158 to i64 addrspace(1)*
  %160 = load i64 addrspace(1)* %159, align 8
  %161 = inttoptr i64 %160 to i64 addrspace(1)*
  %162 = bitcast %13 addrspace(1)* addrspace(4)* %7 to i64 addrspace(4)*
  tail call spir_func void @88(i64 addrspace(1)* %161, i64 addrspace(4)* %162, i32 %6)
  br label %163

; <label>:163                                     ; preds = %157, %77
  %164 = getelementptr inbounds i8 addrspace(1)* %10, i64 40
  %165 = bitcast i8 addrspace(1)* %164 to i32 addrspace(1)*
  store i32 %6, i32 addrspace(1)* %165, align 4
  %166 = getelementptr inbounds %15 addrspace(1)* %53, i64 0, i32 3
  %167 = atomicrmw add i32 addrspace(1)* %166, i32 1 acq_rel, !mem.scope !22
  %168 = bitcast i8 addrspace(1)* %10 to i32 addrspace(1)*
  store atomic volatile i32 2, i32 addrspace(1)* %168 release, align 4, !mem.scope !22
  br label %169

; <label>:169                                     ; preds = %163, %65, %51
  %170 = phi i32 [ -1, %51 ], [ -1, %65 ], [ 0, %163 ]
  ret i32 %170
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__enqueue_internal_4_events(%11*, i32, i32, [3 x i64], [3 x i64], [3 x i64], i32, %13 addrspace(1)* addrspace(4)* nocapture readonly, %13 addrspace(1)* addrspace(4)*, i8 addrspace(1)*, i8 addrspace(1)*, i32, i32, i32, i32, i32, i32, i32, i32) #6 {
  %20 = extractvalue [3 x i64] %3, 0
  %21 = extractvalue [3 x i64] %3, 1
  %22 = extractvalue [3 x i64] %3, 2
  %23 = extractvalue [3 x i64] %4, 0
  %24 = extractvalue [3 x i64] %4, 1
  %25 = extractvalue [3 x i64] %4, 2
  %26 = extractvalue [3 x i64] %5, 0
  %27 = extractvalue [3 x i64] %5, 1
  %28 = extractvalue [3 x i64] %5, 2
  %29 = bitcast %11* %0 to %12*
  %30 = addrspacecast %12* %29 to %12 addrspace(1)*
  %31 = getelementptr inbounds %12 addrspace(1)* %30, i64 0, i32 4
  %32 = load i64 addrspace(1)* %31, align 8
  %33 = inttoptr i64 %32 to i32 addrspace(1)*
  %34 = getelementptr inbounds %12 addrspace(1)* %30, i64 1
  %35 = ptrtoint i8 addrspace(1)* %10 to i64
  %36 = ptrtoint %12 addrspace(1)* %34 to i64
  %37 = sub i64 %35, %36
  %38 = lshr exact i64 %37, 7
  %39 = trunc i64 %38 to i32
  %40 = trunc i64 %26 to i32
  %41 = trunc i64 %27 to i32
  %42 = tail call spir_func i32 @_Z5mul24jj(i32 %40, i32 %41) #2
  %43 = trunc i64 %28 to i32
  %44 = tail call spir_func i32 @_Z5mul24jj(i32 %42, i32 %43) #2
  %45 = icmp ugt i32 %44, 256
  %46 = zext i1 %45 to i32
  %47 = getelementptr inbounds %12 addrspace(1)* %30, i64 0, i32 6
  %48 = load i32 addrspace(1)* %47, align 4
  %49 = icmp ult i32 %48, %6
  %50 = zext i1 %49 to i32
  %51 = or i32 %50, %46
  %52 = icmp eq i32 %51, 0
  br i1 %52, label %54, label %53

; <label>:53                                      ; preds = %19
  tail call spir_func void @86(i32 addrspace(1)* %33, i32 %39)
  br label %175

; <label>:54                                      ; preds = %19
  %55 = tail call spir_func %15 addrspace(1)* @87()
  %56 = getelementptr inbounds i8 addrspace(1)* %10, i64 16
  %57 = bitcast i8 addrspace(1)* %56 to i64 addrspace(1)*
  store i64 0, i64 addrspace(1)* %57, align 8
  %58 = icmp eq %13 addrspace(1)* addrspace(4)* %8, null
  br i1 %58, label %79, label %59

; <label>:59                                      ; preds = %54
  %60 = getelementptr inbounds %12 addrspace(1)* %30, i64 0, i32 2
  %61 = load i64 addrspace(1)* %60, align 8
  %62 = inttoptr i64 %61 to i32 addrspace(1)*
  %63 = getelementptr inbounds %12 addrspace(1)* %30, i64 0, i32 1
  %64 = load i32 addrspace(1)* %63, align 4
  %65 = tail call spir_func i32 @85(i32 addrspace(1)* %62, i32 %64)
  %66 = icmp slt i32 %65, 0
  br i1 %66, label %67, label %68

; <label>:67                                      ; preds = %59
  tail call spir_func void @86(i32 addrspace(1)* %33, i32 %39)
  br label %175

; <label>:68                                      ; preds = %59
  %69 = getelementptr inbounds %12 addrspace(1)* %30, i64 0, i32 3
  %70 = load i64 addrspace(1)* %69, align 8
  %71 = inttoptr i64 %70 to %14 addrspace(1)*
  %72 = sext i32 %65 to i64
  %73 = getelementptr inbounds %14 addrspace(1)* %71, i64 %72
  %74 = getelementptr inbounds %14 addrspace(1)* %73, i64 0, i32 0
  store i32 2, i32 addrspace(1)* %74, align 4
  %75 = getelementptr inbounds %14 addrspace(1)* %71, i64 %72, i32 1
  store i32 2, i32 addrspace(1)* %75, align 4
  %76 = getelementptr inbounds %14 addrspace(1)* %71, i64 %72, i32 3
  store i64 0, i64 addrspace(1)* %76, align 8
  %77 = ptrtoint %14 addrspace(1)* %73 to i64
  store i64 %77, i64 addrspace(1)* %57, align 8
  %78 = bitcast %13 addrspace(1)* addrspace(4)* %8 to %14 addrspace(1)* addrspace(4)*
  store %14 addrspace(1)* %73, %14 addrspace(1)* addrspace(4)* %78, align 8
  br label %79

; <label>:79                                      ; preds = %68, %54
  %80 = getelementptr inbounds %12 addrspace(1)* %30, i64 0, i32 9
  %81 = load i64 addrspace(1)* %80, align 8
  %82 = inttoptr i64 %81 to %17 addrspace(1)**
  %83 = ptrtoint i8 addrspace(1)* %9 to i64
  %84 = and i64 %83, 4294967295
  %85 = getelementptr inbounds %17 addrspace(1)** %82, i64 %84
  %86 = load %17 addrspace(1)** %85, align 8
  %87 = getelementptr inbounds i8 addrspace(1)* %10, i64 4
  %88 = bitcast i8 addrspace(1)* %87 to i32 addrspace(1)*
  store i32 %1, i32 addrspace(1)* %88, align 4
  %89 = getelementptr inbounds %12 addrspace(1)* %30, i64 0, i32 5
  %90 = atomicrmw add i32 addrspace(1)* %89, i32 1 acq_rel, !mem.scope !23
  %91 = getelementptr inbounds i8 addrspace(1)* %10, i64 8
  %92 = bitcast i8 addrspace(1)* %91 to i32 addrspace(1)*
  store i32 %90, i32 addrspace(1)* %92, align 4
  %93 = getelementptr inbounds i8 addrspace(1)* %10, i64 12
  %94 = bitcast i8 addrspace(1)* %93 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %94, align 4
  %95 = ptrtoint %15 addrspace(1)* %55 to i64
  %96 = getelementptr inbounds i8 addrspace(1)* %10, i64 24
  %97 = bitcast i8 addrspace(1)* %96 to i64 addrspace(1)*
  store i64 %95, i64 addrspace(1)* %97, align 8
  %98 = shl i32 %2, 16
  %99 = or i32 %98, 2562
  %100 = getelementptr inbounds i8 addrspace(1)* %10, i64 64
  %101 = bitcast i8 addrspace(1)* %100 to i32 addrspace(1)*
  store i32 %99, i32 addrspace(1)* %101, align 4
  %102 = trunc i64 %26 to i16
  %103 = getelementptr inbounds i8 addrspace(1)* %10, i64 68
  %104 = bitcast i8 addrspace(1)* %103 to i16 addrspace(1)*
  store i16 %102, i16 addrspace(1)* %104, align 2
  %105 = trunc i64 %27 to i16
  %106 = getelementptr inbounds i8 addrspace(1)* %10, i64 70
  %107 = bitcast i8 addrspace(1)* %106 to i16 addrspace(1)*
  store i16 %105, i16 addrspace(1)* %107, align 2
  %108 = trunc i64 %28 to i16
  %109 = getelementptr inbounds i8 addrspace(1)* %10, i64 72
  %110 = bitcast i8 addrspace(1)* %109 to i16 addrspace(1)*
  store i16 %108, i16 addrspace(1)* %110, align 2
  %111 = trunc i64 %23 to i32
  %112 = getelementptr inbounds i8 addrspace(1)* %10, i64 76
  %113 = bitcast i8 addrspace(1)* %112 to i32 addrspace(1)*
  store i32 %111, i32 addrspace(1)* %113, align 4
  %114 = trunc i64 %24 to i32
  %115 = getelementptr inbounds i8 addrspace(1)* %10, i64 80
  %116 = bitcast i8 addrspace(1)* %115 to i32 addrspace(1)*
  store i32 %114, i32 addrspace(1)* %116, align 4
  %117 = trunc i64 %25 to i32
  %118 = getelementptr inbounds i8 addrspace(1)* %10, i64 84
  %119 = bitcast i8 addrspace(1)* %118 to i32 addrspace(1)*
  store i32 %117, i32 addrspace(1)* %119, align 4
  %120 = getelementptr inbounds %17 addrspace(1)* %86, i64 0, i32 11
  %121 = load i32 addrspace(1)* %120, align 4
  %122 = getelementptr inbounds i8 addrspace(1)* %10, i64 88
  %123 = bitcast i8 addrspace(1)* %122 to i32 addrspace(1)*
  store i32 %121, i32 addrspace(1)* %123, align 4
  %124 = getelementptr inbounds i8 addrspace(1)* %10, i64 92
  %125 = bitcast i8 addrspace(1)* %124 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %125, align 4
  %126 = ptrtoint %17 addrspace(1)* %86 to i64
  %127 = getelementptr inbounds i8 addrspace(1)* %10, i64 96
  %128 = bitcast i8 addrspace(1)* %127 to i64 addrspace(1)*
  store i64 %126, i64 addrspace(1)* %128, align 8
  %129 = getelementptr inbounds i8 addrspace(1)* %10, i64 120
  %130 = bitcast i8 addrspace(1)* %129 to i64 addrspace(1)*
  store i64 0, i64 addrspace(1)* %130, align 8
  %131 = getelementptr inbounds i8 addrspace(1)* %10, i64 104
  %132 = bitcast i8 addrspace(1)* %131 to i64 addrspace(1)*
  %133 = load i64 addrspace(1)* %132, align 8
  %134 = inttoptr i64 %133 to i64 addrspace(1)*
  store i64 %20, i64 addrspace(1)* %134, align 8
  %135 = getelementptr inbounds i64 addrspace(1)* %134, i64 1
  store i64 %21, i64 addrspace(1)* %135, align 8
  %136 = getelementptr inbounds i64 addrspace(1)* %134, i64 2
  store i64 %22, i64 addrspace(1)* %136, align 8
  %137 = tail call spir_func i8 addrspace(1)* @89()
  %138 = ptrtoint i8 addrspace(1)* %137 to i64
  %139 = getelementptr inbounds i64 addrspace(1)* %134, i64 3
  store i64 %138, i64 addrspace(1)* %139, align 8
  %140 = ptrtoint %12 addrspace(1)* %30 to i64
  %141 = getelementptr inbounds i64 addrspace(1)* %134, i64 4
  store i64 %140, i64 addrspace(1)* %141, align 8
  %142 = getelementptr inbounds i64 addrspace(1)* %134, i64 5
  store i64 %35, i64 addrspace(1)* %142, align 8
  %143 = getelementptr inbounds %17 addrspace(1)* %86, i64 0, i32 12
  %144 = load i32 addrspace(1)* %143, align 4
  %145 = tail call spir_func i32 @90(i32 %144, i32 %12)
  %146 = zext i32 %145 to i64
  %147 = getelementptr inbounds i64 addrspace(1)* %134, i64 6
  store i64 %146, i64 addrspace(1)* %147, align 8
  %148 = add i32 %145, %11
  %149 = tail call spir_func i32 @90(i32 %148, i32 %14)
  %150 = zext i32 %149 to i64
  %151 = getelementptr inbounds i64 addrspace(1)* %134, i64 7
  store i64 %150, i64 addrspace(1)* %151, align 8
  %152 = add i32 %149, %13
  %153 = tail call spir_func i32 @90(i32 %152, i32 %16)
  %154 = zext i32 %153 to i64
  %155 = getelementptr inbounds i64 addrspace(1)* %134, i64 8
  store i64 %154, i64 addrspace(1)* %155, align 8
  %156 = add i32 %153, %15
  %157 = tail call spir_func i32 @90(i32 %156, i32 %18)
  %158 = zext i32 %157 to i64
  %159 = getelementptr inbounds i64 addrspace(1)* %134, i64 9
  store i64 %158, i64 addrspace(1)* %159, align 8
  %160 = sub i32 %17, %144
  %161 = add i32 %160, %157
  store i32 %161, i32 addrspace(1)* %125, align 4
  %162 = icmp eq i32 %6, 0
  br i1 %162, label %169, label %163

; <label>:163                                     ; preds = %79
  %164 = getelementptr inbounds i8 addrspace(1)* %10, i64 32
  %165 = bitcast i8 addrspace(1)* %164 to i64 addrspace(1)*
  %166 = load i64 addrspace(1)* %165, align 8
  %167 = inttoptr i64 %166 to i64 addrspace(1)*
  %168 = bitcast %13 addrspace(1)* addrspace(4)* %7 to i64 addrspace(4)*
  tail call spir_func void @88(i64 addrspace(1)* %167, i64 addrspace(4)* %168, i32 %6)
  br label %169

; <label>:169                                     ; preds = %163, %79
  %170 = getelementptr inbounds i8 addrspace(1)* %10, i64 40
  %171 = bitcast i8 addrspace(1)* %170 to i32 addrspace(1)*
  store i32 %6, i32 addrspace(1)* %171, align 4
  %172 = getelementptr inbounds %15 addrspace(1)* %55, i64 0, i32 3
  %173 = atomicrmw add i32 addrspace(1)* %172, i32 1 acq_rel, !mem.scope !23
  %174 = bitcast i8 addrspace(1)* %10 to i32 addrspace(1)*
  store atomic volatile i32 2, i32 addrspace(1)* %174 release, align 4, !mem.scope !23
  br label %175

; <label>:175                                     ; preds = %169, %67, %53
  %176 = phi i32 [ -1, %53 ], [ -1, %67 ], [ 0, %169 ]
  ret i32 %176
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__enqueue_internal_5_events(%11*, i32, i32, [3 x i64], [3 x i64], [3 x i64], i32, %13 addrspace(1)* addrspace(4)* nocapture readonly, %13 addrspace(1)* addrspace(4)*, i8 addrspace(1)*, i8 addrspace(1)*, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32) #6 {
  %22 = extractvalue [3 x i64] %3, 0
  %23 = extractvalue [3 x i64] %3, 1
  %24 = extractvalue [3 x i64] %3, 2
  %25 = extractvalue [3 x i64] %4, 0
  %26 = extractvalue [3 x i64] %4, 1
  %27 = extractvalue [3 x i64] %4, 2
  %28 = extractvalue [3 x i64] %5, 0
  %29 = extractvalue [3 x i64] %5, 1
  %30 = extractvalue [3 x i64] %5, 2
  %31 = bitcast %11* %0 to %12*
  %32 = addrspacecast %12* %31 to %12 addrspace(1)*
  %33 = getelementptr inbounds %12 addrspace(1)* %32, i64 0, i32 4
  %34 = load i64 addrspace(1)* %33, align 8
  %35 = inttoptr i64 %34 to i32 addrspace(1)*
  %36 = getelementptr inbounds %12 addrspace(1)* %32, i64 1
  %37 = ptrtoint i8 addrspace(1)* %10 to i64
  %38 = ptrtoint %12 addrspace(1)* %36 to i64
  %39 = sub i64 %37, %38
  %40 = lshr exact i64 %39, 7
  %41 = trunc i64 %40 to i32
  %42 = trunc i64 %28 to i32
  %43 = trunc i64 %29 to i32
  %44 = tail call spir_func i32 @_Z5mul24jj(i32 %42, i32 %43) #2
  %45 = trunc i64 %30 to i32
  %46 = tail call spir_func i32 @_Z5mul24jj(i32 %44, i32 %45) #2
  %47 = icmp ugt i32 %46, 256
  %48 = zext i1 %47 to i32
  %49 = getelementptr inbounds %12 addrspace(1)* %32, i64 0, i32 6
  %50 = load i32 addrspace(1)* %49, align 4
  %51 = icmp ult i32 %50, %6
  %52 = zext i1 %51 to i32
  %53 = or i32 %52, %48
  %54 = icmp eq i32 %53, 0
  br i1 %54, label %56, label %55

; <label>:55                                      ; preds = %21
  tail call spir_func void @86(i32 addrspace(1)* %35, i32 %41)
  br label %181

; <label>:56                                      ; preds = %21
  %57 = tail call spir_func %15 addrspace(1)* @87()
  %58 = getelementptr inbounds i8 addrspace(1)* %10, i64 16
  %59 = bitcast i8 addrspace(1)* %58 to i64 addrspace(1)*
  store i64 0, i64 addrspace(1)* %59, align 8
  %60 = icmp eq %13 addrspace(1)* addrspace(4)* %8, null
  br i1 %60, label %81, label %61

; <label>:61                                      ; preds = %56
  %62 = getelementptr inbounds %12 addrspace(1)* %32, i64 0, i32 2
  %63 = load i64 addrspace(1)* %62, align 8
  %64 = inttoptr i64 %63 to i32 addrspace(1)*
  %65 = getelementptr inbounds %12 addrspace(1)* %32, i64 0, i32 1
  %66 = load i32 addrspace(1)* %65, align 4
  %67 = tail call spir_func i32 @85(i32 addrspace(1)* %64, i32 %66)
  %68 = icmp slt i32 %67, 0
  br i1 %68, label %69, label %70

; <label>:69                                      ; preds = %61
  tail call spir_func void @86(i32 addrspace(1)* %35, i32 %41)
  br label %181

; <label>:70                                      ; preds = %61
  %71 = getelementptr inbounds %12 addrspace(1)* %32, i64 0, i32 3
  %72 = load i64 addrspace(1)* %71, align 8
  %73 = inttoptr i64 %72 to %14 addrspace(1)*
  %74 = sext i32 %67 to i64
  %75 = getelementptr inbounds %14 addrspace(1)* %73, i64 %74
  %76 = getelementptr inbounds %14 addrspace(1)* %75, i64 0, i32 0
  store i32 2, i32 addrspace(1)* %76, align 4
  %77 = getelementptr inbounds %14 addrspace(1)* %73, i64 %74, i32 1
  store i32 2, i32 addrspace(1)* %77, align 4
  %78 = getelementptr inbounds %14 addrspace(1)* %73, i64 %74, i32 3
  store i64 0, i64 addrspace(1)* %78, align 8
  %79 = ptrtoint %14 addrspace(1)* %75 to i64
  store i64 %79, i64 addrspace(1)* %59, align 8
  %80 = bitcast %13 addrspace(1)* addrspace(4)* %8 to %14 addrspace(1)* addrspace(4)*
  store %14 addrspace(1)* %75, %14 addrspace(1)* addrspace(4)* %80, align 8
  br label %81

; <label>:81                                      ; preds = %70, %56
  %82 = getelementptr inbounds %12 addrspace(1)* %32, i64 0, i32 9
  %83 = load i64 addrspace(1)* %82, align 8
  %84 = inttoptr i64 %83 to %17 addrspace(1)**
  %85 = ptrtoint i8 addrspace(1)* %9 to i64
  %86 = and i64 %85, 4294967295
  %87 = getelementptr inbounds %17 addrspace(1)** %84, i64 %86
  %88 = load %17 addrspace(1)** %87, align 8
  %89 = getelementptr inbounds i8 addrspace(1)* %10, i64 4
  %90 = bitcast i8 addrspace(1)* %89 to i32 addrspace(1)*
  store i32 %1, i32 addrspace(1)* %90, align 4
  %91 = getelementptr inbounds %12 addrspace(1)* %32, i64 0, i32 5
  %92 = atomicrmw add i32 addrspace(1)* %91, i32 1 acq_rel, !mem.scope !24
  %93 = getelementptr inbounds i8 addrspace(1)* %10, i64 8
  %94 = bitcast i8 addrspace(1)* %93 to i32 addrspace(1)*
  store i32 %92, i32 addrspace(1)* %94, align 4
  %95 = getelementptr inbounds i8 addrspace(1)* %10, i64 12
  %96 = bitcast i8 addrspace(1)* %95 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %96, align 4
  %97 = ptrtoint %15 addrspace(1)* %57 to i64
  %98 = getelementptr inbounds i8 addrspace(1)* %10, i64 24
  %99 = bitcast i8 addrspace(1)* %98 to i64 addrspace(1)*
  store i64 %97, i64 addrspace(1)* %99, align 8
  %100 = shl i32 %2, 16
  %101 = or i32 %100, 2562
  %102 = getelementptr inbounds i8 addrspace(1)* %10, i64 64
  %103 = bitcast i8 addrspace(1)* %102 to i32 addrspace(1)*
  store i32 %101, i32 addrspace(1)* %103, align 4
  %104 = trunc i64 %28 to i16
  %105 = getelementptr inbounds i8 addrspace(1)* %10, i64 68
  %106 = bitcast i8 addrspace(1)* %105 to i16 addrspace(1)*
  store i16 %104, i16 addrspace(1)* %106, align 2
  %107 = trunc i64 %29 to i16
  %108 = getelementptr inbounds i8 addrspace(1)* %10, i64 70
  %109 = bitcast i8 addrspace(1)* %108 to i16 addrspace(1)*
  store i16 %107, i16 addrspace(1)* %109, align 2
  %110 = trunc i64 %30 to i16
  %111 = getelementptr inbounds i8 addrspace(1)* %10, i64 72
  %112 = bitcast i8 addrspace(1)* %111 to i16 addrspace(1)*
  store i16 %110, i16 addrspace(1)* %112, align 2
  %113 = trunc i64 %25 to i32
  %114 = getelementptr inbounds i8 addrspace(1)* %10, i64 76
  %115 = bitcast i8 addrspace(1)* %114 to i32 addrspace(1)*
  store i32 %113, i32 addrspace(1)* %115, align 4
  %116 = trunc i64 %26 to i32
  %117 = getelementptr inbounds i8 addrspace(1)* %10, i64 80
  %118 = bitcast i8 addrspace(1)* %117 to i32 addrspace(1)*
  store i32 %116, i32 addrspace(1)* %118, align 4
  %119 = trunc i64 %27 to i32
  %120 = getelementptr inbounds i8 addrspace(1)* %10, i64 84
  %121 = bitcast i8 addrspace(1)* %120 to i32 addrspace(1)*
  store i32 %119, i32 addrspace(1)* %121, align 4
  %122 = getelementptr inbounds %17 addrspace(1)* %88, i64 0, i32 11
  %123 = load i32 addrspace(1)* %122, align 4
  %124 = getelementptr inbounds i8 addrspace(1)* %10, i64 88
  %125 = bitcast i8 addrspace(1)* %124 to i32 addrspace(1)*
  store i32 %123, i32 addrspace(1)* %125, align 4
  %126 = getelementptr inbounds i8 addrspace(1)* %10, i64 92
  %127 = bitcast i8 addrspace(1)* %126 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %127, align 4
  %128 = ptrtoint %17 addrspace(1)* %88 to i64
  %129 = getelementptr inbounds i8 addrspace(1)* %10, i64 96
  %130 = bitcast i8 addrspace(1)* %129 to i64 addrspace(1)*
  store i64 %128, i64 addrspace(1)* %130, align 8
  %131 = getelementptr inbounds i8 addrspace(1)* %10, i64 120
  %132 = bitcast i8 addrspace(1)* %131 to i64 addrspace(1)*
  store i64 0, i64 addrspace(1)* %132, align 8
  %133 = getelementptr inbounds i8 addrspace(1)* %10, i64 104
  %134 = bitcast i8 addrspace(1)* %133 to i64 addrspace(1)*
  %135 = load i64 addrspace(1)* %134, align 8
  %136 = inttoptr i64 %135 to i64 addrspace(1)*
  store i64 %22, i64 addrspace(1)* %136, align 8
  %137 = getelementptr inbounds i64 addrspace(1)* %136, i64 1
  store i64 %23, i64 addrspace(1)* %137, align 8
  %138 = getelementptr inbounds i64 addrspace(1)* %136, i64 2
  store i64 %24, i64 addrspace(1)* %138, align 8
  %139 = tail call spir_func i8 addrspace(1)* @89()
  %140 = ptrtoint i8 addrspace(1)* %139 to i64
  %141 = getelementptr inbounds i64 addrspace(1)* %136, i64 3
  store i64 %140, i64 addrspace(1)* %141, align 8
  %142 = ptrtoint %12 addrspace(1)* %32 to i64
  %143 = getelementptr inbounds i64 addrspace(1)* %136, i64 4
  store i64 %142, i64 addrspace(1)* %143, align 8
  %144 = getelementptr inbounds i64 addrspace(1)* %136, i64 5
  store i64 %37, i64 addrspace(1)* %144, align 8
  %145 = getelementptr inbounds %17 addrspace(1)* %88, i64 0, i32 12
  %146 = load i32 addrspace(1)* %145, align 4
  %147 = tail call spir_func i32 @90(i32 %146, i32 %12)
  %148 = zext i32 %147 to i64
  %149 = getelementptr inbounds i64 addrspace(1)* %136, i64 6
  store i64 %148, i64 addrspace(1)* %149, align 8
  %150 = add i32 %147, %11
  %151 = tail call spir_func i32 @90(i32 %150, i32 %14)
  %152 = zext i32 %151 to i64
  %153 = getelementptr inbounds i64 addrspace(1)* %136, i64 7
  store i64 %152, i64 addrspace(1)* %153, align 8
  %154 = add i32 %151, %13
  %155 = tail call spir_func i32 @90(i32 %154, i32 %16)
  %156 = zext i32 %155 to i64
  %157 = getelementptr inbounds i64 addrspace(1)* %136, i64 8
  store i64 %156, i64 addrspace(1)* %157, align 8
  %158 = add i32 %155, %15
  %159 = tail call spir_func i32 @90(i32 %158, i32 %18)
  %160 = zext i32 %159 to i64
  %161 = getelementptr inbounds i64 addrspace(1)* %136, i64 9
  store i64 %160, i64 addrspace(1)* %161, align 8
  %162 = add i32 %159, %17
  %163 = tail call spir_func i32 @90(i32 %162, i32 %20)
  %164 = zext i32 %163 to i64
  %165 = getelementptr inbounds i64 addrspace(1)* %136, i64 10
  store i64 %164, i64 addrspace(1)* %165, align 8
  %166 = sub i32 %19, %146
  %167 = add i32 %166, %163
  store i32 %167, i32 addrspace(1)* %127, align 4
  %168 = icmp eq i32 %6, 0
  br i1 %168, label %175, label %169

; <label>:169                                     ; preds = %81
  %170 = getelementptr inbounds i8 addrspace(1)* %10, i64 32
  %171 = bitcast i8 addrspace(1)* %170 to i64 addrspace(1)*
  %172 = load i64 addrspace(1)* %171, align 8
  %173 = inttoptr i64 %172 to i64 addrspace(1)*
  %174 = bitcast %13 addrspace(1)* addrspace(4)* %7 to i64 addrspace(4)*
  tail call spir_func void @88(i64 addrspace(1)* %173, i64 addrspace(4)* %174, i32 %6)
  br label %175

; <label>:175                                     ; preds = %169, %81
  %176 = getelementptr inbounds i8 addrspace(1)* %10, i64 40
  %177 = bitcast i8 addrspace(1)* %176 to i32 addrspace(1)*
  store i32 %6, i32 addrspace(1)* %177, align 4
  %178 = getelementptr inbounds %15 addrspace(1)* %57, i64 0, i32 3
  %179 = atomicrmw add i32 addrspace(1)* %178, i32 1 acq_rel, !mem.scope !24
  %180 = bitcast i8 addrspace(1)* %10 to i32 addrspace(1)*
  store atomic volatile i32 2, i32 addrspace(1)* %180 release, align 4, !mem.scope !24
  br label %181

; <label>:181                                     ; preds = %175, %69, %55
  %182 = phi i32 [ -1, %55 ], [ -1, %69 ], [ 0, %175 ]
  ret i32 %182
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__enqueue_internal_6_events(%11*, i32, i32, [3 x i64], [3 x i64], [3 x i64], i32, %13 addrspace(1)* addrspace(4)* nocapture readonly, %13 addrspace(1)* addrspace(4)*, i8 addrspace(1)*, i8 addrspace(1)*, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32) #6 {
  %24 = extractvalue [3 x i64] %3, 0
  %25 = extractvalue [3 x i64] %3, 1
  %26 = extractvalue [3 x i64] %3, 2
  %27 = extractvalue [3 x i64] %4, 0
  %28 = extractvalue [3 x i64] %4, 1
  %29 = extractvalue [3 x i64] %4, 2
  %30 = extractvalue [3 x i64] %5, 0
  %31 = extractvalue [3 x i64] %5, 1
  %32 = extractvalue [3 x i64] %5, 2
  %33 = bitcast %11* %0 to %12*
  %34 = addrspacecast %12* %33 to %12 addrspace(1)*
  %35 = getelementptr inbounds %12 addrspace(1)* %34, i64 0, i32 4
  %36 = load i64 addrspace(1)* %35, align 8
  %37 = inttoptr i64 %36 to i32 addrspace(1)*
  %38 = getelementptr inbounds %12 addrspace(1)* %34, i64 1
  %39 = ptrtoint i8 addrspace(1)* %10 to i64
  %40 = ptrtoint %12 addrspace(1)* %38 to i64
  %41 = sub i64 %39, %40
  %42 = lshr exact i64 %41, 7
  %43 = trunc i64 %42 to i32
  %44 = trunc i64 %30 to i32
  %45 = trunc i64 %31 to i32
  %46 = tail call spir_func i32 @_Z5mul24jj(i32 %44, i32 %45) #2
  %47 = trunc i64 %32 to i32
  %48 = tail call spir_func i32 @_Z5mul24jj(i32 %46, i32 %47) #2
  %49 = icmp ugt i32 %48, 256
  %50 = zext i1 %49 to i32
  %51 = getelementptr inbounds %12 addrspace(1)* %34, i64 0, i32 6
  %52 = load i32 addrspace(1)* %51, align 4
  %53 = icmp ult i32 %52, %6
  %54 = zext i1 %53 to i32
  %55 = or i32 %54, %50
  %56 = icmp eq i32 %55, 0
  br i1 %56, label %58, label %57

; <label>:57                                      ; preds = %23
  tail call spir_func void @86(i32 addrspace(1)* %37, i32 %43)
  br label %187

; <label>:58                                      ; preds = %23
  %59 = tail call spir_func %15 addrspace(1)* @87()
  %60 = getelementptr inbounds i8 addrspace(1)* %10, i64 16
  %61 = bitcast i8 addrspace(1)* %60 to i64 addrspace(1)*
  store i64 0, i64 addrspace(1)* %61, align 8
  %62 = icmp eq %13 addrspace(1)* addrspace(4)* %8, null
  br i1 %62, label %83, label %63

; <label>:63                                      ; preds = %58
  %64 = getelementptr inbounds %12 addrspace(1)* %34, i64 0, i32 2
  %65 = load i64 addrspace(1)* %64, align 8
  %66 = inttoptr i64 %65 to i32 addrspace(1)*
  %67 = getelementptr inbounds %12 addrspace(1)* %34, i64 0, i32 1
  %68 = load i32 addrspace(1)* %67, align 4
  %69 = tail call spir_func i32 @85(i32 addrspace(1)* %66, i32 %68)
  %70 = icmp slt i32 %69, 0
  br i1 %70, label %71, label %72

; <label>:71                                      ; preds = %63
  tail call spir_func void @86(i32 addrspace(1)* %37, i32 %43)
  br label %187

; <label>:72                                      ; preds = %63
  %73 = getelementptr inbounds %12 addrspace(1)* %34, i64 0, i32 3
  %74 = load i64 addrspace(1)* %73, align 8
  %75 = inttoptr i64 %74 to %14 addrspace(1)*
  %76 = sext i32 %69 to i64
  %77 = getelementptr inbounds %14 addrspace(1)* %75, i64 %76
  %78 = getelementptr inbounds %14 addrspace(1)* %77, i64 0, i32 0
  store i32 2, i32 addrspace(1)* %78, align 4
  %79 = getelementptr inbounds %14 addrspace(1)* %75, i64 %76, i32 1
  store i32 2, i32 addrspace(1)* %79, align 4
  %80 = getelementptr inbounds %14 addrspace(1)* %75, i64 %76, i32 3
  store i64 0, i64 addrspace(1)* %80, align 8
  %81 = ptrtoint %14 addrspace(1)* %77 to i64
  store i64 %81, i64 addrspace(1)* %61, align 8
  %82 = bitcast %13 addrspace(1)* addrspace(4)* %8 to %14 addrspace(1)* addrspace(4)*
  store %14 addrspace(1)* %77, %14 addrspace(1)* addrspace(4)* %82, align 8
  br label %83

; <label>:83                                      ; preds = %72, %58
  %84 = getelementptr inbounds %12 addrspace(1)* %34, i64 0, i32 9
  %85 = load i64 addrspace(1)* %84, align 8
  %86 = inttoptr i64 %85 to %17 addrspace(1)**
  %87 = ptrtoint i8 addrspace(1)* %9 to i64
  %88 = and i64 %87, 4294967295
  %89 = getelementptr inbounds %17 addrspace(1)** %86, i64 %88
  %90 = load %17 addrspace(1)** %89, align 8
  %91 = getelementptr inbounds i8 addrspace(1)* %10, i64 4
  %92 = bitcast i8 addrspace(1)* %91 to i32 addrspace(1)*
  store i32 %1, i32 addrspace(1)* %92, align 4
  %93 = getelementptr inbounds %12 addrspace(1)* %34, i64 0, i32 5
  %94 = atomicrmw add i32 addrspace(1)* %93, i32 1 acq_rel, !mem.scope !25
  %95 = getelementptr inbounds i8 addrspace(1)* %10, i64 8
  %96 = bitcast i8 addrspace(1)* %95 to i32 addrspace(1)*
  store i32 %94, i32 addrspace(1)* %96, align 4
  %97 = getelementptr inbounds i8 addrspace(1)* %10, i64 12
  %98 = bitcast i8 addrspace(1)* %97 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %98, align 4
  %99 = ptrtoint %15 addrspace(1)* %59 to i64
  %100 = getelementptr inbounds i8 addrspace(1)* %10, i64 24
  %101 = bitcast i8 addrspace(1)* %100 to i64 addrspace(1)*
  store i64 %99, i64 addrspace(1)* %101, align 8
  %102 = shl i32 %2, 16
  %103 = or i32 %102, 2562
  %104 = getelementptr inbounds i8 addrspace(1)* %10, i64 64
  %105 = bitcast i8 addrspace(1)* %104 to i32 addrspace(1)*
  store i32 %103, i32 addrspace(1)* %105, align 4
  %106 = trunc i64 %30 to i16
  %107 = getelementptr inbounds i8 addrspace(1)* %10, i64 68
  %108 = bitcast i8 addrspace(1)* %107 to i16 addrspace(1)*
  store i16 %106, i16 addrspace(1)* %108, align 2
  %109 = trunc i64 %31 to i16
  %110 = getelementptr inbounds i8 addrspace(1)* %10, i64 70
  %111 = bitcast i8 addrspace(1)* %110 to i16 addrspace(1)*
  store i16 %109, i16 addrspace(1)* %111, align 2
  %112 = trunc i64 %32 to i16
  %113 = getelementptr inbounds i8 addrspace(1)* %10, i64 72
  %114 = bitcast i8 addrspace(1)* %113 to i16 addrspace(1)*
  store i16 %112, i16 addrspace(1)* %114, align 2
  %115 = trunc i64 %27 to i32
  %116 = getelementptr inbounds i8 addrspace(1)* %10, i64 76
  %117 = bitcast i8 addrspace(1)* %116 to i32 addrspace(1)*
  store i32 %115, i32 addrspace(1)* %117, align 4
  %118 = trunc i64 %28 to i32
  %119 = getelementptr inbounds i8 addrspace(1)* %10, i64 80
  %120 = bitcast i8 addrspace(1)* %119 to i32 addrspace(1)*
  store i32 %118, i32 addrspace(1)* %120, align 4
  %121 = trunc i64 %29 to i32
  %122 = getelementptr inbounds i8 addrspace(1)* %10, i64 84
  %123 = bitcast i8 addrspace(1)* %122 to i32 addrspace(1)*
  store i32 %121, i32 addrspace(1)* %123, align 4
  %124 = getelementptr inbounds %17 addrspace(1)* %90, i64 0, i32 11
  %125 = load i32 addrspace(1)* %124, align 4
  %126 = getelementptr inbounds i8 addrspace(1)* %10, i64 88
  %127 = bitcast i8 addrspace(1)* %126 to i32 addrspace(1)*
  store i32 %125, i32 addrspace(1)* %127, align 4
  %128 = getelementptr inbounds i8 addrspace(1)* %10, i64 92
  %129 = bitcast i8 addrspace(1)* %128 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %129, align 4
  %130 = ptrtoint %17 addrspace(1)* %90 to i64
  %131 = getelementptr inbounds i8 addrspace(1)* %10, i64 96
  %132 = bitcast i8 addrspace(1)* %131 to i64 addrspace(1)*
  store i64 %130, i64 addrspace(1)* %132, align 8
  %133 = getelementptr inbounds i8 addrspace(1)* %10, i64 120
  %134 = bitcast i8 addrspace(1)* %133 to i64 addrspace(1)*
  store i64 0, i64 addrspace(1)* %134, align 8
  %135 = getelementptr inbounds i8 addrspace(1)* %10, i64 104
  %136 = bitcast i8 addrspace(1)* %135 to i64 addrspace(1)*
  %137 = load i64 addrspace(1)* %136, align 8
  %138 = inttoptr i64 %137 to i64 addrspace(1)*
  store i64 %24, i64 addrspace(1)* %138, align 8
  %139 = getelementptr inbounds i64 addrspace(1)* %138, i64 1
  store i64 %25, i64 addrspace(1)* %139, align 8
  %140 = getelementptr inbounds i64 addrspace(1)* %138, i64 2
  store i64 %26, i64 addrspace(1)* %140, align 8
  %141 = tail call spir_func i8 addrspace(1)* @89()
  %142 = ptrtoint i8 addrspace(1)* %141 to i64
  %143 = getelementptr inbounds i64 addrspace(1)* %138, i64 3
  store i64 %142, i64 addrspace(1)* %143, align 8
  %144 = ptrtoint %12 addrspace(1)* %34 to i64
  %145 = getelementptr inbounds i64 addrspace(1)* %138, i64 4
  store i64 %144, i64 addrspace(1)* %145, align 8
  %146 = getelementptr inbounds i64 addrspace(1)* %138, i64 5
  store i64 %39, i64 addrspace(1)* %146, align 8
  %147 = getelementptr inbounds %17 addrspace(1)* %90, i64 0, i32 12
  %148 = load i32 addrspace(1)* %147, align 4
  %149 = tail call spir_func i32 @90(i32 %148, i32 %12)
  %150 = zext i32 %149 to i64
  %151 = getelementptr inbounds i64 addrspace(1)* %138, i64 6
  store i64 %150, i64 addrspace(1)* %151, align 8
  %152 = add i32 %149, %11
  %153 = tail call spir_func i32 @90(i32 %152, i32 %14)
  %154 = zext i32 %153 to i64
  %155 = getelementptr inbounds i64 addrspace(1)* %138, i64 7
  store i64 %154, i64 addrspace(1)* %155, align 8
  %156 = add i32 %153, %13
  %157 = tail call spir_func i32 @90(i32 %156, i32 %16)
  %158 = zext i32 %157 to i64
  %159 = getelementptr inbounds i64 addrspace(1)* %138, i64 8
  store i64 %158, i64 addrspace(1)* %159, align 8
  %160 = add i32 %157, %15
  %161 = tail call spir_func i32 @90(i32 %160, i32 %18)
  %162 = zext i32 %161 to i64
  %163 = getelementptr inbounds i64 addrspace(1)* %138, i64 9
  store i64 %162, i64 addrspace(1)* %163, align 8
  %164 = add i32 %161, %17
  %165 = tail call spir_func i32 @90(i32 %164, i32 %20)
  %166 = zext i32 %165 to i64
  %167 = getelementptr inbounds i64 addrspace(1)* %138, i64 10
  store i64 %166, i64 addrspace(1)* %167, align 8
  %168 = add i32 %165, %19
  %169 = tail call spir_func i32 @90(i32 %168, i32 %22)
  %170 = zext i32 %169 to i64
  %171 = getelementptr inbounds i64 addrspace(1)* %138, i64 11
  store i64 %170, i64 addrspace(1)* %171, align 8
  %172 = sub i32 %21, %148
  %173 = add i32 %172, %169
  store i32 %173, i32 addrspace(1)* %129, align 4
  %174 = icmp eq i32 %6, 0
  br i1 %174, label %181, label %175

; <label>:175                                     ; preds = %83
  %176 = getelementptr inbounds i8 addrspace(1)* %10, i64 32
  %177 = bitcast i8 addrspace(1)* %176 to i64 addrspace(1)*
  %178 = load i64 addrspace(1)* %177, align 8
  %179 = inttoptr i64 %178 to i64 addrspace(1)*
  %180 = bitcast %13 addrspace(1)* addrspace(4)* %7 to i64 addrspace(4)*
  tail call spir_func void @88(i64 addrspace(1)* %179, i64 addrspace(4)* %180, i32 %6)
  br label %181

; <label>:181                                     ; preds = %175, %83
  %182 = getelementptr inbounds i8 addrspace(1)* %10, i64 40
  %183 = bitcast i8 addrspace(1)* %182 to i32 addrspace(1)*
  store i32 %6, i32 addrspace(1)* %183, align 4
  %184 = getelementptr inbounds %15 addrspace(1)* %59, i64 0, i32 3
  %185 = atomicrmw add i32 addrspace(1)* %184, i32 1 acq_rel, !mem.scope !25
  %186 = bitcast i8 addrspace(1)* %10 to i32 addrspace(1)*
  store atomic volatile i32 2, i32 addrspace(1)* %186 release, align 4, !mem.scope !25
  br label %187

; <label>:187                                     ; preds = %181, %71, %57
  %188 = phi i32 [ -1, %57 ], [ -1, %71 ], [ 0, %181 ]
  ret i32 %188
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__enqueue_internal_7_events(%11*, i32, i32, [3 x i64], [3 x i64], [3 x i64], i32, %13 addrspace(1)* addrspace(4)* nocapture readonly, %13 addrspace(1)* addrspace(4)*, i8 addrspace(1)*, i8 addrspace(1)*, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32) #6 {
  %26 = extractvalue [3 x i64] %3, 0
  %27 = extractvalue [3 x i64] %3, 1
  %28 = extractvalue [3 x i64] %3, 2
  %29 = extractvalue [3 x i64] %4, 0
  %30 = extractvalue [3 x i64] %4, 1
  %31 = extractvalue [3 x i64] %4, 2
  %32 = extractvalue [3 x i64] %5, 0
  %33 = extractvalue [3 x i64] %5, 1
  %34 = extractvalue [3 x i64] %5, 2
  %35 = bitcast %11* %0 to %12*
  %36 = addrspacecast %12* %35 to %12 addrspace(1)*
  %37 = getelementptr inbounds %12 addrspace(1)* %36, i64 0, i32 4
  %38 = load i64 addrspace(1)* %37, align 8
  %39 = inttoptr i64 %38 to i32 addrspace(1)*
  %40 = getelementptr inbounds %12 addrspace(1)* %36, i64 1
  %41 = ptrtoint i8 addrspace(1)* %10 to i64
  %42 = ptrtoint %12 addrspace(1)* %40 to i64
  %43 = sub i64 %41, %42
  %44 = lshr exact i64 %43, 7
  %45 = trunc i64 %44 to i32
  %46 = trunc i64 %32 to i32
  %47 = trunc i64 %33 to i32
  %48 = tail call spir_func i32 @_Z5mul24jj(i32 %46, i32 %47) #2
  %49 = trunc i64 %34 to i32
  %50 = tail call spir_func i32 @_Z5mul24jj(i32 %48, i32 %49) #2
  %51 = icmp ugt i32 %50, 256
  %52 = zext i1 %51 to i32
  %53 = getelementptr inbounds %12 addrspace(1)* %36, i64 0, i32 6
  %54 = load i32 addrspace(1)* %53, align 4
  %55 = icmp ult i32 %54, %6
  %56 = zext i1 %55 to i32
  %57 = or i32 %56, %52
  %58 = icmp eq i32 %57, 0
  br i1 %58, label %60, label %59

; <label>:59                                      ; preds = %25
  tail call spir_func void @86(i32 addrspace(1)* %39, i32 %45)
  br label %193

; <label>:60                                      ; preds = %25
  %61 = tail call spir_func %15 addrspace(1)* @87()
  %62 = getelementptr inbounds i8 addrspace(1)* %10, i64 16
  %63 = bitcast i8 addrspace(1)* %62 to i64 addrspace(1)*
  store i64 0, i64 addrspace(1)* %63, align 8
  %64 = icmp eq %13 addrspace(1)* addrspace(4)* %8, null
  br i1 %64, label %85, label %65

; <label>:65                                      ; preds = %60
  %66 = getelementptr inbounds %12 addrspace(1)* %36, i64 0, i32 2
  %67 = load i64 addrspace(1)* %66, align 8
  %68 = inttoptr i64 %67 to i32 addrspace(1)*
  %69 = getelementptr inbounds %12 addrspace(1)* %36, i64 0, i32 1
  %70 = load i32 addrspace(1)* %69, align 4
  %71 = tail call spir_func i32 @85(i32 addrspace(1)* %68, i32 %70)
  %72 = icmp slt i32 %71, 0
  br i1 %72, label %73, label %74

; <label>:73                                      ; preds = %65
  tail call spir_func void @86(i32 addrspace(1)* %39, i32 %45)
  br label %193

; <label>:74                                      ; preds = %65
  %75 = getelementptr inbounds %12 addrspace(1)* %36, i64 0, i32 3
  %76 = load i64 addrspace(1)* %75, align 8
  %77 = inttoptr i64 %76 to %14 addrspace(1)*
  %78 = sext i32 %71 to i64
  %79 = getelementptr inbounds %14 addrspace(1)* %77, i64 %78
  %80 = getelementptr inbounds %14 addrspace(1)* %79, i64 0, i32 0
  store i32 2, i32 addrspace(1)* %80, align 4
  %81 = getelementptr inbounds %14 addrspace(1)* %77, i64 %78, i32 1
  store i32 2, i32 addrspace(1)* %81, align 4
  %82 = getelementptr inbounds %14 addrspace(1)* %77, i64 %78, i32 3
  store i64 0, i64 addrspace(1)* %82, align 8
  %83 = ptrtoint %14 addrspace(1)* %79 to i64
  store i64 %83, i64 addrspace(1)* %63, align 8
  %84 = bitcast %13 addrspace(1)* addrspace(4)* %8 to %14 addrspace(1)* addrspace(4)*
  store %14 addrspace(1)* %79, %14 addrspace(1)* addrspace(4)* %84, align 8
  br label %85

; <label>:85                                      ; preds = %74, %60
  %86 = getelementptr inbounds %12 addrspace(1)* %36, i64 0, i32 9
  %87 = load i64 addrspace(1)* %86, align 8
  %88 = inttoptr i64 %87 to %17 addrspace(1)**
  %89 = ptrtoint i8 addrspace(1)* %9 to i64
  %90 = and i64 %89, 4294967295
  %91 = getelementptr inbounds %17 addrspace(1)** %88, i64 %90
  %92 = load %17 addrspace(1)** %91, align 8
  %93 = getelementptr inbounds i8 addrspace(1)* %10, i64 4
  %94 = bitcast i8 addrspace(1)* %93 to i32 addrspace(1)*
  store i32 %1, i32 addrspace(1)* %94, align 4
  %95 = getelementptr inbounds %12 addrspace(1)* %36, i64 0, i32 5
  %96 = atomicrmw add i32 addrspace(1)* %95, i32 1 acq_rel, !mem.scope !26
  %97 = getelementptr inbounds i8 addrspace(1)* %10, i64 8
  %98 = bitcast i8 addrspace(1)* %97 to i32 addrspace(1)*
  store i32 %96, i32 addrspace(1)* %98, align 4
  %99 = getelementptr inbounds i8 addrspace(1)* %10, i64 12
  %100 = bitcast i8 addrspace(1)* %99 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %100, align 4
  %101 = ptrtoint %15 addrspace(1)* %61 to i64
  %102 = getelementptr inbounds i8 addrspace(1)* %10, i64 24
  %103 = bitcast i8 addrspace(1)* %102 to i64 addrspace(1)*
  store i64 %101, i64 addrspace(1)* %103, align 8
  %104 = shl i32 %2, 16
  %105 = or i32 %104, 2562
  %106 = getelementptr inbounds i8 addrspace(1)* %10, i64 64
  %107 = bitcast i8 addrspace(1)* %106 to i32 addrspace(1)*
  store i32 %105, i32 addrspace(1)* %107, align 4
  %108 = trunc i64 %32 to i16
  %109 = getelementptr inbounds i8 addrspace(1)* %10, i64 68
  %110 = bitcast i8 addrspace(1)* %109 to i16 addrspace(1)*
  store i16 %108, i16 addrspace(1)* %110, align 2
  %111 = trunc i64 %33 to i16
  %112 = getelementptr inbounds i8 addrspace(1)* %10, i64 70
  %113 = bitcast i8 addrspace(1)* %112 to i16 addrspace(1)*
  store i16 %111, i16 addrspace(1)* %113, align 2
  %114 = trunc i64 %34 to i16
  %115 = getelementptr inbounds i8 addrspace(1)* %10, i64 72
  %116 = bitcast i8 addrspace(1)* %115 to i16 addrspace(1)*
  store i16 %114, i16 addrspace(1)* %116, align 2
  %117 = trunc i64 %29 to i32
  %118 = getelementptr inbounds i8 addrspace(1)* %10, i64 76
  %119 = bitcast i8 addrspace(1)* %118 to i32 addrspace(1)*
  store i32 %117, i32 addrspace(1)* %119, align 4
  %120 = trunc i64 %30 to i32
  %121 = getelementptr inbounds i8 addrspace(1)* %10, i64 80
  %122 = bitcast i8 addrspace(1)* %121 to i32 addrspace(1)*
  store i32 %120, i32 addrspace(1)* %122, align 4
  %123 = trunc i64 %31 to i32
  %124 = getelementptr inbounds i8 addrspace(1)* %10, i64 84
  %125 = bitcast i8 addrspace(1)* %124 to i32 addrspace(1)*
  store i32 %123, i32 addrspace(1)* %125, align 4
  %126 = getelementptr inbounds %17 addrspace(1)* %92, i64 0, i32 11
  %127 = load i32 addrspace(1)* %126, align 4
  %128 = getelementptr inbounds i8 addrspace(1)* %10, i64 88
  %129 = bitcast i8 addrspace(1)* %128 to i32 addrspace(1)*
  store i32 %127, i32 addrspace(1)* %129, align 4
  %130 = getelementptr inbounds i8 addrspace(1)* %10, i64 92
  %131 = bitcast i8 addrspace(1)* %130 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %131, align 4
  %132 = ptrtoint %17 addrspace(1)* %92 to i64
  %133 = getelementptr inbounds i8 addrspace(1)* %10, i64 96
  %134 = bitcast i8 addrspace(1)* %133 to i64 addrspace(1)*
  store i64 %132, i64 addrspace(1)* %134, align 8
  %135 = getelementptr inbounds i8 addrspace(1)* %10, i64 120
  %136 = bitcast i8 addrspace(1)* %135 to i64 addrspace(1)*
  store i64 0, i64 addrspace(1)* %136, align 8
  %137 = getelementptr inbounds i8 addrspace(1)* %10, i64 104
  %138 = bitcast i8 addrspace(1)* %137 to i64 addrspace(1)*
  %139 = load i64 addrspace(1)* %138, align 8
  %140 = inttoptr i64 %139 to i64 addrspace(1)*
  store i64 %26, i64 addrspace(1)* %140, align 8
  %141 = getelementptr inbounds i64 addrspace(1)* %140, i64 1
  store i64 %27, i64 addrspace(1)* %141, align 8
  %142 = getelementptr inbounds i64 addrspace(1)* %140, i64 2
  store i64 %28, i64 addrspace(1)* %142, align 8
  %143 = tail call spir_func i8 addrspace(1)* @89()
  %144 = ptrtoint i8 addrspace(1)* %143 to i64
  %145 = getelementptr inbounds i64 addrspace(1)* %140, i64 3
  store i64 %144, i64 addrspace(1)* %145, align 8
  %146 = ptrtoint %12 addrspace(1)* %36 to i64
  %147 = getelementptr inbounds i64 addrspace(1)* %140, i64 4
  store i64 %146, i64 addrspace(1)* %147, align 8
  %148 = getelementptr inbounds i64 addrspace(1)* %140, i64 5
  store i64 %41, i64 addrspace(1)* %148, align 8
  %149 = getelementptr inbounds %17 addrspace(1)* %92, i64 0, i32 12
  %150 = load i32 addrspace(1)* %149, align 4
  %151 = tail call spir_func i32 @90(i32 %150, i32 %12)
  %152 = zext i32 %151 to i64
  %153 = getelementptr inbounds i64 addrspace(1)* %140, i64 6
  store i64 %152, i64 addrspace(1)* %153, align 8
  %154 = add i32 %151, %11
  %155 = tail call spir_func i32 @90(i32 %154, i32 %14)
  %156 = zext i32 %155 to i64
  %157 = getelementptr inbounds i64 addrspace(1)* %140, i64 7
  store i64 %156, i64 addrspace(1)* %157, align 8
  %158 = add i32 %155, %13
  %159 = tail call spir_func i32 @90(i32 %158, i32 %16)
  %160 = zext i32 %159 to i64
  %161 = getelementptr inbounds i64 addrspace(1)* %140, i64 8
  store i64 %160, i64 addrspace(1)* %161, align 8
  %162 = add i32 %159, %15
  %163 = tail call spir_func i32 @90(i32 %162, i32 %18)
  %164 = zext i32 %163 to i64
  %165 = getelementptr inbounds i64 addrspace(1)* %140, i64 9
  store i64 %164, i64 addrspace(1)* %165, align 8
  %166 = add i32 %163, %17
  %167 = tail call spir_func i32 @90(i32 %166, i32 %20)
  %168 = zext i32 %167 to i64
  %169 = getelementptr inbounds i64 addrspace(1)* %140, i64 10
  store i64 %168, i64 addrspace(1)* %169, align 8
  %170 = add i32 %167, %19
  %171 = tail call spir_func i32 @90(i32 %170, i32 %22)
  %172 = zext i32 %171 to i64
  %173 = getelementptr inbounds i64 addrspace(1)* %140, i64 11
  store i64 %172, i64 addrspace(1)* %173, align 8
  %174 = add i32 %171, %21
  %175 = tail call spir_func i32 @90(i32 %174, i32 %24)
  %176 = zext i32 %175 to i64
  %177 = getelementptr inbounds i64 addrspace(1)* %140, i64 12
  store i64 %176, i64 addrspace(1)* %177, align 8
  %178 = sub i32 %23, %150
  %179 = add i32 %178, %175
  store i32 %179, i32 addrspace(1)* %131, align 4
  %180 = icmp eq i32 %6, 0
  br i1 %180, label %187, label %181

; <label>:181                                     ; preds = %85
  %182 = getelementptr inbounds i8 addrspace(1)* %10, i64 32
  %183 = bitcast i8 addrspace(1)* %182 to i64 addrspace(1)*
  %184 = load i64 addrspace(1)* %183, align 8
  %185 = inttoptr i64 %184 to i64 addrspace(1)*
  %186 = bitcast %13 addrspace(1)* addrspace(4)* %7 to i64 addrspace(4)*
  tail call spir_func void @88(i64 addrspace(1)* %185, i64 addrspace(4)* %186, i32 %6)
  br label %187

; <label>:187                                     ; preds = %181, %85
  %188 = getelementptr inbounds i8 addrspace(1)* %10, i64 40
  %189 = bitcast i8 addrspace(1)* %188 to i32 addrspace(1)*
  store i32 %6, i32 addrspace(1)* %189, align 4
  %190 = getelementptr inbounds %15 addrspace(1)* %61, i64 0, i32 3
  %191 = atomicrmw add i32 addrspace(1)* %190, i32 1 acq_rel, !mem.scope !26
  %192 = bitcast i8 addrspace(1)* %10 to i32 addrspace(1)*
  store atomic volatile i32 2, i32 addrspace(1)* %192 release, align 4, !mem.scope !26
  br label %193

; <label>:193                                     ; preds = %187, %73, %59
  %194 = phi i32 [ -1, %59 ], [ -1, %73 ], [ 0, %187 ]
  ret i32 %194
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__enqueue_internal_8_events(%11*, i32, i32, [3 x i64], [3 x i64], [3 x i64], i32, %13 addrspace(1)* addrspace(4)* nocapture readonly, %13 addrspace(1)* addrspace(4)*, i8 addrspace(1)*, i8 addrspace(1)*, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32) #6 {
  %28 = extractvalue [3 x i64] %3, 0
  %29 = extractvalue [3 x i64] %3, 1
  %30 = extractvalue [3 x i64] %3, 2
  %31 = extractvalue [3 x i64] %4, 0
  %32 = extractvalue [3 x i64] %4, 1
  %33 = extractvalue [3 x i64] %4, 2
  %34 = extractvalue [3 x i64] %5, 0
  %35 = extractvalue [3 x i64] %5, 1
  %36 = extractvalue [3 x i64] %5, 2
  %37 = bitcast %11* %0 to %12*
  %38 = addrspacecast %12* %37 to %12 addrspace(1)*
  %39 = getelementptr inbounds %12 addrspace(1)* %38, i64 0, i32 4
  %40 = load i64 addrspace(1)* %39, align 8
  %41 = inttoptr i64 %40 to i32 addrspace(1)*
  %42 = getelementptr inbounds %12 addrspace(1)* %38, i64 1
  %43 = ptrtoint i8 addrspace(1)* %10 to i64
  %44 = ptrtoint %12 addrspace(1)* %42 to i64
  %45 = sub i64 %43, %44
  %46 = lshr exact i64 %45, 7
  %47 = trunc i64 %46 to i32
  %48 = trunc i64 %34 to i32
  %49 = trunc i64 %35 to i32
  %50 = tail call spir_func i32 @_Z5mul24jj(i32 %48, i32 %49) #2
  %51 = trunc i64 %36 to i32
  %52 = tail call spir_func i32 @_Z5mul24jj(i32 %50, i32 %51) #2
  %53 = icmp ugt i32 %52, 256
  %54 = zext i1 %53 to i32
  %55 = getelementptr inbounds %12 addrspace(1)* %38, i64 0, i32 6
  %56 = load i32 addrspace(1)* %55, align 4
  %57 = icmp ult i32 %56, %6
  %58 = zext i1 %57 to i32
  %59 = or i32 %58, %54
  %60 = icmp eq i32 %59, 0
  br i1 %60, label %62, label %61

; <label>:61                                      ; preds = %27
  tail call spir_func void @86(i32 addrspace(1)* %41, i32 %47)
  br label %199

; <label>:62                                      ; preds = %27
  %63 = tail call spir_func %15 addrspace(1)* @87()
  %64 = getelementptr inbounds i8 addrspace(1)* %10, i64 16
  %65 = bitcast i8 addrspace(1)* %64 to i64 addrspace(1)*
  store i64 0, i64 addrspace(1)* %65, align 8
  %66 = icmp eq %13 addrspace(1)* addrspace(4)* %8, null
  br i1 %66, label %87, label %67

; <label>:67                                      ; preds = %62
  %68 = getelementptr inbounds %12 addrspace(1)* %38, i64 0, i32 2
  %69 = load i64 addrspace(1)* %68, align 8
  %70 = inttoptr i64 %69 to i32 addrspace(1)*
  %71 = getelementptr inbounds %12 addrspace(1)* %38, i64 0, i32 1
  %72 = load i32 addrspace(1)* %71, align 4
  %73 = tail call spir_func i32 @85(i32 addrspace(1)* %70, i32 %72)
  %74 = icmp slt i32 %73, 0
  br i1 %74, label %75, label %76

; <label>:75                                      ; preds = %67
  tail call spir_func void @86(i32 addrspace(1)* %41, i32 %47)
  br label %199

; <label>:76                                      ; preds = %67
  %77 = getelementptr inbounds %12 addrspace(1)* %38, i64 0, i32 3
  %78 = load i64 addrspace(1)* %77, align 8
  %79 = inttoptr i64 %78 to %14 addrspace(1)*
  %80 = sext i32 %73 to i64
  %81 = getelementptr inbounds %14 addrspace(1)* %79, i64 %80
  %82 = getelementptr inbounds %14 addrspace(1)* %81, i64 0, i32 0
  store i32 2, i32 addrspace(1)* %82, align 4
  %83 = getelementptr inbounds %14 addrspace(1)* %79, i64 %80, i32 1
  store i32 2, i32 addrspace(1)* %83, align 4
  %84 = getelementptr inbounds %14 addrspace(1)* %79, i64 %80, i32 3
  store i64 0, i64 addrspace(1)* %84, align 8
  %85 = ptrtoint %14 addrspace(1)* %81 to i64
  store i64 %85, i64 addrspace(1)* %65, align 8
  %86 = bitcast %13 addrspace(1)* addrspace(4)* %8 to %14 addrspace(1)* addrspace(4)*
  store %14 addrspace(1)* %81, %14 addrspace(1)* addrspace(4)* %86, align 8
  br label %87

; <label>:87                                      ; preds = %76, %62
  %88 = getelementptr inbounds %12 addrspace(1)* %38, i64 0, i32 9
  %89 = load i64 addrspace(1)* %88, align 8
  %90 = inttoptr i64 %89 to %17 addrspace(1)**
  %91 = ptrtoint i8 addrspace(1)* %9 to i64
  %92 = and i64 %91, 4294967295
  %93 = getelementptr inbounds %17 addrspace(1)** %90, i64 %92
  %94 = load %17 addrspace(1)** %93, align 8
  %95 = getelementptr inbounds i8 addrspace(1)* %10, i64 4
  %96 = bitcast i8 addrspace(1)* %95 to i32 addrspace(1)*
  store i32 %1, i32 addrspace(1)* %96, align 4
  %97 = getelementptr inbounds %12 addrspace(1)* %38, i64 0, i32 5
  %98 = atomicrmw add i32 addrspace(1)* %97, i32 1 acq_rel, !mem.scope !27
  %99 = getelementptr inbounds i8 addrspace(1)* %10, i64 8
  %100 = bitcast i8 addrspace(1)* %99 to i32 addrspace(1)*
  store i32 %98, i32 addrspace(1)* %100, align 4
  %101 = getelementptr inbounds i8 addrspace(1)* %10, i64 12
  %102 = bitcast i8 addrspace(1)* %101 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %102, align 4
  %103 = ptrtoint %15 addrspace(1)* %63 to i64
  %104 = getelementptr inbounds i8 addrspace(1)* %10, i64 24
  %105 = bitcast i8 addrspace(1)* %104 to i64 addrspace(1)*
  store i64 %103, i64 addrspace(1)* %105, align 8
  %106 = shl i32 %2, 16
  %107 = or i32 %106, 2562
  %108 = getelementptr inbounds i8 addrspace(1)* %10, i64 64
  %109 = bitcast i8 addrspace(1)* %108 to i32 addrspace(1)*
  store i32 %107, i32 addrspace(1)* %109, align 4
  %110 = trunc i64 %34 to i16
  %111 = getelementptr inbounds i8 addrspace(1)* %10, i64 68
  %112 = bitcast i8 addrspace(1)* %111 to i16 addrspace(1)*
  store i16 %110, i16 addrspace(1)* %112, align 2
  %113 = trunc i64 %35 to i16
  %114 = getelementptr inbounds i8 addrspace(1)* %10, i64 70
  %115 = bitcast i8 addrspace(1)* %114 to i16 addrspace(1)*
  store i16 %113, i16 addrspace(1)* %115, align 2
  %116 = trunc i64 %36 to i16
  %117 = getelementptr inbounds i8 addrspace(1)* %10, i64 72
  %118 = bitcast i8 addrspace(1)* %117 to i16 addrspace(1)*
  store i16 %116, i16 addrspace(1)* %118, align 2
  %119 = trunc i64 %31 to i32
  %120 = getelementptr inbounds i8 addrspace(1)* %10, i64 76
  %121 = bitcast i8 addrspace(1)* %120 to i32 addrspace(1)*
  store i32 %119, i32 addrspace(1)* %121, align 4
  %122 = trunc i64 %32 to i32
  %123 = getelementptr inbounds i8 addrspace(1)* %10, i64 80
  %124 = bitcast i8 addrspace(1)* %123 to i32 addrspace(1)*
  store i32 %122, i32 addrspace(1)* %124, align 4
  %125 = trunc i64 %33 to i32
  %126 = getelementptr inbounds i8 addrspace(1)* %10, i64 84
  %127 = bitcast i8 addrspace(1)* %126 to i32 addrspace(1)*
  store i32 %125, i32 addrspace(1)* %127, align 4
  %128 = getelementptr inbounds %17 addrspace(1)* %94, i64 0, i32 11
  %129 = load i32 addrspace(1)* %128, align 4
  %130 = getelementptr inbounds i8 addrspace(1)* %10, i64 88
  %131 = bitcast i8 addrspace(1)* %130 to i32 addrspace(1)*
  store i32 %129, i32 addrspace(1)* %131, align 4
  %132 = getelementptr inbounds i8 addrspace(1)* %10, i64 92
  %133 = bitcast i8 addrspace(1)* %132 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %133, align 4
  %134 = ptrtoint %17 addrspace(1)* %94 to i64
  %135 = getelementptr inbounds i8 addrspace(1)* %10, i64 96
  %136 = bitcast i8 addrspace(1)* %135 to i64 addrspace(1)*
  store i64 %134, i64 addrspace(1)* %136, align 8
  %137 = getelementptr inbounds i8 addrspace(1)* %10, i64 120
  %138 = bitcast i8 addrspace(1)* %137 to i64 addrspace(1)*
  store i64 0, i64 addrspace(1)* %138, align 8
  %139 = getelementptr inbounds i8 addrspace(1)* %10, i64 104
  %140 = bitcast i8 addrspace(1)* %139 to i64 addrspace(1)*
  %141 = load i64 addrspace(1)* %140, align 8
  %142 = inttoptr i64 %141 to i64 addrspace(1)*
  store i64 %28, i64 addrspace(1)* %142, align 8
  %143 = getelementptr inbounds i64 addrspace(1)* %142, i64 1
  store i64 %29, i64 addrspace(1)* %143, align 8
  %144 = getelementptr inbounds i64 addrspace(1)* %142, i64 2
  store i64 %30, i64 addrspace(1)* %144, align 8
  %145 = tail call spir_func i8 addrspace(1)* @89()
  %146 = ptrtoint i8 addrspace(1)* %145 to i64
  %147 = getelementptr inbounds i64 addrspace(1)* %142, i64 3
  store i64 %146, i64 addrspace(1)* %147, align 8
  %148 = ptrtoint %12 addrspace(1)* %38 to i64
  %149 = getelementptr inbounds i64 addrspace(1)* %142, i64 4
  store i64 %148, i64 addrspace(1)* %149, align 8
  %150 = getelementptr inbounds i64 addrspace(1)* %142, i64 5
  store i64 %43, i64 addrspace(1)* %150, align 8
  %151 = getelementptr inbounds %17 addrspace(1)* %94, i64 0, i32 12
  %152 = load i32 addrspace(1)* %151, align 4
  %153 = tail call spir_func i32 @90(i32 %152, i32 %12)
  %154 = zext i32 %153 to i64
  %155 = getelementptr inbounds i64 addrspace(1)* %142, i64 6
  store i64 %154, i64 addrspace(1)* %155, align 8
  %156 = add i32 %153, %11
  %157 = tail call spir_func i32 @90(i32 %156, i32 %14)
  %158 = zext i32 %157 to i64
  %159 = getelementptr inbounds i64 addrspace(1)* %142, i64 7
  store i64 %158, i64 addrspace(1)* %159, align 8
  %160 = add i32 %157, %13
  %161 = tail call spir_func i32 @90(i32 %160, i32 %16)
  %162 = zext i32 %161 to i64
  %163 = getelementptr inbounds i64 addrspace(1)* %142, i64 8
  store i64 %162, i64 addrspace(1)* %163, align 8
  %164 = add i32 %161, %15
  %165 = tail call spir_func i32 @90(i32 %164, i32 %18)
  %166 = zext i32 %165 to i64
  %167 = getelementptr inbounds i64 addrspace(1)* %142, i64 9
  store i64 %166, i64 addrspace(1)* %167, align 8
  %168 = add i32 %165, %17
  %169 = tail call spir_func i32 @90(i32 %168, i32 %20)
  %170 = zext i32 %169 to i64
  %171 = getelementptr inbounds i64 addrspace(1)* %142, i64 10
  store i64 %170, i64 addrspace(1)* %171, align 8
  %172 = add i32 %169, %19
  %173 = tail call spir_func i32 @90(i32 %172, i32 %22)
  %174 = zext i32 %173 to i64
  %175 = getelementptr inbounds i64 addrspace(1)* %142, i64 11
  store i64 %174, i64 addrspace(1)* %175, align 8
  %176 = add i32 %173, %21
  %177 = tail call spir_func i32 @90(i32 %176, i32 %24)
  %178 = zext i32 %177 to i64
  %179 = getelementptr inbounds i64 addrspace(1)* %142, i64 12
  store i64 %178, i64 addrspace(1)* %179, align 8
  %180 = add i32 %177, %23
  %181 = tail call spir_func i32 @90(i32 %180, i32 %26)
  %182 = zext i32 %181 to i64
  %183 = getelementptr inbounds i64 addrspace(1)* %142, i64 13
  store i64 %182, i64 addrspace(1)* %183, align 8
  %184 = sub i32 %25, %152
  %185 = add i32 %184, %181
  store i32 %185, i32 addrspace(1)* %133, align 4
  %186 = icmp eq i32 %6, 0
  br i1 %186, label %193, label %187

; <label>:187                                     ; preds = %87
  %188 = getelementptr inbounds i8 addrspace(1)* %10, i64 32
  %189 = bitcast i8 addrspace(1)* %188 to i64 addrspace(1)*
  %190 = load i64 addrspace(1)* %189, align 8
  %191 = inttoptr i64 %190 to i64 addrspace(1)*
  %192 = bitcast %13 addrspace(1)* addrspace(4)* %7 to i64 addrspace(4)*
  tail call spir_func void @88(i64 addrspace(1)* %191, i64 addrspace(4)* %192, i32 %6)
  br label %193

; <label>:193                                     ; preds = %187, %87
  %194 = getelementptr inbounds i8 addrspace(1)* %10, i64 40
  %195 = bitcast i8 addrspace(1)* %194 to i32 addrspace(1)*
  store i32 %6, i32 addrspace(1)* %195, align 4
  %196 = getelementptr inbounds %15 addrspace(1)* %63, i64 0, i32 3
  %197 = atomicrmw add i32 addrspace(1)* %196, i32 1 acq_rel, !mem.scope !27
  %198 = bitcast i8 addrspace(1)* %10 to i32 addrspace(1)*
  store atomic volatile i32 2, i32 addrspace(1)* %198 release, align 4, !mem.scope !27
  br label %199

; <label>:199                                     ; preds = %193, %75, %61
  %200 = phi i32 [ -1, %61 ], [ -1, %75 ], [ 0, %193 ]
  ret i32 %200
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__enqueue_internal_9_events(%11*, i32, i32, [3 x i64], [3 x i64], [3 x i64], i32, %13 addrspace(1)* addrspace(4)* nocapture readonly, %13 addrspace(1)* addrspace(4)*, i8 addrspace(1)*, i8 addrspace(1)*, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32) #6 {
  %30 = extractvalue [3 x i64] %3, 0
  %31 = extractvalue [3 x i64] %3, 1
  %32 = extractvalue [3 x i64] %3, 2
  %33 = extractvalue [3 x i64] %4, 0
  %34 = extractvalue [3 x i64] %4, 1
  %35 = extractvalue [3 x i64] %4, 2
  %36 = extractvalue [3 x i64] %5, 0
  %37 = extractvalue [3 x i64] %5, 1
  %38 = extractvalue [3 x i64] %5, 2
  %39 = bitcast %11* %0 to %12*
  %40 = addrspacecast %12* %39 to %12 addrspace(1)*
  %41 = getelementptr inbounds %12 addrspace(1)* %40, i64 0, i32 4
  %42 = load i64 addrspace(1)* %41, align 8
  %43 = inttoptr i64 %42 to i32 addrspace(1)*
  %44 = getelementptr inbounds %12 addrspace(1)* %40, i64 1
  %45 = ptrtoint i8 addrspace(1)* %10 to i64
  %46 = ptrtoint %12 addrspace(1)* %44 to i64
  %47 = sub i64 %45, %46
  %48 = lshr exact i64 %47, 7
  %49 = trunc i64 %48 to i32
  %50 = trunc i64 %36 to i32
  %51 = trunc i64 %37 to i32
  %52 = tail call spir_func i32 @_Z5mul24jj(i32 %50, i32 %51) #2
  %53 = trunc i64 %38 to i32
  %54 = tail call spir_func i32 @_Z5mul24jj(i32 %52, i32 %53) #2
  %55 = icmp ugt i32 %54, 256
  %56 = zext i1 %55 to i32
  %57 = getelementptr inbounds %12 addrspace(1)* %40, i64 0, i32 6
  %58 = load i32 addrspace(1)* %57, align 4
  %59 = icmp ult i32 %58, %6
  %60 = zext i1 %59 to i32
  %61 = or i32 %60, %56
  %62 = icmp eq i32 %61, 0
  br i1 %62, label %64, label %63

; <label>:63                                      ; preds = %29
  tail call spir_func void @86(i32 addrspace(1)* %43, i32 %49)
  br label %205

; <label>:64                                      ; preds = %29
  %65 = tail call spir_func %15 addrspace(1)* @87()
  %66 = getelementptr inbounds i8 addrspace(1)* %10, i64 16
  %67 = bitcast i8 addrspace(1)* %66 to i64 addrspace(1)*
  store i64 0, i64 addrspace(1)* %67, align 8
  %68 = icmp eq %13 addrspace(1)* addrspace(4)* %8, null
  br i1 %68, label %89, label %69

; <label>:69                                      ; preds = %64
  %70 = getelementptr inbounds %12 addrspace(1)* %40, i64 0, i32 2
  %71 = load i64 addrspace(1)* %70, align 8
  %72 = inttoptr i64 %71 to i32 addrspace(1)*
  %73 = getelementptr inbounds %12 addrspace(1)* %40, i64 0, i32 1
  %74 = load i32 addrspace(1)* %73, align 4
  %75 = tail call spir_func i32 @85(i32 addrspace(1)* %72, i32 %74)
  %76 = icmp slt i32 %75, 0
  br i1 %76, label %77, label %78

; <label>:77                                      ; preds = %69
  tail call spir_func void @86(i32 addrspace(1)* %43, i32 %49)
  br label %205

; <label>:78                                      ; preds = %69
  %79 = getelementptr inbounds %12 addrspace(1)* %40, i64 0, i32 3
  %80 = load i64 addrspace(1)* %79, align 8
  %81 = inttoptr i64 %80 to %14 addrspace(1)*
  %82 = sext i32 %75 to i64
  %83 = getelementptr inbounds %14 addrspace(1)* %81, i64 %82
  %84 = getelementptr inbounds %14 addrspace(1)* %83, i64 0, i32 0
  store i32 2, i32 addrspace(1)* %84, align 4
  %85 = getelementptr inbounds %14 addrspace(1)* %81, i64 %82, i32 1
  store i32 2, i32 addrspace(1)* %85, align 4
  %86 = getelementptr inbounds %14 addrspace(1)* %81, i64 %82, i32 3
  store i64 0, i64 addrspace(1)* %86, align 8
  %87 = ptrtoint %14 addrspace(1)* %83 to i64
  store i64 %87, i64 addrspace(1)* %67, align 8
  %88 = bitcast %13 addrspace(1)* addrspace(4)* %8 to %14 addrspace(1)* addrspace(4)*
  store %14 addrspace(1)* %83, %14 addrspace(1)* addrspace(4)* %88, align 8
  br label %89

; <label>:89                                      ; preds = %78, %64
  %90 = getelementptr inbounds %12 addrspace(1)* %40, i64 0, i32 9
  %91 = load i64 addrspace(1)* %90, align 8
  %92 = inttoptr i64 %91 to %17 addrspace(1)**
  %93 = ptrtoint i8 addrspace(1)* %9 to i64
  %94 = and i64 %93, 4294967295
  %95 = getelementptr inbounds %17 addrspace(1)** %92, i64 %94
  %96 = load %17 addrspace(1)** %95, align 8
  %97 = getelementptr inbounds i8 addrspace(1)* %10, i64 4
  %98 = bitcast i8 addrspace(1)* %97 to i32 addrspace(1)*
  store i32 %1, i32 addrspace(1)* %98, align 4
  %99 = getelementptr inbounds %12 addrspace(1)* %40, i64 0, i32 5
  %100 = atomicrmw add i32 addrspace(1)* %99, i32 1 acq_rel, !mem.scope !28
  %101 = getelementptr inbounds i8 addrspace(1)* %10, i64 8
  %102 = bitcast i8 addrspace(1)* %101 to i32 addrspace(1)*
  store i32 %100, i32 addrspace(1)* %102, align 4
  %103 = getelementptr inbounds i8 addrspace(1)* %10, i64 12
  %104 = bitcast i8 addrspace(1)* %103 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %104, align 4
  %105 = ptrtoint %15 addrspace(1)* %65 to i64
  %106 = getelementptr inbounds i8 addrspace(1)* %10, i64 24
  %107 = bitcast i8 addrspace(1)* %106 to i64 addrspace(1)*
  store i64 %105, i64 addrspace(1)* %107, align 8
  %108 = shl i32 %2, 16
  %109 = or i32 %108, 2562
  %110 = getelementptr inbounds i8 addrspace(1)* %10, i64 64
  %111 = bitcast i8 addrspace(1)* %110 to i32 addrspace(1)*
  store i32 %109, i32 addrspace(1)* %111, align 4
  %112 = trunc i64 %36 to i16
  %113 = getelementptr inbounds i8 addrspace(1)* %10, i64 68
  %114 = bitcast i8 addrspace(1)* %113 to i16 addrspace(1)*
  store i16 %112, i16 addrspace(1)* %114, align 2
  %115 = trunc i64 %37 to i16
  %116 = getelementptr inbounds i8 addrspace(1)* %10, i64 70
  %117 = bitcast i8 addrspace(1)* %116 to i16 addrspace(1)*
  store i16 %115, i16 addrspace(1)* %117, align 2
  %118 = trunc i64 %38 to i16
  %119 = getelementptr inbounds i8 addrspace(1)* %10, i64 72
  %120 = bitcast i8 addrspace(1)* %119 to i16 addrspace(1)*
  store i16 %118, i16 addrspace(1)* %120, align 2
  %121 = trunc i64 %33 to i32
  %122 = getelementptr inbounds i8 addrspace(1)* %10, i64 76
  %123 = bitcast i8 addrspace(1)* %122 to i32 addrspace(1)*
  store i32 %121, i32 addrspace(1)* %123, align 4
  %124 = trunc i64 %34 to i32
  %125 = getelementptr inbounds i8 addrspace(1)* %10, i64 80
  %126 = bitcast i8 addrspace(1)* %125 to i32 addrspace(1)*
  store i32 %124, i32 addrspace(1)* %126, align 4
  %127 = trunc i64 %35 to i32
  %128 = getelementptr inbounds i8 addrspace(1)* %10, i64 84
  %129 = bitcast i8 addrspace(1)* %128 to i32 addrspace(1)*
  store i32 %127, i32 addrspace(1)* %129, align 4
  %130 = getelementptr inbounds %17 addrspace(1)* %96, i64 0, i32 11
  %131 = load i32 addrspace(1)* %130, align 4
  %132 = getelementptr inbounds i8 addrspace(1)* %10, i64 88
  %133 = bitcast i8 addrspace(1)* %132 to i32 addrspace(1)*
  store i32 %131, i32 addrspace(1)* %133, align 4
  %134 = getelementptr inbounds i8 addrspace(1)* %10, i64 92
  %135 = bitcast i8 addrspace(1)* %134 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %135, align 4
  %136 = ptrtoint %17 addrspace(1)* %96 to i64
  %137 = getelementptr inbounds i8 addrspace(1)* %10, i64 96
  %138 = bitcast i8 addrspace(1)* %137 to i64 addrspace(1)*
  store i64 %136, i64 addrspace(1)* %138, align 8
  %139 = getelementptr inbounds i8 addrspace(1)* %10, i64 120
  %140 = bitcast i8 addrspace(1)* %139 to i64 addrspace(1)*
  store i64 0, i64 addrspace(1)* %140, align 8
  %141 = getelementptr inbounds i8 addrspace(1)* %10, i64 104
  %142 = bitcast i8 addrspace(1)* %141 to i64 addrspace(1)*
  %143 = load i64 addrspace(1)* %142, align 8
  %144 = inttoptr i64 %143 to i64 addrspace(1)*
  store i64 %30, i64 addrspace(1)* %144, align 8
  %145 = getelementptr inbounds i64 addrspace(1)* %144, i64 1
  store i64 %31, i64 addrspace(1)* %145, align 8
  %146 = getelementptr inbounds i64 addrspace(1)* %144, i64 2
  store i64 %32, i64 addrspace(1)* %146, align 8
  %147 = tail call spir_func i8 addrspace(1)* @89()
  %148 = ptrtoint i8 addrspace(1)* %147 to i64
  %149 = getelementptr inbounds i64 addrspace(1)* %144, i64 3
  store i64 %148, i64 addrspace(1)* %149, align 8
  %150 = ptrtoint %12 addrspace(1)* %40 to i64
  %151 = getelementptr inbounds i64 addrspace(1)* %144, i64 4
  store i64 %150, i64 addrspace(1)* %151, align 8
  %152 = getelementptr inbounds i64 addrspace(1)* %144, i64 5
  store i64 %45, i64 addrspace(1)* %152, align 8
  %153 = getelementptr inbounds %17 addrspace(1)* %96, i64 0, i32 12
  %154 = load i32 addrspace(1)* %153, align 4
  %155 = tail call spir_func i32 @90(i32 %154, i32 %12)
  %156 = zext i32 %155 to i64
  %157 = getelementptr inbounds i64 addrspace(1)* %144, i64 6
  store i64 %156, i64 addrspace(1)* %157, align 8
  %158 = add i32 %155, %11
  %159 = tail call spir_func i32 @90(i32 %158, i32 %14)
  %160 = zext i32 %159 to i64
  %161 = getelementptr inbounds i64 addrspace(1)* %144, i64 7
  store i64 %160, i64 addrspace(1)* %161, align 8
  %162 = add i32 %159, %13
  %163 = tail call spir_func i32 @90(i32 %162, i32 %16)
  %164 = zext i32 %163 to i64
  %165 = getelementptr inbounds i64 addrspace(1)* %144, i64 8
  store i64 %164, i64 addrspace(1)* %165, align 8
  %166 = add i32 %163, %15
  %167 = tail call spir_func i32 @90(i32 %166, i32 %18)
  %168 = zext i32 %167 to i64
  %169 = getelementptr inbounds i64 addrspace(1)* %144, i64 9
  store i64 %168, i64 addrspace(1)* %169, align 8
  %170 = add i32 %167, %17
  %171 = tail call spir_func i32 @90(i32 %170, i32 %20)
  %172 = zext i32 %171 to i64
  %173 = getelementptr inbounds i64 addrspace(1)* %144, i64 10
  store i64 %172, i64 addrspace(1)* %173, align 8
  %174 = add i32 %171, %19
  %175 = tail call spir_func i32 @90(i32 %174, i32 %22)
  %176 = zext i32 %175 to i64
  %177 = getelementptr inbounds i64 addrspace(1)* %144, i64 11
  store i64 %176, i64 addrspace(1)* %177, align 8
  %178 = add i32 %175, %21
  %179 = tail call spir_func i32 @90(i32 %178, i32 %24)
  %180 = zext i32 %179 to i64
  %181 = getelementptr inbounds i64 addrspace(1)* %144, i64 12
  store i64 %180, i64 addrspace(1)* %181, align 8
  %182 = add i32 %179, %23
  %183 = tail call spir_func i32 @90(i32 %182, i32 %26)
  %184 = zext i32 %183 to i64
  %185 = getelementptr inbounds i64 addrspace(1)* %144, i64 13
  store i64 %184, i64 addrspace(1)* %185, align 8
  %186 = add i32 %183, %25
  %187 = tail call spir_func i32 @90(i32 %186, i32 %28)
  %188 = zext i32 %187 to i64
  %189 = getelementptr inbounds i64 addrspace(1)* %144, i64 14
  store i64 %188, i64 addrspace(1)* %189, align 8
  %190 = sub i32 %27, %154
  %191 = add i32 %190, %187
  store i32 %191, i32 addrspace(1)* %135, align 4
  %192 = icmp eq i32 %6, 0
  br i1 %192, label %199, label %193

; <label>:193                                     ; preds = %89
  %194 = getelementptr inbounds i8 addrspace(1)* %10, i64 32
  %195 = bitcast i8 addrspace(1)* %194 to i64 addrspace(1)*
  %196 = load i64 addrspace(1)* %195, align 8
  %197 = inttoptr i64 %196 to i64 addrspace(1)*
  %198 = bitcast %13 addrspace(1)* addrspace(4)* %7 to i64 addrspace(4)*
  tail call spir_func void @88(i64 addrspace(1)* %197, i64 addrspace(4)* %198, i32 %6)
  br label %199

; <label>:199                                     ; preds = %193, %89
  %200 = getelementptr inbounds i8 addrspace(1)* %10, i64 40
  %201 = bitcast i8 addrspace(1)* %200 to i32 addrspace(1)*
  store i32 %6, i32 addrspace(1)* %201, align 4
  %202 = getelementptr inbounds %15 addrspace(1)* %65, i64 0, i32 3
  %203 = atomicrmw add i32 addrspace(1)* %202, i32 1 acq_rel, !mem.scope !28
  %204 = bitcast i8 addrspace(1)* %10 to i32 addrspace(1)*
  store atomic volatile i32 2, i32 addrspace(1)* %204 release, align 4, !mem.scope !28
  br label %205

; <label>:205                                     ; preds = %199, %77, %63
  %206 = phi i32 [ -1, %63 ], [ -1, %77 ], [ 0, %199 ]
  ret i32 %206
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__enqueue_internal_10_events(%11*, i32, i32, [3 x i64], [3 x i64], [3 x i64], i32, %13 addrspace(1)* addrspace(4)* nocapture readonly, %13 addrspace(1)* addrspace(4)*, i8 addrspace(1)*, i8 addrspace(1)*, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32) #6 {
  %32 = extractvalue [3 x i64] %3, 0
  %33 = extractvalue [3 x i64] %3, 1
  %34 = extractvalue [3 x i64] %3, 2
  %35 = extractvalue [3 x i64] %4, 0
  %36 = extractvalue [3 x i64] %4, 1
  %37 = extractvalue [3 x i64] %4, 2
  %38 = extractvalue [3 x i64] %5, 0
  %39 = extractvalue [3 x i64] %5, 1
  %40 = extractvalue [3 x i64] %5, 2
  %41 = bitcast %11* %0 to %12*
  %42 = addrspacecast %12* %41 to %12 addrspace(1)*
  %43 = getelementptr inbounds %12 addrspace(1)* %42, i64 0, i32 4
  %44 = load i64 addrspace(1)* %43, align 8
  %45 = inttoptr i64 %44 to i32 addrspace(1)*
  %46 = getelementptr inbounds %12 addrspace(1)* %42, i64 1
  %47 = ptrtoint i8 addrspace(1)* %10 to i64
  %48 = ptrtoint %12 addrspace(1)* %46 to i64
  %49 = sub i64 %47, %48
  %50 = lshr exact i64 %49, 7
  %51 = trunc i64 %50 to i32
  %52 = trunc i64 %38 to i32
  %53 = trunc i64 %39 to i32
  %54 = tail call spir_func i32 @_Z5mul24jj(i32 %52, i32 %53) #2
  %55 = trunc i64 %40 to i32
  %56 = tail call spir_func i32 @_Z5mul24jj(i32 %54, i32 %55) #2
  %57 = icmp ugt i32 %56, 256
  %58 = zext i1 %57 to i32
  %59 = getelementptr inbounds %12 addrspace(1)* %42, i64 0, i32 6
  %60 = load i32 addrspace(1)* %59, align 4
  %61 = icmp ult i32 %60, %6
  %62 = zext i1 %61 to i32
  %63 = or i32 %62, %58
  %64 = icmp eq i32 %63, 0
  br i1 %64, label %66, label %65

; <label>:65                                      ; preds = %31
  tail call spir_func void @86(i32 addrspace(1)* %45, i32 %51)
  br label %211

; <label>:66                                      ; preds = %31
  %67 = tail call spir_func %15 addrspace(1)* @87()
  %68 = getelementptr inbounds i8 addrspace(1)* %10, i64 16
  %69 = bitcast i8 addrspace(1)* %68 to i64 addrspace(1)*
  store i64 0, i64 addrspace(1)* %69, align 8
  %70 = icmp eq %13 addrspace(1)* addrspace(4)* %8, null
  br i1 %70, label %91, label %71

; <label>:71                                      ; preds = %66
  %72 = getelementptr inbounds %12 addrspace(1)* %42, i64 0, i32 2
  %73 = load i64 addrspace(1)* %72, align 8
  %74 = inttoptr i64 %73 to i32 addrspace(1)*
  %75 = getelementptr inbounds %12 addrspace(1)* %42, i64 0, i32 1
  %76 = load i32 addrspace(1)* %75, align 4
  %77 = tail call spir_func i32 @85(i32 addrspace(1)* %74, i32 %76)
  %78 = icmp slt i32 %77, 0
  br i1 %78, label %79, label %80

; <label>:79                                      ; preds = %71
  tail call spir_func void @86(i32 addrspace(1)* %45, i32 %51)
  br label %211

; <label>:80                                      ; preds = %71
  %81 = getelementptr inbounds %12 addrspace(1)* %42, i64 0, i32 3
  %82 = load i64 addrspace(1)* %81, align 8
  %83 = inttoptr i64 %82 to %14 addrspace(1)*
  %84 = sext i32 %77 to i64
  %85 = getelementptr inbounds %14 addrspace(1)* %83, i64 %84
  %86 = getelementptr inbounds %14 addrspace(1)* %85, i64 0, i32 0
  store i32 2, i32 addrspace(1)* %86, align 4
  %87 = getelementptr inbounds %14 addrspace(1)* %83, i64 %84, i32 1
  store i32 2, i32 addrspace(1)* %87, align 4
  %88 = getelementptr inbounds %14 addrspace(1)* %83, i64 %84, i32 3
  store i64 0, i64 addrspace(1)* %88, align 8
  %89 = ptrtoint %14 addrspace(1)* %85 to i64
  store i64 %89, i64 addrspace(1)* %69, align 8
  %90 = bitcast %13 addrspace(1)* addrspace(4)* %8 to %14 addrspace(1)* addrspace(4)*
  store %14 addrspace(1)* %85, %14 addrspace(1)* addrspace(4)* %90, align 8
  br label %91

; <label>:91                                      ; preds = %80, %66
  %92 = getelementptr inbounds %12 addrspace(1)* %42, i64 0, i32 9
  %93 = load i64 addrspace(1)* %92, align 8
  %94 = inttoptr i64 %93 to %17 addrspace(1)**
  %95 = ptrtoint i8 addrspace(1)* %9 to i64
  %96 = and i64 %95, 4294967295
  %97 = getelementptr inbounds %17 addrspace(1)** %94, i64 %96
  %98 = load %17 addrspace(1)** %97, align 8
  %99 = getelementptr inbounds i8 addrspace(1)* %10, i64 4
  %100 = bitcast i8 addrspace(1)* %99 to i32 addrspace(1)*
  store i32 %1, i32 addrspace(1)* %100, align 4
  %101 = getelementptr inbounds %12 addrspace(1)* %42, i64 0, i32 5
  %102 = atomicrmw add i32 addrspace(1)* %101, i32 1 acq_rel, !mem.scope !29
  %103 = getelementptr inbounds i8 addrspace(1)* %10, i64 8
  %104 = bitcast i8 addrspace(1)* %103 to i32 addrspace(1)*
  store i32 %102, i32 addrspace(1)* %104, align 4
  %105 = getelementptr inbounds i8 addrspace(1)* %10, i64 12
  %106 = bitcast i8 addrspace(1)* %105 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %106, align 4
  %107 = ptrtoint %15 addrspace(1)* %67 to i64
  %108 = getelementptr inbounds i8 addrspace(1)* %10, i64 24
  %109 = bitcast i8 addrspace(1)* %108 to i64 addrspace(1)*
  store i64 %107, i64 addrspace(1)* %109, align 8
  %110 = shl i32 %2, 16
  %111 = or i32 %110, 2562
  %112 = getelementptr inbounds i8 addrspace(1)* %10, i64 64
  %113 = bitcast i8 addrspace(1)* %112 to i32 addrspace(1)*
  store i32 %111, i32 addrspace(1)* %113, align 4
  %114 = trunc i64 %38 to i16
  %115 = getelementptr inbounds i8 addrspace(1)* %10, i64 68
  %116 = bitcast i8 addrspace(1)* %115 to i16 addrspace(1)*
  store i16 %114, i16 addrspace(1)* %116, align 2
  %117 = trunc i64 %39 to i16
  %118 = getelementptr inbounds i8 addrspace(1)* %10, i64 70
  %119 = bitcast i8 addrspace(1)* %118 to i16 addrspace(1)*
  store i16 %117, i16 addrspace(1)* %119, align 2
  %120 = trunc i64 %40 to i16
  %121 = getelementptr inbounds i8 addrspace(1)* %10, i64 72
  %122 = bitcast i8 addrspace(1)* %121 to i16 addrspace(1)*
  store i16 %120, i16 addrspace(1)* %122, align 2
  %123 = trunc i64 %35 to i32
  %124 = getelementptr inbounds i8 addrspace(1)* %10, i64 76
  %125 = bitcast i8 addrspace(1)* %124 to i32 addrspace(1)*
  store i32 %123, i32 addrspace(1)* %125, align 4
  %126 = trunc i64 %36 to i32
  %127 = getelementptr inbounds i8 addrspace(1)* %10, i64 80
  %128 = bitcast i8 addrspace(1)* %127 to i32 addrspace(1)*
  store i32 %126, i32 addrspace(1)* %128, align 4
  %129 = trunc i64 %37 to i32
  %130 = getelementptr inbounds i8 addrspace(1)* %10, i64 84
  %131 = bitcast i8 addrspace(1)* %130 to i32 addrspace(1)*
  store i32 %129, i32 addrspace(1)* %131, align 4
  %132 = getelementptr inbounds %17 addrspace(1)* %98, i64 0, i32 11
  %133 = load i32 addrspace(1)* %132, align 4
  %134 = getelementptr inbounds i8 addrspace(1)* %10, i64 88
  %135 = bitcast i8 addrspace(1)* %134 to i32 addrspace(1)*
  store i32 %133, i32 addrspace(1)* %135, align 4
  %136 = getelementptr inbounds i8 addrspace(1)* %10, i64 92
  %137 = bitcast i8 addrspace(1)* %136 to i32 addrspace(1)*
  store i32 0, i32 addrspace(1)* %137, align 4
  %138 = ptrtoint %17 addrspace(1)* %98 to i64
  %139 = getelementptr inbounds i8 addrspace(1)* %10, i64 96
  %140 = bitcast i8 addrspace(1)* %139 to i64 addrspace(1)*
  store i64 %138, i64 addrspace(1)* %140, align 8
  %141 = getelementptr inbounds i8 addrspace(1)* %10, i64 120
  %142 = bitcast i8 addrspace(1)* %141 to i64 addrspace(1)*
  store i64 0, i64 addrspace(1)* %142, align 8
  %143 = getelementptr inbounds i8 addrspace(1)* %10, i64 104
  %144 = bitcast i8 addrspace(1)* %143 to i64 addrspace(1)*
  %145 = load i64 addrspace(1)* %144, align 8
  %146 = inttoptr i64 %145 to i64 addrspace(1)*
  store i64 %32, i64 addrspace(1)* %146, align 8
  %147 = getelementptr inbounds i64 addrspace(1)* %146, i64 1
  store i64 %33, i64 addrspace(1)* %147, align 8
  %148 = getelementptr inbounds i64 addrspace(1)* %146, i64 2
  store i64 %34, i64 addrspace(1)* %148, align 8
  %149 = tail call spir_func i8 addrspace(1)* @89()
  %150 = ptrtoint i8 addrspace(1)* %149 to i64
  %151 = getelementptr inbounds i64 addrspace(1)* %146, i64 3
  store i64 %150, i64 addrspace(1)* %151, align 8
  %152 = ptrtoint %12 addrspace(1)* %42 to i64
  %153 = getelementptr inbounds i64 addrspace(1)* %146, i64 4
  store i64 %152, i64 addrspace(1)* %153, align 8
  %154 = getelementptr inbounds i64 addrspace(1)* %146, i64 5
  store i64 %47, i64 addrspace(1)* %154, align 8
  %155 = getelementptr inbounds %17 addrspace(1)* %98, i64 0, i32 12
  %156 = load i32 addrspace(1)* %155, align 4
  %157 = tail call spir_func i32 @90(i32 %156, i32 %12)
  %158 = zext i32 %157 to i64
  %159 = getelementptr inbounds i64 addrspace(1)* %146, i64 6
  store i64 %158, i64 addrspace(1)* %159, align 8
  %160 = add i32 %157, %11
  %161 = tail call spir_func i32 @90(i32 %160, i32 %14)
  %162 = zext i32 %161 to i64
  %163 = getelementptr inbounds i64 addrspace(1)* %146, i64 7
  store i64 %162, i64 addrspace(1)* %163, align 8
  %164 = add i32 %161, %13
  %165 = tail call spir_func i32 @90(i32 %164, i32 %16)
  %166 = zext i32 %165 to i64
  %167 = getelementptr inbounds i64 addrspace(1)* %146, i64 8
  store i64 %166, i64 addrspace(1)* %167, align 8
  %168 = add i32 %165, %15
  %169 = tail call spir_func i32 @90(i32 %168, i32 %18)
  %170 = zext i32 %169 to i64
  %171 = getelementptr inbounds i64 addrspace(1)* %146, i64 9
  store i64 %170, i64 addrspace(1)* %171, align 8
  %172 = add i32 %169, %17
  %173 = tail call spir_func i32 @90(i32 %172, i32 %20)
  %174 = zext i32 %173 to i64
  %175 = getelementptr inbounds i64 addrspace(1)* %146, i64 10
  store i64 %174, i64 addrspace(1)* %175, align 8
  %176 = add i32 %173, %19
  %177 = tail call spir_func i32 @90(i32 %176, i32 %22)
  %178 = zext i32 %177 to i64
  %179 = getelementptr inbounds i64 addrspace(1)* %146, i64 11
  store i64 %178, i64 addrspace(1)* %179, align 8
  %180 = add i32 %177, %21
  %181 = tail call spir_func i32 @90(i32 %180, i32 %24)
  %182 = zext i32 %181 to i64
  %183 = getelementptr inbounds i64 addrspace(1)* %146, i64 12
  store i64 %182, i64 addrspace(1)* %183, align 8
  %184 = add i32 %181, %23
  %185 = tail call spir_func i32 @90(i32 %184, i32 %26)
  %186 = zext i32 %185 to i64
  %187 = getelementptr inbounds i64 addrspace(1)* %146, i64 13
  store i64 %186, i64 addrspace(1)* %187, align 8
  %188 = add i32 %185, %25
  %189 = tail call spir_func i32 @90(i32 %188, i32 %28)
  %190 = zext i32 %189 to i64
  %191 = getelementptr inbounds i64 addrspace(1)* %146, i64 14
  store i64 %190, i64 addrspace(1)* %191, align 8
  %192 = add i32 %189, %27
  %193 = tail call spir_func i32 @90(i32 %192, i32 %30)
  %194 = zext i32 %193 to i64
  %195 = getelementptr inbounds i64 addrspace(1)* %146, i64 15
  store i64 %194, i64 addrspace(1)* %195, align 8
  %196 = sub i32 %29, %156
  %197 = add i32 %196, %193
  store i32 %197, i32 addrspace(1)* %137, align 4
  %198 = icmp eq i32 %6, 0
  br i1 %198, label %205, label %199

; <label>:199                                     ; preds = %91
  %200 = getelementptr inbounds i8 addrspace(1)* %10, i64 32
  %201 = bitcast i8 addrspace(1)* %200 to i64 addrspace(1)*
  %202 = load i64 addrspace(1)* %201, align 8
  %203 = inttoptr i64 %202 to i64 addrspace(1)*
  %204 = bitcast %13 addrspace(1)* addrspace(4)* %7 to i64 addrspace(4)*
  tail call spir_func void @88(i64 addrspace(1)* %203, i64 addrspace(4)* %204, i32 %6)
  br label %205

; <label>:205                                     ; preds = %199, %91
  %206 = getelementptr inbounds i8 addrspace(1)* %10, i64 40
  %207 = bitcast i8 addrspace(1)* %206 to i32 addrspace(1)*
  store i32 %6, i32 addrspace(1)* %207, align 4
  %208 = getelementptr inbounds %15 addrspace(1)* %67, i64 0, i32 3
  %209 = atomicrmw add i32 addrspace(1)* %208, i32 1 acq_rel, !mem.scope !29
  %210 = bitcast i8 addrspace(1)* %10 to i32 addrspace(1)*
  store atomic volatile i32 2, i32 addrspace(1)* %210 release, align 4, !mem.scope !29
  br label %211

; <label>:211                                     ; preds = %205, %79, %65
  %212 = phi i32 [ -1, %65 ], [ -1, %79 ], [ 0, %205 ]
  ret i32 %212
}

; Function Attrs: nounwind readnone
declare spir_func i32 @_Z3ctzj(i32) #1

; Function Attrs: inlinehint nounwind readnone
define internal spir_func %12 addrspace(1)* @84() #3 {
  %1 = tail call spir_func i64 @__hsail_ld_kernarg_u64(i32 32) #2
  %2 = inttoptr i64 %1 to %12 addrspace(1)*
  ret %12 addrspace(1)* %2
}

; Function Attrs: inlinehint nounwind
define internal spir_func i32 @85(i32 addrspace(1)* noalias, i32) #7 {
  %3 = alloca i32, align 4
  %4 = lshr i32 %1, 5
  %5 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %6 = urem i32 %5, %4
  %7 = icmp eq i32 %4, 0
  br i1 %7, label %45, label %8

; <label>:8                                       ; preds = %2
  %9 = addrspacecast i32* %3 to i32 addrspace(4)*
  %10 = add nsw i32 %4, -1
  br label %11

; <label>:11                                      ; preds = %35, %8
  %12 = phi i32 [ %6, %8 ], [ %39, %35 ]
  %13 = phi i32 [ 0, %8 ], [ %40, %35 ]
  %14 = zext i32 %12 to i64
  %15 = getelementptr inbounds i32 addrspace(1)* %0, i64 %14
  %16 = load atomic volatile i32 addrspace(1)* %15 acquire, align 4, !mem.scope !30
  store i32 %16, i32* %3, align 4
  br label %17

; <label>:17                                      ; preds = %22, %11
  %18 = phi i32 [ %28, %22 ], [ %16, %11 ]
  %19 = xor i32 %18, -1
  %20 = tail call spir_func i32 @_Z3ctzj(i32 %19) #2
  %21 = icmp eq i32 %20, 32
  br i1 %21, label %33, label %22

; <label>:22                                      ; preds = %17
  %23 = and i32 %20, 31
  %24 = shl i32 1, %23
  %25 = or i32 %24, %18
  %26 = load volatile i32 addrspace(4)* %9, align 4
  %27 = cmpxchg i32 addrspace(1)* %15, i32 %26, i32 %25 acq_rel acquire, !mem.scope !30
  %28 = extractvalue { i32, i1 } %27, 0
  store volatile i32 %28, i32 addrspace(4)* %9, align 4
  %29 = extractvalue { i32, i1 } %27, 1
  br i1 %29, label %30, label %17

; <label>:30                                      ; preds = %22
  %31 = phi i32 [ %20, %22 ]
  %32 = icmp ult i32 %31, 32
  br i1 %32, label %42, label %35

; <label>:33                                      ; preds = %17
  %34 = phi i32 [ %20, %17 ]
  br label %35

; <label>:35                                      ; preds = %33, %30
  %36 = phi i32 [ %34, %33 ], [ %31, %30 ]
  %37 = icmp eq i32 %12, %10
  %38 = add i32 %12, 1
  %39 = select i1 %37, i32 0, i32 %38
  %40 = add i32 %13, 1
  %41 = icmp ult i32 %40, %4
  br i1 %41, label %11, label %42

; <label>:42                                      ; preds = %35, %30
  %43 = phi i32 [ %36, %35 ], [ %31, %30 ]
  %44 = phi i32 [ %39, %35 ], [ %12, %30 ]
  br label %45

; <label>:45                                      ; preds = %42, %2
  %46 = phi i32 [ %6, %2 ], [ %44, %42 ]
  %47 = phi i32 [ undef, %2 ], [ %43, %42 ]
  %48 = shl i32 %46, 5
  %49 = add i32 %47, %48
  %50 = icmp ult i32 %47, 32
  %51 = select i1 %50, i32 %49, i32 -1
  ret i32 %51
}

; Function Attrs: inlinehint nounwind
define internal spir_func void @86(i32 addrspace(1)* noalias, i32) #7 {
  %3 = alloca i32, align 4
  %4 = tail call spir_func i32 @_Z7amd_bfmjj(i32 1, i32 %1) #11
  %5 = xor i32 %4, -1
  %6 = lshr i32 %1, 5
  %7 = zext i32 %6 to i64
  %8 = getelementptr inbounds i32 addrspace(1)* %0, i64 %7
  %9 = load atomic volatile i32 addrspace(1)* %8 acquire, align 4, !mem.scope !31
  store i32 %9, i32* %3, align 4
  %10 = addrspacecast i32* %3 to i32 addrspace(4)*
  br label %11

; <label>:11                                      ; preds = %11, %2
  %12 = phi i32 [ %16, %11 ], [ %9, %2 ]
  %13 = and i32 %12, %5
  %14 = load volatile i32 addrspace(4)* %10, align 4
  %15 = cmpxchg i32 addrspace(1)* %8, i32 %14, i32 %13 acq_rel acquire, !mem.scope !31
  %16 = extractvalue { i32, i1 } %15, 0
  store volatile i32 %16, i32 addrspace(4)* %10, align 4
  %17 = extractvalue { i32, i1 } %15, 1
  br i1 %17, label %18, label %11

; <label>:18                                      ; preds = %11
  ret void
}

; Function Attrs: inlinehint nounwind readnone
define internal spir_func %15 addrspace(1)* @87() #3 {
  %1 = tail call spir_func i64 @__hsail_ld_kernarg_u64(i32 40) #2
  %2 = inttoptr i64 %1 to %15 addrspace(1)*
  ret %15 addrspace(1)* %2
}

; Function Attrs: inlinehint nounwind
define internal spir_func void @88(i64 addrspace(1)* nocapture, i64 addrspace(4)* nocapture readonly, i32) #7 {
  %4 = icmp eq i32 %2, 0
  br i1 %4, label %19, label %5

; <label>:5                                       ; preds = %3
  br label %6

; <label>:6                                       ; preds = %6, %5
  %7 = phi i32 [ %16, %6 ], [ 0, %5 ]
  %8 = zext i32 %7 to i64
  %9 = getelementptr inbounds i64 addrspace(4)* %1, i64 %8
  %10 = load i64 addrspace(4)* %9, align 8
  %11 = inttoptr i64 %10 to %14 addrspace(1)*
  %12 = getelementptr inbounds %14 addrspace(1)* %11, i64 0, i32 1
  %13 = atomicrmw add i32 addrspace(1)* %12, i32 1 acq_rel, !mem.scope !32
  %14 = load i64 addrspace(4)* %9, align 8
  %15 = getelementptr inbounds i64 addrspace(1)* %0, i64 %8
  store i64 %14, i64 addrspace(1)* %15, align 8
  %16 = add i32 %7, 1
  %17 = icmp eq i32 %16, %2
  br i1 %17, label %18, label %6

; <label>:18                                      ; preds = %6
  br label %19

; <label>:19                                      ; preds = %18, %3
  ret void
}

; Function Attrs: inlinehint nounwind readnone
define internal spir_func i8 addrspace(1)* @89() #3 {
  %1 = tail call spir_func i64 @__hsail_ld_kernarg_u64(i32 24) #2
  %2 = inttoptr i64 %1 to i8 addrspace(1)*
  ret i8 addrspace(1)* %2
}

; Function Attrs: inlinehint nounwind readnone
define internal spir_func i32 @90(i32, i32) #3 {
  %3 = add i32 %0, -1
  %4 = add i32 %3, %1
  %5 = sub i32 0, %1
  %6 = and i32 %4, %5
  ret i32 %6
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__enqueue_prep_0(%11*, i64, i32, i8* nocapture readonly, i8 addrspace(1)** nocapture) #6 {
  %6 = trunc i64 %1 to i32
  %7 = tail call spir_func i32 @91(%11* %0, i32 48, i32 %6, i32 %2, i8* %3, i8 addrspace(1)** %4)
  ret i32 %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__enqueue_prep_1(%11*, i64, i32, i8* nocapture readonly, i8 addrspace(1)** nocapture) #6 {
  %6 = trunc i64 %1 to i32
  %7 = tail call spir_func i32 @91(%11* %0, i32 56, i32 %6, i32 %2, i8* %3, i8 addrspace(1)** %4)
  ret i32 %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__enqueue_prep_2(%11*, i64, i32, i8* nocapture readonly, i8 addrspace(1)** nocapture) #6 {
  %6 = trunc i64 %1 to i32
  %7 = tail call spir_func i32 @91(%11* %0, i32 64, i32 %6, i32 %2, i8* %3, i8 addrspace(1)** %4)
  ret i32 %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__enqueue_prep_3(%11*, i64, i32, i8* nocapture readonly, i8 addrspace(1)** nocapture) #6 {
  %6 = trunc i64 %1 to i32
  %7 = tail call spir_func i32 @91(%11* %0, i32 72, i32 %6, i32 %2, i8* %3, i8 addrspace(1)** %4)
  ret i32 %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__enqueue_prep_4(%11*, i64, i32, i8* nocapture readonly, i8 addrspace(1)** nocapture) #6 {
  %6 = trunc i64 %1 to i32
  %7 = tail call spir_func i32 @91(%11* %0, i32 80, i32 %6, i32 %2, i8* %3, i8 addrspace(1)** %4)
  ret i32 %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__enqueue_prep_5(%11*, i64, i32, i8* nocapture readonly, i8 addrspace(1)** nocapture) #6 {
  %6 = trunc i64 %1 to i32
  %7 = tail call spir_func i32 @91(%11* %0, i32 88, i32 %6, i32 %2, i8* %3, i8 addrspace(1)** %4)
  ret i32 %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__enqueue_prep_6(%11*, i64, i32, i8* nocapture readonly, i8 addrspace(1)** nocapture) #6 {
  %6 = trunc i64 %1 to i32
  %7 = tail call spir_func i32 @91(%11* %0, i32 96, i32 %6, i32 %2, i8* %3, i8 addrspace(1)** %4)
  ret i32 %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__enqueue_prep_7(%11*, i64, i32, i8* nocapture readonly, i8 addrspace(1)** nocapture) #6 {
  %6 = trunc i64 %1 to i32
  %7 = tail call spir_func i32 @91(%11* %0, i32 104, i32 %6, i32 %2, i8* %3, i8 addrspace(1)** %4)
  ret i32 %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__enqueue_prep_8(%11*, i64, i32, i8* nocapture readonly, i8 addrspace(1)** nocapture) #6 {
  %6 = trunc i64 %1 to i32
  %7 = tail call spir_func i32 @91(%11* %0, i32 112, i32 %6, i32 %2, i8* %3, i8 addrspace(1)** %4)
  ret i32 %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__enqueue_prep_9(%11*, i64, i32, i8* nocapture readonly, i8 addrspace(1)** nocapture) #6 {
  %6 = trunc i64 %1 to i32
  %7 = tail call spir_func i32 @91(%11* %0, i32 120, i32 %6, i32 %2, i8* %3, i8 addrspace(1)** %4)
  ret i32 %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__enqueue_prep_10(%11*, i64, i32, i8* nocapture readonly, i8 addrspace(1)** nocapture) #6 {
  %6 = trunc i64 %1 to i32
  %7 = tail call spir_func i32 @91(%11* %0, i32 128, i32 %6, i32 %2, i8* %3, i8 addrspace(1)** %4)
  ret i32 %7
}

; Function Attrs: nounwind
define internal spir_func i32 @91(%11*, i32, i32, i32, i8* nocapture readonly, i8 addrspace(1)** nocapture) #9 {
  %7 = bitcast %11* %0 to %19*
  %8 = addrspacecast %19* %7 to %19 addrspace(1)*
  %9 = tail call spir_func i32 @92(i32 %1, i32 %3)
  %10 = add i32 %9, %2
  %11 = getelementptr inbounds %19 addrspace(1)* %8, i64 0, i32 7
  %12 = load i32 addrspace(1)* %11, align 4
  %13 = icmp ugt i32 %10, %12
  br i1 %13, label %34, label %14

; <label>:14                                      ; preds = %6
  %15 = getelementptr inbounds %19 addrspace(1)* %8, i64 0, i32 4
  %16 = load i64 addrspace(1)* %15, align 8
  %17 = inttoptr i64 %16 to i32 addrspace(1)*
  %18 = bitcast %11* %0 to i32*
  %19 = addrspacecast i32* %18 to i32 addrspace(1)*
  %20 = load i32 addrspace(1)* %19, align 4
  %21 = tail call spir_func i32 @93(i32 addrspace(1)* %17, i32 %20)
  %22 = icmp slt i32 %21, 0
  br i1 %22, label %34, label %23

; <label>:23                                      ; preds = %14
  %24 = getelementptr inbounds %19 addrspace(1)* %8, i64 1
  %25 = bitcast %19 addrspace(1)* %24 to %20 addrspace(1)*
  %26 = sext i32 %21 to i64
  %27 = getelementptr inbounds %20 addrspace(1)* %25, i64 %26
  %28 = getelementptr inbounds %20 addrspace(1)* %25, i64 %26, i32 9, i32 7
  %29 = load i64 addrspace(1)* %28, align 8
  %30 = zext i32 %9 to i64
  %31 = add i64 %29, %30
  %32 = inttoptr i64 %31 to i8 addrspace(1)*
  tail call spir_func void @94(i8 addrspace(1)* %32, i8* %4, i32 %2, i32 %3)
  %33 = bitcast i8 addrspace(1)** %5 to %20 addrspace(1)**
  store %20 addrspace(1)* %27, %20 addrspace(1)** %33, align 8
  br label %34

; <label>:34                                      ; preds = %23, %14, %6
  %35 = phi i32 [ 0, %23 ], [ -1, %6 ], [ -1, %14 ]
  ret i32 %35
}

; Function Attrs: inlinehint nounwind readnone
define internal spir_func i32 @92(i32, i32) #3 {
  %3 = add i32 %0, -1
  %4 = add i32 %3, %1
  %5 = sub i32 0, %1
  %6 = and i32 %4, %5
  ret i32 %6
}

; Function Attrs: inlinehint nounwind
define internal spir_func i32 @93(i32 addrspace(1)* noalias, i32) #7 {
  %3 = alloca i32, align 4
  %4 = lshr i32 %1, 5
  %5 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %6 = urem i32 %5, %4
  %7 = icmp eq i32 %4, 0
  br i1 %7, label %45, label %8

; <label>:8                                       ; preds = %2
  %9 = addrspacecast i32* %3 to i32 addrspace(4)*
  %10 = add nsw i32 %4, -1
  br label %11

; <label>:11                                      ; preds = %35, %8
  %12 = phi i32 [ %6, %8 ], [ %39, %35 ]
  %13 = phi i32 [ 0, %8 ], [ %40, %35 ]
  %14 = zext i32 %12 to i64
  %15 = getelementptr inbounds i32 addrspace(1)* %0, i64 %14
  %16 = load atomic volatile i32 addrspace(1)* %15 acquire, align 4, !mem.scope !33
  store i32 %16, i32* %3, align 4
  br label %17

; <label>:17                                      ; preds = %22, %11
  %18 = phi i32 [ %28, %22 ], [ %16, %11 ]
  %19 = xor i32 %18, -1
  %20 = tail call spir_func i32 @_Z3ctzj(i32 %19) #2
  %21 = icmp eq i32 %20, 32
  br i1 %21, label %33, label %22

; <label>:22                                      ; preds = %17
  %23 = and i32 %20, 31
  %24 = shl i32 1, %23
  %25 = or i32 %24, %18
  %26 = load volatile i32 addrspace(4)* %9, align 4
  %27 = cmpxchg i32 addrspace(1)* %15, i32 %26, i32 %25 acq_rel acquire, !mem.scope !33
  %28 = extractvalue { i32, i1 } %27, 0
  store volatile i32 %28, i32 addrspace(4)* %9, align 4
  %29 = extractvalue { i32, i1 } %27, 1
  br i1 %29, label %30, label %17

; <label>:30                                      ; preds = %22
  %31 = phi i32 [ %20, %22 ]
  %32 = icmp ult i32 %31, 32
  br i1 %32, label %42, label %35

; <label>:33                                      ; preds = %17
  %34 = phi i32 [ %20, %17 ]
  br label %35

; <label>:35                                      ; preds = %33, %30
  %36 = phi i32 [ %34, %33 ], [ %31, %30 ]
  %37 = icmp eq i32 %12, %10
  %38 = add i32 %12, 1
  %39 = select i1 %37, i32 0, i32 %38
  %40 = add i32 %13, 1
  %41 = icmp ult i32 %40, %4
  br i1 %41, label %11, label %42

; <label>:42                                      ; preds = %35, %30
  %43 = phi i32 [ %36, %35 ], [ %31, %30 ]
  %44 = phi i32 [ %39, %35 ], [ %12, %30 ]
  br label %45

; <label>:45                                      ; preds = %42, %2
  %46 = phi i32 [ %6, %2 ], [ %44, %42 ]
  %47 = phi i32 [ undef, %2 ], [ %43, %42 ]
  %48 = shl i32 %46, 5
  %49 = add i32 %47, %48
  %50 = icmp ult i32 %47, 32
  %51 = select i1 %50, i32 %49, i32 -1
  ret i32 %51
}

; Function Attrs: inlinehint nounwind
define internal spir_func void @94(i8 addrspace(1)* nocapture, i8* nocapture readonly, i32, i32) #7 {
  switch i32 %3, label %5 [
    i32 2, label %8
    i32 4, label %22
    i32 8, label %36
    i32 16, label %50
    i32 128, label %64
    i32 64, label %64
    i32 32, label %64
  ]

; <label>:5                                       ; preds = %4
  %6 = icmp eq i32 %2, 0
  br i1 %6, label %92, label %7

; <label>:7                                       ; preds = %5
  br label %78

; <label>:8                                       ; preds = %4
  %9 = bitcast i8 addrspace(1)* %0 to i16 addrspace(1)*
  %10 = bitcast i8* %1 to i16*
  %11 = lshr i32 %2, 1
  %12 = icmp eq i32 %11, 0
  br i1 %12, label %92, label %13

; <label>:13                                      ; preds = %8
  br label %14

; <label>:14                                      ; preds = %14, %13
  %15 = phi i32 [ %20, %14 ], [ 0, %13 ]
  %16 = zext i32 %15 to i64
  %17 = getelementptr inbounds i16* %10, i64 %16
  %18 = load i16* %17, align 2
  %19 = getelementptr inbounds i16 addrspace(1)* %9, i64 %16
  store i16 %18, i16 addrspace(1)* %19, align 2
  %20 = add i32 %15, 1
  %21 = icmp ult i32 %20, %11
  br i1 %21, label %14, label %87

; <label>:22                                      ; preds = %4
  %23 = bitcast i8 addrspace(1)* %0 to i32 addrspace(1)*
  %24 = bitcast i8* %1 to i32*
  %25 = lshr i32 %2, 2
  %26 = icmp eq i32 %25, 0
  br i1 %26, label %92, label %27

; <label>:27                                      ; preds = %22
  br label %28

; <label>:28                                      ; preds = %28, %27
  %29 = phi i32 [ %34, %28 ], [ 0, %27 ]
  %30 = zext i32 %29 to i64
  %31 = getelementptr inbounds i32* %24, i64 %30
  %32 = load i32* %31, align 4
  %33 = getelementptr inbounds i32 addrspace(1)* %23, i64 %30
  store i32 %32, i32 addrspace(1)* %33, align 4
  %34 = add i32 %29, 1
  %35 = icmp ult i32 %34, %25
  br i1 %35, label %28, label %88

; <label>:36                                      ; preds = %4
  %37 = bitcast i8 addrspace(1)* %0 to i64 addrspace(1)*
  %38 = bitcast i8* %1 to i64*
  %39 = lshr i32 %2, 3
  %40 = icmp eq i32 %39, 0
  br i1 %40, label %92, label %41

; <label>:41                                      ; preds = %36
  br label %42

; <label>:42                                      ; preds = %42, %41
  %43 = phi i32 [ %48, %42 ], [ 0, %41 ]
  %44 = zext i32 %43 to i64
  %45 = getelementptr inbounds i64* %38, i64 %44
  %46 = load i64* %45, align 8
  %47 = getelementptr inbounds i64 addrspace(1)* %37, i64 %44
  store i64 %46, i64 addrspace(1)* %47, align 8
  %48 = add i32 %43, 1
  %49 = icmp ult i32 %48, %39
  br i1 %49, label %42, label %89

; <label>:50                                      ; preds = %4
  %51 = bitcast i8 addrspace(1)* %0 to <2 x i64> addrspace(1)*
  %52 = bitcast i8* %1 to <2 x i64>*
  %53 = lshr i32 %2, 4
  %54 = icmp eq i32 %53, 0
  br i1 %54, label %92, label %55

; <label>:55                                      ; preds = %50
  br label %56

; <label>:56                                      ; preds = %56, %55
  %57 = phi i32 [ %62, %56 ], [ 0, %55 ]
  %58 = zext i32 %57 to i64
  %59 = getelementptr inbounds <2 x i64>* %52, i64 %58
  %60 = load <2 x i64>* %59, align 16
  %61 = getelementptr inbounds <2 x i64> addrspace(1)* %51, i64 %58
  store <2 x i64> %60, <2 x i64> addrspace(1)* %61, align 16
  %62 = add i32 %57, 1
  %63 = icmp ult i32 %62, %53
  br i1 %63, label %56, label %90

; <label>:64                                      ; preds = %4, %4, %4
  %65 = bitcast i8 addrspace(1)* %0 to <4 x i64> addrspace(1)*
  %66 = bitcast i8* %1 to <4 x i64>*
  %67 = lshr i32 %2, 5
  %68 = icmp eq i32 %67, 0
  br i1 %68, label %92, label %69

; <label>:69                                      ; preds = %64
  br label %70

; <label>:70                                      ; preds = %70, %69
  %71 = phi i32 [ %76, %70 ], [ 0, %69 ]
  %72 = zext i32 %71 to i64
  %73 = getelementptr inbounds <4 x i64>* %66, i64 %72
  %74 = load <4 x i64>* %73, align 32
  %75 = getelementptr inbounds <4 x i64> addrspace(1)* %65, i64 %72
  store <4 x i64> %74, <4 x i64> addrspace(1)* %75, align 32
  %76 = add i32 %71, 1
  %77 = icmp ult i32 %76, %67
  br i1 %77, label %70, label %91

; <label>:78                                      ; preds = %78, %7
  %79 = phi i32 [ %84, %78 ], [ 0, %7 ]
  %80 = zext i32 %79 to i64
  %81 = getelementptr inbounds i8* %1, i64 %80
  %82 = load i8* %81, align 1
  %83 = getelementptr inbounds i8 addrspace(1)* %0, i64 %80
  store i8 %82, i8 addrspace(1)* %83, align 1
  %84 = add i32 %79, 1
  %85 = icmp eq i32 %84, %2
  br i1 %85, label %86, label %78

; <label>:86                                      ; preds = %78
  br label %92

; <label>:87                                      ; preds = %14
  br label %92

; <label>:88                                      ; preds = %28
  br label %92

; <label>:89                                      ; preds = %42
  br label %92

; <label>:90                                      ; preds = %56
  br label %92

; <label>:91                                      ; preds = %70
  br label %92

; <label>:92                                      ; preds = %91, %90, %89, %88, %87, %86, %64, %50, %36, %22, %8, %5
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @_Z12retain_event13ocl_clk_event(%13 addrspace(1)*) #6 {
  %2 = bitcast %13 addrspace(1)* %0 to %22 addrspace(1)*
  %3 = getelementptr inbounds %22 addrspace(1)* %2, i64 0, i32 1
  %4 = atomicrmw add i32 addrspace(1)* %3, i32 1 acq_rel, !mem.scope !34
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @_Z13release_event13ocl_clk_event(%13 addrspace(1)*) #6 {
  %2 = bitcast %13 addrspace(1)* %0 to %22 addrspace(1)*
  %3 = getelementptr inbounds %22 addrspace(1)* %2, i64 0, i32 1
  %4 = atomicrmw sub i32 addrspace(1)* %3, i32 1 acq_rel, !mem.scope !35
  %5 = icmp eq i32 %4, 1
  br i1 %5, label %6, label %17

; <label>:6                                       ; preds = %1
  %7 = tail call spir_func %12 addrspace(1)* @95()
  %8 = getelementptr inbounds %12 addrspace(1)* %7, i64 0, i32 2
  %9 = load i64 addrspace(1)* %8, align 8
  %10 = inttoptr i64 %9 to i32 addrspace(1)*
  %11 = getelementptr inbounds %12 addrspace(1)* %7, i64 0, i32 3
  %12 = load i64 addrspace(1)* %11, align 8
  %13 = ptrtoint %13 addrspace(1)* %0 to i64
  %14 = sub i64 %13, %12
  %15 = sdiv exact i64 %14, 40
  %16 = trunc i64 %15 to i32
  tail call spir_func void @96(i32 addrspace(1)* %10, i32 %16)
  br label %17

; <label>:17                                      ; preds = %6, %1
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func %13 addrspace(1)* @_Z17create_user_eventv() #6 {
  %1 = tail call spir_func %12 addrspace(1)* @95()
  %2 = getelementptr inbounds %12 addrspace(1)* %1, i64 0, i32 2
  %3 = load i64 addrspace(1)* %2, align 8
  %4 = inttoptr i64 %3 to i32 addrspace(1)*
  %5 = getelementptr inbounds %12 addrspace(1)* %1, i64 0, i32 1
  %6 = load i32 addrspace(1)* %5, align 4
  %7 = tail call spir_func i32 @97(i32 addrspace(1)* %4, i32 %6)
  %8 = icmp sgt i32 %7, -1
  br i1 %8, label %9, label %19

; <label>:9                                       ; preds = %0
  %10 = getelementptr inbounds %12 addrspace(1)* %1, i64 0, i32 3
  %11 = load i64 addrspace(1)* %10, align 8
  %12 = inttoptr i64 %11 to %22 addrspace(1)*
  %13 = sext i32 %7 to i64
  %14 = getelementptr inbounds %22 addrspace(1)* %12, i64 %13
  %15 = getelementptr inbounds %22 addrspace(1)* %14, i64 0, i32 0
  store i32 2, i32 addrspace(1)* %15, align 4
  %16 = getelementptr inbounds %22 addrspace(1)* %12, i64 %13, i32 1
  store i32 1, i32 addrspace(1)* %16, align 4
  %17 = getelementptr inbounds %22 addrspace(1)* %12, i64 %13, i32 3
  store i64 0, i64 addrspace(1)* %17, align 8
  %18 = bitcast %22 addrspace(1)* %14 to %13 addrspace(1)*
  br label %19

; <label>:19                                      ; preds = %9, %0
  %20 = phi %13 addrspace(1)* [ %18, %9 ], [ null, %0 ]
  ret %13 addrspace(1)* %20
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func zeroext i1 @_Z14is_valid_event13ocl_clk_event(%13 addrspace(1)* readnone) #0 {
  %2 = icmp ne %13 addrspace(1)* %0, null
  ret i1 %2
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @_Z21set_user_event_status13ocl_clk_eventi(%13 addrspace(1)* nocapture, i32) #6 {
  %3 = bitcast %13 addrspace(1)* %0 to i32 addrspace(1)*
  store atomic volatile i32 %1, i32 addrspace(1)* %3 release, align 4, !mem.scope !36
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @_Z28capture_event_profiling_info13ocl_clk_event25clk_profiling_informationPU3AS1v(%13 addrspace(1)* nocapture, i32, i8 addrspace(1)*) #6 {
  %4 = bitcast %13 addrspace(1)* %0 to %22 addrspace(1)*
  %5 = ptrtoint i8 addrspace(1)* %2 to i64
  %6 = getelementptr inbounds %22 addrspace(1)* %4, i64 0, i32 3
  store i64 %5, i64 addrspace(1)* %6, align 8
  %7 = bitcast %13 addrspace(1)* %0 to i32 addrspace(1)*
  %8 = load atomic volatile i32 addrspace(1)* %7 acquire, align 4, !mem.scope !37
  %9 = icmp eq i32 %8, 0
  br i1 %9, label %10, label %23

; <label>:10                                      ; preds = %3
  %11 = getelementptr inbounds %22 addrspace(1)* %4, i64 0, i32 2, i64 0
  %12 = getelementptr inbounds %22 addrspace(1)* %4, i64 0, i32 2, i64 1
  %13 = load i64 addrspace(1)* %12, align 8
  %14 = load i64 addrspace(1)* %11, align 8
  %15 = sub i64 %13, %14
  %16 = bitcast i8 addrspace(1)* %2 to i64 addrspace(1)*
  store i64 %15, i64 addrspace(1)* %16, align 8
  %17 = getelementptr inbounds %22 addrspace(1)* %4, i64 0, i32 2, i64 2
  %18 = load i64 addrspace(1)* %17, align 8
  %19 = load i64 addrspace(1)* %11, align 8
  %20 = sub i64 %18, %19
  %21 = getelementptr inbounds i8 addrspace(1)* %2, i64 8
  %22 = bitcast i8 addrspace(1)* %21 to i64 addrspace(1)*
  store i64 %20, i64 addrspace(1)* %22, align 8
  br label %23

; <label>:23                                      ; preds = %10, %3
  ret void
}

; Function Attrs: inlinehint nounwind readnone
define internal spir_func %12 addrspace(1)* @95() #3 {
  %1 = tail call spir_func i64 @__hsail_ld_kernarg_u64(i32 32) #2
  %2 = inttoptr i64 %1 to %12 addrspace(1)*
  ret %12 addrspace(1)* %2
}

; Function Attrs: inlinehint nounwind
define internal spir_func void @96(i32 addrspace(1)* noalias, i32) #7 {
  %3 = alloca i32, align 4
  %4 = tail call spir_func i32 @_Z7amd_bfmjj(i32 1, i32 %1) #11
  %5 = xor i32 %4, -1
  %6 = lshr i32 %1, 5
  %7 = zext i32 %6 to i64
  %8 = getelementptr inbounds i32 addrspace(1)* %0, i64 %7
  %9 = load atomic volatile i32 addrspace(1)* %8 acquire, align 4, !mem.scope !38
  store i32 %9, i32* %3, align 4
  %10 = addrspacecast i32* %3 to i32 addrspace(4)*
  br label %11

; <label>:11                                      ; preds = %11, %2
  %12 = phi i32 [ %16, %11 ], [ %9, %2 ]
  %13 = and i32 %12, %5
  %14 = load volatile i32 addrspace(4)* %10, align 4
  %15 = cmpxchg i32 addrspace(1)* %8, i32 %14, i32 %13 acq_rel acquire, !mem.scope !38
  %16 = extractvalue { i32, i1 } %15, 0
  store volatile i32 %16, i32 addrspace(4)* %10, align 4
  %17 = extractvalue { i32, i1 } %15, 1
  br i1 %17, label %18, label %11

; <label>:18                                      ; preds = %11
  ret void
}

; Function Attrs: inlinehint nounwind
define internal spir_func i32 @97(i32 addrspace(1)* noalias, i32) #7 {
  %3 = alloca i32, align 4
  %4 = lshr i32 %1, 5
  %5 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %6 = urem i32 %5, %4
  %7 = icmp eq i32 %4, 0
  br i1 %7, label %45, label %8

; <label>:8                                       ; preds = %2
  %9 = addrspacecast i32* %3 to i32 addrspace(4)*
  %10 = add nsw i32 %4, -1
  br label %11

; <label>:11                                      ; preds = %35, %8
  %12 = phi i32 [ %6, %8 ], [ %39, %35 ]
  %13 = phi i32 [ 0, %8 ], [ %40, %35 ]
  %14 = zext i32 %12 to i64
  %15 = getelementptr inbounds i32 addrspace(1)* %0, i64 %14
  %16 = load atomic volatile i32 addrspace(1)* %15 acquire, align 4, !mem.scope !39
  store i32 %16, i32* %3, align 4
  br label %17

; <label>:17                                      ; preds = %22, %11
  %18 = phi i32 [ %28, %22 ], [ %16, %11 ]
  %19 = xor i32 %18, -1
  %20 = tail call spir_func i32 @_Z3ctzj(i32 %19) #2
  %21 = icmp eq i32 %20, 32
  br i1 %21, label %33, label %22

; <label>:22                                      ; preds = %17
  %23 = and i32 %20, 31
  %24 = shl i32 1, %23
  %25 = or i32 %24, %18
  %26 = load volatile i32 addrspace(4)* %9, align 4
  %27 = cmpxchg i32 addrspace(1)* %15, i32 %26, i32 %25 acq_rel acquire, !mem.scope !39
  %28 = extractvalue { i32, i1 } %27, 0
  store volatile i32 %28, i32 addrspace(4)* %9, align 4
  %29 = extractvalue { i32, i1 } %27, 1
  br i1 %29, label %30, label %17

; <label>:30                                      ; preds = %22
  %31 = phi i32 [ %20, %22 ]
  %32 = icmp ult i32 %31, 32
  br i1 %32, label %42, label %35

; <label>:33                                      ; preds = %17
  %34 = phi i32 [ %20, %17 ]
  br label %35

; <label>:35                                      ; preds = %33, %30
  %36 = phi i32 [ %34, %33 ], [ %31, %30 ]
  %37 = icmp eq i32 %12, %10
  %38 = add i32 %12, 1
  %39 = select i1 %37, i32 0, i32 %38
  %40 = add i32 %13, 1
  %41 = icmp ult i32 %40, %4
  br i1 %41, label %11, label %42

; <label>:42                                      ; preds = %35, %30
  %43 = phi i32 [ %36, %35 ], [ %31, %30 ]
  %44 = phi i32 [ %39, %35 ], [ %12, %30 ]
  br label %45

; <label>:45                                      ; preds = %42, %2
  %46 = phi i32 [ %6, %2 ], [ %44, %42 ]
  %47 = phi i32 [ undef, %2 ], [ %43, %42 ]
  %48 = shl i32 %46, 5
  %49 = add i32 %47, %48
  %50 = icmp ult i32 %47, 32
  %51 = select i1 %50, i32 %49, i32 -1
  ret i32 %51
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @__get_kernel_work_group_size_internal() #0 {
  ret i32 256
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @__get_kernel_preferred_work_group_size_multiple_internal() #0 {
  ret i32 64
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @_Z10ndrange_1Dm(%23* noalias nocapture sret, i64) #6 {
  %3 = tail call spir_func i64 @_Z3minmm(i64 %1, i64 64) #2
  %4 = insertvalue [3 x i64] undef, i64 %1, 0
  %5 = insertvalue [3 x i64] %4, i64 1, 1
  %6 = insertvalue [3 x i64] %5, i64 1, 2
  %7 = insertvalue %23 { i32 1, [3 x i64] zeroinitializer, [3 x i64] undef, [3 x i64] undef }, [3 x i64] %6, 2
  %8 = insertvalue [3 x i64] undef, i64 %3, 0
  %9 = insertvalue [3 x i64] %8, i64 1, 1
  %10 = insertvalue [3 x i64] %9, i64 1, 2
  %11 = insertvalue %23 %7, [3 x i64] %10, 3
  store %23 %11, %23* %0, align 8
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @_Z10ndrange_1Dmm(%23* noalias nocapture sret, i64, i64) #6 {
  %4 = insertvalue [3 x i64] undef, i64 %1, 0
  %5 = insertvalue [3 x i64] %4, i64 1, 1
  %6 = insertvalue [3 x i64] %5, i64 1, 2
  %7 = insertvalue %23 { i32 1, [3 x i64] zeroinitializer, [3 x i64] undef, [3 x i64] undef }, [3 x i64] %6, 2
  %8 = insertvalue [3 x i64] undef, i64 %2, 0
  %9 = insertvalue [3 x i64] %8, i64 1, 1
  %10 = insertvalue [3 x i64] %9, i64 1, 2
  %11 = insertvalue %23 %7, [3 x i64] %10, 3
  store %23 %11, %23* %0, align 8
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @_Z10ndrange_1Dmmm(%23* noalias nocapture sret, i64, i64, i64) #6 {
  %5 = insertvalue [3 x i64] undef, i64 %1, 0
  %6 = insertvalue [3 x i64] %5, i64 0, 1
  %7 = insertvalue [3 x i64] %6, i64 0, 2
  %8 = insertvalue %23 { i32 1, [3 x i64] undef, [3 x i64] undef, [3 x i64] undef }, [3 x i64] %7, 1
  %9 = insertvalue [3 x i64] undef, i64 %2, 0
  %10 = insertvalue [3 x i64] %9, i64 1, 1
  %11 = insertvalue [3 x i64] %10, i64 1, 2
  %12 = insertvalue %23 %8, [3 x i64] %11, 2
  %13 = insertvalue [3 x i64] undef, i64 %3, 0
  %14 = insertvalue [3 x i64] %13, i64 1, 1
  %15 = insertvalue [3 x i64] %14, i64 1, 2
  %16 = insertvalue %23 %12, [3 x i64] %15, 3
  store %23 %16, %23* %0, align 8
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @_Z10ndrange_2DPKm(%23* noalias nocapture sret, i64* nocapture readonly) #6 {
  %3 = load i64* %1, align 8
  %4 = getelementptr inbounds i64* %1, i64 1
  %5 = load i64* %4, align 8
  %6 = tail call spir_func i64 @_Z3minmm(i64 %3, i64 8) #2
  %7 = tail call spir_func i64 @_Z3minmm(i64 %5, i64 8) #2
  %8 = insertvalue [3 x i64] undef, i64 %3, 0
  %9 = insertvalue [3 x i64] %8, i64 %5, 1
  %10 = insertvalue [3 x i64] %9, i64 1, 2
  %11 = insertvalue %23 { i32 2, [3 x i64] zeroinitializer, [3 x i64] undef, [3 x i64] undef }, [3 x i64] %10, 2
  %12 = insertvalue [3 x i64] undef, i64 %6, 0
  %13 = insertvalue [3 x i64] %12, i64 %7, 1
  %14 = insertvalue [3 x i64] %13, i64 1, 2
  %15 = insertvalue %23 %11, [3 x i64] %14, 3
  store %23 %15, %23* %0, align 8
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @_Z10ndrange_2DPKmS0_(%23* noalias nocapture sret, i64* nocapture readonly, i64* nocapture readonly) #6 {
  %4 = load i64* %1, align 8
  %5 = getelementptr inbounds i64* %1, i64 1
  %6 = load i64* %5, align 8
  %7 = load i64* %2, align 8
  %8 = getelementptr inbounds i64* %2, i64 1
  %9 = load i64* %8, align 8
  %10 = insertvalue [3 x i64] undef, i64 %4, 0
  %11 = insertvalue [3 x i64] %10, i64 %6, 1
  %12 = insertvalue [3 x i64] %11, i64 1, 2
  %13 = insertvalue %23 { i32 2, [3 x i64] zeroinitializer, [3 x i64] undef, [3 x i64] undef }, [3 x i64] %12, 2
  %14 = insertvalue [3 x i64] undef, i64 %7, 0
  %15 = insertvalue [3 x i64] %14, i64 %9, 1
  %16 = insertvalue [3 x i64] %15, i64 1, 2
  %17 = insertvalue %23 %13, [3 x i64] %16, 3
  store %23 %17, %23* %0, align 8
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @_Z10ndrange_2DPKmS0_S0_(%23* noalias nocapture sret, i64* nocapture readonly, i64* nocapture readonly, i64* nocapture readonly) #6 {
  %5 = load i64* %1, align 8
  %6 = getelementptr inbounds i64* %1, i64 1
  %7 = load i64* %6, align 8
  %8 = load i64* %2, align 8
  %9 = getelementptr inbounds i64* %2, i64 1
  %10 = load i64* %9, align 8
  %11 = load i64* %3, align 8
  %12 = getelementptr inbounds i64* %3, i64 1
  %13 = load i64* %12, align 8
  %14 = insertvalue [3 x i64] undef, i64 %5, 0
  %15 = insertvalue [3 x i64] %14, i64 %7, 1
  %16 = insertvalue [3 x i64] %15, i64 0, 2
  %17 = insertvalue %23 { i32 2, [3 x i64] undef, [3 x i64] undef, [3 x i64] undef }, [3 x i64] %16, 1
  %18 = insertvalue [3 x i64] undef, i64 %8, 0
  %19 = insertvalue [3 x i64] %18, i64 %10, 1
  %20 = insertvalue [3 x i64] %19, i64 1, 2
  %21 = insertvalue %23 %17, [3 x i64] %20, 2
  %22 = insertvalue [3 x i64] undef, i64 %11, 0
  %23 = insertvalue [3 x i64] %22, i64 %13, 1
  %24 = insertvalue [3 x i64] %23, i64 1, 2
  %25 = insertvalue %23 %21, [3 x i64] %24, 3
  store %23 %25, %23* %0, align 8
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @_Z10ndrange_3DPKm(%23* noalias nocapture sret, i64* nocapture readonly) #6 {
  %3 = load i64* %1, align 8
  %4 = getelementptr inbounds i64* %1, i64 1
  %5 = load i64* %4, align 8
  %6 = getelementptr inbounds i64* %1, i64 2
  %7 = load i64* %6, align 8
  %8 = tail call spir_func i64 @_Z3minmm(i64 %3, i64 4) #2
  %9 = tail call spir_func i64 @_Z3minmm(i64 %5, i64 4) #2
  %10 = tail call spir_func i64 @_Z3minmm(i64 %7, i64 4) #2
  %11 = insertvalue [3 x i64] undef, i64 %3, 0
  %12 = insertvalue [3 x i64] %11, i64 %5, 1
  %13 = insertvalue [3 x i64] %12, i64 %7, 2
  %14 = insertvalue %23 { i32 3, [3 x i64] zeroinitializer, [3 x i64] undef, [3 x i64] undef }, [3 x i64] %13, 2
  %15 = insertvalue [3 x i64] undef, i64 %8, 0
  %16 = insertvalue [3 x i64] %15, i64 %9, 1
  %17 = insertvalue [3 x i64] %16, i64 %10, 2
  %18 = insertvalue %23 %14, [3 x i64] %17, 3
  store %23 %18, %23* %0, align 8
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @_Z10ndrange_3DPKmS0_(%23* noalias nocapture sret, i64* nocapture readonly, i64* nocapture readonly) #6 {
  %4 = load i64* %1, align 8
  %5 = getelementptr inbounds i64* %1, i64 1
  %6 = load i64* %5, align 8
  %7 = getelementptr inbounds i64* %1, i64 2
  %8 = load i64* %7, align 8
  %9 = load i64* %2, align 8
  %10 = getelementptr inbounds i64* %2, i64 1
  %11 = load i64* %10, align 8
  %12 = getelementptr inbounds i64* %2, i64 2
  %13 = load i64* %12, align 8
  %14 = insertvalue [3 x i64] undef, i64 %4, 0
  %15 = insertvalue [3 x i64] %14, i64 %6, 1
  %16 = insertvalue [3 x i64] %15, i64 %8, 2
  %17 = insertvalue %23 { i32 3, [3 x i64] zeroinitializer, [3 x i64] undef, [3 x i64] undef }, [3 x i64] %16, 2
  %18 = insertvalue [3 x i64] undef, i64 %9, 0
  %19 = insertvalue [3 x i64] %18, i64 %11, 1
  %20 = insertvalue [3 x i64] %19, i64 %13, 2
  %21 = insertvalue %23 %17, [3 x i64] %20, 3
  store %23 %21, %23* %0, align 8
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @_Z10ndrange_3DPKmS0_S0_(%23* noalias nocapture sret, i64* nocapture readonly, i64* nocapture readonly, i64* nocapture readonly) #6 {
  %5 = load i64* %1, align 8
  %6 = getelementptr inbounds i64* %1, i64 1
  %7 = load i64* %6, align 8
  %8 = getelementptr inbounds i64* %1, i64 2
  %9 = load i64* %8, align 8
  %10 = load i64* %2, align 8
  %11 = getelementptr inbounds i64* %2, i64 1
  %12 = load i64* %11, align 8
  %13 = getelementptr inbounds i64* %2, i64 2
  %14 = load i64* %13, align 8
  %15 = load i64* %3, align 8
  %16 = getelementptr inbounds i64* %3, i64 1
  %17 = load i64* %16, align 8
  %18 = getelementptr inbounds i64* %3, i64 2
  %19 = load i64* %18, align 8
  %20 = insertvalue [3 x i64] undef, i64 %5, 0
  %21 = insertvalue [3 x i64] %20, i64 %7, 1
  %22 = insertvalue [3 x i64] %21, i64 %9, 2
  %23 = insertvalue %23 { i32 3, [3 x i64] undef, [3 x i64] undef, [3 x i64] undef }, [3 x i64] %22, 1
  %24 = insertvalue [3 x i64] undef, i64 %10, 0
  %25 = insertvalue [3 x i64] %24, i64 %12, 1
  %26 = insertvalue [3 x i64] %25, i64 %14, 2
  %27 = insertvalue %23 %23, [3 x i64] %26, 2
  %28 = insertvalue [3 x i64] undef, i64 %15, 0
  %29 = insertvalue [3 x i64] %28, i64 %17, 1
  %30 = insertvalue [3 x i64] %29, i64 %19, 2
  %31 = insertvalue %23 %27, [3 x i64] %30, 3
  store %23 %31, %23* %0, align 8
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__amd_scheduler(%12 addrspace(1)*, %24 addrspace(1)* nocapture, i32) #6 {
  %4 = zext i32 %2 to i64
  %5 = getelementptr inbounds %24 addrspace(1)* %1, i64 %4, i32 2
  %6 = load i64 addrspace(1)* %5, align 8
  %7 = inttoptr i64 %6 to %25 addrspace(1)*
  %8 = getelementptr inbounds %25 addrspace(1)* %7, i64 1
  %9 = bitcast %25 addrspace(1)* %8 to %26 addrspace(1)*
  %10 = getelementptr inbounds %24 addrspace(1)* %1, i64 %4, i32 9
  %11 = load i64 addrspace(1)* %10, align 8
  %12 = inttoptr i64 %11 to %15 addrspace(1)*
  %13 = getelementptr inbounds %15 addrspace(1)* %12, i64 0, i32 3
  %14 = getelementptr inbounds %24 addrspace(1)* %1, i64 %4, i32 0
  %15 = getelementptr inbounds %12 addrspace(1)* %0, i64 1
  %16 = bitcast %12 addrspace(1)* %15 to %15 addrspace(1)*
  %17 = getelementptr inbounds %12 addrspace(1)* %0, i64 0, i32 4
  %18 = load i64 addrspace(1)* %17, align 8
  %19 = inttoptr i64 %18 to i32 addrspace(1)*
  %20 = getelementptr inbounds %24 addrspace(1)* %1, i64 %4, i32 8
  %21 = load atomic volatile i32 addrspace(1)* %20 acquire, align 4, !mem.scope !40
  %22 = icmp eq i32 %21, 1
  br i1 %22, label %218, label %23

; <label>:23                                      ; preds = %3
  %24 = tail call spir_func i64 @_Z12get_group_idj(i32 0) #2
  %25 = getelementptr inbounds i32 addrspace(1)* %19, i64 %24
  %26 = load atomic volatile i32 addrspace(1)* %25 acquire, align 4, !mem.scope !40
  %27 = shl i64 %24, 5
  %28 = trunc i64 %27 to i32
  %29 = icmp eq i32 %26, 0
  br i1 %29, label %201, label %30

; <label>:30                                      ; preds = %23
  %31 = getelementptr inbounds %24 addrspace(1)* %1, i64 %4, i32 1
  %32 = getelementptr inbounds %12 addrspace(1)* %0, i64 0, i32 2
  %33 = getelementptr inbounds %12 addrspace(1)* %0, i64 0, i32 3
  %34 = getelementptr inbounds %12 addrspace(1)* %0, i64 0, i32 0
  br label %35

; <label>:35                                      ; preds = %64, %30
  %36 = phi i32 [ %26, %30 ], [ %43, %64 ]
  %37 = phi i32 [ 0, %30 ], [ %65, %64 ]
  %38 = tail call spir_func i32 @_Z3ctzj(i32 %36) #2
  %39 = add i32 %38, %28
  %40 = and i32 %38, 31
  %41 = shl i32 1, %40
  %42 = xor i32 %41, -1
  %43 = and i32 %36, %42
  %44 = zext i32 %39 to i64
  %45 = getelementptr inbounds %15 addrspace(1)* %16, i64 %44, i32 0
  %46 = load atomic volatile i32 addrspace(1)* %45 acquire, align 4, !mem.scope !40
  %47 = getelementptr inbounds %15 addrspace(1)* %16, i64 %44, i32 5
  %48 = load i64 addrspace(1)* %47, align 8
  %49 = inttoptr i64 %48 to %15 addrspace(1)*
  %50 = getelementptr inbounds %15 addrspace(1)* %16, i64 %44, i32 4
  %51 = load i64 addrspace(1)* %50, align 8
  %52 = inttoptr i64 %51 to %14 addrspace(1)*
  switch i32 %46, label %142 [
    i32 2, label %53
    i32 3, label %111
  ]

; <label>:53                                      ; preds = %35
  %54 = icmp eq i32 %37, 0
  br i1 %54, label %55, label %64

; <label>:55                                      ; preds = %53
  %56 = getelementptr inbounds %15 addrspace(1)* %49, i64 0, i32 0
  %57 = load atomic volatile i32 addrspace(1)* %56 acquire, align 4, !mem.scope !40
  %58 = getelementptr inbounds %15 addrspace(1)* %16, i64 %44, i32 1
  %59 = load atomic volatile i32 addrspace(1)* %58 acquire, align 4, !mem.scope !40
  %60 = add i32 %59, -1
  %61 = icmp ult i32 %60, 2
  %62 = icmp ne i32 %57, 5
  %63 = and i1 %62, %61
  br i1 %63, label %64, label %67

; <label>:64                                      ; preds = %193, %189, %142, %134, %121, %115, %67, %55, %53
  %65 = phi i32 [ 0, %55 ], [ %74, %67 ], [ %37, %53 ], [ %37, %134 ], [ %37, %115 ], [ %37, %193 ], [ %37, %189 ], [ %37, %142 ], [ %37, %121 ]
  %66 = icmp eq i32 %43, 0
  br i1 %66, label %196, label %35

; <label>:67                                      ; preds = %55
  %68 = getelementptr inbounds %15 addrspace(1)* %16, i64 %44, i32 6
  %69 = load i64 addrspace(1)* %68, align 8
  %70 = inttoptr i64 %69 to %14 addrspace(1)**
  %71 = getelementptr inbounds %15 addrspace(1)* %16, i64 %44, i32 7
  %72 = load i32 addrspace(1)* %71, align 4
  %73 = tail call spir_func zeroext i1 @98(%14 addrspace(1)** %70, i32 %72)
  %74 = zext i1 %73 to i32
  br i1 %73, label %75, label %64

; <label>:75                                      ; preds = %67
  %76 = phi i32 [ %74, %67 ]
  %77 = phi i32 addrspace(1)* [ %71, %67 ]
  %78 = phi i64 addrspace(1)* [ %68, %67 ]
  %79 = phi %14 addrspace(1)* [ %52, %67 ]
  %80 = phi i64 [ %51, %67 ]
  %81 = phi i32 addrspace(1)* [ %45, %67 ]
  %82 = phi i64 [ %44, %67 ]
  %83 = icmp eq i64 %80, 0
  br i1 %83, label %91, label %84

; <label>:84                                      ; preds = %75
  %85 = tail call spir_func i64 @__hsail_get_clock() #11
  %86 = load i32 addrspace(1)* %31, align 4
  %87 = zext i32 %86 to i64
  %88 = mul i64 %87, %85
  %89 = lshr i64 %88, 10
  %90 = getelementptr inbounds %14 addrspace(1)* %79, i64 0, i32 2, i64 0
  store i64 %89, i64 addrspace(1)* %90, align 8
  br label %91

; <label>:91                                      ; preds = %84, %75
  %92 = getelementptr inbounds %26 addrspace(1)* %9, i64 %24
  %93 = getelementptr inbounds %15 addrspace(1)* %16, i64 %82, i32 9
  %94 = getelementptr inbounds %24 addrspace(1)* %1, i64 %4, i32 6
  %95 = load i64 addrspace(1)* %94, align 8
  %96 = getelementptr inbounds %24 addrspace(1)* %1, i64 %4, i32 3
  %97 = load i64 addrspace(1)* %96, align 8
  %98 = getelementptr inbounds %24 addrspace(1)* %1, i64 %4, i32 5
  %99 = load i32 addrspace(1)* %98, align 4
  %100 = getelementptr inbounds %24 addrspace(1)* %1, i64 %4, i32 11
  %101 = load i32 addrspace(1)* %100, align 4
  %102 = getelementptr inbounds %24 addrspace(1)* %1, i64 %4, i32 7
  %103 = load i32 addrspace(1)* %102, align 4
  tail call spir_func void @99(%26 addrspace(1)* %92, %16 addrspace(1)* %93, i64 %95, i64 %97, i32 %99, i32 %101, i32 %103)
  store i32 4, i32 addrspace(1)* %81, align 4
  %104 = load i64 addrspace(1)* %78, align 8
  %105 = inttoptr i64 %104 to %14 addrspace(1)**
  %106 = load i32 addrspace(1)* %77, align 4
  %107 = load i64 addrspace(1)* %32, align 8
  %108 = inttoptr i64 %107 to i32 addrspace(1)*
  %109 = load i64 addrspace(1)* %33, align 8
  %110 = inttoptr i64 %109 to %14 addrspace(1)*
  tail call spir_func void @100(%14 addrspace(1)** %105, i32 %106, i32 addrspace(1)* %108, %14 addrspace(1)* %110)
  br label %198

; <label>:111                                     ; preds = %35
  %112 = getelementptr inbounds %15 addrspace(1)* %16, i64 %44, i32 7
  %113 = load i32 addrspace(1)* %112, align 4
  %114 = icmp eq i32 %113, 0
  br i1 %114, label %115, label %121

; <label>:115                                     ; preds = %111
  %116 = load i32 addrspace(1)* %34, align 4
  %117 = tail call spir_func i32 @101(i32 %116, %15 addrspace(1)* %16)
  %118 = getelementptr inbounds %15 addrspace(1)* %16, i64 %44, i32 2
  %119 = load i32 addrspace(1)* %118, align 4
  %120 = icmp eq i32 %119, %117
  br i1 %120, label %134, label %64

; <label>:121                                     ; preds = %111
  %122 = getelementptr inbounds %15 addrspace(1)* %16, i64 %44, i32 6
  %123 = load i64 addrspace(1)* %122, align 8
  %124 = inttoptr i64 %123 to %14 addrspace(1)**
  %125 = tail call spir_func zeroext i1 @98(%14 addrspace(1)** %124, i32 %113)
  br i1 %125, label %126, label %64

; <label>:126                                     ; preds = %121
  %127 = load i64 addrspace(1)* %122, align 8
  %128 = inttoptr i64 %127 to %14 addrspace(1)**
  %129 = load i32 addrspace(1)* %112, align 4
  %130 = load i64 addrspace(1)* %32, align 8
  %131 = inttoptr i64 %130 to i32 addrspace(1)*
  %132 = load i64 addrspace(1)* %33, align 8
  %133 = inttoptr i64 %132 to %14 addrspace(1)*
  tail call spir_func void @100(%14 addrspace(1)** %128, i32 %129, i32 addrspace(1)* %131, %14 addrspace(1)* %133)
  br label %134

; <label>:134                                     ; preds = %126, %115
  %135 = getelementptr inbounds %15 addrspace(1)* %49, i64 0, i32 3
  %136 = atomicrmw sub i32 addrspace(1)* %135, i32 1 acq_rel, !mem.scope !40
  %137 = getelementptr inbounds %14 addrspace(1)* %52, i64 0, i32 0
  store i32 0, i32 addrspace(1)* %137, align 4
  store i32 0, i32 addrspace(1)* %45, align 4
  tail call spir_func void @102(i32 addrspace(1)* %19, i32 %39)
  %138 = load i64 addrspace(1)* %32, align 8
  %139 = inttoptr i64 %138 to i32 addrspace(1)*
  %140 = load i64 addrspace(1)* %33, align 8
  %141 = inttoptr i64 %140 to %14 addrspace(1)*
  tail call spir_func void @103(%14 addrspace(1)* %52, i32 addrspace(1)* %139, %14 addrspace(1)* %141)
  br label %64

; <label>:142                                     ; preds = %35
  %143 = and i32 %46, -2
  %144 = icmp eq i32 %143, 4
  br i1 %144, label %145, label %64

; <label>:145                                     ; preds = %142
  %146 = icmp eq i32 %46, 4
  br i1 %146, label %147, label %156

; <label>:147                                     ; preds = %145
  store i32 5, i32 addrspace(1)* %45, align 4
  %148 = icmp eq i64 %51, 0
  br i1 %148, label %189, label %149

; <label>:149                                     ; preds = %147
  %150 = tail call spir_func i64 @__hsail_get_clock() #11
  %151 = load i32 addrspace(1)* %31, align 4
  %152 = zext i32 %151 to i64
  %153 = mul i64 %152, %150
  %154 = lshr i64 %153, 10
  %155 = getelementptr inbounds %14 addrspace(1)* %52, i64 0, i32 2, i64 1
  store i64 %154, i64 addrspace(1)* %155, align 8
  br label %158

; <label>:156                                     ; preds = %145
  %157 = icmp eq i64 %51, 0
  br i1 %157, label %189, label %158

; <label>:158                                     ; preds = %156, %149
  %159 = getelementptr inbounds %15 addrspace(1)* %16, i64 %44, i32 3
  %160 = load i32 addrspace(1)* %159, align 4
  %161 = icmp eq i32 %160, 0
  br i1 %161, label %162, label %189

; <label>:162                                     ; preds = %158
  %163 = tail call spir_func i64 @__hsail_get_clock() #11
  %164 = load i32 addrspace(1)* %31, align 4
  %165 = zext i32 %164 to i64
  %166 = mul i64 %165, %163
  %167 = lshr i64 %166, 10
  %168 = getelementptr inbounds %14 addrspace(1)* %52, i64 0, i32 2, i64 2
  store i64 %167, i64 addrspace(1)* %168, align 8
  %169 = getelementptr inbounds %14 addrspace(1)* %52, i64 0, i32 0
  store i32 0, i32 addrspace(1)* %169, align 4
  %170 = getelementptr inbounds %14 addrspace(1)* %52, i64 0, i32 3
  %171 = load i64 addrspace(1)* %170, align 8
  %172 = icmp eq i64 %171, 0
  br i1 %172, label %184, label %173

; <label>:173                                     ; preds = %162
  %174 = inttoptr i64 %171 to i64 addrspace(1)*
  %175 = getelementptr inbounds %14 addrspace(1)* %52, i64 0, i32 2, i64 1
  %176 = load i64 addrspace(1)* %175, align 8
  %177 = getelementptr inbounds %14 addrspace(1)* %52, i64 0, i32 2, i64 0
  %178 = load i64 addrspace(1)* %177, align 8
  %179 = sub i64 %176, %178
  store i64 %179, i64 addrspace(1)* %174, align 8
  %180 = load i64 addrspace(1)* %168, align 8
  %181 = load i64 addrspace(1)* %177, align 8
  %182 = sub i64 %180, %181
  %183 = getelementptr inbounds i64 addrspace(1)* %174, i64 1
  store i64 %182, i64 addrspace(1)* %183, align 8
  br label %184

; <label>:184                                     ; preds = %173, %162
  %185 = load i64 addrspace(1)* %32, align 8
  %186 = inttoptr i64 %185 to i32 addrspace(1)*
  %187 = load i64 addrspace(1)* %33, align 8
  %188 = inttoptr i64 %187 to %14 addrspace(1)*
  tail call spir_func void @103(%14 addrspace(1)* %52, i32 addrspace(1)* %186, %14 addrspace(1)* %188)
  br label %189

; <label>:189                                     ; preds = %184, %158, %156, %147
  %190 = getelementptr inbounds %15 addrspace(1)* %16, i64 %44, i32 3
  %191 = load i32 addrspace(1)* %190, align 4
  %192 = icmp eq i32 %191, 0
  br i1 %192, label %193, label %64

; <label>:193                                     ; preds = %189
  %194 = getelementptr inbounds %15 addrspace(1)* %49, i64 0, i32 3
  %195 = atomicrmw sub i32 addrspace(1)* %194, i32 1 acq_rel, !mem.scope !40
  store i32 0, i32 addrspace(1)* %45, align 4
  tail call spir_func void @102(i32 addrspace(1)* %19, i32 %39)
  br label %64

; <label>:196                                     ; preds = %64
  %197 = phi i32 [ %65, %64 ]
  br label %198

; <label>:198                                     ; preds = %196, %91
  %199 = phi i32 [ %76, %91 ], [ %197, %196 ]
  %200 = icmp eq i32 %199, 0
  br i1 %200, label %201, label %205

; <label>:201                                     ; preds = %198, %23
  %202 = getelementptr inbounds %26 addrspace(1)* %9, i64 %24, i32 53
  store volatile i32 0, i32 addrspace(1)* %202, align 4
  %203 = getelementptr inbounds %26 addrspace(1)* %9, i64 %24, i32 54
  store volatile i32 0, i32 addrspace(1)* %203, align 4
  %204 = getelementptr inbounds %26 addrspace(1)* %9, i64 %24, i32 55
  store volatile i32 0, i32 addrspace(1)* %204, align 4
  br label %205

; <label>:205                                     ; preds = %201, %198
  %206 = getelementptr inbounds %24 addrspace(1)* %1, i64 %4, i32 10
  %207 = load i32 addrspace(1)* %206, align 4
  %208 = icmp eq i32 %207, 0
  br i1 %208, label %211, label %209

; <label>:209                                     ; preds = %205
  %210 = load atomic volatile i32 addrspace(1)* %14 acquire, align 4, !mem.scope !40
  br label %213

; <label>:211                                     ; preds = %205
  %212 = load atomic volatile i32 addrspace(1)* %13 acquire, align 4, !mem.scope !40
  br label %213

; <label>:213                                     ; preds = %211, %209
  %214 = phi i32 [ %210, %209 ], [ %212, %211 ]
  %215 = icmp eq i32 %214, 0
  br i1 %215, label %216, label %218

; <label>:216                                     ; preds = %213
  %217 = getelementptr inbounds %25 addrspace(1)* %8, i64 0, i32 0
  store volatile i32 -559038242, i32 addrspace(1)* %217, align 4
  store atomic volatile i32 0, i32 addrspace(1)* %14 release, align 4, !mem.scope !40
  store atomic volatile i32 1, i32 addrspace(1)* %20 release, align 4, !mem.scope !40
  br label %218

; <label>:218                                     ; preds = %216, %213, %3
  ret void
}

declare spir_func i64 @__hsail_get_clock() #5

; Function Attrs: inlinehint nounwind
define internal spir_func zeroext i1 @98(%14 addrspace(1)** nocapture readonly, i32) #7 {
  %3 = icmp eq i32 %1, 0
  br i1 %3, label %18, label %4

; <label>:4                                       ; preds = %2
  br label %7

; <label>:5                                       ; preds = %7
  %6 = icmp ult i32 %15, %1
  br i1 %6, label %7, label %16

; <label>:7                                       ; preds = %5, %4
  %8 = phi i32 [ %15, %5 ], [ 0, %4 ]
  %9 = zext i32 %8 to i64
  %10 = getelementptr inbounds %14 addrspace(1)** %0, i64 %9
  %11 = load %14 addrspace(1)** %10, align 8
  %12 = getelementptr inbounds %14 addrspace(1)* %11, i64 0, i32 0
  %13 = load atomic volatile i32 addrspace(1)* %12 acquire, align 4, !mem.scope !41
  %14 = icmp eq i32 %13, 0
  %15 = add i32 %8, 1
  br i1 %14, label %5, label %16

; <label>:16                                      ; preds = %7, %5
  %17 = phi i1 [ false, %7 ], [ true, %5 ]
  br label %18

; <label>:18                                      ; preds = %16, %2
  %19 = phi i1 [ true, %2 ], [ %17, %16 ]
  ret i1 %19
}

; Function Attrs: inlinehint nounwind
define internal spir_func void @99(%26 addrspace(1)* nocapture, %16 addrspace(1)*, i64, i64, i32, i32, i32) #7 {
  %8 = getelementptr inbounds %16 addrspace(1)* %1, i64 0, i32 1, i64 0
  %9 = load i16 addrspace(1)* %8, align 2
  %10 = zext i16 %9 to i32
  %11 = getelementptr inbounds %26 addrspace(1)* %0, i64 0, i32 5
  store volatile i32 %10, i32 addrspace(1)* %11, align 4
  %12 = getelementptr inbounds %16 addrspace(1)* %1, i64 0, i32 1, i64 1
  %13 = load i16 addrspace(1)* %12, align 2
  %14 = zext i16 %13 to i32
  %15 = getelementptr inbounds %26 addrspace(1)* %0, i64 0, i32 6
  store volatile i32 %14, i32 addrspace(1)* %15, align 4
  %16 = getelementptr inbounds %16 addrspace(1)* %1, i64 0, i32 1, i64 2
  %17 = load i16 addrspace(1)* %16, align 2
  %18 = zext i16 %17 to i32
  %19 = getelementptr inbounds %26 addrspace(1)* %0, i64 0, i32 7
  store volatile i32 %18, i32 addrspace(1)* %19, align 4
  %20 = getelementptr inbounds %16 addrspace(1)* %1, i64 0, i32 6
  %21 = load i64 addrspace(1)* %20, align 8
  %22 = inttoptr i64 %21 to %27 addrspace(1)*
  %23 = getelementptr inbounds %27 addrspace(1)* %22, i64 0, i32 4
  %24 = load i64 addrspace(1)* %23, align 8
  %25 = add i64 %24, %21
  %26 = lshr i64 %25, 8
  %27 = trunc i64 %26 to i32
  %28 = getelementptr inbounds %26 addrspace(1)* %0, i64 0, i32 10
  store volatile i32 %27, i32 addrspace(1)* %28, align 4
  %29 = lshr i64 %25, 40
  %30 = trunc i64 %29 to i32
  %31 = getelementptr inbounds %26 addrspace(1)* %0, i64 0, i32 11
  store volatile i32 %30, i32 addrspace(1)* %31, align 4
  %32 = getelementptr inbounds %27 addrspace(1)* %22, i64 0, i32 8
  %33 = load i32 addrspace(1)* %32, align 4
  %34 = getelementptr inbounds %26 addrspace(1)* %0, i64 0, i32 14
  store volatile i32 %33, i32 addrspace(1)* %34, align 4
  %35 = getelementptr inbounds %27 addrspace(1)* %22, i64 0, i32 9
  %36 = load i32 addrspace(1)* %35, align 4
  %37 = getelementptr inbounds %26 addrspace(1)* %0, i64 0, i32 15
  store volatile i32 %36, i32 addrspace(1)* %37, align 4
  %38 = getelementptr inbounds %27 addrspace(1)* %22, i64 0, i32 10
  %39 = load i32 addrspace(1)* %38, align 4
  %40 = getelementptr inbounds %27 addrspace(1)* %22, i64 0, i32 11
  %41 = load i32 addrspace(1)* %40, align 4
  %42 = getelementptr inbounds %16 addrspace(1)* %1, i64 0, i32 5
  %43 = load i32 addrspace(1)* %42, align 4
  %44 = getelementptr inbounds %27 addrspace(1)* %22, i64 0, i32 12
  %45 = load i32 addrspace(1)* %44, align 4
  %46 = add i32 %43, 511
  %47 = add i32 %46, %45
  %48 = lshr i32 %47, 9
  %49 = shl i32 %48, 15
  %50 = load volatile i32 addrspace(1)* %37, align 4
  %51 = or i32 %49, %50
  store volatile i32 %51, i32 addrspace(1)* %37, align 4
  %52 = and i32 %39, 1
  %53 = getelementptr inbounds %26 addrspace(1)* %0, i64 0, i32 26
  store volatile i32 %52, i32 addrspace(1)* %53, align 4
  %54 = icmp eq i32 %52, 0
  br i1 %54, label %72, label %55

; <label>:55                                      ; preds = %7
  %56 = shl i32 %41, 6
  %57 = tail call spir_func i32 @_Z3maxjj(i32 1024, i32 %56) #2
  %58 = udiv i32 %4, %57
  %59 = tail call spir_func i32 @_Z3minjj(i32 %58, i32 %6) #2
  %60 = getelementptr inbounds %26 addrspace(1)* %0, i64 0, i32 21
  store volatile i32 %59, i32 addrspace(1)* %60, align 4
  %61 = lshr i32 %57, 10
  %62 = shl i32 %61, 12
  %63 = load volatile i32 addrspace(1)* %60, align 4
  %64 = or i32 %63, %62
  store volatile i32 %64, i32 addrspace(1)* %60, align 4
  %65 = getelementptr inbounds %26 addrspace(1)* %0, i64 0, i32 24
  store volatile i32 -1073449470, i32 addrspace(1)* %65, align 4
  %66 = trunc i64 %2 to i32
  store volatile i32 %66, i32 addrspace(1)* %53, align 4
  %67 = lshr i64 %2, 32
  %68 = trunc i64 %67 to i32
  %69 = or i32 %68, -2147483648
  %70 = getelementptr inbounds %26 addrspace(1)* %0, i64 0, i32 27
  store volatile i32 %69, i32 addrspace(1)* %70, align 4
  %71 = getelementptr inbounds %26 addrspace(1)* %0, i64 0, i32 28
  store volatile i32 %4, i32 addrspace(1)* %71, align 4
  br label %75

; <label>:72                                      ; preds = %7
  %73 = getelementptr inbounds %26 addrspace(1)* %0, i64 0, i32 21
  store volatile i32 0, i32 addrspace(1)* %73, align 4
  %74 = getelementptr inbounds %26 addrspace(1)* %0, i64 0, i32 24
  store volatile i32 -1073475582, i32 addrspace(1)* %74, align 4
  br label %75

; <label>:75                                      ; preds = %72, %55
  %76 = phi i32 [ 4, %55 ], [ 0, %72 ]
  %77 = and i32 %39, 2
  %78 = icmp ne i32 %77, 0
  %79 = select i1 %78, i32 -1073580542, i32 -1073606654
  %80 = getelementptr inbounds %26 addrspace(1)* %0, i64 0, i32 30
  store volatile i32 %79, i32 addrspace(1)* %80, align 4
  %81 = or i32 %76, 576
  %82 = getelementptr inbounds %26 addrspace(1)* %0, i64 0, i32 31
  store volatile i32 %81, i32 addrspace(1)* %82, align 4
  %83 = or i32 %76, %77
  %84 = ptrtoint %16 addrspace(1)* %1 to i64
  %85 = trunc i64 %84 to i32
  %86 = getelementptr inbounds %26 addrspace(1)* %0, i64 0, i32 32
  store volatile i32 %85, i32 addrspace(1)* %86, align 4
  %87 = lshr i64 %84, 32
  %88 = trunc i64 %87 to i32
  %89 = getelementptr inbounds %26 addrspace(1)* %0, i64 0, i32 33
  store volatile i32 %88, i32 addrspace(1)* %89, align 4
  %90 = and i32 %39, 4
  %91 = icmp eq i32 %90, 0
  %92 = getelementptr inbounds %26 addrspace(1)* %0, i64 0, i32 34
  br i1 %91, label %102, label %93

; <label>:93                                      ; preds = %75
  store volatile i32 -1073580542, i32 addrspace(1)* %92, align 4
  %94 = or i32 %83, 576
  %95 = getelementptr inbounds %26 addrspace(1)* %0, i64 0, i32 35
  store volatile i32 %94, i32 addrspace(1)* %95, align 4
  %96 = add nuw nsw i32 %83, 2
  %97 = trunc i64 %3 to i32
  %98 = getelementptr inbounds %26 addrspace(1)* %0, i64 0, i32 36
  store volatile i32 %97, i32 addrspace(1)* %98, align 4
  %99 = lshr i64 %3, 32
  %100 = trunc i64 %99 to i32
  %101 = getelementptr inbounds %26 addrspace(1)* %0, i64 0, i32 37
  store volatile i32 %100, i32 addrspace(1)* %101, align 4
  br label %103

; <label>:102                                     ; preds = %75
  store volatile i32 -1073606654, i32 addrspace(1)* %92, align 4
  br label %103

; <label>:103                                     ; preds = %102, %93
  %104 = phi i32 [ %96, %93 ], [ %83, %102 ]
  %105 = and i32 %39, 8
  %106 = icmp ne i32 %105, 0
  %107 = select i1 %106, i32 -1073580542, i32 -1073606654
  %108 = getelementptr inbounds %26 addrspace(1)* %0, i64 0, i32 38
  store volatile i32 %107, i32 addrspace(1)* %108, align 4
  %109 = add nsw i32 %104, 576
  %110 = getelementptr inbounds %26 addrspace(1)* %0, i64 0, i32 39
  store volatile i32 %109, i32 addrspace(1)* %110, align 4
  %111 = getelementptr inbounds %16 addrspace(1)* %1, i64 0, i32 7
  %112 = load i64 addrspace(1)* %111, align 8
  %113 = trunc i64 %112 to i32
  %114 = getelementptr inbounds %26 addrspace(1)* %0, i64 0, i32 40
  store volatile i32 %113, i32 addrspace(1)* %114, align 4
  %115 = load i64 addrspace(1)* %111, align 8
  %116 = lshr i64 %115, 32
  %117 = trunc i64 %116 to i32
  %118 = getelementptr inbounds %26 addrspace(1)* %0, i64 0, i32 41
  store volatile i32 %117, i32 addrspace(1)* %118, align 4
  %119 = and i32 %39, 32
  %120 = icmp eq i32 %119, 0
  %121 = getelementptr inbounds %26 addrspace(1)* %0, i64 0, i32 42
  br i1 %120, label %134, label %122

; <label>:122                                     ; preds = %103
  %123 = lshr exact i32 %105, 2
  store volatile i32 -1073463296, i32 addrspace(1)* %121, align 4
  %124 = zext i32 %5 to i64
  %125 = sub i64 %2, %124
  %126 = lshr i64 %125, 16
  %127 = trunc i64 %126 to i32
  %128 = getelementptr inbounds %26 addrspace(1)* %0, i64 0, i32 44
  store volatile i32 %127, i32 addrspace(1)* %128, align 4
  %129 = or i32 %123, 576
  %130 = add nsw i32 %129, %104
  %131 = getelementptr inbounds %26 addrspace(1)* %0, i64 0, i32 49
  store volatile i32 %130, i32 addrspace(1)* %131, align 4
  %132 = getelementptr inbounds %26 addrspace(1)* %0, i64 0, i32 50
  store volatile i32 %5, i32 addrspace(1)* %132, align 4
  %133 = getelementptr inbounds %26 addrspace(1)* %0, i64 0, i32 51
  store volatile i32 %41, i32 addrspace(1)* %133, align 4
  br label %135

; <label>:134                                     ; preds = %103
  store volatile i32 -1073213438, i32 addrspace(1)* %121, align 4
  br label %135

; <label>:135                                     ; preds = %134, %122
  %136 = getelementptr inbounds %16 addrspace(1)* %1, i64 0, i32 3, i64 0
  %137 = load i32 addrspace(1)* %136, align 4
  %138 = getelementptr inbounds %26 addrspace(1)* %0, i64 0, i32 53
  store volatile i32 %137, i32 addrspace(1)* %138, align 4
  %139 = getelementptr inbounds %16 addrspace(1)* %1, i64 0, i32 3, i64 1
  %140 = load i32 addrspace(1)* %139, align 4
  %141 = getelementptr inbounds %26 addrspace(1)* %0, i64 0, i32 54
  store volatile i32 %140, i32 addrspace(1)* %141, align 4
  %142 = getelementptr inbounds %16 addrspace(1)* %1, i64 0, i32 3, i64 2
  %143 = load i32 addrspace(1)* %142, align 4
  %144 = getelementptr inbounds %26 addrspace(1)* %0, i64 0, i32 55
  store volatile i32 %143, i32 addrspace(1)* %144, align 4
  ret void
}

; Function Attrs: inlinehint nounwind
define internal spir_func void @100(%14 addrspace(1)** nocapture readonly, i32, i32 addrspace(1)*, %14 addrspace(1)*) #7 {
  %5 = icmp eq i32 %1, 0
  br i1 %5, label %15, label %6

; <label>:6                                       ; preds = %4
  br label %7

; <label>:7                                       ; preds = %7, %6
  %8 = phi i32 [ %12, %7 ], [ 0, %6 ]
  %9 = zext i32 %8 to i64
  %10 = getelementptr inbounds %14 addrspace(1)** %0, i64 %9
  %11 = load %14 addrspace(1)** %10, align 8
  tail call spir_func void @103(%14 addrspace(1)* %11, i32 addrspace(1)* %2, %14 addrspace(1)* %3)
  %12 = add i32 %8, 1
  %13 = icmp eq i32 %12, %1
  br i1 %13, label %14, label %7

; <label>:14                                      ; preds = %7
  br label %15

; <label>:15                                      ; preds = %14, %4
  ret void
}

; Function Attrs: inlinehint nounwind
define internal spir_func i32 @101(i32, %15 addrspace(1)* nocapture readonly) #7 {
  %3 = icmp eq i32 %0, 0
  br i1 %3, label %22, label %4

; <label>:4                                       ; preds = %2
  br label %5

; <label>:5                                       ; preds = %16, %4
  %6 = phi i32 [ %18, %16 ], [ 0, %4 ]
  %7 = phi i32 [ %17, %16 ], [ -1, %4 ]
  %8 = zext i32 %6 to i64
  %9 = getelementptr inbounds %15 addrspace(1)* %1, i64 %8, i32 0
  %10 = load atomic volatile i32 addrspace(1)* %9 acquire, align 4, !mem.scope !42
  %11 = icmp ugt i32 %10, 1
  br i1 %11, label %12, label %16

; <label>:12                                      ; preds = %5
  %13 = getelementptr inbounds %15 addrspace(1)* %1, i64 %8, i32 2
  %14 = load i32 addrspace(1)* %13, align 4
  %15 = tail call spir_func i32 @_Z3minjj(i32 %14, i32 %7) #2
  br label %16

; <label>:16                                      ; preds = %12, %5
  %17 = phi i32 [ %15, %12 ], [ %7, %5 ]
  %18 = add i32 %6, 1
  %19 = icmp eq i32 %18, %0
  br i1 %19, label %20, label %5

; <label>:20                                      ; preds = %16
  %21 = phi i32 [ %17, %16 ]
  br label %22

; <label>:22                                      ; preds = %20, %2
  %23 = phi i32 [ -1, %2 ], [ %21, %20 ]
  ret i32 %23
}

; Function Attrs: inlinehint nounwind
define internal spir_func void @102(i32 addrspace(1)* noalias, i32) #7 {
  %3 = alloca i32, align 4
  %4 = tail call spir_func i32 @_Z7amd_bfmjj(i32 1, i32 %1) #11
  %5 = xor i32 %4, -1
  %6 = lshr i32 %1, 5
  %7 = zext i32 %6 to i64
  %8 = getelementptr inbounds i32 addrspace(1)* %0, i64 %7
  %9 = load atomic volatile i32 addrspace(1)* %8 acquire, align 4, !mem.scope !43
  store i32 %9, i32* %3, align 4
  %10 = addrspacecast i32* %3 to i32 addrspace(4)*
  br label %11

; <label>:11                                      ; preds = %11, %2
  %12 = phi i32 [ %16, %11 ], [ %9, %2 ]
  %13 = and i32 %12, %5
  %14 = load volatile i32 addrspace(4)* %10, align 4
  %15 = cmpxchg i32 addrspace(1)* %8, i32 %14, i32 %13 acq_rel acquire, !mem.scope !43
  %16 = extractvalue { i32, i1 } %15, 0
  store volatile i32 %16, i32 addrspace(4)* %10, align 4
  %17 = extractvalue { i32, i1 } %15, 1
  br i1 %17, label %18, label %11

; <label>:18                                      ; preds = %11
  ret void
}

; Function Attrs: inlinehint nounwind
define internal spir_func void @103(%14 addrspace(1)*, i32 addrspace(1)*, %14 addrspace(1)*) #7 {
  %4 = getelementptr inbounds %14 addrspace(1)* %0, i64 0, i32 1
  %5 = atomicrmw sub i32 addrspace(1)* %4, i32 1 acq_rel, !mem.scope !44
  %6 = icmp eq i32 %5, 1
  br i1 %6, label %7, label %13

; <label>:7                                       ; preds = %3
  %8 = ptrtoint %14 addrspace(1)* %0 to i64
  %9 = ptrtoint %14 addrspace(1)* %2 to i64
  %10 = sub i64 %8, %9
  %11 = sdiv exact i64 %10, 40
  %12 = trunc i64 %11 to i32
  tail call spir_func void @102(i32 addrspace(1)* %1, i32 %12)
  br label %13

; <label>:13                                      ; preds = %7, %3
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__commit_read_pipe_internal_1(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__commit_read_pipe_internal_2(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__commit_read_pipe_internal_4(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__commit_read_pipe_internal_8(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__commit_read_pipe_internal_16(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__commit_read_pipe_internal_32(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__commit_read_pipe_internal_64(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__commit_read_pipe_internal_128(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__commit_read_pipe_internal_user(%29 addrspace(1)*, i64, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__commit_write_pipe_internal_1(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__commit_write_pipe_internal_2(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__commit_write_pipe_internal_4(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__commit_write_pipe_internal_8(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__commit_write_pipe_internal_16(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__commit_write_pipe_internal_32(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__commit_write_pipe_internal_64(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__commit_write_pipe_internal_128(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__commit_write_pipe_internal_user(%29 addrspace(1)*, i64, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__work_group_commit_read_pipe_internal_1(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__work_group_commit_read_pipe_internal_2(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__work_group_commit_read_pipe_internal_4(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__work_group_commit_read_pipe_internal_8(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__work_group_commit_read_pipe_internal_16(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__work_group_commit_read_pipe_internal_32(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__work_group_commit_read_pipe_internal_64(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__work_group_commit_read_pipe_internal_128(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__work_group_commit_read_pipe_internal_user(%29 addrspace(1)*, i64, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__work_group_commit_write_pipe_internal_1(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__work_group_commit_write_pipe_internal_2(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__work_group_commit_write_pipe_internal_4(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__work_group_commit_write_pipe_internal_8(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__work_group_commit_write_pipe_internal_16(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__work_group_commit_write_pipe_internal_32(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__work_group_commit_write_pipe_internal_64(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__work_group_commit_write_pipe_internal_128(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__work_group_commit_write_pipe_internal_user(%29 addrspace(1)*, i64, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__sub_group_commit_read_pipe_internal_1(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__sub_group_commit_read_pipe_internal_2(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__sub_group_commit_read_pipe_internal_4(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__sub_group_commit_read_pipe_internal_8(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__sub_group_commit_read_pipe_internal_16(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__sub_group_commit_read_pipe_internal_32(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__sub_group_commit_read_pipe_internal_64(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__sub_group_commit_read_pipe_internal_128(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__sub_group_commit_read_pipe_internal_user(%29 addrspace(1)*, i64, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__sub_group_commit_write_pipe_internal_1(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__sub_group_commit_write_pipe_internal_2(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__sub_group_commit_write_pipe_internal_4(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__sub_group_commit_write_pipe_internal_8(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__sub_group_commit_write_pipe_internal_16(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__sub_group_commit_write_pipe_internal_32(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__sub_group_commit_write_pipe_internal_64(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__sub_group_commit_write_pipe_internal_128(%29 addrspace(1)*, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__sub_group_commit_write_pipe_internal_user(%29 addrspace(1)*, i64, i64) #6 {
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__get_pipe_num_packets_internal_1(%29 addrspace(1)*) #6 {
  %2 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %3 = load atomic volatile i64 addrspace(1)* %2 monotonic, align 8, !mem.scope !45
  %4 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %5 = load atomic volatile i64 addrspace(1)* %4 monotonic, align 8, !mem.scope !45
  %6 = sub i64 %5, %3
  %7 = trunc i64 %6 to i32
  ret i32 %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__get_pipe_num_packets_internal_2(%29 addrspace(1)*) #6 {
  %2 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %3 = load atomic volatile i64 addrspace(1)* %2 monotonic, align 8, !mem.scope !46
  %4 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %5 = load atomic volatile i64 addrspace(1)* %4 monotonic, align 8, !mem.scope !46
  %6 = sub i64 %5, %3
  %7 = trunc i64 %6 to i32
  ret i32 %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__get_pipe_num_packets_internal_4(%29 addrspace(1)*) #6 {
  %2 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %3 = load atomic volatile i64 addrspace(1)* %2 monotonic, align 8, !mem.scope !47
  %4 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %5 = load atomic volatile i64 addrspace(1)* %4 monotonic, align 8, !mem.scope !47
  %6 = sub i64 %5, %3
  %7 = trunc i64 %6 to i32
  ret i32 %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__get_pipe_num_packets_internal_8(%29 addrspace(1)*) #6 {
  %2 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %3 = load atomic volatile i64 addrspace(1)* %2 monotonic, align 8, !mem.scope !48
  %4 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %5 = load atomic volatile i64 addrspace(1)* %4 monotonic, align 8, !mem.scope !48
  %6 = sub i64 %5, %3
  %7 = trunc i64 %6 to i32
  ret i32 %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__get_pipe_num_packets_internal_16(%29 addrspace(1)*) #6 {
  %2 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %3 = load atomic volatile i64 addrspace(1)* %2 monotonic, align 8, !mem.scope !49
  %4 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %5 = load atomic volatile i64 addrspace(1)* %4 monotonic, align 8, !mem.scope !49
  %6 = sub i64 %5, %3
  %7 = trunc i64 %6 to i32
  ret i32 %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__get_pipe_num_packets_internal_32(%29 addrspace(1)*) #6 {
  %2 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %3 = load atomic volatile i64 addrspace(1)* %2 monotonic, align 8, !mem.scope !50
  %4 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %5 = load atomic volatile i64 addrspace(1)* %4 monotonic, align 8, !mem.scope !50
  %6 = sub i64 %5, %3
  %7 = trunc i64 %6 to i32
  ret i32 %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__get_pipe_num_packets_internal_64(%29 addrspace(1)*) #6 {
  %2 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %3 = load atomic volatile i64 addrspace(1)* %2 monotonic, align 8, !mem.scope !51
  %4 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %5 = load atomic volatile i64 addrspace(1)* %4 monotonic, align 8, !mem.scope !51
  %6 = sub i64 %5, %3
  %7 = trunc i64 %6 to i32
  ret i32 %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__get_pipe_num_packets_internal_128(%29 addrspace(1)*) #6 {
  %2 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %3 = load atomic volatile i64 addrspace(1)* %2 monotonic, align 8, !mem.scope !52
  %4 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %5 = load atomic volatile i64 addrspace(1)* %4 monotonic, align 8, !mem.scope !52
  %6 = sub i64 %5, %3
  %7 = trunc i64 %6 to i32
  ret i32 %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__get_pipe_num_packets_internal_user(%29 addrspace(1)*, i64) #6 {
  %3 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %4 = load atomic volatile i64 addrspace(1)* %3 monotonic, align 8, !mem.scope !53
  %5 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %6 = load atomic volatile i64 addrspace(1)* %5 monotonic, align 8, !mem.scope !53
  %7 = sub i64 %6, %4
  %8 = trunc i64 %7 to i32
  ret i32 %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__get_pipe_max_packets_internal_1(%29 addrspace(1)*) #6 {
  %2 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %3 = load i64 addrspace(1)* %2, align 8
  %4 = trunc i64 %3 to i32
  ret i32 %4
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__get_pipe_max_packets_internal_2(%29 addrspace(1)*) #6 {
  %2 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %3 = load i64 addrspace(1)* %2, align 8
  %4 = trunc i64 %3 to i32
  ret i32 %4
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__get_pipe_max_packets_internal_4(%29 addrspace(1)*) #6 {
  %2 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %3 = load i64 addrspace(1)* %2, align 8
  %4 = trunc i64 %3 to i32
  ret i32 %4
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__get_pipe_max_packets_internal_8(%29 addrspace(1)*) #6 {
  %2 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %3 = load i64 addrspace(1)* %2, align 8
  %4 = trunc i64 %3 to i32
  ret i32 %4
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__get_pipe_max_packets_internal_16(%29 addrspace(1)*) #6 {
  %2 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %3 = load i64 addrspace(1)* %2, align 8
  %4 = trunc i64 %3 to i32
  ret i32 %4
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__get_pipe_max_packets_internal_32(%29 addrspace(1)*) #6 {
  %2 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %3 = load i64 addrspace(1)* %2, align 8
  %4 = trunc i64 %3 to i32
  ret i32 %4
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__get_pipe_max_packets_internal_64(%29 addrspace(1)*) #6 {
  %2 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %3 = load i64 addrspace(1)* %2, align 8
  %4 = trunc i64 %3 to i32
  ret i32 %4
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__get_pipe_max_packets_internal_128(%29 addrspace(1)*) #6 {
  %2 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %3 = load i64 addrspace(1)* %2, align 8
  %4 = trunc i64 %3 to i32
  ret i32 %4
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__get_pipe_max_packets_internal_user(%29 addrspace(1)*, i64) #6 {
  %3 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %4 = load i64 addrspace(1)* %3, align 8
  %5 = trunc i64 %4 to i32
  ret i32 %5
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @__memcpy_internal_aligned(i8 addrspace(4)*, i8 addrspace(4)*, i64, i64) #6 {
  switch i64 %3, label %75 [
    i64 2, label %5
    i64 4, label %19
    i64 8, label %33
    i64 16, label %47
    i64 128, label %61
    i64 64, label %61
    i64 32, label %61
  ]

; <label>:5                                       ; preds = %4
  %6 = bitcast i8 addrspace(4)* %1 to i16 addrspace(4)*
  %7 = lshr i64 %2, 1
  %8 = getelementptr inbounds i16 addrspace(4)* %6, i64 %7
  %9 = icmp ult i16 addrspace(4)* %6, %8
  br i1 %9, label %10, label %92

; <label>:10                                      ; preds = %5
  %11 = bitcast i8 addrspace(4)* %0 to i16 addrspace(4)*
  br label %12

; <label>:12                                      ; preds = %12, %10
  %13 = phi i16 addrspace(4)* [ %11, %10 ], [ %17, %12 ]
  %14 = phi i16 addrspace(4)* [ %6, %10 ], [ %15, %12 ]
  %15 = getelementptr inbounds i16 addrspace(4)* %14, i64 1
  %16 = load i16 addrspace(4)* %14, align 2
  %17 = getelementptr inbounds i16 addrspace(4)* %13, i64 1
  store i16 %16, i16 addrspace(4)* %13, align 2
  %18 = icmp ult i16 addrspace(4)* %15, %8
  br i1 %18, label %12, label %87

; <label>:19                                      ; preds = %4
  %20 = bitcast i8 addrspace(4)* %1 to i32 addrspace(4)*
  %21 = lshr i64 %2, 2
  %22 = getelementptr inbounds i32 addrspace(4)* %20, i64 %21
  %23 = icmp ult i32 addrspace(4)* %20, %22
  br i1 %23, label %24, label %92

; <label>:24                                      ; preds = %19
  %25 = bitcast i8 addrspace(4)* %0 to i32 addrspace(4)*
  br label %26

; <label>:26                                      ; preds = %26, %24
  %27 = phi i32 addrspace(4)* [ %25, %24 ], [ %31, %26 ]
  %28 = phi i32 addrspace(4)* [ %20, %24 ], [ %29, %26 ]
  %29 = getelementptr inbounds i32 addrspace(4)* %28, i64 1
  %30 = load i32 addrspace(4)* %28, align 4
  %31 = getelementptr inbounds i32 addrspace(4)* %27, i64 1
  store i32 %30, i32 addrspace(4)* %27, align 4
  %32 = icmp ult i32 addrspace(4)* %29, %22
  br i1 %32, label %26, label %88

; <label>:33                                      ; preds = %4
  %34 = bitcast i8 addrspace(4)* %1 to i64 addrspace(4)*
  %35 = lshr i64 %2, 3
  %36 = getelementptr inbounds i64 addrspace(4)* %34, i64 %35
  %37 = icmp ult i64 addrspace(4)* %34, %36
  br i1 %37, label %38, label %92

; <label>:38                                      ; preds = %33
  %39 = bitcast i8 addrspace(4)* %0 to i64 addrspace(4)*
  br label %40

; <label>:40                                      ; preds = %40, %38
  %41 = phi i64 addrspace(4)* [ %39, %38 ], [ %45, %40 ]
  %42 = phi i64 addrspace(4)* [ %34, %38 ], [ %43, %40 ]
  %43 = getelementptr inbounds i64 addrspace(4)* %42, i64 1
  %44 = load i64 addrspace(4)* %42, align 8
  %45 = getelementptr inbounds i64 addrspace(4)* %41, i64 1
  store i64 %44, i64 addrspace(4)* %41, align 8
  %46 = icmp ult i64 addrspace(4)* %43, %36
  br i1 %46, label %40, label %89

; <label>:47                                      ; preds = %4
  %48 = bitcast i8 addrspace(4)* %1 to <2 x i64> addrspace(4)*
  %49 = lshr i64 %2, 4
  %50 = getelementptr inbounds <2 x i64> addrspace(4)* %48, i64 %49
  %51 = icmp ult <2 x i64> addrspace(4)* %48, %50
  br i1 %51, label %52, label %92

; <label>:52                                      ; preds = %47
  %53 = bitcast i8 addrspace(4)* %0 to <2 x i64> addrspace(4)*
  br label %54

; <label>:54                                      ; preds = %54, %52
  %55 = phi <2 x i64> addrspace(4)* [ %48, %52 ], [ %57, %54 ]
  %56 = phi <2 x i64> addrspace(4)* [ %53, %52 ], [ %59, %54 ]
  %57 = getelementptr inbounds <2 x i64> addrspace(4)* %55, i64 1
  %58 = load <2 x i64> addrspace(4)* %55, align 16
  %59 = getelementptr inbounds <2 x i64> addrspace(4)* %56, i64 1
  store <2 x i64> %58, <2 x i64> addrspace(4)* %56, align 16
  %60 = icmp ult <2 x i64> addrspace(4)* %57, %50
  br i1 %60, label %54, label %90

; <label>:61                                      ; preds = %4, %4, %4
  %62 = bitcast i8 addrspace(4)* %1 to <4 x i64> addrspace(4)*
  %63 = lshr i64 %2, 5
  %64 = getelementptr inbounds <4 x i64> addrspace(4)* %62, i64 %63
  %65 = icmp ult <4 x i64> addrspace(4)* %62, %64
  br i1 %65, label %66, label %92

; <label>:66                                      ; preds = %61
  %67 = bitcast i8 addrspace(4)* %0 to <4 x i64> addrspace(4)*
  br label %68

; <label>:68                                      ; preds = %68, %66
  %69 = phi <4 x i64> addrspace(4)* [ %62, %66 ], [ %71, %68 ]
  %70 = phi <4 x i64> addrspace(4)* [ %67, %66 ], [ %73, %68 ]
  %71 = getelementptr inbounds <4 x i64> addrspace(4)* %69, i64 1
  %72 = load <4 x i64> addrspace(4)* %69, align 32
  %73 = getelementptr inbounds <4 x i64> addrspace(4)* %70, i64 1
  store <4 x i64> %72, <4 x i64> addrspace(4)* %70, align 32
  %74 = icmp ult <4 x i64> addrspace(4)* %71, %64
  br i1 %74, label %68, label %91

; <label>:75                                      ; preds = %4
  %76 = getelementptr inbounds i8 addrspace(4)* %1, i64 %2
  %77 = icmp sgt i64 %2, 0
  br i1 %77, label %78, label %92

; <label>:78                                      ; preds = %75
  br label %79

; <label>:79                                      ; preds = %79, %78
  %80 = phi i8 addrspace(4)* [ %82, %79 ], [ %1, %78 ]
  %81 = phi i8 addrspace(4)* [ %84, %79 ], [ %0, %78 ]
  %82 = getelementptr inbounds i8 addrspace(4)* %80, i64 1
  %83 = load i8 addrspace(4)* %80, align 1
  %84 = getelementptr inbounds i8 addrspace(4)* %81, i64 1
  store i8 %83, i8 addrspace(4)* %81, align 1
  %85 = icmp ult i8 addrspace(4)* %82, %76
  br i1 %85, label %79, label %86

; <label>:86                                      ; preds = %79
  br label %92

; <label>:87                                      ; preds = %12
  br label %92

; <label>:88                                      ; preds = %26
  br label %92

; <label>:89                                      ; preds = %40
  br label %92

; <label>:90                                      ; preds = %54
  br label %92

; <label>:91                                      ; preds = %68
  br label %92

; <label>:92                                      ; preds = %91, %90, %89, %88, %87, %86, %75, %61, %47, %33, %19, %5
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__read_pipe_internal_1(%29 addrspace(1)*, i8 addrspace(4)*) #6 {
  %3 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %4 = load atomic volatile i64 addrspace(1)* %3 monotonic, align 8, !mem.scope !54
  %5 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %6 = tail call spir_func i64 @104(i64 addrspace(1)* %5, i64 %4)
  %7 = icmp eq i64 %6, -1
  br i1 %7, label %17, label %8

; <label>:8                                       ; preds = %2
  %9 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %10 = load i64 addrspace(1)* %9, align 8
  %11 = tail call spir_func i64 @105(i64 %6, i64 %10)
  %12 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 4, i64 %11
  %13 = load i8 addrspace(1)* %12, align 1
  store i8 %13, i8 addrspace(4)* %1, align 1
  %14 = add i64 %4, -1
  %15 = icmp eq i64 %6, %14
  br i1 %15, label %16, label %17

; <label>:16                                      ; preds = %8
  store atomic volatile i64 0, i64 addrspace(1)* %3 release, align 8, !mem.scope !54
  store atomic volatile i64 0, i64 addrspace(1)* %5 monotonic, align 8, !mem.scope !54
  br label %17

; <label>:17                                      ; preds = %16, %8, %2
  %18 = phi i32 [ -1, %2 ], [ 0, %16 ], [ 0, %8 ]
  ret i32 %18
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__read_pipe_internal_2(%29 addrspace(1)*, i16 addrspace(4)*) #6 {
  %3 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %4 = load atomic volatile i64 addrspace(1)* %3 monotonic, align 8, !mem.scope !55
  %5 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %6 = tail call spir_func i64 @104(i64 addrspace(1)* %5, i64 %4)
  %7 = icmp eq i64 %6, -1
  br i1 %7, label %19, label %8

; <label>:8                                       ; preds = %2
  %9 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %10 = load i64 addrspace(1)* %9, align 8
  %11 = tail call spir_func i64 @105(i64 %6, i64 %10)
  %12 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 4, i64 0
  %13 = bitcast i8 addrspace(1)* %12 to i16 addrspace(1)*
  %14 = getelementptr inbounds i16 addrspace(1)* %13, i64 %11
  %15 = load i16 addrspace(1)* %14, align 2
  store i16 %15, i16 addrspace(4)* %1, align 2
  %16 = add i64 %4, -1
  %17 = icmp eq i64 %6, %16
  br i1 %17, label %18, label %19

; <label>:18                                      ; preds = %8
  store atomic volatile i64 0, i64 addrspace(1)* %3 release, align 8, !mem.scope !55
  store atomic volatile i64 0, i64 addrspace(1)* %5 monotonic, align 8, !mem.scope !55
  br label %19

; <label>:19                                      ; preds = %18, %8, %2
  %20 = phi i32 [ -1, %2 ], [ 0, %18 ], [ 0, %8 ]
  ret i32 %20
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__read_pipe_internal_4(%29 addrspace(1)*, i32 addrspace(4)*) #6 {
  %3 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %4 = load atomic volatile i64 addrspace(1)* %3 monotonic, align 8, !mem.scope !56
  %5 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %6 = tail call spir_func i64 @104(i64 addrspace(1)* %5, i64 %4)
  %7 = icmp eq i64 %6, -1
  br i1 %7, label %19, label %8

; <label>:8                                       ; preds = %2
  %9 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %10 = load i64 addrspace(1)* %9, align 8
  %11 = tail call spir_func i64 @105(i64 %6, i64 %10)
  %12 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 4, i64 0
  %13 = bitcast i8 addrspace(1)* %12 to i32 addrspace(1)*
  %14 = getelementptr inbounds i32 addrspace(1)* %13, i64 %11
  %15 = load i32 addrspace(1)* %14, align 4
  store i32 %15, i32 addrspace(4)* %1, align 4
  %16 = add i64 %4, -1
  %17 = icmp eq i64 %6, %16
  br i1 %17, label %18, label %19

; <label>:18                                      ; preds = %8
  store atomic volatile i64 0, i64 addrspace(1)* %3 release, align 8, !mem.scope !56
  store atomic volatile i64 0, i64 addrspace(1)* %5 monotonic, align 8, !mem.scope !56
  br label %19

; <label>:19                                      ; preds = %18, %8, %2
  %20 = phi i32 [ -1, %2 ], [ 0, %18 ], [ 0, %8 ]
  ret i32 %20
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__read_pipe_internal_8(%29 addrspace(1)*, i64 addrspace(4)*) #6 {
  %3 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %4 = load atomic volatile i64 addrspace(1)* %3 monotonic, align 8, !mem.scope !57
  %5 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %6 = tail call spir_func i64 @104(i64 addrspace(1)* %5, i64 %4)
  %7 = icmp eq i64 %6, -1
  br i1 %7, label %19, label %8

; <label>:8                                       ; preds = %2
  %9 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %10 = load i64 addrspace(1)* %9, align 8
  %11 = tail call spir_func i64 @105(i64 %6, i64 %10)
  %12 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 4, i64 0
  %13 = bitcast i8 addrspace(1)* %12 to i64 addrspace(1)*
  %14 = getelementptr inbounds i64 addrspace(1)* %13, i64 %11
  %15 = load i64 addrspace(1)* %14, align 8
  store i64 %15, i64 addrspace(4)* %1, align 8
  %16 = add i64 %4, -1
  %17 = icmp eq i64 %6, %16
  br i1 %17, label %18, label %19

; <label>:18                                      ; preds = %8
  store atomic volatile i64 0, i64 addrspace(1)* %3 release, align 8, !mem.scope !57
  store atomic volatile i64 0, i64 addrspace(1)* %5 monotonic, align 8, !mem.scope !57
  br label %19

; <label>:19                                      ; preds = %18, %8, %2
  %20 = phi i32 [ -1, %2 ], [ 0, %18 ], [ 0, %8 ]
  ret i32 %20
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__read_pipe_internal_16(%29 addrspace(1)*, <2 x i64> addrspace(4)*) #6 {
  %3 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %4 = load atomic volatile i64 addrspace(1)* %3 monotonic, align 8, !mem.scope !58
  %5 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %6 = tail call spir_func i64 @104(i64 addrspace(1)* %5, i64 %4)
  %7 = icmp eq i64 %6, -1
  br i1 %7, label %19, label %8

; <label>:8                                       ; preds = %2
  %9 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %10 = load i64 addrspace(1)* %9, align 8
  %11 = tail call spir_func i64 @105(i64 %6, i64 %10)
  %12 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 4, i64 0
  %13 = bitcast i8 addrspace(1)* %12 to <2 x i64> addrspace(1)*
  %14 = getelementptr inbounds <2 x i64> addrspace(1)* %13, i64 %11
  %15 = load <2 x i64> addrspace(1)* %14, align 16
  store <2 x i64> %15, <2 x i64> addrspace(4)* %1, align 16
  %16 = add i64 %4, -1
  %17 = icmp eq i64 %6, %16
  br i1 %17, label %18, label %19

; <label>:18                                      ; preds = %8
  store atomic volatile i64 0, i64 addrspace(1)* %3 release, align 8, !mem.scope !58
  store atomic volatile i64 0, i64 addrspace(1)* %5 monotonic, align 8, !mem.scope !58
  br label %19

; <label>:19                                      ; preds = %18, %8, %2
  %20 = phi i32 [ -1, %2 ], [ 0, %18 ], [ 0, %8 ]
  ret i32 %20
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__read_pipe_internal_32(%29 addrspace(1)*, <4 x i64> addrspace(4)*) #6 {
  %3 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %4 = load atomic volatile i64 addrspace(1)* %3 monotonic, align 8, !mem.scope !59
  %5 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %6 = tail call spir_func i64 @104(i64 addrspace(1)* %5, i64 %4)
  %7 = icmp eq i64 %6, -1
  br i1 %7, label %19, label %8

; <label>:8                                       ; preds = %2
  %9 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %10 = load i64 addrspace(1)* %9, align 8
  %11 = tail call spir_func i64 @105(i64 %6, i64 %10)
  %12 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 4, i64 0
  %13 = bitcast i8 addrspace(1)* %12 to <4 x i64> addrspace(1)*
  %14 = getelementptr inbounds <4 x i64> addrspace(1)* %13, i64 %11
  %15 = load <4 x i64> addrspace(1)* %14, align 32
  store <4 x i64> %15, <4 x i64> addrspace(4)* %1, align 32
  %16 = add i64 %4, -1
  %17 = icmp eq i64 %6, %16
  br i1 %17, label %18, label %19

; <label>:18                                      ; preds = %8
  store atomic volatile i64 0, i64 addrspace(1)* %3 release, align 8, !mem.scope !59
  store atomic volatile i64 0, i64 addrspace(1)* %5 monotonic, align 8, !mem.scope !59
  br label %19

; <label>:19                                      ; preds = %18, %8, %2
  %20 = phi i32 [ -1, %2 ], [ 0, %18 ], [ 0, %8 ]
  ret i32 %20
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__read_pipe_internal_64(%29 addrspace(1)*, <8 x i64> addrspace(4)*) #6 {
  %3 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %4 = load atomic volatile i64 addrspace(1)* %3 monotonic, align 8, !mem.scope !60
  %5 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %6 = tail call spir_func i64 @104(i64 addrspace(1)* %5, i64 %4)
  %7 = icmp eq i64 %6, -1
  br i1 %7, label %19, label %8

; <label>:8                                       ; preds = %2
  %9 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %10 = load i64 addrspace(1)* %9, align 8
  %11 = tail call spir_func i64 @105(i64 %6, i64 %10)
  %12 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 4, i64 0
  %13 = bitcast i8 addrspace(1)* %12 to <8 x i64> addrspace(1)*
  %14 = getelementptr inbounds <8 x i64> addrspace(1)* %13, i64 %11
  %15 = load <8 x i64> addrspace(1)* %14, align 64
  store <8 x i64> %15, <8 x i64> addrspace(4)* %1, align 64
  %16 = add i64 %4, -1
  %17 = icmp eq i64 %6, %16
  br i1 %17, label %18, label %19

; <label>:18                                      ; preds = %8
  store atomic volatile i64 0, i64 addrspace(1)* %3 release, align 8, !mem.scope !60
  store atomic volatile i64 0, i64 addrspace(1)* %5 monotonic, align 8, !mem.scope !60
  br label %19

; <label>:19                                      ; preds = %18, %8, %2
  %20 = phi i32 [ -1, %2 ], [ 0, %18 ], [ 0, %8 ]
  ret i32 %20
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__read_pipe_internal_128(%29 addrspace(1)*, <16 x i64> addrspace(4)*) #6 {
  %3 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %4 = load atomic volatile i64 addrspace(1)* %3 monotonic, align 8, !mem.scope !61
  %5 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %6 = tail call spir_func i64 @104(i64 addrspace(1)* %5, i64 %4)
  %7 = icmp eq i64 %6, -1
  br i1 %7, label %19, label %8

; <label>:8                                       ; preds = %2
  %9 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %10 = load i64 addrspace(1)* %9, align 8
  %11 = tail call spir_func i64 @105(i64 %6, i64 %10)
  %12 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 4, i64 0
  %13 = bitcast i8 addrspace(1)* %12 to <16 x i64> addrspace(1)*
  %14 = getelementptr inbounds <16 x i64> addrspace(1)* %13, i64 %11
  %15 = load <16 x i64> addrspace(1)* %14, align 128
  store <16 x i64> %15, <16 x i64> addrspace(4)* %1, align 128
  %16 = add i64 %4, -1
  %17 = icmp eq i64 %6, %16
  br i1 %17, label %18, label %19

; <label>:18                                      ; preds = %8
  store atomic volatile i64 0, i64 addrspace(1)* %3 release, align 8, !mem.scope !61
  store atomic volatile i64 0, i64 addrspace(1)* %5 monotonic, align 8, !mem.scope !61
  br label %19

; <label>:19                                      ; preds = %18, %8, %2
  %20 = phi i32 [ -1, %2 ], [ 0, %18 ], [ 0, %8 ]
  ret i32 %20
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__read_pipe_internal_user(%29 addrspace(1)*, i8 addrspace(4)*, i64, i64) #6 {
  %5 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %6 = load atomic volatile i64 addrspace(1)* %5 monotonic, align 8, !mem.scope !62
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %8 = tail call spir_func i64 @104(i64 addrspace(1)* %7, i64 %6)
  %9 = icmp eq i64 %8, -1
  br i1 %9, label %20, label %10

; <label>:10                                      ; preds = %4
  %11 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %12 = load i64 addrspace(1)* %11, align 8
  %13 = tail call spir_func i64 @105(i64 %8, i64 %12)
  %14 = mul i64 %13, %2
  %15 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 4, i64 %14
  %16 = addrspacecast i8 addrspace(1)* %15 to i8 addrspace(4)*
  tail call spir_func void @__memcpy_internal_aligned(i8 addrspace(4)* %1, i8 addrspace(4)* %16, i64 %2, i64 %3) #11
  %17 = add i64 %6, -1
  %18 = icmp eq i64 %8, %17
  br i1 %18, label %19, label %20

; <label>:19                                      ; preds = %10
  store atomic volatile i64 0, i64 addrspace(1)* %5 release, align 8, !mem.scope !62
  store atomic volatile i64 0, i64 addrspace(1)* %7 monotonic, align 8, !mem.scope !62
  br label %20

; <label>:20                                      ; preds = %19, %10, %4
  %21 = phi i32 [ -1, %4 ], [ 0, %19 ], [ 0, %10 ]
  ret i32 %21
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__read_pipe_reserved_internal_1(%29 addrspace(1)*, i64, i32, i8 addrspace(4)*) #6 {
  %5 = zext i32 %2 to i64
  %6 = add i64 %5, %1
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %8 = load i64 addrspace(1)* %7, align 8
  %9 = tail call spir_func i64 @105(i64 %6, i64 %8)
  %10 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 4, i64 %9
  %11 = load i8 addrspace(1)* %10, align 1
  store i8 %11, i8 addrspace(4)* %3, align 1
  ret i32 0
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__read_pipe_reserved_internal_2(%29 addrspace(1)*, i64, i32, i16 addrspace(4)*) #6 {
  %5 = zext i32 %2 to i64
  %6 = add i64 %5, %1
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %8 = load i64 addrspace(1)* %7, align 8
  %9 = tail call spir_func i64 @105(i64 %6, i64 %8)
  %10 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 4, i64 0
  %11 = bitcast i8 addrspace(1)* %10 to i16 addrspace(1)*
  %12 = getelementptr inbounds i16 addrspace(1)* %11, i64 %9
  %13 = load i16 addrspace(1)* %12, align 2
  store i16 %13, i16 addrspace(4)* %3, align 2
  ret i32 0
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__read_pipe_reserved_internal_4(%29 addrspace(1)*, i64, i32, i32 addrspace(4)*) #6 {
  %5 = zext i32 %2 to i64
  %6 = add i64 %5, %1
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %8 = load i64 addrspace(1)* %7, align 8
  %9 = tail call spir_func i64 @105(i64 %6, i64 %8)
  %10 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 4, i64 0
  %11 = bitcast i8 addrspace(1)* %10 to i32 addrspace(1)*
  %12 = getelementptr inbounds i32 addrspace(1)* %11, i64 %9
  %13 = load i32 addrspace(1)* %12, align 4
  store i32 %13, i32 addrspace(4)* %3, align 4
  ret i32 0
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__read_pipe_reserved_internal_8(%29 addrspace(1)*, i64, i32, i64 addrspace(4)*) #6 {
  %5 = zext i32 %2 to i64
  %6 = add i64 %5, %1
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %8 = load i64 addrspace(1)* %7, align 8
  %9 = tail call spir_func i64 @105(i64 %6, i64 %8)
  %10 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 4, i64 0
  %11 = bitcast i8 addrspace(1)* %10 to i64 addrspace(1)*
  %12 = getelementptr inbounds i64 addrspace(1)* %11, i64 %9
  %13 = load i64 addrspace(1)* %12, align 8
  store i64 %13, i64 addrspace(4)* %3, align 8
  ret i32 0
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__read_pipe_reserved_internal_16(%29 addrspace(1)*, i64, i32, <2 x i64> addrspace(4)*) #6 {
  %5 = zext i32 %2 to i64
  %6 = add i64 %5, %1
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %8 = load i64 addrspace(1)* %7, align 8
  %9 = tail call spir_func i64 @105(i64 %6, i64 %8)
  %10 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 4, i64 0
  %11 = bitcast i8 addrspace(1)* %10 to <2 x i64> addrspace(1)*
  %12 = getelementptr inbounds <2 x i64> addrspace(1)* %11, i64 %9
  %13 = load <2 x i64> addrspace(1)* %12, align 16
  store <2 x i64> %13, <2 x i64> addrspace(4)* %3, align 16
  ret i32 0
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__read_pipe_reserved_internal_32(%29 addrspace(1)*, i64, i32, <4 x i64> addrspace(4)*) #6 {
  %5 = zext i32 %2 to i64
  %6 = add i64 %5, %1
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %8 = load i64 addrspace(1)* %7, align 8
  %9 = tail call spir_func i64 @105(i64 %6, i64 %8)
  %10 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 4, i64 0
  %11 = bitcast i8 addrspace(1)* %10 to <4 x i64> addrspace(1)*
  %12 = getelementptr inbounds <4 x i64> addrspace(1)* %11, i64 %9
  %13 = load <4 x i64> addrspace(1)* %12, align 32
  store <4 x i64> %13, <4 x i64> addrspace(4)* %3, align 32
  ret i32 0
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__read_pipe_reserved_internal_64(%29 addrspace(1)*, i64, i32, <8 x i64> addrspace(4)*) #6 {
  %5 = zext i32 %2 to i64
  %6 = add i64 %5, %1
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %8 = load i64 addrspace(1)* %7, align 8
  %9 = tail call spir_func i64 @105(i64 %6, i64 %8)
  %10 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 4, i64 0
  %11 = bitcast i8 addrspace(1)* %10 to <8 x i64> addrspace(1)*
  %12 = getelementptr inbounds <8 x i64> addrspace(1)* %11, i64 %9
  %13 = load <8 x i64> addrspace(1)* %12, align 64
  store <8 x i64> %13, <8 x i64> addrspace(4)* %3, align 64
  ret i32 0
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__read_pipe_reserved_internal_128(%29 addrspace(1)*, i64, i32, <16 x i64> addrspace(4)*) #6 {
  %5 = zext i32 %2 to i64
  %6 = add i64 %5, %1
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %8 = load i64 addrspace(1)* %7, align 8
  %9 = tail call spir_func i64 @105(i64 %6, i64 %8)
  %10 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 4, i64 0
  %11 = bitcast i8 addrspace(1)* %10 to <16 x i64> addrspace(1)*
  %12 = getelementptr inbounds <16 x i64> addrspace(1)* %11, i64 %9
  %13 = load <16 x i64> addrspace(1)* %12, align 128
  store <16 x i64> %13, <16 x i64> addrspace(4)* %3, align 128
  ret i32 0
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__read_pipe_reserved_internal_user(%29 addrspace(1)*, i64, i32, i8 addrspace(4)*, i64, i64) #6 {
  %7 = zext i32 %2 to i64
  %8 = add i64 %7, %1
  %9 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %10 = load i64 addrspace(1)* %9, align 8
  %11 = tail call spir_func i64 @105(i64 %8, i64 %10)
  %12 = mul i64 %11, %4
  %13 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 4, i64 %12
  %14 = addrspacecast i8 addrspace(1)* %13 to i8 addrspace(4)*
  tail call spir_func void @__memcpy_internal_aligned(i8 addrspace(4)* %3, i8 addrspace(4)* %14, i64 %4, i64 %5) #11
  ret i32 0
}

; Function Attrs: nounwind readonly
declare spir_func i32 @__hsail_activelanecount_u32_b1(i1 zeroext) #4

; Function Attrs: nounwind readonly
declare spir_func i32 @__hsail_activelaneid_u32() #4

declare spir_func void @__hsail_wavebarrier() #5

; Function Attrs: nounwind readnone
declare spir_func i64 @_Z3ctzm(i64) #1

; Function Attrs: nounwind
declare %30 @__hsail_activelanemask_v4_b64_b1(i1) #9

; Function Attrs: nounwind readonly
declare spir_func i64 @__hsail_activelaneshuffle_b64(i64, i32, i64, i1 zeroext) #4

; Function Attrs: inlinehint nounwind
define internal spir_func i64 @104(i64 addrspace(1)*, i64) #7 {
  %3 = alloca i64, align 8
  %4 = tail call spir_func i32 @__hsail_activelanecount_u32_b1(i1 zeroext true) #10
  %5 = zext i32 %4 to i64
  %6 = tail call spir_func i32 @__hsail_activelaneid_u32() #10
  store i64 0, i64* %3, align 8
  %7 = icmp eq i32 %6, 0
  br i1 %7, label %8, label %23

; <label>:8                                       ; preds = %2
  %9 = load atomic volatile i64 addrspace(1)* %0 acquire, align 8, !mem.scope !63
  store i64 %9, i64* %3, align 8
  %10 = addrspacecast i64* %3 to i64 addrspace(4)*
  br label %11

; <label>:11                                      ; preds = %16, %8
  %12 = phi i64 [ %19, %16 ], [ %9, %8 ]
  %13 = add i64 %12, %5
  %14 = icmp ugt i64 %13, %1
  br i1 %14, label %15, label %16

; <label>:15                                      ; preds = %11
  store i64 -1, i64* %3, align 8
  br label %23

; <label>:16                                      ; preds = %11
  %17 = load volatile i64 addrspace(4)* %10, align 8
  %18 = cmpxchg i64 addrspace(1)* %0, i64 %17, i64 %13 acq_rel acquire, !mem.scope !63
  %19 = extractvalue { i64, i1 } %18, 0
  store volatile i64 %19, i64 addrspace(4)* %10, align 8
  %20 = extractvalue { i64, i1 } %18, 1
  br i1 %20, label %21, label %11

; <label>:21                                      ; preds = %16
  %22 = phi i64 [ %19, %16 ]
  br label %23

; <label>:23                                      ; preds = %21, %15, %2
  %24 = phi i64 [ -1, %15 ], [ 0, %2 ], [ %22, %21 ]
  tail call spir_func void @__hsail_wavebarrier() #11
  %25 = tail call %30 @__hsail_activelanemask_v4_b64_b1(i1 true)
  %26 = extractvalue %30 %25, 0
  %27 = tail call spir_func i64 @_Z3ctzm(i64 %26) #2
  %28 = trunc i64 %27 to i32
  %29 = tail call spir_func i64 @__hsail_activelaneshuffle_b64(i64 %24, i32 %28, i64 0, i1 zeroext false) #10
  store i64 %29, i64* %3, align 8
  tail call spir_func void @__hsail_wavebarrier() #11
  %30 = icmp eq i64 %29, -1
  br i1 %30, label %34, label %31

; <label>:31                                      ; preds = %23
  %32 = zext i32 %6 to i64
  %33 = add i64 %29, %32
  br label %36

; <label>:34                                      ; preds = %23
  %35 = tail call spir_func i64 @106(i64 addrspace(1)* %0, i64 %1)
  br label %36

; <label>:36                                      ; preds = %34, %31
  %37 = phi i64 [ %35, %34 ], [ %33, %31 ]
  ret i64 %37
}

; Function Attrs: inlinehint nounwind readnone
define internal spir_func i64 @105(i64, i64) #3 {
  %3 = bitcast i64 %0 to <2 x i32>
  %4 = extractelement <2 x i32> %3, i64 1
  %5 = icmp eq i32 %4, 0
  br i1 %5, label %6, label %13

; <label>:6                                       ; preds = %2
  %7 = trunc i64 %0 to i32
  %8 = trunc i64 %1 to i32
  %9 = icmp ult i32 %7, %8
  br i1 %9, label %15, label %10

; <label>:10                                      ; preds = %6
  %11 = urem i32 %7, %8
  %12 = zext i32 %11 to i64
  br label %15

; <label>:13                                      ; preds = %2
  %14 = urem i64 %0, %1
  br label %15

; <label>:15                                      ; preds = %13, %10, %6
  %16 = phi i64 [ %12, %10 ], [ %14, %13 ], [ %0, %6 ]
  ret i64 %16
}

; Function Attrs: inlinehint nounwind
define internal spir_func i64 @106(i64 addrspace(1)*, i64) #7 {
  %3 = alloca i64, align 8
  %4 = load atomic volatile i64 addrspace(1)* %0 acquire, align 8, !mem.scope !64
  store i64 %4, i64* %3, align 8
  %5 = addrspacecast i64* %3 to i64 addrspace(4)*
  br label %6

; <label>:6                                       ; preds = %10, %2
  %7 = phi i64 [ %13, %10 ], [ %4, %2 ]
  %8 = add i64 %7, 1
  %9 = icmp ugt i64 %8, %1
  br i1 %9, label %15, label %10

; <label>:10                                      ; preds = %6
  %11 = load volatile i64 addrspace(4)* %5, align 8
  %12 = cmpxchg i64 addrspace(1)* %0, i64 %11, i64 %8 acq_rel acquire, !mem.scope !64
  %13 = extractvalue { i64, i1 } %12, 0
  store volatile i64 %13, i64 addrspace(4)* %5, align 8
  %14 = extractvalue { i64, i1 } %12, 1
  br i1 %14, label %15, label %6

; <label>:15                                      ; preds = %10, %6
  %16 = phi i64 [ %13, %10 ], [ -1, %6 ]
  ret i64 %16
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__reserve_read_pipe_internal_1(%29 addrspace(1)*, i32) #6 {
  %3 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %4 = load atomic volatile i64 addrspace(1)* %3 monotonic, align 8, !mem.scope !65
  %5 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %6 = zext i32 %1 to i64
  %7 = tail call spir_func i64 @107(i64 addrspace(1)* %5, i64 %4, i64 %6)
  %8 = add i64 %7, %6
  %9 = icmp eq i64 %8, %4
  br i1 %9, label %10, label %11

; <label>:10                                      ; preds = %2
  store atomic volatile i64 0, i64 addrspace(1)* %3 release, align 8, !mem.scope !65
  store atomic volatile i64 0, i64 addrspace(1)* %5 monotonic, align 8, !mem.scope !65
  br label %11

; <label>:11                                      ; preds = %10, %2
  ret i64 %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__reserve_read_pipe_internal_2(%29 addrspace(1)*, i32) #6 {
  %3 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %4 = load atomic volatile i64 addrspace(1)* %3 monotonic, align 8, !mem.scope !66
  %5 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %6 = zext i32 %1 to i64
  %7 = tail call spir_func i64 @107(i64 addrspace(1)* %5, i64 %4, i64 %6)
  %8 = add i64 %7, %6
  %9 = icmp eq i64 %8, %4
  br i1 %9, label %10, label %11

; <label>:10                                      ; preds = %2
  store atomic volatile i64 0, i64 addrspace(1)* %3 release, align 8, !mem.scope !66
  store atomic volatile i64 0, i64 addrspace(1)* %5 monotonic, align 8, !mem.scope !66
  br label %11

; <label>:11                                      ; preds = %10, %2
  ret i64 %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__reserve_read_pipe_internal_4(%29 addrspace(1)*, i32) #6 {
  %3 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %4 = load atomic volatile i64 addrspace(1)* %3 monotonic, align 8, !mem.scope !67
  %5 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %6 = zext i32 %1 to i64
  %7 = tail call spir_func i64 @107(i64 addrspace(1)* %5, i64 %4, i64 %6)
  %8 = add i64 %7, %6
  %9 = icmp eq i64 %8, %4
  br i1 %9, label %10, label %11

; <label>:10                                      ; preds = %2
  store atomic volatile i64 0, i64 addrspace(1)* %3 release, align 8, !mem.scope !67
  store atomic volatile i64 0, i64 addrspace(1)* %5 monotonic, align 8, !mem.scope !67
  br label %11

; <label>:11                                      ; preds = %10, %2
  ret i64 %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__reserve_read_pipe_internal_8(%29 addrspace(1)*, i32) #6 {
  %3 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %4 = load atomic volatile i64 addrspace(1)* %3 monotonic, align 8, !mem.scope !68
  %5 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %6 = zext i32 %1 to i64
  %7 = tail call spir_func i64 @107(i64 addrspace(1)* %5, i64 %4, i64 %6)
  %8 = add i64 %7, %6
  %9 = icmp eq i64 %8, %4
  br i1 %9, label %10, label %11

; <label>:10                                      ; preds = %2
  store atomic volatile i64 0, i64 addrspace(1)* %3 release, align 8, !mem.scope !68
  store atomic volatile i64 0, i64 addrspace(1)* %5 monotonic, align 8, !mem.scope !68
  br label %11

; <label>:11                                      ; preds = %10, %2
  ret i64 %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__reserve_read_pipe_internal_16(%29 addrspace(1)*, i32) #6 {
  %3 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %4 = load atomic volatile i64 addrspace(1)* %3 monotonic, align 8, !mem.scope !69
  %5 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %6 = zext i32 %1 to i64
  %7 = tail call spir_func i64 @107(i64 addrspace(1)* %5, i64 %4, i64 %6)
  %8 = add i64 %7, %6
  %9 = icmp eq i64 %8, %4
  br i1 %9, label %10, label %11

; <label>:10                                      ; preds = %2
  store atomic volatile i64 0, i64 addrspace(1)* %3 release, align 8, !mem.scope !69
  store atomic volatile i64 0, i64 addrspace(1)* %5 monotonic, align 8, !mem.scope !69
  br label %11

; <label>:11                                      ; preds = %10, %2
  ret i64 %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__reserve_read_pipe_internal_32(%29 addrspace(1)*, i32) #6 {
  %3 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %4 = load atomic volatile i64 addrspace(1)* %3 monotonic, align 8, !mem.scope !70
  %5 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %6 = zext i32 %1 to i64
  %7 = tail call spir_func i64 @107(i64 addrspace(1)* %5, i64 %4, i64 %6)
  %8 = add i64 %7, %6
  %9 = icmp eq i64 %8, %4
  br i1 %9, label %10, label %11

; <label>:10                                      ; preds = %2
  store atomic volatile i64 0, i64 addrspace(1)* %3 release, align 8, !mem.scope !70
  store atomic volatile i64 0, i64 addrspace(1)* %5 monotonic, align 8, !mem.scope !70
  br label %11

; <label>:11                                      ; preds = %10, %2
  ret i64 %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__reserve_read_pipe_internal_64(%29 addrspace(1)*, i32) #6 {
  %3 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %4 = load atomic volatile i64 addrspace(1)* %3 monotonic, align 8, !mem.scope !71
  %5 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %6 = zext i32 %1 to i64
  %7 = tail call spir_func i64 @107(i64 addrspace(1)* %5, i64 %4, i64 %6)
  %8 = add i64 %7, %6
  %9 = icmp eq i64 %8, %4
  br i1 %9, label %10, label %11

; <label>:10                                      ; preds = %2
  store atomic volatile i64 0, i64 addrspace(1)* %3 release, align 8, !mem.scope !71
  store atomic volatile i64 0, i64 addrspace(1)* %5 monotonic, align 8, !mem.scope !71
  br label %11

; <label>:11                                      ; preds = %10, %2
  ret i64 %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__reserve_read_pipe_internal_128(%29 addrspace(1)*, i32) #6 {
  %3 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %4 = load atomic volatile i64 addrspace(1)* %3 monotonic, align 8, !mem.scope !72
  %5 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %6 = zext i32 %1 to i64
  %7 = tail call spir_func i64 @107(i64 addrspace(1)* %5, i64 %4, i64 %6)
  %8 = add i64 %7, %6
  %9 = icmp eq i64 %8, %4
  br i1 %9, label %10, label %11

; <label>:10                                      ; preds = %2
  store atomic volatile i64 0, i64 addrspace(1)* %3 release, align 8, !mem.scope !72
  store atomic volatile i64 0, i64 addrspace(1)* %5 monotonic, align 8, !mem.scope !72
  br label %11

; <label>:11                                      ; preds = %10, %2
  ret i64 %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__reserve_read_pipe_internal_user(%29 addrspace(1)*, i32, i64) #6 {
  %4 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %5 = load atomic volatile i64 addrspace(1)* %4 monotonic, align 8, !mem.scope !73
  %6 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %7 = zext i32 %1 to i64
  %8 = tail call spir_func i64 @107(i64 addrspace(1)* %6, i64 %5, i64 %7)
  %9 = add i64 %8, %7
  %10 = icmp eq i64 %9, %5
  br i1 %10, label %11, label %12

; <label>:11                                      ; preds = %3
  store atomic volatile i64 0, i64 addrspace(1)* %4 release, align 8, !mem.scope !73
  store atomic volatile i64 0, i64 addrspace(1)* %6 monotonic, align 8, !mem.scope !73
  br label %12

; <label>:12                                      ; preds = %11, %3
  ret i64 %8
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__reserve_write_pipe_internal_1(%29 addrspace(1)*, i32) #6 {
  %3 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %4 = load atomic volatile i64 addrspace(1)* %3 monotonic, align 8, !mem.scope !74
  %5 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %6 = load i64 addrspace(1)* %5, align 8
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %8 = add i64 %6, %4
  %9 = zext i32 %1 to i64
  %10 = tail call spir_func i64 @107(i64 addrspace(1)* %7, i64 %8, i64 %9)
  ret i64 %10
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__reserve_write_pipe_internal_2(%29 addrspace(1)*, i32) #6 {
  %3 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %4 = load atomic volatile i64 addrspace(1)* %3 monotonic, align 8, !mem.scope !75
  %5 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %6 = load i64 addrspace(1)* %5, align 8
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %8 = add i64 %6, %4
  %9 = zext i32 %1 to i64
  %10 = tail call spir_func i64 @107(i64 addrspace(1)* %7, i64 %8, i64 %9)
  ret i64 %10
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__reserve_write_pipe_internal_4(%29 addrspace(1)*, i32) #6 {
  %3 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %4 = load atomic volatile i64 addrspace(1)* %3 monotonic, align 8, !mem.scope !76
  %5 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %6 = load i64 addrspace(1)* %5, align 8
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %8 = add i64 %6, %4
  %9 = zext i32 %1 to i64
  %10 = tail call spir_func i64 @107(i64 addrspace(1)* %7, i64 %8, i64 %9)
  ret i64 %10
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__reserve_write_pipe_internal_8(%29 addrspace(1)*, i32) #6 {
  %3 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %4 = load atomic volatile i64 addrspace(1)* %3 monotonic, align 8, !mem.scope !77
  %5 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %6 = load i64 addrspace(1)* %5, align 8
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %8 = add i64 %6, %4
  %9 = zext i32 %1 to i64
  %10 = tail call spir_func i64 @107(i64 addrspace(1)* %7, i64 %8, i64 %9)
  ret i64 %10
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__reserve_write_pipe_internal_16(%29 addrspace(1)*, i32) #6 {
  %3 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %4 = load atomic volatile i64 addrspace(1)* %3 monotonic, align 8, !mem.scope !78
  %5 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %6 = load i64 addrspace(1)* %5, align 8
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %8 = add i64 %6, %4
  %9 = zext i32 %1 to i64
  %10 = tail call spir_func i64 @107(i64 addrspace(1)* %7, i64 %8, i64 %9)
  ret i64 %10
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__reserve_write_pipe_internal_32(%29 addrspace(1)*, i32) #6 {
  %3 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %4 = load atomic volatile i64 addrspace(1)* %3 monotonic, align 8, !mem.scope !79
  %5 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %6 = load i64 addrspace(1)* %5, align 8
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %8 = add i64 %6, %4
  %9 = zext i32 %1 to i64
  %10 = tail call spir_func i64 @107(i64 addrspace(1)* %7, i64 %8, i64 %9)
  ret i64 %10
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__reserve_write_pipe_internal_64(%29 addrspace(1)*, i32) #6 {
  %3 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %4 = load atomic volatile i64 addrspace(1)* %3 monotonic, align 8, !mem.scope !80
  %5 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %6 = load i64 addrspace(1)* %5, align 8
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %8 = add i64 %6, %4
  %9 = zext i32 %1 to i64
  %10 = tail call spir_func i64 @107(i64 addrspace(1)* %7, i64 %8, i64 %9)
  ret i64 %10
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__reserve_write_pipe_internal_128(%29 addrspace(1)*, i32) #6 {
  %3 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %4 = load atomic volatile i64 addrspace(1)* %3 monotonic, align 8, !mem.scope !81
  %5 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %6 = load i64 addrspace(1)* %5, align 8
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %8 = add i64 %6, %4
  %9 = zext i32 %1 to i64
  %10 = tail call spir_func i64 @107(i64 addrspace(1)* %7, i64 %8, i64 %9)
  ret i64 %10
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__reserve_write_pipe_internal_user(%29 addrspace(1)*, i32, i64) #6 {
  %4 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %5 = load atomic volatile i64 addrspace(1)* %4 monotonic, align 8, !mem.scope !82
  %6 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %7 = load i64 addrspace(1)* %6, align 8
  %8 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %9 = add i64 %7, %5
  %10 = zext i32 %1 to i64
  %11 = tail call spir_func i64 @107(i64 addrspace(1)* %8, i64 %9, i64 %10)
  ret i64 %11
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__work_group_reserve_read_pipe_internal_1(%29 addrspace(1)*, i32) #6 {
  %3 = tail call spir_func i64 @_Z19get_local_linear_idv() #11
  %4 = trunc i64 %3 to i32
  %5 = icmp eq i32 %4, 0
  br i1 %5, label %6, label %16

; <label>:6                                       ; preds = %2
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %8 = load atomic volatile i64 addrspace(1)* %7 monotonic, align 8, !mem.scope !83
  %9 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %10 = zext i32 %1 to i64
  %11 = tail call spir_func i64 @107(i64 addrspace(1)* %9, i64 %8, i64 %10)
  %12 = add i64 %11, %10
  %13 = icmp eq i64 %12, %8
  br i1 %13, label %14, label %15

; <label>:14                                      ; preds = %6
  store atomic volatile i64 0, i64 addrspace(1)* %7 release, align 8, !mem.scope !83
  store atomic volatile i64 0, i64 addrspace(1)* %9 monotonic, align 8, !mem.scope !83
  br label %15

; <label>:15                                      ; preds = %14, %6
  store i64 %11, i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  br label %16

; <label>:16                                      ; preds = %15, %2
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %17 = load i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  ret i64 %17
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__work_group_reserve_read_pipe_internal_2(%29 addrspace(1)*, i32) #6 {
  %3 = tail call spir_func i64 @_Z19get_local_linear_idv() #11
  %4 = trunc i64 %3 to i32
  %5 = icmp eq i32 %4, 0
  br i1 %5, label %6, label %16

; <label>:6                                       ; preds = %2
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %8 = load atomic volatile i64 addrspace(1)* %7 monotonic, align 8, !mem.scope !84
  %9 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %10 = zext i32 %1 to i64
  %11 = tail call spir_func i64 @107(i64 addrspace(1)* %9, i64 %8, i64 %10)
  %12 = add i64 %11, %10
  %13 = icmp eq i64 %12, %8
  br i1 %13, label %14, label %15

; <label>:14                                      ; preds = %6
  store atomic volatile i64 0, i64 addrspace(1)* %7 release, align 8, !mem.scope !84
  store atomic volatile i64 0, i64 addrspace(1)* %9 monotonic, align 8, !mem.scope !84
  br label %15

; <label>:15                                      ; preds = %14, %6
  store i64 %11, i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  br label %16

; <label>:16                                      ; preds = %15, %2
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %17 = load i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  ret i64 %17
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__work_group_reserve_read_pipe_internal_4(%29 addrspace(1)*, i32) #6 {
  %3 = tail call spir_func i64 @_Z19get_local_linear_idv() #11
  %4 = trunc i64 %3 to i32
  %5 = icmp eq i32 %4, 0
  br i1 %5, label %6, label %16

; <label>:6                                       ; preds = %2
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %8 = load atomic volatile i64 addrspace(1)* %7 monotonic, align 8, !mem.scope !85
  %9 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %10 = zext i32 %1 to i64
  %11 = tail call spir_func i64 @107(i64 addrspace(1)* %9, i64 %8, i64 %10)
  %12 = add i64 %11, %10
  %13 = icmp eq i64 %12, %8
  br i1 %13, label %14, label %15

; <label>:14                                      ; preds = %6
  store atomic volatile i64 0, i64 addrspace(1)* %7 release, align 8, !mem.scope !85
  store atomic volatile i64 0, i64 addrspace(1)* %9 monotonic, align 8, !mem.scope !85
  br label %15

; <label>:15                                      ; preds = %14, %6
  store i64 %11, i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  br label %16

; <label>:16                                      ; preds = %15, %2
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %17 = load i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  ret i64 %17
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__work_group_reserve_read_pipe_internal_8(%29 addrspace(1)*, i32) #6 {
  %3 = tail call spir_func i64 @_Z19get_local_linear_idv() #11
  %4 = trunc i64 %3 to i32
  %5 = icmp eq i32 %4, 0
  br i1 %5, label %6, label %16

; <label>:6                                       ; preds = %2
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %8 = load atomic volatile i64 addrspace(1)* %7 monotonic, align 8, !mem.scope !86
  %9 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %10 = zext i32 %1 to i64
  %11 = tail call spir_func i64 @107(i64 addrspace(1)* %9, i64 %8, i64 %10)
  %12 = add i64 %11, %10
  %13 = icmp eq i64 %12, %8
  br i1 %13, label %14, label %15

; <label>:14                                      ; preds = %6
  store atomic volatile i64 0, i64 addrspace(1)* %7 release, align 8, !mem.scope !86
  store atomic volatile i64 0, i64 addrspace(1)* %9 monotonic, align 8, !mem.scope !86
  br label %15

; <label>:15                                      ; preds = %14, %6
  store i64 %11, i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  br label %16

; <label>:16                                      ; preds = %15, %2
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %17 = load i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  ret i64 %17
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__work_group_reserve_read_pipe_internal_16(%29 addrspace(1)*, i32) #6 {
  %3 = tail call spir_func i64 @_Z19get_local_linear_idv() #11
  %4 = trunc i64 %3 to i32
  %5 = icmp eq i32 %4, 0
  br i1 %5, label %6, label %16

; <label>:6                                       ; preds = %2
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %8 = load atomic volatile i64 addrspace(1)* %7 monotonic, align 8, !mem.scope !87
  %9 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %10 = zext i32 %1 to i64
  %11 = tail call spir_func i64 @107(i64 addrspace(1)* %9, i64 %8, i64 %10)
  %12 = add i64 %11, %10
  %13 = icmp eq i64 %12, %8
  br i1 %13, label %14, label %15

; <label>:14                                      ; preds = %6
  store atomic volatile i64 0, i64 addrspace(1)* %7 release, align 8, !mem.scope !87
  store atomic volatile i64 0, i64 addrspace(1)* %9 monotonic, align 8, !mem.scope !87
  br label %15

; <label>:15                                      ; preds = %14, %6
  store i64 %11, i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  br label %16

; <label>:16                                      ; preds = %15, %2
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %17 = load i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  ret i64 %17
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__work_group_reserve_read_pipe_internal_32(%29 addrspace(1)*, i32) #6 {
  %3 = tail call spir_func i64 @_Z19get_local_linear_idv() #11
  %4 = trunc i64 %3 to i32
  %5 = icmp eq i32 %4, 0
  br i1 %5, label %6, label %16

; <label>:6                                       ; preds = %2
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %8 = load atomic volatile i64 addrspace(1)* %7 monotonic, align 8, !mem.scope !88
  %9 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %10 = zext i32 %1 to i64
  %11 = tail call spir_func i64 @107(i64 addrspace(1)* %9, i64 %8, i64 %10)
  %12 = add i64 %11, %10
  %13 = icmp eq i64 %12, %8
  br i1 %13, label %14, label %15

; <label>:14                                      ; preds = %6
  store atomic volatile i64 0, i64 addrspace(1)* %7 release, align 8, !mem.scope !88
  store atomic volatile i64 0, i64 addrspace(1)* %9 monotonic, align 8, !mem.scope !88
  br label %15

; <label>:15                                      ; preds = %14, %6
  store i64 %11, i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  br label %16

; <label>:16                                      ; preds = %15, %2
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %17 = load i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  ret i64 %17
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__work_group_reserve_read_pipe_internal_64(%29 addrspace(1)*, i32) #6 {
  %3 = tail call spir_func i64 @_Z19get_local_linear_idv() #11
  %4 = trunc i64 %3 to i32
  %5 = icmp eq i32 %4, 0
  br i1 %5, label %6, label %16

; <label>:6                                       ; preds = %2
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %8 = load atomic volatile i64 addrspace(1)* %7 monotonic, align 8, !mem.scope !89
  %9 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %10 = zext i32 %1 to i64
  %11 = tail call spir_func i64 @107(i64 addrspace(1)* %9, i64 %8, i64 %10)
  %12 = add i64 %11, %10
  %13 = icmp eq i64 %12, %8
  br i1 %13, label %14, label %15

; <label>:14                                      ; preds = %6
  store atomic volatile i64 0, i64 addrspace(1)* %7 release, align 8, !mem.scope !89
  store atomic volatile i64 0, i64 addrspace(1)* %9 monotonic, align 8, !mem.scope !89
  br label %15

; <label>:15                                      ; preds = %14, %6
  store i64 %11, i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  br label %16

; <label>:16                                      ; preds = %15, %2
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %17 = load i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  ret i64 %17
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__work_group_reserve_read_pipe_internal_128(%29 addrspace(1)*, i32) #6 {
  %3 = tail call spir_func i64 @_Z19get_local_linear_idv() #11
  %4 = trunc i64 %3 to i32
  %5 = icmp eq i32 %4, 0
  br i1 %5, label %6, label %16

; <label>:6                                       ; preds = %2
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %8 = load atomic volatile i64 addrspace(1)* %7 monotonic, align 8, !mem.scope !90
  %9 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %10 = zext i32 %1 to i64
  %11 = tail call spir_func i64 @107(i64 addrspace(1)* %9, i64 %8, i64 %10)
  %12 = add i64 %11, %10
  %13 = icmp eq i64 %12, %8
  br i1 %13, label %14, label %15

; <label>:14                                      ; preds = %6
  store atomic volatile i64 0, i64 addrspace(1)* %7 release, align 8, !mem.scope !90
  store atomic volatile i64 0, i64 addrspace(1)* %9 monotonic, align 8, !mem.scope !90
  br label %15

; <label>:15                                      ; preds = %14, %6
  store i64 %11, i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  br label %16

; <label>:16                                      ; preds = %15, %2
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %17 = load i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  ret i64 %17
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__work_group_reserve_read_pipe_internal_user(%29 addrspace(1)*, i32, i64) #6 {
  %4 = tail call spir_func i64 @_Z19get_local_linear_idv() #11
  %5 = trunc i64 %4 to i32
  %6 = icmp eq i32 %5, 0
  br i1 %6, label %7, label %17

; <label>:7                                       ; preds = %3
  %8 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %9 = load atomic volatile i64 addrspace(1)* %8 monotonic, align 8, !mem.scope !91
  %10 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %11 = zext i32 %1 to i64
  %12 = tail call spir_func i64 @107(i64 addrspace(1)* %10, i64 %9, i64 %11)
  %13 = add i64 %12, %11
  %14 = icmp eq i64 %13, %9
  br i1 %14, label %15, label %16

; <label>:15                                      ; preds = %7
  store atomic volatile i64 0, i64 addrspace(1)* %8 release, align 8, !mem.scope !91
  store atomic volatile i64 0, i64 addrspace(1)* %10 monotonic, align 8, !mem.scope !91
  br label %16

; <label>:16                                      ; preds = %15, %7
  store i64 %12, i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  br label %17

; <label>:17                                      ; preds = %16, %3
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %18 = load i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  ret i64 %18
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__work_group_reserve_write_pipe_internal_1(%29 addrspace(1)*, i32) #6 {
  %3 = tail call spir_func i64 @_Z19get_local_linear_idv() #11
  %4 = trunc i64 %3 to i32
  %5 = icmp eq i32 %4, 0
  br i1 %5, label %6, label %15

; <label>:6                                       ; preds = %2
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %8 = load atomic volatile i64 addrspace(1)* %7 monotonic, align 8, !mem.scope !92
  %9 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %10 = load i64 addrspace(1)* %9, align 8
  %11 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %12 = add i64 %10, %8
  %13 = zext i32 %1 to i64
  %14 = tail call spir_func i64 @107(i64 addrspace(1)* %11, i64 %12, i64 %13)
  store i64 %14, i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  br label %15

; <label>:15                                      ; preds = %6, %2
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %16 = load i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  ret i64 %16
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__work_group_reserve_write_pipe_internal_2(%29 addrspace(1)*, i32) #6 {
  %3 = tail call spir_func i64 @_Z19get_local_linear_idv() #11
  %4 = trunc i64 %3 to i32
  %5 = icmp eq i32 %4, 0
  br i1 %5, label %6, label %15

; <label>:6                                       ; preds = %2
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %8 = load atomic volatile i64 addrspace(1)* %7 monotonic, align 8, !mem.scope !93
  %9 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %10 = load i64 addrspace(1)* %9, align 8
  %11 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %12 = add i64 %10, %8
  %13 = zext i32 %1 to i64
  %14 = tail call spir_func i64 @107(i64 addrspace(1)* %11, i64 %12, i64 %13)
  store i64 %14, i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  br label %15

; <label>:15                                      ; preds = %6, %2
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %16 = load i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  ret i64 %16
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__work_group_reserve_write_pipe_internal_4(%29 addrspace(1)*, i32) #6 {
  %3 = tail call spir_func i64 @_Z19get_local_linear_idv() #11
  %4 = trunc i64 %3 to i32
  %5 = icmp eq i32 %4, 0
  br i1 %5, label %6, label %15

; <label>:6                                       ; preds = %2
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %8 = load atomic volatile i64 addrspace(1)* %7 monotonic, align 8, !mem.scope !94
  %9 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %10 = load i64 addrspace(1)* %9, align 8
  %11 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %12 = add i64 %10, %8
  %13 = zext i32 %1 to i64
  %14 = tail call spir_func i64 @107(i64 addrspace(1)* %11, i64 %12, i64 %13)
  store i64 %14, i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  br label %15

; <label>:15                                      ; preds = %6, %2
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %16 = load i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  ret i64 %16
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__work_group_reserve_write_pipe_internal_8(%29 addrspace(1)*, i32) #6 {
  %3 = tail call spir_func i64 @_Z19get_local_linear_idv() #11
  %4 = trunc i64 %3 to i32
  %5 = icmp eq i32 %4, 0
  br i1 %5, label %6, label %15

; <label>:6                                       ; preds = %2
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %8 = load atomic volatile i64 addrspace(1)* %7 monotonic, align 8, !mem.scope !95
  %9 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %10 = load i64 addrspace(1)* %9, align 8
  %11 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %12 = add i64 %10, %8
  %13 = zext i32 %1 to i64
  %14 = tail call spir_func i64 @107(i64 addrspace(1)* %11, i64 %12, i64 %13)
  store i64 %14, i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  br label %15

; <label>:15                                      ; preds = %6, %2
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %16 = load i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  ret i64 %16
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__work_group_reserve_write_pipe_internal_16(%29 addrspace(1)*, i32) #6 {
  %3 = tail call spir_func i64 @_Z19get_local_linear_idv() #11
  %4 = trunc i64 %3 to i32
  %5 = icmp eq i32 %4, 0
  br i1 %5, label %6, label %15

; <label>:6                                       ; preds = %2
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %8 = load atomic volatile i64 addrspace(1)* %7 monotonic, align 8, !mem.scope !96
  %9 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %10 = load i64 addrspace(1)* %9, align 8
  %11 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %12 = add i64 %10, %8
  %13 = zext i32 %1 to i64
  %14 = tail call spir_func i64 @107(i64 addrspace(1)* %11, i64 %12, i64 %13)
  store i64 %14, i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  br label %15

; <label>:15                                      ; preds = %6, %2
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %16 = load i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  ret i64 %16
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__work_group_reserve_write_pipe_internal_32(%29 addrspace(1)*, i32) #6 {
  %3 = tail call spir_func i64 @_Z19get_local_linear_idv() #11
  %4 = trunc i64 %3 to i32
  %5 = icmp eq i32 %4, 0
  br i1 %5, label %6, label %15

; <label>:6                                       ; preds = %2
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %8 = load atomic volatile i64 addrspace(1)* %7 monotonic, align 8, !mem.scope !97
  %9 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %10 = load i64 addrspace(1)* %9, align 8
  %11 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %12 = add i64 %10, %8
  %13 = zext i32 %1 to i64
  %14 = tail call spir_func i64 @107(i64 addrspace(1)* %11, i64 %12, i64 %13)
  store i64 %14, i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  br label %15

; <label>:15                                      ; preds = %6, %2
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %16 = load i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  ret i64 %16
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__work_group_reserve_write_pipe_internal_64(%29 addrspace(1)*, i32) #6 {
  %3 = tail call spir_func i64 @_Z19get_local_linear_idv() #11
  %4 = trunc i64 %3 to i32
  %5 = icmp eq i32 %4, 0
  br i1 %5, label %6, label %15

; <label>:6                                       ; preds = %2
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %8 = load atomic volatile i64 addrspace(1)* %7 monotonic, align 8, !mem.scope !98
  %9 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %10 = load i64 addrspace(1)* %9, align 8
  %11 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %12 = add i64 %10, %8
  %13 = zext i32 %1 to i64
  %14 = tail call spir_func i64 @107(i64 addrspace(1)* %11, i64 %12, i64 %13)
  store i64 %14, i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  br label %15

; <label>:15                                      ; preds = %6, %2
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %16 = load i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  ret i64 %16
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__work_group_reserve_write_pipe_internal_128(%29 addrspace(1)*, i32) #6 {
  %3 = tail call spir_func i64 @_Z19get_local_linear_idv() #11
  %4 = trunc i64 %3 to i32
  %5 = icmp eq i32 %4, 0
  br i1 %5, label %6, label %15

; <label>:6                                       ; preds = %2
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %8 = load atomic volatile i64 addrspace(1)* %7 monotonic, align 8, !mem.scope !99
  %9 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %10 = load i64 addrspace(1)* %9, align 8
  %11 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %12 = add i64 %10, %8
  %13 = zext i32 %1 to i64
  %14 = tail call spir_func i64 @107(i64 addrspace(1)* %11, i64 %12, i64 %13)
  store i64 %14, i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  br label %15

; <label>:15                                      ; preds = %6, %2
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %16 = load i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  ret i64 %16
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__work_group_reserve_write_pipe_internal_user(%29 addrspace(1)*, i32, i64) #6 {
  %4 = tail call spir_func i64 @_Z19get_local_linear_idv() #11
  %5 = trunc i64 %4 to i32
  %6 = icmp eq i32 %5, 0
  br i1 %6, label %7, label %16

; <label>:7                                       ; preds = %3
  %8 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %9 = load atomic volatile i64 addrspace(1)* %8 monotonic, align 8, !mem.scope !100
  %10 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %11 = load i64 addrspace(1)* %10, align 8
  %12 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %13 = add i64 %11, %9
  %14 = zext i32 %1 to i64
  %15 = tail call spir_func i64 @107(i64 addrspace(1)* %12, i64 %13, i64 %14)
  store i64 %15, i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  br label %16

; <label>:16                                      ; preds = %7, %3
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %17 = load i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  ret i64 %17
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__sub_group_reserve_read_pipe_internal_1(%29 addrspace(1)*, i32) #6 {
  %3 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %4 = icmp eq i32 %3, 0
  br i1 %4, label %5, label %14

; <label>:5                                       ; preds = %2
  %6 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %7 = load atomic volatile i64 addrspace(1)* %6 monotonic, align 8, !mem.scope !101
  %8 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %9 = zext i32 %1 to i64
  %10 = tail call spir_func i64 @107(i64 addrspace(1)* %8, i64 %7, i64 %9)
  %11 = add i64 %10, %9
  %12 = icmp eq i64 %11, %7
  br i1 %12, label %13, label %14

; <label>:13                                      ; preds = %5
  store atomic volatile i64 0, i64 addrspace(1)* %6 release, align 8, !mem.scope !101
  store atomic volatile i64 0, i64 addrspace(1)* %8 monotonic, align 8, !mem.scope !101
  br label %14

; <label>:14                                      ; preds = %13, %5, %2
  %15 = phi i64 [ %10, %13 ], [ %10, %5 ], [ -1, %2 ]
  %16 = tail call spir_func i64 @_Z19sub_group_broadcastmj(i64 %15, i32 0) #11
  ret i64 %16
}

declare spir_func i64 @_Z19sub_group_broadcastmj(i64, i32) #5

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__sub_group_reserve_read_pipe_internal_2(%29 addrspace(1)*, i32) #6 {
  %3 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %4 = icmp eq i32 %3, 0
  br i1 %4, label %5, label %14

; <label>:5                                       ; preds = %2
  %6 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %7 = load atomic volatile i64 addrspace(1)* %6 monotonic, align 8, !mem.scope !102
  %8 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %9 = zext i32 %1 to i64
  %10 = tail call spir_func i64 @107(i64 addrspace(1)* %8, i64 %7, i64 %9)
  %11 = add i64 %10, %9
  %12 = icmp eq i64 %11, %7
  br i1 %12, label %13, label %14

; <label>:13                                      ; preds = %5
  store atomic volatile i64 0, i64 addrspace(1)* %6 release, align 8, !mem.scope !102
  store atomic volatile i64 0, i64 addrspace(1)* %8 monotonic, align 8, !mem.scope !102
  br label %14

; <label>:14                                      ; preds = %13, %5, %2
  %15 = phi i64 [ %10, %13 ], [ %10, %5 ], [ -1, %2 ]
  %16 = tail call spir_func i64 @_Z19sub_group_broadcastmj(i64 %15, i32 0) #11
  ret i64 %16
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__sub_group_reserve_read_pipe_internal_4(%29 addrspace(1)*, i32) #6 {
  %3 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %4 = icmp eq i32 %3, 0
  br i1 %4, label %5, label %14

; <label>:5                                       ; preds = %2
  %6 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %7 = load atomic volatile i64 addrspace(1)* %6 monotonic, align 8, !mem.scope !103
  %8 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %9 = zext i32 %1 to i64
  %10 = tail call spir_func i64 @107(i64 addrspace(1)* %8, i64 %7, i64 %9)
  %11 = add i64 %10, %9
  %12 = icmp eq i64 %11, %7
  br i1 %12, label %13, label %14

; <label>:13                                      ; preds = %5
  store atomic volatile i64 0, i64 addrspace(1)* %6 release, align 8, !mem.scope !103
  store atomic volatile i64 0, i64 addrspace(1)* %8 monotonic, align 8, !mem.scope !103
  br label %14

; <label>:14                                      ; preds = %13, %5, %2
  %15 = phi i64 [ %10, %13 ], [ %10, %5 ], [ -1, %2 ]
  %16 = tail call spir_func i64 @_Z19sub_group_broadcastmj(i64 %15, i32 0) #11
  ret i64 %16
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__sub_group_reserve_read_pipe_internal_8(%29 addrspace(1)*, i32) #6 {
  %3 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %4 = icmp eq i32 %3, 0
  br i1 %4, label %5, label %14

; <label>:5                                       ; preds = %2
  %6 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %7 = load atomic volatile i64 addrspace(1)* %6 monotonic, align 8, !mem.scope !104
  %8 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %9 = zext i32 %1 to i64
  %10 = tail call spir_func i64 @107(i64 addrspace(1)* %8, i64 %7, i64 %9)
  %11 = add i64 %10, %9
  %12 = icmp eq i64 %11, %7
  br i1 %12, label %13, label %14

; <label>:13                                      ; preds = %5
  store atomic volatile i64 0, i64 addrspace(1)* %6 release, align 8, !mem.scope !104
  store atomic volatile i64 0, i64 addrspace(1)* %8 monotonic, align 8, !mem.scope !104
  br label %14

; <label>:14                                      ; preds = %13, %5, %2
  %15 = phi i64 [ %10, %13 ], [ %10, %5 ], [ -1, %2 ]
  %16 = tail call spir_func i64 @_Z19sub_group_broadcastmj(i64 %15, i32 0) #11
  ret i64 %16
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__sub_group_reserve_read_pipe_internal_16(%29 addrspace(1)*, i32) #6 {
  %3 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %4 = icmp eq i32 %3, 0
  br i1 %4, label %5, label %14

; <label>:5                                       ; preds = %2
  %6 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %7 = load atomic volatile i64 addrspace(1)* %6 monotonic, align 8, !mem.scope !105
  %8 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %9 = zext i32 %1 to i64
  %10 = tail call spir_func i64 @107(i64 addrspace(1)* %8, i64 %7, i64 %9)
  %11 = add i64 %10, %9
  %12 = icmp eq i64 %11, %7
  br i1 %12, label %13, label %14

; <label>:13                                      ; preds = %5
  store atomic volatile i64 0, i64 addrspace(1)* %6 release, align 8, !mem.scope !105
  store atomic volatile i64 0, i64 addrspace(1)* %8 monotonic, align 8, !mem.scope !105
  br label %14

; <label>:14                                      ; preds = %13, %5, %2
  %15 = phi i64 [ %10, %13 ], [ %10, %5 ], [ -1, %2 ]
  %16 = tail call spir_func i64 @_Z19sub_group_broadcastmj(i64 %15, i32 0) #11
  ret i64 %16
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__sub_group_reserve_read_pipe_internal_32(%29 addrspace(1)*, i32) #6 {
  %3 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %4 = icmp eq i32 %3, 0
  br i1 %4, label %5, label %14

; <label>:5                                       ; preds = %2
  %6 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %7 = load atomic volatile i64 addrspace(1)* %6 monotonic, align 8, !mem.scope !106
  %8 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %9 = zext i32 %1 to i64
  %10 = tail call spir_func i64 @107(i64 addrspace(1)* %8, i64 %7, i64 %9)
  %11 = add i64 %10, %9
  %12 = icmp eq i64 %11, %7
  br i1 %12, label %13, label %14

; <label>:13                                      ; preds = %5
  store atomic volatile i64 0, i64 addrspace(1)* %6 release, align 8, !mem.scope !106
  store atomic volatile i64 0, i64 addrspace(1)* %8 monotonic, align 8, !mem.scope !106
  br label %14

; <label>:14                                      ; preds = %13, %5, %2
  %15 = phi i64 [ %10, %13 ], [ %10, %5 ], [ -1, %2 ]
  %16 = tail call spir_func i64 @_Z19sub_group_broadcastmj(i64 %15, i32 0) #11
  ret i64 %16
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__sub_group_reserve_read_pipe_internal_64(%29 addrspace(1)*, i32) #6 {
  %3 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %4 = icmp eq i32 %3, 0
  br i1 %4, label %5, label %14

; <label>:5                                       ; preds = %2
  %6 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %7 = load atomic volatile i64 addrspace(1)* %6 monotonic, align 8, !mem.scope !107
  %8 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %9 = zext i32 %1 to i64
  %10 = tail call spir_func i64 @107(i64 addrspace(1)* %8, i64 %7, i64 %9)
  %11 = add i64 %10, %9
  %12 = icmp eq i64 %11, %7
  br i1 %12, label %13, label %14

; <label>:13                                      ; preds = %5
  store atomic volatile i64 0, i64 addrspace(1)* %6 release, align 8, !mem.scope !107
  store atomic volatile i64 0, i64 addrspace(1)* %8 monotonic, align 8, !mem.scope !107
  br label %14

; <label>:14                                      ; preds = %13, %5, %2
  %15 = phi i64 [ %10, %13 ], [ %10, %5 ], [ -1, %2 ]
  %16 = tail call spir_func i64 @_Z19sub_group_broadcastmj(i64 %15, i32 0) #11
  ret i64 %16
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__sub_group_reserve_read_pipe_internal_128(%29 addrspace(1)*, i32) #6 {
  %3 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %4 = icmp eq i32 %3, 0
  br i1 %4, label %5, label %14

; <label>:5                                       ; preds = %2
  %6 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %7 = load atomic volatile i64 addrspace(1)* %6 monotonic, align 8, !mem.scope !108
  %8 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %9 = zext i32 %1 to i64
  %10 = tail call spir_func i64 @107(i64 addrspace(1)* %8, i64 %7, i64 %9)
  %11 = add i64 %10, %9
  %12 = icmp eq i64 %11, %7
  br i1 %12, label %13, label %14

; <label>:13                                      ; preds = %5
  store atomic volatile i64 0, i64 addrspace(1)* %6 release, align 8, !mem.scope !108
  store atomic volatile i64 0, i64 addrspace(1)* %8 monotonic, align 8, !mem.scope !108
  br label %14

; <label>:14                                      ; preds = %13, %5, %2
  %15 = phi i64 [ %10, %13 ], [ %10, %5 ], [ -1, %2 ]
  %16 = tail call spir_func i64 @_Z19sub_group_broadcastmj(i64 %15, i32 0) #11
  ret i64 %16
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__sub_group_reserve_read_pipe_internal_user(%29 addrspace(1)*, i32, i64) #6 {
  %4 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %5 = icmp eq i32 %4, 0
  br i1 %5, label %6, label %15

; <label>:6                                       ; preds = %3
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %8 = load atomic volatile i64 addrspace(1)* %7 monotonic, align 8, !mem.scope !109
  %9 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %10 = zext i32 %1 to i64
  %11 = tail call spir_func i64 @107(i64 addrspace(1)* %9, i64 %8, i64 %10)
  %12 = add i64 %11, %10
  %13 = icmp eq i64 %12, %8
  br i1 %13, label %14, label %15

; <label>:14                                      ; preds = %6
  store atomic volatile i64 0, i64 addrspace(1)* %7 release, align 8, !mem.scope !109
  store atomic volatile i64 0, i64 addrspace(1)* %9 monotonic, align 8, !mem.scope !109
  br label %15

; <label>:15                                      ; preds = %14, %6, %3
  %16 = phi i64 [ %11, %14 ], [ %11, %6 ], [ -1, %3 ]
  %17 = tail call spir_func i64 @_Z19sub_group_broadcastmj(i64 %16, i32 0) #11
  ret i64 %17
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__sub_group_reserve_write_pipe_internal_1(%29 addrspace(1)*, i32) #6 {
  %3 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %4 = icmp eq i32 %3, 0
  br i1 %4, label %5, label %14

; <label>:5                                       ; preds = %2
  %6 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %7 = load atomic volatile i64 addrspace(1)* %6 monotonic, align 8, !mem.scope !110
  %8 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %9 = load i64 addrspace(1)* %8, align 8
  %10 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %11 = add i64 %9, %7
  %12 = zext i32 %1 to i64
  %13 = tail call spir_func i64 @107(i64 addrspace(1)* %10, i64 %11, i64 %12)
  br label %14

; <label>:14                                      ; preds = %5, %2
  %15 = phi i64 [ %13, %5 ], [ -1, %2 ]
  %16 = tail call spir_func i64 @_Z19sub_group_broadcastmj(i64 %15, i32 0) #11
  ret i64 %16
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__sub_group_reserve_write_pipe_internal_2(%29 addrspace(1)*, i32) #6 {
  %3 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %4 = icmp eq i32 %3, 0
  br i1 %4, label %5, label %14

; <label>:5                                       ; preds = %2
  %6 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %7 = load atomic volatile i64 addrspace(1)* %6 monotonic, align 8, !mem.scope !111
  %8 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %9 = load i64 addrspace(1)* %8, align 8
  %10 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %11 = add i64 %9, %7
  %12 = zext i32 %1 to i64
  %13 = tail call spir_func i64 @107(i64 addrspace(1)* %10, i64 %11, i64 %12)
  br label %14

; <label>:14                                      ; preds = %5, %2
  %15 = phi i64 [ %13, %5 ], [ -1, %2 ]
  %16 = tail call spir_func i64 @_Z19sub_group_broadcastmj(i64 %15, i32 0) #11
  ret i64 %16
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__sub_group_reserve_write_pipe_internal_4(%29 addrspace(1)*, i32) #6 {
  %3 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %4 = icmp eq i32 %3, 0
  br i1 %4, label %5, label %14

; <label>:5                                       ; preds = %2
  %6 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %7 = load atomic volatile i64 addrspace(1)* %6 monotonic, align 8, !mem.scope !112
  %8 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %9 = load i64 addrspace(1)* %8, align 8
  %10 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %11 = add i64 %9, %7
  %12 = zext i32 %1 to i64
  %13 = tail call spir_func i64 @107(i64 addrspace(1)* %10, i64 %11, i64 %12)
  br label %14

; <label>:14                                      ; preds = %5, %2
  %15 = phi i64 [ %13, %5 ], [ -1, %2 ]
  %16 = tail call spir_func i64 @_Z19sub_group_broadcastmj(i64 %15, i32 0) #11
  ret i64 %16
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__sub_group_reserve_write_pipe_internal_8(%29 addrspace(1)*, i32) #6 {
  %3 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %4 = icmp eq i32 %3, 0
  br i1 %4, label %5, label %14

; <label>:5                                       ; preds = %2
  %6 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %7 = load atomic volatile i64 addrspace(1)* %6 monotonic, align 8, !mem.scope !113
  %8 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %9 = load i64 addrspace(1)* %8, align 8
  %10 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %11 = add i64 %9, %7
  %12 = zext i32 %1 to i64
  %13 = tail call spir_func i64 @107(i64 addrspace(1)* %10, i64 %11, i64 %12)
  br label %14

; <label>:14                                      ; preds = %5, %2
  %15 = phi i64 [ %13, %5 ], [ -1, %2 ]
  %16 = tail call spir_func i64 @_Z19sub_group_broadcastmj(i64 %15, i32 0) #11
  ret i64 %16
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__sub_group_reserve_write_pipe_internal_16(%29 addrspace(1)*, i32) #6 {
  %3 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %4 = icmp eq i32 %3, 0
  br i1 %4, label %5, label %14

; <label>:5                                       ; preds = %2
  %6 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %7 = load atomic volatile i64 addrspace(1)* %6 monotonic, align 8, !mem.scope !114
  %8 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %9 = load i64 addrspace(1)* %8, align 8
  %10 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %11 = add i64 %9, %7
  %12 = zext i32 %1 to i64
  %13 = tail call spir_func i64 @107(i64 addrspace(1)* %10, i64 %11, i64 %12)
  br label %14

; <label>:14                                      ; preds = %5, %2
  %15 = phi i64 [ %13, %5 ], [ -1, %2 ]
  %16 = tail call spir_func i64 @_Z19sub_group_broadcastmj(i64 %15, i32 0) #11
  ret i64 %16
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__sub_group_reserve_write_pipe_internal_32(%29 addrspace(1)*, i32) #6 {
  %3 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %4 = icmp eq i32 %3, 0
  br i1 %4, label %5, label %14

; <label>:5                                       ; preds = %2
  %6 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %7 = load atomic volatile i64 addrspace(1)* %6 monotonic, align 8, !mem.scope !115
  %8 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %9 = load i64 addrspace(1)* %8, align 8
  %10 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %11 = add i64 %9, %7
  %12 = zext i32 %1 to i64
  %13 = tail call spir_func i64 @107(i64 addrspace(1)* %10, i64 %11, i64 %12)
  br label %14

; <label>:14                                      ; preds = %5, %2
  %15 = phi i64 [ %13, %5 ], [ -1, %2 ]
  %16 = tail call spir_func i64 @_Z19sub_group_broadcastmj(i64 %15, i32 0) #11
  ret i64 %16
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__sub_group_reserve_write_pipe_internal_64(%29 addrspace(1)*, i32) #6 {
  %3 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %4 = icmp eq i32 %3, 0
  br i1 %4, label %5, label %14

; <label>:5                                       ; preds = %2
  %6 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %7 = load atomic volatile i64 addrspace(1)* %6 monotonic, align 8, !mem.scope !116
  %8 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %9 = load i64 addrspace(1)* %8, align 8
  %10 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %11 = add i64 %9, %7
  %12 = zext i32 %1 to i64
  %13 = tail call spir_func i64 @107(i64 addrspace(1)* %10, i64 %11, i64 %12)
  br label %14

; <label>:14                                      ; preds = %5, %2
  %15 = phi i64 [ %13, %5 ], [ -1, %2 ]
  %16 = tail call spir_func i64 @_Z19sub_group_broadcastmj(i64 %15, i32 0) #11
  ret i64 %16
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__sub_group_reserve_write_pipe_internal_128(%29 addrspace(1)*, i32) #6 {
  %3 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %4 = icmp eq i32 %3, 0
  br i1 %4, label %5, label %14

; <label>:5                                       ; preds = %2
  %6 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %7 = load atomic volatile i64 addrspace(1)* %6 monotonic, align 8, !mem.scope !117
  %8 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %9 = load i64 addrspace(1)* %8, align 8
  %10 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %11 = add i64 %9, %7
  %12 = zext i32 %1 to i64
  %13 = tail call spir_func i64 @107(i64 addrspace(1)* %10, i64 %11, i64 %12)
  br label %14

; <label>:14                                      ; preds = %5, %2
  %15 = phi i64 [ %13, %5 ], [ -1, %2 ]
  %16 = tail call spir_func i64 @_Z19sub_group_broadcastmj(i64 %15, i32 0) #11
  ret i64 %16
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @__sub_group_reserve_write_pipe_internal_user(%29 addrspace(1)*, i32, i64) #6 {
  %4 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %5 = icmp eq i32 %4, 0
  br i1 %5, label %6, label %15

; <label>:6                                       ; preds = %3
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %8 = load atomic volatile i64 addrspace(1)* %7 monotonic, align 8, !mem.scope !118
  %9 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %10 = load i64 addrspace(1)* %9, align 8
  %11 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %12 = add i64 %10, %8
  %13 = zext i32 %1 to i64
  %14 = tail call spir_func i64 @107(i64 addrspace(1)* %11, i64 %12, i64 %13)
  br label %15

; <label>:15                                      ; preds = %6, %3
  %16 = phi i64 [ %14, %6 ], [ -1, %3 ]
  %17 = tail call spir_func i64 @_Z19sub_group_broadcastmj(i64 %16, i32 0) #11
  ret i64 %17
}

; Function Attrs: inlinehint nounwind
define internal spir_func i64 @107(i64 addrspace(1)*, i64, i64) #7 {
  %4 = alloca i64, align 8
  %5 = load atomic volatile i64 addrspace(1)* %0 acquire, align 8, !mem.scope !119
  store i64 %5, i64* %4, align 8
  %6 = addrspacecast i64* %4 to i64 addrspace(4)*
  br label %7

; <label>:7                                       ; preds = %11, %3
  %8 = phi i64 [ %14, %11 ], [ %5, %3 ]
  %9 = add i64 %8, %2
  %10 = icmp ugt i64 %9, %1
  br i1 %10, label %16, label %11

; <label>:11                                      ; preds = %7
  %12 = load volatile i64 addrspace(4)* %6, align 8
  %13 = cmpxchg i64 addrspace(1)* %0, i64 %12, i64 %9 acq_rel acquire, !mem.scope !119
  %14 = extractvalue { i64, i1 } %13, 0
  store volatile i64 %14, i64 addrspace(4)* %6, align 8
  %15 = extractvalue { i64, i1 } %13, 1
  br i1 %15, label %16, label %7

; <label>:16                                      ; preds = %11, %7
  %17 = phi i64 [ %14, %11 ], [ -1, %7 ]
  ret i64 %17
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func zeroext i1 @__is_valid_reserve_id(i64) #6 {
  %2 = icmp ne i64 %0, -1
  ret i1 %2
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__write_pipe_internal_1(%29 addrspace(1)*, i8 addrspace(4)*) #6 {
  %3 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %4 = load atomic volatile i64 addrspace(1)* %3 monotonic, align 8, !mem.scope !120
  %5 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %6 = load i64 addrspace(1)* %5, align 8
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %8 = add i64 %6, %4
  %9 = tail call spir_func i64 @108(i64 addrspace(1)* %7, i64 %8)
  %10 = icmp eq i64 %9, -1
  br i1 %10, label %15, label %11

; <label>:11                                      ; preds = %2
  %12 = tail call spir_func i64 @109(i64 %9, i64 %6)
  %13 = load i8 addrspace(4)* %1, align 1
  %14 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 4, i64 %12
  store i8 %13, i8 addrspace(1)* %14, align 1
  br label %15

; <label>:15                                      ; preds = %11, %2
  %16 = phi i32 [ 0, %11 ], [ -1, %2 ]
  ret i32 %16
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__write_pipe_internal_2(%29 addrspace(1)*, i16 addrspace(4)*) #6 {
  %3 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %4 = load atomic volatile i64 addrspace(1)* %3 monotonic, align 8, !mem.scope !121
  %5 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %6 = load i64 addrspace(1)* %5, align 8
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %8 = add i64 %6, %4
  %9 = tail call spir_func i64 @108(i64 addrspace(1)* %7, i64 %8)
  %10 = icmp eq i64 %9, -1
  br i1 %10, label %17, label %11

; <label>:11                                      ; preds = %2
  %12 = tail call spir_func i64 @109(i64 %9, i64 %6)
  %13 = load i16 addrspace(4)* %1, align 2
  %14 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 4, i64 0
  %15 = bitcast i8 addrspace(1)* %14 to i16 addrspace(1)*
  %16 = getelementptr inbounds i16 addrspace(1)* %15, i64 %12
  store i16 %13, i16 addrspace(1)* %16, align 2
  br label %17

; <label>:17                                      ; preds = %11, %2
  %18 = phi i32 [ 0, %11 ], [ -1, %2 ]
  ret i32 %18
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__write_pipe_internal_4(%29 addrspace(1)*, i32 addrspace(4)*) #6 {
  %3 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %4 = load atomic volatile i64 addrspace(1)* %3 monotonic, align 8, !mem.scope !122
  %5 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %6 = load i64 addrspace(1)* %5, align 8
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %8 = add i64 %6, %4
  %9 = tail call spir_func i64 @108(i64 addrspace(1)* %7, i64 %8)
  %10 = icmp eq i64 %9, -1
  br i1 %10, label %17, label %11

; <label>:11                                      ; preds = %2
  %12 = tail call spir_func i64 @109(i64 %9, i64 %6)
  %13 = load i32 addrspace(4)* %1, align 4
  %14 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 4, i64 0
  %15 = bitcast i8 addrspace(1)* %14 to i32 addrspace(1)*
  %16 = getelementptr inbounds i32 addrspace(1)* %15, i64 %12
  store i32 %13, i32 addrspace(1)* %16, align 4
  br label %17

; <label>:17                                      ; preds = %11, %2
  %18 = phi i32 [ 0, %11 ], [ -1, %2 ]
  ret i32 %18
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__write_pipe_internal_8(%29 addrspace(1)*, i64 addrspace(4)*) #6 {
  %3 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %4 = load atomic volatile i64 addrspace(1)* %3 monotonic, align 8, !mem.scope !123
  %5 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %6 = load i64 addrspace(1)* %5, align 8
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %8 = add i64 %6, %4
  %9 = tail call spir_func i64 @108(i64 addrspace(1)* %7, i64 %8)
  %10 = icmp eq i64 %9, -1
  br i1 %10, label %17, label %11

; <label>:11                                      ; preds = %2
  %12 = tail call spir_func i64 @109(i64 %9, i64 %6)
  %13 = load i64 addrspace(4)* %1, align 8
  %14 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 4, i64 0
  %15 = bitcast i8 addrspace(1)* %14 to i64 addrspace(1)*
  %16 = getelementptr inbounds i64 addrspace(1)* %15, i64 %12
  store i64 %13, i64 addrspace(1)* %16, align 8
  br label %17

; <label>:17                                      ; preds = %11, %2
  %18 = phi i32 [ 0, %11 ], [ -1, %2 ]
  ret i32 %18
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__write_pipe_internal_16(%29 addrspace(1)*, <2 x i64> addrspace(4)*) #6 {
  %3 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %4 = load atomic volatile i64 addrspace(1)* %3 monotonic, align 8, !mem.scope !124
  %5 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %6 = load i64 addrspace(1)* %5, align 8
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %8 = add i64 %6, %4
  %9 = tail call spir_func i64 @108(i64 addrspace(1)* %7, i64 %8)
  %10 = icmp eq i64 %9, -1
  br i1 %10, label %17, label %11

; <label>:11                                      ; preds = %2
  %12 = tail call spir_func i64 @109(i64 %9, i64 %6)
  %13 = load <2 x i64> addrspace(4)* %1, align 16
  %14 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 4, i64 0
  %15 = bitcast i8 addrspace(1)* %14 to <2 x i64> addrspace(1)*
  %16 = getelementptr inbounds <2 x i64> addrspace(1)* %15, i64 %12
  store <2 x i64> %13, <2 x i64> addrspace(1)* %16, align 16
  br label %17

; <label>:17                                      ; preds = %11, %2
  %18 = phi i32 [ 0, %11 ], [ -1, %2 ]
  ret i32 %18
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__write_pipe_internal_32(%29 addrspace(1)*, <4 x i64> addrspace(4)*) #6 {
  %3 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %4 = load atomic volatile i64 addrspace(1)* %3 monotonic, align 8, !mem.scope !125
  %5 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %6 = load i64 addrspace(1)* %5, align 8
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %8 = add i64 %6, %4
  %9 = tail call spir_func i64 @108(i64 addrspace(1)* %7, i64 %8)
  %10 = icmp eq i64 %9, -1
  br i1 %10, label %17, label %11

; <label>:11                                      ; preds = %2
  %12 = tail call spir_func i64 @109(i64 %9, i64 %6)
  %13 = load <4 x i64> addrspace(4)* %1, align 32
  %14 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 4, i64 0
  %15 = bitcast i8 addrspace(1)* %14 to <4 x i64> addrspace(1)*
  %16 = getelementptr inbounds <4 x i64> addrspace(1)* %15, i64 %12
  store <4 x i64> %13, <4 x i64> addrspace(1)* %16, align 32
  br label %17

; <label>:17                                      ; preds = %11, %2
  %18 = phi i32 [ 0, %11 ], [ -1, %2 ]
  ret i32 %18
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__write_pipe_internal_64(%29 addrspace(1)*, <8 x i64> addrspace(4)*) #6 {
  %3 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %4 = load atomic volatile i64 addrspace(1)* %3 monotonic, align 8, !mem.scope !126
  %5 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %6 = load i64 addrspace(1)* %5, align 8
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %8 = add i64 %6, %4
  %9 = tail call spir_func i64 @108(i64 addrspace(1)* %7, i64 %8)
  %10 = icmp eq i64 %9, -1
  br i1 %10, label %17, label %11

; <label>:11                                      ; preds = %2
  %12 = tail call spir_func i64 @109(i64 %9, i64 %6)
  %13 = load <8 x i64> addrspace(4)* %1, align 64
  %14 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 4, i64 0
  %15 = bitcast i8 addrspace(1)* %14 to <8 x i64> addrspace(1)*
  %16 = getelementptr inbounds <8 x i64> addrspace(1)* %15, i64 %12
  store <8 x i64> %13, <8 x i64> addrspace(1)* %16, align 64
  br label %17

; <label>:17                                      ; preds = %11, %2
  %18 = phi i32 [ 0, %11 ], [ -1, %2 ]
  ret i32 %18
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__write_pipe_internal_128(%29 addrspace(1)*, <16 x i64> addrspace(4)*) #6 {
  %3 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %4 = load atomic volatile i64 addrspace(1)* %3 monotonic, align 8, !mem.scope !127
  %5 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %6 = load i64 addrspace(1)* %5, align 8
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %8 = add i64 %6, %4
  %9 = tail call spir_func i64 @108(i64 addrspace(1)* %7, i64 %8)
  %10 = icmp eq i64 %9, -1
  br i1 %10, label %17, label %11

; <label>:11                                      ; preds = %2
  %12 = tail call spir_func i64 @109(i64 %9, i64 %6)
  %13 = load <16 x i64> addrspace(4)* %1, align 128
  %14 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 4, i64 0
  %15 = bitcast i8 addrspace(1)* %14 to <16 x i64> addrspace(1)*
  %16 = getelementptr inbounds <16 x i64> addrspace(1)* %15, i64 %12
  store <16 x i64> %13, <16 x i64> addrspace(1)* %16, align 128
  br label %17

; <label>:17                                      ; preds = %11, %2
  %18 = phi i32 [ 0, %11 ], [ -1, %2 ]
  ret i32 %18
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__write_pipe_internal_user(%29 addrspace(1)*, i8 addrspace(4)*, i64, i64) #6 {
  %5 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 0
  %6 = load atomic volatile i64 addrspace(1)* %5 monotonic, align 8, !mem.scope !128
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %8 = load i64 addrspace(1)* %7, align 8
  %9 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 1
  %10 = add i64 %8, %6
  %11 = tail call spir_func i64 @108(i64 addrspace(1)* %9, i64 %10)
  %12 = icmp eq i64 %11, -1
  br i1 %12, label %18, label %13

; <label>:13                                      ; preds = %4
  %14 = tail call spir_func i64 @109(i64 %11, i64 %8)
  %15 = mul i64 %14, %2
  %16 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 4, i64 %15
  %17 = addrspacecast i8 addrspace(1)* %16 to i8 addrspace(4)*
  tail call spir_func void @__memcpy_internal_aligned(i8 addrspace(4)* %17, i8 addrspace(4)* %1, i64 %2, i64 %3) #11
  br label %18

; <label>:18                                      ; preds = %13, %4
  %19 = phi i32 [ 0, %13 ], [ -1, %4 ]
  ret i32 %19
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__write_pipe_reserved_internal_1(%29 addrspace(1)*, i64, i32, i8 addrspace(4)*) #6 {
  %5 = zext i32 %2 to i64
  %6 = add i64 %5, %1
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %8 = load i64 addrspace(1)* %7, align 8
  %9 = tail call spir_func i64 @109(i64 %6, i64 %8)
  %10 = load i8 addrspace(4)* %3, align 1
  %11 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 4, i64 %9
  store i8 %10, i8 addrspace(1)* %11, align 1
  ret i32 0
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__write_pipe_reserved_internal_2(%29 addrspace(1)*, i64, i32, i16 addrspace(4)*) #6 {
  %5 = zext i32 %2 to i64
  %6 = add i64 %5, %1
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %8 = load i64 addrspace(1)* %7, align 8
  %9 = tail call spir_func i64 @109(i64 %6, i64 %8)
  %10 = load i16 addrspace(4)* %3, align 2
  %11 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 4, i64 0
  %12 = bitcast i8 addrspace(1)* %11 to i16 addrspace(1)*
  %13 = getelementptr inbounds i16 addrspace(1)* %12, i64 %9
  store i16 %10, i16 addrspace(1)* %13, align 2
  ret i32 0
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__write_pipe_reserved_internal_4(%29 addrspace(1)*, i64, i32, i32 addrspace(4)*) #6 {
  %5 = zext i32 %2 to i64
  %6 = add i64 %5, %1
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %8 = load i64 addrspace(1)* %7, align 8
  %9 = tail call spir_func i64 @109(i64 %6, i64 %8)
  %10 = load i32 addrspace(4)* %3, align 4
  %11 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 4, i64 0
  %12 = bitcast i8 addrspace(1)* %11 to i32 addrspace(1)*
  %13 = getelementptr inbounds i32 addrspace(1)* %12, i64 %9
  store i32 %10, i32 addrspace(1)* %13, align 4
  ret i32 0
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__write_pipe_reserved_internal_8(%29 addrspace(1)*, i64, i32, i64 addrspace(4)*) #6 {
  %5 = zext i32 %2 to i64
  %6 = add i64 %5, %1
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %8 = load i64 addrspace(1)* %7, align 8
  %9 = tail call spir_func i64 @109(i64 %6, i64 %8)
  %10 = load i64 addrspace(4)* %3, align 8
  %11 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 4, i64 0
  %12 = bitcast i8 addrspace(1)* %11 to i64 addrspace(1)*
  %13 = getelementptr inbounds i64 addrspace(1)* %12, i64 %9
  store i64 %10, i64 addrspace(1)* %13, align 8
  ret i32 0
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__write_pipe_reserved_internal_16(%29 addrspace(1)*, i64, i32, <2 x i64> addrspace(4)*) #6 {
  %5 = zext i32 %2 to i64
  %6 = add i64 %5, %1
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %8 = load i64 addrspace(1)* %7, align 8
  %9 = tail call spir_func i64 @109(i64 %6, i64 %8)
  %10 = load <2 x i64> addrspace(4)* %3, align 16
  %11 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 4, i64 0
  %12 = bitcast i8 addrspace(1)* %11 to <2 x i64> addrspace(1)*
  %13 = getelementptr inbounds <2 x i64> addrspace(1)* %12, i64 %9
  store <2 x i64> %10, <2 x i64> addrspace(1)* %13, align 16
  ret i32 0
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__write_pipe_reserved_internal_32(%29 addrspace(1)*, i64, i32, <4 x i64> addrspace(4)*) #6 {
  %5 = zext i32 %2 to i64
  %6 = add i64 %5, %1
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %8 = load i64 addrspace(1)* %7, align 8
  %9 = tail call spir_func i64 @109(i64 %6, i64 %8)
  %10 = load <4 x i64> addrspace(4)* %3, align 32
  %11 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 4, i64 0
  %12 = bitcast i8 addrspace(1)* %11 to <4 x i64> addrspace(1)*
  %13 = getelementptr inbounds <4 x i64> addrspace(1)* %12, i64 %9
  store <4 x i64> %10, <4 x i64> addrspace(1)* %13, align 32
  ret i32 0
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__write_pipe_reserved_internal_64(%29 addrspace(1)*, i64, i32, <8 x i64> addrspace(4)*) #6 {
  %5 = zext i32 %2 to i64
  %6 = add i64 %5, %1
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %8 = load i64 addrspace(1)* %7, align 8
  %9 = tail call spir_func i64 @109(i64 %6, i64 %8)
  %10 = load <8 x i64> addrspace(4)* %3, align 64
  %11 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 4, i64 0
  %12 = bitcast i8 addrspace(1)* %11 to <8 x i64> addrspace(1)*
  %13 = getelementptr inbounds <8 x i64> addrspace(1)* %12, i64 %9
  store <8 x i64> %10, <8 x i64> addrspace(1)* %13, align 64
  ret i32 0
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__write_pipe_reserved_internal_128(%29 addrspace(1)*, i64, i32, <16 x i64> addrspace(4)*) #6 {
  %5 = zext i32 %2 to i64
  %6 = add i64 %5, %1
  %7 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %8 = load i64 addrspace(1)* %7, align 8
  %9 = tail call spir_func i64 @109(i64 %6, i64 %8)
  %10 = load <16 x i64> addrspace(4)* %3, align 128
  %11 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 4, i64 0
  %12 = bitcast i8 addrspace(1)* %11 to <16 x i64> addrspace(1)*
  %13 = getelementptr inbounds <16 x i64> addrspace(1)* %12, i64 %9
  store <16 x i64> %10, <16 x i64> addrspace(1)* %13, align 128
  ret i32 0
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @__write_pipe_reserved_internal_user(%29 addrspace(1)*, i64, i32, i8 addrspace(4)*, i64, i64) #6 {
  %7 = zext i32 %2 to i64
  %8 = add i64 %7, %1
  %9 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 2
  %10 = load i64 addrspace(1)* %9, align 8
  %11 = tail call spir_func i64 @109(i64 %8, i64 %10)
  %12 = mul i64 %11, %4
  %13 = getelementptr inbounds %29 addrspace(1)* %0, i64 0, i32 4, i64 %12
  %14 = addrspacecast i8 addrspace(1)* %13 to i8 addrspace(4)*
  tail call spir_func void @__memcpy_internal_aligned(i8 addrspace(4)* %14, i8 addrspace(4)* %3, i64 %4, i64 %5) #11
  ret i32 0
}

; Function Attrs: inlinehint nounwind
define internal spir_func i64 @108(i64 addrspace(1)*, i64) #7 {
  %3 = alloca i64, align 8
  %4 = tail call spir_func i32 @__hsail_activelanecount_u32_b1(i1 zeroext true) #10
  %5 = zext i32 %4 to i64
  %6 = tail call spir_func i32 @__hsail_activelaneid_u32() #10
  store i64 0, i64* %3, align 8
  %7 = icmp eq i32 %6, 0
  br i1 %7, label %8, label %23

; <label>:8                                       ; preds = %2
  %9 = load atomic volatile i64 addrspace(1)* %0 acquire, align 8, !mem.scope !129
  store i64 %9, i64* %3, align 8
  %10 = addrspacecast i64* %3 to i64 addrspace(4)*
  br label %11

; <label>:11                                      ; preds = %16, %8
  %12 = phi i64 [ %19, %16 ], [ %9, %8 ]
  %13 = add i64 %12, %5
  %14 = icmp ugt i64 %13, %1
  br i1 %14, label %15, label %16

; <label>:15                                      ; preds = %11
  store i64 -1, i64* %3, align 8
  br label %23

; <label>:16                                      ; preds = %11
  %17 = load volatile i64 addrspace(4)* %10, align 8
  %18 = cmpxchg i64 addrspace(1)* %0, i64 %17, i64 %13 acq_rel acquire, !mem.scope !129
  %19 = extractvalue { i64, i1 } %18, 0
  store volatile i64 %19, i64 addrspace(4)* %10, align 8
  %20 = extractvalue { i64, i1 } %18, 1
  br i1 %20, label %21, label %11

; <label>:21                                      ; preds = %16
  %22 = phi i64 [ %19, %16 ]
  br label %23

; <label>:23                                      ; preds = %21, %15, %2
  %24 = phi i64 [ -1, %15 ], [ 0, %2 ], [ %22, %21 ]
  tail call spir_func void @__hsail_wavebarrier() #11
  %25 = tail call %30 @__hsail_activelanemask_v4_b64_b1(i1 true)
  %26 = extractvalue %30 %25, 0
  %27 = tail call spir_func i64 @_Z3ctzm(i64 %26) #2
  %28 = trunc i64 %27 to i32
  %29 = tail call spir_func i64 @__hsail_activelaneshuffle_b64(i64 %24, i32 %28, i64 0, i1 zeroext false) #10
  store i64 %29, i64* %3, align 8
  tail call spir_func void @__hsail_wavebarrier() #11
  %30 = icmp eq i64 %29, -1
  br i1 %30, label %34, label %31

; <label>:31                                      ; preds = %23
  %32 = zext i32 %6 to i64
  %33 = add i64 %29, %32
  br label %36

; <label>:34                                      ; preds = %23
  %35 = tail call spir_func i64 @110(i64 addrspace(1)* %0, i64 %1)
  br label %36

; <label>:36                                      ; preds = %34, %31
  %37 = phi i64 [ %35, %34 ], [ %33, %31 ]
  ret i64 %37
}

; Function Attrs: inlinehint nounwind readnone
define internal spir_func i64 @109(i64, i64) #3 {
  %3 = bitcast i64 %0 to <2 x i32>
  %4 = extractelement <2 x i32> %3, i64 1
  %5 = icmp eq i32 %4, 0
  br i1 %5, label %6, label %13

; <label>:6                                       ; preds = %2
  %7 = trunc i64 %0 to i32
  %8 = trunc i64 %1 to i32
  %9 = icmp ult i32 %7, %8
  br i1 %9, label %15, label %10

; <label>:10                                      ; preds = %6
  %11 = urem i32 %7, %8
  %12 = zext i32 %11 to i64
  br label %15

; <label>:13                                      ; preds = %2
  %14 = urem i64 %0, %1
  br label %15

; <label>:15                                      ; preds = %13, %10, %6
  %16 = phi i64 [ %12, %10 ], [ %14, %13 ], [ %0, %6 ]
  ret i64 %16
}

; Function Attrs: inlinehint nounwind
define internal spir_func i64 @110(i64 addrspace(1)*, i64) #7 {
  %3 = alloca i64, align 8
  %4 = load atomic volatile i64 addrspace(1)* %0 acquire, align 8, !mem.scope !130
  store i64 %4, i64* %3, align 8
  %5 = addrspacecast i64* %3 to i64 addrspace(4)*
  br label %6

; <label>:6                                       ; preds = %10, %2
  %7 = phi i64 [ %13, %10 ], [ %4, %2 ]
  %8 = add i64 %7, 1
  %9 = icmp ugt i64 %8, %1
  br i1 %9, label %15, label %10

; <label>:10                                      ; preds = %6
  %11 = load volatile i64 addrspace(4)* %5, align 8
  %12 = cmpxchg i64 addrspace(1)* %0, i64 %11, i64 %8 acq_rel acquire, !mem.scope !130
  %13 = extractvalue { i64, i1 } %12, 0
  store volatile i64 %13, i64 addrspace(4)* %5, align 8
  %14 = extractvalue { i64, i1 } %12, 1
  br i1 %14, label %15, label %6

; <label>:15                                      ; preds = %10, %6
  %16 = phi i64 [ %13, %10 ], [ -1, %6 ]
  ret i64 %16
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z13sub_group_alli(i32) #6 {
  %2 = icmp ne i32 %0, 0
  %3 = tail call spir_func i32 @__hsail_activelanecount_wavewidth_u32_b1(i1 zeroext %2) #10
  %4 = tail call spir_func i32 @__hsail_activelanecount_wavewidth_u32_b1(i1 zeroext true) #10
  tail call spir_func void @__hsail_wavebarrier() #11
  %5 = icmp eq i32 %4, %3
  %6 = zext i1 %5 to i32
  ret i32 %6
}

; Function Attrs: nounwind readonly
declare spir_func i32 @__hsail_activelanecount_wavewidth_u32_b1(i1 zeroext) #4

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z13sub_group_anyi(i32) #6 {
  %2 = icmp ne i32 %0, 0
  %3 = tail call spir_func i32 @__hsail_activelanecount_wavewidth_u32_b1(i1 zeroext %2) #10
  tail call spir_func void @__hsail_wavebarrier() #11
  %4 = icmp ne i32 %3, 0
  %5 = zext i1 %4 to i32
  ret i32 %5
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @_Z17sub_group_barrierj(i32) #6 {
  tail call spir_func void @_Z17sub_group_barrierj12memory_scope(i32 %0, i32 4)
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @_Z17sub_group_barrierj12memory_scope(i32, i32) #6 {
  tail call spir_func void @_Z22atomic_work_item_fencej12memory_order12memory_scope(i32 %0, i32 2, i32 %1) #11
  tail call spir_func void @__hsail_wavebarrier() #11
  tail call spir_func void @_Z22atomic_work_item_fencej12memory_order12memory_scope(i32 %0, i32 1, i32 %1) #11
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z18get_sub_group_sizev() #6 {
  %1 = tail call spir_func i64 @_Z14get_local_sizej(i32 0) #2
  %2 = trunc i64 %1 to i32
  %3 = tail call spir_func i64 @_Z14get_local_sizej(i32 1) #2
  %4 = trunc i64 %3 to i32
  %5 = mul i32 %4, %2
  %6 = tail call spir_func i64 @_Z14get_local_sizej(i32 2) #2
  %7 = trunc i64 %6 to i32
  %8 = mul i32 %5, %7
  %9 = tail call spir_func i64 @_Z19get_local_linear_idv() #11
  %10 = trunc i64 %9 to i32
  %11 = and i32 %10, -64
  %12 = sub i32 %8, %11
  %13 = tail call spir_func i32 @_Z3minjj(i32 64, i32 %12) #2
  ret i32 %13
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z22get_max_sub_group_sizev() #6 {
  %1 = tail call spir_func i64 @_Z23get_enqueued_local_sizej(i32 0) #11
  %2 = and i64 %1, 4294967295
  %3 = tail call spir_func i64 @_Z23get_enqueued_local_sizej(i32 1) #11
  %4 = mul i64 %2, %3
  %5 = tail call spir_func i64 @_Z23get_enqueued_local_sizej(i32 2) #11
  %6 = mul i64 %4, %5
  %7 = trunc i64 %6 to i32
  %8 = tail call spir_func i32 @_Z3minjj(i32 64, i32 %7) #2
  ret i32 %8
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z18get_num_sub_groupsv() #0 {
  %1 = tail call spir_func i64 @_Z14get_local_sizej(i32 0) #2
  %2 = trunc i64 %1 to i32
  %3 = tail call spir_func i64 @_Z14get_local_sizej(i32 1) #2
  %4 = trunc i64 %3 to i32
  %5 = mul i32 %4, %2
  %6 = tail call spir_func i64 @_Z14get_local_sizej(i32 2) #2
  %7 = trunc i64 %6 to i32
  %8 = mul i32 %5, %7
  %9 = add i32 %8, 63
  %10 = lshr i32 %9, 6
  ret i32 %10
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z27get_enqueued_num_sub_groupsv() #6 {
  %1 = tail call spir_func i64 @_Z23get_enqueued_local_sizej(i32 0) #11
  %2 = and i64 %1, 4294967295
  %3 = tail call spir_func i64 @_Z23get_enqueued_local_sizej(i32 1) #11
  %4 = mul i64 %2, %3
  %5 = tail call spir_func i64 @_Z23get_enqueued_local_sizej(i32 2) #11
  %6 = mul i64 %4, %5
  %7 = trunc i64 %6 to i32
  %8 = add i32 %7, 63
  %9 = lshr i32 %8, 6
  ret i32 %9
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z16get_sub_group_idv() #0 {
  %1 = tail call spir_func i32 @__hsail_workitemid_flat() #2
  %2 = lshr i32 %1, 6
  ret i32 %2
}

; Function Attrs: alwaysinline nounwind readnone
define linkonce_odr spir_func i32 @_Z22get_sub_group_local_idv() #0 {
  %1 = tail call spir_func i32 @__hsail_workitemid_flat() #2
  %2 = and i32 %1, 63
  ret i32 %2
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z20sub_group_reduce_addi(i32) #6 {
  %2 = tail call spir_func i32 @__hsail_activelanecount_wavewidth_u32_b1(i1 zeroext true) #10
  %3 = tail call spir_func i32 @_Z8popcountj(i32 %2) #2
  %4 = icmp eq i32 %3, 1
  br i1 %4, label %5, label %25

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %7 = xor i32 %6, 1
  %8 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %0, i32 %7, i32 0, i1 zeroext false) #10
  %9 = add nsw i32 %8, %0
  tail call spir_func void @__hsail_wavebarrier() #11
  %10 = xor i32 %6, 2
  %11 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %9, i32 %10, i32 0, i1 zeroext false) #10
  %12 = add nsw i32 %11, %9
  tail call spir_func void @__hsail_wavebarrier() #11
  %13 = xor i32 %6, 4
  %14 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %12, i32 %13, i32 0, i1 zeroext false) #10
  %15 = add nsw i32 %14, %12
  tail call spir_func void @__hsail_wavebarrier() #11
  %16 = xor i32 %6, 8
  %17 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %15, i32 %16, i32 0, i1 zeroext false) #10
  %18 = add nsw i32 %17, %15
  tail call spir_func void @__hsail_wavebarrier() #11
  %19 = xor i32 %6, 16
  %20 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %18, i32 %19, i32 0, i1 zeroext false) #10
  %21 = add nsw i32 %20, %18
  tail call spir_func void @__hsail_wavebarrier() #11
  %22 = xor i32 %6, 32
  %23 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %21, i32 %22, i32 0, i1 zeroext false) #10
  %24 = add nsw i32 %23, %21
  tail call spir_func void @__hsail_wavebarrier() #11
  br label %29

; <label>:25                                      ; preds = %1
  %26 = tail call spir_func i32 @_Z28sub_group_scan_inclusive_addi(i32 %0) #11
  %27 = add i32 %2, -1
  %28 = tail call spir_func i32 @_Z19sub_group_broadcastij(i32 %26, i32 %27) #11
  br label %29

; <label>:29                                      ; preds = %25, %5
  %30 = phi i32 [ %24, %5 ], [ %28, %25 ]
  ret i32 %30
}

; Function Attrs: nounwind readnone
declare spir_func i32 @_Z8popcountj(i32) #1

; Function Attrs: nounwind readnone
declare spir_func i32 @__hsail_get_lane_id() #1

; Function Attrs: nounwind readonly
declare spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32, i32, i32, i1 zeroext) #4

declare spir_func i32 @_Z19sub_group_broadcastij(i32, i32) #5

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z20sub_group_reduce_addj(i32) #6 {
  %2 = tail call spir_func i32 @__hsail_activelanecount_wavewidth_u32_b1(i1 zeroext true) #10
  %3 = tail call spir_func i32 @_Z8popcountj(i32 %2) #2
  %4 = icmp eq i32 %3, 1
  br i1 %4, label %5, label %25

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %7 = xor i32 %6, 1
  %8 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %0, i32 %7, i32 0, i1 zeroext false) #10
  %9 = add i32 %8, %0
  tail call spir_func void @__hsail_wavebarrier() #11
  %10 = xor i32 %6, 2
  %11 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %9, i32 %10, i32 0, i1 zeroext false) #10
  %12 = add i32 %11, %9
  tail call spir_func void @__hsail_wavebarrier() #11
  %13 = xor i32 %6, 4
  %14 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %12, i32 %13, i32 0, i1 zeroext false) #10
  %15 = add i32 %14, %12
  tail call spir_func void @__hsail_wavebarrier() #11
  %16 = xor i32 %6, 8
  %17 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %15, i32 %16, i32 0, i1 zeroext false) #10
  %18 = add i32 %17, %15
  tail call spir_func void @__hsail_wavebarrier() #11
  %19 = xor i32 %6, 16
  %20 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %18, i32 %19, i32 0, i1 zeroext false) #10
  %21 = add i32 %20, %18
  tail call spir_func void @__hsail_wavebarrier() #11
  %22 = xor i32 %6, 32
  %23 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %21, i32 %22, i32 0, i1 zeroext false) #10
  %24 = add i32 %23, %21
  tail call spir_func void @__hsail_wavebarrier() #11
  br label %29

; <label>:25                                      ; preds = %1
  %26 = tail call spir_func i32 @_Z28sub_group_scan_inclusive_addj(i32 %0) #11
  %27 = add i32 %2, -1
  %28 = tail call spir_func i32 @_Z19sub_group_broadcastjj(i32 %26, i32 %27) #11
  br label %29

; <label>:29                                      ; preds = %25, %5
  %30 = phi i32 [ %24, %5 ], [ %28, %25 ]
  ret i32 %30
}

declare spir_func i32 @_Z19sub_group_broadcastjj(i32, i32) #5

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @_Z20sub_group_reduce_addl(i64) #6 {
  %2 = tail call spir_func i32 @__hsail_activelanecount_wavewidth_u32_b1(i1 zeroext true) #10
  %3 = tail call spir_func i32 @_Z8popcountj(i32 %2) #2
  %4 = icmp eq i32 %3, 1
  br i1 %4, label %5, label %25

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %7 = xor i32 %6, 1
  %8 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %0, i32 %7, i64 0, i1 zeroext false) #10
  %9 = add nsw i64 %8, %0
  tail call spir_func void @__hsail_wavebarrier() #11
  %10 = xor i32 %6, 2
  %11 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %9, i32 %10, i64 0, i1 zeroext false) #10
  %12 = add nsw i64 %11, %9
  tail call spir_func void @__hsail_wavebarrier() #11
  %13 = xor i32 %6, 4
  %14 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %12, i32 %13, i64 0, i1 zeroext false) #10
  %15 = add nsw i64 %14, %12
  tail call spir_func void @__hsail_wavebarrier() #11
  %16 = xor i32 %6, 8
  %17 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %15, i32 %16, i64 0, i1 zeroext false) #10
  %18 = add nsw i64 %17, %15
  tail call spir_func void @__hsail_wavebarrier() #11
  %19 = xor i32 %6, 16
  %20 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %18, i32 %19, i64 0, i1 zeroext false) #10
  %21 = add nsw i64 %20, %18
  tail call spir_func void @__hsail_wavebarrier() #11
  %22 = xor i32 %6, 32
  %23 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %21, i32 %22, i64 0, i1 zeroext false) #10
  %24 = add nsw i64 %23, %21
  tail call spir_func void @__hsail_wavebarrier() #11
  br label %29

; <label>:25                                      ; preds = %1
  %26 = tail call spir_func i64 @_Z28sub_group_scan_inclusive_addl(i64 %0) #11
  %27 = add i32 %2, -1
  %28 = tail call spir_func i64 @_Z19sub_group_broadcastlj(i64 %26, i32 %27) #11
  br label %29

; <label>:29                                      ; preds = %25, %5
  %30 = phi i64 [ %24, %5 ], [ %28, %25 ]
  ret i64 %30
}

; Function Attrs: nounwind readonly
declare spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64, i32, i64, i1 zeroext) #4

declare spir_func i64 @_Z19sub_group_broadcastlj(i64, i32) #5

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @_Z20sub_group_reduce_addm(i64) #6 {
  %2 = tail call spir_func i32 @__hsail_activelanecount_wavewidth_u32_b1(i1 zeroext true) #10
  %3 = tail call spir_func i32 @_Z8popcountj(i32 %2) #2
  %4 = icmp eq i32 %3, 1
  br i1 %4, label %5, label %25

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %7 = xor i32 %6, 1
  %8 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %0, i32 %7, i64 0, i1 zeroext false) #10
  %9 = add i64 %8, %0
  tail call spir_func void @__hsail_wavebarrier() #11
  %10 = xor i32 %6, 2
  %11 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %9, i32 %10, i64 0, i1 zeroext false) #10
  %12 = add i64 %11, %9
  tail call spir_func void @__hsail_wavebarrier() #11
  %13 = xor i32 %6, 4
  %14 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %12, i32 %13, i64 0, i1 zeroext false) #10
  %15 = add i64 %14, %12
  tail call spir_func void @__hsail_wavebarrier() #11
  %16 = xor i32 %6, 8
  %17 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %15, i32 %16, i64 0, i1 zeroext false) #10
  %18 = add i64 %17, %15
  tail call spir_func void @__hsail_wavebarrier() #11
  %19 = xor i32 %6, 16
  %20 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %18, i32 %19, i64 0, i1 zeroext false) #10
  %21 = add i64 %20, %18
  tail call spir_func void @__hsail_wavebarrier() #11
  %22 = xor i32 %6, 32
  %23 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %21, i32 %22, i64 0, i1 zeroext false) #10
  %24 = add i64 %23, %21
  tail call spir_func void @__hsail_wavebarrier() #11
  br label %29

; <label>:25                                      ; preds = %1
  %26 = tail call spir_func i64 @_Z28sub_group_scan_inclusive_addm(i64 %0) #11
  %27 = add i32 %2, -1
  %28 = tail call spir_func i64 @_Z19sub_group_broadcastmj(i64 %26, i32 %27) #11
  br label %29

; <label>:29                                      ; preds = %25, %5
  %30 = phi i64 [ %24, %5 ], [ %28, %25 ]
  ret i64 %30
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @_Z20sub_group_reduce_addf(float) #6 {
  %2 = tail call spir_func i32 @__hsail_activelanecount_wavewidth_u32_b1(i1 zeroext true) #10
  %3 = tail call spir_func i32 @_Z8popcountj(i32 %2) #2
  %4 = icmp eq i32 %3, 1
  br i1 %4, label %5, label %37

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %7 = bitcast float %0 to i32
  %8 = xor i32 %6, 1
  %9 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %7, i32 %8, i32 0, i1 zeroext false) #10
  %10 = bitcast i32 %9 to float
  %11 = fadd float %10, %0
  tail call spir_func void @__hsail_wavebarrier() #11
  %12 = bitcast float %11 to i32
  %13 = xor i32 %6, 2
  %14 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %12, i32 %13, i32 0, i1 zeroext false) #10
  %15 = bitcast i32 %14 to float
  %16 = fadd float %11, %15
  tail call spir_func void @__hsail_wavebarrier() #11
  %17 = bitcast float %16 to i32
  %18 = xor i32 %6, 4
  %19 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %17, i32 %18, i32 0, i1 zeroext false) #10
  %20 = bitcast i32 %19 to float
  %21 = fadd float %16, %20
  tail call spir_func void @__hsail_wavebarrier() #11
  %22 = bitcast float %21 to i32
  %23 = xor i32 %6, 8
  %24 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %22, i32 %23, i32 0, i1 zeroext false) #10
  %25 = bitcast i32 %24 to float
  %26 = fadd float %21, %25
  tail call spir_func void @__hsail_wavebarrier() #11
  %27 = bitcast float %26 to i32
  %28 = xor i32 %6, 16
  %29 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %27, i32 %28, i32 0, i1 zeroext false) #10
  %30 = bitcast i32 %29 to float
  %31 = fadd float %26, %30
  tail call spir_func void @__hsail_wavebarrier() #11
  %32 = bitcast float %31 to i32
  %33 = xor i32 %6, 32
  %34 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %32, i32 %33, i32 0, i1 zeroext false) #10
  %35 = bitcast i32 %34 to float
  %36 = fadd float %31, %35
  tail call spir_func void @__hsail_wavebarrier() #11
  br label %41

; <label>:37                                      ; preds = %1
  %38 = tail call spir_func float @_Z28sub_group_scan_inclusive_addf(float %0) #11
  %39 = add i32 %2, -1
  %40 = tail call spir_func float @_Z19sub_group_broadcastfj(float %38, i32 %39) #11
  br label %41

; <label>:41                                      ; preds = %37, %5
  %42 = phi float [ %36, %5 ], [ %40, %37 ]
  ret float %42
}

declare spir_func float @_Z19sub_group_broadcastfj(float, i32) #5

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func double @_Z20sub_group_reduce_addd(double) #6 {
  %2 = tail call spir_func i32 @__hsail_activelanecount_wavewidth_u32_b1(i1 zeroext true) #10
  %3 = tail call spir_func i32 @_Z8popcountj(i32 %2) #2
  %4 = icmp eq i32 %3, 1
  br i1 %4, label %5, label %37

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %7 = bitcast double %0 to i64
  %8 = xor i32 %6, 1
  %9 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %7, i32 %8, i64 0, i1 zeroext false) #10
  %10 = bitcast i64 %9 to double
  %11 = fadd double %10, %0
  tail call spir_func void @__hsail_wavebarrier() #11
  %12 = bitcast double %11 to i64
  %13 = xor i32 %6, 2
  %14 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %12, i32 %13, i64 0, i1 zeroext false) #10
  %15 = bitcast i64 %14 to double
  %16 = fadd double %11, %15
  tail call spir_func void @__hsail_wavebarrier() #11
  %17 = bitcast double %16 to i64
  %18 = xor i32 %6, 4
  %19 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %17, i32 %18, i64 0, i1 zeroext false) #10
  %20 = bitcast i64 %19 to double
  %21 = fadd double %16, %20
  tail call spir_func void @__hsail_wavebarrier() #11
  %22 = bitcast double %21 to i64
  %23 = xor i32 %6, 8
  %24 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %22, i32 %23, i64 0, i1 zeroext false) #10
  %25 = bitcast i64 %24 to double
  %26 = fadd double %21, %25
  tail call spir_func void @__hsail_wavebarrier() #11
  %27 = bitcast double %26 to i64
  %28 = xor i32 %6, 16
  %29 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %27, i32 %28, i64 0, i1 zeroext false) #10
  %30 = bitcast i64 %29 to double
  %31 = fadd double %26, %30
  tail call spir_func void @__hsail_wavebarrier() #11
  %32 = bitcast double %31 to i64
  %33 = xor i32 %6, 32
  %34 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %32, i32 %33, i64 0, i1 zeroext false) #10
  %35 = bitcast i64 %34 to double
  %36 = fadd double %31, %35
  tail call spir_func void @__hsail_wavebarrier() #11
  br label %41

; <label>:37                                      ; preds = %1
  %38 = tail call spir_func double @_Z28sub_group_scan_inclusive_addd(double %0) #11
  %39 = add i32 %2, -1
  %40 = tail call spir_func double @_Z19sub_group_broadcastdj(double %38, i32 %39) #11
  br label %41

; <label>:41                                      ; preds = %37, %5
  %42 = phi double [ %36, %5 ], [ %40, %37 ]
  ret double %42
}

declare spir_func double @_Z19sub_group_broadcastdj(double, i32) #5

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z20sub_group_reduce_mini(i32) #6 {
  %2 = tail call spir_func i32 @__hsail_activelanecount_wavewidth_u32_b1(i1 zeroext true) #10
  %3 = tail call spir_func i32 @_Z8popcountj(i32 %2) #2
  %4 = icmp eq i32 %3, 1
  br i1 %4, label %5, label %25

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %7 = xor i32 %6, 1
  %8 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %0, i32 %7, i32 2147483647, i1 zeroext false) #10
  %9 = tail call spir_func i32 @_Z3minii(i32 %0, i32 %8) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %10 = xor i32 %6, 2
  %11 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %9, i32 %10, i32 2147483647, i1 zeroext false) #10
  %12 = tail call spir_func i32 @_Z3minii(i32 %9, i32 %11) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %13 = xor i32 %6, 4
  %14 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %12, i32 %13, i32 2147483647, i1 zeroext false) #10
  %15 = tail call spir_func i32 @_Z3minii(i32 %12, i32 %14) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %16 = xor i32 %6, 8
  %17 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %15, i32 %16, i32 2147483647, i1 zeroext false) #10
  %18 = tail call spir_func i32 @_Z3minii(i32 %15, i32 %17) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %19 = xor i32 %6, 16
  %20 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %18, i32 %19, i32 2147483647, i1 zeroext false) #10
  %21 = tail call spir_func i32 @_Z3minii(i32 %18, i32 %20) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %22 = xor i32 %6, 32
  %23 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %21, i32 %22, i32 2147483647, i1 zeroext false) #10
  %24 = tail call spir_func i32 @_Z3minii(i32 %21, i32 %23) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  br label %29

; <label>:25                                      ; preds = %1
  %26 = tail call spir_func i32 @_Z28sub_group_scan_inclusive_mini(i32 %0) #11
  %27 = add i32 %2, -1
  %28 = tail call spir_func i32 @_Z19sub_group_broadcastij(i32 %26, i32 %27) #11
  br label %29

; <label>:29                                      ; preds = %25, %5
  %30 = phi i32 [ %24, %5 ], [ %28, %25 ]
  ret i32 %30
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z20sub_group_reduce_minj(i32) #6 {
  %2 = tail call spir_func i32 @__hsail_activelanecount_wavewidth_u32_b1(i1 zeroext true) #10
  %3 = tail call spir_func i32 @_Z8popcountj(i32 %2) #2
  %4 = icmp eq i32 %3, 1
  br i1 %4, label %5, label %25

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %7 = xor i32 %6, 1
  %8 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %0, i32 %7, i32 -1, i1 zeroext false) #10
  %9 = tail call spir_func i32 @_Z3minjj(i32 %0, i32 %8) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %10 = xor i32 %6, 2
  %11 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %9, i32 %10, i32 -1, i1 zeroext false) #10
  %12 = tail call spir_func i32 @_Z3minjj(i32 %9, i32 %11) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %13 = xor i32 %6, 4
  %14 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %12, i32 %13, i32 -1, i1 zeroext false) #10
  %15 = tail call spir_func i32 @_Z3minjj(i32 %12, i32 %14) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %16 = xor i32 %6, 8
  %17 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %15, i32 %16, i32 -1, i1 zeroext false) #10
  %18 = tail call spir_func i32 @_Z3minjj(i32 %15, i32 %17) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %19 = xor i32 %6, 16
  %20 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %18, i32 %19, i32 -1, i1 zeroext false) #10
  %21 = tail call spir_func i32 @_Z3minjj(i32 %18, i32 %20) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %22 = xor i32 %6, 32
  %23 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %21, i32 %22, i32 -1, i1 zeroext false) #10
  %24 = tail call spir_func i32 @_Z3minjj(i32 %21, i32 %23) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  br label %29

; <label>:25                                      ; preds = %1
  %26 = tail call spir_func i32 @_Z28sub_group_scan_inclusive_minj(i32 %0) #11
  %27 = add i32 %2, -1
  %28 = tail call spir_func i32 @_Z19sub_group_broadcastjj(i32 %26, i32 %27) #11
  br label %29

; <label>:29                                      ; preds = %25, %5
  %30 = phi i32 [ %24, %5 ], [ %28, %25 ]
  ret i32 %30
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @_Z20sub_group_reduce_minl(i64) #6 {
  %2 = tail call spir_func i32 @__hsail_activelanecount_wavewidth_u32_b1(i1 zeroext true) #10
  %3 = tail call spir_func i32 @_Z8popcountj(i32 %2) #2
  %4 = icmp eq i32 %3, 1
  br i1 %4, label %5, label %25

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %7 = xor i32 %6, 1
  %8 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %0, i32 %7, i64 9223372036854775807, i1 zeroext false) #10
  %9 = tail call spir_func i64 @_Z3minll(i64 %0, i64 %8) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %10 = xor i32 %6, 2
  %11 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %9, i32 %10, i64 9223372036854775807, i1 zeroext false) #10
  %12 = tail call spir_func i64 @_Z3minll(i64 %9, i64 %11) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %13 = xor i32 %6, 4
  %14 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %12, i32 %13, i64 9223372036854775807, i1 zeroext false) #10
  %15 = tail call spir_func i64 @_Z3minll(i64 %12, i64 %14) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %16 = xor i32 %6, 8
  %17 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %15, i32 %16, i64 9223372036854775807, i1 zeroext false) #10
  %18 = tail call spir_func i64 @_Z3minll(i64 %15, i64 %17) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %19 = xor i32 %6, 16
  %20 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %18, i32 %19, i64 9223372036854775807, i1 zeroext false) #10
  %21 = tail call spir_func i64 @_Z3minll(i64 %18, i64 %20) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %22 = xor i32 %6, 32
  %23 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %21, i32 %22, i64 9223372036854775807, i1 zeroext false) #10
  %24 = tail call spir_func i64 @_Z3minll(i64 %21, i64 %23) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  br label %29

; <label>:25                                      ; preds = %1
  %26 = tail call spir_func i64 @_Z28sub_group_scan_inclusive_minl(i64 %0) #11
  %27 = add i32 %2, -1
  %28 = tail call spir_func i64 @_Z19sub_group_broadcastlj(i64 %26, i32 %27) #11
  br label %29

; <label>:29                                      ; preds = %25, %5
  %30 = phi i64 [ %24, %5 ], [ %28, %25 ]
  ret i64 %30
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @_Z20sub_group_reduce_minm(i64) #6 {
  %2 = tail call spir_func i32 @__hsail_activelanecount_wavewidth_u32_b1(i1 zeroext true) #10
  %3 = tail call spir_func i32 @_Z8popcountj(i32 %2) #2
  %4 = icmp eq i32 %3, 1
  br i1 %4, label %5, label %25

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %7 = xor i32 %6, 1
  %8 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %0, i32 %7, i64 -1, i1 zeroext false) #10
  %9 = tail call spir_func i64 @_Z3minmm(i64 %0, i64 %8) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %10 = xor i32 %6, 2
  %11 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %9, i32 %10, i64 -1, i1 zeroext false) #10
  %12 = tail call spir_func i64 @_Z3minmm(i64 %9, i64 %11) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %13 = xor i32 %6, 4
  %14 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %12, i32 %13, i64 -1, i1 zeroext false) #10
  %15 = tail call spir_func i64 @_Z3minmm(i64 %12, i64 %14) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %16 = xor i32 %6, 8
  %17 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %15, i32 %16, i64 -1, i1 zeroext false) #10
  %18 = tail call spir_func i64 @_Z3minmm(i64 %15, i64 %17) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %19 = xor i32 %6, 16
  %20 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %18, i32 %19, i64 -1, i1 zeroext false) #10
  %21 = tail call spir_func i64 @_Z3minmm(i64 %18, i64 %20) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %22 = xor i32 %6, 32
  %23 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %21, i32 %22, i64 -1, i1 zeroext false) #10
  %24 = tail call spir_func i64 @_Z3minmm(i64 %21, i64 %23) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  br label %29

; <label>:25                                      ; preds = %1
  %26 = tail call spir_func i64 @_Z28sub_group_scan_inclusive_minm(i64 %0) #11
  %27 = add i32 %2, -1
  %28 = tail call spir_func i64 @_Z19sub_group_broadcastmj(i64 %26, i32 %27) #11
  br label %29

; <label>:29                                      ; preds = %25, %5
  %30 = phi i64 [ %24, %5 ], [ %28, %25 ]
  ret i64 %30
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @_Z20sub_group_reduce_minf(float) #6 {
  %2 = tail call spir_func i32 @__hsail_activelanecount_wavewidth_u32_b1(i1 zeroext true) #10
  %3 = tail call spir_func i32 @_Z8popcountj(i32 %2) #2
  %4 = icmp eq i32 %3, 1
  br i1 %4, label %5, label %37

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %7 = bitcast float %0 to i32
  %8 = xor i32 %6, 1
  %9 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %7, i32 %8, i32 2139095040, i1 zeroext false) #10
  %10 = bitcast i32 %9 to float
  %11 = tail call spir_func float @_Z3minff(float %0, float %10) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %12 = bitcast float %11 to i32
  %13 = xor i32 %6, 2
  %14 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %12, i32 %13, i32 2139095040, i1 zeroext false) #10
  %15 = bitcast i32 %14 to float
  %16 = tail call spir_func float @_Z3minff(float %11, float %15) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %17 = bitcast float %16 to i32
  %18 = xor i32 %6, 4
  %19 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %17, i32 %18, i32 2139095040, i1 zeroext false) #10
  %20 = bitcast i32 %19 to float
  %21 = tail call spir_func float @_Z3minff(float %16, float %20) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %22 = bitcast float %21 to i32
  %23 = xor i32 %6, 8
  %24 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %22, i32 %23, i32 2139095040, i1 zeroext false) #10
  %25 = bitcast i32 %24 to float
  %26 = tail call spir_func float @_Z3minff(float %21, float %25) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %27 = bitcast float %26 to i32
  %28 = xor i32 %6, 16
  %29 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %27, i32 %28, i32 2139095040, i1 zeroext false) #10
  %30 = bitcast i32 %29 to float
  %31 = tail call spir_func float @_Z3minff(float %26, float %30) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %32 = bitcast float %31 to i32
  %33 = xor i32 %6, 32
  %34 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %32, i32 %33, i32 2139095040, i1 zeroext false) #10
  %35 = bitcast i32 %34 to float
  %36 = tail call spir_func float @_Z3minff(float %31, float %35) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  br label %41

; <label>:37                                      ; preds = %1
  %38 = tail call spir_func float @_Z28sub_group_scan_inclusive_minf(float %0) #11
  %39 = add i32 %2, -1
  %40 = tail call spir_func float @_Z19sub_group_broadcastfj(float %38, i32 %39) #11
  br label %41

; <label>:41                                      ; preds = %37, %5
  %42 = phi float [ %36, %5 ], [ %40, %37 ]
  ret float %42
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func double @_Z20sub_group_reduce_mind(double) #6 {
  %2 = tail call spir_func i32 @__hsail_activelanecount_wavewidth_u32_b1(i1 zeroext true) #10
  %3 = tail call spir_func i32 @_Z8popcountj(i32 %2) #2
  %4 = icmp eq i32 %3, 1
  br i1 %4, label %5, label %37

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %7 = bitcast double %0 to i64
  %8 = xor i32 %6, 1
  %9 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %7, i32 %8, i64 9218868437227405312, i1 zeroext false) #10
  %10 = bitcast i64 %9 to double
  %11 = tail call spir_func double @_Z3mindd(double %0, double %10) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %12 = bitcast double %11 to i64
  %13 = xor i32 %6, 2
  %14 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %12, i32 %13, i64 9218868437227405312, i1 zeroext false) #10
  %15 = bitcast i64 %14 to double
  %16 = tail call spir_func double @_Z3mindd(double %11, double %15) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %17 = bitcast double %16 to i64
  %18 = xor i32 %6, 4
  %19 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %17, i32 %18, i64 9218868437227405312, i1 zeroext false) #10
  %20 = bitcast i64 %19 to double
  %21 = tail call spir_func double @_Z3mindd(double %16, double %20) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %22 = bitcast double %21 to i64
  %23 = xor i32 %6, 8
  %24 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %22, i32 %23, i64 9218868437227405312, i1 zeroext false) #10
  %25 = bitcast i64 %24 to double
  %26 = tail call spir_func double @_Z3mindd(double %21, double %25) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %27 = bitcast double %26 to i64
  %28 = xor i32 %6, 16
  %29 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %27, i32 %28, i64 9218868437227405312, i1 zeroext false) #10
  %30 = bitcast i64 %29 to double
  %31 = tail call spir_func double @_Z3mindd(double %26, double %30) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %32 = bitcast double %31 to i64
  %33 = xor i32 %6, 32
  %34 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %32, i32 %33, i64 9218868437227405312, i1 zeroext false) #10
  %35 = bitcast i64 %34 to double
  %36 = tail call spir_func double @_Z3mindd(double %31, double %35) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  br label %41

; <label>:37                                      ; preds = %1
  %38 = tail call spir_func double @_Z28sub_group_scan_inclusive_mind(double %0) #11
  %39 = add i32 %2, -1
  %40 = tail call spir_func double @_Z19sub_group_broadcastdj(double %38, i32 %39) #11
  br label %41

; <label>:41                                      ; preds = %37, %5
  %42 = phi double [ %36, %5 ], [ %40, %37 ]
  ret double %42
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z20sub_group_reduce_maxi(i32) #6 {
  %2 = tail call spir_func i32 @__hsail_activelanecount_wavewidth_u32_b1(i1 zeroext true) #10
  %3 = tail call spir_func i32 @_Z8popcountj(i32 %2) #2
  %4 = icmp eq i32 %3, 1
  br i1 %4, label %5, label %25

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %7 = xor i32 %6, 1
  %8 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %0, i32 %7, i32 -2147483648, i1 zeroext false) #10
  %9 = tail call spir_func i32 @_Z3maxii(i32 %0, i32 %8) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %10 = xor i32 %6, 2
  %11 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %9, i32 %10, i32 -2147483648, i1 zeroext false) #10
  %12 = tail call spir_func i32 @_Z3maxii(i32 %9, i32 %11) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %13 = xor i32 %6, 4
  %14 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %12, i32 %13, i32 -2147483648, i1 zeroext false) #10
  %15 = tail call spir_func i32 @_Z3maxii(i32 %12, i32 %14) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %16 = xor i32 %6, 8
  %17 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %15, i32 %16, i32 -2147483648, i1 zeroext false) #10
  %18 = tail call spir_func i32 @_Z3maxii(i32 %15, i32 %17) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %19 = xor i32 %6, 16
  %20 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %18, i32 %19, i32 -2147483648, i1 zeroext false) #10
  %21 = tail call spir_func i32 @_Z3maxii(i32 %18, i32 %20) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %22 = xor i32 %6, 32
  %23 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %21, i32 %22, i32 -2147483648, i1 zeroext false) #10
  %24 = tail call spir_func i32 @_Z3maxii(i32 %21, i32 %23) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  br label %29

; <label>:25                                      ; preds = %1
  %26 = tail call spir_func i32 @_Z28sub_group_scan_inclusive_maxi(i32 %0) #11
  %27 = add i32 %2, -1
  %28 = tail call spir_func i32 @_Z19sub_group_broadcastij(i32 %26, i32 %27) #11
  br label %29

; <label>:29                                      ; preds = %25, %5
  %30 = phi i32 [ %24, %5 ], [ %28, %25 ]
  ret i32 %30
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z20sub_group_reduce_maxj(i32) #6 {
  %2 = tail call spir_func i32 @__hsail_activelanecount_wavewidth_u32_b1(i1 zeroext true) #10
  %3 = tail call spir_func i32 @_Z8popcountj(i32 %2) #2
  %4 = icmp eq i32 %3, 1
  br i1 %4, label %5, label %25

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %7 = xor i32 %6, 1
  %8 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %0, i32 %7, i32 0, i1 zeroext false) #10
  %9 = tail call spir_func i32 @_Z3maxjj(i32 %0, i32 %8) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %10 = xor i32 %6, 2
  %11 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %9, i32 %10, i32 0, i1 zeroext false) #10
  %12 = tail call spir_func i32 @_Z3maxjj(i32 %9, i32 %11) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %13 = xor i32 %6, 4
  %14 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %12, i32 %13, i32 0, i1 zeroext false) #10
  %15 = tail call spir_func i32 @_Z3maxjj(i32 %12, i32 %14) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %16 = xor i32 %6, 8
  %17 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %15, i32 %16, i32 0, i1 zeroext false) #10
  %18 = tail call spir_func i32 @_Z3maxjj(i32 %15, i32 %17) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %19 = xor i32 %6, 16
  %20 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %18, i32 %19, i32 0, i1 zeroext false) #10
  %21 = tail call spir_func i32 @_Z3maxjj(i32 %18, i32 %20) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %22 = xor i32 %6, 32
  %23 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %21, i32 %22, i32 0, i1 zeroext false) #10
  %24 = tail call spir_func i32 @_Z3maxjj(i32 %21, i32 %23) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  br label %29

; <label>:25                                      ; preds = %1
  %26 = tail call spir_func i32 @_Z28sub_group_scan_inclusive_maxj(i32 %0) #11
  %27 = add i32 %2, -1
  %28 = tail call spir_func i32 @_Z19sub_group_broadcastjj(i32 %26, i32 %27) #11
  br label %29

; <label>:29                                      ; preds = %25, %5
  %30 = phi i32 [ %24, %5 ], [ %28, %25 ]
  ret i32 %30
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @_Z20sub_group_reduce_maxl(i64) #6 {
  %2 = tail call spir_func i32 @__hsail_activelanecount_wavewidth_u32_b1(i1 zeroext true) #10
  %3 = tail call spir_func i32 @_Z8popcountj(i32 %2) #2
  %4 = icmp eq i32 %3, 1
  br i1 %4, label %5, label %25

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %7 = xor i32 %6, 1
  %8 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %0, i32 %7, i64 -9223372036854775808, i1 zeroext false) #10
  %9 = tail call spir_func i64 @_Z3maxll(i64 %0, i64 %8) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %10 = xor i32 %6, 2
  %11 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %9, i32 %10, i64 -9223372036854775808, i1 zeroext false) #10
  %12 = tail call spir_func i64 @_Z3maxll(i64 %9, i64 %11) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %13 = xor i32 %6, 4
  %14 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %12, i32 %13, i64 -9223372036854775808, i1 zeroext false) #10
  %15 = tail call spir_func i64 @_Z3maxll(i64 %12, i64 %14) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %16 = xor i32 %6, 8
  %17 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %15, i32 %16, i64 -9223372036854775808, i1 zeroext false) #10
  %18 = tail call spir_func i64 @_Z3maxll(i64 %15, i64 %17) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %19 = xor i32 %6, 16
  %20 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %18, i32 %19, i64 -9223372036854775808, i1 zeroext false) #10
  %21 = tail call spir_func i64 @_Z3maxll(i64 %18, i64 %20) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %22 = xor i32 %6, 32
  %23 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %21, i32 %22, i64 -9223372036854775808, i1 zeroext false) #10
  %24 = tail call spir_func i64 @_Z3maxll(i64 %21, i64 %23) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  br label %29

; <label>:25                                      ; preds = %1
  %26 = tail call spir_func i64 @_Z28sub_group_scan_inclusive_maxl(i64 %0) #11
  %27 = add i32 %2, -1
  %28 = tail call spir_func i64 @_Z19sub_group_broadcastlj(i64 %26, i32 %27) #11
  br label %29

; <label>:29                                      ; preds = %25, %5
  %30 = phi i64 [ %24, %5 ], [ %28, %25 ]
  ret i64 %30
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @_Z20sub_group_reduce_maxm(i64) #6 {
  %2 = tail call spir_func i32 @__hsail_activelanecount_wavewidth_u32_b1(i1 zeroext true) #10
  %3 = tail call spir_func i32 @_Z8popcountj(i32 %2) #2
  %4 = icmp eq i32 %3, 1
  br i1 %4, label %5, label %25

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %7 = xor i32 %6, 1
  %8 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %0, i32 %7, i64 0, i1 zeroext false) #10
  %9 = tail call spir_func i64 @_Z3maxmm(i64 %0, i64 %8) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %10 = xor i32 %6, 2
  %11 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %9, i32 %10, i64 0, i1 zeroext false) #10
  %12 = tail call spir_func i64 @_Z3maxmm(i64 %9, i64 %11) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %13 = xor i32 %6, 4
  %14 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %12, i32 %13, i64 0, i1 zeroext false) #10
  %15 = tail call spir_func i64 @_Z3maxmm(i64 %12, i64 %14) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %16 = xor i32 %6, 8
  %17 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %15, i32 %16, i64 0, i1 zeroext false) #10
  %18 = tail call spir_func i64 @_Z3maxmm(i64 %15, i64 %17) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %19 = xor i32 %6, 16
  %20 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %18, i32 %19, i64 0, i1 zeroext false) #10
  %21 = tail call spir_func i64 @_Z3maxmm(i64 %18, i64 %20) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %22 = xor i32 %6, 32
  %23 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %21, i32 %22, i64 0, i1 zeroext false) #10
  %24 = tail call spir_func i64 @_Z3maxmm(i64 %21, i64 %23) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  br label %29

; <label>:25                                      ; preds = %1
  %26 = tail call spir_func i64 @_Z28sub_group_scan_inclusive_maxm(i64 %0) #11
  %27 = add i32 %2, -1
  %28 = tail call spir_func i64 @_Z19sub_group_broadcastmj(i64 %26, i32 %27) #11
  br label %29

; <label>:29                                      ; preds = %25, %5
  %30 = phi i64 [ %24, %5 ], [ %28, %25 ]
  ret i64 %30
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @_Z20sub_group_reduce_maxf(float) #6 {
  %2 = tail call spir_func i32 @__hsail_activelanecount_wavewidth_u32_b1(i1 zeroext true) #10
  %3 = tail call spir_func i32 @_Z8popcountj(i32 %2) #2
  %4 = icmp eq i32 %3, 1
  br i1 %4, label %5, label %37

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %7 = bitcast float %0 to i32
  %8 = xor i32 %6, 1
  %9 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %7, i32 %8, i32 -8388608, i1 zeroext false) #10
  %10 = bitcast i32 %9 to float
  %11 = tail call spir_func float @_Z3maxff(float %0, float %10) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %12 = bitcast float %11 to i32
  %13 = xor i32 %6, 2
  %14 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %12, i32 %13, i32 -8388608, i1 zeroext false) #10
  %15 = bitcast i32 %14 to float
  %16 = tail call spir_func float @_Z3maxff(float %11, float %15) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %17 = bitcast float %16 to i32
  %18 = xor i32 %6, 4
  %19 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %17, i32 %18, i32 -8388608, i1 zeroext false) #10
  %20 = bitcast i32 %19 to float
  %21 = tail call spir_func float @_Z3maxff(float %16, float %20) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %22 = bitcast float %21 to i32
  %23 = xor i32 %6, 8
  %24 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %22, i32 %23, i32 -8388608, i1 zeroext false) #10
  %25 = bitcast i32 %24 to float
  %26 = tail call spir_func float @_Z3maxff(float %21, float %25) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %27 = bitcast float %26 to i32
  %28 = xor i32 %6, 16
  %29 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %27, i32 %28, i32 -8388608, i1 zeroext false) #10
  %30 = bitcast i32 %29 to float
  %31 = tail call spir_func float @_Z3maxff(float %26, float %30) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %32 = bitcast float %31 to i32
  %33 = xor i32 %6, 32
  %34 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %32, i32 %33, i32 -8388608, i1 zeroext false) #10
  %35 = bitcast i32 %34 to float
  %36 = tail call spir_func float @_Z3maxff(float %31, float %35) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  br label %41

; <label>:37                                      ; preds = %1
  %38 = tail call spir_func float @_Z28sub_group_scan_inclusive_maxf(float %0) #11
  %39 = add i32 %2, -1
  %40 = tail call spir_func float @_Z19sub_group_broadcastfj(float %38, i32 %39) #11
  br label %41

; <label>:41                                      ; preds = %37, %5
  %42 = phi float [ %36, %5 ], [ %40, %37 ]
  ret float %42
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func double @_Z20sub_group_reduce_maxd(double) #6 {
  %2 = tail call spir_func i32 @__hsail_activelanecount_wavewidth_u32_b1(i1 zeroext true) #10
  %3 = tail call spir_func i32 @_Z8popcountj(i32 %2) #2
  %4 = icmp eq i32 %3, 1
  br i1 %4, label %5, label %37

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %7 = bitcast double %0 to i64
  %8 = xor i32 %6, 1
  %9 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %7, i32 %8, i64 -4503599627370496, i1 zeroext false) #10
  %10 = bitcast i64 %9 to double
  %11 = tail call spir_func double @_Z3maxdd(double %0, double %10) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %12 = bitcast double %11 to i64
  %13 = xor i32 %6, 2
  %14 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %12, i32 %13, i64 -4503599627370496, i1 zeroext false) #10
  %15 = bitcast i64 %14 to double
  %16 = tail call spir_func double @_Z3maxdd(double %11, double %15) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %17 = bitcast double %16 to i64
  %18 = xor i32 %6, 4
  %19 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %17, i32 %18, i64 -4503599627370496, i1 zeroext false) #10
  %20 = bitcast i64 %19 to double
  %21 = tail call spir_func double @_Z3maxdd(double %16, double %20) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %22 = bitcast double %21 to i64
  %23 = xor i32 %6, 8
  %24 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %22, i32 %23, i64 -4503599627370496, i1 zeroext false) #10
  %25 = bitcast i64 %24 to double
  %26 = tail call spir_func double @_Z3maxdd(double %21, double %25) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %27 = bitcast double %26 to i64
  %28 = xor i32 %6, 16
  %29 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %27, i32 %28, i64 -4503599627370496, i1 zeroext false) #10
  %30 = bitcast i64 %29 to double
  %31 = tail call spir_func double @_Z3maxdd(double %26, double %30) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %32 = bitcast double %31 to i64
  %33 = xor i32 %6, 32
  %34 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %32, i32 %33, i64 -4503599627370496, i1 zeroext false) #10
  %35 = bitcast i64 %34 to double
  %36 = tail call spir_func double @_Z3maxdd(double %31, double %35) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  br label %41

; <label>:37                                      ; preds = %1
  %38 = tail call spir_func double @_Z28sub_group_scan_inclusive_maxd(double %0) #11
  %39 = add i32 %2, -1
  %40 = tail call spir_func double @_Z19sub_group_broadcastdj(double %38, i32 %39) #11
  br label %41

; <label>:41                                      ; preds = %37, %5
  %42 = phi double [ %36, %5 ], [ %40, %37 ]
  ret double %42
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z28sub_group_scan_exclusive_addi(i32) #6 {
  %2 = tail call spir_func i32 @_Z28sub_group_scan_inclusive_addi(i32 %0)
  %3 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %4 = add i32 %3, 63
  %5 = and i32 %4, 63
  %6 = icmp eq i32 %3, 0
  %7 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %2, i32 %5, i32 0, i1 zeroext %6) #10
  ret i32 %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z28sub_group_scan_inclusive_addi(i32) #6 {
  %2 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %3 = add i32 %2, 63
  %4 = and i32 %3, 63
  %5 = icmp eq i32 %2, 0
  %6 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %0, i32 %4, i32 0, i1 zeroext %5) #10
  %7 = add nsw i32 %6, %0
  tail call spir_func void @__hsail_wavebarrier() #11
  %8 = add i32 %2, 62
  %9 = and i32 %8, 63
  %10 = icmp ult i32 %2, 2
  %11 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %7, i32 %9, i32 0, i1 zeroext %10) #10
  %12 = add nsw i32 %11, %7
  tail call spir_func void @__hsail_wavebarrier() #11
  %13 = add i32 %2, 60
  %14 = and i32 %13, 63
  %15 = icmp ult i32 %2, 4
  %16 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %12, i32 %14, i32 0, i1 zeroext %15) #10
  %17 = add nsw i32 %16, %12
  tail call spir_func void @__hsail_wavebarrier() #11
  %18 = add i32 %2, 56
  %19 = and i32 %18, 63
  %20 = icmp ult i32 %2, 8
  %21 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %17, i32 %19, i32 0, i1 zeroext %20) #10
  %22 = add nsw i32 %21, %17
  tail call spir_func void @__hsail_wavebarrier() #11
  %23 = add i32 %2, 48
  %24 = and i32 %23, 63
  %25 = icmp ult i32 %2, 16
  %26 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %22, i32 %24, i32 0, i1 zeroext %25) #10
  %27 = add nsw i32 %26, %22
  tail call spir_func void @__hsail_wavebarrier() #11
  %28 = add i32 %2, 32
  %29 = and i32 %28, 63
  %30 = icmp ult i32 %2, 32
  %31 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %27, i32 %29, i32 0, i1 zeroext %30) #10
  %32 = add nsw i32 %31, %27
  tail call spir_func void @__hsail_wavebarrier() #11
  ret i32 %32
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z28sub_group_scan_exclusive_mini(i32) #6 {
  %2 = tail call spir_func i32 @_Z28sub_group_scan_inclusive_mini(i32 %0)
  %3 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %4 = add i32 %3, 63
  %5 = and i32 %4, 63
  %6 = icmp eq i32 %3, 0
  %7 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %2, i32 %5, i32 2147483647, i1 zeroext %6) #10
  ret i32 %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z28sub_group_scan_inclusive_mini(i32) #6 {
  %2 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %3 = add i32 %2, 63
  %4 = and i32 %3, 63
  %5 = icmp eq i32 %2, 0
  %6 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %0, i32 %4, i32 2147483647, i1 zeroext %5) #10
  %7 = tail call spir_func i32 @_Z3minii(i32 %0, i32 %6) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %8 = add i32 %2, 62
  %9 = and i32 %8, 63
  %10 = icmp ult i32 %2, 2
  %11 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %7, i32 %9, i32 2147483647, i1 zeroext %10) #10
  %12 = tail call spir_func i32 @_Z3minii(i32 %7, i32 %11) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %13 = add i32 %2, 60
  %14 = and i32 %13, 63
  %15 = icmp ult i32 %2, 4
  %16 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %12, i32 %14, i32 2147483647, i1 zeroext %15) #10
  %17 = tail call spir_func i32 @_Z3minii(i32 %12, i32 %16) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %18 = add i32 %2, 56
  %19 = and i32 %18, 63
  %20 = icmp ult i32 %2, 8
  %21 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %17, i32 %19, i32 2147483647, i1 zeroext %20) #10
  %22 = tail call spir_func i32 @_Z3minii(i32 %17, i32 %21) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %23 = add i32 %2, 48
  %24 = and i32 %23, 63
  %25 = icmp ult i32 %2, 16
  %26 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %22, i32 %24, i32 2147483647, i1 zeroext %25) #10
  %27 = tail call spir_func i32 @_Z3minii(i32 %22, i32 %26) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %28 = add i32 %2, 32
  %29 = and i32 %28, 63
  %30 = icmp ult i32 %2, 32
  %31 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %27, i32 %29, i32 2147483647, i1 zeroext %30) #10
  %32 = tail call spir_func i32 @_Z3minii(i32 %27, i32 %31) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  ret i32 %32
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z28sub_group_scan_exclusive_maxi(i32) #6 {
  %2 = tail call spir_func i32 @_Z28sub_group_scan_inclusive_maxi(i32 %0)
  %3 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %4 = add i32 %3, 63
  %5 = and i32 %4, 63
  %6 = icmp eq i32 %3, 0
  %7 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %2, i32 %5, i32 -2147483648, i1 zeroext %6) #10
  ret i32 %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z28sub_group_scan_inclusive_maxi(i32) #6 {
  %2 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %3 = add i32 %2, 63
  %4 = and i32 %3, 63
  %5 = icmp eq i32 %2, 0
  %6 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %0, i32 %4, i32 -2147483648, i1 zeroext %5) #10
  %7 = tail call spir_func i32 @_Z3maxii(i32 %0, i32 %6) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %8 = add i32 %2, 62
  %9 = and i32 %8, 63
  %10 = icmp ult i32 %2, 2
  %11 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %7, i32 %9, i32 -2147483648, i1 zeroext %10) #10
  %12 = tail call spir_func i32 @_Z3maxii(i32 %7, i32 %11) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %13 = add i32 %2, 60
  %14 = and i32 %13, 63
  %15 = icmp ult i32 %2, 4
  %16 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %12, i32 %14, i32 -2147483648, i1 zeroext %15) #10
  %17 = tail call spir_func i32 @_Z3maxii(i32 %12, i32 %16) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %18 = add i32 %2, 56
  %19 = and i32 %18, 63
  %20 = icmp ult i32 %2, 8
  %21 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %17, i32 %19, i32 -2147483648, i1 zeroext %20) #10
  %22 = tail call spir_func i32 @_Z3maxii(i32 %17, i32 %21) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %23 = add i32 %2, 48
  %24 = and i32 %23, 63
  %25 = icmp ult i32 %2, 16
  %26 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %22, i32 %24, i32 -2147483648, i1 zeroext %25) #10
  %27 = tail call spir_func i32 @_Z3maxii(i32 %22, i32 %26) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %28 = add i32 %2, 32
  %29 = and i32 %28, 63
  %30 = icmp ult i32 %2, 32
  %31 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %27, i32 %29, i32 -2147483648, i1 zeroext %30) #10
  %32 = tail call spir_func i32 @_Z3maxii(i32 %27, i32 %31) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  ret i32 %32
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z28sub_group_scan_exclusive_addj(i32) #6 {
  %2 = tail call spir_func i32 @_Z28sub_group_scan_inclusive_addj(i32 %0)
  %3 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %4 = add i32 %3, 63
  %5 = and i32 %4, 63
  %6 = icmp eq i32 %3, 0
  %7 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %2, i32 %5, i32 0, i1 zeroext %6) #10
  ret i32 %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z28sub_group_scan_inclusive_addj(i32) #6 {
  %2 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %3 = add i32 %2, 63
  %4 = and i32 %3, 63
  %5 = icmp eq i32 %2, 0
  %6 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %0, i32 %4, i32 0, i1 zeroext %5) #10
  %7 = add i32 %6, %0
  tail call spir_func void @__hsail_wavebarrier() #11
  %8 = add i32 %2, 62
  %9 = and i32 %8, 63
  %10 = icmp ult i32 %2, 2
  %11 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %7, i32 %9, i32 0, i1 zeroext %10) #10
  %12 = add i32 %11, %7
  tail call spir_func void @__hsail_wavebarrier() #11
  %13 = add i32 %2, 60
  %14 = and i32 %13, 63
  %15 = icmp ult i32 %2, 4
  %16 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %12, i32 %14, i32 0, i1 zeroext %15) #10
  %17 = add i32 %16, %12
  tail call spir_func void @__hsail_wavebarrier() #11
  %18 = add i32 %2, 56
  %19 = and i32 %18, 63
  %20 = icmp ult i32 %2, 8
  %21 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %17, i32 %19, i32 0, i1 zeroext %20) #10
  %22 = add i32 %21, %17
  tail call spir_func void @__hsail_wavebarrier() #11
  %23 = add i32 %2, 48
  %24 = and i32 %23, 63
  %25 = icmp ult i32 %2, 16
  %26 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %22, i32 %24, i32 0, i1 zeroext %25) #10
  %27 = add i32 %26, %22
  tail call spir_func void @__hsail_wavebarrier() #11
  %28 = add i32 %2, 32
  %29 = and i32 %28, 63
  %30 = icmp ult i32 %2, 32
  %31 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %27, i32 %29, i32 0, i1 zeroext %30) #10
  %32 = add i32 %31, %27
  tail call spir_func void @__hsail_wavebarrier() #11
  ret i32 %32
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z28sub_group_scan_exclusive_minj(i32) #6 {
  %2 = tail call spir_func i32 @_Z28sub_group_scan_inclusive_minj(i32 %0)
  %3 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %4 = add i32 %3, 63
  %5 = and i32 %4, 63
  %6 = icmp eq i32 %3, 0
  %7 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %2, i32 %5, i32 -1, i1 zeroext %6) #10
  ret i32 %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z28sub_group_scan_inclusive_minj(i32) #6 {
  %2 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %3 = add i32 %2, 63
  %4 = and i32 %3, 63
  %5 = icmp eq i32 %2, 0
  %6 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %0, i32 %4, i32 -1, i1 zeroext %5) #10
  %7 = tail call spir_func i32 @_Z3minjj(i32 %0, i32 %6) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %8 = add i32 %2, 62
  %9 = and i32 %8, 63
  %10 = icmp ult i32 %2, 2
  %11 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %7, i32 %9, i32 -1, i1 zeroext %10) #10
  %12 = tail call spir_func i32 @_Z3minjj(i32 %7, i32 %11) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %13 = add i32 %2, 60
  %14 = and i32 %13, 63
  %15 = icmp ult i32 %2, 4
  %16 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %12, i32 %14, i32 -1, i1 zeroext %15) #10
  %17 = tail call spir_func i32 @_Z3minjj(i32 %12, i32 %16) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %18 = add i32 %2, 56
  %19 = and i32 %18, 63
  %20 = icmp ult i32 %2, 8
  %21 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %17, i32 %19, i32 -1, i1 zeroext %20) #10
  %22 = tail call spir_func i32 @_Z3minjj(i32 %17, i32 %21) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %23 = add i32 %2, 48
  %24 = and i32 %23, 63
  %25 = icmp ult i32 %2, 16
  %26 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %22, i32 %24, i32 -1, i1 zeroext %25) #10
  %27 = tail call spir_func i32 @_Z3minjj(i32 %22, i32 %26) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %28 = add i32 %2, 32
  %29 = and i32 %28, 63
  %30 = icmp ult i32 %2, 32
  %31 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %27, i32 %29, i32 -1, i1 zeroext %30) #10
  %32 = tail call spir_func i32 @_Z3minjj(i32 %27, i32 %31) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  ret i32 %32
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z28sub_group_scan_exclusive_maxj(i32) #6 {
  %2 = tail call spir_func i32 @_Z28sub_group_scan_inclusive_maxj(i32 %0)
  %3 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %4 = add i32 %3, 63
  %5 = and i32 %4, 63
  %6 = icmp eq i32 %3, 0
  %7 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %2, i32 %5, i32 0, i1 zeroext %6) #10
  ret i32 %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z28sub_group_scan_inclusive_maxj(i32) #6 {
  %2 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %3 = add i32 %2, 63
  %4 = and i32 %3, 63
  %5 = icmp eq i32 %2, 0
  %6 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %0, i32 %4, i32 0, i1 zeroext %5) #10
  %7 = tail call spir_func i32 @_Z3maxjj(i32 %0, i32 %6) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %8 = add i32 %2, 62
  %9 = and i32 %8, 63
  %10 = icmp ult i32 %2, 2
  %11 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %7, i32 %9, i32 0, i1 zeroext %10) #10
  %12 = tail call spir_func i32 @_Z3maxjj(i32 %7, i32 %11) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %13 = add i32 %2, 60
  %14 = and i32 %13, 63
  %15 = icmp ult i32 %2, 4
  %16 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %12, i32 %14, i32 0, i1 zeroext %15) #10
  %17 = tail call spir_func i32 @_Z3maxjj(i32 %12, i32 %16) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %18 = add i32 %2, 56
  %19 = and i32 %18, 63
  %20 = icmp ult i32 %2, 8
  %21 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %17, i32 %19, i32 0, i1 zeroext %20) #10
  %22 = tail call spir_func i32 @_Z3maxjj(i32 %17, i32 %21) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %23 = add i32 %2, 48
  %24 = and i32 %23, 63
  %25 = icmp ult i32 %2, 16
  %26 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %22, i32 %24, i32 0, i1 zeroext %25) #10
  %27 = tail call spir_func i32 @_Z3maxjj(i32 %22, i32 %26) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %28 = add i32 %2, 32
  %29 = and i32 %28, 63
  %30 = icmp ult i32 %2, 32
  %31 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %27, i32 %29, i32 0, i1 zeroext %30) #10
  %32 = tail call spir_func i32 @_Z3maxjj(i32 %27, i32 %31) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  ret i32 %32
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @_Z28sub_group_scan_exclusive_addl(i64) #6 {
  %2 = tail call spir_func i64 @_Z28sub_group_scan_inclusive_addl(i64 %0)
  %3 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %4 = add i32 %3, 63
  %5 = and i32 %4, 63
  %6 = icmp eq i32 %3, 0
  %7 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %2, i32 %5, i64 0, i1 zeroext %6) #10
  ret i64 %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @_Z28sub_group_scan_inclusive_addl(i64) #6 {
  %2 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %3 = add i32 %2, 63
  %4 = and i32 %3, 63
  %5 = icmp eq i32 %2, 0
  %6 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %0, i32 %4, i64 0, i1 zeroext %5) #10
  %7 = add nsw i64 %6, %0
  tail call spir_func void @__hsail_wavebarrier() #11
  %8 = add i32 %2, 62
  %9 = and i32 %8, 63
  %10 = icmp ult i32 %2, 2
  %11 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %7, i32 %9, i64 0, i1 zeroext %10) #10
  %12 = add nsw i64 %11, %7
  tail call spir_func void @__hsail_wavebarrier() #11
  %13 = add i32 %2, 60
  %14 = and i32 %13, 63
  %15 = icmp ult i32 %2, 4
  %16 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %12, i32 %14, i64 0, i1 zeroext %15) #10
  %17 = add nsw i64 %16, %12
  tail call spir_func void @__hsail_wavebarrier() #11
  %18 = add i32 %2, 56
  %19 = and i32 %18, 63
  %20 = icmp ult i32 %2, 8
  %21 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %17, i32 %19, i64 0, i1 zeroext %20) #10
  %22 = add nsw i64 %21, %17
  tail call spir_func void @__hsail_wavebarrier() #11
  %23 = add i32 %2, 48
  %24 = and i32 %23, 63
  %25 = icmp ult i32 %2, 16
  %26 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %22, i32 %24, i64 0, i1 zeroext %25) #10
  %27 = add nsw i64 %26, %22
  tail call spir_func void @__hsail_wavebarrier() #11
  %28 = add i32 %2, 32
  %29 = and i32 %28, 63
  %30 = icmp ult i32 %2, 32
  %31 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %27, i32 %29, i64 0, i1 zeroext %30) #10
  %32 = add nsw i64 %31, %27
  tail call spir_func void @__hsail_wavebarrier() #11
  ret i64 %32
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @_Z28sub_group_scan_exclusive_minl(i64) #6 {
  %2 = tail call spir_func i64 @_Z28sub_group_scan_inclusive_minl(i64 %0)
  %3 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %4 = add i32 %3, 63
  %5 = and i32 %4, 63
  %6 = icmp eq i32 %3, 0
  %7 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %2, i32 %5, i64 9223372036854775807, i1 zeroext %6) #10
  ret i64 %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @_Z28sub_group_scan_inclusive_minl(i64) #6 {
  %2 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %3 = add i32 %2, 63
  %4 = and i32 %3, 63
  %5 = icmp eq i32 %2, 0
  %6 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %0, i32 %4, i64 9223372036854775807, i1 zeroext %5) #10
  %7 = tail call spir_func i64 @_Z3minll(i64 %0, i64 %6) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %8 = add i32 %2, 62
  %9 = and i32 %8, 63
  %10 = icmp ult i32 %2, 2
  %11 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %7, i32 %9, i64 9223372036854775807, i1 zeroext %10) #10
  %12 = tail call spir_func i64 @_Z3minll(i64 %7, i64 %11) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %13 = add i32 %2, 60
  %14 = and i32 %13, 63
  %15 = icmp ult i32 %2, 4
  %16 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %12, i32 %14, i64 9223372036854775807, i1 zeroext %15) #10
  %17 = tail call spir_func i64 @_Z3minll(i64 %12, i64 %16) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %18 = add i32 %2, 56
  %19 = and i32 %18, 63
  %20 = icmp ult i32 %2, 8
  %21 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %17, i32 %19, i64 9223372036854775807, i1 zeroext %20) #10
  %22 = tail call spir_func i64 @_Z3minll(i64 %17, i64 %21) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %23 = add i32 %2, 48
  %24 = and i32 %23, 63
  %25 = icmp ult i32 %2, 16
  %26 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %22, i32 %24, i64 9223372036854775807, i1 zeroext %25) #10
  %27 = tail call spir_func i64 @_Z3minll(i64 %22, i64 %26) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %28 = add i32 %2, 32
  %29 = and i32 %28, 63
  %30 = icmp ult i32 %2, 32
  %31 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %27, i32 %29, i64 9223372036854775807, i1 zeroext %30) #10
  %32 = tail call spir_func i64 @_Z3minll(i64 %27, i64 %31) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  ret i64 %32
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @_Z28sub_group_scan_exclusive_maxl(i64) #6 {
  %2 = tail call spir_func i64 @_Z28sub_group_scan_inclusive_maxl(i64 %0)
  %3 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %4 = add i32 %3, 63
  %5 = and i32 %4, 63
  %6 = icmp eq i32 %3, 0
  %7 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %2, i32 %5, i64 -9223372036854775808, i1 zeroext %6) #10
  ret i64 %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @_Z28sub_group_scan_inclusive_maxl(i64) #6 {
  %2 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %3 = add i32 %2, 63
  %4 = and i32 %3, 63
  %5 = icmp eq i32 %2, 0
  %6 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %0, i32 %4, i64 -9223372036854775808, i1 zeroext %5) #10
  %7 = tail call spir_func i64 @_Z3maxll(i64 %0, i64 %6) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %8 = add i32 %2, 62
  %9 = and i32 %8, 63
  %10 = icmp ult i32 %2, 2
  %11 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %7, i32 %9, i64 -9223372036854775808, i1 zeroext %10) #10
  %12 = tail call spir_func i64 @_Z3maxll(i64 %7, i64 %11) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %13 = add i32 %2, 60
  %14 = and i32 %13, 63
  %15 = icmp ult i32 %2, 4
  %16 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %12, i32 %14, i64 -9223372036854775808, i1 zeroext %15) #10
  %17 = tail call spir_func i64 @_Z3maxll(i64 %12, i64 %16) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %18 = add i32 %2, 56
  %19 = and i32 %18, 63
  %20 = icmp ult i32 %2, 8
  %21 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %17, i32 %19, i64 -9223372036854775808, i1 zeroext %20) #10
  %22 = tail call spir_func i64 @_Z3maxll(i64 %17, i64 %21) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %23 = add i32 %2, 48
  %24 = and i32 %23, 63
  %25 = icmp ult i32 %2, 16
  %26 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %22, i32 %24, i64 -9223372036854775808, i1 zeroext %25) #10
  %27 = tail call spir_func i64 @_Z3maxll(i64 %22, i64 %26) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %28 = add i32 %2, 32
  %29 = and i32 %28, 63
  %30 = icmp ult i32 %2, 32
  %31 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %27, i32 %29, i64 -9223372036854775808, i1 zeroext %30) #10
  %32 = tail call spir_func i64 @_Z3maxll(i64 %27, i64 %31) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  ret i64 %32
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @_Z28sub_group_scan_exclusive_addm(i64) #6 {
  %2 = tail call spir_func i64 @_Z28sub_group_scan_inclusive_addm(i64 %0)
  %3 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %4 = add i32 %3, 63
  %5 = and i32 %4, 63
  %6 = icmp eq i32 %3, 0
  %7 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %2, i32 %5, i64 0, i1 zeroext %6) #10
  ret i64 %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @_Z28sub_group_scan_inclusive_addm(i64) #6 {
  %2 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %3 = add i32 %2, 63
  %4 = and i32 %3, 63
  %5 = icmp eq i32 %2, 0
  %6 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %0, i32 %4, i64 0, i1 zeroext %5) #10
  %7 = add i64 %6, %0
  tail call spir_func void @__hsail_wavebarrier() #11
  %8 = add i32 %2, 62
  %9 = and i32 %8, 63
  %10 = icmp ult i32 %2, 2
  %11 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %7, i32 %9, i64 0, i1 zeroext %10) #10
  %12 = add i64 %11, %7
  tail call spir_func void @__hsail_wavebarrier() #11
  %13 = add i32 %2, 60
  %14 = and i32 %13, 63
  %15 = icmp ult i32 %2, 4
  %16 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %12, i32 %14, i64 0, i1 zeroext %15) #10
  %17 = add i64 %16, %12
  tail call spir_func void @__hsail_wavebarrier() #11
  %18 = add i32 %2, 56
  %19 = and i32 %18, 63
  %20 = icmp ult i32 %2, 8
  %21 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %17, i32 %19, i64 0, i1 zeroext %20) #10
  %22 = add i64 %21, %17
  tail call spir_func void @__hsail_wavebarrier() #11
  %23 = add i32 %2, 48
  %24 = and i32 %23, 63
  %25 = icmp ult i32 %2, 16
  %26 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %22, i32 %24, i64 0, i1 zeroext %25) #10
  %27 = add i64 %26, %22
  tail call spir_func void @__hsail_wavebarrier() #11
  %28 = add i32 %2, 32
  %29 = and i32 %28, 63
  %30 = icmp ult i32 %2, 32
  %31 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %27, i32 %29, i64 0, i1 zeroext %30) #10
  %32 = add i64 %31, %27
  tail call spir_func void @__hsail_wavebarrier() #11
  ret i64 %32
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @_Z28sub_group_scan_exclusive_minm(i64) #6 {
  %2 = tail call spir_func i64 @_Z28sub_group_scan_inclusive_minm(i64 %0)
  %3 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %4 = add i32 %3, 63
  %5 = and i32 %4, 63
  %6 = icmp eq i32 %3, 0
  %7 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %2, i32 %5, i64 -1, i1 zeroext %6) #10
  ret i64 %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @_Z28sub_group_scan_inclusive_minm(i64) #6 {
  %2 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %3 = add i32 %2, 63
  %4 = and i32 %3, 63
  %5 = icmp eq i32 %2, 0
  %6 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %0, i32 %4, i64 -1, i1 zeroext %5) #10
  %7 = tail call spir_func i64 @_Z3minmm(i64 %0, i64 %6) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %8 = add i32 %2, 62
  %9 = and i32 %8, 63
  %10 = icmp ult i32 %2, 2
  %11 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %7, i32 %9, i64 -1, i1 zeroext %10) #10
  %12 = tail call spir_func i64 @_Z3minmm(i64 %7, i64 %11) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %13 = add i32 %2, 60
  %14 = and i32 %13, 63
  %15 = icmp ult i32 %2, 4
  %16 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %12, i32 %14, i64 -1, i1 zeroext %15) #10
  %17 = tail call spir_func i64 @_Z3minmm(i64 %12, i64 %16) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %18 = add i32 %2, 56
  %19 = and i32 %18, 63
  %20 = icmp ult i32 %2, 8
  %21 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %17, i32 %19, i64 -1, i1 zeroext %20) #10
  %22 = tail call spir_func i64 @_Z3minmm(i64 %17, i64 %21) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %23 = add i32 %2, 48
  %24 = and i32 %23, 63
  %25 = icmp ult i32 %2, 16
  %26 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %22, i32 %24, i64 -1, i1 zeroext %25) #10
  %27 = tail call spir_func i64 @_Z3minmm(i64 %22, i64 %26) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %28 = add i32 %2, 32
  %29 = and i32 %28, 63
  %30 = icmp ult i32 %2, 32
  %31 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %27, i32 %29, i64 -1, i1 zeroext %30) #10
  %32 = tail call spir_func i64 @_Z3minmm(i64 %27, i64 %31) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  ret i64 %32
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @_Z28sub_group_scan_exclusive_maxm(i64) #6 {
  %2 = tail call spir_func i64 @_Z28sub_group_scan_inclusive_maxm(i64 %0)
  %3 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %4 = add i32 %3, 63
  %5 = and i32 %4, 63
  %6 = icmp eq i32 %3, 0
  %7 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %2, i32 %5, i64 0, i1 zeroext %6) #10
  ret i64 %7
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @_Z28sub_group_scan_inclusive_maxm(i64) #6 {
  %2 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %3 = add i32 %2, 63
  %4 = and i32 %3, 63
  %5 = icmp eq i32 %2, 0
  %6 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %0, i32 %4, i64 0, i1 zeroext %5) #10
  %7 = tail call spir_func i64 @_Z3maxmm(i64 %0, i64 %6) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %8 = add i32 %2, 62
  %9 = and i32 %8, 63
  %10 = icmp ult i32 %2, 2
  %11 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %7, i32 %9, i64 0, i1 zeroext %10) #10
  %12 = tail call spir_func i64 @_Z3maxmm(i64 %7, i64 %11) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %13 = add i32 %2, 60
  %14 = and i32 %13, 63
  %15 = icmp ult i32 %2, 4
  %16 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %12, i32 %14, i64 0, i1 zeroext %15) #10
  %17 = tail call spir_func i64 @_Z3maxmm(i64 %12, i64 %16) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %18 = add i32 %2, 56
  %19 = and i32 %18, 63
  %20 = icmp ult i32 %2, 8
  %21 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %17, i32 %19, i64 0, i1 zeroext %20) #10
  %22 = tail call spir_func i64 @_Z3maxmm(i64 %17, i64 %21) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %23 = add i32 %2, 48
  %24 = and i32 %23, 63
  %25 = icmp ult i32 %2, 16
  %26 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %22, i32 %24, i64 0, i1 zeroext %25) #10
  %27 = tail call spir_func i64 @_Z3maxmm(i64 %22, i64 %26) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %28 = add i32 %2, 32
  %29 = and i32 %28, 63
  %30 = icmp ult i32 %2, 32
  %31 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %27, i32 %29, i64 0, i1 zeroext %30) #10
  %32 = tail call spir_func i64 @_Z3maxmm(i64 %27, i64 %31) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  ret i64 %32
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @_Z28sub_group_scan_exclusive_addf(float) #6 {
  %2 = tail call spir_func float @_Z28sub_group_scan_inclusive_addf(float %0)
  %3 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %4 = bitcast float %2 to i32
  %5 = add i32 %3, 63
  %6 = and i32 %5, 63
  %7 = icmp eq i32 %3, 0
  %8 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %4, i32 %6, i32 0, i1 zeroext %7) #10
  %9 = bitcast i32 %8 to float
  ret float %9
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @_Z28sub_group_scan_inclusive_addf(float) #6 {
  %2 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %3 = bitcast float %0 to i32
  %4 = add i32 %2, 63
  %5 = and i32 %4, 63
  %6 = icmp eq i32 %2, 0
  %7 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %3, i32 %5, i32 0, i1 zeroext %6) #10
  %8 = bitcast i32 %7 to float
  %9 = fadd float %8, %0
  tail call spir_func void @__hsail_wavebarrier() #11
  %10 = bitcast float %9 to i32
  %11 = add i32 %2, 62
  %12 = and i32 %11, 63
  %13 = icmp ult i32 %2, 2
  %14 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %10, i32 %12, i32 0, i1 zeroext %13) #10
  %15 = bitcast i32 %14 to float
  %16 = fadd float %9, %15
  tail call spir_func void @__hsail_wavebarrier() #11
  %17 = bitcast float %16 to i32
  %18 = add i32 %2, 60
  %19 = and i32 %18, 63
  %20 = icmp ult i32 %2, 4
  %21 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %17, i32 %19, i32 0, i1 zeroext %20) #10
  %22 = bitcast i32 %21 to float
  %23 = fadd float %16, %22
  tail call spir_func void @__hsail_wavebarrier() #11
  %24 = bitcast float %23 to i32
  %25 = add i32 %2, 56
  %26 = and i32 %25, 63
  %27 = icmp ult i32 %2, 8
  %28 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %24, i32 %26, i32 0, i1 zeroext %27) #10
  %29 = bitcast i32 %28 to float
  %30 = fadd float %23, %29
  tail call spir_func void @__hsail_wavebarrier() #11
  %31 = bitcast float %30 to i32
  %32 = add i32 %2, 48
  %33 = and i32 %32, 63
  %34 = icmp ult i32 %2, 16
  %35 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %31, i32 %33, i32 0, i1 zeroext %34) #10
  %36 = bitcast i32 %35 to float
  %37 = fadd float %30, %36
  tail call spir_func void @__hsail_wavebarrier() #11
  %38 = bitcast float %37 to i32
  %39 = add i32 %2, 32
  %40 = and i32 %39, 63
  %41 = icmp ult i32 %2, 32
  %42 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %38, i32 %40, i32 0, i1 zeroext %41) #10
  %43 = bitcast i32 %42 to float
  %44 = fadd float %37, %43
  tail call spir_func void @__hsail_wavebarrier() #11
  ret float %44
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @_Z28sub_group_scan_exclusive_minf(float) #6 {
  %2 = tail call spir_func float @_Z28sub_group_scan_inclusive_minf(float %0)
  %3 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %4 = bitcast float %2 to i32
  %5 = add i32 %3, 63
  %6 = and i32 %5, 63
  %7 = icmp eq i32 %3, 0
  %8 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %4, i32 %6, i32 2139095040, i1 zeroext %7) #10
  %9 = bitcast i32 %8 to float
  ret float %9
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @_Z28sub_group_scan_inclusive_minf(float) #6 {
  %2 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %3 = bitcast float %0 to i32
  %4 = add i32 %2, 63
  %5 = and i32 %4, 63
  %6 = icmp eq i32 %2, 0
  %7 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %3, i32 %5, i32 2139095040, i1 zeroext %6) #10
  %8 = bitcast i32 %7 to float
  %9 = tail call spir_func float @_Z3minff(float %0, float %8) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %10 = bitcast float %9 to i32
  %11 = add i32 %2, 62
  %12 = and i32 %11, 63
  %13 = icmp ult i32 %2, 2
  %14 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %10, i32 %12, i32 2139095040, i1 zeroext %13) #10
  %15 = bitcast i32 %14 to float
  %16 = tail call spir_func float @_Z3minff(float %9, float %15) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %17 = bitcast float %16 to i32
  %18 = add i32 %2, 60
  %19 = and i32 %18, 63
  %20 = icmp ult i32 %2, 4
  %21 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %17, i32 %19, i32 2139095040, i1 zeroext %20) #10
  %22 = bitcast i32 %21 to float
  %23 = tail call spir_func float @_Z3minff(float %16, float %22) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %24 = bitcast float %23 to i32
  %25 = add i32 %2, 56
  %26 = and i32 %25, 63
  %27 = icmp ult i32 %2, 8
  %28 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %24, i32 %26, i32 2139095040, i1 zeroext %27) #10
  %29 = bitcast i32 %28 to float
  %30 = tail call spir_func float @_Z3minff(float %23, float %29) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %31 = bitcast float %30 to i32
  %32 = add i32 %2, 48
  %33 = and i32 %32, 63
  %34 = icmp ult i32 %2, 16
  %35 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %31, i32 %33, i32 2139095040, i1 zeroext %34) #10
  %36 = bitcast i32 %35 to float
  %37 = tail call spir_func float @_Z3minff(float %30, float %36) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %38 = bitcast float %37 to i32
  %39 = add i32 %2, 32
  %40 = and i32 %39, 63
  %41 = icmp ult i32 %2, 32
  %42 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %38, i32 %40, i32 2139095040, i1 zeroext %41) #10
  %43 = bitcast i32 %42 to float
  %44 = tail call spir_func float @_Z3minff(float %37, float %43) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  ret float %44
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @_Z28sub_group_scan_exclusive_maxf(float) #6 {
  %2 = tail call spir_func float @_Z28sub_group_scan_inclusive_maxf(float %0)
  %3 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %4 = bitcast float %2 to i32
  %5 = add i32 %3, 63
  %6 = and i32 %5, 63
  %7 = icmp eq i32 %3, 0
  %8 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %4, i32 %6, i32 -8388608, i1 zeroext %7) #10
  %9 = bitcast i32 %8 to float
  ret float %9
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @_Z28sub_group_scan_inclusive_maxf(float) #6 {
  %2 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %3 = bitcast float %0 to i32
  %4 = add i32 %2, 63
  %5 = and i32 %4, 63
  %6 = icmp eq i32 %2, 0
  %7 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %3, i32 %5, i32 -8388608, i1 zeroext %6) #10
  %8 = bitcast i32 %7 to float
  %9 = tail call spir_func float @_Z3maxff(float %0, float %8) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %10 = bitcast float %9 to i32
  %11 = add i32 %2, 62
  %12 = and i32 %11, 63
  %13 = icmp ult i32 %2, 2
  %14 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %10, i32 %12, i32 -8388608, i1 zeroext %13) #10
  %15 = bitcast i32 %14 to float
  %16 = tail call spir_func float @_Z3maxff(float %9, float %15) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %17 = bitcast float %16 to i32
  %18 = add i32 %2, 60
  %19 = and i32 %18, 63
  %20 = icmp ult i32 %2, 4
  %21 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %17, i32 %19, i32 -8388608, i1 zeroext %20) #10
  %22 = bitcast i32 %21 to float
  %23 = tail call spir_func float @_Z3maxff(float %16, float %22) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %24 = bitcast float %23 to i32
  %25 = add i32 %2, 56
  %26 = and i32 %25, 63
  %27 = icmp ult i32 %2, 8
  %28 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %24, i32 %26, i32 -8388608, i1 zeroext %27) #10
  %29 = bitcast i32 %28 to float
  %30 = tail call spir_func float @_Z3maxff(float %23, float %29) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %31 = bitcast float %30 to i32
  %32 = add i32 %2, 48
  %33 = and i32 %32, 63
  %34 = icmp ult i32 %2, 16
  %35 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %31, i32 %33, i32 -8388608, i1 zeroext %34) #10
  %36 = bitcast i32 %35 to float
  %37 = tail call spir_func float @_Z3maxff(float %30, float %36) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %38 = bitcast float %37 to i32
  %39 = add i32 %2, 32
  %40 = and i32 %39, 63
  %41 = icmp ult i32 %2, 32
  %42 = tail call spir_func i32 @__hsail_activelaneshuffle_wavewidth_b32(i32 %38, i32 %40, i32 -8388608, i1 zeroext %41) #10
  %43 = bitcast i32 %42 to float
  %44 = tail call spir_func float @_Z3maxff(float %37, float %43) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  ret float %44
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func double @_Z28sub_group_scan_exclusive_addd(double) #6 {
  %2 = tail call spir_func double @_Z28sub_group_scan_inclusive_addd(double %0)
  %3 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %4 = bitcast double %2 to i64
  %5 = add i32 %3, 63
  %6 = and i32 %5, 63
  %7 = icmp eq i32 %3, 0
  %8 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %4, i32 %6, i64 0, i1 zeroext %7) #10
  %9 = bitcast i64 %8 to double
  ret double %9
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func double @_Z28sub_group_scan_inclusive_addd(double) #6 {
  %2 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %3 = bitcast double %0 to i64
  %4 = add i32 %2, 63
  %5 = and i32 %4, 63
  %6 = icmp eq i32 %2, 0
  %7 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %3, i32 %5, i64 0, i1 zeroext %6) #10
  %8 = bitcast i64 %7 to double
  %9 = fadd double %8, %0
  tail call spir_func void @__hsail_wavebarrier() #11
  %10 = bitcast double %9 to i64
  %11 = add i32 %2, 62
  %12 = and i32 %11, 63
  %13 = icmp ult i32 %2, 2
  %14 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %10, i32 %12, i64 0, i1 zeroext %13) #10
  %15 = bitcast i64 %14 to double
  %16 = fadd double %9, %15
  tail call spir_func void @__hsail_wavebarrier() #11
  %17 = bitcast double %16 to i64
  %18 = add i32 %2, 60
  %19 = and i32 %18, 63
  %20 = icmp ult i32 %2, 4
  %21 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %17, i32 %19, i64 0, i1 zeroext %20) #10
  %22 = bitcast i64 %21 to double
  %23 = fadd double %16, %22
  tail call spir_func void @__hsail_wavebarrier() #11
  %24 = bitcast double %23 to i64
  %25 = add i32 %2, 56
  %26 = and i32 %25, 63
  %27 = icmp ult i32 %2, 8
  %28 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %24, i32 %26, i64 0, i1 zeroext %27) #10
  %29 = bitcast i64 %28 to double
  %30 = fadd double %23, %29
  tail call spir_func void @__hsail_wavebarrier() #11
  %31 = bitcast double %30 to i64
  %32 = add i32 %2, 48
  %33 = and i32 %32, 63
  %34 = icmp ult i32 %2, 16
  %35 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %31, i32 %33, i64 0, i1 zeroext %34) #10
  %36 = bitcast i64 %35 to double
  %37 = fadd double %30, %36
  tail call spir_func void @__hsail_wavebarrier() #11
  %38 = bitcast double %37 to i64
  %39 = add i32 %2, 32
  %40 = and i32 %39, 63
  %41 = icmp ult i32 %2, 32
  %42 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %38, i32 %40, i64 0, i1 zeroext %41) #10
  %43 = bitcast i64 %42 to double
  %44 = fadd double %37, %43
  tail call spir_func void @__hsail_wavebarrier() #11
  ret double %44
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func double @_Z28sub_group_scan_exclusive_mind(double) #6 {
  %2 = tail call spir_func double @_Z28sub_group_scan_inclusive_mind(double %0)
  %3 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %4 = bitcast double %2 to i64
  %5 = add i32 %3, 63
  %6 = and i32 %5, 63
  %7 = icmp eq i32 %3, 0
  %8 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %4, i32 %6, i64 9218868437227405312, i1 zeroext %7) #10
  %9 = bitcast i64 %8 to double
  ret double %9
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func double @_Z28sub_group_scan_inclusive_mind(double) #6 {
  %2 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %3 = bitcast double %0 to i64
  %4 = add i32 %2, 63
  %5 = and i32 %4, 63
  %6 = icmp eq i32 %2, 0
  %7 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %3, i32 %5, i64 9218868437227405312, i1 zeroext %6) #10
  %8 = bitcast i64 %7 to double
  %9 = tail call spir_func double @_Z3mindd(double %0, double %8) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %10 = bitcast double %9 to i64
  %11 = add i32 %2, 62
  %12 = and i32 %11, 63
  %13 = icmp ult i32 %2, 2
  %14 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %10, i32 %12, i64 9218868437227405312, i1 zeroext %13) #10
  %15 = bitcast i64 %14 to double
  %16 = tail call spir_func double @_Z3mindd(double %9, double %15) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %17 = bitcast double %16 to i64
  %18 = add i32 %2, 60
  %19 = and i32 %18, 63
  %20 = icmp ult i32 %2, 4
  %21 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %17, i32 %19, i64 9218868437227405312, i1 zeroext %20) #10
  %22 = bitcast i64 %21 to double
  %23 = tail call spir_func double @_Z3mindd(double %16, double %22) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %24 = bitcast double %23 to i64
  %25 = add i32 %2, 56
  %26 = and i32 %25, 63
  %27 = icmp ult i32 %2, 8
  %28 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %24, i32 %26, i64 9218868437227405312, i1 zeroext %27) #10
  %29 = bitcast i64 %28 to double
  %30 = tail call spir_func double @_Z3mindd(double %23, double %29) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %31 = bitcast double %30 to i64
  %32 = add i32 %2, 48
  %33 = and i32 %32, 63
  %34 = icmp ult i32 %2, 16
  %35 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %31, i32 %33, i64 9218868437227405312, i1 zeroext %34) #10
  %36 = bitcast i64 %35 to double
  %37 = tail call spir_func double @_Z3mindd(double %30, double %36) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %38 = bitcast double %37 to i64
  %39 = add i32 %2, 32
  %40 = and i32 %39, 63
  %41 = icmp ult i32 %2, 32
  %42 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %38, i32 %40, i64 9218868437227405312, i1 zeroext %41) #10
  %43 = bitcast i64 %42 to double
  %44 = tail call spir_func double @_Z3mindd(double %37, double %43) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  ret double %44
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func double @_Z28sub_group_scan_exclusive_maxd(double) #6 {
  %2 = tail call spir_func double @_Z28sub_group_scan_inclusive_maxd(double %0)
  %3 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %4 = bitcast double %2 to i64
  %5 = add i32 %3, 63
  %6 = and i32 %5, 63
  %7 = icmp eq i32 %3, 0
  %8 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %4, i32 %6, i64 -4503599627370496, i1 zeroext %7) #10
  %9 = bitcast i64 %8 to double
  ret double %9
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func double @_Z28sub_group_scan_inclusive_maxd(double) #6 {
  %2 = tail call spir_func i32 @__hsail_get_lane_id() #2
  %3 = bitcast double %0 to i64
  %4 = add i32 %2, 63
  %5 = and i32 %4, 63
  %6 = icmp eq i32 %2, 0
  %7 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %3, i32 %5, i64 -4503599627370496, i1 zeroext %6) #10
  %8 = bitcast i64 %7 to double
  %9 = tail call spir_func double @_Z3maxdd(double %0, double %8) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %10 = bitcast double %9 to i64
  %11 = add i32 %2, 62
  %12 = and i32 %11, 63
  %13 = icmp ult i32 %2, 2
  %14 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %10, i32 %12, i64 -4503599627370496, i1 zeroext %13) #10
  %15 = bitcast i64 %14 to double
  %16 = tail call spir_func double @_Z3maxdd(double %9, double %15) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %17 = bitcast double %16 to i64
  %18 = add i32 %2, 60
  %19 = and i32 %18, 63
  %20 = icmp ult i32 %2, 4
  %21 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %17, i32 %19, i64 -4503599627370496, i1 zeroext %20) #10
  %22 = bitcast i64 %21 to double
  %23 = tail call spir_func double @_Z3maxdd(double %16, double %22) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %24 = bitcast double %23 to i64
  %25 = add i32 %2, 56
  %26 = and i32 %25, 63
  %27 = icmp ult i32 %2, 8
  %28 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %24, i32 %26, i64 -4503599627370496, i1 zeroext %27) #10
  %29 = bitcast i64 %28 to double
  %30 = tail call spir_func double @_Z3maxdd(double %23, double %29) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %31 = bitcast double %30 to i64
  %32 = add i32 %2, 48
  %33 = and i32 %32, 63
  %34 = icmp ult i32 %2, 16
  %35 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %31, i32 %33, i64 -4503599627370496, i1 zeroext %34) #10
  %36 = bitcast i64 %35 to double
  %37 = tail call spir_func double @_Z3maxdd(double %30, double %36) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  %38 = bitcast double %37 to i64
  %39 = add i32 %2, 32
  %40 = and i32 %39, 63
  %41 = icmp ult i32 %2, 32
  %42 = tail call spir_func i64 @__hsail_activelaneshuffle_wavewidth_b64(i64 %38, i32 %40, i64 -4503599627370496, i1 zeroext %41) #10
  %43 = bitcast i64 %42 to double
  %44 = tail call spir_func double @_Z3maxdd(double %37, double %43) #2
  tail call spir_func void @__hsail_wavebarrier() #11
  ret double %44
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z14work_group_alli(i32) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func i32 @_Z13sub_group_alli(i32 %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %26, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = icmp eq i32 %6, 0
  br i1 %8, label %9, label %12

; <label>:9                                       ; preds = %5
  %10 = zext i32 %7 to i64
  %11 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %10
  store i32 %3, i32 addrspace(3)* %11, align 4
  br label %12

; <label>:12                                      ; preds = %9, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %13 = icmp eq i32 %7, 0
  br i1 %13, label %14, label %24

; <label>:14                                      ; preds = %12
  %15 = icmp ult i32 %6, %2
  br i1 %15, label %16, label %20

; <label>:16                                      ; preds = %14
  %17 = zext i32 %6 to i64
  %18 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %17
  %19 = load i32 addrspace(3)* %18, align 4
  br label %20

; <label>:20                                      ; preds = %16, %14
  %21 = phi i32 [ %19, %16 ], [ 1, %14 ]
  %22 = tail call spir_func i32 @_Z13sub_group_alli(i32 %21) #11
  br i1 %8, label %23, label %24

; <label>:23                                      ; preds = %20
  store i32 %22, i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), align 8
  br label %24

; <label>:24                                      ; preds = %23, %20, %12
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %25 = load i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), align 8
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %26

; <label>:26                                      ; preds = %24, %1
  %27 = phi i32 [ %25, %24 ], [ %3, %1 ]
  ret i32 %27
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z14work_group_anyi(i32) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func i32 @_Z13sub_group_anyi(i32 %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %26, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = icmp eq i32 %6, 0
  br i1 %8, label %9, label %12

; <label>:9                                       ; preds = %5
  %10 = zext i32 %7 to i64
  %11 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %10
  store i32 %3, i32 addrspace(3)* %11, align 4
  br label %12

; <label>:12                                      ; preds = %9, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %13 = icmp eq i32 %7, 0
  br i1 %13, label %14, label %24

; <label>:14                                      ; preds = %12
  %15 = icmp ult i32 %6, %2
  br i1 %15, label %16, label %20

; <label>:16                                      ; preds = %14
  %17 = zext i32 %6 to i64
  %18 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %17
  %19 = load i32 addrspace(3)* %18, align 4
  br label %20

; <label>:20                                      ; preds = %16, %14
  %21 = phi i32 [ %19, %16 ], [ 0, %14 ]
  %22 = tail call spir_func i32 @_Z13sub_group_anyi(i32 %21) #11
  br i1 %8, label %23, label %24

; <label>:23                                      ; preds = %20
  store i32 %22, i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), align 8
  br label %24

; <label>:24                                      ; preds = %23, %20, %12
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %25 = load i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), align 8
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %26

; <label>:26                                      ; preds = %24, %1
  %27 = phi i32 [ %25, %24 ], [ %3, %1 ]
  ret i32 %27
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @_Z18work_group_barrierj12memory_scope(i32, i32) #6 {
  %3 = icmp eq i32 %0, 0
  br i1 %3, label %5, label %4

; <label>:4                                       ; preds = %2
  tail call spir_func void @_Z22atomic_work_item_fencej12memory_order12memory_scope(i32 %0, i32 2, i32 %1) #11
  tail call spir_func void @__hsail_barrier() #11
  tail call spir_func void @_Z22atomic_work_item_fencej12memory_order12memory_scope(i32 %0, i32 1, i32 %1) #11
  br label %6

; <label>:5                                       ; preds = %2
  tail call spir_func void @__hsail_barrier() #11
  br label %6

; <label>:6                                       ; preds = %5, %4
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func void @_Z18work_group_barrierj(i32) #6 {
  tail call spir_func void @_Z18work_group_barrierj12memory_scope(i32 %0, i32 1)
  ret void
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z20work_group_broadcastjm(i32, i64) #6 {
  %3 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %4 = icmp eq i32 %3, 1
  br i1 %4, label %5, label %8

; <label>:5                                       ; preds = %2
  %6 = trunc i64 %1 to i32
  %7 = tail call spir_func i32 @_Z19sub_group_broadcastjj(i32 %0, i32 %6) #11
  br label %14

; <label>:8                                       ; preds = %2
  %9 = tail call spir_func i64 @_Z12get_local_idj(i32 0) #2
  %10 = icmp eq i64 %9, %1
  br i1 %10, label %11, label %12

; <label>:11                                      ; preds = %8
  store i32 %0, i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), align 8
  br label %12

; <label>:12                                      ; preds = %11, %8
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %13 = load i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), align 8
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %14

; <label>:14                                      ; preds = %12, %5
  %15 = phi i32 [ %7, %5 ], [ %13, %12 ]
  ret i32 %15
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z20work_group_broadcastjmm(i32, i64, i64) #6 {
  %4 = tail call spir_func i64 @_Z12get_local_idj(i32 0) #2
  %5 = icmp eq i64 %4, %1
  br i1 %5, label %6, label %10

; <label>:6                                       ; preds = %3
  %7 = tail call spir_func i64 @_Z12get_local_idj(i32 1) #2
  %8 = icmp eq i64 %7, %2
  br i1 %8, label %9, label %10

; <label>:9                                       ; preds = %6
  store i32 %0, i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), align 8
  br label %10

; <label>:10                                      ; preds = %9, %6, %3
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %11 = load i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), align 8
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  ret i32 %11
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z20work_group_broadcastjmmm(i32, i64, i64, i64) #6 {
  %5 = tail call spir_func i64 @_Z12get_local_idj(i32 0) #2
  %6 = icmp eq i64 %5, %1
  br i1 %6, label %7, label %14

; <label>:7                                       ; preds = %4
  %8 = tail call spir_func i64 @_Z12get_local_idj(i32 1) #2
  %9 = icmp eq i64 %8, %2
  br i1 %9, label %10, label %14

; <label>:10                                      ; preds = %7
  %11 = tail call spir_func i64 @_Z12get_local_idj(i32 2) #2
  %12 = icmp eq i64 %11, %3
  br i1 %12, label %13, label %14

; <label>:13                                      ; preds = %10
  store i32 %0, i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), align 8
  br label %14

; <label>:14                                      ; preds = %13, %10, %7, %4
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %15 = load i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), align 8
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  ret i32 %15
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z20work_group_broadcastim(i32, i64) #6 {
  %3 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %4 = icmp eq i32 %3, 1
  br i1 %4, label %5, label %8

; <label>:5                                       ; preds = %2
  %6 = trunc i64 %1 to i32
  %7 = tail call spir_func i32 @_Z19sub_group_broadcastij(i32 %0, i32 %6) #11
  br label %14

; <label>:8                                       ; preds = %2
  %9 = tail call spir_func i64 @_Z12get_local_idj(i32 0) #2
  %10 = icmp eq i64 %9, %1
  br i1 %10, label %11, label %12

; <label>:11                                      ; preds = %8
  store i32 %0, i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), align 8
  br label %12

; <label>:12                                      ; preds = %11, %8
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %13 = load i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), align 8
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %14

; <label>:14                                      ; preds = %12, %5
  %15 = phi i32 [ %7, %5 ], [ %13, %12 ]
  ret i32 %15
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z20work_group_broadcastimm(i32, i64, i64) #6 {
  %4 = tail call spir_func i64 @_Z12get_local_idj(i32 0) #2
  %5 = icmp eq i64 %4, %1
  br i1 %5, label %6, label %10

; <label>:6                                       ; preds = %3
  %7 = tail call spir_func i64 @_Z12get_local_idj(i32 1) #2
  %8 = icmp eq i64 %7, %2
  br i1 %8, label %9, label %10

; <label>:9                                       ; preds = %6
  store i32 %0, i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), align 8
  br label %10

; <label>:10                                      ; preds = %9, %6, %3
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %11 = load i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), align 8
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  ret i32 %11
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z20work_group_broadcastimmm(i32, i64, i64, i64) #6 {
  %5 = tail call spir_func i64 @_Z12get_local_idj(i32 0) #2
  %6 = icmp eq i64 %5, %1
  br i1 %6, label %7, label %14

; <label>:7                                       ; preds = %4
  %8 = tail call spir_func i64 @_Z12get_local_idj(i32 1) #2
  %9 = icmp eq i64 %8, %2
  br i1 %9, label %10, label %14

; <label>:10                                      ; preds = %7
  %11 = tail call spir_func i64 @_Z12get_local_idj(i32 2) #2
  %12 = icmp eq i64 %11, %3
  br i1 %12, label %13, label %14

; <label>:13                                      ; preds = %10
  store i32 %0, i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), align 8
  br label %14

; <label>:14                                      ; preds = %13, %10, %7, %4
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %15 = load i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), align 8
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  ret i32 %15
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @_Z20work_group_broadcastmm(i64, i64) #6 {
  %3 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %4 = icmp eq i32 %3, 1
  br i1 %4, label %5, label %8

; <label>:5                                       ; preds = %2
  %6 = trunc i64 %1 to i32
  %7 = tail call spir_func i64 @_Z19sub_group_broadcastmj(i64 %0, i32 %6) #11
  br label %14

; <label>:8                                       ; preds = %2
  %9 = tail call spir_func i64 @_Z12get_local_idj(i32 0) #2
  %10 = icmp eq i64 %9, %1
  br i1 %10, label %11, label %12

; <label>:11                                      ; preds = %8
  store i64 %0, i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  br label %12

; <label>:12                                      ; preds = %11, %8
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %13 = load i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %14

; <label>:14                                      ; preds = %12, %5
  %15 = phi i64 [ %7, %5 ], [ %13, %12 ]
  ret i64 %15
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @_Z20work_group_broadcastmmm(i64, i64, i64) #6 {
  %4 = tail call spir_func i64 @_Z12get_local_idj(i32 0) #2
  %5 = icmp eq i64 %4, %1
  br i1 %5, label %6, label %10

; <label>:6                                       ; preds = %3
  %7 = tail call spir_func i64 @_Z12get_local_idj(i32 1) #2
  %8 = icmp eq i64 %7, %2
  br i1 %8, label %9, label %10

; <label>:9                                       ; preds = %6
  store i64 %0, i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  br label %10

; <label>:10                                      ; preds = %9, %6, %3
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %11 = load i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  ret i64 %11
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @_Z20work_group_broadcastmmmm(i64, i64, i64, i64) #6 {
  %5 = tail call spir_func i64 @_Z12get_local_idj(i32 0) #2
  %6 = icmp eq i64 %5, %1
  br i1 %6, label %7, label %14

; <label>:7                                       ; preds = %4
  %8 = tail call spir_func i64 @_Z12get_local_idj(i32 1) #2
  %9 = icmp eq i64 %8, %2
  br i1 %9, label %10, label %14

; <label>:10                                      ; preds = %7
  %11 = tail call spir_func i64 @_Z12get_local_idj(i32 2) #2
  %12 = icmp eq i64 %11, %3
  br i1 %12, label %13, label %14

; <label>:13                                      ; preds = %10
  store i64 %0, i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  br label %14

; <label>:14                                      ; preds = %13, %10, %7, %4
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %15 = load i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  ret i64 %15
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @_Z20work_group_broadcastlm(i64, i64) #6 {
  %3 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %4 = icmp eq i32 %3, 1
  br i1 %4, label %5, label %8

; <label>:5                                       ; preds = %2
  %6 = trunc i64 %1 to i32
  %7 = tail call spir_func i64 @_Z19sub_group_broadcastlj(i64 %0, i32 %6) #11
  br label %14

; <label>:8                                       ; preds = %2
  %9 = tail call spir_func i64 @_Z12get_local_idj(i32 0) #2
  %10 = icmp eq i64 %9, %1
  br i1 %10, label %11, label %12

; <label>:11                                      ; preds = %8
  store i64 %0, i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  br label %12

; <label>:12                                      ; preds = %11, %8
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %13 = load i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %14

; <label>:14                                      ; preds = %12, %5
  %15 = phi i64 [ %7, %5 ], [ %13, %12 ]
  ret i64 %15
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @_Z20work_group_broadcastlmm(i64, i64, i64) #6 {
  %4 = tail call spir_func i64 @_Z12get_local_idj(i32 0) #2
  %5 = icmp eq i64 %4, %1
  br i1 %5, label %6, label %10

; <label>:6                                       ; preds = %3
  %7 = tail call spir_func i64 @_Z12get_local_idj(i32 1) #2
  %8 = icmp eq i64 %7, %2
  br i1 %8, label %9, label %10

; <label>:9                                       ; preds = %6
  store i64 %0, i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  br label %10

; <label>:10                                      ; preds = %9, %6, %3
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %11 = load i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  ret i64 %11
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @_Z20work_group_broadcastlmmm(i64, i64, i64, i64) #6 {
  %5 = tail call spir_func i64 @_Z12get_local_idj(i32 0) #2
  %6 = icmp eq i64 %5, %1
  br i1 %6, label %7, label %14

; <label>:7                                       ; preds = %4
  %8 = tail call spir_func i64 @_Z12get_local_idj(i32 1) #2
  %9 = icmp eq i64 %8, %2
  br i1 %9, label %10, label %14

; <label>:10                                      ; preds = %7
  %11 = tail call spir_func i64 @_Z12get_local_idj(i32 2) #2
  %12 = icmp eq i64 %11, %3
  br i1 %12, label %13, label %14

; <label>:13                                      ; preds = %10
  store i64 %0, i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  br label %14

; <label>:14                                      ; preds = %13, %10, %7, %4
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %15 = load i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  ret i64 %15
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @_Z20work_group_broadcastfm(float, i64) #6 {
  %3 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %4 = icmp eq i32 %3, 1
  br i1 %4, label %5, label %8

; <label>:5                                       ; preds = %2
  %6 = trunc i64 %1 to i32
  %7 = tail call spir_func float @_Z19sub_group_broadcastfj(float %0, i32 %6) #11
  br label %14

; <label>:8                                       ; preds = %2
  %9 = tail call spir_func i64 @_Z12get_local_idj(i32 0) #2
  %10 = icmp eq i64 %9, %1
  br i1 %10, label %11, label %12

; <label>:11                                      ; preds = %8
  store float %0, float addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to float addrspace(3)*), align 8
  br label %12

; <label>:12                                      ; preds = %11, %8
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %13 = load float addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to float addrspace(3)*), align 8
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %14

; <label>:14                                      ; preds = %12, %5
  %15 = phi float [ %7, %5 ], [ %13, %12 ]
  ret float %15
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @_Z20work_group_broadcastfmm(float, i64, i64) #6 {
  %4 = tail call spir_func i64 @_Z12get_local_idj(i32 0) #2
  %5 = icmp eq i64 %4, %1
  br i1 %5, label %6, label %10

; <label>:6                                       ; preds = %3
  %7 = tail call spir_func i64 @_Z12get_local_idj(i32 1) #2
  %8 = icmp eq i64 %7, %2
  br i1 %8, label %9, label %10

; <label>:9                                       ; preds = %6
  store float %0, float addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to float addrspace(3)*), align 8
  br label %10

; <label>:10                                      ; preds = %9, %6, %3
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %11 = load float addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to float addrspace(3)*), align 8
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  ret float %11
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @_Z20work_group_broadcastfmmm(float, i64, i64, i64) #6 {
  %5 = tail call spir_func i64 @_Z12get_local_idj(i32 0) #2
  %6 = icmp eq i64 %5, %1
  br i1 %6, label %7, label %14

; <label>:7                                       ; preds = %4
  %8 = tail call spir_func i64 @_Z12get_local_idj(i32 1) #2
  %9 = icmp eq i64 %8, %2
  br i1 %9, label %10, label %14

; <label>:10                                      ; preds = %7
  %11 = tail call spir_func i64 @_Z12get_local_idj(i32 2) #2
  %12 = icmp eq i64 %11, %3
  br i1 %12, label %13, label %14

; <label>:13                                      ; preds = %10
  store float %0, float addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to float addrspace(3)*), align 8
  br label %14

; <label>:14                                      ; preds = %13, %10, %7, %4
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %15 = load float addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to float addrspace(3)*), align 8
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  ret float %15
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func double @_Z20work_group_broadcastdm(double, i64) #6 {
  %3 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %4 = icmp eq i32 %3, 1
  br i1 %4, label %5, label %8

; <label>:5                                       ; preds = %2
  %6 = trunc i64 %1 to i32
  %7 = tail call spir_func double @_Z19sub_group_broadcastdj(double %0, i32 %6) #11
  br label %14

; <label>:8                                       ; preds = %2
  %9 = tail call spir_func i64 @_Z12get_local_idj(i32 0) #2
  %10 = icmp eq i64 %9, %1
  br i1 %10, label %11, label %12

; <label>:11                                      ; preds = %8
  store double %0, double addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to double addrspace(3)*), align 8
  br label %12

; <label>:12                                      ; preds = %11, %8
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %13 = load double addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to double addrspace(3)*), align 8
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %14

; <label>:14                                      ; preds = %12, %5
  %15 = phi double [ %7, %5 ], [ %13, %12 ]
  ret double %15
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func double @_Z20work_group_broadcastdmm(double, i64, i64) #6 {
  %4 = tail call spir_func i64 @_Z12get_local_idj(i32 0) #2
  %5 = icmp eq i64 %4, %1
  br i1 %5, label %6, label %10

; <label>:6                                       ; preds = %3
  %7 = tail call spir_func i64 @_Z12get_local_idj(i32 1) #2
  %8 = icmp eq i64 %7, %2
  br i1 %8, label %9, label %10

; <label>:9                                       ; preds = %6
  store double %0, double addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to double addrspace(3)*), align 8
  br label %10

; <label>:10                                      ; preds = %9, %6, %3
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %11 = load double addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to double addrspace(3)*), align 8
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  ret double %11
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func double @_Z20work_group_broadcastdmmm(double, i64, i64, i64) #6 {
  %5 = tail call spir_func i64 @_Z12get_local_idj(i32 0) #2
  %6 = icmp eq i64 %5, %1
  br i1 %6, label %7, label %14

; <label>:7                                       ; preds = %4
  %8 = tail call spir_func i64 @_Z12get_local_idj(i32 1) #2
  %9 = icmp eq i64 %8, %2
  br i1 %9, label %10, label %14

; <label>:10                                      ; preds = %7
  %11 = tail call spir_func i64 @_Z12get_local_idj(i32 2) #2
  %12 = icmp eq i64 %11, %3
  br i1 %12, label %13, label %14

; <label>:13                                      ; preds = %10
  store double %0, double addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to double addrspace(3)*), align 8
  br label %14

; <label>:14                                      ; preds = %13, %10, %7, %4
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %15 = load double addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to double addrspace(3)*), align 8
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  ret double %15
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z21work_group_reduce_addi(i32) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func i32 @_Z20sub_group_reduce_addi(i32 %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %26, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = icmp eq i32 %6, 0
  br i1 %8, label %9, label %12

; <label>:9                                       ; preds = %5
  %10 = zext i32 %7 to i64
  %11 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %10
  store i32 %3, i32 addrspace(3)* %11, align 4
  br label %12

; <label>:12                                      ; preds = %9, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %13 = icmp eq i32 %7, 0
  br i1 %13, label %14, label %24

; <label>:14                                      ; preds = %12
  %15 = icmp ult i32 %6, %2
  br i1 %15, label %16, label %20

; <label>:16                                      ; preds = %14
  %17 = zext i32 %6 to i64
  %18 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %17
  %19 = load i32 addrspace(3)* %18, align 4
  br label %20

; <label>:20                                      ; preds = %16, %14
  %21 = phi i32 [ %19, %16 ], [ 0, %14 ]
  %22 = tail call spir_func i32 @_Z20sub_group_reduce_addi(i32 %21) #11
  br i1 %8, label %23, label %24

; <label>:23                                      ; preds = %20
  store i32 %22, i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), align 8
  br label %24

; <label>:24                                      ; preds = %23, %20, %12
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %25 = load i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), align 8
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %26

; <label>:26                                      ; preds = %24, %1
  %27 = phi i32 [ %25, %24 ], [ %3, %1 ]
  ret i32 %27
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z21work_group_reduce_addj(i32) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func i32 @_Z20sub_group_reduce_addj(i32 %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %26, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = icmp eq i32 %6, 0
  br i1 %8, label %9, label %12

; <label>:9                                       ; preds = %5
  %10 = zext i32 %7 to i64
  %11 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %10
  store i32 %3, i32 addrspace(3)* %11, align 4
  br label %12

; <label>:12                                      ; preds = %9, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %13 = icmp eq i32 %7, 0
  br i1 %13, label %14, label %24

; <label>:14                                      ; preds = %12
  %15 = icmp ult i32 %6, %2
  br i1 %15, label %16, label %20

; <label>:16                                      ; preds = %14
  %17 = zext i32 %6 to i64
  %18 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %17
  %19 = load i32 addrspace(3)* %18, align 4
  br label %20

; <label>:20                                      ; preds = %16, %14
  %21 = phi i32 [ %19, %16 ], [ 0, %14 ]
  %22 = tail call spir_func i32 @_Z20sub_group_reduce_addj(i32 %21) #11
  br i1 %8, label %23, label %24

; <label>:23                                      ; preds = %20
  store i32 %22, i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), align 8
  br label %24

; <label>:24                                      ; preds = %23, %20, %12
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %25 = load i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), align 8
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %26

; <label>:26                                      ; preds = %24, %1
  %27 = phi i32 [ %25, %24 ], [ %3, %1 ]
  ret i32 %27
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @_Z21work_group_reduce_addl(i64) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func i64 @_Z20sub_group_reduce_addl(i64 %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %26, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = icmp eq i32 %6, 0
  br i1 %8, label %9, label %12

; <label>:9                                       ; preds = %5
  %10 = zext i32 %7 to i64
  %11 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %10
  store i64 %3, i64 addrspace(3)* %11, align 8
  br label %12

; <label>:12                                      ; preds = %9, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %13 = icmp eq i32 %7, 0
  br i1 %13, label %14, label %24

; <label>:14                                      ; preds = %12
  %15 = icmp ult i32 %6, %2
  br i1 %15, label %16, label %20

; <label>:16                                      ; preds = %14
  %17 = zext i32 %6 to i64
  %18 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %17
  %19 = load i64 addrspace(3)* %18, align 8
  br label %20

; <label>:20                                      ; preds = %16, %14
  %21 = phi i64 [ %19, %16 ], [ 0, %14 ]
  %22 = tail call spir_func i64 @_Z20sub_group_reduce_addl(i64 %21) #11
  br i1 %8, label %23, label %24

; <label>:23                                      ; preds = %20
  store i64 %22, i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  br label %24

; <label>:24                                      ; preds = %23, %20, %12
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %25 = load i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %26

; <label>:26                                      ; preds = %24, %1
  %27 = phi i64 [ %25, %24 ], [ %3, %1 ]
  ret i64 %27
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @_Z21work_group_reduce_addm(i64) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func i64 @_Z20sub_group_reduce_addm(i64 %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %26, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = icmp eq i32 %6, 0
  br i1 %8, label %9, label %12

; <label>:9                                       ; preds = %5
  %10 = zext i32 %7 to i64
  %11 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %10
  store i64 %3, i64 addrspace(3)* %11, align 8
  br label %12

; <label>:12                                      ; preds = %9, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %13 = icmp eq i32 %7, 0
  br i1 %13, label %14, label %24

; <label>:14                                      ; preds = %12
  %15 = icmp ult i32 %6, %2
  br i1 %15, label %16, label %20

; <label>:16                                      ; preds = %14
  %17 = zext i32 %6 to i64
  %18 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %17
  %19 = load i64 addrspace(3)* %18, align 8
  br label %20

; <label>:20                                      ; preds = %16, %14
  %21 = phi i64 [ %19, %16 ], [ 0, %14 ]
  %22 = tail call spir_func i64 @_Z20sub_group_reduce_addm(i64 %21) #11
  br i1 %8, label %23, label %24

; <label>:23                                      ; preds = %20
  store i64 %22, i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  br label %24

; <label>:24                                      ; preds = %23, %20, %12
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %25 = load i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %26

; <label>:26                                      ; preds = %24, %1
  %27 = phi i64 [ %25, %24 ], [ %3, %1 ]
  ret i64 %27
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @_Z21work_group_reduce_addf(float) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func float @_Z20sub_group_reduce_addf(float %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %26, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = icmp eq i32 %6, 0
  br i1 %8, label %9, label %12

; <label>:9                                       ; preds = %5
  %10 = zext i32 %7 to i64
  %11 = getelementptr inbounds float addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to float addrspace(3)*), i64 %10
  store float %3, float addrspace(3)* %11, align 4
  br label %12

; <label>:12                                      ; preds = %9, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %13 = icmp eq i32 %7, 0
  br i1 %13, label %14, label %24

; <label>:14                                      ; preds = %12
  %15 = icmp ult i32 %6, %2
  br i1 %15, label %16, label %20

; <label>:16                                      ; preds = %14
  %17 = zext i32 %6 to i64
  %18 = getelementptr inbounds float addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to float addrspace(3)*), i64 %17
  %19 = load float addrspace(3)* %18, align 4
  br label %20

; <label>:20                                      ; preds = %16, %14
  %21 = phi float [ %19, %16 ], [ 0.000000e+00, %14 ]
  %22 = tail call spir_func float @_Z20sub_group_reduce_addf(float %21) #11
  br i1 %8, label %23, label %24

; <label>:23                                      ; preds = %20
  store float %22, float addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to float addrspace(3)*), align 8
  br label %24

; <label>:24                                      ; preds = %23, %20, %12
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %25 = load float addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to float addrspace(3)*), align 8
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %26

; <label>:26                                      ; preds = %24, %1
  %27 = phi float [ %25, %24 ], [ %3, %1 ]
  ret float %27
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func double @_Z21work_group_reduce_addd(double) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func double @_Z20sub_group_reduce_addd(double %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %28, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = icmp eq i32 %6, 0
  br i1 %8, label %9, label %13

; <label>:9                                       ; preds = %5
  %10 = zext i32 %7 to i64
  %11 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %10
  %12 = bitcast i64 addrspace(3)* %11 to double addrspace(3)*
  store double %3, double addrspace(3)* %12, align 8
  br label %13

; <label>:13                                      ; preds = %9, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %14 = icmp eq i32 %7, 0
  br i1 %14, label %15, label %26

; <label>:15                                      ; preds = %13
  %16 = icmp ult i32 %6, %2
  br i1 %16, label %17, label %22

; <label>:17                                      ; preds = %15
  %18 = zext i32 %6 to i64
  %19 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %18
  %20 = bitcast i64 addrspace(3)* %19 to double addrspace(3)*
  %21 = load double addrspace(3)* %20, align 8
  br label %22

; <label>:22                                      ; preds = %17, %15
  %23 = phi double [ %21, %17 ], [ 0.000000e+00, %15 ]
  %24 = tail call spir_func double @_Z20sub_group_reduce_addd(double %23) #11
  br i1 %8, label %25, label %26

; <label>:25                                      ; preds = %22
  store double %24, double addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to double addrspace(3)*), align 8
  br label %26

; <label>:26                                      ; preds = %25, %22, %13
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %27 = load double addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to double addrspace(3)*), align 8
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %28

; <label>:28                                      ; preds = %26, %1
  %29 = phi double [ %27, %26 ], [ %3, %1 ]
  ret double %29
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z21work_group_reduce_maxi(i32) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func i32 @_Z20sub_group_reduce_maxi(i32 %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %26, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = icmp eq i32 %6, 0
  br i1 %8, label %9, label %12

; <label>:9                                       ; preds = %5
  %10 = zext i32 %7 to i64
  %11 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %10
  store i32 %3, i32 addrspace(3)* %11, align 4
  br label %12

; <label>:12                                      ; preds = %9, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %13 = icmp eq i32 %7, 0
  br i1 %13, label %14, label %24

; <label>:14                                      ; preds = %12
  %15 = icmp ult i32 %6, %2
  br i1 %15, label %16, label %20

; <label>:16                                      ; preds = %14
  %17 = zext i32 %6 to i64
  %18 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %17
  %19 = load i32 addrspace(3)* %18, align 4
  br label %20

; <label>:20                                      ; preds = %16, %14
  %21 = phi i32 [ %19, %16 ], [ -2147483648, %14 ]
  %22 = tail call spir_func i32 @_Z20sub_group_reduce_maxi(i32 %21) #11
  br i1 %8, label %23, label %24

; <label>:23                                      ; preds = %20
  store i32 %22, i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), align 8
  br label %24

; <label>:24                                      ; preds = %23, %20, %12
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %25 = load i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), align 8
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %26

; <label>:26                                      ; preds = %24, %1
  %27 = phi i32 [ %25, %24 ], [ %3, %1 ]
  ret i32 %27
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z21work_group_reduce_maxj(i32) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func i32 @_Z20sub_group_reduce_maxj(i32 %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %26, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = icmp eq i32 %6, 0
  br i1 %8, label %9, label %12

; <label>:9                                       ; preds = %5
  %10 = zext i32 %7 to i64
  %11 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %10
  store i32 %3, i32 addrspace(3)* %11, align 4
  br label %12

; <label>:12                                      ; preds = %9, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %13 = icmp eq i32 %7, 0
  br i1 %13, label %14, label %24

; <label>:14                                      ; preds = %12
  %15 = icmp ult i32 %6, %2
  br i1 %15, label %16, label %20

; <label>:16                                      ; preds = %14
  %17 = zext i32 %6 to i64
  %18 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %17
  %19 = load i32 addrspace(3)* %18, align 4
  br label %20

; <label>:20                                      ; preds = %16, %14
  %21 = phi i32 [ %19, %16 ], [ 0, %14 ]
  %22 = tail call spir_func i32 @_Z20sub_group_reduce_maxj(i32 %21) #11
  br i1 %8, label %23, label %24

; <label>:23                                      ; preds = %20
  store i32 %22, i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), align 8
  br label %24

; <label>:24                                      ; preds = %23, %20, %12
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %25 = load i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), align 8
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %26

; <label>:26                                      ; preds = %24, %1
  %27 = phi i32 [ %25, %24 ], [ %3, %1 ]
  ret i32 %27
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @_Z21work_group_reduce_maxl(i64) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func i64 @_Z20sub_group_reduce_maxl(i64 %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %26, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = icmp eq i32 %6, 0
  br i1 %8, label %9, label %12

; <label>:9                                       ; preds = %5
  %10 = zext i32 %7 to i64
  %11 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %10
  store i64 %3, i64 addrspace(3)* %11, align 8
  br label %12

; <label>:12                                      ; preds = %9, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %13 = icmp eq i32 %7, 0
  br i1 %13, label %14, label %24

; <label>:14                                      ; preds = %12
  %15 = icmp ult i32 %6, %2
  br i1 %15, label %16, label %20

; <label>:16                                      ; preds = %14
  %17 = zext i32 %6 to i64
  %18 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %17
  %19 = load i64 addrspace(3)* %18, align 8
  br label %20

; <label>:20                                      ; preds = %16, %14
  %21 = phi i64 [ %19, %16 ], [ -9223372036854775808, %14 ]
  %22 = tail call spir_func i64 @_Z20sub_group_reduce_maxl(i64 %21) #11
  br i1 %8, label %23, label %24

; <label>:23                                      ; preds = %20
  store i64 %22, i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  br label %24

; <label>:24                                      ; preds = %23, %20, %12
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %25 = load i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %26

; <label>:26                                      ; preds = %24, %1
  %27 = phi i64 [ %25, %24 ], [ %3, %1 ]
  ret i64 %27
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @_Z21work_group_reduce_maxm(i64) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func i64 @_Z20sub_group_reduce_maxm(i64 %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %26, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = icmp eq i32 %6, 0
  br i1 %8, label %9, label %12

; <label>:9                                       ; preds = %5
  %10 = zext i32 %7 to i64
  %11 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %10
  store i64 %3, i64 addrspace(3)* %11, align 8
  br label %12

; <label>:12                                      ; preds = %9, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %13 = icmp eq i32 %7, 0
  br i1 %13, label %14, label %24

; <label>:14                                      ; preds = %12
  %15 = icmp ult i32 %6, %2
  br i1 %15, label %16, label %20

; <label>:16                                      ; preds = %14
  %17 = zext i32 %6 to i64
  %18 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %17
  %19 = load i64 addrspace(3)* %18, align 8
  br label %20

; <label>:20                                      ; preds = %16, %14
  %21 = phi i64 [ %19, %16 ], [ 0, %14 ]
  %22 = tail call spir_func i64 @_Z20sub_group_reduce_maxm(i64 %21) #11
  br i1 %8, label %23, label %24

; <label>:23                                      ; preds = %20
  store i64 %22, i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  br label %24

; <label>:24                                      ; preds = %23, %20, %12
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %25 = load i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %26

; <label>:26                                      ; preds = %24, %1
  %27 = phi i64 [ %25, %24 ], [ %3, %1 ]
  ret i64 %27
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @_Z21work_group_reduce_maxf(float) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func float @_Z20sub_group_reduce_maxf(float %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %26, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = icmp eq i32 %6, 0
  br i1 %8, label %9, label %12

; <label>:9                                       ; preds = %5
  %10 = zext i32 %7 to i64
  %11 = getelementptr inbounds float addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to float addrspace(3)*), i64 %10
  store float %3, float addrspace(3)* %11, align 4
  br label %12

; <label>:12                                      ; preds = %9, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %13 = icmp eq i32 %7, 0
  br i1 %13, label %14, label %24

; <label>:14                                      ; preds = %12
  %15 = icmp ult i32 %6, %2
  br i1 %15, label %16, label %20

; <label>:16                                      ; preds = %14
  %17 = zext i32 %6 to i64
  %18 = getelementptr inbounds float addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to float addrspace(3)*), i64 %17
  %19 = load float addrspace(3)* %18, align 4
  br label %20

; <label>:20                                      ; preds = %16, %14
  %21 = phi float [ %19, %16 ], [ 0xFFF0000000000000, %14 ]
  %22 = tail call spir_func float @_Z20sub_group_reduce_maxf(float %21) #11
  br i1 %8, label %23, label %24

; <label>:23                                      ; preds = %20
  store float %22, float addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to float addrspace(3)*), align 8
  br label %24

; <label>:24                                      ; preds = %23, %20, %12
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %25 = load float addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to float addrspace(3)*), align 8
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %26

; <label>:26                                      ; preds = %24, %1
  %27 = phi float [ %25, %24 ], [ %3, %1 ]
  ret float %27
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func double @_Z21work_group_reduce_maxd(double) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func double @_Z20sub_group_reduce_maxd(double %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %28, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = icmp eq i32 %6, 0
  br i1 %8, label %9, label %13

; <label>:9                                       ; preds = %5
  %10 = zext i32 %7 to i64
  %11 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %10
  %12 = bitcast i64 addrspace(3)* %11 to double addrspace(3)*
  store double %3, double addrspace(3)* %12, align 8
  br label %13

; <label>:13                                      ; preds = %9, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %14 = icmp eq i32 %7, 0
  br i1 %14, label %15, label %26

; <label>:15                                      ; preds = %13
  %16 = icmp ult i32 %6, %2
  br i1 %16, label %17, label %22

; <label>:17                                      ; preds = %15
  %18 = zext i32 %6 to i64
  %19 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %18
  %20 = bitcast i64 addrspace(3)* %19 to double addrspace(3)*
  %21 = load double addrspace(3)* %20, align 8
  br label %22

; <label>:22                                      ; preds = %17, %15
  %23 = phi double [ %21, %17 ], [ 0xFFF0000000000000, %15 ]
  %24 = tail call spir_func double @_Z20sub_group_reduce_maxd(double %23) #11
  br i1 %8, label %25, label %26

; <label>:25                                      ; preds = %22
  store double %24, double addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to double addrspace(3)*), align 8
  br label %26

; <label>:26                                      ; preds = %25, %22, %13
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %27 = load double addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to double addrspace(3)*), align 8
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %28

; <label>:28                                      ; preds = %26, %1
  %29 = phi double [ %27, %26 ], [ %3, %1 ]
  ret double %29
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z21work_group_reduce_mini(i32) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func i32 @_Z20sub_group_reduce_mini(i32 %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %26, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = icmp eq i32 %6, 0
  br i1 %8, label %9, label %12

; <label>:9                                       ; preds = %5
  %10 = zext i32 %7 to i64
  %11 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %10
  store i32 %3, i32 addrspace(3)* %11, align 4
  br label %12

; <label>:12                                      ; preds = %9, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %13 = icmp eq i32 %7, 0
  br i1 %13, label %14, label %24

; <label>:14                                      ; preds = %12
  %15 = icmp ult i32 %6, %2
  br i1 %15, label %16, label %20

; <label>:16                                      ; preds = %14
  %17 = zext i32 %6 to i64
  %18 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %17
  %19 = load i32 addrspace(3)* %18, align 4
  br label %20

; <label>:20                                      ; preds = %16, %14
  %21 = phi i32 [ %19, %16 ], [ 2147483647, %14 ]
  %22 = tail call spir_func i32 @_Z20sub_group_reduce_mini(i32 %21) #11
  br i1 %8, label %23, label %24

; <label>:23                                      ; preds = %20
  store i32 %22, i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), align 8
  br label %24

; <label>:24                                      ; preds = %23, %20, %12
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %25 = load i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), align 8
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %26

; <label>:26                                      ; preds = %24, %1
  %27 = phi i32 [ %25, %24 ], [ %3, %1 ]
  ret i32 %27
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z21work_group_reduce_minj(i32) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func i32 @_Z20sub_group_reduce_minj(i32 %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %26, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = icmp eq i32 %6, 0
  br i1 %8, label %9, label %12

; <label>:9                                       ; preds = %5
  %10 = zext i32 %7 to i64
  %11 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %10
  store i32 %3, i32 addrspace(3)* %11, align 4
  br label %12

; <label>:12                                      ; preds = %9, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %13 = icmp eq i32 %7, 0
  br i1 %13, label %14, label %24

; <label>:14                                      ; preds = %12
  %15 = icmp ult i32 %6, %2
  br i1 %15, label %16, label %20

; <label>:16                                      ; preds = %14
  %17 = zext i32 %6 to i64
  %18 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %17
  %19 = load i32 addrspace(3)* %18, align 4
  br label %20

; <label>:20                                      ; preds = %16, %14
  %21 = phi i32 [ %19, %16 ], [ -1, %14 ]
  %22 = tail call spir_func i32 @_Z20sub_group_reduce_minj(i32 %21) #11
  br i1 %8, label %23, label %24

; <label>:23                                      ; preds = %20
  store i32 %22, i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), align 8
  br label %24

; <label>:24                                      ; preds = %23, %20, %12
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %25 = load i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), align 8
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %26

; <label>:26                                      ; preds = %24, %1
  %27 = phi i32 [ %25, %24 ], [ %3, %1 ]
  ret i32 %27
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @_Z21work_group_reduce_minl(i64) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func i64 @_Z20sub_group_reduce_minl(i64 %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %26, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = icmp eq i32 %6, 0
  br i1 %8, label %9, label %12

; <label>:9                                       ; preds = %5
  %10 = zext i32 %7 to i64
  %11 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %10
  store i64 %3, i64 addrspace(3)* %11, align 8
  br label %12

; <label>:12                                      ; preds = %9, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %13 = icmp eq i32 %7, 0
  br i1 %13, label %14, label %24

; <label>:14                                      ; preds = %12
  %15 = icmp ult i32 %6, %2
  br i1 %15, label %16, label %20

; <label>:16                                      ; preds = %14
  %17 = zext i32 %6 to i64
  %18 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %17
  %19 = load i64 addrspace(3)* %18, align 8
  br label %20

; <label>:20                                      ; preds = %16, %14
  %21 = phi i64 [ %19, %16 ], [ 9223372036854775807, %14 ]
  %22 = tail call spir_func i64 @_Z20sub_group_reduce_minl(i64 %21) #11
  br i1 %8, label %23, label %24

; <label>:23                                      ; preds = %20
  store i64 %22, i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  br label %24

; <label>:24                                      ; preds = %23, %20, %12
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %25 = load i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %26

; <label>:26                                      ; preds = %24, %1
  %27 = phi i64 [ %25, %24 ], [ %3, %1 ]
  ret i64 %27
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @_Z21work_group_reduce_minm(i64) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func i64 @_Z20sub_group_reduce_minm(i64 %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %26, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = icmp eq i32 %6, 0
  br i1 %8, label %9, label %12

; <label>:9                                       ; preds = %5
  %10 = zext i32 %7 to i64
  %11 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %10
  store i64 %3, i64 addrspace(3)* %11, align 8
  br label %12

; <label>:12                                      ; preds = %9, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %13 = icmp eq i32 %7, 0
  br i1 %13, label %14, label %24

; <label>:14                                      ; preds = %12
  %15 = icmp ult i32 %6, %2
  br i1 %15, label %16, label %20

; <label>:16                                      ; preds = %14
  %17 = zext i32 %6 to i64
  %18 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %17
  %19 = load i64 addrspace(3)* %18, align 8
  br label %20

; <label>:20                                      ; preds = %16, %14
  %21 = phi i64 [ %19, %16 ], [ -1, %14 ]
  %22 = tail call spir_func i64 @_Z20sub_group_reduce_minm(i64 %21) #11
  br i1 %8, label %23, label %24

; <label>:23                                      ; preds = %20
  store i64 %22, i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  br label %24

; <label>:24                                      ; preds = %23, %20, %12
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %25 = load i64 addrspace(3)* getelementptr inbounds ([4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 0), align 8
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %26

; <label>:26                                      ; preds = %24, %1
  %27 = phi i64 [ %25, %24 ], [ %3, %1 ]
  ret i64 %27
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @_Z21work_group_reduce_minf(float) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func float @_Z20sub_group_reduce_minf(float %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %26, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = icmp eq i32 %6, 0
  br i1 %8, label %9, label %12

; <label>:9                                       ; preds = %5
  %10 = zext i32 %7 to i64
  %11 = getelementptr inbounds float addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to float addrspace(3)*), i64 %10
  store float %3, float addrspace(3)* %11, align 4
  br label %12

; <label>:12                                      ; preds = %9, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %13 = icmp eq i32 %7, 0
  br i1 %13, label %14, label %24

; <label>:14                                      ; preds = %12
  %15 = icmp ult i32 %6, %2
  br i1 %15, label %16, label %20

; <label>:16                                      ; preds = %14
  %17 = zext i32 %6 to i64
  %18 = getelementptr inbounds float addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to float addrspace(3)*), i64 %17
  %19 = load float addrspace(3)* %18, align 4
  br label %20

; <label>:20                                      ; preds = %16, %14
  %21 = phi float [ %19, %16 ], [ 0x7FF0000000000000, %14 ]
  %22 = tail call spir_func float @_Z20sub_group_reduce_minf(float %21) #11
  br i1 %8, label %23, label %24

; <label>:23                                      ; preds = %20
  store float %22, float addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to float addrspace(3)*), align 8
  br label %24

; <label>:24                                      ; preds = %23, %20, %12
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %25 = load float addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to float addrspace(3)*), align 8
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %26

; <label>:26                                      ; preds = %24, %1
  %27 = phi float [ %25, %24 ], [ %3, %1 ]
  ret float %27
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func double @_Z21work_group_reduce_mind(double) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func double @_Z20sub_group_reduce_mind(double %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %28, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = icmp eq i32 %6, 0
  br i1 %8, label %9, label %13

; <label>:9                                       ; preds = %5
  %10 = zext i32 %7 to i64
  %11 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %10
  %12 = bitcast i64 addrspace(3)* %11 to double addrspace(3)*
  store double %3, double addrspace(3)* %12, align 8
  br label %13

; <label>:13                                      ; preds = %9, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %14 = icmp eq i32 %7, 0
  br i1 %14, label %15, label %26

; <label>:15                                      ; preds = %13
  %16 = icmp ult i32 %6, %2
  br i1 %16, label %17, label %22

; <label>:17                                      ; preds = %15
  %18 = zext i32 %6 to i64
  %19 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %18
  %20 = bitcast i64 addrspace(3)* %19 to double addrspace(3)*
  %21 = load double addrspace(3)* %20, align 8
  br label %22

; <label>:22                                      ; preds = %17, %15
  %23 = phi double [ %21, %17 ], [ 0x7FF0000000000000, %15 ]
  %24 = tail call spir_func double @_Z20sub_group_reduce_mind(double %23) #11
  br i1 %8, label %25, label %26

; <label>:25                                      ; preds = %22
  store double %24, double addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to double addrspace(3)*), align 8
  br label %26

; <label>:26                                      ; preds = %25, %22, %13
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %27 = load double addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to double addrspace(3)*), align 8
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %28

; <label>:28                                      ; preds = %26, %1
  %29 = phi double [ %27, %26 ], [ %3, %1 ]
  ret double %29
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z29work_group_scan_inclusive_addi(i32) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func i32 @_Z28sub_group_scan_inclusive_addi(i32 %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %34, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = tail call spir_func i32 @_Z18get_sub_group_sizev() #11
  %9 = add i32 %8, -1
  %10 = icmp eq i32 %6, %9
  br i1 %10, label %11, label %14

; <label>:11                                      ; preds = %5
  %12 = zext i32 %7 to i64
  %13 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %12
  store i32 %3, i32 addrspace(3)* %13, align 4
  br label %14

; <label>:14                                      ; preds = %11, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %15 = icmp eq i32 %7, 0
  br i1 %15, label %16, label %26

; <label>:16                                      ; preds = %14
  %17 = icmp ult i32 %6, %2
  br i1 %17, label %20, label %18

; <label>:18                                      ; preds = %16
  %19 = tail call spir_func i32 @_Z28sub_group_scan_inclusive_addi(i32 0) #11
  br label %25

; <label>:20                                      ; preds = %16
  %21 = zext i32 %6 to i64
  %22 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %21
  %23 = load i32 addrspace(3)* %22, align 4
  %24 = tail call spir_func i32 @_Z28sub_group_scan_inclusive_addi(i32 %23) #11
  store i32 %24, i32 addrspace(3)* %22, align 4
  br label %25

; <label>:25                                      ; preds = %20, %18
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %32

; <label>:26                                      ; preds = %14
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %27 = add i32 %7, -1
  %28 = zext i32 %27 to i64
  %29 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %28
  %30 = load i32 addrspace(3)* %29, align 4
  %31 = add nsw i32 %30, %3
  br label %32

; <label>:32                                      ; preds = %26, %25
  %33 = phi i32 [ %31, %26 ], [ %3, %25 ]
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %34

; <label>:34                                      ; preds = %32, %1
  %35 = phi i32 [ %33, %32 ], [ %3, %1 ]
  ret i32 %35
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z29work_group_scan_inclusive_addj(i32) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func i32 @_Z28sub_group_scan_inclusive_addj(i32 %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %34, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = tail call spir_func i32 @_Z18get_sub_group_sizev() #11
  %9 = add i32 %8, -1
  %10 = icmp eq i32 %6, %9
  br i1 %10, label %11, label %14

; <label>:11                                      ; preds = %5
  %12 = zext i32 %7 to i64
  %13 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %12
  store i32 %3, i32 addrspace(3)* %13, align 4
  br label %14

; <label>:14                                      ; preds = %11, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %15 = icmp eq i32 %7, 0
  br i1 %15, label %16, label %26

; <label>:16                                      ; preds = %14
  %17 = icmp ult i32 %6, %2
  br i1 %17, label %20, label %18

; <label>:18                                      ; preds = %16
  %19 = tail call spir_func i32 @_Z28sub_group_scan_inclusive_addj(i32 0) #11
  br label %25

; <label>:20                                      ; preds = %16
  %21 = zext i32 %6 to i64
  %22 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %21
  %23 = load i32 addrspace(3)* %22, align 4
  %24 = tail call spir_func i32 @_Z28sub_group_scan_inclusive_addj(i32 %23) #11
  store i32 %24, i32 addrspace(3)* %22, align 4
  br label %25

; <label>:25                                      ; preds = %20, %18
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %32

; <label>:26                                      ; preds = %14
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %27 = add i32 %7, -1
  %28 = zext i32 %27 to i64
  %29 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %28
  %30 = load i32 addrspace(3)* %29, align 4
  %31 = add i32 %30, %3
  br label %32

; <label>:32                                      ; preds = %26, %25
  %33 = phi i32 [ %31, %26 ], [ %3, %25 ]
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %34

; <label>:34                                      ; preds = %32, %1
  %35 = phi i32 [ %33, %32 ], [ %3, %1 ]
  ret i32 %35
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @_Z29work_group_scan_inclusive_addl(i64) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func i64 @_Z28sub_group_scan_inclusive_addl(i64 %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %34, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = tail call spir_func i32 @_Z18get_sub_group_sizev() #11
  %9 = add i32 %8, -1
  %10 = icmp eq i32 %6, %9
  br i1 %10, label %11, label %14

; <label>:11                                      ; preds = %5
  %12 = zext i32 %7 to i64
  %13 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %12
  store i64 %3, i64 addrspace(3)* %13, align 8
  br label %14

; <label>:14                                      ; preds = %11, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %15 = icmp eq i32 %7, 0
  br i1 %15, label %16, label %26

; <label>:16                                      ; preds = %14
  %17 = icmp ult i32 %6, %2
  br i1 %17, label %20, label %18

; <label>:18                                      ; preds = %16
  %19 = tail call spir_func i64 @_Z28sub_group_scan_inclusive_addl(i64 0) #11
  br label %25

; <label>:20                                      ; preds = %16
  %21 = zext i32 %6 to i64
  %22 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %21
  %23 = load i64 addrspace(3)* %22, align 8
  %24 = tail call spir_func i64 @_Z28sub_group_scan_inclusive_addl(i64 %23) #11
  store i64 %24, i64 addrspace(3)* %22, align 8
  br label %25

; <label>:25                                      ; preds = %20, %18
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %32

; <label>:26                                      ; preds = %14
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %27 = add i32 %7, -1
  %28 = zext i32 %27 to i64
  %29 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %28
  %30 = load i64 addrspace(3)* %29, align 8
  %31 = add nsw i64 %30, %3
  br label %32

; <label>:32                                      ; preds = %26, %25
  %33 = phi i64 [ %31, %26 ], [ %3, %25 ]
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %34

; <label>:34                                      ; preds = %32, %1
  %35 = phi i64 [ %33, %32 ], [ %3, %1 ]
  ret i64 %35
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @_Z29work_group_scan_inclusive_addm(i64) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func i64 @_Z28sub_group_scan_inclusive_addm(i64 %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %34, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = tail call spir_func i32 @_Z18get_sub_group_sizev() #11
  %9 = add i32 %8, -1
  %10 = icmp eq i32 %6, %9
  br i1 %10, label %11, label %14

; <label>:11                                      ; preds = %5
  %12 = zext i32 %7 to i64
  %13 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %12
  store i64 %3, i64 addrspace(3)* %13, align 8
  br label %14

; <label>:14                                      ; preds = %11, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %15 = icmp eq i32 %7, 0
  br i1 %15, label %16, label %26

; <label>:16                                      ; preds = %14
  %17 = icmp ult i32 %6, %2
  br i1 %17, label %20, label %18

; <label>:18                                      ; preds = %16
  %19 = tail call spir_func i64 @_Z28sub_group_scan_inclusive_addm(i64 0) #11
  br label %25

; <label>:20                                      ; preds = %16
  %21 = zext i32 %6 to i64
  %22 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %21
  %23 = load i64 addrspace(3)* %22, align 8
  %24 = tail call spir_func i64 @_Z28sub_group_scan_inclusive_addm(i64 %23) #11
  store i64 %24, i64 addrspace(3)* %22, align 8
  br label %25

; <label>:25                                      ; preds = %20, %18
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %32

; <label>:26                                      ; preds = %14
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %27 = add i32 %7, -1
  %28 = zext i32 %27 to i64
  %29 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %28
  %30 = load i64 addrspace(3)* %29, align 8
  %31 = add i64 %30, %3
  br label %32

; <label>:32                                      ; preds = %26, %25
  %33 = phi i64 [ %31, %26 ], [ %3, %25 ]
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %34

; <label>:34                                      ; preds = %32, %1
  %35 = phi i64 [ %33, %32 ], [ %3, %1 ]
  ret i64 %35
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @_Z29work_group_scan_inclusive_addf(float) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func float @_Z28sub_group_scan_inclusive_addf(float %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %34, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = tail call spir_func i32 @_Z18get_sub_group_sizev() #11
  %9 = add i32 %8, -1
  %10 = icmp eq i32 %6, %9
  br i1 %10, label %11, label %14

; <label>:11                                      ; preds = %5
  %12 = zext i32 %7 to i64
  %13 = getelementptr inbounds float addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to float addrspace(3)*), i64 %12
  store float %3, float addrspace(3)* %13, align 4
  br label %14

; <label>:14                                      ; preds = %11, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %15 = icmp eq i32 %7, 0
  br i1 %15, label %16, label %26

; <label>:16                                      ; preds = %14
  %17 = icmp ult i32 %6, %2
  br i1 %17, label %20, label %18

; <label>:18                                      ; preds = %16
  %19 = tail call spir_func float @_Z28sub_group_scan_inclusive_addf(float 0.000000e+00) #11
  br label %25

; <label>:20                                      ; preds = %16
  %21 = zext i32 %6 to i64
  %22 = getelementptr inbounds float addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to float addrspace(3)*), i64 %21
  %23 = load float addrspace(3)* %22, align 4
  %24 = tail call spir_func float @_Z28sub_group_scan_inclusive_addf(float %23) #11
  store float %24, float addrspace(3)* %22, align 4
  br label %25

; <label>:25                                      ; preds = %20, %18
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %32

; <label>:26                                      ; preds = %14
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %27 = add i32 %7, -1
  %28 = zext i32 %27 to i64
  %29 = getelementptr inbounds float addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to float addrspace(3)*), i64 %28
  %30 = load float addrspace(3)* %29, align 4
  %31 = fadd float %3, %30
  br label %32

; <label>:32                                      ; preds = %26, %25
  %33 = phi float [ %31, %26 ], [ %3, %25 ]
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %34

; <label>:34                                      ; preds = %32, %1
  %35 = phi float [ %33, %32 ], [ %3, %1 ]
  ret float %35
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func double @_Z29work_group_scan_inclusive_addd(double) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func double @_Z28sub_group_scan_inclusive_addd(double %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %37, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = tail call spir_func i32 @_Z18get_sub_group_sizev() #11
  %9 = add i32 %8, -1
  %10 = icmp eq i32 %6, %9
  br i1 %10, label %11, label %15

; <label>:11                                      ; preds = %5
  %12 = zext i32 %7 to i64
  %13 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %12
  %14 = bitcast i64 addrspace(3)* %13 to double addrspace(3)*
  store double %3, double addrspace(3)* %14, align 8
  br label %15

; <label>:15                                      ; preds = %11, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %16 = icmp eq i32 %7, 0
  br i1 %16, label %17, label %28

; <label>:17                                      ; preds = %15
  %18 = icmp ult i32 %6, %2
  br i1 %18, label %21, label %19

; <label>:19                                      ; preds = %17
  %20 = tail call spir_func double @_Z28sub_group_scan_inclusive_addd(double 0.000000e+00) #11
  br label %27

; <label>:21                                      ; preds = %17
  %22 = zext i32 %6 to i64
  %23 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %22
  %24 = bitcast i64 addrspace(3)* %23 to double addrspace(3)*
  %25 = load double addrspace(3)* %24, align 8
  %26 = tail call spir_func double @_Z28sub_group_scan_inclusive_addd(double %25) #11
  store double %26, double addrspace(3)* %24, align 8
  br label %27

; <label>:27                                      ; preds = %21, %19
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %35

; <label>:28                                      ; preds = %15
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %29 = add i32 %7, -1
  %30 = zext i32 %29 to i64
  %31 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %30
  %32 = bitcast i64 addrspace(3)* %31 to double addrspace(3)*
  %33 = load double addrspace(3)* %32, align 8
  %34 = fadd double %3, %33
  br label %35

; <label>:35                                      ; preds = %28, %27
  %36 = phi double [ %34, %28 ], [ %3, %27 ]
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %37

; <label>:37                                      ; preds = %35, %1
  %38 = phi double [ %36, %35 ], [ %3, %1 ]
  ret double %38
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z29work_group_scan_inclusive_maxi(i32) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func i32 @_Z28sub_group_scan_inclusive_maxi(i32 %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %34, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = tail call spir_func i32 @_Z18get_sub_group_sizev() #11
  %9 = add i32 %8, -1
  %10 = icmp eq i32 %6, %9
  br i1 %10, label %11, label %14

; <label>:11                                      ; preds = %5
  %12 = zext i32 %7 to i64
  %13 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %12
  store i32 %3, i32 addrspace(3)* %13, align 4
  br label %14

; <label>:14                                      ; preds = %11, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %15 = icmp eq i32 %7, 0
  br i1 %15, label %16, label %26

; <label>:16                                      ; preds = %14
  %17 = icmp ult i32 %6, %2
  br i1 %17, label %20, label %18

; <label>:18                                      ; preds = %16
  %19 = tail call spir_func i32 @_Z28sub_group_scan_inclusive_maxi(i32 -2147483648) #11
  br label %25

; <label>:20                                      ; preds = %16
  %21 = zext i32 %6 to i64
  %22 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %21
  %23 = load i32 addrspace(3)* %22, align 4
  %24 = tail call spir_func i32 @_Z28sub_group_scan_inclusive_maxi(i32 %23) #11
  store i32 %24, i32 addrspace(3)* %22, align 4
  br label %25

; <label>:25                                      ; preds = %20, %18
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %32

; <label>:26                                      ; preds = %14
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %27 = add i32 %7, -1
  %28 = zext i32 %27 to i64
  %29 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %28
  %30 = load i32 addrspace(3)* %29, align 4
  %31 = tail call spir_func i32 @_Z3maxii(i32 %3, i32 %30) #2
  br label %32

; <label>:32                                      ; preds = %26, %25
  %33 = phi i32 [ %31, %26 ], [ %3, %25 ]
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %34

; <label>:34                                      ; preds = %32, %1
  %35 = phi i32 [ %33, %32 ], [ %3, %1 ]
  ret i32 %35
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z29work_group_scan_inclusive_maxj(i32) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func i32 @_Z28sub_group_scan_inclusive_maxj(i32 %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %34, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = tail call spir_func i32 @_Z18get_sub_group_sizev() #11
  %9 = add i32 %8, -1
  %10 = icmp eq i32 %6, %9
  br i1 %10, label %11, label %14

; <label>:11                                      ; preds = %5
  %12 = zext i32 %7 to i64
  %13 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %12
  store i32 %3, i32 addrspace(3)* %13, align 4
  br label %14

; <label>:14                                      ; preds = %11, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %15 = icmp eq i32 %7, 0
  br i1 %15, label %16, label %26

; <label>:16                                      ; preds = %14
  %17 = icmp ult i32 %6, %2
  br i1 %17, label %20, label %18

; <label>:18                                      ; preds = %16
  %19 = tail call spir_func i32 @_Z28sub_group_scan_inclusive_maxj(i32 0) #11
  br label %25

; <label>:20                                      ; preds = %16
  %21 = zext i32 %6 to i64
  %22 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %21
  %23 = load i32 addrspace(3)* %22, align 4
  %24 = tail call spir_func i32 @_Z28sub_group_scan_inclusive_maxj(i32 %23) #11
  store i32 %24, i32 addrspace(3)* %22, align 4
  br label %25

; <label>:25                                      ; preds = %20, %18
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %32

; <label>:26                                      ; preds = %14
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %27 = add i32 %7, -1
  %28 = zext i32 %27 to i64
  %29 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %28
  %30 = load i32 addrspace(3)* %29, align 4
  %31 = tail call spir_func i32 @_Z3maxjj(i32 %3, i32 %30) #2
  br label %32

; <label>:32                                      ; preds = %26, %25
  %33 = phi i32 [ %31, %26 ], [ %3, %25 ]
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %34

; <label>:34                                      ; preds = %32, %1
  %35 = phi i32 [ %33, %32 ], [ %3, %1 ]
  ret i32 %35
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @_Z29work_group_scan_inclusive_maxl(i64) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func i64 @_Z28sub_group_scan_inclusive_maxl(i64 %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %34, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = tail call spir_func i32 @_Z18get_sub_group_sizev() #11
  %9 = add i32 %8, -1
  %10 = icmp eq i32 %6, %9
  br i1 %10, label %11, label %14

; <label>:11                                      ; preds = %5
  %12 = zext i32 %7 to i64
  %13 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %12
  store i64 %3, i64 addrspace(3)* %13, align 8
  br label %14

; <label>:14                                      ; preds = %11, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %15 = icmp eq i32 %7, 0
  br i1 %15, label %16, label %26

; <label>:16                                      ; preds = %14
  %17 = icmp ult i32 %6, %2
  br i1 %17, label %20, label %18

; <label>:18                                      ; preds = %16
  %19 = tail call spir_func i64 @_Z28sub_group_scan_inclusive_maxl(i64 -9223372036854775808) #11
  br label %25

; <label>:20                                      ; preds = %16
  %21 = zext i32 %6 to i64
  %22 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %21
  %23 = load i64 addrspace(3)* %22, align 8
  %24 = tail call spir_func i64 @_Z28sub_group_scan_inclusive_maxl(i64 %23) #11
  store i64 %24, i64 addrspace(3)* %22, align 8
  br label %25

; <label>:25                                      ; preds = %20, %18
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %32

; <label>:26                                      ; preds = %14
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %27 = add i32 %7, -1
  %28 = zext i32 %27 to i64
  %29 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %28
  %30 = load i64 addrspace(3)* %29, align 8
  %31 = tail call spir_func i64 @_Z3maxll(i64 %3, i64 %30) #2
  br label %32

; <label>:32                                      ; preds = %26, %25
  %33 = phi i64 [ %31, %26 ], [ %3, %25 ]
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %34

; <label>:34                                      ; preds = %32, %1
  %35 = phi i64 [ %33, %32 ], [ %3, %1 ]
  ret i64 %35
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @_Z29work_group_scan_inclusive_maxm(i64) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func i64 @_Z28sub_group_scan_inclusive_maxm(i64 %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %34, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = tail call spir_func i32 @_Z18get_sub_group_sizev() #11
  %9 = add i32 %8, -1
  %10 = icmp eq i32 %6, %9
  br i1 %10, label %11, label %14

; <label>:11                                      ; preds = %5
  %12 = zext i32 %7 to i64
  %13 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %12
  store i64 %3, i64 addrspace(3)* %13, align 8
  br label %14

; <label>:14                                      ; preds = %11, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %15 = icmp eq i32 %7, 0
  br i1 %15, label %16, label %26

; <label>:16                                      ; preds = %14
  %17 = icmp ult i32 %6, %2
  br i1 %17, label %20, label %18

; <label>:18                                      ; preds = %16
  %19 = tail call spir_func i64 @_Z28sub_group_scan_inclusive_maxm(i64 0) #11
  br label %25

; <label>:20                                      ; preds = %16
  %21 = zext i32 %6 to i64
  %22 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %21
  %23 = load i64 addrspace(3)* %22, align 8
  %24 = tail call spir_func i64 @_Z28sub_group_scan_inclusive_maxm(i64 %23) #11
  store i64 %24, i64 addrspace(3)* %22, align 8
  br label %25

; <label>:25                                      ; preds = %20, %18
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %32

; <label>:26                                      ; preds = %14
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %27 = add i32 %7, -1
  %28 = zext i32 %27 to i64
  %29 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %28
  %30 = load i64 addrspace(3)* %29, align 8
  %31 = tail call spir_func i64 @_Z3maxmm(i64 %3, i64 %30) #2
  br label %32

; <label>:32                                      ; preds = %26, %25
  %33 = phi i64 [ %31, %26 ], [ %3, %25 ]
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %34

; <label>:34                                      ; preds = %32, %1
  %35 = phi i64 [ %33, %32 ], [ %3, %1 ]
  ret i64 %35
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @_Z29work_group_scan_inclusive_maxf(float) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func float @_Z28sub_group_scan_inclusive_maxf(float %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %34, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = tail call spir_func i32 @_Z18get_sub_group_sizev() #11
  %9 = add i32 %8, -1
  %10 = icmp eq i32 %6, %9
  br i1 %10, label %11, label %14

; <label>:11                                      ; preds = %5
  %12 = zext i32 %7 to i64
  %13 = getelementptr inbounds float addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to float addrspace(3)*), i64 %12
  store float %3, float addrspace(3)* %13, align 4
  br label %14

; <label>:14                                      ; preds = %11, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %15 = icmp eq i32 %7, 0
  br i1 %15, label %16, label %26

; <label>:16                                      ; preds = %14
  %17 = icmp ult i32 %6, %2
  br i1 %17, label %20, label %18

; <label>:18                                      ; preds = %16
  %19 = tail call spir_func float @_Z28sub_group_scan_inclusive_maxf(float 0xFFF0000000000000) #11
  br label %25

; <label>:20                                      ; preds = %16
  %21 = zext i32 %6 to i64
  %22 = getelementptr inbounds float addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to float addrspace(3)*), i64 %21
  %23 = load float addrspace(3)* %22, align 4
  %24 = tail call spir_func float @_Z28sub_group_scan_inclusive_maxf(float %23) #11
  store float %24, float addrspace(3)* %22, align 4
  br label %25

; <label>:25                                      ; preds = %20, %18
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %32

; <label>:26                                      ; preds = %14
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %27 = add i32 %7, -1
  %28 = zext i32 %27 to i64
  %29 = getelementptr inbounds float addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to float addrspace(3)*), i64 %28
  %30 = load float addrspace(3)* %29, align 4
  %31 = tail call spir_func float @_Z3maxff(float %3, float %30) #2
  br label %32

; <label>:32                                      ; preds = %26, %25
  %33 = phi float [ %31, %26 ], [ %3, %25 ]
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %34

; <label>:34                                      ; preds = %32, %1
  %35 = phi float [ %33, %32 ], [ %3, %1 ]
  ret float %35
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func double @_Z29work_group_scan_inclusive_maxd(double) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func double @_Z28sub_group_scan_inclusive_maxd(double %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %37, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = tail call spir_func i32 @_Z18get_sub_group_sizev() #11
  %9 = add i32 %8, -1
  %10 = icmp eq i32 %6, %9
  br i1 %10, label %11, label %15

; <label>:11                                      ; preds = %5
  %12 = zext i32 %7 to i64
  %13 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %12
  %14 = bitcast i64 addrspace(3)* %13 to double addrspace(3)*
  store double %3, double addrspace(3)* %14, align 8
  br label %15

; <label>:15                                      ; preds = %11, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %16 = icmp eq i32 %7, 0
  br i1 %16, label %17, label %28

; <label>:17                                      ; preds = %15
  %18 = icmp ult i32 %6, %2
  br i1 %18, label %21, label %19

; <label>:19                                      ; preds = %17
  %20 = tail call spir_func double @_Z28sub_group_scan_inclusive_maxd(double 0xFFF0000000000000) #11
  br label %27

; <label>:21                                      ; preds = %17
  %22 = zext i32 %6 to i64
  %23 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %22
  %24 = bitcast i64 addrspace(3)* %23 to double addrspace(3)*
  %25 = load double addrspace(3)* %24, align 8
  %26 = tail call spir_func double @_Z28sub_group_scan_inclusive_maxd(double %25) #11
  store double %26, double addrspace(3)* %24, align 8
  br label %27

; <label>:27                                      ; preds = %21, %19
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %35

; <label>:28                                      ; preds = %15
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %29 = add i32 %7, -1
  %30 = zext i32 %29 to i64
  %31 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %30
  %32 = bitcast i64 addrspace(3)* %31 to double addrspace(3)*
  %33 = load double addrspace(3)* %32, align 8
  %34 = tail call spir_func double @_Z3maxdd(double %3, double %33) #2
  br label %35

; <label>:35                                      ; preds = %28, %27
  %36 = phi double [ %34, %28 ], [ %3, %27 ]
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %37

; <label>:37                                      ; preds = %35, %1
  %38 = phi double [ %36, %35 ], [ %3, %1 ]
  ret double %38
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z29work_group_scan_inclusive_mini(i32) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func i32 @_Z28sub_group_scan_inclusive_mini(i32 %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %34, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = tail call spir_func i32 @_Z18get_sub_group_sizev() #11
  %9 = add i32 %8, -1
  %10 = icmp eq i32 %6, %9
  br i1 %10, label %11, label %14

; <label>:11                                      ; preds = %5
  %12 = zext i32 %7 to i64
  %13 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %12
  store i32 %3, i32 addrspace(3)* %13, align 4
  br label %14

; <label>:14                                      ; preds = %11, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %15 = icmp eq i32 %7, 0
  br i1 %15, label %16, label %26

; <label>:16                                      ; preds = %14
  %17 = icmp ult i32 %6, %2
  br i1 %17, label %20, label %18

; <label>:18                                      ; preds = %16
  %19 = tail call spir_func i32 @_Z28sub_group_scan_inclusive_mini(i32 2147483647) #11
  br label %25

; <label>:20                                      ; preds = %16
  %21 = zext i32 %6 to i64
  %22 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %21
  %23 = load i32 addrspace(3)* %22, align 4
  %24 = tail call spir_func i32 @_Z28sub_group_scan_inclusive_mini(i32 %23) #11
  store i32 %24, i32 addrspace(3)* %22, align 4
  br label %25

; <label>:25                                      ; preds = %20, %18
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %32

; <label>:26                                      ; preds = %14
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %27 = add i32 %7, -1
  %28 = zext i32 %27 to i64
  %29 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %28
  %30 = load i32 addrspace(3)* %29, align 4
  %31 = tail call spir_func i32 @_Z3minii(i32 %3, i32 %30) #2
  br label %32

; <label>:32                                      ; preds = %26, %25
  %33 = phi i32 [ %31, %26 ], [ %3, %25 ]
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %34

; <label>:34                                      ; preds = %32, %1
  %35 = phi i32 [ %33, %32 ], [ %3, %1 ]
  ret i32 %35
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z29work_group_scan_inclusive_minj(i32) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func i32 @_Z28sub_group_scan_inclusive_minj(i32 %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %34, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = tail call spir_func i32 @_Z18get_sub_group_sizev() #11
  %9 = add i32 %8, -1
  %10 = icmp eq i32 %6, %9
  br i1 %10, label %11, label %14

; <label>:11                                      ; preds = %5
  %12 = zext i32 %7 to i64
  %13 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %12
  store i32 %3, i32 addrspace(3)* %13, align 4
  br label %14

; <label>:14                                      ; preds = %11, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %15 = icmp eq i32 %7, 0
  br i1 %15, label %16, label %26

; <label>:16                                      ; preds = %14
  %17 = icmp ult i32 %6, %2
  br i1 %17, label %20, label %18

; <label>:18                                      ; preds = %16
  %19 = tail call spir_func i32 @_Z28sub_group_scan_inclusive_minj(i32 -1) #11
  br label %25

; <label>:20                                      ; preds = %16
  %21 = zext i32 %6 to i64
  %22 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %21
  %23 = load i32 addrspace(3)* %22, align 4
  %24 = tail call spir_func i32 @_Z28sub_group_scan_inclusive_minj(i32 %23) #11
  store i32 %24, i32 addrspace(3)* %22, align 4
  br label %25

; <label>:25                                      ; preds = %20, %18
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %32

; <label>:26                                      ; preds = %14
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %27 = add i32 %7, -1
  %28 = zext i32 %27 to i64
  %29 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %28
  %30 = load i32 addrspace(3)* %29, align 4
  %31 = tail call spir_func i32 @_Z3minjj(i32 %3, i32 %30) #2
  br label %32

; <label>:32                                      ; preds = %26, %25
  %33 = phi i32 [ %31, %26 ], [ %3, %25 ]
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %34

; <label>:34                                      ; preds = %32, %1
  %35 = phi i32 [ %33, %32 ], [ %3, %1 ]
  ret i32 %35
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @_Z29work_group_scan_inclusive_minl(i64) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func i64 @_Z28sub_group_scan_inclusive_minl(i64 %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %34, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = tail call spir_func i32 @_Z18get_sub_group_sizev() #11
  %9 = add i32 %8, -1
  %10 = icmp eq i32 %6, %9
  br i1 %10, label %11, label %14

; <label>:11                                      ; preds = %5
  %12 = zext i32 %7 to i64
  %13 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %12
  store i64 %3, i64 addrspace(3)* %13, align 8
  br label %14

; <label>:14                                      ; preds = %11, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %15 = icmp eq i32 %7, 0
  br i1 %15, label %16, label %26

; <label>:16                                      ; preds = %14
  %17 = icmp ult i32 %6, %2
  br i1 %17, label %20, label %18

; <label>:18                                      ; preds = %16
  %19 = tail call spir_func i64 @_Z28sub_group_scan_inclusive_minl(i64 9223372036854775807) #11
  br label %25

; <label>:20                                      ; preds = %16
  %21 = zext i32 %6 to i64
  %22 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %21
  %23 = load i64 addrspace(3)* %22, align 8
  %24 = tail call spir_func i64 @_Z28sub_group_scan_inclusive_minl(i64 %23) #11
  store i64 %24, i64 addrspace(3)* %22, align 8
  br label %25

; <label>:25                                      ; preds = %20, %18
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %32

; <label>:26                                      ; preds = %14
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %27 = add i32 %7, -1
  %28 = zext i32 %27 to i64
  %29 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %28
  %30 = load i64 addrspace(3)* %29, align 8
  %31 = tail call spir_func i64 @_Z3minll(i64 %3, i64 %30) #2
  br label %32

; <label>:32                                      ; preds = %26, %25
  %33 = phi i64 [ %31, %26 ], [ %3, %25 ]
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %34

; <label>:34                                      ; preds = %32, %1
  %35 = phi i64 [ %33, %32 ], [ %3, %1 ]
  ret i64 %35
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @_Z29work_group_scan_inclusive_minm(i64) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func i64 @_Z28sub_group_scan_inclusive_minm(i64 %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %34, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = tail call spir_func i32 @_Z18get_sub_group_sizev() #11
  %9 = add i32 %8, -1
  %10 = icmp eq i32 %6, %9
  br i1 %10, label %11, label %14

; <label>:11                                      ; preds = %5
  %12 = zext i32 %7 to i64
  %13 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %12
  store i64 %3, i64 addrspace(3)* %13, align 8
  br label %14

; <label>:14                                      ; preds = %11, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %15 = icmp eq i32 %7, 0
  br i1 %15, label %16, label %26

; <label>:16                                      ; preds = %14
  %17 = icmp ult i32 %6, %2
  br i1 %17, label %20, label %18

; <label>:18                                      ; preds = %16
  %19 = tail call spir_func i64 @_Z28sub_group_scan_inclusive_minm(i64 -1) #11
  br label %25

; <label>:20                                      ; preds = %16
  %21 = zext i32 %6 to i64
  %22 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %21
  %23 = load i64 addrspace(3)* %22, align 8
  %24 = tail call spir_func i64 @_Z28sub_group_scan_inclusive_minm(i64 %23) #11
  store i64 %24, i64 addrspace(3)* %22, align 8
  br label %25

; <label>:25                                      ; preds = %20, %18
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %32

; <label>:26                                      ; preds = %14
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %27 = add i32 %7, -1
  %28 = zext i32 %27 to i64
  %29 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %28
  %30 = load i64 addrspace(3)* %29, align 8
  %31 = tail call spir_func i64 @_Z3minmm(i64 %3, i64 %30) #2
  br label %32

; <label>:32                                      ; preds = %26, %25
  %33 = phi i64 [ %31, %26 ], [ %3, %25 ]
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %34

; <label>:34                                      ; preds = %32, %1
  %35 = phi i64 [ %33, %32 ], [ %3, %1 ]
  ret i64 %35
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @_Z29work_group_scan_inclusive_minf(float) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func float @_Z28sub_group_scan_inclusive_minf(float %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %34, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = tail call spir_func i32 @_Z18get_sub_group_sizev() #11
  %9 = add i32 %8, -1
  %10 = icmp eq i32 %6, %9
  br i1 %10, label %11, label %14

; <label>:11                                      ; preds = %5
  %12 = zext i32 %7 to i64
  %13 = getelementptr inbounds float addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to float addrspace(3)*), i64 %12
  store float %3, float addrspace(3)* %13, align 4
  br label %14

; <label>:14                                      ; preds = %11, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %15 = icmp eq i32 %7, 0
  br i1 %15, label %16, label %26

; <label>:16                                      ; preds = %14
  %17 = icmp ult i32 %6, %2
  br i1 %17, label %20, label %18

; <label>:18                                      ; preds = %16
  %19 = tail call spir_func float @_Z28sub_group_scan_inclusive_minf(float 0x7FF0000000000000) #11
  br label %25

; <label>:20                                      ; preds = %16
  %21 = zext i32 %6 to i64
  %22 = getelementptr inbounds float addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to float addrspace(3)*), i64 %21
  %23 = load float addrspace(3)* %22, align 4
  %24 = tail call spir_func float @_Z28sub_group_scan_inclusive_minf(float %23) #11
  store float %24, float addrspace(3)* %22, align 4
  br label %25

; <label>:25                                      ; preds = %20, %18
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %32

; <label>:26                                      ; preds = %14
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %27 = add i32 %7, -1
  %28 = zext i32 %27 to i64
  %29 = getelementptr inbounds float addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to float addrspace(3)*), i64 %28
  %30 = load float addrspace(3)* %29, align 4
  %31 = tail call spir_func float @_Z3minff(float %3, float %30) #2
  br label %32

; <label>:32                                      ; preds = %26, %25
  %33 = phi float [ %31, %26 ], [ %3, %25 ]
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %34

; <label>:34                                      ; preds = %32, %1
  %35 = phi float [ %33, %32 ], [ %3, %1 ]
  ret float %35
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func double @_Z29work_group_scan_inclusive_mind(double) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func double @_Z28sub_group_scan_inclusive_mind(double %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %37, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = tail call spir_func i32 @_Z18get_sub_group_sizev() #11
  %9 = add i32 %8, -1
  %10 = icmp eq i32 %6, %9
  br i1 %10, label %11, label %15

; <label>:11                                      ; preds = %5
  %12 = zext i32 %7 to i64
  %13 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %12
  %14 = bitcast i64 addrspace(3)* %13 to double addrspace(3)*
  store double %3, double addrspace(3)* %14, align 8
  br label %15

; <label>:15                                      ; preds = %11, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %16 = icmp eq i32 %7, 0
  br i1 %16, label %17, label %28

; <label>:17                                      ; preds = %15
  %18 = icmp ult i32 %6, %2
  br i1 %18, label %21, label %19

; <label>:19                                      ; preds = %17
  %20 = tail call spir_func double @_Z28sub_group_scan_inclusive_mind(double 0x7FF0000000000000) #11
  br label %27

; <label>:21                                      ; preds = %17
  %22 = zext i32 %6 to i64
  %23 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %22
  %24 = bitcast i64 addrspace(3)* %23 to double addrspace(3)*
  %25 = load double addrspace(3)* %24, align 8
  %26 = tail call spir_func double @_Z28sub_group_scan_inclusive_mind(double %25) #11
  store double %26, double addrspace(3)* %24, align 8
  br label %27

; <label>:27                                      ; preds = %21, %19
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %35

; <label>:28                                      ; preds = %15
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %29 = add i32 %7, -1
  %30 = zext i32 %29 to i64
  %31 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %30
  %32 = bitcast i64 addrspace(3)* %31 to double addrspace(3)*
  %33 = load double addrspace(3)* %32, align 8
  %34 = tail call spir_func double @_Z3mindd(double %3, double %33) #2
  br label %35

; <label>:35                                      ; preds = %28, %27
  %36 = phi double [ %34, %28 ], [ %3, %27 ]
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %37

; <label>:37                                      ; preds = %35, %1
  %38 = phi double [ %36, %35 ], [ %3, %1 ]
  ret double %38
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z29work_group_scan_exclusive_addi(i32) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func i32 @_Z28sub_group_scan_exclusive_addi(i32 %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %35, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = tail call spir_func i32 @_Z18get_sub_group_sizev() #11
  %9 = add i32 %8, -1
  %10 = icmp eq i32 %6, %9
  br i1 %10, label %11, label %15

; <label>:11                                      ; preds = %5
  %12 = add nsw i32 %3, %0
  %13 = zext i32 %7 to i64
  %14 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %13
  store i32 %12, i32 addrspace(3)* %14, align 4
  br label %15

; <label>:15                                      ; preds = %11, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %16 = icmp eq i32 %7, 0
  br i1 %16, label %17, label %27

; <label>:17                                      ; preds = %15
  %18 = icmp ult i32 %6, %2
  br i1 %18, label %21, label %19

; <label>:19                                      ; preds = %17
  %20 = tail call spir_func i32 @_Z28sub_group_scan_inclusive_addi(i32 0) #11
  br label %26

; <label>:21                                      ; preds = %17
  %22 = zext i32 %6 to i64
  %23 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %22
  %24 = load i32 addrspace(3)* %23, align 4
  %25 = tail call spir_func i32 @_Z28sub_group_scan_inclusive_addi(i32 %24) #11
  store i32 %25, i32 addrspace(3)* %23, align 4
  br label %26

; <label>:26                                      ; preds = %21, %19
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %33

; <label>:27                                      ; preds = %15
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %28 = add i32 %7, -1
  %29 = zext i32 %28 to i64
  %30 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %29
  %31 = load i32 addrspace(3)* %30, align 4
  %32 = add nsw i32 %31, %3
  br label %33

; <label>:33                                      ; preds = %27, %26
  %34 = phi i32 [ %32, %27 ], [ %3, %26 ]
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %35

; <label>:35                                      ; preds = %33, %1
  %36 = phi i32 [ %34, %33 ], [ %3, %1 ]
  ret i32 %36
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z29work_group_scan_exclusive_addj(i32) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func i32 @_Z28sub_group_scan_exclusive_addj(i32 %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %35, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = tail call spir_func i32 @_Z18get_sub_group_sizev() #11
  %9 = add i32 %8, -1
  %10 = icmp eq i32 %6, %9
  br i1 %10, label %11, label %15

; <label>:11                                      ; preds = %5
  %12 = add i32 %3, %0
  %13 = zext i32 %7 to i64
  %14 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %13
  store i32 %12, i32 addrspace(3)* %14, align 4
  br label %15

; <label>:15                                      ; preds = %11, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %16 = icmp eq i32 %7, 0
  br i1 %16, label %17, label %27

; <label>:17                                      ; preds = %15
  %18 = icmp ult i32 %6, %2
  br i1 %18, label %21, label %19

; <label>:19                                      ; preds = %17
  %20 = tail call spir_func i32 @_Z28sub_group_scan_inclusive_addj(i32 0) #11
  br label %26

; <label>:21                                      ; preds = %17
  %22 = zext i32 %6 to i64
  %23 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %22
  %24 = load i32 addrspace(3)* %23, align 4
  %25 = tail call spir_func i32 @_Z28sub_group_scan_inclusive_addj(i32 %24) #11
  store i32 %25, i32 addrspace(3)* %23, align 4
  br label %26

; <label>:26                                      ; preds = %21, %19
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %33

; <label>:27                                      ; preds = %15
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %28 = add i32 %7, -1
  %29 = zext i32 %28 to i64
  %30 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %29
  %31 = load i32 addrspace(3)* %30, align 4
  %32 = add i32 %31, %3
  br label %33

; <label>:33                                      ; preds = %27, %26
  %34 = phi i32 [ %32, %27 ], [ %3, %26 ]
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %35

; <label>:35                                      ; preds = %33, %1
  %36 = phi i32 [ %34, %33 ], [ %3, %1 ]
  ret i32 %36
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @_Z29work_group_scan_exclusive_addl(i64) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func i64 @_Z28sub_group_scan_exclusive_addl(i64 %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %35, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = tail call spir_func i32 @_Z18get_sub_group_sizev() #11
  %9 = add i32 %8, -1
  %10 = icmp eq i32 %6, %9
  br i1 %10, label %11, label %15

; <label>:11                                      ; preds = %5
  %12 = add nsw i64 %3, %0
  %13 = zext i32 %7 to i64
  %14 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %13
  store i64 %12, i64 addrspace(3)* %14, align 8
  br label %15

; <label>:15                                      ; preds = %11, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %16 = icmp eq i32 %7, 0
  br i1 %16, label %17, label %27

; <label>:17                                      ; preds = %15
  %18 = icmp ult i32 %6, %2
  br i1 %18, label %21, label %19

; <label>:19                                      ; preds = %17
  %20 = tail call spir_func i64 @_Z28sub_group_scan_inclusive_addl(i64 0) #11
  br label %26

; <label>:21                                      ; preds = %17
  %22 = zext i32 %6 to i64
  %23 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %22
  %24 = load i64 addrspace(3)* %23, align 8
  %25 = tail call spir_func i64 @_Z28sub_group_scan_inclusive_addl(i64 %24) #11
  store i64 %25, i64 addrspace(3)* %23, align 8
  br label %26

; <label>:26                                      ; preds = %21, %19
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %33

; <label>:27                                      ; preds = %15
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %28 = add i32 %7, -1
  %29 = zext i32 %28 to i64
  %30 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %29
  %31 = load i64 addrspace(3)* %30, align 8
  %32 = add nsw i64 %31, %3
  br label %33

; <label>:33                                      ; preds = %27, %26
  %34 = phi i64 [ %32, %27 ], [ %3, %26 ]
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %35

; <label>:35                                      ; preds = %33, %1
  %36 = phi i64 [ %34, %33 ], [ %3, %1 ]
  ret i64 %36
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @_Z29work_group_scan_exclusive_addm(i64) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func i64 @_Z28sub_group_scan_exclusive_addm(i64 %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %35, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = tail call spir_func i32 @_Z18get_sub_group_sizev() #11
  %9 = add i32 %8, -1
  %10 = icmp eq i32 %6, %9
  br i1 %10, label %11, label %15

; <label>:11                                      ; preds = %5
  %12 = add i64 %3, %0
  %13 = zext i32 %7 to i64
  %14 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %13
  store i64 %12, i64 addrspace(3)* %14, align 8
  br label %15

; <label>:15                                      ; preds = %11, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %16 = icmp eq i32 %7, 0
  br i1 %16, label %17, label %27

; <label>:17                                      ; preds = %15
  %18 = icmp ult i32 %6, %2
  br i1 %18, label %21, label %19

; <label>:19                                      ; preds = %17
  %20 = tail call spir_func i64 @_Z28sub_group_scan_inclusive_addm(i64 0) #11
  br label %26

; <label>:21                                      ; preds = %17
  %22 = zext i32 %6 to i64
  %23 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %22
  %24 = load i64 addrspace(3)* %23, align 8
  %25 = tail call spir_func i64 @_Z28sub_group_scan_inclusive_addm(i64 %24) #11
  store i64 %25, i64 addrspace(3)* %23, align 8
  br label %26

; <label>:26                                      ; preds = %21, %19
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %33

; <label>:27                                      ; preds = %15
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %28 = add i32 %7, -1
  %29 = zext i32 %28 to i64
  %30 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %29
  %31 = load i64 addrspace(3)* %30, align 8
  %32 = add i64 %31, %3
  br label %33

; <label>:33                                      ; preds = %27, %26
  %34 = phi i64 [ %32, %27 ], [ %3, %26 ]
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %35

; <label>:35                                      ; preds = %33, %1
  %36 = phi i64 [ %34, %33 ], [ %3, %1 ]
  ret i64 %36
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @_Z29work_group_scan_exclusive_addf(float) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func float @_Z28sub_group_scan_exclusive_addf(float %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %35, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = tail call spir_func i32 @_Z18get_sub_group_sizev() #11
  %9 = add i32 %8, -1
  %10 = icmp eq i32 %6, %9
  br i1 %10, label %11, label %15

; <label>:11                                      ; preds = %5
  %12 = fadd float %3, %0
  %13 = zext i32 %7 to i64
  %14 = getelementptr inbounds float addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to float addrspace(3)*), i64 %13
  store float %12, float addrspace(3)* %14, align 4
  br label %15

; <label>:15                                      ; preds = %11, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %16 = icmp eq i32 %7, 0
  br i1 %16, label %17, label %27

; <label>:17                                      ; preds = %15
  %18 = icmp ult i32 %6, %2
  br i1 %18, label %21, label %19

; <label>:19                                      ; preds = %17
  %20 = tail call spir_func float @_Z28sub_group_scan_inclusive_addf(float 0.000000e+00) #11
  br label %26

; <label>:21                                      ; preds = %17
  %22 = zext i32 %6 to i64
  %23 = getelementptr inbounds float addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to float addrspace(3)*), i64 %22
  %24 = load float addrspace(3)* %23, align 4
  %25 = tail call spir_func float @_Z28sub_group_scan_inclusive_addf(float %24) #11
  store float %25, float addrspace(3)* %23, align 4
  br label %26

; <label>:26                                      ; preds = %21, %19
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %33

; <label>:27                                      ; preds = %15
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %28 = add i32 %7, -1
  %29 = zext i32 %28 to i64
  %30 = getelementptr inbounds float addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to float addrspace(3)*), i64 %29
  %31 = load float addrspace(3)* %30, align 4
  %32 = fadd float %3, %31
  br label %33

; <label>:33                                      ; preds = %27, %26
  %34 = phi float [ %32, %27 ], [ %3, %26 ]
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %35

; <label>:35                                      ; preds = %33, %1
  %36 = phi float [ %34, %33 ], [ %3, %1 ]
  ret float %36
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func double @_Z29work_group_scan_exclusive_addd(double) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func double @_Z28sub_group_scan_exclusive_addd(double %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %38, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = tail call spir_func i32 @_Z18get_sub_group_sizev() #11
  %9 = add i32 %8, -1
  %10 = icmp eq i32 %6, %9
  br i1 %10, label %11, label %16

; <label>:11                                      ; preds = %5
  %12 = fadd double %3, %0
  %13 = zext i32 %7 to i64
  %14 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %13
  %15 = bitcast i64 addrspace(3)* %14 to double addrspace(3)*
  store double %12, double addrspace(3)* %15, align 8
  br label %16

; <label>:16                                      ; preds = %11, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %17 = icmp eq i32 %7, 0
  br i1 %17, label %18, label %29

; <label>:18                                      ; preds = %16
  %19 = icmp ult i32 %6, %2
  br i1 %19, label %22, label %20

; <label>:20                                      ; preds = %18
  %21 = tail call spir_func double @_Z28sub_group_scan_inclusive_addd(double 0.000000e+00) #11
  br label %28

; <label>:22                                      ; preds = %18
  %23 = zext i32 %6 to i64
  %24 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %23
  %25 = bitcast i64 addrspace(3)* %24 to double addrspace(3)*
  %26 = load double addrspace(3)* %25, align 8
  %27 = tail call spir_func double @_Z28sub_group_scan_inclusive_addd(double %26) #11
  store double %27, double addrspace(3)* %25, align 8
  br label %28

; <label>:28                                      ; preds = %22, %20
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %36

; <label>:29                                      ; preds = %16
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %30 = add i32 %7, -1
  %31 = zext i32 %30 to i64
  %32 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %31
  %33 = bitcast i64 addrspace(3)* %32 to double addrspace(3)*
  %34 = load double addrspace(3)* %33, align 8
  %35 = fadd double %3, %34
  br label %36

; <label>:36                                      ; preds = %29, %28
  %37 = phi double [ %35, %29 ], [ %3, %28 ]
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %38

; <label>:38                                      ; preds = %36, %1
  %39 = phi double [ %37, %36 ], [ %3, %1 ]
  ret double %39
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z29work_group_scan_exclusive_maxi(i32) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func i32 @_Z28sub_group_scan_exclusive_maxi(i32 %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %35, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = tail call spir_func i32 @_Z18get_sub_group_sizev() #11
  %9 = add i32 %8, -1
  %10 = icmp eq i32 %6, %9
  br i1 %10, label %11, label %15

; <label>:11                                      ; preds = %5
  %12 = tail call spir_func i32 @_Z3maxii(i32 %0, i32 %3) #2
  %13 = zext i32 %7 to i64
  %14 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %13
  store i32 %12, i32 addrspace(3)* %14, align 4
  br label %15

; <label>:15                                      ; preds = %11, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %16 = icmp eq i32 %7, 0
  br i1 %16, label %17, label %27

; <label>:17                                      ; preds = %15
  %18 = icmp ult i32 %6, %2
  br i1 %18, label %21, label %19

; <label>:19                                      ; preds = %17
  %20 = tail call spir_func i32 @_Z28sub_group_scan_inclusive_maxi(i32 -2147483648) #11
  br label %26

; <label>:21                                      ; preds = %17
  %22 = zext i32 %6 to i64
  %23 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %22
  %24 = load i32 addrspace(3)* %23, align 4
  %25 = tail call spir_func i32 @_Z28sub_group_scan_inclusive_maxi(i32 %24) #11
  store i32 %25, i32 addrspace(3)* %23, align 4
  br label %26

; <label>:26                                      ; preds = %21, %19
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %33

; <label>:27                                      ; preds = %15
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %28 = add i32 %7, -1
  %29 = zext i32 %28 to i64
  %30 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %29
  %31 = load i32 addrspace(3)* %30, align 4
  %32 = tail call spir_func i32 @_Z3maxii(i32 %3, i32 %31) #2
  br label %33

; <label>:33                                      ; preds = %27, %26
  %34 = phi i32 [ %32, %27 ], [ %3, %26 ]
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %35

; <label>:35                                      ; preds = %33, %1
  %36 = phi i32 [ %34, %33 ], [ %3, %1 ]
  ret i32 %36
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z29work_group_scan_exclusive_maxj(i32) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func i32 @_Z28sub_group_scan_exclusive_maxj(i32 %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %35, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = tail call spir_func i32 @_Z18get_sub_group_sizev() #11
  %9 = add i32 %8, -1
  %10 = icmp eq i32 %6, %9
  br i1 %10, label %11, label %15

; <label>:11                                      ; preds = %5
  %12 = tail call spir_func i32 @_Z3maxjj(i32 %0, i32 %3) #2
  %13 = zext i32 %7 to i64
  %14 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %13
  store i32 %12, i32 addrspace(3)* %14, align 4
  br label %15

; <label>:15                                      ; preds = %11, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %16 = icmp eq i32 %7, 0
  br i1 %16, label %17, label %27

; <label>:17                                      ; preds = %15
  %18 = icmp ult i32 %6, %2
  br i1 %18, label %21, label %19

; <label>:19                                      ; preds = %17
  %20 = tail call spir_func i32 @_Z28sub_group_scan_inclusive_maxj(i32 0) #11
  br label %26

; <label>:21                                      ; preds = %17
  %22 = zext i32 %6 to i64
  %23 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %22
  %24 = load i32 addrspace(3)* %23, align 4
  %25 = tail call spir_func i32 @_Z28sub_group_scan_inclusive_maxj(i32 %24) #11
  store i32 %25, i32 addrspace(3)* %23, align 4
  br label %26

; <label>:26                                      ; preds = %21, %19
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %33

; <label>:27                                      ; preds = %15
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %28 = add i32 %7, -1
  %29 = zext i32 %28 to i64
  %30 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %29
  %31 = load i32 addrspace(3)* %30, align 4
  %32 = tail call spir_func i32 @_Z3maxjj(i32 %3, i32 %31) #2
  br label %33

; <label>:33                                      ; preds = %27, %26
  %34 = phi i32 [ %32, %27 ], [ %3, %26 ]
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %35

; <label>:35                                      ; preds = %33, %1
  %36 = phi i32 [ %34, %33 ], [ %3, %1 ]
  ret i32 %36
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @_Z29work_group_scan_exclusive_maxl(i64) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func i64 @_Z28sub_group_scan_exclusive_maxl(i64 %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %35, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = tail call spir_func i32 @_Z18get_sub_group_sizev() #11
  %9 = add i32 %8, -1
  %10 = icmp eq i32 %6, %9
  br i1 %10, label %11, label %15

; <label>:11                                      ; preds = %5
  %12 = tail call spir_func i64 @_Z3maxll(i64 %0, i64 %3) #2
  %13 = zext i32 %7 to i64
  %14 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %13
  store i64 %12, i64 addrspace(3)* %14, align 8
  br label %15

; <label>:15                                      ; preds = %11, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %16 = icmp eq i32 %7, 0
  br i1 %16, label %17, label %27

; <label>:17                                      ; preds = %15
  %18 = icmp ult i32 %6, %2
  br i1 %18, label %21, label %19

; <label>:19                                      ; preds = %17
  %20 = tail call spir_func i64 @_Z28sub_group_scan_inclusive_maxl(i64 -9223372036854775808) #11
  br label %26

; <label>:21                                      ; preds = %17
  %22 = zext i32 %6 to i64
  %23 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %22
  %24 = load i64 addrspace(3)* %23, align 8
  %25 = tail call spir_func i64 @_Z28sub_group_scan_inclusive_maxl(i64 %24) #11
  store i64 %25, i64 addrspace(3)* %23, align 8
  br label %26

; <label>:26                                      ; preds = %21, %19
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %33

; <label>:27                                      ; preds = %15
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %28 = add i32 %7, -1
  %29 = zext i32 %28 to i64
  %30 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %29
  %31 = load i64 addrspace(3)* %30, align 8
  %32 = tail call spir_func i64 @_Z3maxll(i64 %3, i64 %31) #2
  br label %33

; <label>:33                                      ; preds = %27, %26
  %34 = phi i64 [ %32, %27 ], [ %3, %26 ]
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %35

; <label>:35                                      ; preds = %33, %1
  %36 = phi i64 [ %34, %33 ], [ %3, %1 ]
  ret i64 %36
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @_Z29work_group_scan_exclusive_maxm(i64) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func i64 @_Z28sub_group_scan_exclusive_maxm(i64 %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %35, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = tail call spir_func i32 @_Z18get_sub_group_sizev() #11
  %9 = add i32 %8, -1
  %10 = icmp eq i32 %6, %9
  br i1 %10, label %11, label %15

; <label>:11                                      ; preds = %5
  %12 = tail call spir_func i64 @_Z3maxmm(i64 %0, i64 %3) #2
  %13 = zext i32 %7 to i64
  %14 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %13
  store i64 %12, i64 addrspace(3)* %14, align 8
  br label %15

; <label>:15                                      ; preds = %11, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %16 = icmp eq i32 %7, 0
  br i1 %16, label %17, label %27

; <label>:17                                      ; preds = %15
  %18 = icmp ult i32 %6, %2
  br i1 %18, label %21, label %19

; <label>:19                                      ; preds = %17
  %20 = tail call spir_func i64 @_Z28sub_group_scan_inclusive_maxm(i64 0) #11
  br label %26

; <label>:21                                      ; preds = %17
  %22 = zext i32 %6 to i64
  %23 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %22
  %24 = load i64 addrspace(3)* %23, align 8
  %25 = tail call spir_func i64 @_Z28sub_group_scan_inclusive_maxm(i64 %24) #11
  store i64 %25, i64 addrspace(3)* %23, align 8
  br label %26

; <label>:26                                      ; preds = %21, %19
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %33

; <label>:27                                      ; preds = %15
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %28 = add i32 %7, -1
  %29 = zext i32 %28 to i64
  %30 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %29
  %31 = load i64 addrspace(3)* %30, align 8
  %32 = tail call spir_func i64 @_Z3maxmm(i64 %3, i64 %31) #2
  br label %33

; <label>:33                                      ; preds = %27, %26
  %34 = phi i64 [ %32, %27 ], [ %3, %26 ]
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %35

; <label>:35                                      ; preds = %33, %1
  %36 = phi i64 [ %34, %33 ], [ %3, %1 ]
  ret i64 %36
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @_Z29work_group_scan_exclusive_maxf(float) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func float @_Z28sub_group_scan_exclusive_maxf(float %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %35, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = tail call spir_func i32 @_Z18get_sub_group_sizev() #11
  %9 = add i32 %8, -1
  %10 = icmp eq i32 %6, %9
  br i1 %10, label %11, label %15

; <label>:11                                      ; preds = %5
  %12 = tail call spir_func float @_Z3maxff(float %0, float %3) #2
  %13 = zext i32 %7 to i64
  %14 = getelementptr inbounds float addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to float addrspace(3)*), i64 %13
  store float %12, float addrspace(3)* %14, align 4
  br label %15

; <label>:15                                      ; preds = %11, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %16 = icmp eq i32 %7, 0
  br i1 %16, label %17, label %27

; <label>:17                                      ; preds = %15
  %18 = icmp ult i32 %6, %2
  br i1 %18, label %21, label %19

; <label>:19                                      ; preds = %17
  %20 = tail call spir_func float @_Z28sub_group_scan_inclusive_maxf(float 0xFFF0000000000000) #11
  br label %26

; <label>:21                                      ; preds = %17
  %22 = zext i32 %6 to i64
  %23 = getelementptr inbounds float addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to float addrspace(3)*), i64 %22
  %24 = load float addrspace(3)* %23, align 4
  %25 = tail call spir_func float @_Z28sub_group_scan_inclusive_maxf(float %24) #11
  store float %25, float addrspace(3)* %23, align 4
  br label %26

; <label>:26                                      ; preds = %21, %19
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %33

; <label>:27                                      ; preds = %15
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %28 = add i32 %7, -1
  %29 = zext i32 %28 to i64
  %30 = getelementptr inbounds float addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to float addrspace(3)*), i64 %29
  %31 = load float addrspace(3)* %30, align 4
  %32 = tail call spir_func float @_Z3maxff(float %3, float %31) #2
  br label %33

; <label>:33                                      ; preds = %27, %26
  %34 = phi float [ %32, %27 ], [ %3, %26 ]
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %35

; <label>:35                                      ; preds = %33, %1
  %36 = phi float [ %34, %33 ], [ %3, %1 ]
  ret float %36
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func double @_Z29work_group_scan_exclusive_maxd(double) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func double @_Z28sub_group_scan_exclusive_maxd(double %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %38, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = tail call spir_func i32 @_Z18get_sub_group_sizev() #11
  %9 = add i32 %8, -1
  %10 = icmp eq i32 %6, %9
  br i1 %10, label %11, label %16

; <label>:11                                      ; preds = %5
  %12 = tail call spir_func double @_Z3maxdd(double %0, double %3) #2
  %13 = zext i32 %7 to i64
  %14 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %13
  %15 = bitcast i64 addrspace(3)* %14 to double addrspace(3)*
  store double %12, double addrspace(3)* %15, align 8
  br label %16

; <label>:16                                      ; preds = %11, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %17 = icmp eq i32 %7, 0
  br i1 %17, label %18, label %29

; <label>:18                                      ; preds = %16
  %19 = icmp ult i32 %6, %2
  br i1 %19, label %22, label %20

; <label>:20                                      ; preds = %18
  %21 = tail call spir_func double @_Z28sub_group_scan_inclusive_maxd(double 0xFFF0000000000000) #11
  br label %28

; <label>:22                                      ; preds = %18
  %23 = zext i32 %6 to i64
  %24 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %23
  %25 = bitcast i64 addrspace(3)* %24 to double addrspace(3)*
  %26 = load double addrspace(3)* %25, align 8
  %27 = tail call spir_func double @_Z28sub_group_scan_inclusive_maxd(double %26) #11
  store double %27, double addrspace(3)* %25, align 8
  br label %28

; <label>:28                                      ; preds = %22, %20
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %36

; <label>:29                                      ; preds = %16
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %30 = add i32 %7, -1
  %31 = zext i32 %30 to i64
  %32 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %31
  %33 = bitcast i64 addrspace(3)* %32 to double addrspace(3)*
  %34 = load double addrspace(3)* %33, align 8
  %35 = tail call spir_func double @_Z3maxdd(double %3, double %34) #2
  br label %36

; <label>:36                                      ; preds = %29, %28
  %37 = phi double [ %35, %29 ], [ %3, %28 ]
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %38

; <label>:38                                      ; preds = %36, %1
  %39 = phi double [ %37, %36 ], [ %3, %1 ]
  ret double %39
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z29work_group_scan_exclusive_mini(i32) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func i32 @_Z28sub_group_scan_exclusive_mini(i32 %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %35, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = tail call spir_func i32 @_Z18get_sub_group_sizev() #11
  %9 = add i32 %8, -1
  %10 = icmp eq i32 %6, %9
  br i1 %10, label %11, label %15

; <label>:11                                      ; preds = %5
  %12 = tail call spir_func i32 @_Z3minii(i32 %0, i32 %3) #2
  %13 = zext i32 %7 to i64
  %14 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %13
  store i32 %12, i32 addrspace(3)* %14, align 4
  br label %15

; <label>:15                                      ; preds = %11, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %16 = icmp eq i32 %7, 0
  br i1 %16, label %17, label %27

; <label>:17                                      ; preds = %15
  %18 = icmp ult i32 %6, %2
  br i1 %18, label %21, label %19

; <label>:19                                      ; preds = %17
  %20 = tail call spir_func i32 @_Z28sub_group_scan_inclusive_mini(i32 2147483647) #11
  br label %26

; <label>:21                                      ; preds = %17
  %22 = zext i32 %6 to i64
  %23 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %22
  %24 = load i32 addrspace(3)* %23, align 4
  %25 = tail call spir_func i32 @_Z28sub_group_scan_inclusive_mini(i32 %24) #11
  store i32 %25, i32 addrspace(3)* %23, align 4
  br label %26

; <label>:26                                      ; preds = %21, %19
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %33

; <label>:27                                      ; preds = %15
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %28 = add i32 %7, -1
  %29 = zext i32 %28 to i64
  %30 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %29
  %31 = load i32 addrspace(3)* %30, align 4
  %32 = tail call spir_func i32 @_Z3minii(i32 %3, i32 %31) #2
  br label %33

; <label>:33                                      ; preds = %27, %26
  %34 = phi i32 [ %32, %27 ], [ %3, %26 ]
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %35

; <label>:35                                      ; preds = %33, %1
  %36 = phi i32 [ %34, %33 ], [ %3, %1 ]
  ret i32 %36
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i32 @_Z29work_group_scan_exclusive_minj(i32) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func i32 @_Z28sub_group_scan_exclusive_minj(i32 %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %35, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = tail call spir_func i32 @_Z18get_sub_group_sizev() #11
  %9 = add i32 %8, -1
  %10 = icmp eq i32 %6, %9
  br i1 %10, label %11, label %15

; <label>:11                                      ; preds = %5
  %12 = tail call spir_func i32 @_Z3minjj(i32 %0, i32 %3) #2
  %13 = zext i32 %7 to i64
  %14 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %13
  store i32 %12, i32 addrspace(3)* %14, align 4
  br label %15

; <label>:15                                      ; preds = %11, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %16 = icmp eq i32 %7, 0
  br i1 %16, label %17, label %27

; <label>:17                                      ; preds = %15
  %18 = icmp ult i32 %6, %2
  br i1 %18, label %21, label %19

; <label>:19                                      ; preds = %17
  %20 = tail call spir_func i32 @_Z28sub_group_scan_inclusive_minj(i32 -1) #11
  br label %26

; <label>:21                                      ; preds = %17
  %22 = zext i32 %6 to i64
  %23 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %22
  %24 = load i32 addrspace(3)* %23, align 4
  %25 = tail call spir_func i32 @_Z28sub_group_scan_inclusive_minj(i32 %24) #11
  store i32 %25, i32 addrspace(3)* %23, align 4
  br label %26

; <label>:26                                      ; preds = %21, %19
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %33

; <label>:27                                      ; preds = %15
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %28 = add i32 %7, -1
  %29 = zext i32 %28 to i64
  %30 = getelementptr inbounds i32 addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to i32 addrspace(3)*), i64 %29
  %31 = load i32 addrspace(3)* %30, align 4
  %32 = tail call spir_func i32 @_Z3minjj(i32 %3, i32 %31) #2
  br label %33

; <label>:33                                      ; preds = %27, %26
  %34 = phi i32 [ %32, %27 ], [ %3, %26 ]
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %35

; <label>:35                                      ; preds = %33, %1
  %36 = phi i32 [ %34, %33 ], [ %3, %1 ]
  ret i32 %36
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @_Z29work_group_scan_exclusive_minl(i64) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func i64 @_Z28sub_group_scan_exclusive_minl(i64 %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %35, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = tail call spir_func i32 @_Z18get_sub_group_sizev() #11
  %9 = add i32 %8, -1
  %10 = icmp eq i32 %6, %9
  br i1 %10, label %11, label %15

; <label>:11                                      ; preds = %5
  %12 = tail call spir_func i64 @_Z3minll(i64 %0, i64 %3) #2
  %13 = zext i32 %7 to i64
  %14 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %13
  store i64 %12, i64 addrspace(3)* %14, align 8
  br label %15

; <label>:15                                      ; preds = %11, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %16 = icmp eq i32 %7, 0
  br i1 %16, label %17, label %27

; <label>:17                                      ; preds = %15
  %18 = icmp ult i32 %6, %2
  br i1 %18, label %21, label %19

; <label>:19                                      ; preds = %17
  %20 = tail call spir_func i64 @_Z28sub_group_scan_inclusive_minl(i64 9223372036854775807) #11
  br label %26

; <label>:21                                      ; preds = %17
  %22 = zext i32 %6 to i64
  %23 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %22
  %24 = load i64 addrspace(3)* %23, align 8
  %25 = tail call spir_func i64 @_Z28sub_group_scan_inclusive_minl(i64 %24) #11
  store i64 %25, i64 addrspace(3)* %23, align 8
  br label %26

; <label>:26                                      ; preds = %21, %19
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %33

; <label>:27                                      ; preds = %15
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %28 = add i32 %7, -1
  %29 = zext i32 %28 to i64
  %30 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %29
  %31 = load i64 addrspace(3)* %30, align 8
  %32 = tail call spir_func i64 @_Z3minll(i64 %3, i64 %31) #2
  br label %33

; <label>:33                                      ; preds = %27, %26
  %34 = phi i64 [ %32, %27 ], [ %3, %26 ]
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %35

; <label>:35                                      ; preds = %33, %1
  %36 = phi i64 [ %34, %33 ], [ %3, %1 ]
  ret i64 %36
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func i64 @_Z29work_group_scan_exclusive_minm(i64) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func i64 @_Z28sub_group_scan_exclusive_minm(i64 %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %35, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = tail call spir_func i32 @_Z18get_sub_group_sizev() #11
  %9 = add i32 %8, -1
  %10 = icmp eq i32 %6, %9
  br i1 %10, label %11, label %15

; <label>:11                                      ; preds = %5
  %12 = tail call spir_func i64 @_Z3minmm(i64 %0, i64 %3) #2
  %13 = zext i32 %7 to i64
  %14 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %13
  store i64 %12, i64 addrspace(3)* %14, align 8
  br label %15

; <label>:15                                      ; preds = %11, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %16 = icmp eq i32 %7, 0
  br i1 %16, label %17, label %27

; <label>:17                                      ; preds = %15
  %18 = icmp ult i32 %6, %2
  br i1 %18, label %21, label %19

; <label>:19                                      ; preds = %17
  %20 = tail call spir_func i64 @_Z28sub_group_scan_inclusive_minm(i64 -1) #11
  br label %26

; <label>:21                                      ; preds = %17
  %22 = zext i32 %6 to i64
  %23 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %22
  %24 = load i64 addrspace(3)* %23, align 8
  %25 = tail call spir_func i64 @_Z28sub_group_scan_inclusive_minm(i64 %24) #11
  store i64 %25, i64 addrspace(3)* %23, align 8
  br label %26

; <label>:26                                      ; preds = %21, %19
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %33

; <label>:27                                      ; preds = %15
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %28 = add i32 %7, -1
  %29 = zext i32 %28 to i64
  %30 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %29
  %31 = load i64 addrspace(3)* %30, align 8
  %32 = tail call spir_func i64 @_Z3minmm(i64 %3, i64 %31) #2
  br label %33

; <label>:33                                      ; preds = %27, %26
  %34 = phi i64 [ %32, %27 ], [ %3, %26 ]
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %35

; <label>:35                                      ; preds = %33, %1
  %36 = phi i64 [ %34, %33 ], [ %3, %1 ]
  ret i64 %36
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func float @_Z29work_group_scan_exclusive_minf(float) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func float @_Z28sub_group_scan_exclusive_minf(float %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %35, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = tail call spir_func i32 @_Z18get_sub_group_sizev() #11
  %9 = add i32 %8, -1
  %10 = icmp eq i32 %6, %9
  br i1 %10, label %11, label %15

; <label>:11                                      ; preds = %5
  %12 = tail call spir_func float @_Z3minff(float %0, float %3) #2
  %13 = zext i32 %7 to i64
  %14 = getelementptr inbounds float addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to float addrspace(3)*), i64 %13
  store float %12, float addrspace(3)* %14, align 4
  br label %15

; <label>:15                                      ; preds = %11, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %16 = icmp eq i32 %7, 0
  br i1 %16, label %17, label %27

; <label>:17                                      ; preds = %15
  %18 = icmp ult i32 %6, %2
  br i1 %18, label %21, label %19

; <label>:19                                      ; preds = %17
  %20 = tail call spir_func float @_Z28sub_group_scan_inclusive_minf(float 0x7FF0000000000000) #11
  br label %26

; <label>:21                                      ; preds = %17
  %22 = zext i32 %6 to i64
  %23 = getelementptr inbounds float addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to float addrspace(3)*), i64 %22
  %24 = load float addrspace(3)* %23, align 4
  %25 = tail call spir_func float @_Z28sub_group_scan_inclusive_minf(float %24) #11
  store float %25, float addrspace(3)* %23, align 4
  br label %26

; <label>:26                                      ; preds = %21, %19
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %33

; <label>:27                                      ; preds = %15
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %28 = add i32 %7, -1
  %29 = zext i32 %28 to i64
  %30 = getelementptr inbounds float addrspace(3)* bitcast ([4 x i64] addrspace(3)* @__wg_scratch to float addrspace(3)*), i64 %29
  %31 = load float addrspace(3)* %30, align 4
  %32 = tail call spir_func float @_Z3minff(float %3, float %31) #2
  br label %33

; <label>:33                                      ; preds = %27, %26
  %34 = phi float [ %32, %27 ], [ %3, %26 ]
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %35

; <label>:35                                      ; preds = %33, %1
  %36 = phi float [ %34, %33 ], [ %3, %1 ]
  ret float %36
}

; Function Attrs: alwaysinline nounwind
define linkonce_odr spir_func double @_Z29work_group_scan_exclusive_mind(double) #6 {
  %2 = tail call spir_func i32 @_Z18get_num_sub_groupsv() #11
  %3 = tail call spir_func double @_Z28sub_group_scan_exclusive_mind(double %0) #11
  %4 = icmp eq i32 %2, 1
  br i1 %4, label %38, label %5

; <label>:5                                       ; preds = %1
  %6 = tail call spir_func i32 @_Z22get_sub_group_local_idv() #11
  %7 = tail call spir_func i32 @_Z16get_sub_group_idv() #11
  %8 = tail call spir_func i32 @_Z18get_sub_group_sizev() #11
  %9 = add i32 %8, -1
  %10 = icmp eq i32 %6, %9
  br i1 %10, label %11, label %16

; <label>:11                                      ; preds = %5
  %12 = tail call spir_func double @_Z3mindd(double %0, double %3) #2
  %13 = zext i32 %7 to i64
  %14 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %13
  %15 = bitcast i64 addrspace(3)* %14 to double addrspace(3)*
  store double %12, double addrspace(3)* %15, align 8
  br label %16

; <label>:16                                      ; preds = %11, %5
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %17 = icmp eq i32 %7, 0
  br i1 %17, label %18, label %29

; <label>:18                                      ; preds = %16
  %19 = icmp ult i32 %6, %2
  br i1 %19, label %22, label %20

; <label>:20                                      ; preds = %18
  %21 = tail call spir_func double @_Z28sub_group_scan_inclusive_mind(double 0x7FF0000000000000) #11
  br label %28

; <label>:22                                      ; preds = %18
  %23 = zext i32 %6 to i64
  %24 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %23
  %25 = bitcast i64 addrspace(3)* %24 to double addrspace(3)*
  %26 = load double addrspace(3)* %25, align 8
  %27 = tail call spir_func double @_Z28sub_group_scan_inclusive_mind(double %26) #11
  store double %27, double addrspace(3)* %25, align 8
  br label %28

; <label>:28                                      ; preds = %22, %20
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %36

; <label>:29                                      ; preds = %16
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  %30 = add i32 %7, -1
  %31 = zext i32 %30 to i64
  %32 = getelementptr inbounds [4 x i64] addrspace(3)* @__wg_scratch, i64 0, i64 %31
  %33 = bitcast i64 addrspace(3)* %32 to double addrspace(3)*
  %34 = load double addrspace(3)* %33, align 8
  %35 = tail call spir_func double @_Z3mindd(double %3, double %34) #2
  br label %36

; <label>:36                                      ; preds = %29, %28
  %37 = phi double [ %35, %29 ], [ %3, %28 ]
  tail call spir_func void @_Z18work_group_barrierj(i32 1) #11
  br label %38

; <label>:38                                      ; preds = %36, %1
  %39 = phi double [ %37, %36 ], [ %3, %1 ]
  ret double %39
}

attributes #0 = { alwaysinline nounwind readnone "less-precise-fpmad"="false" "no-frame-pointer-elim"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-realign-stack" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #1 = { nounwind readnone "less-precise-fpmad"="false" "no-frame-pointer-elim"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-realign-stack" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { nounwind readnone }
attributes #3 = { inlinehint nounwind readnone "less-precise-fpmad"="false" "no-frame-pointer-elim"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-realign-stack" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #4 = { nounwind readonly "less-precise-fpmad"="false" "no-frame-pointer-elim"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-realign-stack" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #5 = { "less-precise-fpmad"="false" "no-frame-pointer-elim"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-realign-stack" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #6 = { alwaysinline nounwind "less-precise-fpmad"="false" "no-frame-pointer-elim"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-realign-stack" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #7 = { inlinehint nounwind "less-precise-fpmad"="false" "no-frame-pointer-elim"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-realign-stack" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #8 = { inlinehint nounwind readonly "less-precise-fpmad"="false" "no-frame-pointer-elim"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-realign-stack" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #9 = { nounwind "less-precise-fpmad"="false" "no-frame-pointer-elim"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-realign-stack" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #10 = { nounwind readonly }
attributes #11 = { nounwind }


!0 = metadata !{}
!1 = metadata !{}
!2 = metadata !{}
!3 = metadata !{}
!4 = metadata !{}
!5 = metadata !{}
!6 = metadata !{}
!7 = metadata !{}
!8 = metadata !{}
!9 = metadata !{}
!10 = metadata !{}
!11 = metadata !{}
!12 = metadata !{}
!13 = metadata !{}
!14 = metadata !{}
!15 = metadata !{}
!16 = metadata !{}
!17 = metadata !{}
!18 = metadata !{}
!19 = metadata !{}
!20 = metadata !{}
!21 = metadata !{}
!22 = metadata !{}
!23 = metadata !{}
!24 = metadata !{}
!25 = metadata !{}
!26 = metadata !{}
!27 = metadata !{}
!28 = metadata !{}
!29 = metadata !{}
!30 = metadata !{}
!31 = metadata !{}
!32 = metadata !{}
!33 = metadata !{}
!34 = metadata !{}
!35 = metadata !{}
!36 = metadata !{}
!37 = metadata !{}
!38 = metadata !{}
!39 = metadata !{}
!40 = metadata !{}
!41 = metadata !{}
!42 = metadata !{}
!43 = metadata !{}
!44 = metadata !{}
!45 = metadata !{}
!46 = metadata !{}
!47 = metadata !{}
!48 = metadata !{}
!49 = metadata !{}
!50 = metadata !{}
!51 = metadata !{}
!52 = metadata !{}
!53 = metadata !{}
!54 = metadata !{}
!55 = metadata !{}
!56 = metadata !{}
!57 = metadata !{}
!58 = metadata !{}
!59 = metadata !{}
!60 = metadata !{}
!61 = metadata !{}
!62 = metadata !{}
!63 = metadata !{}
!64 = metadata !{}
!65 = metadata !{}
!66 = metadata !{}
!67 = metadata !{}
!68 = metadata !{}
!69 = metadata !{}
!70 = metadata !{}
!71 = metadata !{}
!72 = metadata !{}
!73 = metadata !{}
!74 = metadata !{}
!75 = metadata !{}
!76 = metadata !{}
!77 = metadata !{}
!78 = metadata !{}
!79 = metadata !{}
!80 = metadata !{}
!81 = metadata !{}
!82 = metadata !{}
!83 = metadata !{}
!84 = metadata !{}
!85 = metadata !{}
!86 = metadata !{}
!87 = metadata !{}
!88 = metadata !{}
!89 = metadata !{}
!90 = metadata !{}
!91 = metadata !{}
!92 = metadata !{}
!93 = metadata !{}
!94 = metadata !{}
!95 = metadata !{}
!96 = metadata !{}
!97 = metadata !{}
!98 = metadata !{}
!99 = metadata !{}
!100 = metadata !{}
!101 = metadata !{}
!102 = metadata !{}
!103 = metadata !{}
!104 = metadata !{}
!105 = metadata !{}
!106 = metadata !{}
!107 = metadata !{}
!108 = metadata !{}
!109 = metadata !{}
!110 = metadata !{}
!111 = metadata !{}
!112 = metadata !{}
!113 = metadata !{}
!114 = metadata !{}
!115 = metadata !{}
!116 = metadata !{}
!117 = metadata !{}
!118 = metadata !{}
!119 = metadata !{}
!120 = metadata !{}
!121 = metadata !{}
!122 = metadata !{}
!123 = metadata !{}
!124 = metadata !{}
!125 = metadata !{}
!126 = metadata !{}
!127 = metadata !{}
!128 = metadata !{}
!129 = metadata !{}
!130 = metadata !{}
