{"Source Block": ["hdl/library/common/util_dec256sinc24b.v@114:134@HdlStmProcess", "\n  /* Differentiator (including decimation stage)\n   * Perform the differentiation stage (FIR) at a lower speed.\n   * Z = one sample delay WORD_EN = output word rate */\n\n  always @(posedge clk) begin\n    if (reset == 1'b1) begin\n      acc3_d <= 37'd0;\n      diff1_d <= 37'd0;\n      diff2_d <= 37'd0;\n    end else if (word_en == 1'b1) begin\n      acc3_d  <= acc3;\n      diff1_d <= diff1_s;\n      diff2_d <= diff2_s;\n    end\n  end\n  assign diff1_s = acc3 - acc3_d;\n  assign diff2_s = diff1_s - diff1_d;\n  assign diff3_s = diff2_s - diff2_d;\n\n  /* Clock the Sinc output into an output register\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[121, "      acc3_d <= 37'd0;\n"], [125, "      acc3_d  <= acc3;\n"]], "Add": [[123, "      acc3_d <= 37'b0;\n"], [125, "      acc3_d <= acc3;\n"]]}}