
## Generics

| Generic name | Type      | Value | Description              |
| ------------ | --------- | ----- | ------------------------ |
| generic_0    | integer   | 8     | Description **sample** 2 |
| generic_1    | std_logic | 8     | Description **sample** 3 |

## Ports

| Port name | Direction | Type                          | Description              |
| --------- | --------- | ----------------------------- | ------------------------ |
| input_0   | input     | std_logic_vector(1 downto 0)  | Description **sample**   |
| output_0  | output    | std_logic_vector(22 downto 0) | Description **sample** 1 |
