{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701921184132 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701921184132 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  7 11:53:04 2023 " "Processing started: Thu Dec  7 11:53:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701921184132 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701921184132 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shizhong -c shizhong " "Command: quartus_map --read_settings_files=on --write_settings_files=off shizhong -c shizhong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701921184133 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701921184762 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701921184762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unitn i/documents/project/fpga/course experiment/course experiment_s/.v/shizhong_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/unitn i/documents/project/fpga/course experiment/course experiment_s/.v/shizhong_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shizhong2 " "Found entity 1: shizhong2" {  } { { "../.v/shizhong_2.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_s/.v/shizhong_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701921190786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701921190786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unitn i/documents/project/fpga/course experiment/course experiment_s/.v/shizhong_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/unitn i/documents/project/fpga/course experiment/course experiment_s/.v/shizhong_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 shizhong1 " "Found entity 1: shizhong1" {  } { { "../.v/shizhong_1.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_s/.v/shizhong_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701921190788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701921190788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unitn i/documents/project/fpga/course experiment/course experiment_s/.v/shizhong.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/unitn i/documents/project/fpga/course experiment/course experiment_s/.v/shizhong.v" { { "Info" "ISGN_ENTITY_NAME" "1 shizhong " "Found entity 1: shizhong" {  } { { "../.v/shizhong.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_s/.v/shizhong.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701921190791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701921190791 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_t1_s shizhong_2.v(38) " "Verilog HDL Implicit Net warning at shizhong_2.v(38): created implicit net for \"add_t1_s\"" {  } { { "../.v/shizhong_2.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_s/.v/shizhong_2.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701921190791 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "end_t1_s shizhong_2.v(39) " "Verilog HDL Implicit Net warning at shizhong_2.v(39): created implicit net for \"end_t1_s\"" {  } { { "../.v/shizhong_2.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_s/.v/shizhong_2.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701921190791 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_m_g shizhong_2.v(53) " "Verilog HDL Implicit Net warning at shizhong_2.v(53): created implicit net for \"add_m_g\"" {  } { { "../.v/shizhong_2.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_s/.v/shizhong_2.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701921190792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "end_m_g shizhong_2.v(54) " "Verilog HDL Implicit Net warning at shizhong_2.v(54): created implicit net for \"end_m_g\"" {  } { { "../.v/shizhong_2.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_s/.v/shizhong_2.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701921190792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_m_s shizhong_2.v(68) " "Verilog HDL Implicit Net warning at shizhong_2.v(68): created implicit net for \"add_m_s\"" {  } { { "../.v/shizhong_2.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_s/.v/shizhong_2.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701921190792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "end_m_s shizhong_2.v(69) " "Verilog HDL Implicit Net warning at shizhong_2.v(69): created implicit net for \"end_m_s\"" {  } { { "../.v/shizhong_2.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_s/.v/shizhong_2.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701921190792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_f_g shizhong_2.v(83) " "Verilog HDL Implicit Net warning at shizhong_2.v(83): created implicit net for \"add_f_g\"" {  } { { "../.v/shizhong_2.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_s/.v/shizhong_2.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701921190792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "end_f_g shizhong_2.v(84) " "Verilog HDL Implicit Net warning at shizhong_2.v(84): created implicit net for \"end_f_g\"" {  } { { "../.v/shizhong_2.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_s/.v/shizhong_2.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701921190792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_f_s shizhong_2.v(98) " "Verilog HDL Implicit Net warning at shizhong_2.v(98): created implicit net for \"add_f_s\"" {  } { { "../.v/shizhong_2.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_s/.v/shizhong_2.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701921190792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "end_f_s shizhong_2.v(99) " "Verilog HDL Implicit Net warning at shizhong_2.v(99): created implicit net for \"end_f_s\"" {  } { { "../.v/shizhong_2.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_s/.v/shizhong_2.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701921190792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_s_g shizhong_2.v(113) " "Verilog HDL Implicit Net warning at shizhong_2.v(113): created implicit net for \"add_s_g\"" {  } { { "../.v/shizhong_2.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_s/.v/shizhong_2.v" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701921190792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "end_s_g shizhong_2.v(114) " "Verilog HDL Implicit Net warning at shizhong_2.v(114): created implicit net for \"end_s_g\"" {  } { { "../.v/shizhong_2.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_s/.v/shizhong_2.v" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701921190792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_s_s shizhong_2.v(128) " "Verilog HDL Implicit Net warning at shizhong_2.v(128): created implicit net for \"add_s_s\"" {  } { { "../.v/shizhong_2.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_s/.v/shizhong_2.v" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701921190792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "end_s_s shizhong_2.v(129) " "Verilog HDL Implicit Net warning at shizhong_2.v(129): created implicit net for \"end_s_s\"" {  } { { "../.v/shizhong_2.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_s/.v/shizhong_2.v" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701921190792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_t2ms shizhong_1.v(54) " "Verilog HDL Implicit Net warning at shizhong_1.v(54): created implicit net for \"add_t2ms\"" {  } { { "../.v/shizhong_1.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_s/.v/shizhong_1.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701921190792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "end_t2ms shizhong_1.v(55) " "Verilog HDL Implicit Net warning at shizhong_1.v(55): created implicit net for \"end_t2ms\"" {  } { { "../.v/shizhong_1.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_s/.v/shizhong_1.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701921190792 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "shizhong " "Elaborating entity \"shizhong\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701921190839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shizhong1 shizhong1:shizhong1 " "Elaborating entity \"shizhong1\" for hierarchy \"shizhong1:shizhong1\"" {  } { { "../.v/shizhong.v" "shizhong1" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_s/.v/shizhong.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701921190841 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 shizhong_1.v(50) " "Verilog HDL assignment warning at shizhong_1.v(50): truncated value with size 32 to match size of target (17)" {  } { { "../.v/shizhong_1.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_s/.v/shizhong_1.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701921190842 "|shizhong|shizhong1:shizhong1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 shizhong_1.v(59) " "Verilog HDL assignment warning at shizhong_1.v(59): truncated value with size 8 to match size of target (6)" {  } { { "../.v/shizhong_1.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_s/.v/shizhong_1.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701921190842 "|shizhong|shizhong1:shizhong1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shizhong2 shizhong2:shizhong2 " "Elaborating entity \"shizhong2\" for hierarchy \"shizhong2:shizhong2\"" {  } { { "../.v/shizhong.v" "shizhong2" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_s/.v/shizhong.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701921190855 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 shizhong_2.v(34) " "Verilog HDL assignment warning at shizhong_2.v(34): truncated value with size 32 to match size of target (26)" {  } { { "../.v/shizhong_2.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_s/.v/shizhong_2.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701921190856 "|shizhong|shizhong2:shizhong2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 shizhong_2.v(49) " "Verilog HDL assignment warning at shizhong_2.v(49): truncated value with size 32 to match size of target (4)" {  } { { "../.v/shizhong_2.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_s/.v/shizhong_2.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701921190856 "|shizhong|shizhong2:shizhong2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 shizhong_2.v(64) " "Verilog HDL assignment warning at shizhong_2.v(64): truncated value with size 32 to match size of target (3)" {  } { { "../.v/shizhong_2.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_s/.v/shizhong_2.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701921190856 "|shizhong|shizhong2:shizhong2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 shizhong_2.v(79) " "Verilog HDL assignment warning at shizhong_2.v(79): truncated value with size 32 to match size of target (4)" {  } { { "../.v/shizhong_2.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_s/.v/shizhong_2.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701921190856 "|shizhong|shizhong2:shizhong2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 shizhong_2.v(94) " "Verilog HDL assignment warning at shizhong_2.v(94): truncated value with size 32 to match size of target (3)" {  } { { "../.v/shizhong_2.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_s/.v/shizhong_2.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701921190856 "|shizhong|shizhong2:shizhong2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 shizhong_2.v(109) " "Verilog HDL assignment warning at shizhong_2.v(109): truncated value with size 32 to match size of target (4)" {  } { { "../.v/shizhong_2.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_s/.v/shizhong_2.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701921190857 "|shizhong|shizhong2:shizhong2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 shizhong_2.v(124) " "Verilog HDL assignment warning at shizhong_2.v(124): truncated value with size 32 to match size of target (2)" {  } { { "../.v/shizhong_2.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_s/.v/shizhong_2.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701921190857 "|shizhong|shizhong2:shizhong2"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../.v/shizhong_1.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_s/.v/shizhong_1.v" 60 -1 0 } } { "../.v/shizhong_1.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_s/.v/shizhong_1.v" 86 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1701921191093 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1701921191093 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shizhong1:shizhong1\|sel_data\[0\] shizhong1:shizhong1\|sel_data\[0\]~_emulated shizhong1:shizhong1\|sel_data\[0\]~1 " "Register \"shizhong1:shizhong1\|sel_data\[0\]\" is converted into an equivalent circuit using register \"shizhong1:shizhong1\|sel_data\[0\]~_emulated\" and latch \"shizhong1:shizhong1\|sel_data\[0\]~1\"" {  } { { "../.v/shizhong_1.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_s/.v/shizhong_1.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701921191094 "|shizhong|shizhong1:shizhong1|sel_data[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shizhong1:shizhong1\|sel_data\[1\] shizhong1:shizhong1\|sel_data\[1\]~_emulated shizhong1:shizhong1\|sel_data\[1\]~5 " "Register \"shizhong1:shizhong1\|sel_data\[1\]\" is converted into an equivalent circuit using register \"shizhong1:shizhong1\|sel_data\[1\]~_emulated\" and latch \"shizhong1:shizhong1\|sel_data\[1\]~5\"" {  } { { "../.v/shizhong_1.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_s/.v/shizhong_1.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701921191094 "|shizhong|shizhong1:shizhong1|sel_data[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shizhong1:shizhong1\|sel_data\[2\] shizhong1:shizhong1\|sel_data\[2\]~_emulated shizhong1:shizhong1\|sel_data\[2\]~9 " "Register \"shizhong1:shizhong1\|sel_data\[2\]\" is converted into an equivalent circuit using register \"shizhong1:shizhong1\|sel_data\[2\]~_emulated\" and latch \"shizhong1:shizhong1\|sel_data\[2\]~9\"" {  } { { "../.v/shizhong_1.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_s/.v/shizhong_1.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701921191094 "|shizhong|shizhong1:shizhong1|sel_data[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shizhong1:shizhong1\|sel_data\[3\] shizhong1:shizhong1\|sel_data\[3\]~_emulated shizhong1:shizhong1\|sel_data\[3\]~13 " "Register \"shizhong1:shizhong1\|sel_data\[3\]\" is converted into an equivalent circuit using register \"shizhong1:shizhong1\|sel_data\[3\]~_emulated\" and latch \"shizhong1:shizhong1\|sel_data\[3\]~13\"" {  } { { "../.v/shizhong_1.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_s/.v/shizhong_1.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701921191094 "|shizhong|shizhong1:shizhong1|sel_data[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1701921191094 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701921191165 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701921191583 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701921191583 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "170 " "Implemented 170 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701921191621 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701921191621 ""} { "Info" "ICUT_CUT_TM_LCELLS" "155 " "Implemented 155 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701921191621 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701921191621 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701921191638 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  7 11:53:11 2023 " "Processing ended: Thu Dec  7 11:53:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701921191638 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701921191638 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701921191638 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701921191638 ""}
