// Seed: 1566862073
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    input supply1 id_2,
    output wand id_3,
    output wire id_4,
    input uwire id_5,
    input uwire id_6,
    output tri0 id_7,
    input wand id_8,
    input tri0 id_9,
    input tri1 id_10,
    output wire id_11,
    output tri1 id_12,
    input tri0 id_13,
    output supply0 id_14,
    input tri1 id_15,
    input tri0 id_16,
    output tri void id_17,
    output wor id_18,
    input tri1 id_19,
    output uwire id_20,
    output uwire id_21,
    input tri id_22,
    input wand id_23,
    id_30,
    input wire id_24,
    input uwire id_25,
    input uwire id_26,
    input wand id_27,
    input supply1 id_28
);
  wire id_31, id_32;
  wire id_33;
  assign id_18 = id_9;
  wire id_34;
  assign id_7 = -1;
  wire id_35;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    output uwire id_2,
    output supply0 id_3,
    output wor id_4,
    \id_29 ,
    output wand id_5,
    output tri1 id_6,
    input tri1 id_7,
    input wor id_8,
    input wire id_9,
    input wire id_10,
    input supply1 id_11,
    input wor id_12,
    input wand id_13,
    input tri0 id_14,
    input wand id_15,
    input supply1 id_16,
    input tri id_17,
    output wand id_18,
    input supply0 id_19,
    output wire id_20,
    input tri0 id_21,
    input wire id_22,
    output wire id_23,
    input wor id_24,
    input wire id_25,
    input wor id_26,
    input supply1 id_27
);
  module_0 modCall_1 (
      id_8,
      id_8,
      id_25,
      id_2,
      id_3,
      id_19,
      id_22,
      id_6,
      id_21,
      id_8,
      id_11,
      id_2,
      id_5,
      id_13,
      id_5,
      id_0,
      id_1,
      id_2,
      id_2,
      id_25,
      id_4,
      id_20,
      id_22,
      id_13,
      id_14,
      id_22,
      id_8,
      id_7,
      id_17
  );
  assign modCall_1.type_11 = 0;
endmodule
