// Seed: 2890329789
module module_0 #(
    parameter id_2 = 32'd40,
    parameter id_3 = 32'd41
) ();
  logic [7:0] id_1;
  byte _id_2 = id_2, _id_3 = id_1;
  assign id_1 = id_3;
  integer id_4;
  parameter id_5[id_3 : id_2] = 1;
  assign id_4 = (-1);
  always id_1[id_2 : 1&-1] <= -1;
  assign id_4 = 1;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd86,
    parameter id_4 = 32'd92
) (
    input wor id_0,
    output tri id_1,
    input supply1 _id_2,
    input supply0 id_3,
    input supply1 _id_4,
    output wand id_5
);
  module_0 modCall_1 ();
  wire [(  (  id_2  )  )  !=?  id_4 : id_2  !=  id_4] id_7;
endmodule
