{"top":"global.Counters_wire",
"namespaces":{
  "global":{
    "modules":{
      "Counter16":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["clr","BitIn"],
          ["out",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_4540231576":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inst0":{
            "modref":"global.MantleReg55"
          },
          "inst1":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inst1.in0","const_4540231576.out"],
          ["self.clk","inst0.clk"],
          ["self.clr","inst0.clr"],
          ["inst1.out","inst0.in"],
          ["inst1.in1","inst0.out"],
          ["self.out","inst0.out"]
        ]
      },
      "Counters_wire":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "count0":{
            "modref":"global.Counter16"
          },
          "count1":{
            "modref":"global.Counter16"
          },
          "mywire0":{
            "modref":"global.Wire16_wrapped"
          },
          "mywire1":{
            "modref":"global.Wire16_wrapped"
          }
        },
        "connections":[
          ["self.clk","count0.clk"],
          ["mywire1.O.8","count0.clr"],
          ["mywire0.I","count0.out"],
          ["self.clk","count1.clk"],
          ["mywire0.O.4","count1.clr"],
          ["mywire1.I","count1.out"]
        ]
      },
      "MantleReg55":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["clr","BitIn"]
        ]],
        "instances":{
          "const_4540230568":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "inst0":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "inst1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0037"]}
          }
        },
        "connections":[
          ["inst0.in1","const_4540230568.out"],
          ["self.in","inst0.in0"],
          ["inst1.in","inst0.out"],
          ["self.clr","inst0.sel"],
          ["self.clk","inst1.clk"],
          ["self.out","inst1.out"]
        ]
      },
      "Wire16_wrapped":{
        "type":["Record",[
          ["I",["Array",16,"BitIn"]],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "inst0":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.I","inst0.in"],
          ["self.O","inst0.out"]
        ]
      }
    }
  }
}
}