#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5647861957f0 .scope module, "And" "And" 2 178;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "Y";
    .port_info 1 /INPUT 32 "SrcA";
    .port_info 2 /INPUT 32 "SrcB";
o0x7fe87e084018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
o0x7fe87e084048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x5647861ca070 .functor AND 32, o0x7fe87e084018, o0x7fe87e084048, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0x564786174940_0 .net "SrcA", 31 0, o0x7fe87e084018;  0 drivers
v0x5647861946b0_0 .net "SrcB", 31 0, o0x7fe87e084048;  0 drivers
v0x56478618d8a0_0 .net "Y", 31 0, L_0x5647861ca070;  1 drivers
S_0x564786194bd0 .scope module, "Or" "Or" 2 168;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "Y";
    .port_info 1 /INPUT 32 "SrcA";
    .port_info 2 /INPUT 32 "SrcB";
o0x7fe87e084138 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
o0x7fe87e084168 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x5647861ca100 .functor OR 32, o0x7fe87e084138, o0x7fe87e084168, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56478618a3f0_0 .net "SrcA", 31 0, o0x7fe87e084138;  0 drivers
v0x5647861892c0_0 .net "SrcB", 31 0, o0x7fe87e084168;  0 drivers
v0x5647861b7d80_0 .net "Y", 31 0, L_0x5647861ca100;  1 drivers
S_0x564786194ea0 .scope module, "mux_2_5b" "mux_2_5b" 2 400;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 5 "out";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 5 "D0";
    .port_info 3 /INPUT 5 "D1";
o0x7fe87e084258 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x5647861b7ec0_0 .net "D0", 4 0, o0x7fe87e084258;  0 drivers
o0x7fe87e084288 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x5647861b7fa0_0 .net "D1", 4 0, o0x7fe87e084288;  0 drivers
v0x5647861b8080_0 .net "out", 4 0, L_0x5647861ca170;  1 drivers
o0x7fe87e0842e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5647861b8140_0 .net "sel", 0 0, o0x7fe87e0842e8;  0 drivers
L_0x5647861ca170 .functor MUXZ 5, o0x7fe87e084258, o0x7fe87e084288, o0x7fe87e0842e8, C4<>;
S_0x56478618afd0 .scope module, "testbench" "testbench" 3 4;
 .timescale -9 -9;
v0x5647861c9c80_0 .var "clk", 0 0;
v0x5647861c9d40_0 .net "dataadr", 31 0, L_0x5647861ded40;  1 drivers
v0x5647861c9e00_0 .net "memwrite", 0 0, L_0x5647861ca550;  1 drivers
v0x5647861c9ea0_0 .var "reset", 0 0;
v0x5647861c9fd0_0 .net "writedata", 31 0, L_0x5647861dca50;  1 drivers
E_0x564786156aa0 .event negedge, v0x5647861b8aa0_0;
S_0x5647861b82f0 .scope module, "dut" "top" 3 10, 2 437 0, S_0x56478618afd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v0x5647861c9490_0 .net "Clk", 0 0, v0x5647861c9c80_0;  1 drivers
v0x5647861c9550_0 .net "DataAdr", 31 0, L_0x5647861ded40;  alias, 1 drivers
v0x5647861c9610_0 .net "Instr", 31 0, L_0x5647861de1f0;  1 drivers
v0x5647861c96b0_0 .net "MemWrite", 0 0, L_0x5647861ca550;  alias, 1 drivers
v0x5647861c97e0_0 .net "PC", 31 0, v0x5647861bcaf0_0;  1 drivers
v0x5647861c9930_0 .net "ReadData", 31 0, v0x5647861b8b60_0;  1 drivers
v0x5647861c9a80_0 .net "Reset", 0 0, v0x5647861c9ea0_0;  1 drivers
v0x5647861c9b20_0 .net "WriteData", 31 0, L_0x5647861dca50;  alias, 1 drivers
L_0x5647861df620 .part v0x5647861bcaf0_0, 2, 6;
S_0x5647861b84a0 .scope module, "dmem" "data_memory" 2 456, 2 78 0, S_0x5647861b82f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "WD";
    .port_info 4 /OUTPUT 32 "RD";
v0x5647861b89a0_0 .net "A", 31 0, L_0x5647861ded40;  alias, 1 drivers
v0x5647861b8aa0_0 .net "Clk", 0 0, v0x5647861c9c80_0;  alias, 1 drivers
v0x5647861b8b60_0 .var "RD", 31 0;
v0x5647861b8c50_0 .net "WD", 31 0, L_0x5647861dca50;  alias, 1 drivers
v0x5647861b8d30_0 .net "WE", 0 0, L_0x5647861ca550;  alias, 1 drivers
v0x5647861b8e40 .array "data", 0 63, 31 0;
E_0x564786155640 .event posedge, v0x5647861b8aa0_0;
v0x5647861b8e40_0 .array/port v0x5647861b8e40, 0;
v0x5647861b8e40_1 .array/port v0x5647861b8e40, 1;
v0x5647861b8e40_2 .array/port v0x5647861b8e40, 2;
E_0x56478612ea30/0 .event edge, v0x5647861b89a0_0, v0x5647861b8e40_0, v0x5647861b8e40_1, v0x5647861b8e40_2;
v0x5647861b8e40_3 .array/port v0x5647861b8e40, 3;
v0x5647861b8e40_4 .array/port v0x5647861b8e40, 4;
v0x5647861b8e40_5 .array/port v0x5647861b8e40, 5;
v0x5647861b8e40_6 .array/port v0x5647861b8e40, 6;
E_0x56478612ea30/1 .event edge, v0x5647861b8e40_3, v0x5647861b8e40_4, v0x5647861b8e40_5, v0x5647861b8e40_6;
v0x5647861b8e40_7 .array/port v0x5647861b8e40, 7;
v0x5647861b8e40_8 .array/port v0x5647861b8e40, 8;
v0x5647861b8e40_9 .array/port v0x5647861b8e40, 9;
v0x5647861b8e40_10 .array/port v0x5647861b8e40, 10;
E_0x56478612ea30/2 .event edge, v0x5647861b8e40_7, v0x5647861b8e40_8, v0x5647861b8e40_9, v0x5647861b8e40_10;
v0x5647861b8e40_11 .array/port v0x5647861b8e40, 11;
v0x5647861b8e40_12 .array/port v0x5647861b8e40, 12;
v0x5647861b8e40_13 .array/port v0x5647861b8e40, 13;
v0x5647861b8e40_14 .array/port v0x5647861b8e40, 14;
E_0x56478612ea30/3 .event edge, v0x5647861b8e40_11, v0x5647861b8e40_12, v0x5647861b8e40_13, v0x5647861b8e40_14;
v0x5647861b8e40_15 .array/port v0x5647861b8e40, 15;
v0x5647861b8e40_16 .array/port v0x5647861b8e40, 16;
v0x5647861b8e40_17 .array/port v0x5647861b8e40, 17;
v0x5647861b8e40_18 .array/port v0x5647861b8e40, 18;
E_0x56478612ea30/4 .event edge, v0x5647861b8e40_15, v0x5647861b8e40_16, v0x5647861b8e40_17, v0x5647861b8e40_18;
v0x5647861b8e40_19 .array/port v0x5647861b8e40, 19;
v0x5647861b8e40_20 .array/port v0x5647861b8e40, 20;
v0x5647861b8e40_21 .array/port v0x5647861b8e40, 21;
v0x5647861b8e40_22 .array/port v0x5647861b8e40, 22;
E_0x56478612ea30/5 .event edge, v0x5647861b8e40_19, v0x5647861b8e40_20, v0x5647861b8e40_21, v0x5647861b8e40_22;
v0x5647861b8e40_23 .array/port v0x5647861b8e40, 23;
v0x5647861b8e40_24 .array/port v0x5647861b8e40, 24;
v0x5647861b8e40_25 .array/port v0x5647861b8e40, 25;
v0x5647861b8e40_26 .array/port v0x5647861b8e40, 26;
E_0x56478612ea30/6 .event edge, v0x5647861b8e40_23, v0x5647861b8e40_24, v0x5647861b8e40_25, v0x5647861b8e40_26;
v0x5647861b8e40_27 .array/port v0x5647861b8e40, 27;
v0x5647861b8e40_28 .array/port v0x5647861b8e40, 28;
v0x5647861b8e40_29 .array/port v0x5647861b8e40, 29;
v0x5647861b8e40_30 .array/port v0x5647861b8e40, 30;
E_0x56478612ea30/7 .event edge, v0x5647861b8e40_27, v0x5647861b8e40_28, v0x5647861b8e40_29, v0x5647861b8e40_30;
v0x5647861b8e40_31 .array/port v0x5647861b8e40, 31;
v0x5647861b8e40_32 .array/port v0x5647861b8e40, 32;
v0x5647861b8e40_33 .array/port v0x5647861b8e40, 33;
v0x5647861b8e40_34 .array/port v0x5647861b8e40, 34;
E_0x56478612ea30/8 .event edge, v0x5647861b8e40_31, v0x5647861b8e40_32, v0x5647861b8e40_33, v0x5647861b8e40_34;
v0x5647861b8e40_35 .array/port v0x5647861b8e40, 35;
v0x5647861b8e40_36 .array/port v0x5647861b8e40, 36;
v0x5647861b8e40_37 .array/port v0x5647861b8e40, 37;
v0x5647861b8e40_38 .array/port v0x5647861b8e40, 38;
E_0x56478612ea30/9 .event edge, v0x5647861b8e40_35, v0x5647861b8e40_36, v0x5647861b8e40_37, v0x5647861b8e40_38;
v0x5647861b8e40_39 .array/port v0x5647861b8e40, 39;
v0x5647861b8e40_40 .array/port v0x5647861b8e40, 40;
v0x5647861b8e40_41 .array/port v0x5647861b8e40, 41;
v0x5647861b8e40_42 .array/port v0x5647861b8e40, 42;
E_0x56478612ea30/10 .event edge, v0x5647861b8e40_39, v0x5647861b8e40_40, v0x5647861b8e40_41, v0x5647861b8e40_42;
v0x5647861b8e40_43 .array/port v0x5647861b8e40, 43;
v0x5647861b8e40_44 .array/port v0x5647861b8e40, 44;
v0x5647861b8e40_45 .array/port v0x5647861b8e40, 45;
v0x5647861b8e40_46 .array/port v0x5647861b8e40, 46;
E_0x56478612ea30/11 .event edge, v0x5647861b8e40_43, v0x5647861b8e40_44, v0x5647861b8e40_45, v0x5647861b8e40_46;
v0x5647861b8e40_47 .array/port v0x5647861b8e40, 47;
v0x5647861b8e40_48 .array/port v0x5647861b8e40, 48;
v0x5647861b8e40_49 .array/port v0x5647861b8e40, 49;
v0x5647861b8e40_50 .array/port v0x5647861b8e40, 50;
E_0x56478612ea30/12 .event edge, v0x5647861b8e40_47, v0x5647861b8e40_48, v0x5647861b8e40_49, v0x5647861b8e40_50;
v0x5647861b8e40_51 .array/port v0x5647861b8e40, 51;
v0x5647861b8e40_52 .array/port v0x5647861b8e40, 52;
v0x5647861b8e40_53 .array/port v0x5647861b8e40, 53;
v0x5647861b8e40_54 .array/port v0x5647861b8e40, 54;
E_0x56478612ea30/13 .event edge, v0x5647861b8e40_51, v0x5647861b8e40_52, v0x5647861b8e40_53, v0x5647861b8e40_54;
v0x5647861b8e40_55 .array/port v0x5647861b8e40, 55;
v0x5647861b8e40_56 .array/port v0x5647861b8e40, 56;
v0x5647861b8e40_57 .array/port v0x5647861b8e40, 57;
v0x5647861b8e40_58 .array/port v0x5647861b8e40, 58;
E_0x56478612ea30/14 .event edge, v0x5647861b8e40_55, v0x5647861b8e40_56, v0x5647861b8e40_57, v0x5647861b8e40_58;
v0x5647861b8e40_59 .array/port v0x5647861b8e40, 59;
v0x5647861b8e40_60 .array/port v0x5647861b8e40, 60;
v0x5647861b8e40_61 .array/port v0x5647861b8e40, 61;
v0x5647861b8e40_62 .array/port v0x5647861b8e40, 62;
E_0x56478612ea30/15 .event edge, v0x5647861b8e40_59, v0x5647861b8e40_60, v0x5647861b8e40_61, v0x5647861b8e40_62;
v0x5647861b8e40_63 .array/port v0x5647861b8e40, 63;
E_0x56478612ea30/16 .event edge, v0x5647861b8e40_63;
E_0x56478612ea30 .event/or E_0x56478612ea30/0, E_0x56478612ea30/1, E_0x56478612ea30/2, E_0x56478612ea30/3, E_0x56478612ea30/4, E_0x56478612ea30/5, E_0x56478612ea30/6, E_0x56478612ea30/7, E_0x56478612ea30/8, E_0x56478612ea30/9, E_0x56478612ea30/10, E_0x56478612ea30/11, E_0x56478612ea30/12, E_0x56478612ea30/13, E_0x56478612ea30/14, E_0x56478612ea30/15, E_0x56478612ea30/16;
S_0x5647861b97a0 .scope module, "imem" "Instruction_memory" 2 451, 2 57 0, S_0x5647861b82f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "A";
    .port_info 1 /OUTPUT 32 "RD";
L_0x5647861de1f0 .functor BUFZ 32, L_0x5647861df3f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5647861b99a0_0 .net "A", 5 0, L_0x5647861df620;  1 drivers
v0x5647861b9aa0 .array "RAM", 0 63, 31 0;
v0x5647861b9b60_0 .net "RD", 31 0, L_0x5647861de1f0;  alias, 1 drivers
v0x5647861b9c20_0 .net *"_ivl_0", 31 0, L_0x5647861df3f0;  1 drivers
v0x5647861b9d00_0 .net *"_ivl_2", 7 0, L_0x5647861df490;  1 drivers
L_0x7fe87e03b690 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5647861b9e30_0 .net *"_ivl_5", 1 0, L_0x7fe87e03b690;  1 drivers
L_0x5647861df3f0 .array/port v0x5647861b9aa0, L_0x5647861df490;
L_0x5647861df490 .concat [ 6 2 0 0], L_0x5647861df620, L_0x7fe87e03b690;
S_0x5647861b9f70 .scope module, "mips" "MIPS" 2 448, 2 411 0, S_0x5647861b82f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 32 "ALUOut";
    .port_info 6 /OUTPUT 32 "writedata";
    .port_info 7 /INPUT 32 "ReadData";
v0x5647861c8450_0 .net "ALUControl", 2 0, v0x5647861ba6e0_0;  1 drivers
v0x5647861c8530_0 .net "ALUOut", 31 0, L_0x5647861ded40;  alias, 1 drivers
v0x5647861c85f0_0 .net "ALUSrc", 0 0, L_0x5647861ca350;  1 drivers
v0x5647861c8720_0 .net "Clk", 0 0, v0x5647861c9c80_0;  alias, 1 drivers
v0x5647861c8850_0 .net "Instr", 31 0, L_0x5647861de1f0;  alias, 1 drivers
v0x5647861c88f0_0 .net "Jump", 0 0, L_0x5647861ca6d0;  1 drivers
v0x5647861c8a20_0 .net "MemtoReg", 0 0, L_0x5647861ca5f0;  1 drivers
v0x5647861c8b50_0 .net "PC", 31 0, v0x5647861bcaf0_0;  alias, 1 drivers
v0x5647861c8c10_0 .net "PCSrc", 0 0, L_0x5647861ca990;  1 drivers
v0x5647861c8d40_0 .net "ReadData", 31 0, v0x5647861b8b60_0;  alias, 1 drivers
v0x5647861c8e00_0 .net "RegDst", 0 0, L_0x5647861ca2b0;  1 drivers
v0x5647861c8f30_0 .net "RegWrite", 0 0, L_0x5647861ca210;  1 drivers
v0x5647861c9060_0 .net "Zero", 0 0, L_0x5647861df300;  1 drivers
v0x5647861c9100_0 .net "memwrite", 0 0, L_0x5647861ca550;  alias, 1 drivers
v0x5647861c91a0_0 .net "reset", 0 0, v0x5647861c9ea0_0;  alias, 1 drivers
v0x5647861c9240_0 .net "writedata", 31 0, L_0x5647861dca50;  alias, 1 drivers
L_0x5647861caa90 .part L_0x5647861de1f0, 26, 6;
L_0x5647861cabc0 .part L_0x5647861de1f0, 0, 6;
S_0x5647861ba270 .scope module, "control" "controller" 2 426, 2 288 0, S_0x5647861b9f70;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "Opcode";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /INPUT 1 "Zero";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "PCSrc";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "RegDst";
    .port_info 8 /OUTPUT 1 "RegWrite";
    .port_info 9 /OUTPUT 1 "Jump";
    .port_info 10 /OUTPUT 3 "ALUControl";
L_0x5647861ca990 .functor AND 1, L_0x5647861ca3f0, L_0x5647861df300, C4<1>, C4<1>;
v0x5647861bb770_0 .net "ALUControl", 2 0, v0x5647861ba6e0_0;  alias, 1 drivers
v0x5647861bb880_0 .net "ALUOp", 1 0, L_0x5647861ca770;  1 drivers
v0x5647861bb920_0 .net "ALUSrc", 0 0, L_0x5647861ca350;  alias, 1 drivers
v0x5647861bb9f0_0 .net "Branch", 0 0, L_0x5647861ca3f0;  1 drivers
v0x5647861bbac0_0 .net "Funct", 5 0, L_0x5647861cabc0;  1 drivers
v0x5647861bbbb0_0 .net "Jump", 0 0, L_0x5647861ca6d0;  alias, 1 drivers
v0x5647861bbc80_0 .net "MemWrite", 0 0, L_0x5647861ca550;  alias, 1 drivers
v0x5647861bbd70_0 .net "MemtoReg", 0 0, L_0x5647861ca5f0;  alias, 1 drivers
v0x5647861bbe10_0 .net "Opcode", 5 0, L_0x5647861caa90;  1 drivers
v0x5647861bbee0_0 .net "PCSrc", 0 0, L_0x5647861ca990;  alias, 1 drivers
v0x5647861bbf80_0 .net "RegDst", 0 0, L_0x5647861ca2b0;  alias, 1 drivers
v0x5647861bc050_0 .net "RegWrite", 0 0, L_0x5647861ca210;  alias, 1 drivers
v0x5647861bc120_0 .net "Zero", 0 0, L_0x5647861df300;  alias, 1 drivers
S_0x5647861ba450 .scope module, "aludec1" "AluDecoder" 2 308, 2 141 0, S_0x5647861ba270;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "Funct";
    .port_info 1 /INPUT 2 "AluOP";
    .port_info 2 /OUTPUT 3 "ALUControl";
v0x5647861ba6e0_0 .var "ALUControl", 2 0;
v0x5647861ba7e0_0 .net "AluOP", 1 0, L_0x5647861ca770;  alias, 1 drivers
v0x5647861ba8c0_0 .net "Funct", 5 0, L_0x5647861cabc0;  alias, 1 drivers
E_0x5647861a79d0 .event edge, v0x5647861ba7e0_0, v0x5647861ba8c0_0;
S_0x5647861baa30 .scope module, "md1" "mainDecoder" 2 306, 2 263 0, S_0x5647861ba270;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "Opcode";
    .port_info 1 /OUTPUT 1 "MemtoReg";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 1 "Branch";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "RegDst";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "Jump";
    .port_info 8 /OUTPUT 2 "ALUOp";
v0x5647861bad60_0 .net "ALUOp", 1 0, L_0x5647861ca770;  alias, 1 drivers
v0x5647861bae70_0 .net "ALUSrc", 0 0, L_0x5647861ca350;  alias, 1 drivers
v0x5647861baf10_0 .net "Branch", 0 0, L_0x5647861ca3f0;  alias, 1 drivers
v0x5647861bafe0_0 .net "Jump", 0 0, L_0x5647861ca6d0;  alias, 1 drivers
v0x5647861bb0a0_0 .net "MemWrite", 0 0, L_0x5647861ca550;  alias, 1 drivers
v0x5647861bb190_0 .net "MemtoReg", 0 0, L_0x5647861ca5f0;  alias, 1 drivers
v0x5647861bb230_0 .net "Opcode", 5 0, L_0x5647861caa90;  alias, 1 drivers
v0x5647861bb310_0 .net "RegDst", 0 0, L_0x5647861ca2b0;  alias, 1 drivers
v0x5647861bb3d0_0 .net "RegWrite", 0 0, L_0x5647861ca210;  alias, 1 drivers
v0x5647861bb490_0 .net *"_ivl_10", 8 0, v0x5647861bb570_0;  1 drivers
v0x5647861bb570_0 .var "controls", 8 0;
E_0x5647861a7a10 .event edge, v0x5647861bb230_0;
L_0x5647861ca210 .part v0x5647861bb570_0, 8, 1;
L_0x5647861ca2b0 .part v0x5647861bb570_0, 7, 1;
L_0x5647861ca350 .part v0x5647861bb570_0, 6, 1;
L_0x5647861ca3f0 .part v0x5647861bb570_0, 5, 1;
L_0x5647861ca550 .part v0x5647861bb570_0, 4, 1;
L_0x5647861ca5f0 .part v0x5647861bb570_0, 3, 1;
L_0x5647861ca6d0 .part v0x5647861bb570_0, 2, 1;
L_0x5647861ca770 .part v0x5647861bb570_0, 0, 2;
S_0x5647861bc2e0 .scope module, "dp" "datapath" 2 431, 2 318 0, S_0x5647861b9f70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 1 "MemtoReg";
    .port_info 3 /INPUT 1 "PCSrc";
    .port_info 4 /INPUT 1 "ALUSrc";
    .port_info 5 /INPUT 1 "RegDst";
    .port_info 6 /INPUT 1 "RegWrite";
    .port_info 7 /INPUT 1 "Jump";
    .port_info 8 /INPUT 3 "ALUControl";
    .port_info 9 /OUTPUT 1 "Zero";
    .port_info 10 /OUTPUT 32 "PC";
    .port_info 11 /INPUT 32 "Instr";
    .port_info 12 /OUTPUT 32 "ALUOut";
    .port_info 13 /OUTPUT 32 "WriteData";
    .port_info 14 /INPUT 32 "ReadData";
v0x5647861c6890_0 .net "ALUControl", 2 0, v0x5647861ba6e0_0;  alias, 1 drivers
v0x5647861c6970_0 .net "ALUOut", 31 0, L_0x5647861ded40;  alias, 1 drivers
v0x5647861c6a30_0 .net "ALUSrc", 0 0, L_0x5647861ca350;  alias, 1 drivers
v0x5647861c6ad0_0 .net "C_out", 0 0, L_0x5647861ddcd0;  1 drivers
v0x5647861c6b70_0 .net "Clk", 0 0, v0x5647861c9c80_0;  alias, 1 drivers
v0x5647861c6c60_0 .net "Instr", 31 0, L_0x5647861de1f0;  alias, 1 drivers
v0x5647861c6d00_0 .net "Jump", 0 0, L_0x5647861ca6d0;  alias, 1 drivers
v0x5647861c6da0_0 .net "MemtoReg", 0 0, L_0x5647861ca5f0;  alias, 1 drivers
v0x5647861c6e40_0 .net "PC", 31 0, v0x5647861bcaf0_0;  alias, 1 drivers
v0x5647861c6f70_0 .net "PCBranch", 31 0, L_0x5647861db3c0;  1 drivers
v0x5647861c7080_0 .net "PCNext", 31 0, L_0x5647861dba80;  1 drivers
v0x5647861c7190_0 .net "PCNextbr", 31 0, L_0x5647861db950;  1 drivers
v0x5647861c72a0_0 .net "PCPlus4", 31 0, L_0x5647861cad00;  1 drivers
v0x5647861c7360_0 .net "PCSrc", 0 0, L_0x5647861ca990;  alias, 1 drivers
v0x5647861c7450_0 .net "ReadData", 31 0, v0x5647861b8b60_0;  alias, 1 drivers
v0x5647861c7560_0 .net "RegDst", 0 0, L_0x5647861ca2b0;  alias, 1 drivers
v0x5647861c7600_0 .net "RegWrite", 0 0, L_0x5647861ca210;  alias, 1 drivers
v0x5647861c77b0_0 .net "Reset", 0 0, v0x5647861c9ea0_0;  alias, 1 drivers
v0x5647861c7850_0 .net "Result", 31 0, L_0x5647861dd130;  1 drivers
v0x5647861c7940_0 .net "SignImm", 31 0, L_0x5647861dd790;  1 drivers
v0x5647861c7a00_0 .net "SignImmSh", 31 0, L_0x5647861db280;  1 drivers
v0x5647861c7b10_0 .net "SrcA", 31 0, L_0x5647861dc390;  1 drivers
v0x5647861c7bd0_0 .net "SrcB", 31 0, L_0x5647861dd970;  1 drivers
v0x5647861c7c90_0 .net "WriteData", 31 0, L_0x5647861dca50;  alias, 1 drivers
v0x5647861c7d50_0 .net "WriteReg", 4 0, L_0x5647861dce70;  1 drivers
v0x5647861c7e60_0 .net "Zero", 0 0, L_0x5647861df300;  alias, 1 drivers
L_0x7fe87e03b210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5647861c7f50_0 .net/2u *"_ivl_10", 1 0, L_0x7fe87e03b210;  1 drivers
v0x5647861c8030_0 .net *"_ivl_7", 3 0, L_0x5647861dbbb0;  1 drivers
v0x5647861c8110_0 .net *"_ivl_9", 25 0, L_0x5647861dbc50;  1 drivers
L_0x5647861dbbb0 .part L_0x5647861cad00, 28, 4;
L_0x5647861dbc50 .part L_0x5647861de1f0, 0, 26;
L_0x5647861dbd50 .concat [ 2 26 4 0], L_0x7fe87e03b210, L_0x5647861dbc50, L_0x5647861dbbb0;
L_0x5647861dcbf0 .part L_0x5647861de1f0, 21, 5;
L_0x5647861dccc0 .part L_0x5647861de1f0, 16, 5;
L_0x5647861dcf10 .part L_0x5647861de1f0, 16, 5;
L_0x5647861dd040 .part L_0x5647861de1f0, 11, 5;
L_0x5647861dd880 .part L_0x5647861de1f0, 0, 16;
S_0x5647861bc510 .scope module, "PCRegister" "flopr" 2 355, 2 6 0, S_0x5647861bc2e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x5647861bc6f0 .param/l "WIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
v0x5647861bc870_0 .net "Clk", 0 0, v0x5647861c9c80_0;  alias, 1 drivers
v0x5647861bc960_0 .net "Reset", 0 0, v0x5647861c9ea0_0;  alias, 1 drivers
v0x5647861bca00_0 .net "d", 31 0, L_0x5647861dba80;  alias, 1 drivers
v0x5647861bcaf0_0 .var "q", 31 0;
E_0x5647861bc7f0 .event posedge, v0x5647861bc960_0, v0x5647861b8aa0_0;
S_0x5647861bcc80 .scope module, "SrcBmux" "mux2" 2 391, 2 19 0, S_0x5647861bc2e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x5647861bce80 .param/l "WIDTH" 0 2 19, +C4<00000000000000000000000000100000>;
v0x5647861bcf50_0 .net "d0", 31 0, L_0x5647861dca50;  alias, 1 drivers
v0x5647861bd040_0 .net "d1", 31 0, L_0x5647861dd790;  alias, 1 drivers
v0x5647861bd100_0 .net "s", 0 0, L_0x5647861ca350;  alias, 1 drivers
v0x5647861bd220_0 .net "y", 31 0, L_0x5647861dd970;  alias, 1 drivers
L_0x5647861dd970 .functor MUXZ 32, L_0x5647861dca50, L_0x5647861dd790, L_0x5647861ca350, C4<>;
S_0x5647861bd360 .scope module, "alu_main" "ALU" 2 395, 2 190 0, S_0x5647861bc2e0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "Zero";
    .port_info 1 /OUTPUT 32 "ALUResult";
    .port_info 2 /OUTPUT 1 "C_out";
    .port_info 3 /INPUT 3 "ALUControl";
    .port_info 4 /INPUT 32 "SrcA";
    .port_info 5 /INPUT 32 "SrcB";
L_0x5647861caf70 .functor NOT 32, L_0x5647861dd970, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5647861ddba0 .functor AND 32, L_0x5647861dda10, L_0x5647861dc390, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x5647861ddc60 .functor OR 32, L_0x5647861dda10, L_0x5647861dc390, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5647861bf810_0 .net "ALUControl", 2 0, v0x5647861ba6e0_0;  alias, 1 drivers
v0x5647861bf8f0_0 .net "ALUResult", 31 0, L_0x5647861ded40;  alias, 1 drivers
v0x5647861bfa00_0 .net "C_out", 0 0, L_0x5647861ddcd0;  alias, 1 drivers
v0x5647861bfaa0_0 .net "N0", 31 0, L_0x5647861ddba0;  1 drivers
v0x5647861bfb70_0 .net "N1", 31 0, L_0x5647861ddc60;  1 drivers
v0x5647861bfc60_0 .net "N2", 31 0, L_0x5647861ddd70;  1 drivers
v0x5647861bfd50_0 .net "N3", 31 0, L_0x5647861de7a0;  1 drivers
v0x5647861bfdf0_0 .net "SrcA", 31 0, L_0x5647861dc390;  alias, 1 drivers
v0x5647861bfec0_0 .net "SrcB", 31 0, L_0x5647861dd970;  alias, 1 drivers
v0x5647861bfff0_0 .net "SrcB_not", 31 0, L_0x5647861caf70;  1 drivers
v0x5647861c00b0_0 .net "Zero", 0 0, L_0x5647861df300;  alias, 1 drivers
v0x5647861c0180_0 .net *"_ivl_11", 0 0, L_0x5647861de660;  1 drivers
v0x5647861c0220_0 .net *"_ivl_12", 0 0, L_0x5647861de700;  1 drivers
L_0x7fe87e03b570 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5647861c0300_0 .net *"_ivl_17", 30 0, L_0x7fe87e03b570;  1 drivers
L_0x7fe87e03b5b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5647861c03e0_0 .net/2u *"_ivl_20", 31 0, L_0x7fe87e03b5b8;  1 drivers
v0x5647861c04c0_0 .net *"_ivl_22", 0 0, L_0x5647861df080;  1 drivers
L_0x7fe87e03b600 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5647861c0580_0 .net/2s *"_ivl_24", 1 0, L_0x7fe87e03b600;  1 drivers
L_0x7fe87e03b648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5647861c0660_0 .net/2s *"_ivl_26", 1 0, L_0x7fe87e03b648;  1 drivers
v0x5647861c0740_0 .net *"_ivl_28", 1 0, L_0x5647861df120;  1 drivers
v0x5647861c0820_0 .net "mux1_out", 31 0, L_0x5647861dda10;  1 drivers
L_0x5647861ddab0 .part v0x5647861ba6e0_0, 2, 1;
L_0x5647861de570 .part v0x5647861ba6e0_0, 2, 1;
L_0x5647861de660 .part L_0x5647861ddd70, 31, 1;
L_0x5647861de700 .concat [ 1 0 0 0], L_0x5647861de660;
L_0x5647861de7a0 .concat [ 1 31 0 0], L_0x5647861de700, L_0x7fe87e03b570;
L_0x5647861def10 .part v0x5647861ba6e0_0, 0, 2;
L_0x5647861df080 .cmp/eq 32, L_0x5647861ded40, L_0x7fe87e03b5b8;
L_0x5647861df120 .functor MUXZ 2, L_0x7fe87e03b648, L_0x7fe87e03b600, L_0x5647861df080, C4<>;
L_0x5647861df300 .part L_0x5647861df120, 0, 1;
S_0x5647861bd620 .scope module, "add1" "adder" 2 210, 2 117 0, S_0x5647861bd360;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "Y";
    .port_info 1 /OUTPUT 1 "C_out";
    .port_info 2 /INPUT 1 "C_in";
    .port_info 3 /INPUT 32 "SrcA";
    .port_info 4 /INPUT 32 "SrcB";
v0x5647861bd8b0_0 .net "C_in", 0 0, L_0x5647861de570;  1 drivers
v0x5647861bd990_0 .net "C_out", 0 0, L_0x5647861ddcd0;  alias, 1 drivers
v0x5647861bda50_0 .net "SrcA", 31 0, L_0x5647861dda10;  alias, 1 drivers
v0x5647861bdb40_0 .net "SrcB", 31 0, L_0x5647861dc390;  alias, 1 drivers
v0x5647861bdc20_0 .net "Y", 31 0, L_0x5647861ddd70;  alias, 1 drivers
L_0x7fe87e03b4e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5647861bdd50_0 .net *"_ivl_10", 0 0, L_0x7fe87e03b4e0;  1 drivers
v0x5647861bde30_0 .net *"_ivl_11", 32 0, L_0x5647861de150;  1 drivers
v0x5647861bdf10_0 .net *"_ivl_13", 32 0, L_0x5647861de300;  1 drivers
L_0x7fe87e03b528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5647861bdff0_0 .net *"_ivl_16", 31 0, L_0x7fe87e03b528;  1 drivers
v0x5647861be0d0_0 .net *"_ivl_17", 32 0, L_0x5647861de430;  1 drivers
v0x5647861be1b0_0 .net *"_ivl_3", 32 0, L_0x5647861dde60;  1 drivers
L_0x7fe87e03b498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5647861be290_0 .net *"_ivl_6", 0 0, L_0x7fe87e03b498;  1 drivers
v0x5647861be370_0 .net *"_ivl_7", 32 0, L_0x5647861de060;  1 drivers
L_0x5647861ddcd0 .part L_0x5647861de430, 32, 1;
L_0x5647861ddd70 .part L_0x5647861de430, 0, 32;
L_0x5647861dde60 .concat [ 32 1 0 0], L_0x5647861dda10, L_0x7fe87e03b498;
L_0x5647861de060 .concat [ 32 1 0 0], L_0x5647861dc390, L_0x7fe87e03b4e0;
L_0x5647861de150 .arith/sum 33, L_0x5647861dde60, L_0x5647861de060;
L_0x5647861de300 .concat [ 1 32 0 0], L_0x5647861de570, L_0x7fe87e03b528;
L_0x5647861de430 .arith/sum 33, L_0x5647861de150, L_0x5647861de300;
S_0x5647861be4f0 .scope module, "mux1" "mux_2_32b" 2 203, 2 237 0, S_0x5647861bd360;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 32 "D0";
    .port_info 3 /INPUT 32 "D1";
v0x5647861be6a0_0 .net "D0", 31 0, L_0x5647861dd970;  alias, 1 drivers
v0x5647861be790_0 .net "D1", 31 0, L_0x5647861caf70;  alias, 1 drivers
v0x5647861be850_0 .net "out", 31 0, L_0x5647861dda10;  alias, 1 drivers
v0x5647861be950_0 .net "sel", 0 0, L_0x5647861ddab0;  1 drivers
L_0x5647861dda10 .functor MUXZ 32, L_0x5647861dd970, L_0x5647861caf70, L_0x5647861ddab0, C4<>;
S_0x5647861beaa0 .scope module, "mux2" "mux_4_32b" 2 213, 2 248 0, S_0x5647861bd360;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 2 "sel";
    .port_info 2 /INPUT 32 "D0";
    .port_info 3 /INPUT 32 "D1";
    .port_info 4 /INPUT 32 "D2";
    .port_info 5 /INPUT 32 "D3";
v0x5647861bed60_0 .net "D0", 31 0, L_0x5647861ddba0;  alias, 1 drivers
v0x5647861bee40_0 .net "D1", 31 0, L_0x5647861ddc60;  alias, 1 drivers
v0x5647861bef20_0 .net "D2", 31 0, L_0x5647861ddd70;  alias, 1 drivers
v0x5647861bf020_0 .net "D3", 31 0, L_0x5647861de7a0;  alias, 1 drivers
v0x5647861bf0e0_0 .net *"_ivl_1", 0 0, L_0x5647861de930;  1 drivers
v0x5647861bf210_0 .net *"_ivl_3", 0 0, L_0x5647861de9d0;  1 drivers
v0x5647861bf2f0_0 .net *"_ivl_4", 31 0, L_0x5647861deac0;  1 drivers
v0x5647861bf3d0_0 .net *"_ivl_7", 0 0, L_0x5647861debb0;  1 drivers
v0x5647861bf4b0_0 .net *"_ivl_8", 31 0, L_0x5647861dec50;  1 drivers
v0x5647861bf590_0 .net "out", 31 0, L_0x5647861ded40;  alias, 1 drivers
v0x5647861bf650_0 .net "sel", 1 0, L_0x5647861def10;  1 drivers
L_0x5647861de930 .part L_0x5647861def10, 1, 1;
L_0x5647861de9d0 .part L_0x5647861def10, 0, 1;
L_0x5647861deac0 .functor MUXZ 32, L_0x5647861ddd70, L_0x5647861de7a0, L_0x5647861de9d0, C4<>;
L_0x5647861debb0 .part L_0x5647861def10, 0, 1;
L_0x5647861dec50 .functor MUXZ 32, L_0x5647861ddba0, L_0x5647861ddc60, L_0x5647861debb0, C4<>;
L_0x5647861ded40 .functor MUXZ 32, L_0x5647861dec50, L_0x5647861deac0, L_0x5647861de930, C4<>;
S_0x5647861c09f0 .scope module, "immsh" "shift_left_2" 2 361, 2 227 0, S_0x5647861bc2e0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "shifted_out";
    .port_info 1 /INPUT 32 "shift_in";
v0x5647861c0bf0_0 .net *"_ivl_2", 29 0, L_0x5647861db0f0;  1 drivers
L_0x7fe87e03b0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5647861c0cf0_0 .net *"_ivl_4", 1 0, L_0x7fe87e03b0f0;  1 drivers
v0x5647861c0dd0_0 .net "shift_in", 31 0, L_0x5647861dd790;  alias, 1 drivers
v0x5647861c0ea0_0 .net "shifted_out", 31 0, L_0x5647861db280;  alias, 1 drivers
L_0x5647861db0f0 .part L_0x5647861dd790, 0, 30;
L_0x5647861db280 .concat [ 2 30 0 0], L_0x7fe87e03b0f0, L_0x5647861db0f0;
S_0x5647861c0fc0 .scope module, "pcadd1" "adder" 2 359, 2 117 0, S_0x5647861bc2e0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "Y";
    .port_info 1 /OUTPUT 1 "C_out";
    .port_info 2 /INPUT 1 "C_in";
    .port_info 3 /INPUT 32 "SrcA";
    .port_info 4 /INPUT 32 "SrcB";
L_0x7fe87e03b060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5647861c1270_0 .net "C_in", 0 0, L_0x7fe87e03b060;  1 drivers
v0x5647861c1330_0 .net "C_out", 0 0, L_0x5647861cac60;  1 drivers
L_0x7fe87e03b0a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5647861c13f0_0 .net "SrcA", 31 0, L_0x7fe87e03b0a8;  1 drivers
v0x5647861c14e0_0 .net "SrcB", 31 0, v0x5647861bcaf0_0;  alias, 1 drivers
v0x5647861c15d0_0 .net "Y", 31 0, L_0x5647861cad00;  alias, 1 drivers
L_0x7fe87e03b018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5647861c16e0_0 .net *"_ivl_10", 0 0, L_0x7fe87e03b018;  1 drivers
v0x5647861c17c0_0 .net *"_ivl_11", 32 0, L_0x5647861caed0;  1 drivers
L_0x7fe87e03b720 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5647861c18a0_0 .net *"_ivl_13", 32 0, L_0x7fe87e03b720;  1 drivers
v0x5647861c1980_0 .net *"_ivl_17", 32 0, L_0x5647861cafe0;  1 drivers
L_0x7fe87e03b6d8 .functor BUFT 1, C4<000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5647861c1a60_0 .net *"_ivl_3", 32 0, L_0x7fe87e03b6d8;  1 drivers
v0x5647861c1b40_0 .net *"_ivl_7", 32 0, L_0x5647861cae30;  1 drivers
L_0x5647861cac60 .part L_0x5647861cafe0, 32, 1;
L_0x5647861cad00 .part L_0x5647861cafe0, 0, 32;
L_0x5647861cae30 .concat [ 32 1 0 0], v0x5647861bcaf0_0, L_0x7fe87e03b018;
L_0x5647861caed0 .arith/sum 33, L_0x7fe87e03b6d8, L_0x5647861cae30;
L_0x5647861cafe0 .arith/sum 33, L_0x5647861caed0, L_0x7fe87e03b720;
S_0x5647861c1cc0 .scope module, "pcadd2" "adder" 2 364, 2 117 0, S_0x5647861bc2e0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "Y";
    .port_info 1 /OUTPUT 1 "C_out";
    .port_info 2 /INPUT 1 "C_in";
    .port_info 3 /INPUT 32 "SrcA";
    .port_info 4 /INPUT 32 "SrcB";
L_0x7fe87e03b1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5647861c1ed0_0 .net "C_in", 0 0, L_0x7fe87e03b1c8;  1 drivers
v0x5647861c1fb0_0 .net "C_out", 0 0, L_0x5647861db320;  1 drivers
v0x5647861c2070_0 .net "SrcA", 31 0, L_0x5647861db280;  alias, 1 drivers
v0x5647861c2170_0 .net "SrcB", 31 0, L_0x5647861cad00;  alias, 1 drivers
v0x5647861c2240_0 .net "Y", 31 0, L_0x5647861db3c0;  alias, 1 drivers
L_0x7fe87e03b180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5647861c2350_0 .net *"_ivl_10", 0 0, L_0x7fe87e03b180;  1 drivers
v0x5647861c2430_0 .net *"_ivl_11", 32 0, L_0x5647861db6e0;  1 drivers
L_0x7fe87e03b768 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5647861c2510_0 .net *"_ivl_13", 32 0, L_0x7fe87e03b768;  1 drivers
v0x5647861c25f0_0 .net *"_ivl_17", 32 0, L_0x5647861db820;  1 drivers
v0x5647861c2760_0 .net *"_ivl_3", 32 0, L_0x5647861db460;  1 drivers
L_0x7fe87e03b138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5647861c2840_0 .net *"_ivl_6", 0 0, L_0x7fe87e03b138;  1 drivers
v0x5647861c2920_0 .net *"_ivl_7", 32 0, L_0x5647861db5c0;  1 drivers
L_0x5647861db320 .part L_0x5647861db820, 32, 1;
L_0x5647861db3c0 .part L_0x5647861db820, 0, 32;
L_0x5647861db460 .concat [ 32 1 0 0], L_0x5647861db280, L_0x7fe87e03b138;
L_0x5647861db5c0 .concat [ 32 1 0 0], L_0x5647861cad00, L_0x7fe87e03b180;
L_0x5647861db6e0 .arith/sum 33, L_0x5647861db460, L_0x5647861db5c0;
L_0x5647861db820 .arith/sum 33, L_0x5647861db6e0, L_0x7fe87e03b768;
S_0x5647861c2aa0 .scope module, "pcbrmux" "mux2" 2 369, 2 19 0, S_0x5647861bc2e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x5647861c2c30 .param/l "WIDTH" 0 2 19, +C4<00000000000000000000000000100000>;
v0x5647861c2e00_0 .net "d0", 31 0, L_0x5647861cad00;  alias, 1 drivers
v0x5647861c2f30_0 .net "d1", 31 0, L_0x5647861db3c0;  alias, 1 drivers
v0x5647861c2ff0_0 .net "s", 0 0, L_0x5647861ca990;  alias, 1 drivers
v0x5647861c30f0_0 .net "y", 31 0, L_0x5647861db950;  alias, 1 drivers
L_0x5647861db950 .functor MUXZ 32, L_0x5647861cad00, L_0x5647861db3c0, L_0x5647861ca990, C4<>;
S_0x5647861c3220 .scope module, "pcmux" "mux2" 2 376, 2 19 0, S_0x5647861bc2e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x5647861c3400 .param/l "WIDTH" 0 2 19, +C4<00000000000000000000000000100000>;
v0x5647861c3540_0 .net "d0", 31 0, L_0x5647861db950;  alias, 1 drivers
v0x5647861c3650_0 .net "d1", 31 0, L_0x5647861dbd50;  1 drivers
v0x5647861c3710_0 .net "s", 0 0, L_0x5647861ca6d0;  alias, 1 drivers
v0x5647861c3830_0 .net "y", 31 0, L_0x5647861dba80;  alias, 1 drivers
L_0x5647861dba80 .functor MUXZ 32, L_0x5647861db950, L_0x5647861dbd50, L_0x5647861ca6d0, C4<>;
S_0x5647861c3960 .scope module, "resmux" "mux2" 2 387, 2 19 0, S_0x5647861bc2e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x5647861c11a0 .param/l "WIDTH" 0 2 19, +C4<00000000000000000000000000100000>;
v0x5647861c3cc0_0 .net "d0", 31 0, L_0x5647861ded40;  alias, 1 drivers
v0x5647861c3da0_0 .net "d1", 31 0, v0x5647861b8b60_0;  alias, 1 drivers
v0x5647861c3e90_0 .net "s", 0 0, L_0x5647861ca5f0;  alias, 1 drivers
v0x5647861c3fb0_0 .net "y", 31 0, L_0x5647861dd130;  alias, 1 drivers
L_0x5647861dd130 .functor MUXZ 32, L_0x5647861ded40, v0x5647861b8b60_0, L_0x5647861ca5f0, C4<>;
S_0x5647861c40d0 .scope module, "rf" "registerFile" 2 380, 2 34 0, S_0x5647861bc2e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "WE3";
    .port_info 2 /INPUT 5 "A1";
    .port_info 3 /INPUT 5 "A2";
    .port_info 4 /INPUT 5 "A3";
    .port_info 5 /INPUT 32 "WD3";
    .port_info 6 /OUTPUT 32 "RD1";
    .port_info 7 /OUTPUT 32 "RD2";
v0x5647861c43d0_0 .net "A1", 4 0, L_0x5647861dcbf0;  1 drivers
v0x5647861c44d0_0 .net "A2", 4 0, L_0x5647861dccc0;  1 drivers
v0x5647861c45b0_0 .net "A3", 4 0, L_0x5647861dce70;  alias, 1 drivers
v0x5647861c4670_0 .net "Clk", 0 0, v0x5647861c9c80_0;  alias, 1 drivers
v0x5647861c4760_0 .net "RD1", 31 0, L_0x5647861dc390;  alias, 1 drivers
v0x5647861c48c0_0 .net "RD2", 31 0, L_0x5647861dca50;  alias, 1 drivers
v0x5647861c49d0_0 .net "WD3", 31 0, L_0x5647861dd130;  alias, 1 drivers
v0x5647861c4a90_0 .net "WE3", 0 0, L_0x5647861ca210;  alias, 1 drivers
v0x5647861c4b80_0 .net *"_ivl_0", 31 0, L_0x5647861dbec0;  1 drivers
v0x5647861c4c40_0 .net *"_ivl_10", 6 0, L_0x5647861dc1d0;  1 drivers
L_0x7fe87e03b2e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5647861c4d20_0 .net *"_ivl_13", 1 0, L_0x7fe87e03b2e8;  1 drivers
L_0x7fe87e03b330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5647861c4e00_0 .net/2u *"_ivl_14", 31 0, L_0x7fe87e03b330;  1 drivers
v0x5647861c4ee0_0 .net *"_ivl_18", 31 0, L_0x5647861dc560;  1 drivers
L_0x7fe87e03b378 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5647861c4fc0_0 .net *"_ivl_21", 26 0, L_0x7fe87e03b378;  1 drivers
L_0x7fe87e03b3c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5647861c50a0_0 .net/2u *"_ivl_22", 31 0, L_0x7fe87e03b3c0;  1 drivers
v0x5647861c5180_0 .net *"_ivl_24", 0 0, L_0x5647861dc690;  1 drivers
v0x5647861c5240_0 .net *"_ivl_26", 31 0, L_0x5647861dc7d0;  1 drivers
v0x5647861c5430_0 .net *"_ivl_28", 6 0, L_0x5647861dc8c0;  1 drivers
L_0x7fe87e03b258 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5647861c5510_0 .net *"_ivl_3", 26 0, L_0x7fe87e03b258;  1 drivers
L_0x7fe87e03b408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5647861c55f0_0 .net *"_ivl_31", 1 0, L_0x7fe87e03b408;  1 drivers
L_0x7fe87e03b450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5647861c56d0_0 .net/2u *"_ivl_32", 31 0, L_0x7fe87e03b450;  1 drivers
L_0x7fe87e03b2a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5647861c57b0_0 .net/2u *"_ivl_4", 31 0, L_0x7fe87e03b2a0;  1 drivers
v0x5647861c5890_0 .net *"_ivl_6", 0 0, L_0x5647861dc040;  1 drivers
v0x5647861c5950_0 .net *"_ivl_8", 31 0, L_0x5647861dc130;  1 drivers
v0x5647861c5a30 .array "internal_mem", 0 31, 31 0;
L_0x5647861dbec0 .concat [ 5 27 0 0], L_0x5647861dcbf0, L_0x7fe87e03b258;
L_0x5647861dc040 .cmp/ne 32, L_0x5647861dbec0, L_0x7fe87e03b2a0;
L_0x5647861dc130 .array/port v0x5647861c5a30, L_0x5647861dc1d0;
L_0x5647861dc1d0 .concat [ 5 2 0 0], L_0x5647861dcbf0, L_0x7fe87e03b2e8;
L_0x5647861dc390 .functor MUXZ 32, L_0x7fe87e03b330, L_0x5647861dc130, L_0x5647861dc040, C4<>;
L_0x5647861dc560 .concat [ 5 27 0 0], L_0x5647861dccc0, L_0x7fe87e03b378;
L_0x5647861dc690 .cmp/ne 32, L_0x5647861dc560, L_0x7fe87e03b3c0;
L_0x5647861dc7d0 .array/port v0x5647861c5a30, L_0x5647861dc8c0;
L_0x5647861dc8c0 .concat [ 5 2 0 0], L_0x5647861dccc0, L_0x7fe87e03b408;
L_0x5647861dca50 .functor MUXZ 32, L_0x7fe87e03b450, L_0x5647861dc7d0, L_0x5647861dc690, C4<>;
S_0x5647861c5bf0 .scope module, "se" "SignExtender" 2 389, 2 108 0, S_0x5647861bc2e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "extend";
    .port_info 1 /OUTPUT 32 "extended";
v0x5647861c5de0_0 .net *"_ivl_1", 0 0, L_0x5647861dd2e0;  1 drivers
v0x5647861c5ee0_0 .net *"_ivl_2", 15 0, L_0x5647861dd380;  1 drivers
v0x5647861c5fc0_0 .net "extend", 15 0, L_0x5647861dd880;  1 drivers
v0x5647861c6080_0 .net "extended", 31 0, L_0x5647861dd790;  alias, 1 drivers
L_0x5647861dd2e0 .part L_0x5647861dd880, 15, 1;
LS_0x5647861dd380_0_0 .concat [ 1 1 1 1], L_0x5647861dd2e0, L_0x5647861dd2e0, L_0x5647861dd2e0, L_0x5647861dd2e0;
LS_0x5647861dd380_0_4 .concat [ 1 1 1 1], L_0x5647861dd2e0, L_0x5647861dd2e0, L_0x5647861dd2e0, L_0x5647861dd2e0;
LS_0x5647861dd380_0_8 .concat [ 1 1 1 1], L_0x5647861dd2e0, L_0x5647861dd2e0, L_0x5647861dd2e0, L_0x5647861dd2e0;
LS_0x5647861dd380_0_12 .concat [ 1 1 1 1], L_0x5647861dd2e0, L_0x5647861dd2e0, L_0x5647861dd2e0, L_0x5647861dd2e0;
L_0x5647861dd380 .concat [ 4 4 4 4], LS_0x5647861dd380_0_0, LS_0x5647861dd380_0_4, LS_0x5647861dd380_0_8, LS_0x5647861dd380_0_12;
L_0x5647861dd790 .concat [ 16 16 0 0], L_0x5647861dd880, L_0x5647861dd380;
S_0x5647861c61f0 .scope module, "wrmux" "mux2" 2 384, 2 19 0, S_0x5647861bc2e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 5 "d0";
    .port_info 1 /INPUT 5 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "y";
P_0x5647861c63d0 .param/l "WIDTH" 0 2 19, +C4<00000000000000000000000000000101>;
v0x5647861c64e0_0 .net "d0", 4 0, L_0x5647861dcf10;  1 drivers
v0x5647861c65c0_0 .net "d1", 4 0, L_0x5647861dd040;  1 drivers
v0x5647861c66a0_0 .net "s", 0 0, L_0x5647861ca2b0;  alias, 1 drivers
v0x5647861c6790_0 .net "y", 4 0, L_0x5647861dce70;  alias, 1 drivers
L_0x5647861dce70 .functor MUXZ 5, L_0x5647861dcf10, L_0x5647861dd040, L_0x5647861ca2b0, C4<>;
    .scope S_0x5647861baa30;
T_0 ;
    %wait E_0x5647861a7a10;
    %load/vec4 v0x5647861bb230_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 386, 0, 9;
    %assign/vec4 v0x5647861bb570_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5647861bb230_0;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 328, 0, 9;
    %assign/vec4 v0x5647861bb570_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x5647861bb230_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 80, 0, 9;
    %assign/vec4 v0x5647861bb570_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x5647861bb230_0;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 33, 0, 9;
    %assign/vec4 v0x5647861bb570_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x5647861bb230_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 320, 0, 9;
    %assign/vec4 v0x5647861bb570_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x5647861bb230_0;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 4, 0, 9;
    %assign/vec4 v0x5647861bb570_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %pushi/vec4 511, 511, 9;
    %assign/vec4 v0x5647861bb570_0, 0;
T_0.11 ;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5647861ba450;
T_1 ;
    %wait E_0x5647861a79d0;
    %load/vec4 v0x5647861ba7e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %load/vec4 v0x5647861ba8c0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x5647861ba6e0_0, 0;
    %jmp T_1.10;
T_1.4 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5647861ba6e0_0, 0;
    %jmp T_1.10;
T_1.5 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x5647861ba6e0_0, 0;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5647861ba6e0_0, 0;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5647861ba6e0_0, 0;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x5647861ba6e0_0, 0;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5647861ba6e0_0, 0;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x5647861ba6e0_0, 0;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5647861bc510;
T_2 ;
    %wait E_0x5647861bc7f0;
    %load/vec4 v0x5647861bc960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5647861bcaf0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5647861bca00_0;
    %assign/vec4 v0x5647861bcaf0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5647861c40d0;
T_3 ;
    %wait E_0x564786155640;
    %load/vec4 v0x5647861c4a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5647861c49d0_0;
    %load/vec4 v0x5647861c45b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5647861c5a30, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5647861b97a0;
T_4 ;
    %vpi_call 2 65 "$readmemh", "memfile.dat", v0x5647861b9aa0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x5647861b84a0;
T_5 ;
    %wait E_0x56478612ea30;
    %load/vec4 v0x5647861b89a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x5647861b8e40, 4;
    %assign/vec4 v0x5647861b8b60_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5647861b84a0;
T_6 ;
    %wait E_0x564786155640;
    %load/vec4 v0x5647861b8d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5647861b8c50_0;
    %load/vec4 v0x5647861b89a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5647861b8e40, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x56478618afd0;
T_7 ;
    %vpi_call 3 17 "$dumpfile", "top.vcd" {0 0 0};
    %vpi_call 3 18 "$dumpvars" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x56478618afd0;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5647861c9ea0_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5647861c9ea0_0, 0;
    %end;
    .thread T_8;
    .scope S_0x56478618afd0;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5647861c9c80_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5647861c9c80_0, 0;
    %delay 5, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x56478618afd0;
T_10 ;
    %wait E_0x564786156aa0;
    %load/vec4 v0x5647861c9e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5647861c9d40_0;
    %pushi/vec4 84, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x5647861c9fd0_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %vpi_call 3 44 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 3 45 "$stop" {0 0 0};
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x5647861c9d40_0;
    %cmpi/ne 80, 0, 32;
    %jmp/0xz  T_10.4, 6;
    %vpi_call 3 47 "$display", "Simulation failed" {0 0 0};
    %vpi_call 3 48 "$stop" {0 0 0};
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./MIPS_Multicycle.v";
    "MIPS_core_tb.v";
