Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "controller.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "controller"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "controller.v" in library work
Module <controller> compiled
No errors in compilation
Analysis of file <"controller.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <controller> in library <work> with parameters.
	clear = "00"
	initialization = "0000"
	read = "01"
	readIT1 = "0001"
	readIT2 = "0010"
	readIT3 = "0011"
	write = "10"
	writeIT1 = "0100"
	writeIT2 = "0101"
	writeIT3 = "0110"
	writeIT4 = "0111"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <controller>.
	clear = 2'b00
	initialization = 4'b0000
	read = 2'b01
	readIT1 = 4'b0001
	readIT2 = 4'b0010
	readIT3 = 4'b0011
	write = 2'b10
	writeIT1 = 4'b0100
	writeIT2 = 4'b0101
	writeIT3 = 4'b0110
	writeIT4 = 4'b0111
Module <controller> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <controller>.
    Related source file is "controller.v".
WARNING:Xst:647 - Input <CO> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:1799 - State 0010 is never reached in FSM <state_c>.
INFO:Xst:1799 - State 0001 is never reached in FSM <state_c>.
INFO:Xst:1799 - State 0011 is never reached in FSM <state_c>.
    Found finite state machine <FSM_0> for signal <state_c>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 8                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RST                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <rdn>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 8-bit register for signal <L>.
    Found 1-bit register for signal <wrn>.
    Found 8-bit tristate buffer for signal <data>.
    Found 8-bit register for signal <Mtridata_data>.
    Found 8-bit adder for signal <Mtridata_data$addsub0000> created at line 156.
    Found 1-bit register for signal <Mtrien_data>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   8 Tristate(s).
Unit <controller> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Registers                                            : 4
 1-bit register                                        : 2
 8-bit register                                        : 2
# Latches                                              : 1
 1-bit latch                                           : 1
# Tristates                                            : 1
 8-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state_c/FSM> on signal <state_c[1:5]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00001
 0001  | unreached
 0010  | unreached
 0011  | unreached
 0100  | 00010
 0101  | 00100
 0110  | 01000
 0111  | 10000
-------------------
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <rdn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <L_1> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <L_2> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Mtrien_data> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Mtrien_data> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Registers                                            : 18
 Flip-Flops                                            : 18
# Latches                                              : 1
 1-bit latch                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <L_1> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <L_2> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Mtrien_data> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rdn> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <controller> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block controller, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 20
 Flip-Flops                                            : 20

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : controller.ngr
Top Level Output File Name         : controller
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 36

Cell Usage :
# BELS                             : 27
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 3
#      LUT2_L                      : 1
#      LUT3                        : 4
#      LUT3_D                      : 2
#      LUT4                        : 11
#      LUT4_D                      : 2
#      VCC                         : 1
# FlipFlops/Latches                : 20
#      FDC                         : 4
#      FDE                         : 14
#      FDP                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 3
#      OBUF                        : 21
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                       14  out of   8672     0%  
 Number of Slice Flip Flops:             20  out of  17344     0%  
 Number of 4 input LUTs:                 25  out of  17344     0%  
 Number of IOs:                          36
 Number of bonded IOBs:                  25  out of    250    10%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 20    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RST_inv(RST_inv1_INV_0:O)          | NONE(state_c_FSM_FFd1) | 6     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 3.579ns (Maximum Frequency: 279.408MHz)
   Minimum input arrival time before clock: 4.166ns
   Maximum output required time after clock: 4.532ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.579ns (frequency: 279.408MHz)
  Total number of paths / destination ports: 99 / 28
-------------------------------------------------------------------------
Delay:               3.579ns (Levels of Logic = 2)
  Source:            Mtridata_data_3 (FF)
  Destination:       Mtridata_data_5 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: Mtridata_data_3 to Mtridata_data_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.591   0.706  Mtridata_data_3 (Mtridata_data<3>)
     LUT4_D:I0->O          3   0.704   0.566  Madd_Mtridata_data_addsub0000_cy<3>11 (Madd_Mtridata_data_addsub0000_cy<3>)
     LUT3:I2->O            1   0.704   0.000  Madd_Mtridata_data_addsub0000_xor<5>11 (Mtridata_data_addsub0000<5>)
     FDE:D                     0.308          Mtridata_data_5
    ----------------------------------------
    Total                      3.579ns (2.307ns logic, 1.272ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 20 / 19
-------------------------------------------------------------------------
Offset:              4.166ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       Mtridata_data_0 (FF)
  Destination Clock: CLK rising

  Data Path: RST to Mtridata_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.932  RST_IBUF (RST_IBUF)
     LUT3:I0->O            8   0.704   0.757  Mtridata_data_and00001 (Mtridata_data_and0000)
     FDE:CE                    0.555          Mtridata_data_0
    ----------------------------------------
    Total                      4.166ns (2.477ns logic, 1.689ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              4.532ns (Levels of Logic = 1)
  Source:            Mtridata_data_0 (FF)
  Destination:       Ram1Data<0> (PAD)
  Source Clock:      CLK rising

  Data Path: Mtridata_data_0 to Ram1Data<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.591   0.669  Mtridata_data_0 (Mtridata_data<0>)
     OBUF:I->O                 3.272          Ram1Data_0_OBUF (Ram1Data<0>)
    ----------------------------------------
    Total                      4.532ns (3.863ns logic, 0.669ns route)
                                       (85.2% logic, 14.8% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.39 secs
 
--> 

Total memory usage is 4550100 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    4 (   0 filtered)

