// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="byte_count_byte_count,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z010i-clg225-1L,HLS_INPUT_CLOCK=6.800000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=4.964000,HLS_SYN_LAT=649,HLS_SYN_TPT=391,HLS_SYN_MEM=24,HLS_SYN_DSP=0,HLS_SYN_FF=3776,HLS_SYN_LUT=25543,HLS_VERSION=2022_1}" *)

module byte_count (
        ap_clk,
        ap_rst_n,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt,
        input_r_TDATA,
        input_r_TVALID,
        input_r_TREADY
);

parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 5;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;
input  [31:0] input_r_TDATA;
input   input_r_TVALID;
output   input_r_TREADY;

 reg    ap_rst_n_inv;
wire   [7:0] input0_i_q0;
wire   [7:0] input0_t_q0;
wire   [7:0] input1_i_q0;
wire   [7:0] input1_t_q0;
wire   [7:0] input2_i_q0;
wire   [7:0] input2_t_q0;
wire   [7:0] input3_i_q0;
wire   [7:0] input3_t_q0;
wire   [31:0] appearances0_i_q0;
wire   [31:0] appearances0_i_q1;
wire   [31:0] appearances0_t_q0;
wire   [31:0] appearances0_t_q1;
wire   [31:0] appearances1_i_q0;
wire   [31:0] appearances1_i_q1;
wire   [31:0] appearances1_t_q0;
wire   [31:0] appearances1_t_q1;
wire   [31:0] appearances2_i_q0;
wire   [31:0] appearances2_i_q1;
wire   [31:0] appearances2_t_q0;
wire   [31:0] appearances2_t_q1;
wire   [31:0] appearances3_i_q0;
wire   [31:0] appearances3_i_q1;
wire   [31:0] appearances3_t_q0;
wire   [31:0] appearances3_t_q1;
wire   [31:0] combined_appearances_i_q0;
wire   [31:0] combined_appearances_i_q1;
wire   [31:0] combined_appearances_t_q0;
wire   [31:0] combined_appearances_t_q1;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
wire    ap_idle;
wire   [31:0] ap_return;
wire    split_U0_ap_start;
wire    split_U0_ap_done;
wire    split_U0_ap_continue;
wire    split_U0_ap_idle;
wire    split_U0_ap_ready;
wire    split_U0_input_r_TREADY;
wire   [7:0] split_U0_output0_address0;
wire    split_U0_output0_ce0;
wire    split_U0_output0_we0;
wire   [7:0] split_U0_output0_d0;
wire   [7:0] split_U0_output1_address0;
wire    split_U0_output1_ce0;
wire    split_U0_output1_we0;
wire   [7:0] split_U0_output1_d0;
wire   [7:0] split_U0_output2_address0;
wire    split_U0_output2_ce0;
wire    split_U0_output2_we0;
wire   [7:0] split_U0_output2_d0;
wire   [7:0] split_U0_output3_address0;
wire    split_U0_output3_ce0;
wire    split_U0_output3_we0;
wire   [7:0] split_U0_output3_d0;
wire    ap_channel_done_input3;
wire    split_U0_output3_full_n;
reg    ap_sync_reg_channel_write_input3;
wire    ap_sync_channel_write_input3;
wire    ap_channel_done_input2;
wire    split_U0_output2_full_n;
reg    ap_sync_reg_channel_write_input2;
wire    ap_sync_channel_write_input2;
wire    ap_channel_done_input1;
wire    split_U0_output1_full_n;
reg    ap_sync_reg_channel_write_input1;
wire    ap_sync_channel_write_input1;
wire    ap_channel_done_input0;
wire    split_U0_output0_full_n;
reg    ap_sync_reg_channel_write_input0;
wire    ap_sync_channel_write_input0;
wire    count_appearances_1_U0_ap_start;
wire    count_appearances_1_U0_ap_done;
wire    count_appearances_1_U0_ap_continue;
wire    count_appearances_1_U0_ap_idle;
wire    count_appearances_1_U0_ap_ready;
wire   [7:0] count_appearances_1_U0_input_r_address0;
wire    count_appearances_1_U0_input_r_ce0;
wire   [7:0] count_appearances_1_U0_appearances_address0;
wire    count_appearances_1_U0_appearances_ce0;
wire    count_appearances_1_U0_appearances_we0;
wire   [31:0] count_appearances_1_U0_appearances_d0;
wire   [7:0] count_appearances_1_U0_appearances_address1;
wire    count_appearances_1_U0_appearances_ce1;
wire    count_appearances_1_U0_appearances_we1;
wire   [31:0] count_appearances_1_U0_appearances_d1;
wire    count_appearances_2_U0_ap_start;
wire    count_appearances_2_U0_ap_done;
wire    count_appearances_2_U0_ap_continue;
wire    count_appearances_2_U0_ap_idle;
wire    count_appearances_2_U0_ap_ready;
wire   [7:0] count_appearances_2_U0_input_r_address0;
wire    count_appearances_2_U0_input_r_ce0;
wire   [7:0] count_appearances_2_U0_appearances_address0;
wire    count_appearances_2_U0_appearances_ce0;
wire    count_appearances_2_U0_appearances_we0;
wire   [31:0] count_appearances_2_U0_appearances_d0;
wire   [7:0] count_appearances_2_U0_appearances_address1;
wire    count_appearances_2_U0_appearances_ce1;
wire    count_appearances_2_U0_appearances_we1;
wire   [31:0] count_appearances_2_U0_appearances_d1;
wire    count_appearances_3_U0_ap_start;
wire    count_appearances_3_U0_ap_done;
wire    count_appearances_3_U0_ap_continue;
wire    count_appearances_3_U0_ap_idle;
wire    count_appearances_3_U0_ap_ready;
wire   [7:0] count_appearances_3_U0_input_r_address0;
wire    count_appearances_3_U0_input_r_ce0;
wire   [7:0] count_appearances_3_U0_appearances_address0;
wire    count_appearances_3_U0_appearances_ce0;
wire    count_appearances_3_U0_appearances_we0;
wire   [31:0] count_appearances_3_U0_appearances_d0;
wire   [7:0] count_appearances_3_U0_appearances_address1;
wire    count_appearances_3_U0_appearances_ce1;
wire    count_appearances_3_U0_appearances_we1;
wire   [31:0] count_appearances_3_U0_appearances_d1;
wire    count_appearances_U0_ap_start;
wire    count_appearances_U0_ap_done;
wire    count_appearances_U0_ap_continue;
wire    count_appearances_U0_ap_idle;
wire    count_appearances_U0_ap_ready;
wire   [7:0] count_appearances_U0_input_r_address0;
wire    count_appearances_U0_input_r_ce0;
wire   [7:0] count_appearances_U0_appearances_address0;
wire    count_appearances_U0_appearances_ce0;
wire    count_appearances_U0_appearances_we0;
wire   [31:0] count_appearances_U0_appearances_d0;
wire   [7:0] count_appearances_U0_appearances_address1;
wire    count_appearances_U0_appearances_ce1;
wire    count_appearances_U0_appearances_we1;
wire   [31:0] count_appearances_U0_appearances_d1;
wire    reduce_appearances_U0_ap_start;
wire    reduce_appearances_U0_ap_done;
wire    reduce_appearances_U0_ap_continue;
wire    reduce_appearances_U0_ap_idle;
wire    reduce_appearances_U0_ap_ready;
wire   [7:0] reduce_appearances_U0_appearances0_address0;
wire    reduce_appearances_U0_appearances0_ce0;
wire   [7:0] reduce_appearances_U0_appearances0_address1;
wire    reduce_appearances_U0_appearances0_ce1;
wire   [7:0] reduce_appearances_U0_appearances1_address0;
wire    reduce_appearances_U0_appearances1_ce0;
wire   [7:0] reduce_appearances_U0_appearances1_address1;
wire    reduce_appearances_U0_appearances1_ce1;
wire   [7:0] reduce_appearances_U0_appearances2_address0;
wire    reduce_appearances_U0_appearances2_ce0;
wire   [7:0] reduce_appearances_U0_appearances2_address1;
wire    reduce_appearances_U0_appearances2_ce1;
wire   [7:0] reduce_appearances_U0_appearances3_address0;
wire    reduce_appearances_U0_appearances3_ce0;
wire   [7:0] reduce_appearances_U0_appearances3_address1;
wire    reduce_appearances_U0_appearances3_ce1;
wire   [7:0] reduce_appearances_U0_combined_apperances_address0;
wire    reduce_appearances_U0_combined_apperances_ce0;
wire    reduce_appearances_U0_combined_apperances_we0;
wire   [31:0] reduce_appearances_U0_combined_apperances_d0;
wire   [7:0] reduce_appearances_U0_combined_apperances_address1;
wire    reduce_appearances_U0_combined_apperances_ce1;
wire    reduce_appearances_U0_combined_apperances_we1;
wire   [31:0] reduce_appearances_U0_combined_apperances_d1;
wire    count_threshold_U0_ap_start;
wire    count_threshold_U0_ap_done;
wire    count_threshold_U0_ap_continue;
wire    count_threshold_U0_ap_idle;
wire    count_threshold_U0_ap_ready;
wire   [7:0] count_threshold_U0_appearances_address0;
wire    count_threshold_U0_appearances_ce0;
wire   [7:0] count_threshold_U0_appearances_address1;
wire    count_threshold_U0_appearances_ce1;
wire   [8:0] count_threshold_U0_ap_return;
wire    output_channel_full_n;
wire    Block_entry211_proc_U0_ap_start;
wire    Block_entry211_proc_U0_ap_done;
wire    Block_entry211_proc_U0_ap_continue;
wire    Block_entry211_proc_U0_ap_idle;
wire    Block_entry211_proc_U0_ap_ready;
wire   [8:0] Block_entry211_proc_U0_ap_return;
wire    output_load_cast_loc_channel_full_n;
wire    Block_entry_proc_proc_U0_ap_start;
wire    Block_entry_proc_proc_U0_ap_done;
wire    Block_entry_proc_proc_U0_ap_continue;
wire    Block_entry_proc_proc_U0_ap_idle;
wire    Block_entry_proc_proc_U0_ap_ready;
wire   [8:0] Block_entry_proc_proc_U0_ap_return;
wire    input0_i_full_n;
wire    input0_t_empty_n;
wire    input1_i_full_n;
wire    input1_t_empty_n;
wire    input2_i_full_n;
wire    input2_t_empty_n;
wire    input3_i_full_n;
wire    input3_t_empty_n;
wire    appearances0_i_full_n;
wire    appearances0_t_empty_n;
wire    appearances1_i_full_n;
wire    appearances1_t_empty_n;
wire    appearances2_i_full_n;
wire    appearances2_t_empty_n;
wire    appearances3_i_full_n;
wire    appearances3_t_empty_n;
wire    combined_appearances_i_full_n;
wire    combined_appearances_t_empty_n;
wire   [8:0] output_channel_dout;
wire   [1:0] output_channel_num_data_valid;
wire   [1:0] output_channel_fifo_cap;
wire    output_channel_empty_n;
wire   [8:0] output_load_cast_loc_channel_dout;
wire   [1:0] output_load_cast_loc_channel_num_data_valid;
wire   [1:0] output_load_cast_loc_channel_fifo_cap;
wire    output_load_cast_loc_channel_empty_n;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_input3 = 1'b0;
#0 ap_sync_reg_channel_write_input2 = 1'b0;
#0 ap_sync_reg_channel_write_input1 = 1'b0;
#0 ap_sync_reg_channel_write_input0 = 1'b0;
end

byte_count_input0_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
input0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(split_U0_output0_address0),
    .i_ce0(split_U0_output0_ce0),
    .i_we0(split_U0_output0_we0),
    .i_d0(split_U0_output0_d0),
    .i_q0(input0_i_q0),
    .t_address0(count_appearances_1_U0_input_r_address0),
    .t_ce0(count_appearances_1_U0_input_r_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(input0_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(input0_i_full_n),
    .i_write(ap_channel_done_input0),
    .t_empty_n(input0_t_empty_n),
    .t_read(count_appearances_1_U0_ap_ready)
);

byte_count_input0_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
input1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(split_U0_output1_address0),
    .i_ce0(split_U0_output1_ce0),
    .i_we0(split_U0_output1_we0),
    .i_d0(split_U0_output1_d0),
    .i_q0(input1_i_q0),
    .t_address0(count_appearances_2_U0_input_r_address0),
    .t_ce0(count_appearances_2_U0_input_r_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(input1_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(input1_i_full_n),
    .i_write(ap_channel_done_input1),
    .t_empty_n(input1_t_empty_n),
    .t_read(count_appearances_2_U0_ap_ready)
);

byte_count_input0_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
input2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(split_U0_output2_address0),
    .i_ce0(split_U0_output2_ce0),
    .i_we0(split_U0_output2_we0),
    .i_d0(split_U0_output2_d0),
    .i_q0(input2_i_q0),
    .t_address0(count_appearances_3_U0_input_r_address0),
    .t_ce0(count_appearances_3_U0_input_r_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(input2_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(input2_i_full_n),
    .i_write(ap_channel_done_input2),
    .t_empty_n(input2_t_empty_n),
    .t_read(count_appearances_3_U0_ap_ready)
);

byte_count_input0_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
input3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(split_U0_output3_address0),
    .i_ce0(split_U0_output3_ce0),
    .i_we0(split_U0_output3_we0),
    .i_d0(split_U0_output3_d0),
    .i_q0(input3_i_q0),
    .t_address0(count_appearances_U0_input_r_address0),
    .t_ce0(count_appearances_U0_input_r_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(input3_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(input3_i_full_n),
    .i_write(ap_channel_done_input3),
    .t_empty_n(input3_t_empty_n),
    .t_read(count_appearances_U0_ap_ready)
);

byte_count_appearances0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
appearances0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(count_appearances_1_U0_appearances_address0),
    .i_ce0(count_appearances_1_U0_appearances_ce0),
    .i_we0(count_appearances_1_U0_appearances_we0),
    .i_d0(count_appearances_1_U0_appearances_d0),
    .i_q0(appearances0_i_q0),
    .i_address1(count_appearances_1_U0_appearances_address1),
    .i_ce1(count_appearances_1_U0_appearances_ce1),
    .i_we1(count_appearances_1_U0_appearances_we1),
    .i_d1(count_appearances_1_U0_appearances_d1),
    .i_q1(appearances0_i_q1),
    .t_address0(reduce_appearances_U0_appearances0_address0),
    .t_ce0(reduce_appearances_U0_appearances0_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(appearances0_t_q0),
    .t_address1(reduce_appearances_U0_appearances0_address1),
    .t_ce1(reduce_appearances_U0_appearances0_ce1),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .t_q1(appearances0_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(appearances0_i_full_n),
    .i_write(count_appearances_1_U0_ap_done),
    .t_empty_n(appearances0_t_empty_n),
    .t_read(reduce_appearances_U0_ap_ready)
);

byte_count_appearances0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
appearances1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(count_appearances_2_U0_appearances_address0),
    .i_ce0(count_appearances_2_U0_appearances_ce0),
    .i_we0(count_appearances_2_U0_appearances_we0),
    .i_d0(count_appearances_2_U0_appearances_d0),
    .i_q0(appearances1_i_q0),
    .i_address1(count_appearances_2_U0_appearances_address1),
    .i_ce1(count_appearances_2_U0_appearances_ce1),
    .i_we1(count_appearances_2_U0_appearances_we1),
    .i_d1(count_appearances_2_U0_appearances_d1),
    .i_q1(appearances1_i_q1),
    .t_address0(reduce_appearances_U0_appearances1_address0),
    .t_ce0(reduce_appearances_U0_appearances1_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(appearances1_t_q0),
    .t_address1(reduce_appearances_U0_appearances1_address1),
    .t_ce1(reduce_appearances_U0_appearances1_ce1),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .t_q1(appearances1_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(appearances1_i_full_n),
    .i_write(count_appearances_2_U0_ap_done),
    .t_empty_n(appearances1_t_empty_n),
    .t_read(reduce_appearances_U0_ap_ready)
);

byte_count_appearances0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
appearances2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(count_appearances_3_U0_appearances_address0),
    .i_ce0(count_appearances_3_U0_appearances_ce0),
    .i_we0(count_appearances_3_U0_appearances_we0),
    .i_d0(count_appearances_3_U0_appearances_d0),
    .i_q0(appearances2_i_q0),
    .i_address1(count_appearances_3_U0_appearances_address1),
    .i_ce1(count_appearances_3_U0_appearances_ce1),
    .i_we1(count_appearances_3_U0_appearances_we1),
    .i_d1(count_appearances_3_U0_appearances_d1),
    .i_q1(appearances2_i_q1),
    .t_address0(reduce_appearances_U0_appearances2_address0),
    .t_ce0(reduce_appearances_U0_appearances2_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(appearances2_t_q0),
    .t_address1(reduce_appearances_U0_appearances2_address1),
    .t_ce1(reduce_appearances_U0_appearances2_ce1),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .t_q1(appearances2_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(appearances2_i_full_n),
    .i_write(count_appearances_3_U0_ap_done),
    .t_empty_n(appearances2_t_empty_n),
    .t_read(reduce_appearances_U0_ap_ready)
);

byte_count_appearances0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
appearances3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(count_appearances_U0_appearances_address0),
    .i_ce0(count_appearances_U0_appearances_ce0),
    .i_we0(count_appearances_U0_appearances_we0),
    .i_d0(count_appearances_U0_appearances_d0),
    .i_q0(appearances3_i_q0),
    .i_address1(count_appearances_U0_appearances_address1),
    .i_ce1(count_appearances_U0_appearances_ce1),
    .i_we1(count_appearances_U0_appearances_we1),
    .i_d1(count_appearances_U0_appearances_d1),
    .i_q1(appearances3_i_q1),
    .t_address0(reduce_appearances_U0_appearances3_address0),
    .t_ce0(reduce_appearances_U0_appearances3_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(appearances3_t_q0),
    .t_address1(reduce_appearances_U0_appearances3_address1),
    .t_ce1(reduce_appearances_U0_appearances3_ce1),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .t_q1(appearances3_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(appearances3_i_full_n),
    .i_write(count_appearances_U0_ap_done),
    .t_empty_n(appearances3_t_empty_n),
    .t_read(reduce_appearances_U0_ap_ready)
);

byte_count_appearances0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
combined_appearances_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(reduce_appearances_U0_combined_apperances_address0),
    .i_ce0(reduce_appearances_U0_combined_apperances_ce0),
    .i_we0(reduce_appearances_U0_combined_apperances_we0),
    .i_d0(reduce_appearances_U0_combined_apperances_d0),
    .i_q0(combined_appearances_i_q0),
    .i_address1(reduce_appearances_U0_combined_apperances_address1),
    .i_ce1(reduce_appearances_U0_combined_apperances_ce1),
    .i_we1(reduce_appearances_U0_combined_apperances_we1),
    .i_d1(reduce_appearances_U0_combined_apperances_d1),
    .i_q1(combined_appearances_i_q1),
    .t_address0(count_threshold_U0_appearances_address0),
    .t_ce0(count_threshold_U0_appearances_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(combined_appearances_t_q0),
    .t_address1(count_threshold_U0_appearances_address1),
    .t_ce1(count_threshold_U0_appearances_ce1),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .t_q1(combined_appearances_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(combined_appearances_i_full_n),
    .i_write(reduce_appearances_U0_ap_done),
    .t_empty_n(combined_appearances_t_empty_n),
    .t_read(count_threshold_U0_ap_ready)
);

byte_count_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .ap_return(ap_return)
);

byte_count_split split_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(split_U0_ap_start),
    .ap_done(split_U0_ap_done),
    .ap_continue(split_U0_ap_continue),
    .ap_idle(split_U0_ap_idle),
    .ap_ready(split_U0_ap_ready),
    .input_r_TVALID(input_r_TVALID),
    .input_r_TDATA(input_r_TDATA),
    .input_r_TREADY(split_U0_input_r_TREADY),
    .output0_address0(split_U0_output0_address0),
    .output0_ce0(split_U0_output0_ce0),
    .output0_we0(split_U0_output0_we0),
    .output0_d0(split_U0_output0_d0),
    .output1_address0(split_U0_output1_address0),
    .output1_ce0(split_U0_output1_ce0),
    .output1_we0(split_U0_output1_we0),
    .output1_d0(split_U0_output1_d0),
    .output2_address0(split_U0_output2_address0),
    .output2_ce0(split_U0_output2_ce0),
    .output2_we0(split_U0_output2_we0),
    .output2_d0(split_U0_output2_d0),
    .output3_address0(split_U0_output3_address0),
    .output3_ce0(split_U0_output3_ce0),
    .output3_we0(split_U0_output3_we0),
    .output3_d0(split_U0_output3_d0)
);

byte_count_count_appearances_1 count_appearances_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(count_appearances_1_U0_ap_start),
    .ap_done(count_appearances_1_U0_ap_done),
    .ap_continue(count_appearances_1_U0_ap_continue),
    .ap_idle(count_appearances_1_U0_ap_idle),
    .ap_ready(count_appearances_1_U0_ap_ready),
    .input_r_address0(count_appearances_1_U0_input_r_address0),
    .input_r_ce0(count_appearances_1_U0_input_r_ce0),
    .input_r_q0(input0_t_q0),
    .appearances_address0(count_appearances_1_U0_appearances_address0),
    .appearances_ce0(count_appearances_1_U0_appearances_ce0),
    .appearances_we0(count_appearances_1_U0_appearances_we0),
    .appearances_d0(count_appearances_1_U0_appearances_d0),
    .appearances_address1(count_appearances_1_U0_appearances_address1),
    .appearances_ce1(count_appearances_1_U0_appearances_ce1),
    .appearances_we1(count_appearances_1_U0_appearances_we1),
    .appearances_d1(count_appearances_1_U0_appearances_d1),
    .appearances_q1(appearances0_i_q1)
);

byte_count_count_appearances_2 count_appearances_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(count_appearances_2_U0_ap_start),
    .ap_done(count_appearances_2_U0_ap_done),
    .ap_continue(count_appearances_2_U0_ap_continue),
    .ap_idle(count_appearances_2_U0_ap_idle),
    .ap_ready(count_appearances_2_U0_ap_ready),
    .input_r_address0(count_appearances_2_U0_input_r_address0),
    .input_r_ce0(count_appearances_2_U0_input_r_ce0),
    .input_r_q0(input1_t_q0),
    .appearances_address0(count_appearances_2_U0_appearances_address0),
    .appearances_ce0(count_appearances_2_U0_appearances_ce0),
    .appearances_we0(count_appearances_2_U0_appearances_we0),
    .appearances_d0(count_appearances_2_U0_appearances_d0),
    .appearances_address1(count_appearances_2_U0_appearances_address1),
    .appearances_ce1(count_appearances_2_U0_appearances_ce1),
    .appearances_we1(count_appearances_2_U0_appearances_we1),
    .appearances_d1(count_appearances_2_U0_appearances_d1),
    .appearances_q1(appearances1_i_q1)
);

byte_count_count_appearances_3 count_appearances_3_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(count_appearances_3_U0_ap_start),
    .ap_done(count_appearances_3_U0_ap_done),
    .ap_continue(count_appearances_3_U0_ap_continue),
    .ap_idle(count_appearances_3_U0_ap_idle),
    .ap_ready(count_appearances_3_U0_ap_ready),
    .input_r_address0(count_appearances_3_U0_input_r_address0),
    .input_r_ce0(count_appearances_3_U0_input_r_ce0),
    .input_r_q0(input2_t_q0),
    .appearances_address0(count_appearances_3_U0_appearances_address0),
    .appearances_ce0(count_appearances_3_U0_appearances_ce0),
    .appearances_we0(count_appearances_3_U0_appearances_we0),
    .appearances_d0(count_appearances_3_U0_appearances_d0),
    .appearances_address1(count_appearances_3_U0_appearances_address1),
    .appearances_ce1(count_appearances_3_U0_appearances_ce1),
    .appearances_we1(count_appearances_3_U0_appearances_we1),
    .appearances_d1(count_appearances_3_U0_appearances_d1),
    .appearances_q1(appearances2_i_q1)
);

byte_count_count_appearances count_appearances_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(count_appearances_U0_ap_start),
    .ap_done(count_appearances_U0_ap_done),
    .ap_continue(count_appearances_U0_ap_continue),
    .ap_idle(count_appearances_U0_ap_idle),
    .ap_ready(count_appearances_U0_ap_ready),
    .input_r_address0(count_appearances_U0_input_r_address0),
    .input_r_ce0(count_appearances_U0_input_r_ce0),
    .input_r_q0(input3_t_q0),
    .appearances_address0(count_appearances_U0_appearances_address0),
    .appearances_ce0(count_appearances_U0_appearances_ce0),
    .appearances_we0(count_appearances_U0_appearances_we0),
    .appearances_d0(count_appearances_U0_appearances_d0),
    .appearances_address1(count_appearances_U0_appearances_address1),
    .appearances_ce1(count_appearances_U0_appearances_ce1),
    .appearances_we1(count_appearances_U0_appearances_we1),
    .appearances_d1(count_appearances_U0_appearances_d1),
    .appearances_q1(appearances3_i_q1)
);

byte_count_reduce_appearances reduce_appearances_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(reduce_appearances_U0_ap_start),
    .ap_done(reduce_appearances_U0_ap_done),
    .ap_continue(reduce_appearances_U0_ap_continue),
    .ap_idle(reduce_appearances_U0_ap_idle),
    .ap_ready(reduce_appearances_U0_ap_ready),
    .appearances0_address0(reduce_appearances_U0_appearances0_address0),
    .appearances0_ce0(reduce_appearances_U0_appearances0_ce0),
    .appearances0_q0(appearances0_t_q0),
    .appearances0_address1(reduce_appearances_U0_appearances0_address1),
    .appearances0_ce1(reduce_appearances_U0_appearances0_ce1),
    .appearances0_q1(appearances0_t_q1),
    .appearances1_address0(reduce_appearances_U0_appearances1_address0),
    .appearances1_ce0(reduce_appearances_U0_appearances1_ce0),
    .appearances1_q0(appearances1_t_q0),
    .appearances1_address1(reduce_appearances_U0_appearances1_address1),
    .appearances1_ce1(reduce_appearances_U0_appearances1_ce1),
    .appearances1_q1(appearances1_t_q1),
    .appearances2_address0(reduce_appearances_U0_appearances2_address0),
    .appearances2_ce0(reduce_appearances_U0_appearances2_ce0),
    .appearances2_q0(appearances2_t_q0),
    .appearances2_address1(reduce_appearances_U0_appearances2_address1),
    .appearances2_ce1(reduce_appearances_U0_appearances2_ce1),
    .appearances2_q1(appearances2_t_q1),
    .appearances3_address0(reduce_appearances_U0_appearances3_address0),
    .appearances3_ce0(reduce_appearances_U0_appearances3_ce0),
    .appearances3_q0(appearances3_t_q0),
    .appearances3_address1(reduce_appearances_U0_appearances3_address1),
    .appearances3_ce1(reduce_appearances_U0_appearances3_ce1),
    .appearances3_q1(appearances3_t_q1),
    .combined_apperances_address0(reduce_appearances_U0_combined_apperances_address0),
    .combined_apperances_ce0(reduce_appearances_U0_combined_apperances_ce0),
    .combined_apperances_we0(reduce_appearances_U0_combined_apperances_we0),
    .combined_apperances_d0(reduce_appearances_U0_combined_apperances_d0),
    .combined_apperances_address1(reduce_appearances_U0_combined_apperances_address1),
    .combined_apperances_ce1(reduce_appearances_U0_combined_apperances_ce1),
    .combined_apperances_we1(reduce_appearances_U0_combined_apperances_we1),
    .combined_apperances_d1(reduce_appearances_U0_combined_apperances_d1)
);

byte_count_count_threshold count_threshold_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(count_threshold_U0_ap_start),
    .ap_done(count_threshold_U0_ap_done),
    .ap_continue(count_threshold_U0_ap_continue),
    .ap_idle(count_threshold_U0_ap_idle),
    .ap_ready(count_threshold_U0_ap_ready),
    .appearances_address0(count_threshold_U0_appearances_address0),
    .appearances_ce0(count_threshold_U0_appearances_ce0),
    .appearances_q0(combined_appearances_t_q0),
    .appearances_address1(count_threshold_U0_appearances_address1),
    .appearances_ce1(count_threshold_U0_appearances_ce1),
    .appearances_q1(combined_appearances_t_q1),
    .ap_return(count_threshold_U0_ap_return)
);

byte_count_Block_entry211_proc Block_entry211_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_entry211_proc_U0_ap_start),
    .ap_done(Block_entry211_proc_U0_ap_done),
    .ap_continue(Block_entry211_proc_U0_ap_continue),
    .ap_idle(Block_entry211_proc_U0_ap_idle),
    .ap_ready(Block_entry211_proc_U0_ap_ready),
    .p_read(output_channel_dout),
    .ap_return(Block_entry211_proc_U0_ap_return)
);

byte_count_Block_entry_proc_proc Block_entry_proc_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_entry_proc_proc_U0_ap_start),
    .ap_done(Block_entry_proc_proc_U0_ap_done),
    .ap_continue(Block_entry_proc_proc_U0_ap_continue),
    .ap_idle(Block_entry_proc_proc_U0_ap_idle),
    .ap_ready(Block_entry_proc_proc_U0_ap_ready),
    .p_read(output_load_cast_loc_channel_dout),
    .ap_return(Block_entry_proc_proc_U0_ap_return)
);

byte_count_fifo_w9_d2_S output_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(count_threshold_U0_ap_return),
    .if_full_n(output_channel_full_n),
    .if_write(count_threshold_U0_ap_done),
    .if_dout(output_channel_dout),
    .if_num_data_valid(output_channel_num_data_valid),
    .if_fifo_cap(output_channel_fifo_cap),
    .if_empty_n(output_channel_empty_n),
    .if_read(Block_entry211_proc_U0_ap_ready)
);

byte_count_fifo_w9_d2_S output_load_cast_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_entry211_proc_U0_ap_return),
    .if_full_n(output_load_cast_loc_channel_full_n),
    .if_write(Block_entry211_proc_U0_ap_done),
    .if_dout(output_load_cast_loc_channel_dout),
    .if_num_data_valid(output_load_cast_loc_channel_num_data_valid),
    .if_fifo_cap(output_load_cast_loc_channel_fifo_cap),
    .if_empty_n(output_load_cast_loc_channel_empty_n),
    .if_read(Block_entry_proc_proc_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_input0 <= 1'b0;
    end else begin
        if (((split_U0_ap_done & split_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_input0 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_input0 <= ap_sync_channel_write_input0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_input1 <= 1'b0;
    end else begin
        if (((split_U0_ap_done & split_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_input1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_input1 <= ap_sync_channel_write_input1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_input2 <= 1'b0;
    end else begin
        if (((split_U0_ap_done & split_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_input2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_input2 <= ap_sync_channel_write_input2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_input3 <= 1'b0;
    end else begin
        if (((split_U0_ap_done & split_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_input3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_input3 <= ap_sync_channel_write_input3;
        end
    end
end

assign Block_entry211_proc_U0_ap_continue = output_load_cast_loc_channel_full_n;

assign Block_entry211_proc_U0_ap_start = output_channel_empty_n;

assign Block_entry_proc_proc_U0_ap_continue = 1'b1;

assign Block_entry_proc_proc_U0_ap_start = output_load_cast_loc_channel_empty_n;

assign ap_channel_done_input0 = (split_U0_ap_done & (ap_sync_reg_channel_write_input0 ^ 1'b1));

assign ap_channel_done_input1 = (split_U0_ap_done & (ap_sync_reg_channel_write_input1 ^ 1'b1));

assign ap_channel_done_input2 = (split_U0_ap_done & (ap_sync_reg_channel_write_input2 ^ 1'b1));

assign ap_channel_done_input3 = (split_U0_ap_done & (ap_sync_reg_channel_write_input3 ^ 1'b1));

assign ap_done = Block_entry_proc_proc_U0_ap_done;

assign ap_idle = (split_U0_ap_idle & reduce_appearances_U0_ap_idle & (output_load_cast_loc_channel_empty_n ^ 1'b1) & (output_channel_empty_n ^ 1'b1) & (combined_appearances_t_empty_n ^ 1'b1) & (appearances3_t_empty_n ^ 1'b1) & (appearances2_t_empty_n ^ 1'b1) & (appearances1_t_empty_n ^ 1'b1) & (appearances0_t_empty_n ^ 1'b1) & (input3_t_empty_n ^ 1'b1) & (input2_t_empty_n ^ 1'b1) & (input1_t_empty_n ^ 1'b1) & (input0_t_empty_n ^ 1'b1) & count_threshold_U0_ap_idle & count_appearances_U0_ap_idle & count_appearances_3_U0_ap_idle & count_appearances_2_U0_ap_idle & count_appearances_1_U0_ap_idle & Block_entry_proc_proc_U0_ap_idle & Block_entry211_proc_U0_ap_idle);

assign ap_ready = split_U0_ap_ready;

assign ap_return = Block_entry_proc_proc_U0_ap_return;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_channel_write_input0 = ((split_U0_output0_full_n & ap_channel_done_input0) | ap_sync_reg_channel_write_input0);

assign ap_sync_channel_write_input1 = ((split_U0_output1_full_n & ap_channel_done_input1) | ap_sync_reg_channel_write_input1);

assign ap_sync_channel_write_input2 = ((split_U0_output2_full_n & ap_channel_done_input2) | ap_sync_reg_channel_write_input2);

assign ap_sync_channel_write_input3 = ((split_U0_output3_full_n & ap_channel_done_input3) | ap_sync_reg_channel_write_input3);

assign count_appearances_1_U0_ap_continue = appearances0_i_full_n;

assign count_appearances_1_U0_ap_start = input0_t_empty_n;

assign count_appearances_2_U0_ap_continue = appearances1_i_full_n;

assign count_appearances_2_U0_ap_start = input1_t_empty_n;

assign count_appearances_3_U0_ap_continue = appearances2_i_full_n;

assign count_appearances_3_U0_ap_start = input2_t_empty_n;

assign count_appearances_U0_ap_continue = appearances3_i_full_n;

assign count_appearances_U0_ap_start = input3_t_empty_n;

assign count_threshold_U0_ap_continue = output_channel_full_n;

assign count_threshold_U0_ap_start = combined_appearances_t_empty_n;

assign input_r_TREADY = split_U0_input_r_TREADY;

assign reduce_appearances_U0_ap_continue = combined_appearances_i_full_n;

assign reduce_appearances_U0_ap_start = (appearances3_t_empty_n & appearances2_t_empty_n & appearances1_t_empty_n & appearances0_t_empty_n);

assign split_U0_ap_continue = (ap_sync_channel_write_input3 & ap_sync_channel_write_input2 & ap_sync_channel_write_input1 & ap_sync_channel_write_input0);

assign split_U0_ap_start = ap_start;

assign split_U0_output0_full_n = input0_i_full_n;

assign split_U0_output1_full_n = input1_i_full_n;

assign split_U0_output2_full_n = input2_i_full_n;

assign split_U0_output3_full_n = input3_i_full_n;


reg find_df_deadlock = 0;
// synthesis translate_off
`include "byte_count_hls_deadlock_detector.vh"
// synthesis translate_on

reg find_kernel_block = 0;
// synthesis translate_off
`include "byte_count_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //byte_count

