# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../SCH_IA.ip_user_files/bd/TCH_TDC_OV/ip/TCH_TDC_OV_util_vector_logic_1_0/sim/TCH_TDC_OV_util_vector_logic_1_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
