dma_data_direction	,	V_132
M2M_DAR_BASE0	,	V_69
M2M_DAR_BASE1	,	V_72
spin_lock_init	,	F_86
dma_addr_t	,	T_5
ENOSYS	,	V_156
INTERRUPT_DONE	,	V_50
m2p_set_control	,	F_14
ep93xx_dma_get_active	,	F_10
INTERRUPT_UNKNOWN	,	V_52
M2M_CONTROL_NO_HDSK	,	V_56
m2p_hw_interrupt	,	F_24
dev	,	V_5
len	,	V_122
M2M_INTERRUPT	,	V_79
ep93xx_dma_interrupt	,	F_48
_desc	,	V_83
platform_get_device_id	,	F_83
state	,	V_159
M2M_CONTROL_RSS_SSPRX	,	V_63
DMA_FROM_DEVICE	,	V_94
unlikely	,	F_92
for_each_sg	,	F_68
m2p_hw_submit	,	F_23
active	,	V_9
tasklet	,	V_101
request_irq	,	F_57
ep93xx_dma_slave_config	,	F_75
M2P_INTERRUPT_NFB	,	V_49
DMA_PRIVATE	,	V_189
node	,	V_10
"channel was configured with different direction\n"	,	L_9
dma_addr	,	V_135
size	,	V_40
DMA_SLAVE_BUSWIDTH_4_BYTES	,	V_149
ep93xx_dma_set_active	,	F_4
DMA_MAX_CHAN_DESCRIPTORS	,	V_114
GFP_KERNEL	,	V_115
device	,	V_1
LIST_HEAD	,	F_45
"DMA transfer failed! Details:\n"	,	L_1
M2P_MAXCNT0	,	V_41
device_prep_dma_cyclic	,	V_183
src_addr_width	,	V_145
DMA_TERMINATE_ALL	,	V_154
IRQ_NONE	,	V_102
pdata	,	V_164
ctrl	,	V_144
free_irq	,	F_61
test_bit	,	F_13
M2M_CONTROL_PW_32	,	V_150
list_del_init	,	F_35
device_node	,	V_176
M2P_MAXCNT1	,	V_43
"too big period length %d\n"	,	L_12
to_ep93xx_dma_chan	,	F_2
EP93XX_DMA_IDE	,	V_64
device_issue_pending	,	V_185
M2M_CONTROL_PWSC_SHIFT	,	V_55
sg	,	V_134
EBUSY	,	V_128
arg	,	V_153
edma	,	V_81
clear_bit	,	F_74
txd	,	V_13
ep93xx_dma_terminate_all	,	F_73
scatterlist	,	V_129
ep93xx_dma_tasklet	,	F_44
d	,	V_12
ep93xx_dma_chan	,	V_2
src_addr	,	V_37
irq	,	V_97
i	,	V_106
regs	,	V_20
M2M_CONTROL_ENABLE	,	V_77
M2P_STATE_ON	,	V_33
dma_async_device_register	,	F_91
hw_setup	,	V_112
M2M_CONTROL_PW_16	,	V_66
IS_ERR_OR_NULL	,	F_93
"\tsize		: %zu\n"	,	L_5
ep93xx_dma_advance_work	,	F_40
dst_addr_width	,	V_146
ep93xx_dma_prep_dma_memcpy	,	F_65
period_len	,	V_137
config	,	V_140
platform_device	,	V_161
"\tcookie	: %d\n"	,	L_2
num_channels	,	V_169
tx	,	V_104
hw_interrupt	,	V_100
DMA_COMPL_DEST_UNMAP_SINGLE	,	V_93
M2P_INTERRUPT	,	V_46
"EP93xx M2%s DMA ready\n"	,	L_14
dest	,	V_120
dir	,	V_133
hw_submit	,	V_82
ep93xx_dma_prep_slave_sg	,	F_67
"couln't get descriptor\n"	,	L_8
dev_get_platdata	,	F_82
INIT_LIST_HEAD	,	F_59
irq_status	,	V_45
m2p_hw_setup	,	F_17
dst_addr	,	V_38
M2M_CONTROL_TM_TX	,	V_59
sgl	,	V_130
ret	,	V_84
m2p_hw_shutdown	,	F_19
last_completed	,	V_96
DMA_MAX_CHAN_BYTES	,	V_127
ep93xx_dma_platform_data	,	V_163
list	,	V_95
dma_slave_config	,	V_139
runtime_addr	,	V_119
M2M_CONTROL	,	V_53
spin_unlock_irqrestore	,	F_36
ep93xx_dma_control	,	F_76
dma_async_tx_descriptor	,	V_103
channels	,	V_172
callback_param	,	V_15
port	,	V_25
free_list	,	V_87
sg_dma_address	,	F_70
name	,	V_105
ep93xx_dma_engine	,	V_165
ep93xx_dma_probe	,	F_81
desc	,	V_8
dma_slave_buswidth	,	V_141
ep93xx_dma_unmap_buffers	,	F_41
private	,	V_24
BUG_ON	,	F_5
device_control	,	V_184
tasklet_init	,	F_87
dev_err	,	F_25
M2M_CONTROL_RSS_IDE	,	V_65
M2P_CONTROL_ENABLE	,	V_29
dma_chan	,	V_6
kzalloc	,	F_58
ep93xx_dma_data	,	V_22
list_rotate_left	,	F_12
"failed to get clock for %s\n"	,	L_13
device_free_chan_resources	,	V_181
dma_chan_name	,	F_55
M2M_CONTROL_TM_RX	,	V_62
dma_set_max_seg_size	,	F_90
dma_tx_state	,	V_158
cap_mask	,	V_177
M2P_STATUS	,	V_30
M2P_CONTROL_STALLINT	,	V_31
M2M_BCR0	,	V_70
M2M_BCR1	,	V_73
tx_submit	,	V_117
spin_unlock	,	F_52
device_alloc_chan_resources	,	V_180
async_tx_test_ack	,	F_34
m2p_channel_state	,	F_18
M2P_CONTROL	,	V_21
M2M_CONTROL_RSS_SSPTX	,	V_60
clk_disable	,	F_62
base	,	V_175
ep93xx_dma_desc_put	,	F_37
ENOMEM	,	V_170
M2P_PPALLOC	,	V_26
list_empty	,	F_6
dev_info	,	F_95
M2M_CONTROL_DONEINT	,	V_76
INTERRUPT_NEXT_BUFFER	,	V_51
DMA_CYCLIC	,	V_179
fail_free_irq	,	V_113
DMA_SLAVE_CONFIG	,	V_155
clk_put	,	F_94
"M"	,	L_15
"\tsrc_addr	: 0x%08x\n"	,	L_3
lock	,	V_85
device_tx_status	,	V_186
DMA_TO_DEVICE	,	V_36
m2m_hw_setup	,	F_26
ep93xx_dma_chan_direction	,	F_22
EP93XX_DMA_IS_CYCLIC	,	V_16
clk	,	V_110
cookie	,	V_18
list_for_each_entry_safe	,	F_33
runtime_ctrl	,	V_75
clk_enable	,	F_56
ep93xx_dma_driver	,	V_190
M2M_INTERRUPT_DONEINT	,	V_80
device_prep_slave_sg	,	V_182
M2P_CONTROL_NFBINT	,	V_32
M2P_CONTROL_CH_ERROR_INT	,	V_27
dma_unmap_single	,	F_42
IRQ_HANDLED	,	V_99
cdata	,	V_174
list_move_tail	,	F_9
ep93xx_dma_advance_active	,	F_11
M2M_SAR_BASE1	,	V_71
fail	,	V_126
M2M_SAR_BASE0	,	V_68
EP93XX_DMA_IRDA	,	V_109
cmd	,	V_152
ep93xx_dma_issue_pending	,	F_80
dma_dev	,	V_167
bus_addr	,	V_35
ep93xx_dma_alloc_chan_resources	,	F_54
DMA_SLAVE_BUSWIDTH_2_BYTES	,	V_148
kfree	,	F_64
device_prep_dma_memcpy	,	V_188
flags	,	V_17
dma_async_tx_descriptor_init	,	F_60
ep93xx_dma_tx_status	,	F_77
ep93xx_dma_desc_get	,	F_31
list_add_tail	,	F_7
spin_unlock_irq	,	F_47
m2m_fill_desc	,	F_28
dma_set_tx_state	,	F_79
ep93xx_dma_tx_submit	,	F_53
M2P_INTERRUPT_ERROR	,	V_47
platform_driver_probe	,	F_97
ep93xx_dma_prep_dma_cyclic	,	F_71
EINVAL	,	V_67
"unknown interrupt!\n"	,	L_6
M2M_CONTROL_START	,	V_78
"P"	,	L_16
test_and_set_bit	,	F_72
width	,	V_142
__init	,	T_7
m2p_fill_desc	,	F_21
dma_status	,	V_157
chan	,	V_4
complete	,	V_86
dma_device	,	V_166
queue	,	V_89
first	,	V_123
list_first_entry	,	F_8
data	,	V_23
M2P_INTERRUPT_STALL	,	V_48
ep93xx_dma_module_init	,	F_96
list_splice_init	,	F_38
fail_clk_disable	,	V_111
size_t	,	T_6
DMA_SLAVE_BUSWIDTH_1_BYTE	,	V_147
pdev	,	V_162
m2m_hw_submit	,	F_29
u32	,	T_1
spin_lock_irq	,	F_46
buffer	,	V_39
tasklet_schedule	,	F_50
new	,	V_88
m2m_hw_shutdown	,	F_27
dma_cookie_t	,	T_4
offset	,	V_125
"not enough descriptors\n"	,	L_7
DMA_COMPL_SKIP_SRC_UNMAP	,	V_90
m2m	,	V_107
dma_async_is_complete	,	F_78
ep93xx_dma_desc	,	V_7
M2M_CONTROL_SAH	,	V_61
"too big transfer size %d\n"	,	L_11
DMA_COMPL_SKIP_DEST_UNMAP	,	V_92
ep93xx_dma_chan_data	,	V_173
spin_lock_irqsave	,	F_32
DMA_COMPL_SRC_UNMAP_SINGLE	,	V_91
"\tdst_addr	: 0x%08x\n"	,	L_4
list_add	,	F_39
chan2dev	,	F_1
dma_cap_zero	,	F_88
edma_size	,	V_168
DMA_SLAVE	,	V_178
sg_len	,	V_131
dma_ctrl_cmd	,	V_151
ep93xx_dma_free_chan_resources	,	F_63
last_used	,	V_160
M2P_CONTROL_ICE	,	V_28
driver_data	,	V_171
M2P_STATE_STALL	,	V_34
m2m_hw_interrupt	,	F_30
dma_async_tx_callback	,	T_2
dma_cap_set	,	F_89
EP93XX_DMA_I2S1	,	V_108
M2M_CONTROL_PW_MASK	,	V_74
spin_lock	,	F_49
buf_len	,	V_136
DMA_CTRL_ACK	,	V_116
addr	,	V_143
M2M_CONTROL_DAH	,	V_58
clk_get	,	F_84
direction	,	V_57
hw_shutdown	,	V_118
readl	,	F_16
writel	,	F_15
src	,	V_121
_d	,	V_138
irqreturn_t	,	T_3
dev_warn	,	F_51
control	,	V_19
sg_dma_len	,	F_69
"channel is already used for cyclic transfers\n"	,	L_10
edmac	,	V_3
dma_unmap_page	,	F_43
dev_id	,	V_98
container_of	,	F_3
M2P_BASE1	,	V_44
M2P_BASE0	,	V_42
bytes	,	V_124
min_t	,	F_66
EP93XX_DMA_SSP	,	V_54
DMA_MEMCPY	,	V_187
callback	,	V_14
tx_list	,	V_11
cpu_relax	,	F_20
IS_ERR	,	F_85
