174|462|Public
5000|$|IEC 61400-27-1:2015 <b>Electrical</b> <b>simulation</b> models - Wind {{turbines}} ...|$|E
50|$|Spectrum Software is a {{software}} {{company based in}} California, whose main focus is <b>electrical</b> <b>simulation</b> and analysis tools, most notably the circuit simulator Micro-Cap. It was founded in February 1980 by Andy Thompson. Initially, the company concentrated on providing software for Apple II systems.|$|E
50|$|Using the pre-calculated {{matrices}} described above, {{optical properties}} like reflectance, transmittance or absorptance within the sheet {{can be calculated}} via matrix multiplications 2-4 and can be performed within seconds or minutes using a standard personal computer. Also a depth-dependent absorption profile can be calculated. This is of special importance for the subsequent <b>electrical</b> <b>simulation</b> of structured silicon solar cells.|$|E
40|$|Electrical {{breakdown}} {{induced by}} systematic electrostatic discharge (ESD) stress of thin-film transistors used as switches in active matrix addressed liquid crystal displays {{has been studied}} using <b>electrical</b> measurements, <b>electrical</b> <b>simulations,</b> electrothermal simulations, and postbreakdown observations. Breakdown due to very short pulses (up to 1 ¿s) shows a clear dependence on the channel length. A hypothesis that electrical breakdown {{in the case of}} short channel TFTs is due to the punch-through is built on this dependence and is proved by means of <b>electrical</b> <b>simulations.</b> Further, the presence of avalanche breakdown in amorphous silicon thin-film transistors is simulated and confirmed. It is finally assumed that the breakdown is a thermal process. Three-dimensional (3 -D) electrothermal simulations are performed in the static and transient regime, confirming the location of the breakdown spot within the TFT from the <b>electrical</b> <b>simulations</b> and postbreakdown observation...|$|R
40|$|Electrical {{breakdown}} {{induced by}} systematic electrostatic discharge (ESD) stress of thin-film transistors used as switches in active matrix addressed liquid crystal displays {{has been studied}} using <b>electrical</b> measurements, <b>electrical</b> <b>simulations,</b> electrothermal simulations, and postbreakdown observations. Breakdown due to very short pulses (up to...|$|R
30|$|In this paper, a coupled {{three-dimensional}} (3 D) optoelectronic simulation {{is presented}} to investigate the photovoltaic performance of axial and radial pin junction GaAs nanocone solar cells. The optical absorption properties were investigated by using the finite-difference time-domain (FDTD). The photogeneration profiles were then incorporated into the <b>electrical</b> <b>simulations</b> to perform the calculation of the current density versus voltage (J-V) characteristics using finite element method (FEM). The doping-dependent mobility, bandgap narrowing, and radiative, Auger and SRH recombination were all taken into consideration in the <b>electrical</b> <b>simulations.</b> The highest efficiencies for axial and radial pin junction nanocone solar cells are 20.1 % and 17.4 %, respectively, much higher than their cylinder NW counterparts. The mechanism of the efficiency enhancement is discussed.|$|R
50|$|Clark {{hypothesised}} that hearing, {{particularly for}} speech, might be reproduced {{in people with}} deafness if the damaged or underdeveloped ear were bypassed, and the auditory nerve electrically stimulated to reproduce the coding of sound. His initial doctoral research at the University of Sydney investigated {{the effect of the}} rate of <b>electrical</b> <b>simulation</b> on single cells and groups of cells in the auditory brainstem response, the centre where frequency discrimination is first decoded.|$|E
50|$|Nucleus is {{a system}} {{combining}} an <b>electrical</b> <b>simulation</b> device that is surgically implanted behind a patient's ear, a processor that captures sounds, and an electrode array that relays the sounds to the brain. It is a direct descendant of the original cochlear implants, also known as Nucleus, developed by Dr Graeme Clark in Melbourne during the 1970s. Nucleus was the first cochlear implant {{to be approved by}} the U.S. Food and Drug Administration. The system is upgradable, for example by installing a new sound processor, without surgery. Cochlear's latest processor, Nucleus 6, was launched in 2013 after six years of development. It replaced the Nucleus 5 system. In 2011, the Nucleus 5 CI500 series internal implant was recalled with up to a 24% failure rate. In 2013, the Nucleus implant recorded 99% reliability over the last 8 years, more than any similar product.|$|E
40|$|This {{work was}} {{conducted}} during FY 98 (Proposal Number 98 - 0036) and FY 99 (Proposal Number 99 - 0818) {{under the auspices}} of the Sandia National Laboratories Laboratory-Directed Research and Development (LDRD) program. <b>Electrical</b> <b>simulation</b> typically treats a single data point in the very large input space of component properties. For <b>electrical</b> <b>simulation</b> to reach its full potential as a design tool, it must be able to address the unavoidable variability and uncertainty in component properties. Component viability is strongly related to the design margin (and reliability) of the end product. During the course of this project, both tools and methodologies were developed to enable analysis of variability in the context of <b>electrical</b> <b>simulation</b> tools. Two avenues to link relevant tools were also developed, and the resultant toolset was applied to a major component...|$|E
40|$|Abstract. We {{describe}} an extremely simple second order analogue electrical circuit for simulating the two-well Duffing-Holmes mathematical oscillator. Numerical results and analogue <b>electrical</b> <b>simulations</b> are illustrated with the snapshots of chaotic waveforms, with the phase portraits (the Lissajous figures) {{and with the}} stroboscopic maps (the Poincare ́ sections) ...|$|R
40|$|A simple {{technique}} for stabilising the transconductance of CMOS transconductors against temperature variations, with {{no need of}} external frequency reference signals, is presented. Accurate <b>electrical</b> <b>simulations</b> demonstrated that a 2. 6 % maximum transconductance variation over the temperature range 55 – 150 C and a 600 % tuning range can be obtaine...|$|R
40|$|This paper {{presents}} two-dimensional {{process and}} device simulation results of power VDMOS one-cell in a Bipolar/CMOS/DMOS technology. The VDMOS process simulation is divided for more accuracy in three bricks: buried layer, active zone and sinker; it {{takes into account}} all thermal budget. For process simulation, good results on sheet resistance, lateral and vertical doping diffusions are compared to experimental results. <b>Electrical</b> <b>simulations</b> are performed using mobility models for conduction regime, and impact ionisation model for breakdown voltage; they are in good agreement with experimental ones, confirming the good choice of models and possibility of device optimisation with TCAD approach. VDMOS transistors for automotive applications are submitted to high temperatures which can degrade <b>electrical</b> parameters; <b>electrical</b> <b>simulations</b> of threshold voltage, on-resistance, and saturation current are performed using previous models in function of temperature in the range 323 K to 423 K...|$|R
40|$|Although <b>electrical</b> <b>simulation</b> {{has become}} a vital tool in the design process of memory devices, memory testing {{has not yet been}} able to employ <b>electrical</b> <b>simulation</b> as an {{integral}} part of the test generation and optimization process. This is due to the exponential complexity of the simulation-based fault analysis, a complexity that made such an analysis impractical. This paper describes new methods to reduce the complexity of the fault analysis from exponential to constant with respect to the number of analyzed operations, thereby making it possible: 1) to use <b>electrical</b> <b>simulation</b> to generate test patterns; and 2) to perform simulation -based stress optimization of tests. The paper also discusses ways to analyze the impact of idle time on the faulty behavior. In addition, results of a fault analysis study performed to verify the new analysis method are shown, where the new analysis reduces the analysis time by a factor of 30...|$|E
40|$|With {{technology}} {{scaling of}} embedded nonvolatile memories, voltage scaling below 12 V {{is a primary}} goal to maintain the area efficiency of the memory module. The SONOS technology shows promise as a technology for present and future low voltage memory cells. This paper examines the physics of scaled SONOS gate dielectrics in relation to reducing the operational voltage. In particular, we have examined the influence of tunnel oxide, nitride and top oxide thicknesses. The results are supported by <b>electrical</b> <b>simulation</b> of the SONOS gate dielectric. By properly scaling the dielectric films and utilizing <b>electrical</b> <b>simulation</b> we have determined a limit for scalability of the SONOS technology in terms of operation voltage...|$|E
40|$|Photon Management strucutres are of {{increasing}} importance for solar cells. A coupled wave-optical and <b>electrical</b> <b>simulation</b> approach is introduced. Furthermore fabrication technologies based on interference and nanoimprint lithography are presented. Simulation and experimental results are shown for an exemplary system...|$|E
40|$|International audienceThis paper {{presents}} an innovative conditioning and read-out interface for resistive MEMS sensor named “activebridge”. Different implementations {{of the proposed}} structure were evaluated by <b>electrical</b> <b>simulations,</b> using a 0. 35 μm AMS technology. The results demonstrate a significant power consumption reduction for a given SNR or a greater SNR for a given current consumption...|$|R
40|$|International audienceThis paper aims at {{introducing}} a novel design methodology of compact, high performance and secured dual rail primitives {{widely used in}} quasi-delay insensitive circuits. An example of application of this design methodology to basic QDI primitives is given on a 130 nm process. The performance and the security properties of the resulting cells are then compared, using <b>electrical</b> <b>simulations,</b> to the implementations proposed in former works...|$|R
40|$|Novel {{concepts}} for crystalline silicon {{solar cells}} promise higher energy conversion efficiencies. In {{order to take}} one more step towards fulfilling this promise, the present dissertation focuses on new and adapted methods for the inline-characterization, and on optical and <b>electrical</b> <b>simulations</b> of these devices. Three novel concepts are covered: the passivated emitter and rear cell, the selective emitter and the metal wrap through concept...|$|R
40|$|International audienceThis {{abstract}} {{presents an}} electrical model of an SRAM cell {{exposed to a}} pulsed Photoelectrical Laser Stimulation (PLS), based on our past model of MOS transistor under laser illumination. The validity of our model is assessed by the very good correlation obtained between measurements and <b>electrical</b> <b>simulation.</b> These simulations are capable to explain some specific points. For example, in theory, a SRAM cell under PLS have four sensitive areas. But in measurements only three areas were revealed. A hypothesis was {{presented in this paper}} and confirm by <b>electrical</b> <b>simulation.</b> The specific topology of the cell masks one sensitive area. Therefore the electrical model {{could be used as a}} tool of characterization of a CMOS circuits under PLS...|$|E
40|$|This paper {{describes}} {{the development and}} application of a workshop presented for high school physics teachers, in order to apply the use of <b>electrical</b> <b>simulation</b> software for teaching the basics of resistive circuits. The workshop was developed aiming at the use of active learning strategies and the concepts of David Ausubel’s Meaningful Learning theory. These activities workshops were developed in a practical way, using the <b>electrical</b> <b>simulation</b> software to illustrate a scenario where {{students are encouraged to}} engage more actively in their learning. As a result of this workshop, an increase in the importance of the use of new technologies in the classroom was evidenced when used in accordance with the teaching-learning methodologies that promote a more active participation of students...|$|E
40|$|Meat {{becoming}} less tender with age. One {{of the methods}} to increase the meat tenderness is by <b>electrical</b> <b>simulation.</b> The objective {{of this study was}} to investigate the effect of <b>electrical</b> <b>simulation</b> with different level of impulses on physical characteristics of rabbit meat. Twenty carcasses of Flemish Giant rabbit were randomly subjected into four differents treatments (impulse levels), which were control, impulse 25, impulse 50, and impulse 75. Each treatment was repeated 5 times. Measured variables were pH, tenderness, water holding capacity, and cooking lose. The results showed that different levels of electrical stimulation had significant effects on the physical characteristics of rabbit meat. Higher impulse level caused lower ultimate pH and more tender meat. Overall, the best physical characteristics of rabbit meat was obtained from electrical stimulation with impulse level of 50. (Animal Production 12 (2) : 124 - 127 (2010) Key Words : Meat {{becoming less}} tender with age. One of the methods to increase the meat tenderness is by <b>electrical</b> <b>simulation.</b> The objective {{of this study was to}} investigate the effect of <b>electrical</b> <b>simulation</b> with different level of impulses on physical characteristics of rabbit meat. Twenty carcasses of Flemish Giant rabbit were randomly subjected into four differents treatments (impulse levels), which were control, impulse 25, impulse 50, and impulse 75. Each treatment was repeated 5 times. Measured variables were pH, tenderness, water holding capacity, and cooking lose. The results showed that different levels of electrical stimulation had significant effects on the physical characteristics of rabbit meat. Higher impulse level caused lower ultimate pH and more tender meat. Overall, the best physical characteristics of rabbit meat was obtained from electrical stimulation with impulse level of 50. (Animal Production 12 (2) : 124 - 127 (2010) Key Words : electrical stimulation, tenderness, rabbit, mea...|$|E
40|$|Abstract—We {{exposed a}} flash-based FPGA to {{radiation}} to measure variations in current, temperature, propagation-delay and duty-cycle in logic circuits. Propagation-delay degradations vary from 400 % to 1100 % before functional failure, according to circuit and logical mapping. <b>Electrical</b> <b>simulations</b> {{are carried out}} to study the difference of behavior in the degradation of different logic mappings. Index Terms—Flash-based FPGA, propagation-delay degrada-tion, radiation effects, total ionizing dose (TID). I...|$|R
40|$|This {{document}} {{describes the}} High Performance <b>Electrical</b> Modeling and <b>Simulation</b> (HPEMS) Global Verification Test Suite (VERTS). The VERTS is a regression test suite used for verification of the <b>electrical</b> circuit <b>simulation</b> codes currently {{being developed by}} the HPEMS code development team. This document contains descriptions of the Tier I test cases...|$|R
40|$|International audienceSummary form only given. Low-power SRAMs embed power gating {{mechanisms}} for reducing static power consumption. Power gating is applied in SRAMs using power switches for controlling the supply voltage {{applied to the}} various memory blocks (array, decoders, I/O logic, etc.). This paper provides a detailed analysis based on <b>electrical</b> <b>simulations</b> to describe the impacts of resistive-open defects on the power mode control logic, which generates control signals of power switches...|$|R
40|$|LibQA is {{a quality}} {{assurance}} tool for VHDL synthesis and simulation models which also performs timing character-ization. The synthesis model is translated into an FSM, then graph exploration generates stimuli for VHDL and <b>electrical</b> <b>simulation.</b> Function, propagation delay, timing constraint violation, and hazard response are all tested. 1...|$|E
40|$|Q. How can we {{effectively}} treat stress {{urinary incontinence}} without drugs or surgery? A. Pelvic floor muscle training (PFMT) and intravaginal electrical stimulation {{seem to be the}} best bets. PFMT increases urinary continence and improves symptoms of {{stress urinary incontinence}} (SUI) (strength of recommendation [SOR]: A, systematic review or randomized, controlled trials [RCTs]). PFMT also improves quality of life (QOL) (activity and psychological impact) (SOR: B, 1 RCT). Intravaginal <b>electrical</b> <b>simulation</b> increases urinary continence and improves SUI symptoms; percutaneous <b>electrical</b> <b>simulation</b> also improve SUI symptoms and likely improves QOL measures (SOR: a, systematic review). Magnetic simulation doesn't increase continence, has mixed effects on SUI symptoms, and produces no clinically meaningful improvement in QOL (SOR: B, heterogeneous RCTs with conflicting results). Vaginal cones don't increase continence or QOL (SOR: B, 2 RCTs with methodoligic flaws) ...|$|E
40|$|This thesis {{presents}} {{accurate and}} efficient transistor-level delay modeling techniques for the worst-case delay estimation of digital MOS circuits. A number of timing analysis tools already rely on transistor-level delay models which use relaxation-based <b>electrical</b> <b>simulation</b> techniques to accurately model the propagation delay of MOS logic gates. For worst-case delay estimation, efficient application of relaxation-based <b>electrical</b> <b>simulation</b> techniques {{can be performed}} by using multiple-transition delay modeling methods and by minimizing the number of node equations to be solved. The worst-case delay estimates produced by accurate transistor-level delay models can be inaccurate if logic dependencies within MOS logic gates are ignored. A class of transistor-level delay estimators, {{which is based on}} the enumeration of worst-case conduction subnetworks, is introduced to handle these logic dependencies. A comparative study of multiple-transition worst-case delay estimation methods is also presented...|$|E
40|$|An {{analytical}} {{approach to the}} design of compact CMOS chopper amplifiers for integrated thermoelectric sensors is presented. The impact of the high resistance and low signal bandwidth of thermopile sources on the design is illustrated. The proposed approach, regarding the precision vs noise tradeoff, is applied {{to the design of}} a practical prototype, using a commercial process. Accurate <b>electrical</b> <b>simulations</b> are provided to confirm the effectiveness of the proposed design methodology...|$|R
40|$|This article {{deals with}} {{possibilities}} of <b>electrical</b> lines <b>simulations.</b> Two variants of simulation are introduced and described. Next, the article {{deals with the}} issues of <b>electrical</b> lines <b>simulations,</b> structure and usage of these models in the program simulations. Processes of actives quantities for circuit with lumped parameters and for circuit with distributed parameters are introduced. At the end, simulations of impulse phenomenon propagation through a line with distributed parameters are shown...|$|R
40|$|The {{method is}} based on the {{modification}} of bus connectivity to force bus oscillation during testing. The oscillation frequency depends on the open resistance and location on the line. Comparison of the frequency with a reference allows the detection and eventual location of the defect. <b>Electrical</b> <b>simulations</b> and preliminary experiments on a test chip show the detection capabilities and the feasibility of the proposed method. Postprint (author’s final draft...|$|R
40|$|Device is an {{instrument}} for producing known changes in both acoustic absorption and phase velocity. Calibration signal arises from actual change of acoustic parameters, not from <b>electrical</b> <b>simulation.</b> Instrument is able to simulate changes in sensitivity enhancement achieved by use of ultrasonic resonators, which cannot be achieved using electrical calibration techniques...|$|E
40|$|<b>Electrical</b> <b>simulation</b> gives a good {{evaluation}} of the performances of Sigma-Delta modulators but could require too long simulation times. In this paper we introduce the use of Verilog-A, which provides the capability to model the circuit topology of Sigma-Delta modulators closely to the electrical level and achieving a considerable reduction of simulation time...|$|E
40|$|The DC {{electrical}} {{behavior of}} n-type 4 H-SiC resistors used for realizing 500 C durable integrated circuits (ICs) is studied {{as a function}} of substrate bias and temperature. Improved fidelity <b>electrical</b> <b>simulation</b> is described using SPICE NMOS model to simulate resistor substrate body bias effect that is absent from the SPICE semiconductor resistor model...|$|E
40|$|In this paper, we {{analyze the}} effect of local shunts in {{photovoltaic}} (PV) solar cells by experimental characterization and distributed <b>electrical</b> <b>simulations.</b> To this purpose, we developed a quasi- 3 -D distributed electrical network {{that is based on}} two-diode circuit elementary units. It allows accounting for resistive losses as- sociated to the transport through the emitter, the fingers and the busbars, and to local defects in the semiconductor. The electrical parameters of the equivalent circuit units are calibrated according to experiments performed on multicrystalline (mc-Si) silicon solar cells, including samples that feature local shunts due to localized defects, which lead to nonuniform distribution of electrical and optical properties. The distributed <b>electrical</b> <b>simulations</b> account for the degradation of fill factor and power conversion efficiency in case of local shunting. Moreover, by combining the proposed tool with a RC thermal network it is possible to estimate the tempera- ture distribution in a shunted solar cell. Our analysis shows how a shunted cell that operates under hot-spot conditions is subject to significant local overheating, which possibly lead to permanent PV cell damages...|$|R
40|$|A low-power, {{low voltage}} {{capacitance}} to pulse duration converter with intrinsic low {{sensitivity to temperature}} and parasitic capacitances is presented. The circuit uses a dual clock chopper modulation, which significantly lowers the effects of device mismatch. An effective resolution of 7. 2 bits with 3. 8 uA supply current and operation down to 0. 9 Vdd are demonstrated by means of <b>electrical</b> <b>simulations</b> performed on a prototype designed with the UMC 0. 18 um process...|$|R
40|$|A compact IR-drop {{model for}} on-chip power {{distribution}} networks in array and wire-bonded ICs is analyzed. Chip dimensions, size, {{and location of}} the supply pads, metal coverage, piecewise distribution of IC consumption, and the resistance between the pads and the power supply are considered to obtain closed-form expressions for the IR-drop. The IR-drop model is validated by comparing its results with <b>electrical</b> <b>simulations.</b> The obtained error is {{in the range of}} 1 %. Peer ReviewedPostprint (published version...|$|R
