// Seed: 2805295337
module module_0 (
    output tri id_0,
    input tri id_1,
    output supply1 id_2,
    input wire id_3,
    input wire id_4,
    input tri1 id_5,
    input supply1 id_6,
    input supply0 id_7,
    output uwire id_8,
    input uwire id_9
);
  id_11(
      1, 1, 1, id_9.id_8, id_4 < 1
  );
  assign id_0 = 1;
  wire id_12;
  assign id_0 = 1 - 1'b0;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    output tri id_2,
    input tri0 id_3,
    input tri id_4,
    output uwire id_5,
    output wand id_6,
    output wand id_7,
    input uwire id_8,
    output uwire id_9,
    output tri id_10,
    output tri0 id_11,
    output wand id_12,
    input wor id_13,
    input tri0 id_14,
    input tri id_15,
    input tri0 id_16,
    input tri0 id_17,
    output supply1 id_18,
    output supply0 id_19,
    input wor id_20,
    input wor id_21
);
  assign id_10 = 1;
  wire id_23;
  module_0(
      id_19, id_0, id_19, id_20, id_3, id_0, id_13, id_17, id_19, id_20
  );
endmodule
