//  Precision RTL Synthesis 64-bit 2018.1.0.19 (Production Release) Fri Aug 10 05:55:53 PDT 2018
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2018, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Windows 10 W@DESKTOP-86TQKQ1  10.0.19041 x64
//  
//  Start time Tue Apr 13 14:06:17 2021

***************************************************************
Device Utilization for 3S50tq144
***************************************************************
Resource                          Used    Avail   Utilization
---------------------------------------------------------------
IOs                               26      97       26.80%
Global Buffers                    0       8         0.00%
LUTs                              0       1536      0.00%
CLB Slices                        0       768       0.00%
Dffs or Latches                   0       1827      0.00%
Block RAMs                        0       4         0.00%
Block Multipliers                 0       4         0.00%
Block Multiplier Dffs             0       144       0.00%
---------------------------------------------------------------

*********************************************************

Library: cad_lib    Cell: lab9_reg_tracker    View: behav

*********************************************************

  Cell    Library  References     Total Area

 OBUF    xis3     1 x
 VCC     xis3     1 x

 Number of ports :                           26
 Number of nets :                             2
 Number of instances :                        2
 Number of references to this view :          0

Total accumulated area : 
 Number of gates :                            0
 Number of accumulated instances :            2


*****************************
 IO Register Mapping Report
*****************************
Design: cad_lib.lab9_reg_tracker.behav

+------------------------+-----------+----------+----------+----------+
| Port                   | Direction |   INFF   |  OUTFF   |  TRIFF   |
+------------------------+-----------+----------+----------+----------+
| read1(4)               | Input     |          |          |          |
+------------------------+-----------+----------+----------+----------+
| read1(3)               | Input     |          |          |          |
+------------------------+-----------+----------+----------+----------+
| read1(2)               | Input     |          |          |          |
+------------------------+-----------+----------+----------+----------+
| read1(1)               | Input     |          |          |          |
+------------------------+-----------+----------+----------+----------+
| read1(0)               | Input     |          |          |          |
+------------------------+-----------+----------+----------+----------+
| read2(4)               | Input     |          |          |          |
+------------------------+-----------+----------+----------+----------+
| read2(3)               | Input     |          |          |          |
+------------------------+-----------+----------+----------+----------+
| read2(2)               | Input     |          |          |          |
+------------------------+-----------+----------+----------+----------+
| read2(1)               | Input     |          |          |          |
+------------------------+-----------+----------+----------+----------+
| read2(0)               | Input     |          |          |          |
+------------------------+-----------+----------+----------+----------+
| write_from_dec(4)      | Input     |          |          |          |
+------------------------+-----------+----------+----------+----------+
| write_from_dec(3)      | Input     |          |          |          |
+------------------------+-----------+----------+----------+----------+
| write_from_dec(2)      | Input     |          |          |          |
+------------------------+-----------+----------+----------+----------+
| write_from_dec(1)      | Input     |          |          |          |
+------------------------+-----------+----------+----------+----------+
| write_from_dec(0)      | Input     |          |          |          |
+------------------------+-----------+----------+----------+----------+
| write_from_wback(4)    | Input     |          |          |          |
+------------------------+-----------+----------+----------+----------+
| write_from_wback(3)    | Input     |          |          |          |
+------------------------+-----------+----------+----------+----------+
| write_from_wback(2)    | Input     |          |          |          |
+------------------------+-----------+----------+----------+----------+
| write_from_wback(1)    | Input     |          |          |          |
+------------------------+-----------+----------+----------+----------+
| write_from_wback(0)    | Input     |          |          |          |
+------------------------+-----------+----------+----------+----------+
| read1_valid            | Input     |          |          |          |
+------------------------+-----------+----------+----------+----------+
| read2_valid            | Input     |          |          |          |
+------------------------+-----------+----------+----------+----------+
| reserve                | Input     |          |          |          |
+------------------------+-----------+----------+----------+----------+
| free                   | Input     |          |          |          |
+------------------------+-----------+----------+----------+----------+
| clk                    | Input     |          |          |          |
+------------------------+-----------+----------+----------+----------+
| stall                  | Output    |          |          |          |
+------------------------+-----------+----------+----------+----------+
Total registers mapped: 0
