List of CLB Tiles
CLEL_L_X84Y380
CLEL_R_X84Y380
CLEM_X87Y371
CLEL_R_X87Y371
CLEL_R_X94Y413
CLEM_X93Y401
CLEL_R_X93Y401
CLEM_X95Y403
CLEM_X93Y400
CLEL_R_X93Y400
CLEL_L_X86Y377
CLEL_R_X86Y377
CLEM_X85Y378
CLEL_R_X85Y378
CLEM_X85Y379
CLEL_R_X85Y379
CLEM_X83Y388
CLEL_R_X83Y388

List of Congested Nets
gru_inst/element_index_reg_n_0_[1][2]
gru_inst/gen_update_gates[1].update_gate_inst/input_mac_count_reg_n_0_[2]
gru_inst/gen_update_gates[0].update_gate_inst/input_mac_count_reg_n_0_[1]
gru_inst/gen_update_gates[0].update_gate_inst/input_mac_count_reg_n_0_[0]
gru_inst/gen_new_gates[2].new_gate_inst/hidden_mac_count_reg_n_0_[1]
gru_inst/gen_update_gates[1].update_gate_inst/input_mac_count_reg[0]_rep__0_n_0
gru_inst/gen_update_gates[2].update_gate_inst/hidden_mac_count_reg_n_0_[0]
gru_inst/gen_update_gates[3].update_gate_inst/hidden_mac_count_reg_n_0_[2]
gru_inst/gen_update_gates[3].update_gate_inst/hidden_mac_count_reg_n_0_[1]
gru_inst/gen_update_gates[3].update_gate_inst/hidden_mac_count_reg_n_0_[0]
gru_inst/gen_update_gates[0].update_gate_inst/hidden_mac_count_reg_n_0_[0]
gru_inst/gen_reset_gates[2].reset_gate_inst/input_mac_count_reg_n_0_[2]
gru_inst/gen_reset_gates[2].reset_gate_inst/input_mac_count_reg_n_0_[1]
gru_inst/element_index_reg[0][3]_rep__14_n_0
h_t_prev[14][12]
h_t_prev[1][12]
h_t_prev[0][12]
h_t_prev[13][12]
h_t_prev[12][12]
h_t_prev[8][12]
h_t_prev[6][7]
h_t_prev[4][7]
h_t_prev[2][7]
h_t_prev[14][7]
h_t_prev[12][7]
h_t_prev[10][7]
h_t_prev[8][7]
h_t_prev[3][7]
h_t_prev[1][7]
h_t_prev[7][7]
h_t_prev[5][7]
h_t_prev[11][7]
h_t_prev[9][7]
h_t_prev[2][2]
h_t_prev[1][2]
h_t_prev[7][2]
h_t_prev[15][2]
h_t_prev[13][2]
h_t_prev[12][2]
gru_inst/gen_reset_gates[0].reset_gate_inst/input_mac_count_reg[0]_rep__0_n_0
gru_inst/gen_reset_gates[2].reset_gate_inst/input_mac_count_reg[0]_rep__0_n_0
x_t[51][10]
x_t[49][10]
x_t[55][10]
x_t[54][10]
x_t[53][10]
x_t[62][10]
x_t[60][10]
gru_inst/gen_new_gates[1].new_gate_inst/input_mac_count_reg[0]_rep__0_n_0
x_t[6][10]
x_t[9][10]
x_t[8][10]
gru_inst/gen_new_gates[0].new_gate_inst/input_mac_count_reg[0]_rep__0_n_0
x_t[11][11]
x_t[9][11]
x_t[8][11]
x_t[15][11]
x_t[14][11]
x_t[13][11]
x_t[12][11]
x_t[2][11]
x_t[0][11]
x_t[7][11]
x_t[6][11]
x_t[19][11]
x_t[18][11]
x_t[30][11]
x_t[29][11]
x_t[16][13]
x_t[21][13]
x_t[29][13]
x_t[25][13]
x_t[3][14]
x_t[34][12]
x_t[32][12]
x_t[39][12]
x_t[38][12]
x_t[37][12]
x_t[36][12]
x_t[43][12]
x_t[42][12]
x_t[41][12]
x_t[47][12]
x_t[44][12]
x_t[6][14]
x_t[15][14]
x_t[11][14]
x_t[10][14]
x_t[8][14]
x_t[7][14]
x_t[1][14]
x_t[0][14]
x_t[31][14]
x_t[27][14]
x_t[25][14]
x_t[24][14]
x_t[30][14]
x_t[29][14]
x_t[23][14]
x_t[22][14]
x_t[19][14]
x_t[17][14]
x_t[16][14]

