INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab3_24_Feb_2021/Lab3_24_Feb_2021.srcs/sources_1/new/BCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BCD'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab3_24_Feb_2021/Lab3_24_Feb_2021.srcs/sources_1/new/SevenSegDecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SevenSegDecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab3_24_Feb_2021/Lab3_24_Feb_2021.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab3_24_Feb_2021/Lab3_24_Feb_2021.srcs/sim_1/new/sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim'
