############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
############################################################

# open the project, don't forget to reset
open_project -reset proj0
#set_top simple_algo_hw
#add_files src/simple_algo.cpp
#add_files -tb simple_algo_test.cpp 
#add_files -tb simple_algo_ref.cpp

#set_top simple_algo_mt_hw
#add_files src/simple_algo_mt.cpp
#add_files -tb simple_algo_mt_test.cpp 
#add_files -tb simple_algo_mt_ref.cpp

set_top simple_algo_flow_hw_v0
add_files src/simple_algo_flow.cpp
add_files -tb simple_algo_flow_test.cpp 

#set_top simple_algo_add4vec_hw
#add_files src/simple_algo_add4vec.cpp
#add_files -tb simple_algo_add4vec_test.cpp 
#add_files -tb simple_algo_add4vec_ref.cpp

# reset the solution
open_solution -reset "solution1"
#set_part {xcku9p-ffve900-2-i-EVAL}
set_part {xc7vx690tffg1927-2}
#set_part {xcku5p-sfvb784-3-e}
#set_part {xcku115-flvf1924-2-i}
create_clock -period 5 -name default
#source "./nb1/solution1/directives.tcl"

# do stuff
csim_design
csynth_design
#cosim_design -trace_level all
#export_design -format ip_catalog  -vendor "cern-cms"

# exit Vivado HLS
exit
