
Application.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08040000  08040000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d940  080401b0  080401b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000020b8  0804daf0  0804daf0  0001daf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0804fba8  0804fba8  000200e0  2**0
                  CONTENTS
  4 .ARM          00000008  0804fba8  0804fba8  0001fba8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0804fbb0  0804fbb0  000200e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0804fbb0  0804fbb0  0001fbb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0804fbb4  0804fbb4  0001fbb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000e0  20000000  0804fbb8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200e0  2**0
                  CONTENTS
 10 .bss          00000c74  200000e0  200000e0  000200e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000d54  20000d54  000200e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002a2a8  00000000  00000000  00020110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000056b0  00000000  00000000  0004a3b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002158  00000000  00000000  0004fa68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001f38  00000000  00000000  00051bc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002bd18  00000000  00000000  00053af8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002a1cc  00000000  00000000  0007f810  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f0122  00000000  00000000  000a99dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00199afe  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000977c  00000000  00000000  00199b50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080401b0 <__do_global_dtors_aux>:
 80401b0:	b510      	push	{r4, lr}
 80401b2:	4c05      	ldr	r4, [pc, #20]	; (80401c8 <__do_global_dtors_aux+0x18>)
 80401b4:	7823      	ldrb	r3, [r4, #0]
 80401b6:	b933      	cbnz	r3, 80401c6 <__do_global_dtors_aux+0x16>
 80401b8:	4b04      	ldr	r3, [pc, #16]	; (80401cc <__do_global_dtors_aux+0x1c>)
 80401ba:	b113      	cbz	r3, 80401c2 <__do_global_dtors_aux+0x12>
 80401bc:	4804      	ldr	r0, [pc, #16]	; (80401d0 <__do_global_dtors_aux+0x20>)
 80401be:	f3af 8000 	nop.w
 80401c2:	2301      	movs	r3, #1
 80401c4:	7023      	strb	r3, [r4, #0]
 80401c6:	bd10      	pop	{r4, pc}
 80401c8:	200000e0 	.word	0x200000e0
 80401cc:	00000000 	.word	0x00000000
 80401d0:	0804dad8 	.word	0x0804dad8

080401d4 <frame_dummy>:
 80401d4:	b508      	push	{r3, lr}
 80401d6:	4b03      	ldr	r3, [pc, #12]	; (80401e4 <frame_dummy+0x10>)
 80401d8:	b11b      	cbz	r3, 80401e2 <frame_dummy+0xe>
 80401da:	4903      	ldr	r1, [pc, #12]	; (80401e8 <frame_dummy+0x14>)
 80401dc:	4803      	ldr	r0, [pc, #12]	; (80401ec <frame_dummy+0x18>)
 80401de:	f3af 8000 	nop.w
 80401e2:	bd08      	pop	{r3, pc}
 80401e4:	00000000 	.word	0x00000000
 80401e8:	200000e4 	.word	0x200000e4
 80401ec:	0804dad8 	.word	0x0804dad8

080401f0 <memchr>:
 80401f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80401f4:	2a10      	cmp	r2, #16
 80401f6:	db2b      	blt.n	8040250 <memchr+0x60>
 80401f8:	f010 0f07 	tst.w	r0, #7
 80401fc:	d008      	beq.n	8040210 <memchr+0x20>
 80401fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8040202:	3a01      	subs	r2, #1
 8040204:	428b      	cmp	r3, r1
 8040206:	d02d      	beq.n	8040264 <memchr+0x74>
 8040208:	f010 0f07 	tst.w	r0, #7
 804020c:	b342      	cbz	r2, 8040260 <memchr+0x70>
 804020e:	d1f6      	bne.n	80401fe <memchr+0xe>
 8040210:	b4f0      	push	{r4, r5, r6, r7}
 8040212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8040216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 804021a:	f022 0407 	bic.w	r4, r2, #7
 804021e:	f07f 0700 	mvns.w	r7, #0
 8040222:	2300      	movs	r3, #0
 8040224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8040228:	3c08      	subs	r4, #8
 804022a:	ea85 0501 	eor.w	r5, r5, r1
 804022e:	ea86 0601 	eor.w	r6, r6, r1
 8040232:	fa85 f547 	uadd8	r5, r5, r7
 8040236:	faa3 f587 	sel	r5, r3, r7
 804023a:	fa86 f647 	uadd8	r6, r6, r7
 804023e:	faa5 f687 	sel	r6, r5, r7
 8040242:	b98e      	cbnz	r6, 8040268 <memchr+0x78>
 8040244:	d1ee      	bne.n	8040224 <memchr+0x34>
 8040246:	bcf0      	pop	{r4, r5, r6, r7}
 8040248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 804024c:	f002 0207 	and.w	r2, r2, #7
 8040250:	b132      	cbz	r2, 8040260 <memchr+0x70>
 8040252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8040256:	3a01      	subs	r2, #1
 8040258:	ea83 0301 	eor.w	r3, r3, r1
 804025c:	b113      	cbz	r3, 8040264 <memchr+0x74>
 804025e:	d1f8      	bne.n	8040252 <memchr+0x62>
 8040260:	2000      	movs	r0, #0
 8040262:	4770      	bx	lr
 8040264:	3801      	subs	r0, #1
 8040266:	4770      	bx	lr
 8040268:	2d00      	cmp	r5, #0
 804026a:	bf06      	itte	eq
 804026c:	4635      	moveq	r5, r6
 804026e:	3803      	subeq	r0, #3
 8040270:	3807      	subne	r0, #7
 8040272:	f015 0f01 	tst.w	r5, #1
 8040276:	d107      	bne.n	8040288 <memchr+0x98>
 8040278:	3001      	adds	r0, #1
 804027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 804027e:	bf02      	ittt	eq
 8040280:	3001      	addeq	r0, #1
 8040282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8040286:	3001      	addeq	r0, #1
 8040288:	bcf0      	pop	{r4, r5, r6, r7}
 804028a:	3801      	subs	r0, #1
 804028c:	4770      	bx	lr
 804028e:	bf00      	nop

08040290 <__aeabi_uldivmod>:
 8040290:	b953      	cbnz	r3, 80402a8 <__aeabi_uldivmod+0x18>
 8040292:	b94a      	cbnz	r2, 80402a8 <__aeabi_uldivmod+0x18>
 8040294:	2900      	cmp	r1, #0
 8040296:	bf08      	it	eq
 8040298:	2800      	cmpeq	r0, #0
 804029a:	bf1c      	itt	ne
 804029c:	f04f 31ff 	movne.w	r1, #4294967295
 80402a0:	f04f 30ff 	movne.w	r0, #4294967295
 80402a4:	f000 b974 	b.w	8040590 <__aeabi_idiv0>
 80402a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80402ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80402b0:	f000 f806 	bl	80402c0 <__udivmoddi4>
 80402b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80402b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80402bc:	b004      	add	sp, #16
 80402be:	4770      	bx	lr

080402c0 <__udivmoddi4>:
 80402c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80402c4:	9d08      	ldr	r5, [sp, #32]
 80402c6:	4604      	mov	r4, r0
 80402c8:	468e      	mov	lr, r1
 80402ca:	2b00      	cmp	r3, #0
 80402cc:	d14d      	bne.n	804036a <__udivmoddi4+0xaa>
 80402ce:	428a      	cmp	r2, r1
 80402d0:	4694      	mov	ip, r2
 80402d2:	d969      	bls.n	80403a8 <__udivmoddi4+0xe8>
 80402d4:	fab2 f282 	clz	r2, r2
 80402d8:	b152      	cbz	r2, 80402f0 <__udivmoddi4+0x30>
 80402da:	fa01 f302 	lsl.w	r3, r1, r2
 80402de:	f1c2 0120 	rsb	r1, r2, #32
 80402e2:	fa20 f101 	lsr.w	r1, r0, r1
 80402e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80402ea:	ea41 0e03 	orr.w	lr, r1, r3
 80402ee:	4094      	lsls	r4, r2
 80402f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80402f4:	0c21      	lsrs	r1, r4, #16
 80402f6:	fbbe f6f8 	udiv	r6, lr, r8
 80402fa:	fa1f f78c 	uxth.w	r7, ip
 80402fe:	fb08 e316 	mls	r3, r8, r6, lr
 8040302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8040306:	fb06 f107 	mul.w	r1, r6, r7
 804030a:	4299      	cmp	r1, r3
 804030c:	d90a      	bls.n	8040324 <__udivmoddi4+0x64>
 804030e:	eb1c 0303 	adds.w	r3, ip, r3
 8040312:	f106 30ff 	add.w	r0, r6, #4294967295
 8040316:	f080 811f 	bcs.w	8040558 <__udivmoddi4+0x298>
 804031a:	4299      	cmp	r1, r3
 804031c:	f240 811c 	bls.w	8040558 <__udivmoddi4+0x298>
 8040320:	3e02      	subs	r6, #2
 8040322:	4463      	add	r3, ip
 8040324:	1a5b      	subs	r3, r3, r1
 8040326:	b2a4      	uxth	r4, r4
 8040328:	fbb3 f0f8 	udiv	r0, r3, r8
 804032c:	fb08 3310 	mls	r3, r8, r0, r3
 8040330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8040334:	fb00 f707 	mul.w	r7, r0, r7
 8040338:	42a7      	cmp	r7, r4
 804033a:	d90a      	bls.n	8040352 <__udivmoddi4+0x92>
 804033c:	eb1c 0404 	adds.w	r4, ip, r4
 8040340:	f100 33ff 	add.w	r3, r0, #4294967295
 8040344:	f080 810a 	bcs.w	804055c <__udivmoddi4+0x29c>
 8040348:	42a7      	cmp	r7, r4
 804034a:	f240 8107 	bls.w	804055c <__udivmoddi4+0x29c>
 804034e:	4464      	add	r4, ip
 8040350:	3802      	subs	r0, #2
 8040352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8040356:	1be4      	subs	r4, r4, r7
 8040358:	2600      	movs	r6, #0
 804035a:	b11d      	cbz	r5, 8040364 <__udivmoddi4+0xa4>
 804035c:	40d4      	lsrs	r4, r2
 804035e:	2300      	movs	r3, #0
 8040360:	e9c5 4300 	strd	r4, r3, [r5]
 8040364:	4631      	mov	r1, r6
 8040366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 804036a:	428b      	cmp	r3, r1
 804036c:	d909      	bls.n	8040382 <__udivmoddi4+0xc2>
 804036e:	2d00      	cmp	r5, #0
 8040370:	f000 80ef 	beq.w	8040552 <__udivmoddi4+0x292>
 8040374:	2600      	movs	r6, #0
 8040376:	e9c5 0100 	strd	r0, r1, [r5]
 804037a:	4630      	mov	r0, r6
 804037c:	4631      	mov	r1, r6
 804037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8040382:	fab3 f683 	clz	r6, r3
 8040386:	2e00      	cmp	r6, #0
 8040388:	d14a      	bne.n	8040420 <__udivmoddi4+0x160>
 804038a:	428b      	cmp	r3, r1
 804038c:	d302      	bcc.n	8040394 <__udivmoddi4+0xd4>
 804038e:	4282      	cmp	r2, r0
 8040390:	f200 80f9 	bhi.w	8040586 <__udivmoddi4+0x2c6>
 8040394:	1a84      	subs	r4, r0, r2
 8040396:	eb61 0303 	sbc.w	r3, r1, r3
 804039a:	2001      	movs	r0, #1
 804039c:	469e      	mov	lr, r3
 804039e:	2d00      	cmp	r5, #0
 80403a0:	d0e0      	beq.n	8040364 <__udivmoddi4+0xa4>
 80403a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80403a6:	e7dd      	b.n	8040364 <__udivmoddi4+0xa4>
 80403a8:	b902      	cbnz	r2, 80403ac <__udivmoddi4+0xec>
 80403aa:	deff      	udf	#255	; 0xff
 80403ac:	fab2 f282 	clz	r2, r2
 80403b0:	2a00      	cmp	r2, #0
 80403b2:	f040 8092 	bne.w	80404da <__udivmoddi4+0x21a>
 80403b6:	eba1 010c 	sub.w	r1, r1, ip
 80403ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80403be:	fa1f fe8c 	uxth.w	lr, ip
 80403c2:	2601      	movs	r6, #1
 80403c4:	0c20      	lsrs	r0, r4, #16
 80403c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80403ca:	fb07 1113 	mls	r1, r7, r3, r1
 80403ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80403d2:	fb0e f003 	mul.w	r0, lr, r3
 80403d6:	4288      	cmp	r0, r1
 80403d8:	d908      	bls.n	80403ec <__udivmoddi4+0x12c>
 80403da:	eb1c 0101 	adds.w	r1, ip, r1
 80403de:	f103 38ff 	add.w	r8, r3, #4294967295
 80403e2:	d202      	bcs.n	80403ea <__udivmoddi4+0x12a>
 80403e4:	4288      	cmp	r0, r1
 80403e6:	f200 80cb 	bhi.w	8040580 <__udivmoddi4+0x2c0>
 80403ea:	4643      	mov	r3, r8
 80403ec:	1a09      	subs	r1, r1, r0
 80403ee:	b2a4      	uxth	r4, r4
 80403f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80403f4:	fb07 1110 	mls	r1, r7, r0, r1
 80403f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80403fc:	fb0e fe00 	mul.w	lr, lr, r0
 8040400:	45a6      	cmp	lr, r4
 8040402:	d908      	bls.n	8040416 <__udivmoddi4+0x156>
 8040404:	eb1c 0404 	adds.w	r4, ip, r4
 8040408:	f100 31ff 	add.w	r1, r0, #4294967295
 804040c:	d202      	bcs.n	8040414 <__udivmoddi4+0x154>
 804040e:	45a6      	cmp	lr, r4
 8040410:	f200 80bb 	bhi.w	804058a <__udivmoddi4+0x2ca>
 8040414:	4608      	mov	r0, r1
 8040416:	eba4 040e 	sub.w	r4, r4, lr
 804041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 804041e:	e79c      	b.n	804035a <__udivmoddi4+0x9a>
 8040420:	f1c6 0720 	rsb	r7, r6, #32
 8040424:	40b3      	lsls	r3, r6
 8040426:	fa22 fc07 	lsr.w	ip, r2, r7
 804042a:	ea4c 0c03 	orr.w	ip, ip, r3
 804042e:	fa20 f407 	lsr.w	r4, r0, r7
 8040432:	fa01 f306 	lsl.w	r3, r1, r6
 8040436:	431c      	orrs	r4, r3
 8040438:	40f9      	lsrs	r1, r7
 804043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 804043e:	fa00 f306 	lsl.w	r3, r0, r6
 8040442:	fbb1 f8f9 	udiv	r8, r1, r9
 8040446:	0c20      	lsrs	r0, r4, #16
 8040448:	fa1f fe8c 	uxth.w	lr, ip
 804044c:	fb09 1118 	mls	r1, r9, r8, r1
 8040450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8040454:	fb08 f00e 	mul.w	r0, r8, lr
 8040458:	4288      	cmp	r0, r1
 804045a:	fa02 f206 	lsl.w	r2, r2, r6
 804045e:	d90b      	bls.n	8040478 <__udivmoddi4+0x1b8>
 8040460:	eb1c 0101 	adds.w	r1, ip, r1
 8040464:	f108 3aff 	add.w	sl, r8, #4294967295
 8040468:	f080 8088 	bcs.w	804057c <__udivmoddi4+0x2bc>
 804046c:	4288      	cmp	r0, r1
 804046e:	f240 8085 	bls.w	804057c <__udivmoddi4+0x2bc>
 8040472:	f1a8 0802 	sub.w	r8, r8, #2
 8040476:	4461      	add	r1, ip
 8040478:	1a09      	subs	r1, r1, r0
 804047a:	b2a4      	uxth	r4, r4
 804047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8040480:	fb09 1110 	mls	r1, r9, r0, r1
 8040484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8040488:	fb00 fe0e 	mul.w	lr, r0, lr
 804048c:	458e      	cmp	lr, r1
 804048e:	d908      	bls.n	80404a2 <__udivmoddi4+0x1e2>
 8040490:	eb1c 0101 	adds.w	r1, ip, r1
 8040494:	f100 34ff 	add.w	r4, r0, #4294967295
 8040498:	d26c      	bcs.n	8040574 <__udivmoddi4+0x2b4>
 804049a:	458e      	cmp	lr, r1
 804049c:	d96a      	bls.n	8040574 <__udivmoddi4+0x2b4>
 804049e:	3802      	subs	r0, #2
 80404a0:	4461      	add	r1, ip
 80404a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80404a6:	fba0 9402 	umull	r9, r4, r0, r2
 80404aa:	eba1 010e 	sub.w	r1, r1, lr
 80404ae:	42a1      	cmp	r1, r4
 80404b0:	46c8      	mov	r8, r9
 80404b2:	46a6      	mov	lr, r4
 80404b4:	d356      	bcc.n	8040564 <__udivmoddi4+0x2a4>
 80404b6:	d053      	beq.n	8040560 <__udivmoddi4+0x2a0>
 80404b8:	b15d      	cbz	r5, 80404d2 <__udivmoddi4+0x212>
 80404ba:	ebb3 0208 	subs.w	r2, r3, r8
 80404be:	eb61 010e 	sbc.w	r1, r1, lr
 80404c2:	fa01 f707 	lsl.w	r7, r1, r7
 80404c6:	fa22 f306 	lsr.w	r3, r2, r6
 80404ca:	40f1      	lsrs	r1, r6
 80404cc:	431f      	orrs	r7, r3
 80404ce:	e9c5 7100 	strd	r7, r1, [r5]
 80404d2:	2600      	movs	r6, #0
 80404d4:	4631      	mov	r1, r6
 80404d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80404da:	f1c2 0320 	rsb	r3, r2, #32
 80404de:	40d8      	lsrs	r0, r3
 80404e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80404e4:	fa21 f303 	lsr.w	r3, r1, r3
 80404e8:	4091      	lsls	r1, r2
 80404ea:	4301      	orrs	r1, r0
 80404ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80404f0:	fa1f fe8c 	uxth.w	lr, ip
 80404f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80404f8:	fb07 3610 	mls	r6, r7, r0, r3
 80404fc:	0c0b      	lsrs	r3, r1, #16
 80404fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8040502:	fb00 f60e 	mul.w	r6, r0, lr
 8040506:	429e      	cmp	r6, r3
 8040508:	fa04 f402 	lsl.w	r4, r4, r2
 804050c:	d908      	bls.n	8040520 <__udivmoddi4+0x260>
 804050e:	eb1c 0303 	adds.w	r3, ip, r3
 8040512:	f100 38ff 	add.w	r8, r0, #4294967295
 8040516:	d22f      	bcs.n	8040578 <__udivmoddi4+0x2b8>
 8040518:	429e      	cmp	r6, r3
 804051a:	d92d      	bls.n	8040578 <__udivmoddi4+0x2b8>
 804051c:	3802      	subs	r0, #2
 804051e:	4463      	add	r3, ip
 8040520:	1b9b      	subs	r3, r3, r6
 8040522:	b289      	uxth	r1, r1
 8040524:	fbb3 f6f7 	udiv	r6, r3, r7
 8040528:	fb07 3316 	mls	r3, r7, r6, r3
 804052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8040530:	fb06 f30e 	mul.w	r3, r6, lr
 8040534:	428b      	cmp	r3, r1
 8040536:	d908      	bls.n	804054a <__udivmoddi4+0x28a>
 8040538:	eb1c 0101 	adds.w	r1, ip, r1
 804053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8040540:	d216      	bcs.n	8040570 <__udivmoddi4+0x2b0>
 8040542:	428b      	cmp	r3, r1
 8040544:	d914      	bls.n	8040570 <__udivmoddi4+0x2b0>
 8040546:	3e02      	subs	r6, #2
 8040548:	4461      	add	r1, ip
 804054a:	1ac9      	subs	r1, r1, r3
 804054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8040550:	e738      	b.n	80403c4 <__udivmoddi4+0x104>
 8040552:	462e      	mov	r6, r5
 8040554:	4628      	mov	r0, r5
 8040556:	e705      	b.n	8040364 <__udivmoddi4+0xa4>
 8040558:	4606      	mov	r6, r0
 804055a:	e6e3      	b.n	8040324 <__udivmoddi4+0x64>
 804055c:	4618      	mov	r0, r3
 804055e:	e6f8      	b.n	8040352 <__udivmoddi4+0x92>
 8040560:	454b      	cmp	r3, r9
 8040562:	d2a9      	bcs.n	80404b8 <__udivmoddi4+0x1f8>
 8040564:	ebb9 0802 	subs.w	r8, r9, r2
 8040568:	eb64 0e0c 	sbc.w	lr, r4, ip
 804056c:	3801      	subs	r0, #1
 804056e:	e7a3      	b.n	80404b8 <__udivmoddi4+0x1f8>
 8040570:	4646      	mov	r6, r8
 8040572:	e7ea      	b.n	804054a <__udivmoddi4+0x28a>
 8040574:	4620      	mov	r0, r4
 8040576:	e794      	b.n	80404a2 <__udivmoddi4+0x1e2>
 8040578:	4640      	mov	r0, r8
 804057a:	e7d1      	b.n	8040520 <__udivmoddi4+0x260>
 804057c:	46d0      	mov	r8, sl
 804057e:	e77b      	b.n	8040478 <__udivmoddi4+0x1b8>
 8040580:	3b02      	subs	r3, #2
 8040582:	4461      	add	r1, ip
 8040584:	e732      	b.n	80403ec <__udivmoddi4+0x12c>
 8040586:	4630      	mov	r0, r6
 8040588:	e709      	b.n	804039e <__udivmoddi4+0xde>
 804058a:	4464      	add	r4, ip
 804058c:	3802      	subs	r0, #2
 804058e:	e742      	b.n	8040416 <__udivmoddi4+0x156>

08040590 <__aeabi_idiv0>:
 8040590:	4770      	bx	lr
 8040592:	bf00      	nop

08040594 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8040594:	b580      	push	{r7, lr}
 8040596:	b084      	sub	sp, #16
 8040598:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 804059a:	f002 fba3 	bl	8042ce4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 804059e:	f000 f8e9 	bl	8040774 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80405a2:	f000 fb59 	bl	8040c58 <MX_GPIO_Init>
  MX_CRC_Init();
 80405a6:	f000 f951 	bl	804084c <MX_CRC_Init>
  MX_DMA2D_Init();
 80405aa:	f000 f963 	bl	8040874 <MX_DMA2D_Init>
  MX_FMC_Init();
 80405ae:	f000 fb03 	bl	8040bb8 <MX_FMC_Init>
  MX_I2C3_Init();
 80405b2:	f000 f991 	bl	80408d8 <MX_I2C3_Init>
  MX_LTDC_Init();
 80405b6:	f000 f9cf 	bl	8040958 <MX_LTDC_Init>
  MX_SPI5_Init();
 80405ba:	f000 fa4d 	bl	8040a58 <MX_SPI5_Init>
  MX_TIM1_Init();
 80405be:	f000 fa81 	bl	8040ac4 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 80405c2:	f000 facf 	bl	8040b64 <MX_USART1_UART_Init>
  MX_USB_HOST_Init();
 80405c6:	f00b fd57 	bl	804c078 <MX_USB_HOST_Init>
  /* USER CODE BEGIN 2 */


  sprintf(buffch,"Starting Application (%d.%d)", BL_Version[0], BL_Version[1]);
 80405ca:	2300      	movs	r3, #0
 80405cc:	461a      	mov	r2, r3
 80405ce:	2301      	movs	r3, #1
 80405d0:	495a      	ldr	r1, [pc, #360]	; (804073c <main+0x1a8>)
 80405d2:	485b      	ldr	r0, [pc, #364]	; (8040740 <main+0x1ac>)
 80405d4:	f00c fa1e 	bl	804ca14 <siprintf>
  printf("Starting Bootloader (%d.%d)\r\n", BL_Version[0], BL_Version[1]);
 80405d8:	2300      	movs	r3, #0
 80405da:	2201      	movs	r2, #1
 80405dc:	4619      	mov	r1, r3
 80405de:	4859      	ldr	r0, [pc, #356]	; (8040744 <main+0x1b0>)
 80405e0:	f00c f97a 	bl	804c8d8 <iprintf>


  /* check the User Interrupt for 5 seconds */
  GPIO_PinState OTA_Pin_state;
  OTA_Pin_state = GPIO_PIN_SET;
 80405e4:	2301      	movs	r3, #1
 80405e6:	73fb      	strb	r3, [r7, #15]

  uint32_t end_tick = HAL_GetTick() + 5000;   // from now to 5 Seconds
 80405e8:	f002 fbb2 	bl	8042d50 <HAL_GetTick>
 80405ec:	4603      	mov	r3, r0
 80405ee:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 80405f2:	3308      	adds	r3, #8
 80405f4:	60bb      	str	r3, [r7, #8]
  printf("Press The Blue Button to trigger OTA update...\r\n");
 80405f6:	4854      	ldr	r0, [pc, #336]	; (8040748 <main+0x1b4>)
 80405f8:	f00c f9f4 	bl	804c9e4 <puts>
  do
  {
	  OTA_Pin_state = HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin);
 80405fc:	2101      	movs	r1, #1
 80405fe:	4853      	ldr	r0, [pc, #332]	; (804074c <main+0x1b8>)
 8040600:	f003 fd02 	bl	8044008 <HAL_GPIO_ReadPin>
 8040604:	4603      	mov	r3, r0
 8040606:	73fb      	strb	r3, [r7, #15]
      uint32_t current_tick = HAL_GetTick();
 8040608:	f002 fba2 	bl	8042d50 <HAL_GetTick>
 804060c:	6078      	str	r0, [r7, #4]
      /* Check the button is pressed or not for 3seconds */
      if( ( OTA_Pin_state != GPIO_PIN_RESET ) || ( current_tick > end_tick ) )
 804060e:	7bfb      	ldrb	r3, [r7, #15]
 8040610:	2b00      	cmp	r3, #0
 8040612:	d104      	bne.n	804061e <main+0x8a>
 8040614:	687a      	ldr	r2, [r7, #4]
 8040616:	68bb      	ldr	r3, [r7, #8]
 8040618:	429a      	cmp	r2, r3
 804061a:	d800      	bhi.n	804061e <main+0x8a>
  {
 804061c:	e7ee      	b.n	80405fc <main+0x68>
        break;
      }
  }while(true);

  /*Start the Firmware or Application update */
  if( OTA_Pin_state == GPIO_PIN_SET )
 804061e:	7bfb      	ldrb	r3, [r7, #15]
 8040620:	2b01      	cmp	r3, #1
 8040622:	d117      	bne.n	8040654 <main+0xc0>
  {
  	HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 8040624:	2201      	movs	r2, #1
 8040626:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 804062a:	4849      	ldr	r0, [pc, #292]	; (8040750 <main+0x1bc>)
 804062c:	f003 fd04 	bl	8044038 <HAL_GPIO_WritePin>
  	HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_SET);
 8040630:	2201      	movs	r2, #1
 8040632:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8040636:	4846      	ldr	r0, [pc, #280]	; (8040750 <main+0x1bc>)
 8040638:	f003 fcfe 	bl	8044038 <HAL_GPIO_WritePin>
    printf("Starting Firmware Download!!!\r\n");
 804063c:	4845      	ldr	r0, [pc, #276]	; (8040754 <main+0x1c0>)
 804063e:	f00c f9d1 	bl	804c9e4 <puts>
    /* OTA Request. Receive the data from the UART4 and flash */
    if( true )
//    if( etx_ota_download_and_flash(&huart5) != ETX_OTA_EX_OK )
    {
      /* Error. Don't process. */
      printf("OTA Update : ERROR!!! HALT!!!\r\n");
 8040642:	4845      	ldr	r0, [pc, #276]	; (8040758 <main+0x1c4>)
 8040644:	f00c f9ce 	bl	804c9e4 <puts>
//      HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
      HAL_Delay(3000);
 8040648:	f640 30b8 	movw	r0, #3000	; 0xbb8
 804064c:	f002 fb8c 	bl	8042d68 <HAL_Delay>
      HAL_NVIC_SystemReset();
 8040650:	f002 fca7 	bl	8042fa2 <HAL_NVIC_SystemReset>
      HAL_NVIC_SystemReset();
    }
  }
  /*##-1- LCD Initialization #################################################*/
  /* Initialize the LCD */
  BSP_LCD_Init();
 8040654:	f001 fcc0 	bl	8041fd8 <BSP_LCD_Init>

  /* Layer2 Init */
  BSP_LCD_LayerDefaultInit(1, LCD_FRAME_BUFFER_LAYER1);
 8040658:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
 804065c:	2001      	movs	r0, #1
 804065e:	f001 fd3d 	bl	80420dc <BSP_LCD_LayerDefaultInit>
  /* Set Foreground Layer */
  BSP_LCD_SelectLayer(1);
 8040662:	2001      	movs	r0, #1
 8040664:	f001 fd9e 	bl	80421a4 <BSP_LCD_SelectLayer>
  /* Clear the LCD */
  BSP_LCD_Clear(LCD_COLOR_BLACK);
 8040668:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 804066c:	f001 fe48 	bl	8042300 <BSP_LCD_Clear>
  BSP_LCD_SetColorKeying(1, LCD_COLOR_BLACK);
 8040670:	f04f 417f 	mov.w	r1, #4278190080	; 0xff000000
 8040674:	2001      	movs	r0, #1
 8040676:	f001 fde3 	bl	8042240 <BSP_LCD_SetColorKeying>
  BSP_LCD_SetLayerVisible(1, DISABLE);
 804067a:	2100      	movs	r1, #0
 804067c:	2001      	movs	r0, #1
 804067e:	f001 fda1 	bl	80421c4 <BSP_LCD_SetLayerVisible>

  /* Layer1 Init */
  BSP_LCD_LayerDefaultInit(0, LCD_FRAME_BUFFER_LAYER0);
 8040682:	4936      	ldr	r1, [pc, #216]	; (804075c <main+0x1c8>)
 8040684:	2000      	movs	r0, #0
 8040686:	f001 fd29 	bl	80420dc <BSP_LCD_LayerDefaultInit>

  /* Set Foreground Layer */
  BSP_LCD_SelectLayer(0);
 804068a:	2000      	movs	r0, #0
 804068c:	f001 fd8a 	bl	80421a4 <BSP_LCD_SelectLayer>

  /* Enable The LCD */
  BSP_LCD_DisplayOn();
 8040690:	f001 ff60 	bl	8042554 <BSP_LCD_DisplayOn>

  /* Clear the LCD */
  BSP_LCD_Clear(LCD_COLOR_BLACK);
 8040694:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8040698:	f001 fe32 	bl	8042300 <BSP_LCD_Clear>


  /* Set Touchscreen Demo description */

  BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 804069c:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 80406a0:	f001 fdfa 	bl	8042298 <BSP_LCD_SetBackColor>
  BSP_LCD_SetTextColor(LCD_COLOR_RED);
 80406a4:	482e      	ldr	r0, [pc, #184]	; (8040760 <main+0x1cc>)
 80406a6:	f001 fddf 	bl	8042268 <BSP_LCD_SetTextColor>
  BSP_LCD_SetFont(&Font12);
 80406aa:	482e      	ldr	r0, [pc, #184]	; (8040764 <main+0x1d0>)
 80406ac:	f001 fe0e 	bl	80422cc <BSP_LCD_SetFont>
  BSP_LCD_DisplayStringAt(0, 0, (uint8_t*)buffch, CENTER_MODE);
 80406b0:	2301      	movs	r3, #1
 80406b2:	4a23      	ldr	r2, [pc, #140]	; (8040740 <main+0x1ac>)
 80406b4:	2100      	movs	r1, #0
 80406b6:	2000      	movs	r0, #0
 80406b8:	f001 fe8e 	bl	80423d8 <BSP_LCD_DisplayStringAt>
  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 80406bc:	f04f 30ff 	mov.w	r0, #4294967295
 80406c0:	f001 fdd2 	bl	8042268 <BSP_LCD_SetTextColor>
  BSP_LCD_DisplayStringAt(0, BSP_LCD_GetYSize()/2 - 27, (uint8_t*)"MUST'V BEEN THE", CENTER_MODE);
 80406c4:	f001 fcfe 	bl	80420c4 <BSP_LCD_GetYSize>
 80406c8:	4603      	mov	r3, r0
 80406ca:	085b      	lsrs	r3, r3, #1
 80406cc:	b29b      	uxth	r3, r3
 80406ce:	3b1b      	subs	r3, #27
 80406d0:	b299      	uxth	r1, r3
 80406d2:	2301      	movs	r3, #1
 80406d4:	4a24      	ldr	r2, [pc, #144]	; (8040768 <main+0x1d4>)
 80406d6:	2000      	movs	r0, #0
 80406d8:	f001 fe7e 	bl	80423d8 <BSP_LCD_DisplayStringAt>
  BSP_LCD_DisplayStringAt(0, BSP_LCD_GetYSize()/2 - 12, (uint8_t*)"DEADLY", CENTER_MODE);
 80406dc:	f001 fcf2 	bl	80420c4 <BSP_LCD_GetYSize>
 80406e0:	4603      	mov	r3, r0
 80406e2:	085b      	lsrs	r3, r3, #1
 80406e4:	b29b      	uxth	r3, r3
 80406e6:	3b0c      	subs	r3, #12
 80406e8:	b299      	uxth	r1, r3
 80406ea:	2301      	movs	r3, #1
 80406ec:	4a1f      	ldr	r2, [pc, #124]	; (804076c <main+0x1d8>)
 80406ee:	2000      	movs	r0, #0
 80406f0:	f001 fe72 	bl	80423d8 <BSP_LCD_DisplayStringAt>
  BSP_LCD_DisplayStringAt(0, BSP_LCD_GetYSize()/2 + 3, (uint8_t*)"KISS", CENTER_MODE);
 80406f4:	f001 fce6 	bl	80420c4 <BSP_LCD_GetYSize>
 80406f8:	4603      	mov	r3, r0
 80406fa:	085b      	lsrs	r3, r3, #1
 80406fc:	b29b      	uxth	r3, r3
 80406fe:	3303      	adds	r3, #3
 8040700:	b299      	uxth	r1, r3
 8040702:	2301      	movs	r3, #1
 8040704:	4a1a      	ldr	r2, [pc, #104]	; (8040770 <main+0x1dc>)
 8040706:	2000      	movs	r0, #0
 8040708:	f001 fe66 	bl	80423d8 <BSP_LCD_DisplayStringAt>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 804070c:	f00b fcda 	bl	804c0c4 <MX_USB_HOST_Process>
    HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 8040710:	2201      	movs	r2, #1
 8040712:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8040716:	480e      	ldr	r0, [pc, #56]	; (8040750 <main+0x1bc>)
 8040718:	f003 fc8e 	bl	8044038 <HAL_GPIO_WritePin>
    HAL_Delay(1000);
 804071c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8040720:	f002 fb22 	bl	8042d68 <HAL_Delay>
    HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8040724:	2200      	movs	r2, #0
 8040726:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 804072a:	4809      	ldr	r0, [pc, #36]	; (8040750 <main+0x1bc>)
 804072c:	f003 fc84 	bl	8044038 <HAL_GPIO_WritePin>
    HAL_Delay(1000);
 8040730:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8040734:	f002 fb18 	bl	8042d68 <HAL_Delay>
    MX_USB_HOST_Process();
 8040738:	e7e8      	b.n	804070c <main+0x178>
 804073a:	bf00      	nop
 804073c:	0804daf0 	.word	0x0804daf0
 8040740:	20000358 	.word	0x20000358
 8040744:	0804db10 	.word	0x0804db10
 8040748:	0804db30 	.word	0x0804db30
 804074c:	40020000 	.word	0x40020000
 8040750:	40021800 	.word	0x40021800
 8040754:	0804db60 	.word	0x0804db60
 8040758:	0804db80 	.word	0x0804db80
 804075c:	d0130000 	.word	0xd0130000
 8040760:	ffff0000 	.word	0xffff0000
 8040764:	20000048 	.word	0x20000048
 8040768:	0804dba0 	.word	0x0804dba0
 804076c:	0804dbb0 	.word	0x0804dbb0
 8040770:	0804dbb8 	.word	0x0804dbb8

08040774 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8040774:	b580      	push	{r7, lr}
 8040776:	b094      	sub	sp, #80	; 0x50
 8040778:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 804077a:	f107 0320 	add.w	r3, r7, #32
 804077e:	2230      	movs	r2, #48	; 0x30
 8040780:	2100      	movs	r1, #0
 8040782:	4618      	mov	r0, r3
 8040784:	f00b ffc0 	bl	804c708 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8040788:	f107 030c 	add.w	r3, r7, #12
 804078c:	2200      	movs	r2, #0
 804078e:	601a      	str	r2, [r3, #0]
 8040790:	605a      	str	r2, [r3, #4]
 8040792:	609a      	str	r2, [r3, #8]
 8040794:	60da      	str	r2, [r3, #12]
 8040796:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8040798:	2300      	movs	r3, #0
 804079a:	60bb      	str	r3, [r7, #8]
 804079c:	4b29      	ldr	r3, [pc, #164]	; (8040844 <SystemClock_Config+0xd0>)
 804079e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80407a0:	4a28      	ldr	r2, [pc, #160]	; (8040844 <SystemClock_Config+0xd0>)
 80407a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80407a6:	6413      	str	r3, [r2, #64]	; 0x40
 80407a8:	4b26      	ldr	r3, [pc, #152]	; (8040844 <SystemClock_Config+0xd0>)
 80407aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80407ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80407b0:	60bb      	str	r3, [r7, #8]
 80407b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80407b4:	2300      	movs	r3, #0
 80407b6:	607b      	str	r3, [r7, #4]
 80407b8:	4b23      	ldr	r3, [pc, #140]	; (8040848 <SystemClock_Config+0xd4>)
 80407ba:	681b      	ldr	r3, [r3, #0]
 80407bc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80407c0:	4a21      	ldr	r2, [pc, #132]	; (8040848 <SystemClock_Config+0xd4>)
 80407c2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80407c6:	6013      	str	r3, [r2, #0]
 80407c8:	4b1f      	ldr	r3, [pc, #124]	; (8040848 <SystemClock_Config+0xd4>)
 80407ca:	681b      	ldr	r3, [r3, #0]
 80407cc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80407d0:	607b      	str	r3, [r7, #4]
 80407d2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80407d4:	2301      	movs	r3, #1
 80407d6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80407d8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80407dc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80407de:	2302      	movs	r3, #2
 80407e0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80407e2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80407e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80407e8:	2310      	movs	r3, #16
 80407ea:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80407ec:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80407f0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80407f2:	2302      	movs	r3, #2
 80407f4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80407f6:	2307      	movs	r3, #7
 80407f8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80407fa:	f107 0320 	add.w	r3, r7, #32
 80407fe:	4618      	mov	r0, r3
 8040800:	f005 fe0e 	bl	8046420 <HAL_RCC_OscConfig>
 8040804:	4603      	mov	r3, r0
 8040806:	2b00      	cmp	r3, #0
 8040808:	d001      	beq.n	804080e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 804080a:	f000 fb59 	bl	8040ec0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 804080e:	230f      	movs	r3, #15
 8040810:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8040812:	2302      	movs	r3, #2
 8040814:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8040816:	2300      	movs	r3, #0
 8040818:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 804081a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 804081e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8040820:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8040824:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8040826:	f107 030c 	add.w	r3, r7, #12
 804082a:	2102      	movs	r1, #2
 804082c:	4618      	mov	r0, r3
 804082e:	f006 f86f 	bl	8046910 <HAL_RCC_ClockConfig>
 8040832:	4603      	mov	r3, r0
 8040834:	2b00      	cmp	r3, #0
 8040836:	d001      	beq.n	804083c <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8040838:	f000 fb42 	bl	8040ec0 <Error_Handler>
  }
}
 804083c:	bf00      	nop
 804083e:	3750      	adds	r7, #80	; 0x50
 8040840:	46bd      	mov	sp, r7
 8040842:	bd80      	pop	{r7, pc}
 8040844:	40023800 	.word	0x40023800
 8040848:	40007000 	.word	0x40007000

0804084c <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 804084c:	b580      	push	{r7, lr}
 804084e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8040850:	4b06      	ldr	r3, [pc, #24]	; (804086c <MX_CRC_Init+0x20>)
 8040852:	4a07      	ldr	r2, [pc, #28]	; (8040870 <MX_CRC_Init+0x24>)
 8040854:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8040856:	4805      	ldr	r0, [pc, #20]	; (804086c <MX_CRC_Init+0x20>)
 8040858:	f002 fba7 	bl	8042faa <HAL_CRC_Init>
 804085c:	4603      	mov	r3, r0
 804085e:	2b00      	cmp	r3, #0
 8040860:	d001      	beq.n	8040866 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8040862:	f000 fb2d 	bl	8040ec0 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8040866:	bf00      	nop
 8040868:	bd80      	pop	{r7, pc}
 804086a:	bf00      	nop
 804086c:	200000fc 	.word	0x200000fc
 8040870:	40023000 	.word	0x40023000

08040874 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 8040874:	b580      	push	{r7, lr}
 8040876:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8040878:	4b15      	ldr	r3, [pc, #84]	; (80408d0 <MX_DMA2D_Init+0x5c>)
 804087a:	4a16      	ldr	r2, [pc, #88]	; (80408d4 <MX_DMA2D_Init+0x60>)
 804087c:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 804087e:	4b14      	ldr	r3, [pc, #80]	; (80408d0 <MX_DMA2D_Init+0x5c>)
 8040880:	2200      	movs	r2, #0
 8040882:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8040884:	4b12      	ldr	r3, [pc, #72]	; (80408d0 <MX_DMA2D_Init+0x5c>)
 8040886:	2200      	movs	r2, #0
 8040888:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 804088a:	4b11      	ldr	r3, [pc, #68]	; (80408d0 <MX_DMA2D_Init+0x5c>)
 804088c:	2200      	movs	r2, #0
 804088e:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8040890:	4b0f      	ldr	r3, [pc, #60]	; (80408d0 <MX_DMA2D_Init+0x5c>)
 8040892:	2200      	movs	r2, #0
 8040894:	629a      	str	r2, [r3, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8040896:	4b0e      	ldr	r3, [pc, #56]	; (80408d0 <MX_DMA2D_Init+0x5c>)
 8040898:	2200      	movs	r2, #0
 804089a:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 804089c:	4b0c      	ldr	r3, [pc, #48]	; (80408d0 <MX_DMA2D_Init+0x5c>)
 804089e:	2200      	movs	r2, #0
 80408a0:	631a      	str	r2, [r3, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 80408a2:	4b0b      	ldr	r3, [pc, #44]	; (80408d0 <MX_DMA2D_Init+0x5c>)
 80408a4:	2200      	movs	r2, #0
 80408a6:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 80408a8:	4809      	ldr	r0, [pc, #36]	; (80408d0 <MX_DMA2D_Init+0x5c>)
 80408aa:	f002 fd59 	bl	8043360 <HAL_DMA2D_Init>
 80408ae:	4603      	mov	r3, r0
 80408b0:	2b00      	cmp	r3, #0
 80408b2:	d001      	beq.n	80408b8 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 80408b4:	f000 fb04 	bl	8040ec0 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 80408b8:	2101      	movs	r1, #1
 80408ba:	4805      	ldr	r0, [pc, #20]	; (80408d0 <MX_DMA2D_Init+0x5c>)
 80408bc:	f002 ffbe 	bl	804383c <HAL_DMA2D_ConfigLayer>
 80408c0:	4603      	mov	r3, r0
 80408c2:	2b00      	cmp	r3, #0
 80408c4:	d001      	beq.n	80408ca <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 80408c6:	f000 fafb 	bl	8040ec0 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 80408ca:	bf00      	nop
 80408cc:	bd80      	pop	{r7, pc}
 80408ce:	bf00      	nop
 80408d0:	20000104 	.word	0x20000104
 80408d4:	4002b000 	.word	0x4002b000

080408d8 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80408d8:	b580      	push	{r7, lr}
 80408da:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80408dc:	4b1b      	ldr	r3, [pc, #108]	; (804094c <MX_I2C3_Init+0x74>)
 80408de:	4a1c      	ldr	r2, [pc, #112]	; (8040950 <MX_I2C3_Init+0x78>)
 80408e0:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80408e2:	4b1a      	ldr	r3, [pc, #104]	; (804094c <MX_I2C3_Init+0x74>)
 80408e4:	4a1b      	ldr	r2, [pc, #108]	; (8040954 <MX_I2C3_Init+0x7c>)
 80408e6:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80408e8:	4b18      	ldr	r3, [pc, #96]	; (804094c <MX_I2C3_Init+0x74>)
 80408ea:	2200      	movs	r2, #0
 80408ec:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80408ee:	4b17      	ldr	r3, [pc, #92]	; (804094c <MX_I2C3_Init+0x74>)
 80408f0:	2200      	movs	r2, #0
 80408f2:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80408f4:	4b15      	ldr	r3, [pc, #84]	; (804094c <MX_I2C3_Init+0x74>)
 80408f6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80408fa:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80408fc:	4b13      	ldr	r3, [pc, #76]	; (804094c <MX_I2C3_Init+0x74>)
 80408fe:	2200      	movs	r2, #0
 8040900:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8040902:	4b12      	ldr	r3, [pc, #72]	; (804094c <MX_I2C3_Init+0x74>)
 8040904:	2200      	movs	r2, #0
 8040906:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8040908:	4b10      	ldr	r3, [pc, #64]	; (804094c <MX_I2C3_Init+0x74>)
 804090a:	2200      	movs	r2, #0
 804090c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 804090e:	4b0f      	ldr	r3, [pc, #60]	; (804094c <MX_I2C3_Init+0x74>)
 8040910:	2200      	movs	r2, #0
 8040912:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8040914:	480d      	ldr	r0, [pc, #52]	; (804094c <MX_I2C3_Init+0x74>)
 8040916:	f004 ffb3 	bl	8045880 <HAL_I2C_Init>
 804091a:	4603      	mov	r3, r0
 804091c:	2b00      	cmp	r3, #0
 804091e:	d001      	beq.n	8040924 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8040920:	f000 face 	bl	8040ec0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8040924:	2100      	movs	r1, #0
 8040926:	4809      	ldr	r0, [pc, #36]	; (804094c <MX_I2C3_Init+0x74>)
 8040928:	f005 f8ee 	bl	8045b08 <HAL_I2CEx_ConfigAnalogFilter>
 804092c:	4603      	mov	r3, r0
 804092e:	2b00      	cmp	r3, #0
 8040930:	d001      	beq.n	8040936 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8040932:	f000 fac5 	bl	8040ec0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8040936:	2100      	movs	r1, #0
 8040938:	4804      	ldr	r0, [pc, #16]	; (804094c <MX_I2C3_Init+0x74>)
 804093a:	f005 f921 	bl	8045b80 <HAL_I2CEx_ConfigDigitalFilter>
 804093e:	4603      	mov	r3, r0
 8040940:	2b00      	cmp	r3, #0
 8040942:	d001      	beq.n	8040948 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8040944:	f000 fabc 	bl	8040ec0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8040948:	bf00      	nop
 804094a:	bd80      	pop	{r7, pc}
 804094c:	20000144 	.word	0x20000144
 8040950:	40005c00 	.word	0x40005c00
 8040954:	000186a0 	.word	0x000186a0

08040958 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8040958:	b580      	push	{r7, lr}
 804095a:	b08e      	sub	sp, #56	; 0x38
 804095c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 804095e:	1d3b      	adds	r3, r7, #4
 8040960:	2234      	movs	r2, #52	; 0x34
 8040962:	2100      	movs	r1, #0
 8040964:	4618      	mov	r0, r3
 8040966:	f00b fecf 	bl	804c708 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 804096a:	4b39      	ldr	r3, [pc, #228]	; (8040a50 <MX_LTDC_Init+0xf8>)
 804096c:	4a39      	ldr	r2, [pc, #228]	; (8040a54 <MX_LTDC_Init+0xfc>)
 804096e:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8040970:	4b37      	ldr	r3, [pc, #220]	; (8040a50 <MX_LTDC_Init+0xf8>)
 8040972:	2200      	movs	r2, #0
 8040974:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8040976:	4b36      	ldr	r3, [pc, #216]	; (8040a50 <MX_LTDC_Init+0xf8>)
 8040978:	2200      	movs	r2, #0
 804097a:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 804097c:	4b34      	ldr	r3, [pc, #208]	; (8040a50 <MX_LTDC_Init+0xf8>)
 804097e:	2200      	movs	r2, #0
 8040980:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8040982:	4b33      	ldr	r3, [pc, #204]	; (8040a50 <MX_LTDC_Init+0xf8>)
 8040984:	2200      	movs	r2, #0
 8040986:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 9;
 8040988:	4b31      	ldr	r3, [pc, #196]	; (8040a50 <MX_LTDC_Init+0xf8>)
 804098a:	2209      	movs	r2, #9
 804098c:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 1;
 804098e:	4b30      	ldr	r3, [pc, #192]	; (8040a50 <MX_LTDC_Init+0xf8>)
 8040990:	2201      	movs	r2, #1
 8040992:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 29;
 8040994:	4b2e      	ldr	r3, [pc, #184]	; (8040a50 <MX_LTDC_Init+0xf8>)
 8040996:	221d      	movs	r2, #29
 8040998:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 3;
 804099a:	4b2d      	ldr	r3, [pc, #180]	; (8040a50 <MX_LTDC_Init+0xf8>)
 804099c:	2203      	movs	r2, #3
 804099e:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 269;
 80409a0:	4b2b      	ldr	r3, [pc, #172]	; (8040a50 <MX_LTDC_Init+0xf8>)
 80409a2:	f240 120d 	movw	r2, #269	; 0x10d
 80409a6:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 323;
 80409a8:	4b29      	ldr	r3, [pc, #164]	; (8040a50 <MX_LTDC_Init+0xf8>)
 80409aa:	f240 1243 	movw	r2, #323	; 0x143
 80409ae:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 279;
 80409b0:	4b27      	ldr	r3, [pc, #156]	; (8040a50 <MX_LTDC_Init+0xf8>)
 80409b2:	f240 1217 	movw	r2, #279	; 0x117
 80409b6:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 327;
 80409b8:	4b25      	ldr	r3, [pc, #148]	; (8040a50 <MX_LTDC_Init+0xf8>)
 80409ba:	f240 1247 	movw	r2, #327	; 0x147
 80409be:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 80409c0:	4b23      	ldr	r3, [pc, #140]	; (8040a50 <MX_LTDC_Init+0xf8>)
 80409c2:	2200      	movs	r2, #0
 80409c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 80409c8:	4b21      	ldr	r3, [pc, #132]	; (8040a50 <MX_LTDC_Init+0xf8>)
 80409ca:	2200      	movs	r2, #0
 80409cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 80409d0:	4b1f      	ldr	r3, [pc, #124]	; (8040a50 <MX_LTDC_Init+0xf8>)
 80409d2:	2200      	movs	r2, #0
 80409d4:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 80409d8:	481d      	ldr	r0, [pc, #116]	; (8040a50 <MX_LTDC_Init+0xf8>)
 80409da:	f005 f911 	bl	8045c00 <HAL_LTDC_Init>
 80409de:	4603      	mov	r3, r0
 80409e0:	2b00      	cmp	r3, #0
 80409e2:	d001      	beq.n	80409e8 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 80409e4:	f000 fa6c 	bl	8040ec0 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 80409e8:	2300      	movs	r3, #0
 80409ea:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 240;
 80409ec:	23f0      	movs	r3, #240	; 0xf0
 80409ee:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 80409f0:	2300      	movs	r3, #0
 80409f2:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 320;
 80409f4:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80409f8:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 80409fa:	2302      	movs	r3, #2
 80409fc:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 80409fe:	23ff      	movs	r3, #255	; 0xff
 8040a00:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8040a02:	2300      	movs	r3, #0
 8040a04:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8040a06:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8040a0a:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8040a0c:	2307      	movs	r3, #7
 8040a0e:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg.FBStartAdress = 0xD0000000;
 8040a10:	f04f 4350 	mov.w	r3, #3489660928	; 0xd0000000
 8040a14:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg.ImageWidth = 240;
 8040a16:	23f0      	movs	r3, #240	; 0xf0
 8040a18:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg.ImageHeight = 320;
 8040a1a:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8040a1e:	633b      	str	r3, [r7, #48]	; 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8040a20:	2300      	movs	r3, #0
 8040a22:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  pLayerCfg.Backcolor.Green = 0;
 8040a26:	2300      	movs	r3, #0
 8040a28:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  pLayerCfg.Backcolor.Red = 0;
 8040a2c:	2300      	movs	r3, #0
 8040a2e:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8040a32:	1d3b      	adds	r3, r7, #4
 8040a34:	2200      	movs	r2, #0
 8040a36:	4619      	mov	r1, r3
 8040a38:	4805      	ldr	r0, [pc, #20]	; (8040a50 <MX_LTDC_Init+0xf8>)
 8040a3a:	f005 fa73 	bl	8045f24 <HAL_LTDC_ConfigLayer>
 8040a3e:	4603      	mov	r3, r0
 8040a40:	2b00      	cmp	r3, #0
 8040a42:	d001      	beq.n	8040a48 <MX_LTDC_Init+0xf0>
  {
    Error_Handler();
 8040a44:	f000 fa3c 	bl	8040ec0 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8040a48:	bf00      	nop
 8040a4a:	3738      	adds	r7, #56	; 0x38
 8040a4c:	46bd      	mov	sp, r7
 8040a4e:	bd80      	pop	{r7, pc}
 8040a50:	20000198 	.word	0x20000198
 8040a54:	40016800 	.word	0x40016800

08040a58 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8040a58:	b580      	push	{r7, lr}
 8040a5a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8040a5c:	4b17      	ldr	r3, [pc, #92]	; (8040abc <MX_SPI5_Init+0x64>)
 8040a5e:	4a18      	ldr	r2, [pc, #96]	; (8040ac0 <MX_SPI5_Init+0x68>)
 8040a60:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8040a62:	4b16      	ldr	r3, [pc, #88]	; (8040abc <MX_SPI5_Init+0x64>)
 8040a64:	f44f 7282 	mov.w	r2, #260	; 0x104
 8040a68:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8040a6a:	4b14      	ldr	r3, [pc, #80]	; (8040abc <MX_SPI5_Init+0x64>)
 8040a6c:	2200      	movs	r2, #0
 8040a6e:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8040a70:	4b12      	ldr	r3, [pc, #72]	; (8040abc <MX_SPI5_Init+0x64>)
 8040a72:	2200      	movs	r2, #0
 8040a74:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8040a76:	4b11      	ldr	r3, [pc, #68]	; (8040abc <MX_SPI5_Init+0x64>)
 8040a78:	2200      	movs	r2, #0
 8040a7a:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8040a7c:	4b0f      	ldr	r3, [pc, #60]	; (8040abc <MX_SPI5_Init+0x64>)
 8040a7e:	2200      	movs	r2, #0
 8040a80:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8040a82:	4b0e      	ldr	r3, [pc, #56]	; (8040abc <MX_SPI5_Init+0x64>)
 8040a84:	f44f 7200 	mov.w	r2, #512	; 0x200
 8040a88:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8040a8a:	4b0c      	ldr	r3, [pc, #48]	; (8040abc <MX_SPI5_Init+0x64>)
 8040a8c:	2218      	movs	r2, #24
 8040a8e:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8040a90:	4b0a      	ldr	r3, [pc, #40]	; (8040abc <MX_SPI5_Init+0x64>)
 8040a92:	2200      	movs	r2, #0
 8040a94:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8040a96:	4b09      	ldr	r3, [pc, #36]	; (8040abc <MX_SPI5_Init+0x64>)
 8040a98:	2200      	movs	r2, #0
 8040a9a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8040a9c:	4b07      	ldr	r3, [pc, #28]	; (8040abc <MX_SPI5_Init+0x64>)
 8040a9e:	2200      	movs	r2, #0
 8040aa0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 8040aa2:	4b06      	ldr	r3, [pc, #24]	; (8040abc <MX_SPI5_Init+0x64>)
 8040aa4:	220a      	movs	r2, #10
 8040aa6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8040aa8:	4804      	ldr	r0, [pc, #16]	; (8040abc <MX_SPI5_Init+0x64>)
 8040aaa:	f006 fbd4 	bl	8047256 <HAL_SPI_Init>
 8040aae:	4603      	mov	r3, r0
 8040ab0:	2b00      	cmp	r3, #0
 8040ab2:	d001      	beq.n	8040ab8 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8040ab4:	f000 fa04 	bl	8040ec0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8040ab8:	bf00      	nop
 8040aba:	bd80      	pop	{r7, pc}
 8040abc:	20000240 	.word	0x20000240
 8040ac0:	40015000 	.word	0x40015000

08040ac4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8040ac4:	b580      	push	{r7, lr}
 8040ac6:	b086      	sub	sp, #24
 8040ac8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8040aca:	f107 0308 	add.w	r3, r7, #8
 8040ace:	2200      	movs	r2, #0
 8040ad0:	601a      	str	r2, [r3, #0]
 8040ad2:	605a      	str	r2, [r3, #4]
 8040ad4:	609a      	str	r2, [r3, #8]
 8040ad6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8040ad8:	463b      	mov	r3, r7
 8040ada:	2200      	movs	r2, #0
 8040adc:	601a      	str	r2, [r3, #0]
 8040ade:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8040ae0:	4b1e      	ldr	r3, [pc, #120]	; (8040b5c <MX_TIM1_Init+0x98>)
 8040ae2:	4a1f      	ldr	r2, [pc, #124]	; (8040b60 <MX_TIM1_Init+0x9c>)
 8040ae4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8040ae6:	4b1d      	ldr	r3, [pc, #116]	; (8040b5c <MX_TIM1_Init+0x98>)
 8040ae8:	2200      	movs	r2, #0
 8040aea:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8040aec:	4b1b      	ldr	r3, [pc, #108]	; (8040b5c <MX_TIM1_Init+0x98>)
 8040aee:	2200      	movs	r2, #0
 8040af0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8040af2:	4b1a      	ldr	r3, [pc, #104]	; (8040b5c <MX_TIM1_Init+0x98>)
 8040af4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8040af8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8040afa:	4b18      	ldr	r3, [pc, #96]	; (8040b5c <MX_TIM1_Init+0x98>)
 8040afc:	2200      	movs	r2, #0
 8040afe:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8040b00:	4b16      	ldr	r3, [pc, #88]	; (8040b5c <MX_TIM1_Init+0x98>)
 8040b02:	2200      	movs	r2, #0
 8040b04:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8040b06:	4b15      	ldr	r3, [pc, #84]	; (8040b5c <MX_TIM1_Init+0x98>)
 8040b08:	2200      	movs	r2, #0
 8040b0a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8040b0c:	4813      	ldr	r0, [pc, #76]	; (8040b5c <MX_TIM1_Init+0x98>)
 8040b0e:	f007 f981 	bl	8047e14 <HAL_TIM_Base_Init>
 8040b12:	4603      	mov	r3, r0
 8040b14:	2b00      	cmp	r3, #0
 8040b16:	d001      	beq.n	8040b1c <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8040b18:	f000 f9d2 	bl	8040ec0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8040b1c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8040b20:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8040b22:	f107 0308 	add.w	r3, r7, #8
 8040b26:	4619      	mov	r1, r3
 8040b28:	480c      	ldr	r0, [pc, #48]	; (8040b5c <MX_TIM1_Init+0x98>)
 8040b2a:	f007 fb3b 	bl	80481a4 <HAL_TIM_ConfigClockSource>
 8040b2e:	4603      	mov	r3, r0
 8040b30:	2b00      	cmp	r3, #0
 8040b32:	d001      	beq.n	8040b38 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8040b34:	f000 f9c4 	bl	8040ec0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8040b38:	2300      	movs	r3, #0
 8040b3a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8040b3c:	2300      	movs	r3, #0
 8040b3e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8040b40:	463b      	mov	r3, r7
 8040b42:	4619      	mov	r1, r3
 8040b44:	4805      	ldr	r0, [pc, #20]	; (8040b5c <MX_TIM1_Init+0x98>)
 8040b46:	f007 fd57 	bl	80485f8 <HAL_TIMEx_MasterConfigSynchronization>
 8040b4a:	4603      	mov	r3, r0
 8040b4c:	2b00      	cmp	r3, #0
 8040b4e:	d001      	beq.n	8040b54 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8040b50:	f000 f9b6 	bl	8040ec0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8040b54:	bf00      	nop
 8040b56:	3718      	adds	r7, #24
 8040b58:	46bd      	mov	sp, r7
 8040b5a:	bd80      	pop	{r7, pc}
 8040b5c:	20000298 	.word	0x20000298
 8040b60:	40010000 	.word	0x40010000

08040b64 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8040b64:	b580      	push	{r7, lr}
 8040b66:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8040b68:	4b11      	ldr	r3, [pc, #68]	; (8040bb0 <MX_USART1_UART_Init+0x4c>)
 8040b6a:	4a12      	ldr	r2, [pc, #72]	; (8040bb4 <MX_USART1_UART_Init+0x50>)
 8040b6c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8040b6e:	4b10      	ldr	r3, [pc, #64]	; (8040bb0 <MX_USART1_UART_Init+0x4c>)
 8040b70:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8040b74:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8040b76:	4b0e      	ldr	r3, [pc, #56]	; (8040bb0 <MX_USART1_UART_Init+0x4c>)
 8040b78:	2200      	movs	r2, #0
 8040b7a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8040b7c:	4b0c      	ldr	r3, [pc, #48]	; (8040bb0 <MX_USART1_UART_Init+0x4c>)
 8040b7e:	2200      	movs	r2, #0
 8040b80:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8040b82:	4b0b      	ldr	r3, [pc, #44]	; (8040bb0 <MX_USART1_UART_Init+0x4c>)
 8040b84:	2200      	movs	r2, #0
 8040b86:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8040b88:	4b09      	ldr	r3, [pc, #36]	; (8040bb0 <MX_USART1_UART_Init+0x4c>)
 8040b8a:	220c      	movs	r2, #12
 8040b8c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8040b8e:	4b08      	ldr	r3, [pc, #32]	; (8040bb0 <MX_USART1_UART_Init+0x4c>)
 8040b90:	2200      	movs	r2, #0
 8040b92:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8040b94:	4b06      	ldr	r3, [pc, #24]	; (8040bb0 <MX_USART1_UART_Init+0x4c>)
 8040b96:	2200      	movs	r2, #0
 8040b98:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8040b9a:	4805      	ldr	r0, [pc, #20]	; (8040bb0 <MX_USART1_UART_Init+0x4c>)
 8040b9c:	f007 fdbc 	bl	8048718 <HAL_UART_Init>
 8040ba0:	4603      	mov	r3, r0
 8040ba2:	2b00      	cmp	r3, #0
 8040ba4:	d001      	beq.n	8040baa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8040ba6:	f000 f98b 	bl	8040ec0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8040baa:	bf00      	nop
 8040bac:	bd80      	pop	{r7, pc}
 8040bae:	bf00      	nop
 8040bb0:	200002e0 	.word	0x200002e0
 8040bb4:	40011000 	.word	0x40011000

08040bb8 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8040bb8:	b580      	push	{r7, lr}
 8040bba:	b088      	sub	sp, #32
 8040bbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8040bbe:	1d3b      	adds	r3, r7, #4
 8040bc0:	2200      	movs	r2, #0
 8040bc2:	601a      	str	r2, [r3, #0]
 8040bc4:	605a      	str	r2, [r3, #4]
 8040bc6:	609a      	str	r2, [r3, #8]
 8040bc8:	60da      	str	r2, [r3, #12]
 8040bca:	611a      	str	r2, [r3, #16]
 8040bcc:	615a      	str	r2, [r3, #20]
 8040bce:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8040bd0:	4b1f      	ldr	r3, [pc, #124]	; (8040c50 <MX_FMC_Init+0x98>)
 8040bd2:	4a20      	ldr	r2, [pc, #128]	; (8040c54 <MX_FMC_Init+0x9c>)
 8040bd4:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8040bd6:	4b1e      	ldr	r3, [pc, #120]	; (8040c50 <MX_FMC_Init+0x98>)
 8040bd8:	2201      	movs	r2, #1
 8040bda:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8040bdc:	4b1c      	ldr	r3, [pc, #112]	; (8040c50 <MX_FMC_Init+0x98>)
 8040bde:	2200      	movs	r2, #0
 8040be0:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8040be2:	4b1b      	ldr	r3, [pc, #108]	; (8040c50 <MX_FMC_Init+0x98>)
 8040be4:	2204      	movs	r2, #4
 8040be6:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8040be8:	4b19      	ldr	r3, [pc, #100]	; (8040c50 <MX_FMC_Init+0x98>)
 8040bea:	2210      	movs	r2, #16
 8040bec:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8040bee:	4b18      	ldr	r3, [pc, #96]	; (8040c50 <MX_FMC_Init+0x98>)
 8040bf0:	2240      	movs	r2, #64	; 0x40
 8040bf2:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8040bf4:	4b16      	ldr	r3, [pc, #88]	; (8040c50 <MX_FMC_Init+0x98>)
 8040bf6:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8040bfa:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8040bfc:	4b14      	ldr	r3, [pc, #80]	; (8040c50 <MX_FMC_Init+0x98>)
 8040bfe:	2200      	movs	r2, #0
 8040c00:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8040c02:	4b13      	ldr	r3, [pc, #76]	; (8040c50 <MX_FMC_Init+0x98>)
 8040c04:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8040c08:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8040c0a:	4b11      	ldr	r3, [pc, #68]	; (8040c50 <MX_FMC_Init+0x98>)
 8040c0c:	2200      	movs	r2, #0
 8040c0e:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8040c10:	4b0f      	ldr	r3, [pc, #60]	; (8040c50 <MX_FMC_Init+0x98>)
 8040c12:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8040c16:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8040c18:	2302      	movs	r3, #2
 8040c1a:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8040c1c:	2307      	movs	r3, #7
 8040c1e:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8040c20:	2304      	movs	r3, #4
 8040c22:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8040c24:	2307      	movs	r3, #7
 8040c26:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8040c28:	2303      	movs	r3, #3
 8040c2a:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8040c2c:	2302      	movs	r3, #2
 8040c2e:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8040c30:	2302      	movs	r3, #2
 8040c32:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8040c34:	1d3b      	adds	r3, r7, #4
 8040c36:	4619      	mov	r1, r3
 8040c38:	4805      	ldr	r0, [pc, #20]	; (8040c50 <MX_FMC_Init+0x98>)
 8040c3a:	f006 fa7b 	bl	8047134 <HAL_SDRAM_Init>
 8040c3e:	4603      	mov	r3, r0
 8040c40:	2b00      	cmp	r3, #0
 8040c42:	d001      	beq.n	8040c48 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8040c44:	f000 f93c 	bl	8040ec0 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8040c48:	bf00      	nop
 8040c4a:	3720      	adds	r7, #32
 8040c4c:	46bd      	mov	sp, r7
 8040c4e:	bd80      	pop	{r7, pc}
 8040c50:	20000324 	.word	0x20000324
 8040c54:	a0000140 	.word	0xa0000140

08040c58 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8040c58:	b580      	push	{r7, lr}
 8040c5a:	b08e      	sub	sp, #56	; 0x38
 8040c5c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8040c5e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8040c62:	2200      	movs	r2, #0
 8040c64:	601a      	str	r2, [r3, #0]
 8040c66:	605a      	str	r2, [r3, #4]
 8040c68:	609a      	str	r2, [r3, #8]
 8040c6a:	60da      	str	r2, [r3, #12]
 8040c6c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8040c6e:	2300      	movs	r3, #0
 8040c70:	623b      	str	r3, [r7, #32]
 8040c72:	4b7b      	ldr	r3, [pc, #492]	; (8040e60 <MX_GPIO_Init+0x208>)
 8040c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8040c76:	4a7a      	ldr	r2, [pc, #488]	; (8040e60 <MX_GPIO_Init+0x208>)
 8040c78:	f043 0304 	orr.w	r3, r3, #4
 8040c7c:	6313      	str	r3, [r2, #48]	; 0x30
 8040c7e:	4b78      	ldr	r3, [pc, #480]	; (8040e60 <MX_GPIO_Init+0x208>)
 8040c80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8040c82:	f003 0304 	and.w	r3, r3, #4
 8040c86:	623b      	str	r3, [r7, #32]
 8040c88:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8040c8a:	2300      	movs	r3, #0
 8040c8c:	61fb      	str	r3, [r7, #28]
 8040c8e:	4b74      	ldr	r3, [pc, #464]	; (8040e60 <MX_GPIO_Init+0x208>)
 8040c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8040c92:	4a73      	ldr	r2, [pc, #460]	; (8040e60 <MX_GPIO_Init+0x208>)
 8040c94:	f043 0320 	orr.w	r3, r3, #32
 8040c98:	6313      	str	r3, [r2, #48]	; 0x30
 8040c9a:	4b71      	ldr	r3, [pc, #452]	; (8040e60 <MX_GPIO_Init+0x208>)
 8040c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8040c9e:	f003 0320 	and.w	r3, r3, #32
 8040ca2:	61fb      	str	r3, [r7, #28]
 8040ca4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8040ca6:	2300      	movs	r3, #0
 8040ca8:	61bb      	str	r3, [r7, #24]
 8040caa:	4b6d      	ldr	r3, [pc, #436]	; (8040e60 <MX_GPIO_Init+0x208>)
 8040cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8040cae:	4a6c      	ldr	r2, [pc, #432]	; (8040e60 <MX_GPIO_Init+0x208>)
 8040cb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8040cb4:	6313      	str	r3, [r2, #48]	; 0x30
 8040cb6:	4b6a      	ldr	r3, [pc, #424]	; (8040e60 <MX_GPIO_Init+0x208>)
 8040cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8040cba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8040cbe:	61bb      	str	r3, [r7, #24]
 8040cc0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8040cc2:	2300      	movs	r3, #0
 8040cc4:	617b      	str	r3, [r7, #20]
 8040cc6:	4b66      	ldr	r3, [pc, #408]	; (8040e60 <MX_GPIO_Init+0x208>)
 8040cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8040cca:	4a65      	ldr	r2, [pc, #404]	; (8040e60 <MX_GPIO_Init+0x208>)
 8040ccc:	f043 0301 	orr.w	r3, r3, #1
 8040cd0:	6313      	str	r3, [r2, #48]	; 0x30
 8040cd2:	4b63      	ldr	r3, [pc, #396]	; (8040e60 <MX_GPIO_Init+0x208>)
 8040cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8040cd6:	f003 0301 	and.w	r3, r3, #1
 8040cda:	617b      	str	r3, [r7, #20]
 8040cdc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8040cde:	2300      	movs	r3, #0
 8040ce0:	613b      	str	r3, [r7, #16]
 8040ce2:	4b5f      	ldr	r3, [pc, #380]	; (8040e60 <MX_GPIO_Init+0x208>)
 8040ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8040ce6:	4a5e      	ldr	r2, [pc, #376]	; (8040e60 <MX_GPIO_Init+0x208>)
 8040ce8:	f043 0302 	orr.w	r3, r3, #2
 8040cec:	6313      	str	r3, [r2, #48]	; 0x30
 8040cee:	4b5c      	ldr	r3, [pc, #368]	; (8040e60 <MX_GPIO_Init+0x208>)
 8040cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8040cf2:	f003 0302 	and.w	r3, r3, #2
 8040cf6:	613b      	str	r3, [r7, #16]
 8040cf8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8040cfa:	2300      	movs	r3, #0
 8040cfc:	60fb      	str	r3, [r7, #12]
 8040cfe:	4b58      	ldr	r3, [pc, #352]	; (8040e60 <MX_GPIO_Init+0x208>)
 8040d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8040d02:	4a57      	ldr	r2, [pc, #348]	; (8040e60 <MX_GPIO_Init+0x208>)
 8040d04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8040d08:	6313      	str	r3, [r2, #48]	; 0x30
 8040d0a:	4b55      	ldr	r3, [pc, #340]	; (8040e60 <MX_GPIO_Init+0x208>)
 8040d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8040d0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8040d12:	60fb      	str	r3, [r7, #12]
 8040d14:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8040d16:	2300      	movs	r3, #0
 8040d18:	60bb      	str	r3, [r7, #8]
 8040d1a:	4b51      	ldr	r3, [pc, #324]	; (8040e60 <MX_GPIO_Init+0x208>)
 8040d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8040d1e:	4a50      	ldr	r2, [pc, #320]	; (8040e60 <MX_GPIO_Init+0x208>)
 8040d20:	f043 0310 	orr.w	r3, r3, #16
 8040d24:	6313      	str	r3, [r2, #48]	; 0x30
 8040d26:	4b4e      	ldr	r3, [pc, #312]	; (8040e60 <MX_GPIO_Init+0x208>)
 8040d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8040d2a:	f003 0310 	and.w	r3, r3, #16
 8040d2e:	60bb      	str	r3, [r7, #8]
 8040d30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8040d32:	2300      	movs	r3, #0
 8040d34:	607b      	str	r3, [r7, #4]
 8040d36:	4b4a      	ldr	r3, [pc, #296]	; (8040e60 <MX_GPIO_Init+0x208>)
 8040d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8040d3a:	4a49      	ldr	r2, [pc, #292]	; (8040e60 <MX_GPIO_Init+0x208>)
 8040d3c:	f043 0308 	orr.w	r3, r3, #8
 8040d40:	6313      	str	r3, [r2, #48]	; 0x30
 8040d42:	4b47      	ldr	r3, [pc, #284]	; (8040e60 <MX_GPIO_Init+0x208>)
 8040d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8040d46:	f003 0308 	and.w	r3, r3, #8
 8040d4a:	607b      	str	r3, [r7, #4]
 8040d4c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8040d4e:	2200      	movs	r2, #0
 8040d50:	2116      	movs	r1, #22
 8040d52:	4844      	ldr	r0, [pc, #272]	; (8040e64 <MX_GPIO_Init+0x20c>)
 8040d54:	f003 f970 	bl	8044038 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8040d58:	2200      	movs	r2, #0
 8040d5a:	2180      	movs	r1, #128	; 0x80
 8040d5c:	4842      	ldr	r0, [pc, #264]	; (8040e68 <MX_GPIO_Init+0x210>)
 8040d5e:	f003 f96b 	bl	8044038 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 8040d62:	2200      	movs	r2, #0
 8040d64:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8040d68:	4840      	ldr	r0, [pc, #256]	; (8040e6c <MX_GPIO_Init+0x214>)
 8040d6a:	f003 f965 	bl	8044038 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8040d6e:	2200      	movs	r2, #0
 8040d70:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8040d74:	483e      	ldr	r0, [pc, #248]	; (8040e70 <MX_GPIO_Init+0x218>)
 8040d76:	f003 f95f 	bl	8044038 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8040d7a:	2316      	movs	r3, #22
 8040d7c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8040d7e:	2301      	movs	r3, #1
 8040d80:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8040d82:	2300      	movs	r3, #0
 8040d84:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8040d86:	2300      	movs	r3, #0
 8040d88:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8040d8a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8040d8e:	4619      	mov	r1, r3
 8040d90:	4834      	ldr	r0, [pc, #208]	; (8040e64 <MX_GPIO_Init+0x20c>)
 8040d92:	f002 fe81 	bl	8043a98 <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 8040d96:	f248 0307 	movw	r3, #32775	; 0x8007
 8040d9a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8040d9c:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8040da0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8040da2:	2300      	movs	r3, #0
 8040da4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8040da6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8040daa:	4619      	mov	r1, r3
 8040dac:	482e      	ldr	r0, [pc, #184]	; (8040e68 <MX_GPIO_Init+0x210>)
 8040dae:	f002 fe73 	bl	8043a98 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 8040db2:	2380      	movs	r3, #128	; 0x80
 8040db4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8040db6:	2301      	movs	r3, #1
 8040db8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8040dba:	2300      	movs	r3, #0
 8040dbc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8040dbe:	2300      	movs	r3, #0
 8040dc0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8040dc2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8040dc6:	4619      	mov	r1, r3
 8040dc8:	4827      	ldr	r0, [pc, #156]	; (8040e68 <MX_GPIO_Init+0x210>)
 8040dca:	f002 fe65 	bl	8043a98 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8040dce:	2320      	movs	r3, #32
 8040dd0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8040dd2:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8040dd6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8040dd8:	2300      	movs	r3, #0
 8040dda:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8040ddc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8040de0:	4619      	mov	r1, r3
 8040de2:	4820      	ldr	r0, [pc, #128]	; (8040e64 <MX_GPIO_Init+0x20c>)
 8040de4:	f002 fe58 	bl	8043a98 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8040de8:	2304      	movs	r3, #4
 8040dea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8040dec:	2300      	movs	r3, #0
 8040dee:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8040df0:	2300      	movs	r3, #0
 8040df2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8040df4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8040df8:	4619      	mov	r1, r3
 8040dfa:	481e      	ldr	r0, [pc, #120]	; (8040e74 <MX_GPIO_Init+0x21c>)
 8040dfc:	f002 fe4c 	bl	8043a98 <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8040e00:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8040e04:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8040e06:	2300      	movs	r3, #0
 8040e08:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8040e0a:	2300      	movs	r3, #0
 8040e0c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8040e0e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8040e12:	4619      	mov	r1, r3
 8040e14:	4815      	ldr	r0, [pc, #84]	; (8040e6c <MX_GPIO_Init+0x214>)
 8040e16:	f002 fe3f 	bl	8043a98 <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8040e1a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8040e1e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8040e20:	2301      	movs	r3, #1
 8040e22:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8040e24:	2300      	movs	r3, #0
 8040e26:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8040e28:	2300      	movs	r3, #0
 8040e2a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8040e2c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8040e30:	4619      	mov	r1, r3
 8040e32:	480e      	ldr	r0, [pc, #56]	; (8040e6c <MX_GPIO_Init+0x214>)
 8040e34:	f002 fe30 	bl	8043a98 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8040e38:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8040e3c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8040e3e:	2301      	movs	r3, #1
 8040e40:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8040e42:	2300      	movs	r3, #0
 8040e44:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8040e46:	2300      	movs	r3, #0
 8040e48:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8040e4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8040e4e:	4619      	mov	r1, r3
 8040e50:	4807      	ldr	r0, [pc, #28]	; (8040e70 <MX_GPIO_Init+0x218>)
 8040e52:	f002 fe21 	bl	8043a98 <HAL_GPIO_Init>

}
 8040e56:	bf00      	nop
 8040e58:	3738      	adds	r7, #56	; 0x38
 8040e5a:	46bd      	mov	sp, r7
 8040e5c:	bd80      	pop	{r7, pc}
 8040e5e:	bf00      	nop
 8040e60:	40023800 	.word	0x40023800
 8040e64:	40020800 	.word	0x40020800
 8040e68:	40020000 	.word	0x40020000
 8040e6c:	40020c00 	.word	0x40020c00
 8040e70:	40021800 	.word	0x40021800
 8040e74:	40020400 	.word	0x40020400

08040e78 <__io_putchar>:
int __io_putchar(int ch)

#else
int fputc(int ch, FILE *f)
#endif
{
 8040e78:	b580      	push	{r7, lr}
 8040e7a:	b082      	sub	sp, #8
 8040e7c:	af00      	add	r7, sp, #0
 8040e7e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8040e80:	1d39      	adds	r1, r7, #4
 8040e82:	f04f 33ff 	mov.w	r3, #4294967295
 8040e86:	2201      	movs	r2, #1
 8040e88:	4803      	ldr	r0, [pc, #12]	; (8040e98 <__io_putchar+0x20>)
 8040e8a:	f007 fc92 	bl	80487b2 <HAL_UART_Transmit>
	return ch;
 8040e8e:	687b      	ldr	r3, [r7, #4]
}
 8040e90:	4618      	mov	r0, r3
 8040e92:	3708      	adds	r7, #8
 8040e94:	46bd      	mov	sp, r7
 8040e96:	bd80      	pop	{r7, pc}
 8040e98:	200002e0 	.word	0x200002e0

08040e9c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8040e9c:	b580      	push	{r7, lr}
 8040e9e:	b082      	sub	sp, #8
 8040ea0:	af00      	add	r7, sp, #0
 8040ea2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8040ea4:	687b      	ldr	r3, [r7, #4]
 8040ea6:	681b      	ldr	r3, [r3, #0]
 8040ea8:	4a04      	ldr	r2, [pc, #16]	; (8040ebc <HAL_TIM_PeriodElapsedCallback+0x20>)
 8040eaa:	4293      	cmp	r3, r2
 8040eac:	d101      	bne.n	8040eb2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8040eae:	f001 ff3b 	bl	8042d28 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8040eb2:	bf00      	nop
 8040eb4:	3708      	adds	r7, #8
 8040eb6:	46bd      	mov	sp, r7
 8040eb8:	bd80      	pop	{r7, pc}
 8040eba:	bf00      	nop
 8040ebc:	40001000 	.word	0x40001000

08040ec0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8040ec0:	b480      	push	{r7}
 8040ec2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8040ec4:	b672      	cpsid	i
}
 8040ec6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8040ec8:	e7fe      	b.n	8040ec8 <Error_Handler+0x8>
	...

08040ecc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8040ecc:	b480      	push	{r7}
 8040ece:	b083      	sub	sp, #12
 8040ed0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8040ed2:	2300      	movs	r3, #0
 8040ed4:	607b      	str	r3, [r7, #4]
 8040ed6:	4b10      	ldr	r3, [pc, #64]	; (8040f18 <HAL_MspInit+0x4c>)
 8040ed8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8040eda:	4a0f      	ldr	r2, [pc, #60]	; (8040f18 <HAL_MspInit+0x4c>)
 8040edc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8040ee0:	6453      	str	r3, [r2, #68]	; 0x44
 8040ee2:	4b0d      	ldr	r3, [pc, #52]	; (8040f18 <HAL_MspInit+0x4c>)
 8040ee4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8040ee6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8040eea:	607b      	str	r3, [r7, #4]
 8040eec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8040eee:	2300      	movs	r3, #0
 8040ef0:	603b      	str	r3, [r7, #0]
 8040ef2:	4b09      	ldr	r3, [pc, #36]	; (8040f18 <HAL_MspInit+0x4c>)
 8040ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8040ef6:	4a08      	ldr	r2, [pc, #32]	; (8040f18 <HAL_MspInit+0x4c>)
 8040ef8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8040efc:	6413      	str	r3, [r2, #64]	; 0x40
 8040efe:	4b06      	ldr	r3, [pc, #24]	; (8040f18 <HAL_MspInit+0x4c>)
 8040f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8040f02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8040f06:	603b      	str	r3, [r7, #0]
 8040f08:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8040f0a:	bf00      	nop
 8040f0c:	370c      	adds	r7, #12
 8040f0e:	46bd      	mov	sp, r7
 8040f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040f14:	4770      	bx	lr
 8040f16:	bf00      	nop
 8040f18:	40023800 	.word	0x40023800

08040f1c <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8040f1c:	b480      	push	{r7}
 8040f1e:	b085      	sub	sp, #20
 8040f20:	af00      	add	r7, sp, #0
 8040f22:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8040f24:	687b      	ldr	r3, [r7, #4]
 8040f26:	681b      	ldr	r3, [r3, #0]
 8040f28:	4a0b      	ldr	r2, [pc, #44]	; (8040f58 <HAL_CRC_MspInit+0x3c>)
 8040f2a:	4293      	cmp	r3, r2
 8040f2c:	d10d      	bne.n	8040f4a <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8040f2e:	2300      	movs	r3, #0
 8040f30:	60fb      	str	r3, [r7, #12]
 8040f32:	4b0a      	ldr	r3, [pc, #40]	; (8040f5c <HAL_CRC_MspInit+0x40>)
 8040f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8040f36:	4a09      	ldr	r2, [pc, #36]	; (8040f5c <HAL_CRC_MspInit+0x40>)
 8040f38:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8040f3c:	6313      	str	r3, [r2, #48]	; 0x30
 8040f3e:	4b07      	ldr	r3, [pc, #28]	; (8040f5c <HAL_CRC_MspInit+0x40>)
 8040f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8040f42:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8040f46:	60fb      	str	r3, [r7, #12]
 8040f48:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8040f4a:	bf00      	nop
 8040f4c:	3714      	adds	r7, #20
 8040f4e:	46bd      	mov	sp, r7
 8040f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040f54:	4770      	bx	lr
 8040f56:	bf00      	nop
 8040f58:	40023000 	.word	0x40023000
 8040f5c:	40023800 	.word	0x40023800

08040f60 <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8040f60:	b580      	push	{r7, lr}
 8040f62:	b084      	sub	sp, #16
 8040f64:	af00      	add	r7, sp, #0
 8040f66:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8040f68:	687b      	ldr	r3, [r7, #4]
 8040f6a:	681b      	ldr	r3, [r3, #0]
 8040f6c:	4a0e      	ldr	r2, [pc, #56]	; (8040fa8 <HAL_DMA2D_MspInit+0x48>)
 8040f6e:	4293      	cmp	r3, r2
 8040f70:	d115      	bne.n	8040f9e <HAL_DMA2D_MspInit+0x3e>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8040f72:	2300      	movs	r3, #0
 8040f74:	60fb      	str	r3, [r7, #12]
 8040f76:	4b0d      	ldr	r3, [pc, #52]	; (8040fac <HAL_DMA2D_MspInit+0x4c>)
 8040f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8040f7a:	4a0c      	ldr	r2, [pc, #48]	; (8040fac <HAL_DMA2D_MspInit+0x4c>)
 8040f7c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8040f80:	6313      	str	r3, [r2, #48]	; 0x30
 8040f82:	4b0a      	ldr	r3, [pc, #40]	; (8040fac <HAL_DMA2D_MspInit+0x4c>)
 8040f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8040f86:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8040f8a:	60fb      	str	r3, [r7, #12]
 8040f8c:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 8040f8e:	2200      	movs	r2, #0
 8040f90:	2105      	movs	r1, #5
 8040f92:	205a      	movs	r0, #90	; 0x5a
 8040f94:	f001 ffdb 	bl	8042f4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8040f98:	205a      	movs	r0, #90	; 0x5a
 8040f9a:	f001 fff4 	bl	8042f86 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 8040f9e:	bf00      	nop
 8040fa0:	3710      	adds	r7, #16
 8040fa2:	46bd      	mov	sp, r7
 8040fa4:	bd80      	pop	{r7, pc}
 8040fa6:	bf00      	nop
 8040fa8:	4002b000 	.word	0x4002b000
 8040fac:	40023800 	.word	0x40023800

08040fb0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8040fb0:	b580      	push	{r7, lr}
 8040fb2:	b08a      	sub	sp, #40	; 0x28
 8040fb4:	af00      	add	r7, sp, #0
 8040fb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8040fb8:	f107 0314 	add.w	r3, r7, #20
 8040fbc:	2200      	movs	r2, #0
 8040fbe:	601a      	str	r2, [r3, #0]
 8040fc0:	605a      	str	r2, [r3, #4]
 8040fc2:	609a      	str	r2, [r3, #8]
 8040fc4:	60da      	str	r2, [r3, #12]
 8040fc6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8040fc8:	687b      	ldr	r3, [r7, #4]
 8040fca:	681b      	ldr	r3, [r3, #0]
 8040fcc:	4a29      	ldr	r2, [pc, #164]	; (8041074 <HAL_I2C_MspInit+0xc4>)
 8040fce:	4293      	cmp	r3, r2
 8040fd0:	d14b      	bne.n	804106a <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8040fd2:	2300      	movs	r3, #0
 8040fd4:	613b      	str	r3, [r7, #16]
 8040fd6:	4b28      	ldr	r3, [pc, #160]	; (8041078 <HAL_I2C_MspInit+0xc8>)
 8040fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8040fda:	4a27      	ldr	r2, [pc, #156]	; (8041078 <HAL_I2C_MspInit+0xc8>)
 8040fdc:	f043 0304 	orr.w	r3, r3, #4
 8040fe0:	6313      	str	r3, [r2, #48]	; 0x30
 8040fe2:	4b25      	ldr	r3, [pc, #148]	; (8041078 <HAL_I2C_MspInit+0xc8>)
 8040fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8040fe6:	f003 0304 	and.w	r3, r3, #4
 8040fea:	613b      	str	r3, [r7, #16]
 8040fec:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8040fee:	2300      	movs	r3, #0
 8040ff0:	60fb      	str	r3, [r7, #12]
 8040ff2:	4b21      	ldr	r3, [pc, #132]	; (8041078 <HAL_I2C_MspInit+0xc8>)
 8040ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8040ff6:	4a20      	ldr	r2, [pc, #128]	; (8041078 <HAL_I2C_MspInit+0xc8>)
 8040ff8:	f043 0301 	orr.w	r3, r3, #1
 8040ffc:	6313      	str	r3, [r2, #48]	; 0x30
 8040ffe:	4b1e      	ldr	r3, [pc, #120]	; (8041078 <HAL_I2C_MspInit+0xc8>)
 8041000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8041002:	f003 0301 	and.w	r3, r3, #1
 8041006:	60fb      	str	r3, [r7, #12]
 8041008:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 804100a:	f44f 7300 	mov.w	r3, #512	; 0x200
 804100e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8041010:	2312      	movs	r3, #18
 8041012:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8041014:	2301      	movs	r3, #1
 8041016:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8041018:	2300      	movs	r3, #0
 804101a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 804101c:	2304      	movs	r3, #4
 804101e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8041020:	f107 0314 	add.w	r3, r7, #20
 8041024:	4619      	mov	r1, r3
 8041026:	4815      	ldr	r0, [pc, #84]	; (804107c <HAL_I2C_MspInit+0xcc>)
 8041028:	f002 fd36 	bl	8043a98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 804102c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8041030:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8041032:	2312      	movs	r3, #18
 8041034:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8041036:	2301      	movs	r3, #1
 8041038:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 804103a:	2300      	movs	r3, #0
 804103c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 804103e:	2304      	movs	r3, #4
 8041040:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8041042:	f107 0314 	add.w	r3, r7, #20
 8041046:	4619      	mov	r1, r3
 8041048:	480d      	ldr	r0, [pc, #52]	; (8041080 <HAL_I2C_MspInit+0xd0>)
 804104a:	f002 fd25 	bl	8043a98 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 804104e:	2300      	movs	r3, #0
 8041050:	60bb      	str	r3, [r7, #8]
 8041052:	4b09      	ldr	r3, [pc, #36]	; (8041078 <HAL_I2C_MspInit+0xc8>)
 8041054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8041056:	4a08      	ldr	r2, [pc, #32]	; (8041078 <HAL_I2C_MspInit+0xc8>)
 8041058:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 804105c:	6413      	str	r3, [r2, #64]	; 0x40
 804105e:	4b06      	ldr	r3, [pc, #24]	; (8041078 <HAL_I2C_MspInit+0xc8>)
 8041060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8041062:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8041066:	60bb      	str	r3, [r7, #8]
 8041068:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 804106a:	bf00      	nop
 804106c:	3728      	adds	r7, #40	; 0x28
 804106e:	46bd      	mov	sp, r7
 8041070:	bd80      	pop	{r7, pc}
 8041072:	bf00      	nop
 8041074:	40005c00 	.word	0x40005c00
 8041078:	40023800 	.word	0x40023800
 804107c:	40020800 	.word	0x40020800
 8041080:	40020000 	.word	0x40020000

08041084 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8041084:	b580      	push	{r7, lr}
 8041086:	b09a      	sub	sp, #104	; 0x68
 8041088:	af00      	add	r7, sp, #0
 804108a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 804108c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8041090:	2200      	movs	r2, #0
 8041092:	601a      	str	r2, [r3, #0]
 8041094:	605a      	str	r2, [r3, #4]
 8041096:	609a      	str	r2, [r3, #8]
 8041098:	60da      	str	r2, [r3, #12]
 804109a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 804109c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80410a0:	2230      	movs	r2, #48	; 0x30
 80410a2:	2100      	movs	r1, #0
 80410a4:	4618      	mov	r0, r3
 80410a6:	f00b fb2f 	bl	804c708 <memset>
  if(hltdc->Instance==LTDC)
 80410aa:	687b      	ldr	r3, [r7, #4]
 80410ac:	681b      	ldr	r3, [r3, #0]
 80410ae:	4a85      	ldr	r2, [pc, #532]	; (80412c4 <HAL_LTDC_MspInit+0x240>)
 80410b0:	4293      	cmp	r3, r2
 80410b2:	f040 8102 	bne.w	80412ba <HAL_LTDC_MspInit+0x236>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80410b6:	2308      	movs	r3, #8
 80410b8:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 49;
 80410ba:	2331      	movs	r3, #49	; 0x31
 80410bc:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 80410be:	2302      	movs	r3, #2
 80410c0:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 80410c2:	2300      	movs	r3, #0
 80410c4:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80410c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80410ca:	4618      	mov	r0, r3
 80410cc:	f005 fe72 	bl	8046db4 <HAL_RCCEx_PeriphCLKConfig>
 80410d0:	4603      	mov	r3, r0
 80410d2:	2b00      	cmp	r3, #0
 80410d4:	d001      	beq.n	80410da <HAL_LTDC_MspInit+0x56>
    {
      Error_Handler();
 80410d6:	f7ff fef3 	bl	8040ec0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 80410da:	2300      	movs	r3, #0
 80410dc:	623b      	str	r3, [r7, #32]
 80410de:	4b7a      	ldr	r3, [pc, #488]	; (80412c8 <HAL_LTDC_MspInit+0x244>)
 80410e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80410e2:	4a79      	ldr	r2, [pc, #484]	; (80412c8 <HAL_LTDC_MspInit+0x244>)
 80410e4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80410e8:	6453      	str	r3, [r2, #68]	; 0x44
 80410ea:	4b77      	ldr	r3, [pc, #476]	; (80412c8 <HAL_LTDC_MspInit+0x244>)
 80410ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80410ee:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80410f2:	623b      	str	r3, [r7, #32]
 80410f4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80410f6:	2300      	movs	r3, #0
 80410f8:	61fb      	str	r3, [r7, #28]
 80410fa:	4b73      	ldr	r3, [pc, #460]	; (80412c8 <HAL_LTDC_MspInit+0x244>)
 80410fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80410fe:	4a72      	ldr	r2, [pc, #456]	; (80412c8 <HAL_LTDC_MspInit+0x244>)
 8041100:	f043 0320 	orr.w	r3, r3, #32
 8041104:	6313      	str	r3, [r2, #48]	; 0x30
 8041106:	4b70      	ldr	r3, [pc, #448]	; (80412c8 <HAL_LTDC_MspInit+0x244>)
 8041108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804110a:	f003 0320 	and.w	r3, r3, #32
 804110e:	61fb      	str	r3, [r7, #28]
 8041110:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8041112:	2300      	movs	r3, #0
 8041114:	61bb      	str	r3, [r7, #24]
 8041116:	4b6c      	ldr	r3, [pc, #432]	; (80412c8 <HAL_LTDC_MspInit+0x244>)
 8041118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804111a:	4a6b      	ldr	r2, [pc, #428]	; (80412c8 <HAL_LTDC_MspInit+0x244>)
 804111c:	f043 0301 	orr.w	r3, r3, #1
 8041120:	6313      	str	r3, [r2, #48]	; 0x30
 8041122:	4b69      	ldr	r3, [pc, #420]	; (80412c8 <HAL_LTDC_MspInit+0x244>)
 8041124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8041126:	f003 0301 	and.w	r3, r3, #1
 804112a:	61bb      	str	r3, [r7, #24]
 804112c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 804112e:	2300      	movs	r3, #0
 8041130:	617b      	str	r3, [r7, #20]
 8041132:	4b65      	ldr	r3, [pc, #404]	; (80412c8 <HAL_LTDC_MspInit+0x244>)
 8041134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8041136:	4a64      	ldr	r2, [pc, #400]	; (80412c8 <HAL_LTDC_MspInit+0x244>)
 8041138:	f043 0302 	orr.w	r3, r3, #2
 804113c:	6313      	str	r3, [r2, #48]	; 0x30
 804113e:	4b62      	ldr	r3, [pc, #392]	; (80412c8 <HAL_LTDC_MspInit+0x244>)
 8041140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8041142:	f003 0302 	and.w	r3, r3, #2
 8041146:	617b      	str	r3, [r7, #20]
 8041148:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 804114a:	2300      	movs	r3, #0
 804114c:	613b      	str	r3, [r7, #16]
 804114e:	4b5e      	ldr	r3, [pc, #376]	; (80412c8 <HAL_LTDC_MspInit+0x244>)
 8041150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8041152:	4a5d      	ldr	r2, [pc, #372]	; (80412c8 <HAL_LTDC_MspInit+0x244>)
 8041154:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8041158:	6313      	str	r3, [r2, #48]	; 0x30
 804115a:	4b5b      	ldr	r3, [pc, #364]	; (80412c8 <HAL_LTDC_MspInit+0x244>)
 804115c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804115e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8041162:	613b      	str	r3, [r7, #16]
 8041164:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8041166:	2300      	movs	r3, #0
 8041168:	60fb      	str	r3, [r7, #12]
 804116a:	4b57      	ldr	r3, [pc, #348]	; (80412c8 <HAL_LTDC_MspInit+0x244>)
 804116c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804116e:	4a56      	ldr	r2, [pc, #344]	; (80412c8 <HAL_LTDC_MspInit+0x244>)
 8041170:	f043 0304 	orr.w	r3, r3, #4
 8041174:	6313      	str	r3, [r2, #48]	; 0x30
 8041176:	4b54      	ldr	r3, [pc, #336]	; (80412c8 <HAL_LTDC_MspInit+0x244>)
 8041178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804117a:	f003 0304 	and.w	r3, r3, #4
 804117e:	60fb      	str	r3, [r7, #12]
 8041180:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8041182:	2300      	movs	r3, #0
 8041184:	60bb      	str	r3, [r7, #8]
 8041186:	4b50      	ldr	r3, [pc, #320]	; (80412c8 <HAL_LTDC_MspInit+0x244>)
 8041188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804118a:	4a4f      	ldr	r2, [pc, #316]	; (80412c8 <HAL_LTDC_MspInit+0x244>)
 804118c:	f043 0308 	orr.w	r3, r3, #8
 8041190:	6313      	str	r3, [r2, #48]	; 0x30
 8041192:	4b4d      	ldr	r3, [pc, #308]	; (80412c8 <HAL_LTDC_MspInit+0x244>)
 8041194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8041196:	f003 0308 	and.w	r3, r3, #8
 804119a:	60bb      	str	r3, [r7, #8]
 804119c:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 804119e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80411a2:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80411a4:	2302      	movs	r3, #2
 80411a6:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80411a8:	2300      	movs	r3, #0
 80411aa:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80411ac:	2300      	movs	r3, #0
 80411ae:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80411b0:	230e      	movs	r3, #14
 80411b2:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 80411b4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80411b8:	4619      	mov	r1, r3
 80411ba:	4844      	ldr	r0, [pc, #272]	; (80412cc <HAL_LTDC_MspInit+0x248>)
 80411bc:	f002 fc6c 	bl	8043a98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 80411c0:	f641 0358 	movw	r3, #6232	; 0x1858
 80411c4:	657b      	str	r3, [r7, #84]	; 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80411c6:	2302      	movs	r3, #2
 80411c8:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80411ca:	2300      	movs	r3, #0
 80411cc:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80411ce:	2300      	movs	r3, #0
 80411d0:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80411d2:	230e      	movs	r3, #14
 80411d4:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80411d6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80411da:	4619      	mov	r1, r3
 80411dc:	483c      	ldr	r0, [pc, #240]	; (80412d0 <HAL_LTDC_MspInit+0x24c>)
 80411de:	f002 fc5b 	bl	8043a98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 80411e2:	2303      	movs	r3, #3
 80411e4:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80411e6:	2302      	movs	r3, #2
 80411e8:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80411ea:	2300      	movs	r3, #0
 80411ec:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80411ee:	2300      	movs	r3, #0
 80411f0:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80411f2:	2309      	movs	r3, #9
 80411f4:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80411f6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80411fa:	4619      	mov	r1, r3
 80411fc:	4835      	ldr	r0, [pc, #212]	; (80412d4 <HAL_LTDC_MspInit+0x250>)
 80411fe:	f002 fc4b 	bl	8043a98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8041202:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8041206:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8041208:	2302      	movs	r3, #2
 804120a:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 804120c:	2300      	movs	r3, #0
 804120e:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8041210:	2300      	movs	r3, #0
 8041212:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8041214:	230e      	movs	r3, #14
 8041216:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8041218:	f107 0354 	add.w	r3, r7, #84	; 0x54
 804121c:	4619      	mov	r1, r3
 804121e:	482d      	ldr	r0, [pc, #180]	; (80412d4 <HAL_LTDC_MspInit+0x250>)
 8041220:	f002 fc3a 	bl	8043a98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8041224:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 8041228:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 804122a:	2302      	movs	r3, #2
 804122c:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 804122e:	2300      	movs	r3, #0
 8041230:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8041232:	2300      	movs	r3, #0
 8041234:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8041236:	230e      	movs	r3, #14
 8041238:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 804123a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 804123e:	4619      	mov	r1, r3
 8041240:	4825      	ldr	r0, [pc, #148]	; (80412d8 <HAL_LTDC_MspInit+0x254>)
 8041242:	f002 fc29 	bl	8043a98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8041246:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 804124a:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 804124c:	2302      	movs	r3, #2
 804124e:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8041250:	2300      	movs	r3, #0
 8041252:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8041254:	2300      	movs	r3, #0
 8041256:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8041258:	230e      	movs	r3, #14
 804125a:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 804125c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8041260:	4619      	mov	r1, r3
 8041262:	481e      	ldr	r0, [pc, #120]	; (80412dc <HAL_LTDC_MspInit+0x258>)
 8041264:	f002 fc18 	bl	8043a98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 8041268:	2348      	movs	r3, #72	; 0x48
 804126a:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 804126c:	2302      	movs	r3, #2
 804126e:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8041270:	2300      	movs	r3, #0
 8041272:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8041274:	2300      	movs	r3, #0
 8041276:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8041278:	230e      	movs	r3, #14
 804127a:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 804127c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8041280:	4619      	mov	r1, r3
 8041282:	4817      	ldr	r0, [pc, #92]	; (80412e0 <HAL_LTDC_MspInit+0x25c>)
 8041284:	f002 fc08 	bl	8043a98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8041288:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 804128c:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 804128e:	2302      	movs	r3, #2
 8041290:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8041292:	2300      	movs	r3, #0
 8041294:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8041296:	2300      	movs	r3, #0
 8041298:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 804129a:	2309      	movs	r3, #9
 804129c:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 804129e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80412a2:	4619      	mov	r1, r3
 80412a4:	480c      	ldr	r0, [pc, #48]	; (80412d8 <HAL_LTDC_MspInit+0x254>)
 80412a6:	f002 fbf7 	bl	8043a98 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 80412aa:	2200      	movs	r2, #0
 80412ac:	2105      	movs	r1, #5
 80412ae:	2058      	movs	r0, #88	; 0x58
 80412b0:	f001 fe4d 	bl	8042f4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 80412b4:	2058      	movs	r0, #88	; 0x58
 80412b6:	f001 fe66 	bl	8042f86 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 80412ba:	bf00      	nop
 80412bc:	3768      	adds	r7, #104	; 0x68
 80412be:	46bd      	mov	sp, r7
 80412c0:	bd80      	pop	{r7, pc}
 80412c2:	bf00      	nop
 80412c4:	40016800 	.word	0x40016800
 80412c8:	40023800 	.word	0x40023800
 80412cc:	40021400 	.word	0x40021400
 80412d0:	40020000 	.word	0x40020000
 80412d4:	40020400 	.word	0x40020400
 80412d8:	40021800 	.word	0x40021800
 80412dc:	40020800 	.word	0x40020800
 80412e0:	40020c00 	.word	0x40020c00

080412e4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80412e4:	b580      	push	{r7, lr}
 80412e6:	b08a      	sub	sp, #40	; 0x28
 80412e8:	af00      	add	r7, sp, #0
 80412ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80412ec:	f107 0314 	add.w	r3, r7, #20
 80412f0:	2200      	movs	r2, #0
 80412f2:	601a      	str	r2, [r3, #0]
 80412f4:	605a      	str	r2, [r3, #4]
 80412f6:	609a      	str	r2, [r3, #8]
 80412f8:	60da      	str	r2, [r3, #12]
 80412fa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 80412fc:	687b      	ldr	r3, [r7, #4]
 80412fe:	681b      	ldr	r3, [r3, #0]
 8041300:	4a19      	ldr	r2, [pc, #100]	; (8041368 <HAL_SPI_MspInit+0x84>)
 8041302:	4293      	cmp	r3, r2
 8041304:	d12c      	bne.n	8041360 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8041306:	2300      	movs	r3, #0
 8041308:	613b      	str	r3, [r7, #16]
 804130a:	4b18      	ldr	r3, [pc, #96]	; (804136c <HAL_SPI_MspInit+0x88>)
 804130c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 804130e:	4a17      	ldr	r2, [pc, #92]	; (804136c <HAL_SPI_MspInit+0x88>)
 8041310:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8041314:	6453      	str	r3, [r2, #68]	; 0x44
 8041316:	4b15      	ldr	r3, [pc, #84]	; (804136c <HAL_SPI_MspInit+0x88>)
 8041318:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 804131a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 804131e:	613b      	str	r3, [r7, #16]
 8041320:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8041322:	2300      	movs	r3, #0
 8041324:	60fb      	str	r3, [r7, #12]
 8041326:	4b11      	ldr	r3, [pc, #68]	; (804136c <HAL_SPI_MspInit+0x88>)
 8041328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804132a:	4a10      	ldr	r2, [pc, #64]	; (804136c <HAL_SPI_MspInit+0x88>)
 804132c:	f043 0320 	orr.w	r3, r3, #32
 8041330:	6313      	str	r3, [r2, #48]	; 0x30
 8041332:	4b0e      	ldr	r3, [pc, #56]	; (804136c <HAL_SPI_MspInit+0x88>)
 8041334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8041336:	f003 0320 	and.w	r3, r3, #32
 804133a:	60fb      	str	r3, [r7, #12]
 804133c:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 804133e:	f44f 7360 	mov.w	r3, #896	; 0x380
 8041342:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8041344:	2302      	movs	r3, #2
 8041346:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8041348:	2300      	movs	r3, #0
 804134a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 804134c:	2300      	movs	r3, #0
 804134e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8041350:	2305      	movs	r3, #5
 8041352:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8041354:	f107 0314 	add.w	r3, r7, #20
 8041358:	4619      	mov	r1, r3
 804135a:	4805      	ldr	r0, [pc, #20]	; (8041370 <HAL_SPI_MspInit+0x8c>)
 804135c:	f002 fb9c 	bl	8043a98 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 8041360:	bf00      	nop
 8041362:	3728      	adds	r7, #40	; 0x28
 8041364:	46bd      	mov	sp, r7
 8041366:	bd80      	pop	{r7, pc}
 8041368:	40015000 	.word	0x40015000
 804136c:	40023800 	.word	0x40023800
 8041370:	40021400 	.word	0x40021400

08041374 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8041374:	b580      	push	{r7, lr}
 8041376:	b082      	sub	sp, #8
 8041378:	af00      	add	r7, sp, #0
 804137a:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 804137c:	687b      	ldr	r3, [r7, #4]
 804137e:	681b      	ldr	r3, [r3, #0]
 8041380:	4a08      	ldr	r2, [pc, #32]	; (80413a4 <HAL_SPI_MspDeInit+0x30>)
 8041382:	4293      	cmp	r3, r2
 8041384:	d10a      	bne.n	804139c <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 8041386:	4b08      	ldr	r3, [pc, #32]	; (80413a8 <HAL_SPI_MspDeInit+0x34>)
 8041388:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 804138a:	4a07      	ldr	r2, [pc, #28]	; (80413a8 <HAL_SPI_MspDeInit+0x34>)
 804138c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8041390:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 8041392:	f44f 7160 	mov.w	r1, #896	; 0x380
 8041396:	4805      	ldr	r0, [pc, #20]	; (80413ac <HAL_SPI_MspDeInit+0x38>)
 8041398:	f002 fd2a 	bl	8043df0 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 804139c:	bf00      	nop
 804139e:	3708      	adds	r7, #8
 80413a0:	46bd      	mov	sp, r7
 80413a2:	bd80      	pop	{r7, pc}
 80413a4:	40015000 	.word	0x40015000
 80413a8:	40023800 	.word	0x40023800
 80413ac:	40021400 	.word	0x40021400

080413b0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80413b0:	b480      	push	{r7}
 80413b2:	b085      	sub	sp, #20
 80413b4:	af00      	add	r7, sp, #0
 80413b6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80413b8:	687b      	ldr	r3, [r7, #4]
 80413ba:	681b      	ldr	r3, [r3, #0]
 80413bc:	4a0b      	ldr	r2, [pc, #44]	; (80413ec <HAL_TIM_Base_MspInit+0x3c>)
 80413be:	4293      	cmp	r3, r2
 80413c0:	d10d      	bne.n	80413de <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80413c2:	2300      	movs	r3, #0
 80413c4:	60fb      	str	r3, [r7, #12]
 80413c6:	4b0a      	ldr	r3, [pc, #40]	; (80413f0 <HAL_TIM_Base_MspInit+0x40>)
 80413c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80413ca:	4a09      	ldr	r2, [pc, #36]	; (80413f0 <HAL_TIM_Base_MspInit+0x40>)
 80413cc:	f043 0301 	orr.w	r3, r3, #1
 80413d0:	6453      	str	r3, [r2, #68]	; 0x44
 80413d2:	4b07      	ldr	r3, [pc, #28]	; (80413f0 <HAL_TIM_Base_MspInit+0x40>)
 80413d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80413d6:	f003 0301 	and.w	r3, r3, #1
 80413da:	60fb      	str	r3, [r7, #12]
 80413dc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80413de:	bf00      	nop
 80413e0:	3714      	adds	r7, #20
 80413e2:	46bd      	mov	sp, r7
 80413e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80413e8:	4770      	bx	lr
 80413ea:	bf00      	nop
 80413ec:	40010000 	.word	0x40010000
 80413f0:	40023800 	.word	0x40023800

080413f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80413f4:	b580      	push	{r7, lr}
 80413f6:	b08a      	sub	sp, #40	; 0x28
 80413f8:	af00      	add	r7, sp, #0
 80413fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80413fc:	f107 0314 	add.w	r3, r7, #20
 8041400:	2200      	movs	r2, #0
 8041402:	601a      	str	r2, [r3, #0]
 8041404:	605a      	str	r2, [r3, #4]
 8041406:	609a      	str	r2, [r3, #8]
 8041408:	60da      	str	r2, [r3, #12]
 804140a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 804140c:	687b      	ldr	r3, [r7, #4]
 804140e:	681b      	ldr	r3, [r3, #0]
 8041410:	4a19      	ldr	r2, [pc, #100]	; (8041478 <HAL_UART_MspInit+0x84>)
 8041412:	4293      	cmp	r3, r2
 8041414:	d12c      	bne.n	8041470 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8041416:	2300      	movs	r3, #0
 8041418:	613b      	str	r3, [r7, #16]
 804141a:	4b18      	ldr	r3, [pc, #96]	; (804147c <HAL_UART_MspInit+0x88>)
 804141c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 804141e:	4a17      	ldr	r2, [pc, #92]	; (804147c <HAL_UART_MspInit+0x88>)
 8041420:	f043 0310 	orr.w	r3, r3, #16
 8041424:	6453      	str	r3, [r2, #68]	; 0x44
 8041426:	4b15      	ldr	r3, [pc, #84]	; (804147c <HAL_UART_MspInit+0x88>)
 8041428:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 804142a:	f003 0310 	and.w	r3, r3, #16
 804142e:	613b      	str	r3, [r7, #16]
 8041430:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8041432:	2300      	movs	r3, #0
 8041434:	60fb      	str	r3, [r7, #12]
 8041436:	4b11      	ldr	r3, [pc, #68]	; (804147c <HAL_UART_MspInit+0x88>)
 8041438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804143a:	4a10      	ldr	r2, [pc, #64]	; (804147c <HAL_UART_MspInit+0x88>)
 804143c:	f043 0301 	orr.w	r3, r3, #1
 8041440:	6313      	str	r3, [r2, #48]	; 0x30
 8041442:	4b0e      	ldr	r3, [pc, #56]	; (804147c <HAL_UART_MspInit+0x88>)
 8041444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8041446:	f003 0301 	and.w	r3, r3, #1
 804144a:	60fb      	str	r3, [r7, #12]
 804144c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 804144e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8041452:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8041454:	2302      	movs	r3, #2
 8041456:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8041458:	2300      	movs	r3, #0
 804145a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 804145c:	2303      	movs	r3, #3
 804145e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8041460:	2307      	movs	r3, #7
 8041462:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8041464:	f107 0314 	add.w	r3, r7, #20
 8041468:	4619      	mov	r1, r3
 804146a:	4805      	ldr	r0, [pc, #20]	; (8041480 <HAL_UART_MspInit+0x8c>)
 804146c:	f002 fb14 	bl	8043a98 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8041470:	bf00      	nop
 8041472:	3728      	adds	r7, #40	; 0x28
 8041474:	46bd      	mov	sp, r7
 8041476:	bd80      	pop	{r7, pc}
 8041478:	40011000 	.word	0x40011000
 804147c:	40023800 	.word	0x40023800
 8041480:	40020000 	.word	0x40020000

08041484 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8041484:	b580      	push	{r7, lr}
 8041486:	b086      	sub	sp, #24
 8041488:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 804148a:	1d3b      	adds	r3, r7, #4
 804148c:	2200      	movs	r2, #0
 804148e:	601a      	str	r2, [r3, #0]
 8041490:	605a      	str	r2, [r3, #4]
 8041492:	609a      	str	r2, [r3, #8]
 8041494:	60da      	str	r2, [r3, #12]
 8041496:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8041498:	4b3b      	ldr	r3, [pc, #236]	; (8041588 <HAL_FMC_MspInit+0x104>)
 804149a:	681b      	ldr	r3, [r3, #0]
 804149c:	2b00      	cmp	r3, #0
 804149e:	d16f      	bne.n	8041580 <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 80414a0:	4b39      	ldr	r3, [pc, #228]	; (8041588 <HAL_FMC_MspInit+0x104>)
 80414a2:	2201      	movs	r2, #1
 80414a4:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 80414a6:	2300      	movs	r3, #0
 80414a8:	603b      	str	r3, [r7, #0]
 80414aa:	4b38      	ldr	r3, [pc, #224]	; (804158c <HAL_FMC_MspInit+0x108>)
 80414ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80414ae:	4a37      	ldr	r2, [pc, #220]	; (804158c <HAL_FMC_MspInit+0x108>)
 80414b0:	f043 0301 	orr.w	r3, r3, #1
 80414b4:	6393      	str	r3, [r2, #56]	; 0x38
 80414b6:	4b35      	ldr	r3, [pc, #212]	; (804158c <HAL_FMC_MspInit+0x108>)
 80414b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80414ba:	f003 0301 	and.w	r3, r3, #1
 80414be:	603b      	str	r3, [r7, #0]
 80414c0:	683b      	ldr	r3, [r7, #0]
  PB5   ------> FMC_SDCKE1
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 80414c2:	f64f 033f 	movw	r3, #63551	; 0xf83f
 80414c6:	607b      	str	r3, [r7, #4]
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80414c8:	2302      	movs	r3, #2
 80414ca:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80414cc:	2300      	movs	r3, #0
 80414ce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80414d0:	2303      	movs	r3, #3
 80414d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80414d4:	230c      	movs	r3, #12
 80414d6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80414d8:	1d3b      	adds	r3, r7, #4
 80414da:	4619      	mov	r1, r3
 80414dc:	482c      	ldr	r0, [pc, #176]	; (8041590 <HAL_FMC_MspInit+0x10c>)
 80414de:	f002 fadb 	bl	8043a98 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDNWE_Pin;
 80414e2:	2301      	movs	r3, #1
 80414e4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80414e6:	2302      	movs	r3, #2
 80414e8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80414ea:	2300      	movs	r3, #0
 80414ec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80414ee:	2303      	movs	r3, #3
 80414f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80414f2:	230c      	movs	r3, #12
 80414f4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 80414f6:	1d3b      	adds	r3, r7, #4
 80414f8:	4619      	mov	r1, r3
 80414fa:	4826      	ldr	r0, [pc, #152]	; (8041594 <HAL_FMC_MspInit+0x110>)
 80414fc:	f002 facc 	bl	8043a98 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 8041500:	f248 1333 	movw	r3, #33075	; 0x8133
 8041504:	607b      	str	r3, [r7, #4]
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8041506:	2302      	movs	r3, #2
 8041508:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 804150a:	2300      	movs	r3, #0
 804150c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 804150e:	2303      	movs	r3, #3
 8041510:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8041512:	230c      	movs	r3, #12
 8041514:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8041516:	1d3b      	adds	r3, r7, #4
 8041518:	4619      	mov	r1, r3
 804151a:	481f      	ldr	r0, [pc, #124]	; (8041598 <HAL_FMC_MspInit+0x114>)
 804151c:	f002 fabc 	bl	8043a98 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8041520:	f64f 7383 	movw	r3, #65411	; 0xff83
 8041524:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8041526:	2302      	movs	r3, #2
 8041528:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 804152a:	2300      	movs	r3, #0
 804152c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 804152e:	2303      	movs	r3, #3
 8041530:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8041532:	230c      	movs	r3, #12
 8041534:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8041536:	1d3b      	adds	r3, r7, #4
 8041538:	4619      	mov	r1, r3
 804153a:	4818      	ldr	r0, [pc, #96]	; (804159c <HAL_FMC_MspInit+0x118>)
 804153c:	f002 faac 	bl	8043a98 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8041540:	f24c 7303 	movw	r3, #50947	; 0xc703
 8041544:	607b      	str	r3, [r7, #4]
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8041546:	2302      	movs	r3, #2
 8041548:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 804154a:	2300      	movs	r3, #0
 804154c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 804154e:	2303      	movs	r3, #3
 8041550:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8041552:	230c      	movs	r3, #12
 8041554:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8041556:	1d3b      	adds	r3, r7, #4
 8041558:	4619      	mov	r1, r3
 804155a:	4811      	ldr	r0, [pc, #68]	; (80415a0 <HAL_FMC_MspInit+0x11c>)
 804155c:	f002 fa9c 	bl	8043a98 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8041560:	2360      	movs	r3, #96	; 0x60
 8041562:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8041564:	2302      	movs	r3, #2
 8041566:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8041568:	2300      	movs	r3, #0
 804156a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 804156c:	2303      	movs	r3, #3
 804156e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8041570:	230c      	movs	r3, #12
 8041572:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8041574:	1d3b      	adds	r3, r7, #4
 8041576:	4619      	mov	r1, r3
 8041578:	480a      	ldr	r0, [pc, #40]	; (80415a4 <HAL_FMC_MspInit+0x120>)
 804157a:	f002 fa8d 	bl	8043a98 <HAL_GPIO_Init>
 804157e:	e000      	b.n	8041582 <HAL_FMC_MspInit+0xfe>
    return;
 8041580:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8041582:	3718      	adds	r7, #24
 8041584:	46bd      	mov	sp, r7
 8041586:	bd80      	pop	{r7, pc}
 8041588:	200003bc 	.word	0x200003bc
 804158c:	40023800 	.word	0x40023800
 8041590:	40021400 	.word	0x40021400
 8041594:	40020800 	.word	0x40020800
 8041598:	40021800 	.word	0x40021800
 804159c:	40021000 	.word	0x40021000
 80415a0:	40020c00 	.word	0x40020c00
 80415a4:	40020400 	.word	0x40020400

080415a8 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 80415a8:	b580      	push	{r7, lr}
 80415aa:	b082      	sub	sp, #8
 80415ac:	af00      	add	r7, sp, #0
 80415ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 80415b0:	f7ff ff68 	bl	8041484 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 80415b4:	bf00      	nop
 80415b6:	3708      	adds	r7, #8
 80415b8:	46bd      	mov	sp, r7
 80415ba:	bd80      	pop	{r7, pc}

080415bc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80415bc:	b580      	push	{r7, lr}
 80415be:	b08e      	sub	sp, #56	; 0x38
 80415c0:	af00      	add	r7, sp, #0
 80415c2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80415c4:	2300      	movs	r3, #0
 80415c6:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80415c8:	2300      	movs	r3, #0
 80415ca:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80415cc:	2300      	movs	r3, #0
 80415ce:	60fb      	str	r3, [r7, #12]
 80415d0:	4b33      	ldr	r3, [pc, #204]	; (80416a0 <HAL_InitTick+0xe4>)
 80415d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80415d4:	4a32      	ldr	r2, [pc, #200]	; (80416a0 <HAL_InitTick+0xe4>)
 80415d6:	f043 0310 	orr.w	r3, r3, #16
 80415da:	6413      	str	r3, [r2, #64]	; 0x40
 80415dc:	4b30      	ldr	r3, [pc, #192]	; (80416a0 <HAL_InitTick+0xe4>)
 80415de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80415e0:	f003 0310 	and.w	r3, r3, #16
 80415e4:	60fb      	str	r3, [r7, #12]
 80415e6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80415e8:	f107 0210 	add.w	r2, r7, #16
 80415ec:	f107 0314 	add.w	r3, r7, #20
 80415f0:	4611      	mov	r1, r2
 80415f2:	4618      	mov	r0, r3
 80415f4:	f005 fbac 	bl	8046d50 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80415f8:	6a3b      	ldr	r3, [r7, #32]
 80415fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80415fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80415fe:	2b00      	cmp	r3, #0
 8041600:	d103      	bne.n	804160a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8041602:	f005 fb7d 	bl	8046d00 <HAL_RCC_GetPCLK1Freq>
 8041606:	6378      	str	r0, [r7, #52]	; 0x34
 8041608:	e004      	b.n	8041614 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 804160a:	f005 fb79 	bl	8046d00 <HAL_RCC_GetPCLK1Freq>
 804160e:	4603      	mov	r3, r0
 8041610:	005b      	lsls	r3, r3, #1
 8041612:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8041614:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8041616:	4a23      	ldr	r2, [pc, #140]	; (80416a4 <HAL_InitTick+0xe8>)
 8041618:	fba2 2303 	umull	r2, r3, r2, r3
 804161c:	0c9b      	lsrs	r3, r3, #18
 804161e:	3b01      	subs	r3, #1
 8041620:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8041622:	4b21      	ldr	r3, [pc, #132]	; (80416a8 <HAL_InitTick+0xec>)
 8041624:	4a21      	ldr	r2, [pc, #132]	; (80416ac <HAL_InitTick+0xf0>)
 8041626:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8041628:	4b1f      	ldr	r3, [pc, #124]	; (80416a8 <HAL_InitTick+0xec>)
 804162a:	f240 32e7 	movw	r2, #999	; 0x3e7
 804162e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8041630:	4a1d      	ldr	r2, [pc, #116]	; (80416a8 <HAL_InitTick+0xec>)
 8041632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8041634:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8041636:	4b1c      	ldr	r3, [pc, #112]	; (80416a8 <HAL_InitTick+0xec>)
 8041638:	2200      	movs	r2, #0
 804163a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 804163c:	4b1a      	ldr	r3, [pc, #104]	; (80416a8 <HAL_InitTick+0xec>)
 804163e:	2200      	movs	r2, #0
 8041640:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8041642:	4b19      	ldr	r3, [pc, #100]	; (80416a8 <HAL_InitTick+0xec>)
 8041644:	2200      	movs	r2, #0
 8041646:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8041648:	4817      	ldr	r0, [pc, #92]	; (80416a8 <HAL_InitTick+0xec>)
 804164a:	f006 fbe3 	bl	8047e14 <HAL_TIM_Base_Init>
 804164e:	4603      	mov	r3, r0
 8041650:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8041654:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8041658:	2b00      	cmp	r3, #0
 804165a:	d11b      	bne.n	8041694 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 804165c:	4812      	ldr	r0, [pc, #72]	; (80416a8 <HAL_InitTick+0xec>)
 804165e:	f006 fc29 	bl	8047eb4 <HAL_TIM_Base_Start_IT>
 8041662:	4603      	mov	r3, r0
 8041664:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8041668:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 804166c:	2b00      	cmp	r3, #0
 804166e:	d111      	bne.n	8041694 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8041670:	2036      	movs	r0, #54	; 0x36
 8041672:	f001 fc88 	bl	8042f86 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8041676:	687b      	ldr	r3, [r7, #4]
 8041678:	2b0f      	cmp	r3, #15
 804167a:	d808      	bhi.n	804168e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 804167c:	2200      	movs	r2, #0
 804167e:	6879      	ldr	r1, [r7, #4]
 8041680:	2036      	movs	r0, #54	; 0x36
 8041682:	f001 fc64 	bl	8042f4e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8041686:	4a0a      	ldr	r2, [pc, #40]	; (80416b0 <HAL_InitTick+0xf4>)
 8041688:	687b      	ldr	r3, [r7, #4]
 804168a:	6013      	str	r3, [r2, #0]
 804168c:	e002      	b.n	8041694 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 804168e:	2301      	movs	r3, #1
 8041690:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8041694:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8041698:	4618      	mov	r0, r3
 804169a:	3738      	adds	r7, #56	; 0x38
 804169c:	46bd      	mov	sp, r7
 804169e:	bd80      	pop	{r7, pc}
 80416a0:	40023800 	.word	0x40023800
 80416a4:	431bde83 	.word	0x431bde83
 80416a8:	200003c0 	.word	0x200003c0
 80416ac:	40001000 	.word	0x40001000
 80416b0:	20000054 	.word	0x20000054

080416b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80416b4:	b480      	push	{r7}
 80416b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80416b8:	e7fe      	b.n	80416b8 <NMI_Handler+0x4>

080416ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80416ba:	b480      	push	{r7}
 80416bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80416be:	e7fe      	b.n	80416be <HardFault_Handler+0x4>

080416c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80416c0:	b480      	push	{r7}
 80416c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80416c4:	e7fe      	b.n	80416c4 <MemManage_Handler+0x4>

080416c6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80416c6:	b480      	push	{r7}
 80416c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80416ca:	e7fe      	b.n	80416ca <BusFault_Handler+0x4>

080416cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80416cc:	b480      	push	{r7}
 80416ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80416d0:	e7fe      	b.n	80416d0 <UsageFault_Handler+0x4>

080416d2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80416d2:	b480      	push	{r7}
 80416d4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80416d6:	bf00      	nop
 80416d8:	46bd      	mov	sp, r7
 80416da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80416de:	4770      	bx	lr

080416e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80416e0:	b480      	push	{r7}
 80416e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80416e4:	bf00      	nop
 80416e6:	46bd      	mov	sp, r7
 80416e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80416ec:	4770      	bx	lr

080416ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80416ee:	b480      	push	{r7}
 80416f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80416f2:	bf00      	nop
 80416f4:	46bd      	mov	sp, r7
 80416f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80416fa:	4770      	bx	lr

080416fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80416fc:	b480      	push	{r7}
 80416fe:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8041700:	bf00      	nop
 8041702:	46bd      	mov	sp, r7
 8041704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041708:	4770      	bx	lr
	...

0804170c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 804170c:	b580      	push	{r7, lr}
 804170e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8041710:	4802      	ldr	r0, [pc, #8]	; (804171c <TIM6_DAC_IRQHandler+0x10>)
 8041712:	f006 fc3f 	bl	8047f94 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8041716:	bf00      	nop
 8041718:	bd80      	pop	{r7, pc}
 804171a:	bf00      	nop
 804171c:	200003c0 	.word	0x200003c0

08041720 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8041720:	b580      	push	{r7, lr}
 8041722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_HS);
 8041724:	4802      	ldr	r0, [pc, #8]	; (8041730 <OTG_HS_IRQHandler+0x10>)
 8041726:	f002 ff0b 	bl	8044540 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 804172a:	bf00      	nop
 804172c:	bd80      	pop	{r7, pc}
 804172e:	bf00      	nop
 8041730:	20000a40 	.word	0x20000a40

08041734 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8041734:	b580      	push	{r7, lr}
 8041736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8041738:	4802      	ldr	r0, [pc, #8]	; (8041744 <LTDC_IRQHandler+0x10>)
 804173a:	f004 fb31 	bl	8045da0 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 804173e:	bf00      	nop
 8041740:	bd80      	pop	{r7, pc}
 8041742:	bf00      	nop
 8041744:	20000198 	.word	0x20000198

08041748 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8041748:	b580      	push	{r7, lr}
 804174a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 804174c:	4802      	ldr	r0, [pc, #8]	; (8041758 <DMA2D_IRQHandler+0x10>)
 804174e:	f001 ff64 	bl	804361a <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8041752:	bf00      	nop
 8041754:	bd80      	pop	{r7, pc}
 8041756:	bf00      	nop
 8041758:	20000104 	.word	0x20000104

0804175c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 804175c:	b580      	push	{r7, lr}
 804175e:	b086      	sub	sp, #24
 8041760:	af00      	add	r7, sp, #0
 8041762:	60f8      	str	r0, [r7, #12]
 8041764:	60b9      	str	r1, [r7, #8]
 8041766:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8041768:	2300      	movs	r3, #0
 804176a:	617b      	str	r3, [r7, #20]
 804176c:	e00a      	b.n	8041784 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 804176e:	f3af 8000 	nop.w
 8041772:	4601      	mov	r1, r0
 8041774:	68bb      	ldr	r3, [r7, #8]
 8041776:	1c5a      	adds	r2, r3, #1
 8041778:	60ba      	str	r2, [r7, #8]
 804177a:	b2ca      	uxtb	r2, r1
 804177c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 804177e:	697b      	ldr	r3, [r7, #20]
 8041780:	3301      	adds	r3, #1
 8041782:	617b      	str	r3, [r7, #20]
 8041784:	697a      	ldr	r2, [r7, #20]
 8041786:	687b      	ldr	r3, [r7, #4]
 8041788:	429a      	cmp	r2, r3
 804178a:	dbf0      	blt.n	804176e <_read+0x12>
  }

  return len;
 804178c:	687b      	ldr	r3, [r7, #4]
}
 804178e:	4618      	mov	r0, r3
 8041790:	3718      	adds	r7, #24
 8041792:	46bd      	mov	sp, r7
 8041794:	bd80      	pop	{r7, pc}

08041796 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8041796:	b580      	push	{r7, lr}
 8041798:	b086      	sub	sp, #24
 804179a:	af00      	add	r7, sp, #0
 804179c:	60f8      	str	r0, [r7, #12]
 804179e:	60b9      	str	r1, [r7, #8]
 80417a0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80417a2:	2300      	movs	r3, #0
 80417a4:	617b      	str	r3, [r7, #20]
 80417a6:	e009      	b.n	80417bc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80417a8:	68bb      	ldr	r3, [r7, #8]
 80417aa:	1c5a      	adds	r2, r3, #1
 80417ac:	60ba      	str	r2, [r7, #8]
 80417ae:	781b      	ldrb	r3, [r3, #0]
 80417b0:	4618      	mov	r0, r3
 80417b2:	f7ff fb61 	bl	8040e78 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80417b6:	697b      	ldr	r3, [r7, #20]
 80417b8:	3301      	adds	r3, #1
 80417ba:	617b      	str	r3, [r7, #20]
 80417bc:	697a      	ldr	r2, [r7, #20]
 80417be:	687b      	ldr	r3, [r7, #4]
 80417c0:	429a      	cmp	r2, r3
 80417c2:	dbf1      	blt.n	80417a8 <_write+0x12>
  }
  return len;
 80417c4:	687b      	ldr	r3, [r7, #4]
}
 80417c6:	4618      	mov	r0, r3
 80417c8:	3718      	adds	r7, #24
 80417ca:	46bd      	mov	sp, r7
 80417cc:	bd80      	pop	{r7, pc}

080417ce <_close>:

int _close(int file)
{
 80417ce:	b480      	push	{r7}
 80417d0:	b083      	sub	sp, #12
 80417d2:	af00      	add	r7, sp, #0
 80417d4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80417d6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80417da:	4618      	mov	r0, r3
 80417dc:	370c      	adds	r7, #12
 80417de:	46bd      	mov	sp, r7
 80417e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80417e4:	4770      	bx	lr

080417e6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80417e6:	b480      	push	{r7}
 80417e8:	b083      	sub	sp, #12
 80417ea:	af00      	add	r7, sp, #0
 80417ec:	6078      	str	r0, [r7, #4]
 80417ee:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80417f0:	683b      	ldr	r3, [r7, #0]
 80417f2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80417f6:	605a      	str	r2, [r3, #4]
  return 0;
 80417f8:	2300      	movs	r3, #0
}
 80417fa:	4618      	mov	r0, r3
 80417fc:	370c      	adds	r7, #12
 80417fe:	46bd      	mov	sp, r7
 8041800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041804:	4770      	bx	lr

08041806 <_isatty>:

int _isatty(int file)
{
 8041806:	b480      	push	{r7}
 8041808:	b083      	sub	sp, #12
 804180a:	af00      	add	r7, sp, #0
 804180c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 804180e:	2301      	movs	r3, #1
}
 8041810:	4618      	mov	r0, r3
 8041812:	370c      	adds	r7, #12
 8041814:	46bd      	mov	sp, r7
 8041816:	f85d 7b04 	ldr.w	r7, [sp], #4
 804181a:	4770      	bx	lr

0804181c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 804181c:	b480      	push	{r7}
 804181e:	b085      	sub	sp, #20
 8041820:	af00      	add	r7, sp, #0
 8041822:	60f8      	str	r0, [r7, #12]
 8041824:	60b9      	str	r1, [r7, #8]
 8041826:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8041828:	2300      	movs	r3, #0
}
 804182a:	4618      	mov	r0, r3
 804182c:	3714      	adds	r7, #20
 804182e:	46bd      	mov	sp, r7
 8041830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041834:	4770      	bx	lr
	...

08041838 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8041838:	b580      	push	{r7, lr}
 804183a:	b086      	sub	sp, #24
 804183c:	af00      	add	r7, sp, #0
 804183e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8041840:	4a14      	ldr	r2, [pc, #80]	; (8041894 <_sbrk+0x5c>)
 8041842:	4b15      	ldr	r3, [pc, #84]	; (8041898 <_sbrk+0x60>)
 8041844:	1ad3      	subs	r3, r2, r3
 8041846:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8041848:	697b      	ldr	r3, [r7, #20]
 804184a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 804184c:	4b13      	ldr	r3, [pc, #76]	; (804189c <_sbrk+0x64>)
 804184e:	681b      	ldr	r3, [r3, #0]
 8041850:	2b00      	cmp	r3, #0
 8041852:	d102      	bne.n	804185a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8041854:	4b11      	ldr	r3, [pc, #68]	; (804189c <_sbrk+0x64>)
 8041856:	4a12      	ldr	r2, [pc, #72]	; (80418a0 <_sbrk+0x68>)
 8041858:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 804185a:	4b10      	ldr	r3, [pc, #64]	; (804189c <_sbrk+0x64>)
 804185c:	681a      	ldr	r2, [r3, #0]
 804185e:	687b      	ldr	r3, [r7, #4]
 8041860:	4413      	add	r3, r2
 8041862:	693a      	ldr	r2, [r7, #16]
 8041864:	429a      	cmp	r2, r3
 8041866:	d207      	bcs.n	8041878 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8041868:	f00a ff14 	bl	804c694 <__errno>
 804186c:	4603      	mov	r3, r0
 804186e:	220c      	movs	r2, #12
 8041870:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8041872:	f04f 33ff 	mov.w	r3, #4294967295
 8041876:	e009      	b.n	804188c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8041878:	4b08      	ldr	r3, [pc, #32]	; (804189c <_sbrk+0x64>)
 804187a:	681b      	ldr	r3, [r3, #0]
 804187c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 804187e:	4b07      	ldr	r3, [pc, #28]	; (804189c <_sbrk+0x64>)
 8041880:	681a      	ldr	r2, [r3, #0]
 8041882:	687b      	ldr	r3, [r7, #4]
 8041884:	4413      	add	r3, r2
 8041886:	4a05      	ldr	r2, [pc, #20]	; (804189c <_sbrk+0x64>)
 8041888:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 804188a:	68fb      	ldr	r3, [r7, #12]
}
 804188c:	4618      	mov	r0, r3
 804188e:	3718      	adds	r7, #24
 8041890:	46bd      	mov	sp, r7
 8041892:	bd80      	pop	{r7, pc}
 8041894:	20030000 	.word	0x20030000
 8041898:	00000400 	.word	0x00000400
 804189c:	20000408 	.word	0x20000408
 80418a0:	20000d58 	.word	0x20000d58

080418a4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80418a4:	b480      	push	{r7}
 80418a6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80418a8:	4b07      	ldr	r3, [pc, #28]	; (80418c8 <SystemInit+0x24>)
 80418aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80418ae:	4a06      	ldr	r2, [pc, #24]	; (80418c8 <SystemInit+0x24>)
 80418b0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80418b4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 80418b8:	4b03      	ldr	r3, [pc, #12]	; (80418c8 <SystemInit+0x24>)
 80418ba:	4a04      	ldr	r2, [pc, #16]	; (80418cc <SystemInit+0x28>)
 80418bc:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 80418be:	bf00      	nop
 80418c0:	46bd      	mov	sp, r7
 80418c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80418c6:	4770      	bx	lr
 80418c8:	e000ed00 	.word	0xe000ed00
 80418cc:	08040000 	.word	0x08040000

080418d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80418d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8041908 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80418d4:	480d      	ldr	r0, [pc, #52]	; (804190c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80418d6:	490e      	ldr	r1, [pc, #56]	; (8041910 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80418d8:	4a0e      	ldr	r2, [pc, #56]	; (8041914 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80418da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80418dc:	e002      	b.n	80418e4 <LoopCopyDataInit>

080418de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80418de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80418e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80418e2:	3304      	adds	r3, #4

080418e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80418e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80418e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80418e8:	d3f9      	bcc.n	80418de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80418ea:	4a0b      	ldr	r2, [pc, #44]	; (8041918 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80418ec:	4c0b      	ldr	r4, [pc, #44]	; (804191c <LoopFillZerobss+0x26>)
  movs r3, #0
 80418ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80418f0:	e001      	b.n	80418f6 <LoopFillZerobss>

080418f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80418f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80418f4:	3204      	adds	r2, #4

080418f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80418f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80418f8:	d3fb      	bcc.n	80418f2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80418fa:	f7ff ffd3 	bl	80418a4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80418fe:	f00a fecf 	bl	804c6a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8041902:	f7fe fe47 	bl	8040594 <main>
  bx  lr    
 8041906:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8041908:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 804190c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8041910:	200000e0 	.word	0x200000e0
  ldr r2, =_sidata
 8041914:	0804fbb8 	.word	0x0804fbb8
  ldr r2, =_sbss
 8041918:	200000e0 	.word	0x200000e0
  ldr r4, =_ebss
 804191c:	20000d54 	.word	0x20000d54

08041920 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8041920:	e7fe      	b.n	8041920 <ADC_IRQHandler>

08041922 <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8041922:	b580      	push	{r7, lr}
 8041924:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8041926:	f000 fa5d 	bl	8041de4 <LCD_IO_Init>
  
  /* Configure LCD */
  ili9341_WriteReg(0xCA);
 804192a:	20ca      	movs	r0, #202	; 0xca
 804192c:	f000 f95d 	bl	8041bea <ili9341_WriteReg>
  ili9341_WriteData(0xC3);
 8041930:	20c3      	movs	r0, #195	; 0xc3
 8041932:	f000 f967 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x08);
 8041936:	2008      	movs	r0, #8
 8041938:	f000 f964 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x50);
 804193c:	2050      	movs	r0, #80	; 0x50
 804193e:	f000 f961 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERB);
 8041942:	20cf      	movs	r0, #207	; 0xcf
 8041944:	f000 f951 	bl	8041bea <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8041948:	2000      	movs	r0, #0
 804194a:	f000 f95b 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0xC1);
 804194e:	20c1      	movs	r0, #193	; 0xc1
 8041950:	f000 f958 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x30);
 8041954:	2030      	movs	r0, #48	; 0x30
 8041956:	f000 f955 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER_SEQ);
 804195a:	20ed      	movs	r0, #237	; 0xed
 804195c:	f000 f945 	bl	8041bea <ili9341_WriteReg>
  ili9341_WriteData(0x64);
 8041960:	2064      	movs	r0, #100	; 0x64
 8041962:	f000 f94f 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x03);
 8041966:	2003      	movs	r0, #3
 8041968:	f000 f94c 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x12);
 804196c:	2012      	movs	r0, #18
 804196e:	f000 f949 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x81);
 8041972:	2081      	movs	r0, #129	; 0x81
 8041974:	f000 f946 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCA);
 8041978:	20e8      	movs	r0, #232	; 0xe8
 804197a:	f000 f936 	bl	8041bea <ili9341_WriteReg>
  ili9341_WriteData(0x85);
 804197e:	2085      	movs	r0, #133	; 0x85
 8041980:	f000 f940 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8041984:	2000      	movs	r0, #0
 8041986:	f000 f93d 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 804198a:	2078      	movs	r0, #120	; 0x78
 804198c:	f000 f93a 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERA);
 8041990:	20cb      	movs	r0, #203	; 0xcb
 8041992:	f000 f92a 	bl	8041bea <ili9341_WriteReg>
  ili9341_WriteData(0x39);
 8041996:	2039      	movs	r0, #57	; 0x39
 8041998:	f000 f934 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x2C);
 804199c:	202c      	movs	r0, #44	; 0x2c
 804199e:	f000 f931 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80419a2:	2000      	movs	r0, #0
 80419a4:	f000 f92e 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x34);
 80419a8:	2034      	movs	r0, #52	; 0x34
 80419aa:	f000 f92b 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x02);
 80419ae:	2002      	movs	r0, #2
 80419b0:	f000 f928 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteReg(LCD_PRC);
 80419b4:	20f7      	movs	r0, #247	; 0xf7
 80419b6:	f000 f918 	bl	8041bea <ili9341_WriteReg>
  ili9341_WriteData(0x20);
 80419ba:	2020      	movs	r0, #32
 80419bc:	f000 f922 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCB);
 80419c0:	20ea      	movs	r0, #234	; 0xea
 80419c2:	f000 f912 	bl	8041bea <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80419c6:	2000      	movs	r0, #0
 80419c8:	f000 f91c 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80419cc:	2000      	movs	r0, #0
 80419ce:	f000 f919 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteReg(LCD_FRMCTR1);
 80419d2:	20b1      	movs	r0, #177	; 0xb1
 80419d4:	f000 f909 	bl	8041bea <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80419d8:	2000      	movs	r0, #0
 80419da:	f000 f913 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 80419de:	201b      	movs	r0, #27
 80419e0:	f000 f910 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 80419e4:	20b6      	movs	r0, #182	; 0xb6
 80419e6:	f000 f900 	bl	8041bea <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 80419ea:	200a      	movs	r0, #10
 80419ec:	f000 f90a 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0xA2);
 80419f0:	20a2      	movs	r0, #162	; 0xa2
 80419f2:	f000 f907 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER1);
 80419f6:	20c0      	movs	r0, #192	; 0xc0
 80419f8:	f000 f8f7 	bl	8041bea <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 80419fc:	2010      	movs	r0, #16
 80419fe:	f000 f901 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER2);
 8041a02:	20c1      	movs	r0, #193	; 0xc1
 8041a04:	f000 f8f1 	bl	8041bea <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8041a08:	2010      	movs	r0, #16
 8041a0a:	f000 f8fb 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM1);
 8041a0e:	20c5      	movs	r0, #197	; 0xc5
 8041a10:	f000 f8eb 	bl	8041bea <ili9341_WriteReg>
  ili9341_WriteData(0x45);
 8041a14:	2045      	movs	r0, #69	; 0x45
 8041a16:	f000 f8f5 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x15);
 8041a1a:	2015      	movs	r0, #21
 8041a1c:	f000 f8f2 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM2);
 8041a20:	20c7      	movs	r0, #199	; 0xc7
 8041a22:	f000 f8e2 	bl	8041bea <ili9341_WriteReg>
  ili9341_WriteData(0x90);
 8041a26:	2090      	movs	r0, #144	; 0x90
 8041a28:	f000 f8ec 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteReg(LCD_MAC);
 8041a2c:	2036      	movs	r0, #54	; 0x36
 8041a2e:	f000 f8dc 	bl	8041bea <ili9341_WriteReg>
  ili9341_WriteData(0xC8);
 8041a32:	20c8      	movs	r0, #200	; 0xc8
 8041a34:	f000 f8e6 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteReg(LCD_3GAMMA_EN);
 8041a38:	20f2      	movs	r0, #242	; 0xf2
 8041a3a:	f000 f8d6 	bl	8041bea <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8041a3e:	2000      	movs	r0, #0
 8041a40:	f000 f8e0 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteReg(LCD_RGB_INTERFACE);
 8041a44:	20b0      	movs	r0, #176	; 0xb0
 8041a46:	f000 f8d0 	bl	8041bea <ili9341_WriteReg>
  ili9341_WriteData(0xC2);
 8041a4a:	20c2      	movs	r0, #194	; 0xc2
 8041a4c:	f000 f8da 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8041a50:	20b6      	movs	r0, #182	; 0xb6
 8041a52:	f000 f8ca 	bl	8041bea <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8041a56:	200a      	movs	r0, #10
 8041a58:	f000 f8d4 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0xA7);
 8041a5c:	20a7      	movs	r0, #167	; 0xa7
 8041a5e:	f000 f8d1 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x27);
 8041a62:	2027      	movs	r0, #39	; 0x27
 8041a64:	f000 f8ce 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8041a68:	2004      	movs	r0, #4
 8041a6a:	f000 f8cb 	bl	8041c04 <ili9341_WriteData>
  
  /* Colomn address set */
  ili9341_WriteReg(LCD_COLUMN_ADDR);
 8041a6e:	202a      	movs	r0, #42	; 0x2a
 8041a70:	f000 f8bb 	bl	8041bea <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8041a74:	2000      	movs	r0, #0
 8041a76:	f000 f8c5 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8041a7a:	2000      	movs	r0, #0
 8041a7c:	f000 f8c2 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8041a80:	2000      	movs	r0, #0
 8041a82:	f000 f8bf 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0xEF);
 8041a86:	20ef      	movs	r0, #239	; 0xef
 8041a88:	f000 f8bc 	bl	8041c04 <ili9341_WriteData>
  /* Page address set */
  ili9341_WriteReg(LCD_PAGE_ADDR);
 8041a8c:	202b      	movs	r0, #43	; 0x2b
 8041a8e:	f000 f8ac 	bl	8041bea <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8041a92:	2000      	movs	r0, #0
 8041a94:	f000 f8b6 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8041a98:	2000      	movs	r0, #0
 8041a9a:	f000 f8b3 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x01);
 8041a9e:	2001      	movs	r0, #1
 8041aa0:	f000 f8b0 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x3F);
 8041aa4:	203f      	movs	r0, #63	; 0x3f
 8041aa6:	f000 f8ad 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteReg(LCD_INTERFACE);
 8041aaa:	20f6      	movs	r0, #246	; 0xf6
 8041aac:	f000 f89d 	bl	8041bea <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8041ab0:	2001      	movs	r0, #1
 8041ab2:	f000 f8a7 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8041ab6:	2000      	movs	r0, #0
 8041ab8:	f000 f8a4 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x06);
 8041abc:	2006      	movs	r0, #6
 8041abe:	f000 f8a1 	bl	8041c04 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_GRAM);
 8041ac2:	202c      	movs	r0, #44	; 0x2c
 8041ac4:	f000 f891 	bl	8041bea <ili9341_WriteReg>
  LCD_Delay(200);
 8041ac8:	20c8      	movs	r0, #200	; 0xc8
 8041aca:	f000 fa79 	bl	8041fc0 <LCD_Delay>
  
  ili9341_WriteReg(LCD_GAMMA);
 8041ace:	2026      	movs	r0, #38	; 0x26
 8041ad0:	f000 f88b 	bl	8041bea <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8041ad4:	2001      	movs	r0, #1
 8041ad6:	f000 f895 	bl	8041c04 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_PGAMMA);
 8041ada:	20e0      	movs	r0, #224	; 0xe0
 8041adc:	f000 f885 	bl	8041bea <ili9341_WriteReg>
  ili9341_WriteData(0x0F);
 8041ae0:	200f      	movs	r0, #15
 8041ae2:	f000 f88f 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x29);
 8041ae6:	2029      	movs	r0, #41	; 0x29
 8041ae8:	f000 f88c 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x24);
 8041aec:	2024      	movs	r0, #36	; 0x24
 8041aee:	f000 f889 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8041af2:	200c      	movs	r0, #12
 8041af4:	f000 f886 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x0E);
 8041af8:	200e      	movs	r0, #14
 8041afa:	f000 f883 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8041afe:	2009      	movs	r0, #9
 8041b00:	f000 f880 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x4E);
 8041b04:	204e      	movs	r0, #78	; 0x4e
 8041b06:	f000 f87d 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8041b0a:	2078      	movs	r0, #120	; 0x78
 8041b0c:	f000 f87a 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x3C);
 8041b10:	203c      	movs	r0, #60	; 0x3c
 8041b12:	f000 f877 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8041b16:	2009      	movs	r0, #9
 8041b18:	f000 f874 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x13);
 8041b1c:	2013      	movs	r0, #19
 8041b1e:	f000 f871 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8041b22:	2005      	movs	r0, #5
 8041b24:	f000 f86e 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x17);
 8041b28:	2017      	movs	r0, #23
 8041b2a:	f000 f86b 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8041b2e:	2011      	movs	r0, #17
 8041b30:	f000 f868 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8041b34:	2000      	movs	r0, #0
 8041b36:	f000 f865 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteReg(LCD_NGAMMA);
 8041b3a:	20e1      	movs	r0, #225	; 0xe1
 8041b3c:	f000 f855 	bl	8041bea <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8041b40:	2000      	movs	r0, #0
 8041b42:	f000 f85f 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x16);
 8041b46:	2016      	movs	r0, #22
 8041b48:	f000 f85c 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8041b4c:	201b      	movs	r0, #27
 8041b4e:	f000 f859 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8041b52:	2004      	movs	r0, #4
 8041b54:	f000 f856 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8041b58:	2011      	movs	r0, #17
 8041b5a:	f000 f853 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x07);
 8041b5e:	2007      	movs	r0, #7
 8041b60:	f000 f850 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x31);
 8041b64:	2031      	movs	r0, #49	; 0x31
 8041b66:	f000 f84d 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x33);
 8041b6a:	2033      	movs	r0, #51	; 0x33
 8041b6c:	f000 f84a 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x42);
 8041b70:	2042      	movs	r0, #66	; 0x42
 8041b72:	f000 f847 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8041b76:	2005      	movs	r0, #5
 8041b78:	f000 f844 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8041b7c:	200c      	movs	r0, #12
 8041b7e:	f000 f841 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x0A);
 8041b82:	200a      	movs	r0, #10
 8041b84:	f000 f83e 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x28);
 8041b88:	2028      	movs	r0, #40	; 0x28
 8041b8a:	f000 f83b 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x2F);
 8041b8e:	202f      	movs	r0, #47	; 0x2f
 8041b90:	f000 f838 	bl	8041c04 <ili9341_WriteData>
  ili9341_WriteData(0x0F);
 8041b94:	200f      	movs	r0, #15
 8041b96:	f000 f835 	bl	8041c04 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_SLEEP_OUT);
 8041b9a:	2011      	movs	r0, #17
 8041b9c:	f000 f825 	bl	8041bea <ili9341_WriteReg>
  LCD_Delay(200);
 8041ba0:	20c8      	movs	r0, #200	; 0xc8
 8041ba2:	f000 fa0d 	bl	8041fc0 <LCD_Delay>
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8041ba6:	2029      	movs	r0, #41	; 0x29
 8041ba8:	f000 f81f 	bl	8041bea <ili9341_WriteReg>
  /* GRAM start writing */
  ili9341_WriteReg(LCD_GRAM);
 8041bac:	202c      	movs	r0, #44	; 0x2c
 8041bae:	f000 f81c 	bl	8041bea <ili9341_WriteReg>
}
 8041bb2:	bf00      	nop
 8041bb4:	bd80      	pop	{r7, pc}

08041bb6 <ili9341_ReadID>:
  * @brief  Disables the Display.
  * @param  None
  * @retval LCD Register Value.
  */
uint16_t ili9341_ReadID(void)
{
 8041bb6:	b580      	push	{r7, lr}
 8041bb8:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 8041bba:	f000 f913 	bl	8041de4 <LCD_IO_Init>
  return ((uint16_t)ili9341_ReadData(LCD_READ_ID4, LCD_READ_ID4_SIZE));
 8041bbe:	2103      	movs	r1, #3
 8041bc0:	20d3      	movs	r0, #211	; 0xd3
 8041bc2:	f000 f82c 	bl	8041c1e <ili9341_ReadData>
 8041bc6:	4603      	mov	r3, r0
 8041bc8:	b29b      	uxth	r3, r3
}
 8041bca:	4618      	mov	r0, r3
 8041bcc:	bd80      	pop	{r7, pc}

08041bce <ili9341_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOn(void)
{
 8041bce:	b580      	push	{r7, lr}
 8041bd0:	af00      	add	r7, sp, #0
  /* Display On */
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8041bd2:	2029      	movs	r0, #41	; 0x29
 8041bd4:	f000 f809 	bl	8041bea <ili9341_WriteReg>
}
 8041bd8:	bf00      	nop
 8041bda:	bd80      	pop	{r7, pc}

08041bdc <ili9341_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOff(void)
{
 8041bdc:	b580      	push	{r7, lr}
 8041bde:	af00      	add	r7, sp, #0
  /* Display Off */
  ili9341_WriteReg(LCD_DISPLAY_OFF);
 8041be0:	2028      	movs	r0, #40	; 0x28
 8041be2:	f000 f802 	bl	8041bea <ili9341_WriteReg>
}
 8041be6:	bf00      	nop
 8041be8:	bd80      	pop	{r7, pc}

08041bea <ili9341_WriteReg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
 8041bea:	b580      	push	{r7, lr}
 8041bec:	b082      	sub	sp, #8
 8041bee:	af00      	add	r7, sp, #0
 8041bf0:	4603      	mov	r3, r0
 8041bf2:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8041bf4:	79fb      	ldrb	r3, [r7, #7]
 8041bf6:	4618      	mov	r0, r3
 8041bf8:	f000 f98e 	bl	8041f18 <LCD_IO_WriteReg>
}
 8041bfc:	bf00      	nop
 8041bfe:	3708      	adds	r7, #8
 8041c00:	46bd      	mov	sp, r7
 8041c02:	bd80      	pop	{r7, pc}

08041c04 <ili9341_WriteData>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
 8041c04:	b580      	push	{r7, lr}
 8041c06:	b082      	sub	sp, #8
 8041c08:	af00      	add	r7, sp, #0
 8041c0a:	4603      	mov	r3, r0
 8041c0c:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 8041c0e:	88fb      	ldrh	r3, [r7, #6]
 8041c10:	4618      	mov	r0, r3
 8041c12:	f000 f95f 	bl	8041ed4 <LCD_IO_WriteData>
}
 8041c16:	bf00      	nop
 8041c18:	3708      	adds	r7, #8
 8041c1a:	46bd      	mov	sp, r7
 8041c1c:	bd80      	pop	{r7, pc}

08041c1e <ili9341_ReadData>:
  * @param  RegValue: Address of the register to read
  * @param  ReadSize: Number of bytes to read
  * @retval LCD Register Value.
  */
uint32_t ili9341_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 8041c1e:	b580      	push	{r7, lr}
 8041c20:	b082      	sub	sp, #8
 8041c22:	af00      	add	r7, sp, #0
 8041c24:	4603      	mov	r3, r0
 8041c26:	460a      	mov	r2, r1
 8041c28:	80fb      	strh	r3, [r7, #6]
 8041c2a:	4613      	mov	r3, r2
 8041c2c:	717b      	strb	r3, [r7, #5]
  /* Read a max of 4 bytes */
  return (LCD_IO_ReadData(RegValue, ReadSize));
 8041c2e:	797a      	ldrb	r2, [r7, #5]
 8041c30:	88fb      	ldrh	r3, [r7, #6]
 8041c32:	4611      	mov	r1, r2
 8041c34:	4618      	mov	r0, r3
 8041c36:	f000 f991 	bl	8041f5c <LCD_IO_ReadData>
 8041c3a:	4603      	mov	r3, r0
}
 8041c3c:	4618      	mov	r0, r3
 8041c3e:	3708      	adds	r7, #8
 8041c40:	46bd      	mov	sp, r7
 8041c42:	bd80      	pop	{r7, pc}

08041c44 <ili9341_GetLcdPixelWidth>:
  * @brief  Get LCD PIXEL WIDTH.
  * @param  None
  * @retval LCD PIXEL WIDTH.
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
 8041c44:	b480      	push	{r7}
 8041c46:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
 8041c48:	23f0      	movs	r3, #240	; 0xf0
}
 8041c4a:	4618      	mov	r0, r3
 8041c4c:	46bd      	mov	sp, r7
 8041c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041c52:	4770      	bx	lr

08041c54 <ili9341_GetLcdPixelHeight>:
  * @brief  Get LCD PIXEL HEIGHT.
  * @param  None
  * @retval LCD PIXEL HEIGHT.
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
 8041c54:	b480      	push	{r7}
 8041c56:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
 8041c58:	f44f 73a0 	mov.w	r3, #320	; 0x140
}
 8041c5c:	4618      	mov	r0, r3
 8041c5e:	46bd      	mov	sp, r7
 8041c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041c64:	4770      	bx	lr
	...

08041c68 <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 8041c68:	b580      	push	{r7, lr}
 8041c6a:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8041c6c:	4819      	ldr	r0, [pc, #100]	; (8041cd4 <SPIx_Init+0x6c>)
 8041c6e:	f005 ff92 	bl	8047b96 <HAL_SPI_GetState>
 8041c72:	4603      	mov	r3, r0
 8041c74:	2b00      	cmp	r3, #0
 8041c76:	d12b      	bne.n	8041cd0 <SPIx_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 8041c78:	4b16      	ldr	r3, [pc, #88]	; (8041cd4 <SPIx_Init+0x6c>)
 8041c7a:	4a17      	ldr	r2, [pc, #92]	; (8041cd8 <SPIx_Init+0x70>)
 8041c7c:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz 
    */  
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8041c7e:	4b15      	ldr	r3, [pc, #84]	; (8041cd4 <SPIx_Init+0x6c>)
 8041c80:	2218      	movs	r2, #24
 8041c82:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8041c84:	4b13      	ldr	r3, [pc, #76]	; (8041cd4 <SPIx_Init+0x6c>)
 8041c86:	2200      	movs	r2, #0
 8041c88:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 8041c8a:	4b12      	ldr	r3, [pc, #72]	; (8041cd4 <SPIx_Init+0x6c>)
 8041c8c:	2200      	movs	r2, #0
 8041c8e:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8041c90:	4b10      	ldr	r3, [pc, #64]	; (8041cd4 <SPIx_Init+0x6c>)
 8041c92:	2200      	movs	r2, #0
 8041c94:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8041c96:	4b0f      	ldr	r3, [pc, #60]	; (8041cd4 <SPIx_Init+0x6c>)
 8041c98:	2200      	movs	r2, #0
 8041c9a:	629a      	str	r2, [r3, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8041c9c:	4b0d      	ldr	r3, [pc, #52]	; (8041cd4 <SPIx_Init+0x6c>)
 8041c9e:	2207      	movs	r2, #7
 8041ca0:	62da      	str	r2, [r3, #44]	; 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 8041ca2:	4b0c      	ldr	r3, [pc, #48]	; (8041cd4 <SPIx_Init+0x6c>)
 8041ca4:	2200      	movs	r2, #0
 8041ca6:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8041ca8:	4b0a      	ldr	r3, [pc, #40]	; (8041cd4 <SPIx_Init+0x6c>)
 8041caa:	2200      	movs	r2, #0
 8041cac:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8041cae:	4b09      	ldr	r3, [pc, #36]	; (8041cd4 <SPIx_Init+0x6c>)
 8041cb0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8041cb4:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 8041cb6:	4b07      	ldr	r3, [pc, #28]	; (8041cd4 <SPIx_Init+0x6c>)
 8041cb8:	2200      	movs	r2, #0
 8041cba:	625a      	str	r2, [r3, #36]	; 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8041cbc:	4b05      	ldr	r3, [pc, #20]	; (8041cd4 <SPIx_Init+0x6c>)
 8041cbe:	f44f 7282 	mov.w	r2, #260	; 0x104
 8041cc2:	605a      	str	r2, [r3, #4]
  
    SPIx_MspInit(&SpiHandle);
 8041cc4:	4803      	ldr	r0, [pc, #12]	; (8041cd4 <SPIx_Init+0x6c>)
 8041cc6:	f000 f853 	bl	8041d70 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8041cca:	4802      	ldr	r0, [pc, #8]	; (8041cd4 <SPIx_Init+0x6c>)
 8041ccc:	f005 fac3 	bl	8047256 <HAL_SPI_Init>
  } 
}
 8041cd0:	bf00      	nop
 8041cd2:	bd80      	pop	{r7, pc}
 8041cd4:	2000040c 	.word	0x2000040c
 8041cd8:	40015000 	.word	0x40015000

08041cdc <SPIx_Read>:
  * @brief  Reads 4 bytes from device.
  * @param  ReadSize: Number of bytes to read (max 4 bytes)
  * @retval Value read on the SPI
  */
static uint32_t SPIx_Read(uint8_t ReadSize)
{
 8041cdc:	b580      	push	{r7, lr}
 8041cde:	b084      	sub	sp, #16
 8041ce0:	af00      	add	r7, sp, #0
 8041ce2:	4603      	mov	r3, r0
 8041ce4:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8041ce6:	2300      	movs	r3, #0
 8041ce8:	73fb      	strb	r3, [r7, #15]
  uint32_t readvalue;
  
  status = HAL_SPI_Receive(&SpiHandle, (uint8_t*) &readvalue, ReadSize, SpixTimeout);
 8041cea:	79fb      	ldrb	r3, [r7, #7]
 8041cec:	b29a      	uxth	r2, r3
 8041cee:	4b09      	ldr	r3, [pc, #36]	; (8041d14 <SPIx_Read+0x38>)
 8041cf0:	681b      	ldr	r3, [r3, #0]
 8041cf2:	f107 0108 	add.w	r1, r7, #8
 8041cf6:	4808      	ldr	r0, [pc, #32]	; (8041d18 <SPIx_Read+0x3c>)
 8041cf8:	f005 fc9a 	bl	8047630 <HAL_SPI_Receive>
 8041cfc:	4603      	mov	r3, r0
 8041cfe:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8041d00:	7bfb      	ldrb	r3, [r7, #15]
 8041d02:	2b00      	cmp	r3, #0
 8041d04:	d001      	beq.n	8041d0a <SPIx_Read+0x2e>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8041d06:	f000 f827 	bl	8041d58 <SPIx_Error>
  }
  
  return readvalue;
 8041d0a:	68bb      	ldr	r3, [r7, #8]
}
 8041d0c:	4618      	mov	r0, r3
 8041d0e:	3710      	adds	r7, #16
 8041d10:	46bd      	mov	sp, r7
 8041d12:	bd80      	pop	{r7, pc}
 8041d14:	2000003c 	.word	0x2000003c
 8041d18:	2000040c 	.word	0x2000040c

08041d1c <SPIx_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 8041d1c:	b580      	push	{r7, lr}
 8041d1e:	b084      	sub	sp, #16
 8041d20:	af00      	add	r7, sp, #0
 8041d22:	4603      	mov	r3, r0
 8041d24:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8041d26:	2300      	movs	r3, #0
 8041d28:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpixTimeout);
 8041d2a:	4b09      	ldr	r3, [pc, #36]	; (8041d50 <SPIx_Write+0x34>)
 8041d2c:	681b      	ldr	r3, [r3, #0]
 8041d2e:	1db9      	adds	r1, r7, #6
 8041d30:	2201      	movs	r2, #1
 8041d32:	4808      	ldr	r0, [pc, #32]	; (8041d54 <SPIx_Write+0x38>)
 8041d34:	f005 fb40 	bl	80473b8 <HAL_SPI_Transmit>
 8041d38:	4603      	mov	r3, r0
 8041d3a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8041d3c:	7bfb      	ldrb	r3, [r7, #15]
 8041d3e:	2b00      	cmp	r3, #0
 8041d40:	d001      	beq.n	8041d46 <SPIx_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8041d42:	f000 f809 	bl	8041d58 <SPIx_Error>
  }
}
 8041d46:	bf00      	nop
 8041d48:	3710      	adds	r7, #16
 8041d4a:	46bd      	mov	sp, r7
 8041d4c:	bd80      	pop	{r7, pc}
 8041d4e:	bf00      	nop
 8041d50:	2000003c 	.word	0x2000003c
 8041d54:	2000040c 	.word	0x2000040c

08041d58 <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
 8041d58:	b580      	push	{r7, lr}
 8041d5a:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8041d5c:	4803      	ldr	r0, [pc, #12]	; (8041d6c <SPIx_Error+0x14>)
 8041d5e:	f005 fb03 	bl	8047368 <HAL_SPI_DeInit>
  
  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 8041d62:	f7ff ff81 	bl	8041c68 <SPIx_Init>
}
 8041d66:	bf00      	nop
 8041d68:	bd80      	pop	{r7, pc}
 8041d6a:	bf00      	nop
 8041d6c:	2000040c 	.word	0x2000040c

08041d70 <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 8041d70:	b580      	push	{r7, lr}
 8041d72:	b08a      	sub	sp, #40	; 0x28
 8041d74:	af00      	add	r7, sp, #0
 8041d76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 8041d78:	2300      	movs	r3, #0
 8041d7a:	613b      	str	r3, [r7, #16]
 8041d7c:	4b17      	ldr	r3, [pc, #92]	; (8041ddc <SPIx_MspInit+0x6c>)
 8041d7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8041d80:	4a16      	ldr	r2, [pc, #88]	; (8041ddc <SPIx_MspInit+0x6c>)
 8041d82:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8041d86:	6453      	str	r3, [r2, #68]	; 0x44
 8041d88:	4b14      	ldr	r3, [pc, #80]	; (8041ddc <SPIx_MspInit+0x6c>)
 8041d8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8041d8c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8041d90:	613b      	str	r3, [r7, #16]
 8041d92:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8041d94:	2300      	movs	r3, #0
 8041d96:	60fb      	str	r3, [r7, #12]
 8041d98:	4b10      	ldr	r3, [pc, #64]	; (8041ddc <SPIx_MspInit+0x6c>)
 8041d9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8041d9c:	4a0f      	ldr	r2, [pc, #60]	; (8041ddc <SPIx_MspInit+0x6c>)
 8041d9e:	f043 0320 	orr.w	r3, r3, #32
 8041da2:	6313      	str	r3, [r2, #48]	; 0x30
 8041da4:	4b0d      	ldr	r3, [pc, #52]	; (8041ddc <SPIx_MspInit+0x6c>)
 8041da6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8041da8:	f003 0320 	and.w	r3, r3, #32
 8041dac:	60fb      	str	r3, [r7, #12]
 8041dae:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */    
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8041db0:	f44f 7360 	mov.w	r3, #896	; 0x380
 8041db4:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8041db6:	2302      	movs	r3, #2
 8041db8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 8041dba:	2302      	movs	r3, #2
 8041dbc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 8041dbe:	2301      	movs	r3, #1
 8041dc0:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8041dc2:	2305      	movs	r3, #5
 8041dc4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 8041dc6:	f107 0314 	add.w	r3, r7, #20
 8041dca:	4619      	mov	r1, r3
 8041dcc:	4804      	ldr	r0, [pc, #16]	; (8041de0 <SPIx_MspInit+0x70>)
 8041dce:	f001 fe63 	bl	8043a98 <HAL_GPIO_Init>
}
 8041dd2:	bf00      	nop
 8041dd4:	3728      	adds	r7, #40	; 0x28
 8041dd6:	46bd      	mov	sp, r7
 8041dd8:	bd80      	pop	{r7, pc}
 8041dda:	bf00      	nop
 8041ddc:	40023800 	.word	0x40023800
 8041de0:	40021400 	.word	0x40021400

08041de4 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8041de4:	b580      	push	{r7, lr}
 8041de6:	b088      	sub	sp, #32
 8041de8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  if(Is_LCD_IO_Initialized == 0)
 8041dea:	4b36      	ldr	r3, [pc, #216]	; (8041ec4 <LCD_IO_Init+0xe0>)
 8041dec:	781b      	ldrb	r3, [r3, #0]
 8041dee:	2b00      	cmp	r3, #0
 8041df0:	d164      	bne.n	8041ebc <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1; 
 8041df2:	4b34      	ldr	r3, [pc, #208]	; (8041ec4 <LCD_IO_Init+0xe0>)
 8041df4:	2201      	movs	r2, #1
 8041df6:	701a      	strb	r2, [r3, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8041df8:	2300      	movs	r3, #0
 8041dfa:	60bb      	str	r3, [r7, #8]
 8041dfc:	4b32      	ldr	r3, [pc, #200]	; (8041ec8 <LCD_IO_Init+0xe4>)
 8041dfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8041e00:	4a31      	ldr	r2, [pc, #196]	; (8041ec8 <LCD_IO_Init+0xe4>)
 8041e02:	f043 0308 	orr.w	r3, r3, #8
 8041e06:	6313      	str	r3, [r2, #48]	; 0x30
 8041e08:	4b2f      	ldr	r3, [pc, #188]	; (8041ec8 <LCD_IO_Init+0xe4>)
 8041e0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8041e0c:	f003 0308 	and.w	r3, r3, #8
 8041e10:	60bb      	str	r3, [r7, #8]
 8041e12:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8041e14:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8041e18:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8041e1a:	2301      	movs	r3, #1
 8041e1c:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8041e1e:	2300      	movs	r3, #0
 8041e20:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8041e22:	2302      	movs	r3, #2
 8041e24:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8041e26:	f107 030c 	add.w	r3, r7, #12
 8041e2a:	4619      	mov	r1, r3
 8041e2c:	4827      	ldr	r0, [pc, #156]	; (8041ecc <LCD_IO_Init+0xe8>)
 8041e2e:	f001 fe33 	bl	8043a98 <HAL_GPIO_Init>
    
    LCD_RDX_GPIO_CLK_ENABLE();
 8041e32:	2300      	movs	r3, #0
 8041e34:	607b      	str	r3, [r7, #4]
 8041e36:	4b24      	ldr	r3, [pc, #144]	; (8041ec8 <LCD_IO_Init+0xe4>)
 8041e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8041e3a:	4a23      	ldr	r2, [pc, #140]	; (8041ec8 <LCD_IO_Init+0xe4>)
 8041e3c:	f043 0308 	orr.w	r3, r3, #8
 8041e40:	6313      	str	r3, [r2, #48]	; 0x30
 8041e42:	4b21      	ldr	r3, [pc, #132]	; (8041ec8 <LCD_IO_Init+0xe4>)
 8041e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8041e46:	f003 0308 	and.w	r3, r3, #8
 8041e4a:	607b      	str	r3, [r7, #4]
 8041e4c:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 8041e4e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8041e52:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8041e54:	2301      	movs	r3, #1
 8041e56:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8041e58:	2300      	movs	r3, #0
 8041e5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8041e5c:	2302      	movs	r3, #2
 8041e5e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8041e60:	f107 030c 	add.w	r3, r7, #12
 8041e64:	4619      	mov	r1, r3
 8041e66:	4819      	ldr	r0, [pc, #100]	; (8041ecc <LCD_IO_Init+0xe8>)
 8041e68:	f001 fe16 	bl	8043a98 <HAL_GPIO_Init>
    
    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8041e6c:	2300      	movs	r3, #0
 8041e6e:	603b      	str	r3, [r7, #0]
 8041e70:	4b15      	ldr	r3, [pc, #84]	; (8041ec8 <LCD_IO_Init+0xe4>)
 8041e72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8041e74:	4a14      	ldr	r2, [pc, #80]	; (8041ec8 <LCD_IO_Init+0xe4>)
 8041e76:	f043 0304 	orr.w	r3, r3, #4
 8041e7a:	6313      	str	r3, [r2, #48]	; 0x30
 8041e7c:	4b12      	ldr	r3, [pc, #72]	; (8041ec8 <LCD_IO_Init+0xe4>)
 8041e7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8041e80:	f003 0304 	and.w	r3, r3, #4
 8041e84:	603b      	str	r3, [r7, #0]
 8041e86:	683b      	ldr	r3, [r7, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8041e88:	2304      	movs	r3, #4
 8041e8a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8041e8c:	2301      	movs	r3, #1
 8041e8e:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8041e90:	2300      	movs	r3, #0
 8041e92:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8041e94:	2302      	movs	r3, #2
 8041e96:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8041e98:	f107 030c 	add.w	r3, r7, #12
 8041e9c:	4619      	mov	r1, r3
 8041e9e:	480c      	ldr	r0, [pc, #48]	; (8041ed0 <LCD_IO_Init+0xec>)
 8041ea0:	f001 fdfa 	bl	8043a98 <HAL_GPIO_Init>
    
    /* Set or Reset the control line */
    LCD_CS_LOW();
 8041ea4:	2200      	movs	r2, #0
 8041ea6:	2104      	movs	r1, #4
 8041ea8:	4809      	ldr	r0, [pc, #36]	; (8041ed0 <LCD_IO_Init+0xec>)
 8041eaa:	f002 f8c5 	bl	8044038 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 8041eae:	2201      	movs	r2, #1
 8041eb0:	2104      	movs	r1, #4
 8041eb2:	4807      	ldr	r0, [pc, #28]	; (8041ed0 <LCD_IO_Init+0xec>)
 8041eb4:	f002 f8c0 	bl	8044038 <HAL_GPIO_WritePin>
    
    SPIx_Init();
 8041eb8:	f7ff fed6 	bl	8041c68 <SPIx_Init>
  }
}
 8041ebc:	bf00      	nop
 8041ebe:	3720      	adds	r7, #32
 8041ec0:	46bd      	mov	sp, r7
 8041ec2:	bd80      	pop	{r7, pc}
 8041ec4:	20000464 	.word	0x20000464
 8041ec8:	40023800 	.word	0x40023800
 8041ecc:	40020c00 	.word	0x40020c00
 8041ed0:	40020800 	.word	0x40020800

08041ed4 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue) 
{
 8041ed4:	b580      	push	{r7, lr}
 8041ed6:	b082      	sub	sp, #8
 8041ed8:	af00      	add	r7, sp, #0
 8041eda:	4603      	mov	r3, r0
 8041edc:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8041ede:	2201      	movs	r2, #1
 8041ee0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8041ee4:	480a      	ldr	r0, [pc, #40]	; (8041f10 <LCD_IO_WriteData+0x3c>)
 8041ee6:	f002 f8a7 	bl	8044038 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send data */  
  LCD_CS_LOW();
 8041eea:	2200      	movs	r2, #0
 8041eec:	2104      	movs	r1, #4
 8041eee:	4809      	ldr	r0, [pc, #36]	; (8041f14 <LCD_IO_WriteData+0x40>)
 8041ef0:	f002 f8a2 	bl	8044038 <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 8041ef4:	88fb      	ldrh	r3, [r7, #6]
 8041ef6:	4618      	mov	r0, r3
 8041ef8:	f7ff ff10 	bl	8041d1c <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8041efc:	2201      	movs	r2, #1
 8041efe:	2104      	movs	r1, #4
 8041f00:	4804      	ldr	r0, [pc, #16]	; (8041f14 <LCD_IO_WriteData+0x40>)
 8041f02:	f002 f899 	bl	8044038 <HAL_GPIO_WritePin>
}
 8041f06:	bf00      	nop
 8041f08:	3708      	adds	r7, #8
 8041f0a:	46bd      	mov	sp, r7
 8041f0c:	bd80      	pop	{r7, pc}
 8041f0e:	bf00      	nop
 8041f10:	40020c00 	.word	0x40020c00
 8041f14:	40020800 	.word	0x40020800

08041f18 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg) 
{
 8041f18:	b580      	push	{r7, lr}
 8041f1a:	b082      	sub	sp, #8
 8041f1c:	af00      	add	r7, sp, #0
 8041f1e:	4603      	mov	r3, r0
 8041f20:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8041f22:	2200      	movs	r2, #0
 8041f24:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8041f28:	480a      	ldr	r0, [pc, #40]	; (8041f54 <LCD_IO_WriteReg+0x3c>)
 8041f2a:	f002 f885 	bl	8044038 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 8041f2e:	2200      	movs	r2, #0
 8041f30:	2104      	movs	r1, #4
 8041f32:	4809      	ldr	r0, [pc, #36]	; (8041f58 <LCD_IO_WriteReg+0x40>)
 8041f34:	f002 f880 	bl	8044038 <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 8041f38:	79fb      	ldrb	r3, [r7, #7]
 8041f3a:	b29b      	uxth	r3, r3
 8041f3c:	4618      	mov	r0, r3
 8041f3e:	f7ff feed 	bl	8041d1c <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8041f42:	2201      	movs	r2, #1
 8041f44:	2104      	movs	r1, #4
 8041f46:	4804      	ldr	r0, [pc, #16]	; (8041f58 <LCD_IO_WriteReg+0x40>)
 8041f48:	f002 f876 	bl	8044038 <HAL_GPIO_WritePin>
}
 8041f4c:	bf00      	nop
 8041f4e:	3708      	adds	r7, #8
 8041f50:	46bd      	mov	sp, r7
 8041f52:	bd80      	pop	{r7, pc}
 8041f54:	40020c00 	.word	0x40020c00
 8041f58:	40020800 	.word	0x40020800

08041f5c <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize) 
{
 8041f5c:	b580      	push	{r7, lr}
 8041f5e:	b084      	sub	sp, #16
 8041f60:	af00      	add	r7, sp, #0
 8041f62:	4603      	mov	r3, r0
 8041f64:	460a      	mov	r2, r1
 8041f66:	80fb      	strh	r3, [r7, #6]
 8041f68:	4613      	mov	r3, r2
 8041f6a:	717b      	strb	r3, [r7, #5]
  uint32_t readvalue = 0;
 8041f6c:	2300      	movs	r3, #0
 8041f6e:	60fb      	str	r3, [r7, #12]

  /* Select: Chip Select low */
  LCD_CS_LOW();
 8041f70:	2200      	movs	r2, #0
 8041f72:	2104      	movs	r1, #4
 8041f74:	4810      	ldr	r0, [pc, #64]	; (8041fb8 <LCD_IO_ReadData+0x5c>)
 8041f76:	f002 f85f 	bl	8044038 <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8041f7a:	2200      	movs	r2, #0
 8041f7c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8041f80:	480e      	ldr	r0, [pc, #56]	; (8041fbc <LCD_IO_ReadData+0x60>)
 8041f82:	f002 f859 	bl	8044038 <HAL_GPIO_WritePin>
  
  SPIx_Write(RegValue);
 8041f86:	88fb      	ldrh	r3, [r7, #6]
 8041f88:	4618      	mov	r0, r3
 8041f8a:	f7ff fec7 	bl	8041d1c <SPIx_Write>
  
  readvalue = SPIx_Read(ReadSize);
 8041f8e:	797b      	ldrb	r3, [r7, #5]
 8041f90:	4618      	mov	r0, r3
 8041f92:	f7ff fea3 	bl	8041cdc <SPIx_Read>
 8041f96:	60f8      	str	r0, [r7, #12]

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8041f98:	2201      	movs	r2, #1
 8041f9a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8041f9e:	4807      	ldr	r0, [pc, #28]	; (8041fbc <LCD_IO_ReadData+0x60>)
 8041fa0:	f002 f84a 	bl	8044038 <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8041fa4:	2201      	movs	r2, #1
 8041fa6:	2104      	movs	r1, #4
 8041fa8:	4803      	ldr	r0, [pc, #12]	; (8041fb8 <LCD_IO_ReadData+0x5c>)
 8041faa:	f002 f845 	bl	8044038 <HAL_GPIO_WritePin>
  
  return readvalue;
 8041fae:	68fb      	ldr	r3, [r7, #12]
}
 8041fb0:	4618      	mov	r0, r3
 8041fb2:	3710      	adds	r7, #16
 8041fb4:	46bd      	mov	sp, r7
 8041fb6:	bd80      	pop	{r7, pc}
 8041fb8:	40020800 	.word	0x40020800
 8041fbc:	40020c00 	.word	0x40020c00

08041fc0 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8041fc0:	b580      	push	{r7, lr}
 8041fc2:	b082      	sub	sp, #8
 8041fc4:	af00      	add	r7, sp, #0
 8041fc6:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8041fc8:	6878      	ldr	r0, [r7, #4]
 8041fca:	f000 fecd 	bl	8042d68 <HAL_Delay>
}
 8041fce:	bf00      	nop
 8041fd0:	3708      	adds	r7, #8
 8041fd2:	46bd      	mov	sp, r7
 8041fd4:	bd80      	pop	{r7, pc}
	...

08041fd8 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{ 
 8041fd8:	b580      	push	{r7, lr}
 8041fda:	af00      	add	r7, sp, #0
  /* PIN EXTC is not connected to VDD and then LCD_READ_ID4 is not accessible. */
  /* In this case, ReadID function is bypassed.*/  
  /*if(ili9341_drv.ReadID() == ILI9341_ID)*/

    /* LTDC Configuration ----------------------------------------------------*/
    LtdcHandler.Instance = LTDC;
 8041fdc:	4b2d      	ldr	r3, [pc, #180]	; (8042094 <BSP_LCD_Init+0xbc>)
 8041fde:	4a2e      	ldr	r2, [pc, #184]	; (8042098 <BSP_LCD_Init+0xc0>)
 8041fe0:	601a      	str	r2, [r3, #0]
          ActiveH=320 (323-2-2+1)
          VFP=4 (327-320-2-2+1)
      */
    
    /* Configure horizontal synchronization width */
    LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 8041fe2:	4b2c      	ldr	r3, [pc, #176]	; (8042094 <BSP_LCD_Init+0xbc>)
 8041fe4:	2209      	movs	r2, #9
 8041fe6:	615a      	str	r2, [r3, #20]
    /* Configure vertical synchronization height */
    LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 8041fe8:	4b2a      	ldr	r3, [pc, #168]	; (8042094 <BSP_LCD_Init+0xbc>)
 8041fea:	2201      	movs	r2, #1
 8041fec:	619a      	str	r2, [r3, #24]
    /* Configure accumulated horizontal back porch */
    LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 8041fee:	4b29      	ldr	r3, [pc, #164]	; (8042094 <BSP_LCD_Init+0xbc>)
 8041ff0:	221d      	movs	r2, #29
 8041ff2:	61da      	str	r2, [r3, #28]
    /* Configure accumulated vertical back porch */
    LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 8041ff4:	4b27      	ldr	r3, [pc, #156]	; (8042094 <BSP_LCD_Init+0xbc>)
 8041ff6:	2203      	movs	r2, #3
 8041ff8:	621a      	str	r2, [r3, #32]
    /* Configure accumulated active width */
    LtdcHandler.Init.AccumulatedActiveW = 269;
 8041ffa:	4b26      	ldr	r3, [pc, #152]	; (8042094 <BSP_LCD_Init+0xbc>)
 8041ffc:	f240 120d 	movw	r2, #269	; 0x10d
 8042000:	625a      	str	r2, [r3, #36]	; 0x24
    /* Configure accumulated active height */
    LtdcHandler.Init.AccumulatedActiveH = 323;
 8042002:	4b24      	ldr	r3, [pc, #144]	; (8042094 <BSP_LCD_Init+0xbc>)
 8042004:	f240 1243 	movw	r2, #323	; 0x143
 8042008:	629a      	str	r2, [r3, #40]	; 0x28
    /* Configure total width */
    LtdcHandler.Init.TotalWidth = 279;
 804200a:	4b22      	ldr	r3, [pc, #136]	; (8042094 <BSP_LCD_Init+0xbc>)
 804200c:	f240 1217 	movw	r2, #279	; 0x117
 8042010:	62da      	str	r2, [r3, #44]	; 0x2c
    /* Configure total height */
    LtdcHandler.Init.TotalHeigh = 327;
 8042012:	4b20      	ldr	r3, [pc, #128]	; (8042094 <BSP_LCD_Init+0xbc>)
 8042014:	f240 1247 	movw	r2, #327	; 0x147
 8042018:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Configure R,G,B component values for LCD background color */
    LtdcHandler.Init.Backcolor.Red= 0;
 804201a:	4b1e      	ldr	r3, [pc, #120]	; (8042094 <BSP_LCD_Init+0xbc>)
 804201c:	2200      	movs	r2, #0
 804201e:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
    LtdcHandler.Init.Backcolor.Blue= 0;
 8042022:	4b1c      	ldr	r3, [pc, #112]	; (8042094 <BSP_LCD_Init+0xbc>)
 8042024:	2200      	movs	r2, #0
 8042026:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    LtdcHandler.Init.Backcolor.Green= 0;
 804202a:	4b1a      	ldr	r3, [pc, #104]	; (8042094 <BSP_LCD_Init+0xbc>)
 804202c:	2200      	movs	r2, #0
 804202e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    /* LCD clock configuration */
    /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
    /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
    /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
    /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8042032:	4b1a      	ldr	r3, [pc, #104]	; (804209c <BSP_LCD_Init+0xc4>)
 8042034:	2208      	movs	r2, #8
 8042036:	601a      	str	r2, [r3, #0]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8042038:	4b18      	ldr	r3, [pc, #96]	; (804209c <BSP_LCD_Init+0xc4>)
 804203a:	22c0      	movs	r2, #192	; 0xc0
 804203c:	611a      	str	r2, [r3, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 804203e:	4b17      	ldr	r3, [pc, #92]	; (804209c <BSP_LCD_Init+0xc4>)
 8042040:	2204      	movs	r2, #4
 8042042:	619a      	str	r2, [r3, #24]
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8042044:	4b15      	ldr	r3, [pc, #84]	; (804209c <BSP_LCD_Init+0xc4>)
 8042046:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 804204a:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct); 
 804204c:	4813      	ldr	r0, [pc, #76]	; (804209c <BSP_LCD_Init+0xc4>)
 804204e:	f004 feb1 	bl	8046db4 <HAL_RCCEx_PeriphCLKConfig>
    
    /* Polarity */
    LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8042052:	4b10      	ldr	r3, [pc, #64]	; (8042094 <BSP_LCD_Init+0xbc>)
 8042054:	2200      	movs	r2, #0
 8042056:	605a      	str	r2, [r3, #4]
    LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8042058:	4b0e      	ldr	r3, [pc, #56]	; (8042094 <BSP_LCD_Init+0xbc>)
 804205a:	2200      	movs	r2, #0
 804205c:	609a      	str	r2, [r3, #8]
    LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 804205e:	4b0d      	ldr	r3, [pc, #52]	; (8042094 <BSP_LCD_Init+0xbc>)
 8042060:	2200      	movs	r2, #0
 8042062:	60da      	str	r2, [r3, #12]
    LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8042064:	4b0b      	ldr	r3, [pc, #44]	; (8042094 <BSP_LCD_Init+0xbc>)
 8042066:	2200      	movs	r2, #0
 8042068:	611a      	str	r2, [r3, #16]
    
    BSP_LCD_MspInit();
 804206a:	f000 fa83 	bl	8042574 <BSP_LCD_MspInit>
    HAL_LTDC_Init(&LtdcHandler); 
 804206e:	4809      	ldr	r0, [pc, #36]	; (8042094 <BSP_LCD_Init+0xbc>)
 8042070:	f003 fdc6 	bl	8045c00 <HAL_LTDC_Init>
    
    /* Select the device */
    LcdDrv = &ili9341_drv;
 8042074:	4b0a      	ldr	r3, [pc, #40]	; (80420a0 <BSP_LCD_Init+0xc8>)
 8042076:	4a0b      	ldr	r2, [pc, #44]	; (80420a4 <BSP_LCD_Init+0xcc>)
 8042078:	601a      	str	r2, [r3, #0]

    /* LCD Init */	 
    LcdDrv->Init();
 804207a:	4b09      	ldr	r3, [pc, #36]	; (80420a0 <BSP_LCD_Init+0xc8>)
 804207c:	681b      	ldr	r3, [r3, #0]
 804207e:	681b      	ldr	r3, [r3, #0]
 8042080:	4798      	blx	r3

    /* Initialize the SDRAM */
    BSP_SDRAM_Init();
 8042082:	f000 fc65 	bl	8042950 <BSP_SDRAM_Init>

    /* Initialize the font */
    BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8042086:	4808      	ldr	r0, [pc, #32]	; (80420a8 <BSP_LCD_Init+0xd0>)
 8042088:	f000 f920 	bl	80422cc <BSP_LCD_SetFont>

  return LCD_OK;
 804208c:	2300      	movs	r3, #0
}  
 804208e:	4618      	mov	r0, r3
 8042090:	bd80      	pop	{r7, pc}
 8042092:	bf00      	nop
 8042094:	20000468 	.word	0x20000468
 8042098:	40016800 	.word	0x40016800
 804209c:	20000550 	.word	0x20000550
 80420a0:	2000059c 	.word	0x2000059c
 80420a4:	20000004 	.word	0x20000004
 80420a8:	20000040 	.word	0x20000040

080420ac <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 80420ac:	b580      	push	{r7, lr}
 80420ae:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelWidth();
 80420b0:	4b03      	ldr	r3, [pc, #12]	; (80420c0 <BSP_LCD_GetXSize+0x14>)
 80420b2:	681b      	ldr	r3, [r3, #0]
 80420b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80420b6:	4798      	blx	r3
 80420b8:	4603      	mov	r3, r0
}
 80420ba:	4618      	mov	r0, r3
 80420bc:	bd80      	pop	{r7, pc}
 80420be:	bf00      	nop
 80420c0:	2000059c 	.word	0x2000059c

080420c4 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.  
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 80420c4:	b580      	push	{r7, lr}
 80420c6:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelHeight();
 80420c8:	4b03      	ldr	r3, [pc, #12]	; (80420d8 <BSP_LCD_GetYSize+0x14>)
 80420ca:	681b      	ldr	r3, [r3, #0]
 80420cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80420ce:	4798      	blx	r3
 80420d0:	4603      	mov	r3, r0
}
 80420d2:	4618      	mov	r0, r3
 80420d4:	bd80      	pop	{r7, pc}
 80420d6:	bf00      	nop
 80420d8:	2000059c 	.word	0x2000059c

080420dc <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background. 
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 80420dc:	b580      	push	{r7, lr}
 80420de:	b090      	sub	sp, #64	; 0x40
 80420e0:	af00      	add	r7, sp, #0
 80420e2:	4603      	mov	r3, r0
 80420e4:	6039      	str	r1, [r7, #0]
 80420e6:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef   Layercfg;

 /* Layer Init */
  Layercfg.WindowX0 = 0;
 80420e8:	2300      	movs	r3, #0
 80420ea:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 80420ec:	f7ff ffde 	bl	80420ac <BSP_LCD_GetXSize>
 80420f0:	4603      	mov	r3, r0
 80420f2:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 80420f4:	2300      	movs	r3, #0
 80420f6:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 80420f8:	f7ff ffe4 	bl	80420c4 <BSP_LCD_GetYSize>
 80420fc:	4603      	mov	r3, r0
 80420fe:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8042100:	2300      	movs	r3, #0
 8042102:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 8042104:	683b      	ldr	r3, [r7, #0]
 8042106:	633b      	str	r3, [r7, #48]	; 0x30
  Layercfg.Alpha = 255;
 8042108:	23ff      	movs	r3, #255	; 0xff
 804210a:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 804210c:	2300      	movs	r3, #0
 804210e:	627b      	str	r3, [r7, #36]	; 0x24
  Layercfg.Backcolor.Blue = 0;
 8042110:	2300      	movs	r3, #0
 8042112:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  Layercfg.Backcolor.Green = 0;
 8042116:	2300      	movs	r3, #0
 8042118:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  Layercfg.Backcolor.Red = 0;
 804211c:	2300      	movs	r3, #0
 804211e:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8042122:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8042126:	62bb      	str	r3, [r7, #40]	; 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8042128:	2307      	movs	r3, #7
 804212a:	62fb      	str	r3, [r7, #44]	; 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 804212c:	f7ff ffbe 	bl	80420ac <BSP_LCD_GetXSize>
 8042130:	4603      	mov	r3, r0
 8042132:	637b      	str	r3, [r7, #52]	; 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 8042134:	f7ff ffc6 	bl	80420c4 <BSP_LCD_GetYSize>
 8042138:	4603      	mov	r3, r0
 804213a:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex); 
 804213c:	88fa      	ldrh	r2, [r7, #6]
 804213e:	f107 030c 	add.w	r3, r7, #12
 8042142:	4619      	mov	r1, r3
 8042144:	4814      	ldr	r0, [pc, #80]	; (8042198 <BSP_LCD_LayerDefaultInit+0xbc>)
 8042146:	f003 feed 	bl	8045f24 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 804214a:	88fa      	ldrh	r2, [r7, #6]
 804214c:	4913      	ldr	r1, [pc, #76]	; (804219c <BSP_LCD_LayerDefaultInit+0xc0>)
 804214e:	4613      	mov	r3, r2
 8042150:	005b      	lsls	r3, r3, #1
 8042152:	4413      	add	r3, r2
 8042154:	009b      	lsls	r3, r3, #2
 8042156:	440b      	add	r3, r1
 8042158:	3304      	adds	r3, #4
 804215a:	f04f 32ff 	mov.w	r2, #4294967295
 804215e:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8042160:	88fa      	ldrh	r2, [r7, #6]
 8042162:	490e      	ldr	r1, [pc, #56]	; (804219c <BSP_LCD_LayerDefaultInit+0xc0>)
 8042164:	4613      	mov	r3, r2
 8042166:	005b      	lsls	r3, r3, #1
 8042168:	4413      	add	r3, r2
 804216a:	009b      	lsls	r3, r3, #2
 804216c:	440b      	add	r3, r1
 804216e:	3308      	adds	r3, #8
 8042170:	4a0b      	ldr	r2, [pc, #44]	; (80421a0 <BSP_LCD_LayerDefaultInit+0xc4>)
 8042172:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 8042174:	88fa      	ldrh	r2, [r7, #6]
 8042176:	4909      	ldr	r1, [pc, #36]	; (804219c <BSP_LCD_LayerDefaultInit+0xc0>)
 8042178:	4613      	mov	r3, r2
 804217a:	005b      	lsls	r3, r3, #1
 804217c:	4413      	add	r3, r2
 804217e:	009b      	lsls	r3, r3, #2
 8042180:	440b      	add	r3, r1
 8042182:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 8042186:	601a      	str	r2, [r3, #0]

  /* Dithering activation */
  HAL_LTDC_EnableDither(&LtdcHandler);
 8042188:	4803      	ldr	r0, [pc, #12]	; (8042198 <BSP_LCD_LayerDefaultInit+0xbc>)
 804218a:	f003 ff87 	bl	804609c <HAL_LTDC_EnableDither>
}
 804218e:	bf00      	nop
 8042190:	3740      	adds	r7, #64	; 0x40
 8042192:	46bd      	mov	sp, r7
 8042194:	bd80      	pop	{r7, pc}
 8042196:	bf00      	nop
 8042198:	20000468 	.word	0x20000468
 804219c:	20000584 	.word	0x20000584
 80421a0:	20000040 	.word	0x20000040

080421a4 <BSP_LCD_SelectLayer>:
/**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: the Layer foreground or background.
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 80421a4:	b480      	push	{r7}
 80421a6:	b083      	sub	sp, #12
 80421a8:	af00      	add	r7, sp, #0
 80421aa:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 80421ac:	4a04      	ldr	r2, [pc, #16]	; (80421c0 <BSP_LCD_SelectLayer+0x1c>)
 80421ae:	687b      	ldr	r3, [r7, #4]
 80421b0:	6013      	str	r3, [r2, #0]
}
 80421b2:	bf00      	nop
 80421b4:	370c      	adds	r7, #12
 80421b6:	46bd      	mov	sp, r7
 80421b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80421bc:	4770      	bx	lr
 80421be:	bf00      	nop
 80421c0:	20000580 	.word	0x20000580

080421c4 <BSP_LCD_SetLayerVisible>:
  * @param  LayerIndex: the visible Layer.
  * @param  state: new state of the specified layer.
  *    This parameter can be: ENABLE or DISABLE.  
  */
void BSP_LCD_SetLayerVisible(uint32_t LayerIndex, FunctionalState state)
{
 80421c4:	b480      	push	{r7}
 80421c6:	b083      	sub	sp, #12
 80421c8:	af00      	add	r7, sp, #0
 80421ca:	6078      	str	r0, [r7, #4]
 80421cc:	460b      	mov	r3, r1
 80421ce:	70fb      	strb	r3, [r7, #3]
  if(state == ENABLE)
 80421d0:	78fb      	ldrb	r3, [r7, #3]
 80421d2:	2b01      	cmp	r3, #1
 80421d4:	d112      	bne.n	80421fc <BSP_LCD_SetLayerVisible+0x38>
  {
    __HAL_LTDC_LAYER_ENABLE(&LtdcHandler, LayerIndex);
 80421d6:	4b19      	ldr	r3, [pc, #100]	; (804223c <BSP_LCD_SetLayerVisible+0x78>)
 80421d8:	681b      	ldr	r3, [r3, #0]
 80421da:	461a      	mov	r2, r3
 80421dc:	687b      	ldr	r3, [r7, #4]
 80421de:	01db      	lsls	r3, r3, #7
 80421e0:	4413      	add	r3, r2
 80421e2:	3384      	adds	r3, #132	; 0x84
 80421e4:	681b      	ldr	r3, [r3, #0]
 80421e6:	4a15      	ldr	r2, [pc, #84]	; (804223c <BSP_LCD_SetLayerVisible+0x78>)
 80421e8:	6812      	ldr	r2, [r2, #0]
 80421ea:	4611      	mov	r1, r2
 80421ec:	687a      	ldr	r2, [r7, #4]
 80421ee:	01d2      	lsls	r2, r2, #7
 80421f0:	440a      	add	r2, r1
 80421f2:	3284      	adds	r2, #132	; 0x84
 80421f4:	f043 0301 	orr.w	r3, r3, #1
 80421f8:	6013      	str	r3, [r2, #0]
 80421fa:	e011      	b.n	8042220 <BSP_LCD_SetLayerVisible+0x5c>
  }
  else
  {
    __HAL_LTDC_LAYER_DISABLE(&LtdcHandler, LayerIndex);
 80421fc:	4b0f      	ldr	r3, [pc, #60]	; (804223c <BSP_LCD_SetLayerVisible+0x78>)
 80421fe:	681b      	ldr	r3, [r3, #0]
 8042200:	461a      	mov	r2, r3
 8042202:	687b      	ldr	r3, [r7, #4]
 8042204:	01db      	lsls	r3, r3, #7
 8042206:	4413      	add	r3, r2
 8042208:	3384      	adds	r3, #132	; 0x84
 804220a:	681b      	ldr	r3, [r3, #0]
 804220c:	4a0b      	ldr	r2, [pc, #44]	; (804223c <BSP_LCD_SetLayerVisible+0x78>)
 804220e:	6812      	ldr	r2, [r2, #0]
 8042210:	4611      	mov	r1, r2
 8042212:	687a      	ldr	r2, [r7, #4]
 8042214:	01d2      	lsls	r2, r2, #7
 8042216:	440a      	add	r2, r1
 8042218:	3284      	adds	r2, #132	; 0x84
 804221a:	f023 0301 	bic.w	r3, r3, #1
 804221e:	6013      	str	r3, [r2, #0]
  }
  __HAL_LTDC_RELOAD_CONFIG(&LtdcHandler);
 8042220:	4b06      	ldr	r3, [pc, #24]	; (804223c <BSP_LCD_SetLayerVisible+0x78>)
 8042222:	681b      	ldr	r3, [r3, #0]
 8042224:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8042226:	4b05      	ldr	r3, [pc, #20]	; (804223c <BSP_LCD_SetLayerVisible+0x78>)
 8042228:	681b      	ldr	r3, [r3, #0]
 804222a:	f042 0201 	orr.w	r2, r2, #1
 804222e:	625a      	str	r2, [r3, #36]	; 0x24
}
 8042230:	bf00      	nop
 8042232:	370c      	adds	r7, #12
 8042234:	46bd      	mov	sp, r7
 8042236:	f85d 7b04 	ldr.w	r7, [sp], #4
 804223a:	4770      	bx	lr
 804223c:	20000468 	.word	0x20000468

08042240 <BSP_LCD_SetColorKeying>:
  * @brief  Configures and sets the color Keying.
  * @param  LayerIndex: the Layer foreground or background
  * @param  RGBValue: the Color reference
  */
void BSP_LCD_SetColorKeying(uint32_t LayerIndex, uint32_t RGBValue)
{  
 8042240:	b580      	push	{r7, lr}
 8042242:	b082      	sub	sp, #8
 8042244:	af00      	add	r7, sp, #0
 8042246:	6078      	str	r0, [r7, #4]
 8042248:	6039      	str	r1, [r7, #0]
  /* Configure and Enable the color Keying for LCD Layer */
  HAL_LTDC_ConfigColorKeying(&LtdcHandler, RGBValue, LayerIndex);
 804224a:	687a      	ldr	r2, [r7, #4]
 804224c:	6839      	ldr	r1, [r7, #0]
 804224e:	4805      	ldr	r0, [pc, #20]	; (8042264 <BSP_LCD_SetColorKeying+0x24>)
 8042250:	f003 fea6 	bl	8045fa0 <HAL_LTDC_ConfigColorKeying>
  HAL_LTDC_EnableColorKeying(&LtdcHandler, LayerIndex);
 8042254:	6879      	ldr	r1, [r7, #4]
 8042256:	4803      	ldr	r0, [pc, #12]	; (8042264 <BSP_LCD_SetColorKeying+0x24>)
 8042258:	f003 fee6 	bl	8046028 <HAL_LTDC_EnableColorKeying>
}
 804225c:	bf00      	nop
 804225e:	3708      	adds	r7, #8
 8042260:	46bd      	mov	sp, r7
 8042262:	bd80      	pop	{r7, pc}
 8042264:	20000468 	.word	0x20000468

08042268 <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the Text color.
  * @param  Color: the Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8042268:	b480      	push	{r7}
 804226a:	b083      	sub	sp, #12
 804226c:	af00      	add	r7, sp, #0
 804226e:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8042270:	4b07      	ldr	r3, [pc, #28]	; (8042290 <BSP_LCD_SetTextColor+0x28>)
 8042272:	681a      	ldr	r2, [r3, #0]
 8042274:	4907      	ldr	r1, [pc, #28]	; (8042294 <BSP_LCD_SetTextColor+0x2c>)
 8042276:	4613      	mov	r3, r2
 8042278:	005b      	lsls	r3, r3, #1
 804227a:	4413      	add	r3, r2
 804227c:	009b      	lsls	r3, r3, #2
 804227e:	440b      	add	r3, r1
 8042280:	687a      	ldr	r2, [r7, #4]
 8042282:	601a      	str	r2, [r3, #0]
}
 8042284:	bf00      	nop
 8042286:	370c      	adds	r7, #12
 8042288:	46bd      	mov	sp, r7
 804228a:	f85d 7b04 	ldr.w	r7, [sp], #4
 804228e:	4770      	bx	lr
 8042290:	20000580 	.word	0x20000580
 8042294:	20000584 	.word	0x20000584

08042298 <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the Background color.
  * @param  Color: the layer Background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8042298:	b480      	push	{r7}
 804229a:	b083      	sub	sp, #12
 804229c:	af00      	add	r7, sp, #0
 804229e:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 80422a0:	4b08      	ldr	r3, [pc, #32]	; (80422c4 <BSP_LCD_SetBackColor+0x2c>)
 80422a2:	681a      	ldr	r2, [r3, #0]
 80422a4:	4908      	ldr	r1, [pc, #32]	; (80422c8 <BSP_LCD_SetBackColor+0x30>)
 80422a6:	4613      	mov	r3, r2
 80422a8:	005b      	lsls	r3, r3, #1
 80422aa:	4413      	add	r3, r2
 80422ac:	009b      	lsls	r3, r3, #2
 80422ae:	440b      	add	r3, r1
 80422b0:	3304      	adds	r3, #4
 80422b2:	687a      	ldr	r2, [r7, #4]
 80422b4:	601a      	str	r2, [r3, #0]
}
 80422b6:	bf00      	nop
 80422b8:	370c      	adds	r7, #12
 80422ba:	46bd      	mov	sp, r7
 80422bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80422c0:	4770      	bx	lr
 80422c2:	bf00      	nop
 80422c4:	20000580 	.word	0x20000580
 80422c8:	20000584 	.word	0x20000584

080422cc <BSP_LCD_SetFont>:
/**
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 80422cc:	b480      	push	{r7}
 80422ce:	b083      	sub	sp, #12
 80422d0:	af00      	add	r7, sp, #0
 80422d2:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = pFonts;
 80422d4:	4b08      	ldr	r3, [pc, #32]	; (80422f8 <BSP_LCD_SetFont+0x2c>)
 80422d6:	681a      	ldr	r2, [r3, #0]
 80422d8:	4908      	ldr	r1, [pc, #32]	; (80422fc <BSP_LCD_SetFont+0x30>)
 80422da:	4613      	mov	r3, r2
 80422dc:	005b      	lsls	r3, r3, #1
 80422de:	4413      	add	r3, r2
 80422e0:	009b      	lsls	r3, r3, #2
 80422e2:	440b      	add	r3, r1
 80422e4:	3308      	adds	r3, #8
 80422e6:	687a      	ldr	r2, [r7, #4]
 80422e8:	601a      	str	r2, [r3, #0]
}
 80422ea:	bf00      	nop
 80422ec:	370c      	adds	r7, #12
 80422ee:	46bd      	mov	sp, r7
 80422f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80422f4:	4770      	bx	lr
 80422f6:	bf00      	nop
 80422f8:	20000580 	.word	0x20000580
 80422fc:	20000584 	.word	0x20000584

08042300 <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 8042300:	b5f0      	push	{r4, r5, r6, r7, lr}
 8042302:	b085      	sub	sp, #20
 8042304:	af02      	add	r7, sp, #8
 8042306:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8042308:	4b0f      	ldr	r3, [pc, #60]	; (8042348 <BSP_LCD_Clear+0x48>)
 804230a:	681c      	ldr	r4, [r3, #0]
 804230c:	4b0e      	ldr	r3, [pc, #56]	; (8042348 <BSP_LCD_Clear+0x48>)
 804230e:	681b      	ldr	r3, [r3, #0]
 8042310:	4a0e      	ldr	r2, [pc, #56]	; (804234c <BSP_LCD_Clear+0x4c>)
 8042312:	2134      	movs	r1, #52	; 0x34
 8042314:	fb01 f303 	mul.w	r3, r1, r3
 8042318:	4413      	add	r3, r2
 804231a:	335c      	adds	r3, #92	; 0x5c
 804231c:	681b      	ldr	r3, [r3, #0]
 804231e:	461e      	mov	r6, r3
 8042320:	f7ff fec4 	bl	80420ac <BSP_LCD_GetXSize>
 8042324:	4605      	mov	r5, r0
 8042326:	f7ff fecd 	bl	80420c4 <BSP_LCD_GetYSize>
 804232a:	4602      	mov	r2, r0
 804232c:	687b      	ldr	r3, [r7, #4]
 804232e:	9301      	str	r3, [sp, #4]
 8042330:	2300      	movs	r3, #0
 8042332:	9300      	str	r3, [sp, #0]
 8042334:	4613      	mov	r3, r2
 8042336:	462a      	mov	r2, r5
 8042338:	4631      	mov	r1, r6
 804233a:	4620      	mov	r0, r4
 804233c:	f000 fad0 	bl	80428e0 <FillBuffer>
}
 8042340:	bf00      	nop
 8042342:	370c      	adds	r7, #12
 8042344:	46bd      	mov	sp, r7
 8042346:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8042348:	20000580 	.word	0x20000580
 804234c:	20000468 	.word	0x20000468

08042350 <BSP_LCD_DisplayChar>:
  * @param  Xpos: start column address
  * @param  Ypos: the Line where to display the character shape
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8042350:	b590      	push	{r4, r7, lr}
 8042352:	b083      	sub	sp, #12
 8042354:	af00      	add	r7, sp, #0
 8042356:	4603      	mov	r3, r0
 8042358:	80fb      	strh	r3, [r7, #6]
 804235a:	460b      	mov	r3, r1
 804235c:	80bb      	strh	r3, [r7, #4]
 804235e:	4613      	mov	r3, r2
 8042360:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8042362:	4b1b      	ldr	r3, [pc, #108]	; (80423d0 <BSP_LCD_DisplayChar+0x80>)
 8042364:	681a      	ldr	r2, [r3, #0]
 8042366:	491b      	ldr	r1, [pc, #108]	; (80423d4 <BSP_LCD_DisplayChar+0x84>)
 8042368:	4613      	mov	r3, r2
 804236a:	005b      	lsls	r3, r3, #1
 804236c:	4413      	add	r3, r2
 804236e:	009b      	lsls	r3, r3, #2
 8042370:	440b      	add	r3, r1
 8042372:	3308      	adds	r3, #8
 8042374:	681b      	ldr	r3, [r3, #0]
 8042376:	6819      	ldr	r1, [r3, #0]
 8042378:	78fb      	ldrb	r3, [r7, #3]
 804237a:	f1a3 0020 	sub.w	r0, r3, #32
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 804237e:	4b14      	ldr	r3, [pc, #80]	; (80423d0 <BSP_LCD_DisplayChar+0x80>)
 8042380:	681a      	ldr	r2, [r3, #0]
 8042382:	4c14      	ldr	r4, [pc, #80]	; (80423d4 <BSP_LCD_DisplayChar+0x84>)
 8042384:	4613      	mov	r3, r2
 8042386:	005b      	lsls	r3, r3, #1
 8042388:	4413      	add	r3, r2
 804238a:	009b      	lsls	r3, r3, #2
 804238c:	4423      	add	r3, r4
 804238e:	3308      	adds	r3, #8
 8042390:	681b      	ldr	r3, [r3, #0]
 8042392:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8042394:	fb03 f000 	mul.w	r0, r3, r0
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8042398:	4b0d      	ldr	r3, [pc, #52]	; (80423d0 <BSP_LCD_DisplayChar+0x80>)
 804239a:	681a      	ldr	r2, [r3, #0]
 804239c:	4c0d      	ldr	r4, [pc, #52]	; (80423d4 <BSP_LCD_DisplayChar+0x84>)
 804239e:	4613      	mov	r3, r2
 80423a0:	005b      	lsls	r3, r3, #1
 80423a2:	4413      	add	r3, r2
 80423a4:	009b      	lsls	r3, r3, #2
 80423a6:	4423      	add	r3, r4
 80423a8:	3308      	adds	r3, #8
 80423aa:	681b      	ldr	r3, [r3, #0]
 80423ac:	889b      	ldrh	r3, [r3, #4]
 80423ae:	3307      	adds	r3, #7
 80423b0:	2b00      	cmp	r3, #0
 80423b2:	da00      	bge.n	80423b6 <BSP_LCD_DisplayChar+0x66>
 80423b4:	3307      	adds	r3, #7
 80423b6:	10db      	asrs	r3, r3, #3
 80423b8:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80423bc:	18ca      	adds	r2, r1, r3
 80423be:	88b9      	ldrh	r1, [r7, #4]
 80423c0:	88fb      	ldrh	r3, [r7, #6]
 80423c2:	4618      	mov	r0, r3
 80423c4:	f000 f9d2 	bl	804276c <DrawChar>
}
 80423c8:	bf00      	nop
 80423ca:	370c      	adds	r7, #12
 80423cc:	46bd      	mov	sp, r7
 80423ce:	bd90      	pop	{r4, r7, pc}
 80423d0:	20000580 	.word	0x20000580
 80423d4:	20000584 	.word	0x20000584

080423d8 <BSP_LCD_DisplayStringAt>:
  *                @arg CENTER_MODE 
  *                @arg RIGHT_MODE
  *                @arg LEFT_MODE   
  */
void BSP_LCD_DisplayStringAt(uint16_t X, uint16_t Y, uint8_t *pText, Text_AlignModeTypdef mode)
{
 80423d8:	b5b0      	push	{r4, r5, r7, lr}
 80423da:	b088      	sub	sp, #32
 80423dc:	af00      	add	r7, sp, #0
 80423de:	60ba      	str	r2, [r7, #8]
 80423e0:	461a      	mov	r2, r3
 80423e2:	4603      	mov	r3, r0
 80423e4:	81fb      	strh	r3, [r7, #14]
 80423e6:	460b      	mov	r3, r1
 80423e8:	81bb      	strh	r3, [r7, #12]
 80423ea:	4613      	mov	r3, r2
 80423ec:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 80423ee:	2301      	movs	r3, #1
 80423f0:	83fb      	strh	r3, [r7, #30]
 80423f2:	2300      	movs	r3, #0
 80423f4:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 80423f6:	2300      	movs	r3, #0
 80423f8:	61bb      	str	r3, [r7, #24]
 80423fa:	2300      	movs	r3, #0
 80423fc:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = pText;
 80423fe:	68bb      	ldr	r3, [r7, #8]
 8042400:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 8042402:	e002      	b.n	804240a <BSP_LCD_DisplayStringAt+0x32>
 8042404:	69bb      	ldr	r3, [r7, #24]
 8042406:	3301      	adds	r3, #1
 8042408:	61bb      	str	r3, [r7, #24]
 804240a:	697b      	ldr	r3, [r7, #20]
 804240c:	1c5a      	adds	r2, r3, #1
 804240e:	617a      	str	r2, [r7, #20]
 8042410:	781b      	ldrb	r3, [r3, #0]
 8042412:	2b00      	cmp	r3, #0
 8042414:	d1f6      	bne.n	8042404 <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 8042416:	f7ff fe49 	bl	80420ac <BSP_LCD_GetXSize>
 804241a:	4601      	mov	r1, r0
 804241c:	4b4b      	ldr	r3, [pc, #300]	; (804254c <BSP_LCD_DisplayStringAt+0x174>)
 804241e:	681a      	ldr	r2, [r3, #0]
 8042420:	484b      	ldr	r0, [pc, #300]	; (8042550 <BSP_LCD_DisplayStringAt+0x178>)
 8042422:	4613      	mov	r3, r2
 8042424:	005b      	lsls	r3, r3, #1
 8042426:	4413      	add	r3, r2
 8042428:	009b      	lsls	r3, r3, #2
 804242a:	4403      	add	r3, r0
 804242c:	3308      	adds	r3, #8
 804242e:	681b      	ldr	r3, [r3, #0]
 8042430:	889b      	ldrh	r3, [r3, #4]
 8042432:	fbb1 f3f3 	udiv	r3, r1, r3
 8042436:	613b      	str	r3, [r7, #16]
  
  switch (mode)
 8042438:	79fb      	ldrb	r3, [r7, #7]
 804243a:	2b03      	cmp	r3, #3
 804243c:	d01c      	beq.n	8042478 <BSP_LCD_DisplayStringAt+0xa0>
 804243e:	2b03      	cmp	r3, #3
 8042440:	dc33      	bgt.n	80424aa <BSP_LCD_DisplayStringAt+0xd2>
 8042442:	2b01      	cmp	r3, #1
 8042444:	d002      	beq.n	804244c <BSP_LCD_DisplayStringAt+0x74>
 8042446:	2b02      	cmp	r3, #2
 8042448:	d019      	beq.n	804247e <BSP_LCD_DisplayStringAt+0xa6>
 804244a:	e02e      	b.n	80424aa <BSP_LCD_DisplayStringAt+0xd2>
  {
  case CENTER_MODE:
    {
      refcolumn = X+ ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 804244c:	693a      	ldr	r2, [r7, #16]
 804244e:	69bb      	ldr	r3, [r7, #24]
 8042450:	1ad1      	subs	r1, r2, r3
 8042452:	4b3e      	ldr	r3, [pc, #248]	; (804254c <BSP_LCD_DisplayStringAt+0x174>)
 8042454:	681a      	ldr	r2, [r3, #0]
 8042456:	483e      	ldr	r0, [pc, #248]	; (8042550 <BSP_LCD_DisplayStringAt+0x178>)
 8042458:	4613      	mov	r3, r2
 804245a:	005b      	lsls	r3, r3, #1
 804245c:	4413      	add	r3, r2
 804245e:	009b      	lsls	r3, r3, #2
 8042460:	4403      	add	r3, r0
 8042462:	3308      	adds	r3, #8
 8042464:	681b      	ldr	r3, [r3, #0]
 8042466:	889b      	ldrh	r3, [r3, #4]
 8042468:	fb01 f303 	mul.w	r3, r1, r3
 804246c:	085b      	lsrs	r3, r3, #1
 804246e:	b29a      	uxth	r2, r3
 8042470:	89fb      	ldrh	r3, [r7, #14]
 8042472:	4413      	add	r3, r2
 8042474:	83fb      	strh	r3, [r7, #30]
      break;
 8042476:	e01b      	b.n	80424b0 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case LEFT_MODE:
    {
      refcolumn = X;
 8042478:	89fb      	ldrh	r3, [r7, #14]
 804247a:	83fb      	strh	r3, [r7, #30]
      break;
 804247c:	e018      	b.n	80424b0 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case RIGHT_MODE:
    {
      refcolumn = X + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 804247e:	693a      	ldr	r2, [r7, #16]
 8042480:	69bb      	ldr	r3, [r7, #24]
 8042482:	1ad3      	subs	r3, r2, r3
 8042484:	b299      	uxth	r1, r3
 8042486:	4b31      	ldr	r3, [pc, #196]	; (804254c <BSP_LCD_DisplayStringAt+0x174>)
 8042488:	681a      	ldr	r2, [r3, #0]
 804248a:	4831      	ldr	r0, [pc, #196]	; (8042550 <BSP_LCD_DisplayStringAt+0x178>)
 804248c:	4613      	mov	r3, r2
 804248e:	005b      	lsls	r3, r3, #1
 8042490:	4413      	add	r3, r2
 8042492:	009b      	lsls	r3, r3, #2
 8042494:	4403      	add	r3, r0
 8042496:	3308      	adds	r3, #8
 8042498:	681b      	ldr	r3, [r3, #0]
 804249a:	889b      	ldrh	r3, [r3, #4]
 804249c:	fb11 f303 	smulbb	r3, r1, r3
 80424a0:	b29a      	uxth	r2, r3
 80424a2:	89fb      	ldrh	r3, [r7, #14]
 80424a4:	4413      	add	r3, r2
 80424a6:	83fb      	strh	r3, [r7, #30]
      break;
 80424a8:	e002      	b.n	80424b0 <BSP_LCD_DisplayStringAt+0xd8>
    }
  default:
    {
      refcolumn = X;
 80424aa:	89fb      	ldrh	r3, [r7, #14]
 80424ac:	83fb      	strh	r3, [r7, #30]
      break;
 80424ae:	bf00      	nop
    }
  }

  /* Send the string character by character on LCD */
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 80424b0:	e01a      	b.n	80424e8 <BSP_LCD_DisplayStringAt+0x110>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Y, *pText);
 80424b2:	68bb      	ldr	r3, [r7, #8]
 80424b4:	781a      	ldrb	r2, [r3, #0]
 80424b6:	89b9      	ldrh	r1, [r7, #12]
 80424b8:	8bfb      	ldrh	r3, [r7, #30]
 80424ba:	4618      	mov	r0, r3
 80424bc:	f7ff ff48 	bl	8042350 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 80424c0:	4b22      	ldr	r3, [pc, #136]	; (804254c <BSP_LCD_DisplayStringAt+0x174>)
 80424c2:	681a      	ldr	r2, [r3, #0]
 80424c4:	4922      	ldr	r1, [pc, #136]	; (8042550 <BSP_LCD_DisplayStringAt+0x178>)
 80424c6:	4613      	mov	r3, r2
 80424c8:	005b      	lsls	r3, r3, #1
 80424ca:	4413      	add	r3, r2
 80424cc:	009b      	lsls	r3, r3, #2
 80424ce:	440b      	add	r3, r1
 80424d0:	3308      	adds	r3, #8
 80424d2:	681b      	ldr	r3, [r3, #0]
 80424d4:	889a      	ldrh	r2, [r3, #4]
 80424d6:	8bfb      	ldrh	r3, [r7, #30]
 80424d8:	4413      	add	r3, r2
 80424da:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    pText++;
 80424dc:	68bb      	ldr	r3, [r7, #8]
 80424de:	3301      	adds	r3, #1
 80424e0:	60bb      	str	r3, [r7, #8]
    i++;
 80424e2:	8bbb      	ldrh	r3, [r7, #28]
 80424e4:	3301      	adds	r3, #1
 80424e6:	83bb      	strh	r3, [r7, #28]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 80424e8:	68bb      	ldr	r3, [r7, #8]
 80424ea:	781b      	ldrb	r3, [r3, #0]
 80424ec:	2b00      	cmp	r3, #0
 80424ee:	bf14      	ite	ne
 80424f0:	2301      	movne	r3, #1
 80424f2:	2300      	moveq	r3, #0
 80424f4:	b2dc      	uxtb	r4, r3
 80424f6:	f7ff fdd9 	bl	80420ac <BSP_LCD_GetXSize>
 80424fa:	8bb9      	ldrh	r1, [r7, #28]
 80424fc:	4b13      	ldr	r3, [pc, #76]	; (804254c <BSP_LCD_DisplayStringAt+0x174>)
 80424fe:	681a      	ldr	r2, [r3, #0]
 8042500:	4d13      	ldr	r5, [pc, #76]	; (8042550 <BSP_LCD_DisplayStringAt+0x178>)
 8042502:	4613      	mov	r3, r2
 8042504:	005b      	lsls	r3, r3, #1
 8042506:	4413      	add	r3, r2
 8042508:	009b      	lsls	r3, r3, #2
 804250a:	442b      	add	r3, r5
 804250c:	3308      	adds	r3, #8
 804250e:	681b      	ldr	r3, [r3, #0]
 8042510:	889b      	ldrh	r3, [r3, #4]
 8042512:	fb01 f303 	mul.w	r3, r1, r3
 8042516:	1ac3      	subs	r3, r0, r3
 8042518:	b299      	uxth	r1, r3
 804251a:	4b0c      	ldr	r3, [pc, #48]	; (804254c <BSP_LCD_DisplayStringAt+0x174>)
 804251c:	681a      	ldr	r2, [r3, #0]
 804251e:	480c      	ldr	r0, [pc, #48]	; (8042550 <BSP_LCD_DisplayStringAt+0x178>)
 8042520:	4613      	mov	r3, r2
 8042522:	005b      	lsls	r3, r3, #1
 8042524:	4413      	add	r3, r2
 8042526:	009b      	lsls	r3, r3, #2
 8042528:	4403      	add	r3, r0
 804252a:	3308      	adds	r3, #8
 804252c:	681b      	ldr	r3, [r3, #0]
 804252e:	889b      	ldrh	r3, [r3, #4]
 8042530:	4299      	cmp	r1, r3
 8042532:	bf2c      	ite	cs
 8042534:	2301      	movcs	r3, #1
 8042536:	2300      	movcc	r3, #0
 8042538:	b2db      	uxtb	r3, r3
 804253a:	4023      	ands	r3, r4
 804253c:	b2db      	uxtb	r3, r3
 804253e:	2b00      	cmp	r3, #0
 8042540:	d1b7      	bne.n	80424b2 <BSP_LCD_DisplayStringAt+0xda>
  }  
}
 8042542:	bf00      	nop
 8042544:	bf00      	nop
 8042546:	3720      	adds	r7, #32
 8042548:	46bd      	mov	sp, r7
 804254a:	bdb0      	pop	{r4, r5, r7, pc}
 804254c:	20000580 	.word	0x20000580
 8042550:	20000584 	.word	0x20000584

08042554 <BSP_LCD_DisplayOn>:

/**
  * @brief  Enables the Display.
  */
void BSP_LCD_DisplayOn(void)
{
 8042554:	b580      	push	{r7, lr}
 8042556:	af00      	add	r7, sp, #0
  if(LcdDrv->DisplayOn != NULL)
 8042558:	4b05      	ldr	r3, [pc, #20]	; (8042570 <BSP_LCD_DisplayOn+0x1c>)
 804255a:	681b      	ldr	r3, [r3, #0]
 804255c:	689b      	ldr	r3, [r3, #8]
 804255e:	2b00      	cmp	r3, #0
 8042560:	d003      	beq.n	804256a <BSP_LCD_DisplayOn+0x16>
  {
    LcdDrv->DisplayOn();
 8042562:	4b03      	ldr	r3, [pc, #12]	; (8042570 <BSP_LCD_DisplayOn+0x1c>)
 8042564:	681b      	ldr	r3, [r3, #0]
 8042566:	689b      	ldr	r3, [r3, #8]
 8042568:	4798      	blx	r3
  }
}
 804256a:	bf00      	nop
 804256c:	bd80      	pop	{r7, pc}
 804256e:	bf00      	nop
 8042570:	2000059c 	.word	0x2000059c

08042574 <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LTDC MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 8042574:	b580      	push	{r7, lr}
 8042576:	b08e      	sub	sp, #56	; 0x38
 8042578:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable the LTDC and DMA2D Clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 804257a:	2300      	movs	r3, #0
 804257c:	623b      	str	r3, [r7, #32]
 804257e:	4b61      	ldr	r3, [pc, #388]	; (8042704 <BSP_LCD_MspInit+0x190>)
 8042580:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8042582:	4a60      	ldr	r2, [pc, #384]	; (8042704 <BSP_LCD_MspInit+0x190>)
 8042584:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8042588:	6453      	str	r3, [r2, #68]	; 0x44
 804258a:	4b5e      	ldr	r3, [pc, #376]	; (8042704 <BSP_LCD_MspInit+0x190>)
 804258c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 804258e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8042592:	623b      	str	r3, [r7, #32]
 8042594:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_DMA2D_CLK_ENABLE(); 
 8042596:	2300      	movs	r3, #0
 8042598:	61fb      	str	r3, [r7, #28]
 804259a:	4b5a      	ldr	r3, [pc, #360]	; (8042704 <BSP_LCD_MspInit+0x190>)
 804259c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804259e:	4a59      	ldr	r2, [pc, #356]	; (8042704 <BSP_LCD_MspInit+0x190>)
 80425a0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80425a4:	6313      	str	r3, [r2, #48]	; 0x30
 80425a6:	4b57      	ldr	r3, [pc, #348]	; (8042704 <BSP_LCD_MspInit+0x190>)
 80425a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80425aa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80425ae:	61fb      	str	r3, [r7, #28]
 80425b0:	69fb      	ldr	r3, [r7, #28]
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80425b2:	2300      	movs	r3, #0
 80425b4:	61bb      	str	r3, [r7, #24]
 80425b6:	4b53      	ldr	r3, [pc, #332]	; (8042704 <BSP_LCD_MspInit+0x190>)
 80425b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80425ba:	4a52      	ldr	r2, [pc, #328]	; (8042704 <BSP_LCD_MspInit+0x190>)
 80425bc:	f043 0301 	orr.w	r3, r3, #1
 80425c0:	6313      	str	r3, [r2, #48]	; 0x30
 80425c2:	4b50      	ldr	r3, [pc, #320]	; (8042704 <BSP_LCD_MspInit+0x190>)
 80425c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80425c6:	f003 0301 	and.w	r3, r3, #1
 80425ca:	61bb      	str	r3, [r7, #24]
 80425cc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80425ce:	2300      	movs	r3, #0
 80425d0:	617b      	str	r3, [r7, #20]
 80425d2:	4b4c      	ldr	r3, [pc, #304]	; (8042704 <BSP_LCD_MspInit+0x190>)
 80425d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80425d6:	4a4b      	ldr	r2, [pc, #300]	; (8042704 <BSP_LCD_MspInit+0x190>)
 80425d8:	f043 0302 	orr.w	r3, r3, #2
 80425dc:	6313      	str	r3, [r2, #48]	; 0x30
 80425de:	4b49      	ldr	r3, [pc, #292]	; (8042704 <BSP_LCD_MspInit+0x190>)
 80425e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80425e2:	f003 0302 	and.w	r3, r3, #2
 80425e6:	617b      	str	r3, [r7, #20]
 80425e8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80425ea:	2300      	movs	r3, #0
 80425ec:	613b      	str	r3, [r7, #16]
 80425ee:	4b45      	ldr	r3, [pc, #276]	; (8042704 <BSP_LCD_MspInit+0x190>)
 80425f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80425f2:	4a44      	ldr	r2, [pc, #272]	; (8042704 <BSP_LCD_MspInit+0x190>)
 80425f4:	f043 0304 	orr.w	r3, r3, #4
 80425f8:	6313      	str	r3, [r2, #48]	; 0x30
 80425fa:	4b42      	ldr	r3, [pc, #264]	; (8042704 <BSP_LCD_MspInit+0x190>)
 80425fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80425fe:	f003 0304 	and.w	r3, r3, #4
 8042602:	613b      	str	r3, [r7, #16]
 8042604:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8042606:	2300      	movs	r3, #0
 8042608:	60fb      	str	r3, [r7, #12]
 804260a:	4b3e      	ldr	r3, [pc, #248]	; (8042704 <BSP_LCD_MspInit+0x190>)
 804260c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804260e:	4a3d      	ldr	r2, [pc, #244]	; (8042704 <BSP_LCD_MspInit+0x190>)
 8042610:	f043 0308 	orr.w	r3, r3, #8
 8042614:	6313      	str	r3, [r2, #48]	; 0x30
 8042616:	4b3b      	ldr	r3, [pc, #236]	; (8042704 <BSP_LCD_MspInit+0x190>)
 8042618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804261a:	f003 0308 	and.w	r3, r3, #8
 804261e:	60fb      	str	r3, [r7, #12]
 8042620:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8042622:	2300      	movs	r3, #0
 8042624:	60bb      	str	r3, [r7, #8]
 8042626:	4b37      	ldr	r3, [pc, #220]	; (8042704 <BSP_LCD_MspInit+0x190>)
 8042628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804262a:	4a36      	ldr	r2, [pc, #216]	; (8042704 <BSP_LCD_MspInit+0x190>)
 804262c:	f043 0320 	orr.w	r3, r3, #32
 8042630:	6313      	str	r3, [r2, #48]	; 0x30
 8042632:	4b34      	ldr	r3, [pc, #208]	; (8042704 <BSP_LCD_MspInit+0x190>)
 8042634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8042636:	f003 0320 	and.w	r3, r3, #32
 804263a:	60bb      	str	r3, [r7, #8]
 804263c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 804263e:	2300      	movs	r3, #0
 8042640:	607b      	str	r3, [r7, #4]
 8042642:	4b30      	ldr	r3, [pc, #192]	; (8042704 <BSP_LCD_MspInit+0x190>)
 8042644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8042646:	4a2f      	ldr	r2, [pc, #188]	; (8042704 <BSP_LCD_MspInit+0x190>)
 8042648:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 804264c:	6313      	str	r3, [r2, #48]	; 0x30
 804264e:	4b2d      	ldr	r3, [pc, #180]	; (8042704 <BSP_LCD_MspInit+0x190>)
 8042650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8042652:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8042656:	607b      	str	r3, [r7, #4]
 8042658:	687b      	ldr	r3, [r7, #4]
            |  LCD_TFT CLK   <-> PG.07  | LCD_TFT DE   <->  PF.10 |
             -----------------------------------------------------
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 804265a:	f641 0358 	movw	r3, #6232	; 0x1858
 804265e:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8042660:	2302      	movs	r3, #2
 8042662:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8042664:	2300      	movs	r3, #0
 8042666:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8042668:	2302      	movs	r3, #2
 804266a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 804266c:	230e      	movs	r3, #14
 804266e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8042670:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8042674:	4619      	mov	r1, r3
 8042676:	4824      	ldr	r0, [pc, #144]	; (8042708 <BSP_LCD_MspInit+0x194>)
 8042678:	f001 fa0e 	bl	8043a98 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 804267c:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8042680:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8042682:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8042686:	4619      	mov	r1, r3
 8042688:	4820      	ldr	r0, [pc, #128]	; (804270c <BSP_LCD_MspInit+0x198>)
 804268a:	f001 fa05 	bl	8043a98 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 804268e:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8042692:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8042694:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8042698:	4619      	mov	r1, r3
 804269a:	481d      	ldr	r0, [pc, #116]	; (8042710 <BSP_LCD_MspInit+0x19c>)
 804269c:	f001 f9fc 	bl	8043a98 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 80426a0:	2348      	movs	r3, #72	; 0x48
 80426a2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 80426a4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80426a8:	4619      	mov	r1, r3
 80426aa:	481a      	ldr	r0, [pc, #104]	; (8042714 <BSP_LCD_MspInit+0x1a0>)
 80426ac:	f001 f9f4 	bl	8043a98 <HAL_GPIO_Init>
  
 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 80426b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80426b4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);     
 80426b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80426ba:	4619      	mov	r1, r3
 80426bc:	4816      	ldr	r0, [pc, #88]	; (8042718 <BSP_LCD_MspInit+0x1a4>)
 80426be:	f001 f9eb 	bl	8043a98 <HAL_GPIO_Init>

 /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 80426c2:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 80426c6:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80426c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80426cc:	4619      	mov	r1, r3
 80426ce:	4813      	ldr	r0, [pc, #76]	; (804271c <BSP_LCD_MspInit+0x1a8>)
 80426d0:	f001 f9e2 	bl	8043a98 <HAL_GPIO_Init>
 
  /* GPIOB configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 80426d4:	2303      	movs	r3, #3
 80426d6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 80426d8:	2309      	movs	r3, #9
 80426da:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80426dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80426e0:	4619      	mov	r1, r3
 80426e2:	480a      	ldr	r0, [pc, #40]	; (804270c <BSP_LCD_MspInit+0x198>)
 80426e4:	f001 f9d8 	bl	8043a98 <HAL_GPIO_Init>

  /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 80426e8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80426ec:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80426ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80426f2:	4619      	mov	r1, r3
 80426f4:	4809      	ldr	r0, [pc, #36]	; (804271c <BSP_LCD_MspInit+0x1a8>)
 80426f6:	f001 f9cf 	bl	8043a98 <HAL_GPIO_Init>
}
 80426fa:	bf00      	nop
 80426fc:	3738      	adds	r7, #56	; 0x38
 80426fe:	46bd      	mov	sp, r7
 8042700:	bd80      	pop	{r7, pc}
 8042702:	bf00      	nop
 8042704:	40023800 	.word	0x40023800
 8042708:	40020000 	.word	0x40020000
 804270c:	40020400 	.word	0x40020400
 8042710:	40020800 	.word	0x40020800
 8042714:	40020c00 	.word	0x40020c00
 8042718:	40021400 	.word	0x40021400
 804271c:	40021800 	.word	0x40021800

08042720 <BSP_LCD_DrawPixel>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8042720:	b5b0      	push	{r4, r5, r7, lr}
 8042722:	b082      	sub	sp, #8
 8042724:	af00      	add	r7, sp, #0
 8042726:	4603      	mov	r3, r0
 8042728:	603a      	str	r2, [r7, #0]
 804272a:	80fb      	strh	r3, [r7, #6]
 804272c:	460b      	mov	r3, r1
 804272e:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8042730:	4b0c      	ldr	r3, [pc, #48]	; (8042764 <BSP_LCD_DrawPixel+0x44>)
 8042732:	681b      	ldr	r3, [r3, #0]
 8042734:	4a0c      	ldr	r2, [pc, #48]	; (8042768 <BSP_LCD_DrawPixel+0x48>)
 8042736:	2134      	movs	r1, #52	; 0x34
 8042738:	fb01 f303 	mul.w	r3, r1, r3
 804273c:	4413      	add	r3, r2
 804273e:	335c      	adds	r3, #92	; 0x5c
 8042740:	681c      	ldr	r4, [r3, #0]
 8042742:	88bd      	ldrh	r5, [r7, #4]
 8042744:	f7ff fcb2 	bl	80420ac <BSP_LCD_GetXSize>
 8042748:	4603      	mov	r3, r0
 804274a:	fb03 f205 	mul.w	r2, r3, r5
 804274e:	88fb      	ldrh	r3, [r7, #6]
 8042750:	4413      	add	r3, r2
 8042752:	009b      	lsls	r3, r3, #2
 8042754:	4423      	add	r3, r4
 8042756:	461a      	mov	r2, r3
 8042758:	683b      	ldr	r3, [r7, #0]
 804275a:	6013      	str	r3, [r2, #0]
}
 804275c:	bf00      	nop
 804275e:	3708      	adds	r7, #8
 8042760:	46bd      	mov	sp, r7
 8042762:	bdb0      	pop	{r4, r5, r7, pc}
 8042764:	20000580 	.word	0x20000580
 8042768:	20000468 	.word	0x20000468

0804276c <DrawChar>:
  * @param  Xpos: the Line where to display the character shape
  * @param  Ypos: start column address
  * @param  c: pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 804276c:	b580      	push	{r7, lr}
 804276e:	b088      	sub	sp, #32
 8042770:	af00      	add	r7, sp, #0
 8042772:	4603      	mov	r3, r0
 8042774:	603a      	str	r2, [r7, #0]
 8042776:	80fb      	strh	r3, [r7, #6]
 8042778:	460b      	mov	r3, r1
 804277a:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 804277c:	2300      	movs	r3, #0
 804277e:	61fb      	str	r3, [r7, #28]
 8042780:	2300      	movs	r3, #0
 8042782:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t offset;
  uint8_t *pchar;
  uint32_t line=0;
 8042784:	2300      	movs	r3, #0
 8042786:	617b      	str	r3, [r7, #20]

  height = DrawProp[ActiveLayer].pFont->Height;
 8042788:	4b53      	ldr	r3, [pc, #332]	; (80428d8 <DrawChar+0x16c>)
 804278a:	681a      	ldr	r2, [r3, #0]
 804278c:	4953      	ldr	r1, [pc, #332]	; (80428dc <DrawChar+0x170>)
 804278e:	4613      	mov	r3, r2
 8042790:	005b      	lsls	r3, r3, #1
 8042792:	4413      	add	r3, r2
 8042794:	009b      	lsls	r3, r3, #2
 8042796:	440b      	add	r3, r1
 8042798:	3308      	adds	r3, #8
 804279a:	681b      	ldr	r3, [r3, #0]
 804279c:	88db      	ldrh	r3, [r3, #6]
 804279e:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 80427a0:	4b4d      	ldr	r3, [pc, #308]	; (80428d8 <DrawChar+0x16c>)
 80427a2:	681a      	ldr	r2, [r3, #0]
 80427a4:	494d      	ldr	r1, [pc, #308]	; (80428dc <DrawChar+0x170>)
 80427a6:	4613      	mov	r3, r2
 80427a8:	005b      	lsls	r3, r3, #1
 80427aa:	4413      	add	r3, r2
 80427ac:	009b      	lsls	r3, r3, #2
 80427ae:	440b      	add	r3, r1
 80427b0:	3308      	adds	r3, #8
 80427b2:	681b      	ldr	r3, [r3, #0]
 80427b4:	889b      	ldrh	r3, [r3, #4]
 80427b6:	823b      	strh	r3, [r7, #16]

  offset = 8 *((width + 7)/8) -  width ;
 80427b8:	8a3b      	ldrh	r3, [r7, #16]
 80427ba:	3307      	adds	r3, #7
 80427bc:	2b00      	cmp	r3, #0
 80427be:	da00      	bge.n	80427c2 <DrawChar+0x56>
 80427c0:	3307      	adds	r3, #7
 80427c2:	10db      	asrs	r3, r3, #3
 80427c4:	b2db      	uxtb	r3, r3
 80427c6:	00db      	lsls	r3, r3, #3
 80427c8:	b2da      	uxtb	r2, r3
 80427ca:	8a3b      	ldrh	r3, [r7, #16]
 80427cc:	b2db      	uxtb	r3, r3
 80427ce:	1ad3      	subs	r3, r2, r3
 80427d0:	73fb      	strb	r3, [r7, #15]

  for(i = 0; i < height; i++)
 80427d2:	2300      	movs	r3, #0
 80427d4:	61fb      	str	r3, [r7, #28]
 80427d6:	e076      	b.n	80428c6 <DrawChar+0x15a>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 80427d8:	8a3b      	ldrh	r3, [r7, #16]
 80427da:	3307      	adds	r3, #7
 80427dc:	2b00      	cmp	r3, #0
 80427de:	da00      	bge.n	80427e2 <DrawChar+0x76>
 80427e0:	3307      	adds	r3, #7
 80427e2:	10db      	asrs	r3, r3, #3
 80427e4:	461a      	mov	r2, r3
 80427e6:	69fb      	ldr	r3, [r7, #28]
 80427e8:	fb02 f303 	mul.w	r3, r2, r3
 80427ec:	683a      	ldr	r2, [r7, #0]
 80427ee:	4413      	add	r3, r2
 80427f0:	60bb      	str	r3, [r7, #8]

    switch(((width + 7)/8))
 80427f2:	8a3b      	ldrh	r3, [r7, #16]
 80427f4:	3307      	adds	r3, #7
 80427f6:	2b00      	cmp	r3, #0
 80427f8:	da00      	bge.n	80427fc <DrawChar+0x90>
 80427fa:	3307      	adds	r3, #7
 80427fc:	10db      	asrs	r3, r3, #3
 80427fe:	2b01      	cmp	r3, #1
 8042800:	d002      	beq.n	8042808 <DrawChar+0x9c>
 8042802:	2b02      	cmp	r3, #2
 8042804:	d004      	beq.n	8042810 <DrawChar+0xa4>
 8042806:	e00c      	b.n	8042822 <DrawChar+0xb6>
    {
    case 1:
      line =  pchar[0];      
 8042808:	68bb      	ldr	r3, [r7, #8]
 804280a:	781b      	ldrb	r3, [r3, #0]
 804280c:	617b      	str	r3, [r7, #20]
      break;
 804280e:	e016      	b.n	804283e <DrawChar+0xd2>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 8042810:	68bb      	ldr	r3, [r7, #8]
 8042812:	781b      	ldrb	r3, [r3, #0]
 8042814:	021b      	lsls	r3, r3, #8
 8042816:	68ba      	ldr	r2, [r7, #8]
 8042818:	3201      	adds	r2, #1
 804281a:	7812      	ldrb	r2, [r2, #0]
 804281c:	4313      	orrs	r3, r2
 804281e:	617b      	str	r3, [r7, #20]
      break;
 8042820:	e00d      	b.n	804283e <DrawChar+0xd2>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 8042822:	68bb      	ldr	r3, [r7, #8]
 8042824:	781b      	ldrb	r3, [r3, #0]
 8042826:	041a      	lsls	r2, r3, #16
 8042828:	68bb      	ldr	r3, [r7, #8]
 804282a:	3301      	adds	r3, #1
 804282c:	781b      	ldrb	r3, [r3, #0]
 804282e:	021b      	lsls	r3, r3, #8
 8042830:	4313      	orrs	r3, r2
 8042832:	68ba      	ldr	r2, [r7, #8]
 8042834:	3202      	adds	r2, #2
 8042836:	7812      	ldrb	r2, [r2, #0]
 8042838:	4313      	orrs	r3, r2
 804283a:	617b      	str	r3, [r7, #20]
      break;
 804283c:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 804283e:	2300      	movs	r3, #0
 8042840:	61bb      	str	r3, [r7, #24]
 8042842:	e036      	b.n	80428b2 <DrawChar+0x146>
    {
      if(line & (1 << (width- j + offset- 1))) 
 8042844:	8a3a      	ldrh	r2, [r7, #16]
 8042846:	69bb      	ldr	r3, [r7, #24]
 8042848:	1ad2      	subs	r2, r2, r3
 804284a:	7bfb      	ldrb	r3, [r7, #15]
 804284c:	4413      	add	r3, r2
 804284e:	3b01      	subs	r3, #1
 8042850:	2201      	movs	r2, #1
 8042852:	fa02 f303 	lsl.w	r3, r2, r3
 8042856:	461a      	mov	r2, r3
 8042858:	697b      	ldr	r3, [r7, #20]
 804285a:	4013      	ands	r3, r2
 804285c:	2b00      	cmp	r3, #0
 804285e:	d012      	beq.n	8042886 <DrawChar+0x11a>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8042860:	69bb      	ldr	r3, [r7, #24]
 8042862:	b29a      	uxth	r2, r3
 8042864:	88fb      	ldrh	r3, [r7, #6]
 8042866:	4413      	add	r3, r2
 8042868:	b298      	uxth	r0, r3
 804286a:	4b1b      	ldr	r3, [pc, #108]	; (80428d8 <DrawChar+0x16c>)
 804286c:	681a      	ldr	r2, [r3, #0]
 804286e:	491b      	ldr	r1, [pc, #108]	; (80428dc <DrawChar+0x170>)
 8042870:	4613      	mov	r3, r2
 8042872:	005b      	lsls	r3, r3, #1
 8042874:	4413      	add	r3, r2
 8042876:	009b      	lsls	r3, r3, #2
 8042878:	440b      	add	r3, r1
 804287a:	681a      	ldr	r2, [r3, #0]
 804287c:	88bb      	ldrh	r3, [r7, #4]
 804287e:	4619      	mov	r1, r3
 8042880:	f7ff ff4e 	bl	8042720 <BSP_LCD_DrawPixel>
 8042884:	e012      	b.n	80428ac <DrawChar+0x140>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8042886:	69bb      	ldr	r3, [r7, #24]
 8042888:	b29a      	uxth	r2, r3
 804288a:	88fb      	ldrh	r3, [r7, #6]
 804288c:	4413      	add	r3, r2
 804288e:	b298      	uxth	r0, r3
 8042890:	4b11      	ldr	r3, [pc, #68]	; (80428d8 <DrawChar+0x16c>)
 8042892:	681a      	ldr	r2, [r3, #0]
 8042894:	4911      	ldr	r1, [pc, #68]	; (80428dc <DrawChar+0x170>)
 8042896:	4613      	mov	r3, r2
 8042898:	005b      	lsls	r3, r3, #1
 804289a:	4413      	add	r3, r2
 804289c:	009b      	lsls	r3, r3, #2
 804289e:	440b      	add	r3, r1
 80428a0:	3304      	adds	r3, #4
 80428a2:	681a      	ldr	r2, [r3, #0]
 80428a4:	88bb      	ldrh	r3, [r7, #4]
 80428a6:	4619      	mov	r1, r3
 80428a8:	f7ff ff3a 	bl	8042720 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 80428ac:	69bb      	ldr	r3, [r7, #24]
 80428ae:	3301      	adds	r3, #1
 80428b0:	61bb      	str	r3, [r7, #24]
 80428b2:	8a3b      	ldrh	r3, [r7, #16]
 80428b4:	69ba      	ldr	r2, [r7, #24]
 80428b6:	429a      	cmp	r2, r3
 80428b8:	d3c4      	bcc.n	8042844 <DrawChar+0xd8>
      } 
    }
    Ypos++;
 80428ba:	88bb      	ldrh	r3, [r7, #4]
 80428bc:	3301      	adds	r3, #1
 80428be:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 80428c0:	69fb      	ldr	r3, [r7, #28]
 80428c2:	3301      	adds	r3, #1
 80428c4:	61fb      	str	r3, [r7, #28]
 80428c6:	8a7b      	ldrh	r3, [r7, #18]
 80428c8:	69fa      	ldr	r2, [r7, #28]
 80428ca:	429a      	cmp	r2, r3
 80428cc:	d384      	bcc.n	80427d8 <DrawChar+0x6c>
  }
}
 80428ce:	bf00      	nop
 80428d0:	bf00      	nop
 80428d2:	3720      	adds	r7, #32
 80428d4:	46bd      	mov	sp, r7
 80428d6:	bd80      	pop	{r7, pc}
 80428d8:	20000580 	.word	0x20000580
 80428dc:	20000584 	.word	0x20000584

080428e0 <FillBuffer>:
  * @param  ySize: buffer height
  * @param  OffLine: offset
  * @param  ColorIndex: color Index  
  */
static void FillBuffer(uint32_t LayerIndex, void * pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 80428e0:	b580      	push	{r7, lr}
 80428e2:	b086      	sub	sp, #24
 80428e4:	af02      	add	r7, sp, #8
 80428e6:	60f8      	str	r0, [r7, #12]
 80428e8:	60b9      	str	r1, [r7, #8]
 80428ea:	607a      	str	r2, [r7, #4]
 80428ec:	603b      	str	r3, [r7, #0]
  
  /* Register to memory mode with ARGB8888 as color Mode */ 
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 80428ee:	4b16      	ldr	r3, [pc, #88]	; (8042948 <FillBuffer+0x68>)
 80428f0:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80428f4:	605a      	str	r2, [r3, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 80428f6:	4b14      	ldr	r3, [pc, #80]	; (8042948 <FillBuffer+0x68>)
 80428f8:	2200      	movs	r2, #0
 80428fa:	609a      	str	r2, [r3, #8]
  Dma2dHandler.Init.OutputOffset = OffLine;      
 80428fc:	4a12      	ldr	r2, [pc, #72]	; (8042948 <FillBuffer+0x68>)
 80428fe:	69bb      	ldr	r3, [r7, #24]
 8042900:	60d3      	str	r3, [r2, #12]
  
  Dma2dHandler.Instance = DMA2D; 
 8042902:	4b11      	ldr	r3, [pc, #68]	; (8042948 <FillBuffer+0x68>)
 8042904:	4a11      	ldr	r2, [pc, #68]	; (804294c <FillBuffer+0x6c>)
 8042906:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK) 
 8042908:	480f      	ldr	r0, [pc, #60]	; (8042948 <FillBuffer+0x68>)
 804290a:	f000 fd29 	bl	8043360 <HAL_DMA2D_Init>
 804290e:	4603      	mov	r3, r0
 8042910:	2b00      	cmp	r3, #0
 8042912:	d115      	bne.n	8042940 <FillBuffer+0x60>
  {
    if(HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK) 
 8042914:	68f9      	ldr	r1, [r7, #12]
 8042916:	480c      	ldr	r0, [pc, #48]	; (8042948 <FillBuffer+0x68>)
 8042918:	f000 ff90 	bl	804383c <HAL_DMA2D_ConfigLayer>
 804291c:	4603      	mov	r3, r0
 804291e:	2b00      	cmp	r3, #0
 8042920:	d10e      	bne.n	8042940 <FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8042922:	68ba      	ldr	r2, [r7, #8]
 8042924:	683b      	ldr	r3, [r7, #0]
 8042926:	9300      	str	r3, [sp, #0]
 8042928:	687b      	ldr	r3, [r7, #4]
 804292a:	69f9      	ldr	r1, [r7, #28]
 804292c:	4806      	ldr	r0, [pc, #24]	; (8042948 <FillBuffer+0x68>)
 804292e:	f000 fd60 	bl	80433f2 <HAL_DMA2D_Start>
 8042932:	4603      	mov	r3, r0
 8042934:	2b00      	cmp	r3, #0
 8042936:	d103      	bne.n	8042940 <FillBuffer+0x60>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 8042938:	210a      	movs	r1, #10
 804293a:	4803      	ldr	r0, [pc, #12]	; (8042948 <FillBuffer+0x68>)
 804293c:	f000 fd84 	bl	8043448 <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 8042940:	bf00      	nop
 8042942:	3710      	adds	r7, #16
 8042944:	46bd      	mov	sp, r7
 8042946:	bd80      	pop	{r7, pc}
 8042948:	20000510 	.word	0x20000510
 804294c:	4002b000 	.word	0x4002b000

08042950 <BSP_SDRAM_Init>:

/**
  * @brief  Initializes the SDRAM device.
  */
uint8_t BSP_SDRAM_Init(void)
{
 8042950:	b580      	push	{r7, lr}
 8042952:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;

  /* SDRAM device configuration */
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 8042954:	4b29      	ldr	r3, [pc, #164]	; (80429fc <BSP_SDRAM_Init+0xac>)
 8042956:	4a2a      	ldr	r2, [pc, #168]	; (8042a00 <BSP_SDRAM_Init+0xb0>)
 8042958:	601a      	str	r2, [r3, #0]

  /* FMC Configuration -------------------------------------------------------*/
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 804295a:	4b2a      	ldr	r3, [pc, #168]	; (8042a04 <BSP_SDRAM_Init+0xb4>)
 804295c:	2202      	movs	r2, #2
 804295e:	601a      	str	r2, [r3, #0]
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 8042960:	4b28      	ldr	r3, [pc, #160]	; (8042a04 <BSP_SDRAM_Init+0xb4>)
 8042962:	2207      	movs	r2, #7
 8042964:	605a      	str	r2, [r3, #4]
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 8042966:	4b27      	ldr	r3, [pc, #156]	; (8042a04 <BSP_SDRAM_Init+0xb4>)
 8042968:	2204      	movs	r2, #4
 804296a:	609a      	str	r2, [r3, #8]
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
 804296c:	4b25      	ldr	r3, [pc, #148]	; (8042a04 <BSP_SDRAM_Init+0xb4>)
 804296e:	2207      	movs	r2, #7
 8042970:	60da      	str	r2, [r3, #12]
  /* TWR:  min=1+ 7ns (1+1x11.11ns) */
  Timing.WriteRecoveryTime    = 2;
 8042972:	4b24      	ldr	r3, [pc, #144]	; (8042a04 <BSP_SDRAM_Init+0xb4>)
 8042974:	2202      	movs	r2, #2
 8042976:	611a      	str	r2, [r3, #16]
  /* TRP:  20ns => 2x11.11ns*/
  Timing.RPDelay              = 2;
 8042978:	4b22      	ldr	r3, [pc, #136]	; (8042a04 <BSP_SDRAM_Init+0xb4>)
 804297a:	2202      	movs	r2, #2
 804297c:	615a      	str	r2, [r3, #20]
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
 804297e:	4b21      	ldr	r3, [pc, #132]	; (8042a04 <BSP_SDRAM_Init+0xb4>)
 8042980:	2202      	movs	r2, #2
 8042982:	619a      	str	r2, [r3, #24]
  
  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 8042984:	4b1d      	ldr	r3, [pc, #116]	; (80429fc <BSP_SDRAM_Init+0xac>)
 8042986:	2201      	movs	r2, #1
 8042988:	605a      	str	r2, [r3, #4]
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 804298a:	4b1c      	ldr	r3, [pc, #112]	; (80429fc <BSP_SDRAM_Init+0xac>)
 804298c:	2200      	movs	r2, #0
 804298e:	609a      	str	r2, [r3, #8]
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8042990:	4b1a      	ldr	r3, [pc, #104]	; (80429fc <BSP_SDRAM_Init+0xac>)
 8042992:	2204      	movs	r2, #4
 8042994:	60da      	str	r2, [r3, #12]
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8042996:	4b19      	ldr	r3, [pc, #100]	; (80429fc <BSP_SDRAM_Init+0xac>)
 8042998:	2210      	movs	r2, #16
 804299a:	611a      	str	r2, [r3, #16]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 804299c:	4b17      	ldr	r3, [pc, #92]	; (80429fc <BSP_SDRAM_Init+0xac>)
 804299e:	2240      	movs	r2, #64	; 0x40
 80429a0:	615a      	str	r2, [r3, #20]
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 80429a2:	4b16      	ldr	r3, [pc, #88]	; (80429fc <BSP_SDRAM_Init+0xac>)
 80429a4:	f44f 72c0 	mov.w	r2, #384	; 0x180
 80429a8:	619a      	str	r2, [r3, #24]
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80429aa:	4b14      	ldr	r3, [pc, #80]	; (80429fc <BSP_SDRAM_Init+0xac>)
 80429ac:	2200      	movs	r2, #0
 80429ae:	61da      	str	r2, [r3, #28]
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 80429b0:	4b12      	ldr	r3, [pc, #72]	; (80429fc <BSP_SDRAM_Init+0xac>)
 80429b2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80429b6:	621a      	str	r2, [r3, #32]
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 80429b8:	4b10      	ldr	r3, [pc, #64]	; (80429fc <BSP_SDRAM_Init+0xac>)
 80429ba:	2200      	movs	r2, #0
 80429bc:	625a      	str	r2, [r3, #36]	; 0x24
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 80429be:	4b0f      	ldr	r3, [pc, #60]	; (80429fc <BSP_SDRAM_Init+0xac>)
 80429c0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80429c4:	629a      	str	r2, [r3, #40]	; 0x28
                    
  /* SDRAM controller initialization */
  /* __weak function can be surcharged by the application code */
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 80429c6:	2100      	movs	r1, #0
 80429c8:	480c      	ldr	r0, [pc, #48]	; (80429fc <BSP_SDRAM_Init+0xac>)
 80429ca:	f000 f87f 	bl	8042acc <BSP_SDRAM_MspInit>
  if(HAL_SDRAM_Init(&SdramHandle, &Timing) != HAL_OK)
 80429ce:	490d      	ldr	r1, [pc, #52]	; (8042a04 <BSP_SDRAM_Init+0xb4>)
 80429d0:	480a      	ldr	r0, [pc, #40]	; (80429fc <BSP_SDRAM_Init+0xac>)
 80429d2:	f004 fbaf 	bl	8047134 <HAL_SDRAM_Init>
 80429d6:	4603      	mov	r3, r0
 80429d8:	2b00      	cmp	r3, #0
 80429da:	d003      	beq.n	80429e4 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 80429dc:	4b0a      	ldr	r3, [pc, #40]	; (8042a08 <BSP_SDRAM_Init+0xb8>)
 80429de:	2201      	movs	r2, #1
 80429e0:	701a      	strb	r2, [r3, #0]
 80429e2:	e002      	b.n	80429ea <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 80429e4:	4b08      	ldr	r3, [pc, #32]	; (8042a08 <BSP_SDRAM_Init+0xb8>)
 80429e6:	2200      	movs	r2, #0
 80429e8:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 80429ea:	f240 506a 	movw	r0, #1386	; 0x56a
 80429ee:	f000 f80d 	bl	8042a0c <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 80429f2:	4b05      	ldr	r3, [pc, #20]	; (8042a08 <BSP_SDRAM_Init+0xb8>)
 80429f4:	781b      	ldrb	r3, [r3, #0]
}
 80429f6:	4618      	mov	r0, r3
 80429f8:	bd80      	pop	{r7, pc}
 80429fa:	bf00      	nop
 80429fc:	200005a0 	.word	0x200005a0
 8042a00:	a0000140 	.word	0xa0000140
 8042a04:	200005d4 	.word	0x200005d4
 8042a08:	20000050 	.word	0x20000050

08042a0c <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8042a0c:	b580      	push	{r7, lr}
 8042a0e:	b084      	sub	sp, #16
 8042a10:	af00      	add	r7, sp, #0
 8042a12:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd =0;
 8042a14:	2300      	movs	r3, #0
 8042a16:	60fb      	str	r3, [r7, #12]
  
  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 8042a18:	4b2a      	ldr	r3, [pc, #168]	; (8042ac4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8042a1a:	2201      	movs	r2, #1
 8042a1c:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8042a1e:	4b29      	ldr	r3, [pc, #164]	; (8042ac4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8042a20:	2208      	movs	r2, #8
 8042a22:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8042a24:	4b27      	ldr	r3, [pc, #156]	; (8042ac4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8042a26:	2201      	movs	r2, #1
 8042a28:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8042a2a:	4b26      	ldr	r3, [pc, #152]	; (8042ac4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8042a2c:	2200      	movs	r2, #0
 8042a2e:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8042a30:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8042a34:	4923      	ldr	r1, [pc, #140]	; (8042ac4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8042a36:	4824      	ldr	r0, [pc, #144]	; (8042ac8 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8042a38:	f004 fbb0 	bl	804719c <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8042a3c:	2001      	movs	r0, #1
 8042a3e:	f000 f993 	bl	8042d68 <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 8042a42:	4b20      	ldr	r3, [pc, #128]	; (8042ac4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8042a44:	2202      	movs	r2, #2
 8042a46:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8042a48:	4b1e      	ldr	r3, [pc, #120]	; (8042ac4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8042a4a:	2208      	movs	r2, #8
 8042a4c:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8042a4e:	4b1d      	ldr	r3, [pc, #116]	; (8042ac4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8042a50:	2201      	movs	r2, #1
 8042a52:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8042a54:	4b1b      	ldr	r3, [pc, #108]	; (8042ac4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8042a56:	2200      	movs	r2, #0
 8042a58:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);  
 8042a5a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8042a5e:	4919      	ldr	r1, [pc, #100]	; (8042ac4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8042a60:	4819      	ldr	r0, [pc, #100]	; (8042ac8 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8042a62:	f004 fb9b 	bl	804719c <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8042a66:	4b17      	ldr	r3, [pc, #92]	; (8042ac4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8042a68:	2203      	movs	r2, #3
 8042a6a:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8042a6c:	4b15      	ldr	r3, [pc, #84]	; (8042ac4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8042a6e:	2208      	movs	r2, #8
 8042a70:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 4;
 8042a72:	4b14      	ldr	r3, [pc, #80]	; (8042ac4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8042a74:	2204      	movs	r2, #4
 8042a76:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8042a78:	4b12      	ldr	r3, [pc, #72]	; (8042ac4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8042a7a:	2200      	movs	r2, #0
 8042a7c:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8042a7e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8042a82:	4910      	ldr	r1, [pc, #64]	; (8042ac4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8042a84:	4810      	ldr	r0, [pc, #64]	; (8042ac8 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8042a86:	f004 fb89 	bl	804719c <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 8042a8a:	f44f 730c 	mov.w	r3, #560	; 0x230
 8042a8e:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
                     SDRAM_MODEREG_CAS_LATENCY_3           |
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 8042a90:	4b0c      	ldr	r3, [pc, #48]	; (8042ac4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8042a92:	2204      	movs	r2, #4
 8042a94:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8042a96:	4b0b      	ldr	r3, [pc, #44]	; (8042ac4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8042a98:	2208      	movs	r2, #8
 8042a9a:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8042a9c:	4b09      	ldr	r3, [pc, #36]	; (8042ac4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8042a9e:	2201      	movs	r2, #1
 8042aa0:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = tmpmrd;
 8042aa2:	68fb      	ldr	r3, [r7, #12]
 8042aa4:	4a07      	ldr	r2, [pc, #28]	; (8042ac4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8042aa6:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8042aa8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8042aac:	4905      	ldr	r1, [pc, #20]	; (8042ac4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8042aae:	4806      	ldr	r0, [pc, #24]	; (8042ac8 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8042ab0:	f004 fb74 	bl	804719c <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount); 
 8042ab4:	6879      	ldr	r1, [r7, #4]
 8042ab6:	4804      	ldr	r0, [pc, #16]	; (8042ac8 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8042ab8:	f004 fba5 	bl	8047206 <HAL_SDRAM_ProgramRefreshRate>
}
 8042abc:	bf00      	nop
 8042abe:	3710      	adds	r7, #16
 8042ac0:	46bd      	mov	sp, r7
 8042ac2:	bd80      	pop	{r7, pc}
 8042ac4:	200005f0 	.word	0x200005f0
 8042ac8:	200005a0 	.word	0x200005a0

08042acc <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 8042acc:	b580      	push	{r7, lr}
 8042ace:	b090      	sub	sp, #64	; 0x40
 8042ad0:	af00      	add	r7, sp, #0
 8042ad2:	6078      	str	r0, [r7, #4]
 8042ad4:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if(hsdram != (SDRAM_HandleTypeDef  *)NULL)
 8042ad6:	687b      	ldr	r3, [r7, #4]
 8042ad8:	2b00      	cmp	r3, #0
 8042ada:	f000 80ec 	beq.w	8042cb6 <BSP_SDRAM_MspInit+0x1ea>
  {
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8042ade:	2300      	movs	r3, #0
 8042ae0:	62bb      	str	r3, [r7, #40]	; 0x28
 8042ae2:	4b77      	ldr	r3, [pc, #476]	; (8042cc0 <BSP_SDRAM_MspInit+0x1f4>)
 8042ae4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8042ae6:	4a76      	ldr	r2, [pc, #472]	; (8042cc0 <BSP_SDRAM_MspInit+0x1f4>)
 8042ae8:	f043 0301 	orr.w	r3, r3, #1
 8042aec:	6393      	str	r3, [r2, #56]	; 0x38
 8042aee:	4b74      	ldr	r3, [pc, #464]	; (8042cc0 <BSP_SDRAM_MspInit+0x1f4>)
 8042af0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8042af2:	f003 0301 	and.w	r3, r3, #1
 8042af6:	62bb      	str	r3, [r7, #40]	; 0x28
 8042af8:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 8042afa:	2300      	movs	r3, #0
 8042afc:	627b      	str	r3, [r7, #36]	; 0x24
 8042afe:	4b70      	ldr	r3, [pc, #448]	; (8042cc0 <BSP_SDRAM_MspInit+0x1f4>)
 8042b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8042b02:	4a6f      	ldr	r2, [pc, #444]	; (8042cc0 <BSP_SDRAM_MspInit+0x1f4>)
 8042b04:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8042b08:	6313      	str	r3, [r2, #48]	; 0x30
 8042b0a:	4b6d      	ldr	r3, [pc, #436]	; (8042cc0 <BSP_SDRAM_MspInit+0x1f4>)
 8042b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8042b0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8042b12:	627b      	str	r3, [r7, #36]	; 0x24
 8042b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8042b16:	2300      	movs	r3, #0
 8042b18:	623b      	str	r3, [r7, #32]
 8042b1a:	4b69      	ldr	r3, [pc, #420]	; (8042cc0 <BSP_SDRAM_MspInit+0x1f4>)
 8042b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8042b1e:	4a68      	ldr	r2, [pc, #416]	; (8042cc0 <BSP_SDRAM_MspInit+0x1f4>)
 8042b20:	f043 0302 	orr.w	r3, r3, #2
 8042b24:	6313      	str	r3, [r2, #48]	; 0x30
 8042b26:	4b66      	ldr	r3, [pc, #408]	; (8042cc0 <BSP_SDRAM_MspInit+0x1f4>)
 8042b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8042b2a:	f003 0302 	and.w	r3, r3, #2
 8042b2e:	623b      	str	r3, [r7, #32]
 8042b30:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8042b32:	2300      	movs	r3, #0
 8042b34:	61fb      	str	r3, [r7, #28]
 8042b36:	4b62      	ldr	r3, [pc, #392]	; (8042cc0 <BSP_SDRAM_MspInit+0x1f4>)
 8042b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8042b3a:	4a61      	ldr	r2, [pc, #388]	; (8042cc0 <BSP_SDRAM_MspInit+0x1f4>)
 8042b3c:	f043 0304 	orr.w	r3, r3, #4
 8042b40:	6313      	str	r3, [r2, #48]	; 0x30
 8042b42:	4b5f      	ldr	r3, [pc, #380]	; (8042cc0 <BSP_SDRAM_MspInit+0x1f4>)
 8042b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8042b46:	f003 0304 	and.w	r3, r3, #4
 8042b4a:	61fb      	str	r3, [r7, #28]
 8042b4c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8042b4e:	2300      	movs	r3, #0
 8042b50:	61bb      	str	r3, [r7, #24]
 8042b52:	4b5b      	ldr	r3, [pc, #364]	; (8042cc0 <BSP_SDRAM_MspInit+0x1f4>)
 8042b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8042b56:	4a5a      	ldr	r2, [pc, #360]	; (8042cc0 <BSP_SDRAM_MspInit+0x1f4>)
 8042b58:	f043 0308 	orr.w	r3, r3, #8
 8042b5c:	6313      	str	r3, [r2, #48]	; 0x30
 8042b5e:	4b58      	ldr	r3, [pc, #352]	; (8042cc0 <BSP_SDRAM_MspInit+0x1f4>)
 8042b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8042b62:	f003 0308 	and.w	r3, r3, #8
 8042b66:	61bb      	str	r3, [r7, #24]
 8042b68:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8042b6a:	2300      	movs	r3, #0
 8042b6c:	617b      	str	r3, [r7, #20]
 8042b6e:	4b54      	ldr	r3, [pc, #336]	; (8042cc0 <BSP_SDRAM_MspInit+0x1f4>)
 8042b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8042b72:	4a53      	ldr	r2, [pc, #332]	; (8042cc0 <BSP_SDRAM_MspInit+0x1f4>)
 8042b74:	f043 0310 	orr.w	r3, r3, #16
 8042b78:	6313      	str	r3, [r2, #48]	; 0x30
 8042b7a:	4b51      	ldr	r3, [pc, #324]	; (8042cc0 <BSP_SDRAM_MspInit+0x1f4>)
 8042b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8042b7e:	f003 0310 	and.w	r3, r3, #16
 8042b82:	617b      	str	r3, [r7, #20]
 8042b84:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8042b86:	2300      	movs	r3, #0
 8042b88:	613b      	str	r3, [r7, #16]
 8042b8a:	4b4d      	ldr	r3, [pc, #308]	; (8042cc0 <BSP_SDRAM_MspInit+0x1f4>)
 8042b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8042b8e:	4a4c      	ldr	r2, [pc, #304]	; (8042cc0 <BSP_SDRAM_MspInit+0x1f4>)
 8042b90:	f043 0320 	orr.w	r3, r3, #32
 8042b94:	6313      	str	r3, [r2, #48]	; 0x30
 8042b96:	4b4a      	ldr	r3, [pc, #296]	; (8042cc0 <BSP_SDRAM_MspInit+0x1f4>)
 8042b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8042b9a:	f003 0320 	and.w	r3, r3, #32
 8042b9e:	613b      	str	r3, [r7, #16]
 8042ba0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8042ba2:	2300      	movs	r3, #0
 8042ba4:	60fb      	str	r3, [r7, #12]
 8042ba6:	4b46      	ldr	r3, [pc, #280]	; (8042cc0 <BSP_SDRAM_MspInit+0x1f4>)
 8042ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8042baa:	4a45      	ldr	r2, [pc, #276]	; (8042cc0 <BSP_SDRAM_MspInit+0x1f4>)
 8042bac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8042bb0:	6313      	str	r3, [r2, #48]	; 0x30
 8042bb2:	4b43      	ldr	r3, [pc, #268]	; (8042cc0 <BSP_SDRAM_MspInit+0x1f4>)
 8042bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8042bb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8042bba:	60fb      	str	r3, [r7, #12]
 8042bbc:	68fb      	ldr	r3, [r7, #12]
 +-------------------+  
  
*/
  
  /* Common GPIO configuration */
  GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 8042bbe:	2302      	movs	r3, #2
 8042bc0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8042bc2:	2302      	movs	r3, #2
 8042bc4:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8042bc6:	2300      	movs	r3, #0
 8042bc8:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 8042bca:	230c      	movs	r3, #12
 8042bcc:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 8042bce:	2360      	movs	r3, #96	; 0x60
 8042bd0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);  
 8042bd2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8042bd6:	4619      	mov	r1, r3
 8042bd8:	483a      	ldr	r0, [pc, #232]	; (8042cc4 <BSP_SDRAM_MspInit+0x1f8>)
 8042bda:	f000 ff5d 	bl	8043a98 <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0;      
 8042bde:	2301      	movs	r3, #1
 8042be0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);  
 8042be2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8042be6:	4619      	mov	r1, r3
 8042be8:	4837      	ldr	r0, [pc, #220]	; (8042cc8 <BSP_SDRAM_MspInit+0x1fc>)
 8042bea:	f000 ff55 	bl	8043a98 <HAL_GPIO_Init>
  
  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 8042bee:	f24c 7303 	movw	r3, #50947	; 0xc703
 8042bf2:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                           GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8042bf4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8042bf8:	4619      	mov	r1, r3
 8042bfa:	4834      	ldr	r0, [pc, #208]	; (8042ccc <BSP_SDRAM_MspInit+0x200>)
 8042bfc:	f000 ff4c 	bl	8043a98 <HAL_GPIO_Init>

  /* GPIOE configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 8042c00:	f64f 7383 	movw	r3, #65411	; 0xff83
 8042c04:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 8042c06:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8042c0a:	4619      	mov	r1, r3
 8042c0c:	4830      	ldr	r0, [pc, #192]	; (8042cd0 <BSP_SDRAM_MspInit+0x204>)
 8042c0e:	f000 ff43 	bl	8043a98 <HAL_GPIO_Init>

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 | 
 8042c12:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8042c16:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8042c18:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8042c1c:	4619      	mov	r1, r3
 8042c1e:	482d      	ldr	r0, [pc, #180]	; (8042cd4 <BSP_SDRAM_MspInit+0x208>)
 8042c20:	f000 ff3a 	bl	8043a98 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 8042c24:	f248 1333 	movw	r3, #33075	; 0x8133
 8042c28:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8042c2a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8042c2e:	4619      	mov	r1, r3
 8042c30:	4829      	ldr	r0, [pc, #164]	; (8042cd8 <BSP_SDRAM_MspInit+0x20c>)
 8042c32:	f000 ff31 	bl	8043a98 <HAL_GPIO_Init>

  /* Configure common DMA parameters */
  dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8042c36:	4b29      	ldr	r3, [pc, #164]	; (8042cdc <BSP_SDRAM_MspInit+0x210>)
 8042c38:	2200      	movs	r2, #0
 8042c3a:	605a      	str	r2, [r3, #4]
  dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8042c3c:	4b27      	ldr	r3, [pc, #156]	; (8042cdc <BSP_SDRAM_MspInit+0x210>)
 8042c3e:	2280      	movs	r2, #128	; 0x80
 8042c40:	609a      	str	r2, [r3, #8]
  dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8042c42:	4b26      	ldr	r3, [pc, #152]	; (8042cdc <BSP_SDRAM_MspInit+0x210>)
 8042c44:	f44f 7200 	mov.w	r2, #512	; 0x200
 8042c48:	60da      	str	r2, [r3, #12]
  dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 8042c4a:	4b24      	ldr	r3, [pc, #144]	; (8042cdc <BSP_SDRAM_MspInit+0x210>)
 8042c4c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8042c50:	611a      	str	r2, [r3, #16]
  dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8042c52:	4b22      	ldr	r3, [pc, #136]	; (8042cdc <BSP_SDRAM_MspInit+0x210>)
 8042c54:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8042c58:	615a      	str	r2, [r3, #20]
  dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8042c5a:	4b20      	ldr	r3, [pc, #128]	; (8042cdc <BSP_SDRAM_MspInit+0x210>)
 8042c5c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8042c60:	619a      	str	r2, [r3, #24]
  dmaHandle.Init.Mode                = DMA_NORMAL;
 8042c62:	4b1e      	ldr	r3, [pc, #120]	; (8042cdc <BSP_SDRAM_MspInit+0x210>)
 8042c64:	2200      	movs	r2, #0
 8042c66:	61da      	str	r2, [r3, #28]
  dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 8042c68:	4b1c      	ldr	r3, [pc, #112]	; (8042cdc <BSP_SDRAM_MspInit+0x210>)
 8042c6a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8042c6e:	621a      	str	r2, [r3, #32]
  dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8042c70:	4b1a      	ldr	r3, [pc, #104]	; (8042cdc <BSP_SDRAM_MspInit+0x210>)
 8042c72:	2200      	movs	r2, #0
 8042c74:	625a      	str	r2, [r3, #36]	; 0x24
  dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8042c76:	4b19      	ldr	r3, [pc, #100]	; (8042cdc <BSP_SDRAM_MspInit+0x210>)
 8042c78:	2203      	movs	r2, #3
 8042c7a:	629a      	str	r2, [r3, #40]	; 0x28
  dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8042c7c:	4b17      	ldr	r3, [pc, #92]	; (8042cdc <BSP_SDRAM_MspInit+0x210>)
 8042c7e:	2200      	movs	r2, #0
 8042c80:	62da      	str	r2, [r3, #44]	; 0x2c
  dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8042c82:	4b16      	ldr	r3, [pc, #88]	; (8042cdc <BSP_SDRAM_MspInit+0x210>)
 8042c84:	2200      	movs	r2, #0
 8042c86:	631a      	str	r2, [r3, #48]	; 0x30
  
  dmaHandle.Instance = SDRAM_DMAx_STREAM;
 8042c88:	4b14      	ldr	r3, [pc, #80]	; (8042cdc <BSP_SDRAM_MspInit+0x210>)
 8042c8a:	4a15      	ldr	r2, [pc, #84]	; (8042ce0 <BSP_SDRAM_MspInit+0x214>)
 8042c8c:	601a      	str	r2, [r3, #0]
  
  /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 8042c8e:	687b      	ldr	r3, [r7, #4]
 8042c90:	4a12      	ldr	r2, [pc, #72]	; (8042cdc <BSP_SDRAM_MspInit+0x210>)
 8042c92:	631a      	str	r2, [r3, #48]	; 0x30
 8042c94:	4a11      	ldr	r2, [pc, #68]	; (8042cdc <BSP_SDRAM_MspInit+0x210>)
 8042c96:	687b      	ldr	r3, [r7, #4]
 8042c98:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dmaHandle);
 8042c9a:	4810      	ldr	r0, [pc, #64]	; (8042cdc <BSP_SDRAM_MspInit+0x210>)
 8042c9c:	f000 fa50 	bl	8043140 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dmaHandle); 
 8042ca0:	480e      	ldr	r0, [pc, #56]	; (8042cdc <BSP_SDRAM_MspInit+0x210>)
 8042ca2:	f000 f99f 	bl	8042fe4 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8042ca6:	2200      	movs	r2, #0
 8042ca8:	210f      	movs	r1, #15
 8042caa:	2038      	movs	r0, #56	; 0x38
 8042cac:	f000 f94f 	bl	8042f4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8042cb0:	2038      	movs	r0, #56	; 0x38
 8042cb2:	f000 f968 	bl	8042f86 <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 8042cb6:	bf00      	nop
 8042cb8:	3740      	adds	r7, #64	; 0x40
 8042cba:	46bd      	mov	sp, r7
 8042cbc:	bd80      	pop	{r7, pc}
 8042cbe:	bf00      	nop
 8042cc0:	40023800 	.word	0x40023800
 8042cc4:	40020400 	.word	0x40020400
 8042cc8:	40020800 	.word	0x40020800
 8042ccc:	40020c00 	.word	0x40020c00
 8042cd0:	40021000 	.word	0x40021000
 8042cd4:	40021400 	.word	0x40021400
 8042cd8:	40021800 	.word	0x40021800
 8042cdc:	20000600 	.word	0x20000600
 8042ce0:	40026410 	.word	0x40026410

08042ce4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8042ce4:	b580      	push	{r7, lr}
 8042ce6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8042ce8:	4b0e      	ldr	r3, [pc, #56]	; (8042d24 <HAL_Init+0x40>)
 8042cea:	681b      	ldr	r3, [r3, #0]
 8042cec:	4a0d      	ldr	r2, [pc, #52]	; (8042d24 <HAL_Init+0x40>)
 8042cee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8042cf2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8042cf4:	4b0b      	ldr	r3, [pc, #44]	; (8042d24 <HAL_Init+0x40>)
 8042cf6:	681b      	ldr	r3, [r3, #0]
 8042cf8:	4a0a      	ldr	r2, [pc, #40]	; (8042d24 <HAL_Init+0x40>)
 8042cfa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8042cfe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8042d00:	4b08      	ldr	r3, [pc, #32]	; (8042d24 <HAL_Init+0x40>)
 8042d02:	681b      	ldr	r3, [r3, #0]
 8042d04:	4a07      	ldr	r2, [pc, #28]	; (8042d24 <HAL_Init+0x40>)
 8042d06:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8042d0a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8042d0c:	2003      	movs	r0, #3
 8042d0e:	f000 f913 	bl	8042f38 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8042d12:	200f      	movs	r0, #15
 8042d14:	f7fe fc52 	bl	80415bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8042d18:	f7fe f8d8 	bl	8040ecc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8042d1c:	2300      	movs	r3, #0
}
 8042d1e:	4618      	mov	r0, r3
 8042d20:	bd80      	pop	{r7, pc}
 8042d22:	bf00      	nop
 8042d24:	40023c00 	.word	0x40023c00

08042d28 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8042d28:	b480      	push	{r7}
 8042d2a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8042d2c:	4b06      	ldr	r3, [pc, #24]	; (8042d48 <HAL_IncTick+0x20>)
 8042d2e:	781b      	ldrb	r3, [r3, #0]
 8042d30:	461a      	mov	r2, r3
 8042d32:	4b06      	ldr	r3, [pc, #24]	; (8042d4c <HAL_IncTick+0x24>)
 8042d34:	681b      	ldr	r3, [r3, #0]
 8042d36:	4413      	add	r3, r2
 8042d38:	4a04      	ldr	r2, [pc, #16]	; (8042d4c <HAL_IncTick+0x24>)
 8042d3a:	6013      	str	r3, [r2, #0]
}
 8042d3c:	bf00      	nop
 8042d3e:	46bd      	mov	sp, r7
 8042d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042d44:	4770      	bx	lr
 8042d46:	bf00      	nop
 8042d48:	20000058 	.word	0x20000058
 8042d4c:	20000660 	.word	0x20000660

08042d50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8042d50:	b480      	push	{r7}
 8042d52:	af00      	add	r7, sp, #0
  return uwTick;
 8042d54:	4b03      	ldr	r3, [pc, #12]	; (8042d64 <HAL_GetTick+0x14>)
 8042d56:	681b      	ldr	r3, [r3, #0]
}
 8042d58:	4618      	mov	r0, r3
 8042d5a:	46bd      	mov	sp, r7
 8042d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042d60:	4770      	bx	lr
 8042d62:	bf00      	nop
 8042d64:	20000660 	.word	0x20000660

08042d68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8042d68:	b580      	push	{r7, lr}
 8042d6a:	b084      	sub	sp, #16
 8042d6c:	af00      	add	r7, sp, #0
 8042d6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8042d70:	f7ff ffee 	bl	8042d50 <HAL_GetTick>
 8042d74:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8042d76:	687b      	ldr	r3, [r7, #4]
 8042d78:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8042d7a:	68fb      	ldr	r3, [r7, #12]
 8042d7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8042d80:	d005      	beq.n	8042d8e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8042d82:	4b0a      	ldr	r3, [pc, #40]	; (8042dac <HAL_Delay+0x44>)
 8042d84:	781b      	ldrb	r3, [r3, #0]
 8042d86:	461a      	mov	r2, r3
 8042d88:	68fb      	ldr	r3, [r7, #12]
 8042d8a:	4413      	add	r3, r2
 8042d8c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8042d8e:	bf00      	nop
 8042d90:	f7ff ffde 	bl	8042d50 <HAL_GetTick>
 8042d94:	4602      	mov	r2, r0
 8042d96:	68bb      	ldr	r3, [r7, #8]
 8042d98:	1ad3      	subs	r3, r2, r3
 8042d9a:	68fa      	ldr	r2, [r7, #12]
 8042d9c:	429a      	cmp	r2, r3
 8042d9e:	d8f7      	bhi.n	8042d90 <HAL_Delay+0x28>
  {
  }
}
 8042da0:	bf00      	nop
 8042da2:	bf00      	nop
 8042da4:	3710      	adds	r7, #16
 8042da6:	46bd      	mov	sp, r7
 8042da8:	bd80      	pop	{r7, pc}
 8042daa:	bf00      	nop
 8042dac:	20000058 	.word	0x20000058

08042db0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8042db0:	b480      	push	{r7}
 8042db2:	b085      	sub	sp, #20
 8042db4:	af00      	add	r7, sp, #0
 8042db6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8042db8:	687b      	ldr	r3, [r7, #4]
 8042dba:	f003 0307 	and.w	r3, r3, #7
 8042dbe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8042dc0:	4b0c      	ldr	r3, [pc, #48]	; (8042df4 <__NVIC_SetPriorityGrouping+0x44>)
 8042dc2:	68db      	ldr	r3, [r3, #12]
 8042dc4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8042dc6:	68ba      	ldr	r2, [r7, #8]
 8042dc8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8042dcc:	4013      	ands	r3, r2
 8042dce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8042dd0:	68fb      	ldr	r3, [r7, #12]
 8042dd2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8042dd4:	68bb      	ldr	r3, [r7, #8]
 8042dd6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8042dd8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8042ddc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8042de0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8042de2:	4a04      	ldr	r2, [pc, #16]	; (8042df4 <__NVIC_SetPriorityGrouping+0x44>)
 8042de4:	68bb      	ldr	r3, [r7, #8]
 8042de6:	60d3      	str	r3, [r2, #12]
}
 8042de8:	bf00      	nop
 8042dea:	3714      	adds	r7, #20
 8042dec:	46bd      	mov	sp, r7
 8042dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042df2:	4770      	bx	lr
 8042df4:	e000ed00 	.word	0xe000ed00

08042df8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8042df8:	b480      	push	{r7}
 8042dfa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8042dfc:	4b04      	ldr	r3, [pc, #16]	; (8042e10 <__NVIC_GetPriorityGrouping+0x18>)
 8042dfe:	68db      	ldr	r3, [r3, #12]
 8042e00:	0a1b      	lsrs	r3, r3, #8
 8042e02:	f003 0307 	and.w	r3, r3, #7
}
 8042e06:	4618      	mov	r0, r3
 8042e08:	46bd      	mov	sp, r7
 8042e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042e0e:	4770      	bx	lr
 8042e10:	e000ed00 	.word	0xe000ed00

08042e14 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8042e14:	b480      	push	{r7}
 8042e16:	b083      	sub	sp, #12
 8042e18:	af00      	add	r7, sp, #0
 8042e1a:	4603      	mov	r3, r0
 8042e1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8042e1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8042e22:	2b00      	cmp	r3, #0
 8042e24:	db0b      	blt.n	8042e3e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8042e26:	79fb      	ldrb	r3, [r7, #7]
 8042e28:	f003 021f 	and.w	r2, r3, #31
 8042e2c:	4907      	ldr	r1, [pc, #28]	; (8042e4c <__NVIC_EnableIRQ+0x38>)
 8042e2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8042e32:	095b      	lsrs	r3, r3, #5
 8042e34:	2001      	movs	r0, #1
 8042e36:	fa00 f202 	lsl.w	r2, r0, r2
 8042e3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8042e3e:	bf00      	nop
 8042e40:	370c      	adds	r7, #12
 8042e42:	46bd      	mov	sp, r7
 8042e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042e48:	4770      	bx	lr
 8042e4a:	bf00      	nop
 8042e4c:	e000e100 	.word	0xe000e100

08042e50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8042e50:	b480      	push	{r7}
 8042e52:	b083      	sub	sp, #12
 8042e54:	af00      	add	r7, sp, #0
 8042e56:	4603      	mov	r3, r0
 8042e58:	6039      	str	r1, [r7, #0]
 8042e5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8042e5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8042e60:	2b00      	cmp	r3, #0
 8042e62:	db0a      	blt.n	8042e7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8042e64:	683b      	ldr	r3, [r7, #0]
 8042e66:	b2da      	uxtb	r2, r3
 8042e68:	490c      	ldr	r1, [pc, #48]	; (8042e9c <__NVIC_SetPriority+0x4c>)
 8042e6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8042e6e:	0112      	lsls	r2, r2, #4
 8042e70:	b2d2      	uxtb	r2, r2
 8042e72:	440b      	add	r3, r1
 8042e74:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8042e78:	e00a      	b.n	8042e90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8042e7a:	683b      	ldr	r3, [r7, #0]
 8042e7c:	b2da      	uxtb	r2, r3
 8042e7e:	4908      	ldr	r1, [pc, #32]	; (8042ea0 <__NVIC_SetPriority+0x50>)
 8042e80:	79fb      	ldrb	r3, [r7, #7]
 8042e82:	f003 030f 	and.w	r3, r3, #15
 8042e86:	3b04      	subs	r3, #4
 8042e88:	0112      	lsls	r2, r2, #4
 8042e8a:	b2d2      	uxtb	r2, r2
 8042e8c:	440b      	add	r3, r1
 8042e8e:	761a      	strb	r2, [r3, #24]
}
 8042e90:	bf00      	nop
 8042e92:	370c      	adds	r7, #12
 8042e94:	46bd      	mov	sp, r7
 8042e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042e9a:	4770      	bx	lr
 8042e9c:	e000e100 	.word	0xe000e100
 8042ea0:	e000ed00 	.word	0xe000ed00

08042ea4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8042ea4:	b480      	push	{r7}
 8042ea6:	b089      	sub	sp, #36	; 0x24
 8042ea8:	af00      	add	r7, sp, #0
 8042eaa:	60f8      	str	r0, [r7, #12]
 8042eac:	60b9      	str	r1, [r7, #8]
 8042eae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8042eb0:	68fb      	ldr	r3, [r7, #12]
 8042eb2:	f003 0307 	and.w	r3, r3, #7
 8042eb6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8042eb8:	69fb      	ldr	r3, [r7, #28]
 8042eba:	f1c3 0307 	rsb	r3, r3, #7
 8042ebe:	2b04      	cmp	r3, #4
 8042ec0:	bf28      	it	cs
 8042ec2:	2304      	movcs	r3, #4
 8042ec4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8042ec6:	69fb      	ldr	r3, [r7, #28]
 8042ec8:	3304      	adds	r3, #4
 8042eca:	2b06      	cmp	r3, #6
 8042ecc:	d902      	bls.n	8042ed4 <NVIC_EncodePriority+0x30>
 8042ece:	69fb      	ldr	r3, [r7, #28]
 8042ed0:	3b03      	subs	r3, #3
 8042ed2:	e000      	b.n	8042ed6 <NVIC_EncodePriority+0x32>
 8042ed4:	2300      	movs	r3, #0
 8042ed6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8042ed8:	f04f 32ff 	mov.w	r2, #4294967295
 8042edc:	69bb      	ldr	r3, [r7, #24]
 8042ede:	fa02 f303 	lsl.w	r3, r2, r3
 8042ee2:	43da      	mvns	r2, r3
 8042ee4:	68bb      	ldr	r3, [r7, #8]
 8042ee6:	401a      	ands	r2, r3
 8042ee8:	697b      	ldr	r3, [r7, #20]
 8042eea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8042eec:	f04f 31ff 	mov.w	r1, #4294967295
 8042ef0:	697b      	ldr	r3, [r7, #20]
 8042ef2:	fa01 f303 	lsl.w	r3, r1, r3
 8042ef6:	43d9      	mvns	r1, r3
 8042ef8:	687b      	ldr	r3, [r7, #4]
 8042efa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8042efc:	4313      	orrs	r3, r2
         );
}
 8042efe:	4618      	mov	r0, r3
 8042f00:	3724      	adds	r7, #36	; 0x24
 8042f02:	46bd      	mov	sp, r7
 8042f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042f08:	4770      	bx	lr
	...

08042f0c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8042f0c:	b480      	push	{r7}
 8042f0e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8042f10:	f3bf 8f4f 	dsb	sy
}
 8042f14:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8042f16:	4b06      	ldr	r3, [pc, #24]	; (8042f30 <__NVIC_SystemReset+0x24>)
 8042f18:	68db      	ldr	r3, [r3, #12]
 8042f1a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8042f1e:	4904      	ldr	r1, [pc, #16]	; (8042f30 <__NVIC_SystemReset+0x24>)
 8042f20:	4b04      	ldr	r3, [pc, #16]	; (8042f34 <__NVIC_SystemReset+0x28>)
 8042f22:	4313      	orrs	r3, r2
 8042f24:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8042f26:	f3bf 8f4f 	dsb	sy
}
 8042f2a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8042f2c:	bf00      	nop
 8042f2e:	e7fd      	b.n	8042f2c <__NVIC_SystemReset+0x20>
 8042f30:	e000ed00 	.word	0xe000ed00
 8042f34:	05fa0004 	.word	0x05fa0004

08042f38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8042f38:	b580      	push	{r7, lr}
 8042f3a:	b082      	sub	sp, #8
 8042f3c:	af00      	add	r7, sp, #0
 8042f3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8042f40:	6878      	ldr	r0, [r7, #4]
 8042f42:	f7ff ff35 	bl	8042db0 <__NVIC_SetPriorityGrouping>
}
 8042f46:	bf00      	nop
 8042f48:	3708      	adds	r7, #8
 8042f4a:	46bd      	mov	sp, r7
 8042f4c:	bd80      	pop	{r7, pc}

08042f4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8042f4e:	b580      	push	{r7, lr}
 8042f50:	b086      	sub	sp, #24
 8042f52:	af00      	add	r7, sp, #0
 8042f54:	4603      	mov	r3, r0
 8042f56:	60b9      	str	r1, [r7, #8]
 8042f58:	607a      	str	r2, [r7, #4]
 8042f5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8042f5c:	2300      	movs	r3, #0
 8042f5e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8042f60:	f7ff ff4a 	bl	8042df8 <__NVIC_GetPriorityGrouping>
 8042f64:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8042f66:	687a      	ldr	r2, [r7, #4]
 8042f68:	68b9      	ldr	r1, [r7, #8]
 8042f6a:	6978      	ldr	r0, [r7, #20]
 8042f6c:	f7ff ff9a 	bl	8042ea4 <NVIC_EncodePriority>
 8042f70:	4602      	mov	r2, r0
 8042f72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8042f76:	4611      	mov	r1, r2
 8042f78:	4618      	mov	r0, r3
 8042f7a:	f7ff ff69 	bl	8042e50 <__NVIC_SetPriority>
}
 8042f7e:	bf00      	nop
 8042f80:	3718      	adds	r7, #24
 8042f82:	46bd      	mov	sp, r7
 8042f84:	bd80      	pop	{r7, pc}

08042f86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8042f86:	b580      	push	{r7, lr}
 8042f88:	b082      	sub	sp, #8
 8042f8a:	af00      	add	r7, sp, #0
 8042f8c:	4603      	mov	r3, r0
 8042f8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8042f90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8042f94:	4618      	mov	r0, r3
 8042f96:	f7ff ff3d 	bl	8042e14 <__NVIC_EnableIRQ>
}
 8042f9a:	bf00      	nop
 8042f9c:	3708      	adds	r7, #8
 8042f9e:	46bd      	mov	sp, r7
 8042fa0:	bd80      	pop	{r7, pc}

08042fa2 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8042fa2:	b580      	push	{r7, lr}
 8042fa4:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8042fa6:	f7ff ffb1 	bl	8042f0c <__NVIC_SystemReset>

08042faa <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8042faa:	b580      	push	{r7, lr}
 8042fac:	b082      	sub	sp, #8
 8042fae:	af00      	add	r7, sp, #0
 8042fb0:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8042fb2:	687b      	ldr	r3, [r7, #4]
 8042fb4:	2b00      	cmp	r3, #0
 8042fb6:	d101      	bne.n	8042fbc <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8042fb8:	2301      	movs	r3, #1
 8042fba:	e00e      	b.n	8042fda <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8042fbc:	687b      	ldr	r3, [r7, #4]
 8042fbe:	795b      	ldrb	r3, [r3, #5]
 8042fc0:	b2db      	uxtb	r3, r3
 8042fc2:	2b00      	cmp	r3, #0
 8042fc4:	d105      	bne.n	8042fd2 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8042fc6:	687b      	ldr	r3, [r7, #4]
 8042fc8:	2200      	movs	r2, #0
 8042fca:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8042fcc:	6878      	ldr	r0, [r7, #4]
 8042fce:	f7fd ffa5 	bl	8040f1c <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8042fd2:	687b      	ldr	r3, [r7, #4]
 8042fd4:	2201      	movs	r2, #1
 8042fd6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8042fd8:	2300      	movs	r3, #0
}
 8042fda:	4618      	mov	r0, r3
 8042fdc:	3708      	adds	r7, #8
 8042fde:	46bd      	mov	sp, r7
 8042fe0:	bd80      	pop	{r7, pc}
	...

08042fe4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8042fe4:	b580      	push	{r7, lr}
 8042fe6:	b086      	sub	sp, #24
 8042fe8:	af00      	add	r7, sp, #0
 8042fea:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8042fec:	2300      	movs	r3, #0
 8042fee:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8042ff0:	f7ff feae 	bl	8042d50 <HAL_GetTick>
 8042ff4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8042ff6:	687b      	ldr	r3, [r7, #4]
 8042ff8:	2b00      	cmp	r3, #0
 8042ffa:	d101      	bne.n	8043000 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8042ffc:	2301      	movs	r3, #1
 8042ffe:	e099      	b.n	8043134 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8043000:	687b      	ldr	r3, [r7, #4]
 8043002:	2202      	movs	r2, #2
 8043004:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8043008:	687b      	ldr	r3, [r7, #4]
 804300a:	2200      	movs	r2, #0
 804300c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8043010:	687b      	ldr	r3, [r7, #4]
 8043012:	681b      	ldr	r3, [r3, #0]
 8043014:	681a      	ldr	r2, [r3, #0]
 8043016:	687b      	ldr	r3, [r7, #4]
 8043018:	681b      	ldr	r3, [r3, #0]
 804301a:	f022 0201 	bic.w	r2, r2, #1
 804301e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8043020:	e00f      	b.n	8043042 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8043022:	f7ff fe95 	bl	8042d50 <HAL_GetTick>
 8043026:	4602      	mov	r2, r0
 8043028:	693b      	ldr	r3, [r7, #16]
 804302a:	1ad3      	subs	r3, r2, r3
 804302c:	2b05      	cmp	r3, #5
 804302e:	d908      	bls.n	8043042 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8043030:	687b      	ldr	r3, [r7, #4]
 8043032:	2220      	movs	r2, #32
 8043034:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8043036:	687b      	ldr	r3, [r7, #4]
 8043038:	2203      	movs	r2, #3
 804303a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 804303e:	2303      	movs	r3, #3
 8043040:	e078      	b.n	8043134 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8043042:	687b      	ldr	r3, [r7, #4]
 8043044:	681b      	ldr	r3, [r3, #0]
 8043046:	681b      	ldr	r3, [r3, #0]
 8043048:	f003 0301 	and.w	r3, r3, #1
 804304c:	2b00      	cmp	r3, #0
 804304e:	d1e8      	bne.n	8043022 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8043050:	687b      	ldr	r3, [r7, #4]
 8043052:	681b      	ldr	r3, [r3, #0]
 8043054:	681b      	ldr	r3, [r3, #0]
 8043056:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8043058:	697a      	ldr	r2, [r7, #20]
 804305a:	4b38      	ldr	r3, [pc, #224]	; (804313c <HAL_DMA_Init+0x158>)
 804305c:	4013      	ands	r3, r2
 804305e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8043060:	687b      	ldr	r3, [r7, #4]
 8043062:	685a      	ldr	r2, [r3, #4]
 8043064:	687b      	ldr	r3, [r7, #4]
 8043066:	689b      	ldr	r3, [r3, #8]
 8043068:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 804306a:	687b      	ldr	r3, [r7, #4]
 804306c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 804306e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8043070:	687b      	ldr	r3, [r7, #4]
 8043072:	691b      	ldr	r3, [r3, #16]
 8043074:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8043076:	687b      	ldr	r3, [r7, #4]
 8043078:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 804307a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 804307c:	687b      	ldr	r3, [r7, #4]
 804307e:	699b      	ldr	r3, [r3, #24]
 8043080:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8043082:	687b      	ldr	r3, [r7, #4]
 8043084:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8043086:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8043088:	687b      	ldr	r3, [r7, #4]
 804308a:	6a1b      	ldr	r3, [r3, #32]
 804308c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 804308e:	697a      	ldr	r2, [r7, #20]
 8043090:	4313      	orrs	r3, r2
 8043092:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8043094:	687b      	ldr	r3, [r7, #4]
 8043096:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8043098:	2b04      	cmp	r3, #4
 804309a:	d107      	bne.n	80430ac <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 804309c:	687b      	ldr	r3, [r7, #4]
 804309e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80430a0:	687b      	ldr	r3, [r7, #4]
 80430a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80430a4:	4313      	orrs	r3, r2
 80430a6:	697a      	ldr	r2, [r7, #20]
 80430a8:	4313      	orrs	r3, r2
 80430aa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80430ac:	687b      	ldr	r3, [r7, #4]
 80430ae:	681b      	ldr	r3, [r3, #0]
 80430b0:	697a      	ldr	r2, [r7, #20]
 80430b2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80430b4:	687b      	ldr	r3, [r7, #4]
 80430b6:	681b      	ldr	r3, [r3, #0]
 80430b8:	695b      	ldr	r3, [r3, #20]
 80430ba:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80430bc:	697b      	ldr	r3, [r7, #20]
 80430be:	f023 0307 	bic.w	r3, r3, #7
 80430c2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80430c4:	687b      	ldr	r3, [r7, #4]
 80430c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80430c8:	697a      	ldr	r2, [r7, #20]
 80430ca:	4313      	orrs	r3, r2
 80430cc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80430ce:	687b      	ldr	r3, [r7, #4]
 80430d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80430d2:	2b04      	cmp	r3, #4
 80430d4:	d117      	bne.n	8043106 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80430d6:	687b      	ldr	r3, [r7, #4]
 80430d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80430da:	697a      	ldr	r2, [r7, #20]
 80430dc:	4313      	orrs	r3, r2
 80430de:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80430e0:	687b      	ldr	r3, [r7, #4]
 80430e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80430e4:	2b00      	cmp	r3, #0
 80430e6:	d00e      	beq.n	8043106 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80430e8:	6878      	ldr	r0, [r7, #4]
 80430ea:	f000 f8bd 	bl	8043268 <DMA_CheckFifoParam>
 80430ee:	4603      	mov	r3, r0
 80430f0:	2b00      	cmp	r3, #0
 80430f2:	d008      	beq.n	8043106 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80430f4:	687b      	ldr	r3, [r7, #4]
 80430f6:	2240      	movs	r2, #64	; 0x40
 80430f8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80430fa:	687b      	ldr	r3, [r7, #4]
 80430fc:	2201      	movs	r2, #1
 80430fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8043102:	2301      	movs	r3, #1
 8043104:	e016      	b.n	8043134 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8043106:	687b      	ldr	r3, [r7, #4]
 8043108:	681b      	ldr	r3, [r3, #0]
 804310a:	697a      	ldr	r2, [r7, #20]
 804310c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 804310e:	6878      	ldr	r0, [r7, #4]
 8043110:	f000 f874 	bl	80431fc <DMA_CalcBaseAndBitshift>
 8043114:	4603      	mov	r3, r0
 8043116:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8043118:	687b      	ldr	r3, [r7, #4]
 804311a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 804311c:	223f      	movs	r2, #63	; 0x3f
 804311e:	409a      	lsls	r2, r3
 8043120:	68fb      	ldr	r3, [r7, #12]
 8043122:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8043124:	687b      	ldr	r3, [r7, #4]
 8043126:	2200      	movs	r2, #0
 8043128:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 804312a:	687b      	ldr	r3, [r7, #4]
 804312c:	2201      	movs	r2, #1
 804312e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8043132:	2300      	movs	r3, #0
}
 8043134:	4618      	mov	r0, r3
 8043136:	3718      	adds	r7, #24
 8043138:	46bd      	mov	sp, r7
 804313a:	bd80      	pop	{r7, pc}
 804313c:	f010803f 	.word	0xf010803f

08043140 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8043140:	b580      	push	{r7, lr}
 8043142:	b084      	sub	sp, #16
 8043144:	af00      	add	r7, sp, #0
 8043146:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8043148:	687b      	ldr	r3, [r7, #4]
 804314a:	2b00      	cmp	r3, #0
 804314c:	d101      	bne.n	8043152 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 804314e:	2301      	movs	r3, #1
 8043150:	e050      	b.n	80431f4 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8043152:	687b      	ldr	r3, [r7, #4]
 8043154:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8043158:	b2db      	uxtb	r3, r3
 804315a:	2b02      	cmp	r3, #2
 804315c:	d101      	bne.n	8043162 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 804315e:	2302      	movs	r3, #2
 8043160:	e048      	b.n	80431f4 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8043162:	687b      	ldr	r3, [r7, #4]
 8043164:	681b      	ldr	r3, [r3, #0]
 8043166:	681a      	ldr	r2, [r3, #0]
 8043168:	687b      	ldr	r3, [r7, #4]
 804316a:	681b      	ldr	r3, [r3, #0]
 804316c:	f022 0201 	bic.w	r2, r2, #1
 8043170:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8043172:	687b      	ldr	r3, [r7, #4]
 8043174:	681b      	ldr	r3, [r3, #0]
 8043176:	2200      	movs	r2, #0
 8043178:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 804317a:	687b      	ldr	r3, [r7, #4]
 804317c:	681b      	ldr	r3, [r3, #0]
 804317e:	2200      	movs	r2, #0
 8043180:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8043182:	687b      	ldr	r3, [r7, #4]
 8043184:	681b      	ldr	r3, [r3, #0]
 8043186:	2200      	movs	r2, #0
 8043188:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 804318a:	687b      	ldr	r3, [r7, #4]
 804318c:	681b      	ldr	r3, [r3, #0]
 804318e:	2200      	movs	r2, #0
 8043190:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8043192:	687b      	ldr	r3, [r7, #4]
 8043194:	681b      	ldr	r3, [r3, #0]
 8043196:	2200      	movs	r2, #0
 8043198:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 804319a:	687b      	ldr	r3, [r7, #4]
 804319c:	681b      	ldr	r3, [r3, #0]
 804319e:	2221      	movs	r2, #33	; 0x21
 80431a0:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80431a2:	6878      	ldr	r0, [r7, #4]
 80431a4:	f000 f82a 	bl	80431fc <DMA_CalcBaseAndBitshift>
 80431a8:	4603      	mov	r3, r0
 80431aa:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80431ac:	687b      	ldr	r3, [r7, #4]
 80431ae:	2200      	movs	r2, #0
 80431b0:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80431b2:	687b      	ldr	r3, [r7, #4]
 80431b4:	2200      	movs	r2, #0
 80431b6:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 80431b8:	687b      	ldr	r3, [r7, #4]
 80431ba:	2200      	movs	r2, #0
 80431bc:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80431be:	687b      	ldr	r3, [r7, #4]
 80431c0:	2200      	movs	r2, #0
 80431c2:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 80431c4:	687b      	ldr	r3, [r7, #4]
 80431c6:	2200      	movs	r2, #0
 80431c8:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 80431ca:	687b      	ldr	r3, [r7, #4]
 80431cc:	2200      	movs	r2, #0
 80431ce:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80431d0:	687b      	ldr	r3, [r7, #4]
 80431d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80431d4:	223f      	movs	r2, #63	; 0x3f
 80431d6:	409a      	lsls	r2, r3
 80431d8:	68fb      	ldr	r3, [r7, #12]
 80431da:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80431dc:	687b      	ldr	r3, [r7, #4]
 80431de:	2200      	movs	r2, #0
 80431e0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80431e2:	687b      	ldr	r3, [r7, #4]
 80431e4:	2200      	movs	r2, #0
 80431e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80431ea:	687b      	ldr	r3, [r7, #4]
 80431ec:	2200      	movs	r2, #0
 80431ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80431f2:	2300      	movs	r3, #0
}
 80431f4:	4618      	mov	r0, r3
 80431f6:	3710      	adds	r7, #16
 80431f8:	46bd      	mov	sp, r7
 80431fa:	bd80      	pop	{r7, pc}

080431fc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80431fc:	b480      	push	{r7}
 80431fe:	b085      	sub	sp, #20
 8043200:	af00      	add	r7, sp, #0
 8043202:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8043204:	687b      	ldr	r3, [r7, #4]
 8043206:	681b      	ldr	r3, [r3, #0]
 8043208:	b2db      	uxtb	r3, r3
 804320a:	3b10      	subs	r3, #16
 804320c:	4a14      	ldr	r2, [pc, #80]	; (8043260 <DMA_CalcBaseAndBitshift+0x64>)
 804320e:	fba2 2303 	umull	r2, r3, r2, r3
 8043212:	091b      	lsrs	r3, r3, #4
 8043214:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8043216:	4a13      	ldr	r2, [pc, #76]	; (8043264 <DMA_CalcBaseAndBitshift+0x68>)
 8043218:	68fb      	ldr	r3, [r7, #12]
 804321a:	4413      	add	r3, r2
 804321c:	781b      	ldrb	r3, [r3, #0]
 804321e:	461a      	mov	r2, r3
 8043220:	687b      	ldr	r3, [r7, #4]
 8043222:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8043224:	68fb      	ldr	r3, [r7, #12]
 8043226:	2b03      	cmp	r3, #3
 8043228:	d909      	bls.n	804323e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 804322a:	687b      	ldr	r3, [r7, #4]
 804322c:	681b      	ldr	r3, [r3, #0]
 804322e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8043232:	f023 0303 	bic.w	r3, r3, #3
 8043236:	1d1a      	adds	r2, r3, #4
 8043238:	687b      	ldr	r3, [r7, #4]
 804323a:	659a      	str	r2, [r3, #88]	; 0x58
 804323c:	e007      	b.n	804324e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 804323e:	687b      	ldr	r3, [r7, #4]
 8043240:	681b      	ldr	r3, [r3, #0]
 8043242:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8043246:	f023 0303 	bic.w	r3, r3, #3
 804324a:	687a      	ldr	r2, [r7, #4]
 804324c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 804324e:	687b      	ldr	r3, [r7, #4]
 8043250:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8043252:	4618      	mov	r0, r3
 8043254:	3714      	adds	r7, #20
 8043256:	46bd      	mov	sp, r7
 8043258:	f85d 7b04 	ldr.w	r7, [sp], #4
 804325c:	4770      	bx	lr
 804325e:	bf00      	nop
 8043260:	aaaaaaab 	.word	0xaaaaaaab
 8043264:	0804fb08 	.word	0x0804fb08

08043268 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8043268:	b480      	push	{r7}
 804326a:	b085      	sub	sp, #20
 804326c:	af00      	add	r7, sp, #0
 804326e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8043270:	2300      	movs	r3, #0
 8043272:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8043274:	687b      	ldr	r3, [r7, #4]
 8043276:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8043278:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 804327a:	687b      	ldr	r3, [r7, #4]
 804327c:	699b      	ldr	r3, [r3, #24]
 804327e:	2b00      	cmp	r3, #0
 8043280:	d11f      	bne.n	80432c2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8043282:	68bb      	ldr	r3, [r7, #8]
 8043284:	2b03      	cmp	r3, #3
 8043286:	d856      	bhi.n	8043336 <DMA_CheckFifoParam+0xce>
 8043288:	a201      	add	r2, pc, #4	; (adr r2, 8043290 <DMA_CheckFifoParam+0x28>)
 804328a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 804328e:	bf00      	nop
 8043290:	080432a1 	.word	0x080432a1
 8043294:	080432b3 	.word	0x080432b3
 8043298:	080432a1 	.word	0x080432a1
 804329c:	08043337 	.word	0x08043337
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80432a0:	687b      	ldr	r3, [r7, #4]
 80432a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80432a4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80432a8:	2b00      	cmp	r3, #0
 80432aa:	d046      	beq.n	804333a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80432ac:	2301      	movs	r3, #1
 80432ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80432b0:	e043      	b.n	804333a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80432b2:	687b      	ldr	r3, [r7, #4]
 80432b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80432b6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80432ba:	d140      	bne.n	804333e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80432bc:	2301      	movs	r3, #1
 80432be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80432c0:	e03d      	b.n	804333e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80432c2:	687b      	ldr	r3, [r7, #4]
 80432c4:	699b      	ldr	r3, [r3, #24]
 80432c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80432ca:	d121      	bne.n	8043310 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80432cc:	68bb      	ldr	r3, [r7, #8]
 80432ce:	2b03      	cmp	r3, #3
 80432d0:	d837      	bhi.n	8043342 <DMA_CheckFifoParam+0xda>
 80432d2:	a201      	add	r2, pc, #4	; (adr r2, 80432d8 <DMA_CheckFifoParam+0x70>)
 80432d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80432d8:	080432e9 	.word	0x080432e9
 80432dc:	080432ef 	.word	0x080432ef
 80432e0:	080432e9 	.word	0x080432e9
 80432e4:	08043301 	.word	0x08043301
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80432e8:	2301      	movs	r3, #1
 80432ea:	73fb      	strb	r3, [r7, #15]
      break;
 80432ec:	e030      	b.n	8043350 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80432ee:	687b      	ldr	r3, [r7, #4]
 80432f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80432f2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80432f6:	2b00      	cmp	r3, #0
 80432f8:	d025      	beq.n	8043346 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80432fa:	2301      	movs	r3, #1
 80432fc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80432fe:	e022      	b.n	8043346 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8043300:	687b      	ldr	r3, [r7, #4]
 8043302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8043304:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8043308:	d11f      	bne.n	804334a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 804330a:	2301      	movs	r3, #1
 804330c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 804330e:	e01c      	b.n	804334a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8043310:	68bb      	ldr	r3, [r7, #8]
 8043312:	2b02      	cmp	r3, #2
 8043314:	d903      	bls.n	804331e <DMA_CheckFifoParam+0xb6>
 8043316:	68bb      	ldr	r3, [r7, #8]
 8043318:	2b03      	cmp	r3, #3
 804331a:	d003      	beq.n	8043324 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 804331c:	e018      	b.n	8043350 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 804331e:	2301      	movs	r3, #1
 8043320:	73fb      	strb	r3, [r7, #15]
      break;
 8043322:	e015      	b.n	8043350 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8043324:	687b      	ldr	r3, [r7, #4]
 8043326:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8043328:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 804332c:	2b00      	cmp	r3, #0
 804332e:	d00e      	beq.n	804334e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8043330:	2301      	movs	r3, #1
 8043332:	73fb      	strb	r3, [r7, #15]
      break;
 8043334:	e00b      	b.n	804334e <DMA_CheckFifoParam+0xe6>
      break;
 8043336:	bf00      	nop
 8043338:	e00a      	b.n	8043350 <DMA_CheckFifoParam+0xe8>
      break;
 804333a:	bf00      	nop
 804333c:	e008      	b.n	8043350 <DMA_CheckFifoParam+0xe8>
      break;
 804333e:	bf00      	nop
 8043340:	e006      	b.n	8043350 <DMA_CheckFifoParam+0xe8>
      break;
 8043342:	bf00      	nop
 8043344:	e004      	b.n	8043350 <DMA_CheckFifoParam+0xe8>
      break;
 8043346:	bf00      	nop
 8043348:	e002      	b.n	8043350 <DMA_CheckFifoParam+0xe8>
      break;   
 804334a:	bf00      	nop
 804334c:	e000      	b.n	8043350 <DMA_CheckFifoParam+0xe8>
      break;
 804334e:	bf00      	nop
    }
  } 
  
  return status; 
 8043350:	7bfb      	ldrb	r3, [r7, #15]
}
 8043352:	4618      	mov	r0, r3
 8043354:	3714      	adds	r7, #20
 8043356:	46bd      	mov	sp, r7
 8043358:	f85d 7b04 	ldr.w	r7, [sp], #4
 804335c:	4770      	bx	lr
 804335e:	bf00      	nop

08043360 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8043360:	b580      	push	{r7, lr}
 8043362:	b082      	sub	sp, #8
 8043364:	af00      	add	r7, sp, #0
 8043366:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8043368:	687b      	ldr	r3, [r7, #4]
 804336a:	2b00      	cmp	r3, #0
 804336c:	d101      	bne.n	8043372 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 804336e:	2301      	movs	r3, #1
 8043370:	e03b      	b.n	80433ea <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8043372:	687b      	ldr	r3, [r7, #4]
 8043374:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8043378:	b2db      	uxtb	r3, r3
 804337a:	2b00      	cmp	r3, #0
 804337c:	d106      	bne.n	804338c <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 804337e:	687b      	ldr	r3, [r7, #4]
 8043380:	2200      	movs	r2, #0
 8043382:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8043386:	6878      	ldr	r0, [r7, #4]
 8043388:	f7fd fdea 	bl	8040f60 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 804338c:	687b      	ldr	r3, [r7, #4]
 804338e:	2202      	movs	r2, #2
 8043390:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8043394:	687b      	ldr	r3, [r7, #4]
 8043396:	681b      	ldr	r3, [r3, #0]
 8043398:	681b      	ldr	r3, [r3, #0]
 804339a:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 804339e:	687b      	ldr	r3, [r7, #4]
 80433a0:	685a      	ldr	r2, [r3, #4]
 80433a2:	687b      	ldr	r3, [r7, #4]
 80433a4:	681b      	ldr	r3, [r3, #0]
 80433a6:	430a      	orrs	r2, r1
 80433a8:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 80433aa:	687b      	ldr	r3, [r7, #4]
 80433ac:	681b      	ldr	r3, [r3, #0]
 80433ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80433b0:	f023 0107 	bic.w	r1, r3, #7
 80433b4:	687b      	ldr	r3, [r7, #4]
 80433b6:	689a      	ldr	r2, [r3, #8]
 80433b8:	687b      	ldr	r3, [r7, #4]
 80433ba:	681b      	ldr	r3, [r3, #0]
 80433bc:	430a      	orrs	r2, r1
 80433be:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 80433c0:	687b      	ldr	r3, [r7, #4]
 80433c2:	681b      	ldr	r3, [r3, #0]
 80433c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80433c6:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80433ca:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80433ce:	687a      	ldr	r2, [r7, #4]
 80433d0:	68d1      	ldr	r1, [r2, #12]
 80433d2:	687a      	ldr	r2, [r7, #4]
 80433d4:	6812      	ldr	r2, [r2, #0]
 80433d6:	430b      	orrs	r3, r1
 80433d8:	6413      	str	r3, [r2, #64]	; 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 80433da:	687b      	ldr	r3, [r7, #4]
 80433dc:	2200      	movs	r2, #0
 80433de:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 80433e0:	687b      	ldr	r3, [r7, #4]
 80433e2:	2201      	movs	r2, #1
 80433e4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 80433e8:	2300      	movs	r3, #0
}
 80433ea:	4618      	mov	r0, r3
 80433ec:	3708      	adds	r7, #8
 80433ee:	46bd      	mov	sp, r7
 80433f0:	bd80      	pop	{r7, pc}

080433f2 <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 80433f2:	b580      	push	{r7, lr}
 80433f4:	b086      	sub	sp, #24
 80433f6:	af02      	add	r7, sp, #8
 80433f8:	60f8      	str	r0, [r7, #12]
 80433fa:	60b9      	str	r1, [r7, #8]
 80433fc:	607a      	str	r2, [r7, #4]
 80433fe:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8043400:	68fb      	ldr	r3, [r7, #12]
 8043402:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8043406:	2b01      	cmp	r3, #1
 8043408:	d101      	bne.n	804340e <HAL_DMA2D_Start+0x1c>
 804340a:	2302      	movs	r3, #2
 804340c:	e018      	b.n	8043440 <HAL_DMA2D_Start+0x4e>
 804340e:	68fb      	ldr	r3, [r7, #12]
 8043410:	2201      	movs	r2, #1
 8043412:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8043416:	68fb      	ldr	r3, [r7, #12]
 8043418:	2202      	movs	r2, #2
 804341a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 804341e:	69bb      	ldr	r3, [r7, #24]
 8043420:	9300      	str	r3, [sp, #0]
 8043422:	683b      	ldr	r3, [r7, #0]
 8043424:	687a      	ldr	r2, [r7, #4]
 8043426:	68b9      	ldr	r1, [r7, #8]
 8043428:	68f8      	ldr	r0, [r7, #12]
 804342a:	f000 fa99 	bl	8043960 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 804342e:	68fb      	ldr	r3, [r7, #12]
 8043430:	681b      	ldr	r3, [r3, #0]
 8043432:	681a      	ldr	r2, [r3, #0]
 8043434:	68fb      	ldr	r3, [r7, #12]
 8043436:	681b      	ldr	r3, [r3, #0]
 8043438:	f042 0201 	orr.w	r2, r2, #1
 804343c:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 804343e:	2300      	movs	r3, #0
}
 8043440:	4618      	mov	r0, r3
 8043442:	3710      	adds	r7, #16
 8043444:	46bd      	mov	sp, r7
 8043446:	bd80      	pop	{r7, pc}

08043448 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8043448:	b580      	push	{r7, lr}
 804344a:	b086      	sub	sp, #24
 804344c:	af00      	add	r7, sp, #0
 804344e:	6078      	str	r0, [r7, #4]
 8043450:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8043452:	2300      	movs	r3, #0
 8043454:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8043456:	687b      	ldr	r3, [r7, #4]
 8043458:	681b      	ldr	r3, [r3, #0]
 804345a:	681b      	ldr	r3, [r3, #0]
 804345c:	f003 0301 	and.w	r3, r3, #1
 8043460:	2b00      	cmp	r3, #0
 8043462:	d056      	beq.n	8043512 <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8043464:	f7ff fc74 	bl	8042d50 <HAL_GetTick>
 8043468:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 804346a:	e04b      	b.n	8043504 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 804346c:	687b      	ldr	r3, [r7, #4]
 804346e:	681b      	ldr	r3, [r3, #0]
 8043470:	685b      	ldr	r3, [r3, #4]
 8043472:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8043474:	68fb      	ldr	r3, [r7, #12]
 8043476:	f003 0321 	and.w	r3, r3, #33	; 0x21
 804347a:	2b00      	cmp	r3, #0
 804347c:	d023      	beq.n	80434c6 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 804347e:	68fb      	ldr	r3, [r7, #12]
 8043480:	f003 0320 	and.w	r3, r3, #32
 8043484:	2b00      	cmp	r3, #0
 8043486:	d005      	beq.n	8043494 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8043488:	687b      	ldr	r3, [r7, #4]
 804348a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 804348c:	f043 0202 	orr.w	r2, r3, #2
 8043490:	687b      	ldr	r3, [r7, #4]
 8043492:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8043494:	68fb      	ldr	r3, [r7, #12]
 8043496:	f003 0301 	and.w	r3, r3, #1
 804349a:	2b00      	cmp	r3, #0
 804349c:	d005      	beq.n	80434aa <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 804349e:	687b      	ldr	r3, [r7, #4]
 80434a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80434a2:	f043 0201 	orr.w	r2, r3, #1
 80434a6:	687b      	ldr	r3, [r7, #4]
 80434a8:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80434aa:	687b      	ldr	r3, [r7, #4]
 80434ac:	681b      	ldr	r3, [r3, #0]
 80434ae:	2221      	movs	r2, #33	; 0x21
 80434b0:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80434b2:	687b      	ldr	r3, [r7, #4]
 80434b4:	2204      	movs	r2, #4
 80434b6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 80434ba:	687b      	ldr	r3, [r7, #4]
 80434bc:	2200      	movs	r2, #0
 80434be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 80434c2:	2301      	movs	r3, #1
 80434c4:	e0a5      	b.n	8043612 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80434c6:	683b      	ldr	r3, [r7, #0]
 80434c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80434cc:	d01a      	beq.n	8043504 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80434ce:	f7ff fc3f 	bl	8042d50 <HAL_GetTick>
 80434d2:	4602      	mov	r2, r0
 80434d4:	697b      	ldr	r3, [r7, #20]
 80434d6:	1ad3      	subs	r3, r2, r3
 80434d8:	683a      	ldr	r2, [r7, #0]
 80434da:	429a      	cmp	r2, r3
 80434dc:	d302      	bcc.n	80434e4 <HAL_DMA2D_PollForTransfer+0x9c>
 80434de:	683b      	ldr	r3, [r7, #0]
 80434e0:	2b00      	cmp	r3, #0
 80434e2:	d10f      	bne.n	8043504 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80434e4:	687b      	ldr	r3, [r7, #4]
 80434e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80434e8:	f043 0220 	orr.w	r2, r3, #32
 80434ec:	687b      	ldr	r3, [r7, #4]
 80434ee:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 80434f0:	687b      	ldr	r3, [r7, #4]
 80434f2:	2203      	movs	r2, #3
 80434f4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 80434f8:	687b      	ldr	r3, [r7, #4]
 80434fa:	2200      	movs	r2, #0
 80434fc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8043500:	2303      	movs	r3, #3
 8043502:	e086      	b.n	8043612 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8043504:	687b      	ldr	r3, [r7, #4]
 8043506:	681b      	ldr	r3, [r3, #0]
 8043508:	685b      	ldr	r3, [r3, #4]
 804350a:	f003 0302 	and.w	r3, r3, #2
 804350e:	2b00      	cmp	r3, #0
 8043510:	d0ac      	beq.n	804346c <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8043512:	687b      	ldr	r3, [r7, #4]
 8043514:	681b      	ldr	r3, [r3, #0]
 8043516:	69db      	ldr	r3, [r3, #28]
 8043518:	f003 0320 	and.w	r3, r3, #32
 804351c:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 804351e:	687b      	ldr	r3, [r7, #4]
 8043520:	681b      	ldr	r3, [r3, #0]
 8043522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8043524:	f003 0320 	and.w	r3, r3, #32
 8043528:	693a      	ldr	r2, [r7, #16]
 804352a:	4313      	orrs	r3, r2
 804352c:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 804352e:	693b      	ldr	r3, [r7, #16]
 8043530:	2b00      	cmp	r3, #0
 8043532:	d061      	beq.n	80435f8 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8043534:	f7ff fc0c 	bl	8042d50 <HAL_GetTick>
 8043538:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 804353a:	e056      	b.n	80435ea <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 804353c:	687b      	ldr	r3, [r7, #4]
 804353e:	681b      	ldr	r3, [r3, #0]
 8043540:	685b      	ldr	r3, [r3, #4]
 8043542:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8043544:	68fb      	ldr	r3, [r7, #12]
 8043546:	f003 0329 	and.w	r3, r3, #41	; 0x29
 804354a:	2b00      	cmp	r3, #0
 804354c:	d02e      	beq.n	80435ac <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 804354e:	68fb      	ldr	r3, [r7, #12]
 8043550:	f003 0308 	and.w	r3, r3, #8
 8043554:	2b00      	cmp	r3, #0
 8043556:	d005      	beq.n	8043564 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8043558:	687b      	ldr	r3, [r7, #4]
 804355a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 804355c:	f043 0204 	orr.w	r2, r3, #4
 8043560:	687b      	ldr	r3, [r7, #4]
 8043562:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8043564:	68fb      	ldr	r3, [r7, #12]
 8043566:	f003 0320 	and.w	r3, r3, #32
 804356a:	2b00      	cmp	r3, #0
 804356c:	d005      	beq.n	804357a <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 804356e:	687b      	ldr	r3, [r7, #4]
 8043570:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8043572:	f043 0202 	orr.w	r2, r3, #2
 8043576:	687b      	ldr	r3, [r7, #4]
 8043578:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 804357a:	68fb      	ldr	r3, [r7, #12]
 804357c:	f003 0301 	and.w	r3, r3, #1
 8043580:	2b00      	cmp	r3, #0
 8043582:	d005      	beq.n	8043590 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8043584:	687b      	ldr	r3, [r7, #4]
 8043586:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8043588:	f043 0201 	orr.w	r2, r3, #1
 804358c:	687b      	ldr	r3, [r7, #4]
 804358e:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8043590:	687b      	ldr	r3, [r7, #4]
 8043592:	681b      	ldr	r3, [r3, #0]
 8043594:	2229      	movs	r2, #41	; 0x29
 8043596:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8043598:	687b      	ldr	r3, [r7, #4]
 804359a:	2204      	movs	r2, #4
 804359c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 80435a0:	687b      	ldr	r3, [r7, #4]
 80435a2:	2200      	movs	r2, #0
 80435a4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 80435a8:	2301      	movs	r3, #1
 80435aa:	e032      	b.n	8043612 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80435ac:	683b      	ldr	r3, [r7, #0]
 80435ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80435b2:	d01a      	beq.n	80435ea <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80435b4:	f7ff fbcc 	bl	8042d50 <HAL_GetTick>
 80435b8:	4602      	mov	r2, r0
 80435ba:	697b      	ldr	r3, [r7, #20]
 80435bc:	1ad3      	subs	r3, r2, r3
 80435be:	683a      	ldr	r2, [r7, #0]
 80435c0:	429a      	cmp	r2, r3
 80435c2:	d302      	bcc.n	80435ca <HAL_DMA2D_PollForTransfer+0x182>
 80435c4:	683b      	ldr	r3, [r7, #0]
 80435c6:	2b00      	cmp	r3, #0
 80435c8:	d10f      	bne.n	80435ea <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80435ca:	687b      	ldr	r3, [r7, #4]
 80435cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80435ce:	f043 0220 	orr.w	r2, r3, #32
 80435d2:	687b      	ldr	r3, [r7, #4]
 80435d4:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 80435d6:	687b      	ldr	r3, [r7, #4]
 80435d8:	2203      	movs	r2, #3
 80435da:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 80435de:	687b      	ldr	r3, [r7, #4]
 80435e0:	2200      	movs	r2, #0
 80435e2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 80435e6:	2303      	movs	r3, #3
 80435e8:	e013      	b.n	8043612 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 80435ea:	687b      	ldr	r3, [r7, #4]
 80435ec:	681b      	ldr	r3, [r3, #0]
 80435ee:	685b      	ldr	r3, [r3, #4]
 80435f0:	f003 0310 	and.w	r3, r3, #16
 80435f4:	2b00      	cmp	r3, #0
 80435f6:	d0a1      	beq.n	804353c <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 80435f8:	687b      	ldr	r3, [r7, #4]
 80435fa:	681b      	ldr	r3, [r3, #0]
 80435fc:	2212      	movs	r2, #18
 80435fe:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8043600:	687b      	ldr	r3, [r7, #4]
 8043602:	2201      	movs	r2, #1
 8043604:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8043608:	687b      	ldr	r3, [r7, #4]
 804360a:	2200      	movs	r2, #0
 804360c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8043610:	2300      	movs	r3, #0
}
 8043612:	4618      	mov	r0, r3
 8043614:	3718      	adds	r7, #24
 8043616:	46bd      	mov	sp, r7
 8043618:	bd80      	pop	{r7, pc}

0804361a <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 804361a:	b580      	push	{r7, lr}
 804361c:	b084      	sub	sp, #16
 804361e:	af00      	add	r7, sp, #0
 8043620:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8043622:	687b      	ldr	r3, [r7, #4]
 8043624:	681b      	ldr	r3, [r3, #0]
 8043626:	685b      	ldr	r3, [r3, #4]
 8043628:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 804362a:	687b      	ldr	r3, [r7, #4]
 804362c:	681b      	ldr	r3, [r3, #0]
 804362e:	681b      	ldr	r3, [r3, #0]
 8043630:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8043632:	68fb      	ldr	r3, [r7, #12]
 8043634:	f003 0301 	and.w	r3, r3, #1
 8043638:	2b00      	cmp	r3, #0
 804363a:	d026      	beq.n	804368a <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 804363c:	68bb      	ldr	r3, [r7, #8]
 804363e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8043642:	2b00      	cmp	r3, #0
 8043644:	d021      	beq.n	804368a <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8043646:	687b      	ldr	r3, [r7, #4]
 8043648:	681b      	ldr	r3, [r3, #0]
 804364a:	681a      	ldr	r2, [r3, #0]
 804364c:	687b      	ldr	r3, [r7, #4]
 804364e:	681b      	ldr	r3, [r3, #0]
 8043650:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8043654:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8043656:	687b      	ldr	r3, [r7, #4]
 8043658:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 804365a:	f043 0201 	orr.w	r2, r3, #1
 804365e:	687b      	ldr	r3, [r7, #4]
 8043660:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8043662:	687b      	ldr	r3, [r7, #4]
 8043664:	681b      	ldr	r3, [r3, #0]
 8043666:	2201      	movs	r2, #1
 8043668:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 804366a:	687b      	ldr	r3, [r7, #4]
 804366c:	2204      	movs	r2, #4
 804366e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8043672:	687b      	ldr	r3, [r7, #4]
 8043674:	2200      	movs	r2, #0
 8043676:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferErrorCallback != NULL)
 804367a:	687b      	ldr	r3, [r7, #4]
 804367c:	695b      	ldr	r3, [r3, #20]
 804367e:	2b00      	cmp	r3, #0
 8043680:	d003      	beq.n	804368a <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8043682:	687b      	ldr	r3, [r7, #4]
 8043684:	695b      	ldr	r3, [r3, #20]
 8043686:	6878      	ldr	r0, [r7, #4]
 8043688:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 804368a:	68fb      	ldr	r3, [r7, #12]
 804368c:	f003 0320 	and.w	r3, r3, #32
 8043690:	2b00      	cmp	r3, #0
 8043692:	d026      	beq.n	80436e2 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8043694:	68bb      	ldr	r3, [r7, #8]
 8043696:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 804369a:	2b00      	cmp	r3, #0
 804369c:	d021      	beq.n	80436e2 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 804369e:	687b      	ldr	r3, [r7, #4]
 80436a0:	681b      	ldr	r3, [r3, #0]
 80436a2:	681a      	ldr	r2, [r3, #0]
 80436a4:	687b      	ldr	r3, [r7, #4]
 80436a6:	681b      	ldr	r3, [r3, #0]
 80436a8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80436ac:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 80436ae:	687b      	ldr	r3, [r7, #4]
 80436b0:	681b      	ldr	r3, [r3, #0]
 80436b2:	2220      	movs	r2, #32
 80436b4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80436b6:	687b      	ldr	r3, [r7, #4]
 80436b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80436ba:	f043 0202 	orr.w	r2, r3, #2
 80436be:	687b      	ldr	r3, [r7, #4]
 80436c0:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80436c2:	687b      	ldr	r3, [r7, #4]
 80436c4:	2204      	movs	r2, #4
 80436c6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80436ca:	687b      	ldr	r3, [r7, #4]
 80436cc:	2200      	movs	r2, #0
 80436ce:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferErrorCallback != NULL)
 80436d2:	687b      	ldr	r3, [r7, #4]
 80436d4:	695b      	ldr	r3, [r3, #20]
 80436d6:	2b00      	cmp	r3, #0
 80436d8:	d003      	beq.n	80436e2 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80436da:	687b      	ldr	r3, [r7, #4]
 80436dc:	695b      	ldr	r3, [r3, #20]
 80436de:	6878      	ldr	r0, [r7, #4]
 80436e0:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 80436e2:	68fb      	ldr	r3, [r7, #12]
 80436e4:	f003 0308 	and.w	r3, r3, #8
 80436e8:	2b00      	cmp	r3, #0
 80436ea:	d026      	beq.n	804373a <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 80436ec:	68bb      	ldr	r3, [r7, #8]
 80436ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80436f2:	2b00      	cmp	r3, #0
 80436f4:	d021      	beq.n	804373a <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 80436f6:	687b      	ldr	r3, [r7, #4]
 80436f8:	681b      	ldr	r3, [r3, #0]
 80436fa:	681a      	ldr	r2, [r3, #0]
 80436fc:	687b      	ldr	r3, [r7, #4]
 80436fe:	681b      	ldr	r3, [r3, #0]
 8043700:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8043704:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8043706:	687b      	ldr	r3, [r7, #4]
 8043708:	681b      	ldr	r3, [r3, #0]
 804370a:	2208      	movs	r2, #8
 804370c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 804370e:	687b      	ldr	r3, [r7, #4]
 8043710:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8043712:	f043 0204 	orr.w	r2, r3, #4
 8043716:	687b      	ldr	r3, [r7, #4]
 8043718:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 804371a:	687b      	ldr	r3, [r7, #4]
 804371c:	2204      	movs	r2, #4
 804371e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8043722:	687b      	ldr	r3, [r7, #4]
 8043724:	2200      	movs	r2, #0
 8043726:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferErrorCallback != NULL)
 804372a:	687b      	ldr	r3, [r7, #4]
 804372c:	695b      	ldr	r3, [r3, #20]
 804372e:	2b00      	cmp	r3, #0
 8043730:	d003      	beq.n	804373a <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8043732:	687b      	ldr	r3, [r7, #4]
 8043734:	695b      	ldr	r3, [r3, #20]
 8043736:	6878      	ldr	r0, [r7, #4]
 8043738:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 804373a:	68fb      	ldr	r3, [r7, #12]
 804373c:	f003 0304 	and.w	r3, r3, #4
 8043740:	2b00      	cmp	r3, #0
 8043742:	d013      	beq.n	804376c <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8043744:	68bb      	ldr	r3, [r7, #8]
 8043746:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 804374a:	2b00      	cmp	r3, #0
 804374c:	d00e      	beq.n	804376c <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 804374e:	687b      	ldr	r3, [r7, #4]
 8043750:	681b      	ldr	r3, [r3, #0]
 8043752:	681a      	ldr	r2, [r3, #0]
 8043754:	687b      	ldr	r3, [r7, #4]
 8043756:	681b      	ldr	r3, [r3, #0]
 8043758:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 804375c:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 804375e:	687b      	ldr	r3, [r7, #4]
 8043760:	681b      	ldr	r3, [r3, #0]
 8043762:	2204      	movs	r2, #4
 8043764:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8043766:	6878      	ldr	r0, [r7, #4]
 8043768:	f000 f853 	bl	8043812 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 804376c:	68fb      	ldr	r3, [r7, #12]
 804376e:	f003 0302 	and.w	r3, r3, #2
 8043772:	2b00      	cmp	r3, #0
 8043774:	d024      	beq.n	80437c0 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8043776:	68bb      	ldr	r3, [r7, #8]
 8043778:	f403 7300 	and.w	r3, r3, #512	; 0x200
 804377c:	2b00      	cmp	r3, #0
 804377e:	d01f      	beq.n	80437c0 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8043780:	687b      	ldr	r3, [r7, #4]
 8043782:	681b      	ldr	r3, [r3, #0]
 8043784:	681a      	ldr	r2, [r3, #0]
 8043786:	687b      	ldr	r3, [r7, #4]
 8043788:	681b      	ldr	r3, [r3, #0]
 804378a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 804378e:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8043790:	687b      	ldr	r3, [r7, #4]
 8043792:	681b      	ldr	r3, [r3, #0]
 8043794:	2202      	movs	r2, #2
 8043796:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8043798:	687b      	ldr	r3, [r7, #4]
 804379a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 804379c:	687b      	ldr	r3, [r7, #4]
 804379e:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 80437a0:	687b      	ldr	r3, [r7, #4]
 80437a2:	2201      	movs	r2, #1
 80437a4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80437a8:	687b      	ldr	r3, [r7, #4]
 80437aa:	2200      	movs	r2, #0
 80437ac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferCpltCallback != NULL)
 80437b0:	687b      	ldr	r3, [r7, #4]
 80437b2:	691b      	ldr	r3, [r3, #16]
 80437b4:	2b00      	cmp	r3, #0
 80437b6:	d003      	beq.n	80437c0 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 80437b8:	687b      	ldr	r3, [r7, #4]
 80437ba:	691b      	ldr	r3, [r3, #16]
 80437bc:	6878      	ldr	r0, [r7, #4]
 80437be:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 80437c0:	68fb      	ldr	r3, [r7, #12]
 80437c2:	f003 0310 	and.w	r3, r3, #16
 80437c6:	2b00      	cmp	r3, #0
 80437c8:	d01f      	beq.n	804380a <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 80437ca:	68bb      	ldr	r3, [r7, #8]
 80437cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80437d0:	2b00      	cmp	r3, #0
 80437d2:	d01a      	beq.n	804380a <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 80437d4:	687b      	ldr	r3, [r7, #4]
 80437d6:	681b      	ldr	r3, [r3, #0]
 80437d8:	681a      	ldr	r2, [r3, #0]
 80437da:	687b      	ldr	r3, [r7, #4]
 80437dc:	681b      	ldr	r3, [r3, #0]
 80437de:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80437e2:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 80437e4:	687b      	ldr	r3, [r7, #4]
 80437e6:	681b      	ldr	r3, [r3, #0]
 80437e8:	2210      	movs	r2, #16
 80437ea:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 80437ec:	687b      	ldr	r3, [r7, #4]
 80437ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80437f0:	687b      	ldr	r3, [r7, #4]
 80437f2:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 80437f4:	687b      	ldr	r3, [r7, #4]
 80437f6:	2201      	movs	r2, #1
 80437f8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80437fc:	687b      	ldr	r3, [r7, #4]
 80437fe:	2200      	movs	r2, #0
 8043800:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8043804:	6878      	ldr	r0, [r7, #4]
 8043806:	f000 f80e 	bl	8043826 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 804380a:	bf00      	nop
 804380c:	3710      	adds	r7, #16
 804380e:	46bd      	mov	sp, r7
 8043810:	bd80      	pop	{r7, pc}

08043812 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8043812:	b480      	push	{r7}
 8043814:	b083      	sub	sp, #12
 8043816:	af00      	add	r7, sp, #0
 8043818:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 804381a:	bf00      	nop
 804381c:	370c      	adds	r7, #12
 804381e:	46bd      	mov	sp, r7
 8043820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8043824:	4770      	bx	lr

08043826 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8043826:	b480      	push	{r7}
 8043828:	b083      	sub	sp, #12
 804382a:	af00      	add	r7, sp, #0
 804382c:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 804382e:	bf00      	nop
 8043830:	370c      	adds	r7, #12
 8043832:	46bd      	mov	sp, r7
 8043834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8043838:	4770      	bx	lr
	...

0804383c <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 804383c:	b480      	push	{r7}
 804383e:	b087      	sub	sp, #28
 8043840:	af00      	add	r7, sp, #0
 8043842:	6078      	str	r0, [r7, #4]
 8043844:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8043846:	687b      	ldr	r3, [r7, #4]
 8043848:	685b      	ldr	r3, [r3, #4]
 804384a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 804384e:	687b      	ldr	r3, [r7, #4]
 8043850:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8043854:	2b01      	cmp	r3, #1
 8043856:	d101      	bne.n	804385c <HAL_DMA2D_ConfigLayer+0x20>
 8043858:	2302      	movs	r3, #2
 804385a:	e079      	b.n	8043950 <HAL_DMA2D_ConfigLayer+0x114>
 804385c:	687b      	ldr	r3, [r7, #4]
 804385e:	2201      	movs	r2, #1
 8043860:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8043864:	687b      	ldr	r3, [r7, #4]
 8043866:	2202      	movs	r2, #2
 8043868:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 804386c:	683b      	ldr	r3, [r7, #0]
 804386e:	011b      	lsls	r3, r3, #4
 8043870:	3318      	adds	r3, #24
 8043872:	687a      	ldr	r2, [r7, #4]
 8043874:	4413      	add	r3, r2
 8043876:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8043878:	693b      	ldr	r3, [r7, #16]
 804387a:	685a      	ldr	r2, [r3, #4]
 804387c:	693b      	ldr	r3, [r7, #16]
 804387e:	689b      	ldr	r3, [r3, #8]
 8043880:	041b      	lsls	r3, r3, #16
 8043882:	4313      	orrs	r3, r2
 8043884:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8043886:	4b35      	ldr	r3, [pc, #212]	; (804395c <HAL_DMA2D_ConfigLayer+0x120>)
 8043888:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 804388a:	693b      	ldr	r3, [r7, #16]
 804388c:	685b      	ldr	r3, [r3, #4]
 804388e:	2b0a      	cmp	r3, #10
 8043890:	d003      	beq.n	804389a <HAL_DMA2D_ConfigLayer+0x5e>
 8043892:	693b      	ldr	r3, [r7, #16]
 8043894:	685b      	ldr	r3, [r3, #4]
 8043896:	2b09      	cmp	r3, #9
 8043898:	d107      	bne.n	80438aa <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 804389a:	693b      	ldr	r3, [r7, #16]
 804389c:	68db      	ldr	r3, [r3, #12]
 804389e:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80438a2:	697a      	ldr	r2, [r7, #20]
 80438a4:	4313      	orrs	r3, r2
 80438a6:	617b      	str	r3, [r7, #20]
 80438a8:	e005      	b.n	80438b6 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 80438aa:	693b      	ldr	r3, [r7, #16]
 80438ac:	68db      	ldr	r3, [r3, #12]
 80438ae:	061b      	lsls	r3, r3, #24
 80438b0:	697a      	ldr	r2, [r7, #20]
 80438b2:	4313      	orrs	r3, r2
 80438b4:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 80438b6:	683b      	ldr	r3, [r7, #0]
 80438b8:	2b00      	cmp	r3, #0
 80438ba:	d120      	bne.n	80438fe <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80438bc:	687b      	ldr	r3, [r7, #4]
 80438be:	681b      	ldr	r3, [r3, #0]
 80438c0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80438c2:	68fb      	ldr	r3, [r7, #12]
 80438c4:	43db      	mvns	r3, r3
 80438c6:	ea02 0103 	and.w	r1, r2, r3
 80438ca:	687b      	ldr	r3, [r7, #4]
 80438cc:	681b      	ldr	r3, [r3, #0]
 80438ce:	697a      	ldr	r2, [r7, #20]
 80438d0:	430a      	orrs	r2, r1
 80438d2:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 80438d4:	687b      	ldr	r3, [r7, #4]
 80438d6:	681b      	ldr	r3, [r3, #0]
 80438d8:	693a      	ldr	r2, [r7, #16]
 80438da:	6812      	ldr	r2, [r2, #0]
 80438dc:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80438de:	693b      	ldr	r3, [r7, #16]
 80438e0:	685b      	ldr	r3, [r3, #4]
 80438e2:	2b0a      	cmp	r3, #10
 80438e4:	d003      	beq.n	80438ee <HAL_DMA2D_ConfigLayer+0xb2>
 80438e6:	693b      	ldr	r3, [r7, #16]
 80438e8:	685b      	ldr	r3, [r3, #4]
 80438ea:	2b09      	cmp	r3, #9
 80438ec:	d127      	bne.n	804393e <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 80438ee:	693b      	ldr	r3, [r7, #16]
 80438f0:	68da      	ldr	r2, [r3, #12]
 80438f2:	687b      	ldr	r3, [r7, #4]
 80438f4:	681b      	ldr	r3, [r3, #0]
 80438f6:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80438fa:	629a      	str	r2, [r3, #40]	; 0x28
 80438fc:	e01f      	b.n	804393e <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 80438fe:	687b      	ldr	r3, [r7, #4]
 8043900:	681b      	ldr	r3, [r3, #0]
 8043902:	69da      	ldr	r2, [r3, #28]
 8043904:	68fb      	ldr	r3, [r7, #12]
 8043906:	43db      	mvns	r3, r3
 8043908:	ea02 0103 	and.w	r1, r2, r3
 804390c:	687b      	ldr	r3, [r7, #4]
 804390e:	681b      	ldr	r3, [r3, #0]
 8043910:	697a      	ldr	r2, [r7, #20]
 8043912:	430a      	orrs	r2, r1
 8043914:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8043916:	687b      	ldr	r3, [r7, #4]
 8043918:	681b      	ldr	r3, [r3, #0]
 804391a:	693a      	ldr	r2, [r7, #16]
 804391c:	6812      	ldr	r2, [r2, #0]
 804391e:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8043920:	693b      	ldr	r3, [r7, #16]
 8043922:	685b      	ldr	r3, [r3, #4]
 8043924:	2b0a      	cmp	r3, #10
 8043926:	d003      	beq.n	8043930 <HAL_DMA2D_ConfigLayer+0xf4>
 8043928:	693b      	ldr	r3, [r7, #16]
 804392a:	685b      	ldr	r3, [r3, #4]
 804392c:	2b09      	cmp	r3, #9
 804392e:	d106      	bne.n	804393e <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8043930:	693b      	ldr	r3, [r7, #16]
 8043932:	68da      	ldr	r2, [r3, #12]
 8043934:	687b      	ldr	r3, [r7, #4]
 8043936:	681b      	ldr	r3, [r3, #0]
 8043938:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 804393c:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 804393e:	687b      	ldr	r3, [r7, #4]
 8043940:	2201      	movs	r2, #1
 8043942:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8043946:	687b      	ldr	r3, [r7, #4]
 8043948:	2200      	movs	r2, #0
 804394a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 804394e:	2300      	movs	r3, #0
}
 8043950:	4618      	mov	r0, r3
 8043952:	371c      	adds	r7, #28
 8043954:	46bd      	mov	sp, r7
 8043956:	f85d 7b04 	ldr.w	r7, [sp], #4
 804395a:	4770      	bx	lr
 804395c:	ff03000f 	.word	0xff03000f

08043960 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 8043960:	b480      	push	{r7}
 8043962:	b08b      	sub	sp, #44	; 0x2c
 8043964:	af00      	add	r7, sp, #0
 8043966:	60f8      	str	r0, [r7, #12]
 8043968:	60b9      	str	r1, [r7, #8]
 804396a:	607a      	str	r2, [r7, #4]
 804396c:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 804396e:	68fb      	ldr	r3, [r7, #12]
 8043970:	681b      	ldr	r3, [r3, #0]
 8043972:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8043974:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8043978:	683b      	ldr	r3, [r7, #0]
 804397a:	041a      	lsls	r2, r3, #16
 804397c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 804397e:	431a      	orrs	r2, r3
 8043980:	68fb      	ldr	r3, [r7, #12]
 8043982:	681b      	ldr	r3, [r3, #0]
 8043984:	430a      	orrs	r2, r1
 8043986:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8043988:	68fb      	ldr	r3, [r7, #12]
 804398a:	681b      	ldr	r3, [r3, #0]
 804398c:	687a      	ldr	r2, [r7, #4]
 804398e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8043990:	68fb      	ldr	r3, [r7, #12]
 8043992:	685b      	ldr	r3, [r3, #4]
 8043994:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8043998:	d174      	bne.n	8043a84 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 804399a:	68bb      	ldr	r3, [r7, #8]
 804399c:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80439a0:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 80439a2:	68bb      	ldr	r3, [r7, #8]
 80439a4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80439a8:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 80439aa:	68bb      	ldr	r3, [r7, #8]
 80439ac:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80439b0:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 80439b2:	68bb      	ldr	r3, [r7, #8]
 80439b4:	b2db      	uxtb	r3, r3
 80439b6:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 80439b8:	68fb      	ldr	r3, [r7, #12]
 80439ba:	689b      	ldr	r3, [r3, #8]
 80439bc:	2b00      	cmp	r3, #0
 80439be:	d108      	bne.n	80439d2 <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 80439c0:	69ba      	ldr	r2, [r7, #24]
 80439c2:	69fb      	ldr	r3, [r7, #28]
 80439c4:	431a      	orrs	r2, r3
 80439c6:	6a3b      	ldr	r3, [r7, #32]
 80439c8:	4313      	orrs	r3, r2
 80439ca:	697a      	ldr	r2, [r7, #20]
 80439cc:	4313      	orrs	r3, r2
 80439ce:	627b      	str	r3, [r7, #36]	; 0x24
 80439d0:	e053      	b.n	8043a7a <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 80439d2:	68fb      	ldr	r3, [r7, #12]
 80439d4:	689b      	ldr	r3, [r3, #8]
 80439d6:	2b01      	cmp	r3, #1
 80439d8:	d106      	bne.n	80439e8 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 80439da:	69ba      	ldr	r2, [r7, #24]
 80439dc:	69fb      	ldr	r3, [r7, #28]
 80439de:	4313      	orrs	r3, r2
 80439e0:	697a      	ldr	r2, [r7, #20]
 80439e2:	4313      	orrs	r3, r2
 80439e4:	627b      	str	r3, [r7, #36]	; 0x24
 80439e6:	e048      	b.n	8043a7a <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 80439e8:	68fb      	ldr	r3, [r7, #12]
 80439ea:	689b      	ldr	r3, [r3, #8]
 80439ec:	2b02      	cmp	r3, #2
 80439ee:	d111      	bne.n	8043a14 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 80439f0:	69fb      	ldr	r3, [r7, #28]
 80439f2:	0cdb      	lsrs	r3, r3, #19
 80439f4:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 80439f6:	69bb      	ldr	r3, [r7, #24]
 80439f8:	0a9b      	lsrs	r3, r3, #10
 80439fa:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 80439fc:	697b      	ldr	r3, [r7, #20]
 80439fe:	08db      	lsrs	r3, r3, #3
 8043a00:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8043a02:	69bb      	ldr	r3, [r7, #24]
 8043a04:	015a      	lsls	r2, r3, #5
 8043a06:	69fb      	ldr	r3, [r7, #28]
 8043a08:	02db      	lsls	r3, r3, #11
 8043a0a:	4313      	orrs	r3, r2
 8043a0c:	697a      	ldr	r2, [r7, #20]
 8043a0e:	4313      	orrs	r3, r2
 8043a10:	627b      	str	r3, [r7, #36]	; 0x24
 8043a12:	e032      	b.n	8043a7a <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8043a14:	68fb      	ldr	r3, [r7, #12]
 8043a16:	689b      	ldr	r3, [r3, #8]
 8043a18:	2b03      	cmp	r3, #3
 8043a1a:	d117      	bne.n	8043a4c <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8043a1c:	6a3b      	ldr	r3, [r7, #32]
 8043a1e:	0fdb      	lsrs	r3, r3, #31
 8043a20:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8043a22:	69fb      	ldr	r3, [r7, #28]
 8043a24:	0cdb      	lsrs	r3, r3, #19
 8043a26:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8043a28:	69bb      	ldr	r3, [r7, #24]
 8043a2a:	0adb      	lsrs	r3, r3, #11
 8043a2c:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8043a2e:	697b      	ldr	r3, [r7, #20]
 8043a30:	08db      	lsrs	r3, r3, #3
 8043a32:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8043a34:	69bb      	ldr	r3, [r7, #24]
 8043a36:	015a      	lsls	r2, r3, #5
 8043a38:	69fb      	ldr	r3, [r7, #28]
 8043a3a:	029b      	lsls	r3, r3, #10
 8043a3c:	431a      	orrs	r2, r3
 8043a3e:	6a3b      	ldr	r3, [r7, #32]
 8043a40:	03db      	lsls	r3, r3, #15
 8043a42:	4313      	orrs	r3, r2
 8043a44:	697a      	ldr	r2, [r7, #20]
 8043a46:	4313      	orrs	r3, r2
 8043a48:	627b      	str	r3, [r7, #36]	; 0x24
 8043a4a:	e016      	b.n	8043a7a <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8043a4c:	6a3b      	ldr	r3, [r7, #32]
 8043a4e:	0f1b      	lsrs	r3, r3, #28
 8043a50:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8043a52:	69fb      	ldr	r3, [r7, #28]
 8043a54:	0d1b      	lsrs	r3, r3, #20
 8043a56:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8043a58:	69bb      	ldr	r3, [r7, #24]
 8043a5a:	0b1b      	lsrs	r3, r3, #12
 8043a5c:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 8043a5e:	697b      	ldr	r3, [r7, #20]
 8043a60:	091b      	lsrs	r3, r3, #4
 8043a62:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8043a64:	69bb      	ldr	r3, [r7, #24]
 8043a66:	011a      	lsls	r2, r3, #4
 8043a68:	69fb      	ldr	r3, [r7, #28]
 8043a6a:	021b      	lsls	r3, r3, #8
 8043a6c:	431a      	orrs	r2, r3
 8043a6e:	6a3b      	ldr	r3, [r7, #32]
 8043a70:	031b      	lsls	r3, r3, #12
 8043a72:	4313      	orrs	r3, r2
 8043a74:	697a      	ldr	r2, [r7, #20]
 8043a76:	4313      	orrs	r3, r2
 8043a78:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8043a7a:	68fb      	ldr	r3, [r7, #12]
 8043a7c:	681b      	ldr	r3, [r3, #0]
 8043a7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8043a80:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8043a82:	e003      	b.n	8043a8c <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8043a84:	68fb      	ldr	r3, [r7, #12]
 8043a86:	681b      	ldr	r3, [r3, #0]
 8043a88:	68ba      	ldr	r2, [r7, #8]
 8043a8a:	60da      	str	r2, [r3, #12]
}
 8043a8c:	bf00      	nop
 8043a8e:	372c      	adds	r7, #44	; 0x2c
 8043a90:	46bd      	mov	sp, r7
 8043a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8043a96:	4770      	bx	lr

08043a98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8043a98:	b480      	push	{r7}
 8043a9a:	b089      	sub	sp, #36	; 0x24
 8043a9c:	af00      	add	r7, sp, #0
 8043a9e:	6078      	str	r0, [r7, #4]
 8043aa0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8043aa2:	2300      	movs	r3, #0
 8043aa4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8043aa6:	2300      	movs	r3, #0
 8043aa8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8043aaa:	2300      	movs	r3, #0
 8043aac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8043aae:	2300      	movs	r3, #0
 8043ab0:	61fb      	str	r3, [r7, #28]
 8043ab2:	e177      	b.n	8043da4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8043ab4:	2201      	movs	r2, #1
 8043ab6:	69fb      	ldr	r3, [r7, #28]
 8043ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8043abc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8043abe:	683b      	ldr	r3, [r7, #0]
 8043ac0:	681b      	ldr	r3, [r3, #0]
 8043ac2:	697a      	ldr	r2, [r7, #20]
 8043ac4:	4013      	ands	r3, r2
 8043ac6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8043ac8:	693a      	ldr	r2, [r7, #16]
 8043aca:	697b      	ldr	r3, [r7, #20]
 8043acc:	429a      	cmp	r2, r3
 8043ace:	f040 8166 	bne.w	8043d9e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8043ad2:	683b      	ldr	r3, [r7, #0]
 8043ad4:	685b      	ldr	r3, [r3, #4]
 8043ad6:	f003 0303 	and.w	r3, r3, #3
 8043ada:	2b01      	cmp	r3, #1
 8043adc:	d005      	beq.n	8043aea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8043ade:	683b      	ldr	r3, [r7, #0]
 8043ae0:	685b      	ldr	r3, [r3, #4]
 8043ae2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8043ae6:	2b02      	cmp	r3, #2
 8043ae8:	d130      	bne.n	8043b4c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8043aea:	687b      	ldr	r3, [r7, #4]
 8043aec:	689b      	ldr	r3, [r3, #8]
 8043aee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8043af0:	69fb      	ldr	r3, [r7, #28]
 8043af2:	005b      	lsls	r3, r3, #1
 8043af4:	2203      	movs	r2, #3
 8043af6:	fa02 f303 	lsl.w	r3, r2, r3
 8043afa:	43db      	mvns	r3, r3
 8043afc:	69ba      	ldr	r2, [r7, #24]
 8043afe:	4013      	ands	r3, r2
 8043b00:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8043b02:	683b      	ldr	r3, [r7, #0]
 8043b04:	68da      	ldr	r2, [r3, #12]
 8043b06:	69fb      	ldr	r3, [r7, #28]
 8043b08:	005b      	lsls	r3, r3, #1
 8043b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8043b0e:	69ba      	ldr	r2, [r7, #24]
 8043b10:	4313      	orrs	r3, r2
 8043b12:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8043b14:	687b      	ldr	r3, [r7, #4]
 8043b16:	69ba      	ldr	r2, [r7, #24]
 8043b18:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8043b1a:	687b      	ldr	r3, [r7, #4]
 8043b1c:	685b      	ldr	r3, [r3, #4]
 8043b1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8043b20:	2201      	movs	r2, #1
 8043b22:	69fb      	ldr	r3, [r7, #28]
 8043b24:	fa02 f303 	lsl.w	r3, r2, r3
 8043b28:	43db      	mvns	r3, r3
 8043b2a:	69ba      	ldr	r2, [r7, #24]
 8043b2c:	4013      	ands	r3, r2
 8043b2e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8043b30:	683b      	ldr	r3, [r7, #0]
 8043b32:	685b      	ldr	r3, [r3, #4]
 8043b34:	091b      	lsrs	r3, r3, #4
 8043b36:	f003 0201 	and.w	r2, r3, #1
 8043b3a:	69fb      	ldr	r3, [r7, #28]
 8043b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8043b40:	69ba      	ldr	r2, [r7, #24]
 8043b42:	4313      	orrs	r3, r2
 8043b44:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8043b46:	687b      	ldr	r3, [r7, #4]
 8043b48:	69ba      	ldr	r2, [r7, #24]
 8043b4a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8043b4c:	683b      	ldr	r3, [r7, #0]
 8043b4e:	685b      	ldr	r3, [r3, #4]
 8043b50:	f003 0303 	and.w	r3, r3, #3
 8043b54:	2b03      	cmp	r3, #3
 8043b56:	d017      	beq.n	8043b88 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8043b58:	687b      	ldr	r3, [r7, #4]
 8043b5a:	68db      	ldr	r3, [r3, #12]
 8043b5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8043b5e:	69fb      	ldr	r3, [r7, #28]
 8043b60:	005b      	lsls	r3, r3, #1
 8043b62:	2203      	movs	r2, #3
 8043b64:	fa02 f303 	lsl.w	r3, r2, r3
 8043b68:	43db      	mvns	r3, r3
 8043b6a:	69ba      	ldr	r2, [r7, #24]
 8043b6c:	4013      	ands	r3, r2
 8043b6e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8043b70:	683b      	ldr	r3, [r7, #0]
 8043b72:	689a      	ldr	r2, [r3, #8]
 8043b74:	69fb      	ldr	r3, [r7, #28]
 8043b76:	005b      	lsls	r3, r3, #1
 8043b78:	fa02 f303 	lsl.w	r3, r2, r3
 8043b7c:	69ba      	ldr	r2, [r7, #24]
 8043b7e:	4313      	orrs	r3, r2
 8043b80:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8043b82:	687b      	ldr	r3, [r7, #4]
 8043b84:	69ba      	ldr	r2, [r7, #24]
 8043b86:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8043b88:	683b      	ldr	r3, [r7, #0]
 8043b8a:	685b      	ldr	r3, [r3, #4]
 8043b8c:	f003 0303 	and.w	r3, r3, #3
 8043b90:	2b02      	cmp	r3, #2
 8043b92:	d123      	bne.n	8043bdc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8043b94:	69fb      	ldr	r3, [r7, #28]
 8043b96:	08da      	lsrs	r2, r3, #3
 8043b98:	687b      	ldr	r3, [r7, #4]
 8043b9a:	3208      	adds	r2, #8
 8043b9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8043ba0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8043ba2:	69fb      	ldr	r3, [r7, #28]
 8043ba4:	f003 0307 	and.w	r3, r3, #7
 8043ba8:	009b      	lsls	r3, r3, #2
 8043baa:	220f      	movs	r2, #15
 8043bac:	fa02 f303 	lsl.w	r3, r2, r3
 8043bb0:	43db      	mvns	r3, r3
 8043bb2:	69ba      	ldr	r2, [r7, #24]
 8043bb4:	4013      	ands	r3, r2
 8043bb6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8043bb8:	683b      	ldr	r3, [r7, #0]
 8043bba:	691a      	ldr	r2, [r3, #16]
 8043bbc:	69fb      	ldr	r3, [r7, #28]
 8043bbe:	f003 0307 	and.w	r3, r3, #7
 8043bc2:	009b      	lsls	r3, r3, #2
 8043bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8043bc8:	69ba      	ldr	r2, [r7, #24]
 8043bca:	4313      	orrs	r3, r2
 8043bcc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8043bce:	69fb      	ldr	r3, [r7, #28]
 8043bd0:	08da      	lsrs	r2, r3, #3
 8043bd2:	687b      	ldr	r3, [r7, #4]
 8043bd4:	3208      	adds	r2, #8
 8043bd6:	69b9      	ldr	r1, [r7, #24]
 8043bd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8043bdc:	687b      	ldr	r3, [r7, #4]
 8043bde:	681b      	ldr	r3, [r3, #0]
 8043be0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8043be2:	69fb      	ldr	r3, [r7, #28]
 8043be4:	005b      	lsls	r3, r3, #1
 8043be6:	2203      	movs	r2, #3
 8043be8:	fa02 f303 	lsl.w	r3, r2, r3
 8043bec:	43db      	mvns	r3, r3
 8043bee:	69ba      	ldr	r2, [r7, #24]
 8043bf0:	4013      	ands	r3, r2
 8043bf2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8043bf4:	683b      	ldr	r3, [r7, #0]
 8043bf6:	685b      	ldr	r3, [r3, #4]
 8043bf8:	f003 0203 	and.w	r2, r3, #3
 8043bfc:	69fb      	ldr	r3, [r7, #28]
 8043bfe:	005b      	lsls	r3, r3, #1
 8043c00:	fa02 f303 	lsl.w	r3, r2, r3
 8043c04:	69ba      	ldr	r2, [r7, #24]
 8043c06:	4313      	orrs	r3, r2
 8043c08:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8043c0a:	687b      	ldr	r3, [r7, #4]
 8043c0c:	69ba      	ldr	r2, [r7, #24]
 8043c0e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8043c10:	683b      	ldr	r3, [r7, #0]
 8043c12:	685b      	ldr	r3, [r3, #4]
 8043c14:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8043c18:	2b00      	cmp	r3, #0
 8043c1a:	f000 80c0 	beq.w	8043d9e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8043c1e:	2300      	movs	r3, #0
 8043c20:	60fb      	str	r3, [r7, #12]
 8043c22:	4b66      	ldr	r3, [pc, #408]	; (8043dbc <HAL_GPIO_Init+0x324>)
 8043c24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8043c26:	4a65      	ldr	r2, [pc, #404]	; (8043dbc <HAL_GPIO_Init+0x324>)
 8043c28:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8043c2c:	6453      	str	r3, [r2, #68]	; 0x44
 8043c2e:	4b63      	ldr	r3, [pc, #396]	; (8043dbc <HAL_GPIO_Init+0x324>)
 8043c30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8043c32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8043c36:	60fb      	str	r3, [r7, #12]
 8043c38:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8043c3a:	4a61      	ldr	r2, [pc, #388]	; (8043dc0 <HAL_GPIO_Init+0x328>)
 8043c3c:	69fb      	ldr	r3, [r7, #28]
 8043c3e:	089b      	lsrs	r3, r3, #2
 8043c40:	3302      	adds	r3, #2
 8043c42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8043c46:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8043c48:	69fb      	ldr	r3, [r7, #28]
 8043c4a:	f003 0303 	and.w	r3, r3, #3
 8043c4e:	009b      	lsls	r3, r3, #2
 8043c50:	220f      	movs	r2, #15
 8043c52:	fa02 f303 	lsl.w	r3, r2, r3
 8043c56:	43db      	mvns	r3, r3
 8043c58:	69ba      	ldr	r2, [r7, #24]
 8043c5a:	4013      	ands	r3, r2
 8043c5c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8043c5e:	687b      	ldr	r3, [r7, #4]
 8043c60:	4a58      	ldr	r2, [pc, #352]	; (8043dc4 <HAL_GPIO_Init+0x32c>)
 8043c62:	4293      	cmp	r3, r2
 8043c64:	d037      	beq.n	8043cd6 <HAL_GPIO_Init+0x23e>
 8043c66:	687b      	ldr	r3, [r7, #4]
 8043c68:	4a57      	ldr	r2, [pc, #348]	; (8043dc8 <HAL_GPIO_Init+0x330>)
 8043c6a:	4293      	cmp	r3, r2
 8043c6c:	d031      	beq.n	8043cd2 <HAL_GPIO_Init+0x23a>
 8043c6e:	687b      	ldr	r3, [r7, #4]
 8043c70:	4a56      	ldr	r2, [pc, #344]	; (8043dcc <HAL_GPIO_Init+0x334>)
 8043c72:	4293      	cmp	r3, r2
 8043c74:	d02b      	beq.n	8043cce <HAL_GPIO_Init+0x236>
 8043c76:	687b      	ldr	r3, [r7, #4]
 8043c78:	4a55      	ldr	r2, [pc, #340]	; (8043dd0 <HAL_GPIO_Init+0x338>)
 8043c7a:	4293      	cmp	r3, r2
 8043c7c:	d025      	beq.n	8043cca <HAL_GPIO_Init+0x232>
 8043c7e:	687b      	ldr	r3, [r7, #4]
 8043c80:	4a54      	ldr	r2, [pc, #336]	; (8043dd4 <HAL_GPIO_Init+0x33c>)
 8043c82:	4293      	cmp	r3, r2
 8043c84:	d01f      	beq.n	8043cc6 <HAL_GPIO_Init+0x22e>
 8043c86:	687b      	ldr	r3, [r7, #4]
 8043c88:	4a53      	ldr	r2, [pc, #332]	; (8043dd8 <HAL_GPIO_Init+0x340>)
 8043c8a:	4293      	cmp	r3, r2
 8043c8c:	d019      	beq.n	8043cc2 <HAL_GPIO_Init+0x22a>
 8043c8e:	687b      	ldr	r3, [r7, #4]
 8043c90:	4a52      	ldr	r2, [pc, #328]	; (8043ddc <HAL_GPIO_Init+0x344>)
 8043c92:	4293      	cmp	r3, r2
 8043c94:	d013      	beq.n	8043cbe <HAL_GPIO_Init+0x226>
 8043c96:	687b      	ldr	r3, [r7, #4]
 8043c98:	4a51      	ldr	r2, [pc, #324]	; (8043de0 <HAL_GPIO_Init+0x348>)
 8043c9a:	4293      	cmp	r3, r2
 8043c9c:	d00d      	beq.n	8043cba <HAL_GPIO_Init+0x222>
 8043c9e:	687b      	ldr	r3, [r7, #4]
 8043ca0:	4a50      	ldr	r2, [pc, #320]	; (8043de4 <HAL_GPIO_Init+0x34c>)
 8043ca2:	4293      	cmp	r3, r2
 8043ca4:	d007      	beq.n	8043cb6 <HAL_GPIO_Init+0x21e>
 8043ca6:	687b      	ldr	r3, [r7, #4]
 8043ca8:	4a4f      	ldr	r2, [pc, #316]	; (8043de8 <HAL_GPIO_Init+0x350>)
 8043caa:	4293      	cmp	r3, r2
 8043cac:	d101      	bne.n	8043cb2 <HAL_GPIO_Init+0x21a>
 8043cae:	2309      	movs	r3, #9
 8043cb0:	e012      	b.n	8043cd8 <HAL_GPIO_Init+0x240>
 8043cb2:	230a      	movs	r3, #10
 8043cb4:	e010      	b.n	8043cd8 <HAL_GPIO_Init+0x240>
 8043cb6:	2308      	movs	r3, #8
 8043cb8:	e00e      	b.n	8043cd8 <HAL_GPIO_Init+0x240>
 8043cba:	2307      	movs	r3, #7
 8043cbc:	e00c      	b.n	8043cd8 <HAL_GPIO_Init+0x240>
 8043cbe:	2306      	movs	r3, #6
 8043cc0:	e00a      	b.n	8043cd8 <HAL_GPIO_Init+0x240>
 8043cc2:	2305      	movs	r3, #5
 8043cc4:	e008      	b.n	8043cd8 <HAL_GPIO_Init+0x240>
 8043cc6:	2304      	movs	r3, #4
 8043cc8:	e006      	b.n	8043cd8 <HAL_GPIO_Init+0x240>
 8043cca:	2303      	movs	r3, #3
 8043ccc:	e004      	b.n	8043cd8 <HAL_GPIO_Init+0x240>
 8043cce:	2302      	movs	r3, #2
 8043cd0:	e002      	b.n	8043cd8 <HAL_GPIO_Init+0x240>
 8043cd2:	2301      	movs	r3, #1
 8043cd4:	e000      	b.n	8043cd8 <HAL_GPIO_Init+0x240>
 8043cd6:	2300      	movs	r3, #0
 8043cd8:	69fa      	ldr	r2, [r7, #28]
 8043cda:	f002 0203 	and.w	r2, r2, #3
 8043cde:	0092      	lsls	r2, r2, #2
 8043ce0:	4093      	lsls	r3, r2
 8043ce2:	69ba      	ldr	r2, [r7, #24]
 8043ce4:	4313      	orrs	r3, r2
 8043ce6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8043ce8:	4935      	ldr	r1, [pc, #212]	; (8043dc0 <HAL_GPIO_Init+0x328>)
 8043cea:	69fb      	ldr	r3, [r7, #28]
 8043cec:	089b      	lsrs	r3, r3, #2
 8043cee:	3302      	adds	r3, #2
 8043cf0:	69ba      	ldr	r2, [r7, #24]
 8043cf2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8043cf6:	4b3d      	ldr	r3, [pc, #244]	; (8043dec <HAL_GPIO_Init+0x354>)
 8043cf8:	689b      	ldr	r3, [r3, #8]
 8043cfa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8043cfc:	693b      	ldr	r3, [r7, #16]
 8043cfe:	43db      	mvns	r3, r3
 8043d00:	69ba      	ldr	r2, [r7, #24]
 8043d02:	4013      	ands	r3, r2
 8043d04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8043d06:	683b      	ldr	r3, [r7, #0]
 8043d08:	685b      	ldr	r3, [r3, #4]
 8043d0a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8043d0e:	2b00      	cmp	r3, #0
 8043d10:	d003      	beq.n	8043d1a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8043d12:	69ba      	ldr	r2, [r7, #24]
 8043d14:	693b      	ldr	r3, [r7, #16]
 8043d16:	4313      	orrs	r3, r2
 8043d18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8043d1a:	4a34      	ldr	r2, [pc, #208]	; (8043dec <HAL_GPIO_Init+0x354>)
 8043d1c:	69bb      	ldr	r3, [r7, #24]
 8043d1e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8043d20:	4b32      	ldr	r3, [pc, #200]	; (8043dec <HAL_GPIO_Init+0x354>)
 8043d22:	68db      	ldr	r3, [r3, #12]
 8043d24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8043d26:	693b      	ldr	r3, [r7, #16]
 8043d28:	43db      	mvns	r3, r3
 8043d2a:	69ba      	ldr	r2, [r7, #24]
 8043d2c:	4013      	ands	r3, r2
 8043d2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8043d30:	683b      	ldr	r3, [r7, #0]
 8043d32:	685b      	ldr	r3, [r3, #4]
 8043d34:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8043d38:	2b00      	cmp	r3, #0
 8043d3a:	d003      	beq.n	8043d44 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8043d3c:	69ba      	ldr	r2, [r7, #24]
 8043d3e:	693b      	ldr	r3, [r7, #16]
 8043d40:	4313      	orrs	r3, r2
 8043d42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8043d44:	4a29      	ldr	r2, [pc, #164]	; (8043dec <HAL_GPIO_Init+0x354>)
 8043d46:	69bb      	ldr	r3, [r7, #24]
 8043d48:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8043d4a:	4b28      	ldr	r3, [pc, #160]	; (8043dec <HAL_GPIO_Init+0x354>)
 8043d4c:	685b      	ldr	r3, [r3, #4]
 8043d4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8043d50:	693b      	ldr	r3, [r7, #16]
 8043d52:	43db      	mvns	r3, r3
 8043d54:	69ba      	ldr	r2, [r7, #24]
 8043d56:	4013      	ands	r3, r2
 8043d58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8043d5a:	683b      	ldr	r3, [r7, #0]
 8043d5c:	685b      	ldr	r3, [r3, #4]
 8043d5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8043d62:	2b00      	cmp	r3, #0
 8043d64:	d003      	beq.n	8043d6e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8043d66:	69ba      	ldr	r2, [r7, #24]
 8043d68:	693b      	ldr	r3, [r7, #16]
 8043d6a:	4313      	orrs	r3, r2
 8043d6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8043d6e:	4a1f      	ldr	r2, [pc, #124]	; (8043dec <HAL_GPIO_Init+0x354>)
 8043d70:	69bb      	ldr	r3, [r7, #24]
 8043d72:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8043d74:	4b1d      	ldr	r3, [pc, #116]	; (8043dec <HAL_GPIO_Init+0x354>)
 8043d76:	681b      	ldr	r3, [r3, #0]
 8043d78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8043d7a:	693b      	ldr	r3, [r7, #16]
 8043d7c:	43db      	mvns	r3, r3
 8043d7e:	69ba      	ldr	r2, [r7, #24]
 8043d80:	4013      	ands	r3, r2
 8043d82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8043d84:	683b      	ldr	r3, [r7, #0]
 8043d86:	685b      	ldr	r3, [r3, #4]
 8043d88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8043d8c:	2b00      	cmp	r3, #0
 8043d8e:	d003      	beq.n	8043d98 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8043d90:	69ba      	ldr	r2, [r7, #24]
 8043d92:	693b      	ldr	r3, [r7, #16]
 8043d94:	4313      	orrs	r3, r2
 8043d96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8043d98:	4a14      	ldr	r2, [pc, #80]	; (8043dec <HAL_GPIO_Init+0x354>)
 8043d9a:	69bb      	ldr	r3, [r7, #24]
 8043d9c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8043d9e:	69fb      	ldr	r3, [r7, #28]
 8043da0:	3301      	adds	r3, #1
 8043da2:	61fb      	str	r3, [r7, #28]
 8043da4:	69fb      	ldr	r3, [r7, #28]
 8043da6:	2b0f      	cmp	r3, #15
 8043da8:	f67f ae84 	bls.w	8043ab4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8043dac:	bf00      	nop
 8043dae:	bf00      	nop
 8043db0:	3724      	adds	r7, #36	; 0x24
 8043db2:	46bd      	mov	sp, r7
 8043db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8043db8:	4770      	bx	lr
 8043dba:	bf00      	nop
 8043dbc:	40023800 	.word	0x40023800
 8043dc0:	40013800 	.word	0x40013800
 8043dc4:	40020000 	.word	0x40020000
 8043dc8:	40020400 	.word	0x40020400
 8043dcc:	40020800 	.word	0x40020800
 8043dd0:	40020c00 	.word	0x40020c00
 8043dd4:	40021000 	.word	0x40021000
 8043dd8:	40021400 	.word	0x40021400
 8043ddc:	40021800 	.word	0x40021800
 8043de0:	40021c00 	.word	0x40021c00
 8043de4:	40022000 	.word	0x40022000
 8043de8:	40022400 	.word	0x40022400
 8043dec:	40013c00 	.word	0x40013c00

08043df0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8043df0:	b480      	push	{r7}
 8043df2:	b087      	sub	sp, #28
 8043df4:	af00      	add	r7, sp, #0
 8043df6:	6078      	str	r0, [r7, #4]
 8043df8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8043dfa:	2300      	movs	r3, #0
 8043dfc:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8043dfe:	2300      	movs	r3, #0
 8043e00:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8043e02:	2300      	movs	r3, #0
 8043e04:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8043e06:	2300      	movs	r3, #0
 8043e08:	617b      	str	r3, [r7, #20]
 8043e0a:	e0d9      	b.n	8043fc0 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8043e0c:	2201      	movs	r2, #1
 8043e0e:	697b      	ldr	r3, [r7, #20]
 8043e10:	fa02 f303 	lsl.w	r3, r2, r3
 8043e14:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8043e16:	683a      	ldr	r2, [r7, #0]
 8043e18:	693b      	ldr	r3, [r7, #16]
 8043e1a:	4013      	ands	r3, r2
 8043e1c:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8043e1e:	68fa      	ldr	r2, [r7, #12]
 8043e20:	693b      	ldr	r3, [r7, #16]
 8043e22:	429a      	cmp	r2, r3
 8043e24:	f040 80c9 	bne.w	8043fba <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8043e28:	4a6b      	ldr	r2, [pc, #428]	; (8043fd8 <HAL_GPIO_DeInit+0x1e8>)
 8043e2a:	697b      	ldr	r3, [r7, #20]
 8043e2c:	089b      	lsrs	r3, r3, #2
 8043e2e:	3302      	adds	r3, #2
 8043e30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8043e34:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8043e36:	697b      	ldr	r3, [r7, #20]
 8043e38:	f003 0303 	and.w	r3, r3, #3
 8043e3c:	009b      	lsls	r3, r3, #2
 8043e3e:	220f      	movs	r2, #15
 8043e40:	fa02 f303 	lsl.w	r3, r2, r3
 8043e44:	68ba      	ldr	r2, [r7, #8]
 8043e46:	4013      	ands	r3, r2
 8043e48:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8043e4a:	687b      	ldr	r3, [r7, #4]
 8043e4c:	4a63      	ldr	r2, [pc, #396]	; (8043fdc <HAL_GPIO_DeInit+0x1ec>)
 8043e4e:	4293      	cmp	r3, r2
 8043e50:	d037      	beq.n	8043ec2 <HAL_GPIO_DeInit+0xd2>
 8043e52:	687b      	ldr	r3, [r7, #4]
 8043e54:	4a62      	ldr	r2, [pc, #392]	; (8043fe0 <HAL_GPIO_DeInit+0x1f0>)
 8043e56:	4293      	cmp	r3, r2
 8043e58:	d031      	beq.n	8043ebe <HAL_GPIO_DeInit+0xce>
 8043e5a:	687b      	ldr	r3, [r7, #4]
 8043e5c:	4a61      	ldr	r2, [pc, #388]	; (8043fe4 <HAL_GPIO_DeInit+0x1f4>)
 8043e5e:	4293      	cmp	r3, r2
 8043e60:	d02b      	beq.n	8043eba <HAL_GPIO_DeInit+0xca>
 8043e62:	687b      	ldr	r3, [r7, #4]
 8043e64:	4a60      	ldr	r2, [pc, #384]	; (8043fe8 <HAL_GPIO_DeInit+0x1f8>)
 8043e66:	4293      	cmp	r3, r2
 8043e68:	d025      	beq.n	8043eb6 <HAL_GPIO_DeInit+0xc6>
 8043e6a:	687b      	ldr	r3, [r7, #4]
 8043e6c:	4a5f      	ldr	r2, [pc, #380]	; (8043fec <HAL_GPIO_DeInit+0x1fc>)
 8043e6e:	4293      	cmp	r3, r2
 8043e70:	d01f      	beq.n	8043eb2 <HAL_GPIO_DeInit+0xc2>
 8043e72:	687b      	ldr	r3, [r7, #4]
 8043e74:	4a5e      	ldr	r2, [pc, #376]	; (8043ff0 <HAL_GPIO_DeInit+0x200>)
 8043e76:	4293      	cmp	r3, r2
 8043e78:	d019      	beq.n	8043eae <HAL_GPIO_DeInit+0xbe>
 8043e7a:	687b      	ldr	r3, [r7, #4]
 8043e7c:	4a5d      	ldr	r2, [pc, #372]	; (8043ff4 <HAL_GPIO_DeInit+0x204>)
 8043e7e:	4293      	cmp	r3, r2
 8043e80:	d013      	beq.n	8043eaa <HAL_GPIO_DeInit+0xba>
 8043e82:	687b      	ldr	r3, [r7, #4]
 8043e84:	4a5c      	ldr	r2, [pc, #368]	; (8043ff8 <HAL_GPIO_DeInit+0x208>)
 8043e86:	4293      	cmp	r3, r2
 8043e88:	d00d      	beq.n	8043ea6 <HAL_GPIO_DeInit+0xb6>
 8043e8a:	687b      	ldr	r3, [r7, #4]
 8043e8c:	4a5b      	ldr	r2, [pc, #364]	; (8043ffc <HAL_GPIO_DeInit+0x20c>)
 8043e8e:	4293      	cmp	r3, r2
 8043e90:	d007      	beq.n	8043ea2 <HAL_GPIO_DeInit+0xb2>
 8043e92:	687b      	ldr	r3, [r7, #4]
 8043e94:	4a5a      	ldr	r2, [pc, #360]	; (8044000 <HAL_GPIO_DeInit+0x210>)
 8043e96:	4293      	cmp	r3, r2
 8043e98:	d101      	bne.n	8043e9e <HAL_GPIO_DeInit+0xae>
 8043e9a:	2309      	movs	r3, #9
 8043e9c:	e012      	b.n	8043ec4 <HAL_GPIO_DeInit+0xd4>
 8043e9e:	230a      	movs	r3, #10
 8043ea0:	e010      	b.n	8043ec4 <HAL_GPIO_DeInit+0xd4>
 8043ea2:	2308      	movs	r3, #8
 8043ea4:	e00e      	b.n	8043ec4 <HAL_GPIO_DeInit+0xd4>
 8043ea6:	2307      	movs	r3, #7
 8043ea8:	e00c      	b.n	8043ec4 <HAL_GPIO_DeInit+0xd4>
 8043eaa:	2306      	movs	r3, #6
 8043eac:	e00a      	b.n	8043ec4 <HAL_GPIO_DeInit+0xd4>
 8043eae:	2305      	movs	r3, #5
 8043eb0:	e008      	b.n	8043ec4 <HAL_GPIO_DeInit+0xd4>
 8043eb2:	2304      	movs	r3, #4
 8043eb4:	e006      	b.n	8043ec4 <HAL_GPIO_DeInit+0xd4>
 8043eb6:	2303      	movs	r3, #3
 8043eb8:	e004      	b.n	8043ec4 <HAL_GPIO_DeInit+0xd4>
 8043eba:	2302      	movs	r3, #2
 8043ebc:	e002      	b.n	8043ec4 <HAL_GPIO_DeInit+0xd4>
 8043ebe:	2301      	movs	r3, #1
 8043ec0:	e000      	b.n	8043ec4 <HAL_GPIO_DeInit+0xd4>
 8043ec2:	2300      	movs	r3, #0
 8043ec4:	697a      	ldr	r2, [r7, #20]
 8043ec6:	f002 0203 	and.w	r2, r2, #3
 8043eca:	0092      	lsls	r2, r2, #2
 8043ecc:	4093      	lsls	r3, r2
 8043ece:	68ba      	ldr	r2, [r7, #8]
 8043ed0:	429a      	cmp	r2, r3
 8043ed2:	d132      	bne.n	8043f3a <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8043ed4:	4b4b      	ldr	r3, [pc, #300]	; (8044004 <HAL_GPIO_DeInit+0x214>)
 8043ed6:	681a      	ldr	r2, [r3, #0]
 8043ed8:	68fb      	ldr	r3, [r7, #12]
 8043eda:	43db      	mvns	r3, r3
 8043edc:	4949      	ldr	r1, [pc, #292]	; (8044004 <HAL_GPIO_DeInit+0x214>)
 8043ede:	4013      	ands	r3, r2
 8043ee0:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8043ee2:	4b48      	ldr	r3, [pc, #288]	; (8044004 <HAL_GPIO_DeInit+0x214>)
 8043ee4:	685a      	ldr	r2, [r3, #4]
 8043ee6:	68fb      	ldr	r3, [r7, #12]
 8043ee8:	43db      	mvns	r3, r3
 8043eea:	4946      	ldr	r1, [pc, #280]	; (8044004 <HAL_GPIO_DeInit+0x214>)
 8043eec:	4013      	ands	r3, r2
 8043eee:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8043ef0:	4b44      	ldr	r3, [pc, #272]	; (8044004 <HAL_GPIO_DeInit+0x214>)
 8043ef2:	68da      	ldr	r2, [r3, #12]
 8043ef4:	68fb      	ldr	r3, [r7, #12]
 8043ef6:	43db      	mvns	r3, r3
 8043ef8:	4942      	ldr	r1, [pc, #264]	; (8044004 <HAL_GPIO_DeInit+0x214>)
 8043efa:	4013      	ands	r3, r2
 8043efc:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8043efe:	4b41      	ldr	r3, [pc, #260]	; (8044004 <HAL_GPIO_DeInit+0x214>)
 8043f00:	689a      	ldr	r2, [r3, #8]
 8043f02:	68fb      	ldr	r3, [r7, #12]
 8043f04:	43db      	mvns	r3, r3
 8043f06:	493f      	ldr	r1, [pc, #252]	; (8044004 <HAL_GPIO_DeInit+0x214>)
 8043f08:	4013      	ands	r3, r2
 8043f0a:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8043f0c:	697b      	ldr	r3, [r7, #20]
 8043f0e:	f003 0303 	and.w	r3, r3, #3
 8043f12:	009b      	lsls	r3, r3, #2
 8043f14:	220f      	movs	r2, #15
 8043f16:	fa02 f303 	lsl.w	r3, r2, r3
 8043f1a:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8043f1c:	4a2e      	ldr	r2, [pc, #184]	; (8043fd8 <HAL_GPIO_DeInit+0x1e8>)
 8043f1e:	697b      	ldr	r3, [r7, #20]
 8043f20:	089b      	lsrs	r3, r3, #2
 8043f22:	3302      	adds	r3, #2
 8043f24:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8043f28:	68bb      	ldr	r3, [r7, #8]
 8043f2a:	43da      	mvns	r2, r3
 8043f2c:	482a      	ldr	r0, [pc, #168]	; (8043fd8 <HAL_GPIO_DeInit+0x1e8>)
 8043f2e:	697b      	ldr	r3, [r7, #20]
 8043f30:	089b      	lsrs	r3, r3, #2
 8043f32:	400a      	ands	r2, r1
 8043f34:	3302      	adds	r3, #2
 8043f36:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8043f3a:	687b      	ldr	r3, [r7, #4]
 8043f3c:	681a      	ldr	r2, [r3, #0]
 8043f3e:	697b      	ldr	r3, [r7, #20]
 8043f40:	005b      	lsls	r3, r3, #1
 8043f42:	2103      	movs	r1, #3
 8043f44:	fa01 f303 	lsl.w	r3, r1, r3
 8043f48:	43db      	mvns	r3, r3
 8043f4a:	401a      	ands	r2, r3
 8043f4c:	687b      	ldr	r3, [r7, #4]
 8043f4e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8043f50:	697b      	ldr	r3, [r7, #20]
 8043f52:	08da      	lsrs	r2, r3, #3
 8043f54:	687b      	ldr	r3, [r7, #4]
 8043f56:	3208      	adds	r2, #8
 8043f58:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8043f5c:	697b      	ldr	r3, [r7, #20]
 8043f5e:	f003 0307 	and.w	r3, r3, #7
 8043f62:	009b      	lsls	r3, r3, #2
 8043f64:	220f      	movs	r2, #15
 8043f66:	fa02 f303 	lsl.w	r3, r2, r3
 8043f6a:	43db      	mvns	r3, r3
 8043f6c:	697a      	ldr	r2, [r7, #20]
 8043f6e:	08d2      	lsrs	r2, r2, #3
 8043f70:	4019      	ands	r1, r3
 8043f72:	687b      	ldr	r3, [r7, #4]
 8043f74:	3208      	adds	r2, #8
 8043f76:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8043f7a:	687b      	ldr	r3, [r7, #4]
 8043f7c:	68da      	ldr	r2, [r3, #12]
 8043f7e:	697b      	ldr	r3, [r7, #20]
 8043f80:	005b      	lsls	r3, r3, #1
 8043f82:	2103      	movs	r1, #3
 8043f84:	fa01 f303 	lsl.w	r3, r1, r3
 8043f88:	43db      	mvns	r3, r3
 8043f8a:	401a      	ands	r2, r3
 8043f8c:	687b      	ldr	r3, [r7, #4]
 8043f8e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8043f90:	687b      	ldr	r3, [r7, #4]
 8043f92:	685a      	ldr	r2, [r3, #4]
 8043f94:	2101      	movs	r1, #1
 8043f96:	697b      	ldr	r3, [r7, #20]
 8043f98:	fa01 f303 	lsl.w	r3, r1, r3
 8043f9c:	43db      	mvns	r3, r3
 8043f9e:	401a      	ands	r2, r3
 8043fa0:	687b      	ldr	r3, [r7, #4]
 8043fa2:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8043fa4:	687b      	ldr	r3, [r7, #4]
 8043fa6:	689a      	ldr	r2, [r3, #8]
 8043fa8:	697b      	ldr	r3, [r7, #20]
 8043faa:	005b      	lsls	r3, r3, #1
 8043fac:	2103      	movs	r1, #3
 8043fae:	fa01 f303 	lsl.w	r3, r1, r3
 8043fb2:	43db      	mvns	r3, r3
 8043fb4:	401a      	ands	r2, r3
 8043fb6:	687b      	ldr	r3, [r7, #4]
 8043fb8:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8043fba:	697b      	ldr	r3, [r7, #20]
 8043fbc:	3301      	adds	r3, #1
 8043fbe:	617b      	str	r3, [r7, #20]
 8043fc0:	697b      	ldr	r3, [r7, #20]
 8043fc2:	2b0f      	cmp	r3, #15
 8043fc4:	f67f af22 	bls.w	8043e0c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8043fc8:	bf00      	nop
 8043fca:	bf00      	nop
 8043fcc:	371c      	adds	r7, #28
 8043fce:	46bd      	mov	sp, r7
 8043fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8043fd4:	4770      	bx	lr
 8043fd6:	bf00      	nop
 8043fd8:	40013800 	.word	0x40013800
 8043fdc:	40020000 	.word	0x40020000
 8043fe0:	40020400 	.word	0x40020400
 8043fe4:	40020800 	.word	0x40020800
 8043fe8:	40020c00 	.word	0x40020c00
 8043fec:	40021000 	.word	0x40021000
 8043ff0:	40021400 	.word	0x40021400
 8043ff4:	40021800 	.word	0x40021800
 8043ff8:	40021c00 	.word	0x40021c00
 8043ffc:	40022000 	.word	0x40022000
 8044000:	40022400 	.word	0x40022400
 8044004:	40013c00 	.word	0x40013c00

08044008 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8044008:	b480      	push	{r7}
 804400a:	b085      	sub	sp, #20
 804400c:	af00      	add	r7, sp, #0
 804400e:	6078      	str	r0, [r7, #4]
 8044010:	460b      	mov	r3, r1
 8044012:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8044014:	687b      	ldr	r3, [r7, #4]
 8044016:	691a      	ldr	r2, [r3, #16]
 8044018:	887b      	ldrh	r3, [r7, #2]
 804401a:	4013      	ands	r3, r2
 804401c:	2b00      	cmp	r3, #0
 804401e:	d002      	beq.n	8044026 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8044020:	2301      	movs	r3, #1
 8044022:	73fb      	strb	r3, [r7, #15]
 8044024:	e001      	b.n	804402a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8044026:	2300      	movs	r3, #0
 8044028:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 804402a:	7bfb      	ldrb	r3, [r7, #15]
}
 804402c:	4618      	mov	r0, r3
 804402e:	3714      	adds	r7, #20
 8044030:	46bd      	mov	sp, r7
 8044032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8044036:	4770      	bx	lr

08044038 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8044038:	b480      	push	{r7}
 804403a:	b083      	sub	sp, #12
 804403c:	af00      	add	r7, sp, #0
 804403e:	6078      	str	r0, [r7, #4]
 8044040:	460b      	mov	r3, r1
 8044042:	807b      	strh	r3, [r7, #2]
 8044044:	4613      	mov	r3, r2
 8044046:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8044048:	787b      	ldrb	r3, [r7, #1]
 804404a:	2b00      	cmp	r3, #0
 804404c:	d003      	beq.n	8044056 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 804404e:	887a      	ldrh	r2, [r7, #2]
 8044050:	687b      	ldr	r3, [r7, #4]
 8044052:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8044054:	e003      	b.n	804405e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8044056:	887b      	ldrh	r3, [r7, #2]
 8044058:	041a      	lsls	r2, r3, #16
 804405a:	687b      	ldr	r3, [r7, #4]
 804405c:	619a      	str	r2, [r3, #24]
}
 804405e:	bf00      	nop
 8044060:	370c      	adds	r7, #12
 8044062:	46bd      	mov	sp, r7
 8044064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8044068:	4770      	bx	lr

0804406a <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 804406a:	b5f0      	push	{r4, r5, r6, r7, lr}
 804406c:	b08f      	sub	sp, #60	; 0x3c
 804406e:	af0a      	add	r7, sp, #40	; 0x28
 8044070:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8044072:	687b      	ldr	r3, [r7, #4]
 8044074:	2b00      	cmp	r3, #0
 8044076:	d101      	bne.n	804407c <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8044078:	2301      	movs	r3, #1
 804407a:	e054      	b.n	8044126 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 804407c:	687b      	ldr	r3, [r7, #4]
 804407e:	681b      	ldr	r3, [r3, #0]
 8044080:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8044082:	687b      	ldr	r3, [r7, #4]
 8044084:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8044088:	b2db      	uxtb	r3, r3
 804408a:	2b00      	cmp	r3, #0
 804408c:	d106      	bne.n	804409c <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 804408e:	687b      	ldr	r3, [r7, #4]
 8044090:	2200      	movs	r2, #0
 8044092:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8044096:	6878      	ldr	r0, [r7, #4]
 8044098:	f008 f84c 	bl	804c134 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 804409c:	687b      	ldr	r3, [r7, #4]
 804409e:	2203      	movs	r2, #3
 80440a0:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80440a4:	68fb      	ldr	r3, [r7, #12]
 80440a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80440a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80440ac:	2b00      	cmp	r3, #0
 80440ae:	d102      	bne.n	80440b6 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 80440b0:	687b      	ldr	r3, [r7, #4]
 80440b2:	2200      	movs	r2, #0
 80440b4:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80440b6:	687b      	ldr	r3, [r7, #4]
 80440b8:	681b      	ldr	r3, [r3, #0]
 80440ba:	4618      	mov	r0, r3
 80440bc:	f005 f87a 	bl	80491b4 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 80440c0:	687b      	ldr	r3, [r7, #4]
 80440c2:	681b      	ldr	r3, [r3, #0]
 80440c4:	603b      	str	r3, [r7, #0]
 80440c6:	687e      	ldr	r6, [r7, #4]
 80440c8:	466d      	mov	r5, sp
 80440ca:	f106 0410 	add.w	r4, r6, #16
 80440ce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80440d0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80440d2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80440d4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80440d6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80440da:	e885 0003 	stmia.w	r5, {r0, r1}
 80440de:	1d33      	adds	r3, r6, #4
 80440e0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80440e2:	6838      	ldr	r0, [r7, #0]
 80440e4:	f004 fff4 	bl	80490d0 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 80440e8:	687b      	ldr	r3, [r7, #4]
 80440ea:	681b      	ldr	r3, [r3, #0]
 80440ec:	2101      	movs	r1, #1
 80440ee:	4618      	mov	r0, r3
 80440f0:	f005 f871 	bl	80491d6 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 80440f4:	687b      	ldr	r3, [r7, #4]
 80440f6:	681b      	ldr	r3, [r3, #0]
 80440f8:	603b      	str	r3, [r7, #0]
 80440fa:	687e      	ldr	r6, [r7, #4]
 80440fc:	466d      	mov	r5, sp
 80440fe:	f106 0410 	add.w	r4, r6, #16
 8044102:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8044104:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8044106:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8044108:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 804410a:	e894 0003 	ldmia.w	r4, {r0, r1}
 804410e:	e885 0003 	stmia.w	r5, {r0, r1}
 8044112:	1d33      	adds	r3, r6, #4
 8044114:	cb0e      	ldmia	r3, {r1, r2, r3}
 8044116:	6838      	ldr	r0, [r7, #0]
 8044118:	f005 f9fa 	bl	8049510 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 804411c:	687b      	ldr	r3, [r7, #4]
 804411e:	2201      	movs	r2, #1
 8044120:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8044124:	2300      	movs	r3, #0
}
 8044126:	4618      	mov	r0, r3
 8044128:	3714      	adds	r7, #20
 804412a:	46bd      	mov	sp, r7
 804412c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0804412e <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 804412e:	b590      	push	{r4, r7, lr}
 8044130:	b089      	sub	sp, #36	; 0x24
 8044132:	af04      	add	r7, sp, #16
 8044134:	6078      	str	r0, [r7, #4]
 8044136:	4608      	mov	r0, r1
 8044138:	4611      	mov	r1, r2
 804413a:	461a      	mov	r2, r3
 804413c:	4603      	mov	r3, r0
 804413e:	70fb      	strb	r3, [r7, #3]
 8044140:	460b      	mov	r3, r1
 8044142:	70bb      	strb	r3, [r7, #2]
 8044144:	4613      	mov	r3, r2
 8044146:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8044148:	687b      	ldr	r3, [r7, #4]
 804414a:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 804414e:	2b01      	cmp	r3, #1
 8044150:	d101      	bne.n	8044156 <HAL_HCD_HC_Init+0x28>
 8044152:	2302      	movs	r3, #2
 8044154:	e076      	b.n	8044244 <HAL_HCD_HC_Init+0x116>
 8044156:	687b      	ldr	r3, [r7, #4]
 8044158:	2201      	movs	r2, #1
 804415a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 804415e:	78fb      	ldrb	r3, [r7, #3]
 8044160:	687a      	ldr	r2, [r7, #4]
 8044162:	212c      	movs	r1, #44	; 0x2c
 8044164:	fb01 f303 	mul.w	r3, r1, r3
 8044168:	4413      	add	r3, r2
 804416a:	333d      	adds	r3, #61	; 0x3d
 804416c:	2200      	movs	r2, #0
 804416e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8044170:	78fb      	ldrb	r3, [r7, #3]
 8044172:	687a      	ldr	r2, [r7, #4]
 8044174:	212c      	movs	r1, #44	; 0x2c
 8044176:	fb01 f303 	mul.w	r3, r1, r3
 804417a:	4413      	add	r3, r2
 804417c:	3338      	adds	r3, #56	; 0x38
 804417e:	787a      	ldrb	r2, [r7, #1]
 8044180:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8044182:	78fb      	ldrb	r3, [r7, #3]
 8044184:	687a      	ldr	r2, [r7, #4]
 8044186:	212c      	movs	r1, #44	; 0x2c
 8044188:	fb01 f303 	mul.w	r3, r1, r3
 804418c:	4413      	add	r3, r2
 804418e:	3340      	adds	r3, #64	; 0x40
 8044190:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8044192:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8044194:	78fb      	ldrb	r3, [r7, #3]
 8044196:	687a      	ldr	r2, [r7, #4]
 8044198:	212c      	movs	r1, #44	; 0x2c
 804419a:	fb01 f303 	mul.w	r3, r1, r3
 804419e:	4413      	add	r3, r2
 80441a0:	3339      	adds	r3, #57	; 0x39
 80441a2:	78fa      	ldrb	r2, [r7, #3]
 80441a4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80441a6:	78fb      	ldrb	r3, [r7, #3]
 80441a8:	687a      	ldr	r2, [r7, #4]
 80441aa:	212c      	movs	r1, #44	; 0x2c
 80441ac:	fb01 f303 	mul.w	r3, r1, r3
 80441b0:	4413      	add	r3, r2
 80441b2:	333f      	adds	r3, #63	; 0x3f
 80441b4:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80441b8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80441ba:	78fb      	ldrb	r3, [r7, #3]
 80441bc:	78ba      	ldrb	r2, [r7, #2]
 80441be:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80441c2:	b2d0      	uxtb	r0, r2
 80441c4:	687a      	ldr	r2, [r7, #4]
 80441c6:	212c      	movs	r1, #44	; 0x2c
 80441c8:	fb01 f303 	mul.w	r3, r1, r3
 80441cc:	4413      	add	r3, r2
 80441ce:	333a      	adds	r3, #58	; 0x3a
 80441d0:	4602      	mov	r2, r0
 80441d2:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 80441d4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80441d8:	2b00      	cmp	r3, #0
 80441da:	da09      	bge.n	80441f0 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80441dc:	78fb      	ldrb	r3, [r7, #3]
 80441de:	687a      	ldr	r2, [r7, #4]
 80441e0:	212c      	movs	r1, #44	; 0x2c
 80441e2:	fb01 f303 	mul.w	r3, r1, r3
 80441e6:	4413      	add	r3, r2
 80441e8:	333b      	adds	r3, #59	; 0x3b
 80441ea:	2201      	movs	r2, #1
 80441ec:	701a      	strb	r2, [r3, #0]
 80441ee:	e008      	b.n	8044202 <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80441f0:	78fb      	ldrb	r3, [r7, #3]
 80441f2:	687a      	ldr	r2, [r7, #4]
 80441f4:	212c      	movs	r1, #44	; 0x2c
 80441f6:	fb01 f303 	mul.w	r3, r1, r3
 80441fa:	4413      	add	r3, r2
 80441fc:	333b      	adds	r3, #59	; 0x3b
 80441fe:	2200      	movs	r2, #0
 8044200:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8044202:	78fb      	ldrb	r3, [r7, #3]
 8044204:	687a      	ldr	r2, [r7, #4]
 8044206:	212c      	movs	r1, #44	; 0x2c
 8044208:	fb01 f303 	mul.w	r3, r1, r3
 804420c:	4413      	add	r3, r2
 804420e:	333c      	adds	r3, #60	; 0x3c
 8044210:	f897 2020 	ldrb.w	r2, [r7, #32]
 8044214:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8044216:	687b      	ldr	r3, [r7, #4]
 8044218:	6818      	ldr	r0, [r3, #0]
 804421a:	787c      	ldrb	r4, [r7, #1]
 804421c:	78ba      	ldrb	r2, [r7, #2]
 804421e:	78f9      	ldrb	r1, [r7, #3]
 8044220:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8044222:	9302      	str	r3, [sp, #8]
 8044224:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8044228:	9301      	str	r3, [sp, #4]
 804422a:	f897 3020 	ldrb.w	r3, [r7, #32]
 804422e:	9300      	str	r3, [sp, #0]
 8044230:	4623      	mov	r3, r4
 8044232:	f005 faf3 	bl	804981c <USB_HC_Init>
 8044236:	4603      	mov	r3, r0
 8044238:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 804423a:	687b      	ldr	r3, [r7, #4]
 804423c:	2200      	movs	r2, #0
 804423e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8044242:	7bfb      	ldrb	r3, [r7, #15]
}
 8044244:	4618      	mov	r0, r3
 8044246:	3714      	adds	r7, #20
 8044248:	46bd      	mov	sp, r7
 804424a:	bd90      	pop	{r4, r7, pc}

0804424c <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 804424c:	b580      	push	{r7, lr}
 804424e:	b084      	sub	sp, #16
 8044250:	af00      	add	r7, sp, #0
 8044252:	6078      	str	r0, [r7, #4]
 8044254:	460b      	mov	r3, r1
 8044256:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8044258:	2300      	movs	r3, #0
 804425a:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 804425c:	687b      	ldr	r3, [r7, #4]
 804425e:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8044262:	2b01      	cmp	r3, #1
 8044264:	d101      	bne.n	804426a <HAL_HCD_HC_Halt+0x1e>
 8044266:	2302      	movs	r3, #2
 8044268:	e00f      	b.n	804428a <HAL_HCD_HC_Halt+0x3e>
 804426a:	687b      	ldr	r3, [r7, #4]
 804426c:	2201      	movs	r2, #1
 804426e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8044272:	687b      	ldr	r3, [r7, #4]
 8044274:	681b      	ldr	r3, [r3, #0]
 8044276:	78fa      	ldrb	r2, [r7, #3]
 8044278:	4611      	mov	r1, r2
 804427a:	4618      	mov	r0, r3
 804427c:	f005 fd43 	bl	8049d06 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8044280:	687b      	ldr	r3, [r7, #4]
 8044282:	2200      	movs	r2, #0
 8044284:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8044288:	7bfb      	ldrb	r3, [r7, #15]
}
 804428a:	4618      	mov	r0, r3
 804428c:	3710      	adds	r7, #16
 804428e:	46bd      	mov	sp, r7
 8044290:	bd80      	pop	{r7, pc}
	...

08044294 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8044294:	b580      	push	{r7, lr}
 8044296:	b082      	sub	sp, #8
 8044298:	af00      	add	r7, sp, #0
 804429a:	6078      	str	r0, [r7, #4]
 804429c:	4608      	mov	r0, r1
 804429e:	4611      	mov	r1, r2
 80442a0:	461a      	mov	r2, r3
 80442a2:	4603      	mov	r3, r0
 80442a4:	70fb      	strb	r3, [r7, #3]
 80442a6:	460b      	mov	r3, r1
 80442a8:	70bb      	strb	r3, [r7, #2]
 80442aa:	4613      	mov	r3, r2
 80442ac:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80442ae:	78fb      	ldrb	r3, [r7, #3]
 80442b0:	687a      	ldr	r2, [r7, #4]
 80442b2:	212c      	movs	r1, #44	; 0x2c
 80442b4:	fb01 f303 	mul.w	r3, r1, r3
 80442b8:	4413      	add	r3, r2
 80442ba:	333b      	adds	r3, #59	; 0x3b
 80442bc:	78ba      	ldrb	r2, [r7, #2]
 80442be:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80442c0:	78fb      	ldrb	r3, [r7, #3]
 80442c2:	687a      	ldr	r2, [r7, #4]
 80442c4:	212c      	movs	r1, #44	; 0x2c
 80442c6:	fb01 f303 	mul.w	r3, r1, r3
 80442ca:	4413      	add	r3, r2
 80442cc:	333f      	adds	r3, #63	; 0x3f
 80442ce:	787a      	ldrb	r2, [r7, #1]
 80442d0:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80442d2:	7c3b      	ldrb	r3, [r7, #16]
 80442d4:	2b00      	cmp	r3, #0
 80442d6:	d112      	bne.n	80442fe <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80442d8:	78fb      	ldrb	r3, [r7, #3]
 80442da:	687a      	ldr	r2, [r7, #4]
 80442dc:	212c      	movs	r1, #44	; 0x2c
 80442de:	fb01 f303 	mul.w	r3, r1, r3
 80442e2:	4413      	add	r3, r2
 80442e4:	3342      	adds	r3, #66	; 0x42
 80442e6:	2203      	movs	r2, #3
 80442e8:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80442ea:	78fb      	ldrb	r3, [r7, #3]
 80442ec:	687a      	ldr	r2, [r7, #4]
 80442ee:	212c      	movs	r1, #44	; 0x2c
 80442f0:	fb01 f303 	mul.w	r3, r1, r3
 80442f4:	4413      	add	r3, r2
 80442f6:	333d      	adds	r3, #61	; 0x3d
 80442f8:	7f3a      	ldrb	r2, [r7, #28]
 80442fa:	701a      	strb	r2, [r3, #0]
 80442fc:	e008      	b.n	8044310 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80442fe:	78fb      	ldrb	r3, [r7, #3]
 8044300:	687a      	ldr	r2, [r7, #4]
 8044302:	212c      	movs	r1, #44	; 0x2c
 8044304:	fb01 f303 	mul.w	r3, r1, r3
 8044308:	4413      	add	r3, r2
 804430a:	3342      	adds	r3, #66	; 0x42
 804430c:	2202      	movs	r2, #2
 804430e:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8044310:	787b      	ldrb	r3, [r7, #1]
 8044312:	2b03      	cmp	r3, #3
 8044314:	f200 80c6 	bhi.w	80444a4 <HAL_HCD_HC_SubmitRequest+0x210>
 8044318:	a201      	add	r2, pc, #4	; (adr r2, 8044320 <HAL_HCD_HC_SubmitRequest+0x8c>)
 804431a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 804431e:	bf00      	nop
 8044320:	08044331 	.word	0x08044331
 8044324:	08044491 	.word	0x08044491
 8044328:	08044395 	.word	0x08044395
 804432c:	08044413 	.word	0x08044413
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8044330:	7c3b      	ldrb	r3, [r7, #16]
 8044332:	2b01      	cmp	r3, #1
 8044334:	f040 80b8 	bne.w	80444a8 <HAL_HCD_HC_SubmitRequest+0x214>
 8044338:	78bb      	ldrb	r3, [r7, #2]
 804433a:	2b00      	cmp	r3, #0
 804433c:	f040 80b4 	bne.w	80444a8 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8044340:	8b3b      	ldrh	r3, [r7, #24]
 8044342:	2b00      	cmp	r3, #0
 8044344:	d108      	bne.n	8044358 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8044346:	78fb      	ldrb	r3, [r7, #3]
 8044348:	687a      	ldr	r2, [r7, #4]
 804434a:	212c      	movs	r1, #44	; 0x2c
 804434c:	fb01 f303 	mul.w	r3, r1, r3
 8044350:	4413      	add	r3, r2
 8044352:	3355      	adds	r3, #85	; 0x55
 8044354:	2201      	movs	r2, #1
 8044356:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8044358:	78fb      	ldrb	r3, [r7, #3]
 804435a:	687a      	ldr	r2, [r7, #4]
 804435c:	212c      	movs	r1, #44	; 0x2c
 804435e:	fb01 f303 	mul.w	r3, r1, r3
 8044362:	4413      	add	r3, r2
 8044364:	3355      	adds	r3, #85	; 0x55
 8044366:	781b      	ldrb	r3, [r3, #0]
 8044368:	2b00      	cmp	r3, #0
 804436a:	d109      	bne.n	8044380 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 804436c:	78fb      	ldrb	r3, [r7, #3]
 804436e:	687a      	ldr	r2, [r7, #4]
 8044370:	212c      	movs	r1, #44	; 0x2c
 8044372:	fb01 f303 	mul.w	r3, r1, r3
 8044376:	4413      	add	r3, r2
 8044378:	3342      	adds	r3, #66	; 0x42
 804437a:	2200      	movs	r2, #0
 804437c:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 804437e:	e093      	b.n	80444a8 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8044380:	78fb      	ldrb	r3, [r7, #3]
 8044382:	687a      	ldr	r2, [r7, #4]
 8044384:	212c      	movs	r1, #44	; 0x2c
 8044386:	fb01 f303 	mul.w	r3, r1, r3
 804438a:	4413      	add	r3, r2
 804438c:	3342      	adds	r3, #66	; 0x42
 804438e:	2202      	movs	r2, #2
 8044390:	701a      	strb	r2, [r3, #0]
      break;
 8044392:	e089      	b.n	80444a8 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8044394:	78bb      	ldrb	r3, [r7, #2]
 8044396:	2b00      	cmp	r3, #0
 8044398:	d11d      	bne.n	80443d6 <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 804439a:	78fb      	ldrb	r3, [r7, #3]
 804439c:	687a      	ldr	r2, [r7, #4]
 804439e:	212c      	movs	r1, #44	; 0x2c
 80443a0:	fb01 f303 	mul.w	r3, r1, r3
 80443a4:	4413      	add	r3, r2
 80443a6:	3355      	adds	r3, #85	; 0x55
 80443a8:	781b      	ldrb	r3, [r3, #0]
 80443aa:	2b00      	cmp	r3, #0
 80443ac:	d109      	bne.n	80443c2 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80443ae:	78fb      	ldrb	r3, [r7, #3]
 80443b0:	687a      	ldr	r2, [r7, #4]
 80443b2:	212c      	movs	r1, #44	; 0x2c
 80443b4:	fb01 f303 	mul.w	r3, r1, r3
 80443b8:	4413      	add	r3, r2
 80443ba:	3342      	adds	r3, #66	; 0x42
 80443bc:	2200      	movs	r2, #0
 80443be:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80443c0:	e073      	b.n	80444aa <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80443c2:	78fb      	ldrb	r3, [r7, #3]
 80443c4:	687a      	ldr	r2, [r7, #4]
 80443c6:	212c      	movs	r1, #44	; 0x2c
 80443c8:	fb01 f303 	mul.w	r3, r1, r3
 80443cc:	4413      	add	r3, r2
 80443ce:	3342      	adds	r3, #66	; 0x42
 80443d0:	2202      	movs	r2, #2
 80443d2:	701a      	strb	r2, [r3, #0]
      break;
 80443d4:	e069      	b.n	80444aa <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80443d6:	78fb      	ldrb	r3, [r7, #3]
 80443d8:	687a      	ldr	r2, [r7, #4]
 80443da:	212c      	movs	r1, #44	; 0x2c
 80443dc:	fb01 f303 	mul.w	r3, r1, r3
 80443e0:	4413      	add	r3, r2
 80443e2:	3354      	adds	r3, #84	; 0x54
 80443e4:	781b      	ldrb	r3, [r3, #0]
 80443e6:	2b00      	cmp	r3, #0
 80443e8:	d109      	bne.n	80443fe <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80443ea:	78fb      	ldrb	r3, [r7, #3]
 80443ec:	687a      	ldr	r2, [r7, #4]
 80443ee:	212c      	movs	r1, #44	; 0x2c
 80443f0:	fb01 f303 	mul.w	r3, r1, r3
 80443f4:	4413      	add	r3, r2
 80443f6:	3342      	adds	r3, #66	; 0x42
 80443f8:	2200      	movs	r2, #0
 80443fa:	701a      	strb	r2, [r3, #0]
      break;
 80443fc:	e055      	b.n	80444aa <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80443fe:	78fb      	ldrb	r3, [r7, #3]
 8044400:	687a      	ldr	r2, [r7, #4]
 8044402:	212c      	movs	r1, #44	; 0x2c
 8044404:	fb01 f303 	mul.w	r3, r1, r3
 8044408:	4413      	add	r3, r2
 804440a:	3342      	adds	r3, #66	; 0x42
 804440c:	2202      	movs	r2, #2
 804440e:	701a      	strb	r2, [r3, #0]
      break;
 8044410:	e04b      	b.n	80444aa <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8044412:	78bb      	ldrb	r3, [r7, #2]
 8044414:	2b00      	cmp	r3, #0
 8044416:	d11d      	bne.n	8044454 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8044418:	78fb      	ldrb	r3, [r7, #3]
 804441a:	687a      	ldr	r2, [r7, #4]
 804441c:	212c      	movs	r1, #44	; 0x2c
 804441e:	fb01 f303 	mul.w	r3, r1, r3
 8044422:	4413      	add	r3, r2
 8044424:	3355      	adds	r3, #85	; 0x55
 8044426:	781b      	ldrb	r3, [r3, #0]
 8044428:	2b00      	cmp	r3, #0
 804442a:	d109      	bne.n	8044440 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 804442c:	78fb      	ldrb	r3, [r7, #3]
 804442e:	687a      	ldr	r2, [r7, #4]
 8044430:	212c      	movs	r1, #44	; 0x2c
 8044432:	fb01 f303 	mul.w	r3, r1, r3
 8044436:	4413      	add	r3, r2
 8044438:	3342      	adds	r3, #66	; 0x42
 804443a:	2200      	movs	r2, #0
 804443c:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 804443e:	e034      	b.n	80444aa <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8044440:	78fb      	ldrb	r3, [r7, #3]
 8044442:	687a      	ldr	r2, [r7, #4]
 8044444:	212c      	movs	r1, #44	; 0x2c
 8044446:	fb01 f303 	mul.w	r3, r1, r3
 804444a:	4413      	add	r3, r2
 804444c:	3342      	adds	r3, #66	; 0x42
 804444e:	2202      	movs	r2, #2
 8044450:	701a      	strb	r2, [r3, #0]
      break;
 8044452:	e02a      	b.n	80444aa <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8044454:	78fb      	ldrb	r3, [r7, #3]
 8044456:	687a      	ldr	r2, [r7, #4]
 8044458:	212c      	movs	r1, #44	; 0x2c
 804445a:	fb01 f303 	mul.w	r3, r1, r3
 804445e:	4413      	add	r3, r2
 8044460:	3354      	adds	r3, #84	; 0x54
 8044462:	781b      	ldrb	r3, [r3, #0]
 8044464:	2b00      	cmp	r3, #0
 8044466:	d109      	bne.n	804447c <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8044468:	78fb      	ldrb	r3, [r7, #3]
 804446a:	687a      	ldr	r2, [r7, #4]
 804446c:	212c      	movs	r1, #44	; 0x2c
 804446e:	fb01 f303 	mul.w	r3, r1, r3
 8044472:	4413      	add	r3, r2
 8044474:	3342      	adds	r3, #66	; 0x42
 8044476:	2200      	movs	r2, #0
 8044478:	701a      	strb	r2, [r3, #0]
      break;
 804447a:	e016      	b.n	80444aa <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 804447c:	78fb      	ldrb	r3, [r7, #3]
 804447e:	687a      	ldr	r2, [r7, #4]
 8044480:	212c      	movs	r1, #44	; 0x2c
 8044482:	fb01 f303 	mul.w	r3, r1, r3
 8044486:	4413      	add	r3, r2
 8044488:	3342      	adds	r3, #66	; 0x42
 804448a:	2202      	movs	r2, #2
 804448c:	701a      	strb	r2, [r3, #0]
      break;
 804448e:	e00c      	b.n	80444aa <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8044490:	78fb      	ldrb	r3, [r7, #3]
 8044492:	687a      	ldr	r2, [r7, #4]
 8044494:	212c      	movs	r1, #44	; 0x2c
 8044496:	fb01 f303 	mul.w	r3, r1, r3
 804449a:	4413      	add	r3, r2
 804449c:	3342      	adds	r3, #66	; 0x42
 804449e:	2200      	movs	r2, #0
 80444a0:	701a      	strb	r2, [r3, #0]
      break;
 80444a2:	e002      	b.n	80444aa <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 80444a4:	bf00      	nop
 80444a6:	e000      	b.n	80444aa <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 80444a8:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80444aa:	78fb      	ldrb	r3, [r7, #3]
 80444ac:	687a      	ldr	r2, [r7, #4]
 80444ae:	212c      	movs	r1, #44	; 0x2c
 80444b0:	fb01 f303 	mul.w	r3, r1, r3
 80444b4:	4413      	add	r3, r2
 80444b6:	3344      	adds	r3, #68	; 0x44
 80444b8:	697a      	ldr	r2, [r7, #20]
 80444ba:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80444bc:	78fb      	ldrb	r3, [r7, #3]
 80444be:	8b3a      	ldrh	r2, [r7, #24]
 80444c0:	6879      	ldr	r1, [r7, #4]
 80444c2:	202c      	movs	r0, #44	; 0x2c
 80444c4:	fb00 f303 	mul.w	r3, r0, r3
 80444c8:	440b      	add	r3, r1
 80444ca:	334c      	adds	r3, #76	; 0x4c
 80444cc:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80444ce:	78fb      	ldrb	r3, [r7, #3]
 80444d0:	687a      	ldr	r2, [r7, #4]
 80444d2:	212c      	movs	r1, #44	; 0x2c
 80444d4:	fb01 f303 	mul.w	r3, r1, r3
 80444d8:	4413      	add	r3, r2
 80444da:	3360      	adds	r3, #96	; 0x60
 80444dc:	2200      	movs	r2, #0
 80444de:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80444e0:	78fb      	ldrb	r3, [r7, #3]
 80444e2:	687a      	ldr	r2, [r7, #4]
 80444e4:	212c      	movs	r1, #44	; 0x2c
 80444e6:	fb01 f303 	mul.w	r3, r1, r3
 80444ea:	4413      	add	r3, r2
 80444ec:	3350      	adds	r3, #80	; 0x50
 80444ee:	2200      	movs	r2, #0
 80444f0:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80444f2:	78fb      	ldrb	r3, [r7, #3]
 80444f4:	687a      	ldr	r2, [r7, #4]
 80444f6:	212c      	movs	r1, #44	; 0x2c
 80444f8:	fb01 f303 	mul.w	r3, r1, r3
 80444fc:	4413      	add	r3, r2
 80444fe:	3339      	adds	r3, #57	; 0x39
 8044500:	78fa      	ldrb	r2, [r7, #3]
 8044502:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8044504:	78fb      	ldrb	r3, [r7, #3]
 8044506:	687a      	ldr	r2, [r7, #4]
 8044508:	212c      	movs	r1, #44	; 0x2c
 804450a:	fb01 f303 	mul.w	r3, r1, r3
 804450e:	4413      	add	r3, r2
 8044510:	3361      	adds	r3, #97	; 0x61
 8044512:	2200      	movs	r2, #0
 8044514:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8044516:	687b      	ldr	r3, [r7, #4]
 8044518:	6818      	ldr	r0, [r3, #0]
 804451a:	78fb      	ldrb	r3, [r7, #3]
 804451c:	222c      	movs	r2, #44	; 0x2c
 804451e:	fb02 f303 	mul.w	r3, r2, r3
 8044522:	3338      	adds	r3, #56	; 0x38
 8044524:	687a      	ldr	r2, [r7, #4]
 8044526:	18d1      	adds	r1, r2, r3
 8044528:	687b      	ldr	r3, [r7, #4]
 804452a:	691b      	ldr	r3, [r3, #16]
 804452c:	b2db      	uxtb	r3, r3
 804452e:	461a      	mov	r2, r3
 8044530:	f005 fa96 	bl	8049a60 <USB_HC_StartXfer>
 8044534:	4603      	mov	r3, r0
}
 8044536:	4618      	mov	r0, r3
 8044538:	3708      	adds	r7, #8
 804453a:	46bd      	mov	sp, r7
 804453c:	bd80      	pop	{r7, pc}
 804453e:	bf00      	nop

08044540 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8044540:	b580      	push	{r7, lr}
 8044542:	b086      	sub	sp, #24
 8044544:	af00      	add	r7, sp, #0
 8044546:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8044548:	687b      	ldr	r3, [r7, #4]
 804454a:	681b      	ldr	r3, [r3, #0]
 804454c:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 804454e:	693b      	ldr	r3, [r7, #16]
 8044550:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8044552:	687b      	ldr	r3, [r7, #4]
 8044554:	681b      	ldr	r3, [r3, #0]
 8044556:	4618      	mov	r0, r3
 8044558:	f004 ff97 	bl	804948a <USB_GetMode>
 804455c:	4603      	mov	r3, r0
 804455e:	2b01      	cmp	r3, #1
 8044560:	f040 80f6 	bne.w	8044750 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8044564:	687b      	ldr	r3, [r7, #4]
 8044566:	681b      	ldr	r3, [r3, #0]
 8044568:	4618      	mov	r0, r3
 804456a:	f004 ff7b 	bl	8049464 <USB_ReadInterrupts>
 804456e:	4603      	mov	r3, r0
 8044570:	2b00      	cmp	r3, #0
 8044572:	f000 80ec 	beq.w	804474e <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8044576:	687b      	ldr	r3, [r7, #4]
 8044578:	681b      	ldr	r3, [r3, #0]
 804457a:	4618      	mov	r0, r3
 804457c:	f004 ff72 	bl	8049464 <USB_ReadInterrupts>
 8044580:	4603      	mov	r3, r0
 8044582:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8044586:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 804458a:	d104      	bne.n	8044596 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 804458c:	687b      	ldr	r3, [r7, #4]
 804458e:	681b      	ldr	r3, [r3, #0]
 8044590:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8044594:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8044596:	687b      	ldr	r3, [r7, #4]
 8044598:	681b      	ldr	r3, [r3, #0]
 804459a:	4618      	mov	r0, r3
 804459c:	f004 ff62 	bl	8049464 <USB_ReadInterrupts>
 80445a0:	4603      	mov	r3, r0
 80445a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80445a6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80445aa:	d104      	bne.n	80445b6 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80445ac:	687b      	ldr	r3, [r7, #4]
 80445ae:	681b      	ldr	r3, [r3, #0]
 80445b0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80445b4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80445b6:	687b      	ldr	r3, [r7, #4]
 80445b8:	681b      	ldr	r3, [r3, #0]
 80445ba:	4618      	mov	r0, r3
 80445bc:	f004 ff52 	bl	8049464 <USB_ReadInterrupts>
 80445c0:	4603      	mov	r3, r0
 80445c2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80445c6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80445ca:	d104      	bne.n	80445d6 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80445cc:	687b      	ldr	r3, [r7, #4]
 80445ce:	681b      	ldr	r3, [r3, #0]
 80445d0:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80445d4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80445d6:	687b      	ldr	r3, [r7, #4]
 80445d8:	681b      	ldr	r3, [r3, #0]
 80445da:	4618      	mov	r0, r3
 80445dc:	f004 ff42 	bl	8049464 <USB_ReadInterrupts>
 80445e0:	4603      	mov	r3, r0
 80445e2:	f003 0302 	and.w	r3, r3, #2
 80445e6:	2b02      	cmp	r3, #2
 80445e8:	d103      	bne.n	80445f2 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80445ea:	687b      	ldr	r3, [r7, #4]
 80445ec:	681b      	ldr	r3, [r3, #0]
 80445ee:	2202      	movs	r2, #2
 80445f0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80445f2:	687b      	ldr	r3, [r7, #4]
 80445f4:	681b      	ldr	r3, [r3, #0]
 80445f6:	4618      	mov	r0, r3
 80445f8:	f004 ff34 	bl	8049464 <USB_ReadInterrupts>
 80445fc:	4603      	mov	r3, r0
 80445fe:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8044602:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8044606:	d11c      	bne.n	8044642 <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8044608:	687b      	ldr	r3, [r7, #4]
 804460a:	681b      	ldr	r3, [r3, #0]
 804460c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8044610:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8044612:	68fb      	ldr	r3, [r7, #12]
 8044614:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8044618:	681b      	ldr	r3, [r3, #0]
 804461a:	f003 0301 	and.w	r3, r3, #1
 804461e:	2b00      	cmp	r3, #0
 8044620:	d10f      	bne.n	8044642 <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8044622:	2110      	movs	r1, #16
 8044624:	6938      	ldr	r0, [r7, #16]
 8044626:	f004 fe23 	bl	8049270 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 804462a:	6938      	ldr	r0, [r7, #16]
 804462c:	f004 fe54 	bl	80492d8 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8044630:	687b      	ldr	r3, [r7, #4]
 8044632:	681b      	ldr	r3, [r3, #0]
 8044634:	2101      	movs	r1, #1
 8044636:	4618      	mov	r0, r3
 8044638:	f005 f82a 	bl	8049690 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 804463c:	6878      	ldr	r0, [r7, #4]
 804463e:	f007 fdf3 	bl	804c228 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8044642:	687b      	ldr	r3, [r7, #4]
 8044644:	681b      	ldr	r3, [r3, #0]
 8044646:	4618      	mov	r0, r3
 8044648:	f004 ff0c 	bl	8049464 <USB_ReadInterrupts>
 804464c:	4603      	mov	r3, r0
 804464e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8044652:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8044656:	d102      	bne.n	804465e <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8044658:	6878      	ldr	r0, [r7, #4]
 804465a:	f001 f89e 	bl	804579a <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 804465e:	687b      	ldr	r3, [r7, #4]
 8044660:	681b      	ldr	r3, [r3, #0]
 8044662:	4618      	mov	r0, r3
 8044664:	f004 fefe 	bl	8049464 <USB_ReadInterrupts>
 8044668:	4603      	mov	r3, r0
 804466a:	f003 0308 	and.w	r3, r3, #8
 804466e:	2b08      	cmp	r3, #8
 8044670:	d106      	bne.n	8044680 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8044672:	6878      	ldr	r0, [r7, #4]
 8044674:	f007 fdbc 	bl	804c1f0 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8044678:	687b      	ldr	r3, [r7, #4]
 804467a:	681b      	ldr	r3, [r3, #0]
 804467c:	2208      	movs	r2, #8
 804467e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8044680:	687b      	ldr	r3, [r7, #4]
 8044682:	681b      	ldr	r3, [r3, #0]
 8044684:	4618      	mov	r0, r3
 8044686:	f004 feed 	bl	8049464 <USB_ReadInterrupts>
 804468a:	4603      	mov	r3, r0
 804468c:	f003 0310 	and.w	r3, r3, #16
 8044690:	2b10      	cmp	r3, #16
 8044692:	d101      	bne.n	8044698 <HAL_HCD_IRQHandler+0x158>
 8044694:	2301      	movs	r3, #1
 8044696:	e000      	b.n	804469a <HAL_HCD_IRQHandler+0x15a>
 8044698:	2300      	movs	r3, #0
 804469a:	2b00      	cmp	r3, #0
 804469c:	d012      	beq.n	80446c4 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 804469e:	687b      	ldr	r3, [r7, #4]
 80446a0:	681b      	ldr	r3, [r3, #0]
 80446a2:	699a      	ldr	r2, [r3, #24]
 80446a4:	687b      	ldr	r3, [r7, #4]
 80446a6:	681b      	ldr	r3, [r3, #0]
 80446a8:	f022 0210 	bic.w	r2, r2, #16
 80446ac:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80446ae:	6878      	ldr	r0, [r7, #4]
 80446b0:	f000 ffa1 	bl	80455f6 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80446b4:	687b      	ldr	r3, [r7, #4]
 80446b6:	681b      	ldr	r3, [r3, #0]
 80446b8:	699a      	ldr	r2, [r3, #24]
 80446ba:	687b      	ldr	r3, [r7, #4]
 80446bc:	681b      	ldr	r3, [r3, #0]
 80446be:	f042 0210 	orr.w	r2, r2, #16
 80446c2:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80446c4:	687b      	ldr	r3, [r7, #4]
 80446c6:	681b      	ldr	r3, [r3, #0]
 80446c8:	4618      	mov	r0, r3
 80446ca:	f004 fecb 	bl	8049464 <USB_ReadInterrupts>
 80446ce:	4603      	mov	r3, r0
 80446d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80446d4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80446d8:	d13a      	bne.n	8044750 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80446da:	687b      	ldr	r3, [r7, #4]
 80446dc:	681b      	ldr	r3, [r3, #0]
 80446de:	4618      	mov	r0, r3
 80446e0:	f005 fb00 	bl	8049ce4 <USB_HC_ReadInterrupt>
 80446e4:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80446e6:	2300      	movs	r3, #0
 80446e8:	617b      	str	r3, [r7, #20]
 80446ea:	e025      	b.n	8044738 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80446ec:	697b      	ldr	r3, [r7, #20]
 80446ee:	f003 030f 	and.w	r3, r3, #15
 80446f2:	68ba      	ldr	r2, [r7, #8]
 80446f4:	fa22 f303 	lsr.w	r3, r2, r3
 80446f8:	f003 0301 	and.w	r3, r3, #1
 80446fc:	2b00      	cmp	r3, #0
 80446fe:	d018      	beq.n	8044732 <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8044700:	697b      	ldr	r3, [r7, #20]
 8044702:	015a      	lsls	r2, r3, #5
 8044704:	68fb      	ldr	r3, [r7, #12]
 8044706:	4413      	add	r3, r2
 8044708:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 804470c:	681b      	ldr	r3, [r3, #0]
 804470e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8044712:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8044716:	d106      	bne.n	8044726 <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8044718:	697b      	ldr	r3, [r7, #20]
 804471a:	b2db      	uxtb	r3, r3
 804471c:	4619      	mov	r1, r3
 804471e:	6878      	ldr	r0, [r7, #4]
 8044720:	f000 f8ab 	bl	804487a <HCD_HC_IN_IRQHandler>
 8044724:	e005      	b.n	8044732 <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8044726:	697b      	ldr	r3, [r7, #20]
 8044728:	b2db      	uxtb	r3, r3
 804472a:	4619      	mov	r1, r3
 804472c:	6878      	ldr	r0, [r7, #4]
 804472e:	f000 fbf9 	bl	8044f24 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8044732:	697b      	ldr	r3, [r7, #20]
 8044734:	3301      	adds	r3, #1
 8044736:	617b      	str	r3, [r7, #20]
 8044738:	687b      	ldr	r3, [r7, #4]
 804473a:	689b      	ldr	r3, [r3, #8]
 804473c:	697a      	ldr	r2, [r7, #20]
 804473e:	429a      	cmp	r2, r3
 8044740:	d3d4      	bcc.n	80446ec <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8044742:	687b      	ldr	r3, [r7, #4]
 8044744:	681b      	ldr	r3, [r3, #0]
 8044746:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 804474a:	615a      	str	r2, [r3, #20]
 804474c:	e000      	b.n	8044750 <HAL_HCD_IRQHandler+0x210>
      return;
 804474e:	bf00      	nop
    }
  }
}
 8044750:	3718      	adds	r7, #24
 8044752:	46bd      	mov	sp, r7
 8044754:	bd80      	pop	{r7, pc}

08044756 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8044756:	b580      	push	{r7, lr}
 8044758:	b082      	sub	sp, #8
 804475a:	af00      	add	r7, sp, #0
 804475c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 804475e:	687b      	ldr	r3, [r7, #4]
 8044760:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8044764:	2b01      	cmp	r3, #1
 8044766:	d101      	bne.n	804476c <HAL_HCD_Start+0x16>
 8044768:	2302      	movs	r3, #2
 804476a:	e013      	b.n	8044794 <HAL_HCD_Start+0x3e>
 804476c:	687b      	ldr	r3, [r7, #4]
 804476e:	2201      	movs	r2, #1
 8044770:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8044774:	687b      	ldr	r3, [r7, #4]
 8044776:	681b      	ldr	r3, [r3, #0]
 8044778:	2101      	movs	r1, #1
 804477a:	4618      	mov	r0, r3
 804477c:	f004 ffec 	bl	8049758 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8044780:	687b      	ldr	r3, [r7, #4]
 8044782:	681b      	ldr	r3, [r3, #0]
 8044784:	4618      	mov	r0, r3
 8044786:	f004 fd04 	bl	8049192 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 804478a:	687b      	ldr	r3, [r7, #4]
 804478c:	2200      	movs	r2, #0
 804478e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8044792:	2300      	movs	r3, #0
}
 8044794:	4618      	mov	r0, r3
 8044796:	3708      	adds	r7, #8
 8044798:	46bd      	mov	sp, r7
 804479a:	bd80      	pop	{r7, pc}

0804479c <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 804479c:	b580      	push	{r7, lr}
 804479e:	b082      	sub	sp, #8
 80447a0:	af00      	add	r7, sp, #0
 80447a2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80447a4:	687b      	ldr	r3, [r7, #4]
 80447a6:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80447aa:	2b01      	cmp	r3, #1
 80447ac:	d101      	bne.n	80447b2 <HAL_HCD_Stop+0x16>
 80447ae:	2302      	movs	r3, #2
 80447b0:	e00d      	b.n	80447ce <HAL_HCD_Stop+0x32>
 80447b2:	687b      	ldr	r3, [r7, #4]
 80447b4:	2201      	movs	r2, #1
 80447b6:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 80447ba:	687b      	ldr	r3, [r7, #4]
 80447bc:	681b      	ldr	r3, [r3, #0]
 80447be:	4618      	mov	r0, r3
 80447c0:	f005 fbda 	bl	8049f78 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80447c4:	687b      	ldr	r3, [r7, #4]
 80447c6:	2200      	movs	r2, #0
 80447c8:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 80447cc:	2300      	movs	r3, #0
}
 80447ce:	4618      	mov	r0, r3
 80447d0:	3708      	adds	r7, #8
 80447d2:	46bd      	mov	sp, r7
 80447d4:	bd80      	pop	{r7, pc}

080447d6 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80447d6:	b580      	push	{r7, lr}
 80447d8:	b082      	sub	sp, #8
 80447da:	af00      	add	r7, sp, #0
 80447dc:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80447de:	687b      	ldr	r3, [r7, #4]
 80447e0:	681b      	ldr	r3, [r3, #0]
 80447e2:	4618      	mov	r0, r3
 80447e4:	f004 ff8e 	bl	8049704 <USB_ResetPort>
 80447e8:	4603      	mov	r3, r0
}
 80447ea:	4618      	mov	r0, r3
 80447ec:	3708      	adds	r7, #8
 80447ee:	46bd      	mov	sp, r7
 80447f0:	bd80      	pop	{r7, pc}

080447f2 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80447f2:	b480      	push	{r7}
 80447f4:	b083      	sub	sp, #12
 80447f6:	af00      	add	r7, sp, #0
 80447f8:	6078      	str	r0, [r7, #4]
 80447fa:	460b      	mov	r3, r1
 80447fc:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80447fe:	78fb      	ldrb	r3, [r7, #3]
 8044800:	687a      	ldr	r2, [r7, #4]
 8044802:	212c      	movs	r1, #44	; 0x2c
 8044804:	fb01 f303 	mul.w	r3, r1, r3
 8044808:	4413      	add	r3, r2
 804480a:	3360      	adds	r3, #96	; 0x60
 804480c:	781b      	ldrb	r3, [r3, #0]
}
 804480e:	4618      	mov	r0, r3
 8044810:	370c      	adds	r7, #12
 8044812:	46bd      	mov	sp, r7
 8044814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8044818:	4770      	bx	lr

0804481a <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 804481a:	b480      	push	{r7}
 804481c:	b083      	sub	sp, #12
 804481e:	af00      	add	r7, sp, #0
 8044820:	6078      	str	r0, [r7, #4]
 8044822:	460b      	mov	r3, r1
 8044824:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8044826:	78fb      	ldrb	r3, [r7, #3]
 8044828:	687a      	ldr	r2, [r7, #4]
 804482a:	212c      	movs	r1, #44	; 0x2c
 804482c:	fb01 f303 	mul.w	r3, r1, r3
 8044830:	4413      	add	r3, r2
 8044832:	3350      	adds	r3, #80	; 0x50
 8044834:	681b      	ldr	r3, [r3, #0]
}
 8044836:	4618      	mov	r0, r3
 8044838:	370c      	adds	r7, #12
 804483a:	46bd      	mov	sp, r7
 804483c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8044840:	4770      	bx	lr

08044842 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8044842:	b580      	push	{r7, lr}
 8044844:	b082      	sub	sp, #8
 8044846:	af00      	add	r7, sp, #0
 8044848:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 804484a:	687b      	ldr	r3, [r7, #4]
 804484c:	681b      	ldr	r3, [r3, #0]
 804484e:	4618      	mov	r0, r3
 8044850:	f004 ffd2 	bl	80497f8 <USB_GetCurrentFrame>
 8044854:	4603      	mov	r3, r0
}
 8044856:	4618      	mov	r0, r3
 8044858:	3708      	adds	r7, #8
 804485a:	46bd      	mov	sp, r7
 804485c:	bd80      	pop	{r7, pc}

0804485e <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 804485e:	b580      	push	{r7, lr}
 8044860:	b082      	sub	sp, #8
 8044862:	af00      	add	r7, sp, #0
 8044864:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8044866:	687b      	ldr	r3, [r7, #4]
 8044868:	681b      	ldr	r3, [r3, #0]
 804486a:	4618      	mov	r0, r3
 804486c:	f004 ffad 	bl	80497ca <USB_GetHostSpeed>
 8044870:	4603      	mov	r3, r0
}
 8044872:	4618      	mov	r0, r3
 8044874:	3708      	adds	r7, #8
 8044876:	46bd      	mov	sp, r7
 8044878:	bd80      	pop	{r7, pc}

0804487a <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 804487a:	b580      	push	{r7, lr}
 804487c:	b086      	sub	sp, #24
 804487e:	af00      	add	r7, sp, #0
 8044880:	6078      	str	r0, [r7, #4]
 8044882:	460b      	mov	r3, r1
 8044884:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8044886:	687b      	ldr	r3, [r7, #4]
 8044888:	681b      	ldr	r3, [r3, #0]
 804488a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 804488c:	697b      	ldr	r3, [r7, #20]
 804488e:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8044890:	78fb      	ldrb	r3, [r7, #3]
 8044892:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8044894:	68fb      	ldr	r3, [r7, #12]
 8044896:	015a      	lsls	r2, r3, #5
 8044898:	693b      	ldr	r3, [r7, #16]
 804489a:	4413      	add	r3, r2
 804489c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80448a0:	689b      	ldr	r3, [r3, #8]
 80448a2:	f003 0304 	and.w	r3, r3, #4
 80448a6:	2b04      	cmp	r3, #4
 80448a8:	d11a      	bne.n	80448e0 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80448aa:	68fb      	ldr	r3, [r7, #12]
 80448ac:	015a      	lsls	r2, r3, #5
 80448ae:	693b      	ldr	r3, [r7, #16]
 80448b0:	4413      	add	r3, r2
 80448b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80448b6:	461a      	mov	r2, r3
 80448b8:	2304      	movs	r3, #4
 80448ba:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80448bc:	687a      	ldr	r2, [r7, #4]
 80448be:	68fb      	ldr	r3, [r7, #12]
 80448c0:	212c      	movs	r1, #44	; 0x2c
 80448c2:	fb01 f303 	mul.w	r3, r1, r3
 80448c6:	4413      	add	r3, r2
 80448c8:	3361      	adds	r3, #97	; 0x61
 80448ca:	2206      	movs	r2, #6
 80448cc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80448ce:	687b      	ldr	r3, [r7, #4]
 80448d0:	681b      	ldr	r3, [r3, #0]
 80448d2:	68fa      	ldr	r2, [r7, #12]
 80448d4:	b2d2      	uxtb	r2, r2
 80448d6:	4611      	mov	r1, r2
 80448d8:	4618      	mov	r0, r3
 80448da:	f005 fa14 	bl	8049d06 <USB_HC_Halt>
 80448de:	e0af      	b.n	8044a40 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 80448e0:	68fb      	ldr	r3, [r7, #12]
 80448e2:	015a      	lsls	r2, r3, #5
 80448e4:	693b      	ldr	r3, [r7, #16]
 80448e6:	4413      	add	r3, r2
 80448e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80448ec:	689b      	ldr	r3, [r3, #8]
 80448ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80448f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80448f6:	d11b      	bne.n	8044930 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 80448f8:	68fb      	ldr	r3, [r7, #12]
 80448fa:	015a      	lsls	r2, r3, #5
 80448fc:	693b      	ldr	r3, [r7, #16]
 80448fe:	4413      	add	r3, r2
 8044900:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8044904:	461a      	mov	r2, r3
 8044906:	f44f 7380 	mov.w	r3, #256	; 0x100
 804490a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 804490c:	687a      	ldr	r2, [r7, #4]
 804490e:	68fb      	ldr	r3, [r7, #12]
 8044910:	212c      	movs	r1, #44	; 0x2c
 8044912:	fb01 f303 	mul.w	r3, r1, r3
 8044916:	4413      	add	r3, r2
 8044918:	3361      	adds	r3, #97	; 0x61
 804491a:	2207      	movs	r2, #7
 804491c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 804491e:	687b      	ldr	r3, [r7, #4]
 8044920:	681b      	ldr	r3, [r3, #0]
 8044922:	68fa      	ldr	r2, [r7, #12]
 8044924:	b2d2      	uxtb	r2, r2
 8044926:	4611      	mov	r1, r2
 8044928:	4618      	mov	r0, r3
 804492a:	f005 f9ec 	bl	8049d06 <USB_HC_Halt>
 804492e:	e087      	b.n	8044a40 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8044930:	68fb      	ldr	r3, [r7, #12]
 8044932:	015a      	lsls	r2, r3, #5
 8044934:	693b      	ldr	r3, [r7, #16]
 8044936:	4413      	add	r3, r2
 8044938:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 804493c:	689b      	ldr	r3, [r3, #8]
 804493e:	f003 0320 	and.w	r3, r3, #32
 8044942:	2b20      	cmp	r3, #32
 8044944:	d109      	bne.n	804495a <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8044946:	68fb      	ldr	r3, [r7, #12]
 8044948:	015a      	lsls	r2, r3, #5
 804494a:	693b      	ldr	r3, [r7, #16]
 804494c:	4413      	add	r3, r2
 804494e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8044952:	461a      	mov	r2, r3
 8044954:	2320      	movs	r3, #32
 8044956:	6093      	str	r3, [r2, #8]
 8044958:	e072      	b.n	8044a40 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 804495a:	68fb      	ldr	r3, [r7, #12]
 804495c:	015a      	lsls	r2, r3, #5
 804495e:	693b      	ldr	r3, [r7, #16]
 8044960:	4413      	add	r3, r2
 8044962:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8044966:	689b      	ldr	r3, [r3, #8]
 8044968:	f003 0308 	and.w	r3, r3, #8
 804496c:	2b08      	cmp	r3, #8
 804496e:	d11a      	bne.n	80449a6 <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8044970:	68fb      	ldr	r3, [r7, #12]
 8044972:	015a      	lsls	r2, r3, #5
 8044974:	693b      	ldr	r3, [r7, #16]
 8044976:	4413      	add	r3, r2
 8044978:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 804497c:	461a      	mov	r2, r3
 804497e:	2308      	movs	r3, #8
 8044980:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8044982:	687a      	ldr	r2, [r7, #4]
 8044984:	68fb      	ldr	r3, [r7, #12]
 8044986:	212c      	movs	r1, #44	; 0x2c
 8044988:	fb01 f303 	mul.w	r3, r1, r3
 804498c:	4413      	add	r3, r2
 804498e:	3361      	adds	r3, #97	; 0x61
 8044990:	2205      	movs	r2, #5
 8044992:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8044994:	687b      	ldr	r3, [r7, #4]
 8044996:	681b      	ldr	r3, [r3, #0]
 8044998:	68fa      	ldr	r2, [r7, #12]
 804499a:	b2d2      	uxtb	r2, r2
 804499c:	4611      	mov	r1, r2
 804499e:	4618      	mov	r0, r3
 80449a0:	f005 f9b1 	bl	8049d06 <USB_HC_Halt>
 80449a4:	e04c      	b.n	8044a40 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80449a6:	68fb      	ldr	r3, [r7, #12]
 80449a8:	015a      	lsls	r2, r3, #5
 80449aa:	693b      	ldr	r3, [r7, #16]
 80449ac:	4413      	add	r3, r2
 80449ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80449b2:	689b      	ldr	r3, [r3, #8]
 80449b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80449b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80449bc:	d11b      	bne.n	80449f6 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80449be:	68fb      	ldr	r3, [r7, #12]
 80449c0:	015a      	lsls	r2, r3, #5
 80449c2:	693b      	ldr	r3, [r7, #16]
 80449c4:	4413      	add	r3, r2
 80449c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80449ca:	461a      	mov	r2, r3
 80449cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80449d0:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80449d2:	687a      	ldr	r2, [r7, #4]
 80449d4:	68fb      	ldr	r3, [r7, #12]
 80449d6:	212c      	movs	r1, #44	; 0x2c
 80449d8:	fb01 f303 	mul.w	r3, r1, r3
 80449dc:	4413      	add	r3, r2
 80449de:	3361      	adds	r3, #97	; 0x61
 80449e0:	2208      	movs	r2, #8
 80449e2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80449e4:	687b      	ldr	r3, [r7, #4]
 80449e6:	681b      	ldr	r3, [r3, #0]
 80449e8:	68fa      	ldr	r2, [r7, #12]
 80449ea:	b2d2      	uxtb	r2, r2
 80449ec:	4611      	mov	r1, r2
 80449ee:	4618      	mov	r0, r3
 80449f0:	f005 f989 	bl	8049d06 <USB_HC_Halt>
 80449f4:	e024      	b.n	8044a40 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80449f6:	68fb      	ldr	r3, [r7, #12]
 80449f8:	015a      	lsls	r2, r3, #5
 80449fa:	693b      	ldr	r3, [r7, #16]
 80449fc:	4413      	add	r3, r2
 80449fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8044a02:	689b      	ldr	r3, [r3, #8]
 8044a04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8044a08:	2b80      	cmp	r3, #128	; 0x80
 8044a0a:	d119      	bne.n	8044a40 <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8044a0c:	68fb      	ldr	r3, [r7, #12]
 8044a0e:	015a      	lsls	r2, r3, #5
 8044a10:	693b      	ldr	r3, [r7, #16]
 8044a12:	4413      	add	r3, r2
 8044a14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8044a18:	461a      	mov	r2, r3
 8044a1a:	2380      	movs	r3, #128	; 0x80
 8044a1c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8044a1e:	687a      	ldr	r2, [r7, #4]
 8044a20:	68fb      	ldr	r3, [r7, #12]
 8044a22:	212c      	movs	r1, #44	; 0x2c
 8044a24:	fb01 f303 	mul.w	r3, r1, r3
 8044a28:	4413      	add	r3, r2
 8044a2a:	3361      	adds	r3, #97	; 0x61
 8044a2c:	2206      	movs	r2, #6
 8044a2e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8044a30:	687b      	ldr	r3, [r7, #4]
 8044a32:	681b      	ldr	r3, [r3, #0]
 8044a34:	68fa      	ldr	r2, [r7, #12]
 8044a36:	b2d2      	uxtb	r2, r2
 8044a38:	4611      	mov	r1, r2
 8044a3a:	4618      	mov	r0, r3
 8044a3c:	f005 f963 	bl	8049d06 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8044a40:	68fb      	ldr	r3, [r7, #12]
 8044a42:	015a      	lsls	r2, r3, #5
 8044a44:	693b      	ldr	r3, [r7, #16]
 8044a46:	4413      	add	r3, r2
 8044a48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8044a4c:	689b      	ldr	r3, [r3, #8]
 8044a4e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8044a52:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8044a56:	d112      	bne.n	8044a7e <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8044a58:	687b      	ldr	r3, [r7, #4]
 8044a5a:	681b      	ldr	r3, [r3, #0]
 8044a5c:	68fa      	ldr	r2, [r7, #12]
 8044a5e:	b2d2      	uxtb	r2, r2
 8044a60:	4611      	mov	r1, r2
 8044a62:	4618      	mov	r0, r3
 8044a64:	f005 f94f 	bl	8049d06 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8044a68:	68fb      	ldr	r3, [r7, #12]
 8044a6a:	015a      	lsls	r2, r3, #5
 8044a6c:	693b      	ldr	r3, [r7, #16]
 8044a6e:	4413      	add	r3, r2
 8044a70:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8044a74:	461a      	mov	r2, r3
 8044a76:	f44f 7300 	mov.w	r3, #512	; 0x200
 8044a7a:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8044a7c:	e24e      	b.n	8044f1c <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8044a7e:	68fb      	ldr	r3, [r7, #12]
 8044a80:	015a      	lsls	r2, r3, #5
 8044a82:	693b      	ldr	r3, [r7, #16]
 8044a84:	4413      	add	r3, r2
 8044a86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8044a8a:	689b      	ldr	r3, [r3, #8]
 8044a8c:	f003 0301 	and.w	r3, r3, #1
 8044a90:	2b01      	cmp	r3, #1
 8044a92:	f040 80df 	bne.w	8044c54 <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 8044a96:	687b      	ldr	r3, [r7, #4]
 8044a98:	691b      	ldr	r3, [r3, #16]
 8044a9a:	2b00      	cmp	r3, #0
 8044a9c:	d019      	beq.n	8044ad2 <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8044a9e:	687a      	ldr	r2, [r7, #4]
 8044aa0:	68fb      	ldr	r3, [r7, #12]
 8044aa2:	212c      	movs	r1, #44	; 0x2c
 8044aa4:	fb01 f303 	mul.w	r3, r1, r3
 8044aa8:	4413      	add	r3, r2
 8044aaa:	3348      	adds	r3, #72	; 0x48
 8044aac:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8044aae:	68fb      	ldr	r3, [r7, #12]
 8044ab0:	0159      	lsls	r1, r3, #5
 8044ab2:	693b      	ldr	r3, [r7, #16]
 8044ab4:	440b      	add	r3, r1
 8044ab6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8044aba:	691b      	ldr	r3, [r3, #16]
 8044abc:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8044ac0:	1ad2      	subs	r2, r2, r3
 8044ac2:	6879      	ldr	r1, [r7, #4]
 8044ac4:	68fb      	ldr	r3, [r7, #12]
 8044ac6:	202c      	movs	r0, #44	; 0x2c
 8044ac8:	fb00 f303 	mul.w	r3, r0, r3
 8044acc:	440b      	add	r3, r1
 8044ace:	3350      	adds	r3, #80	; 0x50
 8044ad0:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8044ad2:	687a      	ldr	r2, [r7, #4]
 8044ad4:	68fb      	ldr	r3, [r7, #12]
 8044ad6:	212c      	movs	r1, #44	; 0x2c
 8044ad8:	fb01 f303 	mul.w	r3, r1, r3
 8044adc:	4413      	add	r3, r2
 8044ade:	3361      	adds	r3, #97	; 0x61
 8044ae0:	2201      	movs	r2, #1
 8044ae2:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8044ae4:	687a      	ldr	r2, [r7, #4]
 8044ae6:	68fb      	ldr	r3, [r7, #12]
 8044ae8:	212c      	movs	r1, #44	; 0x2c
 8044aea:	fb01 f303 	mul.w	r3, r1, r3
 8044aee:	4413      	add	r3, r2
 8044af0:	335c      	adds	r3, #92	; 0x5c
 8044af2:	2200      	movs	r2, #0
 8044af4:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8044af6:	68fb      	ldr	r3, [r7, #12]
 8044af8:	015a      	lsls	r2, r3, #5
 8044afa:	693b      	ldr	r3, [r7, #16]
 8044afc:	4413      	add	r3, r2
 8044afe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8044b02:	461a      	mov	r2, r3
 8044b04:	2301      	movs	r3, #1
 8044b06:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8044b08:	687a      	ldr	r2, [r7, #4]
 8044b0a:	68fb      	ldr	r3, [r7, #12]
 8044b0c:	212c      	movs	r1, #44	; 0x2c
 8044b0e:	fb01 f303 	mul.w	r3, r1, r3
 8044b12:	4413      	add	r3, r2
 8044b14:	333f      	adds	r3, #63	; 0x3f
 8044b16:	781b      	ldrb	r3, [r3, #0]
 8044b18:	2b00      	cmp	r3, #0
 8044b1a:	d009      	beq.n	8044b30 <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8044b1c:	687a      	ldr	r2, [r7, #4]
 8044b1e:	68fb      	ldr	r3, [r7, #12]
 8044b20:	212c      	movs	r1, #44	; 0x2c
 8044b22:	fb01 f303 	mul.w	r3, r1, r3
 8044b26:	4413      	add	r3, r2
 8044b28:	333f      	adds	r3, #63	; 0x3f
 8044b2a:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8044b2c:	2b02      	cmp	r3, #2
 8044b2e:	d111      	bne.n	8044b54 <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8044b30:	687b      	ldr	r3, [r7, #4]
 8044b32:	681b      	ldr	r3, [r3, #0]
 8044b34:	68fa      	ldr	r2, [r7, #12]
 8044b36:	b2d2      	uxtb	r2, r2
 8044b38:	4611      	mov	r1, r2
 8044b3a:	4618      	mov	r0, r3
 8044b3c:	f005 f8e3 	bl	8049d06 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8044b40:	68fb      	ldr	r3, [r7, #12]
 8044b42:	015a      	lsls	r2, r3, #5
 8044b44:	693b      	ldr	r3, [r7, #16]
 8044b46:	4413      	add	r3, r2
 8044b48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8044b4c:	461a      	mov	r2, r3
 8044b4e:	2310      	movs	r3, #16
 8044b50:	6093      	str	r3, [r2, #8]
 8044b52:	e03a      	b.n	8044bca <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8044b54:	687a      	ldr	r2, [r7, #4]
 8044b56:	68fb      	ldr	r3, [r7, #12]
 8044b58:	212c      	movs	r1, #44	; 0x2c
 8044b5a:	fb01 f303 	mul.w	r3, r1, r3
 8044b5e:	4413      	add	r3, r2
 8044b60:	333f      	adds	r3, #63	; 0x3f
 8044b62:	781b      	ldrb	r3, [r3, #0]
 8044b64:	2b03      	cmp	r3, #3
 8044b66:	d009      	beq.n	8044b7c <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 8044b68:	687a      	ldr	r2, [r7, #4]
 8044b6a:	68fb      	ldr	r3, [r7, #12]
 8044b6c:	212c      	movs	r1, #44	; 0x2c
 8044b6e:	fb01 f303 	mul.w	r3, r1, r3
 8044b72:	4413      	add	r3, r2
 8044b74:	333f      	adds	r3, #63	; 0x3f
 8044b76:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8044b78:	2b01      	cmp	r3, #1
 8044b7a:	d126      	bne.n	8044bca <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8044b7c:	68fb      	ldr	r3, [r7, #12]
 8044b7e:	015a      	lsls	r2, r3, #5
 8044b80:	693b      	ldr	r3, [r7, #16]
 8044b82:	4413      	add	r3, r2
 8044b84:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8044b88:	681b      	ldr	r3, [r3, #0]
 8044b8a:	68fa      	ldr	r2, [r7, #12]
 8044b8c:	0151      	lsls	r1, r2, #5
 8044b8e:	693a      	ldr	r2, [r7, #16]
 8044b90:	440a      	add	r2, r1
 8044b92:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8044b96:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8044b9a:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8044b9c:	687a      	ldr	r2, [r7, #4]
 8044b9e:	68fb      	ldr	r3, [r7, #12]
 8044ba0:	212c      	movs	r1, #44	; 0x2c
 8044ba2:	fb01 f303 	mul.w	r3, r1, r3
 8044ba6:	4413      	add	r3, r2
 8044ba8:	3360      	adds	r3, #96	; 0x60
 8044baa:	2201      	movs	r2, #1
 8044bac:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8044bae:	68fb      	ldr	r3, [r7, #12]
 8044bb0:	b2d9      	uxtb	r1, r3
 8044bb2:	687a      	ldr	r2, [r7, #4]
 8044bb4:	68fb      	ldr	r3, [r7, #12]
 8044bb6:	202c      	movs	r0, #44	; 0x2c
 8044bb8:	fb00 f303 	mul.w	r3, r0, r3
 8044bbc:	4413      	add	r3, r2
 8044bbe:	3360      	adds	r3, #96	; 0x60
 8044bc0:	781b      	ldrb	r3, [r3, #0]
 8044bc2:	461a      	mov	r2, r3
 8044bc4:	6878      	ldr	r0, [r7, #4]
 8044bc6:	f007 fb3d 	bl	804c244 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8044bca:	687b      	ldr	r3, [r7, #4]
 8044bcc:	691b      	ldr	r3, [r3, #16]
 8044bce:	2b01      	cmp	r3, #1
 8044bd0:	d12b      	bne.n	8044c2a <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8044bd2:	687a      	ldr	r2, [r7, #4]
 8044bd4:	68fb      	ldr	r3, [r7, #12]
 8044bd6:	212c      	movs	r1, #44	; 0x2c
 8044bd8:	fb01 f303 	mul.w	r3, r1, r3
 8044bdc:	4413      	add	r3, r2
 8044bde:	3348      	adds	r3, #72	; 0x48
 8044be0:	681b      	ldr	r3, [r3, #0]
 8044be2:	6879      	ldr	r1, [r7, #4]
 8044be4:	68fa      	ldr	r2, [r7, #12]
 8044be6:	202c      	movs	r0, #44	; 0x2c
 8044be8:	fb00 f202 	mul.w	r2, r0, r2
 8044bec:	440a      	add	r2, r1
 8044bee:	3240      	adds	r2, #64	; 0x40
 8044bf0:	8812      	ldrh	r2, [r2, #0]
 8044bf2:	fbb3 f3f2 	udiv	r3, r3, r2
 8044bf6:	f003 0301 	and.w	r3, r3, #1
 8044bfa:	2b00      	cmp	r3, #0
 8044bfc:	f000 818e 	beq.w	8044f1c <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8044c00:	687a      	ldr	r2, [r7, #4]
 8044c02:	68fb      	ldr	r3, [r7, #12]
 8044c04:	212c      	movs	r1, #44	; 0x2c
 8044c06:	fb01 f303 	mul.w	r3, r1, r3
 8044c0a:	4413      	add	r3, r2
 8044c0c:	3354      	adds	r3, #84	; 0x54
 8044c0e:	781b      	ldrb	r3, [r3, #0]
 8044c10:	f083 0301 	eor.w	r3, r3, #1
 8044c14:	b2d8      	uxtb	r0, r3
 8044c16:	687a      	ldr	r2, [r7, #4]
 8044c18:	68fb      	ldr	r3, [r7, #12]
 8044c1a:	212c      	movs	r1, #44	; 0x2c
 8044c1c:	fb01 f303 	mul.w	r3, r1, r3
 8044c20:	4413      	add	r3, r2
 8044c22:	3354      	adds	r3, #84	; 0x54
 8044c24:	4602      	mov	r2, r0
 8044c26:	701a      	strb	r2, [r3, #0]
}
 8044c28:	e178      	b.n	8044f1c <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8044c2a:	687a      	ldr	r2, [r7, #4]
 8044c2c:	68fb      	ldr	r3, [r7, #12]
 8044c2e:	212c      	movs	r1, #44	; 0x2c
 8044c30:	fb01 f303 	mul.w	r3, r1, r3
 8044c34:	4413      	add	r3, r2
 8044c36:	3354      	adds	r3, #84	; 0x54
 8044c38:	781b      	ldrb	r3, [r3, #0]
 8044c3a:	f083 0301 	eor.w	r3, r3, #1
 8044c3e:	b2d8      	uxtb	r0, r3
 8044c40:	687a      	ldr	r2, [r7, #4]
 8044c42:	68fb      	ldr	r3, [r7, #12]
 8044c44:	212c      	movs	r1, #44	; 0x2c
 8044c46:	fb01 f303 	mul.w	r3, r1, r3
 8044c4a:	4413      	add	r3, r2
 8044c4c:	3354      	adds	r3, #84	; 0x54
 8044c4e:	4602      	mov	r2, r0
 8044c50:	701a      	strb	r2, [r3, #0]
}
 8044c52:	e163      	b.n	8044f1c <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8044c54:	68fb      	ldr	r3, [r7, #12]
 8044c56:	015a      	lsls	r2, r3, #5
 8044c58:	693b      	ldr	r3, [r7, #16]
 8044c5a:	4413      	add	r3, r2
 8044c5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8044c60:	689b      	ldr	r3, [r3, #8]
 8044c62:	f003 0302 	and.w	r3, r3, #2
 8044c66:	2b02      	cmp	r3, #2
 8044c68:	f040 80f6 	bne.w	8044e58 <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8044c6c:	687a      	ldr	r2, [r7, #4]
 8044c6e:	68fb      	ldr	r3, [r7, #12]
 8044c70:	212c      	movs	r1, #44	; 0x2c
 8044c72:	fb01 f303 	mul.w	r3, r1, r3
 8044c76:	4413      	add	r3, r2
 8044c78:	3361      	adds	r3, #97	; 0x61
 8044c7a:	781b      	ldrb	r3, [r3, #0]
 8044c7c:	2b01      	cmp	r3, #1
 8044c7e:	d109      	bne.n	8044c94 <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8044c80:	687a      	ldr	r2, [r7, #4]
 8044c82:	68fb      	ldr	r3, [r7, #12]
 8044c84:	212c      	movs	r1, #44	; 0x2c
 8044c86:	fb01 f303 	mul.w	r3, r1, r3
 8044c8a:	4413      	add	r3, r2
 8044c8c:	3360      	adds	r3, #96	; 0x60
 8044c8e:	2201      	movs	r2, #1
 8044c90:	701a      	strb	r2, [r3, #0]
 8044c92:	e0c9      	b.n	8044e28 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8044c94:	687a      	ldr	r2, [r7, #4]
 8044c96:	68fb      	ldr	r3, [r7, #12]
 8044c98:	212c      	movs	r1, #44	; 0x2c
 8044c9a:	fb01 f303 	mul.w	r3, r1, r3
 8044c9e:	4413      	add	r3, r2
 8044ca0:	3361      	adds	r3, #97	; 0x61
 8044ca2:	781b      	ldrb	r3, [r3, #0]
 8044ca4:	2b05      	cmp	r3, #5
 8044ca6:	d109      	bne.n	8044cbc <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8044ca8:	687a      	ldr	r2, [r7, #4]
 8044caa:	68fb      	ldr	r3, [r7, #12]
 8044cac:	212c      	movs	r1, #44	; 0x2c
 8044cae:	fb01 f303 	mul.w	r3, r1, r3
 8044cb2:	4413      	add	r3, r2
 8044cb4:	3360      	adds	r3, #96	; 0x60
 8044cb6:	2205      	movs	r2, #5
 8044cb8:	701a      	strb	r2, [r3, #0]
 8044cba:	e0b5      	b.n	8044e28 <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8044cbc:	687a      	ldr	r2, [r7, #4]
 8044cbe:	68fb      	ldr	r3, [r7, #12]
 8044cc0:	212c      	movs	r1, #44	; 0x2c
 8044cc2:	fb01 f303 	mul.w	r3, r1, r3
 8044cc6:	4413      	add	r3, r2
 8044cc8:	3361      	adds	r3, #97	; 0x61
 8044cca:	781b      	ldrb	r3, [r3, #0]
 8044ccc:	2b06      	cmp	r3, #6
 8044cce:	d009      	beq.n	8044ce4 <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8044cd0:	687a      	ldr	r2, [r7, #4]
 8044cd2:	68fb      	ldr	r3, [r7, #12]
 8044cd4:	212c      	movs	r1, #44	; 0x2c
 8044cd6:	fb01 f303 	mul.w	r3, r1, r3
 8044cda:	4413      	add	r3, r2
 8044cdc:	3361      	adds	r3, #97	; 0x61
 8044cde:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8044ce0:	2b08      	cmp	r3, #8
 8044ce2:	d150      	bne.n	8044d86 <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 8044ce4:	687a      	ldr	r2, [r7, #4]
 8044ce6:	68fb      	ldr	r3, [r7, #12]
 8044ce8:	212c      	movs	r1, #44	; 0x2c
 8044cea:	fb01 f303 	mul.w	r3, r1, r3
 8044cee:	4413      	add	r3, r2
 8044cf0:	335c      	adds	r3, #92	; 0x5c
 8044cf2:	681b      	ldr	r3, [r3, #0]
 8044cf4:	1c5a      	adds	r2, r3, #1
 8044cf6:	6879      	ldr	r1, [r7, #4]
 8044cf8:	68fb      	ldr	r3, [r7, #12]
 8044cfa:	202c      	movs	r0, #44	; 0x2c
 8044cfc:	fb00 f303 	mul.w	r3, r0, r3
 8044d00:	440b      	add	r3, r1
 8044d02:	335c      	adds	r3, #92	; 0x5c
 8044d04:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8044d06:	687a      	ldr	r2, [r7, #4]
 8044d08:	68fb      	ldr	r3, [r7, #12]
 8044d0a:	212c      	movs	r1, #44	; 0x2c
 8044d0c:	fb01 f303 	mul.w	r3, r1, r3
 8044d10:	4413      	add	r3, r2
 8044d12:	335c      	adds	r3, #92	; 0x5c
 8044d14:	681b      	ldr	r3, [r3, #0]
 8044d16:	2b02      	cmp	r3, #2
 8044d18:	d912      	bls.n	8044d40 <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8044d1a:	687a      	ldr	r2, [r7, #4]
 8044d1c:	68fb      	ldr	r3, [r7, #12]
 8044d1e:	212c      	movs	r1, #44	; 0x2c
 8044d20:	fb01 f303 	mul.w	r3, r1, r3
 8044d24:	4413      	add	r3, r2
 8044d26:	335c      	adds	r3, #92	; 0x5c
 8044d28:	2200      	movs	r2, #0
 8044d2a:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8044d2c:	687a      	ldr	r2, [r7, #4]
 8044d2e:	68fb      	ldr	r3, [r7, #12]
 8044d30:	212c      	movs	r1, #44	; 0x2c
 8044d32:	fb01 f303 	mul.w	r3, r1, r3
 8044d36:	4413      	add	r3, r2
 8044d38:	3360      	adds	r3, #96	; 0x60
 8044d3a:	2204      	movs	r2, #4
 8044d3c:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8044d3e:	e073      	b.n	8044e28 <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8044d40:	687a      	ldr	r2, [r7, #4]
 8044d42:	68fb      	ldr	r3, [r7, #12]
 8044d44:	212c      	movs	r1, #44	; 0x2c
 8044d46:	fb01 f303 	mul.w	r3, r1, r3
 8044d4a:	4413      	add	r3, r2
 8044d4c:	3360      	adds	r3, #96	; 0x60
 8044d4e:	2202      	movs	r2, #2
 8044d50:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8044d52:	68fb      	ldr	r3, [r7, #12]
 8044d54:	015a      	lsls	r2, r3, #5
 8044d56:	693b      	ldr	r3, [r7, #16]
 8044d58:	4413      	add	r3, r2
 8044d5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8044d5e:	681b      	ldr	r3, [r3, #0]
 8044d60:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8044d62:	68bb      	ldr	r3, [r7, #8]
 8044d64:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8044d68:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8044d6a:	68bb      	ldr	r3, [r7, #8]
 8044d6c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8044d70:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8044d72:	68fb      	ldr	r3, [r7, #12]
 8044d74:	015a      	lsls	r2, r3, #5
 8044d76:	693b      	ldr	r3, [r7, #16]
 8044d78:	4413      	add	r3, r2
 8044d7a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8044d7e:	461a      	mov	r2, r3
 8044d80:	68bb      	ldr	r3, [r7, #8]
 8044d82:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8044d84:	e050      	b.n	8044e28 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8044d86:	687a      	ldr	r2, [r7, #4]
 8044d88:	68fb      	ldr	r3, [r7, #12]
 8044d8a:	212c      	movs	r1, #44	; 0x2c
 8044d8c:	fb01 f303 	mul.w	r3, r1, r3
 8044d90:	4413      	add	r3, r2
 8044d92:	3361      	adds	r3, #97	; 0x61
 8044d94:	781b      	ldrb	r3, [r3, #0]
 8044d96:	2b03      	cmp	r3, #3
 8044d98:	d122      	bne.n	8044de0 <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8044d9a:	687a      	ldr	r2, [r7, #4]
 8044d9c:	68fb      	ldr	r3, [r7, #12]
 8044d9e:	212c      	movs	r1, #44	; 0x2c
 8044da0:	fb01 f303 	mul.w	r3, r1, r3
 8044da4:	4413      	add	r3, r2
 8044da6:	3360      	adds	r3, #96	; 0x60
 8044da8:	2202      	movs	r2, #2
 8044daa:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8044dac:	68fb      	ldr	r3, [r7, #12]
 8044dae:	015a      	lsls	r2, r3, #5
 8044db0:	693b      	ldr	r3, [r7, #16]
 8044db2:	4413      	add	r3, r2
 8044db4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8044db8:	681b      	ldr	r3, [r3, #0]
 8044dba:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8044dbc:	68bb      	ldr	r3, [r7, #8]
 8044dbe:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8044dc2:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8044dc4:	68bb      	ldr	r3, [r7, #8]
 8044dc6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8044dca:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8044dcc:	68fb      	ldr	r3, [r7, #12]
 8044dce:	015a      	lsls	r2, r3, #5
 8044dd0:	693b      	ldr	r3, [r7, #16]
 8044dd2:	4413      	add	r3, r2
 8044dd4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8044dd8:	461a      	mov	r2, r3
 8044dda:	68bb      	ldr	r3, [r7, #8]
 8044ddc:	6013      	str	r3, [r2, #0]
 8044dde:	e023      	b.n	8044e28 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8044de0:	687a      	ldr	r2, [r7, #4]
 8044de2:	68fb      	ldr	r3, [r7, #12]
 8044de4:	212c      	movs	r1, #44	; 0x2c
 8044de6:	fb01 f303 	mul.w	r3, r1, r3
 8044dea:	4413      	add	r3, r2
 8044dec:	3361      	adds	r3, #97	; 0x61
 8044dee:	781b      	ldrb	r3, [r3, #0]
 8044df0:	2b07      	cmp	r3, #7
 8044df2:	d119      	bne.n	8044e28 <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 8044df4:	687a      	ldr	r2, [r7, #4]
 8044df6:	68fb      	ldr	r3, [r7, #12]
 8044df8:	212c      	movs	r1, #44	; 0x2c
 8044dfa:	fb01 f303 	mul.w	r3, r1, r3
 8044dfe:	4413      	add	r3, r2
 8044e00:	335c      	adds	r3, #92	; 0x5c
 8044e02:	681b      	ldr	r3, [r3, #0]
 8044e04:	1c5a      	adds	r2, r3, #1
 8044e06:	6879      	ldr	r1, [r7, #4]
 8044e08:	68fb      	ldr	r3, [r7, #12]
 8044e0a:	202c      	movs	r0, #44	; 0x2c
 8044e0c:	fb00 f303 	mul.w	r3, r0, r3
 8044e10:	440b      	add	r3, r1
 8044e12:	335c      	adds	r3, #92	; 0x5c
 8044e14:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8044e16:	687a      	ldr	r2, [r7, #4]
 8044e18:	68fb      	ldr	r3, [r7, #12]
 8044e1a:	212c      	movs	r1, #44	; 0x2c
 8044e1c:	fb01 f303 	mul.w	r3, r1, r3
 8044e20:	4413      	add	r3, r2
 8044e22:	3360      	adds	r3, #96	; 0x60
 8044e24:	2204      	movs	r2, #4
 8044e26:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8044e28:	68fb      	ldr	r3, [r7, #12]
 8044e2a:	015a      	lsls	r2, r3, #5
 8044e2c:	693b      	ldr	r3, [r7, #16]
 8044e2e:	4413      	add	r3, r2
 8044e30:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8044e34:	461a      	mov	r2, r3
 8044e36:	2302      	movs	r3, #2
 8044e38:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8044e3a:	68fb      	ldr	r3, [r7, #12]
 8044e3c:	b2d9      	uxtb	r1, r3
 8044e3e:	687a      	ldr	r2, [r7, #4]
 8044e40:	68fb      	ldr	r3, [r7, #12]
 8044e42:	202c      	movs	r0, #44	; 0x2c
 8044e44:	fb00 f303 	mul.w	r3, r0, r3
 8044e48:	4413      	add	r3, r2
 8044e4a:	3360      	adds	r3, #96	; 0x60
 8044e4c:	781b      	ldrb	r3, [r3, #0]
 8044e4e:	461a      	mov	r2, r3
 8044e50:	6878      	ldr	r0, [r7, #4]
 8044e52:	f007 f9f7 	bl	804c244 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8044e56:	e061      	b.n	8044f1c <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8044e58:	68fb      	ldr	r3, [r7, #12]
 8044e5a:	015a      	lsls	r2, r3, #5
 8044e5c:	693b      	ldr	r3, [r7, #16]
 8044e5e:	4413      	add	r3, r2
 8044e60:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8044e64:	689b      	ldr	r3, [r3, #8]
 8044e66:	f003 0310 	and.w	r3, r3, #16
 8044e6a:	2b10      	cmp	r3, #16
 8044e6c:	d156      	bne.n	8044f1c <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8044e6e:	687a      	ldr	r2, [r7, #4]
 8044e70:	68fb      	ldr	r3, [r7, #12]
 8044e72:	212c      	movs	r1, #44	; 0x2c
 8044e74:	fb01 f303 	mul.w	r3, r1, r3
 8044e78:	4413      	add	r3, r2
 8044e7a:	333f      	adds	r3, #63	; 0x3f
 8044e7c:	781b      	ldrb	r3, [r3, #0]
 8044e7e:	2b03      	cmp	r3, #3
 8044e80:	d111      	bne.n	8044ea6 <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8044e82:	687a      	ldr	r2, [r7, #4]
 8044e84:	68fb      	ldr	r3, [r7, #12]
 8044e86:	212c      	movs	r1, #44	; 0x2c
 8044e88:	fb01 f303 	mul.w	r3, r1, r3
 8044e8c:	4413      	add	r3, r2
 8044e8e:	335c      	adds	r3, #92	; 0x5c
 8044e90:	2200      	movs	r2, #0
 8044e92:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8044e94:	687b      	ldr	r3, [r7, #4]
 8044e96:	681b      	ldr	r3, [r3, #0]
 8044e98:	68fa      	ldr	r2, [r7, #12]
 8044e9a:	b2d2      	uxtb	r2, r2
 8044e9c:	4611      	mov	r1, r2
 8044e9e:	4618      	mov	r0, r3
 8044ea0:	f004 ff31 	bl	8049d06 <USB_HC_Halt>
 8044ea4:	e031      	b.n	8044f0a <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8044ea6:	687a      	ldr	r2, [r7, #4]
 8044ea8:	68fb      	ldr	r3, [r7, #12]
 8044eaa:	212c      	movs	r1, #44	; 0x2c
 8044eac:	fb01 f303 	mul.w	r3, r1, r3
 8044eb0:	4413      	add	r3, r2
 8044eb2:	333f      	adds	r3, #63	; 0x3f
 8044eb4:	781b      	ldrb	r3, [r3, #0]
 8044eb6:	2b00      	cmp	r3, #0
 8044eb8:	d009      	beq.n	8044ece <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8044eba:	687a      	ldr	r2, [r7, #4]
 8044ebc:	68fb      	ldr	r3, [r7, #12]
 8044ebe:	212c      	movs	r1, #44	; 0x2c
 8044ec0:	fb01 f303 	mul.w	r3, r1, r3
 8044ec4:	4413      	add	r3, r2
 8044ec6:	333f      	adds	r3, #63	; 0x3f
 8044ec8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8044eca:	2b02      	cmp	r3, #2
 8044ecc:	d11d      	bne.n	8044f0a <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8044ece:	687a      	ldr	r2, [r7, #4]
 8044ed0:	68fb      	ldr	r3, [r7, #12]
 8044ed2:	212c      	movs	r1, #44	; 0x2c
 8044ed4:	fb01 f303 	mul.w	r3, r1, r3
 8044ed8:	4413      	add	r3, r2
 8044eda:	335c      	adds	r3, #92	; 0x5c
 8044edc:	2200      	movs	r2, #0
 8044ede:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8044ee0:	687b      	ldr	r3, [r7, #4]
 8044ee2:	691b      	ldr	r3, [r3, #16]
 8044ee4:	2b00      	cmp	r3, #0
 8044ee6:	d110      	bne.n	8044f0a <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 8044ee8:	687a      	ldr	r2, [r7, #4]
 8044eea:	68fb      	ldr	r3, [r7, #12]
 8044eec:	212c      	movs	r1, #44	; 0x2c
 8044eee:	fb01 f303 	mul.w	r3, r1, r3
 8044ef2:	4413      	add	r3, r2
 8044ef4:	3361      	adds	r3, #97	; 0x61
 8044ef6:	2203      	movs	r2, #3
 8044ef8:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8044efa:	687b      	ldr	r3, [r7, #4]
 8044efc:	681b      	ldr	r3, [r3, #0]
 8044efe:	68fa      	ldr	r2, [r7, #12]
 8044f00:	b2d2      	uxtb	r2, r2
 8044f02:	4611      	mov	r1, r2
 8044f04:	4618      	mov	r0, r3
 8044f06:	f004 fefe 	bl	8049d06 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8044f0a:	68fb      	ldr	r3, [r7, #12]
 8044f0c:	015a      	lsls	r2, r3, #5
 8044f0e:	693b      	ldr	r3, [r7, #16]
 8044f10:	4413      	add	r3, r2
 8044f12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8044f16:	461a      	mov	r2, r3
 8044f18:	2310      	movs	r3, #16
 8044f1a:	6093      	str	r3, [r2, #8]
}
 8044f1c:	bf00      	nop
 8044f1e:	3718      	adds	r7, #24
 8044f20:	46bd      	mov	sp, r7
 8044f22:	bd80      	pop	{r7, pc}

08044f24 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8044f24:	b580      	push	{r7, lr}
 8044f26:	b088      	sub	sp, #32
 8044f28:	af00      	add	r7, sp, #0
 8044f2a:	6078      	str	r0, [r7, #4]
 8044f2c:	460b      	mov	r3, r1
 8044f2e:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8044f30:	687b      	ldr	r3, [r7, #4]
 8044f32:	681b      	ldr	r3, [r3, #0]
 8044f34:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8044f36:	69fb      	ldr	r3, [r7, #28]
 8044f38:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8044f3a:	78fb      	ldrb	r3, [r7, #3]
 8044f3c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8044f3e:	697b      	ldr	r3, [r7, #20]
 8044f40:	015a      	lsls	r2, r3, #5
 8044f42:	69bb      	ldr	r3, [r7, #24]
 8044f44:	4413      	add	r3, r2
 8044f46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8044f4a:	689b      	ldr	r3, [r3, #8]
 8044f4c:	f003 0304 	and.w	r3, r3, #4
 8044f50:	2b04      	cmp	r3, #4
 8044f52:	d11a      	bne.n	8044f8a <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8044f54:	697b      	ldr	r3, [r7, #20]
 8044f56:	015a      	lsls	r2, r3, #5
 8044f58:	69bb      	ldr	r3, [r7, #24]
 8044f5a:	4413      	add	r3, r2
 8044f5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8044f60:	461a      	mov	r2, r3
 8044f62:	2304      	movs	r3, #4
 8044f64:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8044f66:	687a      	ldr	r2, [r7, #4]
 8044f68:	697b      	ldr	r3, [r7, #20]
 8044f6a:	212c      	movs	r1, #44	; 0x2c
 8044f6c:	fb01 f303 	mul.w	r3, r1, r3
 8044f70:	4413      	add	r3, r2
 8044f72:	3361      	adds	r3, #97	; 0x61
 8044f74:	2206      	movs	r2, #6
 8044f76:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8044f78:	687b      	ldr	r3, [r7, #4]
 8044f7a:	681b      	ldr	r3, [r3, #0]
 8044f7c:	697a      	ldr	r2, [r7, #20]
 8044f7e:	b2d2      	uxtb	r2, r2
 8044f80:	4611      	mov	r1, r2
 8044f82:	4618      	mov	r0, r3
 8044f84:	f004 febf 	bl	8049d06 <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 8044f88:	e331      	b.n	80455ee <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8044f8a:	697b      	ldr	r3, [r7, #20]
 8044f8c:	015a      	lsls	r2, r3, #5
 8044f8e:	69bb      	ldr	r3, [r7, #24]
 8044f90:	4413      	add	r3, r2
 8044f92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8044f96:	689b      	ldr	r3, [r3, #8]
 8044f98:	f003 0320 	and.w	r3, r3, #32
 8044f9c:	2b20      	cmp	r3, #32
 8044f9e:	d12e      	bne.n	8044ffe <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8044fa0:	697b      	ldr	r3, [r7, #20]
 8044fa2:	015a      	lsls	r2, r3, #5
 8044fa4:	69bb      	ldr	r3, [r7, #24]
 8044fa6:	4413      	add	r3, r2
 8044fa8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8044fac:	461a      	mov	r2, r3
 8044fae:	2320      	movs	r3, #32
 8044fb0:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8044fb2:	687a      	ldr	r2, [r7, #4]
 8044fb4:	697b      	ldr	r3, [r7, #20]
 8044fb6:	212c      	movs	r1, #44	; 0x2c
 8044fb8:	fb01 f303 	mul.w	r3, r1, r3
 8044fbc:	4413      	add	r3, r2
 8044fbe:	333d      	adds	r3, #61	; 0x3d
 8044fc0:	781b      	ldrb	r3, [r3, #0]
 8044fc2:	2b01      	cmp	r3, #1
 8044fc4:	f040 8313 	bne.w	80455ee <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 8044fc8:	687a      	ldr	r2, [r7, #4]
 8044fca:	697b      	ldr	r3, [r7, #20]
 8044fcc:	212c      	movs	r1, #44	; 0x2c
 8044fce:	fb01 f303 	mul.w	r3, r1, r3
 8044fd2:	4413      	add	r3, r2
 8044fd4:	333d      	adds	r3, #61	; 0x3d
 8044fd6:	2200      	movs	r2, #0
 8044fd8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8044fda:	687a      	ldr	r2, [r7, #4]
 8044fdc:	697b      	ldr	r3, [r7, #20]
 8044fde:	212c      	movs	r1, #44	; 0x2c
 8044fe0:	fb01 f303 	mul.w	r3, r1, r3
 8044fe4:	4413      	add	r3, r2
 8044fe6:	3360      	adds	r3, #96	; 0x60
 8044fe8:	2202      	movs	r2, #2
 8044fea:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8044fec:	687b      	ldr	r3, [r7, #4]
 8044fee:	681b      	ldr	r3, [r3, #0]
 8044ff0:	697a      	ldr	r2, [r7, #20]
 8044ff2:	b2d2      	uxtb	r2, r2
 8044ff4:	4611      	mov	r1, r2
 8044ff6:	4618      	mov	r0, r3
 8044ff8:	f004 fe85 	bl	8049d06 <USB_HC_Halt>
}
 8044ffc:	e2f7      	b.n	80455ee <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8044ffe:	697b      	ldr	r3, [r7, #20]
 8045000:	015a      	lsls	r2, r3, #5
 8045002:	69bb      	ldr	r3, [r7, #24]
 8045004:	4413      	add	r3, r2
 8045006:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 804500a:	689b      	ldr	r3, [r3, #8]
 804500c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8045010:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8045014:	d112      	bne.n	804503c <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8045016:	697b      	ldr	r3, [r7, #20]
 8045018:	015a      	lsls	r2, r3, #5
 804501a:	69bb      	ldr	r3, [r7, #24]
 804501c:	4413      	add	r3, r2
 804501e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8045022:	461a      	mov	r2, r3
 8045024:	f44f 7300 	mov.w	r3, #512	; 0x200
 8045028:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 804502a:	687b      	ldr	r3, [r7, #4]
 804502c:	681b      	ldr	r3, [r3, #0]
 804502e:	697a      	ldr	r2, [r7, #20]
 8045030:	b2d2      	uxtb	r2, r2
 8045032:	4611      	mov	r1, r2
 8045034:	4618      	mov	r0, r3
 8045036:	f004 fe66 	bl	8049d06 <USB_HC_Halt>
}
 804503a:	e2d8      	b.n	80455ee <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 804503c:	697b      	ldr	r3, [r7, #20]
 804503e:	015a      	lsls	r2, r3, #5
 8045040:	69bb      	ldr	r3, [r7, #24]
 8045042:	4413      	add	r3, r2
 8045044:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8045048:	689b      	ldr	r3, [r3, #8]
 804504a:	f003 0301 	and.w	r3, r3, #1
 804504e:	2b01      	cmp	r3, #1
 8045050:	d140      	bne.n	80450d4 <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8045052:	687a      	ldr	r2, [r7, #4]
 8045054:	697b      	ldr	r3, [r7, #20]
 8045056:	212c      	movs	r1, #44	; 0x2c
 8045058:	fb01 f303 	mul.w	r3, r1, r3
 804505c:	4413      	add	r3, r2
 804505e:	335c      	adds	r3, #92	; 0x5c
 8045060:	2200      	movs	r2, #0
 8045062:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8045064:	697b      	ldr	r3, [r7, #20]
 8045066:	015a      	lsls	r2, r3, #5
 8045068:	69bb      	ldr	r3, [r7, #24]
 804506a:	4413      	add	r3, r2
 804506c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8045070:	689b      	ldr	r3, [r3, #8]
 8045072:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8045076:	2b40      	cmp	r3, #64	; 0x40
 8045078:	d111      	bne.n	804509e <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 804507a:	687a      	ldr	r2, [r7, #4]
 804507c:	697b      	ldr	r3, [r7, #20]
 804507e:	212c      	movs	r1, #44	; 0x2c
 8045080:	fb01 f303 	mul.w	r3, r1, r3
 8045084:	4413      	add	r3, r2
 8045086:	333d      	adds	r3, #61	; 0x3d
 8045088:	2201      	movs	r2, #1
 804508a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 804508c:	697b      	ldr	r3, [r7, #20]
 804508e:	015a      	lsls	r2, r3, #5
 8045090:	69bb      	ldr	r3, [r7, #24]
 8045092:	4413      	add	r3, r2
 8045094:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8045098:	461a      	mov	r2, r3
 804509a:	2340      	movs	r3, #64	; 0x40
 804509c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 804509e:	697b      	ldr	r3, [r7, #20]
 80450a0:	015a      	lsls	r2, r3, #5
 80450a2:	69bb      	ldr	r3, [r7, #24]
 80450a4:	4413      	add	r3, r2
 80450a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80450aa:	461a      	mov	r2, r3
 80450ac:	2301      	movs	r3, #1
 80450ae:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 80450b0:	687a      	ldr	r2, [r7, #4]
 80450b2:	697b      	ldr	r3, [r7, #20]
 80450b4:	212c      	movs	r1, #44	; 0x2c
 80450b6:	fb01 f303 	mul.w	r3, r1, r3
 80450ba:	4413      	add	r3, r2
 80450bc:	3361      	adds	r3, #97	; 0x61
 80450be:	2201      	movs	r2, #1
 80450c0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80450c2:	687b      	ldr	r3, [r7, #4]
 80450c4:	681b      	ldr	r3, [r3, #0]
 80450c6:	697a      	ldr	r2, [r7, #20]
 80450c8:	b2d2      	uxtb	r2, r2
 80450ca:	4611      	mov	r1, r2
 80450cc:	4618      	mov	r0, r3
 80450ce:	f004 fe1a 	bl	8049d06 <USB_HC_Halt>
}
 80450d2:	e28c      	b.n	80455ee <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80450d4:	697b      	ldr	r3, [r7, #20]
 80450d6:	015a      	lsls	r2, r3, #5
 80450d8:	69bb      	ldr	r3, [r7, #24]
 80450da:	4413      	add	r3, r2
 80450dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80450e0:	689b      	ldr	r3, [r3, #8]
 80450e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80450e6:	2b40      	cmp	r3, #64	; 0x40
 80450e8:	d12c      	bne.n	8045144 <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 80450ea:	687a      	ldr	r2, [r7, #4]
 80450ec:	697b      	ldr	r3, [r7, #20]
 80450ee:	212c      	movs	r1, #44	; 0x2c
 80450f0:	fb01 f303 	mul.w	r3, r1, r3
 80450f4:	4413      	add	r3, r2
 80450f6:	3361      	adds	r3, #97	; 0x61
 80450f8:	2204      	movs	r2, #4
 80450fa:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 80450fc:	687a      	ldr	r2, [r7, #4]
 80450fe:	697b      	ldr	r3, [r7, #20]
 8045100:	212c      	movs	r1, #44	; 0x2c
 8045102:	fb01 f303 	mul.w	r3, r1, r3
 8045106:	4413      	add	r3, r2
 8045108:	333d      	adds	r3, #61	; 0x3d
 804510a:	2201      	movs	r2, #1
 804510c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 804510e:	687a      	ldr	r2, [r7, #4]
 8045110:	697b      	ldr	r3, [r7, #20]
 8045112:	212c      	movs	r1, #44	; 0x2c
 8045114:	fb01 f303 	mul.w	r3, r1, r3
 8045118:	4413      	add	r3, r2
 804511a:	335c      	adds	r3, #92	; 0x5c
 804511c:	2200      	movs	r2, #0
 804511e:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8045120:	687b      	ldr	r3, [r7, #4]
 8045122:	681b      	ldr	r3, [r3, #0]
 8045124:	697a      	ldr	r2, [r7, #20]
 8045126:	b2d2      	uxtb	r2, r2
 8045128:	4611      	mov	r1, r2
 804512a:	4618      	mov	r0, r3
 804512c:	f004 fdeb 	bl	8049d06 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8045130:	697b      	ldr	r3, [r7, #20]
 8045132:	015a      	lsls	r2, r3, #5
 8045134:	69bb      	ldr	r3, [r7, #24]
 8045136:	4413      	add	r3, r2
 8045138:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 804513c:	461a      	mov	r2, r3
 804513e:	2340      	movs	r3, #64	; 0x40
 8045140:	6093      	str	r3, [r2, #8]
}
 8045142:	e254      	b.n	80455ee <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8045144:	697b      	ldr	r3, [r7, #20]
 8045146:	015a      	lsls	r2, r3, #5
 8045148:	69bb      	ldr	r3, [r7, #24]
 804514a:	4413      	add	r3, r2
 804514c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8045150:	689b      	ldr	r3, [r3, #8]
 8045152:	f003 0308 	and.w	r3, r3, #8
 8045156:	2b08      	cmp	r3, #8
 8045158:	d11a      	bne.n	8045190 <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 804515a:	697b      	ldr	r3, [r7, #20]
 804515c:	015a      	lsls	r2, r3, #5
 804515e:	69bb      	ldr	r3, [r7, #24]
 8045160:	4413      	add	r3, r2
 8045162:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8045166:	461a      	mov	r2, r3
 8045168:	2308      	movs	r3, #8
 804516a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 804516c:	687a      	ldr	r2, [r7, #4]
 804516e:	697b      	ldr	r3, [r7, #20]
 8045170:	212c      	movs	r1, #44	; 0x2c
 8045172:	fb01 f303 	mul.w	r3, r1, r3
 8045176:	4413      	add	r3, r2
 8045178:	3361      	adds	r3, #97	; 0x61
 804517a:	2205      	movs	r2, #5
 804517c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 804517e:	687b      	ldr	r3, [r7, #4]
 8045180:	681b      	ldr	r3, [r3, #0]
 8045182:	697a      	ldr	r2, [r7, #20]
 8045184:	b2d2      	uxtb	r2, r2
 8045186:	4611      	mov	r1, r2
 8045188:	4618      	mov	r0, r3
 804518a:	f004 fdbc 	bl	8049d06 <USB_HC_Halt>
}
 804518e:	e22e      	b.n	80455ee <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8045190:	697b      	ldr	r3, [r7, #20]
 8045192:	015a      	lsls	r2, r3, #5
 8045194:	69bb      	ldr	r3, [r7, #24]
 8045196:	4413      	add	r3, r2
 8045198:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 804519c:	689b      	ldr	r3, [r3, #8]
 804519e:	f003 0310 	and.w	r3, r3, #16
 80451a2:	2b10      	cmp	r3, #16
 80451a4:	d140      	bne.n	8045228 <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80451a6:	687a      	ldr	r2, [r7, #4]
 80451a8:	697b      	ldr	r3, [r7, #20]
 80451aa:	212c      	movs	r1, #44	; 0x2c
 80451ac:	fb01 f303 	mul.w	r3, r1, r3
 80451b0:	4413      	add	r3, r2
 80451b2:	335c      	adds	r3, #92	; 0x5c
 80451b4:	2200      	movs	r2, #0
 80451b6:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 80451b8:	687a      	ldr	r2, [r7, #4]
 80451ba:	697b      	ldr	r3, [r7, #20]
 80451bc:	212c      	movs	r1, #44	; 0x2c
 80451be:	fb01 f303 	mul.w	r3, r1, r3
 80451c2:	4413      	add	r3, r2
 80451c4:	3361      	adds	r3, #97	; 0x61
 80451c6:	2203      	movs	r2, #3
 80451c8:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 80451ca:	687a      	ldr	r2, [r7, #4]
 80451cc:	697b      	ldr	r3, [r7, #20]
 80451ce:	212c      	movs	r1, #44	; 0x2c
 80451d0:	fb01 f303 	mul.w	r3, r1, r3
 80451d4:	4413      	add	r3, r2
 80451d6:	333d      	adds	r3, #61	; 0x3d
 80451d8:	781b      	ldrb	r3, [r3, #0]
 80451da:	2b00      	cmp	r3, #0
 80451dc:	d112      	bne.n	8045204 <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 80451de:	687a      	ldr	r2, [r7, #4]
 80451e0:	697b      	ldr	r3, [r7, #20]
 80451e2:	212c      	movs	r1, #44	; 0x2c
 80451e4:	fb01 f303 	mul.w	r3, r1, r3
 80451e8:	4413      	add	r3, r2
 80451ea:	333c      	adds	r3, #60	; 0x3c
 80451ec:	781b      	ldrb	r3, [r3, #0]
 80451ee:	2b00      	cmp	r3, #0
 80451f0:	d108      	bne.n	8045204 <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 80451f2:	687a      	ldr	r2, [r7, #4]
 80451f4:	697b      	ldr	r3, [r7, #20]
 80451f6:	212c      	movs	r1, #44	; 0x2c
 80451f8:	fb01 f303 	mul.w	r3, r1, r3
 80451fc:	4413      	add	r3, r2
 80451fe:	333d      	adds	r3, #61	; 0x3d
 8045200:	2201      	movs	r2, #1
 8045202:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8045204:	687b      	ldr	r3, [r7, #4]
 8045206:	681b      	ldr	r3, [r3, #0]
 8045208:	697a      	ldr	r2, [r7, #20]
 804520a:	b2d2      	uxtb	r2, r2
 804520c:	4611      	mov	r1, r2
 804520e:	4618      	mov	r0, r3
 8045210:	f004 fd79 	bl	8049d06 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8045214:	697b      	ldr	r3, [r7, #20]
 8045216:	015a      	lsls	r2, r3, #5
 8045218:	69bb      	ldr	r3, [r7, #24]
 804521a:	4413      	add	r3, r2
 804521c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8045220:	461a      	mov	r2, r3
 8045222:	2310      	movs	r3, #16
 8045224:	6093      	str	r3, [r2, #8]
}
 8045226:	e1e2      	b.n	80455ee <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8045228:	697b      	ldr	r3, [r7, #20]
 804522a:	015a      	lsls	r2, r3, #5
 804522c:	69bb      	ldr	r3, [r7, #24]
 804522e:	4413      	add	r3, r2
 8045230:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8045234:	689b      	ldr	r3, [r3, #8]
 8045236:	f003 0380 	and.w	r3, r3, #128	; 0x80
 804523a:	2b80      	cmp	r3, #128	; 0x80
 804523c:	d164      	bne.n	8045308 <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 804523e:	687b      	ldr	r3, [r7, #4]
 8045240:	691b      	ldr	r3, [r3, #16]
 8045242:	2b00      	cmp	r3, #0
 8045244:	d111      	bne.n	804526a <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 8045246:	687a      	ldr	r2, [r7, #4]
 8045248:	697b      	ldr	r3, [r7, #20]
 804524a:	212c      	movs	r1, #44	; 0x2c
 804524c:	fb01 f303 	mul.w	r3, r1, r3
 8045250:	4413      	add	r3, r2
 8045252:	3361      	adds	r3, #97	; 0x61
 8045254:	2206      	movs	r2, #6
 8045256:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8045258:	687b      	ldr	r3, [r7, #4]
 804525a:	681b      	ldr	r3, [r3, #0]
 804525c:	697a      	ldr	r2, [r7, #20]
 804525e:	b2d2      	uxtb	r2, r2
 8045260:	4611      	mov	r1, r2
 8045262:	4618      	mov	r0, r3
 8045264:	f004 fd4f 	bl	8049d06 <USB_HC_Halt>
 8045268:	e044      	b.n	80452f4 <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 804526a:	687a      	ldr	r2, [r7, #4]
 804526c:	697b      	ldr	r3, [r7, #20]
 804526e:	212c      	movs	r1, #44	; 0x2c
 8045270:	fb01 f303 	mul.w	r3, r1, r3
 8045274:	4413      	add	r3, r2
 8045276:	335c      	adds	r3, #92	; 0x5c
 8045278:	681b      	ldr	r3, [r3, #0]
 804527a:	1c5a      	adds	r2, r3, #1
 804527c:	6879      	ldr	r1, [r7, #4]
 804527e:	697b      	ldr	r3, [r7, #20]
 8045280:	202c      	movs	r0, #44	; 0x2c
 8045282:	fb00 f303 	mul.w	r3, r0, r3
 8045286:	440b      	add	r3, r1
 8045288:	335c      	adds	r3, #92	; 0x5c
 804528a:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 804528c:	687a      	ldr	r2, [r7, #4]
 804528e:	697b      	ldr	r3, [r7, #20]
 8045290:	212c      	movs	r1, #44	; 0x2c
 8045292:	fb01 f303 	mul.w	r3, r1, r3
 8045296:	4413      	add	r3, r2
 8045298:	335c      	adds	r3, #92	; 0x5c
 804529a:	681b      	ldr	r3, [r3, #0]
 804529c:	2b02      	cmp	r3, #2
 804529e:	d920      	bls.n	80452e2 <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80452a0:	687a      	ldr	r2, [r7, #4]
 80452a2:	697b      	ldr	r3, [r7, #20]
 80452a4:	212c      	movs	r1, #44	; 0x2c
 80452a6:	fb01 f303 	mul.w	r3, r1, r3
 80452aa:	4413      	add	r3, r2
 80452ac:	335c      	adds	r3, #92	; 0x5c
 80452ae:	2200      	movs	r2, #0
 80452b0:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80452b2:	687a      	ldr	r2, [r7, #4]
 80452b4:	697b      	ldr	r3, [r7, #20]
 80452b6:	212c      	movs	r1, #44	; 0x2c
 80452b8:	fb01 f303 	mul.w	r3, r1, r3
 80452bc:	4413      	add	r3, r2
 80452be:	3360      	adds	r3, #96	; 0x60
 80452c0:	2204      	movs	r2, #4
 80452c2:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80452c4:	697b      	ldr	r3, [r7, #20]
 80452c6:	b2d9      	uxtb	r1, r3
 80452c8:	687a      	ldr	r2, [r7, #4]
 80452ca:	697b      	ldr	r3, [r7, #20]
 80452cc:	202c      	movs	r0, #44	; 0x2c
 80452ce:	fb00 f303 	mul.w	r3, r0, r3
 80452d2:	4413      	add	r3, r2
 80452d4:	3360      	adds	r3, #96	; 0x60
 80452d6:	781b      	ldrb	r3, [r3, #0]
 80452d8:	461a      	mov	r2, r3
 80452da:	6878      	ldr	r0, [r7, #4]
 80452dc:	f006 ffb2 	bl	804c244 <HAL_HCD_HC_NotifyURBChange_Callback>
 80452e0:	e008      	b.n	80452f4 <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80452e2:	687a      	ldr	r2, [r7, #4]
 80452e4:	697b      	ldr	r3, [r7, #20]
 80452e6:	212c      	movs	r1, #44	; 0x2c
 80452e8:	fb01 f303 	mul.w	r3, r1, r3
 80452ec:	4413      	add	r3, r2
 80452ee:	3360      	adds	r3, #96	; 0x60
 80452f0:	2202      	movs	r2, #2
 80452f2:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80452f4:	697b      	ldr	r3, [r7, #20]
 80452f6:	015a      	lsls	r2, r3, #5
 80452f8:	69bb      	ldr	r3, [r7, #24]
 80452fa:	4413      	add	r3, r2
 80452fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8045300:	461a      	mov	r2, r3
 8045302:	2380      	movs	r3, #128	; 0x80
 8045304:	6093      	str	r3, [r2, #8]
}
 8045306:	e172      	b.n	80455ee <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8045308:	697b      	ldr	r3, [r7, #20]
 804530a:	015a      	lsls	r2, r3, #5
 804530c:	69bb      	ldr	r3, [r7, #24]
 804530e:	4413      	add	r3, r2
 8045310:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8045314:	689b      	ldr	r3, [r3, #8]
 8045316:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 804531a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 804531e:	d11b      	bne.n	8045358 <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8045320:	687a      	ldr	r2, [r7, #4]
 8045322:	697b      	ldr	r3, [r7, #20]
 8045324:	212c      	movs	r1, #44	; 0x2c
 8045326:	fb01 f303 	mul.w	r3, r1, r3
 804532a:	4413      	add	r3, r2
 804532c:	3361      	adds	r3, #97	; 0x61
 804532e:	2208      	movs	r2, #8
 8045330:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8045332:	687b      	ldr	r3, [r7, #4]
 8045334:	681b      	ldr	r3, [r3, #0]
 8045336:	697a      	ldr	r2, [r7, #20]
 8045338:	b2d2      	uxtb	r2, r2
 804533a:	4611      	mov	r1, r2
 804533c:	4618      	mov	r0, r3
 804533e:	f004 fce2 	bl	8049d06 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8045342:	697b      	ldr	r3, [r7, #20]
 8045344:	015a      	lsls	r2, r3, #5
 8045346:	69bb      	ldr	r3, [r7, #24]
 8045348:	4413      	add	r3, r2
 804534a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 804534e:	461a      	mov	r2, r3
 8045350:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8045354:	6093      	str	r3, [r2, #8]
}
 8045356:	e14a      	b.n	80455ee <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8045358:	697b      	ldr	r3, [r7, #20]
 804535a:	015a      	lsls	r2, r3, #5
 804535c:	69bb      	ldr	r3, [r7, #24]
 804535e:	4413      	add	r3, r2
 8045360:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8045364:	689b      	ldr	r3, [r3, #8]
 8045366:	f003 0302 	and.w	r3, r3, #2
 804536a:	2b02      	cmp	r3, #2
 804536c:	f040 813f 	bne.w	80455ee <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8045370:	687a      	ldr	r2, [r7, #4]
 8045372:	697b      	ldr	r3, [r7, #20]
 8045374:	212c      	movs	r1, #44	; 0x2c
 8045376:	fb01 f303 	mul.w	r3, r1, r3
 804537a:	4413      	add	r3, r2
 804537c:	3361      	adds	r3, #97	; 0x61
 804537e:	781b      	ldrb	r3, [r3, #0]
 8045380:	2b01      	cmp	r3, #1
 8045382:	d17d      	bne.n	8045480 <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8045384:	687a      	ldr	r2, [r7, #4]
 8045386:	697b      	ldr	r3, [r7, #20]
 8045388:	212c      	movs	r1, #44	; 0x2c
 804538a:	fb01 f303 	mul.w	r3, r1, r3
 804538e:	4413      	add	r3, r2
 8045390:	3360      	adds	r3, #96	; 0x60
 8045392:	2201      	movs	r2, #1
 8045394:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8045396:	687a      	ldr	r2, [r7, #4]
 8045398:	697b      	ldr	r3, [r7, #20]
 804539a:	212c      	movs	r1, #44	; 0x2c
 804539c:	fb01 f303 	mul.w	r3, r1, r3
 80453a0:	4413      	add	r3, r2
 80453a2:	333f      	adds	r3, #63	; 0x3f
 80453a4:	781b      	ldrb	r3, [r3, #0]
 80453a6:	2b02      	cmp	r3, #2
 80453a8:	d00a      	beq.n	80453c0 <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 80453aa:	687a      	ldr	r2, [r7, #4]
 80453ac:	697b      	ldr	r3, [r7, #20]
 80453ae:	212c      	movs	r1, #44	; 0x2c
 80453b0:	fb01 f303 	mul.w	r3, r1, r3
 80453b4:	4413      	add	r3, r2
 80453b6:	333f      	adds	r3, #63	; 0x3f
 80453b8:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80453ba:	2b03      	cmp	r3, #3
 80453bc:	f040 8100 	bne.w	80455c0 <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 80453c0:	687b      	ldr	r3, [r7, #4]
 80453c2:	691b      	ldr	r3, [r3, #16]
 80453c4:	2b00      	cmp	r3, #0
 80453c6:	d113      	bne.n	80453f0 <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 80453c8:	687a      	ldr	r2, [r7, #4]
 80453ca:	697b      	ldr	r3, [r7, #20]
 80453cc:	212c      	movs	r1, #44	; 0x2c
 80453ce:	fb01 f303 	mul.w	r3, r1, r3
 80453d2:	4413      	add	r3, r2
 80453d4:	3355      	adds	r3, #85	; 0x55
 80453d6:	781b      	ldrb	r3, [r3, #0]
 80453d8:	f083 0301 	eor.w	r3, r3, #1
 80453dc:	b2d8      	uxtb	r0, r3
 80453de:	687a      	ldr	r2, [r7, #4]
 80453e0:	697b      	ldr	r3, [r7, #20]
 80453e2:	212c      	movs	r1, #44	; 0x2c
 80453e4:	fb01 f303 	mul.w	r3, r1, r3
 80453e8:	4413      	add	r3, r2
 80453ea:	3355      	adds	r3, #85	; 0x55
 80453ec:	4602      	mov	r2, r0
 80453ee:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 80453f0:	687b      	ldr	r3, [r7, #4]
 80453f2:	691b      	ldr	r3, [r3, #16]
 80453f4:	2b01      	cmp	r3, #1
 80453f6:	f040 80e3 	bne.w	80455c0 <HCD_HC_OUT_IRQHandler+0x69c>
 80453fa:	687a      	ldr	r2, [r7, #4]
 80453fc:	697b      	ldr	r3, [r7, #20]
 80453fe:	212c      	movs	r1, #44	; 0x2c
 8045400:	fb01 f303 	mul.w	r3, r1, r3
 8045404:	4413      	add	r3, r2
 8045406:	334c      	adds	r3, #76	; 0x4c
 8045408:	681b      	ldr	r3, [r3, #0]
 804540a:	2b00      	cmp	r3, #0
 804540c:	f000 80d8 	beq.w	80455c0 <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8045410:	687a      	ldr	r2, [r7, #4]
 8045412:	697b      	ldr	r3, [r7, #20]
 8045414:	212c      	movs	r1, #44	; 0x2c
 8045416:	fb01 f303 	mul.w	r3, r1, r3
 804541a:	4413      	add	r3, r2
 804541c:	334c      	adds	r3, #76	; 0x4c
 804541e:	681b      	ldr	r3, [r3, #0]
 8045420:	6879      	ldr	r1, [r7, #4]
 8045422:	697a      	ldr	r2, [r7, #20]
 8045424:	202c      	movs	r0, #44	; 0x2c
 8045426:	fb00 f202 	mul.w	r2, r0, r2
 804542a:	440a      	add	r2, r1
 804542c:	3240      	adds	r2, #64	; 0x40
 804542e:	8812      	ldrh	r2, [r2, #0]
 8045430:	4413      	add	r3, r2
 8045432:	3b01      	subs	r3, #1
 8045434:	6879      	ldr	r1, [r7, #4]
 8045436:	697a      	ldr	r2, [r7, #20]
 8045438:	202c      	movs	r0, #44	; 0x2c
 804543a:	fb00 f202 	mul.w	r2, r0, r2
 804543e:	440a      	add	r2, r1
 8045440:	3240      	adds	r2, #64	; 0x40
 8045442:	8812      	ldrh	r2, [r2, #0]
 8045444:	fbb3 f3f2 	udiv	r3, r3, r2
 8045448:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 804544a:	68fb      	ldr	r3, [r7, #12]
 804544c:	f003 0301 	and.w	r3, r3, #1
 8045450:	2b00      	cmp	r3, #0
 8045452:	f000 80b5 	beq.w	80455c0 <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 8045456:	687a      	ldr	r2, [r7, #4]
 8045458:	697b      	ldr	r3, [r7, #20]
 804545a:	212c      	movs	r1, #44	; 0x2c
 804545c:	fb01 f303 	mul.w	r3, r1, r3
 8045460:	4413      	add	r3, r2
 8045462:	3355      	adds	r3, #85	; 0x55
 8045464:	781b      	ldrb	r3, [r3, #0]
 8045466:	f083 0301 	eor.w	r3, r3, #1
 804546a:	b2d8      	uxtb	r0, r3
 804546c:	687a      	ldr	r2, [r7, #4]
 804546e:	697b      	ldr	r3, [r7, #20]
 8045470:	212c      	movs	r1, #44	; 0x2c
 8045472:	fb01 f303 	mul.w	r3, r1, r3
 8045476:	4413      	add	r3, r2
 8045478:	3355      	adds	r3, #85	; 0x55
 804547a:	4602      	mov	r2, r0
 804547c:	701a      	strb	r2, [r3, #0]
 804547e:	e09f      	b.n	80455c0 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8045480:	687a      	ldr	r2, [r7, #4]
 8045482:	697b      	ldr	r3, [r7, #20]
 8045484:	212c      	movs	r1, #44	; 0x2c
 8045486:	fb01 f303 	mul.w	r3, r1, r3
 804548a:	4413      	add	r3, r2
 804548c:	3361      	adds	r3, #97	; 0x61
 804548e:	781b      	ldrb	r3, [r3, #0]
 8045490:	2b03      	cmp	r3, #3
 8045492:	d109      	bne.n	80454a8 <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8045494:	687a      	ldr	r2, [r7, #4]
 8045496:	697b      	ldr	r3, [r7, #20]
 8045498:	212c      	movs	r1, #44	; 0x2c
 804549a:	fb01 f303 	mul.w	r3, r1, r3
 804549e:	4413      	add	r3, r2
 80454a0:	3360      	adds	r3, #96	; 0x60
 80454a2:	2202      	movs	r2, #2
 80454a4:	701a      	strb	r2, [r3, #0]
 80454a6:	e08b      	b.n	80455c0 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 80454a8:	687a      	ldr	r2, [r7, #4]
 80454aa:	697b      	ldr	r3, [r7, #20]
 80454ac:	212c      	movs	r1, #44	; 0x2c
 80454ae:	fb01 f303 	mul.w	r3, r1, r3
 80454b2:	4413      	add	r3, r2
 80454b4:	3361      	adds	r3, #97	; 0x61
 80454b6:	781b      	ldrb	r3, [r3, #0]
 80454b8:	2b04      	cmp	r3, #4
 80454ba:	d109      	bne.n	80454d0 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80454bc:	687a      	ldr	r2, [r7, #4]
 80454be:	697b      	ldr	r3, [r7, #20]
 80454c0:	212c      	movs	r1, #44	; 0x2c
 80454c2:	fb01 f303 	mul.w	r3, r1, r3
 80454c6:	4413      	add	r3, r2
 80454c8:	3360      	adds	r3, #96	; 0x60
 80454ca:	2202      	movs	r2, #2
 80454cc:	701a      	strb	r2, [r3, #0]
 80454ce:	e077      	b.n	80455c0 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80454d0:	687a      	ldr	r2, [r7, #4]
 80454d2:	697b      	ldr	r3, [r7, #20]
 80454d4:	212c      	movs	r1, #44	; 0x2c
 80454d6:	fb01 f303 	mul.w	r3, r1, r3
 80454da:	4413      	add	r3, r2
 80454dc:	3361      	adds	r3, #97	; 0x61
 80454de:	781b      	ldrb	r3, [r3, #0]
 80454e0:	2b05      	cmp	r3, #5
 80454e2:	d109      	bne.n	80454f8 <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80454e4:	687a      	ldr	r2, [r7, #4]
 80454e6:	697b      	ldr	r3, [r7, #20]
 80454e8:	212c      	movs	r1, #44	; 0x2c
 80454ea:	fb01 f303 	mul.w	r3, r1, r3
 80454ee:	4413      	add	r3, r2
 80454f0:	3360      	adds	r3, #96	; 0x60
 80454f2:	2205      	movs	r2, #5
 80454f4:	701a      	strb	r2, [r3, #0]
 80454f6:	e063      	b.n	80455c0 <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80454f8:	687a      	ldr	r2, [r7, #4]
 80454fa:	697b      	ldr	r3, [r7, #20]
 80454fc:	212c      	movs	r1, #44	; 0x2c
 80454fe:	fb01 f303 	mul.w	r3, r1, r3
 8045502:	4413      	add	r3, r2
 8045504:	3361      	adds	r3, #97	; 0x61
 8045506:	781b      	ldrb	r3, [r3, #0]
 8045508:	2b06      	cmp	r3, #6
 804550a:	d009      	beq.n	8045520 <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 804550c:	687a      	ldr	r2, [r7, #4]
 804550e:	697b      	ldr	r3, [r7, #20]
 8045510:	212c      	movs	r1, #44	; 0x2c
 8045512:	fb01 f303 	mul.w	r3, r1, r3
 8045516:	4413      	add	r3, r2
 8045518:	3361      	adds	r3, #97	; 0x61
 804551a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 804551c:	2b08      	cmp	r3, #8
 804551e:	d14f      	bne.n	80455c0 <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 8045520:	687a      	ldr	r2, [r7, #4]
 8045522:	697b      	ldr	r3, [r7, #20]
 8045524:	212c      	movs	r1, #44	; 0x2c
 8045526:	fb01 f303 	mul.w	r3, r1, r3
 804552a:	4413      	add	r3, r2
 804552c:	335c      	adds	r3, #92	; 0x5c
 804552e:	681b      	ldr	r3, [r3, #0]
 8045530:	1c5a      	adds	r2, r3, #1
 8045532:	6879      	ldr	r1, [r7, #4]
 8045534:	697b      	ldr	r3, [r7, #20]
 8045536:	202c      	movs	r0, #44	; 0x2c
 8045538:	fb00 f303 	mul.w	r3, r0, r3
 804553c:	440b      	add	r3, r1
 804553e:	335c      	adds	r3, #92	; 0x5c
 8045540:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8045542:	687a      	ldr	r2, [r7, #4]
 8045544:	697b      	ldr	r3, [r7, #20]
 8045546:	212c      	movs	r1, #44	; 0x2c
 8045548:	fb01 f303 	mul.w	r3, r1, r3
 804554c:	4413      	add	r3, r2
 804554e:	335c      	adds	r3, #92	; 0x5c
 8045550:	681b      	ldr	r3, [r3, #0]
 8045552:	2b02      	cmp	r3, #2
 8045554:	d912      	bls.n	804557c <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8045556:	687a      	ldr	r2, [r7, #4]
 8045558:	697b      	ldr	r3, [r7, #20]
 804555a:	212c      	movs	r1, #44	; 0x2c
 804555c:	fb01 f303 	mul.w	r3, r1, r3
 8045560:	4413      	add	r3, r2
 8045562:	335c      	adds	r3, #92	; 0x5c
 8045564:	2200      	movs	r2, #0
 8045566:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8045568:	687a      	ldr	r2, [r7, #4]
 804556a:	697b      	ldr	r3, [r7, #20]
 804556c:	212c      	movs	r1, #44	; 0x2c
 804556e:	fb01 f303 	mul.w	r3, r1, r3
 8045572:	4413      	add	r3, r2
 8045574:	3360      	adds	r3, #96	; 0x60
 8045576:	2204      	movs	r2, #4
 8045578:	701a      	strb	r2, [r3, #0]
 804557a:	e021      	b.n	80455c0 <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 804557c:	687a      	ldr	r2, [r7, #4]
 804557e:	697b      	ldr	r3, [r7, #20]
 8045580:	212c      	movs	r1, #44	; 0x2c
 8045582:	fb01 f303 	mul.w	r3, r1, r3
 8045586:	4413      	add	r3, r2
 8045588:	3360      	adds	r3, #96	; 0x60
 804558a:	2202      	movs	r2, #2
 804558c:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 804558e:	697b      	ldr	r3, [r7, #20]
 8045590:	015a      	lsls	r2, r3, #5
 8045592:	69bb      	ldr	r3, [r7, #24]
 8045594:	4413      	add	r3, r2
 8045596:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 804559a:	681b      	ldr	r3, [r3, #0]
 804559c:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 804559e:	693b      	ldr	r3, [r7, #16]
 80455a0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80455a4:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80455a6:	693b      	ldr	r3, [r7, #16]
 80455a8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80455ac:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80455ae:	697b      	ldr	r3, [r7, #20]
 80455b0:	015a      	lsls	r2, r3, #5
 80455b2:	69bb      	ldr	r3, [r7, #24]
 80455b4:	4413      	add	r3, r2
 80455b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80455ba:	461a      	mov	r2, r3
 80455bc:	693b      	ldr	r3, [r7, #16]
 80455be:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80455c0:	697b      	ldr	r3, [r7, #20]
 80455c2:	015a      	lsls	r2, r3, #5
 80455c4:	69bb      	ldr	r3, [r7, #24]
 80455c6:	4413      	add	r3, r2
 80455c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80455cc:	461a      	mov	r2, r3
 80455ce:	2302      	movs	r3, #2
 80455d0:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80455d2:	697b      	ldr	r3, [r7, #20]
 80455d4:	b2d9      	uxtb	r1, r3
 80455d6:	687a      	ldr	r2, [r7, #4]
 80455d8:	697b      	ldr	r3, [r7, #20]
 80455da:	202c      	movs	r0, #44	; 0x2c
 80455dc:	fb00 f303 	mul.w	r3, r0, r3
 80455e0:	4413      	add	r3, r2
 80455e2:	3360      	adds	r3, #96	; 0x60
 80455e4:	781b      	ldrb	r3, [r3, #0]
 80455e6:	461a      	mov	r2, r3
 80455e8:	6878      	ldr	r0, [r7, #4]
 80455ea:	f006 fe2b 	bl	804c244 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80455ee:	bf00      	nop
 80455f0:	3720      	adds	r7, #32
 80455f2:	46bd      	mov	sp, r7
 80455f4:	bd80      	pop	{r7, pc}

080455f6 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80455f6:	b580      	push	{r7, lr}
 80455f8:	b08a      	sub	sp, #40	; 0x28
 80455fa:	af00      	add	r7, sp, #0
 80455fc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80455fe:	687b      	ldr	r3, [r7, #4]
 8045600:	681b      	ldr	r3, [r3, #0]
 8045602:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8045604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8045606:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8045608:	687b      	ldr	r3, [r7, #4]
 804560a:	681b      	ldr	r3, [r3, #0]
 804560c:	6a1b      	ldr	r3, [r3, #32]
 804560e:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8045610:	69fb      	ldr	r3, [r7, #28]
 8045612:	f003 030f 	and.w	r3, r3, #15
 8045616:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8045618:	69fb      	ldr	r3, [r7, #28]
 804561a:	0c5b      	lsrs	r3, r3, #17
 804561c:	f003 030f 	and.w	r3, r3, #15
 8045620:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8045622:	69fb      	ldr	r3, [r7, #28]
 8045624:	091b      	lsrs	r3, r3, #4
 8045626:	f3c3 030a 	ubfx	r3, r3, #0, #11
 804562a:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 804562c:	697b      	ldr	r3, [r7, #20]
 804562e:	2b02      	cmp	r3, #2
 8045630:	d004      	beq.n	804563c <HCD_RXQLVL_IRQHandler+0x46>
 8045632:	697b      	ldr	r3, [r7, #20]
 8045634:	2b05      	cmp	r3, #5
 8045636:	f000 80a9 	beq.w	804578c <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 804563a:	e0aa      	b.n	8045792 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 804563c:	693b      	ldr	r3, [r7, #16]
 804563e:	2b00      	cmp	r3, #0
 8045640:	f000 80a6 	beq.w	8045790 <HCD_RXQLVL_IRQHandler+0x19a>
 8045644:	687a      	ldr	r2, [r7, #4]
 8045646:	69bb      	ldr	r3, [r7, #24]
 8045648:	212c      	movs	r1, #44	; 0x2c
 804564a:	fb01 f303 	mul.w	r3, r1, r3
 804564e:	4413      	add	r3, r2
 8045650:	3344      	adds	r3, #68	; 0x44
 8045652:	681b      	ldr	r3, [r3, #0]
 8045654:	2b00      	cmp	r3, #0
 8045656:	f000 809b 	beq.w	8045790 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 804565a:	687a      	ldr	r2, [r7, #4]
 804565c:	69bb      	ldr	r3, [r7, #24]
 804565e:	212c      	movs	r1, #44	; 0x2c
 8045660:	fb01 f303 	mul.w	r3, r1, r3
 8045664:	4413      	add	r3, r2
 8045666:	3350      	adds	r3, #80	; 0x50
 8045668:	681a      	ldr	r2, [r3, #0]
 804566a:	693b      	ldr	r3, [r7, #16]
 804566c:	441a      	add	r2, r3
 804566e:	6879      	ldr	r1, [r7, #4]
 8045670:	69bb      	ldr	r3, [r7, #24]
 8045672:	202c      	movs	r0, #44	; 0x2c
 8045674:	fb00 f303 	mul.w	r3, r0, r3
 8045678:	440b      	add	r3, r1
 804567a:	334c      	adds	r3, #76	; 0x4c
 804567c:	681b      	ldr	r3, [r3, #0]
 804567e:	429a      	cmp	r2, r3
 8045680:	d87a      	bhi.n	8045778 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8045682:	687b      	ldr	r3, [r7, #4]
 8045684:	6818      	ldr	r0, [r3, #0]
 8045686:	687a      	ldr	r2, [r7, #4]
 8045688:	69bb      	ldr	r3, [r7, #24]
 804568a:	212c      	movs	r1, #44	; 0x2c
 804568c:	fb01 f303 	mul.w	r3, r1, r3
 8045690:	4413      	add	r3, r2
 8045692:	3344      	adds	r3, #68	; 0x44
 8045694:	681b      	ldr	r3, [r3, #0]
 8045696:	693a      	ldr	r2, [r7, #16]
 8045698:	b292      	uxth	r2, r2
 804569a:	4619      	mov	r1, r3
 804569c:	f003 fe8a 	bl	80493b4 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 80456a0:	687a      	ldr	r2, [r7, #4]
 80456a2:	69bb      	ldr	r3, [r7, #24]
 80456a4:	212c      	movs	r1, #44	; 0x2c
 80456a6:	fb01 f303 	mul.w	r3, r1, r3
 80456aa:	4413      	add	r3, r2
 80456ac:	3344      	adds	r3, #68	; 0x44
 80456ae:	681a      	ldr	r2, [r3, #0]
 80456b0:	693b      	ldr	r3, [r7, #16]
 80456b2:	441a      	add	r2, r3
 80456b4:	6879      	ldr	r1, [r7, #4]
 80456b6:	69bb      	ldr	r3, [r7, #24]
 80456b8:	202c      	movs	r0, #44	; 0x2c
 80456ba:	fb00 f303 	mul.w	r3, r0, r3
 80456be:	440b      	add	r3, r1
 80456c0:	3344      	adds	r3, #68	; 0x44
 80456c2:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 80456c4:	687a      	ldr	r2, [r7, #4]
 80456c6:	69bb      	ldr	r3, [r7, #24]
 80456c8:	212c      	movs	r1, #44	; 0x2c
 80456ca:	fb01 f303 	mul.w	r3, r1, r3
 80456ce:	4413      	add	r3, r2
 80456d0:	3350      	adds	r3, #80	; 0x50
 80456d2:	681a      	ldr	r2, [r3, #0]
 80456d4:	693b      	ldr	r3, [r7, #16]
 80456d6:	441a      	add	r2, r3
 80456d8:	6879      	ldr	r1, [r7, #4]
 80456da:	69bb      	ldr	r3, [r7, #24]
 80456dc:	202c      	movs	r0, #44	; 0x2c
 80456de:	fb00 f303 	mul.w	r3, r0, r3
 80456e2:	440b      	add	r3, r1
 80456e4:	3350      	adds	r3, #80	; 0x50
 80456e6:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 80456e8:	69bb      	ldr	r3, [r7, #24]
 80456ea:	015a      	lsls	r2, r3, #5
 80456ec:	6a3b      	ldr	r3, [r7, #32]
 80456ee:	4413      	add	r3, r2
 80456f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80456f4:	691b      	ldr	r3, [r3, #16]
 80456f6:	0cdb      	lsrs	r3, r3, #19
 80456f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80456fc:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80456fe:	687a      	ldr	r2, [r7, #4]
 8045700:	69bb      	ldr	r3, [r7, #24]
 8045702:	212c      	movs	r1, #44	; 0x2c
 8045704:	fb01 f303 	mul.w	r3, r1, r3
 8045708:	4413      	add	r3, r2
 804570a:	3340      	adds	r3, #64	; 0x40
 804570c:	881b      	ldrh	r3, [r3, #0]
 804570e:	461a      	mov	r2, r3
 8045710:	693b      	ldr	r3, [r7, #16]
 8045712:	4293      	cmp	r3, r2
 8045714:	d13c      	bne.n	8045790 <HCD_RXQLVL_IRQHandler+0x19a>
 8045716:	68fb      	ldr	r3, [r7, #12]
 8045718:	2b00      	cmp	r3, #0
 804571a:	d039      	beq.n	8045790 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 804571c:	69bb      	ldr	r3, [r7, #24]
 804571e:	015a      	lsls	r2, r3, #5
 8045720:	6a3b      	ldr	r3, [r7, #32]
 8045722:	4413      	add	r3, r2
 8045724:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8045728:	681b      	ldr	r3, [r3, #0]
 804572a:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 804572c:	68bb      	ldr	r3, [r7, #8]
 804572e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8045732:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8045734:	68bb      	ldr	r3, [r7, #8]
 8045736:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 804573a:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 804573c:	69bb      	ldr	r3, [r7, #24]
 804573e:	015a      	lsls	r2, r3, #5
 8045740:	6a3b      	ldr	r3, [r7, #32]
 8045742:	4413      	add	r3, r2
 8045744:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8045748:	461a      	mov	r2, r3
 804574a:	68bb      	ldr	r3, [r7, #8]
 804574c:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 804574e:	687a      	ldr	r2, [r7, #4]
 8045750:	69bb      	ldr	r3, [r7, #24]
 8045752:	212c      	movs	r1, #44	; 0x2c
 8045754:	fb01 f303 	mul.w	r3, r1, r3
 8045758:	4413      	add	r3, r2
 804575a:	3354      	adds	r3, #84	; 0x54
 804575c:	781b      	ldrb	r3, [r3, #0]
 804575e:	f083 0301 	eor.w	r3, r3, #1
 8045762:	b2d8      	uxtb	r0, r3
 8045764:	687a      	ldr	r2, [r7, #4]
 8045766:	69bb      	ldr	r3, [r7, #24]
 8045768:	212c      	movs	r1, #44	; 0x2c
 804576a:	fb01 f303 	mul.w	r3, r1, r3
 804576e:	4413      	add	r3, r2
 8045770:	3354      	adds	r3, #84	; 0x54
 8045772:	4602      	mov	r2, r0
 8045774:	701a      	strb	r2, [r3, #0]
      break;
 8045776:	e00b      	b.n	8045790 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8045778:	687a      	ldr	r2, [r7, #4]
 804577a:	69bb      	ldr	r3, [r7, #24]
 804577c:	212c      	movs	r1, #44	; 0x2c
 804577e:	fb01 f303 	mul.w	r3, r1, r3
 8045782:	4413      	add	r3, r2
 8045784:	3360      	adds	r3, #96	; 0x60
 8045786:	2204      	movs	r2, #4
 8045788:	701a      	strb	r2, [r3, #0]
      break;
 804578a:	e001      	b.n	8045790 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 804578c:	bf00      	nop
 804578e:	e000      	b.n	8045792 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8045790:	bf00      	nop
  }
}
 8045792:	bf00      	nop
 8045794:	3728      	adds	r7, #40	; 0x28
 8045796:	46bd      	mov	sp, r7
 8045798:	bd80      	pop	{r7, pc}

0804579a <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 804579a:	b580      	push	{r7, lr}
 804579c:	b086      	sub	sp, #24
 804579e:	af00      	add	r7, sp, #0
 80457a0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80457a2:	687b      	ldr	r3, [r7, #4]
 80457a4:	681b      	ldr	r3, [r3, #0]
 80457a6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80457a8:	697b      	ldr	r3, [r7, #20]
 80457aa:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80457ac:	693b      	ldr	r3, [r7, #16]
 80457ae:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80457b2:	681b      	ldr	r3, [r3, #0]
 80457b4:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80457b6:	693b      	ldr	r3, [r7, #16]
 80457b8:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80457bc:	681b      	ldr	r3, [r3, #0]
 80457be:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80457c0:	68bb      	ldr	r3, [r7, #8]
 80457c2:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80457c6:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80457c8:	68fb      	ldr	r3, [r7, #12]
 80457ca:	f003 0302 	and.w	r3, r3, #2
 80457ce:	2b02      	cmp	r3, #2
 80457d0:	d10b      	bne.n	80457ea <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80457d2:	68fb      	ldr	r3, [r7, #12]
 80457d4:	f003 0301 	and.w	r3, r3, #1
 80457d8:	2b01      	cmp	r3, #1
 80457da:	d102      	bne.n	80457e2 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80457dc:	6878      	ldr	r0, [r7, #4]
 80457de:	f006 fd15 	bl	804c20c <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 80457e2:	68bb      	ldr	r3, [r7, #8]
 80457e4:	f043 0302 	orr.w	r3, r3, #2
 80457e8:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80457ea:	68fb      	ldr	r3, [r7, #12]
 80457ec:	f003 0308 	and.w	r3, r3, #8
 80457f0:	2b08      	cmp	r3, #8
 80457f2:	d132      	bne.n	804585a <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80457f4:	68bb      	ldr	r3, [r7, #8]
 80457f6:	f043 0308 	orr.w	r3, r3, #8
 80457fa:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80457fc:	68fb      	ldr	r3, [r7, #12]
 80457fe:	f003 0304 	and.w	r3, r3, #4
 8045802:	2b04      	cmp	r3, #4
 8045804:	d126      	bne.n	8045854 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8045806:	687b      	ldr	r3, [r7, #4]
 8045808:	699b      	ldr	r3, [r3, #24]
 804580a:	2b02      	cmp	r3, #2
 804580c:	d113      	bne.n	8045836 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 804580e:	68fb      	ldr	r3, [r7, #12]
 8045810:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8045814:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8045818:	d106      	bne.n	8045828 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 804581a:	687b      	ldr	r3, [r7, #4]
 804581c:	681b      	ldr	r3, [r3, #0]
 804581e:	2102      	movs	r1, #2
 8045820:	4618      	mov	r0, r3
 8045822:	f003 ff35 	bl	8049690 <USB_InitFSLSPClkSel>
 8045826:	e011      	b.n	804584c <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8045828:	687b      	ldr	r3, [r7, #4]
 804582a:	681b      	ldr	r3, [r3, #0]
 804582c:	2101      	movs	r1, #1
 804582e:	4618      	mov	r0, r3
 8045830:	f003 ff2e 	bl	8049690 <USB_InitFSLSPClkSel>
 8045834:	e00a      	b.n	804584c <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8045836:	687b      	ldr	r3, [r7, #4]
 8045838:	68db      	ldr	r3, [r3, #12]
 804583a:	2b01      	cmp	r3, #1
 804583c:	d106      	bne.n	804584c <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 804583e:	693b      	ldr	r3, [r7, #16]
 8045840:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8045844:	461a      	mov	r2, r3
 8045846:	f64e 2360 	movw	r3, #60000	; 0xea60
 804584a:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 804584c:	6878      	ldr	r0, [r7, #4]
 804584e:	f006 fd07 	bl	804c260 <HAL_HCD_PortEnabled_Callback>
 8045852:	e002      	b.n	804585a <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8045854:	6878      	ldr	r0, [r7, #4]
 8045856:	f006 fd11 	bl	804c27c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 804585a:	68fb      	ldr	r3, [r7, #12]
 804585c:	f003 0320 	and.w	r3, r3, #32
 8045860:	2b20      	cmp	r3, #32
 8045862:	d103      	bne.n	804586c <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8045864:	68bb      	ldr	r3, [r7, #8]
 8045866:	f043 0320 	orr.w	r3, r3, #32
 804586a:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 804586c:	693b      	ldr	r3, [r7, #16]
 804586e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8045872:	461a      	mov	r2, r3
 8045874:	68bb      	ldr	r3, [r7, #8]
 8045876:	6013      	str	r3, [r2, #0]
}
 8045878:	bf00      	nop
 804587a:	3718      	adds	r7, #24
 804587c:	46bd      	mov	sp, r7
 804587e:	bd80      	pop	{r7, pc}

08045880 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8045880:	b580      	push	{r7, lr}
 8045882:	b084      	sub	sp, #16
 8045884:	af00      	add	r7, sp, #0
 8045886:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8045888:	687b      	ldr	r3, [r7, #4]
 804588a:	2b00      	cmp	r3, #0
 804588c:	d101      	bne.n	8045892 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 804588e:	2301      	movs	r3, #1
 8045890:	e12b      	b.n	8045aea <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8045892:	687b      	ldr	r3, [r7, #4]
 8045894:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8045898:	b2db      	uxtb	r3, r3
 804589a:	2b00      	cmp	r3, #0
 804589c:	d106      	bne.n	80458ac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 804589e:	687b      	ldr	r3, [r7, #4]
 80458a0:	2200      	movs	r2, #0
 80458a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80458a6:	6878      	ldr	r0, [r7, #4]
 80458a8:	f7fb fb82 	bl	8040fb0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80458ac:	687b      	ldr	r3, [r7, #4]
 80458ae:	2224      	movs	r2, #36	; 0x24
 80458b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80458b4:	687b      	ldr	r3, [r7, #4]
 80458b6:	681b      	ldr	r3, [r3, #0]
 80458b8:	681a      	ldr	r2, [r3, #0]
 80458ba:	687b      	ldr	r3, [r7, #4]
 80458bc:	681b      	ldr	r3, [r3, #0]
 80458be:	f022 0201 	bic.w	r2, r2, #1
 80458c2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80458c4:	687b      	ldr	r3, [r7, #4]
 80458c6:	681b      	ldr	r3, [r3, #0]
 80458c8:	681a      	ldr	r2, [r3, #0]
 80458ca:	687b      	ldr	r3, [r7, #4]
 80458cc:	681b      	ldr	r3, [r3, #0]
 80458ce:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80458d2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80458d4:	687b      	ldr	r3, [r7, #4]
 80458d6:	681b      	ldr	r3, [r3, #0]
 80458d8:	681a      	ldr	r2, [r3, #0]
 80458da:	687b      	ldr	r3, [r7, #4]
 80458dc:	681b      	ldr	r3, [r3, #0]
 80458de:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80458e2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80458e4:	f001 fa0c 	bl	8046d00 <HAL_RCC_GetPCLK1Freq>
 80458e8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80458ea:	687b      	ldr	r3, [r7, #4]
 80458ec:	685b      	ldr	r3, [r3, #4]
 80458ee:	4a81      	ldr	r2, [pc, #516]	; (8045af4 <HAL_I2C_Init+0x274>)
 80458f0:	4293      	cmp	r3, r2
 80458f2:	d807      	bhi.n	8045904 <HAL_I2C_Init+0x84>
 80458f4:	68fb      	ldr	r3, [r7, #12]
 80458f6:	4a80      	ldr	r2, [pc, #512]	; (8045af8 <HAL_I2C_Init+0x278>)
 80458f8:	4293      	cmp	r3, r2
 80458fa:	bf94      	ite	ls
 80458fc:	2301      	movls	r3, #1
 80458fe:	2300      	movhi	r3, #0
 8045900:	b2db      	uxtb	r3, r3
 8045902:	e006      	b.n	8045912 <HAL_I2C_Init+0x92>
 8045904:	68fb      	ldr	r3, [r7, #12]
 8045906:	4a7d      	ldr	r2, [pc, #500]	; (8045afc <HAL_I2C_Init+0x27c>)
 8045908:	4293      	cmp	r3, r2
 804590a:	bf94      	ite	ls
 804590c:	2301      	movls	r3, #1
 804590e:	2300      	movhi	r3, #0
 8045910:	b2db      	uxtb	r3, r3
 8045912:	2b00      	cmp	r3, #0
 8045914:	d001      	beq.n	804591a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8045916:	2301      	movs	r3, #1
 8045918:	e0e7      	b.n	8045aea <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 804591a:	68fb      	ldr	r3, [r7, #12]
 804591c:	4a78      	ldr	r2, [pc, #480]	; (8045b00 <HAL_I2C_Init+0x280>)
 804591e:	fba2 2303 	umull	r2, r3, r2, r3
 8045922:	0c9b      	lsrs	r3, r3, #18
 8045924:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8045926:	687b      	ldr	r3, [r7, #4]
 8045928:	681b      	ldr	r3, [r3, #0]
 804592a:	685b      	ldr	r3, [r3, #4]
 804592c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8045930:	687b      	ldr	r3, [r7, #4]
 8045932:	681b      	ldr	r3, [r3, #0]
 8045934:	68ba      	ldr	r2, [r7, #8]
 8045936:	430a      	orrs	r2, r1
 8045938:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 804593a:	687b      	ldr	r3, [r7, #4]
 804593c:	681b      	ldr	r3, [r3, #0]
 804593e:	6a1b      	ldr	r3, [r3, #32]
 8045940:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8045944:	687b      	ldr	r3, [r7, #4]
 8045946:	685b      	ldr	r3, [r3, #4]
 8045948:	4a6a      	ldr	r2, [pc, #424]	; (8045af4 <HAL_I2C_Init+0x274>)
 804594a:	4293      	cmp	r3, r2
 804594c:	d802      	bhi.n	8045954 <HAL_I2C_Init+0xd4>
 804594e:	68bb      	ldr	r3, [r7, #8]
 8045950:	3301      	adds	r3, #1
 8045952:	e009      	b.n	8045968 <HAL_I2C_Init+0xe8>
 8045954:	68bb      	ldr	r3, [r7, #8]
 8045956:	f44f 7296 	mov.w	r2, #300	; 0x12c
 804595a:	fb02 f303 	mul.w	r3, r2, r3
 804595e:	4a69      	ldr	r2, [pc, #420]	; (8045b04 <HAL_I2C_Init+0x284>)
 8045960:	fba2 2303 	umull	r2, r3, r2, r3
 8045964:	099b      	lsrs	r3, r3, #6
 8045966:	3301      	adds	r3, #1
 8045968:	687a      	ldr	r2, [r7, #4]
 804596a:	6812      	ldr	r2, [r2, #0]
 804596c:	430b      	orrs	r3, r1
 804596e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8045970:	687b      	ldr	r3, [r7, #4]
 8045972:	681b      	ldr	r3, [r3, #0]
 8045974:	69db      	ldr	r3, [r3, #28]
 8045976:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 804597a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 804597e:	687b      	ldr	r3, [r7, #4]
 8045980:	685b      	ldr	r3, [r3, #4]
 8045982:	495c      	ldr	r1, [pc, #368]	; (8045af4 <HAL_I2C_Init+0x274>)
 8045984:	428b      	cmp	r3, r1
 8045986:	d819      	bhi.n	80459bc <HAL_I2C_Init+0x13c>
 8045988:	68fb      	ldr	r3, [r7, #12]
 804598a:	1e59      	subs	r1, r3, #1
 804598c:	687b      	ldr	r3, [r7, #4]
 804598e:	685b      	ldr	r3, [r3, #4]
 8045990:	005b      	lsls	r3, r3, #1
 8045992:	fbb1 f3f3 	udiv	r3, r1, r3
 8045996:	1c59      	adds	r1, r3, #1
 8045998:	f640 73fc 	movw	r3, #4092	; 0xffc
 804599c:	400b      	ands	r3, r1
 804599e:	2b00      	cmp	r3, #0
 80459a0:	d00a      	beq.n	80459b8 <HAL_I2C_Init+0x138>
 80459a2:	68fb      	ldr	r3, [r7, #12]
 80459a4:	1e59      	subs	r1, r3, #1
 80459a6:	687b      	ldr	r3, [r7, #4]
 80459a8:	685b      	ldr	r3, [r3, #4]
 80459aa:	005b      	lsls	r3, r3, #1
 80459ac:	fbb1 f3f3 	udiv	r3, r1, r3
 80459b0:	3301      	adds	r3, #1
 80459b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80459b6:	e051      	b.n	8045a5c <HAL_I2C_Init+0x1dc>
 80459b8:	2304      	movs	r3, #4
 80459ba:	e04f      	b.n	8045a5c <HAL_I2C_Init+0x1dc>
 80459bc:	687b      	ldr	r3, [r7, #4]
 80459be:	689b      	ldr	r3, [r3, #8]
 80459c0:	2b00      	cmp	r3, #0
 80459c2:	d111      	bne.n	80459e8 <HAL_I2C_Init+0x168>
 80459c4:	68fb      	ldr	r3, [r7, #12]
 80459c6:	1e58      	subs	r0, r3, #1
 80459c8:	687b      	ldr	r3, [r7, #4]
 80459ca:	6859      	ldr	r1, [r3, #4]
 80459cc:	460b      	mov	r3, r1
 80459ce:	005b      	lsls	r3, r3, #1
 80459d0:	440b      	add	r3, r1
 80459d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80459d6:	3301      	adds	r3, #1
 80459d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80459dc:	2b00      	cmp	r3, #0
 80459de:	bf0c      	ite	eq
 80459e0:	2301      	moveq	r3, #1
 80459e2:	2300      	movne	r3, #0
 80459e4:	b2db      	uxtb	r3, r3
 80459e6:	e012      	b.n	8045a0e <HAL_I2C_Init+0x18e>
 80459e8:	68fb      	ldr	r3, [r7, #12]
 80459ea:	1e58      	subs	r0, r3, #1
 80459ec:	687b      	ldr	r3, [r7, #4]
 80459ee:	6859      	ldr	r1, [r3, #4]
 80459f0:	460b      	mov	r3, r1
 80459f2:	009b      	lsls	r3, r3, #2
 80459f4:	440b      	add	r3, r1
 80459f6:	0099      	lsls	r1, r3, #2
 80459f8:	440b      	add	r3, r1
 80459fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80459fe:	3301      	adds	r3, #1
 8045a00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8045a04:	2b00      	cmp	r3, #0
 8045a06:	bf0c      	ite	eq
 8045a08:	2301      	moveq	r3, #1
 8045a0a:	2300      	movne	r3, #0
 8045a0c:	b2db      	uxtb	r3, r3
 8045a0e:	2b00      	cmp	r3, #0
 8045a10:	d001      	beq.n	8045a16 <HAL_I2C_Init+0x196>
 8045a12:	2301      	movs	r3, #1
 8045a14:	e022      	b.n	8045a5c <HAL_I2C_Init+0x1dc>
 8045a16:	687b      	ldr	r3, [r7, #4]
 8045a18:	689b      	ldr	r3, [r3, #8]
 8045a1a:	2b00      	cmp	r3, #0
 8045a1c:	d10e      	bne.n	8045a3c <HAL_I2C_Init+0x1bc>
 8045a1e:	68fb      	ldr	r3, [r7, #12]
 8045a20:	1e58      	subs	r0, r3, #1
 8045a22:	687b      	ldr	r3, [r7, #4]
 8045a24:	6859      	ldr	r1, [r3, #4]
 8045a26:	460b      	mov	r3, r1
 8045a28:	005b      	lsls	r3, r3, #1
 8045a2a:	440b      	add	r3, r1
 8045a2c:	fbb0 f3f3 	udiv	r3, r0, r3
 8045a30:	3301      	adds	r3, #1
 8045a32:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8045a36:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8045a3a:	e00f      	b.n	8045a5c <HAL_I2C_Init+0x1dc>
 8045a3c:	68fb      	ldr	r3, [r7, #12]
 8045a3e:	1e58      	subs	r0, r3, #1
 8045a40:	687b      	ldr	r3, [r7, #4]
 8045a42:	6859      	ldr	r1, [r3, #4]
 8045a44:	460b      	mov	r3, r1
 8045a46:	009b      	lsls	r3, r3, #2
 8045a48:	440b      	add	r3, r1
 8045a4a:	0099      	lsls	r1, r3, #2
 8045a4c:	440b      	add	r3, r1
 8045a4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8045a52:	3301      	adds	r3, #1
 8045a54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8045a58:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8045a5c:	6879      	ldr	r1, [r7, #4]
 8045a5e:	6809      	ldr	r1, [r1, #0]
 8045a60:	4313      	orrs	r3, r2
 8045a62:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8045a64:	687b      	ldr	r3, [r7, #4]
 8045a66:	681b      	ldr	r3, [r3, #0]
 8045a68:	681b      	ldr	r3, [r3, #0]
 8045a6a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8045a6e:	687b      	ldr	r3, [r7, #4]
 8045a70:	69da      	ldr	r2, [r3, #28]
 8045a72:	687b      	ldr	r3, [r7, #4]
 8045a74:	6a1b      	ldr	r3, [r3, #32]
 8045a76:	431a      	orrs	r2, r3
 8045a78:	687b      	ldr	r3, [r7, #4]
 8045a7a:	681b      	ldr	r3, [r3, #0]
 8045a7c:	430a      	orrs	r2, r1
 8045a7e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8045a80:	687b      	ldr	r3, [r7, #4]
 8045a82:	681b      	ldr	r3, [r3, #0]
 8045a84:	689b      	ldr	r3, [r3, #8]
 8045a86:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8045a8a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8045a8e:	687a      	ldr	r2, [r7, #4]
 8045a90:	6911      	ldr	r1, [r2, #16]
 8045a92:	687a      	ldr	r2, [r7, #4]
 8045a94:	68d2      	ldr	r2, [r2, #12]
 8045a96:	4311      	orrs	r1, r2
 8045a98:	687a      	ldr	r2, [r7, #4]
 8045a9a:	6812      	ldr	r2, [r2, #0]
 8045a9c:	430b      	orrs	r3, r1
 8045a9e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8045aa0:	687b      	ldr	r3, [r7, #4]
 8045aa2:	681b      	ldr	r3, [r3, #0]
 8045aa4:	68db      	ldr	r3, [r3, #12]
 8045aa6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8045aaa:	687b      	ldr	r3, [r7, #4]
 8045aac:	695a      	ldr	r2, [r3, #20]
 8045aae:	687b      	ldr	r3, [r7, #4]
 8045ab0:	699b      	ldr	r3, [r3, #24]
 8045ab2:	431a      	orrs	r2, r3
 8045ab4:	687b      	ldr	r3, [r7, #4]
 8045ab6:	681b      	ldr	r3, [r3, #0]
 8045ab8:	430a      	orrs	r2, r1
 8045aba:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8045abc:	687b      	ldr	r3, [r7, #4]
 8045abe:	681b      	ldr	r3, [r3, #0]
 8045ac0:	681a      	ldr	r2, [r3, #0]
 8045ac2:	687b      	ldr	r3, [r7, #4]
 8045ac4:	681b      	ldr	r3, [r3, #0]
 8045ac6:	f042 0201 	orr.w	r2, r2, #1
 8045aca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8045acc:	687b      	ldr	r3, [r7, #4]
 8045ace:	2200      	movs	r2, #0
 8045ad0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8045ad2:	687b      	ldr	r3, [r7, #4]
 8045ad4:	2220      	movs	r2, #32
 8045ad6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8045ada:	687b      	ldr	r3, [r7, #4]
 8045adc:	2200      	movs	r2, #0
 8045ade:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8045ae0:	687b      	ldr	r3, [r7, #4]
 8045ae2:	2200      	movs	r2, #0
 8045ae4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8045ae8:	2300      	movs	r3, #0
}
 8045aea:	4618      	mov	r0, r3
 8045aec:	3710      	adds	r7, #16
 8045aee:	46bd      	mov	sp, r7
 8045af0:	bd80      	pop	{r7, pc}
 8045af2:	bf00      	nop
 8045af4:	000186a0 	.word	0x000186a0
 8045af8:	001e847f 	.word	0x001e847f
 8045afc:	003d08ff 	.word	0x003d08ff
 8045b00:	431bde83 	.word	0x431bde83
 8045b04:	10624dd3 	.word	0x10624dd3

08045b08 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8045b08:	b480      	push	{r7}
 8045b0a:	b083      	sub	sp, #12
 8045b0c:	af00      	add	r7, sp, #0
 8045b0e:	6078      	str	r0, [r7, #4]
 8045b10:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8045b12:	687b      	ldr	r3, [r7, #4]
 8045b14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8045b18:	b2db      	uxtb	r3, r3
 8045b1a:	2b20      	cmp	r3, #32
 8045b1c:	d129      	bne.n	8045b72 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8045b1e:	687b      	ldr	r3, [r7, #4]
 8045b20:	2224      	movs	r2, #36	; 0x24
 8045b22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8045b26:	687b      	ldr	r3, [r7, #4]
 8045b28:	681b      	ldr	r3, [r3, #0]
 8045b2a:	681a      	ldr	r2, [r3, #0]
 8045b2c:	687b      	ldr	r3, [r7, #4]
 8045b2e:	681b      	ldr	r3, [r3, #0]
 8045b30:	f022 0201 	bic.w	r2, r2, #1
 8045b34:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8045b36:	687b      	ldr	r3, [r7, #4]
 8045b38:	681b      	ldr	r3, [r3, #0]
 8045b3a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8045b3c:	687b      	ldr	r3, [r7, #4]
 8045b3e:	681b      	ldr	r3, [r3, #0]
 8045b40:	f022 0210 	bic.w	r2, r2, #16
 8045b44:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8045b46:	687b      	ldr	r3, [r7, #4]
 8045b48:	681b      	ldr	r3, [r3, #0]
 8045b4a:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8045b4c:	687b      	ldr	r3, [r7, #4]
 8045b4e:	681b      	ldr	r3, [r3, #0]
 8045b50:	683a      	ldr	r2, [r7, #0]
 8045b52:	430a      	orrs	r2, r1
 8045b54:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8045b56:	687b      	ldr	r3, [r7, #4]
 8045b58:	681b      	ldr	r3, [r3, #0]
 8045b5a:	681a      	ldr	r2, [r3, #0]
 8045b5c:	687b      	ldr	r3, [r7, #4]
 8045b5e:	681b      	ldr	r3, [r3, #0]
 8045b60:	f042 0201 	orr.w	r2, r2, #1
 8045b64:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8045b66:	687b      	ldr	r3, [r7, #4]
 8045b68:	2220      	movs	r2, #32
 8045b6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8045b6e:	2300      	movs	r3, #0
 8045b70:	e000      	b.n	8045b74 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8045b72:	2302      	movs	r3, #2
  }
}
 8045b74:	4618      	mov	r0, r3
 8045b76:	370c      	adds	r7, #12
 8045b78:	46bd      	mov	sp, r7
 8045b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8045b7e:	4770      	bx	lr

08045b80 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8045b80:	b480      	push	{r7}
 8045b82:	b085      	sub	sp, #20
 8045b84:	af00      	add	r7, sp, #0
 8045b86:	6078      	str	r0, [r7, #4]
 8045b88:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8045b8a:	2300      	movs	r3, #0
 8045b8c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8045b8e:	687b      	ldr	r3, [r7, #4]
 8045b90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8045b94:	b2db      	uxtb	r3, r3
 8045b96:	2b20      	cmp	r3, #32
 8045b98:	d12a      	bne.n	8045bf0 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8045b9a:	687b      	ldr	r3, [r7, #4]
 8045b9c:	2224      	movs	r2, #36	; 0x24
 8045b9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8045ba2:	687b      	ldr	r3, [r7, #4]
 8045ba4:	681b      	ldr	r3, [r3, #0]
 8045ba6:	681a      	ldr	r2, [r3, #0]
 8045ba8:	687b      	ldr	r3, [r7, #4]
 8045baa:	681b      	ldr	r3, [r3, #0]
 8045bac:	f022 0201 	bic.w	r2, r2, #1
 8045bb0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8045bb2:	687b      	ldr	r3, [r7, #4]
 8045bb4:	681b      	ldr	r3, [r3, #0]
 8045bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8045bb8:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8045bba:	89fb      	ldrh	r3, [r7, #14]
 8045bbc:	f023 030f 	bic.w	r3, r3, #15
 8045bc0:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8045bc2:	683b      	ldr	r3, [r7, #0]
 8045bc4:	b29a      	uxth	r2, r3
 8045bc6:	89fb      	ldrh	r3, [r7, #14]
 8045bc8:	4313      	orrs	r3, r2
 8045bca:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8045bcc:	687b      	ldr	r3, [r7, #4]
 8045bce:	681b      	ldr	r3, [r3, #0]
 8045bd0:	89fa      	ldrh	r2, [r7, #14]
 8045bd2:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8045bd4:	687b      	ldr	r3, [r7, #4]
 8045bd6:	681b      	ldr	r3, [r3, #0]
 8045bd8:	681a      	ldr	r2, [r3, #0]
 8045bda:	687b      	ldr	r3, [r7, #4]
 8045bdc:	681b      	ldr	r3, [r3, #0]
 8045bde:	f042 0201 	orr.w	r2, r2, #1
 8045be2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8045be4:	687b      	ldr	r3, [r7, #4]
 8045be6:	2220      	movs	r2, #32
 8045be8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8045bec:	2300      	movs	r3, #0
 8045bee:	e000      	b.n	8045bf2 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8045bf0:	2302      	movs	r3, #2
  }
}
 8045bf2:	4618      	mov	r0, r3
 8045bf4:	3714      	adds	r7, #20
 8045bf6:	46bd      	mov	sp, r7
 8045bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8045bfc:	4770      	bx	lr
	...

08045c00 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8045c00:	b580      	push	{r7, lr}
 8045c02:	b084      	sub	sp, #16
 8045c04:	af00      	add	r7, sp, #0
 8045c06:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8045c08:	687b      	ldr	r3, [r7, #4]
 8045c0a:	2b00      	cmp	r3, #0
 8045c0c:	d101      	bne.n	8045c12 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8045c0e:	2301      	movs	r3, #1
 8045c10:	e0bf      	b.n	8045d92 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8045c12:	687b      	ldr	r3, [r7, #4]
 8045c14:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8045c18:	b2db      	uxtb	r3, r3
 8045c1a:	2b00      	cmp	r3, #0
 8045c1c:	d106      	bne.n	8045c2c <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8045c1e:	687b      	ldr	r3, [r7, #4]
 8045c20:	2200      	movs	r2, #0
 8045c22:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8045c26:	6878      	ldr	r0, [r7, #4]
 8045c28:	f7fb fa2c 	bl	8041084 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8045c2c:	687b      	ldr	r3, [r7, #4]
 8045c2e:	2202      	movs	r2, #2
 8045c30:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8045c34:	687b      	ldr	r3, [r7, #4]
 8045c36:	681b      	ldr	r3, [r3, #0]
 8045c38:	699a      	ldr	r2, [r3, #24]
 8045c3a:	687b      	ldr	r3, [r7, #4]
 8045c3c:	681b      	ldr	r3, [r3, #0]
 8045c3e:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8045c42:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8045c44:	687b      	ldr	r3, [r7, #4]
 8045c46:	681b      	ldr	r3, [r3, #0]
 8045c48:	6999      	ldr	r1, [r3, #24]
 8045c4a:	687b      	ldr	r3, [r7, #4]
 8045c4c:	685a      	ldr	r2, [r3, #4]
 8045c4e:	687b      	ldr	r3, [r7, #4]
 8045c50:	689b      	ldr	r3, [r3, #8]
 8045c52:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8045c54:	687b      	ldr	r3, [r7, #4]
 8045c56:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8045c58:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8045c5a:	687b      	ldr	r3, [r7, #4]
 8045c5c:	691b      	ldr	r3, [r3, #16]
 8045c5e:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8045c60:	687b      	ldr	r3, [r7, #4]
 8045c62:	681b      	ldr	r3, [r3, #0]
 8045c64:	430a      	orrs	r2, r1
 8045c66:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8045c68:	687b      	ldr	r3, [r7, #4]
 8045c6a:	681b      	ldr	r3, [r3, #0]
 8045c6c:	6899      	ldr	r1, [r3, #8]
 8045c6e:	687b      	ldr	r3, [r7, #4]
 8045c70:	681a      	ldr	r2, [r3, #0]
 8045c72:	4b4a      	ldr	r3, [pc, #296]	; (8045d9c <HAL_LTDC_Init+0x19c>)
 8045c74:	400b      	ands	r3, r1
 8045c76:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8045c78:	687b      	ldr	r3, [r7, #4]
 8045c7a:	695b      	ldr	r3, [r3, #20]
 8045c7c:	041b      	lsls	r3, r3, #16
 8045c7e:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8045c80:	687b      	ldr	r3, [r7, #4]
 8045c82:	681b      	ldr	r3, [r3, #0]
 8045c84:	6899      	ldr	r1, [r3, #8]
 8045c86:	687b      	ldr	r3, [r7, #4]
 8045c88:	699a      	ldr	r2, [r3, #24]
 8045c8a:	68fb      	ldr	r3, [r7, #12]
 8045c8c:	431a      	orrs	r2, r3
 8045c8e:	687b      	ldr	r3, [r7, #4]
 8045c90:	681b      	ldr	r3, [r3, #0]
 8045c92:	430a      	orrs	r2, r1
 8045c94:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8045c96:	687b      	ldr	r3, [r7, #4]
 8045c98:	681b      	ldr	r3, [r3, #0]
 8045c9a:	68d9      	ldr	r1, [r3, #12]
 8045c9c:	687b      	ldr	r3, [r7, #4]
 8045c9e:	681a      	ldr	r2, [r3, #0]
 8045ca0:	4b3e      	ldr	r3, [pc, #248]	; (8045d9c <HAL_LTDC_Init+0x19c>)
 8045ca2:	400b      	ands	r3, r1
 8045ca4:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8045ca6:	687b      	ldr	r3, [r7, #4]
 8045ca8:	69db      	ldr	r3, [r3, #28]
 8045caa:	041b      	lsls	r3, r3, #16
 8045cac:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8045cae:	687b      	ldr	r3, [r7, #4]
 8045cb0:	681b      	ldr	r3, [r3, #0]
 8045cb2:	68d9      	ldr	r1, [r3, #12]
 8045cb4:	687b      	ldr	r3, [r7, #4]
 8045cb6:	6a1a      	ldr	r2, [r3, #32]
 8045cb8:	68fb      	ldr	r3, [r7, #12]
 8045cba:	431a      	orrs	r2, r3
 8045cbc:	687b      	ldr	r3, [r7, #4]
 8045cbe:	681b      	ldr	r3, [r3, #0]
 8045cc0:	430a      	orrs	r2, r1
 8045cc2:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8045cc4:	687b      	ldr	r3, [r7, #4]
 8045cc6:	681b      	ldr	r3, [r3, #0]
 8045cc8:	6919      	ldr	r1, [r3, #16]
 8045cca:	687b      	ldr	r3, [r7, #4]
 8045ccc:	681a      	ldr	r2, [r3, #0]
 8045cce:	4b33      	ldr	r3, [pc, #204]	; (8045d9c <HAL_LTDC_Init+0x19c>)
 8045cd0:	400b      	ands	r3, r1
 8045cd2:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8045cd4:	687b      	ldr	r3, [r7, #4]
 8045cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8045cd8:	041b      	lsls	r3, r3, #16
 8045cda:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8045cdc:	687b      	ldr	r3, [r7, #4]
 8045cde:	681b      	ldr	r3, [r3, #0]
 8045ce0:	6919      	ldr	r1, [r3, #16]
 8045ce2:	687b      	ldr	r3, [r7, #4]
 8045ce4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8045ce6:	68fb      	ldr	r3, [r7, #12]
 8045ce8:	431a      	orrs	r2, r3
 8045cea:	687b      	ldr	r3, [r7, #4]
 8045cec:	681b      	ldr	r3, [r3, #0]
 8045cee:	430a      	orrs	r2, r1
 8045cf0:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8045cf2:	687b      	ldr	r3, [r7, #4]
 8045cf4:	681b      	ldr	r3, [r3, #0]
 8045cf6:	6959      	ldr	r1, [r3, #20]
 8045cf8:	687b      	ldr	r3, [r7, #4]
 8045cfa:	681a      	ldr	r2, [r3, #0]
 8045cfc:	4b27      	ldr	r3, [pc, #156]	; (8045d9c <HAL_LTDC_Init+0x19c>)
 8045cfe:	400b      	ands	r3, r1
 8045d00:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8045d02:	687b      	ldr	r3, [r7, #4]
 8045d04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8045d06:	041b      	lsls	r3, r3, #16
 8045d08:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8045d0a:	687b      	ldr	r3, [r7, #4]
 8045d0c:	681b      	ldr	r3, [r3, #0]
 8045d0e:	6959      	ldr	r1, [r3, #20]
 8045d10:	687b      	ldr	r3, [r7, #4]
 8045d12:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8045d14:	68fb      	ldr	r3, [r7, #12]
 8045d16:	431a      	orrs	r2, r3
 8045d18:	687b      	ldr	r3, [r7, #4]
 8045d1a:	681b      	ldr	r3, [r3, #0]
 8045d1c:	430a      	orrs	r2, r1
 8045d1e:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8045d20:	687b      	ldr	r3, [r7, #4]
 8045d22:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8045d26:	021b      	lsls	r3, r3, #8
 8045d28:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8045d2a:	687b      	ldr	r3, [r7, #4]
 8045d2c:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8045d30:	041b      	lsls	r3, r3, #16
 8045d32:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8045d34:	687b      	ldr	r3, [r7, #4]
 8045d36:	681b      	ldr	r3, [r3, #0]
 8045d38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8045d3a:	687b      	ldr	r3, [r7, #4]
 8045d3c:	681b      	ldr	r3, [r3, #0]
 8045d3e:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8045d42:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8045d44:	687b      	ldr	r3, [r7, #4]
 8045d46:	681b      	ldr	r3, [r3, #0]
 8045d48:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8045d4a:	68ba      	ldr	r2, [r7, #8]
 8045d4c:	68fb      	ldr	r3, [r7, #12]
 8045d4e:	4313      	orrs	r3, r2
 8045d50:	687a      	ldr	r2, [r7, #4]
 8045d52:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8045d56:	431a      	orrs	r2, r3
 8045d58:	687b      	ldr	r3, [r7, #4]
 8045d5a:	681b      	ldr	r3, [r3, #0]
 8045d5c:	430a      	orrs	r2, r1
 8045d5e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8045d60:	687b      	ldr	r3, [r7, #4]
 8045d62:	681b      	ldr	r3, [r3, #0]
 8045d64:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8045d66:	687b      	ldr	r3, [r7, #4]
 8045d68:	681b      	ldr	r3, [r3, #0]
 8045d6a:	f042 0206 	orr.w	r2, r2, #6
 8045d6e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8045d70:	687b      	ldr	r3, [r7, #4]
 8045d72:	681b      	ldr	r3, [r3, #0]
 8045d74:	699a      	ldr	r2, [r3, #24]
 8045d76:	687b      	ldr	r3, [r7, #4]
 8045d78:	681b      	ldr	r3, [r3, #0]
 8045d7a:	f042 0201 	orr.w	r2, r2, #1
 8045d7e:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8045d80:	687b      	ldr	r3, [r7, #4]
 8045d82:	2200      	movs	r2, #0
 8045d84:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8045d88:	687b      	ldr	r3, [r7, #4]
 8045d8a:	2201      	movs	r2, #1
 8045d8c:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8045d90:	2300      	movs	r3, #0
}
 8045d92:	4618      	mov	r0, r3
 8045d94:	3710      	adds	r7, #16
 8045d96:	46bd      	mov	sp, r7
 8045d98:	bd80      	pop	{r7, pc}
 8045d9a:	bf00      	nop
 8045d9c:	f000f800 	.word	0xf000f800

08045da0 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8045da0:	b580      	push	{r7, lr}
 8045da2:	b084      	sub	sp, #16
 8045da4:	af00      	add	r7, sp, #0
 8045da6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8045da8:	687b      	ldr	r3, [r7, #4]
 8045daa:	681b      	ldr	r3, [r3, #0]
 8045dac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8045dae:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8045db0:	687b      	ldr	r3, [r7, #4]
 8045db2:	681b      	ldr	r3, [r3, #0]
 8045db4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8045db6:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8045db8:	68fb      	ldr	r3, [r7, #12]
 8045dba:	f003 0304 	and.w	r3, r3, #4
 8045dbe:	2b00      	cmp	r3, #0
 8045dc0:	d023      	beq.n	8045e0a <HAL_LTDC_IRQHandler+0x6a>
 8045dc2:	68bb      	ldr	r3, [r7, #8]
 8045dc4:	f003 0304 	and.w	r3, r3, #4
 8045dc8:	2b00      	cmp	r3, #0
 8045dca:	d01e      	beq.n	8045e0a <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8045dcc:	687b      	ldr	r3, [r7, #4]
 8045dce:	681b      	ldr	r3, [r3, #0]
 8045dd0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8045dd2:	687b      	ldr	r3, [r7, #4]
 8045dd4:	681b      	ldr	r3, [r3, #0]
 8045dd6:	f022 0204 	bic.w	r2, r2, #4
 8045dda:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8045ddc:	687b      	ldr	r3, [r7, #4]
 8045dde:	681b      	ldr	r3, [r3, #0]
 8045de0:	2204      	movs	r2, #4
 8045de2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8045de4:	687b      	ldr	r3, [r7, #4]
 8045de6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8045dea:	f043 0201 	orr.w	r2, r3, #1
 8045dee:	687b      	ldr	r3, [r7, #4]
 8045df0:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8045df4:	687b      	ldr	r3, [r7, #4]
 8045df6:	2204      	movs	r2, #4
 8045df8:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8045dfc:	687b      	ldr	r3, [r7, #4]
 8045dfe:	2200      	movs	r2, #0
 8045e00:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8045e04:	6878      	ldr	r0, [r7, #4]
 8045e06:	f000 f86f 	bl	8045ee8 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 8045e0a:	68fb      	ldr	r3, [r7, #12]
 8045e0c:	f003 0302 	and.w	r3, r3, #2
 8045e10:	2b00      	cmp	r3, #0
 8045e12:	d023      	beq.n	8045e5c <HAL_LTDC_IRQHandler+0xbc>
 8045e14:	68bb      	ldr	r3, [r7, #8]
 8045e16:	f003 0302 	and.w	r3, r3, #2
 8045e1a:	2b00      	cmp	r3, #0
 8045e1c:	d01e      	beq.n	8045e5c <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8045e1e:	687b      	ldr	r3, [r7, #4]
 8045e20:	681b      	ldr	r3, [r3, #0]
 8045e22:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8045e24:	687b      	ldr	r3, [r7, #4]
 8045e26:	681b      	ldr	r3, [r3, #0]
 8045e28:	f022 0202 	bic.w	r2, r2, #2
 8045e2c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8045e2e:	687b      	ldr	r3, [r7, #4]
 8045e30:	681b      	ldr	r3, [r3, #0]
 8045e32:	2202      	movs	r2, #2
 8045e34:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8045e36:	687b      	ldr	r3, [r7, #4]
 8045e38:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8045e3c:	f043 0202 	orr.w	r2, r3, #2
 8045e40:	687b      	ldr	r3, [r7, #4]
 8045e42:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8045e46:	687b      	ldr	r3, [r7, #4]
 8045e48:	2204      	movs	r2, #4
 8045e4a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8045e4e:	687b      	ldr	r3, [r7, #4]
 8045e50:	2200      	movs	r2, #0
 8045e52:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8045e56:	6878      	ldr	r0, [r7, #4]
 8045e58:	f000 f846 	bl	8045ee8 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8045e5c:	68fb      	ldr	r3, [r7, #12]
 8045e5e:	f003 0301 	and.w	r3, r3, #1
 8045e62:	2b00      	cmp	r3, #0
 8045e64:	d01b      	beq.n	8045e9e <HAL_LTDC_IRQHandler+0xfe>
 8045e66:	68bb      	ldr	r3, [r7, #8]
 8045e68:	f003 0301 	and.w	r3, r3, #1
 8045e6c:	2b00      	cmp	r3, #0
 8045e6e:	d016      	beq.n	8045e9e <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8045e70:	687b      	ldr	r3, [r7, #4]
 8045e72:	681b      	ldr	r3, [r3, #0]
 8045e74:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8045e76:	687b      	ldr	r3, [r7, #4]
 8045e78:	681b      	ldr	r3, [r3, #0]
 8045e7a:	f022 0201 	bic.w	r2, r2, #1
 8045e7e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8045e80:	687b      	ldr	r3, [r7, #4]
 8045e82:	681b      	ldr	r3, [r3, #0]
 8045e84:	2201      	movs	r2, #1
 8045e86:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8045e88:	687b      	ldr	r3, [r7, #4]
 8045e8a:	2201      	movs	r2, #1
 8045e8c:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8045e90:	687b      	ldr	r3, [r7, #4]
 8045e92:	2200      	movs	r2, #0
 8045e94:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8045e98:	6878      	ldr	r0, [r7, #4]
 8045e9a:	f000 f82f 	bl	8045efc <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8045e9e:	68fb      	ldr	r3, [r7, #12]
 8045ea0:	f003 0308 	and.w	r3, r3, #8
 8045ea4:	2b00      	cmp	r3, #0
 8045ea6:	d01b      	beq.n	8045ee0 <HAL_LTDC_IRQHandler+0x140>
 8045ea8:	68bb      	ldr	r3, [r7, #8]
 8045eaa:	f003 0308 	and.w	r3, r3, #8
 8045eae:	2b00      	cmp	r3, #0
 8045eb0:	d016      	beq.n	8045ee0 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8045eb2:	687b      	ldr	r3, [r7, #4]
 8045eb4:	681b      	ldr	r3, [r3, #0]
 8045eb6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8045eb8:	687b      	ldr	r3, [r7, #4]
 8045eba:	681b      	ldr	r3, [r3, #0]
 8045ebc:	f022 0208 	bic.w	r2, r2, #8
 8045ec0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8045ec2:	687b      	ldr	r3, [r7, #4]
 8045ec4:	681b      	ldr	r3, [r3, #0]
 8045ec6:	2208      	movs	r2, #8
 8045ec8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8045eca:	687b      	ldr	r3, [r7, #4]
 8045ecc:	2201      	movs	r2, #1
 8045ece:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8045ed2:	687b      	ldr	r3, [r7, #4]
 8045ed4:	2200      	movs	r2, #0
 8045ed6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 8045eda:	6878      	ldr	r0, [r7, #4]
 8045edc:	f000 f818 	bl	8045f10 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 8045ee0:	bf00      	nop
 8045ee2:	3710      	adds	r7, #16
 8045ee4:	46bd      	mov	sp, r7
 8045ee6:	bd80      	pop	{r7, pc}

08045ee8 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8045ee8:	b480      	push	{r7}
 8045eea:	b083      	sub	sp, #12
 8045eec:	af00      	add	r7, sp, #0
 8045eee:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8045ef0:	bf00      	nop
 8045ef2:	370c      	adds	r7, #12
 8045ef4:	46bd      	mov	sp, r7
 8045ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8045efa:	4770      	bx	lr

08045efc <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8045efc:	b480      	push	{r7}
 8045efe:	b083      	sub	sp, #12
 8045f00:	af00      	add	r7, sp, #0
 8045f02:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8045f04:	bf00      	nop
 8045f06:	370c      	adds	r7, #12
 8045f08:	46bd      	mov	sp, r7
 8045f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8045f0e:	4770      	bx	lr

08045f10 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8045f10:	b480      	push	{r7}
 8045f12:	b083      	sub	sp, #12
 8045f14:	af00      	add	r7, sp, #0
 8045f16:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8045f18:	bf00      	nop
 8045f1a:	370c      	adds	r7, #12
 8045f1c:	46bd      	mov	sp, r7
 8045f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8045f22:	4770      	bx	lr

08045f24 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8045f24:	b5b0      	push	{r4, r5, r7, lr}
 8045f26:	b084      	sub	sp, #16
 8045f28:	af00      	add	r7, sp, #0
 8045f2a:	60f8      	str	r0, [r7, #12]
 8045f2c:	60b9      	str	r1, [r7, #8]
 8045f2e:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8045f30:	68fb      	ldr	r3, [r7, #12]
 8045f32:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8045f36:	2b01      	cmp	r3, #1
 8045f38:	d101      	bne.n	8045f3e <HAL_LTDC_ConfigLayer+0x1a>
 8045f3a:	2302      	movs	r3, #2
 8045f3c:	e02c      	b.n	8045f98 <HAL_LTDC_ConfigLayer+0x74>
 8045f3e:	68fb      	ldr	r3, [r7, #12]
 8045f40:	2201      	movs	r2, #1
 8045f42:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8045f46:	68fb      	ldr	r3, [r7, #12]
 8045f48:	2202      	movs	r2, #2
 8045f4a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8045f4e:	68fa      	ldr	r2, [r7, #12]
 8045f50:	687b      	ldr	r3, [r7, #4]
 8045f52:	2134      	movs	r1, #52	; 0x34
 8045f54:	fb01 f303 	mul.w	r3, r1, r3
 8045f58:	4413      	add	r3, r2
 8045f5a:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8045f5e:	68bb      	ldr	r3, [r7, #8]
 8045f60:	4614      	mov	r4, r2
 8045f62:	461d      	mov	r5, r3
 8045f64:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8045f66:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8045f68:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8045f6a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8045f6c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8045f6e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8045f70:	682b      	ldr	r3, [r5, #0]
 8045f72:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8045f74:	687a      	ldr	r2, [r7, #4]
 8045f76:	68b9      	ldr	r1, [r7, #8]
 8045f78:	68f8      	ldr	r0, [r7, #12]
 8045f7a:	f000 f8b9 	bl	80460f0 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8045f7e:	68fb      	ldr	r3, [r7, #12]
 8045f80:	681b      	ldr	r3, [r3, #0]
 8045f82:	2201      	movs	r2, #1
 8045f84:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8045f86:	68fb      	ldr	r3, [r7, #12]
 8045f88:	2201      	movs	r2, #1
 8045f8a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8045f8e:	68fb      	ldr	r3, [r7, #12]
 8045f90:	2200      	movs	r2, #0
 8045f92:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8045f96:	2300      	movs	r3, #0
}
 8045f98:	4618      	mov	r0, r3
 8045f9a:	3710      	adds	r7, #16
 8045f9c:	46bd      	mov	sp, r7
 8045f9e:	bdb0      	pop	{r4, r5, r7, pc}

08045fa0 <HAL_LTDC_ConfigColorKeying>:
  *                   This parameter can be one of the following values:
  *                   LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigColorKeying(LTDC_HandleTypeDef *hltdc, uint32_t RGBValue, uint32_t LayerIdx)
{
 8045fa0:	b480      	push	{r7}
 8045fa2:	b085      	sub	sp, #20
 8045fa4:	af00      	add	r7, sp, #0
 8045fa6:	60f8      	str	r0, [r7, #12]
 8045fa8:	60b9      	str	r1, [r7, #8]
 8045faa:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8045fac:	68fb      	ldr	r3, [r7, #12]
 8045fae:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8045fb2:	2b01      	cmp	r3, #1
 8045fb4:	d101      	bne.n	8045fba <HAL_LTDC_ConfigColorKeying+0x1a>
 8045fb6:	2302      	movs	r3, #2
 8045fb8:	e030      	b.n	804601c <HAL_LTDC_ConfigColorKeying+0x7c>
 8045fba:	68fb      	ldr	r3, [r7, #12]
 8045fbc:	2201      	movs	r2, #1
 8045fbe:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8045fc2:	68fb      	ldr	r3, [r7, #12]
 8045fc4:	2202      	movs	r2, #2
 8045fc6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the default color values */
  LTDC_LAYER(hltdc, LayerIdx)->CKCR &=  ~(LTDC_LxCKCR_CKBLUE | LTDC_LxCKCR_CKGREEN | LTDC_LxCKCR_CKRED);
 8045fca:	68fb      	ldr	r3, [r7, #12]
 8045fcc:	681b      	ldr	r3, [r3, #0]
 8045fce:	461a      	mov	r2, r3
 8045fd0:	687b      	ldr	r3, [r7, #4]
 8045fd2:	01db      	lsls	r3, r3, #7
 8045fd4:	4413      	add	r3, r2
 8045fd6:	3384      	adds	r3, #132	; 0x84
 8045fd8:	68db      	ldr	r3, [r3, #12]
 8045fda:	68fa      	ldr	r2, [r7, #12]
 8045fdc:	6812      	ldr	r2, [r2, #0]
 8045fde:	4611      	mov	r1, r2
 8045fe0:	687a      	ldr	r2, [r7, #4]
 8045fe2:	01d2      	lsls	r2, r2, #7
 8045fe4:	440a      	add	r2, r1
 8045fe6:	3284      	adds	r2, #132	; 0x84
 8045fe8:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8045fec:	60d3      	str	r3, [r2, #12]
  LTDC_LAYER(hltdc, LayerIdx)->CKCR  = RGBValue;
 8045fee:	68fb      	ldr	r3, [r7, #12]
 8045ff0:	681b      	ldr	r3, [r3, #0]
 8045ff2:	461a      	mov	r2, r3
 8045ff4:	687b      	ldr	r3, [r7, #4]
 8045ff6:	01db      	lsls	r3, r3, #7
 8045ff8:	4413      	add	r3, r2
 8045ffa:	3384      	adds	r3, #132	; 0x84
 8045ffc:	461a      	mov	r2, r3
 8045ffe:	68bb      	ldr	r3, [r7, #8]
 8046000:	60d3      	str	r3, [r2, #12]

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8046002:	68fb      	ldr	r3, [r7, #12]
 8046004:	681b      	ldr	r3, [r3, #0]
 8046006:	2201      	movs	r2, #1
 8046008:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 804600a:	68fb      	ldr	r3, [r7, #12]
 804600c:	2201      	movs	r2, #1
 804600e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8046012:	68fb      	ldr	r3, [r7, #12]
 8046014:	2200      	movs	r2, #0
 8046016:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 804601a:	2300      	movs	r3, #0
}
 804601c:	4618      	mov	r0, r3
 804601e:	3714      	adds	r7, #20
 8046020:	46bd      	mov	sp, r7
 8046022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8046026:	4770      	bx	lr

08046028 <HAL_LTDC_EnableColorKeying>:
  *                   This parameter can be one of the following values:
  *                   LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_EnableColorKeying(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{
 8046028:	b480      	push	{r7}
 804602a:	b083      	sub	sp, #12
 804602c:	af00      	add	r7, sp, #0
 804602e:	6078      	str	r0, [r7, #4]
 8046030:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8046032:	687b      	ldr	r3, [r7, #4]
 8046034:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8046038:	2b01      	cmp	r3, #1
 804603a:	d101      	bne.n	8046040 <HAL_LTDC_EnableColorKeying+0x18>
 804603c:	2302      	movs	r3, #2
 804603e:	e026      	b.n	804608e <HAL_LTDC_EnableColorKeying+0x66>
 8046040:	687b      	ldr	r3, [r7, #4]
 8046042:	2201      	movs	r2, #1
 8046044:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8046048:	687b      	ldr	r3, [r7, #4]
 804604a:	2202      	movs	r2, #2
 804604c:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Enable LTDC color keying by setting COLKEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_COLKEN;
 8046050:	687b      	ldr	r3, [r7, #4]
 8046052:	681b      	ldr	r3, [r3, #0]
 8046054:	461a      	mov	r2, r3
 8046056:	683b      	ldr	r3, [r7, #0]
 8046058:	01db      	lsls	r3, r3, #7
 804605a:	4413      	add	r3, r2
 804605c:	3384      	adds	r3, #132	; 0x84
 804605e:	681b      	ldr	r3, [r3, #0]
 8046060:	687a      	ldr	r2, [r7, #4]
 8046062:	6812      	ldr	r2, [r2, #0]
 8046064:	4611      	mov	r1, r2
 8046066:	683a      	ldr	r2, [r7, #0]
 8046068:	01d2      	lsls	r2, r2, #7
 804606a:	440a      	add	r2, r1
 804606c:	3284      	adds	r2, #132	; 0x84
 804606e:	f043 0302 	orr.w	r3, r3, #2
 8046072:	6013      	str	r3, [r2, #0]

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8046074:	687b      	ldr	r3, [r7, #4]
 8046076:	681b      	ldr	r3, [r3, #0]
 8046078:	2201      	movs	r2, #1
 804607a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 804607c:	687b      	ldr	r3, [r7, #4]
 804607e:	2201      	movs	r2, #1
 8046080:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8046084:	687b      	ldr	r3, [r7, #4]
 8046086:	2200      	movs	r2, #0
 8046088:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 804608c:	2300      	movs	r3, #0
}
 804608e:	4618      	mov	r0, r3
 8046090:	370c      	adds	r7, #12
 8046092:	46bd      	mov	sp, r7
 8046094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8046098:	4770      	bx	lr
	...

0804609c <HAL_LTDC_EnableDither>:
  *                the configuration information for the LTDC.
  * @retval  HAL status
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
 804609c:	b480      	push	{r7}
 804609e:	b083      	sub	sp, #12
 80460a0:	af00      	add	r7, sp, #0
 80460a2:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 80460a4:	687b      	ldr	r3, [r7, #4]
 80460a6:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 80460aa:	2b01      	cmp	r3, #1
 80460ac:	d101      	bne.n	80460b2 <HAL_LTDC_EnableDither+0x16>
 80460ae:	2302      	movs	r3, #2
 80460b0:	e016      	b.n	80460e0 <HAL_LTDC_EnableDither+0x44>
 80460b2:	687b      	ldr	r3, [r7, #4]
 80460b4:	2201      	movs	r2, #1
 80460b6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80460ba:	687b      	ldr	r3, [r7, #4]
 80460bc:	2202      	movs	r2, #2
 80460be:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 80460c2:	4b0a      	ldr	r3, [pc, #40]	; (80460ec <HAL_LTDC_EnableDither+0x50>)
 80460c4:	699b      	ldr	r3, [r3, #24]
 80460c6:	4a09      	ldr	r2, [pc, #36]	; (80460ec <HAL_LTDC_EnableDither+0x50>)
 80460c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80460cc:	6193      	str	r3, [r2, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80460ce:	687b      	ldr	r3, [r7, #4]
 80460d0:	2201      	movs	r2, #1
 80460d2:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80460d6:	687b      	ldr	r3, [r7, #4]
 80460d8:	2200      	movs	r2, #0
 80460da:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 80460de:	2300      	movs	r3, #0
}
 80460e0:	4618      	mov	r0, r3
 80460e2:	370c      	adds	r7, #12
 80460e4:	46bd      	mov	sp, r7
 80460e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80460ea:	4770      	bx	lr
 80460ec:	40016800 	.word	0x40016800

080460f0 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80460f0:	b480      	push	{r7}
 80460f2:	b089      	sub	sp, #36	; 0x24
 80460f4:	af00      	add	r7, sp, #0
 80460f6:	60f8      	str	r0, [r7, #12]
 80460f8:	60b9      	str	r1, [r7, #8]
 80460fa:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80460fc:	68bb      	ldr	r3, [r7, #8]
 80460fe:	685a      	ldr	r2, [r3, #4]
 8046100:	68fb      	ldr	r3, [r7, #12]
 8046102:	681b      	ldr	r3, [r3, #0]
 8046104:	68db      	ldr	r3, [r3, #12]
 8046106:	0c1b      	lsrs	r3, r3, #16
 8046108:	f3c3 030b 	ubfx	r3, r3, #0, #12
 804610c:	4413      	add	r3, r2
 804610e:	041b      	lsls	r3, r3, #16
 8046110:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8046112:	68fb      	ldr	r3, [r7, #12]
 8046114:	681b      	ldr	r3, [r3, #0]
 8046116:	461a      	mov	r2, r3
 8046118:	687b      	ldr	r3, [r7, #4]
 804611a:	01db      	lsls	r3, r3, #7
 804611c:	4413      	add	r3, r2
 804611e:	3384      	adds	r3, #132	; 0x84
 8046120:	685b      	ldr	r3, [r3, #4]
 8046122:	68fa      	ldr	r2, [r7, #12]
 8046124:	6812      	ldr	r2, [r2, #0]
 8046126:	4611      	mov	r1, r2
 8046128:	687a      	ldr	r2, [r7, #4]
 804612a:	01d2      	lsls	r2, r2, #7
 804612c:	440a      	add	r2, r1
 804612e:	3284      	adds	r2, #132	; 0x84
 8046130:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8046134:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8046136:	68bb      	ldr	r3, [r7, #8]
 8046138:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 804613a:	68fb      	ldr	r3, [r7, #12]
 804613c:	681b      	ldr	r3, [r3, #0]
 804613e:	68db      	ldr	r3, [r3, #12]
 8046140:	0c1b      	lsrs	r3, r3, #16
 8046142:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8046146:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8046148:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 804614a:	68fb      	ldr	r3, [r7, #12]
 804614c:	681b      	ldr	r3, [r3, #0]
 804614e:	4619      	mov	r1, r3
 8046150:	687b      	ldr	r3, [r7, #4]
 8046152:	01db      	lsls	r3, r3, #7
 8046154:	440b      	add	r3, r1
 8046156:	3384      	adds	r3, #132	; 0x84
 8046158:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 804615a:	69fb      	ldr	r3, [r7, #28]
 804615c:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 804615e:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8046160:	68bb      	ldr	r3, [r7, #8]
 8046162:	68da      	ldr	r2, [r3, #12]
 8046164:	68fb      	ldr	r3, [r7, #12]
 8046166:	681b      	ldr	r3, [r3, #0]
 8046168:	68db      	ldr	r3, [r3, #12]
 804616a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 804616e:	4413      	add	r3, r2
 8046170:	041b      	lsls	r3, r3, #16
 8046172:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8046174:	68fb      	ldr	r3, [r7, #12]
 8046176:	681b      	ldr	r3, [r3, #0]
 8046178:	461a      	mov	r2, r3
 804617a:	687b      	ldr	r3, [r7, #4]
 804617c:	01db      	lsls	r3, r3, #7
 804617e:	4413      	add	r3, r2
 8046180:	3384      	adds	r3, #132	; 0x84
 8046182:	689b      	ldr	r3, [r3, #8]
 8046184:	68fa      	ldr	r2, [r7, #12]
 8046186:	6812      	ldr	r2, [r2, #0]
 8046188:	4611      	mov	r1, r2
 804618a:	687a      	ldr	r2, [r7, #4]
 804618c:	01d2      	lsls	r2, r2, #7
 804618e:	440a      	add	r2, r1
 8046190:	3284      	adds	r2, #132	; 0x84
 8046192:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8046196:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8046198:	68bb      	ldr	r3, [r7, #8]
 804619a:	689a      	ldr	r2, [r3, #8]
 804619c:	68fb      	ldr	r3, [r7, #12]
 804619e:	681b      	ldr	r3, [r3, #0]
 80461a0:	68db      	ldr	r3, [r3, #12]
 80461a2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80461a6:	4413      	add	r3, r2
 80461a8:	1c5a      	adds	r2, r3, #1
 80461aa:	68fb      	ldr	r3, [r7, #12]
 80461ac:	681b      	ldr	r3, [r3, #0]
 80461ae:	4619      	mov	r1, r3
 80461b0:	687b      	ldr	r3, [r7, #4]
 80461b2:	01db      	lsls	r3, r3, #7
 80461b4:	440b      	add	r3, r1
 80461b6:	3384      	adds	r3, #132	; 0x84
 80461b8:	4619      	mov	r1, r3
 80461ba:	69fb      	ldr	r3, [r7, #28]
 80461bc:	4313      	orrs	r3, r2
 80461be:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80461c0:	68fb      	ldr	r3, [r7, #12]
 80461c2:	681b      	ldr	r3, [r3, #0]
 80461c4:	461a      	mov	r2, r3
 80461c6:	687b      	ldr	r3, [r7, #4]
 80461c8:	01db      	lsls	r3, r3, #7
 80461ca:	4413      	add	r3, r2
 80461cc:	3384      	adds	r3, #132	; 0x84
 80461ce:	691b      	ldr	r3, [r3, #16]
 80461d0:	68fa      	ldr	r2, [r7, #12]
 80461d2:	6812      	ldr	r2, [r2, #0]
 80461d4:	4611      	mov	r1, r2
 80461d6:	687a      	ldr	r2, [r7, #4]
 80461d8:	01d2      	lsls	r2, r2, #7
 80461da:	440a      	add	r2, r1
 80461dc:	3284      	adds	r2, #132	; 0x84
 80461de:	f023 0307 	bic.w	r3, r3, #7
 80461e2:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80461e4:	68fb      	ldr	r3, [r7, #12]
 80461e6:	681b      	ldr	r3, [r3, #0]
 80461e8:	461a      	mov	r2, r3
 80461ea:	687b      	ldr	r3, [r7, #4]
 80461ec:	01db      	lsls	r3, r3, #7
 80461ee:	4413      	add	r3, r2
 80461f0:	3384      	adds	r3, #132	; 0x84
 80461f2:	461a      	mov	r2, r3
 80461f4:	68bb      	ldr	r3, [r7, #8]
 80461f6:	691b      	ldr	r3, [r3, #16]
 80461f8:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 80461fa:	68bb      	ldr	r3, [r7, #8]
 80461fc:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8046200:	021b      	lsls	r3, r3, #8
 8046202:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8046204:	68bb      	ldr	r3, [r7, #8]
 8046206:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 804620a:	041b      	lsls	r3, r3, #16
 804620c:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 804620e:	68bb      	ldr	r3, [r7, #8]
 8046210:	699b      	ldr	r3, [r3, #24]
 8046212:	061b      	lsls	r3, r3, #24
 8046214:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 8046216:	68fb      	ldr	r3, [r7, #12]
 8046218:	681b      	ldr	r3, [r3, #0]
 804621a:	461a      	mov	r2, r3
 804621c:	687b      	ldr	r3, [r7, #4]
 804621e:	01db      	lsls	r3, r3, #7
 8046220:	4413      	add	r3, r2
 8046222:	3384      	adds	r3, #132	; 0x84
 8046224:	699b      	ldr	r3, [r3, #24]
 8046226:	68fb      	ldr	r3, [r7, #12]
 8046228:	681b      	ldr	r3, [r3, #0]
 804622a:	461a      	mov	r2, r3
 804622c:	687b      	ldr	r3, [r7, #4]
 804622e:	01db      	lsls	r3, r3, #7
 8046230:	4413      	add	r3, r2
 8046232:	3384      	adds	r3, #132	; 0x84
 8046234:	461a      	mov	r2, r3
 8046236:	2300      	movs	r3, #0
 8046238:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 804623a:	68bb      	ldr	r3, [r7, #8]
 804623c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8046240:	461a      	mov	r2, r3
 8046242:	69fb      	ldr	r3, [r7, #28]
 8046244:	431a      	orrs	r2, r3
 8046246:	69bb      	ldr	r3, [r7, #24]
 8046248:	431a      	orrs	r2, r3
 804624a:	68fb      	ldr	r3, [r7, #12]
 804624c:	681b      	ldr	r3, [r3, #0]
 804624e:	4619      	mov	r1, r3
 8046250:	687b      	ldr	r3, [r7, #4]
 8046252:	01db      	lsls	r3, r3, #7
 8046254:	440b      	add	r3, r1
 8046256:	3384      	adds	r3, #132	; 0x84
 8046258:	4619      	mov	r1, r3
 804625a:	697b      	ldr	r3, [r7, #20]
 804625c:	4313      	orrs	r3, r2
 804625e:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8046260:	68fb      	ldr	r3, [r7, #12]
 8046262:	681b      	ldr	r3, [r3, #0]
 8046264:	461a      	mov	r2, r3
 8046266:	687b      	ldr	r3, [r7, #4]
 8046268:	01db      	lsls	r3, r3, #7
 804626a:	4413      	add	r3, r2
 804626c:	3384      	adds	r3, #132	; 0x84
 804626e:	695b      	ldr	r3, [r3, #20]
 8046270:	68fa      	ldr	r2, [r7, #12]
 8046272:	6812      	ldr	r2, [r2, #0]
 8046274:	4611      	mov	r1, r2
 8046276:	687a      	ldr	r2, [r7, #4]
 8046278:	01d2      	lsls	r2, r2, #7
 804627a:	440a      	add	r2, r1
 804627c:	3284      	adds	r2, #132	; 0x84
 804627e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8046282:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8046284:	68fb      	ldr	r3, [r7, #12]
 8046286:	681b      	ldr	r3, [r3, #0]
 8046288:	461a      	mov	r2, r3
 804628a:	687b      	ldr	r3, [r7, #4]
 804628c:	01db      	lsls	r3, r3, #7
 804628e:	4413      	add	r3, r2
 8046290:	3384      	adds	r3, #132	; 0x84
 8046292:	461a      	mov	r2, r3
 8046294:	68bb      	ldr	r3, [r7, #8]
 8046296:	695b      	ldr	r3, [r3, #20]
 8046298:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 804629a:	68fb      	ldr	r3, [r7, #12]
 804629c:	681b      	ldr	r3, [r3, #0]
 804629e:	461a      	mov	r2, r3
 80462a0:	687b      	ldr	r3, [r7, #4]
 80462a2:	01db      	lsls	r3, r3, #7
 80462a4:	4413      	add	r3, r2
 80462a6:	3384      	adds	r3, #132	; 0x84
 80462a8:	69db      	ldr	r3, [r3, #28]
 80462aa:	68fa      	ldr	r2, [r7, #12]
 80462ac:	6812      	ldr	r2, [r2, #0]
 80462ae:	4611      	mov	r1, r2
 80462b0:	687a      	ldr	r2, [r7, #4]
 80462b2:	01d2      	lsls	r2, r2, #7
 80462b4:	440a      	add	r2, r1
 80462b6:	3284      	adds	r2, #132	; 0x84
 80462b8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80462bc:	f023 0307 	bic.w	r3, r3, #7
 80462c0:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80462c2:	68bb      	ldr	r3, [r7, #8]
 80462c4:	69da      	ldr	r2, [r3, #28]
 80462c6:	68bb      	ldr	r3, [r7, #8]
 80462c8:	6a1b      	ldr	r3, [r3, #32]
 80462ca:	68f9      	ldr	r1, [r7, #12]
 80462cc:	6809      	ldr	r1, [r1, #0]
 80462ce:	4608      	mov	r0, r1
 80462d0:	6879      	ldr	r1, [r7, #4]
 80462d2:	01c9      	lsls	r1, r1, #7
 80462d4:	4401      	add	r1, r0
 80462d6:	3184      	adds	r1, #132	; 0x84
 80462d8:	4313      	orrs	r3, r2
 80462da:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 80462dc:	68fb      	ldr	r3, [r7, #12]
 80462de:	681b      	ldr	r3, [r3, #0]
 80462e0:	461a      	mov	r2, r3
 80462e2:	687b      	ldr	r3, [r7, #4]
 80462e4:	01db      	lsls	r3, r3, #7
 80462e6:	4413      	add	r3, r2
 80462e8:	3384      	adds	r3, #132	; 0x84
 80462ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80462ec:	68fb      	ldr	r3, [r7, #12]
 80462ee:	681b      	ldr	r3, [r3, #0]
 80462f0:	461a      	mov	r2, r3
 80462f2:	687b      	ldr	r3, [r7, #4]
 80462f4:	01db      	lsls	r3, r3, #7
 80462f6:	4413      	add	r3, r2
 80462f8:	3384      	adds	r3, #132	; 0x84
 80462fa:	461a      	mov	r2, r3
 80462fc:	2300      	movs	r3, #0
 80462fe:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8046300:	68fb      	ldr	r3, [r7, #12]
 8046302:	681b      	ldr	r3, [r3, #0]
 8046304:	461a      	mov	r2, r3
 8046306:	687b      	ldr	r3, [r7, #4]
 8046308:	01db      	lsls	r3, r3, #7
 804630a:	4413      	add	r3, r2
 804630c:	3384      	adds	r3, #132	; 0x84
 804630e:	461a      	mov	r2, r3
 8046310:	68bb      	ldr	r3, [r7, #8]
 8046312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8046314:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8046316:	68bb      	ldr	r3, [r7, #8]
 8046318:	691b      	ldr	r3, [r3, #16]
 804631a:	2b00      	cmp	r3, #0
 804631c:	d102      	bne.n	8046324 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 804631e:	2304      	movs	r3, #4
 8046320:	61fb      	str	r3, [r7, #28]
 8046322:	e01b      	b.n	804635c <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8046324:	68bb      	ldr	r3, [r7, #8]
 8046326:	691b      	ldr	r3, [r3, #16]
 8046328:	2b01      	cmp	r3, #1
 804632a:	d102      	bne.n	8046332 <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 804632c:	2303      	movs	r3, #3
 804632e:	61fb      	str	r3, [r7, #28]
 8046330:	e014      	b.n	804635c <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8046332:	68bb      	ldr	r3, [r7, #8]
 8046334:	691b      	ldr	r3, [r3, #16]
 8046336:	2b04      	cmp	r3, #4
 8046338:	d00b      	beq.n	8046352 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 804633a:	68bb      	ldr	r3, [r7, #8]
 804633c:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 804633e:	2b02      	cmp	r3, #2
 8046340:	d007      	beq.n	8046352 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8046342:	68bb      	ldr	r3, [r7, #8]
 8046344:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8046346:	2b03      	cmp	r3, #3
 8046348:	d003      	beq.n	8046352 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 804634a:	68bb      	ldr	r3, [r7, #8]
 804634c:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 804634e:	2b07      	cmp	r3, #7
 8046350:	d102      	bne.n	8046358 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 8046352:	2302      	movs	r3, #2
 8046354:	61fb      	str	r3, [r7, #28]
 8046356:	e001      	b.n	804635c <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8046358:	2301      	movs	r3, #1
 804635a:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 804635c:	68fb      	ldr	r3, [r7, #12]
 804635e:	681b      	ldr	r3, [r3, #0]
 8046360:	461a      	mov	r2, r3
 8046362:	687b      	ldr	r3, [r7, #4]
 8046364:	01db      	lsls	r3, r3, #7
 8046366:	4413      	add	r3, r2
 8046368:	3384      	adds	r3, #132	; 0x84
 804636a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 804636c:	68fa      	ldr	r2, [r7, #12]
 804636e:	6812      	ldr	r2, [r2, #0]
 8046370:	4611      	mov	r1, r2
 8046372:	687a      	ldr	r2, [r7, #4]
 8046374:	01d2      	lsls	r2, r2, #7
 8046376:	440a      	add	r2, r1
 8046378:	3284      	adds	r2, #132	; 0x84
 804637a:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 804637e:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8046380:	68bb      	ldr	r3, [r7, #8]
 8046382:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8046384:	69fa      	ldr	r2, [r7, #28]
 8046386:	fb02 f303 	mul.w	r3, r2, r3
 804638a:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 804638c:	68bb      	ldr	r3, [r7, #8]
 804638e:	6859      	ldr	r1, [r3, #4]
 8046390:	68bb      	ldr	r3, [r7, #8]
 8046392:	681b      	ldr	r3, [r3, #0]
 8046394:	1acb      	subs	r3, r1, r3
 8046396:	69f9      	ldr	r1, [r7, #28]
 8046398:	fb01 f303 	mul.w	r3, r1, r3
 804639c:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 804639e:	68f9      	ldr	r1, [r7, #12]
 80463a0:	6809      	ldr	r1, [r1, #0]
 80463a2:	4608      	mov	r0, r1
 80463a4:	6879      	ldr	r1, [r7, #4]
 80463a6:	01c9      	lsls	r1, r1, #7
 80463a8:	4401      	add	r1, r0
 80463aa:	3184      	adds	r1, #132	; 0x84
 80463ac:	4313      	orrs	r3, r2
 80463ae:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80463b0:	68fb      	ldr	r3, [r7, #12]
 80463b2:	681b      	ldr	r3, [r3, #0]
 80463b4:	461a      	mov	r2, r3
 80463b6:	687b      	ldr	r3, [r7, #4]
 80463b8:	01db      	lsls	r3, r3, #7
 80463ba:	4413      	add	r3, r2
 80463bc:	3384      	adds	r3, #132	; 0x84
 80463be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80463c0:	68fa      	ldr	r2, [r7, #12]
 80463c2:	6812      	ldr	r2, [r2, #0]
 80463c4:	4611      	mov	r1, r2
 80463c6:	687a      	ldr	r2, [r7, #4]
 80463c8:	01d2      	lsls	r2, r2, #7
 80463ca:	440a      	add	r2, r1
 80463cc:	3284      	adds	r2, #132	; 0x84
 80463ce:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80463d2:	f023 0307 	bic.w	r3, r3, #7
 80463d6:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80463d8:	68fb      	ldr	r3, [r7, #12]
 80463da:	681b      	ldr	r3, [r3, #0]
 80463dc:	461a      	mov	r2, r3
 80463de:	687b      	ldr	r3, [r7, #4]
 80463e0:	01db      	lsls	r3, r3, #7
 80463e2:	4413      	add	r3, r2
 80463e4:	3384      	adds	r3, #132	; 0x84
 80463e6:	461a      	mov	r2, r3
 80463e8:	68bb      	ldr	r3, [r7, #8]
 80463ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80463ec:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 80463ee:	68fb      	ldr	r3, [r7, #12]
 80463f0:	681b      	ldr	r3, [r3, #0]
 80463f2:	461a      	mov	r2, r3
 80463f4:	687b      	ldr	r3, [r7, #4]
 80463f6:	01db      	lsls	r3, r3, #7
 80463f8:	4413      	add	r3, r2
 80463fa:	3384      	adds	r3, #132	; 0x84
 80463fc:	681b      	ldr	r3, [r3, #0]
 80463fe:	68fa      	ldr	r2, [r7, #12]
 8046400:	6812      	ldr	r2, [r2, #0]
 8046402:	4611      	mov	r1, r2
 8046404:	687a      	ldr	r2, [r7, #4]
 8046406:	01d2      	lsls	r2, r2, #7
 8046408:	440a      	add	r2, r1
 804640a:	3284      	adds	r2, #132	; 0x84
 804640c:	f043 0301 	orr.w	r3, r3, #1
 8046410:	6013      	str	r3, [r2, #0]
}
 8046412:	bf00      	nop
 8046414:	3724      	adds	r7, #36	; 0x24
 8046416:	46bd      	mov	sp, r7
 8046418:	f85d 7b04 	ldr.w	r7, [sp], #4
 804641c:	4770      	bx	lr
	...

08046420 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8046420:	b580      	push	{r7, lr}
 8046422:	b086      	sub	sp, #24
 8046424:	af00      	add	r7, sp, #0
 8046426:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8046428:	687b      	ldr	r3, [r7, #4]
 804642a:	2b00      	cmp	r3, #0
 804642c:	d101      	bne.n	8046432 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 804642e:	2301      	movs	r3, #1
 8046430:	e267      	b.n	8046902 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8046432:	687b      	ldr	r3, [r7, #4]
 8046434:	681b      	ldr	r3, [r3, #0]
 8046436:	f003 0301 	and.w	r3, r3, #1
 804643a:	2b00      	cmp	r3, #0
 804643c:	d075      	beq.n	804652a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 804643e:	4b88      	ldr	r3, [pc, #544]	; (8046660 <HAL_RCC_OscConfig+0x240>)
 8046440:	689b      	ldr	r3, [r3, #8]
 8046442:	f003 030c 	and.w	r3, r3, #12
 8046446:	2b04      	cmp	r3, #4
 8046448:	d00c      	beq.n	8046464 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 804644a:	4b85      	ldr	r3, [pc, #532]	; (8046660 <HAL_RCC_OscConfig+0x240>)
 804644c:	689b      	ldr	r3, [r3, #8]
 804644e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8046452:	2b08      	cmp	r3, #8
 8046454:	d112      	bne.n	804647c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8046456:	4b82      	ldr	r3, [pc, #520]	; (8046660 <HAL_RCC_OscConfig+0x240>)
 8046458:	685b      	ldr	r3, [r3, #4]
 804645a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 804645e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8046462:	d10b      	bne.n	804647c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8046464:	4b7e      	ldr	r3, [pc, #504]	; (8046660 <HAL_RCC_OscConfig+0x240>)
 8046466:	681b      	ldr	r3, [r3, #0]
 8046468:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 804646c:	2b00      	cmp	r3, #0
 804646e:	d05b      	beq.n	8046528 <HAL_RCC_OscConfig+0x108>
 8046470:	687b      	ldr	r3, [r7, #4]
 8046472:	685b      	ldr	r3, [r3, #4]
 8046474:	2b00      	cmp	r3, #0
 8046476:	d157      	bne.n	8046528 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8046478:	2301      	movs	r3, #1
 804647a:	e242      	b.n	8046902 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 804647c:	687b      	ldr	r3, [r7, #4]
 804647e:	685b      	ldr	r3, [r3, #4]
 8046480:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8046484:	d106      	bne.n	8046494 <HAL_RCC_OscConfig+0x74>
 8046486:	4b76      	ldr	r3, [pc, #472]	; (8046660 <HAL_RCC_OscConfig+0x240>)
 8046488:	681b      	ldr	r3, [r3, #0]
 804648a:	4a75      	ldr	r2, [pc, #468]	; (8046660 <HAL_RCC_OscConfig+0x240>)
 804648c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8046490:	6013      	str	r3, [r2, #0]
 8046492:	e01d      	b.n	80464d0 <HAL_RCC_OscConfig+0xb0>
 8046494:	687b      	ldr	r3, [r7, #4]
 8046496:	685b      	ldr	r3, [r3, #4]
 8046498:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 804649c:	d10c      	bne.n	80464b8 <HAL_RCC_OscConfig+0x98>
 804649e:	4b70      	ldr	r3, [pc, #448]	; (8046660 <HAL_RCC_OscConfig+0x240>)
 80464a0:	681b      	ldr	r3, [r3, #0]
 80464a2:	4a6f      	ldr	r2, [pc, #444]	; (8046660 <HAL_RCC_OscConfig+0x240>)
 80464a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80464a8:	6013      	str	r3, [r2, #0]
 80464aa:	4b6d      	ldr	r3, [pc, #436]	; (8046660 <HAL_RCC_OscConfig+0x240>)
 80464ac:	681b      	ldr	r3, [r3, #0]
 80464ae:	4a6c      	ldr	r2, [pc, #432]	; (8046660 <HAL_RCC_OscConfig+0x240>)
 80464b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80464b4:	6013      	str	r3, [r2, #0]
 80464b6:	e00b      	b.n	80464d0 <HAL_RCC_OscConfig+0xb0>
 80464b8:	4b69      	ldr	r3, [pc, #420]	; (8046660 <HAL_RCC_OscConfig+0x240>)
 80464ba:	681b      	ldr	r3, [r3, #0]
 80464bc:	4a68      	ldr	r2, [pc, #416]	; (8046660 <HAL_RCC_OscConfig+0x240>)
 80464be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80464c2:	6013      	str	r3, [r2, #0]
 80464c4:	4b66      	ldr	r3, [pc, #408]	; (8046660 <HAL_RCC_OscConfig+0x240>)
 80464c6:	681b      	ldr	r3, [r3, #0]
 80464c8:	4a65      	ldr	r2, [pc, #404]	; (8046660 <HAL_RCC_OscConfig+0x240>)
 80464ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80464ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80464d0:	687b      	ldr	r3, [r7, #4]
 80464d2:	685b      	ldr	r3, [r3, #4]
 80464d4:	2b00      	cmp	r3, #0
 80464d6:	d013      	beq.n	8046500 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80464d8:	f7fc fc3a 	bl	8042d50 <HAL_GetTick>
 80464dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80464de:	e008      	b.n	80464f2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80464e0:	f7fc fc36 	bl	8042d50 <HAL_GetTick>
 80464e4:	4602      	mov	r2, r0
 80464e6:	693b      	ldr	r3, [r7, #16]
 80464e8:	1ad3      	subs	r3, r2, r3
 80464ea:	2b64      	cmp	r3, #100	; 0x64
 80464ec:	d901      	bls.n	80464f2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80464ee:	2303      	movs	r3, #3
 80464f0:	e207      	b.n	8046902 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80464f2:	4b5b      	ldr	r3, [pc, #364]	; (8046660 <HAL_RCC_OscConfig+0x240>)
 80464f4:	681b      	ldr	r3, [r3, #0]
 80464f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80464fa:	2b00      	cmp	r3, #0
 80464fc:	d0f0      	beq.n	80464e0 <HAL_RCC_OscConfig+0xc0>
 80464fe:	e014      	b.n	804652a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8046500:	f7fc fc26 	bl	8042d50 <HAL_GetTick>
 8046504:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8046506:	e008      	b.n	804651a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8046508:	f7fc fc22 	bl	8042d50 <HAL_GetTick>
 804650c:	4602      	mov	r2, r0
 804650e:	693b      	ldr	r3, [r7, #16]
 8046510:	1ad3      	subs	r3, r2, r3
 8046512:	2b64      	cmp	r3, #100	; 0x64
 8046514:	d901      	bls.n	804651a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8046516:	2303      	movs	r3, #3
 8046518:	e1f3      	b.n	8046902 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 804651a:	4b51      	ldr	r3, [pc, #324]	; (8046660 <HAL_RCC_OscConfig+0x240>)
 804651c:	681b      	ldr	r3, [r3, #0]
 804651e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8046522:	2b00      	cmp	r3, #0
 8046524:	d1f0      	bne.n	8046508 <HAL_RCC_OscConfig+0xe8>
 8046526:	e000      	b.n	804652a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8046528:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 804652a:	687b      	ldr	r3, [r7, #4]
 804652c:	681b      	ldr	r3, [r3, #0]
 804652e:	f003 0302 	and.w	r3, r3, #2
 8046532:	2b00      	cmp	r3, #0
 8046534:	d063      	beq.n	80465fe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8046536:	4b4a      	ldr	r3, [pc, #296]	; (8046660 <HAL_RCC_OscConfig+0x240>)
 8046538:	689b      	ldr	r3, [r3, #8]
 804653a:	f003 030c 	and.w	r3, r3, #12
 804653e:	2b00      	cmp	r3, #0
 8046540:	d00b      	beq.n	804655a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8046542:	4b47      	ldr	r3, [pc, #284]	; (8046660 <HAL_RCC_OscConfig+0x240>)
 8046544:	689b      	ldr	r3, [r3, #8]
 8046546:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 804654a:	2b08      	cmp	r3, #8
 804654c:	d11c      	bne.n	8046588 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 804654e:	4b44      	ldr	r3, [pc, #272]	; (8046660 <HAL_RCC_OscConfig+0x240>)
 8046550:	685b      	ldr	r3, [r3, #4]
 8046552:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8046556:	2b00      	cmp	r3, #0
 8046558:	d116      	bne.n	8046588 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 804655a:	4b41      	ldr	r3, [pc, #260]	; (8046660 <HAL_RCC_OscConfig+0x240>)
 804655c:	681b      	ldr	r3, [r3, #0]
 804655e:	f003 0302 	and.w	r3, r3, #2
 8046562:	2b00      	cmp	r3, #0
 8046564:	d005      	beq.n	8046572 <HAL_RCC_OscConfig+0x152>
 8046566:	687b      	ldr	r3, [r7, #4]
 8046568:	68db      	ldr	r3, [r3, #12]
 804656a:	2b01      	cmp	r3, #1
 804656c:	d001      	beq.n	8046572 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 804656e:	2301      	movs	r3, #1
 8046570:	e1c7      	b.n	8046902 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8046572:	4b3b      	ldr	r3, [pc, #236]	; (8046660 <HAL_RCC_OscConfig+0x240>)
 8046574:	681b      	ldr	r3, [r3, #0]
 8046576:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 804657a:	687b      	ldr	r3, [r7, #4]
 804657c:	691b      	ldr	r3, [r3, #16]
 804657e:	00db      	lsls	r3, r3, #3
 8046580:	4937      	ldr	r1, [pc, #220]	; (8046660 <HAL_RCC_OscConfig+0x240>)
 8046582:	4313      	orrs	r3, r2
 8046584:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8046586:	e03a      	b.n	80465fe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8046588:	687b      	ldr	r3, [r7, #4]
 804658a:	68db      	ldr	r3, [r3, #12]
 804658c:	2b00      	cmp	r3, #0
 804658e:	d020      	beq.n	80465d2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8046590:	4b34      	ldr	r3, [pc, #208]	; (8046664 <HAL_RCC_OscConfig+0x244>)
 8046592:	2201      	movs	r2, #1
 8046594:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8046596:	f7fc fbdb 	bl	8042d50 <HAL_GetTick>
 804659a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 804659c:	e008      	b.n	80465b0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 804659e:	f7fc fbd7 	bl	8042d50 <HAL_GetTick>
 80465a2:	4602      	mov	r2, r0
 80465a4:	693b      	ldr	r3, [r7, #16]
 80465a6:	1ad3      	subs	r3, r2, r3
 80465a8:	2b02      	cmp	r3, #2
 80465aa:	d901      	bls.n	80465b0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80465ac:	2303      	movs	r3, #3
 80465ae:	e1a8      	b.n	8046902 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80465b0:	4b2b      	ldr	r3, [pc, #172]	; (8046660 <HAL_RCC_OscConfig+0x240>)
 80465b2:	681b      	ldr	r3, [r3, #0]
 80465b4:	f003 0302 	and.w	r3, r3, #2
 80465b8:	2b00      	cmp	r3, #0
 80465ba:	d0f0      	beq.n	804659e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80465bc:	4b28      	ldr	r3, [pc, #160]	; (8046660 <HAL_RCC_OscConfig+0x240>)
 80465be:	681b      	ldr	r3, [r3, #0]
 80465c0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80465c4:	687b      	ldr	r3, [r7, #4]
 80465c6:	691b      	ldr	r3, [r3, #16]
 80465c8:	00db      	lsls	r3, r3, #3
 80465ca:	4925      	ldr	r1, [pc, #148]	; (8046660 <HAL_RCC_OscConfig+0x240>)
 80465cc:	4313      	orrs	r3, r2
 80465ce:	600b      	str	r3, [r1, #0]
 80465d0:	e015      	b.n	80465fe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80465d2:	4b24      	ldr	r3, [pc, #144]	; (8046664 <HAL_RCC_OscConfig+0x244>)
 80465d4:	2200      	movs	r2, #0
 80465d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80465d8:	f7fc fbba 	bl	8042d50 <HAL_GetTick>
 80465dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80465de:	e008      	b.n	80465f2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80465e0:	f7fc fbb6 	bl	8042d50 <HAL_GetTick>
 80465e4:	4602      	mov	r2, r0
 80465e6:	693b      	ldr	r3, [r7, #16]
 80465e8:	1ad3      	subs	r3, r2, r3
 80465ea:	2b02      	cmp	r3, #2
 80465ec:	d901      	bls.n	80465f2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80465ee:	2303      	movs	r3, #3
 80465f0:	e187      	b.n	8046902 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80465f2:	4b1b      	ldr	r3, [pc, #108]	; (8046660 <HAL_RCC_OscConfig+0x240>)
 80465f4:	681b      	ldr	r3, [r3, #0]
 80465f6:	f003 0302 	and.w	r3, r3, #2
 80465fa:	2b00      	cmp	r3, #0
 80465fc:	d1f0      	bne.n	80465e0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80465fe:	687b      	ldr	r3, [r7, #4]
 8046600:	681b      	ldr	r3, [r3, #0]
 8046602:	f003 0308 	and.w	r3, r3, #8
 8046606:	2b00      	cmp	r3, #0
 8046608:	d036      	beq.n	8046678 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 804660a:	687b      	ldr	r3, [r7, #4]
 804660c:	695b      	ldr	r3, [r3, #20]
 804660e:	2b00      	cmp	r3, #0
 8046610:	d016      	beq.n	8046640 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8046612:	4b15      	ldr	r3, [pc, #84]	; (8046668 <HAL_RCC_OscConfig+0x248>)
 8046614:	2201      	movs	r2, #1
 8046616:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8046618:	f7fc fb9a 	bl	8042d50 <HAL_GetTick>
 804661c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 804661e:	e008      	b.n	8046632 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8046620:	f7fc fb96 	bl	8042d50 <HAL_GetTick>
 8046624:	4602      	mov	r2, r0
 8046626:	693b      	ldr	r3, [r7, #16]
 8046628:	1ad3      	subs	r3, r2, r3
 804662a:	2b02      	cmp	r3, #2
 804662c:	d901      	bls.n	8046632 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 804662e:	2303      	movs	r3, #3
 8046630:	e167      	b.n	8046902 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8046632:	4b0b      	ldr	r3, [pc, #44]	; (8046660 <HAL_RCC_OscConfig+0x240>)
 8046634:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8046636:	f003 0302 	and.w	r3, r3, #2
 804663a:	2b00      	cmp	r3, #0
 804663c:	d0f0      	beq.n	8046620 <HAL_RCC_OscConfig+0x200>
 804663e:	e01b      	b.n	8046678 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8046640:	4b09      	ldr	r3, [pc, #36]	; (8046668 <HAL_RCC_OscConfig+0x248>)
 8046642:	2200      	movs	r2, #0
 8046644:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8046646:	f7fc fb83 	bl	8042d50 <HAL_GetTick>
 804664a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 804664c:	e00e      	b.n	804666c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 804664e:	f7fc fb7f 	bl	8042d50 <HAL_GetTick>
 8046652:	4602      	mov	r2, r0
 8046654:	693b      	ldr	r3, [r7, #16]
 8046656:	1ad3      	subs	r3, r2, r3
 8046658:	2b02      	cmp	r3, #2
 804665a:	d907      	bls.n	804666c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 804665c:	2303      	movs	r3, #3
 804665e:	e150      	b.n	8046902 <HAL_RCC_OscConfig+0x4e2>
 8046660:	40023800 	.word	0x40023800
 8046664:	42470000 	.word	0x42470000
 8046668:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 804666c:	4b88      	ldr	r3, [pc, #544]	; (8046890 <HAL_RCC_OscConfig+0x470>)
 804666e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8046670:	f003 0302 	and.w	r3, r3, #2
 8046674:	2b00      	cmp	r3, #0
 8046676:	d1ea      	bne.n	804664e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8046678:	687b      	ldr	r3, [r7, #4]
 804667a:	681b      	ldr	r3, [r3, #0]
 804667c:	f003 0304 	and.w	r3, r3, #4
 8046680:	2b00      	cmp	r3, #0
 8046682:	f000 8097 	beq.w	80467b4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8046686:	2300      	movs	r3, #0
 8046688:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 804668a:	4b81      	ldr	r3, [pc, #516]	; (8046890 <HAL_RCC_OscConfig+0x470>)
 804668c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 804668e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8046692:	2b00      	cmp	r3, #0
 8046694:	d10f      	bne.n	80466b6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8046696:	2300      	movs	r3, #0
 8046698:	60bb      	str	r3, [r7, #8]
 804669a:	4b7d      	ldr	r3, [pc, #500]	; (8046890 <HAL_RCC_OscConfig+0x470>)
 804669c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 804669e:	4a7c      	ldr	r2, [pc, #496]	; (8046890 <HAL_RCC_OscConfig+0x470>)
 80466a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80466a4:	6413      	str	r3, [r2, #64]	; 0x40
 80466a6:	4b7a      	ldr	r3, [pc, #488]	; (8046890 <HAL_RCC_OscConfig+0x470>)
 80466a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80466aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80466ae:	60bb      	str	r3, [r7, #8]
 80466b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80466b2:	2301      	movs	r3, #1
 80466b4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80466b6:	4b77      	ldr	r3, [pc, #476]	; (8046894 <HAL_RCC_OscConfig+0x474>)
 80466b8:	681b      	ldr	r3, [r3, #0]
 80466ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80466be:	2b00      	cmp	r3, #0
 80466c0:	d118      	bne.n	80466f4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80466c2:	4b74      	ldr	r3, [pc, #464]	; (8046894 <HAL_RCC_OscConfig+0x474>)
 80466c4:	681b      	ldr	r3, [r3, #0]
 80466c6:	4a73      	ldr	r2, [pc, #460]	; (8046894 <HAL_RCC_OscConfig+0x474>)
 80466c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80466cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80466ce:	f7fc fb3f 	bl	8042d50 <HAL_GetTick>
 80466d2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80466d4:	e008      	b.n	80466e8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80466d6:	f7fc fb3b 	bl	8042d50 <HAL_GetTick>
 80466da:	4602      	mov	r2, r0
 80466dc:	693b      	ldr	r3, [r7, #16]
 80466de:	1ad3      	subs	r3, r2, r3
 80466e0:	2b02      	cmp	r3, #2
 80466e2:	d901      	bls.n	80466e8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80466e4:	2303      	movs	r3, #3
 80466e6:	e10c      	b.n	8046902 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80466e8:	4b6a      	ldr	r3, [pc, #424]	; (8046894 <HAL_RCC_OscConfig+0x474>)
 80466ea:	681b      	ldr	r3, [r3, #0]
 80466ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80466f0:	2b00      	cmp	r3, #0
 80466f2:	d0f0      	beq.n	80466d6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80466f4:	687b      	ldr	r3, [r7, #4]
 80466f6:	689b      	ldr	r3, [r3, #8]
 80466f8:	2b01      	cmp	r3, #1
 80466fa:	d106      	bne.n	804670a <HAL_RCC_OscConfig+0x2ea>
 80466fc:	4b64      	ldr	r3, [pc, #400]	; (8046890 <HAL_RCC_OscConfig+0x470>)
 80466fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8046700:	4a63      	ldr	r2, [pc, #396]	; (8046890 <HAL_RCC_OscConfig+0x470>)
 8046702:	f043 0301 	orr.w	r3, r3, #1
 8046706:	6713      	str	r3, [r2, #112]	; 0x70
 8046708:	e01c      	b.n	8046744 <HAL_RCC_OscConfig+0x324>
 804670a:	687b      	ldr	r3, [r7, #4]
 804670c:	689b      	ldr	r3, [r3, #8]
 804670e:	2b05      	cmp	r3, #5
 8046710:	d10c      	bne.n	804672c <HAL_RCC_OscConfig+0x30c>
 8046712:	4b5f      	ldr	r3, [pc, #380]	; (8046890 <HAL_RCC_OscConfig+0x470>)
 8046714:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8046716:	4a5e      	ldr	r2, [pc, #376]	; (8046890 <HAL_RCC_OscConfig+0x470>)
 8046718:	f043 0304 	orr.w	r3, r3, #4
 804671c:	6713      	str	r3, [r2, #112]	; 0x70
 804671e:	4b5c      	ldr	r3, [pc, #368]	; (8046890 <HAL_RCC_OscConfig+0x470>)
 8046720:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8046722:	4a5b      	ldr	r2, [pc, #364]	; (8046890 <HAL_RCC_OscConfig+0x470>)
 8046724:	f043 0301 	orr.w	r3, r3, #1
 8046728:	6713      	str	r3, [r2, #112]	; 0x70
 804672a:	e00b      	b.n	8046744 <HAL_RCC_OscConfig+0x324>
 804672c:	4b58      	ldr	r3, [pc, #352]	; (8046890 <HAL_RCC_OscConfig+0x470>)
 804672e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8046730:	4a57      	ldr	r2, [pc, #348]	; (8046890 <HAL_RCC_OscConfig+0x470>)
 8046732:	f023 0301 	bic.w	r3, r3, #1
 8046736:	6713      	str	r3, [r2, #112]	; 0x70
 8046738:	4b55      	ldr	r3, [pc, #340]	; (8046890 <HAL_RCC_OscConfig+0x470>)
 804673a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 804673c:	4a54      	ldr	r2, [pc, #336]	; (8046890 <HAL_RCC_OscConfig+0x470>)
 804673e:	f023 0304 	bic.w	r3, r3, #4
 8046742:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8046744:	687b      	ldr	r3, [r7, #4]
 8046746:	689b      	ldr	r3, [r3, #8]
 8046748:	2b00      	cmp	r3, #0
 804674a:	d015      	beq.n	8046778 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 804674c:	f7fc fb00 	bl	8042d50 <HAL_GetTick>
 8046750:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8046752:	e00a      	b.n	804676a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8046754:	f7fc fafc 	bl	8042d50 <HAL_GetTick>
 8046758:	4602      	mov	r2, r0
 804675a:	693b      	ldr	r3, [r7, #16]
 804675c:	1ad3      	subs	r3, r2, r3
 804675e:	f241 3288 	movw	r2, #5000	; 0x1388
 8046762:	4293      	cmp	r3, r2
 8046764:	d901      	bls.n	804676a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8046766:	2303      	movs	r3, #3
 8046768:	e0cb      	b.n	8046902 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 804676a:	4b49      	ldr	r3, [pc, #292]	; (8046890 <HAL_RCC_OscConfig+0x470>)
 804676c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 804676e:	f003 0302 	and.w	r3, r3, #2
 8046772:	2b00      	cmp	r3, #0
 8046774:	d0ee      	beq.n	8046754 <HAL_RCC_OscConfig+0x334>
 8046776:	e014      	b.n	80467a2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8046778:	f7fc faea 	bl	8042d50 <HAL_GetTick>
 804677c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 804677e:	e00a      	b.n	8046796 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8046780:	f7fc fae6 	bl	8042d50 <HAL_GetTick>
 8046784:	4602      	mov	r2, r0
 8046786:	693b      	ldr	r3, [r7, #16]
 8046788:	1ad3      	subs	r3, r2, r3
 804678a:	f241 3288 	movw	r2, #5000	; 0x1388
 804678e:	4293      	cmp	r3, r2
 8046790:	d901      	bls.n	8046796 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8046792:	2303      	movs	r3, #3
 8046794:	e0b5      	b.n	8046902 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8046796:	4b3e      	ldr	r3, [pc, #248]	; (8046890 <HAL_RCC_OscConfig+0x470>)
 8046798:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 804679a:	f003 0302 	and.w	r3, r3, #2
 804679e:	2b00      	cmp	r3, #0
 80467a0:	d1ee      	bne.n	8046780 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80467a2:	7dfb      	ldrb	r3, [r7, #23]
 80467a4:	2b01      	cmp	r3, #1
 80467a6:	d105      	bne.n	80467b4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80467a8:	4b39      	ldr	r3, [pc, #228]	; (8046890 <HAL_RCC_OscConfig+0x470>)
 80467aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80467ac:	4a38      	ldr	r2, [pc, #224]	; (8046890 <HAL_RCC_OscConfig+0x470>)
 80467ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80467b2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80467b4:	687b      	ldr	r3, [r7, #4]
 80467b6:	699b      	ldr	r3, [r3, #24]
 80467b8:	2b00      	cmp	r3, #0
 80467ba:	f000 80a1 	beq.w	8046900 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80467be:	4b34      	ldr	r3, [pc, #208]	; (8046890 <HAL_RCC_OscConfig+0x470>)
 80467c0:	689b      	ldr	r3, [r3, #8]
 80467c2:	f003 030c 	and.w	r3, r3, #12
 80467c6:	2b08      	cmp	r3, #8
 80467c8:	d05c      	beq.n	8046884 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80467ca:	687b      	ldr	r3, [r7, #4]
 80467cc:	699b      	ldr	r3, [r3, #24]
 80467ce:	2b02      	cmp	r3, #2
 80467d0:	d141      	bne.n	8046856 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80467d2:	4b31      	ldr	r3, [pc, #196]	; (8046898 <HAL_RCC_OscConfig+0x478>)
 80467d4:	2200      	movs	r2, #0
 80467d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80467d8:	f7fc faba 	bl	8042d50 <HAL_GetTick>
 80467dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80467de:	e008      	b.n	80467f2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80467e0:	f7fc fab6 	bl	8042d50 <HAL_GetTick>
 80467e4:	4602      	mov	r2, r0
 80467e6:	693b      	ldr	r3, [r7, #16]
 80467e8:	1ad3      	subs	r3, r2, r3
 80467ea:	2b02      	cmp	r3, #2
 80467ec:	d901      	bls.n	80467f2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80467ee:	2303      	movs	r3, #3
 80467f0:	e087      	b.n	8046902 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80467f2:	4b27      	ldr	r3, [pc, #156]	; (8046890 <HAL_RCC_OscConfig+0x470>)
 80467f4:	681b      	ldr	r3, [r3, #0]
 80467f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80467fa:	2b00      	cmp	r3, #0
 80467fc:	d1f0      	bne.n	80467e0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80467fe:	687b      	ldr	r3, [r7, #4]
 8046800:	69da      	ldr	r2, [r3, #28]
 8046802:	687b      	ldr	r3, [r7, #4]
 8046804:	6a1b      	ldr	r3, [r3, #32]
 8046806:	431a      	orrs	r2, r3
 8046808:	687b      	ldr	r3, [r7, #4]
 804680a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 804680c:	019b      	lsls	r3, r3, #6
 804680e:	431a      	orrs	r2, r3
 8046810:	687b      	ldr	r3, [r7, #4]
 8046812:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8046814:	085b      	lsrs	r3, r3, #1
 8046816:	3b01      	subs	r3, #1
 8046818:	041b      	lsls	r3, r3, #16
 804681a:	431a      	orrs	r2, r3
 804681c:	687b      	ldr	r3, [r7, #4]
 804681e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8046820:	061b      	lsls	r3, r3, #24
 8046822:	491b      	ldr	r1, [pc, #108]	; (8046890 <HAL_RCC_OscConfig+0x470>)
 8046824:	4313      	orrs	r3, r2
 8046826:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8046828:	4b1b      	ldr	r3, [pc, #108]	; (8046898 <HAL_RCC_OscConfig+0x478>)
 804682a:	2201      	movs	r2, #1
 804682c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 804682e:	f7fc fa8f 	bl	8042d50 <HAL_GetTick>
 8046832:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8046834:	e008      	b.n	8046848 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8046836:	f7fc fa8b 	bl	8042d50 <HAL_GetTick>
 804683a:	4602      	mov	r2, r0
 804683c:	693b      	ldr	r3, [r7, #16]
 804683e:	1ad3      	subs	r3, r2, r3
 8046840:	2b02      	cmp	r3, #2
 8046842:	d901      	bls.n	8046848 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8046844:	2303      	movs	r3, #3
 8046846:	e05c      	b.n	8046902 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8046848:	4b11      	ldr	r3, [pc, #68]	; (8046890 <HAL_RCC_OscConfig+0x470>)
 804684a:	681b      	ldr	r3, [r3, #0]
 804684c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8046850:	2b00      	cmp	r3, #0
 8046852:	d0f0      	beq.n	8046836 <HAL_RCC_OscConfig+0x416>
 8046854:	e054      	b.n	8046900 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8046856:	4b10      	ldr	r3, [pc, #64]	; (8046898 <HAL_RCC_OscConfig+0x478>)
 8046858:	2200      	movs	r2, #0
 804685a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 804685c:	f7fc fa78 	bl	8042d50 <HAL_GetTick>
 8046860:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8046862:	e008      	b.n	8046876 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8046864:	f7fc fa74 	bl	8042d50 <HAL_GetTick>
 8046868:	4602      	mov	r2, r0
 804686a:	693b      	ldr	r3, [r7, #16]
 804686c:	1ad3      	subs	r3, r2, r3
 804686e:	2b02      	cmp	r3, #2
 8046870:	d901      	bls.n	8046876 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8046872:	2303      	movs	r3, #3
 8046874:	e045      	b.n	8046902 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8046876:	4b06      	ldr	r3, [pc, #24]	; (8046890 <HAL_RCC_OscConfig+0x470>)
 8046878:	681b      	ldr	r3, [r3, #0]
 804687a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 804687e:	2b00      	cmp	r3, #0
 8046880:	d1f0      	bne.n	8046864 <HAL_RCC_OscConfig+0x444>
 8046882:	e03d      	b.n	8046900 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8046884:	687b      	ldr	r3, [r7, #4]
 8046886:	699b      	ldr	r3, [r3, #24]
 8046888:	2b01      	cmp	r3, #1
 804688a:	d107      	bne.n	804689c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 804688c:	2301      	movs	r3, #1
 804688e:	e038      	b.n	8046902 <HAL_RCC_OscConfig+0x4e2>
 8046890:	40023800 	.word	0x40023800
 8046894:	40007000 	.word	0x40007000
 8046898:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 804689c:	4b1b      	ldr	r3, [pc, #108]	; (804690c <HAL_RCC_OscConfig+0x4ec>)
 804689e:	685b      	ldr	r3, [r3, #4]
 80468a0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80468a2:	687b      	ldr	r3, [r7, #4]
 80468a4:	699b      	ldr	r3, [r3, #24]
 80468a6:	2b01      	cmp	r3, #1
 80468a8:	d028      	beq.n	80468fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80468aa:	68fb      	ldr	r3, [r7, #12]
 80468ac:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80468b0:	687b      	ldr	r3, [r7, #4]
 80468b2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80468b4:	429a      	cmp	r2, r3
 80468b6:	d121      	bne.n	80468fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80468b8:	68fb      	ldr	r3, [r7, #12]
 80468ba:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80468be:	687b      	ldr	r3, [r7, #4]
 80468c0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80468c2:	429a      	cmp	r2, r3
 80468c4:	d11a      	bne.n	80468fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80468c6:	68fa      	ldr	r2, [r7, #12]
 80468c8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80468cc:	4013      	ands	r3, r2
 80468ce:	687a      	ldr	r2, [r7, #4]
 80468d0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80468d2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80468d4:	4293      	cmp	r3, r2
 80468d6:	d111      	bne.n	80468fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80468d8:	68fb      	ldr	r3, [r7, #12]
 80468da:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80468de:	687b      	ldr	r3, [r7, #4]
 80468e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80468e2:	085b      	lsrs	r3, r3, #1
 80468e4:	3b01      	subs	r3, #1
 80468e6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80468e8:	429a      	cmp	r2, r3
 80468ea:	d107      	bne.n	80468fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80468ec:	68fb      	ldr	r3, [r7, #12]
 80468ee:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80468f2:	687b      	ldr	r3, [r7, #4]
 80468f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80468f6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80468f8:	429a      	cmp	r2, r3
 80468fa:	d001      	beq.n	8046900 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80468fc:	2301      	movs	r3, #1
 80468fe:	e000      	b.n	8046902 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8046900:	2300      	movs	r3, #0
}
 8046902:	4618      	mov	r0, r3
 8046904:	3718      	adds	r7, #24
 8046906:	46bd      	mov	sp, r7
 8046908:	bd80      	pop	{r7, pc}
 804690a:	bf00      	nop
 804690c:	40023800 	.word	0x40023800

08046910 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8046910:	b580      	push	{r7, lr}
 8046912:	b084      	sub	sp, #16
 8046914:	af00      	add	r7, sp, #0
 8046916:	6078      	str	r0, [r7, #4]
 8046918:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 804691a:	687b      	ldr	r3, [r7, #4]
 804691c:	2b00      	cmp	r3, #0
 804691e:	d101      	bne.n	8046924 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8046920:	2301      	movs	r3, #1
 8046922:	e0cc      	b.n	8046abe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8046924:	4b68      	ldr	r3, [pc, #416]	; (8046ac8 <HAL_RCC_ClockConfig+0x1b8>)
 8046926:	681b      	ldr	r3, [r3, #0]
 8046928:	f003 030f 	and.w	r3, r3, #15
 804692c:	683a      	ldr	r2, [r7, #0]
 804692e:	429a      	cmp	r2, r3
 8046930:	d90c      	bls.n	804694c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8046932:	4b65      	ldr	r3, [pc, #404]	; (8046ac8 <HAL_RCC_ClockConfig+0x1b8>)
 8046934:	683a      	ldr	r2, [r7, #0]
 8046936:	b2d2      	uxtb	r2, r2
 8046938:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 804693a:	4b63      	ldr	r3, [pc, #396]	; (8046ac8 <HAL_RCC_ClockConfig+0x1b8>)
 804693c:	681b      	ldr	r3, [r3, #0]
 804693e:	f003 030f 	and.w	r3, r3, #15
 8046942:	683a      	ldr	r2, [r7, #0]
 8046944:	429a      	cmp	r2, r3
 8046946:	d001      	beq.n	804694c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8046948:	2301      	movs	r3, #1
 804694a:	e0b8      	b.n	8046abe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 804694c:	687b      	ldr	r3, [r7, #4]
 804694e:	681b      	ldr	r3, [r3, #0]
 8046950:	f003 0302 	and.w	r3, r3, #2
 8046954:	2b00      	cmp	r3, #0
 8046956:	d020      	beq.n	804699a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8046958:	687b      	ldr	r3, [r7, #4]
 804695a:	681b      	ldr	r3, [r3, #0]
 804695c:	f003 0304 	and.w	r3, r3, #4
 8046960:	2b00      	cmp	r3, #0
 8046962:	d005      	beq.n	8046970 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8046964:	4b59      	ldr	r3, [pc, #356]	; (8046acc <HAL_RCC_ClockConfig+0x1bc>)
 8046966:	689b      	ldr	r3, [r3, #8]
 8046968:	4a58      	ldr	r2, [pc, #352]	; (8046acc <HAL_RCC_ClockConfig+0x1bc>)
 804696a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 804696e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8046970:	687b      	ldr	r3, [r7, #4]
 8046972:	681b      	ldr	r3, [r3, #0]
 8046974:	f003 0308 	and.w	r3, r3, #8
 8046978:	2b00      	cmp	r3, #0
 804697a:	d005      	beq.n	8046988 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 804697c:	4b53      	ldr	r3, [pc, #332]	; (8046acc <HAL_RCC_ClockConfig+0x1bc>)
 804697e:	689b      	ldr	r3, [r3, #8]
 8046980:	4a52      	ldr	r2, [pc, #328]	; (8046acc <HAL_RCC_ClockConfig+0x1bc>)
 8046982:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8046986:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8046988:	4b50      	ldr	r3, [pc, #320]	; (8046acc <HAL_RCC_ClockConfig+0x1bc>)
 804698a:	689b      	ldr	r3, [r3, #8]
 804698c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8046990:	687b      	ldr	r3, [r7, #4]
 8046992:	689b      	ldr	r3, [r3, #8]
 8046994:	494d      	ldr	r1, [pc, #308]	; (8046acc <HAL_RCC_ClockConfig+0x1bc>)
 8046996:	4313      	orrs	r3, r2
 8046998:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 804699a:	687b      	ldr	r3, [r7, #4]
 804699c:	681b      	ldr	r3, [r3, #0]
 804699e:	f003 0301 	and.w	r3, r3, #1
 80469a2:	2b00      	cmp	r3, #0
 80469a4:	d044      	beq.n	8046a30 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80469a6:	687b      	ldr	r3, [r7, #4]
 80469a8:	685b      	ldr	r3, [r3, #4]
 80469aa:	2b01      	cmp	r3, #1
 80469ac:	d107      	bne.n	80469be <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80469ae:	4b47      	ldr	r3, [pc, #284]	; (8046acc <HAL_RCC_ClockConfig+0x1bc>)
 80469b0:	681b      	ldr	r3, [r3, #0]
 80469b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80469b6:	2b00      	cmp	r3, #0
 80469b8:	d119      	bne.n	80469ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80469ba:	2301      	movs	r3, #1
 80469bc:	e07f      	b.n	8046abe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80469be:	687b      	ldr	r3, [r7, #4]
 80469c0:	685b      	ldr	r3, [r3, #4]
 80469c2:	2b02      	cmp	r3, #2
 80469c4:	d003      	beq.n	80469ce <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80469c6:	687b      	ldr	r3, [r7, #4]
 80469c8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80469ca:	2b03      	cmp	r3, #3
 80469cc:	d107      	bne.n	80469de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80469ce:	4b3f      	ldr	r3, [pc, #252]	; (8046acc <HAL_RCC_ClockConfig+0x1bc>)
 80469d0:	681b      	ldr	r3, [r3, #0]
 80469d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80469d6:	2b00      	cmp	r3, #0
 80469d8:	d109      	bne.n	80469ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80469da:	2301      	movs	r3, #1
 80469dc:	e06f      	b.n	8046abe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80469de:	4b3b      	ldr	r3, [pc, #236]	; (8046acc <HAL_RCC_ClockConfig+0x1bc>)
 80469e0:	681b      	ldr	r3, [r3, #0]
 80469e2:	f003 0302 	and.w	r3, r3, #2
 80469e6:	2b00      	cmp	r3, #0
 80469e8:	d101      	bne.n	80469ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80469ea:	2301      	movs	r3, #1
 80469ec:	e067      	b.n	8046abe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80469ee:	4b37      	ldr	r3, [pc, #220]	; (8046acc <HAL_RCC_ClockConfig+0x1bc>)
 80469f0:	689b      	ldr	r3, [r3, #8]
 80469f2:	f023 0203 	bic.w	r2, r3, #3
 80469f6:	687b      	ldr	r3, [r7, #4]
 80469f8:	685b      	ldr	r3, [r3, #4]
 80469fa:	4934      	ldr	r1, [pc, #208]	; (8046acc <HAL_RCC_ClockConfig+0x1bc>)
 80469fc:	4313      	orrs	r3, r2
 80469fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8046a00:	f7fc f9a6 	bl	8042d50 <HAL_GetTick>
 8046a04:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8046a06:	e00a      	b.n	8046a1e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8046a08:	f7fc f9a2 	bl	8042d50 <HAL_GetTick>
 8046a0c:	4602      	mov	r2, r0
 8046a0e:	68fb      	ldr	r3, [r7, #12]
 8046a10:	1ad3      	subs	r3, r2, r3
 8046a12:	f241 3288 	movw	r2, #5000	; 0x1388
 8046a16:	4293      	cmp	r3, r2
 8046a18:	d901      	bls.n	8046a1e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8046a1a:	2303      	movs	r3, #3
 8046a1c:	e04f      	b.n	8046abe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8046a1e:	4b2b      	ldr	r3, [pc, #172]	; (8046acc <HAL_RCC_ClockConfig+0x1bc>)
 8046a20:	689b      	ldr	r3, [r3, #8]
 8046a22:	f003 020c 	and.w	r2, r3, #12
 8046a26:	687b      	ldr	r3, [r7, #4]
 8046a28:	685b      	ldr	r3, [r3, #4]
 8046a2a:	009b      	lsls	r3, r3, #2
 8046a2c:	429a      	cmp	r2, r3
 8046a2e:	d1eb      	bne.n	8046a08 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8046a30:	4b25      	ldr	r3, [pc, #148]	; (8046ac8 <HAL_RCC_ClockConfig+0x1b8>)
 8046a32:	681b      	ldr	r3, [r3, #0]
 8046a34:	f003 030f 	and.w	r3, r3, #15
 8046a38:	683a      	ldr	r2, [r7, #0]
 8046a3a:	429a      	cmp	r2, r3
 8046a3c:	d20c      	bcs.n	8046a58 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8046a3e:	4b22      	ldr	r3, [pc, #136]	; (8046ac8 <HAL_RCC_ClockConfig+0x1b8>)
 8046a40:	683a      	ldr	r2, [r7, #0]
 8046a42:	b2d2      	uxtb	r2, r2
 8046a44:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8046a46:	4b20      	ldr	r3, [pc, #128]	; (8046ac8 <HAL_RCC_ClockConfig+0x1b8>)
 8046a48:	681b      	ldr	r3, [r3, #0]
 8046a4a:	f003 030f 	and.w	r3, r3, #15
 8046a4e:	683a      	ldr	r2, [r7, #0]
 8046a50:	429a      	cmp	r2, r3
 8046a52:	d001      	beq.n	8046a58 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8046a54:	2301      	movs	r3, #1
 8046a56:	e032      	b.n	8046abe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8046a58:	687b      	ldr	r3, [r7, #4]
 8046a5a:	681b      	ldr	r3, [r3, #0]
 8046a5c:	f003 0304 	and.w	r3, r3, #4
 8046a60:	2b00      	cmp	r3, #0
 8046a62:	d008      	beq.n	8046a76 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8046a64:	4b19      	ldr	r3, [pc, #100]	; (8046acc <HAL_RCC_ClockConfig+0x1bc>)
 8046a66:	689b      	ldr	r3, [r3, #8]
 8046a68:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8046a6c:	687b      	ldr	r3, [r7, #4]
 8046a6e:	68db      	ldr	r3, [r3, #12]
 8046a70:	4916      	ldr	r1, [pc, #88]	; (8046acc <HAL_RCC_ClockConfig+0x1bc>)
 8046a72:	4313      	orrs	r3, r2
 8046a74:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8046a76:	687b      	ldr	r3, [r7, #4]
 8046a78:	681b      	ldr	r3, [r3, #0]
 8046a7a:	f003 0308 	and.w	r3, r3, #8
 8046a7e:	2b00      	cmp	r3, #0
 8046a80:	d009      	beq.n	8046a96 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8046a82:	4b12      	ldr	r3, [pc, #72]	; (8046acc <HAL_RCC_ClockConfig+0x1bc>)
 8046a84:	689b      	ldr	r3, [r3, #8]
 8046a86:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8046a8a:	687b      	ldr	r3, [r7, #4]
 8046a8c:	691b      	ldr	r3, [r3, #16]
 8046a8e:	00db      	lsls	r3, r3, #3
 8046a90:	490e      	ldr	r1, [pc, #56]	; (8046acc <HAL_RCC_ClockConfig+0x1bc>)
 8046a92:	4313      	orrs	r3, r2
 8046a94:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8046a96:	f000 f821 	bl	8046adc <HAL_RCC_GetSysClockFreq>
 8046a9a:	4602      	mov	r2, r0
 8046a9c:	4b0b      	ldr	r3, [pc, #44]	; (8046acc <HAL_RCC_ClockConfig+0x1bc>)
 8046a9e:	689b      	ldr	r3, [r3, #8]
 8046aa0:	091b      	lsrs	r3, r3, #4
 8046aa2:	f003 030f 	and.w	r3, r3, #15
 8046aa6:	490a      	ldr	r1, [pc, #40]	; (8046ad0 <HAL_RCC_ClockConfig+0x1c0>)
 8046aa8:	5ccb      	ldrb	r3, [r1, r3]
 8046aaa:	fa22 f303 	lsr.w	r3, r2, r3
 8046aae:	4a09      	ldr	r2, [pc, #36]	; (8046ad4 <HAL_RCC_ClockConfig+0x1c4>)
 8046ab0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8046ab2:	4b09      	ldr	r3, [pc, #36]	; (8046ad8 <HAL_RCC_ClockConfig+0x1c8>)
 8046ab4:	681b      	ldr	r3, [r3, #0]
 8046ab6:	4618      	mov	r0, r3
 8046ab8:	f7fa fd80 	bl	80415bc <HAL_InitTick>

  return HAL_OK;
 8046abc:	2300      	movs	r3, #0
}
 8046abe:	4618      	mov	r0, r3
 8046ac0:	3710      	adds	r7, #16
 8046ac2:	46bd      	mov	sp, r7
 8046ac4:	bd80      	pop	{r7, pc}
 8046ac6:	bf00      	nop
 8046ac8:	40023c00 	.word	0x40023c00
 8046acc:	40023800 	.word	0x40023800
 8046ad0:	0804dbc4 	.word	0x0804dbc4
 8046ad4:	20000000 	.word	0x20000000
 8046ad8:	20000054 	.word	0x20000054

08046adc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8046adc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8046ae0:	b094      	sub	sp, #80	; 0x50
 8046ae2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8046ae4:	2300      	movs	r3, #0
 8046ae6:	647b      	str	r3, [r7, #68]	; 0x44
 8046ae8:	2300      	movs	r3, #0
 8046aea:	64fb      	str	r3, [r7, #76]	; 0x4c
 8046aec:	2300      	movs	r3, #0
 8046aee:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8046af0:	2300      	movs	r3, #0
 8046af2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8046af4:	4b79      	ldr	r3, [pc, #484]	; (8046cdc <HAL_RCC_GetSysClockFreq+0x200>)
 8046af6:	689b      	ldr	r3, [r3, #8]
 8046af8:	f003 030c 	and.w	r3, r3, #12
 8046afc:	2b08      	cmp	r3, #8
 8046afe:	d00d      	beq.n	8046b1c <HAL_RCC_GetSysClockFreq+0x40>
 8046b00:	2b08      	cmp	r3, #8
 8046b02:	f200 80e1 	bhi.w	8046cc8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8046b06:	2b00      	cmp	r3, #0
 8046b08:	d002      	beq.n	8046b10 <HAL_RCC_GetSysClockFreq+0x34>
 8046b0a:	2b04      	cmp	r3, #4
 8046b0c:	d003      	beq.n	8046b16 <HAL_RCC_GetSysClockFreq+0x3a>
 8046b0e:	e0db      	b.n	8046cc8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8046b10:	4b73      	ldr	r3, [pc, #460]	; (8046ce0 <HAL_RCC_GetSysClockFreq+0x204>)
 8046b12:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8046b14:	e0db      	b.n	8046cce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8046b16:	4b73      	ldr	r3, [pc, #460]	; (8046ce4 <HAL_RCC_GetSysClockFreq+0x208>)
 8046b18:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8046b1a:	e0d8      	b.n	8046cce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8046b1c:	4b6f      	ldr	r3, [pc, #444]	; (8046cdc <HAL_RCC_GetSysClockFreq+0x200>)
 8046b1e:	685b      	ldr	r3, [r3, #4]
 8046b20:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8046b24:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8046b26:	4b6d      	ldr	r3, [pc, #436]	; (8046cdc <HAL_RCC_GetSysClockFreq+0x200>)
 8046b28:	685b      	ldr	r3, [r3, #4]
 8046b2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8046b2e:	2b00      	cmp	r3, #0
 8046b30:	d063      	beq.n	8046bfa <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8046b32:	4b6a      	ldr	r3, [pc, #424]	; (8046cdc <HAL_RCC_GetSysClockFreq+0x200>)
 8046b34:	685b      	ldr	r3, [r3, #4]
 8046b36:	099b      	lsrs	r3, r3, #6
 8046b38:	2200      	movs	r2, #0
 8046b3a:	63bb      	str	r3, [r7, #56]	; 0x38
 8046b3c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8046b3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8046b40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8046b44:	633b      	str	r3, [r7, #48]	; 0x30
 8046b46:	2300      	movs	r3, #0
 8046b48:	637b      	str	r3, [r7, #52]	; 0x34
 8046b4a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8046b4e:	4622      	mov	r2, r4
 8046b50:	462b      	mov	r3, r5
 8046b52:	f04f 0000 	mov.w	r0, #0
 8046b56:	f04f 0100 	mov.w	r1, #0
 8046b5a:	0159      	lsls	r1, r3, #5
 8046b5c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8046b60:	0150      	lsls	r0, r2, #5
 8046b62:	4602      	mov	r2, r0
 8046b64:	460b      	mov	r3, r1
 8046b66:	4621      	mov	r1, r4
 8046b68:	1a51      	subs	r1, r2, r1
 8046b6a:	6139      	str	r1, [r7, #16]
 8046b6c:	4629      	mov	r1, r5
 8046b6e:	eb63 0301 	sbc.w	r3, r3, r1
 8046b72:	617b      	str	r3, [r7, #20]
 8046b74:	f04f 0200 	mov.w	r2, #0
 8046b78:	f04f 0300 	mov.w	r3, #0
 8046b7c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8046b80:	4659      	mov	r1, fp
 8046b82:	018b      	lsls	r3, r1, #6
 8046b84:	4651      	mov	r1, sl
 8046b86:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8046b8a:	4651      	mov	r1, sl
 8046b8c:	018a      	lsls	r2, r1, #6
 8046b8e:	4651      	mov	r1, sl
 8046b90:	ebb2 0801 	subs.w	r8, r2, r1
 8046b94:	4659      	mov	r1, fp
 8046b96:	eb63 0901 	sbc.w	r9, r3, r1
 8046b9a:	f04f 0200 	mov.w	r2, #0
 8046b9e:	f04f 0300 	mov.w	r3, #0
 8046ba2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8046ba6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8046baa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8046bae:	4690      	mov	r8, r2
 8046bb0:	4699      	mov	r9, r3
 8046bb2:	4623      	mov	r3, r4
 8046bb4:	eb18 0303 	adds.w	r3, r8, r3
 8046bb8:	60bb      	str	r3, [r7, #8]
 8046bba:	462b      	mov	r3, r5
 8046bbc:	eb49 0303 	adc.w	r3, r9, r3
 8046bc0:	60fb      	str	r3, [r7, #12]
 8046bc2:	f04f 0200 	mov.w	r2, #0
 8046bc6:	f04f 0300 	mov.w	r3, #0
 8046bca:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8046bce:	4629      	mov	r1, r5
 8046bd0:	024b      	lsls	r3, r1, #9
 8046bd2:	4621      	mov	r1, r4
 8046bd4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8046bd8:	4621      	mov	r1, r4
 8046bda:	024a      	lsls	r2, r1, #9
 8046bdc:	4610      	mov	r0, r2
 8046bde:	4619      	mov	r1, r3
 8046be0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8046be2:	2200      	movs	r2, #0
 8046be4:	62bb      	str	r3, [r7, #40]	; 0x28
 8046be6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8046be8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8046bec:	f7f9 fb50 	bl	8040290 <__aeabi_uldivmod>
 8046bf0:	4602      	mov	r2, r0
 8046bf2:	460b      	mov	r3, r1
 8046bf4:	4613      	mov	r3, r2
 8046bf6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8046bf8:	e058      	b.n	8046cac <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8046bfa:	4b38      	ldr	r3, [pc, #224]	; (8046cdc <HAL_RCC_GetSysClockFreq+0x200>)
 8046bfc:	685b      	ldr	r3, [r3, #4]
 8046bfe:	099b      	lsrs	r3, r3, #6
 8046c00:	2200      	movs	r2, #0
 8046c02:	4618      	mov	r0, r3
 8046c04:	4611      	mov	r1, r2
 8046c06:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8046c0a:	623b      	str	r3, [r7, #32]
 8046c0c:	2300      	movs	r3, #0
 8046c0e:	627b      	str	r3, [r7, #36]	; 0x24
 8046c10:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8046c14:	4642      	mov	r2, r8
 8046c16:	464b      	mov	r3, r9
 8046c18:	f04f 0000 	mov.w	r0, #0
 8046c1c:	f04f 0100 	mov.w	r1, #0
 8046c20:	0159      	lsls	r1, r3, #5
 8046c22:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8046c26:	0150      	lsls	r0, r2, #5
 8046c28:	4602      	mov	r2, r0
 8046c2a:	460b      	mov	r3, r1
 8046c2c:	4641      	mov	r1, r8
 8046c2e:	ebb2 0a01 	subs.w	sl, r2, r1
 8046c32:	4649      	mov	r1, r9
 8046c34:	eb63 0b01 	sbc.w	fp, r3, r1
 8046c38:	f04f 0200 	mov.w	r2, #0
 8046c3c:	f04f 0300 	mov.w	r3, #0
 8046c40:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8046c44:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8046c48:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8046c4c:	ebb2 040a 	subs.w	r4, r2, sl
 8046c50:	eb63 050b 	sbc.w	r5, r3, fp
 8046c54:	f04f 0200 	mov.w	r2, #0
 8046c58:	f04f 0300 	mov.w	r3, #0
 8046c5c:	00eb      	lsls	r3, r5, #3
 8046c5e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8046c62:	00e2      	lsls	r2, r4, #3
 8046c64:	4614      	mov	r4, r2
 8046c66:	461d      	mov	r5, r3
 8046c68:	4643      	mov	r3, r8
 8046c6a:	18e3      	adds	r3, r4, r3
 8046c6c:	603b      	str	r3, [r7, #0]
 8046c6e:	464b      	mov	r3, r9
 8046c70:	eb45 0303 	adc.w	r3, r5, r3
 8046c74:	607b      	str	r3, [r7, #4]
 8046c76:	f04f 0200 	mov.w	r2, #0
 8046c7a:	f04f 0300 	mov.w	r3, #0
 8046c7e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8046c82:	4629      	mov	r1, r5
 8046c84:	028b      	lsls	r3, r1, #10
 8046c86:	4621      	mov	r1, r4
 8046c88:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8046c8c:	4621      	mov	r1, r4
 8046c8e:	028a      	lsls	r2, r1, #10
 8046c90:	4610      	mov	r0, r2
 8046c92:	4619      	mov	r1, r3
 8046c94:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8046c96:	2200      	movs	r2, #0
 8046c98:	61bb      	str	r3, [r7, #24]
 8046c9a:	61fa      	str	r2, [r7, #28]
 8046c9c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8046ca0:	f7f9 faf6 	bl	8040290 <__aeabi_uldivmod>
 8046ca4:	4602      	mov	r2, r0
 8046ca6:	460b      	mov	r3, r1
 8046ca8:	4613      	mov	r3, r2
 8046caa:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8046cac:	4b0b      	ldr	r3, [pc, #44]	; (8046cdc <HAL_RCC_GetSysClockFreq+0x200>)
 8046cae:	685b      	ldr	r3, [r3, #4]
 8046cb0:	0c1b      	lsrs	r3, r3, #16
 8046cb2:	f003 0303 	and.w	r3, r3, #3
 8046cb6:	3301      	adds	r3, #1
 8046cb8:	005b      	lsls	r3, r3, #1
 8046cba:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8046cbc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8046cbe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8046cc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8046cc4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8046cc6:	e002      	b.n	8046cce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8046cc8:	4b05      	ldr	r3, [pc, #20]	; (8046ce0 <HAL_RCC_GetSysClockFreq+0x204>)
 8046cca:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8046ccc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8046cce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8046cd0:	4618      	mov	r0, r3
 8046cd2:	3750      	adds	r7, #80	; 0x50
 8046cd4:	46bd      	mov	sp, r7
 8046cd6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8046cda:	bf00      	nop
 8046cdc:	40023800 	.word	0x40023800
 8046ce0:	00f42400 	.word	0x00f42400
 8046ce4:	007a1200 	.word	0x007a1200

08046ce8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8046ce8:	b480      	push	{r7}
 8046cea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8046cec:	4b03      	ldr	r3, [pc, #12]	; (8046cfc <HAL_RCC_GetHCLKFreq+0x14>)
 8046cee:	681b      	ldr	r3, [r3, #0]
}
 8046cf0:	4618      	mov	r0, r3
 8046cf2:	46bd      	mov	sp, r7
 8046cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8046cf8:	4770      	bx	lr
 8046cfa:	bf00      	nop
 8046cfc:	20000000 	.word	0x20000000

08046d00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8046d00:	b580      	push	{r7, lr}
 8046d02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8046d04:	f7ff fff0 	bl	8046ce8 <HAL_RCC_GetHCLKFreq>
 8046d08:	4602      	mov	r2, r0
 8046d0a:	4b05      	ldr	r3, [pc, #20]	; (8046d20 <HAL_RCC_GetPCLK1Freq+0x20>)
 8046d0c:	689b      	ldr	r3, [r3, #8]
 8046d0e:	0a9b      	lsrs	r3, r3, #10
 8046d10:	f003 0307 	and.w	r3, r3, #7
 8046d14:	4903      	ldr	r1, [pc, #12]	; (8046d24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8046d16:	5ccb      	ldrb	r3, [r1, r3]
 8046d18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8046d1c:	4618      	mov	r0, r3
 8046d1e:	bd80      	pop	{r7, pc}
 8046d20:	40023800 	.word	0x40023800
 8046d24:	0804dbd4 	.word	0x0804dbd4

08046d28 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8046d28:	b580      	push	{r7, lr}
 8046d2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8046d2c:	f7ff ffdc 	bl	8046ce8 <HAL_RCC_GetHCLKFreq>
 8046d30:	4602      	mov	r2, r0
 8046d32:	4b05      	ldr	r3, [pc, #20]	; (8046d48 <HAL_RCC_GetPCLK2Freq+0x20>)
 8046d34:	689b      	ldr	r3, [r3, #8]
 8046d36:	0b5b      	lsrs	r3, r3, #13
 8046d38:	f003 0307 	and.w	r3, r3, #7
 8046d3c:	4903      	ldr	r1, [pc, #12]	; (8046d4c <HAL_RCC_GetPCLK2Freq+0x24>)
 8046d3e:	5ccb      	ldrb	r3, [r1, r3]
 8046d40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8046d44:	4618      	mov	r0, r3
 8046d46:	bd80      	pop	{r7, pc}
 8046d48:	40023800 	.word	0x40023800
 8046d4c:	0804dbd4 	.word	0x0804dbd4

08046d50 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8046d50:	b480      	push	{r7}
 8046d52:	b083      	sub	sp, #12
 8046d54:	af00      	add	r7, sp, #0
 8046d56:	6078      	str	r0, [r7, #4]
 8046d58:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8046d5a:	687b      	ldr	r3, [r7, #4]
 8046d5c:	220f      	movs	r2, #15
 8046d5e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8046d60:	4b12      	ldr	r3, [pc, #72]	; (8046dac <HAL_RCC_GetClockConfig+0x5c>)
 8046d62:	689b      	ldr	r3, [r3, #8]
 8046d64:	f003 0203 	and.w	r2, r3, #3
 8046d68:	687b      	ldr	r3, [r7, #4]
 8046d6a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8046d6c:	4b0f      	ldr	r3, [pc, #60]	; (8046dac <HAL_RCC_GetClockConfig+0x5c>)
 8046d6e:	689b      	ldr	r3, [r3, #8]
 8046d70:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8046d74:	687b      	ldr	r3, [r7, #4]
 8046d76:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8046d78:	4b0c      	ldr	r3, [pc, #48]	; (8046dac <HAL_RCC_GetClockConfig+0x5c>)
 8046d7a:	689b      	ldr	r3, [r3, #8]
 8046d7c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8046d80:	687b      	ldr	r3, [r7, #4]
 8046d82:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8046d84:	4b09      	ldr	r3, [pc, #36]	; (8046dac <HAL_RCC_GetClockConfig+0x5c>)
 8046d86:	689b      	ldr	r3, [r3, #8]
 8046d88:	08db      	lsrs	r3, r3, #3
 8046d8a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8046d8e:	687b      	ldr	r3, [r7, #4]
 8046d90:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8046d92:	4b07      	ldr	r3, [pc, #28]	; (8046db0 <HAL_RCC_GetClockConfig+0x60>)
 8046d94:	681b      	ldr	r3, [r3, #0]
 8046d96:	f003 020f 	and.w	r2, r3, #15
 8046d9a:	683b      	ldr	r3, [r7, #0]
 8046d9c:	601a      	str	r2, [r3, #0]
}
 8046d9e:	bf00      	nop
 8046da0:	370c      	adds	r7, #12
 8046da2:	46bd      	mov	sp, r7
 8046da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8046da8:	4770      	bx	lr
 8046daa:	bf00      	nop
 8046dac:	40023800 	.word	0x40023800
 8046db0:	40023c00 	.word	0x40023c00

08046db4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8046db4:	b580      	push	{r7, lr}
 8046db6:	b086      	sub	sp, #24
 8046db8:	af00      	add	r7, sp, #0
 8046dba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8046dbc:	2300      	movs	r3, #0
 8046dbe:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8046dc0:	2300      	movs	r3, #0
 8046dc2:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8046dc4:	687b      	ldr	r3, [r7, #4]
 8046dc6:	681b      	ldr	r3, [r3, #0]
 8046dc8:	f003 0301 	and.w	r3, r3, #1
 8046dcc:	2b00      	cmp	r3, #0
 8046dce:	d10b      	bne.n	8046de8 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8046dd0:	687b      	ldr	r3, [r7, #4]
 8046dd2:	681b      	ldr	r3, [r3, #0]
 8046dd4:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8046dd8:	2b00      	cmp	r3, #0
 8046dda:	d105      	bne.n	8046de8 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8046ddc:	687b      	ldr	r3, [r7, #4]
 8046dde:	681b      	ldr	r3, [r3, #0]
 8046de0:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8046de4:	2b00      	cmp	r3, #0
 8046de6:	d075      	beq.n	8046ed4 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8046de8:	4b91      	ldr	r3, [pc, #580]	; (8047030 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8046dea:	2200      	movs	r2, #0
 8046dec:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8046dee:	f7fb ffaf 	bl	8042d50 <HAL_GetTick>
 8046df2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8046df4:	e008      	b.n	8046e08 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8046df6:	f7fb ffab 	bl	8042d50 <HAL_GetTick>
 8046dfa:	4602      	mov	r2, r0
 8046dfc:	697b      	ldr	r3, [r7, #20]
 8046dfe:	1ad3      	subs	r3, r2, r3
 8046e00:	2b02      	cmp	r3, #2
 8046e02:	d901      	bls.n	8046e08 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8046e04:	2303      	movs	r3, #3
 8046e06:	e189      	b.n	804711c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8046e08:	4b8a      	ldr	r3, [pc, #552]	; (8047034 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8046e0a:	681b      	ldr	r3, [r3, #0]
 8046e0c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8046e10:	2b00      	cmp	r3, #0
 8046e12:	d1f0      	bne.n	8046df6 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8046e14:	687b      	ldr	r3, [r7, #4]
 8046e16:	681b      	ldr	r3, [r3, #0]
 8046e18:	f003 0301 	and.w	r3, r3, #1
 8046e1c:	2b00      	cmp	r3, #0
 8046e1e:	d009      	beq.n	8046e34 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8046e20:	687b      	ldr	r3, [r7, #4]
 8046e22:	685b      	ldr	r3, [r3, #4]
 8046e24:	019a      	lsls	r2, r3, #6
 8046e26:	687b      	ldr	r3, [r7, #4]
 8046e28:	689b      	ldr	r3, [r3, #8]
 8046e2a:	071b      	lsls	r3, r3, #28
 8046e2c:	4981      	ldr	r1, [pc, #516]	; (8047034 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8046e2e:	4313      	orrs	r3, r2
 8046e30:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8046e34:	687b      	ldr	r3, [r7, #4]
 8046e36:	681b      	ldr	r3, [r3, #0]
 8046e38:	f003 0302 	and.w	r3, r3, #2
 8046e3c:	2b00      	cmp	r3, #0
 8046e3e:	d01f      	beq.n	8046e80 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8046e40:	4b7c      	ldr	r3, [pc, #496]	; (8047034 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8046e42:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8046e46:	0f1b      	lsrs	r3, r3, #28
 8046e48:	f003 0307 	and.w	r3, r3, #7
 8046e4c:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8046e4e:	687b      	ldr	r3, [r7, #4]
 8046e50:	685b      	ldr	r3, [r3, #4]
 8046e52:	019a      	lsls	r2, r3, #6
 8046e54:	687b      	ldr	r3, [r7, #4]
 8046e56:	68db      	ldr	r3, [r3, #12]
 8046e58:	061b      	lsls	r3, r3, #24
 8046e5a:	431a      	orrs	r2, r3
 8046e5c:	693b      	ldr	r3, [r7, #16]
 8046e5e:	071b      	lsls	r3, r3, #28
 8046e60:	4974      	ldr	r1, [pc, #464]	; (8047034 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8046e62:	4313      	orrs	r3, r2
 8046e64:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8046e68:	4b72      	ldr	r3, [pc, #456]	; (8047034 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8046e6a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8046e6e:	f023 021f 	bic.w	r2, r3, #31
 8046e72:	687b      	ldr	r3, [r7, #4]
 8046e74:	69db      	ldr	r3, [r3, #28]
 8046e76:	3b01      	subs	r3, #1
 8046e78:	496e      	ldr	r1, [pc, #440]	; (8047034 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8046e7a:	4313      	orrs	r3, r2
 8046e7c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8046e80:	687b      	ldr	r3, [r7, #4]
 8046e82:	681b      	ldr	r3, [r3, #0]
 8046e84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8046e88:	2b00      	cmp	r3, #0
 8046e8a:	d00d      	beq.n	8046ea8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8046e8c:	687b      	ldr	r3, [r7, #4]
 8046e8e:	685b      	ldr	r3, [r3, #4]
 8046e90:	019a      	lsls	r2, r3, #6
 8046e92:	687b      	ldr	r3, [r7, #4]
 8046e94:	68db      	ldr	r3, [r3, #12]
 8046e96:	061b      	lsls	r3, r3, #24
 8046e98:	431a      	orrs	r2, r3
 8046e9a:	687b      	ldr	r3, [r7, #4]
 8046e9c:	689b      	ldr	r3, [r3, #8]
 8046e9e:	071b      	lsls	r3, r3, #28
 8046ea0:	4964      	ldr	r1, [pc, #400]	; (8047034 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8046ea2:	4313      	orrs	r3, r2
 8046ea4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8046ea8:	4b61      	ldr	r3, [pc, #388]	; (8047030 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8046eaa:	2201      	movs	r2, #1
 8046eac:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8046eae:	f7fb ff4f 	bl	8042d50 <HAL_GetTick>
 8046eb2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8046eb4:	e008      	b.n	8046ec8 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8046eb6:	f7fb ff4b 	bl	8042d50 <HAL_GetTick>
 8046eba:	4602      	mov	r2, r0
 8046ebc:	697b      	ldr	r3, [r7, #20]
 8046ebe:	1ad3      	subs	r3, r2, r3
 8046ec0:	2b02      	cmp	r3, #2
 8046ec2:	d901      	bls.n	8046ec8 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8046ec4:	2303      	movs	r3, #3
 8046ec6:	e129      	b.n	804711c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8046ec8:	4b5a      	ldr	r3, [pc, #360]	; (8047034 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8046eca:	681b      	ldr	r3, [r3, #0]
 8046ecc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8046ed0:	2b00      	cmp	r3, #0
 8046ed2:	d0f0      	beq.n	8046eb6 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8046ed4:	687b      	ldr	r3, [r7, #4]
 8046ed6:	681b      	ldr	r3, [r3, #0]
 8046ed8:	f003 0304 	and.w	r3, r3, #4
 8046edc:	2b00      	cmp	r3, #0
 8046ede:	d105      	bne.n	8046eec <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8046ee0:	687b      	ldr	r3, [r7, #4]
 8046ee2:	681b      	ldr	r3, [r3, #0]
 8046ee4:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8046ee8:	2b00      	cmp	r3, #0
 8046eea:	d079      	beq.n	8046fe0 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8046eec:	4b52      	ldr	r3, [pc, #328]	; (8047038 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8046eee:	2200      	movs	r2, #0
 8046ef0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8046ef2:	f7fb ff2d 	bl	8042d50 <HAL_GetTick>
 8046ef6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8046ef8:	e008      	b.n	8046f0c <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8046efa:	f7fb ff29 	bl	8042d50 <HAL_GetTick>
 8046efe:	4602      	mov	r2, r0
 8046f00:	697b      	ldr	r3, [r7, #20]
 8046f02:	1ad3      	subs	r3, r2, r3
 8046f04:	2b02      	cmp	r3, #2
 8046f06:	d901      	bls.n	8046f0c <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8046f08:	2303      	movs	r3, #3
 8046f0a:	e107      	b.n	804711c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8046f0c:	4b49      	ldr	r3, [pc, #292]	; (8047034 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8046f0e:	681b      	ldr	r3, [r3, #0]
 8046f10:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8046f14:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8046f18:	d0ef      	beq.n	8046efa <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8046f1a:	687b      	ldr	r3, [r7, #4]
 8046f1c:	681b      	ldr	r3, [r3, #0]
 8046f1e:	f003 0304 	and.w	r3, r3, #4
 8046f22:	2b00      	cmp	r3, #0
 8046f24:	d020      	beq.n	8046f68 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8046f26:	4b43      	ldr	r3, [pc, #268]	; (8047034 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8046f28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8046f2c:	0f1b      	lsrs	r3, r3, #28
 8046f2e:	f003 0307 	and.w	r3, r3, #7
 8046f32:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8046f34:	687b      	ldr	r3, [r7, #4]
 8046f36:	691b      	ldr	r3, [r3, #16]
 8046f38:	019a      	lsls	r2, r3, #6
 8046f3a:	687b      	ldr	r3, [r7, #4]
 8046f3c:	695b      	ldr	r3, [r3, #20]
 8046f3e:	061b      	lsls	r3, r3, #24
 8046f40:	431a      	orrs	r2, r3
 8046f42:	693b      	ldr	r3, [r7, #16]
 8046f44:	071b      	lsls	r3, r3, #28
 8046f46:	493b      	ldr	r1, [pc, #236]	; (8047034 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8046f48:	4313      	orrs	r3, r2
 8046f4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8046f4e:	4b39      	ldr	r3, [pc, #228]	; (8047034 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8046f50:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8046f54:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8046f58:	687b      	ldr	r3, [r7, #4]
 8046f5a:	6a1b      	ldr	r3, [r3, #32]
 8046f5c:	3b01      	subs	r3, #1
 8046f5e:	021b      	lsls	r3, r3, #8
 8046f60:	4934      	ldr	r1, [pc, #208]	; (8047034 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8046f62:	4313      	orrs	r3, r2
 8046f64:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8046f68:	687b      	ldr	r3, [r7, #4]
 8046f6a:	681b      	ldr	r3, [r3, #0]
 8046f6c:	f003 0308 	and.w	r3, r3, #8
 8046f70:	2b00      	cmp	r3, #0
 8046f72:	d01e      	beq.n	8046fb2 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8046f74:	4b2f      	ldr	r3, [pc, #188]	; (8047034 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8046f76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8046f7a:	0e1b      	lsrs	r3, r3, #24
 8046f7c:	f003 030f 	and.w	r3, r3, #15
 8046f80:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8046f82:	687b      	ldr	r3, [r7, #4]
 8046f84:	691b      	ldr	r3, [r3, #16]
 8046f86:	019a      	lsls	r2, r3, #6
 8046f88:	693b      	ldr	r3, [r7, #16]
 8046f8a:	061b      	lsls	r3, r3, #24
 8046f8c:	431a      	orrs	r2, r3
 8046f8e:	687b      	ldr	r3, [r7, #4]
 8046f90:	699b      	ldr	r3, [r3, #24]
 8046f92:	071b      	lsls	r3, r3, #28
 8046f94:	4927      	ldr	r1, [pc, #156]	; (8047034 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8046f96:	4313      	orrs	r3, r2
 8046f98:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8046f9c:	4b25      	ldr	r3, [pc, #148]	; (8047034 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8046f9e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8046fa2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8046fa6:	687b      	ldr	r3, [r7, #4]
 8046fa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8046faa:	4922      	ldr	r1, [pc, #136]	; (8047034 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8046fac:	4313      	orrs	r3, r2
 8046fae:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8046fb2:	4b21      	ldr	r3, [pc, #132]	; (8047038 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8046fb4:	2201      	movs	r2, #1
 8046fb6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8046fb8:	f7fb feca 	bl	8042d50 <HAL_GetTick>
 8046fbc:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8046fbe:	e008      	b.n	8046fd2 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8046fc0:	f7fb fec6 	bl	8042d50 <HAL_GetTick>
 8046fc4:	4602      	mov	r2, r0
 8046fc6:	697b      	ldr	r3, [r7, #20]
 8046fc8:	1ad3      	subs	r3, r2, r3
 8046fca:	2b02      	cmp	r3, #2
 8046fcc:	d901      	bls.n	8046fd2 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8046fce:	2303      	movs	r3, #3
 8046fd0:	e0a4      	b.n	804711c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8046fd2:	4b18      	ldr	r3, [pc, #96]	; (8047034 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8046fd4:	681b      	ldr	r3, [r3, #0]
 8046fd6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8046fda:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8046fde:	d1ef      	bne.n	8046fc0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8046fe0:	687b      	ldr	r3, [r7, #4]
 8046fe2:	681b      	ldr	r3, [r3, #0]
 8046fe4:	f003 0320 	and.w	r3, r3, #32
 8046fe8:	2b00      	cmp	r3, #0
 8046fea:	f000 808b 	beq.w	8047104 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8046fee:	2300      	movs	r3, #0
 8046ff0:	60fb      	str	r3, [r7, #12]
 8046ff2:	4b10      	ldr	r3, [pc, #64]	; (8047034 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8046ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8046ff6:	4a0f      	ldr	r2, [pc, #60]	; (8047034 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8046ff8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8046ffc:	6413      	str	r3, [r2, #64]	; 0x40
 8046ffe:	4b0d      	ldr	r3, [pc, #52]	; (8047034 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8047000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8047002:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8047006:	60fb      	str	r3, [r7, #12]
 8047008:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 804700a:	4b0c      	ldr	r3, [pc, #48]	; (804703c <HAL_RCCEx_PeriphCLKConfig+0x288>)
 804700c:	681b      	ldr	r3, [r3, #0]
 804700e:	4a0b      	ldr	r2, [pc, #44]	; (804703c <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8047010:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8047014:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8047016:	f7fb fe9b 	bl	8042d50 <HAL_GetTick>
 804701a:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 804701c:	e010      	b.n	8047040 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 804701e:	f7fb fe97 	bl	8042d50 <HAL_GetTick>
 8047022:	4602      	mov	r2, r0
 8047024:	697b      	ldr	r3, [r7, #20]
 8047026:	1ad3      	subs	r3, r2, r3
 8047028:	2b02      	cmp	r3, #2
 804702a:	d909      	bls.n	8047040 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 804702c:	2303      	movs	r3, #3
 804702e:	e075      	b.n	804711c <HAL_RCCEx_PeriphCLKConfig+0x368>
 8047030:	42470068 	.word	0x42470068
 8047034:	40023800 	.word	0x40023800
 8047038:	42470070 	.word	0x42470070
 804703c:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8047040:	4b38      	ldr	r3, [pc, #224]	; (8047124 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8047042:	681b      	ldr	r3, [r3, #0]
 8047044:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8047048:	2b00      	cmp	r3, #0
 804704a:	d0e8      	beq.n	804701e <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 804704c:	4b36      	ldr	r3, [pc, #216]	; (8047128 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 804704e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8047050:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8047054:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8047056:	693b      	ldr	r3, [r7, #16]
 8047058:	2b00      	cmp	r3, #0
 804705a:	d02f      	beq.n	80470bc <HAL_RCCEx_PeriphCLKConfig+0x308>
 804705c:	687b      	ldr	r3, [r7, #4]
 804705e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8047060:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8047064:	693a      	ldr	r2, [r7, #16]
 8047066:	429a      	cmp	r2, r3
 8047068:	d028      	beq.n	80470bc <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 804706a:	4b2f      	ldr	r3, [pc, #188]	; (8047128 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 804706c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 804706e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8047072:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8047074:	4b2d      	ldr	r3, [pc, #180]	; (804712c <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8047076:	2201      	movs	r2, #1
 8047078:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 804707a:	4b2c      	ldr	r3, [pc, #176]	; (804712c <HAL_RCCEx_PeriphCLKConfig+0x378>)
 804707c:	2200      	movs	r2, #0
 804707e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8047080:	4a29      	ldr	r2, [pc, #164]	; (8047128 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8047082:	693b      	ldr	r3, [r7, #16]
 8047084:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8047086:	4b28      	ldr	r3, [pc, #160]	; (8047128 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8047088:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 804708a:	f003 0301 	and.w	r3, r3, #1
 804708e:	2b01      	cmp	r3, #1
 8047090:	d114      	bne.n	80470bc <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8047092:	f7fb fe5d 	bl	8042d50 <HAL_GetTick>
 8047096:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8047098:	e00a      	b.n	80470b0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 804709a:	f7fb fe59 	bl	8042d50 <HAL_GetTick>
 804709e:	4602      	mov	r2, r0
 80470a0:	697b      	ldr	r3, [r7, #20]
 80470a2:	1ad3      	subs	r3, r2, r3
 80470a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80470a8:	4293      	cmp	r3, r2
 80470aa:	d901      	bls.n	80470b0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 80470ac:	2303      	movs	r3, #3
 80470ae:	e035      	b.n	804711c <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80470b0:	4b1d      	ldr	r3, [pc, #116]	; (8047128 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80470b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80470b4:	f003 0302 	and.w	r3, r3, #2
 80470b8:	2b00      	cmp	r3, #0
 80470ba:	d0ee      	beq.n	804709a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80470bc:	687b      	ldr	r3, [r7, #4]
 80470be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80470c0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80470c4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80470c8:	d10d      	bne.n	80470e6 <HAL_RCCEx_PeriphCLKConfig+0x332>
 80470ca:	4b17      	ldr	r3, [pc, #92]	; (8047128 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80470cc:	689b      	ldr	r3, [r3, #8]
 80470ce:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80470d2:	687b      	ldr	r3, [r7, #4]
 80470d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80470d6:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80470da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80470de:	4912      	ldr	r1, [pc, #72]	; (8047128 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80470e0:	4313      	orrs	r3, r2
 80470e2:	608b      	str	r3, [r1, #8]
 80470e4:	e005      	b.n	80470f2 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 80470e6:	4b10      	ldr	r3, [pc, #64]	; (8047128 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80470e8:	689b      	ldr	r3, [r3, #8]
 80470ea:	4a0f      	ldr	r2, [pc, #60]	; (8047128 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80470ec:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80470f0:	6093      	str	r3, [r2, #8]
 80470f2:	4b0d      	ldr	r3, [pc, #52]	; (8047128 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80470f4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80470f6:	687b      	ldr	r3, [r7, #4]
 80470f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80470fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80470fe:	490a      	ldr	r1, [pc, #40]	; (8047128 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8047100:	4313      	orrs	r3, r2
 8047102:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8047104:	687b      	ldr	r3, [r7, #4]
 8047106:	681b      	ldr	r3, [r3, #0]
 8047108:	f003 0310 	and.w	r3, r3, #16
 804710c:	2b00      	cmp	r3, #0
 804710e:	d004      	beq.n	804711a <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8047110:	687b      	ldr	r3, [r7, #4]
 8047112:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8047116:	4b06      	ldr	r3, [pc, #24]	; (8047130 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8047118:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 804711a:	2300      	movs	r3, #0
}
 804711c:	4618      	mov	r0, r3
 804711e:	3718      	adds	r7, #24
 8047120:	46bd      	mov	sp, r7
 8047122:	bd80      	pop	{r7, pc}
 8047124:	40007000 	.word	0x40007000
 8047128:	40023800 	.word	0x40023800
 804712c:	42470e40 	.word	0x42470e40
 8047130:	424711e0 	.word	0x424711e0

08047134 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8047134:	b580      	push	{r7, lr}
 8047136:	b082      	sub	sp, #8
 8047138:	af00      	add	r7, sp, #0
 804713a:	6078      	str	r0, [r7, #4]
 804713c:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 804713e:	687b      	ldr	r3, [r7, #4]
 8047140:	2b00      	cmp	r3, #0
 8047142:	d101      	bne.n	8047148 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8047144:	2301      	movs	r3, #1
 8047146:	e025      	b.n	8047194 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8047148:	687b      	ldr	r3, [r7, #4]
 804714a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 804714e:	b2db      	uxtb	r3, r3
 8047150:	2b00      	cmp	r3, #0
 8047152:	d106      	bne.n	8047162 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8047154:	687b      	ldr	r3, [r7, #4]
 8047156:	2200      	movs	r2, #0
 8047158:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 804715c:	6878      	ldr	r0, [r7, #4]
 804715e:	f7fa fa23 	bl	80415a8 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8047162:	687b      	ldr	r3, [r7, #4]
 8047164:	2202      	movs	r2, #2
 8047166:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 804716a:	687b      	ldr	r3, [r7, #4]
 804716c:	681a      	ldr	r2, [r3, #0]
 804716e:	687b      	ldr	r3, [r7, #4]
 8047170:	3304      	adds	r3, #4
 8047172:	4619      	mov	r1, r3
 8047174:	4610      	mov	r0, r2
 8047176:	f001 fe91 	bl	8048e9c <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 804717a:	687b      	ldr	r3, [r7, #4]
 804717c:	6818      	ldr	r0, [r3, #0]
 804717e:	687b      	ldr	r3, [r7, #4]
 8047180:	685b      	ldr	r3, [r3, #4]
 8047182:	461a      	mov	r2, r3
 8047184:	6839      	ldr	r1, [r7, #0]
 8047186:	f001 fee6 	bl	8048f56 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 804718a:	687b      	ldr	r3, [r7, #4]
 804718c:	2201      	movs	r2, #1
 804718e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8047192:	2300      	movs	r3, #0
}
 8047194:	4618      	mov	r0, r3
 8047196:	3708      	adds	r7, #8
 8047198:	46bd      	mov	sp, r7
 804719a:	bd80      	pop	{r7, pc}

0804719c <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 804719c:	b580      	push	{r7, lr}
 804719e:	b086      	sub	sp, #24
 80471a0:	af00      	add	r7, sp, #0
 80471a2:	60f8      	str	r0, [r7, #12]
 80471a4:	60b9      	str	r1, [r7, #8]
 80471a6:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 80471a8:	68fb      	ldr	r3, [r7, #12]
 80471aa:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80471ae:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 80471b0:	7dfb      	ldrb	r3, [r7, #23]
 80471b2:	2b02      	cmp	r3, #2
 80471b4:	d101      	bne.n	80471ba <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 80471b6:	2302      	movs	r3, #2
 80471b8:	e021      	b.n	80471fe <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 80471ba:	7dfb      	ldrb	r3, [r7, #23]
 80471bc:	2b01      	cmp	r3, #1
 80471be:	d002      	beq.n	80471c6 <HAL_SDRAM_SendCommand+0x2a>
 80471c0:	7dfb      	ldrb	r3, [r7, #23]
 80471c2:	2b05      	cmp	r3, #5
 80471c4:	d118      	bne.n	80471f8 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 80471c6:	68fb      	ldr	r3, [r7, #12]
 80471c8:	2202      	movs	r2, #2
 80471ca:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 80471ce:	68fb      	ldr	r3, [r7, #12]
 80471d0:	681b      	ldr	r3, [r3, #0]
 80471d2:	687a      	ldr	r2, [r7, #4]
 80471d4:	68b9      	ldr	r1, [r7, #8]
 80471d6:	4618      	mov	r0, r3
 80471d8:	f001 ff26 	bl	8049028 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80471dc:	68bb      	ldr	r3, [r7, #8]
 80471de:	681b      	ldr	r3, [r3, #0]
 80471e0:	2b02      	cmp	r3, #2
 80471e2:	d104      	bne.n	80471ee <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 80471e4:	68fb      	ldr	r3, [r7, #12]
 80471e6:	2205      	movs	r2, #5
 80471e8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80471ec:	e006      	b.n	80471fc <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 80471ee:	68fb      	ldr	r3, [r7, #12]
 80471f0:	2201      	movs	r2, #1
 80471f2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80471f6:	e001      	b.n	80471fc <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 80471f8:	2301      	movs	r3, #1
 80471fa:	e000      	b.n	80471fe <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 80471fc:	2300      	movs	r3, #0
}
 80471fe:	4618      	mov	r0, r3
 8047200:	3718      	adds	r7, #24
 8047202:	46bd      	mov	sp, r7
 8047204:	bd80      	pop	{r7, pc}

08047206 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8047206:	b580      	push	{r7, lr}
 8047208:	b082      	sub	sp, #8
 804720a:	af00      	add	r7, sp, #0
 804720c:	6078      	str	r0, [r7, #4]
 804720e:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 8047210:	687b      	ldr	r3, [r7, #4]
 8047212:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8047216:	b2db      	uxtb	r3, r3
 8047218:	2b02      	cmp	r3, #2
 804721a:	d101      	bne.n	8047220 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 804721c:	2302      	movs	r3, #2
 804721e:	e016      	b.n	804724e <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 8047220:	687b      	ldr	r3, [r7, #4]
 8047222:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8047226:	b2db      	uxtb	r3, r3
 8047228:	2b01      	cmp	r3, #1
 804722a:	d10f      	bne.n	804724c <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 804722c:	687b      	ldr	r3, [r7, #4]
 804722e:	2202      	movs	r2, #2
 8047230:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 8047234:	687b      	ldr	r3, [r7, #4]
 8047236:	681b      	ldr	r3, [r3, #0]
 8047238:	6839      	ldr	r1, [r7, #0]
 804723a:	4618      	mov	r0, r3
 804723c:	f001 ff31 	bl	80490a2 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 8047240:	687b      	ldr	r3, [r7, #4]
 8047242:	2201      	movs	r2, #1
 8047244:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8047248:	2300      	movs	r3, #0
 804724a:	e000      	b.n	804724e <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 804724c:	2301      	movs	r3, #1
}
 804724e:	4618      	mov	r0, r3
 8047250:	3708      	adds	r7, #8
 8047252:	46bd      	mov	sp, r7
 8047254:	bd80      	pop	{r7, pc}

08047256 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8047256:	b580      	push	{r7, lr}
 8047258:	b082      	sub	sp, #8
 804725a:	af00      	add	r7, sp, #0
 804725c:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 804725e:	687b      	ldr	r3, [r7, #4]
 8047260:	2b00      	cmp	r3, #0
 8047262:	d101      	bne.n	8047268 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8047264:	2301      	movs	r3, #1
 8047266:	e07b      	b.n	8047360 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8047268:	687b      	ldr	r3, [r7, #4]
 804726a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 804726c:	2b00      	cmp	r3, #0
 804726e:	d108      	bne.n	8047282 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8047270:	687b      	ldr	r3, [r7, #4]
 8047272:	685b      	ldr	r3, [r3, #4]
 8047274:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8047278:	d009      	beq.n	804728e <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 804727a:	687b      	ldr	r3, [r7, #4]
 804727c:	2200      	movs	r2, #0
 804727e:	61da      	str	r2, [r3, #28]
 8047280:	e005      	b.n	804728e <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8047282:	687b      	ldr	r3, [r7, #4]
 8047284:	2200      	movs	r2, #0
 8047286:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8047288:	687b      	ldr	r3, [r7, #4]
 804728a:	2200      	movs	r2, #0
 804728c:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 804728e:	687b      	ldr	r3, [r7, #4]
 8047290:	2200      	movs	r2, #0
 8047292:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8047294:	687b      	ldr	r3, [r7, #4]
 8047296:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 804729a:	b2db      	uxtb	r3, r3
 804729c:	2b00      	cmp	r3, #0
 804729e:	d106      	bne.n	80472ae <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80472a0:	687b      	ldr	r3, [r7, #4]
 80472a2:	2200      	movs	r2, #0
 80472a4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80472a8:	6878      	ldr	r0, [r7, #4]
 80472aa:	f7fa f81b 	bl	80412e4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80472ae:	687b      	ldr	r3, [r7, #4]
 80472b0:	2202      	movs	r2, #2
 80472b2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80472b6:	687b      	ldr	r3, [r7, #4]
 80472b8:	681b      	ldr	r3, [r3, #0]
 80472ba:	681a      	ldr	r2, [r3, #0]
 80472bc:	687b      	ldr	r3, [r7, #4]
 80472be:	681b      	ldr	r3, [r3, #0]
 80472c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80472c4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80472c6:	687b      	ldr	r3, [r7, #4]
 80472c8:	685b      	ldr	r3, [r3, #4]
 80472ca:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80472ce:	687b      	ldr	r3, [r7, #4]
 80472d0:	689b      	ldr	r3, [r3, #8]
 80472d2:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80472d6:	431a      	orrs	r2, r3
 80472d8:	687b      	ldr	r3, [r7, #4]
 80472da:	68db      	ldr	r3, [r3, #12]
 80472dc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80472e0:	431a      	orrs	r2, r3
 80472e2:	687b      	ldr	r3, [r7, #4]
 80472e4:	691b      	ldr	r3, [r3, #16]
 80472e6:	f003 0302 	and.w	r3, r3, #2
 80472ea:	431a      	orrs	r2, r3
 80472ec:	687b      	ldr	r3, [r7, #4]
 80472ee:	695b      	ldr	r3, [r3, #20]
 80472f0:	f003 0301 	and.w	r3, r3, #1
 80472f4:	431a      	orrs	r2, r3
 80472f6:	687b      	ldr	r3, [r7, #4]
 80472f8:	699b      	ldr	r3, [r3, #24]
 80472fa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80472fe:	431a      	orrs	r2, r3
 8047300:	687b      	ldr	r3, [r7, #4]
 8047302:	69db      	ldr	r3, [r3, #28]
 8047304:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8047308:	431a      	orrs	r2, r3
 804730a:	687b      	ldr	r3, [r7, #4]
 804730c:	6a1b      	ldr	r3, [r3, #32]
 804730e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8047312:	ea42 0103 	orr.w	r1, r2, r3
 8047316:	687b      	ldr	r3, [r7, #4]
 8047318:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 804731a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 804731e:	687b      	ldr	r3, [r7, #4]
 8047320:	681b      	ldr	r3, [r3, #0]
 8047322:	430a      	orrs	r2, r1
 8047324:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8047326:	687b      	ldr	r3, [r7, #4]
 8047328:	699b      	ldr	r3, [r3, #24]
 804732a:	0c1b      	lsrs	r3, r3, #16
 804732c:	f003 0104 	and.w	r1, r3, #4
 8047330:	687b      	ldr	r3, [r7, #4]
 8047332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8047334:	f003 0210 	and.w	r2, r3, #16
 8047338:	687b      	ldr	r3, [r7, #4]
 804733a:	681b      	ldr	r3, [r3, #0]
 804733c:	430a      	orrs	r2, r1
 804733e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8047340:	687b      	ldr	r3, [r7, #4]
 8047342:	681b      	ldr	r3, [r3, #0]
 8047344:	69da      	ldr	r2, [r3, #28]
 8047346:	687b      	ldr	r3, [r7, #4]
 8047348:	681b      	ldr	r3, [r3, #0]
 804734a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 804734e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8047350:	687b      	ldr	r3, [r7, #4]
 8047352:	2200      	movs	r2, #0
 8047354:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8047356:	687b      	ldr	r3, [r7, #4]
 8047358:	2201      	movs	r2, #1
 804735a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 804735e:	2300      	movs	r3, #0
}
 8047360:	4618      	mov	r0, r3
 8047362:	3708      	adds	r7, #8
 8047364:	46bd      	mov	sp, r7
 8047366:	bd80      	pop	{r7, pc}

08047368 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8047368:	b580      	push	{r7, lr}
 804736a:	b082      	sub	sp, #8
 804736c:	af00      	add	r7, sp, #0
 804736e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8047370:	687b      	ldr	r3, [r7, #4]
 8047372:	2b00      	cmp	r3, #0
 8047374:	d101      	bne.n	804737a <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8047376:	2301      	movs	r3, #1
 8047378:	e01a      	b.n	80473b0 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 804737a:	687b      	ldr	r3, [r7, #4]
 804737c:	2202      	movs	r2, #2
 804737e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8047382:	687b      	ldr	r3, [r7, #4]
 8047384:	681b      	ldr	r3, [r3, #0]
 8047386:	681a      	ldr	r2, [r3, #0]
 8047388:	687b      	ldr	r3, [r7, #4]
 804738a:	681b      	ldr	r3, [r3, #0]
 804738c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8047390:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8047392:	6878      	ldr	r0, [r7, #4]
 8047394:	f7f9 ffee 	bl	8041374 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8047398:	687b      	ldr	r3, [r7, #4]
 804739a:	2200      	movs	r2, #0
 804739c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 804739e:	687b      	ldr	r3, [r7, #4]
 80473a0:	2200      	movs	r2, #0
 80473a2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 80473a6:	687b      	ldr	r3, [r7, #4]
 80473a8:	2200      	movs	r2, #0
 80473aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80473ae:	2300      	movs	r3, #0
}
 80473b0:	4618      	mov	r0, r3
 80473b2:	3708      	adds	r7, #8
 80473b4:	46bd      	mov	sp, r7
 80473b6:	bd80      	pop	{r7, pc}

080473b8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80473b8:	b580      	push	{r7, lr}
 80473ba:	b088      	sub	sp, #32
 80473bc:	af00      	add	r7, sp, #0
 80473be:	60f8      	str	r0, [r7, #12]
 80473c0:	60b9      	str	r1, [r7, #8]
 80473c2:	603b      	str	r3, [r7, #0]
 80473c4:	4613      	mov	r3, r2
 80473c6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80473c8:	2300      	movs	r3, #0
 80473ca:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80473cc:	68fb      	ldr	r3, [r7, #12]
 80473ce:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80473d2:	2b01      	cmp	r3, #1
 80473d4:	d101      	bne.n	80473da <HAL_SPI_Transmit+0x22>
 80473d6:	2302      	movs	r3, #2
 80473d8:	e126      	b.n	8047628 <HAL_SPI_Transmit+0x270>
 80473da:	68fb      	ldr	r3, [r7, #12]
 80473dc:	2201      	movs	r2, #1
 80473de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80473e2:	f7fb fcb5 	bl	8042d50 <HAL_GetTick>
 80473e6:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80473e8:	88fb      	ldrh	r3, [r7, #6]
 80473ea:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80473ec:	68fb      	ldr	r3, [r7, #12]
 80473ee:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80473f2:	b2db      	uxtb	r3, r3
 80473f4:	2b01      	cmp	r3, #1
 80473f6:	d002      	beq.n	80473fe <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80473f8:	2302      	movs	r3, #2
 80473fa:	77fb      	strb	r3, [r7, #31]
    goto error;
 80473fc:	e10b      	b.n	8047616 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80473fe:	68bb      	ldr	r3, [r7, #8]
 8047400:	2b00      	cmp	r3, #0
 8047402:	d002      	beq.n	804740a <HAL_SPI_Transmit+0x52>
 8047404:	88fb      	ldrh	r3, [r7, #6]
 8047406:	2b00      	cmp	r3, #0
 8047408:	d102      	bne.n	8047410 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 804740a:	2301      	movs	r3, #1
 804740c:	77fb      	strb	r3, [r7, #31]
    goto error;
 804740e:	e102      	b.n	8047616 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8047410:	68fb      	ldr	r3, [r7, #12]
 8047412:	2203      	movs	r2, #3
 8047414:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8047418:	68fb      	ldr	r3, [r7, #12]
 804741a:	2200      	movs	r2, #0
 804741c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 804741e:	68fb      	ldr	r3, [r7, #12]
 8047420:	68ba      	ldr	r2, [r7, #8]
 8047422:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8047424:	68fb      	ldr	r3, [r7, #12]
 8047426:	88fa      	ldrh	r2, [r7, #6]
 8047428:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 804742a:	68fb      	ldr	r3, [r7, #12]
 804742c:	88fa      	ldrh	r2, [r7, #6]
 804742e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8047430:	68fb      	ldr	r3, [r7, #12]
 8047432:	2200      	movs	r2, #0
 8047434:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8047436:	68fb      	ldr	r3, [r7, #12]
 8047438:	2200      	movs	r2, #0
 804743a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 804743c:	68fb      	ldr	r3, [r7, #12]
 804743e:	2200      	movs	r2, #0
 8047440:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8047442:	68fb      	ldr	r3, [r7, #12]
 8047444:	2200      	movs	r2, #0
 8047446:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8047448:	68fb      	ldr	r3, [r7, #12]
 804744a:	2200      	movs	r2, #0
 804744c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 804744e:	68fb      	ldr	r3, [r7, #12]
 8047450:	689b      	ldr	r3, [r3, #8]
 8047452:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8047456:	d10f      	bne.n	8047478 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8047458:	68fb      	ldr	r3, [r7, #12]
 804745a:	681b      	ldr	r3, [r3, #0]
 804745c:	681a      	ldr	r2, [r3, #0]
 804745e:	68fb      	ldr	r3, [r7, #12]
 8047460:	681b      	ldr	r3, [r3, #0]
 8047462:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8047466:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8047468:	68fb      	ldr	r3, [r7, #12]
 804746a:	681b      	ldr	r3, [r3, #0]
 804746c:	681a      	ldr	r2, [r3, #0]
 804746e:	68fb      	ldr	r3, [r7, #12]
 8047470:	681b      	ldr	r3, [r3, #0]
 8047472:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8047476:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8047478:	68fb      	ldr	r3, [r7, #12]
 804747a:	681b      	ldr	r3, [r3, #0]
 804747c:	681b      	ldr	r3, [r3, #0]
 804747e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8047482:	2b40      	cmp	r3, #64	; 0x40
 8047484:	d007      	beq.n	8047496 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8047486:	68fb      	ldr	r3, [r7, #12]
 8047488:	681b      	ldr	r3, [r3, #0]
 804748a:	681a      	ldr	r2, [r3, #0]
 804748c:	68fb      	ldr	r3, [r7, #12]
 804748e:	681b      	ldr	r3, [r3, #0]
 8047490:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8047494:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8047496:	68fb      	ldr	r3, [r7, #12]
 8047498:	68db      	ldr	r3, [r3, #12]
 804749a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 804749e:	d14b      	bne.n	8047538 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80474a0:	68fb      	ldr	r3, [r7, #12]
 80474a2:	685b      	ldr	r3, [r3, #4]
 80474a4:	2b00      	cmp	r3, #0
 80474a6:	d002      	beq.n	80474ae <HAL_SPI_Transmit+0xf6>
 80474a8:	8afb      	ldrh	r3, [r7, #22]
 80474aa:	2b01      	cmp	r3, #1
 80474ac:	d13e      	bne.n	804752c <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80474ae:	68fb      	ldr	r3, [r7, #12]
 80474b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80474b2:	881a      	ldrh	r2, [r3, #0]
 80474b4:	68fb      	ldr	r3, [r7, #12]
 80474b6:	681b      	ldr	r3, [r3, #0]
 80474b8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80474ba:	68fb      	ldr	r3, [r7, #12]
 80474bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80474be:	1c9a      	adds	r2, r3, #2
 80474c0:	68fb      	ldr	r3, [r7, #12]
 80474c2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80474c4:	68fb      	ldr	r3, [r7, #12]
 80474c6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80474c8:	b29b      	uxth	r3, r3
 80474ca:	3b01      	subs	r3, #1
 80474cc:	b29a      	uxth	r2, r3
 80474ce:	68fb      	ldr	r3, [r7, #12]
 80474d0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80474d2:	e02b      	b.n	804752c <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80474d4:	68fb      	ldr	r3, [r7, #12]
 80474d6:	681b      	ldr	r3, [r3, #0]
 80474d8:	689b      	ldr	r3, [r3, #8]
 80474da:	f003 0302 	and.w	r3, r3, #2
 80474de:	2b02      	cmp	r3, #2
 80474e0:	d112      	bne.n	8047508 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80474e2:	68fb      	ldr	r3, [r7, #12]
 80474e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80474e6:	881a      	ldrh	r2, [r3, #0]
 80474e8:	68fb      	ldr	r3, [r7, #12]
 80474ea:	681b      	ldr	r3, [r3, #0]
 80474ec:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80474ee:	68fb      	ldr	r3, [r7, #12]
 80474f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80474f2:	1c9a      	adds	r2, r3, #2
 80474f4:	68fb      	ldr	r3, [r7, #12]
 80474f6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80474f8:	68fb      	ldr	r3, [r7, #12]
 80474fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80474fc:	b29b      	uxth	r3, r3
 80474fe:	3b01      	subs	r3, #1
 8047500:	b29a      	uxth	r2, r3
 8047502:	68fb      	ldr	r3, [r7, #12]
 8047504:	86da      	strh	r2, [r3, #54]	; 0x36
 8047506:	e011      	b.n	804752c <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8047508:	f7fb fc22 	bl	8042d50 <HAL_GetTick>
 804750c:	4602      	mov	r2, r0
 804750e:	69bb      	ldr	r3, [r7, #24]
 8047510:	1ad3      	subs	r3, r2, r3
 8047512:	683a      	ldr	r2, [r7, #0]
 8047514:	429a      	cmp	r2, r3
 8047516:	d803      	bhi.n	8047520 <HAL_SPI_Transmit+0x168>
 8047518:	683b      	ldr	r3, [r7, #0]
 804751a:	f1b3 3fff 	cmp.w	r3, #4294967295
 804751e:	d102      	bne.n	8047526 <HAL_SPI_Transmit+0x16e>
 8047520:	683b      	ldr	r3, [r7, #0]
 8047522:	2b00      	cmp	r3, #0
 8047524:	d102      	bne.n	804752c <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8047526:	2303      	movs	r3, #3
 8047528:	77fb      	strb	r3, [r7, #31]
          goto error;
 804752a:	e074      	b.n	8047616 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 804752c:	68fb      	ldr	r3, [r7, #12]
 804752e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8047530:	b29b      	uxth	r3, r3
 8047532:	2b00      	cmp	r3, #0
 8047534:	d1ce      	bne.n	80474d4 <HAL_SPI_Transmit+0x11c>
 8047536:	e04c      	b.n	80475d2 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8047538:	68fb      	ldr	r3, [r7, #12]
 804753a:	685b      	ldr	r3, [r3, #4]
 804753c:	2b00      	cmp	r3, #0
 804753e:	d002      	beq.n	8047546 <HAL_SPI_Transmit+0x18e>
 8047540:	8afb      	ldrh	r3, [r7, #22]
 8047542:	2b01      	cmp	r3, #1
 8047544:	d140      	bne.n	80475c8 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8047546:	68fb      	ldr	r3, [r7, #12]
 8047548:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804754a:	68fb      	ldr	r3, [r7, #12]
 804754c:	681b      	ldr	r3, [r3, #0]
 804754e:	330c      	adds	r3, #12
 8047550:	7812      	ldrb	r2, [r2, #0]
 8047552:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8047554:	68fb      	ldr	r3, [r7, #12]
 8047556:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8047558:	1c5a      	adds	r2, r3, #1
 804755a:	68fb      	ldr	r3, [r7, #12]
 804755c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 804755e:	68fb      	ldr	r3, [r7, #12]
 8047560:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8047562:	b29b      	uxth	r3, r3
 8047564:	3b01      	subs	r3, #1
 8047566:	b29a      	uxth	r2, r3
 8047568:	68fb      	ldr	r3, [r7, #12]
 804756a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 804756c:	e02c      	b.n	80475c8 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 804756e:	68fb      	ldr	r3, [r7, #12]
 8047570:	681b      	ldr	r3, [r3, #0]
 8047572:	689b      	ldr	r3, [r3, #8]
 8047574:	f003 0302 	and.w	r3, r3, #2
 8047578:	2b02      	cmp	r3, #2
 804757a:	d113      	bne.n	80475a4 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 804757c:	68fb      	ldr	r3, [r7, #12]
 804757e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8047580:	68fb      	ldr	r3, [r7, #12]
 8047582:	681b      	ldr	r3, [r3, #0]
 8047584:	330c      	adds	r3, #12
 8047586:	7812      	ldrb	r2, [r2, #0]
 8047588:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 804758a:	68fb      	ldr	r3, [r7, #12]
 804758c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804758e:	1c5a      	adds	r2, r3, #1
 8047590:	68fb      	ldr	r3, [r7, #12]
 8047592:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8047594:	68fb      	ldr	r3, [r7, #12]
 8047596:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8047598:	b29b      	uxth	r3, r3
 804759a:	3b01      	subs	r3, #1
 804759c:	b29a      	uxth	r2, r3
 804759e:	68fb      	ldr	r3, [r7, #12]
 80475a0:	86da      	strh	r2, [r3, #54]	; 0x36
 80475a2:	e011      	b.n	80475c8 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80475a4:	f7fb fbd4 	bl	8042d50 <HAL_GetTick>
 80475a8:	4602      	mov	r2, r0
 80475aa:	69bb      	ldr	r3, [r7, #24]
 80475ac:	1ad3      	subs	r3, r2, r3
 80475ae:	683a      	ldr	r2, [r7, #0]
 80475b0:	429a      	cmp	r2, r3
 80475b2:	d803      	bhi.n	80475bc <HAL_SPI_Transmit+0x204>
 80475b4:	683b      	ldr	r3, [r7, #0]
 80475b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80475ba:	d102      	bne.n	80475c2 <HAL_SPI_Transmit+0x20a>
 80475bc:	683b      	ldr	r3, [r7, #0]
 80475be:	2b00      	cmp	r3, #0
 80475c0:	d102      	bne.n	80475c8 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80475c2:	2303      	movs	r3, #3
 80475c4:	77fb      	strb	r3, [r7, #31]
          goto error;
 80475c6:	e026      	b.n	8047616 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80475c8:	68fb      	ldr	r3, [r7, #12]
 80475ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80475cc:	b29b      	uxth	r3, r3
 80475ce:	2b00      	cmp	r3, #0
 80475d0:	d1cd      	bne.n	804756e <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80475d2:	69ba      	ldr	r2, [r7, #24]
 80475d4:	6839      	ldr	r1, [r7, #0]
 80475d6:	68f8      	ldr	r0, [r7, #12]
 80475d8:	f000 fbda 	bl	8047d90 <SPI_EndRxTxTransaction>
 80475dc:	4603      	mov	r3, r0
 80475de:	2b00      	cmp	r3, #0
 80475e0:	d002      	beq.n	80475e8 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80475e2:	68fb      	ldr	r3, [r7, #12]
 80475e4:	2220      	movs	r2, #32
 80475e6:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80475e8:	68fb      	ldr	r3, [r7, #12]
 80475ea:	689b      	ldr	r3, [r3, #8]
 80475ec:	2b00      	cmp	r3, #0
 80475ee:	d10a      	bne.n	8047606 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80475f0:	2300      	movs	r3, #0
 80475f2:	613b      	str	r3, [r7, #16]
 80475f4:	68fb      	ldr	r3, [r7, #12]
 80475f6:	681b      	ldr	r3, [r3, #0]
 80475f8:	68db      	ldr	r3, [r3, #12]
 80475fa:	613b      	str	r3, [r7, #16]
 80475fc:	68fb      	ldr	r3, [r7, #12]
 80475fe:	681b      	ldr	r3, [r3, #0]
 8047600:	689b      	ldr	r3, [r3, #8]
 8047602:	613b      	str	r3, [r7, #16]
 8047604:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8047606:	68fb      	ldr	r3, [r7, #12]
 8047608:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 804760a:	2b00      	cmp	r3, #0
 804760c:	d002      	beq.n	8047614 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 804760e:	2301      	movs	r3, #1
 8047610:	77fb      	strb	r3, [r7, #31]
 8047612:	e000      	b.n	8047616 <HAL_SPI_Transmit+0x25e>
  }

error:
 8047614:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8047616:	68fb      	ldr	r3, [r7, #12]
 8047618:	2201      	movs	r2, #1
 804761a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 804761e:	68fb      	ldr	r3, [r7, #12]
 8047620:	2200      	movs	r2, #0
 8047622:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8047626:	7ffb      	ldrb	r3, [r7, #31]
}
 8047628:	4618      	mov	r0, r3
 804762a:	3720      	adds	r7, #32
 804762c:	46bd      	mov	sp, r7
 804762e:	bd80      	pop	{r7, pc}

08047630 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8047630:	b580      	push	{r7, lr}
 8047632:	b088      	sub	sp, #32
 8047634:	af02      	add	r7, sp, #8
 8047636:	60f8      	str	r0, [r7, #12]
 8047638:	60b9      	str	r1, [r7, #8]
 804763a:	603b      	str	r3, [r7, #0]
 804763c:	4613      	mov	r3, r2
 804763e:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8047640:	2300      	movs	r3, #0
 8047642:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8047644:	68fb      	ldr	r3, [r7, #12]
 8047646:	685b      	ldr	r3, [r3, #4]
 8047648:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 804764c:	d112      	bne.n	8047674 <HAL_SPI_Receive+0x44>
 804764e:	68fb      	ldr	r3, [r7, #12]
 8047650:	689b      	ldr	r3, [r3, #8]
 8047652:	2b00      	cmp	r3, #0
 8047654:	d10e      	bne.n	8047674 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8047656:	68fb      	ldr	r3, [r7, #12]
 8047658:	2204      	movs	r2, #4
 804765a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 804765e:	88fa      	ldrh	r2, [r7, #6]
 8047660:	683b      	ldr	r3, [r7, #0]
 8047662:	9300      	str	r3, [sp, #0]
 8047664:	4613      	mov	r3, r2
 8047666:	68ba      	ldr	r2, [r7, #8]
 8047668:	68b9      	ldr	r1, [r7, #8]
 804766a:	68f8      	ldr	r0, [r7, #12]
 804766c:	f000 f8f1 	bl	8047852 <HAL_SPI_TransmitReceive>
 8047670:	4603      	mov	r3, r0
 8047672:	e0ea      	b.n	804784a <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8047674:	68fb      	ldr	r3, [r7, #12]
 8047676:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 804767a:	2b01      	cmp	r3, #1
 804767c:	d101      	bne.n	8047682 <HAL_SPI_Receive+0x52>
 804767e:	2302      	movs	r3, #2
 8047680:	e0e3      	b.n	804784a <HAL_SPI_Receive+0x21a>
 8047682:	68fb      	ldr	r3, [r7, #12]
 8047684:	2201      	movs	r2, #1
 8047686:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 804768a:	f7fb fb61 	bl	8042d50 <HAL_GetTick>
 804768e:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8047690:	68fb      	ldr	r3, [r7, #12]
 8047692:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8047696:	b2db      	uxtb	r3, r3
 8047698:	2b01      	cmp	r3, #1
 804769a:	d002      	beq.n	80476a2 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 804769c:	2302      	movs	r3, #2
 804769e:	75fb      	strb	r3, [r7, #23]
    goto error;
 80476a0:	e0ca      	b.n	8047838 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 80476a2:	68bb      	ldr	r3, [r7, #8]
 80476a4:	2b00      	cmp	r3, #0
 80476a6:	d002      	beq.n	80476ae <HAL_SPI_Receive+0x7e>
 80476a8:	88fb      	ldrh	r3, [r7, #6]
 80476aa:	2b00      	cmp	r3, #0
 80476ac:	d102      	bne.n	80476b4 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80476ae:	2301      	movs	r3, #1
 80476b0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80476b2:	e0c1      	b.n	8047838 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80476b4:	68fb      	ldr	r3, [r7, #12]
 80476b6:	2204      	movs	r2, #4
 80476b8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80476bc:	68fb      	ldr	r3, [r7, #12]
 80476be:	2200      	movs	r2, #0
 80476c0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80476c2:	68fb      	ldr	r3, [r7, #12]
 80476c4:	68ba      	ldr	r2, [r7, #8]
 80476c6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80476c8:	68fb      	ldr	r3, [r7, #12]
 80476ca:	88fa      	ldrh	r2, [r7, #6]
 80476cc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80476ce:	68fb      	ldr	r3, [r7, #12]
 80476d0:	88fa      	ldrh	r2, [r7, #6]
 80476d2:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80476d4:	68fb      	ldr	r3, [r7, #12]
 80476d6:	2200      	movs	r2, #0
 80476d8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80476da:	68fb      	ldr	r3, [r7, #12]
 80476dc:	2200      	movs	r2, #0
 80476de:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80476e0:	68fb      	ldr	r3, [r7, #12]
 80476e2:	2200      	movs	r2, #0
 80476e4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80476e6:	68fb      	ldr	r3, [r7, #12]
 80476e8:	2200      	movs	r2, #0
 80476ea:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80476ec:	68fb      	ldr	r3, [r7, #12]
 80476ee:	2200      	movs	r2, #0
 80476f0:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80476f2:	68fb      	ldr	r3, [r7, #12]
 80476f4:	689b      	ldr	r3, [r3, #8]
 80476f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80476fa:	d10f      	bne.n	804771c <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80476fc:	68fb      	ldr	r3, [r7, #12]
 80476fe:	681b      	ldr	r3, [r3, #0]
 8047700:	681a      	ldr	r2, [r3, #0]
 8047702:	68fb      	ldr	r3, [r7, #12]
 8047704:	681b      	ldr	r3, [r3, #0]
 8047706:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 804770a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 804770c:	68fb      	ldr	r3, [r7, #12]
 804770e:	681b      	ldr	r3, [r3, #0]
 8047710:	681a      	ldr	r2, [r3, #0]
 8047712:	68fb      	ldr	r3, [r7, #12]
 8047714:	681b      	ldr	r3, [r3, #0]
 8047716:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 804771a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 804771c:	68fb      	ldr	r3, [r7, #12]
 804771e:	681b      	ldr	r3, [r3, #0]
 8047720:	681b      	ldr	r3, [r3, #0]
 8047722:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8047726:	2b40      	cmp	r3, #64	; 0x40
 8047728:	d007      	beq.n	804773a <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 804772a:	68fb      	ldr	r3, [r7, #12]
 804772c:	681b      	ldr	r3, [r3, #0]
 804772e:	681a      	ldr	r2, [r3, #0]
 8047730:	68fb      	ldr	r3, [r7, #12]
 8047732:	681b      	ldr	r3, [r3, #0]
 8047734:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8047738:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 804773a:	68fb      	ldr	r3, [r7, #12]
 804773c:	68db      	ldr	r3, [r3, #12]
 804773e:	2b00      	cmp	r3, #0
 8047740:	d162      	bne.n	8047808 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8047742:	e02e      	b.n	80477a2 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8047744:	68fb      	ldr	r3, [r7, #12]
 8047746:	681b      	ldr	r3, [r3, #0]
 8047748:	689b      	ldr	r3, [r3, #8]
 804774a:	f003 0301 	and.w	r3, r3, #1
 804774e:	2b01      	cmp	r3, #1
 8047750:	d115      	bne.n	804777e <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8047752:	68fb      	ldr	r3, [r7, #12]
 8047754:	681b      	ldr	r3, [r3, #0]
 8047756:	f103 020c 	add.w	r2, r3, #12
 804775a:	68fb      	ldr	r3, [r7, #12]
 804775c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 804775e:	7812      	ldrb	r2, [r2, #0]
 8047760:	b2d2      	uxtb	r2, r2
 8047762:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8047764:	68fb      	ldr	r3, [r7, #12]
 8047766:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8047768:	1c5a      	adds	r2, r3, #1
 804776a:	68fb      	ldr	r3, [r7, #12]
 804776c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 804776e:	68fb      	ldr	r3, [r7, #12]
 8047770:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8047772:	b29b      	uxth	r3, r3
 8047774:	3b01      	subs	r3, #1
 8047776:	b29a      	uxth	r2, r3
 8047778:	68fb      	ldr	r3, [r7, #12]
 804777a:	87da      	strh	r2, [r3, #62]	; 0x3e
 804777c:	e011      	b.n	80477a2 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 804777e:	f7fb fae7 	bl	8042d50 <HAL_GetTick>
 8047782:	4602      	mov	r2, r0
 8047784:	693b      	ldr	r3, [r7, #16]
 8047786:	1ad3      	subs	r3, r2, r3
 8047788:	683a      	ldr	r2, [r7, #0]
 804778a:	429a      	cmp	r2, r3
 804778c:	d803      	bhi.n	8047796 <HAL_SPI_Receive+0x166>
 804778e:	683b      	ldr	r3, [r7, #0]
 8047790:	f1b3 3fff 	cmp.w	r3, #4294967295
 8047794:	d102      	bne.n	804779c <HAL_SPI_Receive+0x16c>
 8047796:	683b      	ldr	r3, [r7, #0]
 8047798:	2b00      	cmp	r3, #0
 804779a:	d102      	bne.n	80477a2 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 804779c:	2303      	movs	r3, #3
 804779e:	75fb      	strb	r3, [r7, #23]
          goto error;
 80477a0:	e04a      	b.n	8047838 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80477a2:	68fb      	ldr	r3, [r7, #12]
 80477a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80477a6:	b29b      	uxth	r3, r3
 80477a8:	2b00      	cmp	r3, #0
 80477aa:	d1cb      	bne.n	8047744 <HAL_SPI_Receive+0x114>
 80477ac:	e031      	b.n	8047812 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80477ae:	68fb      	ldr	r3, [r7, #12]
 80477b0:	681b      	ldr	r3, [r3, #0]
 80477b2:	689b      	ldr	r3, [r3, #8]
 80477b4:	f003 0301 	and.w	r3, r3, #1
 80477b8:	2b01      	cmp	r3, #1
 80477ba:	d113      	bne.n	80477e4 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80477bc:	68fb      	ldr	r3, [r7, #12]
 80477be:	681b      	ldr	r3, [r3, #0]
 80477c0:	68da      	ldr	r2, [r3, #12]
 80477c2:	68fb      	ldr	r3, [r7, #12]
 80477c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80477c6:	b292      	uxth	r2, r2
 80477c8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80477ca:	68fb      	ldr	r3, [r7, #12]
 80477cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80477ce:	1c9a      	adds	r2, r3, #2
 80477d0:	68fb      	ldr	r3, [r7, #12]
 80477d2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80477d4:	68fb      	ldr	r3, [r7, #12]
 80477d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80477d8:	b29b      	uxth	r3, r3
 80477da:	3b01      	subs	r3, #1
 80477dc:	b29a      	uxth	r2, r3
 80477de:	68fb      	ldr	r3, [r7, #12]
 80477e0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80477e2:	e011      	b.n	8047808 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80477e4:	f7fb fab4 	bl	8042d50 <HAL_GetTick>
 80477e8:	4602      	mov	r2, r0
 80477ea:	693b      	ldr	r3, [r7, #16]
 80477ec:	1ad3      	subs	r3, r2, r3
 80477ee:	683a      	ldr	r2, [r7, #0]
 80477f0:	429a      	cmp	r2, r3
 80477f2:	d803      	bhi.n	80477fc <HAL_SPI_Receive+0x1cc>
 80477f4:	683b      	ldr	r3, [r7, #0]
 80477f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80477fa:	d102      	bne.n	8047802 <HAL_SPI_Receive+0x1d2>
 80477fc:	683b      	ldr	r3, [r7, #0]
 80477fe:	2b00      	cmp	r3, #0
 8047800:	d102      	bne.n	8047808 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8047802:	2303      	movs	r3, #3
 8047804:	75fb      	strb	r3, [r7, #23]
          goto error;
 8047806:	e017      	b.n	8047838 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8047808:	68fb      	ldr	r3, [r7, #12]
 804780a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 804780c:	b29b      	uxth	r3, r3
 804780e:	2b00      	cmp	r3, #0
 8047810:	d1cd      	bne.n	80477ae <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8047812:	693a      	ldr	r2, [r7, #16]
 8047814:	6839      	ldr	r1, [r7, #0]
 8047816:	68f8      	ldr	r0, [r7, #12]
 8047818:	f000 fa54 	bl	8047cc4 <SPI_EndRxTransaction>
 804781c:	4603      	mov	r3, r0
 804781e:	2b00      	cmp	r3, #0
 8047820:	d002      	beq.n	8047828 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8047822:	68fb      	ldr	r3, [r7, #12]
 8047824:	2220      	movs	r2, #32
 8047826:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8047828:	68fb      	ldr	r3, [r7, #12]
 804782a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 804782c:	2b00      	cmp	r3, #0
 804782e:	d002      	beq.n	8047836 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8047830:	2301      	movs	r3, #1
 8047832:	75fb      	strb	r3, [r7, #23]
 8047834:	e000      	b.n	8047838 <HAL_SPI_Receive+0x208>
  }

error :
 8047836:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8047838:	68fb      	ldr	r3, [r7, #12]
 804783a:	2201      	movs	r2, #1
 804783c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8047840:	68fb      	ldr	r3, [r7, #12]
 8047842:	2200      	movs	r2, #0
 8047844:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8047848:	7dfb      	ldrb	r3, [r7, #23]
}
 804784a:	4618      	mov	r0, r3
 804784c:	3718      	adds	r7, #24
 804784e:	46bd      	mov	sp, r7
 8047850:	bd80      	pop	{r7, pc}

08047852 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8047852:	b580      	push	{r7, lr}
 8047854:	b08c      	sub	sp, #48	; 0x30
 8047856:	af00      	add	r7, sp, #0
 8047858:	60f8      	str	r0, [r7, #12]
 804785a:	60b9      	str	r1, [r7, #8]
 804785c:	607a      	str	r2, [r7, #4]
 804785e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8047860:	2301      	movs	r3, #1
 8047862:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8047864:	2300      	movs	r3, #0
 8047866:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 804786a:	68fb      	ldr	r3, [r7, #12]
 804786c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8047870:	2b01      	cmp	r3, #1
 8047872:	d101      	bne.n	8047878 <HAL_SPI_TransmitReceive+0x26>
 8047874:	2302      	movs	r3, #2
 8047876:	e18a      	b.n	8047b8e <HAL_SPI_TransmitReceive+0x33c>
 8047878:	68fb      	ldr	r3, [r7, #12]
 804787a:	2201      	movs	r2, #1
 804787c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8047880:	f7fb fa66 	bl	8042d50 <HAL_GetTick>
 8047884:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8047886:	68fb      	ldr	r3, [r7, #12]
 8047888:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 804788c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8047890:	68fb      	ldr	r3, [r7, #12]
 8047892:	685b      	ldr	r3, [r3, #4]
 8047894:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8047896:	887b      	ldrh	r3, [r7, #2]
 8047898:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 804789a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 804789e:	2b01      	cmp	r3, #1
 80478a0:	d00f      	beq.n	80478c2 <HAL_SPI_TransmitReceive+0x70>
 80478a2:	69fb      	ldr	r3, [r7, #28]
 80478a4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80478a8:	d107      	bne.n	80478ba <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80478aa:	68fb      	ldr	r3, [r7, #12]
 80478ac:	689b      	ldr	r3, [r3, #8]
 80478ae:	2b00      	cmp	r3, #0
 80478b0:	d103      	bne.n	80478ba <HAL_SPI_TransmitReceive+0x68>
 80478b2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80478b6:	2b04      	cmp	r3, #4
 80478b8:	d003      	beq.n	80478c2 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80478ba:	2302      	movs	r3, #2
 80478bc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80478c0:	e15b      	b.n	8047b7a <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80478c2:	68bb      	ldr	r3, [r7, #8]
 80478c4:	2b00      	cmp	r3, #0
 80478c6:	d005      	beq.n	80478d4 <HAL_SPI_TransmitReceive+0x82>
 80478c8:	687b      	ldr	r3, [r7, #4]
 80478ca:	2b00      	cmp	r3, #0
 80478cc:	d002      	beq.n	80478d4 <HAL_SPI_TransmitReceive+0x82>
 80478ce:	887b      	ldrh	r3, [r7, #2]
 80478d0:	2b00      	cmp	r3, #0
 80478d2:	d103      	bne.n	80478dc <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80478d4:	2301      	movs	r3, #1
 80478d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80478da:	e14e      	b.n	8047b7a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80478dc:	68fb      	ldr	r3, [r7, #12]
 80478de:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80478e2:	b2db      	uxtb	r3, r3
 80478e4:	2b04      	cmp	r3, #4
 80478e6:	d003      	beq.n	80478f0 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80478e8:	68fb      	ldr	r3, [r7, #12]
 80478ea:	2205      	movs	r2, #5
 80478ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80478f0:	68fb      	ldr	r3, [r7, #12]
 80478f2:	2200      	movs	r2, #0
 80478f4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80478f6:	68fb      	ldr	r3, [r7, #12]
 80478f8:	687a      	ldr	r2, [r7, #4]
 80478fa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80478fc:	68fb      	ldr	r3, [r7, #12]
 80478fe:	887a      	ldrh	r2, [r7, #2]
 8047900:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8047902:	68fb      	ldr	r3, [r7, #12]
 8047904:	887a      	ldrh	r2, [r7, #2]
 8047906:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8047908:	68fb      	ldr	r3, [r7, #12]
 804790a:	68ba      	ldr	r2, [r7, #8]
 804790c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 804790e:	68fb      	ldr	r3, [r7, #12]
 8047910:	887a      	ldrh	r2, [r7, #2]
 8047912:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8047914:	68fb      	ldr	r3, [r7, #12]
 8047916:	887a      	ldrh	r2, [r7, #2]
 8047918:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 804791a:	68fb      	ldr	r3, [r7, #12]
 804791c:	2200      	movs	r2, #0
 804791e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8047920:	68fb      	ldr	r3, [r7, #12]
 8047922:	2200      	movs	r2, #0
 8047924:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8047926:	68fb      	ldr	r3, [r7, #12]
 8047928:	681b      	ldr	r3, [r3, #0]
 804792a:	681b      	ldr	r3, [r3, #0]
 804792c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8047930:	2b40      	cmp	r3, #64	; 0x40
 8047932:	d007      	beq.n	8047944 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8047934:	68fb      	ldr	r3, [r7, #12]
 8047936:	681b      	ldr	r3, [r3, #0]
 8047938:	681a      	ldr	r2, [r3, #0]
 804793a:	68fb      	ldr	r3, [r7, #12]
 804793c:	681b      	ldr	r3, [r3, #0]
 804793e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8047942:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8047944:	68fb      	ldr	r3, [r7, #12]
 8047946:	68db      	ldr	r3, [r3, #12]
 8047948:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 804794c:	d178      	bne.n	8047a40 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 804794e:	68fb      	ldr	r3, [r7, #12]
 8047950:	685b      	ldr	r3, [r3, #4]
 8047952:	2b00      	cmp	r3, #0
 8047954:	d002      	beq.n	804795c <HAL_SPI_TransmitReceive+0x10a>
 8047956:	8b7b      	ldrh	r3, [r7, #26]
 8047958:	2b01      	cmp	r3, #1
 804795a:	d166      	bne.n	8047a2a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 804795c:	68fb      	ldr	r3, [r7, #12]
 804795e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8047960:	881a      	ldrh	r2, [r3, #0]
 8047962:	68fb      	ldr	r3, [r7, #12]
 8047964:	681b      	ldr	r3, [r3, #0]
 8047966:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8047968:	68fb      	ldr	r3, [r7, #12]
 804796a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804796c:	1c9a      	adds	r2, r3, #2
 804796e:	68fb      	ldr	r3, [r7, #12]
 8047970:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8047972:	68fb      	ldr	r3, [r7, #12]
 8047974:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8047976:	b29b      	uxth	r3, r3
 8047978:	3b01      	subs	r3, #1
 804797a:	b29a      	uxth	r2, r3
 804797c:	68fb      	ldr	r3, [r7, #12]
 804797e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8047980:	e053      	b.n	8047a2a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8047982:	68fb      	ldr	r3, [r7, #12]
 8047984:	681b      	ldr	r3, [r3, #0]
 8047986:	689b      	ldr	r3, [r3, #8]
 8047988:	f003 0302 	and.w	r3, r3, #2
 804798c:	2b02      	cmp	r3, #2
 804798e:	d11b      	bne.n	80479c8 <HAL_SPI_TransmitReceive+0x176>
 8047990:	68fb      	ldr	r3, [r7, #12]
 8047992:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8047994:	b29b      	uxth	r3, r3
 8047996:	2b00      	cmp	r3, #0
 8047998:	d016      	beq.n	80479c8 <HAL_SPI_TransmitReceive+0x176>
 804799a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 804799c:	2b01      	cmp	r3, #1
 804799e:	d113      	bne.n	80479c8 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80479a0:	68fb      	ldr	r3, [r7, #12]
 80479a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80479a4:	881a      	ldrh	r2, [r3, #0]
 80479a6:	68fb      	ldr	r3, [r7, #12]
 80479a8:	681b      	ldr	r3, [r3, #0]
 80479aa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80479ac:	68fb      	ldr	r3, [r7, #12]
 80479ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80479b0:	1c9a      	adds	r2, r3, #2
 80479b2:	68fb      	ldr	r3, [r7, #12]
 80479b4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80479b6:	68fb      	ldr	r3, [r7, #12]
 80479b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80479ba:	b29b      	uxth	r3, r3
 80479bc:	3b01      	subs	r3, #1
 80479be:	b29a      	uxth	r2, r3
 80479c0:	68fb      	ldr	r3, [r7, #12]
 80479c2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80479c4:	2300      	movs	r3, #0
 80479c6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80479c8:	68fb      	ldr	r3, [r7, #12]
 80479ca:	681b      	ldr	r3, [r3, #0]
 80479cc:	689b      	ldr	r3, [r3, #8]
 80479ce:	f003 0301 	and.w	r3, r3, #1
 80479d2:	2b01      	cmp	r3, #1
 80479d4:	d119      	bne.n	8047a0a <HAL_SPI_TransmitReceive+0x1b8>
 80479d6:	68fb      	ldr	r3, [r7, #12]
 80479d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80479da:	b29b      	uxth	r3, r3
 80479dc:	2b00      	cmp	r3, #0
 80479de:	d014      	beq.n	8047a0a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80479e0:	68fb      	ldr	r3, [r7, #12]
 80479e2:	681b      	ldr	r3, [r3, #0]
 80479e4:	68da      	ldr	r2, [r3, #12]
 80479e6:	68fb      	ldr	r3, [r7, #12]
 80479e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80479ea:	b292      	uxth	r2, r2
 80479ec:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80479ee:	68fb      	ldr	r3, [r7, #12]
 80479f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80479f2:	1c9a      	adds	r2, r3, #2
 80479f4:	68fb      	ldr	r3, [r7, #12]
 80479f6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80479f8:	68fb      	ldr	r3, [r7, #12]
 80479fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80479fc:	b29b      	uxth	r3, r3
 80479fe:	3b01      	subs	r3, #1
 8047a00:	b29a      	uxth	r2, r3
 8047a02:	68fb      	ldr	r3, [r7, #12]
 8047a04:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8047a06:	2301      	movs	r3, #1
 8047a08:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8047a0a:	f7fb f9a1 	bl	8042d50 <HAL_GetTick>
 8047a0e:	4602      	mov	r2, r0
 8047a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8047a12:	1ad3      	subs	r3, r2, r3
 8047a14:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8047a16:	429a      	cmp	r2, r3
 8047a18:	d807      	bhi.n	8047a2a <HAL_SPI_TransmitReceive+0x1d8>
 8047a1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8047a1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8047a20:	d003      	beq.n	8047a2a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8047a22:	2303      	movs	r3, #3
 8047a24:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8047a28:	e0a7      	b.n	8047b7a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8047a2a:	68fb      	ldr	r3, [r7, #12]
 8047a2c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8047a2e:	b29b      	uxth	r3, r3
 8047a30:	2b00      	cmp	r3, #0
 8047a32:	d1a6      	bne.n	8047982 <HAL_SPI_TransmitReceive+0x130>
 8047a34:	68fb      	ldr	r3, [r7, #12]
 8047a36:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8047a38:	b29b      	uxth	r3, r3
 8047a3a:	2b00      	cmp	r3, #0
 8047a3c:	d1a1      	bne.n	8047982 <HAL_SPI_TransmitReceive+0x130>
 8047a3e:	e07c      	b.n	8047b3a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8047a40:	68fb      	ldr	r3, [r7, #12]
 8047a42:	685b      	ldr	r3, [r3, #4]
 8047a44:	2b00      	cmp	r3, #0
 8047a46:	d002      	beq.n	8047a4e <HAL_SPI_TransmitReceive+0x1fc>
 8047a48:	8b7b      	ldrh	r3, [r7, #26]
 8047a4a:	2b01      	cmp	r3, #1
 8047a4c:	d16b      	bne.n	8047b26 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8047a4e:	68fb      	ldr	r3, [r7, #12]
 8047a50:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8047a52:	68fb      	ldr	r3, [r7, #12]
 8047a54:	681b      	ldr	r3, [r3, #0]
 8047a56:	330c      	adds	r3, #12
 8047a58:	7812      	ldrb	r2, [r2, #0]
 8047a5a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8047a5c:	68fb      	ldr	r3, [r7, #12]
 8047a5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8047a60:	1c5a      	adds	r2, r3, #1
 8047a62:	68fb      	ldr	r3, [r7, #12]
 8047a64:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8047a66:	68fb      	ldr	r3, [r7, #12]
 8047a68:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8047a6a:	b29b      	uxth	r3, r3
 8047a6c:	3b01      	subs	r3, #1
 8047a6e:	b29a      	uxth	r2, r3
 8047a70:	68fb      	ldr	r3, [r7, #12]
 8047a72:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8047a74:	e057      	b.n	8047b26 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8047a76:	68fb      	ldr	r3, [r7, #12]
 8047a78:	681b      	ldr	r3, [r3, #0]
 8047a7a:	689b      	ldr	r3, [r3, #8]
 8047a7c:	f003 0302 	and.w	r3, r3, #2
 8047a80:	2b02      	cmp	r3, #2
 8047a82:	d11c      	bne.n	8047abe <HAL_SPI_TransmitReceive+0x26c>
 8047a84:	68fb      	ldr	r3, [r7, #12]
 8047a86:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8047a88:	b29b      	uxth	r3, r3
 8047a8a:	2b00      	cmp	r3, #0
 8047a8c:	d017      	beq.n	8047abe <HAL_SPI_TransmitReceive+0x26c>
 8047a8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8047a90:	2b01      	cmp	r3, #1
 8047a92:	d114      	bne.n	8047abe <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8047a94:	68fb      	ldr	r3, [r7, #12]
 8047a96:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8047a98:	68fb      	ldr	r3, [r7, #12]
 8047a9a:	681b      	ldr	r3, [r3, #0]
 8047a9c:	330c      	adds	r3, #12
 8047a9e:	7812      	ldrb	r2, [r2, #0]
 8047aa0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8047aa2:	68fb      	ldr	r3, [r7, #12]
 8047aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8047aa6:	1c5a      	adds	r2, r3, #1
 8047aa8:	68fb      	ldr	r3, [r7, #12]
 8047aaa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8047aac:	68fb      	ldr	r3, [r7, #12]
 8047aae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8047ab0:	b29b      	uxth	r3, r3
 8047ab2:	3b01      	subs	r3, #1
 8047ab4:	b29a      	uxth	r2, r3
 8047ab6:	68fb      	ldr	r3, [r7, #12]
 8047ab8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8047aba:	2300      	movs	r3, #0
 8047abc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8047abe:	68fb      	ldr	r3, [r7, #12]
 8047ac0:	681b      	ldr	r3, [r3, #0]
 8047ac2:	689b      	ldr	r3, [r3, #8]
 8047ac4:	f003 0301 	and.w	r3, r3, #1
 8047ac8:	2b01      	cmp	r3, #1
 8047aca:	d119      	bne.n	8047b00 <HAL_SPI_TransmitReceive+0x2ae>
 8047acc:	68fb      	ldr	r3, [r7, #12]
 8047ace:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8047ad0:	b29b      	uxth	r3, r3
 8047ad2:	2b00      	cmp	r3, #0
 8047ad4:	d014      	beq.n	8047b00 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8047ad6:	68fb      	ldr	r3, [r7, #12]
 8047ad8:	681b      	ldr	r3, [r3, #0]
 8047ada:	68da      	ldr	r2, [r3, #12]
 8047adc:	68fb      	ldr	r3, [r7, #12]
 8047ade:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8047ae0:	b2d2      	uxtb	r2, r2
 8047ae2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8047ae4:	68fb      	ldr	r3, [r7, #12]
 8047ae6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8047ae8:	1c5a      	adds	r2, r3, #1
 8047aea:	68fb      	ldr	r3, [r7, #12]
 8047aec:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8047aee:	68fb      	ldr	r3, [r7, #12]
 8047af0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8047af2:	b29b      	uxth	r3, r3
 8047af4:	3b01      	subs	r3, #1
 8047af6:	b29a      	uxth	r2, r3
 8047af8:	68fb      	ldr	r3, [r7, #12]
 8047afa:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8047afc:	2301      	movs	r3, #1
 8047afe:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8047b00:	f7fb f926 	bl	8042d50 <HAL_GetTick>
 8047b04:	4602      	mov	r2, r0
 8047b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8047b08:	1ad3      	subs	r3, r2, r3
 8047b0a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8047b0c:	429a      	cmp	r2, r3
 8047b0e:	d803      	bhi.n	8047b18 <HAL_SPI_TransmitReceive+0x2c6>
 8047b10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8047b12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8047b16:	d102      	bne.n	8047b1e <HAL_SPI_TransmitReceive+0x2cc>
 8047b18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8047b1a:	2b00      	cmp	r3, #0
 8047b1c:	d103      	bne.n	8047b26 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8047b1e:	2303      	movs	r3, #3
 8047b20:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8047b24:	e029      	b.n	8047b7a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8047b26:	68fb      	ldr	r3, [r7, #12]
 8047b28:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8047b2a:	b29b      	uxth	r3, r3
 8047b2c:	2b00      	cmp	r3, #0
 8047b2e:	d1a2      	bne.n	8047a76 <HAL_SPI_TransmitReceive+0x224>
 8047b30:	68fb      	ldr	r3, [r7, #12]
 8047b32:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8047b34:	b29b      	uxth	r3, r3
 8047b36:	2b00      	cmp	r3, #0
 8047b38:	d19d      	bne.n	8047a76 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8047b3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8047b3c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8047b3e:	68f8      	ldr	r0, [r7, #12]
 8047b40:	f000 f926 	bl	8047d90 <SPI_EndRxTxTransaction>
 8047b44:	4603      	mov	r3, r0
 8047b46:	2b00      	cmp	r3, #0
 8047b48:	d006      	beq.n	8047b58 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8047b4a:	2301      	movs	r3, #1
 8047b4c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8047b50:	68fb      	ldr	r3, [r7, #12]
 8047b52:	2220      	movs	r2, #32
 8047b54:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8047b56:	e010      	b.n	8047b7a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8047b58:	68fb      	ldr	r3, [r7, #12]
 8047b5a:	689b      	ldr	r3, [r3, #8]
 8047b5c:	2b00      	cmp	r3, #0
 8047b5e:	d10b      	bne.n	8047b78 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8047b60:	2300      	movs	r3, #0
 8047b62:	617b      	str	r3, [r7, #20]
 8047b64:	68fb      	ldr	r3, [r7, #12]
 8047b66:	681b      	ldr	r3, [r3, #0]
 8047b68:	68db      	ldr	r3, [r3, #12]
 8047b6a:	617b      	str	r3, [r7, #20]
 8047b6c:	68fb      	ldr	r3, [r7, #12]
 8047b6e:	681b      	ldr	r3, [r3, #0]
 8047b70:	689b      	ldr	r3, [r3, #8]
 8047b72:	617b      	str	r3, [r7, #20]
 8047b74:	697b      	ldr	r3, [r7, #20]
 8047b76:	e000      	b.n	8047b7a <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8047b78:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8047b7a:	68fb      	ldr	r3, [r7, #12]
 8047b7c:	2201      	movs	r2, #1
 8047b7e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8047b82:	68fb      	ldr	r3, [r7, #12]
 8047b84:	2200      	movs	r2, #0
 8047b86:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8047b8a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8047b8e:	4618      	mov	r0, r3
 8047b90:	3730      	adds	r7, #48	; 0x30
 8047b92:	46bd      	mov	sp, r7
 8047b94:	bd80      	pop	{r7, pc}

08047b96 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8047b96:	b480      	push	{r7}
 8047b98:	b083      	sub	sp, #12
 8047b9a:	af00      	add	r7, sp, #0
 8047b9c:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8047b9e:	687b      	ldr	r3, [r7, #4]
 8047ba0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8047ba4:	b2db      	uxtb	r3, r3
}
 8047ba6:	4618      	mov	r0, r3
 8047ba8:	370c      	adds	r7, #12
 8047baa:	46bd      	mov	sp, r7
 8047bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8047bb0:	4770      	bx	lr
	...

08047bb4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8047bb4:	b580      	push	{r7, lr}
 8047bb6:	b088      	sub	sp, #32
 8047bb8:	af00      	add	r7, sp, #0
 8047bba:	60f8      	str	r0, [r7, #12]
 8047bbc:	60b9      	str	r1, [r7, #8]
 8047bbe:	603b      	str	r3, [r7, #0]
 8047bc0:	4613      	mov	r3, r2
 8047bc2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8047bc4:	f7fb f8c4 	bl	8042d50 <HAL_GetTick>
 8047bc8:	4602      	mov	r2, r0
 8047bca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8047bcc:	1a9b      	subs	r3, r3, r2
 8047bce:	683a      	ldr	r2, [r7, #0]
 8047bd0:	4413      	add	r3, r2
 8047bd2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8047bd4:	f7fb f8bc 	bl	8042d50 <HAL_GetTick>
 8047bd8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8047bda:	4b39      	ldr	r3, [pc, #228]	; (8047cc0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8047bdc:	681b      	ldr	r3, [r3, #0]
 8047bde:	015b      	lsls	r3, r3, #5
 8047be0:	0d1b      	lsrs	r3, r3, #20
 8047be2:	69fa      	ldr	r2, [r7, #28]
 8047be4:	fb02 f303 	mul.w	r3, r2, r3
 8047be8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8047bea:	e054      	b.n	8047c96 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8047bec:	683b      	ldr	r3, [r7, #0]
 8047bee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8047bf2:	d050      	beq.n	8047c96 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8047bf4:	f7fb f8ac 	bl	8042d50 <HAL_GetTick>
 8047bf8:	4602      	mov	r2, r0
 8047bfa:	69bb      	ldr	r3, [r7, #24]
 8047bfc:	1ad3      	subs	r3, r2, r3
 8047bfe:	69fa      	ldr	r2, [r7, #28]
 8047c00:	429a      	cmp	r2, r3
 8047c02:	d902      	bls.n	8047c0a <SPI_WaitFlagStateUntilTimeout+0x56>
 8047c04:	69fb      	ldr	r3, [r7, #28]
 8047c06:	2b00      	cmp	r3, #0
 8047c08:	d13d      	bne.n	8047c86 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8047c0a:	68fb      	ldr	r3, [r7, #12]
 8047c0c:	681b      	ldr	r3, [r3, #0]
 8047c0e:	685a      	ldr	r2, [r3, #4]
 8047c10:	68fb      	ldr	r3, [r7, #12]
 8047c12:	681b      	ldr	r3, [r3, #0]
 8047c14:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8047c18:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8047c1a:	68fb      	ldr	r3, [r7, #12]
 8047c1c:	685b      	ldr	r3, [r3, #4]
 8047c1e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8047c22:	d111      	bne.n	8047c48 <SPI_WaitFlagStateUntilTimeout+0x94>
 8047c24:	68fb      	ldr	r3, [r7, #12]
 8047c26:	689b      	ldr	r3, [r3, #8]
 8047c28:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8047c2c:	d004      	beq.n	8047c38 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8047c2e:	68fb      	ldr	r3, [r7, #12]
 8047c30:	689b      	ldr	r3, [r3, #8]
 8047c32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8047c36:	d107      	bne.n	8047c48 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8047c38:	68fb      	ldr	r3, [r7, #12]
 8047c3a:	681b      	ldr	r3, [r3, #0]
 8047c3c:	681a      	ldr	r2, [r3, #0]
 8047c3e:	68fb      	ldr	r3, [r7, #12]
 8047c40:	681b      	ldr	r3, [r3, #0]
 8047c42:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8047c46:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8047c48:	68fb      	ldr	r3, [r7, #12]
 8047c4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8047c4c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8047c50:	d10f      	bne.n	8047c72 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8047c52:	68fb      	ldr	r3, [r7, #12]
 8047c54:	681b      	ldr	r3, [r3, #0]
 8047c56:	681a      	ldr	r2, [r3, #0]
 8047c58:	68fb      	ldr	r3, [r7, #12]
 8047c5a:	681b      	ldr	r3, [r3, #0]
 8047c5c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8047c60:	601a      	str	r2, [r3, #0]
 8047c62:	68fb      	ldr	r3, [r7, #12]
 8047c64:	681b      	ldr	r3, [r3, #0]
 8047c66:	681a      	ldr	r2, [r3, #0]
 8047c68:	68fb      	ldr	r3, [r7, #12]
 8047c6a:	681b      	ldr	r3, [r3, #0]
 8047c6c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8047c70:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8047c72:	68fb      	ldr	r3, [r7, #12]
 8047c74:	2201      	movs	r2, #1
 8047c76:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8047c7a:	68fb      	ldr	r3, [r7, #12]
 8047c7c:	2200      	movs	r2, #0
 8047c7e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8047c82:	2303      	movs	r3, #3
 8047c84:	e017      	b.n	8047cb6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8047c86:	697b      	ldr	r3, [r7, #20]
 8047c88:	2b00      	cmp	r3, #0
 8047c8a:	d101      	bne.n	8047c90 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8047c8c:	2300      	movs	r3, #0
 8047c8e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8047c90:	697b      	ldr	r3, [r7, #20]
 8047c92:	3b01      	subs	r3, #1
 8047c94:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8047c96:	68fb      	ldr	r3, [r7, #12]
 8047c98:	681b      	ldr	r3, [r3, #0]
 8047c9a:	689a      	ldr	r2, [r3, #8]
 8047c9c:	68bb      	ldr	r3, [r7, #8]
 8047c9e:	4013      	ands	r3, r2
 8047ca0:	68ba      	ldr	r2, [r7, #8]
 8047ca2:	429a      	cmp	r2, r3
 8047ca4:	bf0c      	ite	eq
 8047ca6:	2301      	moveq	r3, #1
 8047ca8:	2300      	movne	r3, #0
 8047caa:	b2db      	uxtb	r3, r3
 8047cac:	461a      	mov	r2, r3
 8047cae:	79fb      	ldrb	r3, [r7, #7]
 8047cb0:	429a      	cmp	r2, r3
 8047cb2:	d19b      	bne.n	8047bec <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8047cb4:	2300      	movs	r3, #0
}
 8047cb6:	4618      	mov	r0, r3
 8047cb8:	3720      	adds	r7, #32
 8047cba:	46bd      	mov	sp, r7
 8047cbc:	bd80      	pop	{r7, pc}
 8047cbe:	bf00      	nop
 8047cc0:	20000000 	.word	0x20000000

08047cc4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8047cc4:	b580      	push	{r7, lr}
 8047cc6:	b086      	sub	sp, #24
 8047cc8:	af02      	add	r7, sp, #8
 8047cca:	60f8      	str	r0, [r7, #12]
 8047ccc:	60b9      	str	r1, [r7, #8]
 8047cce:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8047cd0:	68fb      	ldr	r3, [r7, #12]
 8047cd2:	685b      	ldr	r3, [r3, #4]
 8047cd4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8047cd8:	d111      	bne.n	8047cfe <SPI_EndRxTransaction+0x3a>
 8047cda:	68fb      	ldr	r3, [r7, #12]
 8047cdc:	689b      	ldr	r3, [r3, #8]
 8047cde:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8047ce2:	d004      	beq.n	8047cee <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8047ce4:	68fb      	ldr	r3, [r7, #12]
 8047ce6:	689b      	ldr	r3, [r3, #8]
 8047ce8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8047cec:	d107      	bne.n	8047cfe <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8047cee:	68fb      	ldr	r3, [r7, #12]
 8047cf0:	681b      	ldr	r3, [r3, #0]
 8047cf2:	681a      	ldr	r2, [r3, #0]
 8047cf4:	68fb      	ldr	r3, [r7, #12]
 8047cf6:	681b      	ldr	r3, [r3, #0]
 8047cf8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8047cfc:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8047cfe:	68fb      	ldr	r3, [r7, #12]
 8047d00:	685b      	ldr	r3, [r3, #4]
 8047d02:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8047d06:	d12a      	bne.n	8047d5e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8047d08:	68fb      	ldr	r3, [r7, #12]
 8047d0a:	689b      	ldr	r3, [r3, #8]
 8047d0c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8047d10:	d012      	beq.n	8047d38 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8047d12:	687b      	ldr	r3, [r7, #4]
 8047d14:	9300      	str	r3, [sp, #0]
 8047d16:	68bb      	ldr	r3, [r7, #8]
 8047d18:	2200      	movs	r2, #0
 8047d1a:	2180      	movs	r1, #128	; 0x80
 8047d1c:	68f8      	ldr	r0, [r7, #12]
 8047d1e:	f7ff ff49 	bl	8047bb4 <SPI_WaitFlagStateUntilTimeout>
 8047d22:	4603      	mov	r3, r0
 8047d24:	2b00      	cmp	r3, #0
 8047d26:	d02d      	beq.n	8047d84 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8047d28:	68fb      	ldr	r3, [r7, #12]
 8047d2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8047d2c:	f043 0220 	orr.w	r2, r3, #32
 8047d30:	68fb      	ldr	r3, [r7, #12]
 8047d32:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8047d34:	2303      	movs	r3, #3
 8047d36:	e026      	b.n	8047d86 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8047d38:	687b      	ldr	r3, [r7, #4]
 8047d3a:	9300      	str	r3, [sp, #0]
 8047d3c:	68bb      	ldr	r3, [r7, #8]
 8047d3e:	2200      	movs	r2, #0
 8047d40:	2101      	movs	r1, #1
 8047d42:	68f8      	ldr	r0, [r7, #12]
 8047d44:	f7ff ff36 	bl	8047bb4 <SPI_WaitFlagStateUntilTimeout>
 8047d48:	4603      	mov	r3, r0
 8047d4a:	2b00      	cmp	r3, #0
 8047d4c:	d01a      	beq.n	8047d84 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8047d4e:	68fb      	ldr	r3, [r7, #12]
 8047d50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8047d52:	f043 0220 	orr.w	r2, r3, #32
 8047d56:	68fb      	ldr	r3, [r7, #12]
 8047d58:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8047d5a:	2303      	movs	r3, #3
 8047d5c:	e013      	b.n	8047d86 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8047d5e:	687b      	ldr	r3, [r7, #4]
 8047d60:	9300      	str	r3, [sp, #0]
 8047d62:	68bb      	ldr	r3, [r7, #8]
 8047d64:	2200      	movs	r2, #0
 8047d66:	2101      	movs	r1, #1
 8047d68:	68f8      	ldr	r0, [r7, #12]
 8047d6a:	f7ff ff23 	bl	8047bb4 <SPI_WaitFlagStateUntilTimeout>
 8047d6e:	4603      	mov	r3, r0
 8047d70:	2b00      	cmp	r3, #0
 8047d72:	d007      	beq.n	8047d84 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8047d74:	68fb      	ldr	r3, [r7, #12]
 8047d76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8047d78:	f043 0220 	orr.w	r2, r3, #32
 8047d7c:	68fb      	ldr	r3, [r7, #12]
 8047d7e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8047d80:	2303      	movs	r3, #3
 8047d82:	e000      	b.n	8047d86 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8047d84:	2300      	movs	r3, #0
}
 8047d86:	4618      	mov	r0, r3
 8047d88:	3710      	adds	r7, #16
 8047d8a:	46bd      	mov	sp, r7
 8047d8c:	bd80      	pop	{r7, pc}
	...

08047d90 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8047d90:	b580      	push	{r7, lr}
 8047d92:	b088      	sub	sp, #32
 8047d94:	af02      	add	r7, sp, #8
 8047d96:	60f8      	str	r0, [r7, #12]
 8047d98:	60b9      	str	r1, [r7, #8]
 8047d9a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8047d9c:	4b1b      	ldr	r3, [pc, #108]	; (8047e0c <SPI_EndRxTxTransaction+0x7c>)
 8047d9e:	681b      	ldr	r3, [r3, #0]
 8047da0:	4a1b      	ldr	r2, [pc, #108]	; (8047e10 <SPI_EndRxTxTransaction+0x80>)
 8047da2:	fba2 2303 	umull	r2, r3, r2, r3
 8047da6:	0d5b      	lsrs	r3, r3, #21
 8047da8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8047dac:	fb02 f303 	mul.w	r3, r2, r3
 8047db0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8047db2:	68fb      	ldr	r3, [r7, #12]
 8047db4:	685b      	ldr	r3, [r3, #4]
 8047db6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8047dba:	d112      	bne.n	8047de2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8047dbc:	687b      	ldr	r3, [r7, #4]
 8047dbe:	9300      	str	r3, [sp, #0]
 8047dc0:	68bb      	ldr	r3, [r7, #8]
 8047dc2:	2200      	movs	r2, #0
 8047dc4:	2180      	movs	r1, #128	; 0x80
 8047dc6:	68f8      	ldr	r0, [r7, #12]
 8047dc8:	f7ff fef4 	bl	8047bb4 <SPI_WaitFlagStateUntilTimeout>
 8047dcc:	4603      	mov	r3, r0
 8047dce:	2b00      	cmp	r3, #0
 8047dd0:	d016      	beq.n	8047e00 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8047dd2:	68fb      	ldr	r3, [r7, #12]
 8047dd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8047dd6:	f043 0220 	orr.w	r2, r3, #32
 8047dda:	68fb      	ldr	r3, [r7, #12]
 8047ddc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8047dde:	2303      	movs	r3, #3
 8047de0:	e00f      	b.n	8047e02 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8047de2:	697b      	ldr	r3, [r7, #20]
 8047de4:	2b00      	cmp	r3, #0
 8047de6:	d00a      	beq.n	8047dfe <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8047de8:	697b      	ldr	r3, [r7, #20]
 8047dea:	3b01      	subs	r3, #1
 8047dec:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8047dee:	68fb      	ldr	r3, [r7, #12]
 8047df0:	681b      	ldr	r3, [r3, #0]
 8047df2:	689b      	ldr	r3, [r3, #8]
 8047df4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8047df8:	2b80      	cmp	r3, #128	; 0x80
 8047dfa:	d0f2      	beq.n	8047de2 <SPI_EndRxTxTransaction+0x52>
 8047dfc:	e000      	b.n	8047e00 <SPI_EndRxTxTransaction+0x70>
        break;
 8047dfe:	bf00      	nop
  }

  return HAL_OK;
 8047e00:	2300      	movs	r3, #0
}
 8047e02:	4618      	mov	r0, r3
 8047e04:	3718      	adds	r7, #24
 8047e06:	46bd      	mov	sp, r7
 8047e08:	bd80      	pop	{r7, pc}
 8047e0a:	bf00      	nop
 8047e0c:	20000000 	.word	0x20000000
 8047e10:	165e9f81 	.word	0x165e9f81

08047e14 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8047e14:	b580      	push	{r7, lr}
 8047e16:	b082      	sub	sp, #8
 8047e18:	af00      	add	r7, sp, #0
 8047e1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8047e1c:	687b      	ldr	r3, [r7, #4]
 8047e1e:	2b00      	cmp	r3, #0
 8047e20:	d101      	bne.n	8047e26 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8047e22:	2301      	movs	r3, #1
 8047e24:	e041      	b.n	8047eaa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8047e26:	687b      	ldr	r3, [r7, #4]
 8047e28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8047e2c:	b2db      	uxtb	r3, r3
 8047e2e:	2b00      	cmp	r3, #0
 8047e30:	d106      	bne.n	8047e40 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8047e32:	687b      	ldr	r3, [r7, #4]
 8047e34:	2200      	movs	r2, #0
 8047e36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8047e3a:	6878      	ldr	r0, [r7, #4]
 8047e3c:	f7f9 fab8 	bl	80413b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8047e40:	687b      	ldr	r3, [r7, #4]
 8047e42:	2202      	movs	r2, #2
 8047e44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8047e48:	687b      	ldr	r3, [r7, #4]
 8047e4a:	681a      	ldr	r2, [r3, #0]
 8047e4c:	687b      	ldr	r3, [r7, #4]
 8047e4e:	3304      	adds	r3, #4
 8047e50:	4619      	mov	r1, r3
 8047e52:	4610      	mov	r0, r2
 8047e54:	f000 fa96 	bl	8048384 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8047e58:	687b      	ldr	r3, [r7, #4]
 8047e5a:	2201      	movs	r2, #1
 8047e5c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8047e60:	687b      	ldr	r3, [r7, #4]
 8047e62:	2201      	movs	r2, #1
 8047e64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8047e68:	687b      	ldr	r3, [r7, #4]
 8047e6a:	2201      	movs	r2, #1
 8047e6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8047e70:	687b      	ldr	r3, [r7, #4]
 8047e72:	2201      	movs	r2, #1
 8047e74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8047e78:	687b      	ldr	r3, [r7, #4]
 8047e7a:	2201      	movs	r2, #1
 8047e7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8047e80:	687b      	ldr	r3, [r7, #4]
 8047e82:	2201      	movs	r2, #1
 8047e84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8047e88:	687b      	ldr	r3, [r7, #4]
 8047e8a:	2201      	movs	r2, #1
 8047e8c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8047e90:	687b      	ldr	r3, [r7, #4]
 8047e92:	2201      	movs	r2, #1
 8047e94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8047e98:	687b      	ldr	r3, [r7, #4]
 8047e9a:	2201      	movs	r2, #1
 8047e9c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8047ea0:	687b      	ldr	r3, [r7, #4]
 8047ea2:	2201      	movs	r2, #1
 8047ea4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8047ea8:	2300      	movs	r3, #0
}
 8047eaa:	4618      	mov	r0, r3
 8047eac:	3708      	adds	r7, #8
 8047eae:	46bd      	mov	sp, r7
 8047eb0:	bd80      	pop	{r7, pc}
	...

08047eb4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8047eb4:	b480      	push	{r7}
 8047eb6:	b085      	sub	sp, #20
 8047eb8:	af00      	add	r7, sp, #0
 8047eba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8047ebc:	687b      	ldr	r3, [r7, #4]
 8047ebe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8047ec2:	b2db      	uxtb	r3, r3
 8047ec4:	2b01      	cmp	r3, #1
 8047ec6:	d001      	beq.n	8047ecc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8047ec8:	2301      	movs	r3, #1
 8047eca:	e04e      	b.n	8047f6a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8047ecc:	687b      	ldr	r3, [r7, #4]
 8047ece:	2202      	movs	r2, #2
 8047ed0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8047ed4:	687b      	ldr	r3, [r7, #4]
 8047ed6:	681b      	ldr	r3, [r3, #0]
 8047ed8:	68da      	ldr	r2, [r3, #12]
 8047eda:	687b      	ldr	r3, [r7, #4]
 8047edc:	681b      	ldr	r3, [r3, #0]
 8047ede:	f042 0201 	orr.w	r2, r2, #1
 8047ee2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8047ee4:	687b      	ldr	r3, [r7, #4]
 8047ee6:	681b      	ldr	r3, [r3, #0]
 8047ee8:	4a23      	ldr	r2, [pc, #140]	; (8047f78 <HAL_TIM_Base_Start_IT+0xc4>)
 8047eea:	4293      	cmp	r3, r2
 8047eec:	d022      	beq.n	8047f34 <HAL_TIM_Base_Start_IT+0x80>
 8047eee:	687b      	ldr	r3, [r7, #4]
 8047ef0:	681b      	ldr	r3, [r3, #0]
 8047ef2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8047ef6:	d01d      	beq.n	8047f34 <HAL_TIM_Base_Start_IT+0x80>
 8047ef8:	687b      	ldr	r3, [r7, #4]
 8047efa:	681b      	ldr	r3, [r3, #0]
 8047efc:	4a1f      	ldr	r2, [pc, #124]	; (8047f7c <HAL_TIM_Base_Start_IT+0xc8>)
 8047efe:	4293      	cmp	r3, r2
 8047f00:	d018      	beq.n	8047f34 <HAL_TIM_Base_Start_IT+0x80>
 8047f02:	687b      	ldr	r3, [r7, #4]
 8047f04:	681b      	ldr	r3, [r3, #0]
 8047f06:	4a1e      	ldr	r2, [pc, #120]	; (8047f80 <HAL_TIM_Base_Start_IT+0xcc>)
 8047f08:	4293      	cmp	r3, r2
 8047f0a:	d013      	beq.n	8047f34 <HAL_TIM_Base_Start_IT+0x80>
 8047f0c:	687b      	ldr	r3, [r7, #4]
 8047f0e:	681b      	ldr	r3, [r3, #0]
 8047f10:	4a1c      	ldr	r2, [pc, #112]	; (8047f84 <HAL_TIM_Base_Start_IT+0xd0>)
 8047f12:	4293      	cmp	r3, r2
 8047f14:	d00e      	beq.n	8047f34 <HAL_TIM_Base_Start_IT+0x80>
 8047f16:	687b      	ldr	r3, [r7, #4]
 8047f18:	681b      	ldr	r3, [r3, #0]
 8047f1a:	4a1b      	ldr	r2, [pc, #108]	; (8047f88 <HAL_TIM_Base_Start_IT+0xd4>)
 8047f1c:	4293      	cmp	r3, r2
 8047f1e:	d009      	beq.n	8047f34 <HAL_TIM_Base_Start_IT+0x80>
 8047f20:	687b      	ldr	r3, [r7, #4]
 8047f22:	681b      	ldr	r3, [r3, #0]
 8047f24:	4a19      	ldr	r2, [pc, #100]	; (8047f8c <HAL_TIM_Base_Start_IT+0xd8>)
 8047f26:	4293      	cmp	r3, r2
 8047f28:	d004      	beq.n	8047f34 <HAL_TIM_Base_Start_IT+0x80>
 8047f2a:	687b      	ldr	r3, [r7, #4]
 8047f2c:	681b      	ldr	r3, [r3, #0]
 8047f2e:	4a18      	ldr	r2, [pc, #96]	; (8047f90 <HAL_TIM_Base_Start_IT+0xdc>)
 8047f30:	4293      	cmp	r3, r2
 8047f32:	d111      	bne.n	8047f58 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8047f34:	687b      	ldr	r3, [r7, #4]
 8047f36:	681b      	ldr	r3, [r3, #0]
 8047f38:	689b      	ldr	r3, [r3, #8]
 8047f3a:	f003 0307 	and.w	r3, r3, #7
 8047f3e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8047f40:	68fb      	ldr	r3, [r7, #12]
 8047f42:	2b06      	cmp	r3, #6
 8047f44:	d010      	beq.n	8047f68 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8047f46:	687b      	ldr	r3, [r7, #4]
 8047f48:	681b      	ldr	r3, [r3, #0]
 8047f4a:	681a      	ldr	r2, [r3, #0]
 8047f4c:	687b      	ldr	r3, [r7, #4]
 8047f4e:	681b      	ldr	r3, [r3, #0]
 8047f50:	f042 0201 	orr.w	r2, r2, #1
 8047f54:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8047f56:	e007      	b.n	8047f68 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8047f58:	687b      	ldr	r3, [r7, #4]
 8047f5a:	681b      	ldr	r3, [r3, #0]
 8047f5c:	681a      	ldr	r2, [r3, #0]
 8047f5e:	687b      	ldr	r3, [r7, #4]
 8047f60:	681b      	ldr	r3, [r3, #0]
 8047f62:	f042 0201 	orr.w	r2, r2, #1
 8047f66:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8047f68:	2300      	movs	r3, #0
}
 8047f6a:	4618      	mov	r0, r3
 8047f6c:	3714      	adds	r7, #20
 8047f6e:	46bd      	mov	sp, r7
 8047f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8047f74:	4770      	bx	lr
 8047f76:	bf00      	nop
 8047f78:	40010000 	.word	0x40010000
 8047f7c:	40000400 	.word	0x40000400
 8047f80:	40000800 	.word	0x40000800
 8047f84:	40000c00 	.word	0x40000c00
 8047f88:	40010400 	.word	0x40010400
 8047f8c:	40014000 	.word	0x40014000
 8047f90:	40001800 	.word	0x40001800

08047f94 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8047f94:	b580      	push	{r7, lr}
 8047f96:	b082      	sub	sp, #8
 8047f98:	af00      	add	r7, sp, #0
 8047f9a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8047f9c:	687b      	ldr	r3, [r7, #4]
 8047f9e:	681b      	ldr	r3, [r3, #0]
 8047fa0:	691b      	ldr	r3, [r3, #16]
 8047fa2:	f003 0302 	and.w	r3, r3, #2
 8047fa6:	2b02      	cmp	r3, #2
 8047fa8:	d122      	bne.n	8047ff0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8047faa:	687b      	ldr	r3, [r7, #4]
 8047fac:	681b      	ldr	r3, [r3, #0]
 8047fae:	68db      	ldr	r3, [r3, #12]
 8047fb0:	f003 0302 	and.w	r3, r3, #2
 8047fb4:	2b02      	cmp	r3, #2
 8047fb6:	d11b      	bne.n	8047ff0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8047fb8:	687b      	ldr	r3, [r7, #4]
 8047fba:	681b      	ldr	r3, [r3, #0]
 8047fbc:	f06f 0202 	mvn.w	r2, #2
 8047fc0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8047fc2:	687b      	ldr	r3, [r7, #4]
 8047fc4:	2201      	movs	r2, #1
 8047fc6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8047fc8:	687b      	ldr	r3, [r7, #4]
 8047fca:	681b      	ldr	r3, [r3, #0]
 8047fcc:	699b      	ldr	r3, [r3, #24]
 8047fce:	f003 0303 	and.w	r3, r3, #3
 8047fd2:	2b00      	cmp	r3, #0
 8047fd4:	d003      	beq.n	8047fde <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8047fd6:	6878      	ldr	r0, [r7, #4]
 8047fd8:	f000 f9b5 	bl	8048346 <HAL_TIM_IC_CaptureCallback>
 8047fdc:	e005      	b.n	8047fea <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8047fde:	6878      	ldr	r0, [r7, #4]
 8047fe0:	f000 f9a7 	bl	8048332 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8047fe4:	6878      	ldr	r0, [r7, #4]
 8047fe6:	f000 f9b8 	bl	804835a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8047fea:	687b      	ldr	r3, [r7, #4]
 8047fec:	2200      	movs	r2, #0
 8047fee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8047ff0:	687b      	ldr	r3, [r7, #4]
 8047ff2:	681b      	ldr	r3, [r3, #0]
 8047ff4:	691b      	ldr	r3, [r3, #16]
 8047ff6:	f003 0304 	and.w	r3, r3, #4
 8047ffa:	2b04      	cmp	r3, #4
 8047ffc:	d122      	bne.n	8048044 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8047ffe:	687b      	ldr	r3, [r7, #4]
 8048000:	681b      	ldr	r3, [r3, #0]
 8048002:	68db      	ldr	r3, [r3, #12]
 8048004:	f003 0304 	and.w	r3, r3, #4
 8048008:	2b04      	cmp	r3, #4
 804800a:	d11b      	bne.n	8048044 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 804800c:	687b      	ldr	r3, [r7, #4]
 804800e:	681b      	ldr	r3, [r3, #0]
 8048010:	f06f 0204 	mvn.w	r2, #4
 8048014:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8048016:	687b      	ldr	r3, [r7, #4]
 8048018:	2202      	movs	r2, #2
 804801a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 804801c:	687b      	ldr	r3, [r7, #4]
 804801e:	681b      	ldr	r3, [r3, #0]
 8048020:	699b      	ldr	r3, [r3, #24]
 8048022:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8048026:	2b00      	cmp	r3, #0
 8048028:	d003      	beq.n	8048032 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 804802a:	6878      	ldr	r0, [r7, #4]
 804802c:	f000 f98b 	bl	8048346 <HAL_TIM_IC_CaptureCallback>
 8048030:	e005      	b.n	804803e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8048032:	6878      	ldr	r0, [r7, #4]
 8048034:	f000 f97d 	bl	8048332 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8048038:	6878      	ldr	r0, [r7, #4]
 804803a:	f000 f98e 	bl	804835a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 804803e:	687b      	ldr	r3, [r7, #4]
 8048040:	2200      	movs	r2, #0
 8048042:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8048044:	687b      	ldr	r3, [r7, #4]
 8048046:	681b      	ldr	r3, [r3, #0]
 8048048:	691b      	ldr	r3, [r3, #16]
 804804a:	f003 0308 	and.w	r3, r3, #8
 804804e:	2b08      	cmp	r3, #8
 8048050:	d122      	bne.n	8048098 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8048052:	687b      	ldr	r3, [r7, #4]
 8048054:	681b      	ldr	r3, [r3, #0]
 8048056:	68db      	ldr	r3, [r3, #12]
 8048058:	f003 0308 	and.w	r3, r3, #8
 804805c:	2b08      	cmp	r3, #8
 804805e:	d11b      	bne.n	8048098 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8048060:	687b      	ldr	r3, [r7, #4]
 8048062:	681b      	ldr	r3, [r3, #0]
 8048064:	f06f 0208 	mvn.w	r2, #8
 8048068:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 804806a:	687b      	ldr	r3, [r7, #4]
 804806c:	2204      	movs	r2, #4
 804806e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8048070:	687b      	ldr	r3, [r7, #4]
 8048072:	681b      	ldr	r3, [r3, #0]
 8048074:	69db      	ldr	r3, [r3, #28]
 8048076:	f003 0303 	and.w	r3, r3, #3
 804807a:	2b00      	cmp	r3, #0
 804807c:	d003      	beq.n	8048086 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 804807e:	6878      	ldr	r0, [r7, #4]
 8048080:	f000 f961 	bl	8048346 <HAL_TIM_IC_CaptureCallback>
 8048084:	e005      	b.n	8048092 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8048086:	6878      	ldr	r0, [r7, #4]
 8048088:	f000 f953 	bl	8048332 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 804808c:	6878      	ldr	r0, [r7, #4]
 804808e:	f000 f964 	bl	804835a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8048092:	687b      	ldr	r3, [r7, #4]
 8048094:	2200      	movs	r2, #0
 8048096:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8048098:	687b      	ldr	r3, [r7, #4]
 804809a:	681b      	ldr	r3, [r3, #0]
 804809c:	691b      	ldr	r3, [r3, #16]
 804809e:	f003 0310 	and.w	r3, r3, #16
 80480a2:	2b10      	cmp	r3, #16
 80480a4:	d122      	bne.n	80480ec <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80480a6:	687b      	ldr	r3, [r7, #4]
 80480a8:	681b      	ldr	r3, [r3, #0]
 80480aa:	68db      	ldr	r3, [r3, #12]
 80480ac:	f003 0310 	and.w	r3, r3, #16
 80480b0:	2b10      	cmp	r3, #16
 80480b2:	d11b      	bne.n	80480ec <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80480b4:	687b      	ldr	r3, [r7, #4]
 80480b6:	681b      	ldr	r3, [r3, #0]
 80480b8:	f06f 0210 	mvn.w	r2, #16
 80480bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80480be:	687b      	ldr	r3, [r7, #4]
 80480c0:	2208      	movs	r2, #8
 80480c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80480c4:	687b      	ldr	r3, [r7, #4]
 80480c6:	681b      	ldr	r3, [r3, #0]
 80480c8:	69db      	ldr	r3, [r3, #28]
 80480ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80480ce:	2b00      	cmp	r3, #0
 80480d0:	d003      	beq.n	80480da <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80480d2:	6878      	ldr	r0, [r7, #4]
 80480d4:	f000 f937 	bl	8048346 <HAL_TIM_IC_CaptureCallback>
 80480d8:	e005      	b.n	80480e6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80480da:	6878      	ldr	r0, [r7, #4]
 80480dc:	f000 f929 	bl	8048332 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80480e0:	6878      	ldr	r0, [r7, #4]
 80480e2:	f000 f93a 	bl	804835a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80480e6:	687b      	ldr	r3, [r7, #4]
 80480e8:	2200      	movs	r2, #0
 80480ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80480ec:	687b      	ldr	r3, [r7, #4]
 80480ee:	681b      	ldr	r3, [r3, #0]
 80480f0:	691b      	ldr	r3, [r3, #16]
 80480f2:	f003 0301 	and.w	r3, r3, #1
 80480f6:	2b01      	cmp	r3, #1
 80480f8:	d10e      	bne.n	8048118 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80480fa:	687b      	ldr	r3, [r7, #4]
 80480fc:	681b      	ldr	r3, [r3, #0]
 80480fe:	68db      	ldr	r3, [r3, #12]
 8048100:	f003 0301 	and.w	r3, r3, #1
 8048104:	2b01      	cmp	r3, #1
 8048106:	d107      	bne.n	8048118 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8048108:	687b      	ldr	r3, [r7, #4]
 804810a:	681b      	ldr	r3, [r3, #0]
 804810c:	f06f 0201 	mvn.w	r2, #1
 8048110:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8048112:	6878      	ldr	r0, [r7, #4]
 8048114:	f7f8 fec2 	bl	8040e9c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8048118:	687b      	ldr	r3, [r7, #4]
 804811a:	681b      	ldr	r3, [r3, #0]
 804811c:	691b      	ldr	r3, [r3, #16]
 804811e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8048122:	2b80      	cmp	r3, #128	; 0x80
 8048124:	d10e      	bne.n	8048144 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8048126:	687b      	ldr	r3, [r7, #4]
 8048128:	681b      	ldr	r3, [r3, #0]
 804812a:	68db      	ldr	r3, [r3, #12]
 804812c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8048130:	2b80      	cmp	r3, #128	; 0x80
 8048132:	d107      	bne.n	8048144 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8048134:	687b      	ldr	r3, [r7, #4]
 8048136:	681b      	ldr	r3, [r3, #0]
 8048138:	f06f 0280 	mvn.w	r2, #128	; 0x80
 804813c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 804813e:	6878      	ldr	r0, [r7, #4]
 8048140:	f000 fae0 	bl	8048704 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8048144:	687b      	ldr	r3, [r7, #4]
 8048146:	681b      	ldr	r3, [r3, #0]
 8048148:	691b      	ldr	r3, [r3, #16]
 804814a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 804814e:	2b40      	cmp	r3, #64	; 0x40
 8048150:	d10e      	bne.n	8048170 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8048152:	687b      	ldr	r3, [r7, #4]
 8048154:	681b      	ldr	r3, [r3, #0]
 8048156:	68db      	ldr	r3, [r3, #12]
 8048158:	f003 0340 	and.w	r3, r3, #64	; 0x40
 804815c:	2b40      	cmp	r3, #64	; 0x40
 804815e:	d107      	bne.n	8048170 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8048160:	687b      	ldr	r3, [r7, #4]
 8048162:	681b      	ldr	r3, [r3, #0]
 8048164:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8048168:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 804816a:	6878      	ldr	r0, [r7, #4]
 804816c:	f000 f8ff 	bl	804836e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8048170:	687b      	ldr	r3, [r7, #4]
 8048172:	681b      	ldr	r3, [r3, #0]
 8048174:	691b      	ldr	r3, [r3, #16]
 8048176:	f003 0320 	and.w	r3, r3, #32
 804817a:	2b20      	cmp	r3, #32
 804817c:	d10e      	bne.n	804819c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 804817e:	687b      	ldr	r3, [r7, #4]
 8048180:	681b      	ldr	r3, [r3, #0]
 8048182:	68db      	ldr	r3, [r3, #12]
 8048184:	f003 0320 	and.w	r3, r3, #32
 8048188:	2b20      	cmp	r3, #32
 804818a:	d107      	bne.n	804819c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 804818c:	687b      	ldr	r3, [r7, #4]
 804818e:	681b      	ldr	r3, [r3, #0]
 8048190:	f06f 0220 	mvn.w	r2, #32
 8048194:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8048196:	6878      	ldr	r0, [r7, #4]
 8048198:	f000 faaa 	bl	80486f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 804819c:	bf00      	nop
 804819e:	3708      	adds	r7, #8
 80481a0:	46bd      	mov	sp, r7
 80481a2:	bd80      	pop	{r7, pc}

080481a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80481a4:	b580      	push	{r7, lr}
 80481a6:	b084      	sub	sp, #16
 80481a8:	af00      	add	r7, sp, #0
 80481aa:	6078      	str	r0, [r7, #4]
 80481ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80481ae:	2300      	movs	r3, #0
 80481b0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80481b2:	687b      	ldr	r3, [r7, #4]
 80481b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80481b8:	2b01      	cmp	r3, #1
 80481ba:	d101      	bne.n	80481c0 <HAL_TIM_ConfigClockSource+0x1c>
 80481bc:	2302      	movs	r3, #2
 80481be:	e0b4      	b.n	804832a <HAL_TIM_ConfigClockSource+0x186>
 80481c0:	687b      	ldr	r3, [r7, #4]
 80481c2:	2201      	movs	r2, #1
 80481c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80481c8:	687b      	ldr	r3, [r7, #4]
 80481ca:	2202      	movs	r2, #2
 80481cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80481d0:	687b      	ldr	r3, [r7, #4]
 80481d2:	681b      	ldr	r3, [r3, #0]
 80481d4:	689b      	ldr	r3, [r3, #8]
 80481d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80481d8:	68bb      	ldr	r3, [r7, #8]
 80481da:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80481de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80481e0:	68bb      	ldr	r3, [r7, #8]
 80481e2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80481e6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80481e8:	687b      	ldr	r3, [r7, #4]
 80481ea:	681b      	ldr	r3, [r3, #0]
 80481ec:	68ba      	ldr	r2, [r7, #8]
 80481ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80481f0:	683b      	ldr	r3, [r7, #0]
 80481f2:	681b      	ldr	r3, [r3, #0]
 80481f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80481f8:	d03e      	beq.n	8048278 <HAL_TIM_ConfigClockSource+0xd4>
 80481fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80481fe:	f200 8087 	bhi.w	8048310 <HAL_TIM_ConfigClockSource+0x16c>
 8048202:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8048206:	f000 8086 	beq.w	8048316 <HAL_TIM_ConfigClockSource+0x172>
 804820a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 804820e:	d87f      	bhi.n	8048310 <HAL_TIM_ConfigClockSource+0x16c>
 8048210:	2b70      	cmp	r3, #112	; 0x70
 8048212:	d01a      	beq.n	804824a <HAL_TIM_ConfigClockSource+0xa6>
 8048214:	2b70      	cmp	r3, #112	; 0x70
 8048216:	d87b      	bhi.n	8048310 <HAL_TIM_ConfigClockSource+0x16c>
 8048218:	2b60      	cmp	r3, #96	; 0x60
 804821a:	d050      	beq.n	80482be <HAL_TIM_ConfigClockSource+0x11a>
 804821c:	2b60      	cmp	r3, #96	; 0x60
 804821e:	d877      	bhi.n	8048310 <HAL_TIM_ConfigClockSource+0x16c>
 8048220:	2b50      	cmp	r3, #80	; 0x50
 8048222:	d03c      	beq.n	804829e <HAL_TIM_ConfigClockSource+0xfa>
 8048224:	2b50      	cmp	r3, #80	; 0x50
 8048226:	d873      	bhi.n	8048310 <HAL_TIM_ConfigClockSource+0x16c>
 8048228:	2b40      	cmp	r3, #64	; 0x40
 804822a:	d058      	beq.n	80482de <HAL_TIM_ConfigClockSource+0x13a>
 804822c:	2b40      	cmp	r3, #64	; 0x40
 804822e:	d86f      	bhi.n	8048310 <HAL_TIM_ConfigClockSource+0x16c>
 8048230:	2b30      	cmp	r3, #48	; 0x30
 8048232:	d064      	beq.n	80482fe <HAL_TIM_ConfigClockSource+0x15a>
 8048234:	2b30      	cmp	r3, #48	; 0x30
 8048236:	d86b      	bhi.n	8048310 <HAL_TIM_ConfigClockSource+0x16c>
 8048238:	2b20      	cmp	r3, #32
 804823a:	d060      	beq.n	80482fe <HAL_TIM_ConfigClockSource+0x15a>
 804823c:	2b20      	cmp	r3, #32
 804823e:	d867      	bhi.n	8048310 <HAL_TIM_ConfigClockSource+0x16c>
 8048240:	2b00      	cmp	r3, #0
 8048242:	d05c      	beq.n	80482fe <HAL_TIM_ConfigClockSource+0x15a>
 8048244:	2b10      	cmp	r3, #16
 8048246:	d05a      	beq.n	80482fe <HAL_TIM_ConfigClockSource+0x15a>
 8048248:	e062      	b.n	8048310 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 804824a:	687b      	ldr	r3, [r7, #4]
 804824c:	6818      	ldr	r0, [r3, #0]
 804824e:	683b      	ldr	r3, [r7, #0]
 8048250:	6899      	ldr	r1, [r3, #8]
 8048252:	683b      	ldr	r3, [r7, #0]
 8048254:	685a      	ldr	r2, [r3, #4]
 8048256:	683b      	ldr	r3, [r7, #0]
 8048258:	68db      	ldr	r3, [r3, #12]
 804825a:	f000 f9ad 	bl	80485b8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 804825e:	687b      	ldr	r3, [r7, #4]
 8048260:	681b      	ldr	r3, [r3, #0]
 8048262:	689b      	ldr	r3, [r3, #8]
 8048264:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8048266:	68bb      	ldr	r3, [r7, #8]
 8048268:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 804826c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 804826e:	687b      	ldr	r3, [r7, #4]
 8048270:	681b      	ldr	r3, [r3, #0]
 8048272:	68ba      	ldr	r2, [r7, #8]
 8048274:	609a      	str	r2, [r3, #8]
      break;
 8048276:	e04f      	b.n	8048318 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8048278:	687b      	ldr	r3, [r7, #4]
 804827a:	6818      	ldr	r0, [r3, #0]
 804827c:	683b      	ldr	r3, [r7, #0]
 804827e:	6899      	ldr	r1, [r3, #8]
 8048280:	683b      	ldr	r3, [r7, #0]
 8048282:	685a      	ldr	r2, [r3, #4]
 8048284:	683b      	ldr	r3, [r7, #0]
 8048286:	68db      	ldr	r3, [r3, #12]
 8048288:	f000 f996 	bl	80485b8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 804828c:	687b      	ldr	r3, [r7, #4]
 804828e:	681b      	ldr	r3, [r3, #0]
 8048290:	689a      	ldr	r2, [r3, #8]
 8048292:	687b      	ldr	r3, [r7, #4]
 8048294:	681b      	ldr	r3, [r3, #0]
 8048296:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 804829a:	609a      	str	r2, [r3, #8]
      break;
 804829c:	e03c      	b.n	8048318 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 804829e:	687b      	ldr	r3, [r7, #4]
 80482a0:	6818      	ldr	r0, [r3, #0]
 80482a2:	683b      	ldr	r3, [r7, #0]
 80482a4:	6859      	ldr	r1, [r3, #4]
 80482a6:	683b      	ldr	r3, [r7, #0]
 80482a8:	68db      	ldr	r3, [r3, #12]
 80482aa:	461a      	mov	r2, r3
 80482ac:	f000 f90a 	bl	80484c4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80482b0:	687b      	ldr	r3, [r7, #4]
 80482b2:	681b      	ldr	r3, [r3, #0]
 80482b4:	2150      	movs	r1, #80	; 0x50
 80482b6:	4618      	mov	r0, r3
 80482b8:	f000 f963 	bl	8048582 <TIM_ITRx_SetConfig>
      break;
 80482bc:	e02c      	b.n	8048318 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80482be:	687b      	ldr	r3, [r7, #4]
 80482c0:	6818      	ldr	r0, [r3, #0]
 80482c2:	683b      	ldr	r3, [r7, #0]
 80482c4:	6859      	ldr	r1, [r3, #4]
 80482c6:	683b      	ldr	r3, [r7, #0]
 80482c8:	68db      	ldr	r3, [r3, #12]
 80482ca:	461a      	mov	r2, r3
 80482cc:	f000 f929 	bl	8048522 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80482d0:	687b      	ldr	r3, [r7, #4]
 80482d2:	681b      	ldr	r3, [r3, #0]
 80482d4:	2160      	movs	r1, #96	; 0x60
 80482d6:	4618      	mov	r0, r3
 80482d8:	f000 f953 	bl	8048582 <TIM_ITRx_SetConfig>
      break;
 80482dc:	e01c      	b.n	8048318 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80482de:	687b      	ldr	r3, [r7, #4]
 80482e0:	6818      	ldr	r0, [r3, #0]
 80482e2:	683b      	ldr	r3, [r7, #0]
 80482e4:	6859      	ldr	r1, [r3, #4]
 80482e6:	683b      	ldr	r3, [r7, #0]
 80482e8:	68db      	ldr	r3, [r3, #12]
 80482ea:	461a      	mov	r2, r3
 80482ec:	f000 f8ea 	bl	80484c4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80482f0:	687b      	ldr	r3, [r7, #4]
 80482f2:	681b      	ldr	r3, [r3, #0]
 80482f4:	2140      	movs	r1, #64	; 0x40
 80482f6:	4618      	mov	r0, r3
 80482f8:	f000 f943 	bl	8048582 <TIM_ITRx_SetConfig>
      break;
 80482fc:	e00c      	b.n	8048318 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80482fe:	687b      	ldr	r3, [r7, #4]
 8048300:	681a      	ldr	r2, [r3, #0]
 8048302:	683b      	ldr	r3, [r7, #0]
 8048304:	681b      	ldr	r3, [r3, #0]
 8048306:	4619      	mov	r1, r3
 8048308:	4610      	mov	r0, r2
 804830a:	f000 f93a 	bl	8048582 <TIM_ITRx_SetConfig>
      break;
 804830e:	e003      	b.n	8048318 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8048310:	2301      	movs	r3, #1
 8048312:	73fb      	strb	r3, [r7, #15]
      break;
 8048314:	e000      	b.n	8048318 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8048316:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8048318:	687b      	ldr	r3, [r7, #4]
 804831a:	2201      	movs	r2, #1
 804831c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8048320:	687b      	ldr	r3, [r7, #4]
 8048322:	2200      	movs	r2, #0
 8048324:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8048328:	7bfb      	ldrb	r3, [r7, #15]
}
 804832a:	4618      	mov	r0, r3
 804832c:	3710      	adds	r7, #16
 804832e:	46bd      	mov	sp, r7
 8048330:	bd80      	pop	{r7, pc}

08048332 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8048332:	b480      	push	{r7}
 8048334:	b083      	sub	sp, #12
 8048336:	af00      	add	r7, sp, #0
 8048338:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 804833a:	bf00      	nop
 804833c:	370c      	adds	r7, #12
 804833e:	46bd      	mov	sp, r7
 8048340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8048344:	4770      	bx	lr

08048346 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8048346:	b480      	push	{r7}
 8048348:	b083      	sub	sp, #12
 804834a:	af00      	add	r7, sp, #0
 804834c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 804834e:	bf00      	nop
 8048350:	370c      	adds	r7, #12
 8048352:	46bd      	mov	sp, r7
 8048354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8048358:	4770      	bx	lr

0804835a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 804835a:	b480      	push	{r7}
 804835c:	b083      	sub	sp, #12
 804835e:	af00      	add	r7, sp, #0
 8048360:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8048362:	bf00      	nop
 8048364:	370c      	adds	r7, #12
 8048366:	46bd      	mov	sp, r7
 8048368:	f85d 7b04 	ldr.w	r7, [sp], #4
 804836c:	4770      	bx	lr

0804836e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 804836e:	b480      	push	{r7}
 8048370:	b083      	sub	sp, #12
 8048372:	af00      	add	r7, sp, #0
 8048374:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8048376:	bf00      	nop
 8048378:	370c      	adds	r7, #12
 804837a:	46bd      	mov	sp, r7
 804837c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8048380:	4770      	bx	lr
	...

08048384 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8048384:	b480      	push	{r7}
 8048386:	b085      	sub	sp, #20
 8048388:	af00      	add	r7, sp, #0
 804838a:	6078      	str	r0, [r7, #4]
 804838c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 804838e:	687b      	ldr	r3, [r7, #4]
 8048390:	681b      	ldr	r3, [r3, #0]
 8048392:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8048394:	687b      	ldr	r3, [r7, #4]
 8048396:	4a40      	ldr	r2, [pc, #256]	; (8048498 <TIM_Base_SetConfig+0x114>)
 8048398:	4293      	cmp	r3, r2
 804839a:	d013      	beq.n	80483c4 <TIM_Base_SetConfig+0x40>
 804839c:	687b      	ldr	r3, [r7, #4]
 804839e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80483a2:	d00f      	beq.n	80483c4 <TIM_Base_SetConfig+0x40>
 80483a4:	687b      	ldr	r3, [r7, #4]
 80483a6:	4a3d      	ldr	r2, [pc, #244]	; (804849c <TIM_Base_SetConfig+0x118>)
 80483a8:	4293      	cmp	r3, r2
 80483aa:	d00b      	beq.n	80483c4 <TIM_Base_SetConfig+0x40>
 80483ac:	687b      	ldr	r3, [r7, #4]
 80483ae:	4a3c      	ldr	r2, [pc, #240]	; (80484a0 <TIM_Base_SetConfig+0x11c>)
 80483b0:	4293      	cmp	r3, r2
 80483b2:	d007      	beq.n	80483c4 <TIM_Base_SetConfig+0x40>
 80483b4:	687b      	ldr	r3, [r7, #4]
 80483b6:	4a3b      	ldr	r2, [pc, #236]	; (80484a4 <TIM_Base_SetConfig+0x120>)
 80483b8:	4293      	cmp	r3, r2
 80483ba:	d003      	beq.n	80483c4 <TIM_Base_SetConfig+0x40>
 80483bc:	687b      	ldr	r3, [r7, #4]
 80483be:	4a3a      	ldr	r2, [pc, #232]	; (80484a8 <TIM_Base_SetConfig+0x124>)
 80483c0:	4293      	cmp	r3, r2
 80483c2:	d108      	bne.n	80483d6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80483c4:	68fb      	ldr	r3, [r7, #12]
 80483c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80483ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80483cc:	683b      	ldr	r3, [r7, #0]
 80483ce:	685b      	ldr	r3, [r3, #4]
 80483d0:	68fa      	ldr	r2, [r7, #12]
 80483d2:	4313      	orrs	r3, r2
 80483d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80483d6:	687b      	ldr	r3, [r7, #4]
 80483d8:	4a2f      	ldr	r2, [pc, #188]	; (8048498 <TIM_Base_SetConfig+0x114>)
 80483da:	4293      	cmp	r3, r2
 80483dc:	d02b      	beq.n	8048436 <TIM_Base_SetConfig+0xb2>
 80483de:	687b      	ldr	r3, [r7, #4]
 80483e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80483e4:	d027      	beq.n	8048436 <TIM_Base_SetConfig+0xb2>
 80483e6:	687b      	ldr	r3, [r7, #4]
 80483e8:	4a2c      	ldr	r2, [pc, #176]	; (804849c <TIM_Base_SetConfig+0x118>)
 80483ea:	4293      	cmp	r3, r2
 80483ec:	d023      	beq.n	8048436 <TIM_Base_SetConfig+0xb2>
 80483ee:	687b      	ldr	r3, [r7, #4]
 80483f0:	4a2b      	ldr	r2, [pc, #172]	; (80484a0 <TIM_Base_SetConfig+0x11c>)
 80483f2:	4293      	cmp	r3, r2
 80483f4:	d01f      	beq.n	8048436 <TIM_Base_SetConfig+0xb2>
 80483f6:	687b      	ldr	r3, [r7, #4]
 80483f8:	4a2a      	ldr	r2, [pc, #168]	; (80484a4 <TIM_Base_SetConfig+0x120>)
 80483fa:	4293      	cmp	r3, r2
 80483fc:	d01b      	beq.n	8048436 <TIM_Base_SetConfig+0xb2>
 80483fe:	687b      	ldr	r3, [r7, #4]
 8048400:	4a29      	ldr	r2, [pc, #164]	; (80484a8 <TIM_Base_SetConfig+0x124>)
 8048402:	4293      	cmp	r3, r2
 8048404:	d017      	beq.n	8048436 <TIM_Base_SetConfig+0xb2>
 8048406:	687b      	ldr	r3, [r7, #4]
 8048408:	4a28      	ldr	r2, [pc, #160]	; (80484ac <TIM_Base_SetConfig+0x128>)
 804840a:	4293      	cmp	r3, r2
 804840c:	d013      	beq.n	8048436 <TIM_Base_SetConfig+0xb2>
 804840e:	687b      	ldr	r3, [r7, #4]
 8048410:	4a27      	ldr	r2, [pc, #156]	; (80484b0 <TIM_Base_SetConfig+0x12c>)
 8048412:	4293      	cmp	r3, r2
 8048414:	d00f      	beq.n	8048436 <TIM_Base_SetConfig+0xb2>
 8048416:	687b      	ldr	r3, [r7, #4]
 8048418:	4a26      	ldr	r2, [pc, #152]	; (80484b4 <TIM_Base_SetConfig+0x130>)
 804841a:	4293      	cmp	r3, r2
 804841c:	d00b      	beq.n	8048436 <TIM_Base_SetConfig+0xb2>
 804841e:	687b      	ldr	r3, [r7, #4]
 8048420:	4a25      	ldr	r2, [pc, #148]	; (80484b8 <TIM_Base_SetConfig+0x134>)
 8048422:	4293      	cmp	r3, r2
 8048424:	d007      	beq.n	8048436 <TIM_Base_SetConfig+0xb2>
 8048426:	687b      	ldr	r3, [r7, #4]
 8048428:	4a24      	ldr	r2, [pc, #144]	; (80484bc <TIM_Base_SetConfig+0x138>)
 804842a:	4293      	cmp	r3, r2
 804842c:	d003      	beq.n	8048436 <TIM_Base_SetConfig+0xb2>
 804842e:	687b      	ldr	r3, [r7, #4]
 8048430:	4a23      	ldr	r2, [pc, #140]	; (80484c0 <TIM_Base_SetConfig+0x13c>)
 8048432:	4293      	cmp	r3, r2
 8048434:	d108      	bne.n	8048448 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8048436:	68fb      	ldr	r3, [r7, #12]
 8048438:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 804843c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 804843e:	683b      	ldr	r3, [r7, #0]
 8048440:	68db      	ldr	r3, [r3, #12]
 8048442:	68fa      	ldr	r2, [r7, #12]
 8048444:	4313      	orrs	r3, r2
 8048446:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8048448:	68fb      	ldr	r3, [r7, #12]
 804844a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 804844e:	683b      	ldr	r3, [r7, #0]
 8048450:	695b      	ldr	r3, [r3, #20]
 8048452:	4313      	orrs	r3, r2
 8048454:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8048456:	687b      	ldr	r3, [r7, #4]
 8048458:	68fa      	ldr	r2, [r7, #12]
 804845a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 804845c:	683b      	ldr	r3, [r7, #0]
 804845e:	689a      	ldr	r2, [r3, #8]
 8048460:	687b      	ldr	r3, [r7, #4]
 8048462:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8048464:	683b      	ldr	r3, [r7, #0]
 8048466:	681a      	ldr	r2, [r3, #0]
 8048468:	687b      	ldr	r3, [r7, #4]
 804846a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 804846c:	687b      	ldr	r3, [r7, #4]
 804846e:	4a0a      	ldr	r2, [pc, #40]	; (8048498 <TIM_Base_SetConfig+0x114>)
 8048470:	4293      	cmp	r3, r2
 8048472:	d003      	beq.n	804847c <TIM_Base_SetConfig+0xf8>
 8048474:	687b      	ldr	r3, [r7, #4]
 8048476:	4a0c      	ldr	r2, [pc, #48]	; (80484a8 <TIM_Base_SetConfig+0x124>)
 8048478:	4293      	cmp	r3, r2
 804847a:	d103      	bne.n	8048484 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 804847c:	683b      	ldr	r3, [r7, #0]
 804847e:	691a      	ldr	r2, [r3, #16]
 8048480:	687b      	ldr	r3, [r7, #4]
 8048482:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8048484:	687b      	ldr	r3, [r7, #4]
 8048486:	2201      	movs	r2, #1
 8048488:	615a      	str	r2, [r3, #20]
}
 804848a:	bf00      	nop
 804848c:	3714      	adds	r7, #20
 804848e:	46bd      	mov	sp, r7
 8048490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8048494:	4770      	bx	lr
 8048496:	bf00      	nop
 8048498:	40010000 	.word	0x40010000
 804849c:	40000400 	.word	0x40000400
 80484a0:	40000800 	.word	0x40000800
 80484a4:	40000c00 	.word	0x40000c00
 80484a8:	40010400 	.word	0x40010400
 80484ac:	40014000 	.word	0x40014000
 80484b0:	40014400 	.word	0x40014400
 80484b4:	40014800 	.word	0x40014800
 80484b8:	40001800 	.word	0x40001800
 80484bc:	40001c00 	.word	0x40001c00
 80484c0:	40002000 	.word	0x40002000

080484c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80484c4:	b480      	push	{r7}
 80484c6:	b087      	sub	sp, #28
 80484c8:	af00      	add	r7, sp, #0
 80484ca:	60f8      	str	r0, [r7, #12]
 80484cc:	60b9      	str	r1, [r7, #8]
 80484ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80484d0:	68fb      	ldr	r3, [r7, #12]
 80484d2:	6a1b      	ldr	r3, [r3, #32]
 80484d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80484d6:	68fb      	ldr	r3, [r7, #12]
 80484d8:	6a1b      	ldr	r3, [r3, #32]
 80484da:	f023 0201 	bic.w	r2, r3, #1
 80484de:	68fb      	ldr	r3, [r7, #12]
 80484e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80484e2:	68fb      	ldr	r3, [r7, #12]
 80484e4:	699b      	ldr	r3, [r3, #24]
 80484e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80484e8:	693b      	ldr	r3, [r7, #16]
 80484ea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80484ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80484f0:	687b      	ldr	r3, [r7, #4]
 80484f2:	011b      	lsls	r3, r3, #4
 80484f4:	693a      	ldr	r2, [r7, #16]
 80484f6:	4313      	orrs	r3, r2
 80484f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80484fa:	697b      	ldr	r3, [r7, #20]
 80484fc:	f023 030a 	bic.w	r3, r3, #10
 8048500:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8048502:	697a      	ldr	r2, [r7, #20]
 8048504:	68bb      	ldr	r3, [r7, #8]
 8048506:	4313      	orrs	r3, r2
 8048508:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 804850a:	68fb      	ldr	r3, [r7, #12]
 804850c:	693a      	ldr	r2, [r7, #16]
 804850e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8048510:	68fb      	ldr	r3, [r7, #12]
 8048512:	697a      	ldr	r2, [r7, #20]
 8048514:	621a      	str	r2, [r3, #32]
}
 8048516:	bf00      	nop
 8048518:	371c      	adds	r7, #28
 804851a:	46bd      	mov	sp, r7
 804851c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8048520:	4770      	bx	lr

08048522 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8048522:	b480      	push	{r7}
 8048524:	b087      	sub	sp, #28
 8048526:	af00      	add	r7, sp, #0
 8048528:	60f8      	str	r0, [r7, #12]
 804852a:	60b9      	str	r1, [r7, #8]
 804852c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 804852e:	68fb      	ldr	r3, [r7, #12]
 8048530:	6a1b      	ldr	r3, [r3, #32]
 8048532:	f023 0210 	bic.w	r2, r3, #16
 8048536:	68fb      	ldr	r3, [r7, #12]
 8048538:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 804853a:	68fb      	ldr	r3, [r7, #12]
 804853c:	699b      	ldr	r3, [r3, #24]
 804853e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8048540:	68fb      	ldr	r3, [r7, #12]
 8048542:	6a1b      	ldr	r3, [r3, #32]
 8048544:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8048546:	697b      	ldr	r3, [r7, #20]
 8048548:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 804854c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 804854e:	687b      	ldr	r3, [r7, #4]
 8048550:	031b      	lsls	r3, r3, #12
 8048552:	697a      	ldr	r2, [r7, #20]
 8048554:	4313      	orrs	r3, r2
 8048556:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8048558:	693b      	ldr	r3, [r7, #16]
 804855a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 804855e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8048560:	68bb      	ldr	r3, [r7, #8]
 8048562:	011b      	lsls	r3, r3, #4
 8048564:	693a      	ldr	r2, [r7, #16]
 8048566:	4313      	orrs	r3, r2
 8048568:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 804856a:	68fb      	ldr	r3, [r7, #12]
 804856c:	697a      	ldr	r2, [r7, #20]
 804856e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8048570:	68fb      	ldr	r3, [r7, #12]
 8048572:	693a      	ldr	r2, [r7, #16]
 8048574:	621a      	str	r2, [r3, #32]
}
 8048576:	bf00      	nop
 8048578:	371c      	adds	r7, #28
 804857a:	46bd      	mov	sp, r7
 804857c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8048580:	4770      	bx	lr

08048582 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8048582:	b480      	push	{r7}
 8048584:	b085      	sub	sp, #20
 8048586:	af00      	add	r7, sp, #0
 8048588:	6078      	str	r0, [r7, #4]
 804858a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 804858c:	687b      	ldr	r3, [r7, #4]
 804858e:	689b      	ldr	r3, [r3, #8]
 8048590:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8048592:	68fb      	ldr	r3, [r7, #12]
 8048594:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8048598:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 804859a:	683a      	ldr	r2, [r7, #0]
 804859c:	68fb      	ldr	r3, [r7, #12]
 804859e:	4313      	orrs	r3, r2
 80485a0:	f043 0307 	orr.w	r3, r3, #7
 80485a4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80485a6:	687b      	ldr	r3, [r7, #4]
 80485a8:	68fa      	ldr	r2, [r7, #12]
 80485aa:	609a      	str	r2, [r3, #8]
}
 80485ac:	bf00      	nop
 80485ae:	3714      	adds	r7, #20
 80485b0:	46bd      	mov	sp, r7
 80485b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80485b6:	4770      	bx	lr

080485b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80485b8:	b480      	push	{r7}
 80485ba:	b087      	sub	sp, #28
 80485bc:	af00      	add	r7, sp, #0
 80485be:	60f8      	str	r0, [r7, #12]
 80485c0:	60b9      	str	r1, [r7, #8]
 80485c2:	607a      	str	r2, [r7, #4]
 80485c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80485c6:	68fb      	ldr	r3, [r7, #12]
 80485c8:	689b      	ldr	r3, [r3, #8]
 80485ca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80485cc:	697b      	ldr	r3, [r7, #20]
 80485ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80485d2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80485d4:	683b      	ldr	r3, [r7, #0]
 80485d6:	021a      	lsls	r2, r3, #8
 80485d8:	687b      	ldr	r3, [r7, #4]
 80485da:	431a      	orrs	r2, r3
 80485dc:	68bb      	ldr	r3, [r7, #8]
 80485de:	4313      	orrs	r3, r2
 80485e0:	697a      	ldr	r2, [r7, #20]
 80485e2:	4313      	orrs	r3, r2
 80485e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80485e6:	68fb      	ldr	r3, [r7, #12]
 80485e8:	697a      	ldr	r2, [r7, #20]
 80485ea:	609a      	str	r2, [r3, #8]
}
 80485ec:	bf00      	nop
 80485ee:	371c      	adds	r7, #28
 80485f0:	46bd      	mov	sp, r7
 80485f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80485f6:	4770      	bx	lr

080485f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80485f8:	b480      	push	{r7}
 80485fa:	b085      	sub	sp, #20
 80485fc:	af00      	add	r7, sp, #0
 80485fe:	6078      	str	r0, [r7, #4]
 8048600:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8048602:	687b      	ldr	r3, [r7, #4]
 8048604:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8048608:	2b01      	cmp	r3, #1
 804860a:	d101      	bne.n	8048610 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 804860c:	2302      	movs	r3, #2
 804860e:	e05a      	b.n	80486c6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8048610:	687b      	ldr	r3, [r7, #4]
 8048612:	2201      	movs	r2, #1
 8048614:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8048618:	687b      	ldr	r3, [r7, #4]
 804861a:	2202      	movs	r2, #2
 804861c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8048620:	687b      	ldr	r3, [r7, #4]
 8048622:	681b      	ldr	r3, [r3, #0]
 8048624:	685b      	ldr	r3, [r3, #4]
 8048626:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8048628:	687b      	ldr	r3, [r7, #4]
 804862a:	681b      	ldr	r3, [r3, #0]
 804862c:	689b      	ldr	r3, [r3, #8]
 804862e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8048630:	68fb      	ldr	r3, [r7, #12]
 8048632:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8048636:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8048638:	683b      	ldr	r3, [r7, #0]
 804863a:	681b      	ldr	r3, [r3, #0]
 804863c:	68fa      	ldr	r2, [r7, #12]
 804863e:	4313      	orrs	r3, r2
 8048640:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8048642:	687b      	ldr	r3, [r7, #4]
 8048644:	681b      	ldr	r3, [r3, #0]
 8048646:	68fa      	ldr	r2, [r7, #12]
 8048648:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 804864a:	687b      	ldr	r3, [r7, #4]
 804864c:	681b      	ldr	r3, [r3, #0]
 804864e:	4a21      	ldr	r2, [pc, #132]	; (80486d4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8048650:	4293      	cmp	r3, r2
 8048652:	d022      	beq.n	804869a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8048654:	687b      	ldr	r3, [r7, #4]
 8048656:	681b      	ldr	r3, [r3, #0]
 8048658:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 804865c:	d01d      	beq.n	804869a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 804865e:	687b      	ldr	r3, [r7, #4]
 8048660:	681b      	ldr	r3, [r3, #0]
 8048662:	4a1d      	ldr	r2, [pc, #116]	; (80486d8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8048664:	4293      	cmp	r3, r2
 8048666:	d018      	beq.n	804869a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8048668:	687b      	ldr	r3, [r7, #4]
 804866a:	681b      	ldr	r3, [r3, #0]
 804866c:	4a1b      	ldr	r2, [pc, #108]	; (80486dc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 804866e:	4293      	cmp	r3, r2
 8048670:	d013      	beq.n	804869a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8048672:	687b      	ldr	r3, [r7, #4]
 8048674:	681b      	ldr	r3, [r3, #0]
 8048676:	4a1a      	ldr	r2, [pc, #104]	; (80486e0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8048678:	4293      	cmp	r3, r2
 804867a:	d00e      	beq.n	804869a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 804867c:	687b      	ldr	r3, [r7, #4]
 804867e:	681b      	ldr	r3, [r3, #0]
 8048680:	4a18      	ldr	r2, [pc, #96]	; (80486e4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8048682:	4293      	cmp	r3, r2
 8048684:	d009      	beq.n	804869a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8048686:	687b      	ldr	r3, [r7, #4]
 8048688:	681b      	ldr	r3, [r3, #0]
 804868a:	4a17      	ldr	r2, [pc, #92]	; (80486e8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 804868c:	4293      	cmp	r3, r2
 804868e:	d004      	beq.n	804869a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8048690:	687b      	ldr	r3, [r7, #4]
 8048692:	681b      	ldr	r3, [r3, #0]
 8048694:	4a15      	ldr	r2, [pc, #84]	; (80486ec <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8048696:	4293      	cmp	r3, r2
 8048698:	d10c      	bne.n	80486b4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 804869a:	68bb      	ldr	r3, [r7, #8]
 804869c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80486a0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80486a2:	683b      	ldr	r3, [r7, #0]
 80486a4:	685b      	ldr	r3, [r3, #4]
 80486a6:	68ba      	ldr	r2, [r7, #8]
 80486a8:	4313      	orrs	r3, r2
 80486aa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80486ac:	687b      	ldr	r3, [r7, #4]
 80486ae:	681b      	ldr	r3, [r3, #0]
 80486b0:	68ba      	ldr	r2, [r7, #8]
 80486b2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80486b4:	687b      	ldr	r3, [r7, #4]
 80486b6:	2201      	movs	r2, #1
 80486b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80486bc:	687b      	ldr	r3, [r7, #4]
 80486be:	2200      	movs	r2, #0
 80486c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80486c4:	2300      	movs	r3, #0
}
 80486c6:	4618      	mov	r0, r3
 80486c8:	3714      	adds	r7, #20
 80486ca:	46bd      	mov	sp, r7
 80486cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80486d0:	4770      	bx	lr
 80486d2:	bf00      	nop
 80486d4:	40010000 	.word	0x40010000
 80486d8:	40000400 	.word	0x40000400
 80486dc:	40000800 	.word	0x40000800
 80486e0:	40000c00 	.word	0x40000c00
 80486e4:	40010400 	.word	0x40010400
 80486e8:	40014000 	.word	0x40014000
 80486ec:	40001800 	.word	0x40001800

080486f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80486f0:	b480      	push	{r7}
 80486f2:	b083      	sub	sp, #12
 80486f4:	af00      	add	r7, sp, #0
 80486f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80486f8:	bf00      	nop
 80486fa:	370c      	adds	r7, #12
 80486fc:	46bd      	mov	sp, r7
 80486fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8048702:	4770      	bx	lr

08048704 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8048704:	b480      	push	{r7}
 8048706:	b083      	sub	sp, #12
 8048708:	af00      	add	r7, sp, #0
 804870a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 804870c:	bf00      	nop
 804870e:	370c      	adds	r7, #12
 8048710:	46bd      	mov	sp, r7
 8048712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8048716:	4770      	bx	lr

08048718 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8048718:	b580      	push	{r7, lr}
 804871a:	b082      	sub	sp, #8
 804871c:	af00      	add	r7, sp, #0
 804871e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8048720:	687b      	ldr	r3, [r7, #4]
 8048722:	2b00      	cmp	r3, #0
 8048724:	d101      	bne.n	804872a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8048726:	2301      	movs	r3, #1
 8048728:	e03f      	b.n	80487aa <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 804872a:	687b      	ldr	r3, [r7, #4]
 804872c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8048730:	b2db      	uxtb	r3, r3
 8048732:	2b00      	cmp	r3, #0
 8048734:	d106      	bne.n	8048744 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8048736:	687b      	ldr	r3, [r7, #4]
 8048738:	2200      	movs	r2, #0
 804873a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 804873e:	6878      	ldr	r0, [r7, #4]
 8048740:	f7f8 fe58 	bl	80413f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8048744:	687b      	ldr	r3, [r7, #4]
 8048746:	2224      	movs	r2, #36	; 0x24
 8048748:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 804874c:	687b      	ldr	r3, [r7, #4]
 804874e:	681b      	ldr	r3, [r3, #0]
 8048750:	68da      	ldr	r2, [r3, #12]
 8048752:	687b      	ldr	r3, [r7, #4]
 8048754:	681b      	ldr	r3, [r3, #0]
 8048756:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 804875a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 804875c:	6878      	ldr	r0, [r7, #4]
 804875e:	f000 f929 	bl	80489b4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8048762:	687b      	ldr	r3, [r7, #4]
 8048764:	681b      	ldr	r3, [r3, #0]
 8048766:	691a      	ldr	r2, [r3, #16]
 8048768:	687b      	ldr	r3, [r7, #4]
 804876a:	681b      	ldr	r3, [r3, #0]
 804876c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8048770:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8048772:	687b      	ldr	r3, [r7, #4]
 8048774:	681b      	ldr	r3, [r3, #0]
 8048776:	695a      	ldr	r2, [r3, #20]
 8048778:	687b      	ldr	r3, [r7, #4]
 804877a:	681b      	ldr	r3, [r3, #0]
 804877c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8048780:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8048782:	687b      	ldr	r3, [r7, #4]
 8048784:	681b      	ldr	r3, [r3, #0]
 8048786:	68da      	ldr	r2, [r3, #12]
 8048788:	687b      	ldr	r3, [r7, #4]
 804878a:	681b      	ldr	r3, [r3, #0]
 804878c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8048790:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8048792:	687b      	ldr	r3, [r7, #4]
 8048794:	2200      	movs	r2, #0
 8048796:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8048798:	687b      	ldr	r3, [r7, #4]
 804879a:	2220      	movs	r2, #32
 804879c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80487a0:	687b      	ldr	r3, [r7, #4]
 80487a2:	2220      	movs	r2, #32
 80487a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80487a8:	2300      	movs	r3, #0
}
 80487aa:	4618      	mov	r0, r3
 80487ac:	3708      	adds	r7, #8
 80487ae:	46bd      	mov	sp, r7
 80487b0:	bd80      	pop	{r7, pc}

080487b2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80487b2:	b580      	push	{r7, lr}
 80487b4:	b08a      	sub	sp, #40	; 0x28
 80487b6:	af02      	add	r7, sp, #8
 80487b8:	60f8      	str	r0, [r7, #12]
 80487ba:	60b9      	str	r1, [r7, #8]
 80487bc:	603b      	str	r3, [r7, #0]
 80487be:	4613      	mov	r3, r2
 80487c0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80487c2:	2300      	movs	r3, #0
 80487c4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80487c6:	68fb      	ldr	r3, [r7, #12]
 80487c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80487cc:	b2db      	uxtb	r3, r3
 80487ce:	2b20      	cmp	r3, #32
 80487d0:	d17c      	bne.n	80488cc <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80487d2:	68bb      	ldr	r3, [r7, #8]
 80487d4:	2b00      	cmp	r3, #0
 80487d6:	d002      	beq.n	80487de <HAL_UART_Transmit+0x2c>
 80487d8:	88fb      	ldrh	r3, [r7, #6]
 80487da:	2b00      	cmp	r3, #0
 80487dc:	d101      	bne.n	80487e2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80487de:	2301      	movs	r3, #1
 80487e0:	e075      	b.n	80488ce <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80487e2:	68fb      	ldr	r3, [r7, #12]
 80487e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80487e8:	2b01      	cmp	r3, #1
 80487ea:	d101      	bne.n	80487f0 <HAL_UART_Transmit+0x3e>
 80487ec:	2302      	movs	r3, #2
 80487ee:	e06e      	b.n	80488ce <HAL_UART_Transmit+0x11c>
 80487f0:	68fb      	ldr	r3, [r7, #12]
 80487f2:	2201      	movs	r2, #1
 80487f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80487f8:	68fb      	ldr	r3, [r7, #12]
 80487fa:	2200      	movs	r2, #0
 80487fc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80487fe:	68fb      	ldr	r3, [r7, #12]
 8048800:	2221      	movs	r2, #33	; 0x21
 8048802:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8048806:	f7fa faa3 	bl	8042d50 <HAL_GetTick>
 804880a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 804880c:	68fb      	ldr	r3, [r7, #12]
 804880e:	88fa      	ldrh	r2, [r7, #6]
 8048810:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8048812:	68fb      	ldr	r3, [r7, #12]
 8048814:	88fa      	ldrh	r2, [r7, #6]
 8048816:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8048818:	68fb      	ldr	r3, [r7, #12]
 804881a:	689b      	ldr	r3, [r3, #8]
 804881c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8048820:	d108      	bne.n	8048834 <HAL_UART_Transmit+0x82>
 8048822:	68fb      	ldr	r3, [r7, #12]
 8048824:	691b      	ldr	r3, [r3, #16]
 8048826:	2b00      	cmp	r3, #0
 8048828:	d104      	bne.n	8048834 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 804882a:	2300      	movs	r3, #0
 804882c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 804882e:	68bb      	ldr	r3, [r7, #8]
 8048830:	61bb      	str	r3, [r7, #24]
 8048832:	e003      	b.n	804883c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8048834:	68bb      	ldr	r3, [r7, #8]
 8048836:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8048838:	2300      	movs	r3, #0
 804883a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 804883c:	68fb      	ldr	r3, [r7, #12]
 804883e:	2200      	movs	r2, #0
 8048840:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8048844:	e02a      	b.n	804889c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8048846:	683b      	ldr	r3, [r7, #0]
 8048848:	9300      	str	r3, [sp, #0]
 804884a:	697b      	ldr	r3, [r7, #20]
 804884c:	2200      	movs	r2, #0
 804884e:	2180      	movs	r1, #128	; 0x80
 8048850:	68f8      	ldr	r0, [r7, #12]
 8048852:	f000 f840 	bl	80488d6 <UART_WaitOnFlagUntilTimeout>
 8048856:	4603      	mov	r3, r0
 8048858:	2b00      	cmp	r3, #0
 804885a:	d001      	beq.n	8048860 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 804885c:	2303      	movs	r3, #3
 804885e:	e036      	b.n	80488ce <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8048860:	69fb      	ldr	r3, [r7, #28]
 8048862:	2b00      	cmp	r3, #0
 8048864:	d10b      	bne.n	804887e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8048866:	69bb      	ldr	r3, [r7, #24]
 8048868:	881b      	ldrh	r3, [r3, #0]
 804886a:	461a      	mov	r2, r3
 804886c:	68fb      	ldr	r3, [r7, #12]
 804886e:	681b      	ldr	r3, [r3, #0]
 8048870:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8048874:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8048876:	69bb      	ldr	r3, [r7, #24]
 8048878:	3302      	adds	r3, #2
 804887a:	61bb      	str	r3, [r7, #24]
 804887c:	e007      	b.n	804888e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 804887e:	69fb      	ldr	r3, [r7, #28]
 8048880:	781a      	ldrb	r2, [r3, #0]
 8048882:	68fb      	ldr	r3, [r7, #12]
 8048884:	681b      	ldr	r3, [r3, #0]
 8048886:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8048888:	69fb      	ldr	r3, [r7, #28]
 804888a:	3301      	adds	r3, #1
 804888c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 804888e:	68fb      	ldr	r3, [r7, #12]
 8048890:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8048892:	b29b      	uxth	r3, r3
 8048894:	3b01      	subs	r3, #1
 8048896:	b29a      	uxth	r2, r3
 8048898:	68fb      	ldr	r3, [r7, #12]
 804889a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 804889c:	68fb      	ldr	r3, [r7, #12]
 804889e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80488a0:	b29b      	uxth	r3, r3
 80488a2:	2b00      	cmp	r3, #0
 80488a4:	d1cf      	bne.n	8048846 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80488a6:	683b      	ldr	r3, [r7, #0]
 80488a8:	9300      	str	r3, [sp, #0]
 80488aa:	697b      	ldr	r3, [r7, #20]
 80488ac:	2200      	movs	r2, #0
 80488ae:	2140      	movs	r1, #64	; 0x40
 80488b0:	68f8      	ldr	r0, [r7, #12]
 80488b2:	f000 f810 	bl	80488d6 <UART_WaitOnFlagUntilTimeout>
 80488b6:	4603      	mov	r3, r0
 80488b8:	2b00      	cmp	r3, #0
 80488ba:	d001      	beq.n	80488c0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80488bc:	2303      	movs	r3, #3
 80488be:	e006      	b.n	80488ce <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80488c0:	68fb      	ldr	r3, [r7, #12]
 80488c2:	2220      	movs	r2, #32
 80488c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80488c8:	2300      	movs	r3, #0
 80488ca:	e000      	b.n	80488ce <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80488cc:	2302      	movs	r3, #2
  }
}
 80488ce:	4618      	mov	r0, r3
 80488d0:	3720      	adds	r7, #32
 80488d2:	46bd      	mov	sp, r7
 80488d4:	bd80      	pop	{r7, pc}

080488d6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80488d6:	b580      	push	{r7, lr}
 80488d8:	b090      	sub	sp, #64	; 0x40
 80488da:	af00      	add	r7, sp, #0
 80488dc:	60f8      	str	r0, [r7, #12]
 80488de:	60b9      	str	r1, [r7, #8]
 80488e0:	603b      	str	r3, [r7, #0]
 80488e2:	4613      	mov	r3, r2
 80488e4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80488e6:	e050      	b.n	804898a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80488e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80488ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80488ee:	d04c      	beq.n	804898a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80488f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80488f2:	2b00      	cmp	r3, #0
 80488f4:	d007      	beq.n	8048906 <UART_WaitOnFlagUntilTimeout+0x30>
 80488f6:	f7fa fa2b 	bl	8042d50 <HAL_GetTick>
 80488fa:	4602      	mov	r2, r0
 80488fc:	683b      	ldr	r3, [r7, #0]
 80488fe:	1ad3      	subs	r3, r2, r3
 8048900:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8048902:	429a      	cmp	r2, r3
 8048904:	d241      	bcs.n	804898a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8048906:	68fb      	ldr	r3, [r7, #12]
 8048908:	681b      	ldr	r3, [r3, #0]
 804890a:	330c      	adds	r3, #12
 804890c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 804890e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8048910:	e853 3f00 	ldrex	r3, [r3]
 8048914:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8048916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8048918:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 804891c:	63fb      	str	r3, [r7, #60]	; 0x3c
 804891e:	68fb      	ldr	r3, [r7, #12]
 8048920:	681b      	ldr	r3, [r3, #0]
 8048922:	330c      	adds	r3, #12
 8048924:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8048926:	637a      	str	r2, [r7, #52]	; 0x34
 8048928:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 804892a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 804892c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 804892e:	e841 2300 	strex	r3, r2, [r1]
 8048932:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8048934:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8048936:	2b00      	cmp	r3, #0
 8048938:	d1e5      	bne.n	8048906 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 804893a:	68fb      	ldr	r3, [r7, #12]
 804893c:	681b      	ldr	r3, [r3, #0]
 804893e:	3314      	adds	r3, #20
 8048940:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8048942:	697b      	ldr	r3, [r7, #20]
 8048944:	e853 3f00 	ldrex	r3, [r3]
 8048948:	613b      	str	r3, [r7, #16]
   return(result);
 804894a:	693b      	ldr	r3, [r7, #16]
 804894c:	f023 0301 	bic.w	r3, r3, #1
 8048950:	63bb      	str	r3, [r7, #56]	; 0x38
 8048952:	68fb      	ldr	r3, [r7, #12]
 8048954:	681b      	ldr	r3, [r3, #0]
 8048956:	3314      	adds	r3, #20
 8048958:	6bba      	ldr	r2, [r7, #56]	; 0x38
 804895a:	623a      	str	r2, [r7, #32]
 804895c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 804895e:	69f9      	ldr	r1, [r7, #28]
 8048960:	6a3a      	ldr	r2, [r7, #32]
 8048962:	e841 2300 	strex	r3, r2, [r1]
 8048966:	61bb      	str	r3, [r7, #24]
   return(result);
 8048968:	69bb      	ldr	r3, [r7, #24]
 804896a:	2b00      	cmp	r3, #0
 804896c:	d1e5      	bne.n	804893a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 804896e:	68fb      	ldr	r3, [r7, #12]
 8048970:	2220      	movs	r2, #32
 8048972:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8048976:	68fb      	ldr	r3, [r7, #12]
 8048978:	2220      	movs	r2, #32
 804897a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 804897e:	68fb      	ldr	r3, [r7, #12]
 8048980:	2200      	movs	r2, #0
 8048982:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8048986:	2303      	movs	r3, #3
 8048988:	e00f      	b.n	80489aa <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 804898a:	68fb      	ldr	r3, [r7, #12]
 804898c:	681b      	ldr	r3, [r3, #0]
 804898e:	681a      	ldr	r2, [r3, #0]
 8048990:	68bb      	ldr	r3, [r7, #8]
 8048992:	4013      	ands	r3, r2
 8048994:	68ba      	ldr	r2, [r7, #8]
 8048996:	429a      	cmp	r2, r3
 8048998:	bf0c      	ite	eq
 804899a:	2301      	moveq	r3, #1
 804899c:	2300      	movne	r3, #0
 804899e:	b2db      	uxtb	r3, r3
 80489a0:	461a      	mov	r2, r3
 80489a2:	79fb      	ldrb	r3, [r7, #7]
 80489a4:	429a      	cmp	r2, r3
 80489a6:	d09f      	beq.n	80488e8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80489a8:	2300      	movs	r3, #0
}
 80489aa:	4618      	mov	r0, r3
 80489ac:	3740      	adds	r7, #64	; 0x40
 80489ae:	46bd      	mov	sp, r7
 80489b0:	bd80      	pop	{r7, pc}
	...

080489b4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80489b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80489b8:	b0c0      	sub	sp, #256	; 0x100
 80489ba:	af00      	add	r7, sp, #0
 80489bc:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80489c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80489c4:	681b      	ldr	r3, [r3, #0]
 80489c6:	691b      	ldr	r3, [r3, #16]
 80489c8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80489cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80489d0:	68d9      	ldr	r1, [r3, #12]
 80489d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80489d6:	681a      	ldr	r2, [r3, #0]
 80489d8:	ea40 0301 	orr.w	r3, r0, r1
 80489dc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80489de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80489e2:	689a      	ldr	r2, [r3, #8]
 80489e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80489e8:	691b      	ldr	r3, [r3, #16]
 80489ea:	431a      	orrs	r2, r3
 80489ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80489f0:	695b      	ldr	r3, [r3, #20]
 80489f2:	431a      	orrs	r2, r3
 80489f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80489f8:	69db      	ldr	r3, [r3, #28]
 80489fa:	4313      	orrs	r3, r2
 80489fc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8048a00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8048a04:	681b      	ldr	r3, [r3, #0]
 8048a06:	68db      	ldr	r3, [r3, #12]
 8048a08:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8048a0c:	f021 010c 	bic.w	r1, r1, #12
 8048a10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8048a14:	681a      	ldr	r2, [r3, #0]
 8048a16:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8048a1a:	430b      	orrs	r3, r1
 8048a1c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8048a1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8048a22:	681b      	ldr	r3, [r3, #0]
 8048a24:	695b      	ldr	r3, [r3, #20]
 8048a26:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8048a2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8048a2e:	6999      	ldr	r1, [r3, #24]
 8048a30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8048a34:	681a      	ldr	r2, [r3, #0]
 8048a36:	ea40 0301 	orr.w	r3, r0, r1
 8048a3a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8048a3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8048a40:	681a      	ldr	r2, [r3, #0]
 8048a42:	4b8f      	ldr	r3, [pc, #572]	; (8048c80 <UART_SetConfig+0x2cc>)
 8048a44:	429a      	cmp	r2, r3
 8048a46:	d005      	beq.n	8048a54 <UART_SetConfig+0xa0>
 8048a48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8048a4c:	681a      	ldr	r2, [r3, #0]
 8048a4e:	4b8d      	ldr	r3, [pc, #564]	; (8048c84 <UART_SetConfig+0x2d0>)
 8048a50:	429a      	cmp	r2, r3
 8048a52:	d104      	bne.n	8048a5e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8048a54:	f7fe f968 	bl	8046d28 <HAL_RCC_GetPCLK2Freq>
 8048a58:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8048a5c:	e003      	b.n	8048a66 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8048a5e:	f7fe f94f 	bl	8046d00 <HAL_RCC_GetPCLK1Freq>
 8048a62:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8048a66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8048a6a:	69db      	ldr	r3, [r3, #28]
 8048a6c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8048a70:	f040 810c 	bne.w	8048c8c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8048a74:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8048a78:	2200      	movs	r2, #0
 8048a7a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8048a7e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8048a82:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8048a86:	4622      	mov	r2, r4
 8048a88:	462b      	mov	r3, r5
 8048a8a:	1891      	adds	r1, r2, r2
 8048a8c:	65b9      	str	r1, [r7, #88]	; 0x58
 8048a8e:	415b      	adcs	r3, r3
 8048a90:	65fb      	str	r3, [r7, #92]	; 0x5c
 8048a92:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8048a96:	4621      	mov	r1, r4
 8048a98:	eb12 0801 	adds.w	r8, r2, r1
 8048a9c:	4629      	mov	r1, r5
 8048a9e:	eb43 0901 	adc.w	r9, r3, r1
 8048aa2:	f04f 0200 	mov.w	r2, #0
 8048aa6:	f04f 0300 	mov.w	r3, #0
 8048aaa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8048aae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8048ab2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8048ab6:	4690      	mov	r8, r2
 8048ab8:	4699      	mov	r9, r3
 8048aba:	4623      	mov	r3, r4
 8048abc:	eb18 0303 	adds.w	r3, r8, r3
 8048ac0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8048ac4:	462b      	mov	r3, r5
 8048ac6:	eb49 0303 	adc.w	r3, r9, r3
 8048aca:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8048ace:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8048ad2:	685b      	ldr	r3, [r3, #4]
 8048ad4:	2200      	movs	r2, #0
 8048ad6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8048ada:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8048ade:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8048ae2:	460b      	mov	r3, r1
 8048ae4:	18db      	adds	r3, r3, r3
 8048ae6:	653b      	str	r3, [r7, #80]	; 0x50
 8048ae8:	4613      	mov	r3, r2
 8048aea:	eb42 0303 	adc.w	r3, r2, r3
 8048aee:	657b      	str	r3, [r7, #84]	; 0x54
 8048af0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8048af4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8048af8:	f7f7 fbca 	bl	8040290 <__aeabi_uldivmod>
 8048afc:	4602      	mov	r2, r0
 8048afe:	460b      	mov	r3, r1
 8048b00:	4b61      	ldr	r3, [pc, #388]	; (8048c88 <UART_SetConfig+0x2d4>)
 8048b02:	fba3 2302 	umull	r2, r3, r3, r2
 8048b06:	095b      	lsrs	r3, r3, #5
 8048b08:	011c      	lsls	r4, r3, #4
 8048b0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8048b0e:	2200      	movs	r2, #0
 8048b10:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8048b14:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8048b18:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8048b1c:	4642      	mov	r2, r8
 8048b1e:	464b      	mov	r3, r9
 8048b20:	1891      	adds	r1, r2, r2
 8048b22:	64b9      	str	r1, [r7, #72]	; 0x48
 8048b24:	415b      	adcs	r3, r3
 8048b26:	64fb      	str	r3, [r7, #76]	; 0x4c
 8048b28:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8048b2c:	4641      	mov	r1, r8
 8048b2e:	eb12 0a01 	adds.w	sl, r2, r1
 8048b32:	4649      	mov	r1, r9
 8048b34:	eb43 0b01 	adc.w	fp, r3, r1
 8048b38:	f04f 0200 	mov.w	r2, #0
 8048b3c:	f04f 0300 	mov.w	r3, #0
 8048b40:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8048b44:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8048b48:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8048b4c:	4692      	mov	sl, r2
 8048b4e:	469b      	mov	fp, r3
 8048b50:	4643      	mov	r3, r8
 8048b52:	eb1a 0303 	adds.w	r3, sl, r3
 8048b56:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8048b5a:	464b      	mov	r3, r9
 8048b5c:	eb4b 0303 	adc.w	r3, fp, r3
 8048b60:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8048b64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8048b68:	685b      	ldr	r3, [r3, #4]
 8048b6a:	2200      	movs	r2, #0
 8048b6c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8048b70:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8048b74:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8048b78:	460b      	mov	r3, r1
 8048b7a:	18db      	adds	r3, r3, r3
 8048b7c:	643b      	str	r3, [r7, #64]	; 0x40
 8048b7e:	4613      	mov	r3, r2
 8048b80:	eb42 0303 	adc.w	r3, r2, r3
 8048b84:	647b      	str	r3, [r7, #68]	; 0x44
 8048b86:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8048b8a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8048b8e:	f7f7 fb7f 	bl	8040290 <__aeabi_uldivmod>
 8048b92:	4602      	mov	r2, r0
 8048b94:	460b      	mov	r3, r1
 8048b96:	4611      	mov	r1, r2
 8048b98:	4b3b      	ldr	r3, [pc, #236]	; (8048c88 <UART_SetConfig+0x2d4>)
 8048b9a:	fba3 2301 	umull	r2, r3, r3, r1
 8048b9e:	095b      	lsrs	r3, r3, #5
 8048ba0:	2264      	movs	r2, #100	; 0x64
 8048ba2:	fb02 f303 	mul.w	r3, r2, r3
 8048ba6:	1acb      	subs	r3, r1, r3
 8048ba8:	00db      	lsls	r3, r3, #3
 8048baa:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8048bae:	4b36      	ldr	r3, [pc, #216]	; (8048c88 <UART_SetConfig+0x2d4>)
 8048bb0:	fba3 2302 	umull	r2, r3, r3, r2
 8048bb4:	095b      	lsrs	r3, r3, #5
 8048bb6:	005b      	lsls	r3, r3, #1
 8048bb8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8048bbc:	441c      	add	r4, r3
 8048bbe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8048bc2:	2200      	movs	r2, #0
 8048bc4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8048bc8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8048bcc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8048bd0:	4642      	mov	r2, r8
 8048bd2:	464b      	mov	r3, r9
 8048bd4:	1891      	adds	r1, r2, r2
 8048bd6:	63b9      	str	r1, [r7, #56]	; 0x38
 8048bd8:	415b      	adcs	r3, r3
 8048bda:	63fb      	str	r3, [r7, #60]	; 0x3c
 8048bdc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8048be0:	4641      	mov	r1, r8
 8048be2:	1851      	adds	r1, r2, r1
 8048be4:	6339      	str	r1, [r7, #48]	; 0x30
 8048be6:	4649      	mov	r1, r9
 8048be8:	414b      	adcs	r3, r1
 8048bea:	637b      	str	r3, [r7, #52]	; 0x34
 8048bec:	f04f 0200 	mov.w	r2, #0
 8048bf0:	f04f 0300 	mov.w	r3, #0
 8048bf4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8048bf8:	4659      	mov	r1, fp
 8048bfa:	00cb      	lsls	r3, r1, #3
 8048bfc:	4651      	mov	r1, sl
 8048bfe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8048c02:	4651      	mov	r1, sl
 8048c04:	00ca      	lsls	r2, r1, #3
 8048c06:	4610      	mov	r0, r2
 8048c08:	4619      	mov	r1, r3
 8048c0a:	4603      	mov	r3, r0
 8048c0c:	4642      	mov	r2, r8
 8048c0e:	189b      	adds	r3, r3, r2
 8048c10:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8048c14:	464b      	mov	r3, r9
 8048c16:	460a      	mov	r2, r1
 8048c18:	eb42 0303 	adc.w	r3, r2, r3
 8048c1c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8048c20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8048c24:	685b      	ldr	r3, [r3, #4]
 8048c26:	2200      	movs	r2, #0
 8048c28:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8048c2c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8048c30:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8048c34:	460b      	mov	r3, r1
 8048c36:	18db      	adds	r3, r3, r3
 8048c38:	62bb      	str	r3, [r7, #40]	; 0x28
 8048c3a:	4613      	mov	r3, r2
 8048c3c:	eb42 0303 	adc.w	r3, r2, r3
 8048c40:	62fb      	str	r3, [r7, #44]	; 0x2c
 8048c42:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8048c46:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8048c4a:	f7f7 fb21 	bl	8040290 <__aeabi_uldivmod>
 8048c4e:	4602      	mov	r2, r0
 8048c50:	460b      	mov	r3, r1
 8048c52:	4b0d      	ldr	r3, [pc, #52]	; (8048c88 <UART_SetConfig+0x2d4>)
 8048c54:	fba3 1302 	umull	r1, r3, r3, r2
 8048c58:	095b      	lsrs	r3, r3, #5
 8048c5a:	2164      	movs	r1, #100	; 0x64
 8048c5c:	fb01 f303 	mul.w	r3, r1, r3
 8048c60:	1ad3      	subs	r3, r2, r3
 8048c62:	00db      	lsls	r3, r3, #3
 8048c64:	3332      	adds	r3, #50	; 0x32
 8048c66:	4a08      	ldr	r2, [pc, #32]	; (8048c88 <UART_SetConfig+0x2d4>)
 8048c68:	fba2 2303 	umull	r2, r3, r2, r3
 8048c6c:	095b      	lsrs	r3, r3, #5
 8048c6e:	f003 0207 	and.w	r2, r3, #7
 8048c72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8048c76:	681b      	ldr	r3, [r3, #0]
 8048c78:	4422      	add	r2, r4
 8048c7a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8048c7c:	e105      	b.n	8048e8a <UART_SetConfig+0x4d6>
 8048c7e:	bf00      	nop
 8048c80:	40011000 	.word	0x40011000
 8048c84:	40011400 	.word	0x40011400
 8048c88:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8048c8c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8048c90:	2200      	movs	r2, #0
 8048c92:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8048c96:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8048c9a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8048c9e:	4642      	mov	r2, r8
 8048ca0:	464b      	mov	r3, r9
 8048ca2:	1891      	adds	r1, r2, r2
 8048ca4:	6239      	str	r1, [r7, #32]
 8048ca6:	415b      	adcs	r3, r3
 8048ca8:	627b      	str	r3, [r7, #36]	; 0x24
 8048caa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8048cae:	4641      	mov	r1, r8
 8048cb0:	1854      	adds	r4, r2, r1
 8048cb2:	4649      	mov	r1, r9
 8048cb4:	eb43 0501 	adc.w	r5, r3, r1
 8048cb8:	f04f 0200 	mov.w	r2, #0
 8048cbc:	f04f 0300 	mov.w	r3, #0
 8048cc0:	00eb      	lsls	r3, r5, #3
 8048cc2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8048cc6:	00e2      	lsls	r2, r4, #3
 8048cc8:	4614      	mov	r4, r2
 8048cca:	461d      	mov	r5, r3
 8048ccc:	4643      	mov	r3, r8
 8048cce:	18e3      	adds	r3, r4, r3
 8048cd0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8048cd4:	464b      	mov	r3, r9
 8048cd6:	eb45 0303 	adc.w	r3, r5, r3
 8048cda:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8048cde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8048ce2:	685b      	ldr	r3, [r3, #4]
 8048ce4:	2200      	movs	r2, #0
 8048ce6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8048cea:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8048cee:	f04f 0200 	mov.w	r2, #0
 8048cf2:	f04f 0300 	mov.w	r3, #0
 8048cf6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8048cfa:	4629      	mov	r1, r5
 8048cfc:	008b      	lsls	r3, r1, #2
 8048cfe:	4621      	mov	r1, r4
 8048d00:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8048d04:	4621      	mov	r1, r4
 8048d06:	008a      	lsls	r2, r1, #2
 8048d08:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8048d0c:	f7f7 fac0 	bl	8040290 <__aeabi_uldivmod>
 8048d10:	4602      	mov	r2, r0
 8048d12:	460b      	mov	r3, r1
 8048d14:	4b60      	ldr	r3, [pc, #384]	; (8048e98 <UART_SetConfig+0x4e4>)
 8048d16:	fba3 2302 	umull	r2, r3, r3, r2
 8048d1a:	095b      	lsrs	r3, r3, #5
 8048d1c:	011c      	lsls	r4, r3, #4
 8048d1e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8048d22:	2200      	movs	r2, #0
 8048d24:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8048d28:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8048d2c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8048d30:	4642      	mov	r2, r8
 8048d32:	464b      	mov	r3, r9
 8048d34:	1891      	adds	r1, r2, r2
 8048d36:	61b9      	str	r1, [r7, #24]
 8048d38:	415b      	adcs	r3, r3
 8048d3a:	61fb      	str	r3, [r7, #28]
 8048d3c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8048d40:	4641      	mov	r1, r8
 8048d42:	1851      	adds	r1, r2, r1
 8048d44:	6139      	str	r1, [r7, #16]
 8048d46:	4649      	mov	r1, r9
 8048d48:	414b      	adcs	r3, r1
 8048d4a:	617b      	str	r3, [r7, #20]
 8048d4c:	f04f 0200 	mov.w	r2, #0
 8048d50:	f04f 0300 	mov.w	r3, #0
 8048d54:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8048d58:	4659      	mov	r1, fp
 8048d5a:	00cb      	lsls	r3, r1, #3
 8048d5c:	4651      	mov	r1, sl
 8048d5e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8048d62:	4651      	mov	r1, sl
 8048d64:	00ca      	lsls	r2, r1, #3
 8048d66:	4610      	mov	r0, r2
 8048d68:	4619      	mov	r1, r3
 8048d6a:	4603      	mov	r3, r0
 8048d6c:	4642      	mov	r2, r8
 8048d6e:	189b      	adds	r3, r3, r2
 8048d70:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8048d74:	464b      	mov	r3, r9
 8048d76:	460a      	mov	r2, r1
 8048d78:	eb42 0303 	adc.w	r3, r2, r3
 8048d7c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8048d80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8048d84:	685b      	ldr	r3, [r3, #4]
 8048d86:	2200      	movs	r2, #0
 8048d88:	67bb      	str	r3, [r7, #120]	; 0x78
 8048d8a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8048d8c:	f04f 0200 	mov.w	r2, #0
 8048d90:	f04f 0300 	mov.w	r3, #0
 8048d94:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8048d98:	4649      	mov	r1, r9
 8048d9a:	008b      	lsls	r3, r1, #2
 8048d9c:	4641      	mov	r1, r8
 8048d9e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8048da2:	4641      	mov	r1, r8
 8048da4:	008a      	lsls	r2, r1, #2
 8048da6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8048daa:	f7f7 fa71 	bl	8040290 <__aeabi_uldivmod>
 8048dae:	4602      	mov	r2, r0
 8048db0:	460b      	mov	r3, r1
 8048db2:	4b39      	ldr	r3, [pc, #228]	; (8048e98 <UART_SetConfig+0x4e4>)
 8048db4:	fba3 1302 	umull	r1, r3, r3, r2
 8048db8:	095b      	lsrs	r3, r3, #5
 8048dba:	2164      	movs	r1, #100	; 0x64
 8048dbc:	fb01 f303 	mul.w	r3, r1, r3
 8048dc0:	1ad3      	subs	r3, r2, r3
 8048dc2:	011b      	lsls	r3, r3, #4
 8048dc4:	3332      	adds	r3, #50	; 0x32
 8048dc6:	4a34      	ldr	r2, [pc, #208]	; (8048e98 <UART_SetConfig+0x4e4>)
 8048dc8:	fba2 2303 	umull	r2, r3, r2, r3
 8048dcc:	095b      	lsrs	r3, r3, #5
 8048dce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8048dd2:	441c      	add	r4, r3
 8048dd4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8048dd8:	2200      	movs	r2, #0
 8048dda:	673b      	str	r3, [r7, #112]	; 0x70
 8048ddc:	677a      	str	r2, [r7, #116]	; 0x74
 8048dde:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8048de2:	4642      	mov	r2, r8
 8048de4:	464b      	mov	r3, r9
 8048de6:	1891      	adds	r1, r2, r2
 8048de8:	60b9      	str	r1, [r7, #8]
 8048dea:	415b      	adcs	r3, r3
 8048dec:	60fb      	str	r3, [r7, #12]
 8048dee:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8048df2:	4641      	mov	r1, r8
 8048df4:	1851      	adds	r1, r2, r1
 8048df6:	6039      	str	r1, [r7, #0]
 8048df8:	4649      	mov	r1, r9
 8048dfa:	414b      	adcs	r3, r1
 8048dfc:	607b      	str	r3, [r7, #4]
 8048dfe:	f04f 0200 	mov.w	r2, #0
 8048e02:	f04f 0300 	mov.w	r3, #0
 8048e06:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8048e0a:	4659      	mov	r1, fp
 8048e0c:	00cb      	lsls	r3, r1, #3
 8048e0e:	4651      	mov	r1, sl
 8048e10:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8048e14:	4651      	mov	r1, sl
 8048e16:	00ca      	lsls	r2, r1, #3
 8048e18:	4610      	mov	r0, r2
 8048e1a:	4619      	mov	r1, r3
 8048e1c:	4603      	mov	r3, r0
 8048e1e:	4642      	mov	r2, r8
 8048e20:	189b      	adds	r3, r3, r2
 8048e22:	66bb      	str	r3, [r7, #104]	; 0x68
 8048e24:	464b      	mov	r3, r9
 8048e26:	460a      	mov	r2, r1
 8048e28:	eb42 0303 	adc.w	r3, r2, r3
 8048e2c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8048e2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8048e32:	685b      	ldr	r3, [r3, #4]
 8048e34:	2200      	movs	r2, #0
 8048e36:	663b      	str	r3, [r7, #96]	; 0x60
 8048e38:	667a      	str	r2, [r7, #100]	; 0x64
 8048e3a:	f04f 0200 	mov.w	r2, #0
 8048e3e:	f04f 0300 	mov.w	r3, #0
 8048e42:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8048e46:	4649      	mov	r1, r9
 8048e48:	008b      	lsls	r3, r1, #2
 8048e4a:	4641      	mov	r1, r8
 8048e4c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8048e50:	4641      	mov	r1, r8
 8048e52:	008a      	lsls	r2, r1, #2
 8048e54:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8048e58:	f7f7 fa1a 	bl	8040290 <__aeabi_uldivmod>
 8048e5c:	4602      	mov	r2, r0
 8048e5e:	460b      	mov	r3, r1
 8048e60:	4b0d      	ldr	r3, [pc, #52]	; (8048e98 <UART_SetConfig+0x4e4>)
 8048e62:	fba3 1302 	umull	r1, r3, r3, r2
 8048e66:	095b      	lsrs	r3, r3, #5
 8048e68:	2164      	movs	r1, #100	; 0x64
 8048e6a:	fb01 f303 	mul.w	r3, r1, r3
 8048e6e:	1ad3      	subs	r3, r2, r3
 8048e70:	011b      	lsls	r3, r3, #4
 8048e72:	3332      	adds	r3, #50	; 0x32
 8048e74:	4a08      	ldr	r2, [pc, #32]	; (8048e98 <UART_SetConfig+0x4e4>)
 8048e76:	fba2 2303 	umull	r2, r3, r2, r3
 8048e7a:	095b      	lsrs	r3, r3, #5
 8048e7c:	f003 020f 	and.w	r2, r3, #15
 8048e80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8048e84:	681b      	ldr	r3, [r3, #0]
 8048e86:	4422      	add	r2, r4
 8048e88:	609a      	str	r2, [r3, #8]
}
 8048e8a:	bf00      	nop
 8048e8c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8048e90:	46bd      	mov	sp, r7
 8048e92:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8048e96:	bf00      	nop
 8048e98:	51eb851f 	.word	0x51eb851f

08048e9c <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8048e9c:	b480      	push	{r7}
 8048e9e:	b083      	sub	sp, #12
 8048ea0:	af00      	add	r7, sp, #0
 8048ea2:	6078      	str	r0, [r7, #4]
 8048ea4:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8048ea6:	683b      	ldr	r3, [r7, #0]
 8048ea8:	681b      	ldr	r3, [r3, #0]
 8048eaa:	2b00      	cmp	r3, #0
 8048eac:	d123      	bne.n	8048ef6 <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8048eae:	687b      	ldr	r3, [r7, #4]
 8048eb0:	681b      	ldr	r3, [r3, #0]
 8048eb2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8048eb6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8048eba:	683a      	ldr	r2, [r7, #0]
 8048ebc:	6851      	ldr	r1, [r2, #4]
 8048ebe:	683a      	ldr	r2, [r7, #0]
 8048ec0:	6892      	ldr	r2, [r2, #8]
 8048ec2:	4311      	orrs	r1, r2
 8048ec4:	683a      	ldr	r2, [r7, #0]
 8048ec6:	68d2      	ldr	r2, [r2, #12]
 8048ec8:	4311      	orrs	r1, r2
 8048eca:	683a      	ldr	r2, [r7, #0]
 8048ecc:	6912      	ldr	r2, [r2, #16]
 8048ece:	4311      	orrs	r1, r2
 8048ed0:	683a      	ldr	r2, [r7, #0]
 8048ed2:	6952      	ldr	r2, [r2, #20]
 8048ed4:	4311      	orrs	r1, r2
 8048ed6:	683a      	ldr	r2, [r7, #0]
 8048ed8:	6992      	ldr	r2, [r2, #24]
 8048eda:	4311      	orrs	r1, r2
 8048edc:	683a      	ldr	r2, [r7, #0]
 8048ede:	69d2      	ldr	r2, [r2, #28]
 8048ee0:	4311      	orrs	r1, r2
 8048ee2:	683a      	ldr	r2, [r7, #0]
 8048ee4:	6a12      	ldr	r2, [r2, #32]
 8048ee6:	4311      	orrs	r1, r2
 8048ee8:	683a      	ldr	r2, [r7, #0]
 8048eea:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8048eec:	430a      	orrs	r2, r1
 8048eee:	431a      	orrs	r2, r3
 8048ef0:	687b      	ldr	r3, [r7, #4]
 8048ef2:	601a      	str	r2, [r3, #0]
 8048ef4:	e028      	b.n	8048f48 <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8048ef6:	687b      	ldr	r3, [r7, #4]
 8048ef8:	681b      	ldr	r3, [r3, #0]
 8048efa:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 8048efe:	683b      	ldr	r3, [r7, #0]
 8048f00:	69d9      	ldr	r1, [r3, #28]
 8048f02:	683b      	ldr	r3, [r7, #0]
 8048f04:	6a1b      	ldr	r3, [r3, #32]
 8048f06:	4319      	orrs	r1, r3
 8048f08:	683b      	ldr	r3, [r7, #0]
 8048f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8048f0c:	430b      	orrs	r3, r1
 8048f0e:	431a      	orrs	r2, r3
 8048f10:	687b      	ldr	r3, [r7, #4]
 8048f12:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8048f14:	687b      	ldr	r3, [r7, #4]
 8048f16:	685b      	ldr	r3, [r3, #4]
 8048f18:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8048f1c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8048f20:	683a      	ldr	r2, [r7, #0]
 8048f22:	6851      	ldr	r1, [r2, #4]
 8048f24:	683a      	ldr	r2, [r7, #0]
 8048f26:	6892      	ldr	r2, [r2, #8]
 8048f28:	4311      	orrs	r1, r2
 8048f2a:	683a      	ldr	r2, [r7, #0]
 8048f2c:	68d2      	ldr	r2, [r2, #12]
 8048f2e:	4311      	orrs	r1, r2
 8048f30:	683a      	ldr	r2, [r7, #0]
 8048f32:	6912      	ldr	r2, [r2, #16]
 8048f34:	4311      	orrs	r1, r2
 8048f36:	683a      	ldr	r2, [r7, #0]
 8048f38:	6952      	ldr	r2, [r2, #20]
 8048f3a:	4311      	orrs	r1, r2
 8048f3c:	683a      	ldr	r2, [r7, #0]
 8048f3e:	6992      	ldr	r2, [r2, #24]
 8048f40:	430a      	orrs	r2, r1
 8048f42:	431a      	orrs	r2, r3
 8048f44:	687b      	ldr	r3, [r7, #4]
 8048f46:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8048f48:	2300      	movs	r3, #0
}
 8048f4a:	4618      	mov	r0, r3
 8048f4c:	370c      	adds	r7, #12
 8048f4e:	46bd      	mov	sp, r7
 8048f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8048f54:	4770      	bx	lr

08048f56 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8048f56:	b480      	push	{r7}
 8048f58:	b085      	sub	sp, #20
 8048f5a:	af00      	add	r7, sp, #0
 8048f5c:	60f8      	str	r0, [r7, #12]
 8048f5e:	60b9      	str	r1, [r7, #8]
 8048f60:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8048f62:	687b      	ldr	r3, [r7, #4]
 8048f64:	2b00      	cmp	r3, #0
 8048f66:	d128      	bne.n	8048fba <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8048f68:	68fb      	ldr	r3, [r7, #12]
 8048f6a:	689b      	ldr	r3, [r3, #8]
 8048f6c:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8048f70:	68bb      	ldr	r3, [r7, #8]
 8048f72:	681b      	ldr	r3, [r3, #0]
 8048f74:	1e59      	subs	r1, r3, #1
 8048f76:	68bb      	ldr	r3, [r7, #8]
 8048f78:	685b      	ldr	r3, [r3, #4]
 8048f7a:	3b01      	subs	r3, #1
 8048f7c:	011b      	lsls	r3, r3, #4
 8048f7e:	4319      	orrs	r1, r3
 8048f80:	68bb      	ldr	r3, [r7, #8]
 8048f82:	689b      	ldr	r3, [r3, #8]
 8048f84:	3b01      	subs	r3, #1
 8048f86:	021b      	lsls	r3, r3, #8
 8048f88:	4319      	orrs	r1, r3
 8048f8a:	68bb      	ldr	r3, [r7, #8]
 8048f8c:	68db      	ldr	r3, [r3, #12]
 8048f8e:	3b01      	subs	r3, #1
 8048f90:	031b      	lsls	r3, r3, #12
 8048f92:	4319      	orrs	r1, r3
 8048f94:	68bb      	ldr	r3, [r7, #8]
 8048f96:	691b      	ldr	r3, [r3, #16]
 8048f98:	3b01      	subs	r3, #1
 8048f9a:	041b      	lsls	r3, r3, #16
 8048f9c:	4319      	orrs	r1, r3
 8048f9e:	68bb      	ldr	r3, [r7, #8]
 8048fa0:	695b      	ldr	r3, [r3, #20]
 8048fa2:	3b01      	subs	r3, #1
 8048fa4:	051b      	lsls	r3, r3, #20
 8048fa6:	4319      	orrs	r1, r3
 8048fa8:	68bb      	ldr	r3, [r7, #8]
 8048faa:	699b      	ldr	r3, [r3, #24]
 8048fac:	3b01      	subs	r3, #1
 8048fae:	061b      	lsls	r3, r3, #24
 8048fb0:	430b      	orrs	r3, r1
 8048fb2:	431a      	orrs	r2, r3
 8048fb4:	68fb      	ldr	r3, [r7, #12]
 8048fb6:	609a      	str	r2, [r3, #8]
 8048fb8:	e02f      	b.n	804901a <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8048fba:	68fb      	ldr	r3, [r7, #12]
 8048fbc:	689b      	ldr	r3, [r3, #8]
 8048fbe:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8048fc2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8048fc6:	68ba      	ldr	r2, [r7, #8]
 8048fc8:	68d2      	ldr	r2, [r2, #12]
 8048fca:	3a01      	subs	r2, #1
 8048fcc:	0311      	lsls	r1, r2, #12
 8048fce:	68ba      	ldr	r2, [r7, #8]
 8048fd0:	6952      	ldr	r2, [r2, #20]
 8048fd2:	3a01      	subs	r2, #1
 8048fd4:	0512      	lsls	r2, r2, #20
 8048fd6:	430a      	orrs	r2, r1
 8048fd8:	431a      	orrs	r2, r3
 8048fda:	68fb      	ldr	r3, [r7, #12]
 8048fdc:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8048fde:	68fb      	ldr	r3, [r7, #12]
 8048fe0:	68db      	ldr	r3, [r3, #12]
 8048fe2:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8048fe6:	68bb      	ldr	r3, [r7, #8]
 8048fe8:	681b      	ldr	r3, [r3, #0]
 8048fea:	1e59      	subs	r1, r3, #1
 8048fec:	68bb      	ldr	r3, [r7, #8]
 8048fee:	685b      	ldr	r3, [r3, #4]
 8048ff0:	3b01      	subs	r3, #1
 8048ff2:	011b      	lsls	r3, r3, #4
 8048ff4:	4319      	orrs	r1, r3
 8048ff6:	68bb      	ldr	r3, [r7, #8]
 8048ff8:	689b      	ldr	r3, [r3, #8]
 8048ffa:	3b01      	subs	r3, #1
 8048ffc:	021b      	lsls	r3, r3, #8
 8048ffe:	4319      	orrs	r1, r3
 8049000:	68bb      	ldr	r3, [r7, #8]
 8049002:	691b      	ldr	r3, [r3, #16]
 8049004:	3b01      	subs	r3, #1
 8049006:	041b      	lsls	r3, r3, #16
 8049008:	4319      	orrs	r1, r3
 804900a:	68bb      	ldr	r3, [r7, #8]
 804900c:	699b      	ldr	r3, [r3, #24]
 804900e:	3b01      	subs	r3, #1
 8049010:	061b      	lsls	r3, r3, #24
 8049012:	430b      	orrs	r3, r1
 8049014:	431a      	orrs	r2, r3
 8049016:	68fb      	ldr	r3, [r7, #12]
 8049018:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 804901a:	2300      	movs	r3, #0
}
 804901c:	4618      	mov	r0, r3
 804901e:	3714      	adds	r7, #20
 8049020:	46bd      	mov	sp, r7
 8049022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8049026:	4770      	bx	lr

08049028 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8049028:	b580      	push	{r7, lr}
 804902a:	b086      	sub	sp, #24
 804902c:	af00      	add	r7, sp, #0
 804902e:	60f8      	str	r0, [r7, #12]
 8049030:	60b9      	str	r1, [r7, #8]
 8049032:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 8049034:	2300      	movs	r3, #0
 8049036:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 8049038:	68fb      	ldr	r3, [r7, #12]
 804903a:	691b      	ldr	r3, [r3, #16]
 804903c:	0d9b      	lsrs	r3, r3, #22
 804903e:	059b      	lsls	r3, r3, #22
 8049040:	68ba      	ldr	r2, [r7, #8]
 8049042:	6811      	ldr	r1, [r2, #0]
 8049044:	68ba      	ldr	r2, [r7, #8]
 8049046:	6852      	ldr	r2, [r2, #4]
 8049048:	4311      	orrs	r1, r2
 804904a:	68ba      	ldr	r2, [r7, #8]
 804904c:	6892      	ldr	r2, [r2, #8]
 804904e:	3a01      	subs	r2, #1
 8049050:	0152      	lsls	r2, r2, #5
 8049052:	4311      	orrs	r1, r2
 8049054:	68ba      	ldr	r2, [r7, #8]
 8049056:	68d2      	ldr	r2, [r2, #12]
 8049058:	0252      	lsls	r2, r2, #9
 804905a:	430a      	orrs	r2, r1
 804905c:	431a      	orrs	r2, r3
 804905e:	68fb      	ldr	r3, [r7, #12]
 8049060:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Get tick */
  tickstart = HAL_GetTick();
 8049062:	f7f9 fe75 	bl	8042d50 <HAL_GetTick>
 8049066:	6178      	str	r0, [r7, #20]

  /* wait until command is send */
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8049068:	e010      	b.n	804908c <FMC_SDRAM_SendCommand+0x64>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 804906a:	687b      	ldr	r3, [r7, #4]
 804906c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8049070:	d00c      	beq.n	804908c <FMC_SDRAM_SendCommand+0x64>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8049072:	687b      	ldr	r3, [r7, #4]
 8049074:	2b00      	cmp	r3, #0
 8049076:	d007      	beq.n	8049088 <FMC_SDRAM_SendCommand+0x60>
 8049078:	f7f9 fe6a 	bl	8042d50 <HAL_GetTick>
 804907c:	4602      	mov	r2, r0
 804907e:	697b      	ldr	r3, [r7, #20]
 8049080:	1ad3      	subs	r3, r2, r3
 8049082:	687a      	ldr	r2, [r7, #4]
 8049084:	429a      	cmp	r2, r3
 8049086:	d201      	bcs.n	804908c <FMC_SDRAM_SendCommand+0x64>
      {
        return HAL_TIMEOUT;
 8049088:	2303      	movs	r3, #3
 804908a:	e006      	b.n	804909a <FMC_SDRAM_SendCommand+0x72>
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 804908c:	68fb      	ldr	r3, [r7, #12]
 804908e:	699b      	ldr	r3, [r3, #24]
 8049090:	f003 0320 	and.w	r3, r3, #32
 8049094:	2b20      	cmp	r3, #32
 8049096:	d0e8      	beq.n	804906a <FMC_SDRAM_SendCommand+0x42>
      }
    }
  }
  return HAL_OK;
 8049098:	2300      	movs	r3, #0
}
 804909a:	4618      	mov	r0, r3
 804909c:	3718      	adds	r7, #24
 804909e:	46bd      	mov	sp, r7
 80490a0:	bd80      	pop	{r7, pc}

080490a2 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 80490a2:	b480      	push	{r7}
 80490a4:	b083      	sub	sp, #12
 80490a6:	af00      	add	r7, sp, #0
 80490a8:	6078      	str	r0, [r7, #4]
 80490aa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 80490ac:	687b      	ldr	r3, [r7, #4]
 80490ae:	695b      	ldr	r3, [r3, #20]
 80490b0:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80490b4:	f023 033e 	bic.w	r3, r3, #62	; 0x3e
 80490b8:	683a      	ldr	r2, [r7, #0]
 80490ba:	0052      	lsls	r2, r2, #1
 80490bc:	431a      	orrs	r2, r3
 80490be:	687b      	ldr	r3, [r7, #4]
 80490c0:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 80490c2:	2300      	movs	r3, #0
}
 80490c4:	4618      	mov	r0, r3
 80490c6:	370c      	adds	r7, #12
 80490c8:	46bd      	mov	sp, r7
 80490ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80490ce:	4770      	bx	lr

080490d0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80490d0:	b084      	sub	sp, #16
 80490d2:	b580      	push	{r7, lr}
 80490d4:	b084      	sub	sp, #16
 80490d6:	af00      	add	r7, sp, #0
 80490d8:	6078      	str	r0, [r7, #4]
 80490da:	f107 001c 	add.w	r0, r7, #28
 80490de:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80490e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80490e4:	2b01      	cmp	r3, #1
 80490e6:	d122      	bne.n	804912e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80490e8:	687b      	ldr	r3, [r7, #4]
 80490ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80490ec:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80490f0:	687b      	ldr	r3, [r7, #4]
 80490f2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80490f4:	687b      	ldr	r3, [r7, #4]
 80490f6:	68db      	ldr	r3, [r3, #12]
 80490f8:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80490fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8049100:	687a      	ldr	r2, [r7, #4]
 8049102:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8049104:	687b      	ldr	r3, [r7, #4]
 8049106:	68db      	ldr	r3, [r3, #12]
 8049108:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 804910c:	687b      	ldr	r3, [r7, #4]
 804910e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8049110:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8049112:	2b01      	cmp	r3, #1
 8049114:	d105      	bne.n	8049122 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8049116:	687b      	ldr	r3, [r7, #4]
 8049118:	68db      	ldr	r3, [r3, #12]
 804911a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 804911e:	687b      	ldr	r3, [r7, #4]
 8049120:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8049122:	6878      	ldr	r0, [r7, #4]
 8049124:	f000 f9c0 	bl	80494a8 <USB_CoreReset>
 8049128:	4603      	mov	r3, r0
 804912a:	73fb      	strb	r3, [r7, #15]
 804912c:	e01a      	b.n	8049164 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 804912e:	687b      	ldr	r3, [r7, #4]
 8049130:	68db      	ldr	r3, [r3, #12]
 8049132:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8049136:	687b      	ldr	r3, [r7, #4]
 8049138:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 804913a:	6878      	ldr	r0, [r7, #4]
 804913c:	f000 f9b4 	bl	80494a8 <USB_CoreReset>
 8049140:	4603      	mov	r3, r0
 8049142:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8049144:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8049146:	2b00      	cmp	r3, #0
 8049148:	d106      	bne.n	8049158 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 804914a:	687b      	ldr	r3, [r7, #4]
 804914c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 804914e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8049152:	687b      	ldr	r3, [r7, #4]
 8049154:	639a      	str	r2, [r3, #56]	; 0x38
 8049156:	e005      	b.n	8049164 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8049158:	687b      	ldr	r3, [r7, #4]
 804915a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 804915c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8049160:	687b      	ldr	r3, [r7, #4]
 8049162:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8049164:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8049166:	2b01      	cmp	r3, #1
 8049168:	d10b      	bne.n	8049182 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 804916a:	687b      	ldr	r3, [r7, #4]
 804916c:	689b      	ldr	r3, [r3, #8]
 804916e:	f043 0206 	orr.w	r2, r3, #6
 8049172:	687b      	ldr	r3, [r7, #4]
 8049174:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8049176:	687b      	ldr	r3, [r7, #4]
 8049178:	689b      	ldr	r3, [r3, #8]
 804917a:	f043 0220 	orr.w	r2, r3, #32
 804917e:	687b      	ldr	r3, [r7, #4]
 8049180:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8049182:	7bfb      	ldrb	r3, [r7, #15]
}
 8049184:	4618      	mov	r0, r3
 8049186:	3710      	adds	r7, #16
 8049188:	46bd      	mov	sp, r7
 804918a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 804918e:	b004      	add	sp, #16
 8049190:	4770      	bx	lr

08049192 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8049192:	b480      	push	{r7}
 8049194:	b083      	sub	sp, #12
 8049196:	af00      	add	r7, sp, #0
 8049198:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 804919a:	687b      	ldr	r3, [r7, #4]
 804919c:	689b      	ldr	r3, [r3, #8]
 804919e:	f043 0201 	orr.w	r2, r3, #1
 80491a2:	687b      	ldr	r3, [r7, #4]
 80491a4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80491a6:	2300      	movs	r3, #0
}
 80491a8:	4618      	mov	r0, r3
 80491aa:	370c      	adds	r7, #12
 80491ac:	46bd      	mov	sp, r7
 80491ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80491b2:	4770      	bx	lr

080491b4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80491b4:	b480      	push	{r7}
 80491b6:	b083      	sub	sp, #12
 80491b8:	af00      	add	r7, sp, #0
 80491ba:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80491bc:	687b      	ldr	r3, [r7, #4]
 80491be:	689b      	ldr	r3, [r3, #8]
 80491c0:	f023 0201 	bic.w	r2, r3, #1
 80491c4:	687b      	ldr	r3, [r7, #4]
 80491c6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80491c8:	2300      	movs	r3, #0
}
 80491ca:	4618      	mov	r0, r3
 80491cc:	370c      	adds	r7, #12
 80491ce:	46bd      	mov	sp, r7
 80491d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80491d4:	4770      	bx	lr

080491d6 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80491d6:	b580      	push	{r7, lr}
 80491d8:	b084      	sub	sp, #16
 80491da:	af00      	add	r7, sp, #0
 80491dc:	6078      	str	r0, [r7, #4]
 80491de:	460b      	mov	r3, r1
 80491e0:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80491e2:	2300      	movs	r3, #0
 80491e4:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80491e6:	687b      	ldr	r3, [r7, #4]
 80491e8:	68db      	ldr	r3, [r3, #12]
 80491ea:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80491ee:	687b      	ldr	r3, [r7, #4]
 80491f0:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80491f2:	78fb      	ldrb	r3, [r7, #3]
 80491f4:	2b01      	cmp	r3, #1
 80491f6:	d115      	bne.n	8049224 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80491f8:	687b      	ldr	r3, [r7, #4]
 80491fa:	68db      	ldr	r3, [r3, #12]
 80491fc:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8049200:	687b      	ldr	r3, [r7, #4]
 8049202:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8049204:	2001      	movs	r0, #1
 8049206:	f7f9 fdaf 	bl	8042d68 <HAL_Delay>
      ms++;
 804920a:	68fb      	ldr	r3, [r7, #12]
 804920c:	3301      	adds	r3, #1
 804920e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8049210:	6878      	ldr	r0, [r7, #4]
 8049212:	f000 f93a 	bl	804948a <USB_GetMode>
 8049216:	4603      	mov	r3, r0
 8049218:	2b01      	cmp	r3, #1
 804921a:	d01e      	beq.n	804925a <USB_SetCurrentMode+0x84>
 804921c:	68fb      	ldr	r3, [r7, #12]
 804921e:	2b31      	cmp	r3, #49	; 0x31
 8049220:	d9f0      	bls.n	8049204 <USB_SetCurrentMode+0x2e>
 8049222:	e01a      	b.n	804925a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8049224:	78fb      	ldrb	r3, [r7, #3]
 8049226:	2b00      	cmp	r3, #0
 8049228:	d115      	bne.n	8049256 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 804922a:	687b      	ldr	r3, [r7, #4]
 804922c:	68db      	ldr	r3, [r3, #12]
 804922e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8049232:	687b      	ldr	r3, [r7, #4]
 8049234:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8049236:	2001      	movs	r0, #1
 8049238:	f7f9 fd96 	bl	8042d68 <HAL_Delay>
      ms++;
 804923c:	68fb      	ldr	r3, [r7, #12]
 804923e:	3301      	adds	r3, #1
 8049240:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8049242:	6878      	ldr	r0, [r7, #4]
 8049244:	f000 f921 	bl	804948a <USB_GetMode>
 8049248:	4603      	mov	r3, r0
 804924a:	2b00      	cmp	r3, #0
 804924c:	d005      	beq.n	804925a <USB_SetCurrentMode+0x84>
 804924e:	68fb      	ldr	r3, [r7, #12]
 8049250:	2b31      	cmp	r3, #49	; 0x31
 8049252:	d9f0      	bls.n	8049236 <USB_SetCurrentMode+0x60>
 8049254:	e001      	b.n	804925a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8049256:	2301      	movs	r3, #1
 8049258:	e005      	b.n	8049266 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 804925a:	68fb      	ldr	r3, [r7, #12]
 804925c:	2b32      	cmp	r3, #50	; 0x32
 804925e:	d101      	bne.n	8049264 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8049260:	2301      	movs	r3, #1
 8049262:	e000      	b.n	8049266 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8049264:	2300      	movs	r3, #0
}
 8049266:	4618      	mov	r0, r3
 8049268:	3710      	adds	r7, #16
 804926a:	46bd      	mov	sp, r7
 804926c:	bd80      	pop	{r7, pc}
	...

08049270 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8049270:	b480      	push	{r7}
 8049272:	b085      	sub	sp, #20
 8049274:	af00      	add	r7, sp, #0
 8049276:	6078      	str	r0, [r7, #4]
 8049278:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 804927a:	2300      	movs	r3, #0
 804927c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 804927e:	68fb      	ldr	r3, [r7, #12]
 8049280:	3301      	adds	r3, #1
 8049282:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8049284:	68fb      	ldr	r3, [r7, #12]
 8049286:	4a13      	ldr	r2, [pc, #76]	; (80492d4 <USB_FlushTxFifo+0x64>)
 8049288:	4293      	cmp	r3, r2
 804928a:	d901      	bls.n	8049290 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 804928c:	2303      	movs	r3, #3
 804928e:	e01b      	b.n	80492c8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8049290:	687b      	ldr	r3, [r7, #4]
 8049292:	691b      	ldr	r3, [r3, #16]
 8049294:	2b00      	cmp	r3, #0
 8049296:	daf2      	bge.n	804927e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8049298:	2300      	movs	r3, #0
 804929a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 804929c:	683b      	ldr	r3, [r7, #0]
 804929e:	019b      	lsls	r3, r3, #6
 80492a0:	f043 0220 	orr.w	r2, r3, #32
 80492a4:	687b      	ldr	r3, [r7, #4]
 80492a6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80492a8:	68fb      	ldr	r3, [r7, #12]
 80492aa:	3301      	adds	r3, #1
 80492ac:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80492ae:	68fb      	ldr	r3, [r7, #12]
 80492b0:	4a08      	ldr	r2, [pc, #32]	; (80492d4 <USB_FlushTxFifo+0x64>)
 80492b2:	4293      	cmp	r3, r2
 80492b4:	d901      	bls.n	80492ba <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80492b6:	2303      	movs	r3, #3
 80492b8:	e006      	b.n	80492c8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80492ba:	687b      	ldr	r3, [r7, #4]
 80492bc:	691b      	ldr	r3, [r3, #16]
 80492be:	f003 0320 	and.w	r3, r3, #32
 80492c2:	2b20      	cmp	r3, #32
 80492c4:	d0f0      	beq.n	80492a8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80492c6:	2300      	movs	r3, #0
}
 80492c8:	4618      	mov	r0, r3
 80492ca:	3714      	adds	r7, #20
 80492cc:	46bd      	mov	sp, r7
 80492ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80492d2:	4770      	bx	lr
 80492d4:	00030d40 	.word	0x00030d40

080492d8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80492d8:	b480      	push	{r7}
 80492da:	b085      	sub	sp, #20
 80492dc:	af00      	add	r7, sp, #0
 80492de:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80492e0:	2300      	movs	r3, #0
 80492e2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80492e4:	68fb      	ldr	r3, [r7, #12]
 80492e6:	3301      	adds	r3, #1
 80492e8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80492ea:	68fb      	ldr	r3, [r7, #12]
 80492ec:	4a11      	ldr	r2, [pc, #68]	; (8049334 <USB_FlushRxFifo+0x5c>)
 80492ee:	4293      	cmp	r3, r2
 80492f0:	d901      	bls.n	80492f6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80492f2:	2303      	movs	r3, #3
 80492f4:	e018      	b.n	8049328 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80492f6:	687b      	ldr	r3, [r7, #4]
 80492f8:	691b      	ldr	r3, [r3, #16]
 80492fa:	2b00      	cmp	r3, #0
 80492fc:	daf2      	bge.n	80492e4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80492fe:	2300      	movs	r3, #0
 8049300:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8049302:	687b      	ldr	r3, [r7, #4]
 8049304:	2210      	movs	r2, #16
 8049306:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8049308:	68fb      	ldr	r3, [r7, #12]
 804930a:	3301      	adds	r3, #1
 804930c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 804930e:	68fb      	ldr	r3, [r7, #12]
 8049310:	4a08      	ldr	r2, [pc, #32]	; (8049334 <USB_FlushRxFifo+0x5c>)
 8049312:	4293      	cmp	r3, r2
 8049314:	d901      	bls.n	804931a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8049316:	2303      	movs	r3, #3
 8049318:	e006      	b.n	8049328 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 804931a:	687b      	ldr	r3, [r7, #4]
 804931c:	691b      	ldr	r3, [r3, #16]
 804931e:	f003 0310 	and.w	r3, r3, #16
 8049322:	2b10      	cmp	r3, #16
 8049324:	d0f0      	beq.n	8049308 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8049326:	2300      	movs	r3, #0
}
 8049328:	4618      	mov	r0, r3
 804932a:	3714      	adds	r7, #20
 804932c:	46bd      	mov	sp, r7
 804932e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8049332:	4770      	bx	lr
 8049334:	00030d40 	.word	0x00030d40

08049338 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8049338:	b480      	push	{r7}
 804933a:	b089      	sub	sp, #36	; 0x24
 804933c:	af00      	add	r7, sp, #0
 804933e:	60f8      	str	r0, [r7, #12]
 8049340:	60b9      	str	r1, [r7, #8]
 8049342:	4611      	mov	r1, r2
 8049344:	461a      	mov	r2, r3
 8049346:	460b      	mov	r3, r1
 8049348:	71fb      	strb	r3, [r7, #7]
 804934a:	4613      	mov	r3, r2
 804934c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 804934e:	68fb      	ldr	r3, [r7, #12]
 8049350:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8049352:	68bb      	ldr	r3, [r7, #8]
 8049354:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8049356:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 804935a:	2b00      	cmp	r3, #0
 804935c:	d123      	bne.n	80493a6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 804935e:	88bb      	ldrh	r3, [r7, #4]
 8049360:	3303      	adds	r3, #3
 8049362:	089b      	lsrs	r3, r3, #2
 8049364:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8049366:	2300      	movs	r3, #0
 8049368:	61bb      	str	r3, [r7, #24]
 804936a:	e018      	b.n	804939e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 804936c:	79fb      	ldrb	r3, [r7, #7]
 804936e:	031a      	lsls	r2, r3, #12
 8049370:	697b      	ldr	r3, [r7, #20]
 8049372:	4413      	add	r3, r2
 8049374:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8049378:	461a      	mov	r2, r3
 804937a:	69fb      	ldr	r3, [r7, #28]
 804937c:	681b      	ldr	r3, [r3, #0]
 804937e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8049380:	69fb      	ldr	r3, [r7, #28]
 8049382:	3301      	adds	r3, #1
 8049384:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8049386:	69fb      	ldr	r3, [r7, #28]
 8049388:	3301      	adds	r3, #1
 804938a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 804938c:	69fb      	ldr	r3, [r7, #28]
 804938e:	3301      	adds	r3, #1
 8049390:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8049392:	69fb      	ldr	r3, [r7, #28]
 8049394:	3301      	adds	r3, #1
 8049396:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8049398:	69bb      	ldr	r3, [r7, #24]
 804939a:	3301      	adds	r3, #1
 804939c:	61bb      	str	r3, [r7, #24]
 804939e:	69ba      	ldr	r2, [r7, #24]
 80493a0:	693b      	ldr	r3, [r7, #16]
 80493a2:	429a      	cmp	r2, r3
 80493a4:	d3e2      	bcc.n	804936c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80493a6:	2300      	movs	r3, #0
}
 80493a8:	4618      	mov	r0, r3
 80493aa:	3724      	adds	r7, #36	; 0x24
 80493ac:	46bd      	mov	sp, r7
 80493ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80493b2:	4770      	bx	lr

080493b4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80493b4:	b480      	push	{r7}
 80493b6:	b08b      	sub	sp, #44	; 0x2c
 80493b8:	af00      	add	r7, sp, #0
 80493ba:	60f8      	str	r0, [r7, #12]
 80493bc:	60b9      	str	r1, [r7, #8]
 80493be:	4613      	mov	r3, r2
 80493c0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80493c2:	68fb      	ldr	r3, [r7, #12]
 80493c4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80493c6:	68bb      	ldr	r3, [r7, #8]
 80493c8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80493ca:	88fb      	ldrh	r3, [r7, #6]
 80493cc:	089b      	lsrs	r3, r3, #2
 80493ce:	b29b      	uxth	r3, r3
 80493d0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80493d2:	88fb      	ldrh	r3, [r7, #6]
 80493d4:	f003 0303 	and.w	r3, r3, #3
 80493d8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80493da:	2300      	movs	r3, #0
 80493dc:	623b      	str	r3, [r7, #32]
 80493de:	e014      	b.n	804940a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80493e0:	69bb      	ldr	r3, [r7, #24]
 80493e2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80493e6:	681a      	ldr	r2, [r3, #0]
 80493e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80493ea:	601a      	str	r2, [r3, #0]
    pDest++;
 80493ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80493ee:	3301      	adds	r3, #1
 80493f0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80493f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80493f4:	3301      	adds	r3, #1
 80493f6:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80493f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80493fa:	3301      	adds	r3, #1
 80493fc:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80493fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8049400:	3301      	adds	r3, #1
 8049402:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8049404:	6a3b      	ldr	r3, [r7, #32]
 8049406:	3301      	adds	r3, #1
 8049408:	623b      	str	r3, [r7, #32]
 804940a:	6a3a      	ldr	r2, [r7, #32]
 804940c:	697b      	ldr	r3, [r7, #20]
 804940e:	429a      	cmp	r2, r3
 8049410:	d3e6      	bcc.n	80493e0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8049412:	8bfb      	ldrh	r3, [r7, #30]
 8049414:	2b00      	cmp	r3, #0
 8049416:	d01e      	beq.n	8049456 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8049418:	2300      	movs	r3, #0
 804941a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 804941c:	69bb      	ldr	r3, [r7, #24]
 804941e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8049422:	461a      	mov	r2, r3
 8049424:	f107 0310 	add.w	r3, r7, #16
 8049428:	6812      	ldr	r2, [r2, #0]
 804942a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 804942c:	693a      	ldr	r2, [r7, #16]
 804942e:	6a3b      	ldr	r3, [r7, #32]
 8049430:	b2db      	uxtb	r3, r3
 8049432:	00db      	lsls	r3, r3, #3
 8049434:	fa22 f303 	lsr.w	r3, r2, r3
 8049438:	b2da      	uxtb	r2, r3
 804943a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 804943c:	701a      	strb	r2, [r3, #0]
      i++;
 804943e:	6a3b      	ldr	r3, [r7, #32]
 8049440:	3301      	adds	r3, #1
 8049442:	623b      	str	r3, [r7, #32]
      pDest++;
 8049444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8049446:	3301      	adds	r3, #1
 8049448:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 804944a:	8bfb      	ldrh	r3, [r7, #30]
 804944c:	3b01      	subs	r3, #1
 804944e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8049450:	8bfb      	ldrh	r3, [r7, #30]
 8049452:	2b00      	cmp	r3, #0
 8049454:	d1ea      	bne.n	804942c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8049456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8049458:	4618      	mov	r0, r3
 804945a:	372c      	adds	r7, #44	; 0x2c
 804945c:	46bd      	mov	sp, r7
 804945e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8049462:	4770      	bx	lr

08049464 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8049464:	b480      	push	{r7}
 8049466:	b085      	sub	sp, #20
 8049468:	af00      	add	r7, sp, #0
 804946a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 804946c:	687b      	ldr	r3, [r7, #4]
 804946e:	695b      	ldr	r3, [r3, #20]
 8049470:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8049472:	687b      	ldr	r3, [r7, #4]
 8049474:	699b      	ldr	r3, [r3, #24]
 8049476:	68fa      	ldr	r2, [r7, #12]
 8049478:	4013      	ands	r3, r2
 804947a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 804947c:	68fb      	ldr	r3, [r7, #12]
}
 804947e:	4618      	mov	r0, r3
 8049480:	3714      	adds	r7, #20
 8049482:	46bd      	mov	sp, r7
 8049484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8049488:	4770      	bx	lr

0804948a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 804948a:	b480      	push	{r7}
 804948c:	b083      	sub	sp, #12
 804948e:	af00      	add	r7, sp, #0
 8049490:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8049492:	687b      	ldr	r3, [r7, #4]
 8049494:	695b      	ldr	r3, [r3, #20]
 8049496:	f003 0301 	and.w	r3, r3, #1
}
 804949a:	4618      	mov	r0, r3
 804949c:	370c      	adds	r7, #12
 804949e:	46bd      	mov	sp, r7
 80494a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80494a4:	4770      	bx	lr
	...

080494a8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80494a8:	b480      	push	{r7}
 80494aa:	b085      	sub	sp, #20
 80494ac:	af00      	add	r7, sp, #0
 80494ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80494b0:	2300      	movs	r3, #0
 80494b2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80494b4:	68fb      	ldr	r3, [r7, #12]
 80494b6:	3301      	adds	r3, #1
 80494b8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80494ba:	68fb      	ldr	r3, [r7, #12]
 80494bc:	4a13      	ldr	r2, [pc, #76]	; (804950c <USB_CoreReset+0x64>)
 80494be:	4293      	cmp	r3, r2
 80494c0:	d901      	bls.n	80494c6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80494c2:	2303      	movs	r3, #3
 80494c4:	e01b      	b.n	80494fe <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80494c6:	687b      	ldr	r3, [r7, #4]
 80494c8:	691b      	ldr	r3, [r3, #16]
 80494ca:	2b00      	cmp	r3, #0
 80494cc:	daf2      	bge.n	80494b4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80494ce:	2300      	movs	r3, #0
 80494d0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80494d2:	687b      	ldr	r3, [r7, #4]
 80494d4:	691b      	ldr	r3, [r3, #16]
 80494d6:	f043 0201 	orr.w	r2, r3, #1
 80494da:	687b      	ldr	r3, [r7, #4]
 80494dc:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80494de:	68fb      	ldr	r3, [r7, #12]
 80494e0:	3301      	adds	r3, #1
 80494e2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80494e4:	68fb      	ldr	r3, [r7, #12]
 80494e6:	4a09      	ldr	r2, [pc, #36]	; (804950c <USB_CoreReset+0x64>)
 80494e8:	4293      	cmp	r3, r2
 80494ea:	d901      	bls.n	80494f0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80494ec:	2303      	movs	r3, #3
 80494ee:	e006      	b.n	80494fe <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80494f0:	687b      	ldr	r3, [r7, #4]
 80494f2:	691b      	ldr	r3, [r3, #16]
 80494f4:	f003 0301 	and.w	r3, r3, #1
 80494f8:	2b01      	cmp	r3, #1
 80494fa:	d0f0      	beq.n	80494de <USB_CoreReset+0x36>

  return HAL_OK;
 80494fc:	2300      	movs	r3, #0
}
 80494fe:	4618      	mov	r0, r3
 8049500:	3714      	adds	r7, #20
 8049502:	46bd      	mov	sp, r7
 8049504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8049508:	4770      	bx	lr
 804950a:	bf00      	nop
 804950c:	00030d40 	.word	0x00030d40

08049510 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8049510:	b084      	sub	sp, #16
 8049512:	b580      	push	{r7, lr}
 8049514:	b086      	sub	sp, #24
 8049516:	af00      	add	r7, sp, #0
 8049518:	6078      	str	r0, [r7, #4]
 804951a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 804951e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8049522:	2300      	movs	r3, #0
 8049524:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8049526:	687b      	ldr	r3, [r7, #4]
 8049528:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 804952a:	68fb      	ldr	r3, [r7, #12]
 804952c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8049530:	461a      	mov	r2, r3
 8049532:	2300      	movs	r3, #0
 8049534:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8049536:	687b      	ldr	r3, [r7, #4]
 8049538:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 804953a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 804953e:	687b      	ldr	r3, [r7, #4]
 8049540:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8049542:	687b      	ldr	r3, [r7, #4]
 8049544:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8049546:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 804954a:	687b      	ldr	r3, [r7, #4]
 804954c:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 804954e:	687b      	ldr	r3, [r7, #4]
 8049550:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8049552:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8049556:	687b      	ldr	r3, [r7, #4]
 8049558:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 804955a:	687b      	ldr	r3, [r7, #4]
 804955c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 804955e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8049562:	2b00      	cmp	r3, #0
 8049564:	d018      	beq.n	8049598 <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8049566:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8049568:	2b01      	cmp	r3, #1
 804956a:	d10a      	bne.n	8049582 <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 804956c:	68fb      	ldr	r3, [r7, #12]
 804956e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8049572:	681b      	ldr	r3, [r3, #0]
 8049574:	68fa      	ldr	r2, [r7, #12]
 8049576:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 804957a:	f043 0304 	orr.w	r3, r3, #4
 804957e:	6013      	str	r3, [r2, #0]
 8049580:	e014      	b.n	80495ac <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8049582:	68fb      	ldr	r3, [r7, #12]
 8049584:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8049588:	681b      	ldr	r3, [r3, #0]
 804958a:	68fa      	ldr	r2, [r7, #12]
 804958c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8049590:	f023 0304 	bic.w	r3, r3, #4
 8049594:	6013      	str	r3, [r2, #0]
 8049596:	e009      	b.n	80495ac <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8049598:	68fb      	ldr	r3, [r7, #12]
 804959a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 804959e:	681b      	ldr	r3, [r3, #0]
 80495a0:	68fa      	ldr	r2, [r7, #12]
 80495a2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80495a6:	f023 0304 	bic.w	r3, r3, #4
 80495aa:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80495ac:	2110      	movs	r1, #16
 80495ae:	6878      	ldr	r0, [r7, #4]
 80495b0:	f7ff fe5e 	bl	8049270 <USB_FlushTxFifo>
 80495b4:	4603      	mov	r3, r0
 80495b6:	2b00      	cmp	r3, #0
 80495b8:	d001      	beq.n	80495be <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 80495ba:	2301      	movs	r3, #1
 80495bc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80495be:	6878      	ldr	r0, [r7, #4]
 80495c0:	f7ff fe8a 	bl	80492d8 <USB_FlushRxFifo>
 80495c4:	4603      	mov	r3, r0
 80495c6:	2b00      	cmp	r3, #0
 80495c8:	d001      	beq.n	80495ce <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 80495ca:	2301      	movs	r3, #1
 80495cc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80495ce:	2300      	movs	r3, #0
 80495d0:	613b      	str	r3, [r7, #16]
 80495d2:	e015      	b.n	8049600 <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 80495d4:	693b      	ldr	r3, [r7, #16]
 80495d6:	015a      	lsls	r2, r3, #5
 80495d8:	68fb      	ldr	r3, [r7, #12]
 80495da:	4413      	add	r3, r2
 80495dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80495e0:	461a      	mov	r2, r3
 80495e2:	f04f 33ff 	mov.w	r3, #4294967295
 80495e6:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80495e8:	693b      	ldr	r3, [r7, #16]
 80495ea:	015a      	lsls	r2, r3, #5
 80495ec:	68fb      	ldr	r3, [r7, #12]
 80495ee:	4413      	add	r3, r2
 80495f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80495f4:	461a      	mov	r2, r3
 80495f6:	2300      	movs	r3, #0
 80495f8:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80495fa:	693b      	ldr	r3, [r7, #16]
 80495fc:	3301      	adds	r3, #1
 80495fe:	613b      	str	r3, [r7, #16]
 8049600:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8049602:	693a      	ldr	r2, [r7, #16]
 8049604:	429a      	cmp	r2, r3
 8049606:	d3e5      	bcc.n	80495d4 <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8049608:	687b      	ldr	r3, [r7, #4]
 804960a:	2200      	movs	r2, #0
 804960c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 804960e:	687b      	ldr	r3, [r7, #4]
 8049610:	f04f 32ff 	mov.w	r2, #4294967295
 8049614:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8049616:	687b      	ldr	r3, [r7, #4]
 8049618:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 804961a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 804961e:	2b00      	cmp	r3, #0
 8049620:	d00b      	beq.n	804963a <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8049622:	687b      	ldr	r3, [r7, #4]
 8049624:	f44f 7200 	mov.w	r2, #512	; 0x200
 8049628:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 804962a:	687b      	ldr	r3, [r7, #4]
 804962c:	4a13      	ldr	r2, [pc, #76]	; (804967c <USB_HostInit+0x16c>)
 804962e:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8049630:	687b      	ldr	r3, [r7, #4]
 8049632:	4a13      	ldr	r2, [pc, #76]	; (8049680 <USB_HostInit+0x170>)
 8049634:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8049638:	e009      	b.n	804964e <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 804963a:	687b      	ldr	r3, [r7, #4]
 804963c:	2280      	movs	r2, #128	; 0x80
 804963e:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8049640:	687b      	ldr	r3, [r7, #4]
 8049642:	4a10      	ldr	r2, [pc, #64]	; (8049684 <USB_HostInit+0x174>)
 8049644:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8049646:	687b      	ldr	r3, [r7, #4]
 8049648:	4a0f      	ldr	r2, [pc, #60]	; (8049688 <USB_HostInit+0x178>)
 804964a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 804964e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8049650:	2b00      	cmp	r3, #0
 8049652:	d105      	bne.n	8049660 <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8049654:	687b      	ldr	r3, [r7, #4]
 8049656:	699b      	ldr	r3, [r3, #24]
 8049658:	f043 0210 	orr.w	r2, r3, #16
 804965c:	687b      	ldr	r3, [r7, #4]
 804965e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8049660:	687b      	ldr	r3, [r7, #4]
 8049662:	699a      	ldr	r2, [r3, #24]
 8049664:	4b09      	ldr	r3, [pc, #36]	; (804968c <USB_HostInit+0x17c>)
 8049666:	4313      	orrs	r3, r2
 8049668:	687a      	ldr	r2, [r7, #4]
 804966a:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 804966c:	7dfb      	ldrb	r3, [r7, #23]
}
 804966e:	4618      	mov	r0, r3
 8049670:	3718      	adds	r7, #24
 8049672:	46bd      	mov	sp, r7
 8049674:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8049678:	b004      	add	sp, #16
 804967a:	4770      	bx	lr
 804967c:	01000200 	.word	0x01000200
 8049680:	00e00300 	.word	0x00e00300
 8049684:	00600080 	.word	0x00600080
 8049688:	004000e0 	.word	0x004000e0
 804968c:	a3200008 	.word	0xa3200008

08049690 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8049690:	b480      	push	{r7}
 8049692:	b085      	sub	sp, #20
 8049694:	af00      	add	r7, sp, #0
 8049696:	6078      	str	r0, [r7, #4]
 8049698:	460b      	mov	r3, r1
 804969a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 804969c:	687b      	ldr	r3, [r7, #4]
 804969e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80496a0:	68fb      	ldr	r3, [r7, #12]
 80496a2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80496a6:	681b      	ldr	r3, [r3, #0]
 80496a8:	68fa      	ldr	r2, [r7, #12]
 80496aa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80496ae:	f023 0303 	bic.w	r3, r3, #3
 80496b2:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80496b4:	68fb      	ldr	r3, [r7, #12]
 80496b6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80496ba:	681a      	ldr	r2, [r3, #0]
 80496bc:	78fb      	ldrb	r3, [r7, #3]
 80496be:	f003 0303 	and.w	r3, r3, #3
 80496c2:	68f9      	ldr	r1, [r7, #12]
 80496c4:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80496c8:	4313      	orrs	r3, r2
 80496ca:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80496cc:	78fb      	ldrb	r3, [r7, #3]
 80496ce:	2b01      	cmp	r3, #1
 80496d0:	d107      	bne.n	80496e2 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 80496d2:	68fb      	ldr	r3, [r7, #12]
 80496d4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80496d8:	461a      	mov	r2, r3
 80496da:	f64b 3380 	movw	r3, #48000	; 0xbb80
 80496de:	6053      	str	r3, [r2, #4]
 80496e0:	e009      	b.n	80496f6 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 80496e2:	78fb      	ldrb	r3, [r7, #3]
 80496e4:	2b02      	cmp	r3, #2
 80496e6:	d106      	bne.n	80496f6 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 80496e8:	68fb      	ldr	r3, [r7, #12]
 80496ea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80496ee:	461a      	mov	r2, r3
 80496f0:	f241 7370 	movw	r3, #6000	; 0x1770
 80496f4:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 80496f6:	2300      	movs	r3, #0
}
 80496f8:	4618      	mov	r0, r3
 80496fa:	3714      	adds	r7, #20
 80496fc:	46bd      	mov	sp, r7
 80496fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8049702:	4770      	bx	lr

08049704 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8049704:	b580      	push	{r7, lr}
 8049706:	b084      	sub	sp, #16
 8049708:	af00      	add	r7, sp, #0
 804970a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 804970c:	687b      	ldr	r3, [r7, #4]
 804970e:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8049710:	2300      	movs	r3, #0
 8049712:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8049714:	68fb      	ldr	r3, [r7, #12]
 8049716:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 804971a:	681b      	ldr	r3, [r3, #0]
 804971c:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 804971e:	68bb      	ldr	r3, [r7, #8]
 8049720:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8049724:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8049726:	68bb      	ldr	r3, [r7, #8]
 8049728:	68fa      	ldr	r2, [r7, #12]
 804972a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 804972e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8049732:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8049734:	2064      	movs	r0, #100	; 0x64
 8049736:	f7f9 fb17 	bl	8042d68 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 804973a:	68bb      	ldr	r3, [r7, #8]
 804973c:	68fa      	ldr	r2, [r7, #12]
 804973e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8049742:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8049746:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8049748:	200a      	movs	r0, #10
 804974a:	f7f9 fb0d 	bl	8042d68 <HAL_Delay>

  return HAL_OK;
 804974e:	2300      	movs	r3, #0
}
 8049750:	4618      	mov	r0, r3
 8049752:	3710      	adds	r7, #16
 8049754:	46bd      	mov	sp, r7
 8049756:	bd80      	pop	{r7, pc}

08049758 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8049758:	b480      	push	{r7}
 804975a:	b085      	sub	sp, #20
 804975c:	af00      	add	r7, sp, #0
 804975e:	6078      	str	r0, [r7, #4]
 8049760:	460b      	mov	r3, r1
 8049762:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8049764:	687b      	ldr	r3, [r7, #4]
 8049766:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8049768:	2300      	movs	r3, #0
 804976a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 804976c:	68fb      	ldr	r3, [r7, #12]
 804976e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8049772:	681b      	ldr	r3, [r3, #0]
 8049774:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8049776:	68bb      	ldr	r3, [r7, #8]
 8049778:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 804977c:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 804977e:	68bb      	ldr	r3, [r7, #8]
 8049780:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8049784:	2b00      	cmp	r3, #0
 8049786:	d109      	bne.n	804979c <USB_DriveVbus+0x44>
 8049788:	78fb      	ldrb	r3, [r7, #3]
 804978a:	2b01      	cmp	r3, #1
 804978c:	d106      	bne.n	804979c <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 804978e:	68bb      	ldr	r3, [r7, #8]
 8049790:	68fa      	ldr	r2, [r7, #12]
 8049792:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8049796:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 804979a:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 804979c:	68bb      	ldr	r3, [r7, #8]
 804979e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80497a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80497a6:	d109      	bne.n	80497bc <USB_DriveVbus+0x64>
 80497a8:	78fb      	ldrb	r3, [r7, #3]
 80497aa:	2b00      	cmp	r3, #0
 80497ac:	d106      	bne.n	80497bc <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80497ae:	68bb      	ldr	r3, [r7, #8]
 80497b0:	68fa      	ldr	r2, [r7, #12]
 80497b2:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80497b6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80497ba:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80497bc:	2300      	movs	r3, #0
}
 80497be:	4618      	mov	r0, r3
 80497c0:	3714      	adds	r7, #20
 80497c2:	46bd      	mov	sp, r7
 80497c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80497c8:	4770      	bx	lr

080497ca <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80497ca:	b480      	push	{r7}
 80497cc:	b085      	sub	sp, #20
 80497ce:	af00      	add	r7, sp, #0
 80497d0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80497d2:	687b      	ldr	r3, [r7, #4]
 80497d4:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80497d6:	2300      	movs	r3, #0
 80497d8:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80497da:	68fb      	ldr	r3, [r7, #12]
 80497dc:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80497e0:	681b      	ldr	r3, [r3, #0]
 80497e2:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 80497e4:	68bb      	ldr	r3, [r7, #8]
 80497e6:	0c5b      	lsrs	r3, r3, #17
 80497e8:	f003 0303 	and.w	r3, r3, #3
}
 80497ec:	4618      	mov	r0, r3
 80497ee:	3714      	adds	r7, #20
 80497f0:	46bd      	mov	sp, r7
 80497f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80497f6:	4770      	bx	lr

080497f8 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 80497f8:	b480      	push	{r7}
 80497fa:	b085      	sub	sp, #20
 80497fc:	af00      	add	r7, sp, #0
 80497fe:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8049800:	687b      	ldr	r3, [r7, #4]
 8049802:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8049804:	68fb      	ldr	r3, [r7, #12]
 8049806:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 804980a:	689b      	ldr	r3, [r3, #8]
 804980c:	b29b      	uxth	r3, r3
}
 804980e:	4618      	mov	r0, r3
 8049810:	3714      	adds	r7, #20
 8049812:	46bd      	mov	sp, r7
 8049814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8049818:	4770      	bx	lr
	...

0804981c <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 804981c:	b580      	push	{r7, lr}
 804981e:	b088      	sub	sp, #32
 8049820:	af00      	add	r7, sp, #0
 8049822:	6078      	str	r0, [r7, #4]
 8049824:	4608      	mov	r0, r1
 8049826:	4611      	mov	r1, r2
 8049828:	461a      	mov	r2, r3
 804982a:	4603      	mov	r3, r0
 804982c:	70fb      	strb	r3, [r7, #3]
 804982e:	460b      	mov	r3, r1
 8049830:	70bb      	strb	r3, [r7, #2]
 8049832:	4613      	mov	r3, r2
 8049834:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8049836:	2300      	movs	r3, #0
 8049838:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 804983a:	687b      	ldr	r3, [r7, #4]
 804983c:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 804983e:	78fb      	ldrb	r3, [r7, #3]
 8049840:	015a      	lsls	r2, r3, #5
 8049842:	693b      	ldr	r3, [r7, #16]
 8049844:	4413      	add	r3, r2
 8049846:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 804984a:	461a      	mov	r2, r3
 804984c:	f04f 33ff 	mov.w	r3, #4294967295
 8049850:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8049852:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8049856:	2b03      	cmp	r3, #3
 8049858:	d87e      	bhi.n	8049958 <USB_HC_Init+0x13c>
 804985a:	a201      	add	r2, pc, #4	; (adr r2, 8049860 <USB_HC_Init+0x44>)
 804985c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8049860:	08049871 	.word	0x08049871
 8049864:	0804991b 	.word	0x0804991b
 8049868:	08049871 	.word	0x08049871
 804986c:	080498dd 	.word	0x080498dd
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8049870:	78fb      	ldrb	r3, [r7, #3]
 8049872:	015a      	lsls	r2, r3, #5
 8049874:	693b      	ldr	r3, [r7, #16]
 8049876:	4413      	add	r3, r2
 8049878:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 804987c:	461a      	mov	r2, r3
 804987e:	f240 439d 	movw	r3, #1181	; 0x49d
 8049882:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8049884:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8049888:	2b00      	cmp	r3, #0
 804988a:	da10      	bge.n	80498ae <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 804988c:	78fb      	ldrb	r3, [r7, #3]
 804988e:	015a      	lsls	r2, r3, #5
 8049890:	693b      	ldr	r3, [r7, #16]
 8049892:	4413      	add	r3, r2
 8049894:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8049898:	68db      	ldr	r3, [r3, #12]
 804989a:	78fa      	ldrb	r2, [r7, #3]
 804989c:	0151      	lsls	r1, r2, #5
 804989e:	693a      	ldr	r2, [r7, #16]
 80498a0:	440a      	add	r2, r1
 80498a2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80498a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80498aa:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 80498ac:	e057      	b.n	804995e <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 80498ae:	687b      	ldr	r3, [r7, #4]
 80498b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80498b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80498b6:	2b00      	cmp	r3, #0
 80498b8:	d051      	beq.n	804995e <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 80498ba:	78fb      	ldrb	r3, [r7, #3]
 80498bc:	015a      	lsls	r2, r3, #5
 80498be:	693b      	ldr	r3, [r7, #16]
 80498c0:	4413      	add	r3, r2
 80498c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80498c6:	68db      	ldr	r3, [r3, #12]
 80498c8:	78fa      	ldrb	r2, [r7, #3]
 80498ca:	0151      	lsls	r1, r2, #5
 80498cc:	693a      	ldr	r2, [r7, #16]
 80498ce:	440a      	add	r2, r1
 80498d0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80498d4:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80498d8:	60d3      	str	r3, [r2, #12]
      break;
 80498da:	e040      	b.n	804995e <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80498dc:	78fb      	ldrb	r3, [r7, #3]
 80498de:	015a      	lsls	r2, r3, #5
 80498e0:	693b      	ldr	r3, [r7, #16]
 80498e2:	4413      	add	r3, r2
 80498e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80498e8:	461a      	mov	r2, r3
 80498ea:	f240 639d 	movw	r3, #1693	; 0x69d
 80498ee:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80498f0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80498f4:	2b00      	cmp	r3, #0
 80498f6:	da34      	bge.n	8049962 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80498f8:	78fb      	ldrb	r3, [r7, #3]
 80498fa:	015a      	lsls	r2, r3, #5
 80498fc:	693b      	ldr	r3, [r7, #16]
 80498fe:	4413      	add	r3, r2
 8049900:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8049904:	68db      	ldr	r3, [r3, #12]
 8049906:	78fa      	ldrb	r2, [r7, #3]
 8049908:	0151      	lsls	r1, r2, #5
 804990a:	693a      	ldr	r2, [r7, #16]
 804990c:	440a      	add	r2, r1
 804990e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8049912:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8049916:	60d3      	str	r3, [r2, #12]
      }

      break;
 8049918:	e023      	b.n	8049962 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 804991a:	78fb      	ldrb	r3, [r7, #3]
 804991c:	015a      	lsls	r2, r3, #5
 804991e:	693b      	ldr	r3, [r7, #16]
 8049920:	4413      	add	r3, r2
 8049922:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8049926:	461a      	mov	r2, r3
 8049928:	f240 2325 	movw	r3, #549	; 0x225
 804992c:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 804992e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8049932:	2b00      	cmp	r3, #0
 8049934:	da17      	bge.n	8049966 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8049936:	78fb      	ldrb	r3, [r7, #3]
 8049938:	015a      	lsls	r2, r3, #5
 804993a:	693b      	ldr	r3, [r7, #16]
 804993c:	4413      	add	r3, r2
 804993e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8049942:	68db      	ldr	r3, [r3, #12]
 8049944:	78fa      	ldrb	r2, [r7, #3]
 8049946:	0151      	lsls	r1, r2, #5
 8049948:	693a      	ldr	r2, [r7, #16]
 804994a:	440a      	add	r2, r1
 804994c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8049950:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8049954:	60d3      	str	r3, [r2, #12]
      }
      break;
 8049956:	e006      	b.n	8049966 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8049958:	2301      	movs	r3, #1
 804995a:	77fb      	strb	r3, [r7, #31]
      break;
 804995c:	e004      	b.n	8049968 <USB_HC_Init+0x14c>
      break;
 804995e:	bf00      	nop
 8049960:	e002      	b.n	8049968 <USB_HC_Init+0x14c>
      break;
 8049962:	bf00      	nop
 8049964:	e000      	b.n	8049968 <USB_HC_Init+0x14c>
      break;
 8049966:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8049968:	78fb      	ldrb	r3, [r7, #3]
 804996a:	015a      	lsls	r2, r3, #5
 804996c:	693b      	ldr	r3, [r7, #16]
 804996e:	4413      	add	r3, r2
 8049970:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8049974:	68db      	ldr	r3, [r3, #12]
 8049976:	78fa      	ldrb	r2, [r7, #3]
 8049978:	0151      	lsls	r1, r2, #5
 804997a:	693a      	ldr	r2, [r7, #16]
 804997c:	440a      	add	r2, r1
 804997e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8049982:	f043 0302 	orr.w	r3, r3, #2
 8049986:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8049988:	693b      	ldr	r3, [r7, #16]
 804998a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 804998e:	699a      	ldr	r2, [r3, #24]
 8049990:	78fb      	ldrb	r3, [r7, #3]
 8049992:	f003 030f 	and.w	r3, r3, #15
 8049996:	2101      	movs	r1, #1
 8049998:	fa01 f303 	lsl.w	r3, r1, r3
 804999c:	6939      	ldr	r1, [r7, #16]
 804999e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80499a2:	4313      	orrs	r3, r2
 80499a4:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 80499a6:	687b      	ldr	r3, [r7, #4]
 80499a8:	699b      	ldr	r3, [r3, #24]
 80499aa:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80499ae:	687b      	ldr	r3, [r7, #4]
 80499b0:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 80499b2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80499b6:	2b00      	cmp	r3, #0
 80499b8:	da03      	bge.n	80499c2 <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 80499ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80499be:	61bb      	str	r3, [r7, #24]
 80499c0:	e001      	b.n	80499c6 <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 80499c2:	2300      	movs	r3, #0
 80499c4:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 80499c6:	6878      	ldr	r0, [r7, #4]
 80499c8:	f7ff feff 	bl	80497ca <USB_GetHostSpeed>
 80499cc:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 80499ce:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80499d2:	2b02      	cmp	r3, #2
 80499d4:	d106      	bne.n	80499e4 <USB_HC_Init+0x1c8>
 80499d6:	68fb      	ldr	r3, [r7, #12]
 80499d8:	2b02      	cmp	r3, #2
 80499da:	d003      	beq.n	80499e4 <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80499dc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80499e0:	617b      	str	r3, [r7, #20]
 80499e2:	e001      	b.n	80499e8 <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80499e4:	2300      	movs	r3, #0
 80499e6:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80499e8:	787b      	ldrb	r3, [r7, #1]
 80499ea:	059b      	lsls	r3, r3, #22
 80499ec:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80499f0:	78bb      	ldrb	r3, [r7, #2]
 80499f2:	02db      	lsls	r3, r3, #11
 80499f4:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80499f8:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80499fa:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80499fe:	049b      	lsls	r3, r3, #18
 8049a00:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8049a04:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8049a06:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8049a08:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8049a0c:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8049a0e:	69bb      	ldr	r3, [r7, #24]
 8049a10:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8049a12:	78fb      	ldrb	r3, [r7, #3]
 8049a14:	0159      	lsls	r1, r3, #5
 8049a16:	693b      	ldr	r3, [r7, #16]
 8049a18:	440b      	add	r3, r1
 8049a1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8049a1e:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8049a20:	697b      	ldr	r3, [r7, #20]
 8049a22:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8049a24:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8049a26:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8049a2a:	2b03      	cmp	r3, #3
 8049a2c:	d003      	beq.n	8049a36 <USB_HC_Init+0x21a>
 8049a2e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8049a32:	2b01      	cmp	r3, #1
 8049a34:	d10f      	bne.n	8049a56 <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8049a36:	78fb      	ldrb	r3, [r7, #3]
 8049a38:	015a      	lsls	r2, r3, #5
 8049a3a:	693b      	ldr	r3, [r7, #16]
 8049a3c:	4413      	add	r3, r2
 8049a3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8049a42:	681b      	ldr	r3, [r3, #0]
 8049a44:	78fa      	ldrb	r2, [r7, #3]
 8049a46:	0151      	lsls	r1, r2, #5
 8049a48:	693a      	ldr	r2, [r7, #16]
 8049a4a:	440a      	add	r2, r1
 8049a4c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8049a50:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8049a54:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8049a56:	7ffb      	ldrb	r3, [r7, #31]
}
 8049a58:	4618      	mov	r0, r3
 8049a5a:	3720      	adds	r7, #32
 8049a5c:	46bd      	mov	sp, r7
 8049a5e:	bd80      	pop	{r7, pc}

08049a60 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8049a60:	b580      	push	{r7, lr}
 8049a62:	b08c      	sub	sp, #48	; 0x30
 8049a64:	af02      	add	r7, sp, #8
 8049a66:	60f8      	str	r0, [r7, #12]
 8049a68:	60b9      	str	r1, [r7, #8]
 8049a6a:	4613      	mov	r3, r2
 8049a6c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8049a6e:	68fb      	ldr	r3, [r7, #12]
 8049a70:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8049a72:	68bb      	ldr	r3, [r7, #8]
 8049a74:	785b      	ldrb	r3, [r3, #1]
 8049a76:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8049a78:	f44f 7380 	mov.w	r3, #256	; 0x100
 8049a7c:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8049a7e:	68fb      	ldr	r3, [r7, #12]
 8049a80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8049a82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8049a86:	2b00      	cmp	r3, #0
 8049a88:	d02d      	beq.n	8049ae6 <USB_HC_StartXfer+0x86>
 8049a8a:	68bb      	ldr	r3, [r7, #8]
 8049a8c:	791b      	ldrb	r3, [r3, #4]
 8049a8e:	2b00      	cmp	r3, #0
 8049a90:	d129      	bne.n	8049ae6 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 8049a92:	79fb      	ldrb	r3, [r7, #7]
 8049a94:	2b01      	cmp	r3, #1
 8049a96:	d117      	bne.n	8049ac8 <USB_HC_StartXfer+0x68>
 8049a98:	68bb      	ldr	r3, [r7, #8]
 8049a9a:	79db      	ldrb	r3, [r3, #7]
 8049a9c:	2b00      	cmp	r3, #0
 8049a9e:	d003      	beq.n	8049aa8 <USB_HC_StartXfer+0x48>
 8049aa0:	68bb      	ldr	r3, [r7, #8]
 8049aa2:	79db      	ldrb	r3, [r3, #7]
 8049aa4:	2b02      	cmp	r3, #2
 8049aa6:	d10f      	bne.n	8049ac8 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8049aa8:	69fb      	ldr	r3, [r7, #28]
 8049aaa:	015a      	lsls	r2, r3, #5
 8049aac:	6a3b      	ldr	r3, [r7, #32]
 8049aae:	4413      	add	r3, r2
 8049ab0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8049ab4:	68db      	ldr	r3, [r3, #12]
 8049ab6:	69fa      	ldr	r2, [r7, #28]
 8049ab8:	0151      	lsls	r1, r2, #5
 8049aba:	6a3a      	ldr	r2, [r7, #32]
 8049abc:	440a      	add	r2, r1
 8049abe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8049ac2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8049ac6:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 8049ac8:	79fb      	ldrb	r3, [r7, #7]
 8049aca:	2b00      	cmp	r3, #0
 8049acc:	d10b      	bne.n	8049ae6 <USB_HC_StartXfer+0x86>
 8049ace:	68bb      	ldr	r3, [r7, #8]
 8049ad0:	795b      	ldrb	r3, [r3, #5]
 8049ad2:	2b01      	cmp	r3, #1
 8049ad4:	d107      	bne.n	8049ae6 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8049ad6:	68bb      	ldr	r3, [r7, #8]
 8049ad8:	785b      	ldrb	r3, [r3, #1]
 8049ada:	4619      	mov	r1, r3
 8049adc:	68f8      	ldr	r0, [r7, #12]
 8049ade:	f000 fa0f 	bl	8049f00 <USB_DoPing>
      return HAL_OK;
 8049ae2:	2300      	movs	r3, #0
 8049ae4:	e0f8      	b.n	8049cd8 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8049ae6:	68bb      	ldr	r3, [r7, #8]
 8049ae8:	695b      	ldr	r3, [r3, #20]
 8049aea:	2b00      	cmp	r3, #0
 8049aec:	d018      	beq.n	8049b20 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8049aee:	68bb      	ldr	r3, [r7, #8]
 8049af0:	695b      	ldr	r3, [r3, #20]
 8049af2:	68ba      	ldr	r2, [r7, #8]
 8049af4:	8912      	ldrh	r2, [r2, #8]
 8049af6:	4413      	add	r3, r2
 8049af8:	3b01      	subs	r3, #1
 8049afa:	68ba      	ldr	r2, [r7, #8]
 8049afc:	8912      	ldrh	r2, [r2, #8]
 8049afe:	fbb3 f3f2 	udiv	r3, r3, r2
 8049b02:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8049b04:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8049b06:	8b7b      	ldrh	r3, [r7, #26]
 8049b08:	429a      	cmp	r2, r3
 8049b0a:	d90b      	bls.n	8049b24 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 8049b0c:	8b7b      	ldrh	r3, [r7, #26]
 8049b0e:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8049b10:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8049b12:	68ba      	ldr	r2, [r7, #8]
 8049b14:	8912      	ldrh	r2, [r2, #8]
 8049b16:	fb03 f202 	mul.w	r2, r3, r2
 8049b1a:	68bb      	ldr	r3, [r7, #8]
 8049b1c:	611a      	str	r2, [r3, #16]
 8049b1e:	e001      	b.n	8049b24 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 8049b20:	2301      	movs	r3, #1
 8049b22:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8049b24:	68bb      	ldr	r3, [r7, #8]
 8049b26:	78db      	ldrb	r3, [r3, #3]
 8049b28:	2b00      	cmp	r3, #0
 8049b2a:	d007      	beq.n	8049b3c <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8049b2c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8049b2e:	68ba      	ldr	r2, [r7, #8]
 8049b30:	8912      	ldrh	r2, [r2, #8]
 8049b32:	fb03 f202 	mul.w	r2, r3, r2
 8049b36:	68bb      	ldr	r3, [r7, #8]
 8049b38:	611a      	str	r2, [r3, #16]
 8049b3a:	e003      	b.n	8049b44 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8049b3c:	68bb      	ldr	r3, [r7, #8]
 8049b3e:	695a      	ldr	r2, [r3, #20]
 8049b40:	68bb      	ldr	r3, [r7, #8]
 8049b42:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8049b44:	68bb      	ldr	r3, [r7, #8]
 8049b46:	691b      	ldr	r3, [r3, #16]
 8049b48:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8049b4c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8049b4e:	04d9      	lsls	r1, r3, #19
 8049b50:	4b63      	ldr	r3, [pc, #396]	; (8049ce0 <USB_HC_StartXfer+0x280>)
 8049b52:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8049b54:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8049b56:	68bb      	ldr	r3, [r7, #8]
 8049b58:	7a9b      	ldrb	r3, [r3, #10]
 8049b5a:	075b      	lsls	r3, r3, #29
 8049b5c:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8049b60:	69f9      	ldr	r1, [r7, #28]
 8049b62:	0148      	lsls	r0, r1, #5
 8049b64:	6a39      	ldr	r1, [r7, #32]
 8049b66:	4401      	add	r1, r0
 8049b68:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8049b6c:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8049b6e:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8049b70:	79fb      	ldrb	r3, [r7, #7]
 8049b72:	2b00      	cmp	r3, #0
 8049b74:	d009      	beq.n	8049b8a <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8049b76:	68bb      	ldr	r3, [r7, #8]
 8049b78:	68d9      	ldr	r1, [r3, #12]
 8049b7a:	69fb      	ldr	r3, [r7, #28]
 8049b7c:	015a      	lsls	r2, r3, #5
 8049b7e:	6a3b      	ldr	r3, [r7, #32]
 8049b80:	4413      	add	r3, r2
 8049b82:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8049b86:	460a      	mov	r2, r1
 8049b88:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8049b8a:	6a3b      	ldr	r3, [r7, #32]
 8049b8c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8049b90:	689b      	ldr	r3, [r3, #8]
 8049b92:	f003 0301 	and.w	r3, r3, #1
 8049b96:	2b00      	cmp	r3, #0
 8049b98:	bf0c      	ite	eq
 8049b9a:	2301      	moveq	r3, #1
 8049b9c:	2300      	movne	r3, #0
 8049b9e:	b2db      	uxtb	r3, r3
 8049ba0:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8049ba2:	69fb      	ldr	r3, [r7, #28]
 8049ba4:	015a      	lsls	r2, r3, #5
 8049ba6:	6a3b      	ldr	r3, [r7, #32]
 8049ba8:	4413      	add	r3, r2
 8049baa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8049bae:	681b      	ldr	r3, [r3, #0]
 8049bb0:	69fa      	ldr	r2, [r7, #28]
 8049bb2:	0151      	lsls	r1, r2, #5
 8049bb4:	6a3a      	ldr	r2, [r7, #32]
 8049bb6:	440a      	add	r2, r1
 8049bb8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8049bbc:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8049bc0:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8049bc2:	69fb      	ldr	r3, [r7, #28]
 8049bc4:	015a      	lsls	r2, r3, #5
 8049bc6:	6a3b      	ldr	r3, [r7, #32]
 8049bc8:	4413      	add	r3, r2
 8049bca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8049bce:	681a      	ldr	r2, [r3, #0]
 8049bd0:	7e7b      	ldrb	r3, [r7, #25]
 8049bd2:	075b      	lsls	r3, r3, #29
 8049bd4:	69f9      	ldr	r1, [r7, #28]
 8049bd6:	0148      	lsls	r0, r1, #5
 8049bd8:	6a39      	ldr	r1, [r7, #32]
 8049bda:	4401      	add	r1, r0
 8049bdc:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8049be0:	4313      	orrs	r3, r2
 8049be2:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8049be4:	69fb      	ldr	r3, [r7, #28]
 8049be6:	015a      	lsls	r2, r3, #5
 8049be8:	6a3b      	ldr	r3, [r7, #32]
 8049bea:	4413      	add	r3, r2
 8049bec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8049bf0:	681b      	ldr	r3, [r3, #0]
 8049bf2:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8049bf4:	693b      	ldr	r3, [r7, #16]
 8049bf6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8049bfa:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8049bfc:	68bb      	ldr	r3, [r7, #8]
 8049bfe:	78db      	ldrb	r3, [r3, #3]
 8049c00:	2b00      	cmp	r3, #0
 8049c02:	d004      	beq.n	8049c0e <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8049c04:	693b      	ldr	r3, [r7, #16]
 8049c06:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8049c0a:	613b      	str	r3, [r7, #16]
 8049c0c:	e003      	b.n	8049c16 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8049c0e:	693b      	ldr	r3, [r7, #16]
 8049c10:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8049c14:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8049c16:	693b      	ldr	r3, [r7, #16]
 8049c18:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8049c1c:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8049c1e:	69fb      	ldr	r3, [r7, #28]
 8049c20:	015a      	lsls	r2, r3, #5
 8049c22:	6a3b      	ldr	r3, [r7, #32]
 8049c24:	4413      	add	r3, r2
 8049c26:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8049c2a:	461a      	mov	r2, r3
 8049c2c:	693b      	ldr	r3, [r7, #16]
 8049c2e:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8049c30:	79fb      	ldrb	r3, [r7, #7]
 8049c32:	2b00      	cmp	r3, #0
 8049c34:	d001      	beq.n	8049c3a <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 8049c36:	2300      	movs	r3, #0
 8049c38:	e04e      	b.n	8049cd8 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8049c3a:	68bb      	ldr	r3, [r7, #8]
 8049c3c:	78db      	ldrb	r3, [r3, #3]
 8049c3e:	2b00      	cmp	r3, #0
 8049c40:	d149      	bne.n	8049cd6 <USB_HC_StartXfer+0x276>
 8049c42:	68bb      	ldr	r3, [r7, #8]
 8049c44:	695b      	ldr	r3, [r3, #20]
 8049c46:	2b00      	cmp	r3, #0
 8049c48:	d045      	beq.n	8049cd6 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 8049c4a:	68bb      	ldr	r3, [r7, #8]
 8049c4c:	79db      	ldrb	r3, [r3, #7]
 8049c4e:	2b03      	cmp	r3, #3
 8049c50:	d830      	bhi.n	8049cb4 <USB_HC_StartXfer+0x254>
 8049c52:	a201      	add	r2, pc, #4	; (adr r2, 8049c58 <USB_HC_StartXfer+0x1f8>)
 8049c54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8049c58:	08049c69 	.word	0x08049c69
 8049c5c:	08049c8d 	.word	0x08049c8d
 8049c60:	08049c69 	.word	0x08049c69
 8049c64:	08049c8d 	.word	0x08049c8d
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8049c68:	68bb      	ldr	r3, [r7, #8]
 8049c6a:	695b      	ldr	r3, [r3, #20]
 8049c6c:	3303      	adds	r3, #3
 8049c6e:	089b      	lsrs	r3, r3, #2
 8049c70:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8049c72:	8afa      	ldrh	r2, [r7, #22]
 8049c74:	68fb      	ldr	r3, [r7, #12]
 8049c76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8049c78:	b29b      	uxth	r3, r3
 8049c7a:	429a      	cmp	r2, r3
 8049c7c:	d91c      	bls.n	8049cb8 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8049c7e:	68fb      	ldr	r3, [r7, #12]
 8049c80:	699b      	ldr	r3, [r3, #24]
 8049c82:	f043 0220 	orr.w	r2, r3, #32
 8049c86:	68fb      	ldr	r3, [r7, #12]
 8049c88:	619a      	str	r2, [r3, #24]
        }
        break;
 8049c8a:	e015      	b.n	8049cb8 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8049c8c:	68bb      	ldr	r3, [r7, #8]
 8049c8e:	695b      	ldr	r3, [r3, #20]
 8049c90:	3303      	adds	r3, #3
 8049c92:	089b      	lsrs	r3, r3, #2
 8049c94:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8049c96:	8afa      	ldrh	r2, [r7, #22]
 8049c98:	6a3b      	ldr	r3, [r7, #32]
 8049c9a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8049c9e:	691b      	ldr	r3, [r3, #16]
 8049ca0:	b29b      	uxth	r3, r3
 8049ca2:	429a      	cmp	r2, r3
 8049ca4:	d90a      	bls.n	8049cbc <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8049ca6:	68fb      	ldr	r3, [r7, #12]
 8049ca8:	699b      	ldr	r3, [r3, #24]
 8049caa:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8049cae:	68fb      	ldr	r3, [r7, #12]
 8049cb0:	619a      	str	r2, [r3, #24]
        }
        break;
 8049cb2:	e003      	b.n	8049cbc <USB_HC_StartXfer+0x25c>

      default:
        break;
 8049cb4:	bf00      	nop
 8049cb6:	e002      	b.n	8049cbe <USB_HC_StartXfer+0x25e>
        break;
 8049cb8:	bf00      	nop
 8049cba:	e000      	b.n	8049cbe <USB_HC_StartXfer+0x25e>
        break;
 8049cbc:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8049cbe:	68bb      	ldr	r3, [r7, #8]
 8049cc0:	68d9      	ldr	r1, [r3, #12]
 8049cc2:	68bb      	ldr	r3, [r7, #8]
 8049cc4:	785a      	ldrb	r2, [r3, #1]
 8049cc6:	68bb      	ldr	r3, [r7, #8]
 8049cc8:	695b      	ldr	r3, [r3, #20]
 8049cca:	b29b      	uxth	r3, r3
 8049ccc:	2000      	movs	r0, #0
 8049cce:	9000      	str	r0, [sp, #0]
 8049cd0:	68f8      	ldr	r0, [r7, #12]
 8049cd2:	f7ff fb31 	bl	8049338 <USB_WritePacket>
  }

  return HAL_OK;
 8049cd6:	2300      	movs	r3, #0
}
 8049cd8:	4618      	mov	r0, r3
 8049cda:	3728      	adds	r7, #40	; 0x28
 8049cdc:	46bd      	mov	sp, r7
 8049cde:	bd80      	pop	{r7, pc}
 8049ce0:	1ff80000 	.word	0x1ff80000

08049ce4 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8049ce4:	b480      	push	{r7}
 8049ce6:	b085      	sub	sp, #20
 8049ce8:	af00      	add	r7, sp, #0
 8049cea:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8049cec:	687b      	ldr	r3, [r7, #4]
 8049cee:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8049cf0:	68fb      	ldr	r3, [r7, #12]
 8049cf2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8049cf6:	695b      	ldr	r3, [r3, #20]
 8049cf8:	b29b      	uxth	r3, r3
}
 8049cfa:	4618      	mov	r0, r3
 8049cfc:	3714      	adds	r7, #20
 8049cfe:	46bd      	mov	sp, r7
 8049d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8049d04:	4770      	bx	lr

08049d06 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8049d06:	b480      	push	{r7}
 8049d08:	b089      	sub	sp, #36	; 0x24
 8049d0a:	af00      	add	r7, sp, #0
 8049d0c:	6078      	str	r0, [r7, #4]
 8049d0e:	460b      	mov	r3, r1
 8049d10:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8049d12:	687b      	ldr	r3, [r7, #4]
 8049d14:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8049d16:	78fb      	ldrb	r3, [r7, #3]
 8049d18:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8049d1a:	2300      	movs	r3, #0
 8049d1c:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8049d1e:	69bb      	ldr	r3, [r7, #24]
 8049d20:	015a      	lsls	r2, r3, #5
 8049d22:	69fb      	ldr	r3, [r7, #28]
 8049d24:	4413      	add	r3, r2
 8049d26:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8049d2a:	681b      	ldr	r3, [r3, #0]
 8049d2c:	0c9b      	lsrs	r3, r3, #18
 8049d2e:	f003 0303 	and.w	r3, r3, #3
 8049d32:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8049d34:	69bb      	ldr	r3, [r7, #24]
 8049d36:	015a      	lsls	r2, r3, #5
 8049d38:	69fb      	ldr	r3, [r7, #28]
 8049d3a:	4413      	add	r3, r2
 8049d3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8049d40:	681b      	ldr	r3, [r3, #0]
 8049d42:	0fdb      	lsrs	r3, r3, #31
 8049d44:	f003 0301 	and.w	r3, r3, #1
 8049d48:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 8049d4a:	687b      	ldr	r3, [r7, #4]
 8049d4c:	689b      	ldr	r3, [r3, #8]
 8049d4e:	f003 0320 	and.w	r3, r3, #32
 8049d52:	2b20      	cmp	r3, #32
 8049d54:	d104      	bne.n	8049d60 <USB_HC_Halt+0x5a>
 8049d56:	693b      	ldr	r3, [r7, #16]
 8049d58:	2b00      	cmp	r3, #0
 8049d5a:	d101      	bne.n	8049d60 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 8049d5c:	2300      	movs	r3, #0
 8049d5e:	e0c8      	b.n	8049ef2 <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8049d60:	697b      	ldr	r3, [r7, #20]
 8049d62:	2b00      	cmp	r3, #0
 8049d64:	d002      	beq.n	8049d6c <USB_HC_Halt+0x66>
 8049d66:	697b      	ldr	r3, [r7, #20]
 8049d68:	2b02      	cmp	r3, #2
 8049d6a:	d163      	bne.n	8049e34 <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8049d6c:	69bb      	ldr	r3, [r7, #24]
 8049d6e:	015a      	lsls	r2, r3, #5
 8049d70:	69fb      	ldr	r3, [r7, #28]
 8049d72:	4413      	add	r3, r2
 8049d74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8049d78:	681b      	ldr	r3, [r3, #0]
 8049d7a:	69ba      	ldr	r2, [r7, #24]
 8049d7c:	0151      	lsls	r1, r2, #5
 8049d7e:	69fa      	ldr	r2, [r7, #28]
 8049d80:	440a      	add	r2, r1
 8049d82:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8049d86:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8049d8a:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8049d8c:	687b      	ldr	r3, [r7, #4]
 8049d8e:	689b      	ldr	r3, [r3, #8]
 8049d90:	f003 0320 	and.w	r3, r3, #32
 8049d94:	2b00      	cmp	r3, #0
 8049d96:	f040 80ab 	bne.w	8049ef0 <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8049d9a:	687b      	ldr	r3, [r7, #4]
 8049d9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8049d9e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8049da2:	2b00      	cmp	r3, #0
 8049da4:	d133      	bne.n	8049e0e <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8049da6:	69bb      	ldr	r3, [r7, #24]
 8049da8:	015a      	lsls	r2, r3, #5
 8049daa:	69fb      	ldr	r3, [r7, #28]
 8049dac:	4413      	add	r3, r2
 8049dae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8049db2:	681b      	ldr	r3, [r3, #0]
 8049db4:	69ba      	ldr	r2, [r7, #24]
 8049db6:	0151      	lsls	r1, r2, #5
 8049db8:	69fa      	ldr	r2, [r7, #28]
 8049dba:	440a      	add	r2, r1
 8049dbc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8049dc0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8049dc4:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8049dc6:	69bb      	ldr	r3, [r7, #24]
 8049dc8:	015a      	lsls	r2, r3, #5
 8049dca:	69fb      	ldr	r3, [r7, #28]
 8049dcc:	4413      	add	r3, r2
 8049dce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8049dd2:	681b      	ldr	r3, [r3, #0]
 8049dd4:	69ba      	ldr	r2, [r7, #24]
 8049dd6:	0151      	lsls	r1, r2, #5
 8049dd8:	69fa      	ldr	r2, [r7, #28]
 8049dda:	440a      	add	r2, r1
 8049ddc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8049de0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8049de4:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8049de6:	68fb      	ldr	r3, [r7, #12]
 8049de8:	3301      	adds	r3, #1
 8049dea:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 8049dec:	68fb      	ldr	r3, [r7, #12]
 8049dee:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8049df2:	d81d      	bhi.n	8049e30 <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8049df4:	69bb      	ldr	r3, [r7, #24]
 8049df6:	015a      	lsls	r2, r3, #5
 8049df8:	69fb      	ldr	r3, [r7, #28]
 8049dfa:	4413      	add	r3, r2
 8049dfc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8049e00:	681b      	ldr	r3, [r3, #0]
 8049e02:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8049e06:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8049e0a:	d0ec      	beq.n	8049de6 <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8049e0c:	e070      	b.n	8049ef0 <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8049e0e:	69bb      	ldr	r3, [r7, #24]
 8049e10:	015a      	lsls	r2, r3, #5
 8049e12:	69fb      	ldr	r3, [r7, #28]
 8049e14:	4413      	add	r3, r2
 8049e16:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8049e1a:	681b      	ldr	r3, [r3, #0]
 8049e1c:	69ba      	ldr	r2, [r7, #24]
 8049e1e:	0151      	lsls	r1, r2, #5
 8049e20:	69fa      	ldr	r2, [r7, #28]
 8049e22:	440a      	add	r2, r1
 8049e24:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8049e28:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8049e2c:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8049e2e:	e05f      	b.n	8049ef0 <USB_HC_Halt+0x1ea>
            break;
 8049e30:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8049e32:	e05d      	b.n	8049ef0 <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8049e34:	69bb      	ldr	r3, [r7, #24]
 8049e36:	015a      	lsls	r2, r3, #5
 8049e38:	69fb      	ldr	r3, [r7, #28]
 8049e3a:	4413      	add	r3, r2
 8049e3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8049e40:	681b      	ldr	r3, [r3, #0]
 8049e42:	69ba      	ldr	r2, [r7, #24]
 8049e44:	0151      	lsls	r1, r2, #5
 8049e46:	69fa      	ldr	r2, [r7, #28]
 8049e48:	440a      	add	r2, r1
 8049e4a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8049e4e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8049e52:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8049e54:	69fb      	ldr	r3, [r7, #28]
 8049e56:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8049e5a:	691b      	ldr	r3, [r3, #16]
 8049e5c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8049e60:	2b00      	cmp	r3, #0
 8049e62:	d133      	bne.n	8049ecc <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8049e64:	69bb      	ldr	r3, [r7, #24]
 8049e66:	015a      	lsls	r2, r3, #5
 8049e68:	69fb      	ldr	r3, [r7, #28]
 8049e6a:	4413      	add	r3, r2
 8049e6c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8049e70:	681b      	ldr	r3, [r3, #0]
 8049e72:	69ba      	ldr	r2, [r7, #24]
 8049e74:	0151      	lsls	r1, r2, #5
 8049e76:	69fa      	ldr	r2, [r7, #28]
 8049e78:	440a      	add	r2, r1
 8049e7a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8049e7e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8049e82:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8049e84:	69bb      	ldr	r3, [r7, #24]
 8049e86:	015a      	lsls	r2, r3, #5
 8049e88:	69fb      	ldr	r3, [r7, #28]
 8049e8a:	4413      	add	r3, r2
 8049e8c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8049e90:	681b      	ldr	r3, [r3, #0]
 8049e92:	69ba      	ldr	r2, [r7, #24]
 8049e94:	0151      	lsls	r1, r2, #5
 8049e96:	69fa      	ldr	r2, [r7, #28]
 8049e98:	440a      	add	r2, r1
 8049e9a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8049e9e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8049ea2:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8049ea4:	68fb      	ldr	r3, [r7, #12]
 8049ea6:	3301      	adds	r3, #1
 8049ea8:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 8049eaa:	68fb      	ldr	r3, [r7, #12]
 8049eac:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8049eb0:	d81d      	bhi.n	8049eee <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8049eb2:	69bb      	ldr	r3, [r7, #24]
 8049eb4:	015a      	lsls	r2, r3, #5
 8049eb6:	69fb      	ldr	r3, [r7, #28]
 8049eb8:	4413      	add	r3, r2
 8049eba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8049ebe:	681b      	ldr	r3, [r3, #0]
 8049ec0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8049ec4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8049ec8:	d0ec      	beq.n	8049ea4 <USB_HC_Halt+0x19e>
 8049eca:	e011      	b.n	8049ef0 <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8049ecc:	69bb      	ldr	r3, [r7, #24]
 8049ece:	015a      	lsls	r2, r3, #5
 8049ed0:	69fb      	ldr	r3, [r7, #28]
 8049ed2:	4413      	add	r3, r2
 8049ed4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8049ed8:	681b      	ldr	r3, [r3, #0]
 8049eda:	69ba      	ldr	r2, [r7, #24]
 8049edc:	0151      	lsls	r1, r2, #5
 8049ede:	69fa      	ldr	r2, [r7, #28]
 8049ee0:	440a      	add	r2, r1
 8049ee2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8049ee6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8049eea:	6013      	str	r3, [r2, #0]
 8049eec:	e000      	b.n	8049ef0 <USB_HC_Halt+0x1ea>
          break;
 8049eee:	bf00      	nop
    }
  }

  return HAL_OK;
 8049ef0:	2300      	movs	r3, #0
}
 8049ef2:	4618      	mov	r0, r3
 8049ef4:	3724      	adds	r7, #36	; 0x24
 8049ef6:	46bd      	mov	sp, r7
 8049ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8049efc:	4770      	bx	lr
	...

08049f00 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8049f00:	b480      	push	{r7}
 8049f02:	b087      	sub	sp, #28
 8049f04:	af00      	add	r7, sp, #0
 8049f06:	6078      	str	r0, [r7, #4]
 8049f08:	460b      	mov	r3, r1
 8049f0a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8049f0c:	687b      	ldr	r3, [r7, #4]
 8049f0e:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8049f10:	78fb      	ldrb	r3, [r7, #3]
 8049f12:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8049f14:	2301      	movs	r3, #1
 8049f16:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8049f18:	68fb      	ldr	r3, [r7, #12]
 8049f1a:	04da      	lsls	r2, r3, #19
 8049f1c:	4b15      	ldr	r3, [pc, #84]	; (8049f74 <USB_DoPing+0x74>)
 8049f1e:	4013      	ands	r3, r2
 8049f20:	693a      	ldr	r2, [r7, #16]
 8049f22:	0151      	lsls	r1, r2, #5
 8049f24:	697a      	ldr	r2, [r7, #20]
 8049f26:	440a      	add	r2, r1
 8049f28:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8049f2c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8049f30:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8049f32:	693b      	ldr	r3, [r7, #16]
 8049f34:	015a      	lsls	r2, r3, #5
 8049f36:	697b      	ldr	r3, [r7, #20]
 8049f38:	4413      	add	r3, r2
 8049f3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8049f3e:	681b      	ldr	r3, [r3, #0]
 8049f40:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8049f42:	68bb      	ldr	r3, [r7, #8]
 8049f44:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8049f48:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8049f4a:	68bb      	ldr	r3, [r7, #8]
 8049f4c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8049f50:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8049f52:	693b      	ldr	r3, [r7, #16]
 8049f54:	015a      	lsls	r2, r3, #5
 8049f56:	697b      	ldr	r3, [r7, #20]
 8049f58:	4413      	add	r3, r2
 8049f5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8049f5e:	461a      	mov	r2, r3
 8049f60:	68bb      	ldr	r3, [r7, #8]
 8049f62:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8049f64:	2300      	movs	r3, #0
}
 8049f66:	4618      	mov	r0, r3
 8049f68:	371c      	adds	r7, #28
 8049f6a:	46bd      	mov	sp, r7
 8049f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8049f70:	4770      	bx	lr
 8049f72:	bf00      	nop
 8049f74:	1ff80000 	.word	0x1ff80000

08049f78 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8049f78:	b580      	push	{r7, lr}
 8049f7a:	b088      	sub	sp, #32
 8049f7c:	af00      	add	r7, sp, #0
 8049f7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8049f80:	2300      	movs	r3, #0
 8049f82:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8049f84:	687b      	ldr	r3, [r7, #4]
 8049f86:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8049f88:	2300      	movs	r3, #0
 8049f8a:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8049f8c:	6878      	ldr	r0, [r7, #4]
 8049f8e:	f7ff f911 	bl	80491b4 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8049f92:	2110      	movs	r1, #16
 8049f94:	6878      	ldr	r0, [r7, #4]
 8049f96:	f7ff f96b 	bl	8049270 <USB_FlushTxFifo>
 8049f9a:	4603      	mov	r3, r0
 8049f9c:	2b00      	cmp	r3, #0
 8049f9e:	d001      	beq.n	8049fa4 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8049fa0:	2301      	movs	r3, #1
 8049fa2:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8049fa4:	6878      	ldr	r0, [r7, #4]
 8049fa6:	f7ff f997 	bl	80492d8 <USB_FlushRxFifo>
 8049faa:	4603      	mov	r3, r0
 8049fac:	2b00      	cmp	r3, #0
 8049fae:	d001      	beq.n	8049fb4 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8049fb0:	2301      	movs	r3, #1
 8049fb2:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8049fb4:	2300      	movs	r3, #0
 8049fb6:	61bb      	str	r3, [r7, #24]
 8049fb8:	e01f      	b.n	8049ffa <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8049fba:	69bb      	ldr	r3, [r7, #24]
 8049fbc:	015a      	lsls	r2, r3, #5
 8049fbe:	697b      	ldr	r3, [r7, #20]
 8049fc0:	4413      	add	r3, r2
 8049fc2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8049fc6:	681b      	ldr	r3, [r3, #0]
 8049fc8:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8049fca:	693b      	ldr	r3, [r7, #16]
 8049fcc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8049fd0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8049fd2:	693b      	ldr	r3, [r7, #16]
 8049fd4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8049fd8:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8049fda:	693b      	ldr	r3, [r7, #16]
 8049fdc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8049fe0:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8049fe2:	69bb      	ldr	r3, [r7, #24]
 8049fe4:	015a      	lsls	r2, r3, #5
 8049fe6:	697b      	ldr	r3, [r7, #20]
 8049fe8:	4413      	add	r3, r2
 8049fea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8049fee:	461a      	mov	r2, r3
 8049ff0:	693b      	ldr	r3, [r7, #16]
 8049ff2:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8049ff4:	69bb      	ldr	r3, [r7, #24]
 8049ff6:	3301      	adds	r3, #1
 8049ff8:	61bb      	str	r3, [r7, #24]
 8049ffa:	69bb      	ldr	r3, [r7, #24]
 8049ffc:	2b0f      	cmp	r3, #15
 8049ffe:	d9dc      	bls.n	8049fba <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 804a000:	2300      	movs	r3, #0
 804a002:	61bb      	str	r3, [r7, #24]
 804a004:	e034      	b.n	804a070 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 804a006:	69bb      	ldr	r3, [r7, #24]
 804a008:	015a      	lsls	r2, r3, #5
 804a00a:	697b      	ldr	r3, [r7, #20]
 804a00c:	4413      	add	r3, r2
 804a00e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 804a012:	681b      	ldr	r3, [r3, #0]
 804a014:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 804a016:	693b      	ldr	r3, [r7, #16]
 804a018:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 804a01c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 804a01e:	693b      	ldr	r3, [r7, #16]
 804a020:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 804a024:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 804a026:	693b      	ldr	r3, [r7, #16]
 804a028:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 804a02c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 804a02e:	69bb      	ldr	r3, [r7, #24]
 804a030:	015a      	lsls	r2, r3, #5
 804a032:	697b      	ldr	r3, [r7, #20]
 804a034:	4413      	add	r3, r2
 804a036:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 804a03a:	461a      	mov	r2, r3
 804a03c:	693b      	ldr	r3, [r7, #16]
 804a03e:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 804a040:	68fb      	ldr	r3, [r7, #12]
 804a042:	3301      	adds	r3, #1
 804a044:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 804a046:	68fb      	ldr	r3, [r7, #12]
 804a048:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 804a04c:	d80c      	bhi.n	804a068 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 804a04e:	69bb      	ldr	r3, [r7, #24]
 804a050:	015a      	lsls	r2, r3, #5
 804a052:	697b      	ldr	r3, [r7, #20]
 804a054:	4413      	add	r3, r2
 804a056:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 804a05a:	681b      	ldr	r3, [r3, #0]
 804a05c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 804a060:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 804a064:	d0ec      	beq.n	804a040 <USB_StopHost+0xc8>
 804a066:	e000      	b.n	804a06a <USB_StopHost+0xf2>
        break;
 804a068:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 804a06a:	69bb      	ldr	r3, [r7, #24]
 804a06c:	3301      	adds	r3, #1
 804a06e:	61bb      	str	r3, [r7, #24]
 804a070:	69bb      	ldr	r3, [r7, #24]
 804a072:	2b0f      	cmp	r3, #15
 804a074:	d9c7      	bls.n	804a006 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 804a076:	697b      	ldr	r3, [r7, #20]
 804a078:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 804a07c:	461a      	mov	r2, r3
 804a07e:	f04f 33ff 	mov.w	r3, #4294967295
 804a082:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 804a084:	687b      	ldr	r3, [r7, #4]
 804a086:	f04f 32ff 	mov.w	r2, #4294967295
 804a08a:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 804a08c:	6878      	ldr	r0, [r7, #4]
 804a08e:	f7ff f880 	bl	8049192 <USB_EnableGlobalInt>

  return ret;
 804a092:	7ffb      	ldrb	r3, [r7, #31]
}
 804a094:	4618      	mov	r0, r3
 804a096:	3720      	adds	r7, #32
 804a098:	46bd      	mov	sp, r7
 804a09a:	bd80      	pop	{r7, pc}

0804a09c <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 804a09c:	b590      	push	{r4, r7, lr}
 804a09e:	b089      	sub	sp, #36	; 0x24
 804a0a0:	af04      	add	r7, sp, #16
 804a0a2:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 804a0a4:	2301      	movs	r3, #1
 804a0a6:	2202      	movs	r2, #2
 804a0a8:	2102      	movs	r1, #2
 804a0aa:	6878      	ldr	r0, [r7, #4]
 804a0ac:	f000 fc66 	bl	804a97c <USBH_FindInterface>
 804a0b0:	4603      	mov	r3, r0
 804a0b2:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 804a0b4:	7bfb      	ldrb	r3, [r7, #15]
 804a0b6:	2bff      	cmp	r3, #255	; 0xff
 804a0b8:	d002      	beq.n	804a0c0 <USBH_CDC_InterfaceInit+0x24>
 804a0ba:	7bfb      	ldrb	r3, [r7, #15]
 804a0bc:	2b01      	cmp	r3, #1
 804a0be:	d901      	bls.n	804a0c4 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 804a0c0:	2302      	movs	r3, #2
 804a0c2:	e13d      	b.n	804a340 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 804a0c4:	7bfb      	ldrb	r3, [r7, #15]
 804a0c6:	4619      	mov	r1, r3
 804a0c8:	6878      	ldr	r0, [r7, #4]
 804a0ca:	f000 fc3b 	bl	804a944 <USBH_SelectInterface>
 804a0ce:	4603      	mov	r3, r0
 804a0d0:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 804a0d2:	7bbb      	ldrb	r3, [r7, #14]
 804a0d4:	2b00      	cmp	r3, #0
 804a0d6:	d001      	beq.n	804a0dc <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 804a0d8:	2302      	movs	r3, #2
 804a0da:	e131      	b.n	804a340 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 804a0dc:	687b      	ldr	r3, [r7, #4]
 804a0de:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 804a0e2:	2050      	movs	r0, #80	; 0x50
 804a0e4:	f002 fb00 	bl	804c6e8 <malloc>
 804a0e8:	4603      	mov	r3, r0
 804a0ea:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 804a0ec:	687b      	ldr	r3, [r7, #4]
 804a0ee:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 804a0f2:	69db      	ldr	r3, [r3, #28]
 804a0f4:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 804a0f6:	68bb      	ldr	r3, [r7, #8]
 804a0f8:	2b00      	cmp	r3, #0
 804a0fa:	d101      	bne.n	804a100 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 804a0fc:	2302      	movs	r3, #2
 804a0fe:	e11f      	b.n	804a340 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 804a100:	2250      	movs	r2, #80	; 0x50
 804a102:	2100      	movs	r1, #0
 804a104:	68b8      	ldr	r0, [r7, #8]
 804a106:	f002 faff 	bl	804c708 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 804a10a:	7bfb      	ldrb	r3, [r7, #15]
 804a10c:	687a      	ldr	r2, [r7, #4]
 804a10e:	211a      	movs	r1, #26
 804a110:	fb01 f303 	mul.w	r3, r1, r3
 804a114:	4413      	add	r3, r2
 804a116:	f203 334e 	addw	r3, r3, #846	; 0x34e
 804a11a:	781b      	ldrb	r3, [r3, #0]
 804a11c:	b25b      	sxtb	r3, r3
 804a11e:	2b00      	cmp	r3, #0
 804a120:	da15      	bge.n	804a14e <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 804a122:	7bfb      	ldrb	r3, [r7, #15]
 804a124:	687a      	ldr	r2, [r7, #4]
 804a126:	211a      	movs	r1, #26
 804a128:	fb01 f303 	mul.w	r3, r1, r3
 804a12c:	4413      	add	r3, r2
 804a12e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 804a132:	781a      	ldrb	r2, [r3, #0]
 804a134:	68bb      	ldr	r3, [r7, #8]
 804a136:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 804a138:	7bfb      	ldrb	r3, [r7, #15]
 804a13a:	687a      	ldr	r2, [r7, #4]
 804a13c:	211a      	movs	r1, #26
 804a13e:	fb01 f303 	mul.w	r3, r1, r3
 804a142:	4413      	add	r3, r2
 804a144:	f503 7354 	add.w	r3, r3, #848	; 0x350
 804a148:	881a      	ldrh	r2, [r3, #0]
 804a14a:	68bb      	ldr	r3, [r7, #8]
 804a14c:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 804a14e:	68bb      	ldr	r3, [r7, #8]
 804a150:	785b      	ldrb	r3, [r3, #1]
 804a152:	4619      	mov	r1, r3
 804a154:	6878      	ldr	r0, [r7, #4]
 804a156:	f001 ff2c 	bl	804bfb2 <USBH_AllocPipe>
 804a15a:	4603      	mov	r3, r0
 804a15c:	461a      	mov	r2, r3
 804a15e:	68bb      	ldr	r3, [r7, #8]
 804a160:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 804a162:	68bb      	ldr	r3, [r7, #8]
 804a164:	7819      	ldrb	r1, [r3, #0]
 804a166:	68bb      	ldr	r3, [r7, #8]
 804a168:	7858      	ldrb	r0, [r3, #1]
 804a16a:	687b      	ldr	r3, [r7, #4]
 804a16c:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 804a170:	687b      	ldr	r3, [r7, #4]
 804a172:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 804a176:	68ba      	ldr	r2, [r7, #8]
 804a178:	8952      	ldrh	r2, [r2, #10]
 804a17a:	9202      	str	r2, [sp, #8]
 804a17c:	2203      	movs	r2, #3
 804a17e:	9201      	str	r2, [sp, #4]
 804a180:	9300      	str	r3, [sp, #0]
 804a182:	4623      	mov	r3, r4
 804a184:	4602      	mov	r2, r0
 804a186:	6878      	ldr	r0, [r7, #4]
 804a188:	f001 fee4 	bl	804bf54 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 804a18c:	68bb      	ldr	r3, [r7, #8]
 804a18e:	781b      	ldrb	r3, [r3, #0]
 804a190:	2200      	movs	r2, #0
 804a192:	4619      	mov	r1, r3
 804a194:	6878      	ldr	r0, [r7, #4]
 804a196:	f002 f9f9 	bl	804c58c <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 804a19a:	2300      	movs	r3, #0
 804a19c:	2200      	movs	r2, #0
 804a19e:	210a      	movs	r1, #10
 804a1a0:	6878      	ldr	r0, [r7, #4]
 804a1a2:	f000 fbeb 	bl	804a97c <USBH_FindInterface>
 804a1a6:	4603      	mov	r3, r0
 804a1a8:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 804a1aa:	7bfb      	ldrb	r3, [r7, #15]
 804a1ac:	2bff      	cmp	r3, #255	; 0xff
 804a1ae:	d002      	beq.n	804a1b6 <USBH_CDC_InterfaceInit+0x11a>
 804a1b0:	7bfb      	ldrb	r3, [r7, #15]
 804a1b2:	2b01      	cmp	r3, #1
 804a1b4:	d901      	bls.n	804a1ba <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 804a1b6:	2302      	movs	r3, #2
 804a1b8:	e0c2      	b.n	804a340 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 804a1ba:	7bfb      	ldrb	r3, [r7, #15]
 804a1bc:	687a      	ldr	r2, [r7, #4]
 804a1be:	211a      	movs	r1, #26
 804a1c0:	fb01 f303 	mul.w	r3, r1, r3
 804a1c4:	4413      	add	r3, r2
 804a1c6:	f203 334e 	addw	r3, r3, #846	; 0x34e
 804a1ca:	781b      	ldrb	r3, [r3, #0]
 804a1cc:	b25b      	sxtb	r3, r3
 804a1ce:	2b00      	cmp	r3, #0
 804a1d0:	da16      	bge.n	804a200 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 804a1d2:	7bfb      	ldrb	r3, [r7, #15]
 804a1d4:	687a      	ldr	r2, [r7, #4]
 804a1d6:	211a      	movs	r1, #26
 804a1d8:	fb01 f303 	mul.w	r3, r1, r3
 804a1dc:	4413      	add	r3, r2
 804a1de:	f203 334e 	addw	r3, r3, #846	; 0x34e
 804a1e2:	781a      	ldrb	r2, [r3, #0]
 804a1e4:	68bb      	ldr	r3, [r7, #8]
 804a1e6:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 804a1e8:	7bfb      	ldrb	r3, [r7, #15]
 804a1ea:	687a      	ldr	r2, [r7, #4]
 804a1ec:	211a      	movs	r1, #26
 804a1ee:	fb01 f303 	mul.w	r3, r1, r3
 804a1f2:	4413      	add	r3, r2
 804a1f4:	f503 7354 	add.w	r3, r3, #848	; 0x350
 804a1f8:	881a      	ldrh	r2, [r3, #0]
 804a1fa:	68bb      	ldr	r3, [r7, #8]
 804a1fc:	835a      	strh	r2, [r3, #26]
 804a1fe:	e015      	b.n	804a22c <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 804a200:	7bfb      	ldrb	r3, [r7, #15]
 804a202:	687a      	ldr	r2, [r7, #4]
 804a204:	211a      	movs	r1, #26
 804a206:	fb01 f303 	mul.w	r3, r1, r3
 804a20a:	4413      	add	r3, r2
 804a20c:	f203 334e 	addw	r3, r3, #846	; 0x34e
 804a210:	781a      	ldrb	r2, [r3, #0]
 804a212:	68bb      	ldr	r3, [r7, #8]
 804a214:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 804a216:	7bfb      	ldrb	r3, [r7, #15]
 804a218:	687a      	ldr	r2, [r7, #4]
 804a21a:	211a      	movs	r1, #26
 804a21c:	fb01 f303 	mul.w	r3, r1, r3
 804a220:	4413      	add	r3, r2
 804a222:	f503 7354 	add.w	r3, r3, #848	; 0x350
 804a226:	881a      	ldrh	r2, [r3, #0]
 804a228:	68bb      	ldr	r3, [r7, #8]
 804a22a:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 804a22c:	7bfb      	ldrb	r3, [r7, #15]
 804a22e:	687a      	ldr	r2, [r7, #4]
 804a230:	211a      	movs	r1, #26
 804a232:	fb01 f303 	mul.w	r3, r1, r3
 804a236:	4413      	add	r3, r2
 804a238:	f203 3356 	addw	r3, r3, #854	; 0x356
 804a23c:	781b      	ldrb	r3, [r3, #0]
 804a23e:	b25b      	sxtb	r3, r3
 804a240:	2b00      	cmp	r3, #0
 804a242:	da16      	bge.n	804a272 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 804a244:	7bfb      	ldrb	r3, [r7, #15]
 804a246:	687a      	ldr	r2, [r7, #4]
 804a248:	211a      	movs	r1, #26
 804a24a:	fb01 f303 	mul.w	r3, r1, r3
 804a24e:	4413      	add	r3, r2
 804a250:	f203 3356 	addw	r3, r3, #854	; 0x356
 804a254:	781a      	ldrb	r2, [r3, #0]
 804a256:	68bb      	ldr	r3, [r7, #8]
 804a258:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 804a25a:	7bfb      	ldrb	r3, [r7, #15]
 804a25c:	687a      	ldr	r2, [r7, #4]
 804a25e:	211a      	movs	r1, #26
 804a260:	fb01 f303 	mul.w	r3, r1, r3
 804a264:	4413      	add	r3, r2
 804a266:	f503 7356 	add.w	r3, r3, #856	; 0x358
 804a26a:	881a      	ldrh	r2, [r3, #0]
 804a26c:	68bb      	ldr	r3, [r7, #8]
 804a26e:	835a      	strh	r2, [r3, #26]
 804a270:	e015      	b.n	804a29e <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 804a272:	7bfb      	ldrb	r3, [r7, #15]
 804a274:	687a      	ldr	r2, [r7, #4]
 804a276:	211a      	movs	r1, #26
 804a278:	fb01 f303 	mul.w	r3, r1, r3
 804a27c:	4413      	add	r3, r2
 804a27e:	f203 3356 	addw	r3, r3, #854	; 0x356
 804a282:	781a      	ldrb	r2, [r3, #0]
 804a284:	68bb      	ldr	r3, [r7, #8]
 804a286:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 804a288:	7bfb      	ldrb	r3, [r7, #15]
 804a28a:	687a      	ldr	r2, [r7, #4]
 804a28c:	211a      	movs	r1, #26
 804a28e:	fb01 f303 	mul.w	r3, r1, r3
 804a292:	4413      	add	r3, r2
 804a294:	f503 7356 	add.w	r3, r3, #856	; 0x358
 804a298:	881a      	ldrh	r2, [r3, #0]
 804a29a:	68bb      	ldr	r3, [r7, #8]
 804a29c:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 804a29e:	68bb      	ldr	r3, [r7, #8]
 804a2a0:	7b9b      	ldrb	r3, [r3, #14]
 804a2a2:	4619      	mov	r1, r3
 804a2a4:	6878      	ldr	r0, [r7, #4]
 804a2a6:	f001 fe84 	bl	804bfb2 <USBH_AllocPipe>
 804a2aa:	4603      	mov	r3, r0
 804a2ac:	461a      	mov	r2, r3
 804a2ae:	68bb      	ldr	r3, [r7, #8]
 804a2b0:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 804a2b2:	68bb      	ldr	r3, [r7, #8]
 804a2b4:	7bdb      	ldrb	r3, [r3, #15]
 804a2b6:	4619      	mov	r1, r3
 804a2b8:	6878      	ldr	r0, [r7, #4]
 804a2ba:	f001 fe7a 	bl	804bfb2 <USBH_AllocPipe>
 804a2be:	4603      	mov	r3, r0
 804a2c0:	461a      	mov	r2, r3
 804a2c2:	68bb      	ldr	r3, [r7, #8]
 804a2c4:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 804a2c6:	68bb      	ldr	r3, [r7, #8]
 804a2c8:	7b59      	ldrb	r1, [r3, #13]
 804a2ca:	68bb      	ldr	r3, [r7, #8]
 804a2cc:	7b98      	ldrb	r0, [r3, #14]
 804a2ce:	687b      	ldr	r3, [r7, #4]
 804a2d0:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 804a2d4:	687b      	ldr	r3, [r7, #4]
 804a2d6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 804a2da:	68ba      	ldr	r2, [r7, #8]
 804a2dc:	8b12      	ldrh	r2, [r2, #24]
 804a2de:	9202      	str	r2, [sp, #8]
 804a2e0:	2202      	movs	r2, #2
 804a2e2:	9201      	str	r2, [sp, #4]
 804a2e4:	9300      	str	r3, [sp, #0]
 804a2e6:	4623      	mov	r3, r4
 804a2e8:	4602      	mov	r2, r0
 804a2ea:	6878      	ldr	r0, [r7, #4]
 804a2ec:	f001 fe32 	bl	804bf54 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 804a2f0:	68bb      	ldr	r3, [r7, #8]
 804a2f2:	7b19      	ldrb	r1, [r3, #12]
 804a2f4:	68bb      	ldr	r3, [r7, #8]
 804a2f6:	7bd8      	ldrb	r0, [r3, #15]
 804a2f8:	687b      	ldr	r3, [r7, #4]
 804a2fa:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 804a2fe:	687b      	ldr	r3, [r7, #4]
 804a300:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 804a304:	68ba      	ldr	r2, [r7, #8]
 804a306:	8b52      	ldrh	r2, [r2, #26]
 804a308:	9202      	str	r2, [sp, #8]
 804a30a:	2202      	movs	r2, #2
 804a30c:	9201      	str	r2, [sp, #4]
 804a30e:	9300      	str	r3, [sp, #0]
 804a310:	4623      	mov	r3, r4
 804a312:	4602      	mov	r2, r0
 804a314:	6878      	ldr	r0, [r7, #4]
 804a316:	f001 fe1d 	bl	804bf54 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 804a31a:	68bb      	ldr	r3, [r7, #8]
 804a31c:	2200      	movs	r2, #0
 804a31e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 804a322:	68bb      	ldr	r3, [r7, #8]
 804a324:	7b5b      	ldrb	r3, [r3, #13]
 804a326:	2200      	movs	r2, #0
 804a328:	4619      	mov	r1, r3
 804a32a:	6878      	ldr	r0, [r7, #4]
 804a32c:	f002 f92e 	bl	804c58c <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 804a330:	68bb      	ldr	r3, [r7, #8]
 804a332:	7b1b      	ldrb	r3, [r3, #12]
 804a334:	2200      	movs	r2, #0
 804a336:	4619      	mov	r1, r3
 804a338:	6878      	ldr	r0, [r7, #4]
 804a33a:	f002 f927 	bl	804c58c <USBH_LL_SetToggle>

  return USBH_OK;
 804a33e:	2300      	movs	r3, #0
}
 804a340:	4618      	mov	r0, r3
 804a342:	3714      	adds	r7, #20
 804a344:	46bd      	mov	sp, r7
 804a346:	bd90      	pop	{r4, r7, pc}

0804a348 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 804a348:	b580      	push	{r7, lr}
 804a34a:	b084      	sub	sp, #16
 804a34c:	af00      	add	r7, sp, #0
 804a34e:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 804a350:	687b      	ldr	r3, [r7, #4]
 804a352:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 804a356:	69db      	ldr	r3, [r3, #28]
 804a358:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 804a35a:	68fb      	ldr	r3, [r7, #12]
 804a35c:	781b      	ldrb	r3, [r3, #0]
 804a35e:	2b00      	cmp	r3, #0
 804a360:	d00e      	beq.n	804a380 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 804a362:	68fb      	ldr	r3, [r7, #12]
 804a364:	781b      	ldrb	r3, [r3, #0]
 804a366:	4619      	mov	r1, r3
 804a368:	6878      	ldr	r0, [r7, #4]
 804a36a:	f001 fe12 	bl	804bf92 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 804a36e:	68fb      	ldr	r3, [r7, #12]
 804a370:	781b      	ldrb	r3, [r3, #0]
 804a372:	4619      	mov	r1, r3
 804a374:	6878      	ldr	r0, [r7, #4]
 804a376:	f001 fe3d 	bl	804bff4 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 804a37a:	68fb      	ldr	r3, [r7, #12]
 804a37c:	2200      	movs	r2, #0
 804a37e:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 804a380:	68fb      	ldr	r3, [r7, #12]
 804a382:	7b1b      	ldrb	r3, [r3, #12]
 804a384:	2b00      	cmp	r3, #0
 804a386:	d00e      	beq.n	804a3a6 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 804a388:	68fb      	ldr	r3, [r7, #12]
 804a38a:	7b1b      	ldrb	r3, [r3, #12]
 804a38c:	4619      	mov	r1, r3
 804a38e:	6878      	ldr	r0, [r7, #4]
 804a390:	f001 fdff 	bl	804bf92 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 804a394:	68fb      	ldr	r3, [r7, #12]
 804a396:	7b1b      	ldrb	r3, [r3, #12]
 804a398:	4619      	mov	r1, r3
 804a39a:	6878      	ldr	r0, [r7, #4]
 804a39c:	f001 fe2a 	bl	804bff4 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 804a3a0:	68fb      	ldr	r3, [r7, #12]
 804a3a2:	2200      	movs	r2, #0
 804a3a4:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 804a3a6:	68fb      	ldr	r3, [r7, #12]
 804a3a8:	7b5b      	ldrb	r3, [r3, #13]
 804a3aa:	2b00      	cmp	r3, #0
 804a3ac:	d00e      	beq.n	804a3cc <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 804a3ae:	68fb      	ldr	r3, [r7, #12]
 804a3b0:	7b5b      	ldrb	r3, [r3, #13]
 804a3b2:	4619      	mov	r1, r3
 804a3b4:	6878      	ldr	r0, [r7, #4]
 804a3b6:	f001 fdec 	bl	804bf92 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 804a3ba:	68fb      	ldr	r3, [r7, #12]
 804a3bc:	7b5b      	ldrb	r3, [r3, #13]
 804a3be:	4619      	mov	r1, r3
 804a3c0:	6878      	ldr	r0, [r7, #4]
 804a3c2:	f001 fe17 	bl	804bff4 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 804a3c6:	68fb      	ldr	r3, [r7, #12]
 804a3c8:	2200      	movs	r2, #0
 804a3ca:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 804a3cc:	687b      	ldr	r3, [r7, #4]
 804a3ce:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 804a3d2:	69db      	ldr	r3, [r3, #28]
 804a3d4:	2b00      	cmp	r3, #0
 804a3d6:	d00b      	beq.n	804a3f0 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 804a3d8:	687b      	ldr	r3, [r7, #4]
 804a3da:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 804a3de:	69db      	ldr	r3, [r3, #28]
 804a3e0:	4618      	mov	r0, r3
 804a3e2:	f002 f989 	bl	804c6f8 <free>
    phost->pActiveClass->pData = 0U;
 804a3e6:	687b      	ldr	r3, [r7, #4]
 804a3e8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 804a3ec:	2200      	movs	r2, #0
 804a3ee:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 804a3f0:	2300      	movs	r3, #0
}
 804a3f2:	4618      	mov	r0, r3
 804a3f4:	3710      	adds	r7, #16
 804a3f6:	46bd      	mov	sp, r7
 804a3f8:	bd80      	pop	{r7, pc}

0804a3fa <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 804a3fa:	b580      	push	{r7, lr}
 804a3fc:	b084      	sub	sp, #16
 804a3fe:	af00      	add	r7, sp, #0
 804a400:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 804a402:	687b      	ldr	r3, [r7, #4]
 804a404:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 804a408:	69db      	ldr	r3, [r3, #28]
 804a40a:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 804a40c:	68fb      	ldr	r3, [r7, #12]
 804a40e:	3340      	adds	r3, #64	; 0x40
 804a410:	4619      	mov	r1, r3
 804a412:	6878      	ldr	r0, [r7, #4]
 804a414:	f000 f8b1 	bl	804a57a <GetLineCoding>
 804a418:	4603      	mov	r3, r0
 804a41a:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 804a41c:	7afb      	ldrb	r3, [r7, #11]
 804a41e:	2b00      	cmp	r3, #0
 804a420:	d105      	bne.n	804a42e <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 804a422:	687b      	ldr	r3, [r7, #4]
 804a424:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 804a428:	2102      	movs	r1, #2
 804a42a:	6878      	ldr	r0, [r7, #4]
 804a42c:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 804a42e:	7afb      	ldrb	r3, [r7, #11]
}
 804a430:	4618      	mov	r0, r3
 804a432:	3710      	adds	r7, #16
 804a434:	46bd      	mov	sp, r7
 804a436:	bd80      	pop	{r7, pc}

0804a438 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 804a438:	b580      	push	{r7, lr}
 804a43a:	b084      	sub	sp, #16
 804a43c:	af00      	add	r7, sp, #0
 804a43e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 804a440:	2301      	movs	r3, #1
 804a442:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 804a444:	2300      	movs	r3, #0
 804a446:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 804a448:	687b      	ldr	r3, [r7, #4]
 804a44a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 804a44e:	69db      	ldr	r3, [r3, #28]
 804a450:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 804a452:	68bb      	ldr	r3, [r7, #8]
 804a454:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 804a458:	2b04      	cmp	r3, #4
 804a45a:	d877      	bhi.n	804a54c <USBH_CDC_Process+0x114>
 804a45c:	a201      	add	r2, pc, #4	; (adr r2, 804a464 <USBH_CDC_Process+0x2c>)
 804a45e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 804a462:	bf00      	nop
 804a464:	0804a479 	.word	0x0804a479
 804a468:	0804a47f 	.word	0x0804a47f
 804a46c:	0804a4af 	.word	0x0804a4af
 804a470:	0804a523 	.word	0x0804a523
 804a474:	0804a531 	.word	0x0804a531
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 804a478:	2300      	movs	r3, #0
 804a47a:	73fb      	strb	r3, [r7, #15]
      break;
 804a47c:	e06d      	b.n	804a55a <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 804a47e:	68bb      	ldr	r3, [r7, #8]
 804a480:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 804a482:	4619      	mov	r1, r3
 804a484:	6878      	ldr	r0, [r7, #4]
 804a486:	f000 f897 	bl	804a5b8 <SetLineCoding>
 804a48a:	4603      	mov	r3, r0
 804a48c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 804a48e:	7bbb      	ldrb	r3, [r7, #14]
 804a490:	2b00      	cmp	r3, #0
 804a492:	d104      	bne.n	804a49e <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 804a494:	68bb      	ldr	r3, [r7, #8]
 804a496:	2202      	movs	r2, #2
 804a498:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 804a49c:	e058      	b.n	804a550 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 804a49e:	7bbb      	ldrb	r3, [r7, #14]
 804a4a0:	2b01      	cmp	r3, #1
 804a4a2:	d055      	beq.n	804a550 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 804a4a4:	68bb      	ldr	r3, [r7, #8]
 804a4a6:	2204      	movs	r2, #4
 804a4a8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 804a4ac:	e050      	b.n	804a550 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 804a4ae:	68bb      	ldr	r3, [r7, #8]
 804a4b0:	3340      	adds	r3, #64	; 0x40
 804a4b2:	4619      	mov	r1, r3
 804a4b4:	6878      	ldr	r0, [r7, #4]
 804a4b6:	f000 f860 	bl	804a57a <GetLineCoding>
 804a4ba:	4603      	mov	r3, r0
 804a4bc:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 804a4be:	7bbb      	ldrb	r3, [r7, #14]
 804a4c0:	2b00      	cmp	r3, #0
 804a4c2:	d126      	bne.n	804a512 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 804a4c4:	68bb      	ldr	r3, [r7, #8]
 804a4c6:	2200      	movs	r2, #0
 804a4c8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 804a4cc:	68bb      	ldr	r3, [r7, #8]
 804a4ce:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 804a4d2:	68bb      	ldr	r3, [r7, #8]
 804a4d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 804a4d6:	791b      	ldrb	r3, [r3, #4]
 804a4d8:	429a      	cmp	r2, r3
 804a4da:	d13b      	bne.n	804a554 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 804a4dc:	68bb      	ldr	r3, [r7, #8]
 804a4de:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 804a4e2:	68bb      	ldr	r3, [r7, #8]
 804a4e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 804a4e6:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 804a4e8:	429a      	cmp	r2, r3
 804a4ea:	d133      	bne.n	804a554 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 804a4ec:	68bb      	ldr	r3, [r7, #8]
 804a4ee:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 804a4f2:	68bb      	ldr	r3, [r7, #8]
 804a4f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 804a4f6:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 804a4f8:	429a      	cmp	r2, r3
 804a4fa:	d12b      	bne.n	804a554 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 804a4fc:	68bb      	ldr	r3, [r7, #8]
 804a4fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 804a500:	68bb      	ldr	r3, [r7, #8]
 804a502:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 804a504:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 804a506:	429a      	cmp	r2, r3
 804a508:	d124      	bne.n	804a554 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 804a50a:	6878      	ldr	r0, [r7, #4]
 804a50c:	f000 f958 	bl	804a7c0 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 804a510:	e020      	b.n	804a554 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 804a512:	7bbb      	ldrb	r3, [r7, #14]
 804a514:	2b01      	cmp	r3, #1
 804a516:	d01d      	beq.n	804a554 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 804a518:	68bb      	ldr	r3, [r7, #8]
 804a51a:	2204      	movs	r2, #4
 804a51c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 804a520:	e018      	b.n	804a554 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 804a522:	6878      	ldr	r0, [r7, #4]
 804a524:	f000 f867 	bl	804a5f6 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 804a528:	6878      	ldr	r0, [r7, #4]
 804a52a:	f000 f8da 	bl	804a6e2 <CDC_ProcessReception>
      break;
 804a52e:	e014      	b.n	804a55a <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 804a530:	2100      	movs	r1, #0
 804a532:	6878      	ldr	r0, [r7, #4]
 804a534:	f000 ffef 	bl	804b516 <USBH_ClrFeature>
 804a538:	4603      	mov	r3, r0
 804a53a:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 804a53c:	7bbb      	ldrb	r3, [r7, #14]
 804a53e:	2b00      	cmp	r3, #0
 804a540:	d10a      	bne.n	804a558 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 804a542:	68bb      	ldr	r3, [r7, #8]
 804a544:	2200      	movs	r2, #0
 804a546:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 804a54a:	e005      	b.n	804a558 <USBH_CDC_Process+0x120>

    default:
      break;
 804a54c:	bf00      	nop
 804a54e:	e004      	b.n	804a55a <USBH_CDC_Process+0x122>
      break;
 804a550:	bf00      	nop
 804a552:	e002      	b.n	804a55a <USBH_CDC_Process+0x122>
      break;
 804a554:	bf00      	nop
 804a556:	e000      	b.n	804a55a <USBH_CDC_Process+0x122>
      break;
 804a558:	bf00      	nop

  }

  return status;
 804a55a:	7bfb      	ldrb	r3, [r7, #15]
}
 804a55c:	4618      	mov	r0, r3
 804a55e:	3710      	adds	r7, #16
 804a560:	46bd      	mov	sp, r7
 804a562:	bd80      	pop	{r7, pc}

0804a564 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 804a564:	b480      	push	{r7}
 804a566:	b083      	sub	sp, #12
 804a568:	af00      	add	r7, sp, #0
 804a56a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 804a56c:	2300      	movs	r3, #0
}
 804a56e:	4618      	mov	r0, r3
 804a570:	370c      	adds	r7, #12
 804a572:	46bd      	mov	sp, r7
 804a574:	f85d 7b04 	ldr.w	r7, [sp], #4
 804a578:	4770      	bx	lr

0804a57a <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 804a57a:	b580      	push	{r7, lr}
 804a57c:	b082      	sub	sp, #8
 804a57e:	af00      	add	r7, sp, #0
 804a580:	6078      	str	r0, [r7, #4]
 804a582:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 804a584:	687b      	ldr	r3, [r7, #4]
 804a586:	22a1      	movs	r2, #161	; 0xa1
 804a588:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 804a58a:	687b      	ldr	r3, [r7, #4]
 804a58c:	2221      	movs	r2, #33	; 0x21
 804a58e:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 804a590:	687b      	ldr	r3, [r7, #4]
 804a592:	2200      	movs	r2, #0
 804a594:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 804a596:	687b      	ldr	r3, [r7, #4]
 804a598:	2200      	movs	r2, #0
 804a59a:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 804a59c:	687b      	ldr	r3, [r7, #4]
 804a59e:	2207      	movs	r2, #7
 804a5a0:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 804a5a2:	683b      	ldr	r3, [r7, #0]
 804a5a4:	2207      	movs	r2, #7
 804a5a6:	4619      	mov	r1, r3
 804a5a8:	6878      	ldr	r0, [r7, #4]
 804a5aa:	f001 fa81 	bl	804bab0 <USBH_CtlReq>
 804a5ae:	4603      	mov	r3, r0
}
 804a5b0:	4618      	mov	r0, r3
 804a5b2:	3708      	adds	r7, #8
 804a5b4:	46bd      	mov	sp, r7
 804a5b6:	bd80      	pop	{r7, pc}

0804a5b8 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 804a5b8:	b580      	push	{r7, lr}
 804a5ba:	b082      	sub	sp, #8
 804a5bc:	af00      	add	r7, sp, #0
 804a5be:	6078      	str	r0, [r7, #4]
 804a5c0:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 804a5c2:	687b      	ldr	r3, [r7, #4]
 804a5c4:	2221      	movs	r2, #33	; 0x21
 804a5c6:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 804a5c8:	687b      	ldr	r3, [r7, #4]
 804a5ca:	2220      	movs	r2, #32
 804a5cc:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 804a5ce:	687b      	ldr	r3, [r7, #4]
 804a5d0:	2200      	movs	r2, #0
 804a5d2:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 804a5d4:	687b      	ldr	r3, [r7, #4]
 804a5d6:	2200      	movs	r2, #0
 804a5d8:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 804a5da:	687b      	ldr	r3, [r7, #4]
 804a5dc:	2207      	movs	r2, #7
 804a5de:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 804a5e0:	683b      	ldr	r3, [r7, #0]
 804a5e2:	2207      	movs	r2, #7
 804a5e4:	4619      	mov	r1, r3
 804a5e6:	6878      	ldr	r0, [r7, #4]
 804a5e8:	f001 fa62 	bl	804bab0 <USBH_CtlReq>
 804a5ec:	4603      	mov	r3, r0
}
 804a5ee:	4618      	mov	r0, r3
 804a5f0:	3708      	adds	r7, #8
 804a5f2:	46bd      	mov	sp, r7
 804a5f4:	bd80      	pop	{r7, pc}

0804a5f6 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 804a5f6:	b580      	push	{r7, lr}
 804a5f8:	b086      	sub	sp, #24
 804a5fa:	af02      	add	r7, sp, #8
 804a5fc:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 804a5fe:	687b      	ldr	r3, [r7, #4]
 804a600:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 804a604:	69db      	ldr	r3, [r3, #28]
 804a606:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 804a608:	2300      	movs	r3, #0
 804a60a:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 804a60c:	68fb      	ldr	r3, [r7, #12]
 804a60e:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 804a612:	2b01      	cmp	r3, #1
 804a614:	d002      	beq.n	804a61c <CDC_ProcessTransmission+0x26>
 804a616:	2b02      	cmp	r3, #2
 804a618:	d023      	beq.n	804a662 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 804a61a:	e05e      	b.n	804a6da <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 804a61c:	68fb      	ldr	r3, [r7, #12]
 804a61e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 804a620:	68fa      	ldr	r2, [r7, #12]
 804a622:	8b12      	ldrh	r2, [r2, #24]
 804a624:	4293      	cmp	r3, r2
 804a626:	d90b      	bls.n	804a640 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 804a628:	68fb      	ldr	r3, [r7, #12]
 804a62a:	69d9      	ldr	r1, [r3, #28]
 804a62c:	68fb      	ldr	r3, [r7, #12]
 804a62e:	8b1a      	ldrh	r2, [r3, #24]
 804a630:	68fb      	ldr	r3, [r7, #12]
 804a632:	7b5b      	ldrb	r3, [r3, #13]
 804a634:	2001      	movs	r0, #1
 804a636:	9000      	str	r0, [sp, #0]
 804a638:	6878      	ldr	r0, [r7, #4]
 804a63a:	f001 fc48 	bl	804bece <USBH_BulkSendData>
 804a63e:	e00b      	b.n	804a658 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 804a640:	68fb      	ldr	r3, [r7, #12]
 804a642:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 804a644:	68fb      	ldr	r3, [r7, #12]
 804a646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        (void)USBH_BulkSendData(phost,
 804a648:	b29a      	uxth	r2, r3
 804a64a:	68fb      	ldr	r3, [r7, #12]
 804a64c:	7b5b      	ldrb	r3, [r3, #13]
 804a64e:	2001      	movs	r0, #1
 804a650:	9000      	str	r0, [sp, #0]
 804a652:	6878      	ldr	r0, [r7, #4]
 804a654:	f001 fc3b 	bl	804bece <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 804a658:	68fb      	ldr	r3, [r7, #12]
 804a65a:	2202      	movs	r2, #2
 804a65c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 804a660:	e03b      	b.n	804a6da <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 804a662:	68fb      	ldr	r3, [r7, #12]
 804a664:	7b5b      	ldrb	r3, [r3, #13]
 804a666:	4619      	mov	r1, r3
 804a668:	6878      	ldr	r0, [r7, #4]
 804a66a:	f001 ff65 	bl	804c538 <USBH_LL_GetURBState>
 804a66e:	4603      	mov	r3, r0
 804a670:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 804a672:	7afb      	ldrb	r3, [r7, #11]
 804a674:	2b01      	cmp	r3, #1
 804a676:	d128      	bne.n	804a6ca <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 804a678:	68fb      	ldr	r3, [r7, #12]
 804a67a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 804a67c:	68fa      	ldr	r2, [r7, #12]
 804a67e:	8b12      	ldrh	r2, [r2, #24]
 804a680:	4293      	cmp	r3, r2
 804a682:	d90e      	bls.n	804a6a2 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 804a684:	68fb      	ldr	r3, [r7, #12]
 804a686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 804a688:	68fa      	ldr	r2, [r7, #12]
 804a68a:	8b12      	ldrh	r2, [r2, #24]
 804a68c:	1a9a      	subs	r2, r3, r2
 804a68e:	68fb      	ldr	r3, [r7, #12]
 804a690:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 804a692:	68fb      	ldr	r3, [r7, #12]
 804a694:	69db      	ldr	r3, [r3, #28]
 804a696:	68fa      	ldr	r2, [r7, #12]
 804a698:	8b12      	ldrh	r2, [r2, #24]
 804a69a:	441a      	add	r2, r3
 804a69c:	68fb      	ldr	r3, [r7, #12]
 804a69e:	61da      	str	r2, [r3, #28]
 804a6a0:	e002      	b.n	804a6a8 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 804a6a2:	68fb      	ldr	r3, [r7, #12]
 804a6a4:	2200      	movs	r2, #0
 804a6a6:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 804a6a8:	68fb      	ldr	r3, [r7, #12]
 804a6aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 804a6ac:	2b00      	cmp	r3, #0
 804a6ae:	d004      	beq.n	804a6ba <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 804a6b0:	68fb      	ldr	r3, [r7, #12]
 804a6b2:	2201      	movs	r2, #1
 804a6b4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 804a6b8:	e00e      	b.n	804a6d8 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 804a6ba:	68fb      	ldr	r3, [r7, #12]
 804a6bc:	2200      	movs	r2, #0
 804a6be:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 804a6c2:	6878      	ldr	r0, [r7, #4]
 804a6c4:	f000 f868 	bl	804a798 <USBH_CDC_TransmitCallback>
      break;
 804a6c8:	e006      	b.n	804a6d8 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 804a6ca:	7afb      	ldrb	r3, [r7, #11]
 804a6cc:	2b02      	cmp	r3, #2
 804a6ce:	d103      	bne.n	804a6d8 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 804a6d0:	68fb      	ldr	r3, [r7, #12]
 804a6d2:	2201      	movs	r2, #1
 804a6d4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 804a6d8:	bf00      	nop
  }
}
 804a6da:	bf00      	nop
 804a6dc:	3710      	adds	r7, #16
 804a6de:	46bd      	mov	sp, r7
 804a6e0:	bd80      	pop	{r7, pc}

0804a6e2 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 804a6e2:	b580      	push	{r7, lr}
 804a6e4:	b086      	sub	sp, #24
 804a6e6:	af00      	add	r7, sp, #0
 804a6e8:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 804a6ea:	687b      	ldr	r3, [r7, #4]
 804a6ec:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 804a6f0:	69db      	ldr	r3, [r3, #28]
 804a6f2:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 804a6f4:	2300      	movs	r3, #0
 804a6f6:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 804a6f8:	697b      	ldr	r3, [r7, #20]
 804a6fa:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 804a6fe:	2b03      	cmp	r3, #3
 804a700:	d002      	beq.n	804a708 <CDC_ProcessReception+0x26>
 804a702:	2b04      	cmp	r3, #4
 804a704:	d00e      	beq.n	804a724 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 804a706:	e043      	b.n	804a790 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 804a708:	697b      	ldr	r3, [r7, #20]
 804a70a:	6a19      	ldr	r1, [r3, #32]
 804a70c:	697b      	ldr	r3, [r7, #20]
 804a70e:	8b5a      	ldrh	r2, [r3, #26]
 804a710:	697b      	ldr	r3, [r7, #20]
 804a712:	7b1b      	ldrb	r3, [r3, #12]
 804a714:	6878      	ldr	r0, [r7, #4]
 804a716:	f001 fbff 	bl	804bf18 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 804a71a:	697b      	ldr	r3, [r7, #20]
 804a71c:	2204      	movs	r2, #4
 804a71e:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 804a722:	e035      	b.n	804a790 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 804a724:	697b      	ldr	r3, [r7, #20]
 804a726:	7b1b      	ldrb	r3, [r3, #12]
 804a728:	4619      	mov	r1, r3
 804a72a:	6878      	ldr	r0, [r7, #4]
 804a72c:	f001 ff04 	bl	804c538 <USBH_LL_GetURBState>
 804a730:	4603      	mov	r3, r0
 804a732:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 804a734:	7cfb      	ldrb	r3, [r7, #19]
 804a736:	2b01      	cmp	r3, #1
 804a738:	d129      	bne.n	804a78e <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 804a73a:	697b      	ldr	r3, [r7, #20]
 804a73c:	7b1b      	ldrb	r3, [r3, #12]
 804a73e:	4619      	mov	r1, r3
 804a740:	6878      	ldr	r0, [r7, #4]
 804a742:	f001 fe67 	bl	804c414 <USBH_LL_GetLastXferSize>
 804a746:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 804a748:	697b      	ldr	r3, [r7, #20]
 804a74a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 804a74c:	68fa      	ldr	r2, [r7, #12]
 804a74e:	429a      	cmp	r2, r3
 804a750:	d016      	beq.n	804a780 <CDC_ProcessReception+0x9e>
 804a752:	697b      	ldr	r3, [r7, #20]
 804a754:	8b5b      	ldrh	r3, [r3, #26]
 804a756:	461a      	mov	r2, r3
 804a758:	68fb      	ldr	r3, [r7, #12]
 804a75a:	4293      	cmp	r3, r2
 804a75c:	d910      	bls.n	804a780 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 804a75e:	697b      	ldr	r3, [r7, #20]
 804a760:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 804a762:	68fb      	ldr	r3, [r7, #12]
 804a764:	1ad2      	subs	r2, r2, r3
 804a766:	697b      	ldr	r3, [r7, #20]
 804a768:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 804a76a:	697b      	ldr	r3, [r7, #20]
 804a76c:	6a1a      	ldr	r2, [r3, #32]
 804a76e:	68fb      	ldr	r3, [r7, #12]
 804a770:	441a      	add	r2, r3
 804a772:	697b      	ldr	r3, [r7, #20]
 804a774:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 804a776:	697b      	ldr	r3, [r7, #20]
 804a778:	2203      	movs	r2, #3
 804a77a:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 804a77e:	e006      	b.n	804a78e <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 804a780:	697b      	ldr	r3, [r7, #20]
 804a782:	2200      	movs	r2, #0
 804a784:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 804a788:	6878      	ldr	r0, [r7, #4]
 804a78a:	f000 f80f 	bl	804a7ac <USBH_CDC_ReceiveCallback>
      break;
 804a78e:	bf00      	nop
  }
}
 804a790:	bf00      	nop
 804a792:	3718      	adds	r7, #24
 804a794:	46bd      	mov	sp, r7
 804a796:	bd80      	pop	{r7, pc}

0804a798 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 804a798:	b480      	push	{r7}
 804a79a:	b083      	sub	sp, #12
 804a79c:	af00      	add	r7, sp, #0
 804a79e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 804a7a0:	bf00      	nop
 804a7a2:	370c      	adds	r7, #12
 804a7a4:	46bd      	mov	sp, r7
 804a7a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 804a7aa:	4770      	bx	lr

0804a7ac <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 804a7ac:	b480      	push	{r7}
 804a7ae:	b083      	sub	sp, #12
 804a7b0:	af00      	add	r7, sp, #0
 804a7b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 804a7b4:	bf00      	nop
 804a7b6:	370c      	adds	r7, #12
 804a7b8:	46bd      	mov	sp, r7
 804a7ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 804a7be:	4770      	bx	lr

0804a7c0 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 804a7c0:	b480      	push	{r7}
 804a7c2:	b083      	sub	sp, #12
 804a7c4:	af00      	add	r7, sp, #0
 804a7c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 804a7c8:	bf00      	nop
 804a7ca:	370c      	adds	r7, #12
 804a7cc:	46bd      	mov	sp, r7
 804a7ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 804a7d2:	4770      	bx	lr

0804a7d4 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                               uint8_t id), uint8_t id)
{
 804a7d4:	b580      	push	{r7, lr}
 804a7d6:	b084      	sub	sp, #16
 804a7d8:	af00      	add	r7, sp, #0
 804a7da:	60f8      	str	r0, [r7, #12]
 804a7dc:	60b9      	str	r1, [r7, #8]
 804a7de:	4613      	mov	r3, r2
 804a7e0:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 804a7e2:	68fb      	ldr	r3, [r7, #12]
 804a7e4:	2b00      	cmp	r3, #0
 804a7e6:	d101      	bne.n	804a7ec <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 804a7e8:	2302      	movs	r3, #2
 804a7ea:	e029      	b.n	804a840 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 804a7ec:	68fb      	ldr	r3, [r7, #12]
 804a7ee:	79fa      	ldrb	r2, [r7, #7]
 804a7f0:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 804a7f4:	68fb      	ldr	r3, [r7, #12]
 804a7f6:	2200      	movs	r2, #0
 804a7f8:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 804a7fc:	68fb      	ldr	r3, [r7, #12]
 804a7fe:	2200      	movs	r2, #0
 804a800:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 804a804:	68f8      	ldr	r0, [r7, #12]
 804a806:	f000 f81f 	bl	804a848 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 804a80a:	68fb      	ldr	r3, [r7, #12]
 804a80c:	2200      	movs	r2, #0
 804a80e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 804a812:	68fb      	ldr	r3, [r7, #12]
 804a814:	2200      	movs	r2, #0
 804a816:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 804a81a:	68fb      	ldr	r3, [r7, #12]
 804a81c:	2200      	movs	r2, #0
 804a81e:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 804a822:	68fb      	ldr	r3, [r7, #12]
 804a824:	2200      	movs	r2, #0
 804a826:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 804a82a:	68bb      	ldr	r3, [r7, #8]
 804a82c:	2b00      	cmp	r3, #0
 804a82e:	d003      	beq.n	804a838 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 804a830:	68fb      	ldr	r3, [r7, #12]
 804a832:	68ba      	ldr	r2, [r7, #8]
 804a834:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 804a838:	68f8      	ldr	r0, [r7, #12]
 804a83a:	f001 fd2d 	bl	804c298 <USBH_LL_Init>

  return USBH_OK;
 804a83e:	2300      	movs	r3, #0
}
 804a840:	4618      	mov	r0, r3
 804a842:	3710      	adds	r7, #16
 804a844:	46bd      	mov	sp, r7
 804a846:	bd80      	pop	{r7, pc}

0804a848 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 804a848:	b480      	push	{r7}
 804a84a:	b085      	sub	sp, #20
 804a84c:	af00      	add	r7, sp, #0
 804a84e:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 804a850:	2300      	movs	r3, #0
 804a852:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 804a854:	2300      	movs	r3, #0
 804a856:	60fb      	str	r3, [r7, #12]
 804a858:	e009      	b.n	804a86e <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 804a85a:	687a      	ldr	r2, [r7, #4]
 804a85c:	68fb      	ldr	r3, [r7, #12]
 804a85e:	33e0      	adds	r3, #224	; 0xe0
 804a860:	009b      	lsls	r3, r3, #2
 804a862:	4413      	add	r3, r2
 804a864:	2200      	movs	r2, #0
 804a866:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 804a868:	68fb      	ldr	r3, [r7, #12]
 804a86a:	3301      	adds	r3, #1
 804a86c:	60fb      	str	r3, [r7, #12]
 804a86e:	68fb      	ldr	r3, [r7, #12]
 804a870:	2b0f      	cmp	r3, #15
 804a872:	d9f2      	bls.n	804a85a <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 804a874:	2300      	movs	r3, #0
 804a876:	60fb      	str	r3, [r7, #12]
 804a878:	e009      	b.n	804a88e <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 804a87a:	687a      	ldr	r2, [r7, #4]
 804a87c:	68fb      	ldr	r3, [r7, #12]
 804a87e:	4413      	add	r3, r2
 804a880:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 804a884:	2200      	movs	r2, #0
 804a886:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 804a888:	68fb      	ldr	r3, [r7, #12]
 804a88a:	3301      	adds	r3, #1
 804a88c:	60fb      	str	r3, [r7, #12]
 804a88e:	68fb      	ldr	r3, [r7, #12]
 804a890:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 804a894:	d3f1      	bcc.n	804a87a <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 804a896:	687b      	ldr	r3, [r7, #4]
 804a898:	2200      	movs	r2, #0
 804a89a:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 804a89c:	687b      	ldr	r3, [r7, #4]
 804a89e:	2200      	movs	r2, #0
 804a8a0:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 804a8a2:	687b      	ldr	r3, [r7, #4]
 804a8a4:	2201      	movs	r2, #1
 804a8a6:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 804a8a8:	687b      	ldr	r3, [r7, #4]
 804a8aa:	2200      	movs	r2, #0
 804a8ac:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 804a8b0:	687b      	ldr	r3, [r7, #4]
 804a8b2:	2201      	movs	r2, #1
 804a8b4:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 804a8b6:	687b      	ldr	r3, [r7, #4]
 804a8b8:	2240      	movs	r2, #64	; 0x40
 804a8ba:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 804a8bc:	687b      	ldr	r3, [r7, #4]
 804a8be:	2200      	movs	r2, #0
 804a8c0:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 804a8c2:	687b      	ldr	r3, [r7, #4]
 804a8c4:	2200      	movs	r2, #0
 804a8c6:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 804a8ca:	687b      	ldr	r3, [r7, #4]
 804a8cc:	2201      	movs	r2, #1
 804a8ce:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 804a8d2:	687b      	ldr	r3, [r7, #4]
 804a8d4:	2200      	movs	r2, #0
 804a8d6:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 804a8da:	687b      	ldr	r3, [r7, #4]
 804a8dc:	2200      	movs	r2, #0
 804a8de:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 804a8e2:	2300      	movs	r3, #0
}
 804a8e4:	4618      	mov	r0, r3
 804a8e6:	3714      	adds	r7, #20
 804a8e8:	46bd      	mov	sp, r7
 804a8ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 804a8ee:	4770      	bx	lr

0804a8f0 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 804a8f0:	b480      	push	{r7}
 804a8f2:	b085      	sub	sp, #20
 804a8f4:	af00      	add	r7, sp, #0
 804a8f6:	6078      	str	r0, [r7, #4]
 804a8f8:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 804a8fa:	2300      	movs	r3, #0
 804a8fc:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 804a8fe:	683b      	ldr	r3, [r7, #0]
 804a900:	2b00      	cmp	r3, #0
 804a902:	d016      	beq.n	804a932 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 804a904:	687b      	ldr	r3, [r7, #4]
 804a906:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 804a90a:	2b00      	cmp	r3, #0
 804a90c:	d10e      	bne.n	804a92c <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 804a90e:	687b      	ldr	r3, [r7, #4]
 804a910:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 804a914:	1c59      	adds	r1, r3, #1
 804a916:	687a      	ldr	r2, [r7, #4]
 804a918:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 804a91c:	687a      	ldr	r2, [r7, #4]
 804a91e:	33de      	adds	r3, #222	; 0xde
 804a920:	6839      	ldr	r1, [r7, #0]
 804a922:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 804a926:	2300      	movs	r3, #0
 804a928:	73fb      	strb	r3, [r7, #15]
 804a92a:	e004      	b.n	804a936 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 804a92c:	2302      	movs	r3, #2
 804a92e:	73fb      	strb	r3, [r7, #15]
 804a930:	e001      	b.n	804a936 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 804a932:	2302      	movs	r3, #2
 804a934:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 804a936:	7bfb      	ldrb	r3, [r7, #15]
}
 804a938:	4618      	mov	r0, r3
 804a93a:	3714      	adds	r7, #20
 804a93c:	46bd      	mov	sp, r7
 804a93e:	f85d 7b04 	ldr.w	r7, [sp], #4
 804a942:	4770      	bx	lr

0804a944 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 804a944:	b480      	push	{r7}
 804a946:	b085      	sub	sp, #20
 804a948:	af00      	add	r7, sp, #0
 804a94a:	6078      	str	r0, [r7, #4]
 804a94c:	460b      	mov	r3, r1
 804a94e:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 804a950:	2300      	movs	r3, #0
 804a952:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 804a954:	687b      	ldr	r3, [r7, #4]
 804a956:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 804a95a:	78fa      	ldrb	r2, [r7, #3]
 804a95c:	429a      	cmp	r2, r3
 804a95e:	d204      	bcs.n	804a96a <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 804a960:	687b      	ldr	r3, [r7, #4]
 804a962:	78fa      	ldrb	r2, [r7, #3]
 804a964:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 804a968:	e001      	b.n	804a96e <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 804a96a:	2302      	movs	r3, #2
 804a96c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 804a96e:	7bfb      	ldrb	r3, [r7, #15]
}
 804a970:	4618      	mov	r0, r3
 804a972:	3714      	adds	r7, #20
 804a974:	46bd      	mov	sp, r7
 804a976:	f85d 7b04 	ldr.w	r7, [sp], #4
 804a97a:	4770      	bx	lr

0804a97c <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 804a97c:	b480      	push	{r7}
 804a97e:	b087      	sub	sp, #28
 804a980:	af00      	add	r7, sp, #0
 804a982:	6078      	str	r0, [r7, #4]
 804a984:	4608      	mov	r0, r1
 804a986:	4611      	mov	r1, r2
 804a988:	461a      	mov	r2, r3
 804a98a:	4603      	mov	r3, r0
 804a98c:	70fb      	strb	r3, [r7, #3]
 804a98e:	460b      	mov	r3, r1
 804a990:	70bb      	strb	r3, [r7, #2]
 804a992:	4613      	mov	r3, r2
 804a994:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 804a996:	2300      	movs	r3, #0
 804a998:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 804a99a:	2300      	movs	r3, #0
 804a99c:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 804a99e:	687b      	ldr	r3, [r7, #4]
 804a9a0:	f503 734e 	add.w	r3, r3, #824	; 0x338
 804a9a4:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 804a9a6:	e025      	b.n	804a9f4 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 804a9a8:	7dfb      	ldrb	r3, [r7, #23]
 804a9aa:	221a      	movs	r2, #26
 804a9ac:	fb02 f303 	mul.w	r3, r2, r3
 804a9b0:	3308      	adds	r3, #8
 804a9b2:	68fa      	ldr	r2, [r7, #12]
 804a9b4:	4413      	add	r3, r2
 804a9b6:	3302      	adds	r3, #2
 804a9b8:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 804a9ba:	693b      	ldr	r3, [r7, #16]
 804a9bc:	795b      	ldrb	r3, [r3, #5]
 804a9be:	78fa      	ldrb	r2, [r7, #3]
 804a9c0:	429a      	cmp	r2, r3
 804a9c2:	d002      	beq.n	804a9ca <USBH_FindInterface+0x4e>
 804a9c4:	78fb      	ldrb	r3, [r7, #3]
 804a9c6:	2bff      	cmp	r3, #255	; 0xff
 804a9c8:	d111      	bne.n	804a9ee <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 804a9ca:	693b      	ldr	r3, [r7, #16]
 804a9cc:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 804a9ce:	78ba      	ldrb	r2, [r7, #2]
 804a9d0:	429a      	cmp	r2, r3
 804a9d2:	d002      	beq.n	804a9da <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 804a9d4:	78bb      	ldrb	r3, [r7, #2]
 804a9d6:	2bff      	cmp	r3, #255	; 0xff
 804a9d8:	d109      	bne.n	804a9ee <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 804a9da:	693b      	ldr	r3, [r7, #16]
 804a9dc:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 804a9de:	787a      	ldrb	r2, [r7, #1]
 804a9e0:	429a      	cmp	r2, r3
 804a9e2:	d002      	beq.n	804a9ea <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 804a9e4:	787b      	ldrb	r3, [r7, #1]
 804a9e6:	2bff      	cmp	r3, #255	; 0xff
 804a9e8:	d101      	bne.n	804a9ee <USBH_FindInterface+0x72>
    {
      return  if_ix;
 804a9ea:	7dfb      	ldrb	r3, [r7, #23]
 804a9ec:	e006      	b.n	804a9fc <USBH_FindInterface+0x80>
    }
    if_ix++;
 804a9ee:	7dfb      	ldrb	r3, [r7, #23]
 804a9f0:	3301      	adds	r3, #1
 804a9f2:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 804a9f4:	7dfb      	ldrb	r3, [r7, #23]
 804a9f6:	2b01      	cmp	r3, #1
 804a9f8:	d9d6      	bls.n	804a9a8 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 804a9fa:	23ff      	movs	r3, #255	; 0xff
}
 804a9fc:	4618      	mov	r0, r3
 804a9fe:	371c      	adds	r7, #28
 804aa00:	46bd      	mov	sp, r7
 804aa02:	f85d 7b04 	ldr.w	r7, [sp], #4
 804aa06:	4770      	bx	lr

0804aa08 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 804aa08:	b580      	push	{r7, lr}
 804aa0a:	b082      	sub	sp, #8
 804aa0c:	af00      	add	r7, sp, #0
 804aa0e:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 804aa10:	6878      	ldr	r0, [r7, #4]
 804aa12:	f001 fc87 	bl	804c324 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 804aa16:	2101      	movs	r1, #1
 804aa18:	6878      	ldr	r0, [r7, #4]
 804aa1a:	f001 fda0 	bl	804c55e <USBH_LL_DriverVBUS>

  return USBH_OK;
 804aa1e:	2300      	movs	r3, #0
}
 804aa20:	4618      	mov	r0, r3
 804aa22:	3708      	adds	r7, #8
 804aa24:	46bd      	mov	sp, r7
 804aa26:	bd80      	pop	{r7, pc}

0804aa28 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 804aa28:	b580      	push	{r7, lr}
 804aa2a:	b088      	sub	sp, #32
 804aa2c:	af04      	add	r7, sp, #16
 804aa2e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 804aa30:	2302      	movs	r3, #2
 804aa32:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 804aa34:	2300      	movs	r3, #0
 804aa36:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 804aa38:	687b      	ldr	r3, [r7, #4]
 804aa3a:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 804aa3e:	b2db      	uxtb	r3, r3
 804aa40:	2b01      	cmp	r3, #1
 804aa42:	d102      	bne.n	804aa4a <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 804aa44:	687b      	ldr	r3, [r7, #4]
 804aa46:	2203      	movs	r2, #3
 804aa48:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 804aa4a:	687b      	ldr	r3, [r7, #4]
 804aa4c:	781b      	ldrb	r3, [r3, #0]
 804aa4e:	b2db      	uxtb	r3, r3
 804aa50:	2b0b      	cmp	r3, #11
 804aa52:	f200 81be 	bhi.w	804add2 <USBH_Process+0x3aa>
 804aa56:	a201      	add	r2, pc, #4	; (adr r2, 804aa5c <USBH_Process+0x34>)
 804aa58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 804aa5c:	0804aa8d 	.word	0x0804aa8d
 804aa60:	0804aabf 	.word	0x0804aabf
 804aa64:	0804ab27 	.word	0x0804ab27
 804aa68:	0804ad6d 	.word	0x0804ad6d
 804aa6c:	0804add3 	.word	0x0804add3
 804aa70:	0804abcb 	.word	0x0804abcb
 804aa74:	0804ad13 	.word	0x0804ad13
 804aa78:	0804ac01 	.word	0x0804ac01
 804aa7c:	0804ac21 	.word	0x0804ac21
 804aa80:	0804ac41 	.word	0x0804ac41
 804aa84:	0804ac85 	.word	0x0804ac85
 804aa88:	0804ad55 	.word	0x0804ad55
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 804aa8c:	687b      	ldr	r3, [r7, #4]
 804aa8e:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 804aa92:	b2db      	uxtb	r3, r3
 804aa94:	2b00      	cmp	r3, #0
 804aa96:	f000 819e 	beq.w	804add6 <USBH_Process+0x3ae>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 804aa9a:	687b      	ldr	r3, [r7, #4]
 804aa9c:	2201      	movs	r2, #1
 804aa9e:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 804aaa0:	20c8      	movs	r0, #200	; 0xc8
 804aaa2:	f001 fda3 	bl	804c5ec <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 804aaa6:	6878      	ldr	r0, [r7, #4]
 804aaa8:	f001 fc99 	bl	804c3de <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 804aaac:	687b      	ldr	r3, [r7, #4]
 804aaae:	2200      	movs	r2, #0
 804aab0:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 804aab4:	687b      	ldr	r3, [r7, #4]
 804aab6:	2200      	movs	r2, #0
 804aab8:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 804aabc:	e18b      	b.n	804add6 <USBH_Process+0x3ae>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 804aabe:	687b      	ldr	r3, [r7, #4]
 804aac0:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 804aac4:	2b01      	cmp	r3, #1
 804aac6:	d107      	bne.n	804aad8 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 804aac8:	687b      	ldr	r3, [r7, #4]
 804aaca:	2200      	movs	r2, #0
 804aacc:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 804aad0:	687b      	ldr	r3, [r7, #4]
 804aad2:	2202      	movs	r2, #2
 804aad4:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 804aad6:	e18d      	b.n	804adf4 <USBH_Process+0x3cc>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 804aad8:	687b      	ldr	r3, [r7, #4]
 804aada:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 804aade:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 804aae2:	d914      	bls.n	804ab0e <USBH_Process+0xe6>
          phost->device.RstCnt++;
 804aae4:	687b      	ldr	r3, [r7, #4]
 804aae6:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 804aaea:	3301      	adds	r3, #1
 804aaec:	b2da      	uxtb	r2, r3
 804aaee:	687b      	ldr	r3, [r7, #4]
 804aaf0:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 804aaf4:	687b      	ldr	r3, [r7, #4]
 804aaf6:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 804aafa:	2b03      	cmp	r3, #3
 804aafc:	d903      	bls.n	804ab06 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 804aafe:	687b      	ldr	r3, [r7, #4]
 804ab00:	220d      	movs	r2, #13
 804ab02:	701a      	strb	r2, [r3, #0]
      break;
 804ab04:	e176      	b.n	804adf4 <USBH_Process+0x3cc>
            phost->gState = HOST_IDLE;
 804ab06:	687b      	ldr	r3, [r7, #4]
 804ab08:	2200      	movs	r2, #0
 804ab0a:	701a      	strb	r2, [r3, #0]
      break;
 804ab0c:	e172      	b.n	804adf4 <USBH_Process+0x3cc>
          phost->Timeout += 10U;
 804ab0e:	687b      	ldr	r3, [r7, #4]
 804ab10:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 804ab14:	f103 020a 	add.w	r2, r3, #10
 804ab18:	687b      	ldr	r3, [r7, #4]
 804ab1a:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 804ab1e:	200a      	movs	r0, #10
 804ab20:	f001 fd64 	bl	804c5ec <USBH_Delay>
      break;
 804ab24:	e166      	b.n	804adf4 <USBH_Process+0x3cc>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 804ab26:	687b      	ldr	r3, [r7, #4]
 804ab28:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 804ab2c:	2b00      	cmp	r3, #0
 804ab2e:	d005      	beq.n	804ab3c <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 804ab30:	687b      	ldr	r3, [r7, #4]
 804ab32:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 804ab36:	2104      	movs	r1, #4
 804ab38:	6878      	ldr	r0, [r7, #4]
 804ab3a:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 804ab3c:	2064      	movs	r0, #100	; 0x64
 804ab3e:	f001 fd55 	bl	804c5ec <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 804ab42:	6878      	ldr	r0, [r7, #4]
 804ab44:	f001 fc24 	bl	804c390 <USBH_LL_GetSpeed>
 804ab48:	4603      	mov	r3, r0
 804ab4a:	461a      	mov	r2, r3
 804ab4c:	687b      	ldr	r3, [r7, #4]
 804ab4e:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 804ab52:	687b      	ldr	r3, [r7, #4]
 804ab54:	2205      	movs	r2, #5
 804ab56:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 804ab58:	2100      	movs	r1, #0
 804ab5a:	6878      	ldr	r0, [r7, #4]
 804ab5c:	f001 fa29 	bl	804bfb2 <USBH_AllocPipe>
 804ab60:	4603      	mov	r3, r0
 804ab62:	461a      	mov	r2, r3
 804ab64:	687b      	ldr	r3, [r7, #4]
 804ab66:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 804ab68:	2180      	movs	r1, #128	; 0x80
 804ab6a:	6878      	ldr	r0, [r7, #4]
 804ab6c:	f001 fa21 	bl	804bfb2 <USBH_AllocPipe>
 804ab70:	4603      	mov	r3, r0
 804ab72:	461a      	mov	r2, r3
 804ab74:	687b      	ldr	r3, [r7, #4]
 804ab76:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 804ab78:	687b      	ldr	r3, [r7, #4]
 804ab7a:	7919      	ldrb	r1, [r3, #4]
 804ab7c:	687b      	ldr	r3, [r7, #4]
 804ab7e:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 804ab82:	687b      	ldr	r3, [r7, #4]
 804ab84:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 804ab88:	687a      	ldr	r2, [r7, #4]
 804ab8a:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 804ab8c:	b292      	uxth	r2, r2
 804ab8e:	9202      	str	r2, [sp, #8]
 804ab90:	2200      	movs	r2, #0
 804ab92:	9201      	str	r2, [sp, #4]
 804ab94:	9300      	str	r3, [sp, #0]
 804ab96:	4603      	mov	r3, r0
 804ab98:	2280      	movs	r2, #128	; 0x80
 804ab9a:	6878      	ldr	r0, [r7, #4]
 804ab9c:	f001 f9da 	bl	804bf54 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 804aba0:	687b      	ldr	r3, [r7, #4]
 804aba2:	7959      	ldrb	r1, [r3, #5]
 804aba4:	687b      	ldr	r3, [r7, #4]
 804aba6:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 804abaa:	687b      	ldr	r3, [r7, #4]
 804abac:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 804abb0:	687a      	ldr	r2, [r7, #4]
 804abb2:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 804abb4:	b292      	uxth	r2, r2
 804abb6:	9202      	str	r2, [sp, #8]
 804abb8:	2200      	movs	r2, #0
 804abba:	9201      	str	r2, [sp, #4]
 804abbc:	9300      	str	r3, [sp, #0]
 804abbe:	4603      	mov	r3, r0
 804abc0:	2200      	movs	r2, #0
 804abc2:	6878      	ldr	r0, [r7, #4]
 804abc4:	f001 f9c6 	bl	804bf54 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 804abc8:	e114      	b.n	804adf4 <USBH_Process+0x3cc>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 804abca:	6878      	ldr	r0, [r7, #4]
 804abcc:	f000 f918 	bl	804ae00 <USBH_HandleEnum>
 804abd0:	4603      	mov	r3, r0
 804abd2:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 804abd4:	7bbb      	ldrb	r3, [r7, #14]
 804abd6:	b2db      	uxtb	r3, r3
 804abd8:	2b00      	cmp	r3, #0
 804abda:	f040 80fe 	bne.w	804adda <USBH_Process+0x3b2>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 804abde:	687b      	ldr	r3, [r7, #4]
 804abe0:	2200      	movs	r2, #0
 804abe2:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 804abe6:	687b      	ldr	r3, [r7, #4]
 804abe8:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 804abec:	2b01      	cmp	r3, #1
 804abee:	d103      	bne.n	804abf8 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 804abf0:	687b      	ldr	r3, [r7, #4]
 804abf2:	2208      	movs	r2, #8
 804abf4:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 804abf6:	e0f0      	b.n	804adda <USBH_Process+0x3b2>
          phost->gState = HOST_INPUT;
 804abf8:	687b      	ldr	r3, [r7, #4]
 804abfa:	2207      	movs	r2, #7
 804abfc:	701a      	strb	r2, [r3, #0]
      break;
 804abfe:	e0ec      	b.n	804adda <USBH_Process+0x3b2>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 804ac00:	687b      	ldr	r3, [r7, #4]
 804ac02:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 804ac06:	2b00      	cmp	r3, #0
 804ac08:	f000 80e9 	beq.w	804adde <USBH_Process+0x3b6>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 804ac0c:	687b      	ldr	r3, [r7, #4]
 804ac0e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 804ac12:	2101      	movs	r1, #1
 804ac14:	6878      	ldr	r0, [r7, #4]
 804ac16:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 804ac18:	687b      	ldr	r3, [r7, #4]
 804ac1a:	2208      	movs	r2, #8
 804ac1c:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 804ac1e:	e0de      	b.n	804adde <USBH_Process+0x3b6>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 804ac20:	687b      	ldr	r3, [r7, #4]
 804ac22:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 804ac26:	b29b      	uxth	r3, r3
 804ac28:	4619      	mov	r1, r3
 804ac2a:	6878      	ldr	r0, [r7, #4]
 804ac2c:	f000 fc2c 	bl	804b488 <USBH_SetCfg>
 804ac30:	4603      	mov	r3, r0
 804ac32:	2b00      	cmp	r3, #0
 804ac34:	f040 80d5 	bne.w	804ade2 <USBH_Process+0x3ba>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 804ac38:	687b      	ldr	r3, [r7, #4]
 804ac3a:	2209      	movs	r2, #9
 804ac3c:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 804ac3e:	e0d0      	b.n	804ade2 <USBH_Process+0x3ba>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 804ac40:	687b      	ldr	r3, [r7, #4]
 804ac42:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 804ac46:	f003 0320 	and.w	r3, r3, #32
 804ac4a:	2b00      	cmp	r3, #0
 804ac4c:	d016      	beq.n	804ac7c <USBH_Process+0x254>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 804ac4e:	2101      	movs	r1, #1
 804ac50:	6878      	ldr	r0, [r7, #4]
 804ac52:	f000 fc3c 	bl	804b4ce <USBH_SetFeature>
 804ac56:	4603      	mov	r3, r0
 804ac58:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 804ac5a:	7bbb      	ldrb	r3, [r7, #14]
 804ac5c:	b2db      	uxtb	r3, r3
 804ac5e:	2b00      	cmp	r3, #0
 804ac60:	d103      	bne.n	804ac6a <USBH_Process+0x242>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 804ac62:	687b      	ldr	r3, [r7, #4]
 804ac64:	220a      	movs	r2, #10
 804ac66:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 804ac68:	e0bd      	b.n	804ade6 <USBH_Process+0x3be>
        else if (status == USBH_NOT_SUPPORTED)
 804ac6a:	7bbb      	ldrb	r3, [r7, #14]
 804ac6c:	b2db      	uxtb	r3, r3
 804ac6e:	2b03      	cmp	r3, #3
 804ac70:	f040 80b9 	bne.w	804ade6 <USBH_Process+0x3be>
          phost->gState = HOST_CHECK_CLASS;
 804ac74:	687b      	ldr	r3, [r7, #4]
 804ac76:	220a      	movs	r2, #10
 804ac78:	701a      	strb	r2, [r3, #0]
      break;
 804ac7a:	e0b4      	b.n	804ade6 <USBH_Process+0x3be>
        phost->gState = HOST_CHECK_CLASS;
 804ac7c:	687b      	ldr	r3, [r7, #4]
 804ac7e:	220a      	movs	r2, #10
 804ac80:	701a      	strb	r2, [r3, #0]
      break;
 804ac82:	e0b0      	b.n	804ade6 <USBH_Process+0x3be>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 804ac84:	687b      	ldr	r3, [r7, #4]
 804ac86:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 804ac8a:	2b00      	cmp	r3, #0
 804ac8c:	f000 80ad 	beq.w	804adea <USBH_Process+0x3c2>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 804ac90:	687b      	ldr	r3, [r7, #4]
 804ac92:	2200      	movs	r2, #0
 804ac94:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 804ac98:	2300      	movs	r3, #0
 804ac9a:	73fb      	strb	r3, [r7, #15]
 804ac9c:	e016      	b.n	804accc <USBH_Process+0x2a4>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 804ac9e:	7bfa      	ldrb	r2, [r7, #15]
 804aca0:	687b      	ldr	r3, [r7, #4]
 804aca2:	32de      	adds	r2, #222	; 0xde
 804aca4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 804aca8:	791a      	ldrb	r2, [r3, #4]
 804acaa:	687b      	ldr	r3, [r7, #4]
 804acac:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 804acb0:	429a      	cmp	r2, r3
 804acb2:	d108      	bne.n	804acc6 <USBH_Process+0x29e>
          {
            phost->pActiveClass = phost->pClass[idx];
 804acb4:	7bfa      	ldrb	r2, [r7, #15]
 804acb6:	687b      	ldr	r3, [r7, #4]
 804acb8:	32de      	adds	r2, #222	; 0xde
 804acba:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 804acbe:	687b      	ldr	r3, [r7, #4]
 804acc0:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 804acc4:	e005      	b.n	804acd2 <USBH_Process+0x2aa>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 804acc6:	7bfb      	ldrb	r3, [r7, #15]
 804acc8:	3301      	adds	r3, #1
 804acca:	73fb      	strb	r3, [r7, #15]
 804accc:	7bfb      	ldrb	r3, [r7, #15]
 804acce:	2b00      	cmp	r3, #0
 804acd0:	d0e5      	beq.n	804ac9e <USBH_Process+0x276>
          }
        }

        if (phost->pActiveClass != NULL)
 804acd2:	687b      	ldr	r3, [r7, #4]
 804acd4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 804acd8:	2b00      	cmp	r3, #0
 804acda:	d016      	beq.n	804ad0a <USBH_Process+0x2e2>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 804acdc:	687b      	ldr	r3, [r7, #4]
 804acde:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 804ace2:	689b      	ldr	r3, [r3, #8]
 804ace4:	6878      	ldr	r0, [r7, #4]
 804ace6:	4798      	blx	r3
 804ace8:	4603      	mov	r3, r0
 804acea:	2b00      	cmp	r3, #0
 804acec:	d109      	bne.n	804ad02 <USBH_Process+0x2da>
          {
            phost->gState = HOST_CLASS_REQUEST;
 804acee:	687b      	ldr	r3, [r7, #4]
 804acf0:	2206      	movs	r2, #6
 804acf2:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 804acf4:	687b      	ldr	r3, [r7, #4]
 804acf6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 804acfa:	2103      	movs	r1, #3
 804acfc:	6878      	ldr	r0, [r7, #4]
 804acfe:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 804ad00:	e073      	b.n	804adea <USBH_Process+0x3c2>
            phost->gState = HOST_ABORT_STATE;
 804ad02:	687b      	ldr	r3, [r7, #4]
 804ad04:	220d      	movs	r2, #13
 804ad06:	701a      	strb	r2, [r3, #0]
      break;
 804ad08:	e06f      	b.n	804adea <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 804ad0a:	687b      	ldr	r3, [r7, #4]
 804ad0c:	220d      	movs	r2, #13
 804ad0e:	701a      	strb	r2, [r3, #0]
      break;
 804ad10:	e06b      	b.n	804adea <USBH_Process+0x3c2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 804ad12:	687b      	ldr	r3, [r7, #4]
 804ad14:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 804ad18:	2b00      	cmp	r3, #0
 804ad1a:	d017      	beq.n	804ad4c <USBH_Process+0x324>
      {
        status = phost->pActiveClass->Requests(phost);
 804ad1c:	687b      	ldr	r3, [r7, #4]
 804ad1e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 804ad22:	691b      	ldr	r3, [r3, #16]
 804ad24:	6878      	ldr	r0, [r7, #4]
 804ad26:	4798      	blx	r3
 804ad28:	4603      	mov	r3, r0
 804ad2a:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 804ad2c:	7bbb      	ldrb	r3, [r7, #14]
 804ad2e:	b2db      	uxtb	r3, r3
 804ad30:	2b00      	cmp	r3, #0
 804ad32:	d103      	bne.n	804ad3c <USBH_Process+0x314>
        {
          phost->gState = HOST_CLASS;
 804ad34:	687b      	ldr	r3, [r7, #4]
 804ad36:	220b      	movs	r2, #11
 804ad38:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 804ad3a:	e058      	b.n	804adee <USBH_Process+0x3c6>
        else if (status == USBH_FAIL)
 804ad3c:	7bbb      	ldrb	r3, [r7, #14]
 804ad3e:	b2db      	uxtb	r3, r3
 804ad40:	2b02      	cmp	r3, #2
 804ad42:	d154      	bne.n	804adee <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 804ad44:	687b      	ldr	r3, [r7, #4]
 804ad46:	220d      	movs	r2, #13
 804ad48:	701a      	strb	r2, [r3, #0]
      break;
 804ad4a:	e050      	b.n	804adee <USBH_Process+0x3c6>
        phost->gState = HOST_ABORT_STATE;
 804ad4c:	687b      	ldr	r3, [r7, #4]
 804ad4e:	220d      	movs	r2, #13
 804ad50:	701a      	strb	r2, [r3, #0]
      break;
 804ad52:	e04c      	b.n	804adee <USBH_Process+0x3c6>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 804ad54:	687b      	ldr	r3, [r7, #4]
 804ad56:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 804ad5a:	2b00      	cmp	r3, #0
 804ad5c:	d049      	beq.n	804adf2 <USBH_Process+0x3ca>
      {
        phost->pActiveClass->BgndProcess(phost);
 804ad5e:	687b      	ldr	r3, [r7, #4]
 804ad60:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 804ad64:	695b      	ldr	r3, [r3, #20]
 804ad66:	6878      	ldr	r0, [r7, #4]
 804ad68:	4798      	blx	r3
      }
      break;
 804ad6a:	e042      	b.n	804adf2 <USBH_Process+0x3ca>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 804ad6c:	687b      	ldr	r3, [r7, #4]
 804ad6e:	2200      	movs	r2, #0
 804ad70:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 804ad74:	6878      	ldr	r0, [r7, #4]
 804ad76:	f7ff fd67 	bl	804a848 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 804ad7a:	687b      	ldr	r3, [r7, #4]
 804ad7c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 804ad80:	2b00      	cmp	r3, #0
 804ad82:	d009      	beq.n	804ad98 <USBH_Process+0x370>
      {
        phost->pActiveClass->DeInit(phost);
 804ad84:	687b      	ldr	r3, [r7, #4]
 804ad86:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 804ad8a:	68db      	ldr	r3, [r3, #12]
 804ad8c:	6878      	ldr	r0, [r7, #4]
 804ad8e:	4798      	blx	r3
        phost->pActiveClass = NULL;
 804ad90:	687b      	ldr	r3, [r7, #4]
 804ad92:	2200      	movs	r2, #0
 804ad94:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 804ad98:	687b      	ldr	r3, [r7, #4]
 804ad9a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 804ad9e:	2b00      	cmp	r3, #0
 804ada0:	d005      	beq.n	804adae <USBH_Process+0x386>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 804ada2:	687b      	ldr	r3, [r7, #4]
 804ada4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 804ada8:	2105      	movs	r1, #5
 804adaa:	6878      	ldr	r0, [r7, #4]
 804adac:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 804adae:	687b      	ldr	r3, [r7, #4]
 804adb0:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 804adb4:	b2db      	uxtb	r3, r3
 804adb6:	2b01      	cmp	r3, #1
 804adb8:	d107      	bne.n	804adca <USBH_Process+0x3a2>
      {
        phost->device.is_ReEnumerated = 0U;
 804adba:	687b      	ldr	r3, [r7, #4]
 804adbc:	2200      	movs	r2, #0
 804adbe:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 804adc2:	6878      	ldr	r0, [r7, #4]
 804adc4:	f7ff fe20 	bl	804aa08 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 804adc8:	e014      	b.n	804adf4 <USBH_Process+0x3cc>
        (void)USBH_LL_Start(phost);
 804adca:	6878      	ldr	r0, [r7, #4]
 804adcc:	f001 faaa 	bl	804c324 <USBH_LL_Start>
      break;
 804add0:	e010      	b.n	804adf4 <USBH_Process+0x3cc>

    case HOST_ABORT_STATE:
    default :
      break;
 804add2:	bf00      	nop
 804add4:	e00e      	b.n	804adf4 <USBH_Process+0x3cc>
      break;
 804add6:	bf00      	nop
 804add8:	e00c      	b.n	804adf4 <USBH_Process+0x3cc>
      break;
 804adda:	bf00      	nop
 804addc:	e00a      	b.n	804adf4 <USBH_Process+0x3cc>
    break;
 804adde:	bf00      	nop
 804ade0:	e008      	b.n	804adf4 <USBH_Process+0x3cc>
      break;
 804ade2:	bf00      	nop
 804ade4:	e006      	b.n	804adf4 <USBH_Process+0x3cc>
      break;
 804ade6:	bf00      	nop
 804ade8:	e004      	b.n	804adf4 <USBH_Process+0x3cc>
      break;
 804adea:	bf00      	nop
 804adec:	e002      	b.n	804adf4 <USBH_Process+0x3cc>
      break;
 804adee:	bf00      	nop
 804adf0:	e000      	b.n	804adf4 <USBH_Process+0x3cc>
      break;
 804adf2:	bf00      	nop
  }
  return USBH_OK;
 804adf4:	2300      	movs	r3, #0
}
 804adf6:	4618      	mov	r0, r3
 804adf8:	3710      	adds	r7, #16
 804adfa:	46bd      	mov	sp, r7
 804adfc:	bd80      	pop	{r7, pc}
 804adfe:	bf00      	nop

0804ae00 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 804ae00:	b580      	push	{r7, lr}
 804ae02:	b088      	sub	sp, #32
 804ae04:	af04      	add	r7, sp, #16
 804ae06:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 804ae08:	2301      	movs	r3, #1
 804ae0a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 804ae0c:	2301      	movs	r3, #1
 804ae0e:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 804ae10:	687b      	ldr	r3, [r7, #4]
 804ae12:	785b      	ldrb	r3, [r3, #1]
 804ae14:	2b07      	cmp	r3, #7
 804ae16:	f200 81c1 	bhi.w	804b19c <USBH_HandleEnum+0x39c>
 804ae1a:	a201      	add	r2, pc, #4	; (adr r2, 804ae20 <USBH_HandleEnum+0x20>)
 804ae1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 804ae20:	0804ae41 	.word	0x0804ae41
 804ae24:	0804aeff 	.word	0x0804aeff
 804ae28:	0804af69 	.word	0x0804af69
 804ae2c:	0804aff7 	.word	0x0804aff7
 804ae30:	0804b061 	.word	0x0804b061
 804ae34:	0804b0d1 	.word	0x0804b0d1
 804ae38:	0804b117 	.word	0x0804b117
 804ae3c:	0804b15d 	.word	0x0804b15d
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 804ae40:	2108      	movs	r1, #8
 804ae42:	6878      	ldr	r0, [r7, #4]
 804ae44:	f000 fa50 	bl	804b2e8 <USBH_Get_DevDesc>
 804ae48:	4603      	mov	r3, r0
 804ae4a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 804ae4c:	7bbb      	ldrb	r3, [r7, #14]
 804ae4e:	2b00      	cmp	r3, #0
 804ae50:	d130      	bne.n	804aeb4 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 804ae52:	687b      	ldr	r3, [r7, #4]
 804ae54:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 804ae58:	687b      	ldr	r3, [r7, #4]
 804ae5a:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 804ae5c:	687b      	ldr	r3, [r7, #4]
 804ae5e:	2201      	movs	r2, #1
 804ae60:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 804ae62:	687b      	ldr	r3, [r7, #4]
 804ae64:	7919      	ldrb	r1, [r3, #4]
 804ae66:	687b      	ldr	r3, [r7, #4]
 804ae68:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 804ae6c:	687b      	ldr	r3, [r7, #4]
 804ae6e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 804ae72:	687a      	ldr	r2, [r7, #4]
 804ae74:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 804ae76:	b292      	uxth	r2, r2
 804ae78:	9202      	str	r2, [sp, #8]
 804ae7a:	2200      	movs	r2, #0
 804ae7c:	9201      	str	r2, [sp, #4]
 804ae7e:	9300      	str	r3, [sp, #0]
 804ae80:	4603      	mov	r3, r0
 804ae82:	2280      	movs	r2, #128	; 0x80
 804ae84:	6878      	ldr	r0, [r7, #4]
 804ae86:	f001 f865 	bl	804bf54 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 804ae8a:	687b      	ldr	r3, [r7, #4]
 804ae8c:	7959      	ldrb	r1, [r3, #5]
 804ae8e:	687b      	ldr	r3, [r7, #4]
 804ae90:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 804ae94:	687b      	ldr	r3, [r7, #4]
 804ae96:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 804ae9a:	687a      	ldr	r2, [r7, #4]
 804ae9c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 804ae9e:	b292      	uxth	r2, r2
 804aea0:	9202      	str	r2, [sp, #8]
 804aea2:	2200      	movs	r2, #0
 804aea4:	9201      	str	r2, [sp, #4]
 804aea6:	9300      	str	r3, [sp, #0]
 804aea8:	4603      	mov	r3, r0
 804aeaa:	2200      	movs	r2, #0
 804aeac:	6878      	ldr	r0, [r7, #4]
 804aeae:	f001 f851 	bl	804bf54 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 804aeb2:	e175      	b.n	804b1a0 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 804aeb4:	7bbb      	ldrb	r3, [r7, #14]
 804aeb6:	2b03      	cmp	r3, #3
 804aeb8:	f040 8172 	bne.w	804b1a0 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 804aebc:	687b      	ldr	r3, [r7, #4]
 804aebe:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 804aec2:	3301      	adds	r3, #1
 804aec4:	b2da      	uxtb	r2, r3
 804aec6:	687b      	ldr	r3, [r7, #4]
 804aec8:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 804aecc:	687b      	ldr	r3, [r7, #4]
 804aece:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 804aed2:	2b03      	cmp	r3, #3
 804aed4:	d903      	bls.n	804aede <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 804aed6:	687b      	ldr	r3, [r7, #4]
 804aed8:	220d      	movs	r2, #13
 804aeda:	701a      	strb	r2, [r3, #0]
      break;
 804aedc:	e160      	b.n	804b1a0 <USBH_HandleEnum+0x3a0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 804aede:	687b      	ldr	r3, [r7, #4]
 804aee0:	795b      	ldrb	r3, [r3, #5]
 804aee2:	4619      	mov	r1, r3
 804aee4:	6878      	ldr	r0, [r7, #4]
 804aee6:	f001 f885 	bl	804bff4 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 804aeea:	687b      	ldr	r3, [r7, #4]
 804aeec:	791b      	ldrb	r3, [r3, #4]
 804aeee:	4619      	mov	r1, r3
 804aef0:	6878      	ldr	r0, [r7, #4]
 804aef2:	f001 f87f 	bl	804bff4 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 804aef6:	687b      	ldr	r3, [r7, #4]
 804aef8:	2200      	movs	r2, #0
 804aefa:	701a      	strb	r2, [r3, #0]
      break;
 804aefc:	e150      	b.n	804b1a0 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 804aefe:	2112      	movs	r1, #18
 804af00:	6878      	ldr	r0, [r7, #4]
 804af02:	f000 f9f1 	bl	804b2e8 <USBH_Get_DevDesc>
 804af06:	4603      	mov	r3, r0
 804af08:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 804af0a:	7bbb      	ldrb	r3, [r7, #14]
 804af0c:	2b00      	cmp	r3, #0
 804af0e:	d103      	bne.n	804af18 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 804af10:	687b      	ldr	r3, [r7, #4]
 804af12:	2202      	movs	r2, #2
 804af14:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 804af16:	e145      	b.n	804b1a4 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 804af18:	7bbb      	ldrb	r3, [r7, #14]
 804af1a:	2b03      	cmp	r3, #3
 804af1c:	f040 8142 	bne.w	804b1a4 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 804af20:	687b      	ldr	r3, [r7, #4]
 804af22:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 804af26:	3301      	adds	r3, #1
 804af28:	b2da      	uxtb	r2, r3
 804af2a:	687b      	ldr	r3, [r7, #4]
 804af2c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 804af30:	687b      	ldr	r3, [r7, #4]
 804af32:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 804af36:	2b03      	cmp	r3, #3
 804af38:	d903      	bls.n	804af42 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 804af3a:	687b      	ldr	r3, [r7, #4]
 804af3c:	220d      	movs	r2, #13
 804af3e:	701a      	strb	r2, [r3, #0]
      break;
 804af40:	e130      	b.n	804b1a4 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 804af42:	687b      	ldr	r3, [r7, #4]
 804af44:	795b      	ldrb	r3, [r3, #5]
 804af46:	4619      	mov	r1, r3
 804af48:	6878      	ldr	r0, [r7, #4]
 804af4a:	f001 f853 	bl	804bff4 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 804af4e:	687b      	ldr	r3, [r7, #4]
 804af50:	791b      	ldrb	r3, [r3, #4]
 804af52:	4619      	mov	r1, r3
 804af54:	6878      	ldr	r0, [r7, #4]
 804af56:	f001 f84d 	bl	804bff4 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 804af5a:	687b      	ldr	r3, [r7, #4]
 804af5c:	2200      	movs	r2, #0
 804af5e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 804af60:	687b      	ldr	r3, [r7, #4]
 804af62:	2200      	movs	r2, #0
 804af64:	701a      	strb	r2, [r3, #0]
      break;
 804af66:	e11d      	b.n	804b1a4 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 804af68:	2101      	movs	r1, #1
 804af6a:	6878      	ldr	r0, [r7, #4]
 804af6c:	f000 fa68 	bl	804b440 <USBH_SetAddress>
 804af70:	4603      	mov	r3, r0
 804af72:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 804af74:	7bbb      	ldrb	r3, [r7, #14]
 804af76:	2b00      	cmp	r3, #0
 804af78:	d132      	bne.n	804afe0 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 804af7a:	2002      	movs	r0, #2
 804af7c:	f001 fb36 	bl	804c5ec <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 804af80:	687b      	ldr	r3, [r7, #4]
 804af82:	2201      	movs	r2, #1
 804af84:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 804af88:	687b      	ldr	r3, [r7, #4]
 804af8a:	2203      	movs	r2, #3
 804af8c:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 804af8e:	687b      	ldr	r3, [r7, #4]
 804af90:	7919      	ldrb	r1, [r3, #4]
 804af92:	687b      	ldr	r3, [r7, #4]
 804af94:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 804af98:	687b      	ldr	r3, [r7, #4]
 804af9a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 804af9e:	687a      	ldr	r2, [r7, #4]
 804afa0:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 804afa2:	b292      	uxth	r2, r2
 804afa4:	9202      	str	r2, [sp, #8]
 804afa6:	2200      	movs	r2, #0
 804afa8:	9201      	str	r2, [sp, #4]
 804afaa:	9300      	str	r3, [sp, #0]
 804afac:	4603      	mov	r3, r0
 804afae:	2280      	movs	r2, #128	; 0x80
 804afb0:	6878      	ldr	r0, [r7, #4]
 804afb2:	f000 ffcf 	bl	804bf54 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 804afb6:	687b      	ldr	r3, [r7, #4]
 804afb8:	7959      	ldrb	r1, [r3, #5]
 804afba:	687b      	ldr	r3, [r7, #4]
 804afbc:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 804afc0:	687b      	ldr	r3, [r7, #4]
 804afc2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 804afc6:	687a      	ldr	r2, [r7, #4]
 804afc8:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 804afca:	b292      	uxth	r2, r2
 804afcc:	9202      	str	r2, [sp, #8]
 804afce:	2200      	movs	r2, #0
 804afd0:	9201      	str	r2, [sp, #4]
 804afd2:	9300      	str	r3, [sp, #0]
 804afd4:	4603      	mov	r3, r0
 804afd6:	2200      	movs	r2, #0
 804afd8:	6878      	ldr	r0, [r7, #4]
 804afda:	f000 ffbb 	bl	804bf54 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 804afde:	e0e3      	b.n	804b1a8 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 804afe0:	7bbb      	ldrb	r3, [r7, #14]
 804afe2:	2b03      	cmp	r3, #3
 804afe4:	f040 80e0 	bne.w	804b1a8 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 804afe8:	687b      	ldr	r3, [r7, #4]
 804afea:	220d      	movs	r2, #13
 804afec:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 804afee:	687b      	ldr	r3, [r7, #4]
 804aff0:	2200      	movs	r2, #0
 804aff2:	705a      	strb	r2, [r3, #1]
      break;
 804aff4:	e0d8      	b.n	804b1a8 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 804aff6:	2109      	movs	r1, #9
 804aff8:	6878      	ldr	r0, [r7, #4]
 804affa:	f000 f99d 	bl	804b338 <USBH_Get_CfgDesc>
 804affe:	4603      	mov	r3, r0
 804b000:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 804b002:	7bbb      	ldrb	r3, [r7, #14]
 804b004:	2b00      	cmp	r3, #0
 804b006:	d103      	bne.n	804b010 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 804b008:	687b      	ldr	r3, [r7, #4]
 804b00a:	2204      	movs	r2, #4
 804b00c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 804b00e:	e0cd      	b.n	804b1ac <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 804b010:	7bbb      	ldrb	r3, [r7, #14]
 804b012:	2b03      	cmp	r3, #3
 804b014:	f040 80ca 	bne.w	804b1ac <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 804b018:	687b      	ldr	r3, [r7, #4]
 804b01a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 804b01e:	3301      	adds	r3, #1
 804b020:	b2da      	uxtb	r2, r3
 804b022:	687b      	ldr	r3, [r7, #4]
 804b024:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 804b028:	687b      	ldr	r3, [r7, #4]
 804b02a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 804b02e:	2b03      	cmp	r3, #3
 804b030:	d903      	bls.n	804b03a <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 804b032:	687b      	ldr	r3, [r7, #4]
 804b034:	220d      	movs	r2, #13
 804b036:	701a      	strb	r2, [r3, #0]
      break;
 804b038:	e0b8      	b.n	804b1ac <USBH_HandleEnum+0x3ac>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 804b03a:	687b      	ldr	r3, [r7, #4]
 804b03c:	795b      	ldrb	r3, [r3, #5]
 804b03e:	4619      	mov	r1, r3
 804b040:	6878      	ldr	r0, [r7, #4]
 804b042:	f000 ffd7 	bl	804bff4 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 804b046:	687b      	ldr	r3, [r7, #4]
 804b048:	791b      	ldrb	r3, [r3, #4]
 804b04a:	4619      	mov	r1, r3
 804b04c:	6878      	ldr	r0, [r7, #4]
 804b04e:	f000 ffd1 	bl	804bff4 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 804b052:	687b      	ldr	r3, [r7, #4]
 804b054:	2200      	movs	r2, #0
 804b056:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 804b058:	687b      	ldr	r3, [r7, #4]
 804b05a:	2200      	movs	r2, #0
 804b05c:	701a      	strb	r2, [r3, #0]
      break;
 804b05e:	e0a5      	b.n	804b1ac <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 804b060:	687b      	ldr	r3, [r7, #4]
 804b062:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 804b066:	4619      	mov	r1, r3
 804b068:	6878      	ldr	r0, [r7, #4]
 804b06a:	f000 f965 	bl	804b338 <USBH_Get_CfgDesc>
 804b06e:	4603      	mov	r3, r0
 804b070:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 804b072:	7bbb      	ldrb	r3, [r7, #14]
 804b074:	2b00      	cmp	r3, #0
 804b076:	d103      	bne.n	804b080 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 804b078:	687b      	ldr	r3, [r7, #4]
 804b07a:	2205      	movs	r2, #5
 804b07c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 804b07e:	e097      	b.n	804b1b0 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 804b080:	7bbb      	ldrb	r3, [r7, #14]
 804b082:	2b03      	cmp	r3, #3
 804b084:	f040 8094 	bne.w	804b1b0 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 804b088:	687b      	ldr	r3, [r7, #4]
 804b08a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 804b08e:	3301      	adds	r3, #1
 804b090:	b2da      	uxtb	r2, r3
 804b092:	687b      	ldr	r3, [r7, #4]
 804b094:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 804b098:	687b      	ldr	r3, [r7, #4]
 804b09a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 804b09e:	2b03      	cmp	r3, #3
 804b0a0:	d903      	bls.n	804b0aa <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 804b0a2:	687b      	ldr	r3, [r7, #4]
 804b0a4:	220d      	movs	r2, #13
 804b0a6:	701a      	strb	r2, [r3, #0]
      break;
 804b0a8:	e082      	b.n	804b1b0 <USBH_HandleEnum+0x3b0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 804b0aa:	687b      	ldr	r3, [r7, #4]
 804b0ac:	795b      	ldrb	r3, [r3, #5]
 804b0ae:	4619      	mov	r1, r3
 804b0b0:	6878      	ldr	r0, [r7, #4]
 804b0b2:	f000 ff9f 	bl	804bff4 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 804b0b6:	687b      	ldr	r3, [r7, #4]
 804b0b8:	791b      	ldrb	r3, [r3, #4]
 804b0ba:	4619      	mov	r1, r3
 804b0bc:	6878      	ldr	r0, [r7, #4]
 804b0be:	f000 ff99 	bl	804bff4 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 804b0c2:	687b      	ldr	r3, [r7, #4]
 804b0c4:	2200      	movs	r2, #0
 804b0c6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 804b0c8:	687b      	ldr	r3, [r7, #4]
 804b0ca:	2200      	movs	r2, #0
 804b0cc:	701a      	strb	r2, [r3, #0]
      break;
 804b0ce:	e06f      	b.n	804b1b0 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 804b0d0:	687b      	ldr	r3, [r7, #4]
 804b0d2:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 804b0d6:	2b00      	cmp	r3, #0
 804b0d8:	d019      	beq.n	804b10e <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 804b0da:	687b      	ldr	r3, [r7, #4]
 804b0dc:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 804b0e0:	687b      	ldr	r3, [r7, #4]
 804b0e2:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 804b0e6:	23ff      	movs	r3, #255	; 0xff
 804b0e8:	6878      	ldr	r0, [r7, #4]
 804b0ea:	f000 f949 	bl	804b380 <USBH_Get_StringDesc>
 804b0ee:	4603      	mov	r3, r0
 804b0f0:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 804b0f2:	7bbb      	ldrb	r3, [r7, #14]
 804b0f4:	2b00      	cmp	r3, #0
 804b0f6:	d103      	bne.n	804b100 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 804b0f8:	687b      	ldr	r3, [r7, #4]
 804b0fa:	2206      	movs	r2, #6
 804b0fc:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 804b0fe:	e059      	b.n	804b1b4 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 804b100:	7bbb      	ldrb	r3, [r7, #14]
 804b102:	2b03      	cmp	r3, #3
 804b104:	d156      	bne.n	804b1b4 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 804b106:	687b      	ldr	r3, [r7, #4]
 804b108:	2206      	movs	r2, #6
 804b10a:	705a      	strb	r2, [r3, #1]
      break;
 804b10c:	e052      	b.n	804b1b4 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 804b10e:	687b      	ldr	r3, [r7, #4]
 804b110:	2206      	movs	r2, #6
 804b112:	705a      	strb	r2, [r3, #1]
      break;
 804b114:	e04e      	b.n	804b1b4 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 804b116:	687b      	ldr	r3, [r7, #4]
 804b118:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 804b11c:	2b00      	cmp	r3, #0
 804b11e:	d019      	beq.n	804b154 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 804b120:	687b      	ldr	r3, [r7, #4]
 804b122:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 804b126:	687b      	ldr	r3, [r7, #4]
 804b128:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 804b12c:	23ff      	movs	r3, #255	; 0xff
 804b12e:	6878      	ldr	r0, [r7, #4]
 804b130:	f000 f926 	bl	804b380 <USBH_Get_StringDesc>
 804b134:	4603      	mov	r3, r0
 804b136:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 804b138:	7bbb      	ldrb	r3, [r7, #14]
 804b13a:	2b00      	cmp	r3, #0
 804b13c:	d103      	bne.n	804b146 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 804b13e:	687b      	ldr	r3, [r7, #4]
 804b140:	2207      	movs	r2, #7
 804b142:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 804b144:	e038      	b.n	804b1b8 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 804b146:	7bbb      	ldrb	r3, [r7, #14]
 804b148:	2b03      	cmp	r3, #3
 804b14a:	d135      	bne.n	804b1b8 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 804b14c:	687b      	ldr	r3, [r7, #4]
 804b14e:	2207      	movs	r2, #7
 804b150:	705a      	strb	r2, [r3, #1]
      break;
 804b152:	e031      	b.n	804b1b8 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 804b154:	687b      	ldr	r3, [r7, #4]
 804b156:	2207      	movs	r2, #7
 804b158:	705a      	strb	r2, [r3, #1]
      break;
 804b15a:	e02d      	b.n	804b1b8 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 804b15c:	687b      	ldr	r3, [r7, #4]
 804b15e:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 804b162:	2b00      	cmp	r3, #0
 804b164:	d017      	beq.n	804b196 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 804b166:	687b      	ldr	r3, [r7, #4]
 804b168:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 804b16c:	687b      	ldr	r3, [r7, #4]
 804b16e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 804b172:	23ff      	movs	r3, #255	; 0xff
 804b174:	6878      	ldr	r0, [r7, #4]
 804b176:	f000 f903 	bl	804b380 <USBH_Get_StringDesc>
 804b17a:	4603      	mov	r3, r0
 804b17c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 804b17e:	7bbb      	ldrb	r3, [r7, #14]
 804b180:	2b00      	cmp	r3, #0
 804b182:	d102      	bne.n	804b18a <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 804b184:	2300      	movs	r3, #0
 804b186:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 804b188:	e018      	b.n	804b1bc <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 804b18a:	7bbb      	ldrb	r3, [r7, #14]
 804b18c:	2b03      	cmp	r3, #3
 804b18e:	d115      	bne.n	804b1bc <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 804b190:	2300      	movs	r3, #0
 804b192:	73fb      	strb	r3, [r7, #15]
      break;
 804b194:	e012      	b.n	804b1bc <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 804b196:	2300      	movs	r3, #0
 804b198:	73fb      	strb	r3, [r7, #15]
      break;
 804b19a:	e00f      	b.n	804b1bc <USBH_HandleEnum+0x3bc>

    default:
      break;
 804b19c:	bf00      	nop
 804b19e:	e00e      	b.n	804b1be <USBH_HandleEnum+0x3be>
      break;
 804b1a0:	bf00      	nop
 804b1a2:	e00c      	b.n	804b1be <USBH_HandleEnum+0x3be>
      break;
 804b1a4:	bf00      	nop
 804b1a6:	e00a      	b.n	804b1be <USBH_HandleEnum+0x3be>
      break;
 804b1a8:	bf00      	nop
 804b1aa:	e008      	b.n	804b1be <USBH_HandleEnum+0x3be>
      break;
 804b1ac:	bf00      	nop
 804b1ae:	e006      	b.n	804b1be <USBH_HandleEnum+0x3be>
      break;
 804b1b0:	bf00      	nop
 804b1b2:	e004      	b.n	804b1be <USBH_HandleEnum+0x3be>
      break;
 804b1b4:	bf00      	nop
 804b1b6:	e002      	b.n	804b1be <USBH_HandleEnum+0x3be>
      break;
 804b1b8:	bf00      	nop
 804b1ba:	e000      	b.n	804b1be <USBH_HandleEnum+0x3be>
      break;
 804b1bc:	bf00      	nop
  }
  return Status;
 804b1be:	7bfb      	ldrb	r3, [r7, #15]
}
 804b1c0:	4618      	mov	r0, r3
 804b1c2:	3710      	adds	r7, #16
 804b1c4:	46bd      	mov	sp, r7
 804b1c6:	bd80      	pop	{r7, pc}

0804b1c8 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 804b1c8:	b480      	push	{r7}
 804b1ca:	b083      	sub	sp, #12
 804b1cc:	af00      	add	r7, sp, #0
 804b1ce:	6078      	str	r0, [r7, #4]
 804b1d0:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 804b1d2:	687b      	ldr	r3, [r7, #4]
 804b1d4:	683a      	ldr	r2, [r7, #0]
 804b1d6:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 804b1da:	bf00      	nop
 804b1dc:	370c      	adds	r7, #12
 804b1de:	46bd      	mov	sp, r7
 804b1e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 804b1e4:	4770      	bx	lr

0804b1e6 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 804b1e6:	b580      	push	{r7, lr}
 804b1e8:	b082      	sub	sp, #8
 804b1ea:	af00      	add	r7, sp, #0
 804b1ec:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 804b1ee:	687b      	ldr	r3, [r7, #4]
 804b1f0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 804b1f4:	1c5a      	adds	r2, r3, #1
 804b1f6:	687b      	ldr	r3, [r7, #4]
 804b1f8:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 804b1fc:	6878      	ldr	r0, [r7, #4]
 804b1fe:	f000 f804 	bl	804b20a <USBH_HandleSof>
}
 804b202:	bf00      	nop
 804b204:	3708      	adds	r7, #8
 804b206:	46bd      	mov	sp, r7
 804b208:	bd80      	pop	{r7, pc}

0804b20a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 804b20a:	b580      	push	{r7, lr}
 804b20c:	b082      	sub	sp, #8
 804b20e:	af00      	add	r7, sp, #0
 804b210:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 804b212:	687b      	ldr	r3, [r7, #4]
 804b214:	781b      	ldrb	r3, [r3, #0]
 804b216:	b2db      	uxtb	r3, r3
 804b218:	2b0b      	cmp	r3, #11
 804b21a:	d10a      	bne.n	804b232 <USBH_HandleSof+0x28>
 804b21c:	687b      	ldr	r3, [r7, #4]
 804b21e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 804b222:	2b00      	cmp	r3, #0
 804b224:	d005      	beq.n	804b232 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 804b226:	687b      	ldr	r3, [r7, #4]
 804b228:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 804b22c:	699b      	ldr	r3, [r3, #24]
 804b22e:	6878      	ldr	r0, [r7, #4]
 804b230:	4798      	blx	r3
  }
}
 804b232:	bf00      	nop
 804b234:	3708      	adds	r7, #8
 804b236:	46bd      	mov	sp, r7
 804b238:	bd80      	pop	{r7, pc}

0804b23a <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 804b23a:	b480      	push	{r7}
 804b23c:	b083      	sub	sp, #12
 804b23e:	af00      	add	r7, sp, #0
 804b240:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 804b242:	687b      	ldr	r3, [r7, #4]
 804b244:	2201      	movs	r2, #1
 804b246:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 804b24a:	bf00      	nop
}
 804b24c:	370c      	adds	r7, #12
 804b24e:	46bd      	mov	sp, r7
 804b250:	f85d 7b04 	ldr.w	r7, [sp], #4
 804b254:	4770      	bx	lr

0804b256 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 804b256:	b480      	push	{r7}
 804b258:	b083      	sub	sp, #12
 804b25a:	af00      	add	r7, sp, #0
 804b25c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 804b25e:	687b      	ldr	r3, [r7, #4]
 804b260:	2200      	movs	r2, #0
 804b262:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 804b266:	bf00      	nop
}
 804b268:	370c      	adds	r7, #12
 804b26a:	46bd      	mov	sp, r7
 804b26c:	f85d 7b04 	ldr.w	r7, [sp], #4
 804b270:	4770      	bx	lr

0804b272 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 804b272:	b480      	push	{r7}
 804b274:	b083      	sub	sp, #12
 804b276:	af00      	add	r7, sp, #0
 804b278:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 804b27a:	687b      	ldr	r3, [r7, #4]
 804b27c:	2201      	movs	r2, #1
 804b27e:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 804b282:	687b      	ldr	r3, [r7, #4]
 804b284:	2200      	movs	r2, #0
 804b286:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 804b28a:	687b      	ldr	r3, [r7, #4]
 804b28c:	2200      	movs	r2, #0
 804b28e:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 804b292:	2300      	movs	r3, #0
}
 804b294:	4618      	mov	r0, r3
 804b296:	370c      	adds	r7, #12
 804b298:	46bd      	mov	sp, r7
 804b29a:	f85d 7b04 	ldr.w	r7, [sp], #4
 804b29e:	4770      	bx	lr

0804b2a0 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 804b2a0:	b580      	push	{r7, lr}
 804b2a2:	b082      	sub	sp, #8
 804b2a4:	af00      	add	r7, sp, #0
 804b2a6:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 804b2a8:	687b      	ldr	r3, [r7, #4]
 804b2aa:	2201      	movs	r2, #1
 804b2ac:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 804b2b0:	687b      	ldr	r3, [r7, #4]
 804b2b2:	2200      	movs	r2, #0
 804b2b4:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 804b2b8:	687b      	ldr	r3, [r7, #4]
 804b2ba:	2200      	movs	r2, #0
 804b2bc:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 804b2c0:	6878      	ldr	r0, [r7, #4]
 804b2c2:	f001 f84a 	bl	804c35a <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 804b2c6:	687b      	ldr	r3, [r7, #4]
 804b2c8:	791b      	ldrb	r3, [r3, #4]
 804b2ca:	4619      	mov	r1, r3
 804b2cc:	6878      	ldr	r0, [r7, #4]
 804b2ce:	f000 fe91 	bl	804bff4 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 804b2d2:	687b      	ldr	r3, [r7, #4]
 804b2d4:	795b      	ldrb	r3, [r3, #5]
 804b2d6:	4619      	mov	r1, r3
 804b2d8:	6878      	ldr	r0, [r7, #4]
 804b2da:	f000 fe8b 	bl	804bff4 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 804b2de:	2300      	movs	r3, #0
}
 804b2e0:	4618      	mov	r0, r3
 804b2e2:	3708      	adds	r7, #8
 804b2e4:	46bd      	mov	sp, r7
 804b2e6:	bd80      	pop	{r7, pc}

0804b2e8 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 804b2e8:	b580      	push	{r7, lr}
 804b2ea:	b086      	sub	sp, #24
 804b2ec:	af02      	add	r7, sp, #8
 804b2ee:	6078      	str	r0, [r7, #4]
 804b2f0:	460b      	mov	r3, r1
 804b2f2:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data,
 804b2f4:	687b      	ldr	r3, [r7, #4]
 804b2f6:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 804b2fa:	78fb      	ldrb	r3, [r7, #3]
 804b2fc:	b29b      	uxth	r3, r3
 804b2fe:	9300      	str	r3, [sp, #0]
 804b300:	4613      	mov	r3, r2
 804b302:	f44f 7280 	mov.w	r2, #256	; 0x100
 804b306:	2100      	movs	r1, #0
 804b308:	6878      	ldr	r0, [r7, #4]
 804b30a:	f000 f864 	bl	804b3d6 <USBH_GetDescriptor>
 804b30e:	4603      	mov	r3, r0
 804b310:	73fb      	strb	r3, [r7, #15]
                              (uint16_t)length);

  if (status == USBH_OK)
 804b312:	7bfb      	ldrb	r3, [r7, #15]
 804b314:	2b00      	cmp	r3, #0
 804b316:	d10a      	bne.n	804b32e <USBH_Get_DevDesc+0x46>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 804b318:	687b      	ldr	r3, [r7, #4]
 804b31a:	f203 3026 	addw	r0, r3, #806	; 0x326
 804b31e:	687b      	ldr	r3, [r7, #4]
 804b320:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 804b324:	78fa      	ldrb	r2, [r7, #3]
 804b326:	b292      	uxth	r2, r2
 804b328:	4619      	mov	r1, r3
 804b32a:	f000 f918 	bl	804b55e <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 804b32e:	7bfb      	ldrb	r3, [r7, #15]
}
 804b330:	4618      	mov	r0, r3
 804b332:	3710      	adds	r7, #16
 804b334:	46bd      	mov	sp, r7
 804b336:	bd80      	pop	{r7, pc}

0804b338 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 804b338:	b580      	push	{r7, lr}
 804b33a:	b086      	sub	sp, #24
 804b33c:	af02      	add	r7, sp, #8
 804b33e:	6078      	str	r0, [r7, #4]
 804b340:	460b      	mov	r3, r1
 804b342:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 804b344:	687b      	ldr	r3, [r7, #4]
 804b346:	331c      	adds	r3, #28
 804b348:	60bb      	str	r3, [r7, #8]

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 804b34a:	887b      	ldrh	r3, [r7, #2]
 804b34c:	9300      	str	r3, [sp, #0]
 804b34e:	68bb      	ldr	r3, [r7, #8]
 804b350:	f44f 7200 	mov.w	r2, #512	; 0x200
 804b354:	2100      	movs	r1, #0
 804b356:	6878      	ldr	r0, [r7, #4]
 804b358:	f000 f83d 	bl	804b3d6 <USBH_GetDescriptor>
 804b35c:	4603      	mov	r3, r0
 804b35e:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 804b360:	7bfb      	ldrb	r3, [r7, #15]
 804b362:	2b00      	cmp	r3, #0
 804b364:	d107      	bne.n	804b376 <USBH_Get_CfgDesc+0x3e>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 804b366:	887b      	ldrh	r3, [r7, #2]
 804b368:	461a      	mov	r2, r3
 804b36a:	68b9      	ldr	r1, [r7, #8]
 804b36c:	6878      	ldr	r0, [r7, #4]
 804b36e:	f000 f987 	bl	804b680 <USBH_ParseCfgDesc>
 804b372:	4603      	mov	r3, r0
 804b374:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 804b376:	7bfb      	ldrb	r3, [r7, #15]
}
 804b378:	4618      	mov	r0, r3
 804b37a:	3710      	adds	r7, #16
 804b37c:	46bd      	mov	sp, r7
 804b37e:	bd80      	pop	{r7, pc}

0804b380 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 804b380:	b580      	push	{r7, lr}
 804b382:	b088      	sub	sp, #32
 804b384:	af02      	add	r7, sp, #8
 804b386:	60f8      	str	r0, [r7, #12]
 804b388:	607a      	str	r2, [r7, #4]
 804b38a:	461a      	mov	r2, r3
 804b38c:	460b      	mov	r3, r1
 804b38e:	72fb      	strb	r3, [r7, #11]
 804b390:	4613      	mov	r3, r2
 804b392:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
 804b394:	7afb      	ldrb	r3, [r7, #11]
 804b396:	b29b      	uxth	r3, r3
 804b398:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 804b39c:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 804b39e:	68fb      	ldr	r3, [r7, #12]
 804b3a0:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 804b3a4:	893b      	ldrh	r3, [r7, #8]
 804b3a6:	9300      	str	r3, [sp, #0]
 804b3a8:	460b      	mov	r3, r1
 804b3aa:	2100      	movs	r1, #0
 804b3ac:	68f8      	ldr	r0, [r7, #12]
 804b3ae:	f000 f812 	bl	804b3d6 <USBH_GetDescriptor>
 804b3b2:	4603      	mov	r3, r0
 804b3b4:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 804b3b6:	7dfb      	ldrb	r3, [r7, #23]
 804b3b8:	2b00      	cmp	r3, #0
 804b3ba:	d107      	bne.n	804b3cc <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 804b3bc:	68fb      	ldr	r3, [r7, #12]
 804b3be:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 804b3c2:	893a      	ldrh	r2, [r7, #8]
 804b3c4:	6879      	ldr	r1, [r7, #4]
 804b3c6:	4618      	mov	r0, r3
 804b3c8:	f000 fb24 	bl	804ba14 <USBH_ParseStringDesc>
  }

  return status;
 804b3cc:	7dfb      	ldrb	r3, [r7, #23]
}
 804b3ce:	4618      	mov	r0, r3
 804b3d0:	3718      	adds	r7, #24
 804b3d2:	46bd      	mov	sp, r7
 804b3d4:	bd80      	pop	{r7, pc}

0804b3d6 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 804b3d6:	b580      	push	{r7, lr}
 804b3d8:	b084      	sub	sp, #16
 804b3da:	af00      	add	r7, sp, #0
 804b3dc:	60f8      	str	r0, [r7, #12]
 804b3de:	607b      	str	r3, [r7, #4]
 804b3e0:	460b      	mov	r3, r1
 804b3e2:	72fb      	strb	r3, [r7, #11]
 804b3e4:	4613      	mov	r3, r2
 804b3e6:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 804b3e8:	68fb      	ldr	r3, [r7, #12]
 804b3ea:	789b      	ldrb	r3, [r3, #2]
 804b3ec:	2b01      	cmp	r3, #1
 804b3ee:	d11c      	bne.n	804b42a <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 804b3f0:	7afb      	ldrb	r3, [r7, #11]
 804b3f2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 804b3f6:	b2da      	uxtb	r2, r3
 804b3f8:	68fb      	ldr	r3, [r7, #12]
 804b3fa:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 804b3fc:	68fb      	ldr	r3, [r7, #12]
 804b3fe:	2206      	movs	r2, #6
 804b400:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 804b402:	68fb      	ldr	r3, [r7, #12]
 804b404:	893a      	ldrh	r2, [r7, #8]
 804b406:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 804b408:	893b      	ldrh	r3, [r7, #8]
 804b40a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 804b40e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 804b412:	d104      	bne.n	804b41e <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 804b414:	68fb      	ldr	r3, [r7, #12]
 804b416:	f240 4209 	movw	r2, #1033	; 0x409
 804b41a:	829a      	strh	r2, [r3, #20]
 804b41c:	e002      	b.n	804b424 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 804b41e:	68fb      	ldr	r3, [r7, #12]
 804b420:	2200      	movs	r2, #0
 804b422:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 804b424:	68fb      	ldr	r3, [r7, #12]
 804b426:	8b3a      	ldrh	r2, [r7, #24]
 804b428:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 804b42a:	8b3b      	ldrh	r3, [r7, #24]
 804b42c:	461a      	mov	r2, r3
 804b42e:	6879      	ldr	r1, [r7, #4]
 804b430:	68f8      	ldr	r0, [r7, #12]
 804b432:	f000 fb3d 	bl	804bab0 <USBH_CtlReq>
 804b436:	4603      	mov	r3, r0
}
 804b438:	4618      	mov	r0, r3
 804b43a:	3710      	adds	r7, #16
 804b43c:	46bd      	mov	sp, r7
 804b43e:	bd80      	pop	{r7, pc}

0804b440 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 804b440:	b580      	push	{r7, lr}
 804b442:	b082      	sub	sp, #8
 804b444:	af00      	add	r7, sp, #0
 804b446:	6078      	str	r0, [r7, #4]
 804b448:	460b      	mov	r3, r1
 804b44a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 804b44c:	687b      	ldr	r3, [r7, #4]
 804b44e:	789b      	ldrb	r3, [r3, #2]
 804b450:	2b01      	cmp	r3, #1
 804b452:	d10f      	bne.n	804b474 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 804b454:	687b      	ldr	r3, [r7, #4]
 804b456:	2200      	movs	r2, #0
 804b458:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 804b45a:	687b      	ldr	r3, [r7, #4]
 804b45c:	2205      	movs	r2, #5
 804b45e:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 804b460:	78fb      	ldrb	r3, [r7, #3]
 804b462:	b29a      	uxth	r2, r3
 804b464:	687b      	ldr	r3, [r7, #4]
 804b466:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 804b468:	687b      	ldr	r3, [r7, #4]
 804b46a:	2200      	movs	r2, #0
 804b46c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 804b46e:	687b      	ldr	r3, [r7, #4]
 804b470:	2200      	movs	r2, #0
 804b472:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 804b474:	2200      	movs	r2, #0
 804b476:	2100      	movs	r1, #0
 804b478:	6878      	ldr	r0, [r7, #4]
 804b47a:	f000 fb19 	bl	804bab0 <USBH_CtlReq>
 804b47e:	4603      	mov	r3, r0
}
 804b480:	4618      	mov	r0, r3
 804b482:	3708      	adds	r7, #8
 804b484:	46bd      	mov	sp, r7
 804b486:	bd80      	pop	{r7, pc}

0804b488 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 804b488:	b580      	push	{r7, lr}
 804b48a:	b082      	sub	sp, #8
 804b48c:	af00      	add	r7, sp, #0
 804b48e:	6078      	str	r0, [r7, #4]
 804b490:	460b      	mov	r3, r1
 804b492:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 804b494:	687b      	ldr	r3, [r7, #4]
 804b496:	789b      	ldrb	r3, [r3, #2]
 804b498:	2b01      	cmp	r3, #1
 804b49a:	d10e      	bne.n	804b4ba <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 804b49c:	687b      	ldr	r3, [r7, #4]
 804b49e:	2200      	movs	r2, #0
 804b4a0:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 804b4a2:	687b      	ldr	r3, [r7, #4]
 804b4a4:	2209      	movs	r2, #9
 804b4a6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 804b4a8:	687b      	ldr	r3, [r7, #4]
 804b4aa:	887a      	ldrh	r2, [r7, #2]
 804b4ac:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 804b4ae:	687b      	ldr	r3, [r7, #4]
 804b4b0:	2200      	movs	r2, #0
 804b4b2:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 804b4b4:	687b      	ldr	r3, [r7, #4]
 804b4b6:	2200      	movs	r2, #0
 804b4b8:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 804b4ba:	2200      	movs	r2, #0
 804b4bc:	2100      	movs	r1, #0
 804b4be:	6878      	ldr	r0, [r7, #4]
 804b4c0:	f000 faf6 	bl	804bab0 <USBH_CtlReq>
 804b4c4:	4603      	mov	r3, r0
}
 804b4c6:	4618      	mov	r0, r3
 804b4c8:	3708      	adds	r7, #8
 804b4ca:	46bd      	mov	sp, r7
 804b4cc:	bd80      	pop	{r7, pc}

0804b4ce <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 804b4ce:	b580      	push	{r7, lr}
 804b4d0:	b082      	sub	sp, #8
 804b4d2:	af00      	add	r7, sp, #0
 804b4d4:	6078      	str	r0, [r7, #4]
 804b4d6:	460b      	mov	r3, r1
 804b4d8:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 804b4da:	687b      	ldr	r3, [r7, #4]
 804b4dc:	789b      	ldrb	r3, [r3, #2]
 804b4de:	2b01      	cmp	r3, #1
 804b4e0:	d10f      	bne.n	804b502 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 804b4e2:	687b      	ldr	r3, [r7, #4]
 804b4e4:	2200      	movs	r2, #0
 804b4e6:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 804b4e8:	687b      	ldr	r3, [r7, #4]
 804b4ea:	2203      	movs	r2, #3
 804b4ec:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 804b4ee:	78fb      	ldrb	r3, [r7, #3]
 804b4f0:	b29a      	uxth	r2, r3
 804b4f2:	687b      	ldr	r3, [r7, #4]
 804b4f4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 804b4f6:	687b      	ldr	r3, [r7, #4]
 804b4f8:	2200      	movs	r2, #0
 804b4fa:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 804b4fc:	687b      	ldr	r3, [r7, #4]
 804b4fe:	2200      	movs	r2, #0
 804b500:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 804b502:	2200      	movs	r2, #0
 804b504:	2100      	movs	r1, #0
 804b506:	6878      	ldr	r0, [r7, #4]
 804b508:	f000 fad2 	bl	804bab0 <USBH_CtlReq>
 804b50c:	4603      	mov	r3, r0
}
 804b50e:	4618      	mov	r0, r3
 804b510:	3708      	adds	r7, #8
 804b512:	46bd      	mov	sp, r7
 804b514:	bd80      	pop	{r7, pc}

0804b516 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 804b516:	b580      	push	{r7, lr}
 804b518:	b082      	sub	sp, #8
 804b51a:	af00      	add	r7, sp, #0
 804b51c:	6078      	str	r0, [r7, #4]
 804b51e:	460b      	mov	r3, r1
 804b520:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 804b522:	687b      	ldr	r3, [r7, #4]
 804b524:	789b      	ldrb	r3, [r3, #2]
 804b526:	2b01      	cmp	r3, #1
 804b528:	d10f      	bne.n	804b54a <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 804b52a:	687b      	ldr	r3, [r7, #4]
 804b52c:	2202      	movs	r2, #2
 804b52e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 804b530:	687b      	ldr	r3, [r7, #4]
 804b532:	2201      	movs	r2, #1
 804b534:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 804b536:	687b      	ldr	r3, [r7, #4]
 804b538:	2200      	movs	r2, #0
 804b53a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 804b53c:	78fb      	ldrb	r3, [r7, #3]
 804b53e:	b29a      	uxth	r2, r3
 804b540:	687b      	ldr	r3, [r7, #4]
 804b542:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 804b544:	687b      	ldr	r3, [r7, #4]
 804b546:	2200      	movs	r2, #0
 804b548:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, NULL, 0U);
 804b54a:	2200      	movs	r2, #0
 804b54c:	2100      	movs	r1, #0
 804b54e:	6878      	ldr	r0, [r7, #4]
 804b550:	f000 faae 	bl	804bab0 <USBH_CtlReq>
 804b554:	4603      	mov	r3, r0
}
 804b556:	4618      	mov	r0, r3
 804b558:	3708      	adds	r7, #8
 804b55a:	46bd      	mov	sp, r7
 804b55c:	bd80      	pop	{r7, pc}

0804b55e <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 804b55e:	b480      	push	{r7}
 804b560:	b085      	sub	sp, #20
 804b562:	af00      	add	r7, sp, #0
 804b564:	60f8      	str	r0, [r7, #12]
 804b566:	60b9      	str	r1, [r7, #8]
 804b568:	4613      	mov	r3, r2
 804b56a:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 804b56c:	68bb      	ldr	r3, [r7, #8]
 804b56e:	781a      	ldrb	r2, [r3, #0]
 804b570:	68fb      	ldr	r3, [r7, #12]
 804b572:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 804b574:	68bb      	ldr	r3, [r7, #8]
 804b576:	785a      	ldrb	r2, [r3, #1]
 804b578:	68fb      	ldr	r3, [r7, #12]
 804b57a:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 804b57c:	68bb      	ldr	r3, [r7, #8]
 804b57e:	3302      	adds	r3, #2
 804b580:	781b      	ldrb	r3, [r3, #0]
 804b582:	b29a      	uxth	r2, r3
 804b584:	68bb      	ldr	r3, [r7, #8]
 804b586:	3303      	adds	r3, #3
 804b588:	781b      	ldrb	r3, [r3, #0]
 804b58a:	b29b      	uxth	r3, r3
 804b58c:	021b      	lsls	r3, r3, #8
 804b58e:	b29b      	uxth	r3, r3
 804b590:	4313      	orrs	r3, r2
 804b592:	b29a      	uxth	r2, r3
 804b594:	68fb      	ldr	r3, [r7, #12]
 804b596:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 804b598:	68bb      	ldr	r3, [r7, #8]
 804b59a:	791a      	ldrb	r2, [r3, #4]
 804b59c:	68fb      	ldr	r3, [r7, #12]
 804b59e:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 804b5a0:	68bb      	ldr	r3, [r7, #8]
 804b5a2:	795a      	ldrb	r2, [r3, #5]
 804b5a4:	68fb      	ldr	r3, [r7, #12]
 804b5a6:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 804b5a8:	68bb      	ldr	r3, [r7, #8]
 804b5aa:	799a      	ldrb	r2, [r3, #6]
 804b5ac:	68fb      	ldr	r3, [r7, #12]
 804b5ae:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 804b5b0:	68bb      	ldr	r3, [r7, #8]
 804b5b2:	79da      	ldrb	r2, [r3, #7]
 804b5b4:	68fb      	ldr	r3, [r7, #12]
 804b5b6:	71da      	strb	r2, [r3, #7]

  /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to 64 */
  switch (dev_desc->bMaxPacketSize)
 804b5b8:	68fb      	ldr	r3, [r7, #12]
 804b5ba:	79db      	ldrb	r3, [r3, #7]
 804b5bc:	2b20      	cmp	r3, #32
 804b5be:	dc11      	bgt.n	804b5e4 <USBH_ParseDevDesc+0x86>
 804b5c0:	2b08      	cmp	r3, #8
 804b5c2:	db16      	blt.n	804b5f2 <USBH_ParseDevDesc+0x94>
 804b5c4:	3b08      	subs	r3, #8
 804b5c6:	2201      	movs	r2, #1
 804b5c8:	fa02 f303 	lsl.w	r3, r2, r3
 804b5cc:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 804b5d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 804b5d4:	2b00      	cmp	r3, #0
 804b5d6:	bf14      	ite	ne
 804b5d8:	2301      	movne	r3, #1
 804b5da:	2300      	moveq	r3, #0
 804b5dc:	b2db      	uxtb	r3, r3
 804b5de:	2b00      	cmp	r3, #0
 804b5e0:	d102      	bne.n	804b5e8 <USBH_ParseDevDesc+0x8a>
 804b5e2:	e006      	b.n	804b5f2 <USBH_ParseDevDesc+0x94>
 804b5e4:	2b40      	cmp	r3, #64	; 0x40
 804b5e6:	d104      	bne.n	804b5f2 <USBH_ParseDevDesc+0x94>
  {
    case 8:
    case 16:
    case 32:
    case 64:
      dev_desc->bMaxPacketSize = dev_desc->bMaxPacketSize;
 804b5e8:	68fb      	ldr	r3, [r7, #12]
 804b5ea:	79da      	ldrb	r2, [r3, #7]
 804b5ec:	68fb      	ldr	r3, [r7, #12]
 804b5ee:	71da      	strb	r2, [r3, #7]
      break;
 804b5f0:	e003      	b.n	804b5fa <USBH_ParseDevDesc+0x9c>

    default:
      /*set the size to 64 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 64U;
 804b5f2:	68fb      	ldr	r3, [r7, #12]
 804b5f4:	2240      	movs	r2, #64	; 0x40
 804b5f6:	71da      	strb	r2, [r3, #7]
      break;
 804b5f8:	bf00      	nop
  }

  if (length > 8U)
 804b5fa:	88fb      	ldrh	r3, [r7, #6]
 804b5fc:	2b08      	cmp	r3, #8
 804b5fe:	d939      	bls.n	804b674 <USBH_ParseDevDesc+0x116>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 804b600:	68bb      	ldr	r3, [r7, #8]
 804b602:	3308      	adds	r3, #8
 804b604:	781b      	ldrb	r3, [r3, #0]
 804b606:	b29a      	uxth	r2, r3
 804b608:	68bb      	ldr	r3, [r7, #8]
 804b60a:	3309      	adds	r3, #9
 804b60c:	781b      	ldrb	r3, [r3, #0]
 804b60e:	b29b      	uxth	r3, r3
 804b610:	021b      	lsls	r3, r3, #8
 804b612:	b29b      	uxth	r3, r3
 804b614:	4313      	orrs	r3, r2
 804b616:	b29a      	uxth	r2, r3
 804b618:	68fb      	ldr	r3, [r7, #12]
 804b61a:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 804b61c:	68bb      	ldr	r3, [r7, #8]
 804b61e:	330a      	adds	r3, #10
 804b620:	781b      	ldrb	r3, [r3, #0]
 804b622:	b29a      	uxth	r2, r3
 804b624:	68bb      	ldr	r3, [r7, #8]
 804b626:	330b      	adds	r3, #11
 804b628:	781b      	ldrb	r3, [r3, #0]
 804b62a:	b29b      	uxth	r3, r3
 804b62c:	021b      	lsls	r3, r3, #8
 804b62e:	b29b      	uxth	r3, r3
 804b630:	4313      	orrs	r3, r2
 804b632:	b29a      	uxth	r2, r3
 804b634:	68fb      	ldr	r3, [r7, #12]
 804b636:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 804b638:	68bb      	ldr	r3, [r7, #8]
 804b63a:	330c      	adds	r3, #12
 804b63c:	781b      	ldrb	r3, [r3, #0]
 804b63e:	b29a      	uxth	r2, r3
 804b640:	68bb      	ldr	r3, [r7, #8]
 804b642:	330d      	adds	r3, #13
 804b644:	781b      	ldrb	r3, [r3, #0]
 804b646:	b29b      	uxth	r3, r3
 804b648:	021b      	lsls	r3, r3, #8
 804b64a:	b29b      	uxth	r3, r3
 804b64c:	4313      	orrs	r3, r2
 804b64e:	b29a      	uxth	r2, r3
 804b650:	68fb      	ldr	r3, [r7, #12]
 804b652:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 804b654:	68bb      	ldr	r3, [r7, #8]
 804b656:	7b9a      	ldrb	r2, [r3, #14]
 804b658:	68fb      	ldr	r3, [r7, #12]
 804b65a:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 804b65c:	68bb      	ldr	r3, [r7, #8]
 804b65e:	7bda      	ldrb	r2, [r3, #15]
 804b660:	68fb      	ldr	r3, [r7, #12]
 804b662:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 804b664:	68bb      	ldr	r3, [r7, #8]
 804b666:	7c1a      	ldrb	r2, [r3, #16]
 804b668:	68fb      	ldr	r3, [r7, #12]
 804b66a:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 804b66c:	68bb      	ldr	r3, [r7, #8]
 804b66e:	7c5a      	ldrb	r2, [r3, #17]
 804b670:	68fb      	ldr	r3, [r7, #12]
 804b672:	745a      	strb	r2, [r3, #17]
  }
}
 804b674:	bf00      	nop
 804b676:	3714      	adds	r7, #20
 804b678:	46bd      	mov	sp, r7
 804b67a:	f85d 7b04 	ldr.w	r7, [sp], #4
 804b67e:	4770      	bx	lr

0804b680 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH statuse
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 804b680:	b580      	push	{r7, lr}
 804b682:	b08c      	sub	sp, #48	; 0x30
 804b684:	af00      	add	r7, sp, #0
 804b686:	60f8      	str	r0, [r7, #12]
 804b688:	60b9      	str	r1, [r7, #8]
 804b68a:	4613      	mov	r3, r2
 804b68c:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 804b68e:	68fb      	ldr	r3, [r7, #12]
 804b690:	f503 734e 	add.w	r3, r3, #824	; 0x338
 804b694:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 804b696:	2300      	movs	r3, #0
 804b698:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 804b69c:	68bb      	ldr	r3, [r7, #8]
 804b69e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 804b6a0:	2300      	movs	r3, #0
 804b6a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 804b6a6:	2300      	movs	r3, #0
 804b6a8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 804b6ac:	68bb      	ldr	r3, [r7, #8]
 804b6ae:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 804b6b0:	68bb      	ldr	r3, [r7, #8]
 804b6b2:	781a      	ldrb	r2, [r3, #0]
 804b6b4:	6a3b      	ldr	r3, [r7, #32]
 804b6b6:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 804b6b8:	68bb      	ldr	r3, [r7, #8]
 804b6ba:	785a      	ldrb	r2, [r3, #1]
 804b6bc:	6a3b      	ldr	r3, [r7, #32]
 804b6be:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 804b6c0:	68bb      	ldr	r3, [r7, #8]
 804b6c2:	3302      	adds	r3, #2
 804b6c4:	781b      	ldrb	r3, [r3, #0]
 804b6c6:	b29a      	uxth	r2, r3
 804b6c8:	68bb      	ldr	r3, [r7, #8]
 804b6ca:	3303      	adds	r3, #3
 804b6cc:	781b      	ldrb	r3, [r3, #0]
 804b6ce:	b29b      	uxth	r3, r3
 804b6d0:	021b      	lsls	r3, r3, #8
 804b6d2:	b29b      	uxth	r3, r3
 804b6d4:	4313      	orrs	r3, r2
 804b6d6:	b29b      	uxth	r3, r3
 804b6d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 804b6dc:	bf28      	it	cs
 804b6de:	f44f 7380 	movcs.w	r3, #256	; 0x100
 804b6e2:	b29a      	uxth	r2, r3
 804b6e4:	6a3b      	ldr	r3, [r7, #32]
 804b6e6:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 804b6e8:	68bb      	ldr	r3, [r7, #8]
 804b6ea:	791a      	ldrb	r2, [r3, #4]
 804b6ec:	6a3b      	ldr	r3, [r7, #32]
 804b6ee:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 804b6f0:	68bb      	ldr	r3, [r7, #8]
 804b6f2:	795a      	ldrb	r2, [r3, #5]
 804b6f4:	6a3b      	ldr	r3, [r7, #32]
 804b6f6:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 804b6f8:	68bb      	ldr	r3, [r7, #8]
 804b6fa:	799a      	ldrb	r2, [r3, #6]
 804b6fc:	6a3b      	ldr	r3, [r7, #32]
 804b6fe:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 804b700:	68bb      	ldr	r3, [r7, #8]
 804b702:	79da      	ldrb	r2, [r3, #7]
 804b704:	6a3b      	ldr	r3, [r7, #32]
 804b706:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 804b708:	68bb      	ldr	r3, [r7, #8]
 804b70a:	7a1a      	ldrb	r2, [r3, #8]
 804b70c:	6a3b      	ldr	r3, [r7, #32]
 804b70e:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Confguration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength  != USB_CONFIGURATION_DESC_SIZE)
 804b710:	6a3b      	ldr	r3, [r7, #32]
 804b712:	781b      	ldrb	r3, [r3, #0]
 804b714:	2b09      	cmp	r3, #9
 804b716:	d002      	beq.n	804b71e <USBH_ParseCfgDesc+0x9e>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 804b718:	6a3b      	ldr	r3, [r7, #32]
 804b71a:	2209      	movs	r2, #9
 804b71c:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 804b71e:	88fb      	ldrh	r3, [r7, #6]
 804b720:	2b09      	cmp	r3, #9
 804b722:	f240 809d 	bls.w	804b860 <USBH_ParseCfgDesc+0x1e0>
  {
    ptr = USB_LEN_CFG_DESC;
 804b726:	2309      	movs	r3, #9
 804b728:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 804b72a:	2300      	movs	r3, #0
 804b72c:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 804b72e:	e081      	b.n	804b834 <USBH_ParseCfgDesc+0x1b4>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 804b730:	f107 0316 	add.w	r3, r7, #22
 804b734:	4619      	mov	r1, r3
 804b736:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 804b738:	f000 f99f 	bl	804ba7a <USBH_GetNextDesc>
 804b73c:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 804b73e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 804b740:	785b      	ldrb	r3, [r3, #1]
 804b742:	2b04      	cmp	r3, #4
 804b744:	d176      	bne.n	804b834 <USBH_ParseCfgDesc+0x1b4>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 804b746:	6abb      	ldr	r3, [r7, #40]	; 0x28
 804b748:	781b      	ldrb	r3, [r3, #0]
 804b74a:	2b09      	cmp	r3, #9
 804b74c:	d002      	beq.n	804b754 <USBH_ParseCfgDesc+0xd4>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 804b74e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 804b750:	2209      	movs	r2, #9
 804b752:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 804b754:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 804b758:	221a      	movs	r2, #26
 804b75a:	fb02 f303 	mul.w	r3, r2, r3
 804b75e:	3308      	adds	r3, #8
 804b760:	6a3a      	ldr	r2, [r7, #32]
 804b762:	4413      	add	r3, r2
 804b764:	3302      	adds	r3, #2
 804b766:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 804b768:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 804b76a:	69f8      	ldr	r0, [r7, #28]
 804b76c:	f000 f87e 	bl	804b86c <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 804b770:	2300      	movs	r3, #0
 804b772:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 804b776:	2300      	movs	r3, #0
 804b778:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 804b77a:	e043      	b.n	804b804 <USBH_ParseCfgDesc+0x184>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 804b77c:	f107 0316 	add.w	r3, r7, #22
 804b780:	4619      	mov	r1, r3
 804b782:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 804b784:	f000 f979 	bl	804ba7a <USBH_GetNextDesc>
 804b788:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 804b78a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 804b78c:	785b      	ldrb	r3, [r3, #1]
 804b78e:	2b05      	cmp	r3, #5
 804b790:	d138      	bne.n	804b804 <USBH_ParseCfgDesc+0x184>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) && (pif->bInterfaceSubClass == 0x02U))
 804b792:	69fb      	ldr	r3, [r7, #28]
 804b794:	795b      	ldrb	r3, [r3, #5]
 804b796:	2b01      	cmp	r3, #1
 804b798:	d10f      	bne.n	804b7ba <USBH_ParseCfgDesc+0x13a>
 804b79a:	69fb      	ldr	r3, [r7, #28]
 804b79c:	799b      	ldrb	r3, [r3, #6]
 804b79e:	2b02      	cmp	r3, #2
 804b7a0:	d10b      	bne.n	804b7ba <USBH_ParseCfgDesc+0x13a>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 804b7a2:	69fb      	ldr	r3, [r7, #28]
 804b7a4:	79db      	ldrb	r3, [r3, #7]
 804b7a6:	2b00      	cmp	r3, #0
 804b7a8:	d10f      	bne.n	804b7ca <USBH_ParseCfgDesc+0x14a>
 804b7aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 804b7ac:	781b      	ldrb	r3, [r3, #0]
 804b7ae:	2b09      	cmp	r3, #9
 804b7b0:	d00b      	beq.n	804b7ca <USBH_ParseCfgDesc+0x14a>
              {
                pdesc->bLength = 0x09U;
 804b7b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 804b7b4:	2209      	movs	r2, #9
 804b7b6:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 804b7b8:	e007      	b.n	804b7ca <USBH_ParseCfgDesc+0x14a>
              }
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else if (pdesc->bLength != USB_ENDPOINT_DESC_SIZE)
 804b7ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 804b7bc:	781b      	ldrb	r3, [r3, #0]
 804b7be:	2b07      	cmp	r3, #7
 804b7c0:	d004      	beq.n	804b7cc <USBH_ParseCfgDesc+0x14c>
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 804b7c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 804b7c4:	2207      	movs	r2, #7
 804b7c6:	701a      	strb	r2, [r3, #0]
 804b7c8:	e000      	b.n	804b7cc <USBH_ParseCfgDesc+0x14c>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 804b7ca:	bf00      	nop
            else
            {
              /* ... */
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 804b7cc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 804b7d0:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 804b7d4:	3201      	adds	r2, #1
 804b7d6:	00d2      	lsls	r2, r2, #3
 804b7d8:	211a      	movs	r1, #26
 804b7da:	fb01 f303 	mul.w	r3, r1, r3
 804b7de:	4413      	add	r3, r2
 804b7e0:	3308      	adds	r3, #8
 804b7e2:	6a3a      	ldr	r2, [r7, #32]
 804b7e4:	4413      	add	r3, r2
 804b7e6:	3304      	adds	r3, #4
 804b7e8:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 804b7ea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 804b7ec:	69b9      	ldr	r1, [r7, #24]
 804b7ee:	68f8      	ldr	r0, [r7, #12]
 804b7f0:	f000 f86b 	bl	804b8ca <USBH_ParseEPDesc>
 804b7f4:	4603      	mov	r3, r0
 804b7f6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 804b7fa:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 804b7fe:	3301      	adds	r3, #1
 804b800:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 804b804:	69fb      	ldr	r3, [r7, #28]
 804b806:	791b      	ldrb	r3, [r3, #4]
 804b808:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 804b80c:	429a      	cmp	r2, r3
 804b80e:	d204      	bcs.n	804b81a <USBH_ParseCfgDesc+0x19a>
 804b810:	6a3b      	ldr	r3, [r7, #32]
 804b812:	885a      	ldrh	r2, [r3, #2]
 804b814:	8afb      	ldrh	r3, [r7, #22]
 804b816:	429a      	cmp	r2, r3
 804b818:	d8b0      	bhi.n	804b77c <USBH_ParseCfgDesc+0xfc>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 804b81a:	69fb      	ldr	r3, [r7, #28]
 804b81c:	791b      	ldrb	r3, [r3, #4]
 804b81e:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 804b822:	429a      	cmp	r2, r3
 804b824:	d201      	bcs.n	804b82a <USBH_ParseCfgDesc+0x1aa>
        {
          return USBH_NOT_SUPPORTED;
 804b826:	2303      	movs	r3, #3
 804b828:	e01c      	b.n	804b864 <USBH_ParseCfgDesc+0x1e4>
        }

        if_ix++;
 804b82a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 804b82e:	3301      	adds	r3, #1
 804b830:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 804b834:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 804b838:	2b01      	cmp	r3, #1
 804b83a:	d805      	bhi.n	804b848 <USBH_ParseCfgDesc+0x1c8>
 804b83c:	6a3b      	ldr	r3, [r7, #32]
 804b83e:	885a      	ldrh	r2, [r3, #2]
 804b840:	8afb      	ldrh	r3, [r7, #22]
 804b842:	429a      	cmp	r2, r3
 804b844:	f63f af74 	bhi.w	804b730 <USBH_ParseCfgDesc+0xb0>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 804b848:	6a3b      	ldr	r3, [r7, #32]
 804b84a:	791b      	ldrb	r3, [r3, #4]
 804b84c:	2b02      	cmp	r3, #2
 804b84e:	bf28      	it	cs
 804b850:	2302      	movcs	r3, #2
 804b852:	b2db      	uxtb	r3, r3
 804b854:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 804b858:	429a      	cmp	r2, r3
 804b85a:	d201      	bcs.n	804b860 <USBH_ParseCfgDesc+0x1e0>
    {
      return USBH_NOT_SUPPORTED;
 804b85c:	2303      	movs	r3, #3
 804b85e:	e001      	b.n	804b864 <USBH_ParseCfgDesc+0x1e4>
    }
  }

  return status;
 804b860:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 804b864:	4618      	mov	r0, r3
 804b866:	3730      	adds	r7, #48	; 0x30
 804b868:	46bd      	mov	sp, r7
 804b86a:	bd80      	pop	{r7, pc}

0804b86c <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 804b86c:	b480      	push	{r7}
 804b86e:	b083      	sub	sp, #12
 804b870:	af00      	add	r7, sp, #0
 804b872:	6078      	str	r0, [r7, #4]
 804b874:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 804b876:	683b      	ldr	r3, [r7, #0]
 804b878:	781a      	ldrb	r2, [r3, #0]
 804b87a:	687b      	ldr	r3, [r7, #4]
 804b87c:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 804b87e:	683b      	ldr	r3, [r7, #0]
 804b880:	785a      	ldrb	r2, [r3, #1]
 804b882:	687b      	ldr	r3, [r7, #4]
 804b884:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 804b886:	683b      	ldr	r3, [r7, #0]
 804b888:	789a      	ldrb	r2, [r3, #2]
 804b88a:	687b      	ldr	r3, [r7, #4]
 804b88c:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 804b88e:	683b      	ldr	r3, [r7, #0]
 804b890:	78da      	ldrb	r2, [r3, #3]
 804b892:	687b      	ldr	r3, [r7, #4]
 804b894:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 804b896:	683b      	ldr	r3, [r7, #0]
 804b898:	791a      	ldrb	r2, [r3, #4]
 804b89a:	687b      	ldr	r3, [r7, #4]
 804b89c:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 804b89e:	683b      	ldr	r3, [r7, #0]
 804b8a0:	795a      	ldrb	r2, [r3, #5]
 804b8a2:	687b      	ldr	r3, [r7, #4]
 804b8a4:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 804b8a6:	683b      	ldr	r3, [r7, #0]
 804b8a8:	799a      	ldrb	r2, [r3, #6]
 804b8aa:	687b      	ldr	r3, [r7, #4]
 804b8ac:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 804b8ae:	683b      	ldr	r3, [r7, #0]
 804b8b0:	79da      	ldrb	r2, [r3, #7]
 804b8b2:	687b      	ldr	r3, [r7, #4]
 804b8b4:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 804b8b6:	683b      	ldr	r3, [r7, #0]
 804b8b8:	7a1a      	ldrb	r2, [r3, #8]
 804b8ba:	687b      	ldr	r3, [r7, #4]
 804b8bc:	721a      	strb	r2, [r3, #8]
}
 804b8be:	bf00      	nop
 804b8c0:	370c      	adds	r7, #12
 804b8c2:	46bd      	mov	sp, r7
 804b8c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 804b8c8:	4770      	bx	lr

0804b8ca <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef  USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef  *ep_descriptor,
                                            uint8_t *buf)
{
 804b8ca:	b480      	push	{r7}
 804b8cc:	b087      	sub	sp, #28
 804b8ce:	af00      	add	r7, sp, #0
 804b8d0:	60f8      	str	r0, [r7, #12]
 804b8d2:	60b9      	str	r1, [r7, #8]
 804b8d4:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 804b8d6:	2300      	movs	r3, #0
 804b8d8:	75fb      	strb	r3, [r7, #23]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 804b8da:	687b      	ldr	r3, [r7, #4]
 804b8dc:	781a      	ldrb	r2, [r3, #0]
 804b8de:	68bb      	ldr	r3, [r7, #8]
 804b8e0:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 804b8e2:	687b      	ldr	r3, [r7, #4]
 804b8e4:	785a      	ldrb	r2, [r3, #1]
 804b8e6:	68bb      	ldr	r3, [r7, #8]
 804b8e8:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 804b8ea:	687b      	ldr	r3, [r7, #4]
 804b8ec:	789a      	ldrb	r2, [r3, #2]
 804b8ee:	68bb      	ldr	r3, [r7, #8]
 804b8f0:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 804b8f2:	687b      	ldr	r3, [r7, #4]
 804b8f4:	78da      	ldrb	r2, [r3, #3]
 804b8f6:	68bb      	ldr	r3, [r7, #8]
 804b8f8:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 804b8fa:	687b      	ldr	r3, [r7, #4]
 804b8fc:	3304      	adds	r3, #4
 804b8fe:	781b      	ldrb	r3, [r3, #0]
 804b900:	b29a      	uxth	r2, r3
 804b902:	687b      	ldr	r3, [r7, #4]
 804b904:	3305      	adds	r3, #5
 804b906:	781b      	ldrb	r3, [r3, #0]
 804b908:	b29b      	uxth	r3, r3
 804b90a:	021b      	lsls	r3, r3, #8
 804b90c:	b29b      	uxth	r3, r3
 804b90e:	4313      	orrs	r3, r2
 804b910:	b29a      	uxth	r2, r3
 804b912:	68bb      	ldr	r3, [r7, #8]
 804b914:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 804b916:	687b      	ldr	r3, [r7, #4]
 804b918:	799a      	ldrb	r2, [r3, #6]
 804b91a:	68bb      	ldr	r3, [r7, #8]
 804b91c:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if (ep_descriptor->wMaxPacketSize == 0x00U)
 804b91e:	68bb      	ldr	r3, [r7, #8]
 804b920:	889b      	ldrh	r3, [r3, #4]
 804b922:	2b00      	cmp	r3, #0
 804b924:	d102      	bne.n	804b92c <USBH_ParseEPDesc+0x62>
  {
    status = USBH_NOT_SUPPORTED;
 804b926:	2303      	movs	r3, #3
 804b928:	75fb      	strb	r3, [r7, #23]
 804b92a:	e033      	b.n	804b994 <USBH_ParseEPDesc+0xca>

  }
  else if ((uint16_t)USBH_MAX_DATA_BUFFER < USBH_MAX_EP_PACKET_SIZE)
  {
    /* Make sure that maximum packet size (bits 0..10) does not exceed the total buffer length */
    ep_descriptor->wMaxPacketSize &= ~0x7FFU;
 804b92c:	68bb      	ldr	r3, [r7, #8]
 804b92e:	889b      	ldrh	r3, [r3, #4]
 804b930:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 804b934:	f023 0307 	bic.w	r3, r3, #7
 804b938:	b29a      	uxth	r2, r3
 804b93a:	68bb      	ldr	r3, [r7, #8]
 804b93c:	809a      	strh	r2, [r3, #4]
    ep_descriptor->wMaxPacketSize |= MIN((uint16_t)(LE16(buf + 4) & 0x7FFU), (uint16_t)USBH_MAX_DATA_BUFFER);
 804b93e:	68bb      	ldr	r3, [r7, #8]
 804b940:	889b      	ldrh	r3, [r3, #4]
 804b942:	b21a      	sxth	r2, r3
 804b944:	687b      	ldr	r3, [r7, #4]
 804b946:	3304      	adds	r3, #4
 804b948:	781b      	ldrb	r3, [r3, #0]
 804b94a:	b299      	uxth	r1, r3
 804b94c:	687b      	ldr	r3, [r7, #4]
 804b94e:	3305      	adds	r3, #5
 804b950:	781b      	ldrb	r3, [r3, #0]
 804b952:	b29b      	uxth	r3, r3
 804b954:	021b      	lsls	r3, r3, #8
 804b956:	b29b      	uxth	r3, r3
 804b958:	430b      	orrs	r3, r1
 804b95a:	b29b      	uxth	r3, r3
 804b95c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 804b960:	2b00      	cmp	r3, #0
 804b962:	d110      	bne.n	804b986 <USBH_ParseEPDesc+0xbc>
 804b964:	687b      	ldr	r3, [r7, #4]
 804b966:	3304      	adds	r3, #4
 804b968:	781b      	ldrb	r3, [r3, #0]
 804b96a:	b299      	uxth	r1, r3
 804b96c:	687b      	ldr	r3, [r7, #4]
 804b96e:	3305      	adds	r3, #5
 804b970:	781b      	ldrb	r3, [r3, #0]
 804b972:	b29b      	uxth	r3, r3
 804b974:	021b      	lsls	r3, r3, #8
 804b976:	b29b      	uxth	r3, r3
 804b978:	430b      	orrs	r3, r1
 804b97a:	b29b      	uxth	r3, r3
 804b97c:	b21b      	sxth	r3, r3
 804b97e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 804b982:	b21b      	sxth	r3, r3
 804b984:	e001      	b.n	804b98a <USBH_ParseEPDesc+0xc0>
 804b986:	f44f 7300 	mov.w	r3, #512	; 0x200
 804b98a:	4313      	orrs	r3, r2
 804b98c:	b21b      	sxth	r3, r3
 804b98e:	b29a      	uxth	r2, r3
 804b990:	68bb      	ldr	r3, [r7, #8]
 804b992:	809a      	strh	r2, [r3, #4]
  {
    /* ... */
  }

  /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 804b994:	68fb      	ldr	r3, [r7, #12]
 804b996:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 804b99a:	2b00      	cmp	r3, #0
 804b99c:	d116      	bne.n	804b9cc <USBH_ParseEPDesc+0x102>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 804b99e:	68bb      	ldr	r3, [r7, #8]
 804b9a0:	78db      	ldrb	r3, [r3, #3]
 804b9a2:	f003 0303 	and.w	r3, r3, #3
 804b9a6:	2b01      	cmp	r3, #1
 804b9a8:	d005      	beq.n	804b9b6 <USBH_ParseEPDesc+0xec>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 804b9aa:	68bb      	ldr	r3, [r7, #8]
 804b9ac:	78db      	ldrb	r3, [r3, #3]
 804b9ae:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 804b9b2:	2b03      	cmp	r3, #3
 804b9b4:	d127      	bne.n	804ba06 <USBH_ParseEPDesc+0x13c>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 804b9b6:	68bb      	ldr	r3, [r7, #8]
 804b9b8:	799b      	ldrb	r3, [r3, #6]
 804b9ba:	2b00      	cmp	r3, #0
 804b9bc:	d003      	beq.n	804b9c6 <USBH_ParseEPDesc+0xfc>
 804b9be:	68bb      	ldr	r3, [r7, #8]
 804b9c0:	799b      	ldrb	r3, [r3, #6]
 804b9c2:	2b10      	cmp	r3, #16
 804b9c4:	d91f      	bls.n	804ba06 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 804b9c6:	2303      	movs	r3, #3
 804b9c8:	75fb      	strb	r3, [r7, #23]
 804b9ca:	e01c      	b.n	804ba06 <USBH_ParseEPDesc+0x13c>
    }
  }
  else
  {
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 804b9cc:	68bb      	ldr	r3, [r7, #8]
 804b9ce:	78db      	ldrb	r3, [r3, #3]
 804b9d0:	f003 0303 	and.w	r3, r3, #3
 804b9d4:	2b01      	cmp	r3, #1
 804b9d6:	d10a      	bne.n	804b9ee <USBH_ParseEPDesc+0x124>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 804b9d8:	68bb      	ldr	r3, [r7, #8]
 804b9da:	799b      	ldrb	r3, [r3, #6]
 804b9dc:	2b00      	cmp	r3, #0
 804b9de:	d003      	beq.n	804b9e8 <USBH_ParseEPDesc+0x11e>
 804b9e0:	68bb      	ldr	r3, [r7, #8]
 804b9e2:	799b      	ldrb	r3, [r3, #6]
 804b9e4:	2b10      	cmp	r3, #16
 804b9e6:	d90e      	bls.n	804ba06 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 804b9e8:	2303      	movs	r3, #3
 804b9ea:	75fb      	strb	r3, [r7, #23]
 804b9ec:	e00b      	b.n	804ba06 <USBH_ParseEPDesc+0x13c>
      }
    }
    /* For full-/low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 804b9ee:	68bb      	ldr	r3, [r7, #8]
 804b9f0:	78db      	ldrb	r3, [r3, #3]
 804b9f2:	f003 0303 	and.w	r3, r3, #3
 804b9f6:	2b03      	cmp	r3, #3
 804b9f8:	d105      	bne.n	804ba06 <USBH_ParseEPDesc+0x13c>
    {
      if (ep_descriptor->bInterval == 0U)
 804b9fa:	68bb      	ldr	r3, [r7, #8]
 804b9fc:	799b      	ldrb	r3, [r3, #6]
 804b9fe:	2b00      	cmp	r3, #0
 804ba00:	d101      	bne.n	804ba06 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 804ba02:	2303      	movs	r3, #3
 804ba04:	75fb      	strb	r3, [r7, #23]
    {
      /* ... */
    }
  }

  return status;
 804ba06:	7dfb      	ldrb	r3, [r7, #23]
}
 804ba08:	4618      	mov	r0, r3
 804ba0a:	371c      	adds	r7, #28
 804ba0c:	46bd      	mov	sp, r7
 804ba0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 804ba12:	4770      	bx	lr

0804ba14 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 804ba14:	b480      	push	{r7}
 804ba16:	b087      	sub	sp, #28
 804ba18:	af00      	add	r7, sp, #0
 804ba1a:	60f8      	str	r0, [r7, #12]
 804ba1c:	60b9      	str	r1, [r7, #8]
 804ba1e:	4613      	mov	r3, r2
 804ba20:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 804ba22:	68fb      	ldr	r3, [r7, #12]
 804ba24:	3301      	adds	r3, #1
 804ba26:	781b      	ldrb	r3, [r3, #0]
 804ba28:	2b03      	cmp	r3, #3
 804ba2a:	d120      	bne.n	804ba6e <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 804ba2c:	68fb      	ldr	r3, [r7, #12]
 804ba2e:	781b      	ldrb	r3, [r3, #0]
 804ba30:	1e9a      	subs	r2, r3, #2
 804ba32:	88fb      	ldrh	r3, [r7, #6]
 804ba34:	4293      	cmp	r3, r2
 804ba36:	bf28      	it	cs
 804ba38:	4613      	movcs	r3, r2
 804ba3a:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 804ba3c:	68fb      	ldr	r3, [r7, #12]
 804ba3e:	3302      	adds	r3, #2
 804ba40:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 804ba42:	2300      	movs	r3, #0
 804ba44:	82fb      	strh	r3, [r7, #22]
 804ba46:	e00b      	b.n	804ba60 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 804ba48:	8afb      	ldrh	r3, [r7, #22]
 804ba4a:	68fa      	ldr	r2, [r7, #12]
 804ba4c:	4413      	add	r3, r2
 804ba4e:	781a      	ldrb	r2, [r3, #0]
 804ba50:	68bb      	ldr	r3, [r7, #8]
 804ba52:	701a      	strb	r2, [r3, #0]
      pdest++;
 804ba54:	68bb      	ldr	r3, [r7, #8]
 804ba56:	3301      	adds	r3, #1
 804ba58:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 804ba5a:	8afb      	ldrh	r3, [r7, #22]
 804ba5c:	3302      	adds	r3, #2
 804ba5e:	82fb      	strh	r3, [r7, #22]
 804ba60:	8afa      	ldrh	r2, [r7, #22]
 804ba62:	8abb      	ldrh	r3, [r7, #20]
 804ba64:	429a      	cmp	r2, r3
 804ba66:	d3ef      	bcc.n	804ba48 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 804ba68:	68bb      	ldr	r3, [r7, #8]
 804ba6a:	2200      	movs	r2, #0
 804ba6c:	701a      	strb	r2, [r3, #0]
  }
}
 804ba6e:	bf00      	nop
 804ba70:	371c      	adds	r7, #28
 804ba72:	46bd      	mov	sp, r7
 804ba74:	f85d 7b04 	ldr.w	r7, [sp], #4
 804ba78:	4770      	bx	lr

0804ba7a <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 804ba7a:	b480      	push	{r7}
 804ba7c:	b085      	sub	sp, #20
 804ba7e:	af00      	add	r7, sp, #0
 804ba80:	6078      	str	r0, [r7, #4]
 804ba82:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 804ba84:	683b      	ldr	r3, [r7, #0]
 804ba86:	881a      	ldrh	r2, [r3, #0]
 804ba88:	687b      	ldr	r3, [r7, #4]
 804ba8a:	781b      	ldrb	r3, [r3, #0]
 804ba8c:	b29b      	uxth	r3, r3
 804ba8e:	4413      	add	r3, r2
 804ba90:	b29a      	uxth	r2, r3
 804ba92:	683b      	ldr	r3, [r7, #0]
 804ba94:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 804ba96:	687b      	ldr	r3, [r7, #4]
 804ba98:	781b      	ldrb	r3, [r3, #0]
 804ba9a:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 804ba9c:	687b      	ldr	r3, [r7, #4]
 804ba9e:	4413      	add	r3, r2
 804baa0:	60fb      	str	r3, [r7, #12]

  return (pnext);
 804baa2:	68fb      	ldr	r3, [r7, #12]
}
 804baa4:	4618      	mov	r0, r3
 804baa6:	3714      	adds	r7, #20
 804baa8:	46bd      	mov	sp, r7
 804baaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 804baae:	4770      	bx	lr

0804bab0 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 804bab0:	b580      	push	{r7, lr}
 804bab2:	b086      	sub	sp, #24
 804bab4:	af00      	add	r7, sp, #0
 804bab6:	60f8      	str	r0, [r7, #12]
 804bab8:	60b9      	str	r1, [r7, #8]
 804baba:	4613      	mov	r3, r2
 804babc:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 804babe:	2301      	movs	r3, #1
 804bac0:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 804bac2:	68fb      	ldr	r3, [r7, #12]
 804bac4:	789b      	ldrb	r3, [r3, #2]
 804bac6:	2b01      	cmp	r3, #1
 804bac8:	d002      	beq.n	804bad0 <USBH_CtlReq+0x20>
 804baca:	2b02      	cmp	r3, #2
 804bacc:	d00f      	beq.n	804baee <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 804bace:	e027      	b.n	804bb20 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 804bad0:	68fb      	ldr	r3, [r7, #12]
 804bad2:	68ba      	ldr	r2, [r7, #8]
 804bad4:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 804bad6:	68fb      	ldr	r3, [r7, #12]
 804bad8:	88fa      	ldrh	r2, [r7, #6]
 804bada:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 804badc:	68fb      	ldr	r3, [r7, #12]
 804bade:	2201      	movs	r2, #1
 804bae0:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 804bae2:	68fb      	ldr	r3, [r7, #12]
 804bae4:	2202      	movs	r2, #2
 804bae6:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 804bae8:	2301      	movs	r3, #1
 804baea:	75fb      	strb	r3, [r7, #23]
      break;
 804baec:	e018      	b.n	804bb20 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 804baee:	68f8      	ldr	r0, [r7, #12]
 804baf0:	f000 f81c 	bl	804bb2c <USBH_HandleControl>
 804baf4:	4603      	mov	r3, r0
 804baf6:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 804baf8:	7dfb      	ldrb	r3, [r7, #23]
 804bafa:	2b00      	cmp	r3, #0
 804bafc:	d002      	beq.n	804bb04 <USBH_CtlReq+0x54>
 804bafe:	7dfb      	ldrb	r3, [r7, #23]
 804bb00:	2b03      	cmp	r3, #3
 804bb02:	d106      	bne.n	804bb12 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 804bb04:	68fb      	ldr	r3, [r7, #12]
 804bb06:	2201      	movs	r2, #1
 804bb08:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 804bb0a:	68fb      	ldr	r3, [r7, #12]
 804bb0c:	2200      	movs	r2, #0
 804bb0e:	761a      	strb	r2, [r3, #24]
      break;
 804bb10:	e005      	b.n	804bb1e <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 804bb12:	7dfb      	ldrb	r3, [r7, #23]
 804bb14:	2b02      	cmp	r3, #2
 804bb16:	d102      	bne.n	804bb1e <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 804bb18:	68fb      	ldr	r3, [r7, #12]
 804bb1a:	2201      	movs	r2, #1
 804bb1c:	709a      	strb	r2, [r3, #2]
      break;
 804bb1e:	bf00      	nop
  }
  return status;
 804bb20:	7dfb      	ldrb	r3, [r7, #23]
}
 804bb22:	4618      	mov	r0, r3
 804bb24:	3718      	adds	r7, #24
 804bb26:	46bd      	mov	sp, r7
 804bb28:	bd80      	pop	{r7, pc}
	...

0804bb2c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 804bb2c:	b580      	push	{r7, lr}
 804bb2e:	b086      	sub	sp, #24
 804bb30:	af02      	add	r7, sp, #8
 804bb32:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 804bb34:	2301      	movs	r3, #1
 804bb36:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 804bb38:	2300      	movs	r3, #0
 804bb3a:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 804bb3c:	687b      	ldr	r3, [r7, #4]
 804bb3e:	7e1b      	ldrb	r3, [r3, #24]
 804bb40:	3b01      	subs	r3, #1
 804bb42:	2b0a      	cmp	r3, #10
 804bb44:	f200 8156 	bhi.w	804bdf4 <USBH_HandleControl+0x2c8>
 804bb48:	a201      	add	r2, pc, #4	; (adr r2, 804bb50 <USBH_HandleControl+0x24>)
 804bb4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 804bb4e:	bf00      	nop
 804bb50:	0804bb7d 	.word	0x0804bb7d
 804bb54:	0804bb97 	.word	0x0804bb97
 804bb58:	0804bc01 	.word	0x0804bc01
 804bb5c:	0804bc27 	.word	0x0804bc27
 804bb60:	0804bc5f 	.word	0x0804bc5f
 804bb64:	0804bc89 	.word	0x0804bc89
 804bb68:	0804bcdb 	.word	0x0804bcdb
 804bb6c:	0804bcfd 	.word	0x0804bcfd
 804bb70:	0804bd39 	.word	0x0804bd39
 804bb74:	0804bd5f 	.word	0x0804bd5f
 804bb78:	0804bd9d 	.word	0x0804bd9d
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 804bb7c:	687b      	ldr	r3, [r7, #4]
 804bb7e:	f103 0110 	add.w	r1, r3, #16
 804bb82:	687b      	ldr	r3, [r7, #4]
 804bb84:	795b      	ldrb	r3, [r3, #5]
 804bb86:	461a      	mov	r2, r3
 804bb88:	6878      	ldr	r0, [r7, #4]
 804bb8a:	f000 f943 	bl	804be14 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 804bb8e:	687b      	ldr	r3, [r7, #4]
 804bb90:	2202      	movs	r2, #2
 804bb92:	761a      	strb	r2, [r3, #24]
      break;
 804bb94:	e139      	b.n	804be0a <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 804bb96:	687b      	ldr	r3, [r7, #4]
 804bb98:	795b      	ldrb	r3, [r3, #5]
 804bb9a:	4619      	mov	r1, r3
 804bb9c:	6878      	ldr	r0, [r7, #4]
 804bb9e:	f000 fccb 	bl	804c538 <USBH_LL_GetURBState>
 804bba2:	4603      	mov	r3, r0
 804bba4:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 804bba6:	7bbb      	ldrb	r3, [r7, #14]
 804bba8:	2b01      	cmp	r3, #1
 804bbaa:	d11e      	bne.n	804bbea <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 804bbac:	687b      	ldr	r3, [r7, #4]
 804bbae:	7c1b      	ldrb	r3, [r3, #16]
 804bbb0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 804bbb4:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 804bbb6:	687b      	ldr	r3, [r7, #4]
 804bbb8:	8adb      	ldrh	r3, [r3, #22]
 804bbba:	2b00      	cmp	r3, #0
 804bbbc:	d00a      	beq.n	804bbd4 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 804bbbe:	7b7b      	ldrb	r3, [r7, #13]
 804bbc0:	2b80      	cmp	r3, #128	; 0x80
 804bbc2:	d103      	bne.n	804bbcc <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 804bbc4:	687b      	ldr	r3, [r7, #4]
 804bbc6:	2203      	movs	r2, #3
 804bbc8:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 804bbca:	e115      	b.n	804bdf8 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 804bbcc:	687b      	ldr	r3, [r7, #4]
 804bbce:	2205      	movs	r2, #5
 804bbd0:	761a      	strb	r2, [r3, #24]
      break;
 804bbd2:	e111      	b.n	804bdf8 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 804bbd4:	7b7b      	ldrb	r3, [r7, #13]
 804bbd6:	2b80      	cmp	r3, #128	; 0x80
 804bbd8:	d103      	bne.n	804bbe2 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 804bbda:	687b      	ldr	r3, [r7, #4]
 804bbdc:	2209      	movs	r2, #9
 804bbde:	761a      	strb	r2, [r3, #24]
      break;
 804bbe0:	e10a      	b.n	804bdf8 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 804bbe2:	687b      	ldr	r3, [r7, #4]
 804bbe4:	2207      	movs	r2, #7
 804bbe6:	761a      	strb	r2, [r3, #24]
      break;
 804bbe8:	e106      	b.n	804bdf8 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 804bbea:	7bbb      	ldrb	r3, [r7, #14]
 804bbec:	2b04      	cmp	r3, #4
 804bbee:	d003      	beq.n	804bbf8 <USBH_HandleControl+0xcc>
 804bbf0:	7bbb      	ldrb	r3, [r7, #14]
 804bbf2:	2b02      	cmp	r3, #2
 804bbf4:	f040 8100 	bne.w	804bdf8 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 804bbf8:	687b      	ldr	r3, [r7, #4]
 804bbfa:	220b      	movs	r2, #11
 804bbfc:	761a      	strb	r2, [r3, #24]
      break;
 804bbfe:	e0fb      	b.n	804bdf8 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 804bc00:	687b      	ldr	r3, [r7, #4]
 804bc02:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 804bc06:	b29a      	uxth	r2, r3
 804bc08:	687b      	ldr	r3, [r7, #4]
 804bc0a:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 804bc0c:	687b      	ldr	r3, [r7, #4]
 804bc0e:	6899      	ldr	r1, [r3, #8]
 804bc10:	687b      	ldr	r3, [r7, #4]
 804bc12:	899a      	ldrh	r2, [r3, #12]
 804bc14:	687b      	ldr	r3, [r7, #4]
 804bc16:	791b      	ldrb	r3, [r3, #4]
 804bc18:	6878      	ldr	r0, [r7, #4]
 804bc1a:	f000 f93a 	bl	804be92 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 804bc1e:	687b      	ldr	r3, [r7, #4]
 804bc20:	2204      	movs	r2, #4
 804bc22:	761a      	strb	r2, [r3, #24]
      break;
 804bc24:	e0f1      	b.n	804be0a <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 804bc26:	687b      	ldr	r3, [r7, #4]
 804bc28:	791b      	ldrb	r3, [r3, #4]
 804bc2a:	4619      	mov	r1, r3
 804bc2c:	6878      	ldr	r0, [r7, #4]
 804bc2e:	f000 fc83 	bl	804c538 <USBH_LL_GetURBState>
 804bc32:	4603      	mov	r3, r0
 804bc34:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 804bc36:	7bbb      	ldrb	r3, [r7, #14]
 804bc38:	2b01      	cmp	r3, #1
 804bc3a:	d102      	bne.n	804bc42 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 804bc3c:	687b      	ldr	r3, [r7, #4]
 804bc3e:	2209      	movs	r2, #9
 804bc40:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 804bc42:	7bbb      	ldrb	r3, [r7, #14]
 804bc44:	2b05      	cmp	r3, #5
 804bc46:	d102      	bne.n	804bc4e <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 804bc48:	2303      	movs	r3, #3
 804bc4a:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 804bc4c:	e0d6      	b.n	804bdfc <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 804bc4e:	7bbb      	ldrb	r3, [r7, #14]
 804bc50:	2b04      	cmp	r3, #4
 804bc52:	f040 80d3 	bne.w	804bdfc <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 804bc56:	687b      	ldr	r3, [r7, #4]
 804bc58:	220b      	movs	r2, #11
 804bc5a:	761a      	strb	r2, [r3, #24]
      break;
 804bc5c:	e0ce      	b.n	804bdfc <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 804bc5e:	687b      	ldr	r3, [r7, #4]
 804bc60:	6899      	ldr	r1, [r3, #8]
 804bc62:	687b      	ldr	r3, [r7, #4]
 804bc64:	899a      	ldrh	r2, [r3, #12]
 804bc66:	687b      	ldr	r3, [r7, #4]
 804bc68:	795b      	ldrb	r3, [r3, #5]
 804bc6a:	2001      	movs	r0, #1
 804bc6c:	9000      	str	r0, [sp, #0]
 804bc6e:	6878      	ldr	r0, [r7, #4]
 804bc70:	f000 f8ea 	bl	804be48 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 804bc74:	687b      	ldr	r3, [r7, #4]
 804bc76:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 804bc7a:	b29a      	uxth	r2, r3
 804bc7c:	687b      	ldr	r3, [r7, #4]
 804bc7e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 804bc80:	687b      	ldr	r3, [r7, #4]
 804bc82:	2206      	movs	r2, #6
 804bc84:	761a      	strb	r2, [r3, #24]
      break;
 804bc86:	e0c0      	b.n	804be0a <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 804bc88:	687b      	ldr	r3, [r7, #4]
 804bc8a:	795b      	ldrb	r3, [r3, #5]
 804bc8c:	4619      	mov	r1, r3
 804bc8e:	6878      	ldr	r0, [r7, #4]
 804bc90:	f000 fc52 	bl	804c538 <USBH_LL_GetURBState>
 804bc94:	4603      	mov	r3, r0
 804bc96:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 804bc98:	7bbb      	ldrb	r3, [r7, #14]
 804bc9a:	2b01      	cmp	r3, #1
 804bc9c:	d103      	bne.n	804bca6 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 804bc9e:	687b      	ldr	r3, [r7, #4]
 804bca0:	2207      	movs	r2, #7
 804bca2:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 804bca4:	e0ac      	b.n	804be00 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 804bca6:	7bbb      	ldrb	r3, [r7, #14]
 804bca8:	2b05      	cmp	r3, #5
 804bcaa:	d105      	bne.n	804bcb8 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 804bcac:	687b      	ldr	r3, [r7, #4]
 804bcae:	220c      	movs	r2, #12
 804bcb0:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 804bcb2:	2303      	movs	r3, #3
 804bcb4:	73fb      	strb	r3, [r7, #15]
      break;
 804bcb6:	e0a3      	b.n	804be00 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 804bcb8:	7bbb      	ldrb	r3, [r7, #14]
 804bcba:	2b02      	cmp	r3, #2
 804bcbc:	d103      	bne.n	804bcc6 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 804bcbe:	687b      	ldr	r3, [r7, #4]
 804bcc0:	2205      	movs	r2, #5
 804bcc2:	761a      	strb	r2, [r3, #24]
      break;
 804bcc4:	e09c      	b.n	804be00 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 804bcc6:	7bbb      	ldrb	r3, [r7, #14]
 804bcc8:	2b04      	cmp	r3, #4
 804bcca:	f040 8099 	bne.w	804be00 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 804bcce:	687b      	ldr	r3, [r7, #4]
 804bcd0:	220b      	movs	r2, #11
 804bcd2:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 804bcd4:	2302      	movs	r3, #2
 804bcd6:	73fb      	strb	r3, [r7, #15]
      break;
 804bcd8:	e092      	b.n	804be00 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 804bcda:	687b      	ldr	r3, [r7, #4]
 804bcdc:	791b      	ldrb	r3, [r3, #4]
 804bcde:	2200      	movs	r2, #0
 804bce0:	2100      	movs	r1, #0
 804bce2:	6878      	ldr	r0, [r7, #4]
 804bce4:	f000 f8d5 	bl	804be92 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 804bce8:	687b      	ldr	r3, [r7, #4]
 804bcea:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 804bcee:	b29a      	uxth	r2, r3
 804bcf0:	687b      	ldr	r3, [r7, #4]
 804bcf2:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 804bcf4:	687b      	ldr	r3, [r7, #4]
 804bcf6:	2208      	movs	r2, #8
 804bcf8:	761a      	strb	r2, [r3, #24]

      break;
 804bcfa:	e086      	b.n	804be0a <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 804bcfc:	687b      	ldr	r3, [r7, #4]
 804bcfe:	791b      	ldrb	r3, [r3, #4]
 804bd00:	4619      	mov	r1, r3
 804bd02:	6878      	ldr	r0, [r7, #4]
 804bd04:	f000 fc18 	bl	804c538 <USBH_LL_GetURBState>
 804bd08:	4603      	mov	r3, r0
 804bd0a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 804bd0c:	7bbb      	ldrb	r3, [r7, #14]
 804bd0e:	2b01      	cmp	r3, #1
 804bd10:	d105      	bne.n	804bd1e <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 804bd12:	687b      	ldr	r3, [r7, #4]
 804bd14:	220d      	movs	r2, #13
 804bd16:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 804bd18:	2300      	movs	r3, #0
 804bd1a:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 804bd1c:	e072      	b.n	804be04 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 804bd1e:	7bbb      	ldrb	r3, [r7, #14]
 804bd20:	2b04      	cmp	r3, #4
 804bd22:	d103      	bne.n	804bd2c <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 804bd24:	687b      	ldr	r3, [r7, #4]
 804bd26:	220b      	movs	r2, #11
 804bd28:	761a      	strb	r2, [r3, #24]
      break;
 804bd2a:	e06b      	b.n	804be04 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 804bd2c:	7bbb      	ldrb	r3, [r7, #14]
 804bd2e:	2b05      	cmp	r3, #5
 804bd30:	d168      	bne.n	804be04 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 804bd32:	2303      	movs	r3, #3
 804bd34:	73fb      	strb	r3, [r7, #15]
      break;
 804bd36:	e065      	b.n	804be04 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 804bd38:	687b      	ldr	r3, [r7, #4]
 804bd3a:	795b      	ldrb	r3, [r3, #5]
 804bd3c:	2201      	movs	r2, #1
 804bd3e:	9200      	str	r2, [sp, #0]
 804bd40:	2200      	movs	r2, #0
 804bd42:	2100      	movs	r1, #0
 804bd44:	6878      	ldr	r0, [r7, #4]
 804bd46:	f000 f87f 	bl	804be48 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 804bd4a:	687b      	ldr	r3, [r7, #4]
 804bd4c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 804bd50:	b29a      	uxth	r2, r3
 804bd52:	687b      	ldr	r3, [r7, #4]
 804bd54:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 804bd56:	687b      	ldr	r3, [r7, #4]
 804bd58:	220a      	movs	r2, #10
 804bd5a:	761a      	strb	r2, [r3, #24]
      break;
 804bd5c:	e055      	b.n	804be0a <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 804bd5e:	687b      	ldr	r3, [r7, #4]
 804bd60:	795b      	ldrb	r3, [r3, #5]
 804bd62:	4619      	mov	r1, r3
 804bd64:	6878      	ldr	r0, [r7, #4]
 804bd66:	f000 fbe7 	bl	804c538 <USBH_LL_GetURBState>
 804bd6a:	4603      	mov	r3, r0
 804bd6c:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 804bd6e:	7bbb      	ldrb	r3, [r7, #14]
 804bd70:	2b01      	cmp	r3, #1
 804bd72:	d105      	bne.n	804bd80 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 804bd74:	2300      	movs	r3, #0
 804bd76:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 804bd78:	687b      	ldr	r3, [r7, #4]
 804bd7a:	220d      	movs	r2, #13
 804bd7c:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 804bd7e:	e043      	b.n	804be08 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 804bd80:	7bbb      	ldrb	r3, [r7, #14]
 804bd82:	2b02      	cmp	r3, #2
 804bd84:	d103      	bne.n	804bd8e <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 804bd86:	687b      	ldr	r3, [r7, #4]
 804bd88:	2209      	movs	r2, #9
 804bd8a:	761a      	strb	r2, [r3, #24]
      break;
 804bd8c:	e03c      	b.n	804be08 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 804bd8e:	7bbb      	ldrb	r3, [r7, #14]
 804bd90:	2b04      	cmp	r3, #4
 804bd92:	d139      	bne.n	804be08 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 804bd94:	687b      	ldr	r3, [r7, #4]
 804bd96:	220b      	movs	r2, #11
 804bd98:	761a      	strb	r2, [r3, #24]
      break;
 804bd9a:	e035      	b.n	804be08 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 804bd9c:	687b      	ldr	r3, [r7, #4]
 804bd9e:	7e5b      	ldrb	r3, [r3, #25]
 804bda0:	3301      	adds	r3, #1
 804bda2:	b2da      	uxtb	r2, r3
 804bda4:	687b      	ldr	r3, [r7, #4]
 804bda6:	765a      	strb	r2, [r3, #25]
 804bda8:	687b      	ldr	r3, [r7, #4]
 804bdaa:	7e5b      	ldrb	r3, [r3, #25]
 804bdac:	2b02      	cmp	r3, #2
 804bdae:	d806      	bhi.n	804bdbe <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 804bdb0:	687b      	ldr	r3, [r7, #4]
 804bdb2:	2201      	movs	r2, #1
 804bdb4:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 804bdb6:	687b      	ldr	r3, [r7, #4]
 804bdb8:	2201      	movs	r2, #1
 804bdba:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 804bdbc:	e025      	b.n	804be0a <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 804bdbe:	687b      	ldr	r3, [r7, #4]
 804bdc0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 804bdc4:	2106      	movs	r1, #6
 804bdc6:	6878      	ldr	r0, [r7, #4]
 804bdc8:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 804bdca:	687b      	ldr	r3, [r7, #4]
 804bdcc:	2200      	movs	r2, #0
 804bdce:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 804bdd0:	687b      	ldr	r3, [r7, #4]
 804bdd2:	795b      	ldrb	r3, [r3, #5]
 804bdd4:	4619      	mov	r1, r3
 804bdd6:	6878      	ldr	r0, [r7, #4]
 804bdd8:	f000 f90c 	bl	804bff4 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 804bddc:	687b      	ldr	r3, [r7, #4]
 804bdde:	791b      	ldrb	r3, [r3, #4]
 804bde0:	4619      	mov	r1, r3
 804bde2:	6878      	ldr	r0, [r7, #4]
 804bde4:	f000 f906 	bl	804bff4 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 804bde8:	687b      	ldr	r3, [r7, #4]
 804bdea:	2200      	movs	r2, #0
 804bdec:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 804bdee:	2302      	movs	r3, #2
 804bdf0:	73fb      	strb	r3, [r7, #15]
      break;
 804bdf2:	e00a      	b.n	804be0a <USBH_HandleControl+0x2de>

    default:
      break;
 804bdf4:	bf00      	nop
 804bdf6:	e008      	b.n	804be0a <USBH_HandleControl+0x2de>
      break;
 804bdf8:	bf00      	nop
 804bdfa:	e006      	b.n	804be0a <USBH_HandleControl+0x2de>
      break;
 804bdfc:	bf00      	nop
 804bdfe:	e004      	b.n	804be0a <USBH_HandleControl+0x2de>
      break;
 804be00:	bf00      	nop
 804be02:	e002      	b.n	804be0a <USBH_HandleControl+0x2de>
      break;
 804be04:	bf00      	nop
 804be06:	e000      	b.n	804be0a <USBH_HandleControl+0x2de>
      break;
 804be08:	bf00      	nop
  }

  return status;
 804be0a:	7bfb      	ldrb	r3, [r7, #15]
}
 804be0c:	4618      	mov	r0, r3
 804be0e:	3710      	adds	r7, #16
 804be10:	46bd      	mov	sp, r7
 804be12:	bd80      	pop	{r7, pc}

0804be14 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 804be14:	b580      	push	{r7, lr}
 804be16:	b088      	sub	sp, #32
 804be18:	af04      	add	r7, sp, #16
 804be1a:	60f8      	str	r0, [r7, #12]
 804be1c:	60b9      	str	r1, [r7, #8]
 804be1e:	4613      	mov	r3, r2
 804be20:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 804be22:	79f9      	ldrb	r1, [r7, #7]
 804be24:	2300      	movs	r3, #0
 804be26:	9303      	str	r3, [sp, #12]
 804be28:	2308      	movs	r3, #8
 804be2a:	9302      	str	r3, [sp, #8]
 804be2c:	68bb      	ldr	r3, [r7, #8]
 804be2e:	9301      	str	r3, [sp, #4]
 804be30:	2300      	movs	r3, #0
 804be32:	9300      	str	r3, [sp, #0]
 804be34:	2300      	movs	r3, #0
 804be36:	2200      	movs	r2, #0
 804be38:	68f8      	ldr	r0, [r7, #12]
 804be3a:	f000 fb4c 	bl	804c4d6 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 804be3e:	2300      	movs	r3, #0
}
 804be40:	4618      	mov	r0, r3
 804be42:	3710      	adds	r7, #16
 804be44:	46bd      	mov	sp, r7
 804be46:	bd80      	pop	{r7, pc}

0804be48 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 804be48:	b580      	push	{r7, lr}
 804be4a:	b088      	sub	sp, #32
 804be4c:	af04      	add	r7, sp, #16
 804be4e:	60f8      	str	r0, [r7, #12]
 804be50:	60b9      	str	r1, [r7, #8]
 804be52:	4611      	mov	r1, r2
 804be54:	461a      	mov	r2, r3
 804be56:	460b      	mov	r3, r1
 804be58:	80fb      	strh	r3, [r7, #6]
 804be5a:	4613      	mov	r3, r2
 804be5c:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 804be5e:	68fb      	ldr	r3, [r7, #12]
 804be60:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 804be64:	2b00      	cmp	r3, #0
 804be66:	d001      	beq.n	804be6c <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 804be68:	2300      	movs	r3, #0
 804be6a:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 804be6c:	7979      	ldrb	r1, [r7, #5]
 804be6e:	7e3b      	ldrb	r3, [r7, #24]
 804be70:	9303      	str	r3, [sp, #12]
 804be72:	88fb      	ldrh	r3, [r7, #6]
 804be74:	9302      	str	r3, [sp, #8]
 804be76:	68bb      	ldr	r3, [r7, #8]
 804be78:	9301      	str	r3, [sp, #4]
 804be7a:	2301      	movs	r3, #1
 804be7c:	9300      	str	r3, [sp, #0]
 804be7e:	2300      	movs	r3, #0
 804be80:	2200      	movs	r2, #0
 804be82:	68f8      	ldr	r0, [r7, #12]
 804be84:	f000 fb27 	bl	804c4d6 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 804be88:	2300      	movs	r3, #0
}
 804be8a:	4618      	mov	r0, r3
 804be8c:	3710      	adds	r7, #16
 804be8e:	46bd      	mov	sp, r7
 804be90:	bd80      	pop	{r7, pc}

0804be92 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 804be92:	b580      	push	{r7, lr}
 804be94:	b088      	sub	sp, #32
 804be96:	af04      	add	r7, sp, #16
 804be98:	60f8      	str	r0, [r7, #12]
 804be9a:	60b9      	str	r1, [r7, #8]
 804be9c:	4611      	mov	r1, r2
 804be9e:	461a      	mov	r2, r3
 804bea0:	460b      	mov	r3, r1
 804bea2:	80fb      	strh	r3, [r7, #6]
 804bea4:	4613      	mov	r3, r2
 804bea6:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 804bea8:	7979      	ldrb	r1, [r7, #5]
 804beaa:	2300      	movs	r3, #0
 804beac:	9303      	str	r3, [sp, #12]
 804beae:	88fb      	ldrh	r3, [r7, #6]
 804beb0:	9302      	str	r3, [sp, #8]
 804beb2:	68bb      	ldr	r3, [r7, #8]
 804beb4:	9301      	str	r3, [sp, #4]
 804beb6:	2301      	movs	r3, #1
 804beb8:	9300      	str	r3, [sp, #0]
 804beba:	2300      	movs	r3, #0
 804bebc:	2201      	movs	r2, #1
 804bebe:	68f8      	ldr	r0, [r7, #12]
 804bec0:	f000 fb09 	bl	804c4d6 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 804bec4:	2300      	movs	r3, #0

}
 804bec6:	4618      	mov	r0, r3
 804bec8:	3710      	adds	r7, #16
 804beca:	46bd      	mov	sp, r7
 804becc:	bd80      	pop	{r7, pc}

0804bece <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 804bece:	b580      	push	{r7, lr}
 804bed0:	b088      	sub	sp, #32
 804bed2:	af04      	add	r7, sp, #16
 804bed4:	60f8      	str	r0, [r7, #12]
 804bed6:	60b9      	str	r1, [r7, #8]
 804bed8:	4611      	mov	r1, r2
 804beda:	461a      	mov	r2, r3
 804bedc:	460b      	mov	r3, r1
 804bede:	80fb      	strh	r3, [r7, #6]
 804bee0:	4613      	mov	r3, r2
 804bee2:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 804bee4:	68fb      	ldr	r3, [r7, #12]
 804bee6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 804beea:	2b00      	cmp	r3, #0
 804beec:	d001      	beq.n	804bef2 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 804beee:	2300      	movs	r3, #0
 804bef0:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 804bef2:	7979      	ldrb	r1, [r7, #5]
 804bef4:	7e3b      	ldrb	r3, [r7, #24]
 804bef6:	9303      	str	r3, [sp, #12]
 804bef8:	88fb      	ldrh	r3, [r7, #6]
 804befa:	9302      	str	r3, [sp, #8]
 804befc:	68bb      	ldr	r3, [r7, #8]
 804befe:	9301      	str	r3, [sp, #4]
 804bf00:	2301      	movs	r3, #1
 804bf02:	9300      	str	r3, [sp, #0]
 804bf04:	2302      	movs	r3, #2
 804bf06:	2200      	movs	r2, #0
 804bf08:	68f8      	ldr	r0, [r7, #12]
 804bf0a:	f000 fae4 	bl	804c4d6 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 804bf0e:	2300      	movs	r3, #0
}
 804bf10:	4618      	mov	r0, r3
 804bf12:	3710      	adds	r7, #16
 804bf14:	46bd      	mov	sp, r7
 804bf16:	bd80      	pop	{r7, pc}

0804bf18 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 804bf18:	b580      	push	{r7, lr}
 804bf1a:	b088      	sub	sp, #32
 804bf1c:	af04      	add	r7, sp, #16
 804bf1e:	60f8      	str	r0, [r7, #12]
 804bf20:	60b9      	str	r1, [r7, #8]
 804bf22:	4611      	mov	r1, r2
 804bf24:	461a      	mov	r2, r3
 804bf26:	460b      	mov	r3, r1
 804bf28:	80fb      	strh	r3, [r7, #6]
 804bf2a:	4613      	mov	r3, r2
 804bf2c:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 804bf2e:	7979      	ldrb	r1, [r7, #5]
 804bf30:	2300      	movs	r3, #0
 804bf32:	9303      	str	r3, [sp, #12]
 804bf34:	88fb      	ldrh	r3, [r7, #6]
 804bf36:	9302      	str	r3, [sp, #8]
 804bf38:	68bb      	ldr	r3, [r7, #8]
 804bf3a:	9301      	str	r3, [sp, #4]
 804bf3c:	2301      	movs	r3, #1
 804bf3e:	9300      	str	r3, [sp, #0]
 804bf40:	2302      	movs	r3, #2
 804bf42:	2201      	movs	r2, #1
 804bf44:	68f8      	ldr	r0, [r7, #12]
 804bf46:	f000 fac6 	bl	804c4d6 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 804bf4a:	2300      	movs	r3, #0
}
 804bf4c:	4618      	mov	r0, r3
 804bf4e:	3710      	adds	r7, #16
 804bf50:	46bd      	mov	sp, r7
 804bf52:	bd80      	pop	{r7, pc}

0804bf54 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 804bf54:	b580      	push	{r7, lr}
 804bf56:	b086      	sub	sp, #24
 804bf58:	af04      	add	r7, sp, #16
 804bf5a:	6078      	str	r0, [r7, #4]
 804bf5c:	4608      	mov	r0, r1
 804bf5e:	4611      	mov	r1, r2
 804bf60:	461a      	mov	r2, r3
 804bf62:	4603      	mov	r3, r0
 804bf64:	70fb      	strb	r3, [r7, #3]
 804bf66:	460b      	mov	r3, r1
 804bf68:	70bb      	strb	r3, [r7, #2]
 804bf6a:	4613      	mov	r3, r2
 804bf6c:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 804bf6e:	7878      	ldrb	r0, [r7, #1]
 804bf70:	78ba      	ldrb	r2, [r7, #2]
 804bf72:	78f9      	ldrb	r1, [r7, #3]
 804bf74:	8b3b      	ldrh	r3, [r7, #24]
 804bf76:	9302      	str	r3, [sp, #8]
 804bf78:	7d3b      	ldrb	r3, [r7, #20]
 804bf7a:	9301      	str	r3, [sp, #4]
 804bf7c:	7c3b      	ldrb	r3, [r7, #16]
 804bf7e:	9300      	str	r3, [sp, #0]
 804bf80:	4603      	mov	r3, r0
 804bf82:	6878      	ldr	r0, [r7, #4]
 804bf84:	f000 fa59 	bl	804c43a <USBH_LL_OpenPipe>

  return USBH_OK;
 804bf88:	2300      	movs	r3, #0
}
 804bf8a:	4618      	mov	r0, r3
 804bf8c:	3708      	adds	r7, #8
 804bf8e:	46bd      	mov	sp, r7
 804bf90:	bd80      	pop	{r7, pc}

0804bf92 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 804bf92:	b580      	push	{r7, lr}
 804bf94:	b082      	sub	sp, #8
 804bf96:	af00      	add	r7, sp, #0
 804bf98:	6078      	str	r0, [r7, #4]
 804bf9a:	460b      	mov	r3, r1
 804bf9c:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 804bf9e:	78fb      	ldrb	r3, [r7, #3]
 804bfa0:	4619      	mov	r1, r3
 804bfa2:	6878      	ldr	r0, [r7, #4]
 804bfa4:	f000 fa78 	bl	804c498 <USBH_LL_ClosePipe>

  return USBH_OK;
 804bfa8:	2300      	movs	r3, #0
}
 804bfaa:	4618      	mov	r0, r3
 804bfac:	3708      	adds	r7, #8
 804bfae:	46bd      	mov	sp, r7
 804bfb0:	bd80      	pop	{r7, pc}

0804bfb2 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 804bfb2:	b580      	push	{r7, lr}
 804bfb4:	b084      	sub	sp, #16
 804bfb6:	af00      	add	r7, sp, #0
 804bfb8:	6078      	str	r0, [r7, #4]
 804bfba:	460b      	mov	r3, r1
 804bfbc:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 804bfbe:	6878      	ldr	r0, [r7, #4]
 804bfc0:	f000 f836 	bl	804c030 <USBH_GetFreePipe>
 804bfc4:	4603      	mov	r3, r0
 804bfc6:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 804bfc8:	89fb      	ldrh	r3, [r7, #14]
 804bfca:	f64f 72ff 	movw	r2, #65535	; 0xffff
 804bfce:	4293      	cmp	r3, r2
 804bfd0:	d00a      	beq.n	804bfe8 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 804bfd2:	78fa      	ldrb	r2, [r7, #3]
 804bfd4:	89fb      	ldrh	r3, [r7, #14]
 804bfd6:	f003 030f 	and.w	r3, r3, #15
 804bfda:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 804bfde:	6879      	ldr	r1, [r7, #4]
 804bfe0:	33e0      	adds	r3, #224	; 0xe0
 804bfe2:	009b      	lsls	r3, r3, #2
 804bfe4:	440b      	add	r3, r1
 804bfe6:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 804bfe8:	89fb      	ldrh	r3, [r7, #14]
 804bfea:	b2db      	uxtb	r3, r3
}
 804bfec:	4618      	mov	r0, r3
 804bfee:	3710      	adds	r7, #16
 804bff0:	46bd      	mov	sp, r7
 804bff2:	bd80      	pop	{r7, pc}

0804bff4 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 804bff4:	b480      	push	{r7}
 804bff6:	b083      	sub	sp, #12
 804bff8:	af00      	add	r7, sp, #0
 804bffa:	6078      	str	r0, [r7, #4]
 804bffc:	460b      	mov	r3, r1
 804bffe:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 804c000:	78fb      	ldrb	r3, [r7, #3]
 804c002:	2b0f      	cmp	r3, #15
 804c004:	d80d      	bhi.n	804c022 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 804c006:	78fb      	ldrb	r3, [r7, #3]
 804c008:	687a      	ldr	r2, [r7, #4]
 804c00a:	33e0      	adds	r3, #224	; 0xe0
 804c00c:	009b      	lsls	r3, r3, #2
 804c00e:	4413      	add	r3, r2
 804c010:	685a      	ldr	r2, [r3, #4]
 804c012:	78fb      	ldrb	r3, [r7, #3]
 804c014:	f3c2 020e 	ubfx	r2, r2, #0, #15
 804c018:	6879      	ldr	r1, [r7, #4]
 804c01a:	33e0      	adds	r3, #224	; 0xe0
 804c01c:	009b      	lsls	r3, r3, #2
 804c01e:	440b      	add	r3, r1
 804c020:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 804c022:	2300      	movs	r3, #0
}
 804c024:	4618      	mov	r0, r3
 804c026:	370c      	adds	r7, #12
 804c028:	46bd      	mov	sp, r7
 804c02a:	f85d 7b04 	ldr.w	r7, [sp], #4
 804c02e:	4770      	bx	lr

0804c030 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 804c030:	b480      	push	{r7}
 804c032:	b085      	sub	sp, #20
 804c034:	af00      	add	r7, sp, #0
 804c036:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 804c038:	2300      	movs	r3, #0
 804c03a:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 804c03c:	2300      	movs	r3, #0
 804c03e:	73fb      	strb	r3, [r7, #15]
 804c040:	e00f      	b.n	804c062 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 804c042:	7bfb      	ldrb	r3, [r7, #15]
 804c044:	687a      	ldr	r2, [r7, #4]
 804c046:	33e0      	adds	r3, #224	; 0xe0
 804c048:	009b      	lsls	r3, r3, #2
 804c04a:	4413      	add	r3, r2
 804c04c:	685b      	ldr	r3, [r3, #4]
 804c04e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 804c052:	2b00      	cmp	r3, #0
 804c054:	d102      	bne.n	804c05c <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 804c056:	7bfb      	ldrb	r3, [r7, #15]
 804c058:	b29b      	uxth	r3, r3
 804c05a:	e007      	b.n	804c06c <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 804c05c:	7bfb      	ldrb	r3, [r7, #15]
 804c05e:	3301      	adds	r3, #1
 804c060:	73fb      	strb	r3, [r7, #15]
 804c062:	7bfb      	ldrb	r3, [r7, #15]
 804c064:	2b0f      	cmp	r3, #15
 804c066:	d9ec      	bls.n	804c042 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 804c068:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 804c06c:	4618      	mov	r0, r3
 804c06e:	3714      	adds	r7, #20
 804c070:	46bd      	mov	sp, r7
 804c072:	f85d 7b04 	ldr.w	r7, [sp], #4
 804c076:	4770      	bx	lr

0804c078 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 804c078:	b580      	push	{r7, lr}
 804c07a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostHS, USBH_UserProcess, HOST_HS) != USBH_OK)
 804c07c:	2200      	movs	r2, #0
 804c07e:	490e      	ldr	r1, [pc, #56]	; (804c0b8 <MX_USB_HOST_Init+0x40>)
 804c080:	480e      	ldr	r0, [pc, #56]	; (804c0bc <MX_USB_HOST_Init+0x44>)
 804c082:	f7fe fba7 	bl	804a7d4 <USBH_Init>
 804c086:	4603      	mov	r3, r0
 804c088:	2b00      	cmp	r3, #0
 804c08a:	d001      	beq.n	804c090 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 804c08c:	f7f4 ff18 	bl	8040ec0 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostHS, USBH_CDC_CLASS) != USBH_OK)
 804c090:	490b      	ldr	r1, [pc, #44]	; (804c0c0 <MX_USB_HOST_Init+0x48>)
 804c092:	480a      	ldr	r0, [pc, #40]	; (804c0bc <MX_USB_HOST_Init+0x44>)
 804c094:	f7fe fc2c 	bl	804a8f0 <USBH_RegisterClass>
 804c098:	4603      	mov	r3, r0
 804c09a:	2b00      	cmp	r3, #0
 804c09c:	d001      	beq.n	804c0a2 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 804c09e:	f7f4 ff0f 	bl	8040ec0 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostHS) != USBH_OK)
 804c0a2:	4806      	ldr	r0, [pc, #24]	; (804c0bc <MX_USB_HOST_Init+0x44>)
 804c0a4:	f7fe fcb0 	bl	804aa08 <USBH_Start>
 804c0a8:	4603      	mov	r3, r0
 804c0aa:	2b00      	cmp	r3, #0
 804c0ac:	d001      	beq.n	804c0b2 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 804c0ae:	f7f4 ff07 	bl	8040ec0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 804c0b2:	bf00      	nop
 804c0b4:	bd80      	pop	{r7, pc}
 804c0b6:	bf00      	nop
 804c0b8:	0804c0d9 	.word	0x0804c0d9
 804c0bc:	20000664 	.word	0x20000664
 804c0c0:	2000005c 	.word	0x2000005c

0804c0c4 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 804c0c4:	b580      	push	{r7, lr}
 804c0c6:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostHS);
 804c0c8:	4802      	ldr	r0, [pc, #8]	; (804c0d4 <MX_USB_HOST_Process+0x10>)
 804c0ca:	f7fe fcad 	bl	804aa28 <USBH_Process>
}
 804c0ce:	bf00      	nop
 804c0d0:	bd80      	pop	{r7, pc}
 804c0d2:	bf00      	nop
 804c0d4:	20000664 	.word	0x20000664

0804c0d8 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 804c0d8:	b480      	push	{r7}
 804c0da:	b083      	sub	sp, #12
 804c0dc:	af00      	add	r7, sp, #0
 804c0de:	6078      	str	r0, [r7, #4]
 804c0e0:	460b      	mov	r3, r1
 804c0e2:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 804c0e4:	78fb      	ldrb	r3, [r7, #3]
 804c0e6:	3b01      	subs	r3, #1
 804c0e8:	2b04      	cmp	r3, #4
 804c0ea:	d819      	bhi.n	804c120 <USBH_UserProcess+0x48>
 804c0ec:	a201      	add	r2, pc, #4	; (adr r2, 804c0f4 <USBH_UserProcess+0x1c>)
 804c0ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 804c0f2:	bf00      	nop
 804c0f4:	0804c121 	.word	0x0804c121
 804c0f8:	0804c111 	.word	0x0804c111
 804c0fc:	0804c121 	.word	0x0804c121
 804c100:	0804c119 	.word	0x0804c119
 804c104:	0804c109 	.word	0x0804c109
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 804c108:	4b09      	ldr	r3, [pc, #36]	; (804c130 <USBH_UserProcess+0x58>)
 804c10a:	2203      	movs	r2, #3
 804c10c:	701a      	strb	r2, [r3, #0]
  break;
 804c10e:	e008      	b.n	804c122 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 804c110:	4b07      	ldr	r3, [pc, #28]	; (804c130 <USBH_UserProcess+0x58>)
 804c112:	2202      	movs	r2, #2
 804c114:	701a      	strb	r2, [r3, #0]
  break;
 804c116:	e004      	b.n	804c122 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 804c118:	4b05      	ldr	r3, [pc, #20]	; (804c130 <USBH_UserProcess+0x58>)
 804c11a:	2201      	movs	r2, #1
 804c11c:	701a      	strb	r2, [r3, #0]
  break;
 804c11e:	e000      	b.n	804c122 <USBH_UserProcess+0x4a>

  default:
  break;
 804c120:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 804c122:	bf00      	nop
 804c124:	370c      	adds	r7, #12
 804c126:	46bd      	mov	sp, r7
 804c128:	f85d 7b04 	ldr.w	r7, [sp], #4
 804c12c:	4770      	bx	lr
 804c12e:	bf00      	nop
 804c130:	20000a3c 	.word	0x20000a3c

0804c134 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 804c134:	b580      	push	{r7, lr}
 804c136:	b08a      	sub	sp, #40	; 0x28
 804c138:	af00      	add	r7, sp, #0
 804c13a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 804c13c:	f107 0314 	add.w	r3, r7, #20
 804c140:	2200      	movs	r2, #0
 804c142:	601a      	str	r2, [r3, #0]
 804c144:	605a      	str	r2, [r3, #4]
 804c146:	609a      	str	r2, [r3, #8]
 804c148:	60da      	str	r2, [r3, #12]
 804c14a:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_HS)
 804c14c:	687b      	ldr	r3, [r7, #4]
 804c14e:	681b      	ldr	r3, [r3, #0]
 804c150:	4a24      	ldr	r2, [pc, #144]	; (804c1e4 <HAL_HCD_MspInit+0xb0>)
 804c152:	4293      	cmp	r3, r2
 804c154:	d141      	bne.n	804c1da <HAL_HCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_HS_MspInit 0 */

  /* USER CODE END USB_OTG_HS_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 804c156:	2300      	movs	r3, #0
 804c158:	613b      	str	r3, [r7, #16]
 804c15a:	4b23      	ldr	r3, [pc, #140]	; (804c1e8 <HAL_HCD_MspInit+0xb4>)
 804c15c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804c15e:	4a22      	ldr	r2, [pc, #136]	; (804c1e8 <HAL_HCD_MspInit+0xb4>)
 804c160:	f043 0302 	orr.w	r3, r3, #2
 804c164:	6313      	str	r3, [r2, #48]	; 0x30
 804c166:	4b20      	ldr	r3, [pc, #128]	; (804c1e8 <HAL_HCD_MspInit+0xb4>)
 804c168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804c16a:	f003 0302 	and.w	r3, r3, #2
 804c16e:	613b      	str	r3, [r7, #16]
 804c170:	693b      	ldr	r3, [r7, #16]
    PB12     ------> USB_OTG_HS_ID
    PB13     ------> USB_OTG_HS_VBUS
    PB14     ------> USB_OTG_HS_DM
    PB15     ------> USB_OTG_HS_DP
    */
    GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 804c172:	f44f 4350 	mov.w	r3, #53248	; 0xd000
 804c176:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 804c178:	2302      	movs	r3, #2
 804c17a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 804c17c:	2300      	movs	r3, #0
 804c17e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 804c180:	2300      	movs	r3, #0
 804c182:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 804c184:	230c      	movs	r3, #12
 804c186:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 804c188:	f107 0314 	add.w	r3, r7, #20
 804c18c:	4619      	mov	r1, r3
 804c18e:	4817      	ldr	r0, [pc, #92]	; (804c1ec <HAL_HCD_MspInit+0xb8>)
 804c190:	f7f7 fc82 	bl	8043a98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VBUS_HS_Pin;
 804c194:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 804c198:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 804c19a:	2300      	movs	r3, #0
 804c19c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 804c19e:	2300      	movs	r3, #0
 804c1a0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 804c1a2:	f107 0314 	add.w	r3, r7, #20
 804c1a6:	4619      	mov	r1, r3
 804c1a8:	4810      	ldr	r0, [pc, #64]	; (804c1ec <HAL_HCD_MspInit+0xb8>)
 804c1aa:	f7f7 fc75 	bl	8043a98 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 804c1ae:	2300      	movs	r3, #0
 804c1b0:	60fb      	str	r3, [r7, #12]
 804c1b2:	4b0d      	ldr	r3, [pc, #52]	; (804c1e8 <HAL_HCD_MspInit+0xb4>)
 804c1b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804c1b6:	4a0c      	ldr	r2, [pc, #48]	; (804c1e8 <HAL_HCD_MspInit+0xb4>)
 804c1b8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 804c1bc:	6313      	str	r3, [r2, #48]	; 0x30
 804c1be:	4b0a      	ldr	r3, [pc, #40]	; (804c1e8 <HAL_HCD_MspInit+0xb4>)
 804c1c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804c1c2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 804c1c6:	60fb      	str	r3, [r7, #12]
 804c1c8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 804c1ca:	2200      	movs	r2, #0
 804c1cc:	2100      	movs	r1, #0
 804c1ce:	204d      	movs	r0, #77	; 0x4d
 804c1d0:	f7f6 febd 	bl	8042f4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 804c1d4:	204d      	movs	r0, #77	; 0x4d
 804c1d6:	f7f6 fed6 	bl	8042f86 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 804c1da:	bf00      	nop
 804c1dc:	3728      	adds	r7, #40	; 0x28
 804c1de:	46bd      	mov	sp, r7
 804c1e0:	bd80      	pop	{r7, pc}
 804c1e2:	bf00      	nop
 804c1e4:	40040000 	.word	0x40040000
 804c1e8:	40023800 	.word	0x40023800
 804c1ec:	40020400 	.word	0x40020400

0804c1f0 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 804c1f0:	b580      	push	{r7, lr}
 804c1f2:	b082      	sub	sp, #8
 804c1f4:	af00      	add	r7, sp, #0
 804c1f6:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 804c1f8:	687b      	ldr	r3, [r7, #4]
 804c1fa:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 804c1fe:	4618      	mov	r0, r3
 804c200:	f7fe fff1 	bl	804b1e6 <USBH_LL_IncTimer>
}
 804c204:	bf00      	nop
 804c206:	3708      	adds	r7, #8
 804c208:	46bd      	mov	sp, r7
 804c20a:	bd80      	pop	{r7, pc}

0804c20c <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 804c20c:	b580      	push	{r7, lr}
 804c20e:	b082      	sub	sp, #8
 804c210:	af00      	add	r7, sp, #0
 804c212:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 804c214:	687b      	ldr	r3, [r7, #4]
 804c216:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 804c21a:	4618      	mov	r0, r3
 804c21c:	f7ff f829 	bl	804b272 <USBH_LL_Connect>
}
 804c220:	bf00      	nop
 804c222:	3708      	adds	r7, #8
 804c224:	46bd      	mov	sp, r7
 804c226:	bd80      	pop	{r7, pc}

0804c228 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 804c228:	b580      	push	{r7, lr}
 804c22a:	b082      	sub	sp, #8
 804c22c:	af00      	add	r7, sp, #0
 804c22e:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 804c230:	687b      	ldr	r3, [r7, #4]
 804c232:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 804c236:	4618      	mov	r0, r3
 804c238:	f7ff f832 	bl	804b2a0 <USBH_LL_Disconnect>
}
 804c23c:	bf00      	nop
 804c23e:	3708      	adds	r7, #8
 804c240:	46bd      	mov	sp, r7
 804c242:	bd80      	pop	{r7, pc}

0804c244 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 804c244:	b480      	push	{r7}
 804c246:	b083      	sub	sp, #12
 804c248:	af00      	add	r7, sp, #0
 804c24a:	6078      	str	r0, [r7, #4]
 804c24c:	460b      	mov	r3, r1
 804c24e:	70fb      	strb	r3, [r7, #3]
 804c250:	4613      	mov	r3, r2
 804c252:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 804c254:	bf00      	nop
 804c256:	370c      	adds	r7, #12
 804c258:	46bd      	mov	sp, r7
 804c25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 804c25e:	4770      	bx	lr

0804c260 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 804c260:	b580      	push	{r7, lr}
 804c262:	b082      	sub	sp, #8
 804c264:	af00      	add	r7, sp, #0
 804c266:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 804c268:	687b      	ldr	r3, [r7, #4]
 804c26a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 804c26e:	4618      	mov	r0, r3
 804c270:	f7fe ffe3 	bl	804b23a <USBH_LL_PortEnabled>
}
 804c274:	bf00      	nop
 804c276:	3708      	adds	r7, #8
 804c278:	46bd      	mov	sp, r7
 804c27a:	bd80      	pop	{r7, pc}

0804c27c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 804c27c:	b580      	push	{r7, lr}
 804c27e:	b082      	sub	sp, #8
 804c280:	af00      	add	r7, sp, #0
 804c282:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 804c284:	687b      	ldr	r3, [r7, #4]
 804c286:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 804c28a:	4618      	mov	r0, r3
 804c28c:	f7fe ffe3 	bl	804b256 <USBH_LL_PortDisabled>
}
 804c290:	bf00      	nop
 804c292:	3708      	adds	r7, #8
 804c294:	46bd      	mov	sp, r7
 804c296:	bd80      	pop	{r7, pc}

0804c298 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 804c298:	b580      	push	{r7, lr}
 804c29a:	b082      	sub	sp, #8
 804c29c:	af00      	add	r7, sp, #0
 804c29e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_HS) {
 804c2a0:	687b      	ldr	r3, [r7, #4]
 804c2a2:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 804c2a6:	2b00      	cmp	r3, #0
 804c2a8:	d132      	bne.n	804c310 <USBH_LL_Init+0x78>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_HS.pData = phost;
 804c2aa:	4a1c      	ldr	r2, [pc, #112]	; (804c31c <USBH_LL_Init+0x84>)
 804c2ac:	687b      	ldr	r3, [r7, #4]
 804c2ae:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_HS;
 804c2b2:	687b      	ldr	r3, [r7, #4]
 804c2b4:	4a19      	ldr	r2, [pc, #100]	; (804c31c <USBH_LL_Init+0x84>)
 804c2b6:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_HS.Instance = USB_OTG_HS;
 804c2ba:	4b18      	ldr	r3, [pc, #96]	; (804c31c <USBH_LL_Init+0x84>)
 804c2bc:	4a18      	ldr	r2, [pc, #96]	; (804c320 <USBH_LL_Init+0x88>)
 804c2be:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_HS.Init.Host_channels = 12;
 804c2c0:	4b16      	ldr	r3, [pc, #88]	; (804c31c <USBH_LL_Init+0x84>)
 804c2c2:	220c      	movs	r2, #12
 804c2c4:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_HS.Init.speed = HCD_SPEED_FULL;
 804c2c6:	4b15      	ldr	r3, [pc, #84]	; (804c31c <USBH_LL_Init+0x84>)
 804c2c8:	2201      	movs	r2, #1
 804c2ca:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 804c2cc:	4b13      	ldr	r3, [pc, #76]	; (804c31c <USBH_LL_Init+0x84>)
 804c2ce:	2200      	movs	r2, #0
 804c2d0:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 804c2d2:	4b12      	ldr	r3, [pc, #72]	; (804c31c <USBH_LL_Init+0x84>)
 804c2d4:	2202      	movs	r2, #2
 804c2d6:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 804c2d8:	4b10      	ldr	r3, [pc, #64]	; (804c31c <USBH_LL_Init+0x84>)
 804c2da:	2200      	movs	r2, #0
 804c2dc:	61da      	str	r2, [r3, #28]
  hhcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 804c2de:	4b0f      	ldr	r3, [pc, #60]	; (804c31c <USBH_LL_Init+0x84>)
 804c2e0:	2200      	movs	r2, #0
 804c2e2:	621a      	str	r2, [r3, #32]
  hhcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 804c2e4:	4b0d      	ldr	r3, [pc, #52]	; (804c31c <USBH_LL_Init+0x84>)
 804c2e6:	2200      	movs	r2, #0
 804c2e8:	62da      	str	r2, [r3, #44]	; 0x2c
  hhcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 804c2ea:	4b0c      	ldr	r3, [pc, #48]	; (804c31c <USBH_LL_Init+0x84>)
 804c2ec:	2200      	movs	r2, #0
 804c2ee:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_HCD_Init(&hhcd_USB_OTG_HS) != HAL_OK)
 804c2f0:	480a      	ldr	r0, [pc, #40]	; (804c31c <USBH_LL_Init+0x84>)
 804c2f2:	f7f7 feba 	bl	804406a <HAL_HCD_Init>
 804c2f6:	4603      	mov	r3, r0
 804c2f8:	2b00      	cmp	r3, #0
 804c2fa:	d001      	beq.n	804c300 <USBH_LL_Init+0x68>
  {
    Error_Handler( );
 804c2fc:	f7f4 fde0 	bl	8040ec0 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_HS));
 804c300:	4806      	ldr	r0, [pc, #24]	; (804c31c <USBH_LL_Init+0x84>)
 804c302:	f7f8 fa9e 	bl	8044842 <HAL_HCD_GetCurrentFrame>
 804c306:	4603      	mov	r3, r0
 804c308:	4619      	mov	r1, r3
 804c30a:	6878      	ldr	r0, [r7, #4]
 804c30c:	f7fe ff5c 	bl	804b1c8 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 804c310:	2300      	movs	r3, #0
}
 804c312:	4618      	mov	r0, r3
 804c314:	3708      	adds	r7, #8
 804c316:	46bd      	mov	sp, r7
 804c318:	bd80      	pop	{r7, pc}
 804c31a:	bf00      	nop
 804c31c:	20000a40 	.word	0x20000a40
 804c320:	40040000 	.word	0x40040000

0804c324 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 804c324:	b580      	push	{r7, lr}
 804c326:	b084      	sub	sp, #16
 804c328:	af00      	add	r7, sp, #0
 804c32a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 804c32c:	2300      	movs	r3, #0
 804c32e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 804c330:	2300      	movs	r3, #0
 804c332:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 804c334:	687b      	ldr	r3, [r7, #4]
 804c336:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 804c33a:	4618      	mov	r0, r3
 804c33c:	f7f8 fa0b 	bl	8044756 <HAL_HCD_Start>
 804c340:	4603      	mov	r3, r0
 804c342:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 804c344:	7bfb      	ldrb	r3, [r7, #15]
 804c346:	4618      	mov	r0, r3
 804c348:	f000 f95c 	bl	804c604 <USBH_Get_USB_Status>
 804c34c:	4603      	mov	r3, r0
 804c34e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 804c350:	7bbb      	ldrb	r3, [r7, #14]
}
 804c352:	4618      	mov	r0, r3
 804c354:	3710      	adds	r7, #16
 804c356:	46bd      	mov	sp, r7
 804c358:	bd80      	pop	{r7, pc}

0804c35a <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 804c35a:	b580      	push	{r7, lr}
 804c35c:	b084      	sub	sp, #16
 804c35e:	af00      	add	r7, sp, #0
 804c360:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 804c362:	2300      	movs	r3, #0
 804c364:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 804c366:	2300      	movs	r3, #0
 804c368:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 804c36a:	687b      	ldr	r3, [r7, #4]
 804c36c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 804c370:	4618      	mov	r0, r3
 804c372:	f7f8 fa13 	bl	804479c <HAL_HCD_Stop>
 804c376:	4603      	mov	r3, r0
 804c378:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 804c37a:	7bfb      	ldrb	r3, [r7, #15]
 804c37c:	4618      	mov	r0, r3
 804c37e:	f000 f941 	bl	804c604 <USBH_Get_USB_Status>
 804c382:	4603      	mov	r3, r0
 804c384:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 804c386:	7bbb      	ldrb	r3, [r7, #14]
}
 804c388:	4618      	mov	r0, r3
 804c38a:	3710      	adds	r7, #16
 804c38c:	46bd      	mov	sp, r7
 804c38e:	bd80      	pop	{r7, pc}

0804c390 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 804c390:	b580      	push	{r7, lr}
 804c392:	b084      	sub	sp, #16
 804c394:	af00      	add	r7, sp, #0
 804c396:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 804c398:	2301      	movs	r3, #1
 804c39a:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 804c39c:	687b      	ldr	r3, [r7, #4]
 804c39e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 804c3a2:	4618      	mov	r0, r3
 804c3a4:	f7f8 fa5b 	bl	804485e <HAL_HCD_GetCurrentSpeed>
 804c3a8:	4603      	mov	r3, r0
 804c3aa:	2b02      	cmp	r3, #2
 804c3ac:	d00c      	beq.n	804c3c8 <USBH_LL_GetSpeed+0x38>
 804c3ae:	2b02      	cmp	r3, #2
 804c3b0:	d80d      	bhi.n	804c3ce <USBH_LL_GetSpeed+0x3e>
 804c3b2:	2b00      	cmp	r3, #0
 804c3b4:	d002      	beq.n	804c3bc <USBH_LL_GetSpeed+0x2c>
 804c3b6:	2b01      	cmp	r3, #1
 804c3b8:	d003      	beq.n	804c3c2 <USBH_LL_GetSpeed+0x32>
 804c3ba:	e008      	b.n	804c3ce <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 804c3bc:	2300      	movs	r3, #0
 804c3be:	73fb      	strb	r3, [r7, #15]
    break;
 804c3c0:	e008      	b.n	804c3d4 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 804c3c2:	2301      	movs	r3, #1
 804c3c4:	73fb      	strb	r3, [r7, #15]
    break;
 804c3c6:	e005      	b.n	804c3d4 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 804c3c8:	2302      	movs	r3, #2
 804c3ca:	73fb      	strb	r3, [r7, #15]
    break;
 804c3cc:	e002      	b.n	804c3d4 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 804c3ce:	2301      	movs	r3, #1
 804c3d0:	73fb      	strb	r3, [r7, #15]
    break;
 804c3d2:	bf00      	nop
  }
  return  speed;
 804c3d4:	7bfb      	ldrb	r3, [r7, #15]
}
 804c3d6:	4618      	mov	r0, r3
 804c3d8:	3710      	adds	r7, #16
 804c3da:	46bd      	mov	sp, r7
 804c3dc:	bd80      	pop	{r7, pc}

0804c3de <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 804c3de:	b580      	push	{r7, lr}
 804c3e0:	b084      	sub	sp, #16
 804c3e2:	af00      	add	r7, sp, #0
 804c3e4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 804c3e6:	2300      	movs	r3, #0
 804c3e8:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 804c3ea:	2300      	movs	r3, #0
 804c3ec:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 804c3ee:	687b      	ldr	r3, [r7, #4]
 804c3f0:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 804c3f4:	4618      	mov	r0, r3
 804c3f6:	f7f8 f9ee 	bl	80447d6 <HAL_HCD_ResetPort>
 804c3fa:	4603      	mov	r3, r0
 804c3fc:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 804c3fe:	7bfb      	ldrb	r3, [r7, #15]
 804c400:	4618      	mov	r0, r3
 804c402:	f000 f8ff 	bl	804c604 <USBH_Get_USB_Status>
 804c406:	4603      	mov	r3, r0
 804c408:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 804c40a:	7bbb      	ldrb	r3, [r7, #14]
}
 804c40c:	4618      	mov	r0, r3
 804c40e:	3710      	adds	r7, #16
 804c410:	46bd      	mov	sp, r7
 804c412:	bd80      	pop	{r7, pc}

0804c414 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 804c414:	b580      	push	{r7, lr}
 804c416:	b082      	sub	sp, #8
 804c418:	af00      	add	r7, sp, #0
 804c41a:	6078      	str	r0, [r7, #4]
 804c41c:	460b      	mov	r3, r1
 804c41e:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 804c420:	687b      	ldr	r3, [r7, #4]
 804c422:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 804c426:	78fa      	ldrb	r2, [r7, #3]
 804c428:	4611      	mov	r1, r2
 804c42a:	4618      	mov	r0, r3
 804c42c:	f7f8 f9f5 	bl	804481a <HAL_HCD_HC_GetXferCount>
 804c430:	4603      	mov	r3, r0
}
 804c432:	4618      	mov	r0, r3
 804c434:	3708      	adds	r7, #8
 804c436:	46bd      	mov	sp, r7
 804c438:	bd80      	pop	{r7, pc}

0804c43a <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 804c43a:	b590      	push	{r4, r7, lr}
 804c43c:	b089      	sub	sp, #36	; 0x24
 804c43e:	af04      	add	r7, sp, #16
 804c440:	6078      	str	r0, [r7, #4]
 804c442:	4608      	mov	r0, r1
 804c444:	4611      	mov	r1, r2
 804c446:	461a      	mov	r2, r3
 804c448:	4603      	mov	r3, r0
 804c44a:	70fb      	strb	r3, [r7, #3]
 804c44c:	460b      	mov	r3, r1
 804c44e:	70bb      	strb	r3, [r7, #2]
 804c450:	4613      	mov	r3, r2
 804c452:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 804c454:	2300      	movs	r3, #0
 804c456:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 804c458:	2300      	movs	r3, #0
 804c45a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 804c45c:	687b      	ldr	r3, [r7, #4]
 804c45e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 804c462:	787c      	ldrb	r4, [r7, #1]
 804c464:	78ba      	ldrb	r2, [r7, #2]
 804c466:	78f9      	ldrb	r1, [r7, #3]
 804c468:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 804c46a:	9302      	str	r3, [sp, #8]
 804c46c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 804c470:	9301      	str	r3, [sp, #4]
 804c472:	f897 3020 	ldrb.w	r3, [r7, #32]
 804c476:	9300      	str	r3, [sp, #0]
 804c478:	4623      	mov	r3, r4
 804c47a:	f7f7 fe58 	bl	804412e <HAL_HCD_HC_Init>
 804c47e:	4603      	mov	r3, r0
 804c480:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 804c482:	7bfb      	ldrb	r3, [r7, #15]
 804c484:	4618      	mov	r0, r3
 804c486:	f000 f8bd 	bl	804c604 <USBH_Get_USB_Status>
 804c48a:	4603      	mov	r3, r0
 804c48c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 804c48e:	7bbb      	ldrb	r3, [r7, #14]
}
 804c490:	4618      	mov	r0, r3
 804c492:	3714      	adds	r7, #20
 804c494:	46bd      	mov	sp, r7
 804c496:	bd90      	pop	{r4, r7, pc}

0804c498 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 804c498:	b580      	push	{r7, lr}
 804c49a:	b084      	sub	sp, #16
 804c49c:	af00      	add	r7, sp, #0
 804c49e:	6078      	str	r0, [r7, #4]
 804c4a0:	460b      	mov	r3, r1
 804c4a2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 804c4a4:	2300      	movs	r3, #0
 804c4a6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 804c4a8:	2300      	movs	r3, #0
 804c4aa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 804c4ac:	687b      	ldr	r3, [r7, #4]
 804c4ae:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 804c4b2:	78fa      	ldrb	r2, [r7, #3]
 804c4b4:	4611      	mov	r1, r2
 804c4b6:	4618      	mov	r0, r3
 804c4b8:	f7f7 fec8 	bl	804424c <HAL_HCD_HC_Halt>
 804c4bc:	4603      	mov	r3, r0
 804c4be:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 804c4c0:	7bfb      	ldrb	r3, [r7, #15]
 804c4c2:	4618      	mov	r0, r3
 804c4c4:	f000 f89e 	bl	804c604 <USBH_Get_USB_Status>
 804c4c8:	4603      	mov	r3, r0
 804c4ca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 804c4cc:	7bbb      	ldrb	r3, [r7, #14]
}
 804c4ce:	4618      	mov	r0, r3
 804c4d0:	3710      	adds	r7, #16
 804c4d2:	46bd      	mov	sp, r7
 804c4d4:	bd80      	pop	{r7, pc}

0804c4d6 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 804c4d6:	b590      	push	{r4, r7, lr}
 804c4d8:	b089      	sub	sp, #36	; 0x24
 804c4da:	af04      	add	r7, sp, #16
 804c4dc:	6078      	str	r0, [r7, #4]
 804c4de:	4608      	mov	r0, r1
 804c4e0:	4611      	mov	r1, r2
 804c4e2:	461a      	mov	r2, r3
 804c4e4:	4603      	mov	r3, r0
 804c4e6:	70fb      	strb	r3, [r7, #3]
 804c4e8:	460b      	mov	r3, r1
 804c4ea:	70bb      	strb	r3, [r7, #2]
 804c4ec:	4613      	mov	r3, r2
 804c4ee:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 804c4f0:	2300      	movs	r3, #0
 804c4f2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 804c4f4:	2300      	movs	r3, #0
 804c4f6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 804c4f8:	687b      	ldr	r3, [r7, #4]
 804c4fa:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 804c4fe:	787c      	ldrb	r4, [r7, #1]
 804c500:	78ba      	ldrb	r2, [r7, #2]
 804c502:	78f9      	ldrb	r1, [r7, #3]
 804c504:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 804c508:	9303      	str	r3, [sp, #12]
 804c50a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 804c50c:	9302      	str	r3, [sp, #8]
 804c50e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 804c510:	9301      	str	r3, [sp, #4]
 804c512:	f897 3020 	ldrb.w	r3, [r7, #32]
 804c516:	9300      	str	r3, [sp, #0]
 804c518:	4623      	mov	r3, r4
 804c51a:	f7f7 febb 	bl	8044294 <HAL_HCD_HC_SubmitRequest>
 804c51e:	4603      	mov	r3, r0
 804c520:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 804c522:	7bfb      	ldrb	r3, [r7, #15]
 804c524:	4618      	mov	r0, r3
 804c526:	f000 f86d 	bl	804c604 <USBH_Get_USB_Status>
 804c52a:	4603      	mov	r3, r0
 804c52c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 804c52e:	7bbb      	ldrb	r3, [r7, #14]
}
 804c530:	4618      	mov	r0, r3
 804c532:	3714      	adds	r7, #20
 804c534:	46bd      	mov	sp, r7
 804c536:	bd90      	pop	{r4, r7, pc}

0804c538 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 804c538:	b580      	push	{r7, lr}
 804c53a:	b082      	sub	sp, #8
 804c53c:	af00      	add	r7, sp, #0
 804c53e:	6078      	str	r0, [r7, #4]
 804c540:	460b      	mov	r3, r1
 804c542:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 804c544:	687b      	ldr	r3, [r7, #4]
 804c546:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 804c54a:	78fa      	ldrb	r2, [r7, #3]
 804c54c:	4611      	mov	r1, r2
 804c54e:	4618      	mov	r0, r3
 804c550:	f7f8 f94f 	bl	80447f2 <HAL_HCD_HC_GetURBState>
 804c554:	4603      	mov	r3, r0
}
 804c556:	4618      	mov	r0, r3
 804c558:	3708      	adds	r7, #8
 804c55a:	46bd      	mov	sp, r7
 804c55c:	bd80      	pop	{r7, pc}

0804c55e <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 804c55e:	b580      	push	{r7, lr}
 804c560:	b082      	sub	sp, #8
 804c562:	af00      	add	r7, sp, #0
 804c564:	6078      	str	r0, [r7, #4]
 804c566:	460b      	mov	r3, r1
 804c568:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_HS) {
 804c56a:	687b      	ldr	r3, [r7, #4]
 804c56c:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 804c570:	2b00      	cmp	r3, #0
 804c572:	d103      	bne.n	804c57c <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusHS(state);
 804c574:	78fb      	ldrb	r3, [r7, #3]
 804c576:	4618      	mov	r0, r3
 804c578:	f000 f870 	bl	804c65c <MX_DriverVbusHS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 804c57c:	20c8      	movs	r0, #200	; 0xc8
 804c57e:	f7f6 fbf3 	bl	8042d68 <HAL_Delay>
  return USBH_OK;
 804c582:	2300      	movs	r3, #0
}
 804c584:	4618      	mov	r0, r3
 804c586:	3708      	adds	r7, #8
 804c588:	46bd      	mov	sp, r7
 804c58a:	bd80      	pop	{r7, pc}

0804c58c <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 804c58c:	b480      	push	{r7}
 804c58e:	b085      	sub	sp, #20
 804c590:	af00      	add	r7, sp, #0
 804c592:	6078      	str	r0, [r7, #4]
 804c594:	460b      	mov	r3, r1
 804c596:	70fb      	strb	r3, [r7, #3]
 804c598:	4613      	mov	r3, r2
 804c59a:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 804c59c:	687b      	ldr	r3, [r7, #4]
 804c59e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 804c5a2:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 804c5a4:	78fb      	ldrb	r3, [r7, #3]
 804c5a6:	68fa      	ldr	r2, [r7, #12]
 804c5a8:	212c      	movs	r1, #44	; 0x2c
 804c5aa:	fb01 f303 	mul.w	r3, r1, r3
 804c5ae:	4413      	add	r3, r2
 804c5b0:	333b      	adds	r3, #59	; 0x3b
 804c5b2:	781b      	ldrb	r3, [r3, #0]
 804c5b4:	2b00      	cmp	r3, #0
 804c5b6:	d009      	beq.n	804c5cc <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 804c5b8:	78fb      	ldrb	r3, [r7, #3]
 804c5ba:	68fa      	ldr	r2, [r7, #12]
 804c5bc:	212c      	movs	r1, #44	; 0x2c
 804c5be:	fb01 f303 	mul.w	r3, r1, r3
 804c5c2:	4413      	add	r3, r2
 804c5c4:	3354      	adds	r3, #84	; 0x54
 804c5c6:	78ba      	ldrb	r2, [r7, #2]
 804c5c8:	701a      	strb	r2, [r3, #0]
 804c5ca:	e008      	b.n	804c5de <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 804c5cc:	78fb      	ldrb	r3, [r7, #3]
 804c5ce:	68fa      	ldr	r2, [r7, #12]
 804c5d0:	212c      	movs	r1, #44	; 0x2c
 804c5d2:	fb01 f303 	mul.w	r3, r1, r3
 804c5d6:	4413      	add	r3, r2
 804c5d8:	3355      	adds	r3, #85	; 0x55
 804c5da:	78ba      	ldrb	r2, [r7, #2]
 804c5dc:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 804c5de:	2300      	movs	r3, #0
}
 804c5e0:	4618      	mov	r0, r3
 804c5e2:	3714      	adds	r7, #20
 804c5e4:	46bd      	mov	sp, r7
 804c5e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 804c5ea:	4770      	bx	lr

0804c5ec <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 804c5ec:	b580      	push	{r7, lr}
 804c5ee:	b082      	sub	sp, #8
 804c5f0:	af00      	add	r7, sp, #0
 804c5f2:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 804c5f4:	6878      	ldr	r0, [r7, #4]
 804c5f6:	f7f6 fbb7 	bl	8042d68 <HAL_Delay>
}
 804c5fa:	bf00      	nop
 804c5fc:	3708      	adds	r7, #8
 804c5fe:	46bd      	mov	sp, r7
 804c600:	bd80      	pop	{r7, pc}
	...

0804c604 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 804c604:	b480      	push	{r7}
 804c606:	b085      	sub	sp, #20
 804c608:	af00      	add	r7, sp, #0
 804c60a:	4603      	mov	r3, r0
 804c60c:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 804c60e:	2300      	movs	r3, #0
 804c610:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 804c612:	79fb      	ldrb	r3, [r7, #7]
 804c614:	2b03      	cmp	r3, #3
 804c616:	d817      	bhi.n	804c648 <USBH_Get_USB_Status+0x44>
 804c618:	a201      	add	r2, pc, #4	; (adr r2, 804c620 <USBH_Get_USB_Status+0x1c>)
 804c61a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 804c61e:	bf00      	nop
 804c620:	0804c631 	.word	0x0804c631
 804c624:	0804c637 	.word	0x0804c637
 804c628:	0804c63d 	.word	0x0804c63d
 804c62c:	0804c643 	.word	0x0804c643
  {
    case HAL_OK :
      usb_status = USBH_OK;
 804c630:	2300      	movs	r3, #0
 804c632:	73fb      	strb	r3, [r7, #15]
    break;
 804c634:	e00b      	b.n	804c64e <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 804c636:	2302      	movs	r3, #2
 804c638:	73fb      	strb	r3, [r7, #15]
    break;
 804c63a:	e008      	b.n	804c64e <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 804c63c:	2301      	movs	r3, #1
 804c63e:	73fb      	strb	r3, [r7, #15]
    break;
 804c640:	e005      	b.n	804c64e <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 804c642:	2302      	movs	r3, #2
 804c644:	73fb      	strb	r3, [r7, #15]
    break;
 804c646:	e002      	b.n	804c64e <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 804c648:	2302      	movs	r3, #2
 804c64a:	73fb      	strb	r3, [r7, #15]
    break;
 804c64c:	bf00      	nop
  }
  return usb_status;
 804c64e:	7bfb      	ldrb	r3, [r7, #15]
}
 804c650:	4618      	mov	r0, r3
 804c652:	3714      	adds	r7, #20
 804c654:	46bd      	mov	sp, r7
 804c656:	f85d 7b04 	ldr.w	r7, [sp], #4
 804c65a:	4770      	bx	lr

0804c65c <MX_DriverVbusHS>:
  *          This parameter can be one of the these values:
  *          - 1 : VBUS Active
  *          - 0 : VBUS Inactive
  */
void MX_DriverVbusHS(uint8_t state)
{
 804c65c:	b580      	push	{r7, lr}
 804c65e:	b084      	sub	sp, #16
 804c660:	af00      	add	r7, sp, #0
 804c662:	4603      	mov	r3, r0
 804c664:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 804c666:	79fb      	ldrb	r3, [r7, #7]
 804c668:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_HS */
  if(state == 0)
 804c66a:	79fb      	ldrb	r3, [r7, #7]
 804c66c:	2b00      	cmp	r3, #0
 804c66e:	d102      	bne.n	804c676 <MX_DriverVbusHS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 804c670:	2301      	movs	r3, #1
 804c672:	73fb      	strb	r3, [r7, #15]
 804c674:	e001      	b.n	804c67a <MX_DriverVbusHS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 804c676:	2300      	movs	r3, #0
 804c678:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_HS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_4,(GPIO_PinState)data);
 804c67a:	7bfb      	ldrb	r3, [r7, #15]
 804c67c:	461a      	mov	r2, r3
 804c67e:	2110      	movs	r1, #16
 804c680:	4803      	ldr	r0, [pc, #12]	; (804c690 <MX_DriverVbusHS+0x34>)
 804c682:	f7f7 fcd9 	bl	8044038 <HAL_GPIO_WritePin>
}
 804c686:	bf00      	nop
 804c688:	3710      	adds	r7, #16
 804c68a:	46bd      	mov	sp, r7
 804c68c:	bd80      	pop	{r7, pc}
 804c68e:	bf00      	nop
 804c690:	40020800 	.word	0x40020800

0804c694 <__errno>:
 804c694:	4b01      	ldr	r3, [pc, #4]	; (804c69c <__errno+0x8>)
 804c696:	6818      	ldr	r0, [r3, #0]
 804c698:	4770      	bx	lr
 804c69a:	bf00      	nop
 804c69c:	2000007c 	.word	0x2000007c

0804c6a0 <__libc_init_array>:
 804c6a0:	b570      	push	{r4, r5, r6, lr}
 804c6a2:	4d0d      	ldr	r5, [pc, #52]	; (804c6d8 <__libc_init_array+0x38>)
 804c6a4:	4c0d      	ldr	r4, [pc, #52]	; (804c6dc <__libc_init_array+0x3c>)
 804c6a6:	1b64      	subs	r4, r4, r5
 804c6a8:	10a4      	asrs	r4, r4, #2
 804c6aa:	2600      	movs	r6, #0
 804c6ac:	42a6      	cmp	r6, r4
 804c6ae:	d109      	bne.n	804c6c4 <__libc_init_array+0x24>
 804c6b0:	4d0b      	ldr	r5, [pc, #44]	; (804c6e0 <__libc_init_array+0x40>)
 804c6b2:	4c0c      	ldr	r4, [pc, #48]	; (804c6e4 <__libc_init_array+0x44>)
 804c6b4:	f001 fa10 	bl	804dad8 <_init>
 804c6b8:	1b64      	subs	r4, r4, r5
 804c6ba:	10a4      	asrs	r4, r4, #2
 804c6bc:	2600      	movs	r6, #0
 804c6be:	42a6      	cmp	r6, r4
 804c6c0:	d105      	bne.n	804c6ce <__libc_init_array+0x2e>
 804c6c2:	bd70      	pop	{r4, r5, r6, pc}
 804c6c4:	f855 3b04 	ldr.w	r3, [r5], #4
 804c6c8:	4798      	blx	r3
 804c6ca:	3601      	adds	r6, #1
 804c6cc:	e7ee      	b.n	804c6ac <__libc_init_array+0xc>
 804c6ce:	f855 3b04 	ldr.w	r3, [r5], #4
 804c6d2:	4798      	blx	r3
 804c6d4:	3601      	adds	r6, #1
 804c6d6:	e7f2      	b.n	804c6be <__libc_init_array+0x1e>
 804c6d8:	0804fbb0 	.word	0x0804fbb0
 804c6dc:	0804fbb0 	.word	0x0804fbb0
 804c6e0:	0804fbb0 	.word	0x0804fbb0
 804c6e4:	0804fbb4 	.word	0x0804fbb4

0804c6e8 <malloc>:
 804c6e8:	4b02      	ldr	r3, [pc, #8]	; (804c6f4 <malloc+0xc>)
 804c6ea:	4601      	mov	r1, r0
 804c6ec:	6818      	ldr	r0, [r3, #0]
 804c6ee:	f000 b87f 	b.w	804c7f0 <_malloc_r>
 804c6f2:	bf00      	nop
 804c6f4:	2000007c 	.word	0x2000007c

0804c6f8 <free>:
 804c6f8:	4b02      	ldr	r3, [pc, #8]	; (804c704 <free+0xc>)
 804c6fa:	4601      	mov	r1, r0
 804c6fc:	6818      	ldr	r0, [r3, #0]
 804c6fe:	f000 b80b 	b.w	804c718 <_free_r>
 804c702:	bf00      	nop
 804c704:	2000007c 	.word	0x2000007c

0804c708 <memset>:
 804c708:	4402      	add	r2, r0
 804c70a:	4603      	mov	r3, r0
 804c70c:	4293      	cmp	r3, r2
 804c70e:	d100      	bne.n	804c712 <memset+0xa>
 804c710:	4770      	bx	lr
 804c712:	f803 1b01 	strb.w	r1, [r3], #1
 804c716:	e7f9      	b.n	804c70c <memset+0x4>

0804c718 <_free_r>:
 804c718:	b537      	push	{r0, r1, r2, r4, r5, lr}
 804c71a:	2900      	cmp	r1, #0
 804c71c:	d044      	beq.n	804c7a8 <_free_r+0x90>
 804c71e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 804c722:	9001      	str	r0, [sp, #4]
 804c724:	2b00      	cmp	r3, #0
 804c726:	f1a1 0404 	sub.w	r4, r1, #4
 804c72a:	bfb8      	it	lt
 804c72c:	18e4      	addlt	r4, r4, r3
 804c72e:	f000 fc71 	bl	804d014 <__malloc_lock>
 804c732:	4a1e      	ldr	r2, [pc, #120]	; (804c7ac <_free_r+0x94>)
 804c734:	9801      	ldr	r0, [sp, #4]
 804c736:	6813      	ldr	r3, [r2, #0]
 804c738:	b933      	cbnz	r3, 804c748 <_free_r+0x30>
 804c73a:	6063      	str	r3, [r4, #4]
 804c73c:	6014      	str	r4, [r2, #0]
 804c73e:	b003      	add	sp, #12
 804c740:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 804c744:	f000 bc6c 	b.w	804d020 <__malloc_unlock>
 804c748:	42a3      	cmp	r3, r4
 804c74a:	d908      	bls.n	804c75e <_free_r+0x46>
 804c74c:	6825      	ldr	r5, [r4, #0]
 804c74e:	1961      	adds	r1, r4, r5
 804c750:	428b      	cmp	r3, r1
 804c752:	bf01      	itttt	eq
 804c754:	6819      	ldreq	r1, [r3, #0]
 804c756:	685b      	ldreq	r3, [r3, #4]
 804c758:	1949      	addeq	r1, r1, r5
 804c75a:	6021      	streq	r1, [r4, #0]
 804c75c:	e7ed      	b.n	804c73a <_free_r+0x22>
 804c75e:	461a      	mov	r2, r3
 804c760:	685b      	ldr	r3, [r3, #4]
 804c762:	b10b      	cbz	r3, 804c768 <_free_r+0x50>
 804c764:	42a3      	cmp	r3, r4
 804c766:	d9fa      	bls.n	804c75e <_free_r+0x46>
 804c768:	6811      	ldr	r1, [r2, #0]
 804c76a:	1855      	adds	r5, r2, r1
 804c76c:	42a5      	cmp	r5, r4
 804c76e:	d10b      	bne.n	804c788 <_free_r+0x70>
 804c770:	6824      	ldr	r4, [r4, #0]
 804c772:	4421      	add	r1, r4
 804c774:	1854      	adds	r4, r2, r1
 804c776:	42a3      	cmp	r3, r4
 804c778:	6011      	str	r1, [r2, #0]
 804c77a:	d1e0      	bne.n	804c73e <_free_r+0x26>
 804c77c:	681c      	ldr	r4, [r3, #0]
 804c77e:	685b      	ldr	r3, [r3, #4]
 804c780:	6053      	str	r3, [r2, #4]
 804c782:	4421      	add	r1, r4
 804c784:	6011      	str	r1, [r2, #0]
 804c786:	e7da      	b.n	804c73e <_free_r+0x26>
 804c788:	d902      	bls.n	804c790 <_free_r+0x78>
 804c78a:	230c      	movs	r3, #12
 804c78c:	6003      	str	r3, [r0, #0]
 804c78e:	e7d6      	b.n	804c73e <_free_r+0x26>
 804c790:	6825      	ldr	r5, [r4, #0]
 804c792:	1961      	adds	r1, r4, r5
 804c794:	428b      	cmp	r3, r1
 804c796:	bf04      	itt	eq
 804c798:	6819      	ldreq	r1, [r3, #0]
 804c79a:	685b      	ldreq	r3, [r3, #4]
 804c79c:	6063      	str	r3, [r4, #4]
 804c79e:	bf04      	itt	eq
 804c7a0:	1949      	addeq	r1, r1, r5
 804c7a2:	6021      	streq	r1, [r4, #0]
 804c7a4:	6054      	str	r4, [r2, #4]
 804c7a6:	e7ca      	b.n	804c73e <_free_r+0x26>
 804c7a8:	b003      	add	sp, #12
 804c7aa:	bd30      	pop	{r4, r5, pc}
 804c7ac:	20000d44 	.word	0x20000d44

0804c7b0 <sbrk_aligned>:
 804c7b0:	b570      	push	{r4, r5, r6, lr}
 804c7b2:	4e0e      	ldr	r6, [pc, #56]	; (804c7ec <sbrk_aligned+0x3c>)
 804c7b4:	460c      	mov	r4, r1
 804c7b6:	6831      	ldr	r1, [r6, #0]
 804c7b8:	4605      	mov	r5, r0
 804c7ba:	b911      	cbnz	r1, 804c7c2 <sbrk_aligned+0x12>
 804c7bc:	f000 f91a 	bl	804c9f4 <_sbrk_r>
 804c7c0:	6030      	str	r0, [r6, #0]
 804c7c2:	4621      	mov	r1, r4
 804c7c4:	4628      	mov	r0, r5
 804c7c6:	f000 f915 	bl	804c9f4 <_sbrk_r>
 804c7ca:	1c43      	adds	r3, r0, #1
 804c7cc:	d00a      	beq.n	804c7e4 <sbrk_aligned+0x34>
 804c7ce:	1cc4      	adds	r4, r0, #3
 804c7d0:	f024 0403 	bic.w	r4, r4, #3
 804c7d4:	42a0      	cmp	r0, r4
 804c7d6:	d007      	beq.n	804c7e8 <sbrk_aligned+0x38>
 804c7d8:	1a21      	subs	r1, r4, r0
 804c7da:	4628      	mov	r0, r5
 804c7dc:	f000 f90a 	bl	804c9f4 <_sbrk_r>
 804c7e0:	3001      	adds	r0, #1
 804c7e2:	d101      	bne.n	804c7e8 <sbrk_aligned+0x38>
 804c7e4:	f04f 34ff 	mov.w	r4, #4294967295
 804c7e8:	4620      	mov	r0, r4
 804c7ea:	bd70      	pop	{r4, r5, r6, pc}
 804c7ec:	20000d48 	.word	0x20000d48

0804c7f0 <_malloc_r>:
 804c7f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 804c7f4:	1ccd      	adds	r5, r1, #3
 804c7f6:	f025 0503 	bic.w	r5, r5, #3
 804c7fa:	3508      	adds	r5, #8
 804c7fc:	2d0c      	cmp	r5, #12
 804c7fe:	bf38      	it	cc
 804c800:	250c      	movcc	r5, #12
 804c802:	2d00      	cmp	r5, #0
 804c804:	4607      	mov	r7, r0
 804c806:	db01      	blt.n	804c80c <_malloc_r+0x1c>
 804c808:	42a9      	cmp	r1, r5
 804c80a:	d905      	bls.n	804c818 <_malloc_r+0x28>
 804c80c:	230c      	movs	r3, #12
 804c80e:	603b      	str	r3, [r7, #0]
 804c810:	2600      	movs	r6, #0
 804c812:	4630      	mov	r0, r6
 804c814:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 804c818:	4e2e      	ldr	r6, [pc, #184]	; (804c8d4 <_malloc_r+0xe4>)
 804c81a:	f000 fbfb 	bl	804d014 <__malloc_lock>
 804c81e:	6833      	ldr	r3, [r6, #0]
 804c820:	461c      	mov	r4, r3
 804c822:	bb34      	cbnz	r4, 804c872 <_malloc_r+0x82>
 804c824:	4629      	mov	r1, r5
 804c826:	4638      	mov	r0, r7
 804c828:	f7ff ffc2 	bl	804c7b0 <sbrk_aligned>
 804c82c:	1c43      	adds	r3, r0, #1
 804c82e:	4604      	mov	r4, r0
 804c830:	d14d      	bne.n	804c8ce <_malloc_r+0xde>
 804c832:	6834      	ldr	r4, [r6, #0]
 804c834:	4626      	mov	r6, r4
 804c836:	2e00      	cmp	r6, #0
 804c838:	d140      	bne.n	804c8bc <_malloc_r+0xcc>
 804c83a:	6823      	ldr	r3, [r4, #0]
 804c83c:	4631      	mov	r1, r6
 804c83e:	4638      	mov	r0, r7
 804c840:	eb04 0803 	add.w	r8, r4, r3
 804c844:	f000 f8d6 	bl	804c9f4 <_sbrk_r>
 804c848:	4580      	cmp	r8, r0
 804c84a:	d13a      	bne.n	804c8c2 <_malloc_r+0xd2>
 804c84c:	6821      	ldr	r1, [r4, #0]
 804c84e:	3503      	adds	r5, #3
 804c850:	1a6d      	subs	r5, r5, r1
 804c852:	f025 0503 	bic.w	r5, r5, #3
 804c856:	3508      	adds	r5, #8
 804c858:	2d0c      	cmp	r5, #12
 804c85a:	bf38      	it	cc
 804c85c:	250c      	movcc	r5, #12
 804c85e:	4629      	mov	r1, r5
 804c860:	4638      	mov	r0, r7
 804c862:	f7ff ffa5 	bl	804c7b0 <sbrk_aligned>
 804c866:	3001      	adds	r0, #1
 804c868:	d02b      	beq.n	804c8c2 <_malloc_r+0xd2>
 804c86a:	6823      	ldr	r3, [r4, #0]
 804c86c:	442b      	add	r3, r5
 804c86e:	6023      	str	r3, [r4, #0]
 804c870:	e00e      	b.n	804c890 <_malloc_r+0xa0>
 804c872:	6822      	ldr	r2, [r4, #0]
 804c874:	1b52      	subs	r2, r2, r5
 804c876:	d41e      	bmi.n	804c8b6 <_malloc_r+0xc6>
 804c878:	2a0b      	cmp	r2, #11
 804c87a:	d916      	bls.n	804c8aa <_malloc_r+0xba>
 804c87c:	1961      	adds	r1, r4, r5
 804c87e:	42a3      	cmp	r3, r4
 804c880:	6025      	str	r5, [r4, #0]
 804c882:	bf18      	it	ne
 804c884:	6059      	strne	r1, [r3, #4]
 804c886:	6863      	ldr	r3, [r4, #4]
 804c888:	bf08      	it	eq
 804c88a:	6031      	streq	r1, [r6, #0]
 804c88c:	5162      	str	r2, [r4, r5]
 804c88e:	604b      	str	r3, [r1, #4]
 804c890:	4638      	mov	r0, r7
 804c892:	f104 060b 	add.w	r6, r4, #11
 804c896:	f000 fbc3 	bl	804d020 <__malloc_unlock>
 804c89a:	f026 0607 	bic.w	r6, r6, #7
 804c89e:	1d23      	adds	r3, r4, #4
 804c8a0:	1af2      	subs	r2, r6, r3
 804c8a2:	d0b6      	beq.n	804c812 <_malloc_r+0x22>
 804c8a4:	1b9b      	subs	r3, r3, r6
 804c8a6:	50a3      	str	r3, [r4, r2]
 804c8a8:	e7b3      	b.n	804c812 <_malloc_r+0x22>
 804c8aa:	6862      	ldr	r2, [r4, #4]
 804c8ac:	42a3      	cmp	r3, r4
 804c8ae:	bf0c      	ite	eq
 804c8b0:	6032      	streq	r2, [r6, #0]
 804c8b2:	605a      	strne	r2, [r3, #4]
 804c8b4:	e7ec      	b.n	804c890 <_malloc_r+0xa0>
 804c8b6:	4623      	mov	r3, r4
 804c8b8:	6864      	ldr	r4, [r4, #4]
 804c8ba:	e7b2      	b.n	804c822 <_malloc_r+0x32>
 804c8bc:	4634      	mov	r4, r6
 804c8be:	6876      	ldr	r6, [r6, #4]
 804c8c0:	e7b9      	b.n	804c836 <_malloc_r+0x46>
 804c8c2:	230c      	movs	r3, #12
 804c8c4:	603b      	str	r3, [r7, #0]
 804c8c6:	4638      	mov	r0, r7
 804c8c8:	f000 fbaa 	bl	804d020 <__malloc_unlock>
 804c8cc:	e7a1      	b.n	804c812 <_malloc_r+0x22>
 804c8ce:	6025      	str	r5, [r4, #0]
 804c8d0:	e7de      	b.n	804c890 <_malloc_r+0xa0>
 804c8d2:	bf00      	nop
 804c8d4:	20000d44 	.word	0x20000d44

0804c8d8 <iprintf>:
 804c8d8:	b40f      	push	{r0, r1, r2, r3}
 804c8da:	4b0a      	ldr	r3, [pc, #40]	; (804c904 <iprintf+0x2c>)
 804c8dc:	b513      	push	{r0, r1, r4, lr}
 804c8de:	681c      	ldr	r4, [r3, #0]
 804c8e0:	b124      	cbz	r4, 804c8ec <iprintf+0x14>
 804c8e2:	69a3      	ldr	r3, [r4, #24]
 804c8e4:	b913      	cbnz	r3, 804c8ec <iprintf+0x14>
 804c8e6:	4620      	mov	r0, r4
 804c8e8:	f000 fa8e 	bl	804ce08 <__sinit>
 804c8ec:	ab05      	add	r3, sp, #20
 804c8ee:	9a04      	ldr	r2, [sp, #16]
 804c8f0:	68a1      	ldr	r1, [r4, #8]
 804c8f2:	9301      	str	r3, [sp, #4]
 804c8f4:	4620      	mov	r0, r4
 804c8f6:	f000 fd1f 	bl	804d338 <_vfiprintf_r>
 804c8fa:	b002      	add	sp, #8
 804c8fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 804c900:	b004      	add	sp, #16
 804c902:	4770      	bx	lr
 804c904:	2000007c 	.word	0x2000007c

0804c908 <_puts_r>:
 804c908:	b570      	push	{r4, r5, r6, lr}
 804c90a:	460e      	mov	r6, r1
 804c90c:	4605      	mov	r5, r0
 804c90e:	b118      	cbz	r0, 804c918 <_puts_r+0x10>
 804c910:	6983      	ldr	r3, [r0, #24]
 804c912:	b90b      	cbnz	r3, 804c918 <_puts_r+0x10>
 804c914:	f000 fa78 	bl	804ce08 <__sinit>
 804c918:	69ab      	ldr	r3, [r5, #24]
 804c91a:	68ac      	ldr	r4, [r5, #8]
 804c91c:	b913      	cbnz	r3, 804c924 <_puts_r+0x1c>
 804c91e:	4628      	mov	r0, r5
 804c920:	f000 fa72 	bl	804ce08 <__sinit>
 804c924:	4b2c      	ldr	r3, [pc, #176]	; (804c9d8 <_puts_r+0xd0>)
 804c926:	429c      	cmp	r4, r3
 804c928:	d120      	bne.n	804c96c <_puts_r+0x64>
 804c92a:	686c      	ldr	r4, [r5, #4]
 804c92c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 804c92e:	07db      	lsls	r3, r3, #31
 804c930:	d405      	bmi.n	804c93e <_puts_r+0x36>
 804c932:	89a3      	ldrh	r3, [r4, #12]
 804c934:	0598      	lsls	r0, r3, #22
 804c936:	d402      	bmi.n	804c93e <_puts_r+0x36>
 804c938:	6da0      	ldr	r0, [r4, #88]	; 0x58
 804c93a:	f000 fb03 	bl	804cf44 <__retarget_lock_acquire_recursive>
 804c93e:	89a3      	ldrh	r3, [r4, #12]
 804c940:	0719      	lsls	r1, r3, #28
 804c942:	d51d      	bpl.n	804c980 <_puts_r+0x78>
 804c944:	6923      	ldr	r3, [r4, #16]
 804c946:	b1db      	cbz	r3, 804c980 <_puts_r+0x78>
 804c948:	3e01      	subs	r6, #1
 804c94a:	68a3      	ldr	r3, [r4, #8]
 804c94c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 804c950:	3b01      	subs	r3, #1
 804c952:	60a3      	str	r3, [r4, #8]
 804c954:	bb39      	cbnz	r1, 804c9a6 <_puts_r+0x9e>
 804c956:	2b00      	cmp	r3, #0
 804c958:	da38      	bge.n	804c9cc <_puts_r+0xc4>
 804c95a:	4622      	mov	r2, r4
 804c95c:	210a      	movs	r1, #10
 804c95e:	4628      	mov	r0, r5
 804c960:	f000 f878 	bl	804ca54 <__swbuf_r>
 804c964:	3001      	adds	r0, #1
 804c966:	d011      	beq.n	804c98c <_puts_r+0x84>
 804c968:	250a      	movs	r5, #10
 804c96a:	e011      	b.n	804c990 <_puts_r+0x88>
 804c96c:	4b1b      	ldr	r3, [pc, #108]	; (804c9dc <_puts_r+0xd4>)
 804c96e:	429c      	cmp	r4, r3
 804c970:	d101      	bne.n	804c976 <_puts_r+0x6e>
 804c972:	68ac      	ldr	r4, [r5, #8]
 804c974:	e7da      	b.n	804c92c <_puts_r+0x24>
 804c976:	4b1a      	ldr	r3, [pc, #104]	; (804c9e0 <_puts_r+0xd8>)
 804c978:	429c      	cmp	r4, r3
 804c97a:	bf08      	it	eq
 804c97c:	68ec      	ldreq	r4, [r5, #12]
 804c97e:	e7d5      	b.n	804c92c <_puts_r+0x24>
 804c980:	4621      	mov	r1, r4
 804c982:	4628      	mov	r0, r5
 804c984:	f000 f8b8 	bl	804caf8 <__swsetup_r>
 804c988:	2800      	cmp	r0, #0
 804c98a:	d0dd      	beq.n	804c948 <_puts_r+0x40>
 804c98c:	f04f 35ff 	mov.w	r5, #4294967295
 804c990:	6e63      	ldr	r3, [r4, #100]	; 0x64
 804c992:	07da      	lsls	r2, r3, #31
 804c994:	d405      	bmi.n	804c9a2 <_puts_r+0x9a>
 804c996:	89a3      	ldrh	r3, [r4, #12]
 804c998:	059b      	lsls	r3, r3, #22
 804c99a:	d402      	bmi.n	804c9a2 <_puts_r+0x9a>
 804c99c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 804c99e:	f000 fad2 	bl	804cf46 <__retarget_lock_release_recursive>
 804c9a2:	4628      	mov	r0, r5
 804c9a4:	bd70      	pop	{r4, r5, r6, pc}
 804c9a6:	2b00      	cmp	r3, #0
 804c9a8:	da04      	bge.n	804c9b4 <_puts_r+0xac>
 804c9aa:	69a2      	ldr	r2, [r4, #24]
 804c9ac:	429a      	cmp	r2, r3
 804c9ae:	dc06      	bgt.n	804c9be <_puts_r+0xb6>
 804c9b0:	290a      	cmp	r1, #10
 804c9b2:	d004      	beq.n	804c9be <_puts_r+0xb6>
 804c9b4:	6823      	ldr	r3, [r4, #0]
 804c9b6:	1c5a      	adds	r2, r3, #1
 804c9b8:	6022      	str	r2, [r4, #0]
 804c9ba:	7019      	strb	r1, [r3, #0]
 804c9bc:	e7c5      	b.n	804c94a <_puts_r+0x42>
 804c9be:	4622      	mov	r2, r4
 804c9c0:	4628      	mov	r0, r5
 804c9c2:	f000 f847 	bl	804ca54 <__swbuf_r>
 804c9c6:	3001      	adds	r0, #1
 804c9c8:	d1bf      	bne.n	804c94a <_puts_r+0x42>
 804c9ca:	e7df      	b.n	804c98c <_puts_r+0x84>
 804c9cc:	6823      	ldr	r3, [r4, #0]
 804c9ce:	250a      	movs	r5, #10
 804c9d0:	1c5a      	adds	r2, r3, #1
 804c9d2:	6022      	str	r2, [r4, #0]
 804c9d4:	701d      	strb	r5, [r3, #0]
 804c9d6:	e7db      	b.n	804c990 <_puts_r+0x88>
 804c9d8:	0804fb34 	.word	0x0804fb34
 804c9dc:	0804fb54 	.word	0x0804fb54
 804c9e0:	0804fb14 	.word	0x0804fb14

0804c9e4 <puts>:
 804c9e4:	4b02      	ldr	r3, [pc, #8]	; (804c9f0 <puts+0xc>)
 804c9e6:	4601      	mov	r1, r0
 804c9e8:	6818      	ldr	r0, [r3, #0]
 804c9ea:	f7ff bf8d 	b.w	804c908 <_puts_r>
 804c9ee:	bf00      	nop
 804c9f0:	2000007c 	.word	0x2000007c

0804c9f4 <_sbrk_r>:
 804c9f4:	b538      	push	{r3, r4, r5, lr}
 804c9f6:	4d06      	ldr	r5, [pc, #24]	; (804ca10 <_sbrk_r+0x1c>)
 804c9f8:	2300      	movs	r3, #0
 804c9fa:	4604      	mov	r4, r0
 804c9fc:	4608      	mov	r0, r1
 804c9fe:	602b      	str	r3, [r5, #0]
 804ca00:	f7f4 ff1a 	bl	8041838 <_sbrk>
 804ca04:	1c43      	adds	r3, r0, #1
 804ca06:	d102      	bne.n	804ca0e <_sbrk_r+0x1a>
 804ca08:	682b      	ldr	r3, [r5, #0]
 804ca0a:	b103      	cbz	r3, 804ca0e <_sbrk_r+0x1a>
 804ca0c:	6023      	str	r3, [r4, #0]
 804ca0e:	bd38      	pop	{r3, r4, r5, pc}
 804ca10:	20000d50 	.word	0x20000d50

0804ca14 <siprintf>:
 804ca14:	b40e      	push	{r1, r2, r3}
 804ca16:	b500      	push	{lr}
 804ca18:	b09c      	sub	sp, #112	; 0x70
 804ca1a:	ab1d      	add	r3, sp, #116	; 0x74
 804ca1c:	9002      	str	r0, [sp, #8]
 804ca1e:	9006      	str	r0, [sp, #24]
 804ca20:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 804ca24:	4809      	ldr	r0, [pc, #36]	; (804ca4c <siprintf+0x38>)
 804ca26:	9107      	str	r1, [sp, #28]
 804ca28:	9104      	str	r1, [sp, #16]
 804ca2a:	4909      	ldr	r1, [pc, #36]	; (804ca50 <siprintf+0x3c>)
 804ca2c:	f853 2b04 	ldr.w	r2, [r3], #4
 804ca30:	9105      	str	r1, [sp, #20]
 804ca32:	6800      	ldr	r0, [r0, #0]
 804ca34:	9301      	str	r3, [sp, #4]
 804ca36:	a902      	add	r1, sp, #8
 804ca38:	f000 fb54 	bl	804d0e4 <_svfiprintf_r>
 804ca3c:	9b02      	ldr	r3, [sp, #8]
 804ca3e:	2200      	movs	r2, #0
 804ca40:	701a      	strb	r2, [r3, #0]
 804ca42:	b01c      	add	sp, #112	; 0x70
 804ca44:	f85d eb04 	ldr.w	lr, [sp], #4
 804ca48:	b003      	add	sp, #12
 804ca4a:	4770      	bx	lr
 804ca4c:	2000007c 	.word	0x2000007c
 804ca50:	ffff0208 	.word	0xffff0208

0804ca54 <__swbuf_r>:
 804ca54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 804ca56:	460e      	mov	r6, r1
 804ca58:	4614      	mov	r4, r2
 804ca5a:	4605      	mov	r5, r0
 804ca5c:	b118      	cbz	r0, 804ca66 <__swbuf_r+0x12>
 804ca5e:	6983      	ldr	r3, [r0, #24]
 804ca60:	b90b      	cbnz	r3, 804ca66 <__swbuf_r+0x12>
 804ca62:	f000 f9d1 	bl	804ce08 <__sinit>
 804ca66:	4b21      	ldr	r3, [pc, #132]	; (804caec <__swbuf_r+0x98>)
 804ca68:	429c      	cmp	r4, r3
 804ca6a:	d12b      	bne.n	804cac4 <__swbuf_r+0x70>
 804ca6c:	686c      	ldr	r4, [r5, #4]
 804ca6e:	69a3      	ldr	r3, [r4, #24]
 804ca70:	60a3      	str	r3, [r4, #8]
 804ca72:	89a3      	ldrh	r3, [r4, #12]
 804ca74:	071a      	lsls	r2, r3, #28
 804ca76:	d52f      	bpl.n	804cad8 <__swbuf_r+0x84>
 804ca78:	6923      	ldr	r3, [r4, #16]
 804ca7a:	b36b      	cbz	r3, 804cad8 <__swbuf_r+0x84>
 804ca7c:	6923      	ldr	r3, [r4, #16]
 804ca7e:	6820      	ldr	r0, [r4, #0]
 804ca80:	1ac0      	subs	r0, r0, r3
 804ca82:	6963      	ldr	r3, [r4, #20]
 804ca84:	b2f6      	uxtb	r6, r6
 804ca86:	4283      	cmp	r3, r0
 804ca88:	4637      	mov	r7, r6
 804ca8a:	dc04      	bgt.n	804ca96 <__swbuf_r+0x42>
 804ca8c:	4621      	mov	r1, r4
 804ca8e:	4628      	mov	r0, r5
 804ca90:	f000 f926 	bl	804cce0 <_fflush_r>
 804ca94:	bb30      	cbnz	r0, 804cae4 <__swbuf_r+0x90>
 804ca96:	68a3      	ldr	r3, [r4, #8]
 804ca98:	3b01      	subs	r3, #1
 804ca9a:	60a3      	str	r3, [r4, #8]
 804ca9c:	6823      	ldr	r3, [r4, #0]
 804ca9e:	1c5a      	adds	r2, r3, #1
 804caa0:	6022      	str	r2, [r4, #0]
 804caa2:	701e      	strb	r6, [r3, #0]
 804caa4:	6963      	ldr	r3, [r4, #20]
 804caa6:	3001      	adds	r0, #1
 804caa8:	4283      	cmp	r3, r0
 804caaa:	d004      	beq.n	804cab6 <__swbuf_r+0x62>
 804caac:	89a3      	ldrh	r3, [r4, #12]
 804caae:	07db      	lsls	r3, r3, #31
 804cab0:	d506      	bpl.n	804cac0 <__swbuf_r+0x6c>
 804cab2:	2e0a      	cmp	r6, #10
 804cab4:	d104      	bne.n	804cac0 <__swbuf_r+0x6c>
 804cab6:	4621      	mov	r1, r4
 804cab8:	4628      	mov	r0, r5
 804caba:	f000 f911 	bl	804cce0 <_fflush_r>
 804cabe:	b988      	cbnz	r0, 804cae4 <__swbuf_r+0x90>
 804cac0:	4638      	mov	r0, r7
 804cac2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 804cac4:	4b0a      	ldr	r3, [pc, #40]	; (804caf0 <__swbuf_r+0x9c>)
 804cac6:	429c      	cmp	r4, r3
 804cac8:	d101      	bne.n	804cace <__swbuf_r+0x7a>
 804caca:	68ac      	ldr	r4, [r5, #8]
 804cacc:	e7cf      	b.n	804ca6e <__swbuf_r+0x1a>
 804cace:	4b09      	ldr	r3, [pc, #36]	; (804caf4 <__swbuf_r+0xa0>)
 804cad0:	429c      	cmp	r4, r3
 804cad2:	bf08      	it	eq
 804cad4:	68ec      	ldreq	r4, [r5, #12]
 804cad6:	e7ca      	b.n	804ca6e <__swbuf_r+0x1a>
 804cad8:	4621      	mov	r1, r4
 804cada:	4628      	mov	r0, r5
 804cadc:	f000 f80c 	bl	804caf8 <__swsetup_r>
 804cae0:	2800      	cmp	r0, #0
 804cae2:	d0cb      	beq.n	804ca7c <__swbuf_r+0x28>
 804cae4:	f04f 37ff 	mov.w	r7, #4294967295
 804cae8:	e7ea      	b.n	804cac0 <__swbuf_r+0x6c>
 804caea:	bf00      	nop
 804caec:	0804fb34 	.word	0x0804fb34
 804caf0:	0804fb54 	.word	0x0804fb54
 804caf4:	0804fb14 	.word	0x0804fb14

0804caf8 <__swsetup_r>:
 804caf8:	4b32      	ldr	r3, [pc, #200]	; (804cbc4 <__swsetup_r+0xcc>)
 804cafa:	b570      	push	{r4, r5, r6, lr}
 804cafc:	681d      	ldr	r5, [r3, #0]
 804cafe:	4606      	mov	r6, r0
 804cb00:	460c      	mov	r4, r1
 804cb02:	b125      	cbz	r5, 804cb0e <__swsetup_r+0x16>
 804cb04:	69ab      	ldr	r3, [r5, #24]
 804cb06:	b913      	cbnz	r3, 804cb0e <__swsetup_r+0x16>
 804cb08:	4628      	mov	r0, r5
 804cb0a:	f000 f97d 	bl	804ce08 <__sinit>
 804cb0e:	4b2e      	ldr	r3, [pc, #184]	; (804cbc8 <__swsetup_r+0xd0>)
 804cb10:	429c      	cmp	r4, r3
 804cb12:	d10f      	bne.n	804cb34 <__swsetup_r+0x3c>
 804cb14:	686c      	ldr	r4, [r5, #4]
 804cb16:	89a3      	ldrh	r3, [r4, #12]
 804cb18:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 804cb1c:	0719      	lsls	r1, r3, #28
 804cb1e:	d42c      	bmi.n	804cb7a <__swsetup_r+0x82>
 804cb20:	06dd      	lsls	r5, r3, #27
 804cb22:	d411      	bmi.n	804cb48 <__swsetup_r+0x50>
 804cb24:	2309      	movs	r3, #9
 804cb26:	6033      	str	r3, [r6, #0]
 804cb28:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 804cb2c:	81a3      	strh	r3, [r4, #12]
 804cb2e:	f04f 30ff 	mov.w	r0, #4294967295
 804cb32:	e03e      	b.n	804cbb2 <__swsetup_r+0xba>
 804cb34:	4b25      	ldr	r3, [pc, #148]	; (804cbcc <__swsetup_r+0xd4>)
 804cb36:	429c      	cmp	r4, r3
 804cb38:	d101      	bne.n	804cb3e <__swsetup_r+0x46>
 804cb3a:	68ac      	ldr	r4, [r5, #8]
 804cb3c:	e7eb      	b.n	804cb16 <__swsetup_r+0x1e>
 804cb3e:	4b24      	ldr	r3, [pc, #144]	; (804cbd0 <__swsetup_r+0xd8>)
 804cb40:	429c      	cmp	r4, r3
 804cb42:	bf08      	it	eq
 804cb44:	68ec      	ldreq	r4, [r5, #12]
 804cb46:	e7e6      	b.n	804cb16 <__swsetup_r+0x1e>
 804cb48:	0758      	lsls	r0, r3, #29
 804cb4a:	d512      	bpl.n	804cb72 <__swsetup_r+0x7a>
 804cb4c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 804cb4e:	b141      	cbz	r1, 804cb62 <__swsetup_r+0x6a>
 804cb50:	f104 0344 	add.w	r3, r4, #68	; 0x44
 804cb54:	4299      	cmp	r1, r3
 804cb56:	d002      	beq.n	804cb5e <__swsetup_r+0x66>
 804cb58:	4630      	mov	r0, r6
 804cb5a:	f7ff fddd 	bl	804c718 <_free_r>
 804cb5e:	2300      	movs	r3, #0
 804cb60:	6363      	str	r3, [r4, #52]	; 0x34
 804cb62:	89a3      	ldrh	r3, [r4, #12]
 804cb64:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 804cb68:	81a3      	strh	r3, [r4, #12]
 804cb6a:	2300      	movs	r3, #0
 804cb6c:	6063      	str	r3, [r4, #4]
 804cb6e:	6923      	ldr	r3, [r4, #16]
 804cb70:	6023      	str	r3, [r4, #0]
 804cb72:	89a3      	ldrh	r3, [r4, #12]
 804cb74:	f043 0308 	orr.w	r3, r3, #8
 804cb78:	81a3      	strh	r3, [r4, #12]
 804cb7a:	6923      	ldr	r3, [r4, #16]
 804cb7c:	b94b      	cbnz	r3, 804cb92 <__swsetup_r+0x9a>
 804cb7e:	89a3      	ldrh	r3, [r4, #12]
 804cb80:	f403 7320 	and.w	r3, r3, #640	; 0x280
 804cb84:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 804cb88:	d003      	beq.n	804cb92 <__swsetup_r+0x9a>
 804cb8a:	4621      	mov	r1, r4
 804cb8c:	4630      	mov	r0, r6
 804cb8e:	f000 fa01 	bl	804cf94 <__smakebuf_r>
 804cb92:	89a0      	ldrh	r0, [r4, #12]
 804cb94:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 804cb98:	f010 0301 	ands.w	r3, r0, #1
 804cb9c:	d00a      	beq.n	804cbb4 <__swsetup_r+0xbc>
 804cb9e:	2300      	movs	r3, #0
 804cba0:	60a3      	str	r3, [r4, #8]
 804cba2:	6963      	ldr	r3, [r4, #20]
 804cba4:	425b      	negs	r3, r3
 804cba6:	61a3      	str	r3, [r4, #24]
 804cba8:	6923      	ldr	r3, [r4, #16]
 804cbaa:	b943      	cbnz	r3, 804cbbe <__swsetup_r+0xc6>
 804cbac:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 804cbb0:	d1ba      	bne.n	804cb28 <__swsetup_r+0x30>
 804cbb2:	bd70      	pop	{r4, r5, r6, pc}
 804cbb4:	0781      	lsls	r1, r0, #30
 804cbb6:	bf58      	it	pl
 804cbb8:	6963      	ldrpl	r3, [r4, #20]
 804cbba:	60a3      	str	r3, [r4, #8]
 804cbbc:	e7f4      	b.n	804cba8 <__swsetup_r+0xb0>
 804cbbe:	2000      	movs	r0, #0
 804cbc0:	e7f7      	b.n	804cbb2 <__swsetup_r+0xba>
 804cbc2:	bf00      	nop
 804cbc4:	2000007c 	.word	0x2000007c
 804cbc8:	0804fb34 	.word	0x0804fb34
 804cbcc:	0804fb54 	.word	0x0804fb54
 804cbd0:	0804fb14 	.word	0x0804fb14

0804cbd4 <__sflush_r>:
 804cbd4:	898a      	ldrh	r2, [r1, #12]
 804cbd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 804cbda:	4605      	mov	r5, r0
 804cbdc:	0710      	lsls	r0, r2, #28
 804cbde:	460c      	mov	r4, r1
 804cbe0:	d458      	bmi.n	804cc94 <__sflush_r+0xc0>
 804cbe2:	684b      	ldr	r3, [r1, #4]
 804cbe4:	2b00      	cmp	r3, #0
 804cbe6:	dc05      	bgt.n	804cbf4 <__sflush_r+0x20>
 804cbe8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 804cbea:	2b00      	cmp	r3, #0
 804cbec:	dc02      	bgt.n	804cbf4 <__sflush_r+0x20>
 804cbee:	2000      	movs	r0, #0
 804cbf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 804cbf4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 804cbf6:	2e00      	cmp	r6, #0
 804cbf8:	d0f9      	beq.n	804cbee <__sflush_r+0x1a>
 804cbfa:	2300      	movs	r3, #0
 804cbfc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 804cc00:	682f      	ldr	r7, [r5, #0]
 804cc02:	602b      	str	r3, [r5, #0]
 804cc04:	d032      	beq.n	804cc6c <__sflush_r+0x98>
 804cc06:	6d60      	ldr	r0, [r4, #84]	; 0x54
 804cc08:	89a3      	ldrh	r3, [r4, #12]
 804cc0a:	075a      	lsls	r2, r3, #29
 804cc0c:	d505      	bpl.n	804cc1a <__sflush_r+0x46>
 804cc0e:	6863      	ldr	r3, [r4, #4]
 804cc10:	1ac0      	subs	r0, r0, r3
 804cc12:	6b63      	ldr	r3, [r4, #52]	; 0x34
 804cc14:	b10b      	cbz	r3, 804cc1a <__sflush_r+0x46>
 804cc16:	6c23      	ldr	r3, [r4, #64]	; 0x40
 804cc18:	1ac0      	subs	r0, r0, r3
 804cc1a:	2300      	movs	r3, #0
 804cc1c:	4602      	mov	r2, r0
 804cc1e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 804cc20:	6a21      	ldr	r1, [r4, #32]
 804cc22:	4628      	mov	r0, r5
 804cc24:	47b0      	blx	r6
 804cc26:	1c43      	adds	r3, r0, #1
 804cc28:	89a3      	ldrh	r3, [r4, #12]
 804cc2a:	d106      	bne.n	804cc3a <__sflush_r+0x66>
 804cc2c:	6829      	ldr	r1, [r5, #0]
 804cc2e:	291d      	cmp	r1, #29
 804cc30:	d82c      	bhi.n	804cc8c <__sflush_r+0xb8>
 804cc32:	4a2a      	ldr	r2, [pc, #168]	; (804ccdc <__sflush_r+0x108>)
 804cc34:	40ca      	lsrs	r2, r1
 804cc36:	07d6      	lsls	r6, r2, #31
 804cc38:	d528      	bpl.n	804cc8c <__sflush_r+0xb8>
 804cc3a:	2200      	movs	r2, #0
 804cc3c:	6062      	str	r2, [r4, #4]
 804cc3e:	04d9      	lsls	r1, r3, #19
 804cc40:	6922      	ldr	r2, [r4, #16]
 804cc42:	6022      	str	r2, [r4, #0]
 804cc44:	d504      	bpl.n	804cc50 <__sflush_r+0x7c>
 804cc46:	1c42      	adds	r2, r0, #1
 804cc48:	d101      	bne.n	804cc4e <__sflush_r+0x7a>
 804cc4a:	682b      	ldr	r3, [r5, #0]
 804cc4c:	b903      	cbnz	r3, 804cc50 <__sflush_r+0x7c>
 804cc4e:	6560      	str	r0, [r4, #84]	; 0x54
 804cc50:	6b61      	ldr	r1, [r4, #52]	; 0x34
 804cc52:	602f      	str	r7, [r5, #0]
 804cc54:	2900      	cmp	r1, #0
 804cc56:	d0ca      	beq.n	804cbee <__sflush_r+0x1a>
 804cc58:	f104 0344 	add.w	r3, r4, #68	; 0x44
 804cc5c:	4299      	cmp	r1, r3
 804cc5e:	d002      	beq.n	804cc66 <__sflush_r+0x92>
 804cc60:	4628      	mov	r0, r5
 804cc62:	f7ff fd59 	bl	804c718 <_free_r>
 804cc66:	2000      	movs	r0, #0
 804cc68:	6360      	str	r0, [r4, #52]	; 0x34
 804cc6a:	e7c1      	b.n	804cbf0 <__sflush_r+0x1c>
 804cc6c:	6a21      	ldr	r1, [r4, #32]
 804cc6e:	2301      	movs	r3, #1
 804cc70:	4628      	mov	r0, r5
 804cc72:	47b0      	blx	r6
 804cc74:	1c41      	adds	r1, r0, #1
 804cc76:	d1c7      	bne.n	804cc08 <__sflush_r+0x34>
 804cc78:	682b      	ldr	r3, [r5, #0]
 804cc7a:	2b00      	cmp	r3, #0
 804cc7c:	d0c4      	beq.n	804cc08 <__sflush_r+0x34>
 804cc7e:	2b1d      	cmp	r3, #29
 804cc80:	d001      	beq.n	804cc86 <__sflush_r+0xb2>
 804cc82:	2b16      	cmp	r3, #22
 804cc84:	d101      	bne.n	804cc8a <__sflush_r+0xb6>
 804cc86:	602f      	str	r7, [r5, #0]
 804cc88:	e7b1      	b.n	804cbee <__sflush_r+0x1a>
 804cc8a:	89a3      	ldrh	r3, [r4, #12]
 804cc8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 804cc90:	81a3      	strh	r3, [r4, #12]
 804cc92:	e7ad      	b.n	804cbf0 <__sflush_r+0x1c>
 804cc94:	690f      	ldr	r7, [r1, #16]
 804cc96:	2f00      	cmp	r7, #0
 804cc98:	d0a9      	beq.n	804cbee <__sflush_r+0x1a>
 804cc9a:	0793      	lsls	r3, r2, #30
 804cc9c:	680e      	ldr	r6, [r1, #0]
 804cc9e:	bf08      	it	eq
 804cca0:	694b      	ldreq	r3, [r1, #20]
 804cca2:	600f      	str	r7, [r1, #0]
 804cca4:	bf18      	it	ne
 804cca6:	2300      	movne	r3, #0
 804cca8:	eba6 0807 	sub.w	r8, r6, r7
 804ccac:	608b      	str	r3, [r1, #8]
 804ccae:	f1b8 0f00 	cmp.w	r8, #0
 804ccb2:	dd9c      	ble.n	804cbee <__sflush_r+0x1a>
 804ccb4:	6a21      	ldr	r1, [r4, #32]
 804ccb6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 804ccb8:	4643      	mov	r3, r8
 804ccba:	463a      	mov	r2, r7
 804ccbc:	4628      	mov	r0, r5
 804ccbe:	47b0      	blx	r6
 804ccc0:	2800      	cmp	r0, #0
 804ccc2:	dc06      	bgt.n	804ccd2 <__sflush_r+0xfe>
 804ccc4:	89a3      	ldrh	r3, [r4, #12]
 804ccc6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 804ccca:	81a3      	strh	r3, [r4, #12]
 804cccc:	f04f 30ff 	mov.w	r0, #4294967295
 804ccd0:	e78e      	b.n	804cbf0 <__sflush_r+0x1c>
 804ccd2:	4407      	add	r7, r0
 804ccd4:	eba8 0800 	sub.w	r8, r8, r0
 804ccd8:	e7e9      	b.n	804ccae <__sflush_r+0xda>
 804ccda:	bf00      	nop
 804ccdc:	20400001 	.word	0x20400001

0804cce0 <_fflush_r>:
 804cce0:	b538      	push	{r3, r4, r5, lr}
 804cce2:	690b      	ldr	r3, [r1, #16]
 804cce4:	4605      	mov	r5, r0
 804cce6:	460c      	mov	r4, r1
 804cce8:	b913      	cbnz	r3, 804ccf0 <_fflush_r+0x10>
 804ccea:	2500      	movs	r5, #0
 804ccec:	4628      	mov	r0, r5
 804ccee:	bd38      	pop	{r3, r4, r5, pc}
 804ccf0:	b118      	cbz	r0, 804ccfa <_fflush_r+0x1a>
 804ccf2:	6983      	ldr	r3, [r0, #24]
 804ccf4:	b90b      	cbnz	r3, 804ccfa <_fflush_r+0x1a>
 804ccf6:	f000 f887 	bl	804ce08 <__sinit>
 804ccfa:	4b14      	ldr	r3, [pc, #80]	; (804cd4c <_fflush_r+0x6c>)
 804ccfc:	429c      	cmp	r4, r3
 804ccfe:	d11b      	bne.n	804cd38 <_fflush_r+0x58>
 804cd00:	686c      	ldr	r4, [r5, #4]
 804cd02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 804cd06:	2b00      	cmp	r3, #0
 804cd08:	d0ef      	beq.n	804ccea <_fflush_r+0xa>
 804cd0a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 804cd0c:	07d0      	lsls	r0, r2, #31
 804cd0e:	d404      	bmi.n	804cd1a <_fflush_r+0x3a>
 804cd10:	0599      	lsls	r1, r3, #22
 804cd12:	d402      	bmi.n	804cd1a <_fflush_r+0x3a>
 804cd14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 804cd16:	f000 f915 	bl	804cf44 <__retarget_lock_acquire_recursive>
 804cd1a:	4628      	mov	r0, r5
 804cd1c:	4621      	mov	r1, r4
 804cd1e:	f7ff ff59 	bl	804cbd4 <__sflush_r>
 804cd22:	6e63      	ldr	r3, [r4, #100]	; 0x64
 804cd24:	07da      	lsls	r2, r3, #31
 804cd26:	4605      	mov	r5, r0
 804cd28:	d4e0      	bmi.n	804ccec <_fflush_r+0xc>
 804cd2a:	89a3      	ldrh	r3, [r4, #12]
 804cd2c:	059b      	lsls	r3, r3, #22
 804cd2e:	d4dd      	bmi.n	804ccec <_fflush_r+0xc>
 804cd30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 804cd32:	f000 f908 	bl	804cf46 <__retarget_lock_release_recursive>
 804cd36:	e7d9      	b.n	804ccec <_fflush_r+0xc>
 804cd38:	4b05      	ldr	r3, [pc, #20]	; (804cd50 <_fflush_r+0x70>)
 804cd3a:	429c      	cmp	r4, r3
 804cd3c:	d101      	bne.n	804cd42 <_fflush_r+0x62>
 804cd3e:	68ac      	ldr	r4, [r5, #8]
 804cd40:	e7df      	b.n	804cd02 <_fflush_r+0x22>
 804cd42:	4b04      	ldr	r3, [pc, #16]	; (804cd54 <_fflush_r+0x74>)
 804cd44:	429c      	cmp	r4, r3
 804cd46:	bf08      	it	eq
 804cd48:	68ec      	ldreq	r4, [r5, #12]
 804cd4a:	e7da      	b.n	804cd02 <_fflush_r+0x22>
 804cd4c:	0804fb34 	.word	0x0804fb34
 804cd50:	0804fb54 	.word	0x0804fb54
 804cd54:	0804fb14 	.word	0x0804fb14

0804cd58 <std>:
 804cd58:	2300      	movs	r3, #0
 804cd5a:	b510      	push	{r4, lr}
 804cd5c:	4604      	mov	r4, r0
 804cd5e:	e9c0 3300 	strd	r3, r3, [r0]
 804cd62:	e9c0 3304 	strd	r3, r3, [r0, #16]
 804cd66:	6083      	str	r3, [r0, #8]
 804cd68:	8181      	strh	r1, [r0, #12]
 804cd6a:	6643      	str	r3, [r0, #100]	; 0x64
 804cd6c:	81c2      	strh	r2, [r0, #14]
 804cd6e:	6183      	str	r3, [r0, #24]
 804cd70:	4619      	mov	r1, r3
 804cd72:	2208      	movs	r2, #8
 804cd74:	305c      	adds	r0, #92	; 0x5c
 804cd76:	f7ff fcc7 	bl	804c708 <memset>
 804cd7a:	4b05      	ldr	r3, [pc, #20]	; (804cd90 <std+0x38>)
 804cd7c:	6263      	str	r3, [r4, #36]	; 0x24
 804cd7e:	4b05      	ldr	r3, [pc, #20]	; (804cd94 <std+0x3c>)
 804cd80:	62a3      	str	r3, [r4, #40]	; 0x28
 804cd82:	4b05      	ldr	r3, [pc, #20]	; (804cd98 <std+0x40>)
 804cd84:	62e3      	str	r3, [r4, #44]	; 0x2c
 804cd86:	4b05      	ldr	r3, [pc, #20]	; (804cd9c <std+0x44>)
 804cd88:	6224      	str	r4, [r4, #32]
 804cd8a:	6323      	str	r3, [r4, #48]	; 0x30
 804cd8c:	bd10      	pop	{r4, pc}
 804cd8e:	bf00      	nop
 804cd90:	0804d8c1 	.word	0x0804d8c1
 804cd94:	0804d8e3 	.word	0x0804d8e3
 804cd98:	0804d91b 	.word	0x0804d91b
 804cd9c:	0804d93f 	.word	0x0804d93f

0804cda0 <_cleanup_r>:
 804cda0:	4901      	ldr	r1, [pc, #4]	; (804cda8 <_cleanup_r+0x8>)
 804cda2:	f000 b8af 	b.w	804cf04 <_fwalk_reent>
 804cda6:	bf00      	nop
 804cda8:	0804cce1 	.word	0x0804cce1

0804cdac <__sfmoreglue>:
 804cdac:	b570      	push	{r4, r5, r6, lr}
 804cdae:	2268      	movs	r2, #104	; 0x68
 804cdb0:	1e4d      	subs	r5, r1, #1
 804cdb2:	4355      	muls	r5, r2
 804cdb4:	460e      	mov	r6, r1
 804cdb6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 804cdba:	f7ff fd19 	bl	804c7f0 <_malloc_r>
 804cdbe:	4604      	mov	r4, r0
 804cdc0:	b140      	cbz	r0, 804cdd4 <__sfmoreglue+0x28>
 804cdc2:	2100      	movs	r1, #0
 804cdc4:	e9c0 1600 	strd	r1, r6, [r0]
 804cdc8:	300c      	adds	r0, #12
 804cdca:	60a0      	str	r0, [r4, #8]
 804cdcc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 804cdd0:	f7ff fc9a 	bl	804c708 <memset>
 804cdd4:	4620      	mov	r0, r4
 804cdd6:	bd70      	pop	{r4, r5, r6, pc}

0804cdd8 <__sfp_lock_acquire>:
 804cdd8:	4801      	ldr	r0, [pc, #4]	; (804cde0 <__sfp_lock_acquire+0x8>)
 804cdda:	f000 b8b3 	b.w	804cf44 <__retarget_lock_acquire_recursive>
 804cdde:	bf00      	nop
 804cde0:	20000d4d 	.word	0x20000d4d

0804cde4 <__sfp_lock_release>:
 804cde4:	4801      	ldr	r0, [pc, #4]	; (804cdec <__sfp_lock_release+0x8>)
 804cde6:	f000 b8ae 	b.w	804cf46 <__retarget_lock_release_recursive>
 804cdea:	bf00      	nop
 804cdec:	20000d4d 	.word	0x20000d4d

0804cdf0 <__sinit_lock_acquire>:
 804cdf0:	4801      	ldr	r0, [pc, #4]	; (804cdf8 <__sinit_lock_acquire+0x8>)
 804cdf2:	f000 b8a7 	b.w	804cf44 <__retarget_lock_acquire_recursive>
 804cdf6:	bf00      	nop
 804cdf8:	20000d4e 	.word	0x20000d4e

0804cdfc <__sinit_lock_release>:
 804cdfc:	4801      	ldr	r0, [pc, #4]	; (804ce04 <__sinit_lock_release+0x8>)
 804cdfe:	f000 b8a2 	b.w	804cf46 <__retarget_lock_release_recursive>
 804ce02:	bf00      	nop
 804ce04:	20000d4e 	.word	0x20000d4e

0804ce08 <__sinit>:
 804ce08:	b510      	push	{r4, lr}
 804ce0a:	4604      	mov	r4, r0
 804ce0c:	f7ff fff0 	bl	804cdf0 <__sinit_lock_acquire>
 804ce10:	69a3      	ldr	r3, [r4, #24]
 804ce12:	b11b      	cbz	r3, 804ce1c <__sinit+0x14>
 804ce14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 804ce18:	f7ff bff0 	b.w	804cdfc <__sinit_lock_release>
 804ce1c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 804ce20:	6523      	str	r3, [r4, #80]	; 0x50
 804ce22:	4b13      	ldr	r3, [pc, #76]	; (804ce70 <__sinit+0x68>)
 804ce24:	4a13      	ldr	r2, [pc, #76]	; (804ce74 <__sinit+0x6c>)
 804ce26:	681b      	ldr	r3, [r3, #0]
 804ce28:	62a2      	str	r2, [r4, #40]	; 0x28
 804ce2a:	42a3      	cmp	r3, r4
 804ce2c:	bf04      	itt	eq
 804ce2e:	2301      	moveq	r3, #1
 804ce30:	61a3      	streq	r3, [r4, #24]
 804ce32:	4620      	mov	r0, r4
 804ce34:	f000 f820 	bl	804ce78 <__sfp>
 804ce38:	6060      	str	r0, [r4, #4]
 804ce3a:	4620      	mov	r0, r4
 804ce3c:	f000 f81c 	bl	804ce78 <__sfp>
 804ce40:	60a0      	str	r0, [r4, #8]
 804ce42:	4620      	mov	r0, r4
 804ce44:	f000 f818 	bl	804ce78 <__sfp>
 804ce48:	2200      	movs	r2, #0
 804ce4a:	60e0      	str	r0, [r4, #12]
 804ce4c:	2104      	movs	r1, #4
 804ce4e:	6860      	ldr	r0, [r4, #4]
 804ce50:	f7ff ff82 	bl	804cd58 <std>
 804ce54:	68a0      	ldr	r0, [r4, #8]
 804ce56:	2201      	movs	r2, #1
 804ce58:	2109      	movs	r1, #9
 804ce5a:	f7ff ff7d 	bl	804cd58 <std>
 804ce5e:	68e0      	ldr	r0, [r4, #12]
 804ce60:	2202      	movs	r2, #2
 804ce62:	2112      	movs	r1, #18
 804ce64:	f7ff ff78 	bl	804cd58 <std>
 804ce68:	2301      	movs	r3, #1
 804ce6a:	61a3      	str	r3, [r4, #24]
 804ce6c:	e7d2      	b.n	804ce14 <__sinit+0xc>
 804ce6e:	bf00      	nop
 804ce70:	0804fb10 	.word	0x0804fb10
 804ce74:	0804cda1 	.word	0x0804cda1

0804ce78 <__sfp>:
 804ce78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 804ce7a:	4607      	mov	r7, r0
 804ce7c:	f7ff ffac 	bl	804cdd8 <__sfp_lock_acquire>
 804ce80:	4b1e      	ldr	r3, [pc, #120]	; (804cefc <__sfp+0x84>)
 804ce82:	681e      	ldr	r6, [r3, #0]
 804ce84:	69b3      	ldr	r3, [r6, #24]
 804ce86:	b913      	cbnz	r3, 804ce8e <__sfp+0x16>
 804ce88:	4630      	mov	r0, r6
 804ce8a:	f7ff ffbd 	bl	804ce08 <__sinit>
 804ce8e:	3648      	adds	r6, #72	; 0x48
 804ce90:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 804ce94:	3b01      	subs	r3, #1
 804ce96:	d503      	bpl.n	804cea0 <__sfp+0x28>
 804ce98:	6833      	ldr	r3, [r6, #0]
 804ce9a:	b30b      	cbz	r3, 804cee0 <__sfp+0x68>
 804ce9c:	6836      	ldr	r6, [r6, #0]
 804ce9e:	e7f7      	b.n	804ce90 <__sfp+0x18>
 804cea0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 804cea4:	b9d5      	cbnz	r5, 804cedc <__sfp+0x64>
 804cea6:	4b16      	ldr	r3, [pc, #88]	; (804cf00 <__sfp+0x88>)
 804cea8:	60e3      	str	r3, [r4, #12]
 804ceaa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 804ceae:	6665      	str	r5, [r4, #100]	; 0x64
 804ceb0:	f000 f847 	bl	804cf42 <__retarget_lock_init_recursive>
 804ceb4:	f7ff ff96 	bl	804cde4 <__sfp_lock_release>
 804ceb8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 804cebc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 804cec0:	6025      	str	r5, [r4, #0]
 804cec2:	61a5      	str	r5, [r4, #24]
 804cec4:	2208      	movs	r2, #8
 804cec6:	4629      	mov	r1, r5
 804cec8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 804cecc:	f7ff fc1c 	bl	804c708 <memset>
 804ced0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 804ced4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 804ced8:	4620      	mov	r0, r4
 804ceda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 804cedc:	3468      	adds	r4, #104	; 0x68
 804cede:	e7d9      	b.n	804ce94 <__sfp+0x1c>
 804cee0:	2104      	movs	r1, #4
 804cee2:	4638      	mov	r0, r7
 804cee4:	f7ff ff62 	bl	804cdac <__sfmoreglue>
 804cee8:	4604      	mov	r4, r0
 804ceea:	6030      	str	r0, [r6, #0]
 804ceec:	2800      	cmp	r0, #0
 804ceee:	d1d5      	bne.n	804ce9c <__sfp+0x24>
 804cef0:	f7ff ff78 	bl	804cde4 <__sfp_lock_release>
 804cef4:	230c      	movs	r3, #12
 804cef6:	603b      	str	r3, [r7, #0]
 804cef8:	e7ee      	b.n	804ced8 <__sfp+0x60>
 804cefa:	bf00      	nop
 804cefc:	0804fb10 	.word	0x0804fb10
 804cf00:	ffff0001 	.word	0xffff0001

0804cf04 <_fwalk_reent>:
 804cf04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 804cf08:	4606      	mov	r6, r0
 804cf0a:	4688      	mov	r8, r1
 804cf0c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 804cf10:	2700      	movs	r7, #0
 804cf12:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 804cf16:	f1b9 0901 	subs.w	r9, r9, #1
 804cf1a:	d505      	bpl.n	804cf28 <_fwalk_reent+0x24>
 804cf1c:	6824      	ldr	r4, [r4, #0]
 804cf1e:	2c00      	cmp	r4, #0
 804cf20:	d1f7      	bne.n	804cf12 <_fwalk_reent+0xe>
 804cf22:	4638      	mov	r0, r7
 804cf24:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 804cf28:	89ab      	ldrh	r3, [r5, #12]
 804cf2a:	2b01      	cmp	r3, #1
 804cf2c:	d907      	bls.n	804cf3e <_fwalk_reent+0x3a>
 804cf2e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 804cf32:	3301      	adds	r3, #1
 804cf34:	d003      	beq.n	804cf3e <_fwalk_reent+0x3a>
 804cf36:	4629      	mov	r1, r5
 804cf38:	4630      	mov	r0, r6
 804cf3a:	47c0      	blx	r8
 804cf3c:	4307      	orrs	r7, r0
 804cf3e:	3568      	adds	r5, #104	; 0x68
 804cf40:	e7e9      	b.n	804cf16 <_fwalk_reent+0x12>

0804cf42 <__retarget_lock_init_recursive>:
 804cf42:	4770      	bx	lr

0804cf44 <__retarget_lock_acquire_recursive>:
 804cf44:	4770      	bx	lr

0804cf46 <__retarget_lock_release_recursive>:
 804cf46:	4770      	bx	lr

0804cf48 <__swhatbuf_r>:
 804cf48:	b570      	push	{r4, r5, r6, lr}
 804cf4a:	460e      	mov	r6, r1
 804cf4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 804cf50:	2900      	cmp	r1, #0
 804cf52:	b096      	sub	sp, #88	; 0x58
 804cf54:	4614      	mov	r4, r2
 804cf56:	461d      	mov	r5, r3
 804cf58:	da08      	bge.n	804cf6c <__swhatbuf_r+0x24>
 804cf5a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 804cf5e:	2200      	movs	r2, #0
 804cf60:	602a      	str	r2, [r5, #0]
 804cf62:	061a      	lsls	r2, r3, #24
 804cf64:	d410      	bmi.n	804cf88 <__swhatbuf_r+0x40>
 804cf66:	f44f 6380 	mov.w	r3, #1024	; 0x400
 804cf6a:	e00e      	b.n	804cf8a <__swhatbuf_r+0x42>
 804cf6c:	466a      	mov	r2, sp
 804cf6e:	f000 fd0d 	bl	804d98c <_fstat_r>
 804cf72:	2800      	cmp	r0, #0
 804cf74:	dbf1      	blt.n	804cf5a <__swhatbuf_r+0x12>
 804cf76:	9a01      	ldr	r2, [sp, #4]
 804cf78:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 804cf7c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 804cf80:	425a      	negs	r2, r3
 804cf82:	415a      	adcs	r2, r3
 804cf84:	602a      	str	r2, [r5, #0]
 804cf86:	e7ee      	b.n	804cf66 <__swhatbuf_r+0x1e>
 804cf88:	2340      	movs	r3, #64	; 0x40
 804cf8a:	2000      	movs	r0, #0
 804cf8c:	6023      	str	r3, [r4, #0]
 804cf8e:	b016      	add	sp, #88	; 0x58
 804cf90:	bd70      	pop	{r4, r5, r6, pc}
	...

0804cf94 <__smakebuf_r>:
 804cf94:	898b      	ldrh	r3, [r1, #12]
 804cf96:	b573      	push	{r0, r1, r4, r5, r6, lr}
 804cf98:	079d      	lsls	r5, r3, #30
 804cf9a:	4606      	mov	r6, r0
 804cf9c:	460c      	mov	r4, r1
 804cf9e:	d507      	bpl.n	804cfb0 <__smakebuf_r+0x1c>
 804cfa0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 804cfa4:	6023      	str	r3, [r4, #0]
 804cfa6:	6123      	str	r3, [r4, #16]
 804cfa8:	2301      	movs	r3, #1
 804cfaa:	6163      	str	r3, [r4, #20]
 804cfac:	b002      	add	sp, #8
 804cfae:	bd70      	pop	{r4, r5, r6, pc}
 804cfb0:	ab01      	add	r3, sp, #4
 804cfb2:	466a      	mov	r2, sp
 804cfb4:	f7ff ffc8 	bl	804cf48 <__swhatbuf_r>
 804cfb8:	9900      	ldr	r1, [sp, #0]
 804cfba:	4605      	mov	r5, r0
 804cfbc:	4630      	mov	r0, r6
 804cfbe:	f7ff fc17 	bl	804c7f0 <_malloc_r>
 804cfc2:	b948      	cbnz	r0, 804cfd8 <__smakebuf_r+0x44>
 804cfc4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 804cfc8:	059a      	lsls	r2, r3, #22
 804cfca:	d4ef      	bmi.n	804cfac <__smakebuf_r+0x18>
 804cfcc:	f023 0303 	bic.w	r3, r3, #3
 804cfd0:	f043 0302 	orr.w	r3, r3, #2
 804cfd4:	81a3      	strh	r3, [r4, #12]
 804cfd6:	e7e3      	b.n	804cfa0 <__smakebuf_r+0xc>
 804cfd8:	4b0d      	ldr	r3, [pc, #52]	; (804d010 <__smakebuf_r+0x7c>)
 804cfda:	62b3      	str	r3, [r6, #40]	; 0x28
 804cfdc:	89a3      	ldrh	r3, [r4, #12]
 804cfde:	6020      	str	r0, [r4, #0]
 804cfe0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 804cfe4:	81a3      	strh	r3, [r4, #12]
 804cfe6:	9b00      	ldr	r3, [sp, #0]
 804cfe8:	6163      	str	r3, [r4, #20]
 804cfea:	9b01      	ldr	r3, [sp, #4]
 804cfec:	6120      	str	r0, [r4, #16]
 804cfee:	b15b      	cbz	r3, 804d008 <__smakebuf_r+0x74>
 804cff0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 804cff4:	4630      	mov	r0, r6
 804cff6:	f000 fcdb 	bl	804d9b0 <_isatty_r>
 804cffa:	b128      	cbz	r0, 804d008 <__smakebuf_r+0x74>
 804cffc:	89a3      	ldrh	r3, [r4, #12]
 804cffe:	f023 0303 	bic.w	r3, r3, #3
 804d002:	f043 0301 	orr.w	r3, r3, #1
 804d006:	81a3      	strh	r3, [r4, #12]
 804d008:	89a0      	ldrh	r0, [r4, #12]
 804d00a:	4305      	orrs	r5, r0
 804d00c:	81a5      	strh	r5, [r4, #12]
 804d00e:	e7cd      	b.n	804cfac <__smakebuf_r+0x18>
 804d010:	0804cda1 	.word	0x0804cda1

0804d014 <__malloc_lock>:
 804d014:	4801      	ldr	r0, [pc, #4]	; (804d01c <__malloc_lock+0x8>)
 804d016:	f7ff bf95 	b.w	804cf44 <__retarget_lock_acquire_recursive>
 804d01a:	bf00      	nop
 804d01c:	20000d4c 	.word	0x20000d4c

0804d020 <__malloc_unlock>:
 804d020:	4801      	ldr	r0, [pc, #4]	; (804d028 <__malloc_unlock+0x8>)
 804d022:	f7ff bf90 	b.w	804cf46 <__retarget_lock_release_recursive>
 804d026:	bf00      	nop
 804d028:	20000d4c 	.word	0x20000d4c

0804d02c <__ssputs_r>:
 804d02c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 804d030:	688e      	ldr	r6, [r1, #8]
 804d032:	429e      	cmp	r6, r3
 804d034:	4682      	mov	sl, r0
 804d036:	460c      	mov	r4, r1
 804d038:	4690      	mov	r8, r2
 804d03a:	461f      	mov	r7, r3
 804d03c:	d838      	bhi.n	804d0b0 <__ssputs_r+0x84>
 804d03e:	898a      	ldrh	r2, [r1, #12]
 804d040:	f412 6f90 	tst.w	r2, #1152	; 0x480
 804d044:	d032      	beq.n	804d0ac <__ssputs_r+0x80>
 804d046:	6825      	ldr	r5, [r4, #0]
 804d048:	6909      	ldr	r1, [r1, #16]
 804d04a:	eba5 0901 	sub.w	r9, r5, r1
 804d04e:	6965      	ldr	r5, [r4, #20]
 804d050:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 804d054:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 804d058:	3301      	adds	r3, #1
 804d05a:	444b      	add	r3, r9
 804d05c:	106d      	asrs	r5, r5, #1
 804d05e:	429d      	cmp	r5, r3
 804d060:	bf38      	it	cc
 804d062:	461d      	movcc	r5, r3
 804d064:	0553      	lsls	r3, r2, #21
 804d066:	d531      	bpl.n	804d0cc <__ssputs_r+0xa0>
 804d068:	4629      	mov	r1, r5
 804d06a:	f7ff fbc1 	bl	804c7f0 <_malloc_r>
 804d06e:	4606      	mov	r6, r0
 804d070:	b950      	cbnz	r0, 804d088 <__ssputs_r+0x5c>
 804d072:	230c      	movs	r3, #12
 804d074:	f8ca 3000 	str.w	r3, [sl]
 804d078:	89a3      	ldrh	r3, [r4, #12]
 804d07a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 804d07e:	81a3      	strh	r3, [r4, #12]
 804d080:	f04f 30ff 	mov.w	r0, #4294967295
 804d084:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 804d088:	6921      	ldr	r1, [r4, #16]
 804d08a:	464a      	mov	r2, r9
 804d08c:	f000 fcb2 	bl	804d9f4 <memcpy>
 804d090:	89a3      	ldrh	r3, [r4, #12]
 804d092:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 804d096:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 804d09a:	81a3      	strh	r3, [r4, #12]
 804d09c:	6126      	str	r6, [r4, #16]
 804d09e:	6165      	str	r5, [r4, #20]
 804d0a0:	444e      	add	r6, r9
 804d0a2:	eba5 0509 	sub.w	r5, r5, r9
 804d0a6:	6026      	str	r6, [r4, #0]
 804d0a8:	60a5      	str	r5, [r4, #8]
 804d0aa:	463e      	mov	r6, r7
 804d0ac:	42be      	cmp	r6, r7
 804d0ae:	d900      	bls.n	804d0b2 <__ssputs_r+0x86>
 804d0b0:	463e      	mov	r6, r7
 804d0b2:	6820      	ldr	r0, [r4, #0]
 804d0b4:	4632      	mov	r2, r6
 804d0b6:	4641      	mov	r1, r8
 804d0b8:	f000 fcaa 	bl	804da10 <memmove>
 804d0bc:	68a3      	ldr	r3, [r4, #8]
 804d0be:	1b9b      	subs	r3, r3, r6
 804d0c0:	60a3      	str	r3, [r4, #8]
 804d0c2:	6823      	ldr	r3, [r4, #0]
 804d0c4:	4433      	add	r3, r6
 804d0c6:	6023      	str	r3, [r4, #0]
 804d0c8:	2000      	movs	r0, #0
 804d0ca:	e7db      	b.n	804d084 <__ssputs_r+0x58>
 804d0cc:	462a      	mov	r2, r5
 804d0ce:	f000 fcb9 	bl	804da44 <_realloc_r>
 804d0d2:	4606      	mov	r6, r0
 804d0d4:	2800      	cmp	r0, #0
 804d0d6:	d1e1      	bne.n	804d09c <__ssputs_r+0x70>
 804d0d8:	6921      	ldr	r1, [r4, #16]
 804d0da:	4650      	mov	r0, sl
 804d0dc:	f7ff fb1c 	bl	804c718 <_free_r>
 804d0e0:	e7c7      	b.n	804d072 <__ssputs_r+0x46>
	...

0804d0e4 <_svfiprintf_r>:
 804d0e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804d0e8:	4698      	mov	r8, r3
 804d0ea:	898b      	ldrh	r3, [r1, #12]
 804d0ec:	061b      	lsls	r3, r3, #24
 804d0ee:	b09d      	sub	sp, #116	; 0x74
 804d0f0:	4607      	mov	r7, r0
 804d0f2:	460d      	mov	r5, r1
 804d0f4:	4614      	mov	r4, r2
 804d0f6:	d50e      	bpl.n	804d116 <_svfiprintf_r+0x32>
 804d0f8:	690b      	ldr	r3, [r1, #16]
 804d0fa:	b963      	cbnz	r3, 804d116 <_svfiprintf_r+0x32>
 804d0fc:	2140      	movs	r1, #64	; 0x40
 804d0fe:	f7ff fb77 	bl	804c7f0 <_malloc_r>
 804d102:	6028      	str	r0, [r5, #0]
 804d104:	6128      	str	r0, [r5, #16]
 804d106:	b920      	cbnz	r0, 804d112 <_svfiprintf_r+0x2e>
 804d108:	230c      	movs	r3, #12
 804d10a:	603b      	str	r3, [r7, #0]
 804d10c:	f04f 30ff 	mov.w	r0, #4294967295
 804d110:	e0d1      	b.n	804d2b6 <_svfiprintf_r+0x1d2>
 804d112:	2340      	movs	r3, #64	; 0x40
 804d114:	616b      	str	r3, [r5, #20]
 804d116:	2300      	movs	r3, #0
 804d118:	9309      	str	r3, [sp, #36]	; 0x24
 804d11a:	2320      	movs	r3, #32
 804d11c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 804d120:	f8cd 800c 	str.w	r8, [sp, #12]
 804d124:	2330      	movs	r3, #48	; 0x30
 804d126:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 804d2d0 <_svfiprintf_r+0x1ec>
 804d12a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 804d12e:	f04f 0901 	mov.w	r9, #1
 804d132:	4623      	mov	r3, r4
 804d134:	469a      	mov	sl, r3
 804d136:	f813 2b01 	ldrb.w	r2, [r3], #1
 804d13a:	b10a      	cbz	r2, 804d140 <_svfiprintf_r+0x5c>
 804d13c:	2a25      	cmp	r2, #37	; 0x25
 804d13e:	d1f9      	bne.n	804d134 <_svfiprintf_r+0x50>
 804d140:	ebba 0b04 	subs.w	fp, sl, r4
 804d144:	d00b      	beq.n	804d15e <_svfiprintf_r+0x7a>
 804d146:	465b      	mov	r3, fp
 804d148:	4622      	mov	r2, r4
 804d14a:	4629      	mov	r1, r5
 804d14c:	4638      	mov	r0, r7
 804d14e:	f7ff ff6d 	bl	804d02c <__ssputs_r>
 804d152:	3001      	adds	r0, #1
 804d154:	f000 80aa 	beq.w	804d2ac <_svfiprintf_r+0x1c8>
 804d158:	9a09      	ldr	r2, [sp, #36]	; 0x24
 804d15a:	445a      	add	r2, fp
 804d15c:	9209      	str	r2, [sp, #36]	; 0x24
 804d15e:	f89a 3000 	ldrb.w	r3, [sl]
 804d162:	2b00      	cmp	r3, #0
 804d164:	f000 80a2 	beq.w	804d2ac <_svfiprintf_r+0x1c8>
 804d168:	2300      	movs	r3, #0
 804d16a:	f04f 32ff 	mov.w	r2, #4294967295
 804d16e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 804d172:	f10a 0a01 	add.w	sl, sl, #1
 804d176:	9304      	str	r3, [sp, #16]
 804d178:	9307      	str	r3, [sp, #28]
 804d17a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 804d17e:	931a      	str	r3, [sp, #104]	; 0x68
 804d180:	4654      	mov	r4, sl
 804d182:	2205      	movs	r2, #5
 804d184:	f814 1b01 	ldrb.w	r1, [r4], #1
 804d188:	4851      	ldr	r0, [pc, #324]	; (804d2d0 <_svfiprintf_r+0x1ec>)
 804d18a:	f7f3 f831 	bl	80401f0 <memchr>
 804d18e:	9a04      	ldr	r2, [sp, #16]
 804d190:	b9d8      	cbnz	r0, 804d1ca <_svfiprintf_r+0xe6>
 804d192:	06d0      	lsls	r0, r2, #27
 804d194:	bf44      	itt	mi
 804d196:	2320      	movmi	r3, #32
 804d198:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 804d19c:	0711      	lsls	r1, r2, #28
 804d19e:	bf44      	itt	mi
 804d1a0:	232b      	movmi	r3, #43	; 0x2b
 804d1a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 804d1a6:	f89a 3000 	ldrb.w	r3, [sl]
 804d1aa:	2b2a      	cmp	r3, #42	; 0x2a
 804d1ac:	d015      	beq.n	804d1da <_svfiprintf_r+0xf6>
 804d1ae:	9a07      	ldr	r2, [sp, #28]
 804d1b0:	4654      	mov	r4, sl
 804d1b2:	2000      	movs	r0, #0
 804d1b4:	f04f 0c0a 	mov.w	ip, #10
 804d1b8:	4621      	mov	r1, r4
 804d1ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 804d1be:	3b30      	subs	r3, #48	; 0x30
 804d1c0:	2b09      	cmp	r3, #9
 804d1c2:	d94e      	bls.n	804d262 <_svfiprintf_r+0x17e>
 804d1c4:	b1b0      	cbz	r0, 804d1f4 <_svfiprintf_r+0x110>
 804d1c6:	9207      	str	r2, [sp, #28]
 804d1c8:	e014      	b.n	804d1f4 <_svfiprintf_r+0x110>
 804d1ca:	eba0 0308 	sub.w	r3, r0, r8
 804d1ce:	fa09 f303 	lsl.w	r3, r9, r3
 804d1d2:	4313      	orrs	r3, r2
 804d1d4:	9304      	str	r3, [sp, #16]
 804d1d6:	46a2      	mov	sl, r4
 804d1d8:	e7d2      	b.n	804d180 <_svfiprintf_r+0x9c>
 804d1da:	9b03      	ldr	r3, [sp, #12]
 804d1dc:	1d19      	adds	r1, r3, #4
 804d1de:	681b      	ldr	r3, [r3, #0]
 804d1e0:	9103      	str	r1, [sp, #12]
 804d1e2:	2b00      	cmp	r3, #0
 804d1e4:	bfbb      	ittet	lt
 804d1e6:	425b      	neglt	r3, r3
 804d1e8:	f042 0202 	orrlt.w	r2, r2, #2
 804d1ec:	9307      	strge	r3, [sp, #28]
 804d1ee:	9307      	strlt	r3, [sp, #28]
 804d1f0:	bfb8      	it	lt
 804d1f2:	9204      	strlt	r2, [sp, #16]
 804d1f4:	7823      	ldrb	r3, [r4, #0]
 804d1f6:	2b2e      	cmp	r3, #46	; 0x2e
 804d1f8:	d10c      	bne.n	804d214 <_svfiprintf_r+0x130>
 804d1fa:	7863      	ldrb	r3, [r4, #1]
 804d1fc:	2b2a      	cmp	r3, #42	; 0x2a
 804d1fe:	d135      	bne.n	804d26c <_svfiprintf_r+0x188>
 804d200:	9b03      	ldr	r3, [sp, #12]
 804d202:	1d1a      	adds	r2, r3, #4
 804d204:	681b      	ldr	r3, [r3, #0]
 804d206:	9203      	str	r2, [sp, #12]
 804d208:	2b00      	cmp	r3, #0
 804d20a:	bfb8      	it	lt
 804d20c:	f04f 33ff 	movlt.w	r3, #4294967295
 804d210:	3402      	adds	r4, #2
 804d212:	9305      	str	r3, [sp, #20]
 804d214:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 804d2e0 <_svfiprintf_r+0x1fc>
 804d218:	7821      	ldrb	r1, [r4, #0]
 804d21a:	2203      	movs	r2, #3
 804d21c:	4650      	mov	r0, sl
 804d21e:	f7f2 ffe7 	bl	80401f0 <memchr>
 804d222:	b140      	cbz	r0, 804d236 <_svfiprintf_r+0x152>
 804d224:	2340      	movs	r3, #64	; 0x40
 804d226:	eba0 000a 	sub.w	r0, r0, sl
 804d22a:	fa03 f000 	lsl.w	r0, r3, r0
 804d22e:	9b04      	ldr	r3, [sp, #16]
 804d230:	4303      	orrs	r3, r0
 804d232:	3401      	adds	r4, #1
 804d234:	9304      	str	r3, [sp, #16]
 804d236:	f814 1b01 	ldrb.w	r1, [r4], #1
 804d23a:	4826      	ldr	r0, [pc, #152]	; (804d2d4 <_svfiprintf_r+0x1f0>)
 804d23c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 804d240:	2206      	movs	r2, #6
 804d242:	f7f2 ffd5 	bl	80401f0 <memchr>
 804d246:	2800      	cmp	r0, #0
 804d248:	d038      	beq.n	804d2bc <_svfiprintf_r+0x1d8>
 804d24a:	4b23      	ldr	r3, [pc, #140]	; (804d2d8 <_svfiprintf_r+0x1f4>)
 804d24c:	bb1b      	cbnz	r3, 804d296 <_svfiprintf_r+0x1b2>
 804d24e:	9b03      	ldr	r3, [sp, #12]
 804d250:	3307      	adds	r3, #7
 804d252:	f023 0307 	bic.w	r3, r3, #7
 804d256:	3308      	adds	r3, #8
 804d258:	9303      	str	r3, [sp, #12]
 804d25a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 804d25c:	4433      	add	r3, r6
 804d25e:	9309      	str	r3, [sp, #36]	; 0x24
 804d260:	e767      	b.n	804d132 <_svfiprintf_r+0x4e>
 804d262:	fb0c 3202 	mla	r2, ip, r2, r3
 804d266:	460c      	mov	r4, r1
 804d268:	2001      	movs	r0, #1
 804d26a:	e7a5      	b.n	804d1b8 <_svfiprintf_r+0xd4>
 804d26c:	2300      	movs	r3, #0
 804d26e:	3401      	adds	r4, #1
 804d270:	9305      	str	r3, [sp, #20]
 804d272:	4619      	mov	r1, r3
 804d274:	f04f 0c0a 	mov.w	ip, #10
 804d278:	4620      	mov	r0, r4
 804d27a:	f810 2b01 	ldrb.w	r2, [r0], #1
 804d27e:	3a30      	subs	r2, #48	; 0x30
 804d280:	2a09      	cmp	r2, #9
 804d282:	d903      	bls.n	804d28c <_svfiprintf_r+0x1a8>
 804d284:	2b00      	cmp	r3, #0
 804d286:	d0c5      	beq.n	804d214 <_svfiprintf_r+0x130>
 804d288:	9105      	str	r1, [sp, #20]
 804d28a:	e7c3      	b.n	804d214 <_svfiprintf_r+0x130>
 804d28c:	fb0c 2101 	mla	r1, ip, r1, r2
 804d290:	4604      	mov	r4, r0
 804d292:	2301      	movs	r3, #1
 804d294:	e7f0      	b.n	804d278 <_svfiprintf_r+0x194>
 804d296:	ab03      	add	r3, sp, #12
 804d298:	9300      	str	r3, [sp, #0]
 804d29a:	462a      	mov	r2, r5
 804d29c:	4b0f      	ldr	r3, [pc, #60]	; (804d2dc <_svfiprintf_r+0x1f8>)
 804d29e:	a904      	add	r1, sp, #16
 804d2a0:	4638      	mov	r0, r7
 804d2a2:	f3af 8000 	nop.w
 804d2a6:	1c42      	adds	r2, r0, #1
 804d2a8:	4606      	mov	r6, r0
 804d2aa:	d1d6      	bne.n	804d25a <_svfiprintf_r+0x176>
 804d2ac:	89ab      	ldrh	r3, [r5, #12]
 804d2ae:	065b      	lsls	r3, r3, #25
 804d2b0:	f53f af2c 	bmi.w	804d10c <_svfiprintf_r+0x28>
 804d2b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 804d2b6:	b01d      	add	sp, #116	; 0x74
 804d2b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 804d2bc:	ab03      	add	r3, sp, #12
 804d2be:	9300      	str	r3, [sp, #0]
 804d2c0:	462a      	mov	r2, r5
 804d2c2:	4b06      	ldr	r3, [pc, #24]	; (804d2dc <_svfiprintf_r+0x1f8>)
 804d2c4:	a904      	add	r1, sp, #16
 804d2c6:	4638      	mov	r0, r7
 804d2c8:	f000 f9d4 	bl	804d674 <_printf_i>
 804d2cc:	e7eb      	b.n	804d2a6 <_svfiprintf_r+0x1c2>
 804d2ce:	bf00      	nop
 804d2d0:	0804fb74 	.word	0x0804fb74
 804d2d4:	0804fb7e 	.word	0x0804fb7e
 804d2d8:	00000000 	.word	0x00000000
 804d2dc:	0804d02d 	.word	0x0804d02d
 804d2e0:	0804fb7a 	.word	0x0804fb7a

0804d2e4 <__sfputc_r>:
 804d2e4:	6893      	ldr	r3, [r2, #8]
 804d2e6:	3b01      	subs	r3, #1
 804d2e8:	2b00      	cmp	r3, #0
 804d2ea:	b410      	push	{r4}
 804d2ec:	6093      	str	r3, [r2, #8]
 804d2ee:	da08      	bge.n	804d302 <__sfputc_r+0x1e>
 804d2f0:	6994      	ldr	r4, [r2, #24]
 804d2f2:	42a3      	cmp	r3, r4
 804d2f4:	db01      	blt.n	804d2fa <__sfputc_r+0x16>
 804d2f6:	290a      	cmp	r1, #10
 804d2f8:	d103      	bne.n	804d302 <__sfputc_r+0x1e>
 804d2fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 804d2fe:	f7ff bba9 	b.w	804ca54 <__swbuf_r>
 804d302:	6813      	ldr	r3, [r2, #0]
 804d304:	1c58      	adds	r0, r3, #1
 804d306:	6010      	str	r0, [r2, #0]
 804d308:	7019      	strb	r1, [r3, #0]
 804d30a:	4608      	mov	r0, r1
 804d30c:	f85d 4b04 	ldr.w	r4, [sp], #4
 804d310:	4770      	bx	lr

0804d312 <__sfputs_r>:
 804d312:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 804d314:	4606      	mov	r6, r0
 804d316:	460f      	mov	r7, r1
 804d318:	4614      	mov	r4, r2
 804d31a:	18d5      	adds	r5, r2, r3
 804d31c:	42ac      	cmp	r4, r5
 804d31e:	d101      	bne.n	804d324 <__sfputs_r+0x12>
 804d320:	2000      	movs	r0, #0
 804d322:	e007      	b.n	804d334 <__sfputs_r+0x22>
 804d324:	f814 1b01 	ldrb.w	r1, [r4], #1
 804d328:	463a      	mov	r2, r7
 804d32a:	4630      	mov	r0, r6
 804d32c:	f7ff ffda 	bl	804d2e4 <__sfputc_r>
 804d330:	1c43      	adds	r3, r0, #1
 804d332:	d1f3      	bne.n	804d31c <__sfputs_r+0xa>
 804d334:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0804d338 <_vfiprintf_r>:
 804d338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804d33c:	460d      	mov	r5, r1
 804d33e:	b09d      	sub	sp, #116	; 0x74
 804d340:	4614      	mov	r4, r2
 804d342:	4698      	mov	r8, r3
 804d344:	4606      	mov	r6, r0
 804d346:	b118      	cbz	r0, 804d350 <_vfiprintf_r+0x18>
 804d348:	6983      	ldr	r3, [r0, #24]
 804d34a:	b90b      	cbnz	r3, 804d350 <_vfiprintf_r+0x18>
 804d34c:	f7ff fd5c 	bl	804ce08 <__sinit>
 804d350:	4b89      	ldr	r3, [pc, #548]	; (804d578 <_vfiprintf_r+0x240>)
 804d352:	429d      	cmp	r5, r3
 804d354:	d11b      	bne.n	804d38e <_vfiprintf_r+0x56>
 804d356:	6875      	ldr	r5, [r6, #4]
 804d358:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 804d35a:	07d9      	lsls	r1, r3, #31
 804d35c:	d405      	bmi.n	804d36a <_vfiprintf_r+0x32>
 804d35e:	89ab      	ldrh	r3, [r5, #12]
 804d360:	059a      	lsls	r2, r3, #22
 804d362:	d402      	bmi.n	804d36a <_vfiprintf_r+0x32>
 804d364:	6da8      	ldr	r0, [r5, #88]	; 0x58
 804d366:	f7ff fded 	bl	804cf44 <__retarget_lock_acquire_recursive>
 804d36a:	89ab      	ldrh	r3, [r5, #12]
 804d36c:	071b      	lsls	r3, r3, #28
 804d36e:	d501      	bpl.n	804d374 <_vfiprintf_r+0x3c>
 804d370:	692b      	ldr	r3, [r5, #16]
 804d372:	b9eb      	cbnz	r3, 804d3b0 <_vfiprintf_r+0x78>
 804d374:	4629      	mov	r1, r5
 804d376:	4630      	mov	r0, r6
 804d378:	f7ff fbbe 	bl	804caf8 <__swsetup_r>
 804d37c:	b1c0      	cbz	r0, 804d3b0 <_vfiprintf_r+0x78>
 804d37e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 804d380:	07dc      	lsls	r4, r3, #31
 804d382:	d50e      	bpl.n	804d3a2 <_vfiprintf_r+0x6a>
 804d384:	f04f 30ff 	mov.w	r0, #4294967295
 804d388:	b01d      	add	sp, #116	; 0x74
 804d38a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 804d38e:	4b7b      	ldr	r3, [pc, #492]	; (804d57c <_vfiprintf_r+0x244>)
 804d390:	429d      	cmp	r5, r3
 804d392:	d101      	bne.n	804d398 <_vfiprintf_r+0x60>
 804d394:	68b5      	ldr	r5, [r6, #8]
 804d396:	e7df      	b.n	804d358 <_vfiprintf_r+0x20>
 804d398:	4b79      	ldr	r3, [pc, #484]	; (804d580 <_vfiprintf_r+0x248>)
 804d39a:	429d      	cmp	r5, r3
 804d39c:	bf08      	it	eq
 804d39e:	68f5      	ldreq	r5, [r6, #12]
 804d3a0:	e7da      	b.n	804d358 <_vfiprintf_r+0x20>
 804d3a2:	89ab      	ldrh	r3, [r5, #12]
 804d3a4:	0598      	lsls	r0, r3, #22
 804d3a6:	d4ed      	bmi.n	804d384 <_vfiprintf_r+0x4c>
 804d3a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 804d3aa:	f7ff fdcc 	bl	804cf46 <__retarget_lock_release_recursive>
 804d3ae:	e7e9      	b.n	804d384 <_vfiprintf_r+0x4c>
 804d3b0:	2300      	movs	r3, #0
 804d3b2:	9309      	str	r3, [sp, #36]	; 0x24
 804d3b4:	2320      	movs	r3, #32
 804d3b6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 804d3ba:	f8cd 800c 	str.w	r8, [sp, #12]
 804d3be:	2330      	movs	r3, #48	; 0x30
 804d3c0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 804d584 <_vfiprintf_r+0x24c>
 804d3c4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 804d3c8:	f04f 0901 	mov.w	r9, #1
 804d3cc:	4623      	mov	r3, r4
 804d3ce:	469a      	mov	sl, r3
 804d3d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 804d3d4:	b10a      	cbz	r2, 804d3da <_vfiprintf_r+0xa2>
 804d3d6:	2a25      	cmp	r2, #37	; 0x25
 804d3d8:	d1f9      	bne.n	804d3ce <_vfiprintf_r+0x96>
 804d3da:	ebba 0b04 	subs.w	fp, sl, r4
 804d3de:	d00b      	beq.n	804d3f8 <_vfiprintf_r+0xc0>
 804d3e0:	465b      	mov	r3, fp
 804d3e2:	4622      	mov	r2, r4
 804d3e4:	4629      	mov	r1, r5
 804d3e6:	4630      	mov	r0, r6
 804d3e8:	f7ff ff93 	bl	804d312 <__sfputs_r>
 804d3ec:	3001      	adds	r0, #1
 804d3ee:	f000 80aa 	beq.w	804d546 <_vfiprintf_r+0x20e>
 804d3f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 804d3f4:	445a      	add	r2, fp
 804d3f6:	9209      	str	r2, [sp, #36]	; 0x24
 804d3f8:	f89a 3000 	ldrb.w	r3, [sl]
 804d3fc:	2b00      	cmp	r3, #0
 804d3fe:	f000 80a2 	beq.w	804d546 <_vfiprintf_r+0x20e>
 804d402:	2300      	movs	r3, #0
 804d404:	f04f 32ff 	mov.w	r2, #4294967295
 804d408:	e9cd 2305 	strd	r2, r3, [sp, #20]
 804d40c:	f10a 0a01 	add.w	sl, sl, #1
 804d410:	9304      	str	r3, [sp, #16]
 804d412:	9307      	str	r3, [sp, #28]
 804d414:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 804d418:	931a      	str	r3, [sp, #104]	; 0x68
 804d41a:	4654      	mov	r4, sl
 804d41c:	2205      	movs	r2, #5
 804d41e:	f814 1b01 	ldrb.w	r1, [r4], #1
 804d422:	4858      	ldr	r0, [pc, #352]	; (804d584 <_vfiprintf_r+0x24c>)
 804d424:	f7f2 fee4 	bl	80401f0 <memchr>
 804d428:	9a04      	ldr	r2, [sp, #16]
 804d42a:	b9d8      	cbnz	r0, 804d464 <_vfiprintf_r+0x12c>
 804d42c:	06d1      	lsls	r1, r2, #27
 804d42e:	bf44      	itt	mi
 804d430:	2320      	movmi	r3, #32
 804d432:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 804d436:	0713      	lsls	r3, r2, #28
 804d438:	bf44      	itt	mi
 804d43a:	232b      	movmi	r3, #43	; 0x2b
 804d43c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 804d440:	f89a 3000 	ldrb.w	r3, [sl]
 804d444:	2b2a      	cmp	r3, #42	; 0x2a
 804d446:	d015      	beq.n	804d474 <_vfiprintf_r+0x13c>
 804d448:	9a07      	ldr	r2, [sp, #28]
 804d44a:	4654      	mov	r4, sl
 804d44c:	2000      	movs	r0, #0
 804d44e:	f04f 0c0a 	mov.w	ip, #10
 804d452:	4621      	mov	r1, r4
 804d454:	f811 3b01 	ldrb.w	r3, [r1], #1
 804d458:	3b30      	subs	r3, #48	; 0x30
 804d45a:	2b09      	cmp	r3, #9
 804d45c:	d94e      	bls.n	804d4fc <_vfiprintf_r+0x1c4>
 804d45e:	b1b0      	cbz	r0, 804d48e <_vfiprintf_r+0x156>
 804d460:	9207      	str	r2, [sp, #28]
 804d462:	e014      	b.n	804d48e <_vfiprintf_r+0x156>
 804d464:	eba0 0308 	sub.w	r3, r0, r8
 804d468:	fa09 f303 	lsl.w	r3, r9, r3
 804d46c:	4313      	orrs	r3, r2
 804d46e:	9304      	str	r3, [sp, #16]
 804d470:	46a2      	mov	sl, r4
 804d472:	e7d2      	b.n	804d41a <_vfiprintf_r+0xe2>
 804d474:	9b03      	ldr	r3, [sp, #12]
 804d476:	1d19      	adds	r1, r3, #4
 804d478:	681b      	ldr	r3, [r3, #0]
 804d47a:	9103      	str	r1, [sp, #12]
 804d47c:	2b00      	cmp	r3, #0
 804d47e:	bfbb      	ittet	lt
 804d480:	425b      	neglt	r3, r3
 804d482:	f042 0202 	orrlt.w	r2, r2, #2
 804d486:	9307      	strge	r3, [sp, #28]
 804d488:	9307      	strlt	r3, [sp, #28]
 804d48a:	bfb8      	it	lt
 804d48c:	9204      	strlt	r2, [sp, #16]
 804d48e:	7823      	ldrb	r3, [r4, #0]
 804d490:	2b2e      	cmp	r3, #46	; 0x2e
 804d492:	d10c      	bne.n	804d4ae <_vfiprintf_r+0x176>
 804d494:	7863      	ldrb	r3, [r4, #1]
 804d496:	2b2a      	cmp	r3, #42	; 0x2a
 804d498:	d135      	bne.n	804d506 <_vfiprintf_r+0x1ce>
 804d49a:	9b03      	ldr	r3, [sp, #12]
 804d49c:	1d1a      	adds	r2, r3, #4
 804d49e:	681b      	ldr	r3, [r3, #0]
 804d4a0:	9203      	str	r2, [sp, #12]
 804d4a2:	2b00      	cmp	r3, #0
 804d4a4:	bfb8      	it	lt
 804d4a6:	f04f 33ff 	movlt.w	r3, #4294967295
 804d4aa:	3402      	adds	r4, #2
 804d4ac:	9305      	str	r3, [sp, #20]
 804d4ae:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 804d594 <_vfiprintf_r+0x25c>
 804d4b2:	7821      	ldrb	r1, [r4, #0]
 804d4b4:	2203      	movs	r2, #3
 804d4b6:	4650      	mov	r0, sl
 804d4b8:	f7f2 fe9a 	bl	80401f0 <memchr>
 804d4bc:	b140      	cbz	r0, 804d4d0 <_vfiprintf_r+0x198>
 804d4be:	2340      	movs	r3, #64	; 0x40
 804d4c0:	eba0 000a 	sub.w	r0, r0, sl
 804d4c4:	fa03 f000 	lsl.w	r0, r3, r0
 804d4c8:	9b04      	ldr	r3, [sp, #16]
 804d4ca:	4303      	orrs	r3, r0
 804d4cc:	3401      	adds	r4, #1
 804d4ce:	9304      	str	r3, [sp, #16]
 804d4d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 804d4d4:	482c      	ldr	r0, [pc, #176]	; (804d588 <_vfiprintf_r+0x250>)
 804d4d6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 804d4da:	2206      	movs	r2, #6
 804d4dc:	f7f2 fe88 	bl	80401f0 <memchr>
 804d4e0:	2800      	cmp	r0, #0
 804d4e2:	d03f      	beq.n	804d564 <_vfiprintf_r+0x22c>
 804d4e4:	4b29      	ldr	r3, [pc, #164]	; (804d58c <_vfiprintf_r+0x254>)
 804d4e6:	bb1b      	cbnz	r3, 804d530 <_vfiprintf_r+0x1f8>
 804d4e8:	9b03      	ldr	r3, [sp, #12]
 804d4ea:	3307      	adds	r3, #7
 804d4ec:	f023 0307 	bic.w	r3, r3, #7
 804d4f0:	3308      	adds	r3, #8
 804d4f2:	9303      	str	r3, [sp, #12]
 804d4f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 804d4f6:	443b      	add	r3, r7
 804d4f8:	9309      	str	r3, [sp, #36]	; 0x24
 804d4fa:	e767      	b.n	804d3cc <_vfiprintf_r+0x94>
 804d4fc:	fb0c 3202 	mla	r2, ip, r2, r3
 804d500:	460c      	mov	r4, r1
 804d502:	2001      	movs	r0, #1
 804d504:	e7a5      	b.n	804d452 <_vfiprintf_r+0x11a>
 804d506:	2300      	movs	r3, #0
 804d508:	3401      	adds	r4, #1
 804d50a:	9305      	str	r3, [sp, #20]
 804d50c:	4619      	mov	r1, r3
 804d50e:	f04f 0c0a 	mov.w	ip, #10
 804d512:	4620      	mov	r0, r4
 804d514:	f810 2b01 	ldrb.w	r2, [r0], #1
 804d518:	3a30      	subs	r2, #48	; 0x30
 804d51a:	2a09      	cmp	r2, #9
 804d51c:	d903      	bls.n	804d526 <_vfiprintf_r+0x1ee>
 804d51e:	2b00      	cmp	r3, #0
 804d520:	d0c5      	beq.n	804d4ae <_vfiprintf_r+0x176>
 804d522:	9105      	str	r1, [sp, #20]
 804d524:	e7c3      	b.n	804d4ae <_vfiprintf_r+0x176>
 804d526:	fb0c 2101 	mla	r1, ip, r1, r2
 804d52a:	4604      	mov	r4, r0
 804d52c:	2301      	movs	r3, #1
 804d52e:	e7f0      	b.n	804d512 <_vfiprintf_r+0x1da>
 804d530:	ab03      	add	r3, sp, #12
 804d532:	9300      	str	r3, [sp, #0]
 804d534:	462a      	mov	r2, r5
 804d536:	4b16      	ldr	r3, [pc, #88]	; (804d590 <_vfiprintf_r+0x258>)
 804d538:	a904      	add	r1, sp, #16
 804d53a:	4630      	mov	r0, r6
 804d53c:	f3af 8000 	nop.w
 804d540:	4607      	mov	r7, r0
 804d542:	1c78      	adds	r0, r7, #1
 804d544:	d1d6      	bne.n	804d4f4 <_vfiprintf_r+0x1bc>
 804d546:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 804d548:	07d9      	lsls	r1, r3, #31
 804d54a:	d405      	bmi.n	804d558 <_vfiprintf_r+0x220>
 804d54c:	89ab      	ldrh	r3, [r5, #12]
 804d54e:	059a      	lsls	r2, r3, #22
 804d550:	d402      	bmi.n	804d558 <_vfiprintf_r+0x220>
 804d552:	6da8      	ldr	r0, [r5, #88]	; 0x58
 804d554:	f7ff fcf7 	bl	804cf46 <__retarget_lock_release_recursive>
 804d558:	89ab      	ldrh	r3, [r5, #12]
 804d55a:	065b      	lsls	r3, r3, #25
 804d55c:	f53f af12 	bmi.w	804d384 <_vfiprintf_r+0x4c>
 804d560:	9809      	ldr	r0, [sp, #36]	; 0x24
 804d562:	e711      	b.n	804d388 <_vfiprintf_r+0x50>
 804d564:	ab03      	add	r3, sp, #12
 804d566:	9300      	str	r3, [sp, #0]
 804d568:	462a      	mov	r2, r5
 804d56a:	4b09      	ldr	r3, [pc, #36]	; (804d590 <_vfiprintf_r+0x258>)
 804d56c:	a904      	add	r1, sp, #16
 804d56e:	4630      	mov	r0, r6
 804d570:	f000 f880 	bl	804d674 <_printf_i>
 804d574:	e7e4      	b.n	804d540 <_vfiprintf_r+0x208>
 804d576:	bf00      	nop
 804d578:	0804fb34 	.word	0x0804fb34
 804d57c:	0804fb54 	.word	0x0804fb54
 804d580:	0804fb14 	.word	0x0804fb14
 804d584:	0804fb74 	.word	0x0804fb74
 804d588:	0804fb7e 	.word	0x0804fb7e
 804d58c:	00000000 	.word	0x00000000
 804d590:	0804d313 	.word	0x0804d313
 804d594:	0804fb7a 	.word	0x0804fb7a

0804d598 <_printf_common>:
 804d598:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 804d59c:	4616      	mov	r6, r2
 804d59e:	4699      	mov	r9, r3
 804d5a0:	688a      	ldr	r2, [r1, #8]
 804d5a2:	690b      	ldr	r3, [r1, #16]
 804d5a4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 804d5a8:	4293      	cmp	r3, r2
 804d5aa:	bfb8      	it	lt
 804d5ac:	4613      	movlt	r3, r2
 804d5ae:	6033      	str	r3, [r6, #0]
 804d5b0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 804d5b4:	4607      	mov	r7, r0
 804d5b6:	460c      	mov	r4, r1
 804d5b8:	b10a      	cbz	r2, 804d5be <_printf_common+0x26>
 804d5ba:	3301      	adds	r3, #1
 804d5bc:	6033      	str	r3, [r6, #0]
 804d5be:	6823      	ldr	r3, [r4, #0]
 804d5c0:	0699      	lsls	r1, r3, #26
 804d5c2:	bf42      	ittt	mi
 804d5c4:	6833      	ldrmi	r3, [r6, #0]
 804d5c6:	3302      	addmi	r3, #2
 804d5c8:	6033      	strmi	r3, [r6, #0]
 804d5ca:	6825      	ldr	r5, [r4, #0]
 804d5cc:	f015 0506 	ands.w	r5, r5, #6
 804d5d0:	d106      	bne.n	804d5e0 <_printf_common+0x48>
 804d5d2:	f104 0a19 	add.w	sl, r4, #25
 804d5d6:	68e3      	ldr	r3, [r4, #12]
 804d5d8:	6832      	ldr	r2, [r6, #0]
 804d5da:	1a9b      	subs	r3, r3, r2
 804d5dc:	42ab      	cmp	r3, r5
 804d5de:	dc26      	bgt.n	804d62e <_printf_common+0x96>
 804d5e0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 804d5e4:	1e13      	subs	r3, r2, #0
 804d5e6:	6822      	ldr	r2, [r4, #0]
 804d5e8:	bf18      	it	ne
 804d5ea:	2301      	movne	r3, #1
 804d5ec:	0692      	lsls	r2, r2, #26
 804d5ee:	d42b      	bmi.n	804d648 <_printf_common+0xb0>
 804d5f0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 804d5f4:	4649      	mov	r1, r9
 804d5f6:	4638      	mov	r0, r7
 804d5f8:	47c0      	blx	r8
 804d5fa:	3001      	adds	r0, #1
 804d5fc:	d01e      	beq.n	804d63c <_printf_common+0xa4>
 804d5fe:	6823      	ldr	r3, [r4, #0]
 804d600:	68e5      	ldr	r5, [r4, #12]
 804d602:	6832      	ldr	r2, [r6, #0]
 804d604:	f003 0306 	and.w	r3, r3, #6
 804d608:	2b04      	cmp	r3, #4
 804d60a:	bf08      	it	eq
 804d60c:	1aad      	subeq	r5, r5, r2
 804d60e:	68a3      	ldr	r3, [r4, #8]
 804d610:	6922      	ldr	r2, [r4, #16]
 804d612:	bf0c      	ite	eq
 804d614:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 804d618:	2500      	movne	r5, #0
 804d61a:	4293      	cmp	r3, r2
 804d61c:	bfc4      	itt	gt
 804d61e:	1a9b      	subgt	r3, r3, r2
 804d620:	18ed      	addgt	r5, r5, r3
 804d622:	2600      	movs	r6, #0
 804d624:	341a      	adds	r4, #26
 804d626:	42b5      	cmp	r5, r6
 804d628:	d11a      	bne.n	804d660 <_printf_common+0xc8>
 804d62a:	2000      	movs	r0, #0
 804d62c:	e008      	b.n	804d640 <_printf_common+0xa8>
 804d62e:	2301      	movs	r3, #1
 804d630:	4652      	mov	r2, sl
 804d632:	4649      	mov	r1, r9
 804d634:	4638      	mov	r0, r7
 804d636:	47c0      	blx	r8
 804d638:	3001      	adds	r0, #1
 804d63a:	d103      	bne.n	804d644 <_printf_common+0xac>
 804d63c:	f04f 30ff 	mov.w	r0, #4294967295
 804d640:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 804d644:	3501      	adds	r5, #1
 804d646:	e7c6      	b.n	804d5d6 <_printf_common+0x3e>
 804d648:	18e1      	adds	r1, r4, r3
 804d64a:	1c5a      	adds	r2, r3, #1
 804d64c:	2030      	movs	r0, #48	; 0x30
 804d64e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 804d652:	4422      	add	r2, r4
 804d654:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 804d658:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 804d65c:	3302      	adds	r3, #2
 804d65e:	e7c7      	b.n	804d5f0 <_printf_common+0x58>
 804d660:	2301      	movs	r3, #1
 804d662:	4622      	mov	r2, r4
 804d664:	4649      	mov	r1, r9
 804d666:	4638      	mov	r0, r7
 804d668:	47c0      	blx	r8
 804d66a:	3001      	adds	r0, #1
 804d66c:	d0e6      	beq.n	804d63c <_printf_common+0xa4>
 804d66e:	3601      	adds	r6, #1
 804d670:	e7d9      	b.n	804d626 <_printf_common+0x8e>
	...

0804d674 <_printf_i>:
 804d674:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 804d678:	7e0f      	ldrb	r7, [r1, #24]
 804d67a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 804d67c:	2f78      	cmp	r7, #120	; 0x78
 804d67e:	4691      	mov	r9, r2
 804d680:	4680      	mov	r8, r0
 804d682:	460c      	mov	r4, r1
 804d684:	469a      	mov	sl, r3
 804d686:	f101 0243 	add.w	r2, r1, #67	; 0x43
 804d68a:	d807      	bhi.n	804d69c <_printf_i+0x28>
 804d68c:	2f62      	cmp	r7, #98	; 0x62
 804d68e:	d80a      	bhi.n	804d6a6 <_printf_i+0x32>
 804d690:	2f00      	cmp	r7, #0
 804d692:	f000 80d8 	beq.w	804d846 <_printf_i+0x1d2>
 804d696:	2f58      	cmp	r7, #88	; 0x58
 804d698:	f000 80a3 	beq.w	804d7e2 <_printf_i+0x16e>
 804d69c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 804d6a0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 804d6a4:	e03a      	b.n	804d71c <_printf_i+0xa8>
 804d6a6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 804d6aa:	2b15      	cmp	r3, #21
 804d6ac:	d8f6      	bhi.n	804d69c <_printf_i+0x28>
 804d6ae:	a101      	add	r1, pc, #4	; (adr r1, 804d6b4 <_printf_i+0x40>)
 804d6b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 804d6b4:	0804d70d 	.word	0x0804d70d
 804d6b8:	0804d721 	.word	0x0804d721
 804d6bc:	0804d69d 	.word	0x0804d69d
 804d6c0:	0804d69d 	.word	0x0804d69d
 804d6c4:	0804d69d 	.word	0x0804d69d
 804d6c8:	0804d69d 	.word	0x0804d69d
 804d6cc:	0804d721 	.word	0x0804d721
 804d6d0:	0804d69d 	.word	0x0804d69d
 804d6d4:	0804d69d 	.word	0x0804d69d
 804d6d8:	0804d69d 	.word	0x0804d69d
 804d6dc:	0804d69d 	.word	0x0804d69d
 804d6e0:	0804d82d 	.word	0x0804d82d
 804d6e4:	0804d751 	.word	0x0804d751
 804d6e8:	0804d80f 	.word	0x0804d80f
 804d6ec:	0804d69d 	.word	0x0804d69d
 804d6f0:	0804d69d 	.word	0x0804d69d
 804d6f4:	0804d84f 	.word	0x0804d84f
 804d6f8:	0804d69d 	.word	0x0804d69d
 804d6fc:	0804d751 	.word	0x0804d751
 804d700:	0804d69d 	.word	0x0804d69d
 804d704:	0804d69d 	.word	0x0804d69d
 804d708:	0804d817 	.word	0x0804d817
 804d70c:	682b      	ldr	r3, [r5, #0]
 804d70e:	1d1a      	adds	r2, r3, #4
 804d710:	681b      	ldr	r3, [r3, #0]
 804d712:	602a      	str	r2, [r5, #0]
 804d714:	f104 0542 	add.w	r5, r4, #66	; 0x42
 804d718:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 804d71c:	2301      	movs	r3, #1
 804d71e:	e0a3      	b.n	804d868 <_printf_i+0x1f4>
 804d720:	6820      	ldr	r0, [r4, #0]
 804d722:	6829      	ldr	r1, [r5, #0]
 804d724:	0606      	lsls	r6, r0, #24
 804d726:	f101 0304 	add.w	r3, r1, #4
 804d72a:	d50a      	bpl.n	804d742 <_printf_i+0xce>
 804d72c:	680e      	ldr	r6, [r1, #0]
 804d72e:	602b      	str	r3, [r5, #0]
 804d730:	2e00      	cmp	r6, #0
 804d732:	da03      	bge.n	804d73c <_printf_i+0xc8>
 804d734:	232d      	movs	r3, #45	; 0x2d
 804d736:	4276      	negs	r6, r6
 804d738:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 804d73c:	485e      	ldr	r0, [pc, #376]	; (804d8b8 <_printf_i+0x244>)
 804d73e:	230a      	movs	r3, #10
 804d740:	e019      	b.n	804d776 <_printf_i+0x102>
 804d742:	680e      	ldr	r6, [r1, #0]
 804d744:	602b      	str	r3, [r5, #0]
 804d746:	f010 0f40 	tst.w	r0, #64	; 0x40
 804d74a:	bf18      	it	ne
 804d74c:	b236      	sxthne	r6, r6
 804d74e:	e7ef      	b.n	804d730 <_printf_i+0xbc>
 804d750:	682b      	ldr	r3, [r5, #0]
 804d752:	6820      	ldr	r0, [r4, #0]
 804d754:	1d19      	adds	r1, r3, #4
 804d756:	6029      	str	r1, [r5, #0]
 804d758:	0601      	lsls	r1, r0, #24
 804d75a:	d501      	bpl.n	804d760 <_printf_i+0xec>
 804d75c:	681e      	ldr	r6, [r3, #0]
 804d75e:	e002      	b.n	804d766 <_printf_i+0xf2>
 804d760:	0646      	lsls	r6, r0, #25
 804d762:	d5fb      	bpl.n	804d75c <_printf_i+0xe8>
 804d764:	881e      	ldrh	r6, [r3, #0]
 804d766:	4854      	ldr	r0, [pc, #336]	; (804d8b8 <_printf_i+0x244>)
 804d768:	2f6f      	cmp	r7, #111	; 0x6f
 804d76a:	bf0c      	ite	eq
 804d76c:	2308      	moveq	r3, #8
 804d76e:	230a      	movne	r3, #10
 804d770:	2100      	movs	r1, #0
 804d772:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 804d776:	6865      	ldr	r5, [r4, #4]
 804d778:	60a5      	str	r5, [r4, #8]
 804d77a:	2d00      	cmp	r5, #0
 804d77c:	bfa2      	ittt	ge
 804d77e:	6821      	ldrge	r1, [r4, #0]
 804d780:	f021 0104 	bicge.w	r1, r1, #4
 804d784:	6021      	strge	r1, [r4, #0]
 804d786:	b90e      	cbnz	r6, 804d78c <_printf_i+0x118>
 804d788:	2d00      	cmp	r5, #0
 804d78a:	d04d      	beq.n	804d828 <_printf_i+0x1b4>
 804d78c:	4615      	mov	r5, r2
 804d78e:	fbb6 f1f3 	udiv	r1, r6, r3
 804d792:	fb03 6711 	mls	r7, r3, r1, r6
 804d796:	5dc7      	ldrb	r7, [r0, r7]
 804d798:	f805 7d01 	strb.w	r7, [r5, #-1]!
 804d79c:	4637      	mov	r7, r6
 804d79e:	42bb      	cmp	r3, r7
 804d7a0:	460e      	mov	r6, r1
 804d7a2:	d9f4      	bls.n	804d78e <_printf_i+0x11a>
 804d7a4:	2b08      	cmp	r3, #8
 804d7a6:	d10b      	bne.n	804d7c0 <_printf_i+0x14c>
 804d7a8:	6823      	ldr	r3, [r4, #0]
 804d7aa:	07de      	lsls	r6, r3, #31
 804d7ac:	d508      	bpl.n	804d7c0 <_printf_i+0x14c>
 804d7ae:	6923      	ldr	r3, [r4, #16]
 804d7b0:	6861      	ldr	r1, [r4, #4]
 804d7b2:	4299      	cmp	r1, r3
 804d7b4:	bfde      	ittt	le
 804d7b6:	2330      	movle	r3, #48	; 0x30
 804d7b8:	f805 3c01 	strble.w	r3, [r5, #-1]
 804d7bc:	f105 35ff 	addle.w	r5, r5, #4294967295
 804d7c0:	1b52      	subs	r2, r2, r5
 804d7c2:	6122      	str	r2, [r4, #16]
 804d7c4:	f8cd a000 	str.w	sl, [sp]
 804d7c8:	464b      	mov	r3, r9
 804d7ca:	aa03      	add	r2, sp, #12
 804d7cc:	4621      	mov	r1, r4
 804d7ce:	4640      	mov	r0, r8
 804d7d0:	f7ff fee2 	bl	804d598 <_printf_common>
 804d7d4:	3001      	adds	r0, #1
 804d7d6:	d14c      	bne.n	804d872 <_printf_i+0x1fe>
 804d7d8:	f04f 30ff 	mov.w	r0, #4294967295
 804d7dc:	b004      	add	sp, #16
 804d7de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 804d7e2:	4835      	ldr	r0, [pc, #212]	; (804d8b8 <_printf_i+0x244>)
 804d7e4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 804d7e8:	6829      	ldr	r1, [r5, #0]
 804d7ea:	6823      	ldr	r3, [r4, #0]
 804d7ec:	f851 6b04 	ldr.w	r6, [r1], #4
 804d7f0:	6029      	str	r1, [r5, #0]
 804d7f2:	061d      	lsls	r5, r3, #24
 804d7f4:	d514      	bpl.n	804d820 <_printf_i+0x1ac>
 804d7f6:	07df      	lsls	r7, r3, #31
 804d7f8:	bf44      	itt	mi
 804d7fa:	f043 0320 	orrmi.w	r3, r3, #32
 804d7fe:	6023      	strmi	r3, [r4, #0]
 804d800:	b91e      	cbnz	r6, 804d80a <_printf_i+0x196>
 804d802:	6823      	ldr	r3, [r4, #0]
 804d804:	f023 0320 	bic.w	r3, r3, #32
 804d808:	6023      	str	r3, [r4, #0]
 804d80a:	2310      	movs	r3, #16
 804d80c:	e7b0      	b.n	804d770 <_printf_i+0xfc>
 804d80e:	6823      	ldr	r3, [r4, #0]
 804d810:	f043 0320 	orr.w	r3, r3, #32
 804d814:	6023      	str	r3, [r4, #0]
 804d816:	2378      	movs	r3, #120	; 0x78
 804d818:	4828      	ldr	r0, [pc, #160]	; (804d8bc <_printf_i+0x248>)
 804d81a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 804d81e:	e7e3      	b.n	804d7e8 <_printf_i+0x174>
 804d820:	0659      	lsls	r1, r3, #25
 804d822:	bf48      	it	mi
 804d824:	b2b6      	uxthmi	r6, r6
 804d826:	e7e6      	b.n	804d7f6 <_printf_i+0x182>
 804d828:	4615      	mov	r5, r2
 804d82a:	e7bb      	b.n	804d7a4 <_printf_i+0x130>
 804d82c:	682b      	ldr	r3, [r5, #0]
 804d82e:	6826      	ldr	r6, [r4, #0]
 804d830:	6961      	ldr	r1, [r4, #20]
 804d832:	1d18      	adds	r0, r3, #4
 804d834:	6028      	str	r0, [r5, #0]
 804d836:	0635      	lsls	r5, r6, #24
 804d838:	681b      	ldr	r3, [r3, #0]
 804d83a:	d501      	bpl.n	804d840 <_printf_i+0x1cc>
 804d83c:	6019      	str	r1, [r3, #0]
 804d83e:	e002      	b.n	804d846 <_printf_i+0x1d2>
 804d840:	0670      	lsls	r0, r6, #25
 804d842:	d5fb      	bpl.n	804d83c <_printf_i+0x1c8>
 804d844:	8019      	strh	r1, [r3, #0]
 804d846:	2300      	movs	r3, #0
 804d848:	6123      	str	r3, [r4, #16]
 804d84a:	4615      	mov	r5, r2
 804d84c:	e7ba      	b.n	804d7c4 <_printf_i+0x150>
 804d84e:	682b      	ldr	r3, [r5, #0]
 804d850:	1d1a      	adds	r2, r3, #4
 804d852:	602a      	str	r2, [r5, #0]
 804d854:	681d      	ldr	r5, [r3, #0]
 804d856:	6862      	ldr	r2, [r4, #4]
 804d858:	2100      	movs	r1, #0
 804d85a:	4628      	mov	r0, r5
 804d85c:	f7f2 fcc8 	bl	80401f0 <memchr>
 804d860:	b108      	cbz	r0, 804d866 <_printf_i+0x1f2>
 804d862:	1b40      	subs	r0, r0, r5
 804d864:	6060      	str	r0, [r4, #4]
 804d866:	6863      	ldr	r3, [r4, #4]
 804d868:	6123      	str	r3, [r4, #16]
 804d86a:	2300      	movs	r3, #0
 804d86c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 804d870:	e7a8      	b.n	804d7c4 <_printf_i+0x150>
 804d872:	6923      	ldr	r3, [r4, #16]
 804d874:	462a      	mov	r2, r5
 804d876:	4649      	mov	r1, r9
 804d878:	4640      	mov	r0, r8
 804d87a:	47d0      	blx	sl
 804d87c:	3001      	adds	r0, #1
 804d87e:	d0ab      	beq.n	804d7d8 <_printf_i+0x164>
 804d880:	6823      	ldr	r3, [r4, #0]
 804d882:	079b      	lsls	r3, r3, #30
 804d884:	d413      	bmi.n	804d8ae <_printf_i+0x23a>
 804d886:	68e0      	ldr	r0, [r4, #12]
 804d888:	9b03      	ldr	r3, [sp, #12]
 804d88a:	4298      	cmp	r0, r3
 804d88c:	bfb8      	it	lt
 804d88e:	4618      	movlt	r0, r3
 804d890:	e7a4      	b.n	804d7dc <_printf_i+0x168>
 804d892:	2301      	movs	r3, #1
 804d894:	4632      	mov	r2, r6
 804d896:	4649      	mov	r1, r9
 804d898:	4640      	mov	r0, r8
 804d89a:	47d0      	blx	sl
 804d89c:	3001      	adds	r0, #1
 804d89e:	d09b      	beq.n	804d7d8 <_printf_i+0x164>
 804d8a0:	3501      	adds	r5, #1
 804d8a2:	68e3      	ldr	r3, [r4, #12]
 804d8a4:	9903      	ldr	r1, [sp, #12]
 804d8a6:	1a5b      	subs	r3, r3, r1
 804d8a8:	42ab      	cmp	r3, r5
 804d8aa:	dcf2      	bgt.n	804d892 <_printf_i+0x21e>
 804d8ac:	e7eb      	b.n	804d886 <_printf_i+0x212>
 804d8ae:	2500      	movs	r5, #0
 804d8b0:	f104 0619 	add.w	r6, r4, #25
 804d8b4:	e7f5      	b.n	804d8a2 <_printf_i+0x22e>
 804d8b6:	bf00      	nop
 804d8b8:	0804fb85 	.word	0x0804fb85
 804d8bc:	0804fb96 	.word	0x0804fb96

0804d8c0 <__sread>:
 804d8c0:	b510      	push	{r4, lr}
 804d8c2:	460c      	mov	r4, r1
 804d8c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 804d8c8:	f000 f8ec 	bl	804daa4 <_read_r>
 804d8cc:	2800      	cmp	r0, #0
 804d8ce:	bfab      	itete	ge
 804d8d0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 804d8d2:	89a3      	ldrhlt	r3, [r4, #12]
 804d8d4:	181b      	addge	r3, r3, r0
 804d8d6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 804d8da:	bfac      	ite	ge
 804d8dc:	6563      	strge	r3, [r4, #84]	; 0x54
 804d8de:	81a3      	strhlt	r3, [r4, #12]
 804d8e0:	bd10      	pop	{r4, pc}

0804d8e2 <__swrite>:
 804d8e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 804d8e6:	461f      	mov	r7, r3
 804d8e8:	898b      	ldrh	r3, [r1, #12]
 804d8ea:	05db      	lsls	r3, r3, #23
 804d8ec:	4605      	mov	r5, r0
 804d8ee:	460c      	mov	r4, r1
 804d8f0:	4616      	mov	r6, r2
 804d8f2:	d505      	bpl.n	804d900 <__swrite+0x1e>
 804d8f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 804d8f8:	2302      	movs	r3, #2
 804d8fa:	2200      	movs	r2, #0
 804d8fc:	f000 f868 	bl	804d9d0 <_lseek_r>
 804d900:	89a3      	ldrh	r3, [r4, #12]
 804d902:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 804d906:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 804d90a:	81a3      	strh	r3, [r4, #12]
 804d90c:	4632      	mov	r2, r6
 804d90e:	463b      	mov	r3, r7
 804d910:	4628      	mov	r0, r5
 804d912:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 804d916:	f000 b817 	b.w	804d948 <_write_r>

0804d91a <__sseek>:
 804d91a:	b510      	push	{r4, lr}
 804d91c:	460c      	mov	r4, r1
 804d91e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 804d922:	f000 f855 	bl	804d9d0 <_lseek_r>
 804d926:	1c43      	adds	r3, r0, #1
 804d928:	89a3      	ldrh	r3, [r4, #12]
 804d92a:	bf15      	itete	ne
 804d92c:	6560      	strne	r0, [r4, #84]	; 0x54
 804d92e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 804d932:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 804d936:	81a3      	strheq	r3, [r4, #12]
 804d938:	bf18      	it	ne
 804d93a:	81a3      	strhne	r3, [r4, #12]
 804d93c:	bd10      	pop	{r4, pc}

0804d93e <__sclose>:
 804d93e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 804d942:	f000 b813 	b.w	804d96c <_close_r>
	...

0804d948 <_write_r>:
 804d948:	b538      	push	{r3, r4, r5, lr}
 804d94a:	4d07      	ldr	r5, [pc, #28]	; (804d968 <_write_r+0x20>)
 804d94c:	4604      	mov	r4, r0
 804d94e:	4608      	mov	r0, r1
 804d950:	4611      	mov	r1, r2
 804d952:	2200      	movs	r2, #0
 804d954:	602a      	str	r2, [r5, #0]
 804d956:	461a      	mov	r2, r3
 804d958:	f7f3 ff1d 	bl	8041796 <_write>
 804d95c:	1c43      	adds	r3, r0, #1
 804d95e:	d102      	bne.n	804d966 <_write_r+0x1e>
 804d960:	682b      	ldr	r3, [r5, #0]
 804d962:	b103      	cbz	r3, 804d966 <_write_r+0x1e>
 804d964:	6023      	str	r3, [r4, #0]
 804d966:	bd38      	pop	{r3, r4, r5, pc}
 804d968:	20000d50 	.word	0x20000d50

0804d96c <_close_r>:
 804d96c:	b538      	push	{r3, r4, r5, lr}
 804d96e:	4d06      	ldr	r5, [pc, #24]	; (804d988 <_close_r+0x1c>)
 804d970:	2300      	movs	r3, #0
 804d972:	4604      	mov	r4, r0
 804d974:	4608      	mov	r0, r1
 804d976:	602b      	str	r3, [r5, #0]
 804d978:	f7f3 ff29 	bl	80417ce <_close>
 804d97c:	1c43      	adds	r3, r0, #1
 804d97e:	d102      	bne.n	804d986 <_close_r+0x1a>
 804d980:	682b      	ldr	r3, [r5, #0]
 804d982:	b103      	cbz	r3, 804d986 <_close_r+0x1a>
 804d984:	6023      	str	r3, [r4, #0]
 804d986:	bd38      	pop	{r3, r4, r5, pc}
 804d988:	20000d50 	.word	0x20000d50

0804d98c <_fstat_r>:
 804d98c:	b538      	push	{r3, r4, r5, lr}
 804d98e:	4d07      	ldr	r5, [pc, #28]	; (804d9ac <_fstat_r+0x20>)
 804d990:	2300      	movs	r3, #0
 804d992:	4604      	mov	r4, r0
 804d994:	4608      	mov	r0, r1
 804d996:	4611      	mov	r1, r2
 804d998:	602b      	str	r3, [r5, #0]
 804d99a:	f7f3 ff24 	bl	80417e6 <_fstat>
 804d99e:	1c43      	adds	r3, r0, #1
 804d9a0:	d102      	bne.n	804d9a8 <_fstat_r+0x1c>
 804d9a2:	682b      	ldr	r3, [r5, #0]
 804d9a4:	b103      	cbz	r3, 804d9a8 <_fstat_r+0x1c>
 804d9a6:	6023      	str	r3, [r4, #0]
 804d9a8:	bd38      	pop	{r3, r4, r5, pc}
 804d9aa:	bf00      	nop
 804d9ac:	20000d50 	.word	0x20000d50

0804d9b0 <_isatty_r>:
 804d9b0:	b538      	push	{r3, r4, r5, lr}
 804d9b2:	4d06      	ldr	r5, [pc, #24]	; (804d9cc <_isatty_r+0x1c>)
 804d9b4:	2300      	movs	r3, #0
 804d9b6:	4604      	mov	r4, r0
 804d9b8:	4608      	mov	r0, r1
 804d9ba:	602b      	str	r3, [r5, #0]
 804d9bc:	f7f3 ff23 	bl	8041806 <_isatty>
 804d9c0:	1c43      	adds	r3, r0, #1
 804d9c2:	d102      	bne.n	804d9ca <_isatty_r+0x1a>
 804d9c4:	682b      	ldr	r3, [r5, #0]
 804d9c6:	b103      	cbz	r3, 804d9ca <_isatty_r+0x1a>
 804d9c8:	6023      	str	r3, [r4, #0]
 804d9ca:	bd38      	pop	{r3, r4, r5, pc}
 804d9cc:	20000d50 	.word	0x20000d50

0804d9d0 <_lseek_r>:
 804d9d0:	b538      	push	{r3, r4, r5, lr}
 804d9d2:	4d07      	ldr	r5, [pc, #28]	; (804d9f0 <_lseek_r+0x20>)
 804d9d4:	4604      	mov	r4, r0
 804d9d6:	4608      	mov	r0, r1
 804d9d8:	4611      	mov	r1, r2
 804d9da:	2200      	movs	r2, #0
 804d9dc:	602a      	str	r2, [r5, #0]
 804d9de:	461a      	mov	r2, r3
 804d9e0:	f7f3 ff1c 	bl	804181c <_lseek>
 804d9e4:	1c43      	adds	r3, r0, #1
 804d9e6:	d102      	bne.n	804d9ee <_lseek_r+0x1e>
 804d9e8:	682b      	ldr	r3, [r5, #0]
 804d9ea:	b103      	cbz	r3, 804d9ee <_lseek_r+0x1e>
 804d9ec:	6023      	str	r3, [r4, #0]
 804d9ee:	bd38      	pop	{r3, r4, r5, pc}
 804d9f0:	20000d50 	.word	0x20000d50

0804d9f4 <memcpy>:
 804d9f4:	440a      	add	r2, r1
 804d9f6:	4291      	cmp	r1, r2
 804d9f8:	f100 33ff 	add.w	r3, r0, #4294967295
 804d9fc:	d100      	bne.n	804da00 <memcpy+0xc>
 804d9fe:	4770      	bx	lr
 804da00:	b510      	push	{r4, lr}
 804da02:	f811 4b01 	ldrb.w	r4, [r1], #1
 804da06:	f803 4f01 	strb.w	r4, [r3, #1]!
 804da0a:	4291      	cmp	r1, r2
 804da0c:	d1f9      	bne.n	804da02 <memcpy+0xe>
 804da0e:	bd10      	pop	{r4, pc}

0804da10 <memmove>:
 804da10:	4288      	cmp	r0, r1
 804da12:	b510      	push	{r4, lr}
 804da14:	eb01 0402 	add.w	r4, r1, r2
 804da18:	d902      	bls.n	804da20 <memmove+0x10>
 804da1a:	4284      	cmp	r4, r0
 804da1c:	4623      	mov	r3, r4
 804da1e:	d807      	bhi.n	804da30 <memmove+0x20>
 804da20:	1e43      	subs	r3, r0, #1
 804da22:	42a1      	cmp	r1, r4
 804da24:	d008      	beq.n	804da38 <memmove+0x28>
 804da26:	f811 2b01 	ldrb.w	r2, [r1], #1
 804da2a:	f803 2f01 	strb.w	r2, [r3, #1]!
 804da2e:	e7f8      	b.n	804da22 <memmove+0x12>
 804da30:	4402      	add	r2, r0
 804da32:	4601      	mov	r1, r0
 804da34:	428a      	cmp	r2, r1
 804da36:	d100      	bne.n	804da3a <memmove+0x2a>
 804da38:	bd10      	pop	{r4, pc}
 804da3a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 804da3e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 804da42:	e7f7      	b.n	804da34 <memmove+0x24>

0804da44 <_realloc_r>:
 804da44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 804da48:	4680      	mov	r8, r0
 804da4a:	4614      	mov	r4, r2
 804da4c:	460e      	mov	r6, r1
 804da4e:	b921      	cbnz	r1, 804da5a <_realloc_r+0x16>
 804da50:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 804da54:	4611      	mov	r1, r2
 804da56:	f7fe becb 	b.w	804c7f0 <_malloc_r>
 804da5a:	b92a      	cbnz	r2, 804da68 <_realloc_r+0x24>
 804da5c:	f7fe fe5c 	bl	804c718 <_free_r>
 804da60:	4625      	mov	r5, r4
 804da62:	4628      	mov	r0, r5
 804da64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 804da68:	f000 f82e 	bl	804dac8 <_malloc_usable_size_r>
 804da6c:	4284      	cmp	r4, r0
 804da6e:	4607      	mov	r7, r0
 804da70:	d802      	bhi.n	804da78 <_realloc_r+0x34>
 804da72:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 804da76:	d812      	bhi.n	804da9e <_realloc_r+0x5a>
 804da78:	4621      	mov	r1, r4
 804da7a:	4640      	mov	r0, r8
 804da7c:	f7fe feb8 	bl	804c7f0 <_malloc_r>
 804da80:	4605      	mov	r5, r0
 804da82:	2800      	cmp	r0, #0
 804da84:	d0ed      	beq.n	804da62 <_realloc_r+0x1e>
 804da86:	42bc      	cmp	r4, r7
 804da88:	4622      	mov	r2, r4
 804da8a:	4631      	mov	r1, r6
 804da8c:	bf28      	it	cs
 804da8e:	463a      	movcs	r2, r7
 804da90:	f7ff ffb0 	bl	804d9f4 <memcpy>
 804da94:	4631      	mov	r1, r6
 804da96:	4640      	mov	r0, r8
 804da98:	f7fe fe3e 	bl	804c718 <_free_r>
 804da9c:	e7e1      	b.n	804da62 <_realloc_r+0x1e>
 804da9e:	4635      	mov	r5, r6
 804daa0:	e7df      	b.n	804da62 <_realloc_r+0x1e>
	...

0804daa4 <_read_r>:
 804daa4:	b538      	push	{r3, r4, r5, lr}
 804daa6:	4d07      	ldr	r5, [pc, #28]	; (804dac4 <_read_r+0x20>)
 804daa8:	4604      	mov	r4, r0
 804daaa:	4608      	mov	r0, r1
 804daac:	4611      	mov	r1, r2
 804daae:	2200      	movs	r2, #0
 804dab0:	602a      	str	r2, [r5, #0]
 804dab2:	461a      	mov	r2, r3
 804dab4:	f7f3 fe52 	bl	804175c <_read>
 804dab8:	1c43      	adds	r3, r0, #1
 804daba:	d102      	bne.n	804dac2 <_read_r+0x1e>
 804dabc:	682b      	ldr	r3, [r5, #0]
 804dabe:	b103      	cbz	r3, 804dac2 <_read_r+0x1e>
 804dac0:	6023      	str	r3, [r4, #0]
 804dac2:	bd38      	pop	{r3, r4, r5, pc}
 804dac4:	20000d50 	.word	0x20000d50

0804dac8 <_malloc_usable_size_r>:
 804dac8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 804dacc:	1f18      	subs	r0, r3, #4
 804dace:	2b00      	cmp	r3, #0
 804dad0:	bfbc      	itt	lt
 804dad2:	580b      	ldrlt	r3, [r1, r0]
 804dad4:	18c0      	addlt	r0, r0, r3
 804dad6:	4770      	bx	lr

0804dad8 <_init>:
 804dad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 804dada:	bf00      	nop
 804dadc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 804dade:	bc08      	pop	{r3}
 804dae0:	469e      	mov	lr, r3
 804dae2:	4770      	bx	lr

0804dae4 <_fini>:
 804dae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 804dae6:	bf00      	nop
 804dae8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 804daea:	bc08      	pop	{r3}
 804daec:	469e      	mov	lr, r3
 804daee:	4770      	bx	lr
