

================================================================
== Vivado HLS Report for 'load_pest_12_top'
================================================================
* Date:           Thu Aug 11 10:26:09 2022

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        LDPC_Decoder3U
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.59|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 3.17ns
ST_1: pos_read (47)  [1/1] 0.00ns
:0  %pos_read = call i13 @_ssdm_op_Read.ap_auto.i13(i13 %pos_r)

ST_1: pos_cast (48)  [1/1] 0.00ns
:1  %pos_cast = sext i13 %pos_read to i16

ST_1: inx (49)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5170
:2  %inx = zext i16 %pos_cast to i32

ST_1: tmp_1050 (50)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5171
:3  %tmp_1050 = trunc i13 %pos_read to i11

ST_1: pos_assign (51)  [1/1] 0.84ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5171
:4  %pos_assign = xor i11 %tmp_1050, -1024

ST_1: pLambda0_addr (52)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5173
:5  %pLambda0_addr = getelementptr inbounds [2048 x i16]* @pLambda0, i32 0, i32 %inx

ST_1: pLambda0_load (53)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5173
:6  %pLambda0_load = load i16* %pLambda0_addr, align 2

ST_1: tmp (54)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5173
:7  %tmp = zext i11 %pos_assign to i32

ST_1: prLamB_buf3b_addr (55)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5173
:8  %prLamB_buf3b_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf3b, i32 0, i32 %tmp

ST_1: prLamB_buf3b_load (56)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5173
:9  %prLamB_buf3b_load = load i16* %prLamB_buf3b_addr, align 2

ST_1: prLamC_buf5_addr (57)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5173
:10  %prLamC_buf5_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf5, i32 0, i32 %tmp

ST_1: prLamC_buf5_load (58)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5173
:11  %prLamC_buf5_load = load i16* %prLamC_buf5_addr, align 2

ST_1: prLam2B_buf3b_addr (59)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5173
:12  %prLam2B_buf3b_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf3b, i32 0, i32 %tmp

ST_1: prLam2B_buf3b_load (60)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5173
:13  %prLam2B_buf3b_load = load i16* %prLam2B_buf3b_addr, align 2

ST_1: prLam2C_buf5_addr (61)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5173
:14  %prLam2C_buf5_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf5, i32 0, i32 %tmp

ST_1: prLam2C_buf5_load (62)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5173
:15  %prLam2C_buf5_load = load i16* %prLam2C_buf5_addr, align 2

ST_1: pLambda1_addr (68)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5176
:21  %pLambda1_addr = getelementptr inbounds [2048 x i16]* @pLambda1, i32 0, i32 %inx

ST_1: pLambda1_load (69)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5176
:22  %pLambda1_load = load i16* %pLambda1_addr, align 2

ST_1: prLamB_buf5_addr (70)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5176
:23  %prLamB_buf5_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf5, i32 0, i32 %tmp

ST_1: prLamB_buf5_load (71)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5176
:24  %prLamB_buf5_load = load i16* %prLamB_buf5_addr, align 2

ST_1: prLamB_buf5a_addr (72)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5176
:25  %prLamB_buf5a_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf5a, i32 0, i32 %tmp

ST_1: prLamB_buf5a_load (73)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5176
:26  %prLamB_buf5a_load = load i16* %prLamB_buf5a_addr, align 2

ST_1: prLamC_buf6_addr (74)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5176
:27  %prLamC_buf6_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf6, i32 0, i32 %tmp

ST_1: prLamC_buf6_load (75)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5176
:28  %prLamC_buf6_load = load i16* %prLamC_buf6_addr, align 2

ST_1: prLam2B_buf5_addr (76)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5176
:29  %prLam2B_buf5_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf5, i32 0, i32 %tmp

ST_1: prLam2B_buf5_load (77)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5176
:30  %prLam2B_buf5_load = load i16* %prLam2B_buf5_addr, align 2

ST_1: prLam2B_buf5a_addr (78)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5176
:31  %prLam2B_buf5a_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf5a, i32 0, i32 %tmp

ST_1: prLam2B_buf5a_load (79)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5176
:32  %prLam2B_buf5a_load = load i16* %prLam2B_buf5a_addr, align 2

ST_1: prLam2C_buf6_addr (80)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5176
:33  %prLam2C_buf6_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf6, i32 0, i32 %tmp

ST_1: prLam2C_buf6_load (81)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5176
:34  %prLam2C_buf6_load = load i16* %prLam2C_buf6_addr, align 2

ST_1: pLambda2_addr (89)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5179
:42  %pLambda2_addr = getelementptr inbounds [2048 x i16]* @pLambda2, i32 0, i32 %inx

ST_1: pLambda2_load (90)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5179
:43  %pLambda2_load = load i16* %pLambda2_addr, align 2

ST_1: prLamB_buf6_addr (91)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5179
:44  %prLamB_buf6_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf6, i32 0, i32 %tmp

ST_1: prLamB_buf6_load (92)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5179
:45  %prLamB_buf6_load = load i16* %prLamB_buf6_addr, align 2

ST_1: prLam2B_buf6_addr (93)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5179
:46  %prLam2B_buf6_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf6, i32 0, i32 %tmp

ST_1: prLam2B_buf6_load (94)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5179
:47  %prLam2B_buf6_load = load i16* %prLam2B_buf6_addr, align 2

ST_1: pLambda3_addr (98)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5181
:51  %pLambda3_addr = getelementptr inbounds [2048 x i16]* @pLambda3, i32 0, i32 %inx

ST_1: pLambda3_load (99)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5181
:52  %pLambda3_load = load i16* %pLambda3_addr, align 2

ST_1: prLamB_buf7_addr (100)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5181
:53  %prLamB_buf7_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf7, i32 0, i32 %tmp

ST_1: prLamB_buf7_load (101)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5181
:54  %prLamB_buf7_load = load i16* %prLamB_buf7_addr, align 2

ST_1: prLamB_buf7a_addr (102)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5181
:55  %prLamB_buf7a_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf7a, i32 0, i32 %tmp

ST_1: prLamB_buf7a_load (103)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5181
:56  %prLamB_buf7a_load = load i16* %prLamB_buf7a_addr, align 2

ST_1: prLamC_buf7_addr (104)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5181
:57  %prLamC_buf7_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf7, i32 0, i32 %tmp

ST_1: prLamC_buf7_load (105)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5181
:58  %prLamC_buf7_load = load i16* %prLamC_buf7_addr, align 2

ST_1: prLam2B_buf7_addr (106)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5181
:59  %prLam2B_buf7_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf7, i32 0, i32 %tmp

ST_1: prLam2B_buf7_load (107)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5181
:60  %prLam2B_buf7_load = load i16* %prLam2B_buf7_addr, align 2

ST_1: prLam2B_buf7a_addr (108)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5181
:61  %prLam2B_buf7a_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf7a, i32 0, i32 %tmp

ST_1: prLam2B_buf7a_load (109)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5181
:62  %prLam2B_buf7a_load = load i16* %prLam2B_buf7a_addr, align 2

ST_1: prLam2C_buf7_addr (110)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5181
:63  %prLam2C_buf7_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf7, i32 0, i32 %tmp

ST_1: prLam2C_buf7_load (111)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5181
:64  %prLam2C_buf7_load = load i16* %prLam2C_buf7_addr, align 2

ST_1: pLambda4_addr (119)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:72  %pLambda4_addr = getelementptr inbounds [2048 x i16]* @pLambda4, i32 0, i32 %inx

ST_1: pLambda4_load (120)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:73  %pLambda4_load = load i16* %pLambda4_addr, align 2

ST_1: prLamB_buf9a_addr (121)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:74  %prLamB_buf9a_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf9a, i32 0, i32 %tmp

ST_1: prLamB_buf9a_load (122)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:75  %prLamB_buf9a_load = load i16* %prLamB_buf9a_addr, align 2

ST_1: prLamB_buf10_addr (123)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:76  %prLamB_buf10_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf10, i32 0, i32 %tmp

ST_1: prLamB_buf10_load (124)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:77  %prLamB_buf10_load = load i16* %prLamB_buf10_addr, align 2

ST_1: prLamB_buf9_addr (125)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:78  %prLamB_buf9_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf9, i32 0, i32 %tmp

ST_1: prLamB_buf9_load (126)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:79  %prLamB_buf9_load = load i16* %prLamB_buf9_addr, align 2

ST_1: prLamC_buf10_addr (127)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:80  %prLamC_buf10_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf10, i32 0, i32 %tmp

ST_1: prLamC_buf10_load (128)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:81  %prLamC_buf10_load = load i16* %prLamC_buf10_addr, align 2

ST_1: prLamC_buf10a_addr (129)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:82  %prLamC_buf10a_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf10a, i32 0, i32 %tmp

ST_1: prLamC_buf10a_load (130)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:83  %prLamC_buf10a_load = load i16* %prLamC_buf10a_addr, align 2

ST_1: prLamC_buf10b_addr (131)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:84  %prLamC_buf10b_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf10b, i32 0, i32 %tmp

ST_1: prLamC_buf10b_load (132)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:85  %prLamC_buf10b_load = load i16* %prLamC_buf10b_addr, align 2

ST_1: prLam2B_buf9a_addr (133)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:86  %prLam2B_buf9a_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf9a, i32 0, i32 %tmp

ST_1: prLam2B_buf9a_load (134)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:87  %prLam2B_buf9a_load = load i16* %prLam2B_buf9a_addr, align 2

ST_1: prLam2B_buf10_addr (135)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:88  %prLam2B_buf10_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf10, i32 0, i32 %tmp

ST_1: prLam2B_buf10_load (136)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:89  %prLam2B_buf10_load = load i16* %prLam2B_buf10_addr, align 2

ST_1: prLam2B_buf9_addr (137)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:90  %prLam2B_buf9_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf9, i32 0, i32 %tmp

ST_1: prLam2B_buf9_load (138)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:91  %prLam2B_buf9_load = load i16* %prLam2B_buf9_addr, align 2

ST_1: prLam2C_buf10_addr (139)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:92  %prLam2C_buf10_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf10, i32 0, i32 %tmp

ST_1: prLam2C_buf10_load (140)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:93  %prLam2C_buf10_load = load i16* %prLam2C_buf10_addr, align 2

ST_1: prLam2C_buf10a_addr (141)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:94  %prLam2C_buf10a_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf10a, i32 0, i32 %tmp

ST_1: prLam2C_buf10a_load (142)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:95  %prLam2C_buf10a_load = load i16* %prLam2C_buf10a_addr, align 2

ST_1: prLam2C_buf10b_addr (143)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:96  %prLam2C_buf10b_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf10b, i32 0, i32 %tmp

ST_1: prLam2C_buf10b_load (144)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:97  %prLam2C_buf10b_load = load i16* %prLam2C_buf10b_addr, align 2


 <State 2>: 8.59ns
ST_2: pLambda0_load (53)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5173
:6  %pLambda0_load = load i16* %pLambda0_addr, align 2

ST_2: prLamB_buf3b_load (56)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5173
:9  %prLamB_buf3b_load = load i16* %prLamB_buf3b_addr, align 2

ST_2: prLamC_buf5_load (58)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5173
:11  %prLamC_buf5_load = load i16* %prLamC_buf5_addr, align 2

ST_2: prLam2B_buf3b_load (60)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5173
:13  %prLam2B_buf3b_load = load i16* %prLam2B_buf3b_addr, align 2

ST_2: prLam2C_buf5_load (62)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5173
:15  %prLam2C_buf5_load = load i16* %prLam2C_buf5_addr, align 2

ST_2: tmp3 (63)  [1/1] 1.46ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5173
:16  %tmp3 = add i16 %prLam2B_buf3b_load, %prLamC_buf5_load

ST_2: tmp5 (64)  [1/1] 1.46ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5173
:17  %tmp5 = add i16 %prLam2C_buf5_load, %pLambda0_load

ST_2: tmp4 (65)  [1/1] 1.32ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5173
:18  %tmp4 = add i16 %prLamB_buf3b_load, %tmp5

ST_2: tmp_s (66)  [1/1] 1.32ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5173
:19  %tmp_s = add i16 %tmp3, %tmp4

ST_2: StgValue_88 (67)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5173
:20  store i16 %tmp_s, i16* @pest0, align 2

ST_2: pLambda1_load (69)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5176
:22  %pLambda1_load = load i16* %pLambda1_addr, align 2

ST_2: prLamB_buf5_load (71)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5176
:24  %prLamB_buf5_load = load i16* %prLamB_buf5_addr, align 2

ST_2: prLamB_buf5a_load (73)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5176
:26  %prLamB_buf5a_load = load i16* %prLamB_buf5a_addr, align 2

ST_2: prLamC_buf6_load (75)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5176
:28  %prLamC_buf6_load = load i16* %prLamC_buf6_addr, align 2

ST_2: prLam2B_buf5_load (77)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5176
:30  %prLam2B_buf5_load = load i16* %prLam2B_buf5_addr, align 2

ST_2: prLam2B_buf5a_load (79)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5176
:32  %prLam2B_buf5a_load = load i16* %prLam2B_buf5a_addr, align 2

ST_2: prLam2C_buf6_load (81)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5176
:34  %prLam2C_buf6_load = load i16* %prLam2C_buf6_addr, align 2

ST_2: tmp11 (82)  [1/1] 1.32ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5176
:35  %tmp11 = add i16 %prLamC_buf6_load, %prLam2B_buf5a_load

ST_2: tmp10 (83)  [1/1] 1.32ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5176
:36  %tmp10 = add i16 %prLam2B_buf5_load, %tmp11

ST_2: tmp13 (84)  [1/1] 1.46ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5176
:37  %tmp13 = add i16 %prLamB_buf5a_load, %pLambda1_load

ST_2: tmp14 (85)  [1/1] 1.46ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5176
:38  %tmp14 = add i16 %prLam2C_buf6_load, %prLamB_buf5_load

ST_2: tmp12 (86)  [1/1] 1.32ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5176
:39  %tmp12 = add i16 %tmp13, %tmp14

ST_2: tmp_935 (87)  [1/1] 1.32ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5176
:40  %tmp_935 = add i16 %tmp10, %tmp12

ST_2: StgValue_102 (88)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5176
:41  store i16 %tmp_935, i16* @pest1, align 2

ST_2: pLambda2_load (90)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5179
:43  %pLambda2_load = load i16* %pLambda2_addr, align 2

ST_2: prLamB_buf6_load (92)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5179
:45  %prLamB_buf6_load = load i16* %prLamB_buf6_addr, align 2

ST_2: prLam2B_buf6_load (94)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5179
:47  %prLam2B_buf6_load = load i16* %prLam2B_buf6_addr, align 2

ST_2: tmp15 (95)  [1/1] 1.32ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5179
:48  %tmp15 = add i16 %prLam2B_buf6_load, %prLamB_buf6_load

ST_2: tmp_936 (96)  [1/1] 1.32ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5179
:49  %tmp_936 = add i16 %pLambda2_load, %tmp15

ST_2: StgValue_108 (97)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5179
:50  store i16 %tmp_936, i16* @pest2, align 2

ST_2: pLambda3_load (99)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5181
:52  %pLambda3_load = load i16* %pLambda3_addr, align 2

ST_2: prLamB_buf7_load (101)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5181
:54  %prLamB_buf7_load = load i16* %prLamB_buf7_addr, align 2

ST_2: prLamB_buf7a_load (103)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5181
:56  %prLamB_buf7a_load = load i16* %prLamB_buf7a_addr, align 2

ST_2: prLamC_buf7_load (105)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5181
:58  %prLamC_buf7_load = load i16* %prLamC_buf7_addr, align 2

ST_2: prLam2B_buf7_load (107)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5181
:60  %prLam2B_buf7_load = load i16* %prLam2B_buf7_addr, align 2

ST_2: prLam2B_buf7a_load (109)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5181
:62  %prLam2B_buf7a_load = load i16* %prLam2B_buf7a_addr, align 2

ST_2: prLam2C_buf7_load (111)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5181
:64  %prLam2C_buf7_load = load i16* %prLam2C_buf7_addr, align 2

ST_2: tmp21 (112)  [1/1] 1.32ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5181
:65  %tmp21 = add i16 %prLamC_buf7_load, %prLam2B_buf7a_load

ST_2: tmp20 (113)  [1/1] 1.32ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5181
:66  %tmp20 = add i16 %prLam2B_buf7_load, %tmp21

ST_2: tmp23 (114)  [1/1] 1.46ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5181
:67  %tmp23 = add i16 %prLamB_buf7a_load, %pLambda3_load

ST_2: tmp24 (115)  [1/1] 1.46ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5181
:68  %tmp24 = add i16 %prLam2C_buf7_load, %prLamB_buf7_load

ST_2: tmp22 (116)  [1/1] 1.32ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5181
:69  %tmp22 = add i16 %tmp23, %tmp24

ST_2: tmp_937 (117)  [1/1] 1.32ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5181
:70  %tmp_937 = add i16 %tmp20, %tmp22

ST_2: StgValue_122 (118)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5181
:71  store i16 %tmp_937, i16* @pest3, align 2

ST_2: pLambda4_load (120)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:73  %pLambda4_load = load i16* %pLambda4_addr, align 2

ST_2: prLamB_buf9a_load (122)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:75  %prLamB_buf9a_load = load i16* %prLamB_buf9a_addr, align 2

ST_2: prLamB_buf10_load (124)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:77  %prLamB_buf10_load = load i16* %prLamB_buf10_addr, align 2

ST_2: prLamB_buf9_load (126)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:79  %prLamB_buf9_load = load i16* %prLamB_buf9_addr, align 2

ST_2: prLamC_buf10_load (128)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:81  %prLamC_buf10_load = load i16* %prLamC_buf10_addr, align 2

ST_2: prLamC_buf10a_load (130)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:83  %prLamC_buf10a_load = load i16* %prLamC_buf10a_addr, align 2

ST_2: prLamC_buf10b_load (132)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:85  %prLamC_buf10b_load = load i16* %prLamC_buf10b_addr, align 2

ST_2: prLam2B_buf9a_load (134)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:87  %prLam2B_buf9a_load = load i16* %prLam2B_buf9a_addr, align 2

ST_2: prLam2B_buf10_load (136)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:89  %prLam2B_buf10_load = load i16* %prLam2B_buf10_addr, align 2

ST_2: prLam2B_buf9_load (138)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:91  %prLam2B_buf9_load = load i16* %prLam2B_buf9_addr, align 2

ST_2: prLam2C_buf10_load (140)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:93  %prLam2C_buf10_load = load i16* %prLam2C_buf10_addr, align 2

ST_2: prLam2C_buf10a_load (142)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:95  %prLam2C_buf10a_load = load i16* %prLam2C_buf10a_addr, align 2

ST_2: prLam2C_buf10b_load (144)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:97  %prLam2C_buf10b_load = load i16* %prLam2C_buf10b_addr, align 2

ST_2: tmp37 (145)  [1/1] 1.32ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:98  %tmp37 = add i16 %prLam2B_buf9_load, %prLam2C_buf10a_load

ST_2: tmp36 (146)  [1/1] 1.32ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:99  %tmp36 = add i16 %prLam2C_buf10_load, %tmp37

ST_2: tmp39 (147)  [1/1] 1.46ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:100  %tmp39 = add i16 %prLam2B_buf9a_load, %prLam2B_buf10_load

ST_2: tmp38 (148)  [1/1] 1.32ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:101  %tmp38 = add i16 %prLamC_buf10b_load, %tmp39

ST_2: tmp35 (149)  [1/1] 1.32ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:102  %tmp35 = add i16 %tmp36, %tmp38

ST_2: tmp42 (150)  [1/1] 1.32ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:103  %tmp42 = add i16 %prLamB_buf9a_load, %prLamB_buf10_load

ST_2: tmp41 (151)  [1/1] 1.32ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:104  %tmp41 = add i16 %pLambda4_load, %tmp42

ST_2: tmp44 (152)  [1/1] 1.46ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:105  %tmp44 = add i16 %prLamC_buf10a_load, %prLamB_buf9_load

ST_2: tmp45 (153)  [1/1] 1.32ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:106  %tmp45 = add i16 %prLam2C_buf10b_load, %prLamC_buf10_load

ST_2: tmp43 (154)  [1/1] 1.32ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:107  %tmp43 = add i16 %tmp44, %tmp45

ST_2: tmp40 (155)  [1/1] 1.32ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:108  %tmp40 = add i16 %tmp41, %tmp43

ST_2: tmp_938 (156)  [1/1] 1.32ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:109  %tmp_938 = add i16 %tmp35, %tmp40

ST_2: StgValue_148 (157)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184
:110  store i16 %tmp_938, i16* @pest4, align 2

ST_2: tmp_1051 (158)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5189
:111  %tmp_1051 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_s, i32 15)

ST_2: rev (159)  [1/1] 0.84ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5189
:112  %rev = xor i1 %tmp_1051, true

ST_2: StgValue_151 (160)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5189
:113  store i1 %rev, i1* @bpest0, align 1

ST_2: tmp_1052 (161)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5190
:114  %tmp_1052 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_935, i32 15)

ST_2: rev5 (162)  [1/1] 0.84ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5190
:115  %rev5 = xor i1 %tmp_1052, true

ST_2: StgValue_154 (163)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5190
:116  store i1 %rev5, i1* @bpest1, align 1

ST_2: tmp_1053 (164)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5191
:117  %tmp_1053 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_936, i32 15)

ST_2: rev8 (165)  [1/1] 0.84ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5191
:118  %rev8 = xor i1 %tmp_1053, true

ST_2: StgValue_157 (166)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5191
:119  store i1 %rev8, i1* @bpest2, align 1

ST_2: tmp_1054 (167)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5192
:120  %tmp_1054 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_937, i32 15)

ST_2: rev11 (168)  [1/1] 0.84ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5192
:121  %rev11 = xor i1 %tmp_1054, true

ST_2: StgValue_160 (169)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5192
:122  store i1 %rev11, i1* @bpest3, align 1

ST_2: tmp_1055 (170)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5193
:123  %tmp_1055 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_938, i32 15)

ST_2: rev14 (171)  [1/1] 0.84ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5193
:124  %rev14 = xor i1 %tmp_1055, true

ST_2: StgValue_163 (172)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5193
:125  store i1 %rev14, i1* @bpest4, align 1

ST_2: StgValue_164 (173)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5194
:126  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.17ns
The critical path consists of the following:
	wire read on port 'pos_r' [47]  (0 ns)
	'xor' operation ('pos', LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5171) [51]  (0.84 ns)
	'getelementptr' operation ('prLamB_buf3b_addr', LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5173) [55]  (0 ns)
	'load' operation ('prLamB_buf3b_load', LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5173) on array 'prLamB_buf3b' [56]  (2.33 ns)

 <State 2>: 8.59ns
The critical path consists of the following:
	'load' operation ('prLamB_buf9_load', LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184) on array 'prLamB_buf9' [126]  (2.33 ns)
	'add' operation ('tmp44', LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184) [152]  (1.46 ns)
	'add' operation ('tmp43', LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184) [154]  (1.32 ns)
	'add' operation ('tmp40', LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184) [155]  (1.32 ns)
	'add' operation ('tmp_938', LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5184) [156]  (1.32 ns)
	'xor' operation ('rev14', LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5193) [171]  (0.84 ns)
	'store' operation (LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5193) of variable 'rev14', LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5193 on global variable 'bpest4' [172]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
