Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Aug 17 17:56:47 2022
| Host         : LAPTOP-RIOQP2DJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_LSDNN_wrapper_timing_summary_routed.rpt -pb design_LSDNN_wrapper_timing_summary_routed.pb -rpx design_LSDNN_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_LSDNN_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.005        0.000                      0                48218        0.018        0.000                      0                48218        3.750        0.000                       0                 15357  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.005        0.000                      0                48218        0.018        0.000                      0                48218        3.750        0.000                       0                 15357  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U372/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[45]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.318ns  (logic 5.829ns (62.557%)  route 3.489ns (37.443%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.911ns = ( 12.911 - 10.000 ) 
    Source Clock Delay      (SCD):    3.348ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_LSDNN_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_LSDNN_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_LSDNN_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15374, routed)       2.054     3.348    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U372/DNN_wlo_166_mac_mcXB_DSP48_9_U/ap_clk
    DSP48_X3Y47          DSP48E1                                      r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U372/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      4.009     7.357 r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U372/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/P[25]
                         net (fo=23, routed)          1.291     8.648    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U373/DNN_wlo_166_mac_mb0s_DSP48_3_U/p_1[15]
    DSP48_X3Y51          DSP48E1 (Prop_dsp48e1_C[35]_P[25])
                                                      1.820    10.468 r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U373/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[25]
                         net (fo=23, routed)          2.198    12.665    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p_1[15]
    DSP48_X2Y51          DSP48E1                                      r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[45]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_LSDNN_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_LSDNN_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_LSDNN_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15374, routed)       1.732    12.911    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/ap_clk
    DSP48_X2Y51          DSP48E1                                      r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/CLK
                         clock pessimism              0.147    13.057    
                         clock uncertainty           -0.154    12.903    
    DSP48_X2Y51          DSP48E1 (Setup_dsp48e1_CLK_C[45])
                                                     -0.233    12.670    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p
  -------------------------------------------------------------------
                         required time                         12.670    
                         arrival time                         -12.665    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U372/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[30]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.313ns  (logic 5.829ns (62.587%)  route 3.484ns (37.413%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.911ns = ( 12.911 - 10.000 ) 
    Source Clock Delay      (SCD):    3.348ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_LSDNN_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_LSDNN_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_LSDNN_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15374, routed)       2.054     3.348    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U372/DNN_wlo_166_mac_mcXB_DSP48_9_U/ap_clk
    DSP48_X3Y47          DSP48E1                                      r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U372/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      4.009     7.357 r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U372/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/P[25]
                         net (fo=23, routed)          1.291     8.648    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U373/DNN_wlo_166_mac_mb0s_DSP48_3_U/p_1[15]
    DSP48_X3Y51          DSP48E1 (Prop_dsp48e1_C[35]_P[25])
                                                      1.820    10.468 r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U373/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[25]
                         net (fo=23, routed)          2.193    12.661    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p_1[15]
    DSP48_X2Y51          DSP48E1                                      r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_LSDNN_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_LSDNN_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_LSDNN_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15374, routed)       1.732    12.911    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/ap_clk
    DSP48_X2Y51          DSP48E1                                      r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/CLK
                         clock pessimism              0.147    13.057    
                         clock uncertainty           -0.154    12.903    
    DSP48_X2Y51          DSP48E1 (Setup_dsp48e1_CLK_C[30])
                                                     -0.233    12.670    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p
  -------------------------------------------------------------------
                         required time                         12.670    
                         arrival time                         -12.661    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.030ns  (required time - arrival time)
  Source:                 design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U372/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[46]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.292ns  (logic 5.829ns (62.728%)  route 3.463ns (37.272%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.911ns = ( 12.911 - 10.000 ) 
    Source Clock Delay      (SCD):    3.348ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_LSDNN_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_LSDNN_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_LSDNN_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15374, routed)       2.054     3.348    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U372/DNN_wlo_166_mac_mcXB_DSP48_9_U/ap_clk
    DSP48_X3Y47          DSP48E1                                      r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U372/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      4.009     7.357 r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U372/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/P[25]
                         net (fo=23, routed)          1.291     8.648    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U373/DNN_wlo_166_mac_mb0s_DSP48_3_U/p_1[15]
    DSP48_X3Y51          DSP48E1 (Prop_dsp48e1_C[35]_P[25])
                                                      1.820    10.468 r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U373/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[25]
                         net (fo=23, routed)          2.172    12.640    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p_1[15]
    DSP48_X2Y51          DSP48E1                                      r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[46]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_LSDNN_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_LSDNN_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_LSDNN_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15374, routed)       1.732    12.911    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/ap_clk
    DSP48_X2Y51          DSP48E1                                      r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/CLK
                         clock pessimism              0.147    13.057    
                         clock uncertainty           -0.154    12.903    
    DSP48_X2Y51          DSP48E1 (Setup_dsp48e1_CLK_C[46])
                                                     -0.233    12.670    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p
  -------------------------------------------------------------------
                         required time                         12.670    
                         arrival time                         -12.640    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U372/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[33]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.253ns  (logic 5.829ns (62.996%)  route 3.424ns (37.004%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.911ns = ( 12.911 - 10.000 ) 
    Source Clock Delay      (SCD):    3.348ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_LSDNN_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_LSDNN_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_LSDNN_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15374, routed)       2.054     3.348    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U372/DNN_wlo_166_mac_mcXB_DSP48_9_U/ap_clk
    DSP48_X3Y47          DSP48E1                                      r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U372/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      4.009     7.357 r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U372/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/P[25]
                         net (fo=23, routed)          1.291     8.648    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U373/DNN_wlo_166_mac_mb0s_DSP48_3_U/p_1[15]
    DSP48_X3Y51          DSP48E1 (Prop_dsp48e1_C[35]_P[25])
                                                      1.820    10.468 r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U373/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[25]
                         net (fo=23, routed)          2.133    12.600    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p_1[15]
    DSP48_X2Y51          DSP48E1                                      r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[33]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_LSDNN_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_LSDNN_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_LSDNN_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15374, routed)       1.732    12.911    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/ap_clk
    DSP48_X2Y51          DSP48E1                                      r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/CLK
                         clock pessimism              0.147    13.057    
                         clock uncertainty           -0.154    12.903    
    DSP48_X2Y51          DSP48E1 (Setup_dsp48e1_CLK_C[33])
                                                     -0.233    12.670    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p
  -------------------------------------------------------------------
                         required time                         12.670    
                         arrival time                         -12.600    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U372/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[41]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.239ns  (logic 5.829ns (63.090%)  route 3.410ns (36.910%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.911ns = ( 12.911 - 10.000 ) 
    Source Clock Delay      (SCD):    3.348ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_LSDNN_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_LSDNN_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_LSDNN_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15374, routed)       2.054     3.348    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U372/DNN_wlo_166_mac_mcXB_DSP48_9_U/ap_clk
    DSP48_X3Y47          DSP48E1                                      r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U372/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      4.009     7.357 r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U372/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/P[25]
                         net (fo=23, routed)          1.291     8.648    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U373/DNN_wlo_166_mac_mb0s_DSP48_3_U/p_1[15]
    DSP48_X3Y51          DSP48E1 (Prop_dsp48e1_C[35]_P[25])
                                                      1.820    10.468 r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U373/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[25]
                         net (fo=23, routed)          2.119    12.587    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p_1[15]
    DSP48_X2Y51          DSP48E1                                      r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[41]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_LSDNN_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_LSDNN_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_LSDNN_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15374, routed)       1.732    12.911    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/ap_clk
    DSP48_X2Y51          DSP48E1                                      r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/CLK
                         clock pessimism              0.147    13.057    
                         clock uncertainty           -0.154    12.903    
    DSP48_X2Y51          DSP48E1 (Setup_dsp48e1_CLK_C[41])
                                                     -0.233    12.670    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p
  -------------------------------------------------------------------
                         required time                         12.670    
                         arrival time                         -12.587    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U372/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[43]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.239ns  (logic 5.829ns (63.090%)  route 3.410ns (36.910%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.911ns = ( 12.911 - 10.000 ) 
    Source Clock Delay      (SCD):    3.348ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_LSDNN_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_LSDNN_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_LSDNN_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15374, routed)       2.054     3.348    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U372/DNN_wlo_166_mac_mcXB_DSP48_9_U/ap_clk
    DSP48_X3Y47          DSP48E1                                      r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U372/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      4.009     7.357 r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U372/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/P[25]
                         net (fo=23, routed)          1.291     8.648    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U373/DNN_wlo_166_mac_mb0s_DSP48_3_U/p_1[15]
    DSP48_X3Y51          DSP48E1 (Prop_dsp48e1_C[35]_P[25])
                                                      1.820    10.468 r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U373/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[25]
                         net (fo=23, routed)          2.119    12.587    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p_1[15]
    DSP48_X2Y51          DSP48E1                                      r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[43]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_LSDNN_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_LSDNN_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_LSDNN_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15374, routed)       1.732    12.911    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/ap_clk
    DSP48_X2Y51          DSP48E1                                      r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/CLK
                         clock pessimism              0.147    13.057    
                         clock uncertainty           -0.154    12.903    
    DSP48_X2Y51          DSP48E1 (Setup_dsp48e1_CLK_C[43])
                                                     -0.233    12.670    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p
  -------------------------------------------------------------------
                         required time                         12.670    
                         arrival time                         -12.587    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U372/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[28]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.220ns  (logic 5.829ns (63.224%)  route 3.391ns (36.776%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.911ns = ( 12.911 - 10.000 ) 
    Source Clock Delay      (SCD):    3.348ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_LSDNN_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_LSDNN_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_LSDNN_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15374, routed)       2.054     3.348    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U372/DNN_wlo_166_mac_mcXB_DSP48_9_U/ap_clk
    DSP48_X3Y47          DSP48E1                                      r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U372/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      4.009     7.357 r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U372/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/P[25]
                         net (fo=23, routed)          1.291     8.648    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U373/DNN_wlo_166_mac_mb0s_DSP48_3_U/p_1[15]
    DSP48_X3Y51          DSP48E1 (Prop_dsp48e1_C[35]_P[25])
                                                      1.820    10.468 r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U373/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[25]
                         net (fo=23, routed)          2.099    12.567    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p_1[15]
    DSP48_X2Y51          DSP48E1                                      r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_LSDNN_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_LSDNN_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_LSDNN_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15374, routed)       1.732    12.911    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/ap_clk
    DSP48_X2Y51          DSP48E1                                      r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/CLK
                         clock pessimism              0.147    13.057    
                         clock uncertainty           -0.154    12.903    
    DSP48_X2Y51          DSP48E1 (Setup_dsp48e1_CLK_C[28])
                                                     -0.233    12.670    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p
  -------------------------------------------------------------------
                         required time                         12.670    
                         arrival time                         -12.567    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U372/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[34]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.213ns  (logic 5.829ns (63.272%)  route 3.384ns (36.728%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.911ns = ( 12.911 - 10.000 ) 
    Source Clock Delay      (SCD):    3.348ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_LSDNN_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_LSDNN_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_LSDNN_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15374, routed)       2.054     3.348    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U372/DNN_wlo_166_mac_mcXB_DSP48_9_U/ap_clk
    DSP48_X3Y47          DSP48E1                                      r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U372/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      4.009     7.357 r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U372/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/P[25]
                         net (fo=23, routed)          1.291     8.648    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U373/DNN_wlo_166_mac_mb0s_DSP48_3_U/p_1[15]
    DSP48_X3Y51          DSP48E1 (Prop_dsp48e1_C[35]_P[25])
                                                      1.820    10.468 r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U373/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[25]
                         net (fo=23, routed)          2.092    12.560    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p_1[15]
    DSP48_X2Y51          DSP48E1                                      r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[34]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_LSDNN_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_LSDNN_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_LSDNN_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15374, routed)       1.732    12.911    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/ap_clk
    DSP48_X2Y51          DSP48E1                                      r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/CLK
                         clock pessimism              0.147    13.057    
                         clock uncertainty           -0.154    12.903    
    DSP48_X2Y51          DSP48E1 (Setup_dsp48e1_CLK_C[34])
                                                     -0.233    12.670    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p
  -------------------------------------------------------------------
                         required time                         12.670    
                         arrival time                         -12.560    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U372/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[38]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.211ns  (logic 5.829ns (63.286%)  route 3.382ns (36.714%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.911ns = ( 12.911 - 10.000 ) 
    Source Clock Delay      (SCD):    3.348ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_LSDNN_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_LSDNN_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_LSDNN_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15374, routed)       2.054     3.348    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U372/DNN_wlo_166_mac_mcXB_DSP48_9_U/ap_clk
    DSP48_X3Y47          DSP48E1                                      r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U372/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      4.009     7.357 r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U372/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/P[25]
                         net (fo=23, routed)          1.291     8.648    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U373/DNN_wlo_166_mac_mb0s_DSP48_3_U/p_1[15]
    DSP48_X3Y51          DSP48E1 (Prop_dsp48e1_C[35]_P[25])
                                                      1.820    10.468 r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U373/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[25]
                         net (fo=23, routed)          2.090    12.558    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p_1[15]
    DSP48_X2Y51          DSP48E1                                      r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[38]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_LSDNN_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_LSDNN_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_LSDNN_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15374, routed)       1.732    12.911    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/ap_clk
    DSP48_X2Y51          DSP48E1                                      r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/CLK
                         clock pessimism              0.147    13.057    
                         clock uncertainty           -0.154    12.903    
    DSP48_X2Y51          DSP48E1 (Setup_dsp48e1_CLK_C[38])
                                                     -0.233    12.670    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p
  -------------------------------------------------------------------
                         required time                         12.670    
                         arrival time                         -12.558    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U372/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[44]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.208ns  (logic 5.829ns (63.307%)  route 3.379ns (36.693%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.911ns = ( 12.911 - 10.000 ) 
    Source Clock Delay      (SCD):    3.348ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_LSDNN_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_LSDNN_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_LSDNN_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15374, routed)       2.054     3.348    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U372/DNN_wlo_166_mac_mcXB_DSP48_9_U/ap_clk
    DSP48_X3Y47          DSP48E1                                      r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U372/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      4.009     7.357 r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U372/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/P[25]
                         net (fo=23, routed)          1.291     8.648    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U373/DNN_wlo_166_mac_mb0s_DSP48_3_U/p_1[15]
    DSP48_X3Y51          DSP48E1 (Prop_dsp48e1_C[35]_P[25])
                                                      1.820    10.468 r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U373/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[25]
                         net (fo=23, routed)          2.087    12.555    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p_1[15]
    DSP48_X2Y51          DSP48E1                                      r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[44]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_LSDNN_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_LSDNN_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_LSDNN_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15374, routed)       1.732    12.911    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/ap_clk
    DSP48_X2Y51          DSP48E1                                      r  design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/CLK
                         clock pessimism              0.147    13.057    
                         clock uncertainty           -0.154    12.903    
    DSP48_X2Y51          DSP48E1 (Setup_dsp48e1_CLK_C[44])
                                                     -0.233    12.670    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p
  -------------------------------------------------------------------
                         required time                         12.670    
                         arrival time                         -12.555    
  -------------------------------------------------------------------
                         slack                                  0.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_LSDNN_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][98]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_LSDNN_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.743%)  route 0.205ns (59.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_LSDNN_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_LSDNN_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_LSDNN_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15374, routed)       0.638     0.974    design_LSDNN_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X49Y101        FDRE                                         r  design_LSDNN_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_LSDNN_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][98]/Q
                         net (fo=1, routed)           0.205     1.320    design_LSDNN_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/DIB0
    SLICE_X46Y99         RAMD32                                       r  design_LSDNN_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_LSDNN_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_LSDNN_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_LSDNN_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15374, routed)       0.825     1.191    design_LSDNN_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/WCLK
    SLICE_X46Y99         RAMD32                                       r  design_LSDNN_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y99         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.302    design_LSDNN_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.047%)  route 0.193ns (50.953%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_LSDNN_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_LSDNN_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_LSDNN_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15374, routed)       0.542     0.878    design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/m_axi_mm2s_aclk
    SLICE_X51Y71         FDRE                                         r  design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][7]/Q
                         net (fo=1, routed)           0.193     1.212    design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_33[7]
    SLICE_X48Y70         LUT5 (Prop_lut5_I0_O)        0.045     1.257 r  design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1/O
                         net (fo=1, routed)           0.000     1.257    design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_final_mux_bus[2]__0[7]
    SLICE_X48Y70         FDRE                                         r  design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_LSDNN_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_LSDNN_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_LSDNN_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15374, routed)       0.813     1.179    design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/m_axi_mm2s_aclk
    SLICE_X48Y70         FDRE                                         r  design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][7]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X48Y70         FDRE (Hold_fdre_C_D)         0.091     1.235    design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][7]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_LSDNN_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[137]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_LSDNN_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][137]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.272%)  route 0.117ns (41.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_LSDNN_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_LSDNN_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_LSDNN_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15374, routed)       0.639     0.975    design_LSDNN_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X46Y100        FDRE                                         r  design_LSDNN_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_LSDNN_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[137]/Q
                         net (fo=1, routed)           0.117     1.256    design_LSDNN_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[136]
    SLICE_X49Y99         FDRE                                         r  design_LSDNN_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][137]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_LSDNN_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_LSDNN_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_LSDNN_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15374, routed)       0.825     1.191    design_LSDNN_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X49Y99         FDRE                                         r  design_LSDNN_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][137]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y99         FDRE (Hold_fdre_C_D)         0.076     1.232    design_LSDNN_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][137]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_LSDNN_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1087]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_LSDNN_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1087]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.019%)  route 0.203ns (58.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_LSDNN_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_LSDNN_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_LSDNN_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15374, routed)       0.634     0.970    design_LSDNN_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X52Y106        FDRE                                         r  design_LSDNN_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1087]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_LSDNN_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1087]/Q
                         net (fo=2, routed)           0.203     1.314    design_LSDNN_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1144]_0[29]
    SLICE_X49Y105        FDRE                                         r  design_LSDNN_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1087]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_LSDNN_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_LSDNN_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_LSDNN_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15374, routed)       0.910     1.276    design_LSDNN_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X49Y105        FDRE                                         r  design_LSDNN_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1087]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X49Y105        FDRE (Hold_fdre_C_D)         0.047     1.284    design_LSDNN_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1087]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fdivkbM_U10/LS_estimator_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fdivkbM_U10/LS_estimator_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.378ns (77.561%)  route 0.109ns (22.439%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.331ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_LSDNN_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_LSDNN_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_LSDNN_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15374, routed)       0.609     0.945    design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fdivkbM_U10/LS_estimator_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/aclk
    SLICE_X102Y99        FDRE                                         r  design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fdivkbM_U10/LS_estimator_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y99        FDRE (Prop_fdre_C_Q)         0.164     1.109 r  design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fdivkbM_U10/LS_estimator_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=3, routed)           0.109     1.217    design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fdivkbM_U10/LS_estimator_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ma[4]_25[3]
    SLICE_X103Y99        LUT3 (Prop_lut3_I2_O)        0.045     1.262 r  design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fdivkbM_U10/LS_estimator_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     1.262    design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fdivkbM_U10/LS_estimator_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/a_xor_b_sub[3]
    SLICE_X103Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.377 r  design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fdivkbM_U10/LS_estimator_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.378    design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fdivkbM_U10/LS_estimator_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_4
    SLICE_X103Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.432 r  design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fdivkbM_U10/LS_estimator_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.432    design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fdivkbM_U10/LS_estimator_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_20_out
    SLICE_X103Y100       FDRE                                         r  design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fdivkbM_U10/LS_estimator_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_LSDNN_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_LSDNN_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_LSDNN_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15374, routed)       0.965     1.331    design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fdivkbM_U10/LS_estimator_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X103Y100       FDRE                                         r  design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fdivkbM_U10/LS_estimator_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism             -0.035     1.296    
    SLICE_X103Y100       FDRE (Hold_fdre_C_D)         0.105     1.401    design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fdivkbM_U10/LS_estimator_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.282%)  route 0.218ns (60.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_LSDNN_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_LSDNN_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_LSDNN_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15374, routed)       0.621     0.957    design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X51Y125        FDRE                                         r  design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.141     1.098 r  design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[30]/Q
                         net (fo=1, routed)           0.218     1.316    design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2[6]
    SLICE_X46Y125        FDRE                                         r  design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_LSDNN_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_LSDNN_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_LSDNN_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15374, routed)       0.894     1.260    design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/m_axi_s2mm_aclk
    SLICE_X46Y125        FDRE                                         r  design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6]/C
                         clock pessimism             -0.039     1.221    
    SLICE_X46Y125        FDRE (Hold_fdre_C_D)         0.063     1.284    design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_LSDNN_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1068]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.148ns (46.862%)  route 0.168ns (53.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_LSDNN_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_LSDNN_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_LSDNN_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15374, routed)       0.551     0.887    design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/m_axi_mm2s_aclk
    SLICE_X50Y90         FDRE                                         r  design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[7]/Q
                         net (fo=2, routed)           0.168     1.202    design_LSDNN_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1144]_0[12]
    SLICE_X48Y90         FDRE                                         r  design_LSDNN_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1068]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_LSDNN_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_LSDNN_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_LSDNN_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15374, routed)       0.823     1.189    design_LSDNN_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X48Y90         FDRE                                         r  design_LSDNN_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1068]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y90         FDRE (Hold_fdre_C_D)         0.013     1.167    design_LSDNN_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1068]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_LSDNN_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][120]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_LSDNN_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_LSDNN_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_LSDNN_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_LSDNN_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15374, routed)       0.552     0.888    design_LSDNN_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X43Y84         FDRE                                         r  design_LSDNN_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_LSDNN_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][120]/Q
                         net (fo=1, routed)           0.056     1.084    design_LSDNN_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/DIA0
    SLICE_X42Y84         RAMD32                                       r  design_LSDNN_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_LSDNN_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_LSDNN_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_LSDNN_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15374, routed)       0.818     1.184    design_LSDNN_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/WCLK
    SLICE_X42Y84         RAMD32                                       r  design_LSDNN_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA/CLK
                         clock pessimism             -0.283     0.901    
    SLICE_X42Y84         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.048    design_LSDNN_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.759%)  route 0.205ns (59.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_LSDNN_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_LSDNN_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_LSDNN_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15374, routed)       0.637     0.973    design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X48Y103        FDRE                                         r  design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[18]/Q
                         net (fo=1, routed)           0.205     1.319    design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[18]
    SLICE_X51Y105        FDRE                                         r  design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_LSDNN_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_LSDNN_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_LSDNN_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15374, routed)       0.906     1.272    design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X51Y105        FDRE                                         r  design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[18]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X51Y105        FDRE (Hold_fdre_C_D)         0.047     1.280    design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.817%)  route 0.204ns (59.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_LSDNN_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_LSDNN_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_LSDNN_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15374, routed)       0.637     0.973    design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X48Y103        FDRE                                         r  design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[16]/Q
                         net (fo=1, routed)           0.204     1.318    design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[16]
    SLICE_X51Y105        FDRE                                         r  design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_LSDNN_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_LSDNN_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_LSDNN_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15374, routed)       0.906     1.272    design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X51Y105        FDRE                                         r  design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[16]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X51Y105        FDRE (Hold_fdre_C_D)         0.046     1.279    design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_LSDNN_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y22    design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U117/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y26   design_LSDNN_i/DNN_wlo_166_0/inst/LS_data_V_U/DNN_wlo_166_LS_dac0C_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y26   design_LSDNN_i/DNN_wlo_166_0/inst/LS_data_V_U/DNN_wlo_166_LS_dac0C_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y48   design_LSDNN_i/DNN_wlo_166_0/inst/denorm_DNN_V_U/DNN_wlo_166_denorc1C_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y29   design_LSDNN_i/LS_estimator_0/inst/LS_out_M_imag_U/LS_estimator_preabkb_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y29   design_LSDNN_i/LS_estimator_0/inst/LS_out_M_imag_U/LS_estimator_preabkb_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y28   design_LSDNN_i/LS_estimator_0/inst/LS_out_M_real_U/LS_estimator_preabkb_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y28   design_LSDNN_i/LS_estimator_0/inst/LS_out_M_real_U/LS_estimator_preabkb_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y32   design_LSDNN_i/LS_estimator_0/inst/preamble_M_imag_U/LS_estimator_preabkb_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y32   design_LSDNN_i/LS_estimator_0/inst/preamble_M_imag_U/LS_estimator_preabkb_ram_U/ram_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y113  design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y113  design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y113  design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y113  design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y113  design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y113  design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_13/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y113  design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_13/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y113  design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_13/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y114  design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y114  design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y113  design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y113  design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y113  design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y113  design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y113  design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y113  design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_13/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y113  design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_13/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y113  design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_13/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y114  design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y114  design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA_D1/CLK



