Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 447c6539eb4d454f8783f285b323c715 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_trackingChannelInterface_behav xil_defaultlib.TB_trackingChannelInterface -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package xil_defaultlib.receiverconfigurationpackage
Compiling architecture syn of entity xil_defaultlib.RAM_PRN [ram_prn_default]
Compiling architecture behavioral of entity xil_defaultlib.trackingChannel [trackingchannel_default]
Compiling architecture arch_imp of entity xil_defaultlib.trackingChannelAXI [\trackingChannelAXI(c_s_axi_data...]
Compiling architecture behav of entity xil_defaultlib.snapshot_module [snapshot_module_default]
Compiling architecture struct of entity xil_defaultlib.trk_interrupt_snapshot [trk_interrupt_snapshot_default]
Compiling architecture behavioral of entity xil_defaultlib.trackingChannelInterface [\trackingChannelInterface(c_s_ax...]
Compiling architecture behavioral of entity xil_defaultlib.tb_trackingchannelinterface
Built simulation snapshot TB_trackingChannelInterface_behav
