git clone --depth 1 --no-tags https://github.com/Aroondhati/RISCV-Processors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375004381
git clone --depth 1 --no-tags https://github.com/memgonzales/hdl-flip-flop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376700585
git clone --depth 1 --no-tags https://github.com/BryceShakeAir/Logic-Design-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376416678
git clone --depth 1 --no-tags https://github.com/nankachiisai/sflmemo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376365127
git clone --depth 1 --no-tags https://github.com/V-G-spec/Digital-Electronics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376465698
git clone --depth 1 --no-tags https://github.com/wingersoft/Pedestrian.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376287054
git clone --depth 1 --no-tags https://github.com/deoregaurav92/Verilog_Coding_Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375427539
git clone --depth 1 --no-tags https://github.com/siva12a/soc_io_expander.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375401049
git clone --depth 1 --no-tags https://github.com/Graycod3/YODA_BCDC_NGRBLE001_MHTSEA001.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379678445
git clone --depth 1 --no-tags https://github.com/pcornier/DEC-T11.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379638262
git clone --depth 1 --no-tags https://github.com/Nagasaivishnu/VGA-controller-De-10Lite-Board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379825991
git clone --depth 1 --no-tags https://github.com/HLS-UESTHU/HLS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379603966
git clone --depth 1 --no-tags https://github.com/Kakeru-Miyazaki/3s_cpuarch_public.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380979666
git clone --depth 1 --no-tags https://github.com/TreeLand1101/CCU_DD-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381031372
git clone --depth 1 --no-tags https://github.com/havok-dev/Traffic-Light-Controller-Using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381435355
git clone --depth 1 --no-tags https://github.com/Anthon1e/ADRV9009-Receiver-Signal-Path-FIR-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381609025
git clone --depth 1 --no-tags https://github.com/LincolnCB/verilog_learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376128733
git clone --depth 1 --no-tags https://github.com/Mahmoud272779/SPI-Module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384548839
git clone --depth 1 --no-tags https://github.com/AyushLall5/CLA_Layout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384937053
git clone --depth 1 --no-tags https://github.com/Karolinak246/Zynq-sqrt_inverse_floating_point.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381645183
git clone --depth 1 --no-tags https://github.com/iBreakEverything/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381353878
git clone --depth 1 --no-tags https://github.com/erdemer-code/cs240_simpleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380206109
git clone --depth 1 --no-tags https://github.com/karentp/GrayCounterVerificator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379161984
git clone --depth 1 --no-tags https://github.com/Jason0322/CA_HW4_2021-Single-Cycle-CPU-in-verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383357313
git clone --depth 1 --no-tags https://github.com/emrii/Electronic-Ticket-Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382130090
git clone --depth 1 --no-tags https://github.com/kulp/tappy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385060345
git clone --depth 1 --no-tags https://github.com/crarch/voj-testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384279682
git clone --depth 1 --no-tags https://github.com/Sabrina-Sumona/Verilog-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384667568
git clone --depth 1 --no-tags https://github.com/orb1t-ua/CYC1000-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383992055
git clone --depth 1 --no-tags https://github.com/mirkat1206/2021_Spring_NCTU_ICLAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386151757
git clone --depth 1 --no-tags https://github.com/cucapra/filament.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394879267
git clone --depth 1 --no-tags https://github.com/AngeloJacobo/FPGA_Book_Experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386877573
git clone --depth 1 --no-tags https://github.com/HDLForBeginners/Examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388911836
git clone --depth 1 --no-tags https://github.com/bit-hack/icesid.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390860603
git clone --depth 1 --no-tags https://github.com/manili/VSDBabySoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392935370
git clone --depth 1 --no-tags https://github.com/alexforencich/dma-bench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395806403
git clone --depth 1 --no-tags https://github.com/kudelskisecurity/Verilaptor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394663735
git clone --depth 1 --no-tags https://github.com/eminfedar/fedar-e1-rv32i.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392415812
git clone --depth 1 --no-tags https://github.com/xyfJASON/HITSZ-miniRV-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388784527
git clone --depth 1 --no-tags https://github.com/AhmedAalaaa/32-point-FFT-Verilog-design-based-DIT-butterfly-algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391096744
git clone --depth 1 --no-tags https://github.com/lingbai-kong/computer-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389367544
git clone --depth 1 --no-tags https://github.com/osresearch/psionpi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386428324
git clone --depth 1 --no-tags https://github.com/WF-2021/BTC_FPGA_MINER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390736835
git clone --depth 1 --no-tags https://github.com/AngeloJacobo/FPGA_Asynchronous_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396204360
git clone --depth 1 --no-tags https://github.com/Khalique13/dvsd_pe_sky130.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395722378
git clone --depth 1 --no-tags https://github.com/shalan/AD_SAR_ADC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385573925
git clone --depth 1 --no-tags https://github.com/Devipriya1921/vsdserializer_v1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395692112
git clone --depth 1 --no-tags https://github.com/sally20921/LogicDesignFinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393545401
git clone --depth 1 --no-tags https://github.com/charley871103/TPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385835577
git clone --depth 1 --no-tags https://github.com/malapatipoojitha/AHB2APB-Bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395322708
git clone --depth 1 --no-tags https://github.com/paxbun/float-matmul.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385519834
git clone --depth 1 --no-tags https://github.com/ConstHall/Computer-Composition-Principle-Experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389344270
git clone --depth 1 --no-tags https://github.com/King-ty/PlaneWarGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386980950
git clone --depth 1 --no-tags https://github.com/dineshannayya/usb1_host.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391849971
git clone --depth 1 --no-tags https://github.com/shuiki/CPU54.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385455665
git clone --depth 1 --no-tags https://github.com/merledu/OpenLane_Workshop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389201025
git clone --depth 1 --no-tags https://github.com/lhrodovalho/AFEBioPICO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391222483
git clone --depth 1 --no-tags https://github.com/RogerDTZ/EGO1-Piano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392663366
git clone --depth 1 --no-tags https://github.com/Yikai-coder/HITsz_CPU_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390257336
git clone --depth 1 --no-tags https://github.com/PrashanthHC16/Approximate-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392617697
git clone --depth 1 --no-tags https://github.com/RTimothyEdwards/chaos_automaton.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394053542
git clone --depth 1 --no-tags https://github.com/Lukeli0425/Verilog-Simulation-on-MacOS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386567707
git clone --depth 1 --no-tags https://github.com/AnLingzhi/h264enc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389621539
git clone --depth 1 --no-tags https://github.com/seyfkutluk/ITU_CE_LECTURES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387004481
git clone --depth 1 --no-tags https://github.com/ehsansajadi/SBU-DSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385185821
git clone --depth 1 --no-tags https://github.com/NimaSamadi007/cordic_tanh.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386850672
git clone --depth 1 --no-tags https://github.com/FDU-ME-ARC/HEAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390187881
git clone --depth 1 --no-tags https://github.com/xunqianxun/jichuangsai-robei-guosan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388312926
git clone --depth 1 --no-tags https://github.com/AngeloJacobo/FPGA_I2C_Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396201134
git clone --depth 1 --no-tags https://github.com/cospan/ip-cores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391499162
git clone --depth 1 --no-tags https://github.com/georgeyhere/hdmi-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395071276
git clone --depth 1 --no-tags https://github.com/King-ty/CPU31.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386984975
git clone --depth 1 --no-tags https://github.com/ae-96/DMA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393802957
git clone --depth 1 --no-tags https://github.com/CPUchildren/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387415640
git clone --depth 1 --no-tags https://github.com/usmanaslam712/Convolution-Neural-Network-Using-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394232731
git clone --depth 1 --no-tags https://github.com/ycx122/RISC-V-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385618147
git clone --depth 1 --no-tags https://github.com/GauravSingh789/Customizing_RISC_V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385551874
git clone --depth 1 --no-tags https://github.com/sudhamshu091/25-VLSI-Miniprojects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386312401
git clone --depth 1 --no-tags https://github.com/mnmhdanas/Universal-Shift-Register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389117828
git clone --depth 1 --no-tags https://github.com/mocapapa/SpaceInvaders_BSV_Ultra96v2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388732344
git clone --depth 1 --no-tags https://github.com/darklyght/darKLYght-SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389206088
git clone --depth 1 --no-tags https://github.com/Avocadrew/Tic-Tac-Toe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393362760
git clone --depth 1 --no-tags https://github.com/EslamAsHhraf/Serial-Peripheral-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391194412
git clone --depth 1 --no-tags https://github.com/InfinitelyAsymptotic/AMBA-APB4-Bridge-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390964449
git clone --depth 1 --no-tags https://github.com/Darvock2640/ArquitecturaProcesadores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395463067
git clone --depth 1 --no-tags https://github.com/FilippoCheein/Runge_Kutta_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395755764
git clone --depth 1 --no-tags https://github.com/OhGodAPet/NXS-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391451015
git clone --depth 1 --no-tags https://github.com/shariethernet/Infiresv0.1-RV32IC-Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389887533
git clone --depth 1 --no-tags https://github.com/hwiiiii/sky130A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394178447
git clone --depth 1 --no-tags https://github.com/Ikarthikmb/dvsd_wt8216m.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391641794
git clone --depth 1 --no-tags https://github.com/XinyiYuan/Computer_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387516141
git clone --depth 1 --no-tags https://github.com/1211562881/RV64I-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387178427
git clone --depth 1 --no-tags https://github.com/aditya1746/Gaussian-Filter-Verilog-Implementation-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392994235
git clone --depth 1 --no-tags https://github.com/shivanishah269/Encryption_Algorithm_RSA_on_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387383511
git clone --depth 1 --no-tags https://github.com/regymm/ymmepm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393547860
git clone --depth 1 --no-tags https://github.com/ad9933/FPGA_AcceleratorWrapper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390800627
