INFO: [VRFC 10-163] Analyzing VHDL file "C:/EGH400_1_Thesis/src/ip/dsp_macro_0/sim/dsp_macro_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dsp_macro_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/EGH400_1_Thesis/src/design/data_types.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/EGH400_1_Thesis/src/design/Control_TD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control_TD'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/EGH400_1_Thesis/src/design/DFTBD_RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DFTBD_RAM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/EGH400_1_Thesis/src/design/DSP_TD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DSP_TD'
WARNING: [VRFC 10-3093] actual for formal port 'sclr' is neither a static name nor a globally static expression [C:/EGH400_1_Thesis/src/design/DSP_TD.vhd:243]
WARNING: [VRFC 10-3093] actual for formal port 'sclr' is neither a static name nor a globally static expression [C:/EGH400_1_Thesis/src/design/DSP_TD.vhd:253]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/EGH400_1_Thesis/src/design/Twiddle_factors.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Twiddle_factors'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/EGH400_1_Thesis/src/design/fpga_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fpga_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/EGH400_1_Thesis/src/design/shift_reg_input.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_reg_input'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/EGH400_1_Thesis/src/sim/fpga_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fpga_top_tb'
