#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sun Aug 19 22:00:15 2018
# Process ID: 22584
# Current directory: D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.runs/synth_1
# Command line: vivado.exe -log top_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl
# Log file: D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.runs/synth_1/top_module.vds
# Journal file: D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10472 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 295.352 ; gain = 85.246
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:62]
INFO: [Synth 8-3491] module 'clock' declared at 'D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/clock.vhd:36' bound to instance 'c33' of component 'clock' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:235]
INFO: [Synth 8-638] synthesizing module 'clock' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/clock.vhd:42]
INFO: [Synth 8-226] default block is never used [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/clock.vhd:57]
WARNING: [Synth 8-3512] assigned value '30000000' out of range [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/clock.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'clock' (1#1) [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/clock.vhd:42]
INFO: [Synth 8-3491] module 'clock' declared at 'D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/clock.vhd:36' bound to instance 'csnel' of component 'clock' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:236]
INFO: [Synth 8-3491] module 'debounce' declared at 'D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/debounce.vhd:34' bound to instance 'db_up' of component 'debounce' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:237]
INFO: [Synth 8-638] synthesizing module 'debounce' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/debounce.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'debounce' (2#1) [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/debounce.vhd:40]
INFO: [Synth 8-3491] module 'debounce' declared at 'D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/debounce.vhd:34' bound to instance 'db_down' of component 'debounce' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:238]
INFO: [Synth 8-3491] module 'debounce' declared at 'D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/debounce.vhd:34' bound to instance 'db_start' of component 'debounce' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:239]
INFO: [Synth 8-3491] module 'debounce' declared at 'D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/debounce.vhd:34' bound to instance 'db_reset' of component 'debounce' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:240]
INFO: [Synth 8-3491] module 'seg7' declared at 'D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/seg7.vhd:35' bound to instance 'seg' of component 'seg7' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:242]
INFO: [Synth 8-638] synthesizing module 'seg7' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/seg7.vhd:43]
WARNING: [Synth 8-3848] Net dp in module/entity seg7 does not have driver. [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/seg7.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'seg7' (3#1) [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/seg7.vhd:43]
INFO: [Synth 8-3491] module 'mux21' declared at 'D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/mux21.vhd:34' bound to instance 'mux' of component 'mux21' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:243]
INFO: [Synth 8-638] synthesizing module 'mux21' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/mux21.vhd:41]
INFO: [Synth 8-226] default block is never used [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/mux21.vhd:57]
INFO: [Synth 8-226] default block is never used [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/mux21.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'mux21' (4#1) [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/mux21.vhd:41]
INFO: [Synth 8-637] synthesizing blackbox instance 'ipclock' of component 'clk_wiz_0' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:247]
INFO: [Synth 8-3491] module 'vga_640x480' declared at 'D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_640x480.vhd:35' bound to instance 'vga' of component 'vga_640x480' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:249]
INFO: [Synth 8-638] synthesizing module 'vga_640x480' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_640x480.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'vga_640x480' (5#1) [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_640x480.vhd:45]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.runs/synth_1/.Xil/Vivado-22584-DESKTOP-JKG1DO6/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'sp1' of component 'blk_mem_gen_0' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:250]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.runs/synth_1/.Xil/Vivado-22584-DESKTOP-JKG1DO6/realtime/blk_mem_gen_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'blk_mem_gen_paddle2' declared at 'D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.runs/synth_1/.Xil/Vivado-22584-DESKTOP-JKG1DO6/realtime/blk_mem_gen_paddle2_stub.vhdl:5' bound to instance 'sp2' of component 'blk_mem_gen_paddle2' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:251]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_paddle2' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.runs/synth_1/.Xil/Vivado-22584-DESKTOP-JKG1DO6/realtime/blk_mem_gen_paddle2_stub.vhdl:14]
INFO: [Synth 8-3491] module 'blk_mem_gen_ball' declared at 'D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.runs/synth_1/.Xil/Vivado-22584-DESKTOP-JKG1DO6/realtime/blk_mem_gen_ball_stub.vhdl:5' bound to instance 'mem_ball' of component 'blk_mem_gen_ball' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:252]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_ball' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.runs/synth_1/.Xil/Vivado-22584-DESKTOP-JKG1DO6/realtime/blk_mem_gen_ball_stub.vhdl:14]
INFO: [Synth 8-3491] module 'vga_sprite' declared at 'D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:35' bound to instance 'rr' of component 'vga_sprite' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:255]
INFO: [Synth 8-638] synthesizing module 'vga_sprite' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:51]
WARNING: [Synth 8-614] signal 'hc' is read in the process but is not in the sensitivity list [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:131]
WARNING: [Synth 8-614] signal 'vc' is read in the process but is not in the sensitivity list [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:131]
WARNING: [Synth 8-614] signal 'game_over' is read in the process but is not in the sensitivity list [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:174]
WARNING: [Synth 8-614] signal 'reset_paddle' is read in the process but is not in the sensitivity list [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:229]
WARNING: [Synth 8-614] signal 'reset_ball' is read in the process but is not in the sensitivity list [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:229]
WARNING: [Synth 8-614] signal 'R' is read in the process but is not in the sensitivity list [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:399]
WARNING: [Synth 8-614] signal 'G' is read in the process but is not in the sensitivity list [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:399]
WARNING: [Synth 8-614] signal 'B' is read in the process but is not in the sensitivity list [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:399]
WARNING: [Synth 8-614] signal 'RB' is read in the process but is not in the sensitivity list [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:418]
WARNING: [Synth 8-614] signal 'GB' is read in the process but is not in the sensitivity list [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:418]
WARNING: [Synth 8-614] signal 'BB' is read in the process but is not in the sensitivity list [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:418]
WARNING: [Synth 8-614] signal 'R2' is read in the process but is not in the sensitivity list [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:437]
WARNING: [Synth 8-614] signal 'G2' is read in the process but is not in the sensitivity list [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:437]
WARNING: [Synth 8-614] signal 'B2' is read in the process but is not in the sensitivity list [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:437]
INFO: [Synth 8-256] done synthesizing module 'vga_sprite' (6#1) [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:51]
INFO: [Synth 8-3491] module 'count10' declared at 'D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/count10.vhd:36' bound to instance 'count_eenheden' of component 'count10' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:264]
INFO: [Synth 8-638] synthesizing module 'count10' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/count10.vhd:47]
WARNING: [Synth 8-614] signal 'scored' is read in the process but is not in the sensitivity list [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/count10.vhd:53]
WARNING: [Synth 8-614] signal 'en' is read in the process but is not in the sensitivity list [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/count10.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'count10' (7#1) [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/count10.vhd:47]
INFO: [Synth 8-3491] module 'count10' declared at 'D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/count10.vhd:36' bound to instance 'tens' of component 'count10' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:265]
WARNING: [Synth 8-3848] Net led in module/entity top_module does not have driver. [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:39]
WARNING: [Synth 8-3848] Net clr in module/entity top_module does not have driver. [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'top_module' (8#1) [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:62]
WARNING: [Synth 8-3331] design vga_sprite has unconnected port sw[7]
WARNING: [Synth 8-3331] design vga_sprite has unconnected port sw[6]
WARNING: [Synth 8-3331] design vga_sprite has unconnected port sw[5]
WARNING: [Synth 8-3331] design vga_sprite has unconnected port sw[4]
WARNING: [Synth 8-3331] design vga_sprite has unconnected port sw[3]
WARNING: [Synth 8-3331] design vga_sprite has unconnected port sw[2]
WARNING: [Synth 8-3331] design vga_sprite has unconnected port sw[1]
WARNING: [Synth 8-3331] design vga_sprite has unconnected port sw[0]
WARNING: [Synth 8-3331] design seg7 has unconnected port dp
WARNING: [Synth 8-3331] design top_module has unconnected port led[3]
WARNING: [Synth 8-3331] design top_module has unconnected port led[2]
WARNING: [Synth 8-3331] design top_module has unconnected port led[1]
WARNING: [Synth 8-3331] design top_module has unconnected port led[0]
WARNING: [Synth 8-3331] design top_module has unconnected port an_in[3]
WARNING: [Synth 8-3331] design top_module has unconnected port an_in[2]
WARNING: [Synth 8-3331] design top_module has unconnected port an_in[1]
WARNING: [Synth 8-3331] design top_module has unconnected port an_in[0]
WARNING: [Synth 8-3331] design top_module has unconnected port sel[1]
WARNING: [Synth 8-3331] design top_module has unconnected port sel[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 333.566 ; gain = 123.461
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin vga:clr to constant 0 [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:249]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 333.566 ; gain = 123.461
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_gen_0' instantiated as 'sp1' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:250]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_gen_ball' instantiated as 'mem_ball' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:252]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_gen_paddle2' instantiated as 'sp2' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:251]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'ipclock' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/top_module.vhd:247]
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.runs/synth_1/.Xil/Vivado-22584-DESKTOP-JKG1DO6/dcp/clk_wiz_0_in_context.xdc] for cell 'ipclock'
Finished Parsing XDC File [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.runs/synth_1/.Xil/Vivado-22584-DESKTOP-JKG1DO6/dcp/clk_wiz_0_in_context.xdc] for cell 'ipclock'
Parsing XDC File [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.runs/synth_1/.Xil/Vivado-22584-DESKTOP-JKG1DO6/dcp_2/blk_mem_gen_0_in_context.xdc] for cell 'sp1'
Finished Parsing XDC File [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.runs/synth_1/.Xil/Vivado-22584-DESKTOP-JKG1DO6/dcp_2/blk_mem_gen_0_in_context.xdc] for cell 'sp1'
Parsing XDC File [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.runs/synth_1/.Xil/Vivado-22584-DESKTOP-JKG1DO6/dcp_3/blk_mem_gen_ball_in_context.xdc] for cell 'mem_ball'
Finished Parsing XDC File [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.runs/synth_1/.Xil/Vivado-22584-DESKTOP-JKG1DO6/dcp_3/blk_mem_gen_ball_in_context.xdc] for cell 'mem_ball'
Parsing XDC File [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.runs/synth_1/.Xil/Vivado-22584-DESKTOP-JKG1DO6/dcp_4/blk_mem_gen_0_in_context.xdc] for cell 'sp2'
Finished Parsing XDC File [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.runs/synth_1/.Xil/Vivado-22584-DESKTOP-JKG1DO6/dcp_4/blk_mem_gen_0_in_context.xdc] for cell 'sp2'
Parsing XDC File [D:/Programs/Basys3_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'btn_up_IBUF'. [D:/Programs/Basys3_Master.xdc:10]
WARNING: [Vivado 12-507] No nets matched 'btn_start_IBUF'. [D:/Programs/Basys3_Master.xdc:11]
WARNING: [Vivado 12-507] No nets matched 'btn_reset_IBUF'. [D:/Programs/Basys3_Master.xdc:12]
CRITICAL WARNING: [Designutils 20-1307] Command 'net_nets' is not supported in the xdc constraint file. [D:/Programs/Basys3_Master.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [D:/Programs/Basys3_Master.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [D:/Programs/Basys3_Master.xdc:33]
Finished Parsing XDC File [D:/Programs/Basys3_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Programs/Basys3_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_module_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Programs/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 635.738 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mem_ball' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'sp1' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'sp2' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 635.738 ; gain = 425.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 635.738 ; gain = 425.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.runs/synth_1/.Xil/Vivado-22584-DESKTOP-JKG1DO6/dcp/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.runs/synth_1/.Xil/Vivado-22584-DESKTOP-JKG1DO6/dcp/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for sp2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 635.738 ; gain = 425.633
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'green_reg[3:0]' into 'red_reg[3:0]' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:459]
INFO: [Synth 8-4471] merging register 'blue_reg[3:0]' into 'red_reg[3:0]' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:460]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:384]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:384]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:396]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:396]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:390]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:390]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:384]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:384]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:396]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:396]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:390]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:390]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:396]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:396]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:384]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:384]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:390]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:390]
INFO: [Synth 8-5544] ROM "direction" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "direction" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "direction" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "direction" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "direction" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "direction" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'X_paddle_reg' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:177]
WARNING: [Synth 8-327] inferring latch for variable 'RB_reg' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:428]
WARNING: [Synth 8-327] inferring latch for variable 'R2_reg' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:447]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:409]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 635.738 ; gain = 425.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 22    
	   2 Input     10 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 2     
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   4 Input     25 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 29    
	   4 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 40    
	   3 Input      4 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 70    
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module mux21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module vga_640x480 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module vga_sprite 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 22    
	   3 Input      4 Bit       Adders := 6     
+---Registers : 
	               11 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 29    
	   4 Input     11 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 38    
	   3 Input      4 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 70    
	   4 Input      1 Bit        Muxes := 6     
Module count10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design vga_sprite has unconnected port sw[7]
WARNING: [Synth 8-3331] design vga_sprite has unconnected port sw[6]
WARNING: [Synth 8-3331] design vga_sprite has unconnected port sw[5]
WARNING: [Synth 8-3331] design vga_sprite has unconnected port sw[4]
WARNING: [Synth 8-3331] design vga_sprite has unconnected port sw[3]
WARNING: [Synth 8-3331] design vga_sprite has unconnected port sw[2]
WARNING: [Synth 8-3331] design vga_sprite has unconnected port sw[1]
WARNING: [Synth 8-3331] design vga_sprite has unconnected port sw[0]
WARNING: [Synth 8-3331] design top_module has unconnected port led[3]
WARNING: [Synth 8-3331] design top_module has unconnected port led[2]
WARNING: [Synth 8-3331] design top_module has unconnected port led[1]
WARNING: [Synth 8-3331] design top_module has unconnected port led[0]
WARNING: [Synth 8-3331] design top_module has unconnected port dp
WARNING: [Synth 8-3331] design top_module has unconnected port an_in[3]
WARNING: [Synth 8-3331] design top_module has unconnected port an_in[2]
WARNING: [Synth 8-3331] design top_module has unconnected port an_in[1]
WARNING: [Synth 8-3331] design top_module has unconnected port an_in[0]
WARNING: [Synth 8-3331] design top_module has unconnected port sel[1]
WARNING: [Synth 8-3331] design top_module has unconnected port sel[0]
INFO: [Synth 8-3886] merging instance 'c33/base_reg[0]' (FD) to 'c33/base_reg[23]'
INFO: [Synth 8-3886] merging instance 'c33/base_reg[1]' (FD) to 'c33/base_reg[23]'
INFO: [Synth 8-3886] merging instance 'c33/base_reg[2]' (FD) to 'c33/base_reg[23]'
INFO: [Synth 8-3886] merging instance 'rr/X_paddle2_reg[0]' (FDRE) to 'rr/X_paddle2_reg[3]'
INFO: [Synth 8-3886] merging instance 'rr/X_paddle_reg[0]' (LDC) to 'rr/X_paddle_reg[10]'
INFO: [Synth 8-3886] merging instance 'c33/base_reg[3]' (FD) to 'c33/base_reg[23]'
INFO: [Synth 8-3886] merging instance 'c33/base_reg[4]' (FD) to 'c33/base_reg[23]'
INFO: [Synth 8-3886] merging instance 'c33/base_reg[5]' (FD) to 'c33/base_reg[23]'
INFO: [Synth 8-3886] merging instance 'c33/base_reg[6]' (FD) to 'c33/base_reg[24]'
INFO: [Synth 8-3886] merging instance 'c33/base_reg[7]' (FD) to 'c33/base_reg[17]'
INFO: [Synth 8-3886] merging instance 'c33/base_reg[8]' (FD) to 'c33/base_reg[17]'
INFO: [Synth 8-3886] merging instance 'c33/base_reg[9]' (FD) to 'c33/base_reg[23]'
INFO: [Synth 8-3886] merging instance 'c33/base_reg[10]' (FD) to 'c33/base_reg[23]'
INFO: [Synth 8-3886] merging instance 'c33/base_reg[11]' (FD) to 'c33/base_reg[16]'
INFO: [Synth 8-3886] merging instance 'c33/base_reg[12]' (FD) to 'c33/base_reg[24]'
INFO: [Synth 8-3886] merging instance 'c33/base_reg[13]' (FD) to 'c33/base_reg[16]'
INFO: [Synth 8-3886] merging instance 'c33/base_reg[14]' (FD) to 'c33/base_reg[24]'
INFO: [Synth 8-3886] merging instance 'c33/base_reg[15]' (FD) to 'c33/base_reg[17]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\c33/base_reg[16] )
INFO: [Synth 8-3886] merging instance 'c33/base_reg[18]' (FD) to 'c33/base_reg[24]'
INFO: [Synth 8-3886] merging instance 'c33/base_reg[19]' (FD) to 'c33/base_reg[24]'
INFO: [Synth 8-3886] merging instance 'c33/base_reg[20]' (FD) to 'c33/base_reg[24]'
INFO: [Synth 8-3886] merging instance 'c33/base_reg[21]' (FD) to 'c33/base_reg[24]'
INFO: [Synth 8-3886] merging instance 'c33/base_reg[22]' (FD) to 'c33/base_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c33/base_reg[23] )
INFO: [Synth 8-3886] merging instance 'rr/X_paddle2_reg[1]' (FDSE) to 'rr/X_paddle2_reg[2]'
INFO: [Synth 8-3886] merging instance 'rr/X_paddle2_reg[2]' (FDSE) to 'rr/X_paddle2_reg[5]'
INFO: [Synth 8-3886] merging instance 'rr/X_paddle2_reg[3]' (FDRE) to 'rr/X_paddle2_reg[4]'
INFO: [Synth 8-3886] merging instance 'rr/X_paddle2_reg[9]' (FDSE) to 'rr/X_paddle2_reg[5]'
INFO: [Synth 8-3886] merging instance 'rr/X_paddle2_reg[8]' (FDRE) to 'rr/X_paddle2_reg[4]'
INFO: [Synth 8-3886] merging instance 'rr/X_paddle2_reg[6]' (FDSE) to 'rr/X_paddle2_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rr/X_paddle2_reg[5] )
INFO: [Synth 8-3886] merging instance 'rr/X_paddle2_reg[4]' (FDRE) to 'rr/X_paddle2_reg[7]'
INFO: [Synth 8-3886] merging instance 'rr/X_paddle2_reg[7]' (FDRE) to 'rr/X_paddle2_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rr/X_paddle2_reg[10] )
INFO: [Synth 8-3886] merging instance 'rr/X_paddle_reg[1]' (LDC) to 'rr/X_paddle_reg[10]'
INFO: [Synth 8-3886] merging instance 'rr/X_paddle_reg[2]' (LDC) to 'rr/X_paddle_reg[10]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rr/X_paddle_reg[3] )
INFO: [Synth 8-3886] merging instance 'rr/X_paddle_reg[9]' (LDC) to 'rr/X_paddle_reg[10]'
INFO: [Synth 8-3886] merging instance 'rr/X_paddle_reg[8]' (LDC) to 'rr/X_paddle_reg[10]'
INFO: [Synth 8-3886] merging instance 'rr/X_paddle_reg[6]' (LDC) to 'rr/X_paddle_reg[10]'
INFO: [Synth 8-3886] merging instance 'rr/X_paddle_reg[5]' (LDC) to 'rr/X_paddle_reg[10]'
INFO: [Synth 8-3886] merging instance 'rr/X_paddle_reg[4]' (LDC) to 'rr/X_paddle_reg[10]'
INFO: [Synth 8-3886] merging instance 'rr/X_paddle_reg[7]' (LDC) to 'rr/X_paddle_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rr/X_paddle_reg[10] )
INFO: [Synth 8-3886] merging instance 'rr/red_reg[0]' (FD) to 'rr/red_reg[1]'
INFO: [Synth 8-3886] merging instance 'rr/red_reg[1]' (FD) to 'rr/red_reg[2]'
INFO: [Synth 8-3886] merging instance 'rr/red_reg[2]' (FD) to 'rr/red_reg[3]'
WARNING: [Synth 8-3332] Sequential element (rr/X_paddle_reg[10]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (rr/X_paddle_reg[3]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (rr/X_paddle2_reg[10]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (rr/X_paddle2_reg[5]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (tens/enable_next_reg) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (c33/base_reg[23]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (c33/base_reg[16]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (rr/game_over_reg) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (rr/game_over_reg__0) is unused and will be removed from module top_module.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'rr/game_over_reg__0/Q' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:210]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'VCC' [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:210]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/vga_sprite.vhd:210]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 635.738 ; gain = 425.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'ipclock/clk_out1' to pin 'ipclock/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 635.738 ; gain = 425.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 671.402 ; gain = 461.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (rr/Y_paddle_reg[10]) is unused and will be removed from module top_module.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 683.297 ; gain = 473.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop rr/rst_reg is being inverted and renamed to rr/rst_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 683.297 ; gain = 473.191
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 683.297 ; gain = 473.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 683.297 ; gain = 473.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 683.297 ; gain = 473.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 683.297 ; gain = 473.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 683.297 ; gain = 473.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |clk_wiz_0           |         1|
|2     |blk_mem_gen_0       |         1|
|3     |blk_mem_gen_paddle2 |         1|
|4     |blk_mem_gen_ball    |         1|
+------+--------------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |blk_mem_gen_0_bbox       |     1|
|2     |blk_mem_gen_ball_bbox    |     1|
|3     |blk_mem_gen_paddle2_bbox |     1|
|4     |clk_wiz_0_bbox           |     1|
|5     |BUFG                     |     1|
|6     |CARRY4                   |    64|
|7     |LUT1                     |    61|
|8     |LUT2                     |    96|
|9     |LUT3                     |    52|
|10    |LUT4                     |   122|
|11    |LUT5                     |   119|
|12    |LUT6                     |   180|
|13    |MUXF7                    |     6|
|14    |MUXF8                    |     2|
|15    |FDCE                     |     9|
|16    |FDRE                     |   111|
|17    |FDSE                     |     6|
|18    |LD                       |     3|
|19    |IBUF                     |     4|
|20    |OBUF                     |    25|
|21    |OBUFT                    |     5|
+------+-------------------------+------+

Report Instance Areas: 
+------+-----------------+------------+------+
|      |Instance         |Module      |Cells |
+------+-----------------+------------+------+
|1     |top              |            |   916|
|2     |  c33            |clock       |    73|
|3     |  count_eenheden |count10     |    12|
|4     |  db_down        |debounce    |     4|
|5     |  db_reset       |debounce_0  |    11|
|6     |  db_start       |debounce_1  |     8|
|7     |  db_up          |debounce_2  |     4|
|8     |  mux            |mux21       |    19|
|9     |  rr             |vga_sprite  |   526|
|10    |  tens           |count10_3   |     9|
|11    |  vga            |vga_640x480 |   165|
+------+-----------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 683.297 ; gain = 473.191
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 683.297 ; gain = 154.996
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 683.297 ; gain = 473.191
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
136 Infos, 86 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 683.297 ; gain = 468.047
INFO: [Common 17-1381] The checkpoint 'D:/Programs/Developing/Dig2_Pong_Joostens_Tomek/Dig2_Pong_Joostens_Tomek.runs/synth_1/top_module.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 683.297 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Aug 19 22:00:42 2018...
