
ASP-Observer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002df8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  08002f04  08002f04  00012f04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002fa8  08002fa8  00012fa8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002fac  08002fac  00012fac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000010  20000000  08002fb0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000df8  20000010  08002fc0  00020010  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000e08  08002fc0  00020e08  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
  9 .debug_line   00005bc0  00000000  00000000  00020039  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   0000f02d  00000000  00000000  00025bf9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002d97  00000000  00000000  00034c26  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000b80  00000000  00000000  000379c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000de0  00000000  00000000  00038540  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000078a3  00000000  00000000  00039320  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000040bc  00000000  00000000  00040bc3  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007e  00000000  00000000  00044c7f  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001f34  00000000  00000000  00044d00  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000010 	.word	0x20000010
 8000128:	00000000 	.word	0x00000000
 800012c:	08002eec 	.word	0x08002eec

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000014 	.word	0x20000014
 8000148:	08002eec 	.word	0x08002eec

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800015c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800015e:	e003      	b.n	8000168 <LoopCopyDataInit>

08000160 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000160:	4b0b      	ldr	r3, [pc, #44]	; (8000190 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000162:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000164:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000166:	3104      	adds	r1, #4

08000168 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000168:	480a      	ldr	r0, [pc, #40]	; (8000194 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800016a:	4b0b      	ldr	r3, [pc, #44]	; (8000198 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800016c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800016e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000170:	d3f6      	bcc.n	8000160 <CopyDataInit>
  ldr r2, =_sbss
 8000172:	4a0a      	ldr	r2, [pc, #40]	; (800019c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000174:	e002      	b.n	800017c <LoopFillZerobss>

08000176 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000176:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000178:	f842 3b04 	str.w	r3, [r2], #4

0800017c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800017c:	4b08      	ldr	r3, [pc, #32]	; (80001a0 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800017e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000180:	d3f9      	bcc.n	8000176 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000182:	f000 f811 	bl	80001a8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000186:	f002 fe77 	bl	8002e78 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800018a:	f002 fb9b 	bl	80028c4 <main>
  bx lr
 800018e:	4770      	bx	lr
/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
  b LoopCopyDataInit

CopyDataInit:
  ldr r3, =_sidata
 8000190:	08002fb0 	.word	0x08002fb0
  ldr r3, [r3, r1]
  str r3, [r0, r1]
  adds r1, r1, #4

LoopCopyDataInit:
  ldr r0, =_sdata
 8000194:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000198:	20000010 	.word	0x20000010
  adds r2, r0, r1
  cmp r2, r3
  bcc CopyDataInit
  ldr r2, =_sbss
 800019c:	20000010 	.word	0x20000010
FillZerobss:
  movs r3, #0
  str r3, [r2], #4

LoopFillZerobss:
  ldr r3, = _ebss
 80001a0:	20000e08 	.word	0x20000e08

080001a4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80001a4:	e7fe      	b.n	80001a4 <ADC1_IRQHandler>
	...

080001a8 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80001a8:	4b0f      	ldr	r3, [pc, #60]	; (80001e8 <SystemInit+0x40>)
 80001aa:	681a      	ldr	r2, [r3, #0]
 80001ac:	f042 0201 	orr.w	r2, r2, #1
 80001b0:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 80001b2:	6859      	ldr	r1, [r3, #4]
 80001b4:	4a0d      	ldr	r2, [pc, #52]	; (80001ec <SystemInit+0x44>)
 80001b6:	400a      	ands	r2, r1
 80001b8:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80001ba:	681a      	ldr	r2, [r3, #0]
 80001bc:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80001c0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80001c4:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80001c6:	681a      	ldr	r2, [r3, #0]
 80001c8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80001cc:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80001ce:	685a      	ldr	r2, [r3, #4]
 80001d0:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80001d4:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 80001d6:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80001da:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80001dc:	4b04      	ldr	r3, [pc, #16]	; (80001f0 <SystemInit+0x48>)
 80001de:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80001e2:	609a      	str	r2, [r3, #8]
 80001e4:	4770      	bx	lr
 80001e6:	bf00      	nop
 80001e8:	40021000 	.word	0x40021000
 80001ec:	f8ff0000 	.word	0xf8ff0000
 80001f0:	e000ed00 	.word	0xe000ed00

080001f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80001f4:	b510      	push	{r4, lr}
 80001f6:	4604      	mov	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80001f8:	f000 fe8a 	bl	8000f10 <HAL_RCC_GetHCLKFreq>
 80001fc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000200:	fbb0 f0f3 	udiv	r0, r0, r3
 8000204:	f000 f9fe 	bl	8000604 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 8000208:	2200      	movs	r2, #0
 800020a:	4621      	mov	r1, r4
 800020c:	f04f 30ff 	mov.w	r0, #4294967295
 8000210:	f000 f9b8 	bl	8000584 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8000214:	2000      	movs	r0, #0
 8000216:	bd10      	pop	{r4, pc}

08000218 <HAL_Init>:
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000218:	4a07      	ldr	r2, [pc, #28]	; (8000238 <HAL_Init+0x20>)
  *        In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800021a:	b508      	push	{r3, lr}
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800021c:	6813      	ldr	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800021e:	2003      	movs	r0, #3
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000220:	f043 0310 	orr.w	r3, r3, #16
 8000224:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000226:	f000 f99b 	bl	8000560 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800022a:	200f      	movs	r0, #15
 800022c:	f7ff ffe2 	bl	80001f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000230:	f002 fc68 	bl	8002b04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8000234:	2000      	movs	r0, #0
 8000236:	bd08      	pop	{r3, pc}
 8000238:	40022000 	.word	0x40022000

0800023c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 800023c:	4a02      	ldr	r2, [pc, #8]	; (8000248 <HAL_IncTick+0xc>)
 800023e:	6813      	ldr	r3, [r2, #0]
 8000240:	3301      	adds	r3, #1
 8000242:	6013      	str	r3, [r2, #0]
 8000244:	4770      	bx	lr
 8000246:	bf00      	nop
 8000248:	2000002c 	.word	0x2000002c

0800024c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800024c:	4b01      	ldr	r3, [pc, #4]	; (8000254 <HAL_GetTick+0x8>)
 800024e:	6818      	ldr	r0, [r3, #0]
}
 8000250:	4770      	bx	lr
 8000252:	bf00      	nop
 8000254:	2000002c 	.word	0x2000002c

08000258 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000258:	b513      	push	{r0, r1, r4, lr}
 800025a:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = 0;
  tickstart = HAL_GetTick();
 800025c:	f7ff fff6 	bl	800024c <HAL_GetTick>
 8000260:	4604      	mov	r4, r0
  while((HAL_GetTick() - tickstart) < Delay)
 8000262:	f7ff fff3 	bl	800024c <HAL_GetTick>
 8000266:	9b01      	ldr	r3, [sp, #4]
 8000268:	1b00      	subs	r0, r0, r4
 800026a:	4298      	cmp	r0, r3
 800026c:	d3f9      	bcc.n	8000262 <HAL_Delay+0xa>
  {
  }
}
 800026e:	b002      	add	sp, #8
 8000270:	bd10      	pop	{r4, pc}
	...

08000274 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000274:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0;
 8000276:	2300      	movs	r3, #0
 8000278:	9301      	str	r3, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800027a:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 800027e:	2b01      	cmp	r3, #1
 8000280:	f000 80ae 	beq.w	80003e0 <HAL_ADC_ConfigChannel+0x16c>
 8000284:	2301      	movs	r3, #1
 8000286:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 800028a:	684b      	ldr	r3, [r1, #4]
 800028c:	6804      	ldr	r4, [r0, #0]
 800028e:	2b06      	cmp	r3, #6
 8000290:	680d      	ldr	r5, [r1, #0]
 8000292:	d818      	bhi.n	80002c6 <HAL_ADC_ConfigChannel+0x52>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000294:	6b67      	ldr	r7, [r4, #52]	; 0x34
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000296:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 800029a:	fa92 f6a2 	rbit	r6, r2
 800029e:	fab6 f686 	clz	r6, r6
 80002a2:	3b01      	subs	r3, #1
 80002a4:	fa92 f2a2 	rbit	r2, r2
 80002a8:	fab2 f282 	clz	r2, r2
 80002ac:	435e      	muls	r6, r3
 80002ae:	4353      	muls	r3, r2
 80002b0:	f04f 0e1f 	mov.w	lr, #31
 80002b4:	fa0e f606 	lsl.w	r6, lr, r6
 80002b8:	ea27 0606 	bic.w	r6, r7, r6
 80002bc:	fa05 f303 	lsl.w	r3, r5, r3
 80002c0:	4333      	orrs	r3, r6
 80002c2:	6363      	str	r3, [r4, #52]	; 0x34
 80002c4:	e030      	b.n	8000328 <HAL_ADC_ConfigChannel+0xb4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80002c6:	2b0c      	cmp	r3, #12
 80002c8:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 80002cc:	d816      	bhi.n	80002fc <HAL_ADC_ConfigChannel+0x88>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80002ce:	6b27      	ldr	r7, [r4, #48]	; 0x30
 80002d0:	fa92 f6a2 	rbit	r6, r2
 80002d4:	fab6 f686 	clz	r6, r6
 80002d8:	3b07      	subs	r3, #7
 80002da:	fa92 f2a2 	rbit	r2, r2
 80002de:	fab2 f282 	clz	r2, r2
 80002e2:	435e      	muls	r6, r3
 80002e4:	435a      	muls	r2, r3
 80002e6:	f04f 0e1f 	mov.w	lr, #31
 80002ea:	fa0e f606 	lsl.w	r6, lr, r6
 80002ee:	ea27 0606 	bic.w	r6, r7, r6
 80002f2:	fa05 f202 	lsl.w	r2, r5, r2
 80002f6:	4332      	orrs	r2, r6
 80002f8:	6322      	str	r2, [r4, #48]	; 0x30
 80002fa:	e015      	b.n	8000328 <HAL_ADC_ConfigChannel+0xb4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80002fc:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80002fe:	fa92 f6a2 	rbit	r6, r2
 8000302:	fab6 f686 	clz	r6, r6
 8000306:	3b0d      	subs	r3, #13
 8000308:	fa92 f2a2 	rbit	r2, r2
 800030c:	fab2 f282 	clz	r2, r2
 8000310:	435e      	muls	r6, r3
 8000312:	4353      	muls	r3, r2
 8000314:	f04f 0e1f 	mov.w	lr, #31
 8000318:	fa0e f606 	lsl.w	r6, lr, r6
 800031c:	ea27 0606 	bic.w	r6, r7, r6
 8000320:	fa05 f303 	lsl.w	r3, r5, r3
 8000324:	4333      	orrs	r3, r6
 8000326:	62e3      	str	r3, [r4, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000328:	2d09      	cmp	r5, #9
 800032a:	f04f 0338 	mov.w	r3, #56	; 0x38
 800032e:	688e      	ldr	r6, [r1, #8]
 8000330:	d918      	bls.n	8000364 <HAL_ADC_ConfigChannel+0xf0>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000332:	f8d4 e00c 	ldr.w	lr, [r4, #12]
 8000336:	fa93 f7a3 	rbit	r7, r3
 800033a:	fab7 f787 	clz	r7, r7
 800033e:	f1a5 010a 	sub.w	r1, r5, #10
 8000342:	fa93 f3a3 	rbit	r3, r3
 8000346:	fab3 f283 	clz	r2, r3
 800034a:	fb01 f307 	mul.w	r3, r1, r7
 800034e:	4351      	muls	r1, r2
 8000350:	2707      	movs	r7, #7
 8000352:	fa07 f303 	lsl.w	r3, r7, r3
 8000356:	ea2e 0303 	bic.w	r3, lr, r3
 800035a:	fa06 f201 	lsl.w	r2, r6, r1
 800035e:	431a      	orrs	r2, r3
 8000360:	60e2      	str	r2, [r4, #12]
 8000362:	e013      	b.n	800038c <HAL_ADC_ConfigChannel+0x118>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000364:	6927      	ldr	r7, [r4, #16]
 8000366:	fa93 f1a3 	rbit	r1, r3
 800036a:	fab1 f181 	clz	r1, r1
 800036e:	fa93 f3a3 	rbit	r3, r3
 8000372:	fab3 f383 	clz	r3, r3
 8000376:	4369      	muls	r1, r5
 8000378:	436b      	muls	r3, r5
 800037a:	2207      	movs	r2, #7
 800037c:	fa02 f101 	lsl.w	r1, r2, r1
 8000380:	ea27 0101 	bic.w	r1, r7, r1
 8000384:	fa06 f203 	lsl.w	r2, r6, r3
 8000388:	430a      	orrs	r2, r1
 800038a:	6122      	str	r2, [r4, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800038c:	f1a5 0310 	sub.w	r3, r5, #16
 8000390:	2b01      	cmp	r3, #1
 8000392:	d901      	bls.n	8000398 <HAL_ADC_ConfigChannel+0x124>
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000394:	2300      	movs	r3, #0
 8000396:	e01e      	b.n	80003d6 <HAL_ADC_ConfigChannel+0x162>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8000398:	4b13      	ldr	r3, [pc, #76]	; (80003e8 <HAL_ADC_ConfigChannel+0x174>)
 800039a:	429c      	cmp	r4, r3
 800039c:	d116      	bne.n	80003cc <HAL_ADC_ConfigChannel+0x158>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800039e:	68a3      	ldr	r3, [r4, #8]
 80003a0:	021b      	lsls	r3, r3, #8
 80003a2:	d4f7      	bmi.n	8000394 <HAL_ADC_ConfigChannel+0x120>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80003a4:	68a3      	ldr	r3, [r4, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80003a6:	2d10      	cmp	r5, #16
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80003a8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80003ac:	60a3      	str	r3, [r4, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80003ae:	d1f1      	bne.n	8000394 <HAL_ADC_ConfigChannel+0x120>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80003b0:	4b0e      	ldr	r3, [pc, #56]	; (80003ec <HAL_ADC_ConfigChannel+0x178>)
 80003b2:	4a0f      	ldr	r2, [pc, #60]	; (80003f0 <HAL_ADC_ConfigChannel+0x17c>)
 80003b4:	681b      	ldr	r3, [r3, #0]
 80003b6:	fbb3 f2f2 	udiv	r2, r3, r2
 80003ba:	230a      	movs	r3, #10
 80003bc:	4353      	muls	r3, r2
          while(wait_loop_index != 0)
          {
            wait_loop_index--;
 80003be:	9301      	str	r3, [sp, #4]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
          while(wait_loop_index != 0)
 80003c0:	9b01      	ldr	r3, [sp, #4]
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	d0e6      	beq.n	8000394 <HAL_ADC_ConfigChannel+0x120>
          {
            wait_loop_index--;
 80003c6:	9b01      	ldr	r3, [sp, #4]
 80003c8:	3b01      	subs	r3, #1
 80003ca:	e7f8      	b.n	80003be <HAL_ADC_ConfigChannel+0x14a>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80003cc:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80003ce:	f043 0320 	orr.w	r3, r3, #32
 80003d2:	6283      	str	r3, [r0, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80003d4:	2301      	movs	r3, #1
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80003d6:	2200      	movs	r2, #0
 80003d8:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80003dc:	4618      	mov	r0, r3
 80003de:	e000      	b.n	80003e2 <HAL_ADC_ConfigChannel+0x16e>
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80003e0:	2002      	movs	r0, #2
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
  /* Return function status */
  return tmp_hal_status;
}
 80003e2:	b003      	add	sp, #12
 80003e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80003e6:	bf00      	nop
 80003e8:	40012400 	.word	0x40012400
 80003ec:	20000000 	.word	0x20000000
 80003f0:	000f4240 	.word	0x000f4240

080003f4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80003f4:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0;
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80003f6:	6803      	ldr	r3, [r0, #0]
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80003f8:	4604      	mov	r4, r0
  uint32_t tickstart = 0;
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80003fa:	689a      	ldr	r2, [r3, #8]
 80003fc:	07d2      	lsls	r2, r2, #31
 80003fe:	d401      	bmi.n	8000404 <ADC_ConversionStop_Disable+0x10>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000400:	2000      	movs	r0, #0
 8000402:	bd38      	pop	{r3, r4, r5, pc}
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8000404:	689a      	ldr	r2, [r3, #8]
 8000406:	f022 0201 	bic.w	r2, r2, #1
 800040a:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800040c:	f7ff ff1e 	bl	800024c <HAL_GetTick>
 8000410:	4605      	mov	r5, r0
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000412:	6823      	ldr	r3, [r4, #0]
 8000414:	689b      	ldr	r3, [r3, #8]
 8000416:	07db      	lsls	r3, r3, #31
 8000418:	d5f2      	bpl.n	8000400 <ADC_ConversionStop_Disable+0xc>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800041a:	f7ff ff17 	bl	800024c <HAL_GetTick>
 800041e:	1b40      	subs	r0, r0, r5
 8000420:	2802      	cmp	r0, #2
 8000422:	d9f6      	bls.n	8000412 <ADC_ConversionStop_Disable+0x1e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000424:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000426:	2001      	movs	r0, #1
    while(ADC_IS_ENABLE(hadc) != RESET)
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000428:	f043 0310 	orr.w	r3, r3, #16
 800042c:	62a3      	str	r3, [r4, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800042e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000430:	f043 0301 	orr.w	r3, r3, #1
 8000434:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000436:	bd38      	pop	{r3, r4, r5, pc}

08000438 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000438:	b538      	push	{r3, r4, r5, lr}
  uint32_t tmp_cr1 = 0;
  uint32_t tmp_cr2 = 0;
  uint32_t tmp_sqr1 = 0;
  
  /* Check ADC handle */
  if(hadc == NULL)
 800043a:	4604      	mov	r4, r0
 800043c:	2800      	cmp	r0, #0
 800043e:	f000 8088 	beq.w	8000552 <HAL_ADC_Init+0x11a>
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000442:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000444:	b923      	cbnz	r3, 8000450 <HAL_ADC_Init+0x18>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000446:	62c3      	str	r3, [r0, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000448:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800044c:	f002 fba0 	bl	8002b90 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000450:	4620      	mov	r0, r4
 8000452:	f7ff ffcf 	bl	80003f4 <ADC_ConversionStop_Disable>
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000456:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000458:	f013 0f10 	tst.w	r3, #16
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800045c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800045e:	d175      	bne.n	800054c <HAL_ADC_Init+0x114>
 8000460:	2800      	cmp	r0, #0
 8000462:	d173      	bne.n	800054c <HAL_ADC_Init+0x114>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000464:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000468:	f023 0302 	bic.w	r3, r3, #2
 800046c:	f043 0302 	orr.w	r3, r3, #2
 8000470:	62a3      	str	r3, [r4, #40]	; 0x28
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 8000472:	68e0      	ldr	r0, [r4, #12]
 8000474:	2302      	movs	r3, #2
 8000476:	fa93 f3a3 	rbit	r3, r3
 800047a:	fab3 f383 	clz	r3, r3
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 800047e:	6861      	ldr	r1, [r4, #4]
 8000480:	69e2      	ldr	r2, [r4, #28]
 8000482:	fa00 f303 	lsl.w	r3, r0, r3
 8000486:	430a      	orrs	r2, r1
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000488:	68a1      	ldr	r1, [r4, #8]
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 800048a:	4313      	orrs	r3, r2
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800048c:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8000490:	d005      	beq.n	800049e <HAL_ADC_Init+0x66>
 8000492:	2901      	cmp	r1, #1
 8000494:	bf14      	ite	ne
 8000496:	2200      	movne	r2, #0
 8000498:	f44f 7280 	moveq.w	r2, #256	; 0x100
 800049c:	e000      	b.n	80004a0 <HAL_ADC_Init+0x68>
 800049e:	460a      	mov	r2, r1
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80004a0:	6965      	ldr	r5, [r4, #20]
 80004a2:	2d01      	cmp	r5, #1
 80004a4:	d115      	bne.n	80004d2 <HAL_ADC_Init+0x9a>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80004a6:	b960      	cbnz	r0, 80004c2 <HAL_ADC_Init+0x8a>
 80004a8:	f44f 4060 	mov.w	r0, #57344	; 0xe000
 80004ac:	fa90 f0a0 	rbit	r0, r0
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80004b0:	fab0 f580 	clz	r5, r0
 80004b4:	69a0      	ldr	r0, [r4, #24]
 80004b6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80004ba:	3801      	subs	r0, #1
 80004bc:	40a8      	lsls	r0, r5
 80004be:	4302      	orrs	r2, r0
 80004c0:	e007      	b.n	80004d2 <HAL_ADC_Init+0x9a>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80004c2:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80004c4:	f040 0020 	orr.w	r0, r0, #32
 80004c8:	62a0      	str	r0, [r4, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80004ca:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80004cc:	f040 0001 	orr.w	r0, r0, #1
 80004d0:	62e0      	str	r0, [r4, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80004d2:	6820      	ldr	r0, [r4, #0]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80004d4:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80004d8:	6845      	ldr	r5, [r0, #4]
 80004da:	f425 4569 	bic.w	r5, r5, #59648	; 0xe900
 80004de:	ea42 0205 	orr.w	r2, r2, r5
 80004e2:	6042      	str	r2, [r0, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80004e4:	6885      	ldr	r5, [r0, #8]
 80004e6:	4a1c      	ldr	r2, [pc, #112]	; (8000558 <HAL_ADC_Init+0x120>)
 80004e8:	ea02 0205 	and.w	r2, r2, r5
 80004ec:	ea42 0203 	orr.w	r2, r2, r3
 80004f0:	6082      	str	r2, [r0, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80004f2:	d001      	beq.n	80004f8 <HAL_ADC_Init+0xc0>
 80004f4:	2901      	cmp	r1, #1
 80004f6:	d10a      	bne.n	800050e <HAL_ADC_Init+0xd6>
 80004f8:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
 80004fc:	fa92 f2a2 	rbit	r2, r2
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000500:	fab2 f282 	clz	r2, r2
 8000504:	6921      	ldr	r1, [r4, #16]
 8000506:	3901      	subs	r1, #1
 8000508:	fa01 f202 	lsl.w	r2, r1, r2
 800050c:	e000      	b.n	8000510 <HAL_ADC_Init+0xd8>
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_cr1 = 0;
  uint32_t tmp_cr2 = 0;
  uint32_t tmp_sqr1 = 0;
 800050e:	2200      	movs	r2, #0
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000510:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8000512:	f421 0170 	bic.w	r1, r1, #15728640	; 0xf00000
 8000516:	430a      	orrs	r2, r1
 8000518:	62c2      	str	r2, [r0, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800051a:	6881      	ldr	r1, [r0, #8]
 800051c:	4a0f      	ldr	r2, [pc, #60]	; (800055c <HAL_ADC_Init+0x124>)
 800051e:	400a      	ands	r2, r1
 8000520:	4293      	cmp	r3, r2
 8000522:	d108      	bne.n	8000536 <HAL_ADC_Init+0xfe>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000524:	2000      	movs	r0, #0
 8000526:	62e0      	str	r0, [r4, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000528:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800052a:	f023 0303 	bic.w	r3, r3, #3
 800052e:	f043 0301 	orr.w	r3, r3, #1
 8000532:	62a3      	str	r3, [r4, #40]	; 0x28
 8000534:	bd38      	pop	{r3, r4, r5, pc}
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000536:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000538:	f023 0312 	bic.w	r3, r3, #18
 800053c:	f043 0310 	orr.w	r3, r3, #16
 8000540:	62a3      	str	r3, [r4, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000542:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000544:	f043 0301 	orr.w	r3, r3, #1
 8000548:	62e3      	str	r3, [r4, #44]	; 0x2c
 800054a:	e002      	b.n	8000552 <HAL_ADC_Init+0x11a>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800054c:	f043 0310 	orr.w	r3, r3, #16
 8000550:	62a3      	str	r3, [r4, #40]	; 0x28
  uint32_t tmp_sqr1 = 0;
  
  /* Check ADC handle */
  if(hadc == NULL)
  {
    return HAL_ERROR;
 8000552:	2001      	movs	r0, #1
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Return function status */
  return tmp_hal_status;
}
 8000554:	bd38      	pop	{r3, r4, r5, pc}
 8000556:	bf00      	nop
 8000558:	ffe1f7fd 	.word	0xffe1f7fd
 800055c:	ff1f0efe 	.word	0xff1f0efe

08000560 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000560:	4a07      	ldr	r2, [pc, #28]	; (8000580 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 8000562:	0200      	lsls	r0, r0, #8
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000564:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 8000566:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 800056a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800056e:	041b      	lsls	r3, r3, #16
 8000570:	0c1b      	lsrs	r3, r3, #16
 8000572:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000576:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800057a:	4303      	orrs	r3, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 800057c:	60d3      	str	r3, [r2, #12]
 800057e:	4770      	bx	lr
 8000580:	e000ed00 	.word	0xe000ed00

08000584 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000584:	4b17      	ldr	r3, [pc, #92]	; (80005e4 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000586:	b530      	push	{r4, r5, lr}
 8000588:	68db      	ldr	r3, [r3, #12]
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800058a:	f3c3 2302 	ubfx	r3, r3, #8, #3
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800058e:	f1c3 0407 	rsb	r4, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000592:	1d1d      	adds	r5, r3, #4
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000594:	2c04      	cmp	r4, #4
 8000596:	bf28      	it	cs
 8000598:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800059a:	2d06      	cmp	r5, #6

  return (
 800059c:	f04f 0501 	mov.w	r5, #1
 80005a0:	fa05 f404 	lsl.w	r4, r5, r4
 80005a4:	f104 34ff 	add.w	r4, r4, #4294967295
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005a8:	bf8c      	ite	hi
 80005aa:	3b03      	subhi	r3, #3
 80005ac:	2300      	movls	r3, #0

  return (
 80005ae:	400c      	ands	r4, r1
 80005b0:	409c      	lsls	r4, r3
 80005b2:	fa05 f303 	lsl.w	r3, r5, r3
 80005b6:	3b01      	subs	r3, #1
 80005b8:	401a      	ands	r2, r3
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 80005ba:	2800      	cmp	r0, #0
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 80005bc:	ea42 0204 	orr.w	r2, r2, r4
 80005c0:	ea4f 1202 	mov.w	r2, r2, lsl #4
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005c4:	bfaf      	iteee	ge
 80005c6:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005ca:	4b07      	ldrlt	r3, [pc, #28]	; (80005e8 <HAL_NVIC_SetPriority+0x64>)
 80005cc:	f000 000f 	andlt.w	r0, r0, #15
 80005d0:	b2d2      	uxtblt	r2, r2
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005d2:	bfa5      	ittet	ge
 80005d4:	b2d2      	uxtbge	r2, r2
 80005d6:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005da:	541a      	strblt	r2, [r3, r0]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005dc:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80005e0:	bd30      	pop	{r4, r5, pc}
 80005e2:	bf00      	nop
 80005e4:	e000ed00 	.word	0xe000ed00
 80005e8:	e000ed14 	.word	0xe000ed14

080005ec <HAL_NVIC_EnableIRQ>:
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80005ec:	0942      	lsrs	r2, r0, #5
 80005ee:	2301      	movs	r3, #1
 80005f0:	f000 001f 	and.w	r0, r0, #31
 80005f4:	fa03 f000 	lsl.w	r0, r3, r0
 80005f8:	4b01      	ldr	r3, [pc, #4]	; (8000600 <HAL_NVIC_EnableIRQ+0x14>)
 80005fa:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80005fe:	4770      	bx	lr
 8000600:	e000e100 	.word	0xe000e100

08000604 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000604:	3801      	subs	r0, #1
 8000606:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800060a:	d20a      	bcs.n	8000622 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800060c:	4b06      	ldr	r3, [pc, #24]	; (8000628 <HAL_SYSTICK_Config+0x24>)
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800060e:	4a07      	ldr	r2, [pc, #28]	; (800062c <HAL_SYSTICK_Config+0x28>)
 8000610:	21f0      	movs	r1, #240	; 0xf0
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000612:	6058      	str	r0, [r3, #4]
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000614:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000618:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800061a:	2207      	movs	r2, #7
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800061c:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800061e:	601a      	str	r2, [r3, #0]
 8000620:	4770      	bx	lr
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
 8000622:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000624:	4770      	bx	lr
 8000626:	bf00      	nop
 8000628:	e000e010 	.word	0xe000e010
 800062c:	e000ed00 	.word	0xe000ed00

08000630 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000630:	4b04      	ldr	r3, [pc, #16]	; (8000644 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000632:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000634:	681a      	ldr	r2, [r3, #0]
 8000636:	bf0c      	ite	eq
 8000638:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800063c:	f022 0204 	bicne.w	r2, r2, #4
 8000640:	601a      	str	r2, [r3, #0]
 8000642:	4770      	bx	lr
 8000644:	e000e010 	.word	0xe000e010

08000648 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000648:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00;
  uint32_t iocurrent = 0x00;
  uint32_t temp = 0x00;
  uint32_t config = 0x00;
 800064c:	2400      	movs	r4, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800064e:	4626      	mov	r6, r4
 8000650:	4b62      	ldr	r3, [pc, #392]	; (80007dc <HAL_GPIO_Init+0x194>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000652:	f8df e194 	ldr.w	lr, [pc, #404]	; 80007e8 <HAL_GPIO_Init+0x1a0>
 8000656:	f8df c194 	ldr.w	ip, [pc, #404]	; 80007ec <HAL_GPIO_Init+0x1a4>

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800065a:	2201      	movs	r2, #1
    
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if (iocurrent == ioposition)
 800065c:	680d      	ldr	r5, [r1, #0]

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800065e:	40b2      	lsls	r2, r6
    
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if (iocurrent == ioposition)
 8000660:	ea32 0505 	bics.w	r5, r2, r5
 8000664:	f040 80b3 	bne.w	80007ce <HAL_GPIO_Init+0x186>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000668:	684d      	ldr	r5, [r1, #4]
 800066a:	2d12      	cmp	r5, #18
 800066c:	d028      	beq.n	80006c0 <HAL_GPIO_Init+0x78>
 800066e:	d80e      	bhi.n	800068e <HAL_GPIO_Init+0x46>
 8000670:	2d02      	cmp	r5, #2
 8000672:	d022      	beq.n	80006ba <HAL_GPIO_Init+0x72>
 8000674:	d804      	bhi.n	8000680 <HAL_GPIO_Init+0x38>
 8000676:	b335      	cbz	r5, 80006c6 <HAL_GPIO_Init+0x7e>
 8000678:	2d01      	cmp	r5, #1
 800067a:	d12d      	bne.n	80006d8 <HAL_GPIO_Init+0x90>
      {
        /* If we are configuring the pin in OUTPUT push-pull mode */
        case GPIO_MODE_OUTPUT_PP:
          /* Check the GPIO speed parameter */
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800067c:	68cc      	ldr	r4, [r1, #12]
          break;
 800067e:	e02b      	b.n	80006d8 <HAL_GPIO_Init+0x90>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000680:	2d03      	cmp	r5, #3
 8000682:	d018      	beq.n	80006b6 <HAL_GPIO_Init+0x6e>
 8000684:	2d11      	cmp	r5, #17
 8000686:	d127      	bne.n	80006d8 <HAL_GPIO_Init+0x90>
          
        /* If we are configuring the pin in OUTPUT open-drain mode */
        case GPIO_MODE_OUTPUT_OD:
          /* Check the GPIO speed parameter */
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000688:	68cc      	ldr	r4, [r1, #12]
 800068a:	3404      	adds	r4, #4
          break;
 800068c:	e024      	b.n	80006d8 <HAL_GPIO_Init+0x90>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800068e:	4f54      	ldr	r7, [pc, #336]	; (80007e0 <HAL_GPIO_Init+0x198>)
 8000690:	42bd      	cmp	r5, r7
 8000692:	d018      	beq.n	80006c6 <HAL_GPIO_Init+0x7e>
 8000694:	d806      	bhi.n	80006a4 <HAL_GPIO_Init+0x5c>
 8000696:	f8df 8158 	ldr.w	r8, [pc, #344]	; 80007f0 <HAL_GPIO_Init+0x1a8>
 800069a:	4545      	cmp	r5, r8
 800069c:	d013      	beq.n	80006c6 <HAL_GPIO_Init+0x7e>
 800069e:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
 80006a2:	e005      	b.n	80006b0 <HAL_GPIO_Init+0x68>
 80006a4:	4575      	cmp	r5, lr
 80006a6:	d00e      	beq.n	80006c6 <HAL_GPIO_Init+0x7e>
 80006a8:	4565      	cmp	r5, ip
 80006aa:	d00c      	beq.n	80006c6 <HAL_GPIO_Init+0x7e>
 80006ac:	f8df 8144 	ldr.w	r8, [pc, #324]	; 80007f4 <HAL_GPIO_Init+0x1ac>
 80006b0:	4545      	cmp	r5, r8
 80006b2:	d111      	bne.n	80006d8 <HAL_GPIO_Init+0x90>
 80006b4:	e007      	b.n	80006c6 <HAL_GPIO_Init+0x7e>
          }
          break; 
          
        /* If we are configuring the pin in INPUT analog mode */
        case GPIO_MODE_ANALOG:
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80006b6:	2400      	movs	r4, #0
 80006b8:	e00e      	b.n	80006d8 <HAL_GPIO_Init+0x90>
          
        /* If we are configuring the pin in ALTERNATE FUNCTION push-pull mode */
        case GPIO_MODE_AF_PP:
          /* Check the GPIO speed parameter */
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80006ba:	68cc      	ldr	r4, [r1, #12]
 80006bc:	3408      	adds	r4, #8
          break;
 80006be:	e00b      	b.n	80006d8 <HAL_GPIO_Init+0x90>
          
        /* If we are configuring the pin in ALTERNATE FUNCTION open-drain mode */
        case GPIO_MODE_AF_OD:
          /* Check the GPIO speed parameter */
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80006c0:	68cc      	ldr	r4, [r1, #12]
 80006c2:	340c      	adds	r4, #12
          break;
 80006c4:	e008      	b.n	80006d8 <HAL_GPIO_Init+0x90>
        case GPIO_MODE_EVT_RISING:
        case GPIO_MODE_EVT_FALLING:
        case GPIO_MODE_EVT_RISING_FALLING:
          /* Check the GPIO pull parameter */
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
          if(GPIO_Init->Pull == GPIO_NOPULL)
 80006c6:	688c      	ldr	r4, [r1, #8]
 80006c8:	b12c      	cbz	r4, 80006d6 <HAL_GPIO_Init+0x8e>
          {  
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
          }
          else if(GPIO_Init->Pull == GPIO_PULLUP)
 80006ca:	2c01      	cmp	r4, #1
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
            
            /* Set the corresponding ODR bit */
            GPIOx->BSRR = ioposition;
 80006cc:	bf0c      	ite	eq
 80006ce:	6102      	streq	r2, [r0, #16]
          else /* GPIO_PULLDOWN */
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
            
            /* Reset the corresponding ODR bit */
            GPIOx->BRR = ioposition;
 80006d0:	6142      	strne	r2, [r0, #20]
            /* Set the corresponding ODR bit */
            GPIOx->BSRR = ioposition;
          }
          else /* GPIO_PULLDOWN */
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80006d2:	2408      	movs	r4, #8
 80006d4:	e000      	b.n	80006d8 <HAL_GPIO_Init+0x90>
        case GPIO_MODE_EVT_RISING_FALLING:
          /* Check the GPIO pull parameter */
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
          if(GPIO_Init->Pull == GPIO_NOPULL)
          {  
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80006d6:	2404      	movs	r4, #4
          break;
      }
      
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80006d8:	2aff      	cmp	r2, #255	; 0xff
 80006da:	bf97      	itett	ls
 80006dc:	4683      	movls	fp, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2) : ((position - 8) << 2);
 80006de:	f1a6 0508 	subhi.w	r5, r6, #8
          break;
      }
      
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80006e2:	f8d0 9000 	ldrls.w	r9, [r0]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2) : ((position - 8) << 2);
 80006e6:	00b5      	lslls	r5, r6, #2
          break;
      }
      
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80006e8:	bf84      	itt	hi
 80006ea:	f8d0 9004 	ldrhi.w	r9, [r0, #4]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2) : ((position - 8) << 2);
 80006ee:	00ad      	lslhi	r5, r5, #2
      
      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 80006f0:	f04f 080f 	mov.w	r8, #15
 80006f4:	fa08 fa05 	lsl.w	sl, r8, r5
 80006f8:	ea29 090a 	bic.w	r9, r9, sl
 80006fc:	fa04 f505 	lsl.w	r5, r4, r5
          break;
      }
      
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000700:	bf88      	it	hi
 8000702:	f100 0b04 	addhi.w	fp, r0, #4
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2) : ((position - 8) << 2);
      
      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 8000706:	ea49 0505 	orr.w	r5, r9, r5
 800070a:	f8cb 5000 	str.w	r5, [fp]
      
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 800070e:	f8d1 9004 	ldr.w	r9, [r1, #4]
 8000712:	f019 5f80 	tst.w	r9, #268435456	; 0x10000000
 8000716:	d05a      	beq.n	80007ce <HAL_GPIO_Init+0x186>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000718:	4d32      	ldr	r5, [pc, #200]	; (80007e4 <HAL_GPIO_Init+0x19c>)
 800071a:	4f32      	ldr	r7, [pc, #200]	; (80007e4 <HAL_GPIO_Init+0x19c>)
 800071c:	69ad      	ldr	r5, [r5, #24]
        temp = AFIO->EXTICR[position >> 2];
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
 800071e:	f006 0a03 	and.w	sl, r6, #3
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000722:	f045 0501 	orr.w	r5, r5, #1
 8000726:	61bd      	str	r5, [r7, #24]
 8000728:	69bd      	ldr	r5, [r7, #24]
        temp = AFIO->EXTICR[position >> 2];
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
 800072a:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800072e:	f005 0501 	and.w	r5, r5, #1
 8000732:	9501      	str	r5, [sp, #4]
 8000734:	9d01      	ldr	r5, [sp, #4]
 8000736:	f026 0503 	bic.w	r5, r6, #3
 800073a:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
 800073e:	f505 3580 	add.w	r5, r5, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2];
 8000742:	f8d5 b008 	ldr.w	fp, [r5, #8]
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000746:	f5a7 3784 	sub.w	r7, r7, #67584	; 0x10800
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
        temp = AFIO->EXTICR[position >> 2];
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
 800074a:	fa08 f80a 	lsl.w	r8, r8, sl
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800074e:	42b8      	cmp	r0, r7
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
        temp = AFIO->EXTICR[position >> 2];
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000750:	ea2b 0808 	bic.w	r8, fp, r8
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000754:	d010      	beq.n	8000778 <HAL_GPIO_Init+0x130>
 8000756:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 800075a:	42b8      	cmp	r0, r7
 800075c:	d00f      	beq.n	800077e <HAL_GPIO_Init+0x136>
 800075e:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8000762:	42b8      	cmp	r0, r7
 8000764:	d00e      	beq.n	8000784 <HAL_GPIO_Init+0x13c>
 8000766:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 800076a:	42b8      	cmp	r0, r7
 800076c:	bf0c      	ite	eq
 800076e:	f04f 0b03 	moveq.w	fp, #3
 8000772:	f04f 0b04 	movne.w	fp, #4
 8000776:	e007      	b.n	8000788 <HAL_GPIO_Init+0x140>
 8000778:	f04f 0b00 	mov.w	fp, #0
 800077c:	e004      	b.n	8000788 <HAL_GPIO_Init+0x140>
 800077e:	f04f 0b01 	mov.w	fp, #1
 8000782:	e001      	b.n	8000788 <HAL_GPIO_Init+0x140>
 8000784:	f04f 0b02 	mov.w	fp, #2
 8000788:	fa0b fa0a 	lsl.w	sl, fp, sl
 800078c:	ea4a 0a08 	orr.w	sl, sl, r8
        AFIO->EXTICR[position >> 2] = temp;
 8000790:	f8c5 a008 	str.w	sl, [r5, #8]
        

        /* Configure the interrupt mask */
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent); 
 8000794:	681d      	ldr	r5, [r3, #0]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        AFIO->EXTICR[position >> 2] = temp;
        

        /* Configure the interrupt mask */
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000796:	f419 3f80 	tst.w	r9, #65536	; 0x10000
        {
          SET_BIT(EXTI->IMR, iocurrent); 
 800079a:	bf14      	ite	ne
 800079c:	4315      	orrne	r5, r2
        } 
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent); 
 800079e:	4395      	biceq	r5, r2
 80007a0:	601d      	str	r5, [r3, #0]
        } 
        
        /* Configure the event mask */
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent); 
 80007a2:	685d      	ldr	r5, [r3, #4]
        {
          CLEAR_BIT(EXTI->IMR, iocurrent); 
        } 
        
        /* Configure the event mask */
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80007a4:	f419 3f00 	tst.w	r9, #131072	; 0x20000
        {
          SET_BIT(EXTI->EMR, iocurrent); 
 80007a8:	bf14      	ite	ne
 80007aa:	4315      	orrne	r5, r2
        } 
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent); 
 80007ac:	4395      	biceq	r5, r2
 80007ae:	605d      	str	r5, [r3, #4]
        }
        
        /* Enable or disable the rising trigger */
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent); 
 80007b0:	689d      	ldr	r5, [r3, #8]
        {
          CLEAR_BIT(EXTI->EMR, iocurrent); 
        }
        
        /* Enable or disable the rising trigger */
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80007b2:	f419 1f80 	tst.w	r9, #1048576	; 0x100000
        {
          SET_BIT(EXTI->RTSR, iocurrent); 
 80007b6:	bf14      	ite	ne
 80007b8:	4315      	orrne	r5, r2
        } 
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent); 
 80007ba:	4395      	biceq	r5, r2
 80007bc:	609d      	str	r5, [r3, #8]
        }
        
        /* Enable or disable the falling trigger */
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent); 
 80007be:	68dd      	ldr	r5, [r3, #12]
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent); 
        }
        
        /* Enable or disable the falling trigger */
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80007c0:	f419 1f00 	tst.w	r9, #2097152	; 0x200000
        {
          SET_BIT(EXTI->FTSR, iocurrent); 
 80007c4:	bf14      	ite	ne
 80007c6:	432a      	orrne	r2, r5
        } 
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent); 
 80007c8:	ea25 0202 	biceq.w	r2, r5, r2
 80007cc:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80007ce:	3601      	adds	r6, #1
 80007d0:	2e10      	cmp	r6, #16
 80007d2:	f47f af42 	bne.w	800065a <HAL_GPIO_Init+0x12>
          CLEAR_BIT(EXTI->FTSR, iocurrent); 
        }
      }
    }
  }
}
 80007d6:	b003      	add	sp, #12
 80007d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80007dc:	40010400 	.word	0x40010400
 80007e0:	10210000 	.word	0x10210000
 80007e4:	40021000 	.word	0x40021000
 80007e8:	10310000 	.word	0x10310000
 80007ec:	10320000 	.word	0x10320000
 80007f0:	10110000 	.word	0x10110000
 80007f4:	10220000 	.word	0x10220000

080007f8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80007f8:	b902      	cbnz	r2, 80007fc <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80007fa:	0409      	lsls	r1, r1, #16
 80007fc:	6101      	str	r1, [r0, #16]
 80007fe:	4770      	bx	lr

08000800 <HAL_IWDG_MspInit>:
  * @param  hiwdg: pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval None
  */
__weak void HAL_IWDG_MspInit(IWDG_HandleTypeDef *hiwdg)
{
 8000800:	4770      	bx	lr

08000802 <HAL_IWDG_Init>:
  * @param  hiwdg: pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8000802:	b510      	push	{r4, lr}
  /* Check the IWDG handle allocation */
  if(hiwdg == NULL)
 8000804:	4604      	mov	r4, r0
 8000806:	b330      	cbz	r0, 8000856 <HAL_IWDG_Init+0x54>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload)); 
  
  /* Check pending flag, if previous update not done, return error */
  if((__HAL_IWDG_GET_FLAG(hiwdg, IWDG_FLAG_PVU) != RESET)
 8000808:	6803      	ldr	r3, [r0, #0]
 800080a:	68da      	ldr	r2, [r3, #12]
 800080c:	07d2      	lsls	r2, r2, #31
 800080e:	d502      	bpl.n	8000816 <HAL_IWDG_Init+0x14>
     &&(__HAL_IWDG_GET_FLAG(hiwdg, IWDG_FLAG_RVU) != RESET))
 8000810:	68db      	ldr	r3, [r3, #12]
 8000812:	079b      	lsls	r3, r3, #30
 8000814:	d41f      	bmi.n	8000856 <HAL_IWDG_Init+0x54>
  {
    return HAL_ERROR;
  }
    
  if(hiwdg->State == HAL_IWDG_STATE_RESET)
 8000816:	7b63      	ldrb	r3, [r4, #13]
 8000818:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800081c:	b91b      	cbnz	r3, 8000826 <HAL_IWDG_Init+0x24>
  {  
    /* Allocate lock resource and initialize it */
    hiwdg->Lock = HAL_UNLOCKED;
 800081e:	7322      	strb	r2, [r4, #12]
    
    /* Init the low level hardware */
    HAL_IWDG_MspInit(hiwdg);
 8000820:	4620      	mov	r0, r4
 8000822:	f7ff ffed 	bl	8000800 <HAL_IWDG_MspInit>
  
  /* Change IWDG peripheral state */
  hiwdg->State = HAL_IWDG_STATE_BUSY;  
  
  /* Enable write access to IWDG_PR and IWDG_RLR registers */  
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8000826:	f245 5255 	movw	r2, #21845	; 0x5555
    /* Init the low level hardware */
    HAL_IWDG_MspInit(hiwdg);
  }
  
  /* Change IWDG peripheral state */
  hiwdg->State = HAL_IWDG_STATE_BUSY;  
 800082a:	2302      	movs	r3, #2
 800082c:	7363      	strb	r3, [r4, #13]
  
  /* Enable write access to IWDG_PR and IWDG_RLR registers */  
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800082e:	6823      	ldr	r3, [r4, #0]
 
  /* Change IWDG peripheral state */
  hiwdg->State = HAL_IWDG_STATE_READY;
  
  /* Return function status */
  return HAL_OK;
 8000830:	2000      	movs	r0, #0
  
  /* Change IWDG peripheral state */
  hiwdg->State = HAL_IWDG_STATE_BUSY;  
  
  /* Enable write access to IWDG_PR and IWDG_RLR registers */  
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8000832:	601a      	str	r2, [r3, #0]
  
  /* Write to IWDG registers the IWDG_Prescaler & IWDG_Reload values to work with */
  MODIFY_REG(hiwdg->Instance->PR, IWDG_PR_PR, hiwdg->Init.Prescaler);
 8000834:	685a      	ldr	r2, [r3, #4]
 8000836:	f022 0107 	bic.w	r1, r2, #7
 800083a:	6862      	ldr	r2, [r4, #4]
 800083c:	430a      	orrs	r2, r1
 800083e:	605a      	str	r2, [r3, #4]
  MODIFY_REG(hiwdg->Instance->RLR, IWDG_RLR_RL, hiwdg->Init.Reload);
 8000840:	689a      	ldr	r2, [r3, #8]
 8000842:	68a1      	ldr	r1, [r4, #8]
 8000844:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
 8000848:	f022 020f 	bic.w	r2, r2, #15
 800084c:	430a      	orrs	r2, r1
 800084e:	609a      	str	r2, [r3, #8]
 
  /* Change IWDG peripheral state */
  hiwdg->State = HAL_IWDG_STATE_READY;
 8000850:	2301      	movs	r3, #1
 8000852:	7363      	strb	r3, [r4, #13]
  
  /* Return function status */
  return HAL_OK;
 8000854:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
  /* Check the IWDG handle allocation */
  if(hiwdg == NULL)
  {
    return HAL_ERROR;
 8000856:	2001      	movs	r0, #1
  /* Change IWDG peripheral state */
  hiwdg->State = HAL_IWDG_STATE_READY;
  
  /* Return function status */
  return HAL_OK;
}
 8000858:	bd10      	pop	{r4, pc}
	...

0800085c <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800085c:	6803      	ldr	r3, [r0, #0]
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800085e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000862:	07dc      	lsls	r4, r3, #31
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000864:	4605      	mov	r5, r0
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000866:	d403      	bmi.n	8000870 <HAL_RCC_OscConfig+0x14>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000868:	682b      	ldr	r3, [r5, #0]
 800086a:	0798      	lsls	r0, r3, #30
 800086c:	d473      	bmi.n	8000956 <HAL_RCC_OscConfig+0xfa>
 800086e:	e0f2      	b.n	8000a56 <HAL_RCC_OscConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000870:	4cb9      	ldr	r4, [pc, #740]	; (8000b58 <HAL_RCC_OscConfig+0x2fc>)
 8000872:	6863      	ldr	r3, [r4, #4]
 8000874:	f003 030c 	and.w	r3, r3, #12
 8000878:	2b04      	cmp	r3, #4
 800087a:	d007      	beq.n	800088c <HAL_RCC_OscConfig+0x30>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800087c:	6863      	ldr	r3, [r4, #4]
 800087e:	f003 030c 	and.w	r3, r3, #12
 8000882:	2b08      	cmp	r3, #8
 8000884:	d116      	bne.n	80008b4 <HAL_RCC_OscConfig+0x58>
 8000886:	6863      	ldr	r3, [r4, #4]
 8000888:	03d9      	lsls	r1, r3, #15
 800088a:	d513      	bpl.n	80008b4 <HAL_RCC_OscConfig+0x58>
 800088c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000890:	fa93 f2a3 	rbit	r2, r3
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000894:	6822      	ldr	r2, [r4, #0]
 8000896:	fa93 f3a3 	rbit	r3, r3
 800089a:	fab3 f383 	clz	r3, r3
 800089e:	f003 031f 	and.w	r3, r3, #31
 80008a2:	fa22 f303 	lsr.w	r3, r2, r3
 80008a6:	07da      	lsls	r2, r3, #31
 80008a8:	d5de      	bpl.n	8000868 <HAL_RCC_OscConfig+0xc>
 80008aa:	686b      	ldr	r3, [r5, #4]
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d1db      	bne.n	8000868 <HAL_RCC_OscConfig+0xc>
      {
        return HAL_ERROR;
 80008b0:	2001      	movs	r0, #1
 80008b2:	e22d      	b.n	8000d10 <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80008b4:	686b      	ldr	r3, [r5, #4]
 80008b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80008ba:	d015      	beq.n	80008e8 <HAL_RCC_OscConfig+0x8c>
 80008bc:	b96b      	cbnz	r3, 80008da <HAL_RCC_OscConfig+0x7e>
 80008be:	6823      	ldr	r3, [r4, #0]
 80008c0:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 80008c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80008c8:	6023      	str	r3, [r4, #0]
 80008ca:	6823      	ldr	r3, [r4, #0]
 80008cc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80008d0:	6023      	str	r3, [r4, #0]
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80008d2:	f7ff fcbb 	bl	800024c <HAL_GetTick>
 80008d6:	4607      	mov	r7, r0
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80008d8:	e02f      	b.n	800093a <HAL_RCC_OscConfig+0xde>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80008da:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80008de:	6823      	ldr	r3, [r4, #0]
 80008e0:	d106      	bne.n	80008f0 <HAL_RCC_OscConfig+0x94>
 80008e2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80008e6:	6023      	str	r3, [r4, #0]
 80008e8:	6823      	ldr	r3, [r4, #0]
 80008ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80008ee:	e005      	b.n	80008fc <HAL_RCC_OscConfig+0xa0>
 80008f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80008f4:	6023      	str	r3, [r4, #0]
 80008f6:	6823      	ldr	r3, [r4, #0]
 80008f8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80008fc:	6023      	str	r3, [r4, #0]

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80008fe:	f7ff fca5 	bl	800024c <HAL_GetTick>
 8000902:	4607      	mov	r7, r0
 8000904:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8000908:	fa96 f3a6 	rbit	r3, r6
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800090c:	6822      	ldr	r2, [r4, #0]
 800090e:	fa96 f3a6 	rbit	r3, r6
 8000912:	fab3 f383 	clz	r3, r3
 8000916:	f003 031f 	and.w	r3, r3, #31
 800091a:	fa22 f303 	lsr.w	r3, r2, r3
 800091e:	07db      	lsls	r3, r3, #31
 8000920:	d4a2      	bmi.n	8000868 <HAL_RCC_OscConfig+0xc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000922:	f7ff fc93 	bl	800024c <HAL_GetTick>
 8000926:	1bc0      	subs	r0, r0, r7
 8000928:	2864      	cmp	r0, #100	; 0x64
 800092a:	d9ed      	bls.n	8000908 <HAL_RCC_OscConfig+0xac>
          {
            return HAL_TIMEOUT;
 800092c:	2003      	movs	r0, #3
 800092e:	e1ef      	b.n	8000d10 <HAL_RCC_OscConfig+0x4b4>
        tickstart = HAL_GetTick();
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000930:	f7ff fc8c 	bl	800024c <HAL_GetTick>
 8000934:	1bc0      	subs	r0, r0, r7
 8000936:	2864      	cmp	r0, #100	; 0x64
 8000938:	d8f8      	bhi.n	800092c <HAL_RCC_OscConfig+0xd0>
 800093a:	fa96 f3a6 	rbit	r3, r6
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800093e:	6822      	ldr	r2, [r4, #0]
 8000940:	fa96 f3a6 	rbit	r3, r6
 8000944:	fab3 f383 	clz	r3, r3
 8000948:	f003 031f 	and.w	r3, r3, #31
 800094c:	fa22 f303 	lsr.w	r3, r2, r3
 8000950:	07d8      	lsls	r0, r3, #31
 8000952:	d4ed      	bmi.n	8000930 <HAL_RCC_OscConfig+0xd4>
 8000954:	e788      	b.n	8000868 <HAL_RCC_OscConfig+0xc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000956:	4c80      	ldr	r4, [pc, #512]	; (8000b58 <HAL_RCC_OscConfig+0x2fc>)
 8000958:	6863      	ldr	r3, [r4, #4]
 800095a:	f013 0f0c 	tst.w	r3, #12
 800095e:	d007      	beq.n	8000970 <HAL_RCC_OscConfig+0x114>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000960:	6863      	ldr	r3, [r4, #4]
 8000962:	f003 030c 	and.w	r3, r3, #12
 8000966:	2b08      	cmp	r3, #8
 8000968:	d121      	bne.n	80009ae <HAL_RCC_OscConfig+0x152>
 800096a:	6863      	ldr	r3, [r4, #4]
 800096c:	03d9      	lsls	r1, r3, #15
 800096e:	d41e      	bmi.n	80009ae <HAL_RCC_OscConfig+0x152>
 8000970:	2302      	movs	r3, #2
 8000972:	fa93 f2a3 	rbit	r2, r3
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000976:	6822      	ldr	r2, [r4, #0]
 8000978:	fa93 f3a3 	rbit	r3, r3
 800097c:	fab3 f383 	clz	r3, r3
 8000980:	f003 031f 	and.w	r3, r3, #31
 8000984:	fa22 f303 	lsr.w	r3, r2, r3
 8000988:	07da      	lsls	r2, r3, #31
 800098a:	d502      	bpl.n	8000992 <HAL_RCC_OscConfig+0x136>
 800098c:	692b      	ldr	r3, [r5, #16]
 800098e:	2b01      	cmp	r3, #1
 8000990:	d18e      	bne.n	80008b0 <HAL_RCC_OscConfig+0x54>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000992:	6823      	ldr	r3, [r4, #0]
 8000994:	22f8      	movs	r2, #248	; 0xf8
 8000996:	fa92 f2a2 	rbit	r2, r2
 800099a:	fab2 f282 	clz	r2, r2
 800099e:	6969      	ldr	r1, [r5, #20]
 80009a0:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80009a4:	fa01 f202 	lsl.w	r2, r1, r2
 80009a8:	4313      	orrs	r3, r2
 80009aa:	6023      	str	r3, [r4, #0]
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80009ac:	e053      	b.n	8000a56 <HAL_RCC_OscConfig+0x1fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80009ae:	692a      	ldr	r2, [r5, #16]
 80009b0:	2301      	movs	r3, #1
 80009b2:	b37a      	cbz	r2, 8000a14 <HAL_RCC_OscConfig+0x1b8>
 80009b4:	fa93 f2a3 	rbit	r2, r3
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80009b8:	fab2 f282 	clz	r2, r2
 80009bc:	0092      	lsls	r2, r2, #2
 80009be:	f102 4284 	add.w	r2, r2, #1107296256	; 0x42000000
 80009c2:	f502 0284 	add.w	r2, r2, #4325376	; 0x420000
 80009c6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80009c8:	f7ff fc40 	bl	800024c <HAL_GetTick>
 80009cc:	4607      	mov	r7, r0
 80009ce:	2602      	movs	r6, #2
 80009d0:	fa96 f3a6 	rbit	r3, r6
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80009d4:	4860      	ldr	r0, [pc, #384]	; (8000b58 <HAL_RCC_OscConfig+0x2fc>)
 80009d6:	6822      	ldr	r2, [r4, #0]
 80009d8:	fa96 f3a6 	rbit	r3, r6
 80009dc:	fab3 f383 	clz	r3, r3
 80009e0:	f003 031f 	and.w	r3, r3, #31
 80009e4:	fa22 f303 	lsr.w	r3, r2, r3
 80009e8:	07db      	lsls	r3, r3, #31
 80009ea:	d405      	bmi.n	80009f8 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80009ec:	f7ff fc2e 	bl	800024c <HAL_GetTick>
 80009f0:	1bc0      	subs	r0, r0, r7
 80009f2:	2802      	cmp	r0, #2
 80009f4:	d9ec      	bls.n	80009d0 <HAL_RCC_OscConfig+0x174>
 80009f6:	e799      	b.n	800092c <HAL_RCC_OscConfig+0xd0>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80009f8:	6803      	ldr	r3, [r0, #0]
 80009fa:	22f8      	movs	r2, #248	; 0xf8
 80009fc:	fa92 f2a2 	rbit	r2, r2
 8000a00:	fab2 f282 	clz	r2, r2
 8000a04:	6969      	ldr	r1, [r5, #20]
 8000a06:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000a0a:	fa01 f202 	lsl.w	r2, r1, r2
 8000a0e:	4313      	orrs	r3, r2
 8000a10:	6003      	str	r3, [r0, #0]
 8000a12:	e020      	b.n	8000a56 <HAL_RCC_OscConfig+0x1fa>
 8000a14:	fa93 f3a3 	rbit	r3, r3
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000a18:	fab3 f383 	clz	r3, r3
 8000a1c:	009b      	lsls	r3, r3, #2
 8000a1e:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8000a22:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8000a26:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a28:	f7ff fc10 	bl	800024c <HAL_GetTick>
 8000a2c:	4607      	mov	r7, r0
 8000a2e:	2602      	movs	r6, #2
 8000a30:	fa96 f3a6 	rbit	r3, r6
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a34:	6822      	ldr	r2, [r4, #0]
 8000a36:	fa96 f3a6 	rbit	r3, r6
 8000a3a:	fab3 f383 	clz	r3, r3
 8000a3e:	f003 031f 	and.w	r3, r3, #31
 8000a42:	fa22 f303 	lsr.w	r3, r2, r3
 8000a46:	07d9      	lsls	r1, r3, #31
 8000a48:	d505      	bpl.n	8000a56 <HAL_RCC_OscConfig+0x1fa>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a4a:	f7ff fbff 	bl	800024c <HAL_GetTick>
 8000a4e:	1bc0      	subs	r0, r0, r7
 8000a50:	2802      	cmp	r0, #2
 8000a52:	d9ed      	bls.n	8000a30 <HAL_RCC_OscConfig+0x1d4>
 8000a54:	e76a      	b.n	800092c <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000a56:	682b      	ldr	r3, [r5, #0]
 8000a58:	071a      	lsls	r2, r3, #28
 8000a5a:	d546      	bpl.n	8000aea <HAL_RCC_OscConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000a5c:	69aa      	ldr	r2, [r5, #24]
 8000a5e:	4c3e      	ldr	r4, [pc, #248]	; (8000b58 <HAL_RCC_OscConfig+0x2fc>)
 8000a60:	2301      	movs	r3, #1
 8000a62:	493e      	ldr	r1, [pc, #248]	; (8000b5c <HAL_RCC_OscConfig+0x300>)
 8000a64:	b312      	cbz	r2, 8000aac <HAL_RCC_OscConfig+0x250>
 8000a66:	fa93 f2a3 	rbit	r2, r3
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000a6a:	fab2 f282 	clz	r2, r2
 8000a6e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000a72:	f7ff fbeb 	bl	800024c <HAL_GetTick>
 8000a76:	4607      	mov	r7, r0
 8000a78:	2602      	movs	r6, #2
 8000a7a:	fa96 f3a6 	rbit	r3, r6
 8000a7e:	fa96 f3a6 	rbit	r3, r6
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a82:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000a84:	fa96 f3a6 	rbit	r3, r6
 8000a88:	fab3 f383 	clz	r3, r3
 8000a8c:	f003 031f 	and.w	r3, r3, #31
 8000a90:	fa22 f303 	lsr.w	r3, r2, r3
 8000a94:	07db      	lsls	r3, r3, #31
 8000a96:	d405      	bmi.n	8000aa4 <HAL_RCC_OscConfig+0x248>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a98:	f7ff fbd8 	bl	800024c <HAL_GetTick>
 8000a9c:	1bc0      	subs	r0, r0, r7
 8000a9e:	2802      	cmp	r0, #2
 8000aa0:	d9eb      	bls.n	8000a7a <HAL_RCC_OscConfig+0x21e>
 8000aa2:	e743      	b.n	800092c <HAL_RCC_OscConfig+0xd0>
          return HAL_TIMEOUT;
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      HAL_Delay(1);
 8000aa4:	2001      	movs	r0, #1
 8000aa6:	f7ff fbd7 	bl	8000258 <HAL_Delay>
 8000aaa:	e01e      	b.n	8000aea <HAL_RCC_OscConfig+0x28e>
 8000aac:	fa93 f3a3 	rbit	r3, r3
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000ab0:	fab3 f383 	clz	r3, r3
 8000ab4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ab8:	f7ff fbc8 	bl	800024c <HAL_GetTick>
 8000abc:	4607      	mov	r7, r0
 8000abe:	2602      	movs	r6, #2
 8000ac0:	fa96 f3a6 	rbit	r3, r6
 8000ac4:	fa96 f3a6 	rbit	r3, r6
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ac8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000aca:	fa96 f3a6 	rbit	r3, r6
 8000ace:	fab3 f383 	clz	r3, r3
 8000ad2:	f003 031f 	and.w	r3, r3, #31
 8000ad6:	fa22 f303 	lsr.w	r3, r2, r3
 8000ada:	07d8      	lsls	r0, r3, #31
 8000adc:	d505      	bpl.n	8000aea <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000ade:	f7ff fbb5 	bl	800024c <HAL_GetTick>
 8000ae2:	1bc0      	subs	r0, r0, r7
 8000ae4:	2802      	cmp	r0, #2
 8000ae6:	d9eb      	bls.n	8000ac0 <HAL_RCC_OscConfig+0x264>
 8000ae8:	e720      	b.n	800092c <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000aea:	682b      	ldr	r3, [r5, #0]
 8000aec:	0759      	lsls	r1, r3, #29
 8000aee:	d404      	bmi.n	8000afa <HAL_RCC_OscConfig+0x29e>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000af0:	69ea      	ldr	r2, [r5, #28]
 8000af2:	2a00      	cmp	r2, #0
 8000af4:	f040 8081 	bne.w	8000bfa <HAL_RCC_OscConfig+0x39e>
 8000af8:	e0d8      	b.n	8000cac <HAL_RCC_OscConfig+0x450>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8000afa:	4c17      	ldr	r4, [pc, #92]	; (8000b58 <HAL_RCC_OscConfig+0x2fc>)
    
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000afc:	4e18      	ldr	r6, [pc, #96]	; (8000b60 <HAL_RCC_OscConfig+0x304>)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8000afe:	69e3      	ldr	r3, [r4, #28]
 8000b00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b04:	61e3      	str	r3, [r4, #28]
 8000b06:	69e3      	ldr	r3, [r4, #28]
 8000b08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b0c:	9301      	str	r3, [sp, #4]
 8000b0e:	9b01      	ldr	r3, [sp, #4]
    
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000b10:	6833      	ldr	r3, [r6, #0]
 8000b12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b16:	6033      	str	r3, [r6, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000b18:	f7ff fb98 	bl	800024c <HAL_GetTick>
 8000b1c:	4607      	mov	r7, r0

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8000b1e:	6833      	ldr	r3, [r6, #0]
 8000b20:	05da      	lsls	r2, r3, #23
 8000b22:	d405      	bmi.n	8000b30 <HAL_RCC_OscConfig+0x2d4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000b24:	f7ff fb92 	bl	800024c <HAL_GetTick>
 8000b28:	1bc0      	subs	r0, r0, r7
 8000b2a:	2864      	cmp	r0, #100	; 0x64
 8000b2c:	d9f7      	bls.n	8000b1e <HAL_RCC_OscConfig+0x2c2>
 8000b2e:	e6fd      	b.n	800092c <HAL_RCC_OscConfig+0xd0>
          return HAL_TIMEOUT;
        }
      }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000b30:	68eb      	ldr	r3, [r5, #12]
 8000b32:	2b01      	cmp	r3, #1
 8000b34:	d01c      	beq.n	8000b70 <HAL_RCC_OscConfig+0x314>
 8000b36:	b9ab      	cbnz	r3, 8000b64 <HAL_RCC_OscConfig+0x308>
 8000b38:	6a23      	ldr	r3, [r4, #32]
 8000b3a:	2602      	movs	r6, #2
 8000b3c:	f023 0301 	bic.w	r3, r3, #1
 8000b40:	6223      	str	r3, [r4, #32]
 8000b42:	6a23      	ldr	r3, [r4, #32]
 8000b44:	4637      	mov	r7, r6
 8000b46:	f023 0304 	bic.w	r3, r3, #4
 8000b4a:	6223      	str	r3, [r4, #32]
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b4c:	f7ff fb7e 	bl	800024c <HAL_GetTick>
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b50:	f241 3988 	movw	r9, #5000	; 0x1388
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b54:	4680      	mov	r8, r0
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b56:	e048      	b.n	8000bea <HAL_RCC_OscConfig+0x38e>
 8000b58:	40021000 	.word	0x40021000
 8000b5c:	42420480 	.word	0x42420480
 8000b60:	40007000 	.word	0x40007000
          return HAL_TIMEOUT;
        }
      }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000b64:	2b05      	cmp	r3, #5
 8000b66:	6a23      	ldr	r3, [r4, #32]
 8000b68:	d106      	bne.n	8000b78 <HAL_RCC_OscConfig+0x31c>
 8000b6a:	f043 0304 	orr.w	r3, r3, #4
 8000b6e:	6223      	str	r3, [r4, #32]
 8000b70:	6a23      	ldr	r3, [r4, #32]
 8000b72:	f043 0301 	orr.w	r3, r3, #1
 8000b76:	e005      	b.n	8000b84 <HAL_RCC_OscConfig+0x328>
 8000b78:	f023 0301 	bic.w	r3, r3, #1
 8000b7c:	6223      	str	r3, [r4, #32]
 8000b7e:	6a23      	ldr	r3, [r4, #32]
 8000b80:	f023 0304 	bic.w	r3, r3, #4
 8000b84:	6223      	str	r3, [r4, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b86:	f7ff fb61 	bl	800024c <HAL_GetTick>
 8000b8a:	2602      	movs	r6, #2
 8000b8c:	4681      	mov	r9, r0
 8000b8e:	46b0      	mov	r8, r6
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b90:	f241 3788 	movw	r7, #5000	; 0x1388
 8000b94:	fa96 f3a6 	rbit	r3, r6
 8000b98:	fa96 f3a6 	rbit	r3, r6
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b9c:	b10b      	cbz	r3, 8000ba2 <HAL_RCC_OscConfig+0x346>
 8000b9e:	6a22      	ldr	r2, [r4, #32]
 8000ba0:	e000      	b.n	8000ba4 <HAL_RCC_OscConfig+0x348>
 8000ba2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000ba4:	fa98 f3a8 	rbit	r3, r8
 8000ba8:	fab3 f383 	clz	r3, r3
 8000bac:	f003 031f 	and.w	r3, r3, #31
 8000bb0:	fa22 f303 	lsr.w	r3, r2, r3
 8000bb4:	07db      	lsls	r3, r3, #31
 8000bb6:	d49b      	bmi.n	8000af0 <HAL_RCC_OscConfig+0x294>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000bb8:	f7ff fb48 	bl	800024c <HAL_GetTick>
 8000bbc:	ebc9 0000 	rsb	r0, r9, r0
 8000bc0:	42b8      	cmp	r0, r7
 8000bc2:	d9e7      	bls.n	8000b94 <HAL_RCC_OscConfig+0x338>
 8000bc4:	e6b2      	b.n	800092c <HAL_RCC_OscConfig+0xd0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000bc6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000bc8:	fa97 f3a7 	rbit	r3, r7
 8000bcc:	fab3 f383 	clz	r3, r3
 8000bd0:	f003 031f 	and.w	r3, r3, #31
 8000bd4:	fa22 f303 	lsr.w	r3, r2, r3
 8000bd8:	07d8      	lsls	r0, r3, #31
 8000bda:	d589      	bpl.n	8000af0 <HAL_RCC_OscConfig+0x294>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000bdc:	f7ff fb36 	bl	800024c <HAL_GetTick>
 8000be0:	ebc8 0000 	rsb	r0, r8, r0
 8000be4:	4548      	cmp	r0, r9
 8000be6:	f63f aea1 	bhi.w	800092c <HAL_RCC_OscConfig+0xd0>
 8000bea:	fa96 f3a6 	rbit	r3, r6
 8000bee:	fa96 f3a6 	rbit	r3, r6
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d0e7      	beq.n	8000bc6 <HAL_RCC_OscConfig+0x36a>
 8000bf6:	6a22      	ldr	r2, [r4, #32]
 8000bf8:	e7e6      	b.n	8000bc8 <HAL_RCC_OscConfig+0x36c>
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000bfa:	4c47      	ldr	r4, [pc, #284]	; (8000d18 <HAL_RCC_OscConfig+0x4bc>)
 8000bfc:	6863      	ldr	r3, [r4, #4]
 8000bfe:	f003 030c 	and.w	r3, r3, #12
 8000c02:	2b08      	cmp	r3, #8
 8000c04:	f43f ae54 	beq.w	80008b0 <HAL_RCC_OscConfig+0x54>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000c08:	2a02      	cmp	r2, #2
 8000c0a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000c0e:	d15c      	bne.n	8000cca <HAL_RCC_OscConfig+0x46e>
 8000c10:	fa93 f3a3 	rbit	r3, r3
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000c14:	fab3 f383 	clz	r3, r3
 8000c18:	009b      	lsls	r3, r3, #2
 8000c1a:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8000c1e:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8000c22:	2200      	movs	r2, #0
 8000c24:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c26:	f7ff fb11 	bl	800024c <HAL_GetTick>
 8000c2a:	4680      	mov	r8, r0
 8000c2c:	f04f 7600 	mov.w	r6, #33554432	; 0x2000000
 8000c30:	fa96 f3a6 	rbit	r3, r6
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c34:	4f38      	ldr	r7, [pc, #224]	; (8000d18 <HAL_RCC_OscConfig+0x4bc>)
 8000c36:	6822      	ldr	r2, [r4, #0]
 8000c38:	fa96 f3a6 	rbit	r3, r6
 8000c3c:	fab3 f383 	clz	r3, r3
 8000c40:	f003 031f 	and.w	r3, r3, #31
 8000c44:	fa22 f303 	lsr.w	r3, r2, r3
 8000c48:	07d9      	lsls	r1, r3, #31
 8000c4a:	d431      	bmi.n	8000cb0 <HAL_RCC_OscConfig+0x454>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000c4c:	6a2e      	ldr	r6, [r5, #32]
 8000c4e:	f5b6 3f80 	cmp.w	r6, #65536	; 0x10000
 8000c52:	d105      	bne.n	8000c60 <HAL_RCC_OscConfig+0x404>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000c54:	6879      	ldr	r1, [r7, #4]
 8000c56:	f421 3000 	bic.w	r0, r1, #131072	; 0x20000
 8000c5a:	68a9      	ldr	r1, [r5, #8]
 8000c5c:	4301      	orrs	r1, r0
 8000c5e:	6079      	str	r1, [r7, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000c60:	6863      	ldr	r3, [r4, #4]
 8000c62:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8000c64:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 8000c68:	4332      	orrs	r2, r6
 8000c6a:	4313      	orrs	r3, r2
 8000c6c:	6063      	str	r3, [r4, #4]
 8000c6e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000c72:	fa93 f3a3 	rbit	r3, r3
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000c76:	fab3 f383 	clz	r3, r3
 8000c7a:	009b      	lsls	r3, r3, #2
 8000c7c:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8000c80:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8000c84:	2201      	movs	r2, #1
 8000c86:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c88:	f7ff fae0 	bl	800024c <HAL_GetTick>
 8000c8c:	4606      	mov	r6, r0
 8000c8e:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 8000c92:	fa95 f3a5 	rbit	r3, r5
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000c96:	6822      	ldr	r2, [r4, #0]
 8000c98:	fa95 f3a5 	rbit	r3, r5
 8000c9c:	fab3 f383 	clz	r3, r3
 8000ca0:	f003 031f 	and.w	r3, r3, #31
 8000ca4:	fa22 f303 	lsr.w	r3, r2, r3
 8000ca8:	07da      	lsls	r2, r3, #31
 8000caa:	d508      	bpl.n	8000cbe <HAL_RCC_OscConfig+0x462>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8000cac:	2000      	movs	r0, #0
 8000cae:	e02f      	b.n	8000d10 <HAL_RCC_OscConfig+0x4b4>
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000cb0:	f7ff facc 	bl	800024c <HAL_GetTick>
 8000cb4:	ebc8 0000 	rsb	r0, r8, r0
 8000cb8:	2802      	cmp	r0, #2
 8000cba:	d9b9      	bls.n	8000c30 <HAL_RCC_OscConfig+0x3d4>
 8000cbc:	e636      	b.n	800092c <HAL_RCC_OscConfig+0xd0>
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000cbe:	f7ff fac5 	bl	800024c <HAL_GetTick>
 8000cc2:	1b80      	subs	r0, r0, r6
 8000cc4:	2802      	cmp	r0, #2
 8000cc6:	d9e4      	bls.n	8000c92 <HAL_RCC_OscConfig+0x436>
 8000cc8:	e630      	b.n	800092c <HAL_RCC_OscConfig+0xd0>
 8000cca:	fa93 f3a3 	rbit	r3, r3
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000cce:	fab3 f383 	clz	r3, r3
 8000cd2:	009b      	lsls	r3, r3, #2
 8000cd4:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8000cd8:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8000cdc:	2200      	movs	r2, #0
 8000cde:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ce0:	f7ff fab4 	bl	800024c <HAL_GetTick>
 8000ce4:	4606      	mov	r6, r0
 8000ce6:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 8000cea:	fa95 f3a5 	rbit	r3, r5
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000cee:	6822      	ldr	r2, [r4, #0]
 8000cf0:	fa95 f3a5 	rbit	r3, r5
 8000cf4:	fab3 f383 	clz	r3, r3
 8000cf8:	f003 031f 	and.w	r3, r3, #31
 8000cfc:	fa22 f303 	lsr.w	r3, r2, r3
 8000d00:	07db      	lsls	r3, r3, #31
 8000d02:	d5d3      	bpl.n	8000cac <HAL_RCC_OscConfig+0x450>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d04:	f7ff faa2 	bl	800024c <HAL_GetTick>
 8000d08:	1b80      	subs	r0, r0, r6
 8000d0a:	2802      	cmp	r0, #2
 8000d0c:	d9ed      	bls.n	8000cea <HAL_RCC_OscConfig+0x48e>
 8000d0e:	e60d      	b.n	800092c <HAL_RCC_OscConfig+0xd0>
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
}
 8000d10:	b003      	add	sp, #12
 8000d12:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000d16:	bf00      	nop
 8000d18:	40021000 	.word	0x40021000

08000d1c <HAL_RCC_GetSysClockFreq>:
{
#if   defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[12] = {0, 0, 4,  5,  6,  7,  8,  9, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000d1c:	4b1f      	ldr	r3, [pc, #124]	; (8000d9c <HAL_RCC_GetSysClockFreq+0x80>)
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000d1e:	b570      	push	{r4, r5, r6, lr}
#if   defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[12] = {0, 0, 4,  5,  6,  7,  8,  9, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000d20:	f103 0510 	add.w	r5, r3, #16
 8000d24:	462e      	mov	r6, r5
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000d26:	b086      	sub	sp, #24
#if   defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[12] = {0, 0, 4,  5,  6,  7,  8,  9, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000d28:	ac02      	add	r4, sp, #8
 8000d2a:	4622      	mov	r2, r4
 8000d2c:	6818      	ldr	r0, [r3, #0]
 8000d2e:	6859      	ldr	r1, [r3, #4]
 8000d30:	3308      	adds	r3, #8
 8000d32:	c203      	stmia	r2!, {r0, r1}
 8000d34:	42ab      	cmp	r3, r5
 8000d36:	4614      	mov	r4, r2
 8000d38:	d1f7      	bne.n	8000d2a <HAL_RCC_GetSysClockFreq+0xe>
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = { 1, 2};
 8000d3a:	8833      	ldrh	r3, [r6, #0]
  uint32_t sysclockfreq = 0;
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0, pll2mul = 0;
#endif /*RCC_CFGR2_PREDIV1SRC*/
  
  tmpreg = RCC->CFGR;
 8000d3c:	4c18      	ldr	r4, [pc, #96]	; (8000da0 <HAL_RCC_GetSysClockFreq+0x84>)
#else
  const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 16, 16};
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = { 1, 2};
 8000d3e:	f8ad 3004 	strh.w	r3, [sp, #4]
  uint32_t sysclockfreq = 0;
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0, pll2mul = 0;
#endif /*RCC_CFGR2_PREDIV1SRC*/
  
  tmpreg = RCC->CFGR;
 8000d42:	6860      	ldr	r0, [r4, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000d44:	f000 030c 	and.w	r3, r0, #12
 8000d48:	2b08      	cmp	r3, #8
 8000d4a:	d124      	bne.n	8000d96 <HAL_RCC_GetSysClockFreq+0x7a>
 8000d4c:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8000d50:	fa93 f3a3 	rbit	r3, r3
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> POSITION_VAL(RCC_CFGR_PLLMULL)];
 8000d54:	fab3 f383 	clz	r3, r3
 8000d58:	f400 1270 	and.w	r2, r0, #3932160	; 0x3c0000
 8000d5c:	fa22 f303 	lsr.w	r3, r2, r3
 8000d60:	aa06      	add	r2, sp, #24
 8000d62:	4413      	add	r3, r2
 8000d64:	f813 1c10 	ldrb.w	r1, [r3, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000d68:	03c3      	lsls	r3, r0, #15
 8000d6a:	d511      	bpl.n	8000d90 <HAL_RCC_GetSysClockFreq+0x74>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> POSITION_VAL(RCC_CFGR2_PREDIV1)];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> POSITION_VAL(RCC_CFGR_PLLXTPRE)];
 8000d6c:	6862      	ldr	r2, [r4, #4]
 8000d6e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d72:	fa93 f3a3 	rbit	r3, r3
 8000d76:	fab3 f083 	clz	r0, r3
 8000d7a:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 8000d7e:	40c3      	lsrs	r3, r0
 8000d80:	aa06      	add	r2, sp, #24
 8000d82:	4413      	add	r3, r2
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE / prediv) * pllmul);
 8000d84:	f813 0c14 	ldrb.w	r0, [r3, #-20]
 8000d88:	4b06      	ldr	r3, [pc, #24]	; (8000da4 <HAL_RCC_GetSysClockFreq+0x88>)
 8000d8a:	fbb3 f0f0 	udiv	r0, r3, r0
 8000d8e:	e000      	b.n	8000d92 <HAL_RCC_GetSysClockFreq+0x76>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000d90:	4805      	ldr	r0, [pc, #20]	; (8000da8 <HAL_RCC_GetSysClockFreq+0x8c>)
 8000d92:	4348      	muls	r0, r1
 8000d94:	e000      	b.n	8000d98 <HAL_RCC_GetSysClockFreq+0x7c>
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000d96:	4803      	ldr	r0, [pc, #12]	; (8000da4 <HAL_RCC_GetSysClockFreq+0x88>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000d98:	b006      	add	sp, #24
 8000d9a:	bd70      	pop	{r4, r5, r6, pc}
 8000d9c:	08002f04 	.word	0x08002f04
 8000da0:	40021000 	.word	0x40021000
 8000da4:	007a1200 	.word	0x007a1200
 8000da8:	003d0900 	.word	0x003d0900

08000dac <HAL_RCC_ClockConfig>:
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000dac:	4a54      	ldr	r2, [pc, #336]	; (8000f00 <HAL_RCC_ClockConfig+0x154>)
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000dae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000db2:	6813      	ldr	r3, [r2, #0]
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000db4:	4606      	mov	r6, r0
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000db6:	f003 0307 	and.w	r3, r3, #7
 8000dba:	428b      	cmp	r3, r1
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000dbc:	460d      	mov	r5, r1
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000dbe:	d30a      	bcc.n	8000dd6 <HAL_RCC_ClockConfig+0x2a>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000dc0:	6831      	ldr	r1, [r6, #0]
 8000dc2:	078c      	lsls	r4, r1, #30
 8000dc4:	d514      	bpl.n	8000df0 <HAL_RCC_ClockConfig+0x44>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000dc6:	484f      	ldr	r0, [pc, #316]	; (8000f04 <HAL_RCC_ClockConfig+0x158>)
 8000dc8:	6843      	ldr	r3, [r0, #4]
 8000dca:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000dce:	68b3      	ldr	r3, [r6, #8]
 8000dd0:	4313      	orrs	r3, r2
 8000dd2:	6043      	str	r3, [r0, #4]
 8000dd4:	e00c      	b.n	8000df0 <HAL_RCC_ClockConfig+0x44>
#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000dd6:	6813      	ldr	r3, [r2, #0]
 8000dd8:	f023 0307 	bic.w	r3, r3, #7
 8000ddc:	430b      	orrs	r3, r1
 8000dde:	6013      	str	r3, [r2, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000de0:	6813      	ldr	r3, [r2, #0]
 8000de2:	f003 0307 	and.w	r3, r3, #7
 8000de6:	4299      	cmp	r1, r3
 8000de8:	d0ea      	beq.n	8000dc0 <HAL_RCC_ClockConfig+0x14>
    {
      return HAL_ERROR;
 8000dea:	2001      	movs	r0, #1
 8000dec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000df0:	07c8      	lsls	r0, r1, #31
 8000df2:	d406      	bmi.n	8000e02 <HAL_RCC_ClockConfig+0x56>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000df4:	4a42      	ldr	r2, [pc, #264]	; (8000f00 <HAL_RCC_ClockConfig+0x154>)
 8000df6:	6813      	ldr	r3, [r2, #0]
 8000df8:	f003 0307 	and.w	r3, r3, #7
 8000dfc:	429d      	cmp	r5, r3
 8000dfe:	d34a      	bcc.n	8000e96 <HAL_RCC_ClockConfig+0xea>
 8000e00:	e053      	b.n	8000eaa <HAL_RCC_ClockConfig+0xfe>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000e02:	6872      	ldr	r2, [r6, #4]
 8000e04:	4c3f      	ldr	r4, [pc, #252]	; (8000f04 <HAL_RCC_ClockConfig+0x158>)
 8000e06:	2a01      	cmp	r2, #1
 8000e08:	d102      	bne.n	8000e10 <HAL_RCC_ClockConfig+0x64>
 8000e0a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e0e:	e004      	b.n	8000e1a <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000e10:	2a02      	cmp	r2, #2
 8000e12:	bf0c      	ite	eq
 8000e14:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 8000e18:	2302      	movne	r3, #2
 8000e1a:	fa93 f1a3 	rbit	r1, r3
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e1e:	6821      	ldr	r1, [r4, #0]
 8000e20:	fa93 f3a3 	rbit	r3, r3
 8000e24:	fab3 f383 	clz	r3, r3
 8000e28:	f003 031f 	and.w	r3, r3, #31
 8000e2c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e30:	07d9      	lsls	r1, r3, #31
 8000e32:	d5da      	bpl.n	8000dea <HAL_RCC_ClockConfig+0x3e>
      {
        return HAL_ERROR;
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000e34:	6863      	ldr	r3, [r4, #4]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000e36:	f241 3888 	movw	r8, #5000	; 0x1388
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
      {
        return HAL_ERROR;
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000e3a:	f023 0303 	bic.w	r3, r3, #3
 8000e3e:	431a      	orrs	r2, r3
 8000e40:	6062      	str	r2, [r4, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000e42:	f7ff fa03 	bl	800024c <HAL_GetTick>
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000e46:	6873      	ldr	r3, [r6, #4]
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000e48:	4607      	mov	r7, r0
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000e4a:	2b01      	cmp	r3, #1
 8000e4c:	d10c      	bne.n	8000e68 <HAL_RCC_ClockConfig+0xbc>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000e4e:	6863      	ldr	r3, [r4, #4]
 8000e50:	f003 030c 	and.w	r3, r3, #12
 8000e54:	2b04      	cmp	r3, #4
 8000e56:	d0cd      	beq.n	8000df4 <HAL_RCC_ClockConfig+0x48>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000e58:	f7ff f9f8 	bl	800024c <HAL_GetTick>
 8000e5c:	1bc0      	subs	r0, r0, r7
 8000e5e:	4540      	cmp	r0, r8
 8000e60:	d9f5      	bls.n	8000e4e <HAL_RCC_ClockConfig+0xa2>
        {
          return HAL_TIMEOUT;
 8000e62:	2003      	movs	r0, #3
 8000e64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000e68:	2b02      	cmp	r3, #2
 8000e6a:	d10f      	bne.n	8000e8c <HAL_RCC_ClockConfig+0xe0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000e6c:	6863      	ldr	r3, [r4, #4]
 8000e6e:	f003 030c 	and.w	r3, r3, #12
 8000e72:	2b08      	cmp	r3, #8
 8000e74:	d0be      	beq.n	8000df4 <HAL_RCC_ClockConfig+0x48>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000e76:	f7ff f9e9 	bl	800024c <HAL_GetTick>
 8000e7a:	1bc0      	subs	r0, r0, r7
 8000e7c:	4540      	cmp	r0, r8
 8000e7e:	d9f5      	bls.n	8000e6c <HAL_RCC_ClockConfig+0xc0>
 8000e80:	e7ef      	b.n	8000e62 <HAL_RCC_ClockConfig+0xb6>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000e82:	f7ff f9e3 	bl	800024c <HAL_GetTick>
 8000e86:	1bc0      	subs	r0, r0, r7
 8000e88:	4540      	cmp	r0, r8
 8000e8a:	d8ea      	bhi.n	8000e62 <HAL_RCC_ClockConfig+0xb6>
        }
      }
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000e8c:	6863      	ldr	r3, [r4, #4]
 8000e8e:	f013 0f0c 	tst.w	r3, #12
 8000e92:	d1f6      	bne.n	8000e82 <HAL_RCC_ClockConfig+0xd6>
 8000e94:	e7ae      	b.n	8000df4 <HAL_RCC_ClockConfig+0x48>
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000e96:	6813      	ldr	r3, [r2, #0]
 8000e98:	f023 0307 	bic.w	r3, r3, #7
 8000e9c:	432b      	orrs	r3, r5
 8000e9e:	6013      	str	r3, [r2, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000ea0:	6813      	ldr	r3, [r2, #0]
 8000ea2:	f003 0307 	and.w	r3, r3, #7
 8000ea6:	429d      	cmp	r5, r3
 8000ea8:	d19f      	bne.n	8000dea <HAL_RCC_ClockConfig+0x3e>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000eaa:	6831      	ldr	r1, [r6, #0]
 8000eac:	4c15      	ldr	r4, [pc, #84]	; (8000f04 <HAL_RCC_ClockConfig+0x158>)
 8000eae:	f011 0f04 	tst.w	r1, #4
 8000eb2:	d005      	beq.n	8000ec0 <HAL_RCC_ClockConfig+0x114>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000eb4:	6863      	ldr	r3, [r4, #4]
 8000eb6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000eba:	68f3      	ldr	r3, [r6, #12]
 8000ebc:	4313      	orrs	r3, r2
 8000ebe:	6063      	str	r3, [r4, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000ec0:	070b      	lsls	r3, r1, #28
 8000ec2:	d506      	bpl.n	8000ed2 <HAL_RCC_ClockConfig+0x126>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000ec4:	6863      	ldr	r3, [r4, #4]
 8000ec6:	6932      	ldr	r2, [r6, #16]
 8000ec8:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000ecc:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000ed0:	6063      	str	r3, [r4, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8000ed2:	f7ff ff23 	bl	8000d1c <HAL_RCC_GetSysClockFreq>
 8000ed6:	6863      	ldr	r3, [r4, #4]
 8000ed8:	22f0      	movs	r2, #240	; 0xf0
 8000eda:	fa92 f2a2 	rbit	r2, r2
 8000ede:	fab2 f282 	clz	r2, r2
 8000ee2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000ee6:	40d3      	lsrs	r3, r2
 8000ee8:	4a07      	ldr	r2, [pc, #28]	; (8000f08 <HAL_RCC_ClockConfig+0x15c>)
 8000eea:	5cd3      	ldrb	r3, [r2, r3]
 8000eec:	40d8      	lsrs	r0, r3
 8000eee:	4b07      	ldr	r3, [pc, #28]	; (8000f0c <HAL_RCC_ClockConfig+0x160>)
 8000ef0:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8000ef2:	200f      	movs	r0, #15
 8000ef4:	f7ff f97e 	bl	80001f4 <HAL_InitTick>
  
  return HAL_OK;
 8000ef8:	2000      	movs	r0, #0
}
 8000efa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000efe:	bf00      	nop
 8000f00:	40022000 	.word	0x40022000
 8000f04:	40021000 	.word	0x40021000
 8000f08:	08002f5c 	.word	0x08002f5c
 8000f0c:	20000000 	.word	0x20000000

08000f10 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8000f10:	4b01      	ldr	r3, [pc, #4]	; (8000f18 <HAL_RCC_GetHCLKFreq+0x8>)
 8000f12:	6818      	ldr	r0, [r3, #0]
 8000f14:	4770      	bx	lr
 8000f16:	bf00      	nop
 8000f18:	20000000 	.word	0x20000000

08000f1c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8000f1c:	4b08      	ldr	r3, [pc, #32]	; (8000f40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8000f1e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000f22:	685b      	ldr	r3, [r3, #4]
 8000f24:	fa92 f2a2 	rbit	r2, r2
 8000f28:	fab2 f282 	clz	r2, r2
 8000f2c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000f30:	40d3      	lsrs	r3, r2
 8000f32:	4a04      	ldr	r2, [pc, #16]	; (8000f44 <HAL_RCC_GetPCLK1Freq+0x28>)
 8000f34:	5cd3      	ldrb	r3, [r2, r3]
 8000f36:	4a04      	ldr	r2, [pc, #16]	; (8000f48 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8000f38:	6810      	ldr	r0, [r2, #0]
}    
 8000f3a:	40d8      	lsrs	r0, r3
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop
 8000f40:	40021000 	.word	0x40021000
 8000f44:	08002f6c 	.word	0x08002f6c
 8000f48:	20000000 	.word	0x20000000

08000f4c <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8000f4c:	4b08      	ldr	r3, [pc, #32]	; (8000f70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8000f4e:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000f52:	685b      	ldr	r3, [r3, #4]
 8000f54:	fa92 f2a2 	rbit	r2, r2
 8000f58:	fab2 f282 	clz	r2, r2
 8000f5c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8000f60:	40d3      	lsrs	r3, r2
 8000f62:	4a04      	ldr	r2, [pc, #16]	; (8000f74 <HAL_RCC_GetPCLK2Freq+0x28>)
 8000f64:	5cd3      	ldrb	r3, [r2, r3]
 8000f66:	4a04      	ldr	r2, [pc, #16]	; (8000f78 <HAL_RCC_GetPCLK2Freq+0x2c>)
 8000f68:	6810      	ldr	r0, [r2, #0]
} 
 8000f6a:	40d8      	lsrs	r0, r3
 8000f6c:	4770      	bx	lr
 8000f6e:	bf00      	nop
 8000f70:	40021000 	.word	0x40021000
 8000f74:	08002f6c 	.word	0x08002f6c
 8000f78:	20000000 	.word	0x20000000

08000f7c <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8000f7c:	6803      	ldr	r3, [r0, #0]
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8000f7e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8000f82:	4605      	mov	r5, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8000f84:	07d8      	lsls	r0, r3, #31
 8000f86:	d564      	bpl.n	8001052 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8000f88:	4c39      	ldr	r4, [pc, #228]	; (8001070 <HAL_RCCEx_PeriphCLKConfig+0xf4>)
    
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f8a:	4e3a      	ldr	r6, [pc, #232]	; (8001074 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8000f8c:	69e3      	ldr	r3, [r4, #28]
 8000f8e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f92:	61e3      	str	r3, [r4, #28]
 8000f94:	69e3      	ldr	r3, [r4, #28]
 8000f96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f9a:	9301      	str	r3, [sp, #4]
 8000f9c:	9b01      	ldr	r3, [sp, #4]
    
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f9e:	6833      	ldr	r3, [r6, #0]
 8000fa0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fa4:	6033      	str	r3, [r6, #0]
    
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8000fa6:	f7ff f951 	bl	800024c <HAL_GetTick>
 8000faa:	4607      	mov	r7, r0
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8000fac:	6833      	ldr	r3, [r6, #0]
 8000fae:	05d9      	lsls	r1, r3, #23
 8000fb0:	d406      	bmi.n	8000fc0 <HAL_RCCEx_PeriphCLKConfig+0x44>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000fb2:	f7ff f94b 	bl	800024c <HAL_GetTick>
 8000fb6:	1bc0      	subs	r0, r0, r7
 8000fb8:	2864      	cmp	r0, #100	; 0x64
 8000fba:	d9f7      	bls.n	8000fac <HAL_RCCEx_PeriphCLKConfig+0x30>
      {
        return HAL_TIMEOUT;
 8000fbc:	2003      	movs	r0, #3
 8000fbe:	e054      	b.n	800106a <HAL_RCCEx_PeriphCLKConfig+0xee>
      }      
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8000fc0:	6a23      	ldr	r3, [r4, #32]
 8000fc2:	482b      	ldr	r0, [pc, #172]	; (8001070 <HAL_RCCEx_PeriphCLKConfig+0xf4>)
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8000fc4:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8000fc8:	d106      	bne.n	8000fd8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8000fca:	6a23      	ldr	r3, [r4, #32]
 8000fcc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8000fd0:	686b      	ldr	r3, [r5, #4]
 8000fd2:	4313      	orrs	r3, r2
 8000fd4:	6223      	str	r3, [r4, #32]
 8000fd6:	e03c      	b.n	8001052 <HAL_RCCEx_PeriphCLKConfig+0xd6>
      }      
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8000fd8:	686a      	ldr	r2, [r5, #4]
 8000fda:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8000fde:	4293      	cmp	r3, r2
 8000fe0:	d0f3      	beq.n	8000fca <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000fe2:	6a01      	ldr	r1, [r0, #32]
 8000fe4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000fe8:	f421 7740 	bic.w	r7, r1, #768	; 0x300
 8000fec:	fa93 f2a3 	rbit	r2, r3
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8000ff0:	fab2 f282 	clz	r2, r2
 8000ff4:	4e20      	ldr	r6, [pc, #128]	; (8001078 <HAL_RCCEx_PeriphCLKConfig+0xfc>)
 8000ff6:	f04f 0e01 	mov.w	lr, #1
 8000ffa:	f846 e022 	str.w	lr, [r6, r2, lsl #2]
 8000ffe:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001002:	fab3 f383 	clz	r3, r3
 8001006:	2200      	movs	r2, #0
 8001008:	f846 2023 	str.w	r2, [r6, r3, lsl #2]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800100c:	07ca      	lsls	r2, r1, #31
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
      __HAL_RCC_BACKUPRESET_RELEASE();
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800100e:	6207      	str	r7, [r0, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001010:	d5db      	bpl.n	8000fca <HAL_RCCEx_PeriphCLKConfig+0x4e>
      {
        /* Get timeout */
        tickstart = HAL_GetTick();
 8001012:	f7ff f91b 	bl	800024c <HAL_GetTick>
 8001016:	2602      	movs	r6, #2
 8001018:	4680      	mov	r8, r0
 800101a:	4637      	mov	r7, r6
      
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800101c:	f241 3988 	movw	r9, #5000	; 0x1388
 8001020:	fa96 f3a6 	rbit	r3, r6
 8001024:	fa96 f3a6 	rbit	r3, r6
      {
        /* Get timeout */
        tickstart = HAL_GetTick();
      
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001028:	b10b      	cbz	r3, 800102e <HAL_RCCEx_PeriphCLKConfig+0xb2>
 800102a:	6a22      	ldr	r2, [r4, #32]
 800102c:	e000      	b.n	8001030 <HAL_RCCEx_PeriphCLKConfig+0xb4>
 800102e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001030:	fa97 f3a7 	rbit	r3, r7
 8001034:	fab3 f383 	clz	r3, r3
 8001038:	f003 031f 	and.w	r3, r3, #31
 800103c:	fa22 f303 	lsr.w	r3, r2, r3
 8001040:	07db      	lsls	r3, r3, #31
 8001042:	d4c2      	bmi.n	8000fca <HAL_RCCEx_PeriphCLKConfig+0x4e>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001044:	f7ff f902 	bl	800024c <HAL_GetTick>
 8001048:	ebc8 0000 	rsb	r0, r8, r0
 800104c:	4548      	cmp	r0, r9
 800104e:	d9e7      	bls.n	8001020 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8001050:	e7b4      	b.n	8000fbc <HAL_RCCEx_PeriphCLKConfig+0x40>
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001052:	6828      	ldr	r0, [r5, #0]
 8001054:	f010 0002 	ands.w	r0, r0, #2
 8001058:	d007      	beq.n	800106a <HAL_RCCEx_PeriphCLKConfig+0xee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800105a:	4905      	ldr	r1, [pc, #20]	; (8001070 <HAL_RCCEx_PeriphCLKConfig+0xf4>)
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800105c:	2000      	movs	r0, #0
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800105e:	684b      	ldr	r3, [r1, #4]
 8001060:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001064:	68ab      	ldr	r3, [r5, #8]
 8001066:	4313      	orrs	r3, r2
 8001068:	604b      	str	r3, [r1, #4]
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
}
 800106a:	b003      	add	sp, #12
 800106c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001070:	40021000 	.word	0x40021000
 8001074:	40007000 	.word	0x40007000
 8001078:	42420400 	.word	0x42420400

0800107c <UART_SetConfig>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800107c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001080:	6806      	ldr	r6, [r0, #0]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode ;
  MODIFY_REG(huart->Instance->CR1, 
 8001082:	6881      	ldr	r1, [r0, #8]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001084:	6933      	ldr	r3, [r6, #16]
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001086:	4681      	mov	r9, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001088:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800108c:	68c3      	ldr	r3, [r0, #12]
 800108e:	2419      	movs	r4, #25
 8001090:	4313      	orrs	r3, r2
 8001092:	6133      	str	r3, [r6, #16]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode ;
  MODIFY_REG(huart->Instance->CR1, 
 8001094:	6903      	ldr	r3, [r0, #16]
 8001096:	68f2      	ldr	r2, [r6, #12]
 8001098:	4319      	orrs	r1, r3
 800109a:	6943      	ldr	r3, [r0, #20]
 800109c:	4319      	orrs	r1, r3
 800109e:	f422 53b0 	bic.w	r3, r2, #5632	; 0x1600
 80010a2:	f023 030c 	bic.w	r3, r3, #12
 80010a6:	430b      	orrs	r3, r1
 80010a8:	60f3      	str	r3, [r6, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE), 
             tmpreg);
  
  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80010aa:	6973      	ldr	r3, [r6, #20]
 80010ac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80010b0:	6983      	ldr	r3, [r0, #24]
 80010b2:	4313      	orrs	r3, r2
 80010b4:	6173      	str	r3, [r6, #20]
  
  /*------- UART-associated USART registers setting : BRR Configuration ------*/
  if((huart->Instance == USART1))
 80010b6:	4b3d      	ldr	r3, [pc, #244]	; (80011ac <UART_SetConfig+0x130>)
 80010b8:	429e      	cmp	r6, r3
 80010ba:	d131      	bne.n	8001120 <UART_SetConfig+0xa4>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80010bc:	f7ff ff46 	bl	8000f4c <HAL_RCC_GetPCLK2Freq>
 80010c0:	4360      	muls	r0, r4
 80010c2:	f8d9 7004 	ldr.w	r7, [r9, #4]
 80010c6:	f04f 0864 	mov.w	r8, #100	; 0x64
 80010ca:	00bf      	lsls	r7, r7, #2
 80010cc:	fbb0 f7f7 	udiv	r7, r0, r7
 80010d0:	f7ff ff3c 	bl	8000f4c <HAL_RCC_GetPCLK2Freq>
 80010d4:	4360      	muls	r0, r4
 80010d6:	f8d9 5004 	ldr.w	r5, [r9, #4]
 80010da:	fbb7 f7f8 	udiv	r7, r7, r8
 80010de:	00ad      	lsls	r5, r5, #2
 80010e0:	fbb0 f5f5 	udiv	r5, r0, r5
 80010e4:	f7ff ff32 	bl	8000f4c <HAL_RCC_GetPCLK2Freq>
 80010e8:	4360      	muls	r0, r4
 80010ea:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80010ee:	013f      	lsls	r7, r7, #4
 80010f0:	009b      	lsls	r3, r3, #2
 80010f2:	fbb0 f0f3 	udiv	r0, r0, r3
 80010f6:	fbb0 f0f8 	udiv	r0, r0, r8
 80010fa:	fb08 5510 	mls	r5, r8, r0, r5
 80010fe:	f7ff ff25 	bl	8000f4c <HAL_RCC_GetPCLK2Freq>
 8001102:	012d      	lsls	r5, r5, #4
 8001104:	3532      	adds	r5, #50	; 0x32
 8001106:	fbb5 f5f8 	udiv	r5, r5, r8
 800110a:	4360      	muls	r0, r4
 800110c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8001110:	f005 05f0 	and.w	r5, r5, #240	; 0xf0
 8001114:	0089      	lsls	r1, r1, #2
 8001116:	fbb0 faf1 	udiv	sl, r0, r1
 800111a:	f7ff ff17 	bl	8000f4c <HAL_RCC_GetPCLK2Freq>
 800111e:	e030      	b.n	8001182 <UART_SetConfig+0x106>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001120:	f7ff fefc 	bl	8000f1c <HAL_RCC_GetPCLK1Freq>
 8001124:	4360      	muls	r0, r4
 8001126:	f8d9 7004 	ldr.w	r7, [r9, #4]
 800112a:	f04f 0864 	mov.w	r8, #100	; 0x64
 800112e:	00bf      	lsls	r7, r7, #2
 8001130:	fbb0 f7f7 	udiv	r7, r0, r7
 8001134:	f7ff fef2 	bl	8000f1c <HAL_RCC_GetPCLK1Freq>
 8001138:	4360      	muls	r0, r4
 800113a:	f8d9 5004 	ldr.w	r5, [r9, #4]
 800113e:	fbb7 f7f8 	udiv	r7, r7, r8
 8001142:	00ad      	lsls	r5, r5, #2
 8001144:	fbb0 f5f5 	udiv	r5, r0, r5
 8001148:	f7ff fee8 	bl	8000f1c <HAL_RCC_GetPCLK1Freq>
 800114c:	4360      	muls	r0, r4
 800114e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001152:	013f      	lsls	r7, r7, #4
 8001154:	009b      	lsls	r3, r3, #2
 8001156:	fbb0 f0f3 	udiv	r0, r0, r3
 800115a:	fbb0 f0f8 	udiv	r0, r0, r8
 800115e:	fb08 5510 	mls	r5, r8, r0, r5
 8001162:	f7ff fedb 	bl	8000f1c <HAL_RCC_GetPCLK1Freq>
 8001166:	012d      	lsls	r5, r5, #4
 8001168:	3532      	adds	r5, #50	; 0x32
 800116a:	fbb5 f5f8 	udiv	r5, r5, r8
 800116e:	4360      	muls	r0, r4
 8001170:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8001174:	f005 05f0 	and.w	r5, r5, #240	; 0xf0
 8001178:	0089      	lsls	r1, r1, #2
 800117a:	fbb0 faf1 	udiv	sl, r0, r1
 800117e:	f7ff fecd 	bl	8000f1c <HAL_RCC_GetPCLK1Freq>
 8001182:	4344      	muls	r4, r0
 8001184:	f8d9 0004 	ldr.w	r0, [r9, #4]
 8001188:	0080      	lsls	r0, r0, #2
 800118a:	fbb4 f0f0 	udiv	r0, r4, r0
 800118e:	fbb0 f0f8 	udiv	r0, r0, r8
 8001192:	fb08 a210 	mls	r2, r8, r0, sl
 8001196:	0112      	lsls	r2, r2, #4
 8001198:	3232      	adds	r2, #50	; 0x32
 800119a:	fbb2 f3f8 	udiv	r3, r2, r8
 800119e:	f003 030f 	and.w	r3, r3, #15
 80011a2:	442b      	add	r3, r5
 80011a4:	441f      	add	r7, r3
 80011a6:	60b7      	str	r7, [r6, #8]
 80011a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80011ac:	40013800 	.word	0x40013800

080011b0 <UART_WaitOnFlagUntilTimeout.constprop.1>:
  * @param  Flag: specifies the UART flag to check.
  * @param  Status: The new Flag status (SET or RESET).
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Timeout)
 80011b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80011b2:	4604      	mov	r4, r0
 80011b4:	460e      	mov	r6, r1
 80011b6:	4615      	mov	r5, r2
{
  uint32_t tickstart = 0;

  /* Get tick */ 
  tickstart = HAL_GetTick();
 80011b8:	f7ff f848 	bl	800024c <HAL_GetTick>
 80011bc:	4607      	mov	r7, r0

  /* Wait until flag is set */
  if(Status == RESET)
  {
    while(__HAL_UART_GET_FLAG(huart, Flag) == RESET)
 80011be:	6822      	ldr	r2, [r4, #0]
 80011c0:	6813      	ldr	r3, [r2, #0]
 80011c2:	ea36 0303 	bics.w	r3, r6, r3
 80011c6:	d021      	beq.n	800120c <UART_WaitOnFlagUntilTimeout.constprop.1+0x5c>
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 80011c8:	1c6b      	adds	r3, r5, #1
 80011ca:	d0f9      	beq.n	80011c0 <UART_WaitOnFlagUntilTimeout.constprop.1+0x10>
      {
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 80011cc:	b9c5      	cbnz	r5, 8001200 <UART_WaitOnFlagUntilTimeout.constprop.1+0x50>
        {
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80011ce:	6823      	ldr	r3, [r4, #0]
          huart->State= HAL_UART_STATE_READY;

          /* Process Unlocked */
          __HAL_UNLOCK(huart);

          return HAL_TIMEOUT;
 80011d0:	2003      	movs	r0, #3
      if(Timeout != HAL_MAX_DELAY)
      {
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
        {
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80011d2:	68da      	ldr	r2, [r3, #12]
 80011d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80011d8:	60da      	str	r2, [r3, #12]
          __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80011da:	68da      	ldr	r2, [r3, #12]
 80011dc:	f022 0220 	bic.w	r2, r2, #32
 80011e0:	60da      	str	r2, [r3, #12]
          __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80011e2:	68da      	ldr	r2, [r3, #12]
 80011e4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80011e8:	60da      	str	r2, [r3, #12]
          __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80011ea:	695a      	ldr	r2, [r3, #20]
 80011ec:	f022 0201 	bic.w	r2, r2, #1
 80011f0:	615a      	str	r2, [r3, #20]

          huart->State= HAL_UART_STATE_READY;
 80011f2:	2301      	movs	r3, #1
 80011f4:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80011f8:	2300      	movs	r3, #0
 80011fa:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 80011fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    while(__HAL_UART_GET_FLAG(huart, Flag) == RESET)
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
      {
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8001200:	f7ff f824 	bl	800024c <HAL_GetTick>
 8001204:	1bc0      	subs	r0, r0, r7
 8001206:	4285      	cmp	r5, r0
 8001208:	d2d9      	bcs.n	80011be <UART_WaitOnFlagUntilTimeout.constprop.1+0xe>
 800120a:	e7e0      	b.n	80011ce <UART_WaitOnFlagUntilTimeout.constprop.1+0x1e>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 800120c:	2000      	movs	r0, #0
}
 800120e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001210 <HAL_UART_Init>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001210:	b510      	push	{r4, lr}
  /* Check the UART handle allocation */
  if(huart == NULL)
 8001212:	4604      	mov	r4, r0
 8001214:	b330      	cbz	r0, 8001264 <HAL_UART_Init+0x54>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->State == HAL_UART_STATE_RESET)
 8001216:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800121a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800121e:	b91b      	cbnz	r3, 8001228 <HAL_UART_Init+0x18>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001220:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8001224:	f001 fcd2 	bl	8002bcc <HAL_UART_MspInit>
  }

  huart->State = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001228:	6822      	ldr	r2, [r4, #0]
    
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
  }

  huart->State = HAL_UART_STATE_BUSY;
 800122a:	2302      	movs	r3, #2
 800122c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001230:	68d3      	ldr	r3, [r2, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001232:	4620      	mov	r0, r4
  }

  huart->State = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001234:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001238:	60d3      	str	r3, [r2, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800123a:	f7ff ff1f 	bl	800107c <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800123e:	6823      	ldr	r3, [r4, #0]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001240:	2000      	movs	r0, #0
  UART_SetConfig(huart);
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001242:	691a      	ldr	r2, [r3, #16]
 8001244:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001248:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800124a:	695a      	ldr	r2, [r3, #20]
 800124c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001250:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001252:	68da      	ldr	r2, [r3, #12]
 8001254:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001258:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
  huart->State= HAL_UART_STATE_READY;
 800125a:	2301      	movs	r3, #1
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800125c:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->State= HAL_UART_STATE_READY;
 800125e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  
  return HAL_OK;
 8001262:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if(huart == NULL)
  {
    return HAL_ERROR;
 8001264:	2001      	movs	r0, #1
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
  huart->State= HAL_UART_STATE_READY;
  
  return HAL_OK;
}
 8001266:	bd10      	pop	{r4, pc}

08001268 <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001268:	b570      	push	{r4, r5, r6, lr}
 800126a:	460d      	mov	r5, r1
  uint16_t* tmp;
  uint32_t tmp_state = 0;
  
  tmp_state = huart->State;
 800126c:	f890 1039 	ldrb.w	r1, [r0, #57]	; 0x39
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001270:	4604      	mov	r4, r0
  uint16_t* tmp;
  uint32_t tmp_state = 0;
  
  tmp_state = huart->State;
 8001272:	b2c9      	uxtb	r1, r1
  if((tmp_state == HAL_UART_STATE_READY) || (tmp_state == HAL_UART_STATE_BUSY_RX))
 8001274:	2901      	cmp	r1, #1
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001276:	461e      	mov	r6, r3
  uint16_t* tmp;
  uint32_t tmp_state = 0;
  
  tmp_state = huart->State;
  if((tmp_state == HAL_UART_STATE_READY) || (tmp_state == HAL_UART_STATE_BUSY_RX))
 8001278:	d001      	beq.n	800127e <HAL_UART_Transmit+0x16>
 800127a:	2922      	cmp	r1, #34	; 0x22
 800127c:	d14e      	bne.n	800131c <HAL_UART_Transmit+0xb4>
  {
    if((pData == NULL) || (Size == 0))
 800127e:	2d00      	cmp	r5, #0
 8001280:	d04a      	beq.n	8001318 <HAL_UART_Transmit+0xb0>
 8001282:	2a00      	cmp	r2, #0
 8001284:	d048      	beq.n	8001318 <HAL_UART_Transmit+0xb0>
    {
      return  HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001286:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 800128a:	2b01      	cmp	r3, #1
 800128c:	d046      	beq.n	800131c <HAL_UART_Transmit+0xb4>
 800128e:	2301      	movs	r3, #1
 8001290:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001294:	2300      	movs	r3, #0
 8001296:	63e3      	str	r3, [r4, #60]	; 0x3c
    /* Check if a non-blocking receive process is ongoing or not */
    if(huart->State == HAL_UART_STATE_BUSY_RX) 
 8001298:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
    else
    {
      huart->State = HAL_UART_STATE_BUSY_TX;
    }

    huart->TxXferSize = Size;
 800129c:	84a2      	strh	r2, [r4, #36]	; 0x24
    /* Process Locked */
    __HAL_LOCK(huart);

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    /* Check if a non-blocking receive process is ongoing or not */
    if(huart->State == HAL_UART_STATE_BUSY_RX) 
 800129e:	2b22      	cmp	r3, #34	; 0x22
    {
      huart->State = HAL_UART_STATE_BUSY_TX_RX;
 80012a0:	bf0c      	ite	eq
 80012a2:	2332      	moveq	r3, #50	; 0x32
    }
    else
    {
      huart->State = HAL_UART_STATE_BUSY_TX;
 80012a4:	2312      	movne	r3, #18
 80012a6:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    }

    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
 80012aa:	84e2      	strh	r2, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0)
 80012ac:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 80012ae:	b302      	cbz	r2, 80012f2 <HAL_UART_Transmit+0x8a>
    {
      huart->TxXferCount--;
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80012b0:	68a3      	ldr	r3, [r4, #8]

    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
    while(huart->TxXferCount > 0)
    {
      huart->TxXferCount--;
 80012b2:	3a01      	subs	r2, #1
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80012b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000

    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
    while(huart->TxXferCount > 0)
    {
      huart->TxXferCount--;
 80012b8:	84e2      	strh	r2, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, Timeout) != HAL_OK)
 80012ba:	f04f 0180 	mov.w	r1, #128	; 0x80
 80012be:	4632      	mov	r2, r6
 80012c0:	4620      	mov	r0, r4
    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
    while(huart->TxXferCount > 0)
    {
      huart->TxXferCount--;
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80012c2:	d10d      	bne.n	80012e0 <HAL_UART_Transmit+0x78>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, Timeout) != HAL_OK)
 80012c4:	f7ff ff74 	bl	80011b0 <UART_WaitOnFlagUntilTimeout.constprop.1>
 80012c8:	b108      	cbz	r0, 80012ce <HAL_UART_Transmit+0x66>
        {
          return HAL_TIMEOUT;
 80012ca:	2003      	movs	r0, #3
 80012cc:	bd70      	pop	{r4, r5, r6, pc}
        }
        tmp = (uint16_t*) pData;
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80012ce:	882b      	ldrh	r3, [r5, #0]
 80012d0:	6822      	ldr	r2, [r4, #0]
 80012d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80012d6:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 80012d8:	6923      	ldr	r3, [r4, #16]
 80012da:	b943      	cbnz	r3, 80012ee <HAL_UART_Transmit+0x86>
        {
          pData +=2;
 80012dc:	3502      	adds	r5, #2
 80012de:	e7e5      	b.n	80012ac <HAL_UART_Transmit+0x44>
          pData +=1;
        }
      } 
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, Timeout) != HAL_OK)
 80012e0:	f7ff ff66 	bl	80011b0 <UART_WaitOnFlagUntilTimeout.constprop.1>
 80012e4:	2800      	cmp	r0, #0
 80012e6:	d1f0      	bne.n	80012ca <HAL_UART_Transmit+0x62>
        {
          return HAL_TIMEOUT;
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80012e8:	6823      	ldr	r3, [r4, #0]
 80012ea:	782a      	ldrb	r2, [r5, #0]
 80012ec:	605a      	str	r2, [r3, #4]
 80012ee:	3501      	adds	r5, #1
 80012f0:	e7dc      	b.n	80012ac <HAL_UART_Transmit+0x44>
      }
    }

    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, Timeout) != HAL_OK)
 80012f2:	4632      	mov	r2, r6
 80012f4:	2140      	movs	r1, #64	; 0x40
 80012f6:	4620      	mov	r0, r4
 80012f8:	f7ff ff5a 	bl	80011b0 <UART_WaitOnFlagUntilTimeout.constprop.1>
 80012fc:	2800      	cmp	r0, #0
 80012fe:	d1e4      	bne.n	80012ca <HAL_UART_Transmit+0x62>
    { 
      return HAL_TIMEOUT;
    }

    /* Check if a non-blocking receive process is ongoing or not */
    if(huart->State == HAL_UART_STATE_BUSY_TX_RX) 
 8001300:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 8001304:	2b32      	cmp	r3, #50	; 0x32
    {
      huart->State = HAL_UART_STATE_BUSY_RX;
 8001306:	bf0c      	ite	eq
 8001308:	2322      	moveq	r3, #34	; 0x22
    }
    else
    {
      huart->State = HAL_UART_STATE_READY;
 800130a:	2301      	movne	r3, #1
 800130c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001310:	2300      	movs	r3, #0
 8001312:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38

    return HAL_OK;
 8001316:	bd70      	pop	{r4, r5, r6, pc}
  tmp_state = huart->State;
  if((tmp_state == HAL_UART_STATE_READY) || (tmp_state == HAL_UART_STATE_BUSY_RX))
  {
    if((pData == NULL) || (Size == 0))
    {
      return  HAL_ERROR;
 8001318:	2001      	movs	r0, #1
 800131a:	bd70      	pop	{r4, r5, r6, pc}

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 800131c:	2002      	movs	r0, #2
  }
}
 800131e:	bd70      	pop	{r4, r5, r6, pc}

08001320 <HAL_UART_Transmit_IT>:
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  uint32_t tmp_state = 0;

  tmp_state = huart->State;
 8001320:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001324:	b2db      	uxtb	r3, r3
  if((tmp_state == HAL_UART_STATE_READY) || (tmp_state == HAL_UART_STATE_BUSY_RX))
 8001326:	2b01      	cmp	r3, #1
 8001328:	d001      	beq.n	800132e <HAL_UART_Transmit_IT+0xe>
 800132a:	2b22      	cmp	r3, #34	; 0x22
 800132c:	d120      	bne.n	8001370 <HAL_UART_Transmit_IT+0x50>
  {
    if((pData == NULL ) || (Size == 0))
 800132e:	b1e9      	cbz	r1, 800136c <HAL_UART_Transmit_IT+0x4c>
 8001330:	b1e2      	cbz	r2, 800136c <HAL_UART_Transmit_IT+0x4c>
    {
      return HAL_ERROR;
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 8001332:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001336:	2b01      	cmp	r3, #1
 8001338:	d01a      	beq.n	8001370 <HAL_UART_Transmit_IT+0x50>
 800133a:	2301      	movs	r3, #1
 800133c:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    
    huart->pTxBuffPtr = pData;
    huart->TxXferSize = Size;
    huart->TxXferCount = Size;

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001340:	2300      	movs	r3, #0
 8001342:	63c3      	str	r3, [r0, #60]	; 0x3c
    
    /* Process Locked */
    __HAL_LOCK(huart);
    
    huart->pTxBuffPtr = pData;
    huart->TxXferSize = Size;
 8001344:	8482      	strh	r2, [r0, #36]	; 0x24
    huart->TxXferCount = Size;
 8001346:	84c2      	strh	r2, [r0, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    /* Check if a receive process is ongoing or not */
    if(huart->State == HAL_UART_STATE_BUSY_RX) 
 8001348:	f890 2039 	ldrb.w	r2, [r0, #57]	; 0x39
    {
      huart->State = HAL_UART_STATE_BUSY_TX;
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800134c:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->TxXferSize = Size;
    huart->TxXferCount = Size;

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    /* Check if a receive process is ongoing or not */
    if(huart->State == HAL_UART_STATE_BUSY_RX) 
 8001350:	2a22      	cmp	r2, #34	; 0x22
    {
      huart->State = HAL_UART_STATE_BUSY_TX_RX;
 8001352:	bf0c      	ite	eq
 8001354:	2232      	moveq	r2, #50	; 0x32
    }
    else
    {
      huart->State = HAL_UART_STATE_BUSY_TX;
 8001356:	2212      	movne	r2, #18
 8001358:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800135c:	6802      	ldr	r2, [r0, #0]
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
    
    huart->pTxBuffPtr = pData;
 800135e:	6201      	str	r1, [r0, #32]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8001360:	68d3      	ldr	r3, [r2, #12]
    
    return HAL_OK;
 8001362:	2000      	movs	r0, #0

    /* Process Unlocked */
    __HAL_UNLOCK(huart);

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8001364:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001368:	60d3      	str	r3, [r2, #12]
    
    return HAL_OK;
 800136a:	4770      	bx	lr
  tmp_state = huart->State;
  if((tmp_state == HAL_UART_STATE_READY) || (tmp_state == HAL_UART_STATE_BUSY_RX))
  {
    if((pData == NULL ) || (Size == 0))
    {
      return HAL_ERROR;
 800136c:	2001      	movs	r0, #1
 800136e:	4770      	bx	lr
    
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8001370:	2002      	movs	r0, #2
  }
}
 8001372:	4770      	bx	lr

08001374 <HAL_UART_Receive_IT>:
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  uint32_t tmp_state = 0;
  
  tmp_state = huart->State;
 8001374:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001378:	b2db      	uxtb	r3, r3
  if((tmp_state == HAL_UART_STATE_READY) || (tmp_state == HAL_UART_STATE_BUSY_TX))
 800137a:	2b01      	cmp	r3, #1
 800137c:	d001      	beq.n	8001382 <HAL_UART_Receive_IT+0xe>
 800137e:	2b12      	cmp	r3, #18
 8001380:	d128      	bne.n	80013d4 <HAL_UART_Receive_IT+0x60>
  {
    if((pData == NULL ) || (Size == 0))
 8001382:	b329      	cbz	r1, 80013d0 <HAL_UART_Receive_IT+0x5c>
 8001384:	b322      	cbz	r2, 80013d0 <HAL_UART_Receive_IT+0x5c>
    {
      return HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001386:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800138a:	2b01      	cmp	r3, #1
 800138c:	d022      	beq.n	80013d4 <HAL_UART_Receive_IT+0x60>
 800138e:	2301      	movs	r3, #1
 8001390:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38

    huart->pRxBuffPtr = pData;
    huart->RxXferSize = Size;
    huart->RxXferCount = Size;

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001394:	2300      	movs	r3, #0
 8001396:	63c3      	str	r3, [r0, #60]	; 0x3c

    /* Process Locked */
    __HAL_LOCK(huart);

    huart->pRxBuffPtr = pData;
    huart->RxXferSize = Size;
 8001398:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->RxXferCount = Size;
 800139a:	85c2      	strh	r2, [r0, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    /* Check if a transmit process is ongoing or not */
    if(huart->State == HAL_UART_STATE_BUSY_TX)
 800139c:	f890 2039 	ldrb.w	r2, [r0, #57]	; 0x39
    {
      huart->State = HAL_UART_STATE_BUSY_RX;
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80013a0:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->RxXferSize = Size;
    huart->RxXferCount = Size;

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    /* Check if a transmit process is ongoing or not */
    if(huart->State == HAL_UART_STATE_BUSY_TX)
 80013a4:	2a12      	cmp	r2, #18

    /* Process Unlocked */
    __HAL_UNLOCK(huart);

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80013a6:	6803      	ldr	r3, [r0, #0]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    /* Check if a transmit process is ongoing or not */
    if(huart->State == HAL_UART_STATE_BUSY_TX)
    {
      huart->State = HAL_UART_STATE_BUSY_TX_RX;
 80013a8:	bf0c      	ite	eq
 80013aa:	2232      	moveq	r2, #50	; 0x32
    }
    else
    {
      huart->State = HAL_UART_STATE_BUSY_RX;
 80013ac:	2222      	movne	r2, #34	; 0x22
 80013ae:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80013b2:	68da      	ldr	r2, [r3, #12]
    }

    /* Process Locked */
    __HAL_LOCK(huart);

    huart->pRxBuffPtr = pData;
 80013b4:	6281      	str	r1, [r0, #40]	; 0x28

    /* Process Unlocked */
    __HAL_UNLOCK(huart);

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80013b6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80013ba:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80013bc:	695a      	ldr	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);

    return HAL_OK;
 80013be:	2000      	movs	r0, #0

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80013c0:	f042 0201 	orr.w	r2, r2, #1
 80013c4:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80013c6:	68da      	ldr	r2, [r3, #12]
 80013c8:	f042 0220 	orr.w	r2, r2, #32
 80013cc:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80013ce:	4770      	bx	lr
  tmp_state = huart->State;
  if((tmp_state == HAL_UART_STATE_READY) || (tmp_state == HAL_UART_STATE_BUSY_TX))
  {
    if((pData == NULL ) || (Size == 0))
    {
      return HAL_ERROR;
 80013d0:	2001      	movs	r0, #1
 80013d2:	4770      	bx	lr

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 80013d4:	2002      	movs	r0, #2
  }
}
 80013d6:	4770      	bx	lr

080013d8 <HAL_UART_TxCpltCallback>:
 80013d8:	4770      	bx	lr

080013da <HAL_UART_ErrorCallback>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80013da:	4770      	bx	lr

080013dc <HAL_UART_IRQHandler>:
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
  uint32_t tmp_flag = 0, tmp_it_source = 0;

  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_PE);
 80013dc:	6802      	ldr	r2, [r0, #0]
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80013de:	b513      	push	{r0, r1, r4, lr}
  uint32_t tmp_flag = 0, tmp_it_source = 0;

  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_PE);
 80013e0:	6811      	ldr	r1, [r2, #0]
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80013e2:	4604      	mov	r4, r0
  uint32_t tmp_flag = 0, tmp_it_source = 0;

  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_PE);
  tmp_it_source = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_PE);  
  /* UART parity error interrupt occurred ------------------------------------*/
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 80013e4:	07c9      	lsls	r1, r1, #31
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
  uint32_t tmp_flag = 0, tmp_it_source = 0;

  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_PE);
  tmp_it_source = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_PE);  
 80013e6:	68d3      	ldr	r3, [r2, #12]
  /* UART parity error interrupt occurred ------------------------------------*/
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 80013e8:	d505      	bpl.n	80013f6 <HAL_UART_IRQHandler+0x1a>
 80013ea:	05db      	lsls	r3, r3, #23
  { 
    huart->ErrorCode |= HAL_UART_ERROR_PE;
 80013ec:	bf42      	ittt	mi
 80013ee:	6bc3      	ldrmi	r3, [r0, #60]	; 0x3c
 80013f0:	f043 0301 	orrmi.w	r3, r3, #1
 80013f4:	63c3      	strmi	r3, [r0, #60]	; 0x3c
  }
  
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_FE);
 80013f6:	6811      	ldr	r1, [r2, #0]
  tmp_it_source = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR);
 80013f8:	6953      	ldr	r3, [r2, #20]
  /* UART frame error interrupt occurred -------------------------------------*/
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 80013fa:	0788      	lsls	r0, r1, #30
  { 
    huart->ErrorCode |= HAL_UART_ERROR_PE;
  }
  
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_FE);
  tmp_it_source = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR);
 80013fc:	f003 0301 	and.w	r3, r3, #1
  /* UART frame error interrupt occurred -------------------------------------*/
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 8001400:	d504      	bpl.n	800140c <HAL_UART_IRQHandler+0x30>
 8001402:	b11b      	cbz	r3, 800140c <HAL_UART_IRQHandler+0x30>
  { 
    huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001404:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8001406:	f041 0104 	orr.w	r1, r1, #4
 800140a:	63e1      	str	r1, [r4, #60]	; 0x3c
  }
  
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_NE);
 800140c:	6811      	ldr	r1, [r2, #0]
  /* UART noise error interrupt occurred -------------------------------------*/
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 800140e:	0749      	lsls	r1, r1, #29
 8001410:	d504      	bpl.n	800141c <HAL_UART_IRQHandler+0x40>
 8001412:	b11b      	cbz	r3, 800141c <HAL_UART_IRQHandler+0x40>
  { 
    huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001414:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8001416:	f041 0102 	orr.w	r1, r1, #2
 800141a:	63e1      	str	r1, [r4, #60]	; 0x3c
  }
  
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_ORE);
 800141c:	6811      	ldr	r1, [r2, #0]
  /* UART Over-Run interrupt occurred ----------------------------------------*/
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 800141e:	0708      	lsls	r0, r1, #28
 8001420:	d504      	bpl.n	800142c <HAL_UART_IRQHandler+0x50>
 8001422:	b11b      	cbz	r3, 800142c <HAL_UART_IRQHandler+0x50>
  { 
    huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001424:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001426:	f043 0308 	orr.w	r3, r3, #8
 800142a:	63e3      	str	r3, [r4, #60]	; 0x3c
  }
  
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE);
 800142c:	6811      	ldr	r1, [r2, #0]
  tmp_it_source = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_RXNE);
 800142e:	68d3      	ldr	r3, [r2, #12]
  /* UART in mode Receiver ---------------------------------------------------*/
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 8001430:	0689      	lsls	r1, r1, #26
 8001432:	d542      	bpl.n	80014ba <HAL_UART_IRQHandler+0xde>
 8001434:	0698      	lsls	r0, r3, #26
 8001436:	d540      	bpl.n	80014ba <HAL_UART_IRQHandler+0xde>
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;
  uint32_t tmp_state = 0;
  
  tmp_state = huart->State; 
 8001438:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
  if((tmp_state == HAL_UART_STATE_BUSY_RX) || (tmp_state == HAL_UART_STATE_BUSY_TX_RX))
 800143c:	f003 03ef 	and.w	r3, r3, #239	; 0xef
 8001440:	2b22      	cmp	r3, #34	; 0x22
 8001442:	d13a      	bne.n	80014ba <HAL_UART_IRQHandler+0xde>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001444:	68a3      	ldr	r3, [r4, #8]
 8001446:	6921      	ldr	r1, [r4, #16]
 8001448:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800144c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800144e:	d10b      	bne.n	8001468 <HAL_UART_IRQHandler+0x8c>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
      if(huart->Init.Parity == UART_PARITY_NONE)
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001450:	6852      	ldr	r2, [r2, #4]
  if((tmp_state == HAL_UART_STATE_BUSY_RX) || (tmp_state == HAL_UART_STATE_BUSY_TX_RX))
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
      if(huart->Init.Parity == UART_PARITY_NONE)
 8001452:	b921      	cbnz	r1, 800145e <HAL_UART_IRQHandler+0x82>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001454:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001458:	f823 2b02 	strh.w	r2, [r3], #2
 800145c:	e002      	b.n	8001464 <HAL_UART_IRQHandler+0x88>
        huart->pRxBuffPtr += 2;
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800145e:	b2d2      	uxtb	r2, r2
 8001460:	f823 2b01 	strh.w	r2, [r3], #1
        huart->pRxBuffPtr += 1;
 8001464:	62a3      	str	r3, [r4, #40]	; 0x28
 8001466:	e00a      	b.n	800147e <HAL_UART_IRQHandler+0xa2>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8001468:	b919      	cbnz	r1, 8001472 <HAL_UART_IRQHandler+0x96>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800146a:	1c59      	adds	r1, r3, #1
 800146c:	62a1      	str	r1, [r4, #40]	; 0x28
 800146e:	6852      	ldr	r2, [r2, #4]
 8001470:	e004      	b.n	800147c <HAL_UART_IRQHandler+0xa0>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001472:	6852      	ldr	r2, [r2, #4]
 8001474:	1c59      	adds	r1, r3, #1
 8001476:	62a1      	str	r1, [r4, #40]	; 0x28
 8001478:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800147c:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0)
 800147e:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 8001480:	3b01      	subs	r3, #1
 8001482:	b29b      	uxth	r3, r3
 8001484:	85e3      	strh	r3, [r4, #46]	; 0x2e
 8001486:	b9c3      	cbnz	r3, 80014ba <HAL_UART_IRQHandler+0xde>
    {
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001488:	6823      	ldr	r3, [r4, #0]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);

        huart->State = HAL_UART_STATE_READY;
      }
      HAL_UART_RxCpltCallback(huart);
 800148a:	4620      	mov	r0, r4
      }
    }

    if(--huart->RxXferCount == 0)
    {
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800148c:	68da      	ldr	r2, [r3, #12]
 800148e:	f022 0220 	bic.w	r2, r2, #32
 8001492:	60da      	str	r2, [r3, #12]

      /* Check if a transmit process is ongoing or not */
      if(huart->State == HAL_UART_STATE_BUSY_TX_RX) 
 8001494:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8001498:	2a32      	cmp	r2, #50	; 0x32
        huart->State = HAL_UART_STATE_BUSY_TX;
      }
      else
      {
        /* Disable the UART Parity Error Interrupt */
        __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800149a:	bf17      	itett	ne
 800149c:	68da      	ldrne	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);

      /* Check if a transmit process is ongoing or not */
      if(huart->State == HAL_UART_STATE_BUSY_TX_RX) 
      {
        huart->State = HAL_UART_STATE_BUSY_TX;
 800149e:	2312      	moveq	r3, #18
      }
      else
      {
        /* Disable the UART Parity Error Interrupt */
        __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80014a0:	f422 7280 	bicne.w	r2, r2, #256	; 0x100
 80014a4:	60da      	strne	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80014a6:	bf1f      	itttt	ne
 80014a8:	695a      	ldrne	r2, [r3, #20]
 80014aa:	f022 0201 	bicne.w	r2, r2, #1
 80014ae:	615a      	strne	r2, [r3, #20]

        huart->State = HAL_UART_STATE_READY;
 80014b0:	2301      	movne	r3, #1
 80014b2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
      }
      HAL_UART_RxCpltCallback(huart);
 80014b6:	f001 fae3 	bl	8002a80 <HAL_UART_RxCpltCallback>
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
  { 
    UART_Receive_IT(huart);
  }
  
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_TXE);
 80014ba:	6823      	ldr	r3, [r4, #0]
 80014bc:	6819      	ldr	r1, [r3, #0]
  tmp_it_source = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_TXE);
 80014be:	68da      	ldr	r2, [r3, #12]
  /* UART in mode Transmitter ------------------------------------------------*/
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 80014c0:	0609      	lsls	r1, r1, #24
 80014c2:	d528      	bpl.n	8001516 <HAL_UART_IRQHandler+0x13a>
 80014c4:	0610      	lsls	r0, r2, #24
 80014c6:	d526      	bpl.n	8001516 <HAL_UART_IRQHandler+0x13a>
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;
  uint32_t tmp_state = 0;
  
  tmp_state = huart->State;
 80014c8:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
  if((tmp_state == HAL_UART_STATE_BUSY_TX) || (tmp_state == HAL_UART_STATE_BUSY_TX_RX))
 80014cc:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 80014d0:	2a12      	cmp	r2, #18
 80014d2:	d120      	bne.n	8001516 <HAL_UART_IRQHandler+0x13a>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80014d4:	68a2      	ldr	r2, [r4, #8]
 80014d6:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80014da:	6a22      	ldr	r2, [r4, #32]
 80014dc:	d10a      	bne.n	80014f4 <HAL_UART_IRQHandler+0x118>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80014de:	8811      	ldrh	r1, [r2, #0]
 80014e0:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80014e4:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80014e6:	6921      	ldr	r1, [r4, #16]
 80014e8:	b909      	cbnz	r1, 80014ee <HAL_UART_IRQHandler+0x112>
      {
        huart->pTxBuffPtr += 2;
 80014ea:	3202      	adds	r2, #2
 80014ec:	e000      	b.n	80014f0 <HAL_UART_IRQHandler+0x114>
      }
      else
      {
        huart->pTxBuffPtr += 1;
 80014ee:	3201      	adds	r2, #1
 80014f0:	6222      	str	r2, [r4, #32]
 80014f2:	e003      	b.n	80014fc <HAL_UART_IRQHandler+0x120>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80014f4:	1c51      	adds	r1, r2, #1
 80014f6:	6221      	str	r1, [r4, #32]
 80014f8:	7812      	ldrb	r2, [r2, #0]
 80014fa:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0)
 80014fc:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 80014fe:	3a01      	subs	r2, #1
 8001500:	b292      	uxth	r2, r2
 8001502:	84e2      	strh	r2, [r4, #38]	; 0x26
 8001504:	b93a      	cbnz	r2, 8001516 <HAL_UART_IRQHandler+0x13a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001506:	68da      	ldr	r2, [r3, #12]
 8001508:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800150c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800150e:	68da      	ldr	r2, [r3, #12]
 8001510:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001514:	60da      	str	r2, [r3, #12]
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
  {
    UART_Transmit_IT(huart);
  }

  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_TC);
 8001516:	6819      	ldr	r1, [r3, #0]
  tmp_it_source = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_TC);
 8001518:	68da      	ldr	r2, [r3, #12]
  /* UART in mode Transmitter end --------------------------------------------*/
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 800151a:	0649      	lsls	r1, r1, #25
 800151c:	d510      	bpl.n	8001540 <HAL_UART_IRQHandler+0x164>
 800151e:	0652      	lsls	r2, r2, #25
 8001520:	d50e      	bpl.n	8001540 <HAL_UART_IRQHandler+0x164>
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001522:	68da      	ldr	r2, [r3, #12]
  else
  {
    huart->State = HAL_UART_STATE_READY;
  }
  
  HAL_UART_TxCpltCallback(huart);
 8001524:	4620      	mov	r0, r4
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001526:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800152a:	60da      	str	r2, [r3, #12]
  
  /* Check if a receive process is ongoing or not */
  if(huart->State == HAL_UART_STATE_BUSY_TX_RX) 
 800152c:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 8001530:	2b32      	cmp	r3, #50	; 0x32
  {
    huart->State = HAL_UART_STATE_BUSY_RX;
 8001532:	bf0c      	ite	eq
 8001534:	2322      	moveq	r3, #34	; 0x22
  }
  else
  {
    huart->State = HAL_UART_STATE_READY;
 8001536:	2301      	movne	r3, #1
 8001538:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  }
  
  HAL_UART_TxCpltCallback(huart);
 800153c:	f7ff ff4c 	bl	80013d8 <HAL_UART_TxCpltCallback>
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
  {
    UART_EndTransmit_IT(huart);
  }  

  if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001540:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001542:	b15b      	cbz	r3, 800155c <HAL_UART_IRQHandler+0x180>
  {
    /* Clear all the error flag at once */
    __HAL_UART_CLEAR_PEFLAG(huart);
 8001544:	6823      	ldr	r3, [r4, #0]
    
    /* Set the UART state ready to be able to start again the process */
    huart->State = HAL_UART_STATE_READY;
    
    HAL_UART_ErrorCallback(huart);
 8001546:	4620      	mov	r0, r4
  }  

  if(huart->ErrorCode != HAL_UART_ERROR_NONE)
  {
    /* Clear all the error flag at once */
    __HAL_UART_CLEAR_PEFLAG(huart);
 8001548:	681a      	ldr	r2, [r3, #0]
 800154a:	9201      	str	r2, [sp, #4]
 800154c:	685b      	ldr	r3, [r3, #4]
 800154e:	9301      	str	r3, [sp, #4]
 8001550:	9b01      	ldr	r3, [sp, #4]
    
    /* Set the UART state ready to be able to start again the process */
    huart->State = HAL_UART_STATE_READY;
 8001552:	2301      	movs	r3, #1
 8001554:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    
    HAL_UART_ErrorCallback(huart);
 8001558:	f7ff ff3f 	bl	80013da <HAL_UART_ErrorCallback>
  }  
}
 800155c:	b002      	add	sp, #8
 800155e:	bd10      	pop	{r4, pc}

08001560 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8001560:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 8001562:	f000 fe17 	bl	8002194 <vTaskStartScheduler>
  
  return osOK;
}
 8001566:	2000      	movs	r0, #0
 8001568:	bd08      	pop	{r3, pc}

0800156a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800156a:	b570      	push	{r4, r5, r6, lr}
  TaskHandle_t handle;
  
  
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800156c:	f9b0 4008 	ldrsh.w	r4, [r0, #8]
 8001570:	2500      	movs	r5, #0
/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
  
  if (priority != osPriorityError) {
 8001572:	2c84      	cmp	r4, #132	; 0x84
extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8001574:	bf08      	it	eq
 8001576:	462c      	moveq	r4, r5
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8001578:	b086      	sub	sp, #24
  TaskHandle_t handle;
  
  
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800157a:	8a02      	ldrh	r2, [r0, #16]
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
  
  if (priority != osPriorityError) {
    fpriority += (priority - osPriorityIdle);
 800157c:	bf18      	it	ne
 800157e:	3403      	addne	r4, #3
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8001580:	460b      	mov	r3, r1
  TaskHandle_t handle;
  
  
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001582:	e890 0042 	ldmia.w	r0, {r1, r6}
 8001586:	a805      	add	r0, sp, #20
 8001588:	9001      	str	r0, [sp, #4]
 800158a:	9503      	str	r5, [sp, #12]
 800158c:	9502      	str	r5, [sp, #8]
 800158e:	9400      	str	r4, [sp, #0]
 8001590:	4630      	mov	r0, r6
 8001592:	f000 fd1f 	bl	8001fd4 <xTaskGenericCreate>
 8001596:	2801      	cmp	r0, #1
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              &handle) != pdPASS)  {
    return NULL;
  }
  
  return handle;
 8001598:	bf0c      	ite	eq
 800159a:	9805      	ldreq	r0, [sp, #20]
  
  
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              &handle) != pdPASS)  {
    return NULL;
 800159c:	2000      	movne	r0, #0
  }
  
  return handle;
}
 800159e:	b006      	add	sp, #24
 80015a0:	bd70      	pop	{r4, r5, r6, pc}

080015a2 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80015a2:	b508      	push	{r3, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80015a4:	2800      	cmp	r0, #0
 80015a6:	bf08      	it	eq
 80015a8:	2001      	moveq	r0, #1
 80015aa:	f000 ff25 	bl	80023f8 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80015ae:	2000      	movs	r0, #0
 80015b0:	bd08      	pop	{r3, pc}

080015b2 <osSemaphoreCreate>:
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{
  (void) semaphore_def;
  osSemaphoreId sema;
  
  if (count == 1) {
 80015b2:	2901      	cmp	r1, #1
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{
 80015b4:	b510      	push	{r4, lr}
 80015b6:	4608      	mov	r0, r1
  (void) semaphore_def;
  osSemaphoreId sema;
  
  if (count == 1) {
 80015b8:	d10b      	bne.n	80015d2 <osSemaphoreCreate+0x20>
    vSemaphoreCreateBinary(sema);
 80015ba:	2203      	movs	r2, #3
 80015bc:	2100      	movs	r1, #0
 80015be:	f000 fb4d 	bl	8001c5c <xQueueGenericCreate>
 80015c2:	4604      	mov	r4, r0
 80015c4:	b138      	cbz	r0, 80015d6 <osSemaphoreCreate+0x24>
 80015c6:	2300      	movs	r3, #0
 80015c8:	461a      	mov	r2, r3
 80015ca:	4619      	mov	r1, r3
 80015cc:	f000 fb6c 	bl	8001ca8 <xQueueGenericSend>
 80015d0:	e001      	b.n	80015d6 <osSemaphoreCreate+0x24>
  }

#if (configUSE_COUNTING_SEMAPHORES == 1 )	
  return xSemaphoreCreateCounting(count, 0);
#else
  return NULL;
 80015d2:	2000      	movs	r0, #0
 80015d4:	bd10      	pop	{r4, pc}
 80015d6:	4620      	mov	r0, r4
#endif
}
 80015d8:	bd10      	pop	{r4, pc}

080015da <osMessageCreate>:
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
  (void) thread_id;
  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 80015da:	2200      	movs	r2, #0
 80015dc:	c803      	ldmia	r0, {r0, r1}
 80015de:	f000 bb3d 	b.w	8001c5c <xQueueGenericCreate>
	...

080015e4 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 80015e4:	b5f0      	push	{r4, r5, r6, r7, lr}
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
  event.value.v = 0;
 80015e6:	2600      	movs	r6, #0
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 80015e8:	b085      	sub	sp, #20
 80015ea:	4604      	mov	r4, r0
 80015ec:	4617      	mov	r7, r2
 80015ee:	4608      	mov	r0, r1
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 80015f0:	9103      	str	r1, [sp, #12]
  event.value.v = 0;
 80015f2:	9602      	str	r6, [sp, #8]
 80015f4:	ad01      	add	r5, sp, #4
  
  if (queue_id == NULL) {
 80015f6:	b909      	cbnz	r1, 80015fc <osMessageGet+0x18>
    event.status = osErrorParameter;
 80015f8:	2380      	movs	r3, #128	; 0x80
 80015fa:	e01f      	b.n	800163c <osMessageGet+0x58>
    return event;
  }
  
  taskWoken = pdFALSE;
 80015fc:	9600      	str	r6, [sp, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80015fe:	f3ef 8305 	mrs	r3, IPSR
    if (ticks == 0) {
      ticks = 1;
    }
  }
  
  if (inHandlerMode()) {
 8001602:	b183      	cbz	r3, 8001626 <osMessageGet+0x42>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8001604:	466a      	mov	r2, sp
 8001606:	a902      	add	r1, sp, #8
 8001608:	f000 fc70 	bl	8001eec <xQueueReceiveFromISR>
 800160c:	2801      	cmp	r0, #1
      /* We have mail */
      event.status = osEventMessage;
 800160e:	bf04      	itt	eq
 8001610:	2310      	moveq	r3, #16
 8001612:	9301      	streq	r3, [sp, #4]
    }
    else {
      event.status = osOK;
    }
    portEND_SWITCHING_ISR(taskWoken);
 8001614:	9b00      	ldr	r3, [sp, #0]
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
      /* We have mail */
      event.status = osEventMessage;
    }
    else {
      event.status = osOK;
 8001616:	bf18      	it	ne
 8001618:	9601      	strne	r6, [sp, #4]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800161a:	b183      	cbz	r3, 800163e <osMessageGet+0x5a>
 800161c:	4b0b      	ldr	r3, [pc, #44]	; (800164c <osMessageGet+0x68>)
 800161e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001622:	601a      	str	r2, [r3, #0]
 8001624:	e00b      	b.n	800163e <osMessageGet+0x5a>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8001626:	a902      	add	r1, sp, #8
 8001628:	f000 fbca 	bl	8001dc0 <xQueueGenericReceive>
 800162c:	2801      	cmp	r0, #1
 800162e:	d101      	bne.n	8001634 <osMessageGet+0x50>
      /* We have mail */
      event.status = osEventMessage;
 8001630:	2310      	movs	r3, #16
 8001632:	e003      	b.n	800163c <osMessageGet+0x58>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8001634:	2f00      	cmp	r7, #0
 8001636:	bf0c      	ite	eq
 8001638:	2300      	moveq	r3, #0
 800163a:	2340      	movne	r3, #64	; 0x40
 800163c:	9301      	str	r3, [sp, #4]
    }
  }
  return event;
 800163e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001642:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8001646:	4620      	mov	r0, r4
 8001648:	b005      	add	sp, #20
 800164a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800164c:	e000ed04 	.word	0xe000ed04

08001650 <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 8001650:	b508      	push	{r3, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001652:	f001 f81b 	bl	800268c <xTaskGetSchedulerState>
 8001656:	2801      	cmp	r0, #1
 8001658:	d003      	beq.n	8001662 <osSystickHandler+0x12>
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 800165a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
  {
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
 800165e:	f000 b8e7 	b.w	8001830 <xPortSysTickHandler>
 8001662:	bd08      	pop	{r3, pc}

08001664 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001664:	f100 0308 	add.w	r3, r0, #8
 8001668:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800166a:	f04f 32ff 	mov.w	r2, #4294967295

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800166e:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001670:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001672:	2300      	movs	r3, #0
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001674:	6082      	str	r2, [r0, #8]
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001676:	6003      	str	r3, [r0, #0]
 8001678:	4770      	bx	lr

0800167a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800167a:	2300      	movs	r3, #0
 800167c:	6103      	str	r3, [r0, #16]
 800167e:	4770      	bx	lr

08001680 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8001680:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001682:	689a      	ldr	r2, [r3, #8]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001684:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001686:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001688:	689a      	ldr	r2, [r3, #8]
 800168a:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800168c:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 800168e:	6803      	ldr	r3, [r0, #0]

	pxIndex->pxPrevious->pxNext = pxNewListItem;
	pxIndex->pxPrevious = pxNewListItem;

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001690:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8001692:	3301      	adds	r3, #1
 8001694:	6003      	str	r3, [r0, #0]
 8001696:	4770      	bx	lr

08001698 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001698:	680a      	ldr	r2, [r1, #0]
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800169a:	b530      	push	{r4, r5, lr}
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800169c:	1c53      	adds	r3, r2, #1
 800169e:	d101      	bne.n	80016a4 <vListInsert+0xc>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80016a0:	6903      	ldr	r3, [r0, #16]
 80016a2:	e007      	b.n	80016b4 <vListInsert+0x1c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80016a4:	f100 0308 	add.w	r3, r0, #8
 80016a8:	685c      	ldr	r4, [r3, #4]
 80016aa:	6825      	ldr	r5, [r4, #0]
 80016ac:	42aa      	cmp	r2, r5
 80016ae:	d301      	bcc.n	80016b4 <vListInsert+0x1c>
 80016b0:	4623      	mov	r3, r4
 80016b2:	e7f9      	b.n	80016a8 <vListInsert+0x10>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80016b4:	685a      	ldr	r2, [r3, #4]
 80016b6:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80016b8:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80016ba:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 80016bc:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 80016be:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pxPrevious = pxIterator;
	pxIterator->pxNext = pxNewListItem;

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80016c0:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 80016c2:	3301      	adds	r3, #1
 80016c4:	6003      	str	r3, [r0, #0]
 80016c6:	bd30      	pop	{r4, r5, pc}

080016c8 <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80016c8:	6841      	ldr	r1, [r0, #4]
 80016ca:	6882      	ldr	r2, [r0, #8]

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80016cc:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80016ce:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80016d0:	6882      	ldr	r2, [r0, #8]
 80016d2:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80016d4:	6859      	ldr	r1, [r3, #4]
 80016d6:	4288      	cmp	r0, r1
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80016d8:	bf08      	it	eq
 80016da:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80016dc:	2200      	movs	r2, #0
 80016de:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 80016e0:	6818      	ldr	r0, [r3, #0]
 80016e2:	3801      	subs	r0, #1
 80016e4:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 80016e6:	4770      	bx	lr

080016e8 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80016e8:	4806      	ldr	r0, [pc, #24]	; (8001704 <prvPortStartFirstTask+0x1c>)
 80016ea:	6800      	ldr	r0, [r0, #0]
 80016ec:	6800      	ldr	r0, [r0, #0]
 80016ee:	f380 8808 	msr	MSP, r0
 80016f2:	b662      	cpsie	i
 80016f4:	b661      	cpsie	f
 80016f6:	f3bf 8f4f 	dsb	sy
 80016fa:	f3bf 8f6f 	isb	sy
 80016fe:	df00      	svc	0
 8001700:	bf00      	nop
 8001702:	0000      	.short	0x0000
 8001704:	e000ed08 	.word	0xe000ed08

08001708 <pxPortInitialiseStack>:
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8001708:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 800170c:	e900 000a 	stmdb	r0, {r1, r3}
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8001710:	4b03      	ldr	r3, [pc, #12]	; (8001720 <pxPortInitialiseStack+0x18>)
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8001712:	f840 2c20 	str.w	r2, [r0, #-32]
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8001716:	f840 3c0c 	str.w	r3, [r0, #-12]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
 800171a:	3840      	subs	r0, #64	; 0x40
 800171c:	4770      	bx	lr
 800171e:	bf00      	nop
 8001720:	08001771 	.word	0x08001771

08001724 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8001724:	4b07      	ldr	r3, [pc, #28]	; (8001744 <pxCurrentTCBConst2>)
 8001726:	6819      	ldr	r1, [r3, #0]
 8001728:	6808      	ldr	r0, [r1, #0]
 800172a:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800172e:	f380 8809 	msr	PSP, r0
 8001732:	f3bf 8f6f 	isb	sy
 8001736:	f04f 0000 	mov.w	r0, #0
 800173a:	f380 8811 	msr	BASEPRI, r0
 800173e:	f04e 0e0d 	orr.w	lr, lr, #13
 8001742:	4770      	bx	lr

08001744 <pxCurrentTCBConst2>:
 8001744:	20000d18 	.word	0x20000d18

08001748 <vPortYield>:
/*-----------------------------------------------------------*/

void vPortYield( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8001748:	4b04      	ldr	r3, [pc, #16]	; (800175c <vPortYield+0x14>)
 800174a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800174e:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" );
 8001750:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8001754:	f3bf 8f6f 	isb	sy
 8001758:	4770      	bx	lr
 800175a:	bf00      	nop
 800175c:	e000ed04 	.word	0xe000ed04

08001760 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) uint32_t ulPortSetInterruptMask( void )
{
	__asm volatile														\
 8001760:	f3ef 8011 	mrs	r0, BASEPRI
 8001764:	f04f 0150 	mov.w	r1, #80	; 0x50
 8001768:	f381 8811 	msr	BASEPRI, r1
 800176c:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
 800176e:	2000      	movs	r0, #0

08001770 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8001770:	b508      	push	{r3, lr}
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8001772:	4b05      	ldr	r3, [pc, #20]	; (8001788 <prvTaskExitError+0x18>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	3301      	adds	r3, #1
 8001778:	d002      	beq.n	8001780 <prvTaskExitError+0x10>
 800177a:	f7ff fff1 	bl	8001760 <ulPortSetInterruptMask>
 800177e:	e7fe      	b.n	800177e <prvTaskExitError+0xe>
	portDISABLE_INTERRUPTS();
 8001780:	f7ff ffee 	bl	8001760 <ulPortSetInterruptMask>
 8001784:	e7fe      	b.n	8001784 <prvTaskExitError+0x14>
 8001786:	bf00      	nop
 8001788:	20000004 	.word	0x20000004

0800178c <vPortEnterCritical>:
	__asm volatile( "isb" );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800178c:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
 800178e:	f7ff ffe7 	bl	8001760 <ulPortSetInterruptMask>
	uxCriticalNesting++;
 8001792:	4a09      	ldr	r2, [pc, #36]	; (80017b8 <vPortEnterCritical+0x2c>)
 8001794:	6813      	ldr	r3, [r2, #0]
 8001796:	3301      	adds	r3, #1
 8001798:	6013      	str	r3, [r2, #0]
	__asm volatile( "dsb" );
 800179a:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 800179e:	f3bf 8f6f 	isb	sy
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API 
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80017a2:	2b01      	cmp	r3, #1
 80017a4:	d107      	bne.n	80017b6 <vPortEnterCritical+0x2a>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80017a6:	4b05      	ldr	r3, [pc, #20]	; (80017bc <vPortEnterCritical+0x30>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f013 0fff 	tst.w	r3, #255	; 0xff
 80017ae:	d002      	beq.n	80017b6 <vPortEnterCritical+0x2a>
 80017b0:	f7ff ffd6 	bl	8001760 <ulPortSetInterruptMask>
 80017b4:	e7fe      	b.n	80017b4 <vPortEnterCritical+0x28>
 80017b6:	bd08      	pop	{r3, pc}
 80017b8:	20000004 	.word	0x20000004
 80017bc:	e000ed04 	.word	0xe000ed04

080017c0 <vPortClearInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( uint32_t ulNewMaskValue )
{
	__asm volatile													\
 80017c0:	f380 8811 	msr	BASEPRI, r0
 80017c4:	4770      	bx	lr
	...

080017c8 <vPortExitCritical>:
	}
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80017c8:	b508      	push	{r3, lr}
	configASSERT( uxCriticalNesting );
 80017ca:	4b07      	ldr	r3, [pc, #28]	; (80017e8 <vPortExitCritical+0x20>)
 80017cc:	6818      	ldr	r0, [r3, #0]
 80017ce:	b910      	cbnz	r0, 80017d6 <vPortExitCritical+0xe>
 80017d0:	f7ff ffc6 	bl	8001760 <ulPortSetInterruptMask>
 80017d4:	e7fe      	b.n	80017d4 <vPortExitCritical+0xc>
	uxCriticalNesting--;
 80017d6:	3801      	subs	r0, #1
 80017d8:	6018      	str	r0, [r3, #0]
	if( uxCriticalNesting == 0 )
 80017da:	b918      	cbnz	r0, 80017e4 <vPortExitCritical+0x1c>
	{
		portENABLE_INTERRUPTS();
	}
}
 80017dc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
	configASSERT( uxCriticalNesting );
	uxCriticalNesting--;
	if( uxCriticalNesting == 0 )
	{
		portENABLE_INTERRUPTS();
 80017e0:	f7ff bfee 	b.w	80017c0 <vPortClearInterruptMask>
 80017e4:	bd08      	pop	{r3, pc}
 80017e6:	bf00      	nop
 80017e8:	20000004 	.word	0x20000004

080017ec <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80017ec:	f3ef 8009 	mrs	r0, PSP
 80017f0:	f3bf 8f6f 	isb	sy
 80017f4:	4b0d      	ldr	r3, [pc, #52]	; (800182c <pxCurrentTCBConst>)
 80017f6:	681a      	ldr	r2, [r3, #0]
 80017f8:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80017fc:	6010      	str	r0, [r2, #0]
 80017fe:	e92d 4008 	stmdb	sp!, {r3, lr}
 8001802:	f04f 0050 	mov.w	r0, #80	; 0x50
 8001806:	f380 8811 	msr	BASEPRI, r0
 800180a:	f000 fe59 	bl	80024c0 <vTaskSwitchContext>
 800180e:	f04f 0000 	mov.w	r0, #0
 8001812:	f380 8811 	msr	BASEPRI, r0
 8001816:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800181a:	6819      	ldr	r1, [r3, #0]
 800181c:	6808      	ldr	r0, [r1, #0]
 800181e:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001822:	f380 8809 	msr	PSP, r0
 8001826:	f3bf 8f6f 	isb	sy
 800182a:	4770      	bx	lr

0800182c <pxCurrentTCBConst>:
 800182c:	20000d18 	.word	0x20000d18

08001830 <xPortSysTickHandler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8001830:	b508      	push	{r3, lr}
	/* The SysTick runs at the lowest interrupt priority, so when this interrupt
	executes all interrupts must be unmasked.  There is therefore no need to
	save and then restore the interrupt mask value as its value is already
	known. */
	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
 8001832:	f7ff ff95 	bl	8001760 <ulPortSetInterruptMask>
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8001836:	f000 fce5 	bl	8002204 <xTaskIncrementTick>
 800183a:	b118      	cbz	r0, 8001844 <xPortSysTickHandler+0x14>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800183c:	4b04      	ldr	r3, [pc, #16]	; (8001850 <xPortSysTickHandler+0x20>)
 800183e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001842:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
 8001844:	2000      	movs	r0, #0
}
 8001846:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
 800184a:	f7ff bfb9 	b.w	80017c0 <vPortClearInterruptMask>
 800184e:	bf00      	nop
 8001850:	e000ed04 	.word	0xe000ed04

08001854 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8001854:	4b06      	ldr	r3, [pc, #24]	; (8001870 <vPortSetupTimerInterrupt+0x1c>)
 8001856:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	fbb3 f3f2 	udiv	r3, r3, r2
 8001860:	4a04      	ldr	r2, [pc, #16]	; (8001874 <vPortSetupTimerInterrupt+0x20>)
 8001862:	3b01      	subs	r3, #1
 8001864:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8001866:	4b04      	ldr	r3, [pc, #16]	; (8001878 <vPortSetupTimerInterrupt+0x24>)
 8001868:	2207      	movs	r2, #7
 800186a:	601a      	str	r2, [r3, #0]
 800186c:	4770      	bx	lr
 800186e:	bf00      	nop
 8001870:	20000000 	.word	0x20000000
 8001874:	e000e014 	.word	0xe000e014
 8001878:	e000e010 	.word	0xe000e010

0800187c <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800187c:	b513      	push	{r0, r1, r4, lr}
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800187e:	4b1f      	ldr	r3, [pc, #124]	; (80018fc <xPortStartScheduler+0x80>)
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8001880:	2100      	movs	r1, #0
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8001882:	781a      	ldrb	r2, [r3, #0]
 8001884:	b2d2      	uxtb	r2, r2
 8001886:	9201      	str	r2, [sp, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8001888:	22ff      	movs	r2, #255	; 0xff
 800188a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800188c:	781b      	ldrb	r3, [r3, #0]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800188e:	4a1c      	ldr	r2, [pc, #112]	; (8001900 <xPortStartScheduler+0x84>)
		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8001890:	b2db      	uxtb	r3, r3
 8001892:	f88d 3003 	strb.w	r3, [sp, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8001896:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800189a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800189e:	7013      	strb	r3, [r2, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80018a0:	4b18      	ldr	r3, [pc, #96]	; (8001904 <xPortStartScheduler+0x88>)
 80018a2:	2207      	movs	r2, #7
 80018a4:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80018a6:	f89d 0003 	ldrb.w	r0, [sp, #3]
 80018aa:	1e54      	subs	r4, r2, #1
 80018ac:	0600      	lsls	r0, r0, #24
 80018ae:	d508      	bpl.n	80018c2 <xPortStartScheduler+0x46>
		{
			ulMaxPRIGROUPValue--;
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80018b0:	f89d 2003 	ldrb.w	r2, [sp, #3]
 80018b4:	2101      	movs	r1, #1
 80018b6:	0052      	lsls	r2, r2, #1
 80018b8:	b2d2      	uxtb	r2, r2
 80018ba:	f88d 2003 	strb.w	r2, [sp, #3]
 80018be:	4622      	mov	r2, r4
 80018c0:	e7f1      	b.n	80018a6 <xPortStartScheduler+0x2a>
 80018c2:	b101      	cbz	r1, 80018c6 <xPortStartScheduler+0x4a>
 80018c4:	601a      	str	r2, [r3, #0]
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80018c6:	681a      	ldr	r2, [r3, #0]
 80018c8:	0212      	lsls	r2, r2, #8
 80018ca:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 80018ce:	601a      	str	r2, [r3, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80018d0:	9b01      	ldr	r3, [sp, #4]
 80018d2:	4a0a      	ldr	r2, [pc, #40]	; (80018fc <xPortStartScheduler+0x80>)
 80018d4:	b2db      	uxtb	r3, r3
 80018d6:	7013      	strb	r3, [r2, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80018d8:	4b0b      	ldr	r3, [pc, #44]	; (8001908 <xPortStartScheduler+0x8c>)
 80018da:	681a      	ldr	r2, [r3, #0]
 80018dc:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80018e0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80018e2:	681a      	ldr	r2, [r3, #0]
 80018e4:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 80018e8:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80018ea:	f7ff ffb3 	bl	8001854 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80018ee:	4b07      	ldr	r3, [pc, #28]	; (800190c <xPortStartScheduler+0x90>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80018f4:	f7ff fef8 	bl	80016e8 <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 80018f8:	f7ff ff3a 	bl	8001770 <prvTaskExitError>
 80018fc:	e000e400 	.word	0xe000e400
 8001900:	20000030 	.word	0x20000030
 8001904:	20000034 	.word	0x20000034
 8001908:	e000ed20 	.word	0xe000ed20
 800190c:	20000004 	.word	0x20000004

08001910 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8001910:	b508      	push	{r3, lr}
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 8001912:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8001916:	2b0f      	cmp	r3, #15
 8001918:	d908      	bls.n	800192c <vPortValidateInterruptPriority+0x1c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800191a:	4a0a      	ldr	r2, [pc, #40]	; (8001944 <vPortValidateInterruptPriority+0x34>)
 800191c:	5c9b      	ldrb	r3, [r3, r2]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800191e:	4a0a      	ldr	r2, [pc, #40]	; (8001948 <vPortValidateInterruptPriority+0x38>)
 8001920:	7812      	ldrb	r2, [r2, #0]
 8001922:	429a      	cmp	r2, r3
 8001924:	d902      	bls.n	800192c <vPortValidateInterruptPriority+0x1c>
 8001926:	f7ff ff1b 	bl	8001760 <ulPortSetInterruptMask>
 800192a:	e7fe      	b.n	800192a <vPortValidateInterruptPriority+0x1a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800192c:	4b07      	ldr	r3, [pc, #28]	; (800194c <vPortValidateInterruptPriority+0x3c>)
 800192e:	4a08      	ldr	r2, [pc, #32]	; (8001950 <vPortValidateInterruptPriority+0x40>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	6812      	ldr	r2, [r2, #0]
 8001934:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001938:	4293      	cmp	r3, r2
 800193a:	d902      	bls.n	8001942 <vPortValidateInterruptPriority+0x32>
 800193c:	f7ff ff10 	bl	8001760 <ulPortSetInterruptMask>
 8001940:	e7fe      	b.n	8001940 <vPortValidateInterruptPriority+0x30>
 8001942:	bd08      	pop	{r3, pc}
 8001944:	e000e3f0 	.word	0xe000e3f0
 8001948:	20000030 	.word	0x20000030
 800194c:	e000ed0c 	.word	0xe000ed0c
 8001950:	20000034 	.word	0x20000034

08001954 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8001954:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8001956:	4b0f      	ldr	r3, [pc, #60]	; (8001994 <prvInsertBlockIntoFreeList+0x40>)
 8001958:	681a      	ldr	r2, [r3, #0]
 800195a:	4282      	cmp	r2, r0
 800195c:	d201      	bcs.n	8001962 <prvInsertBlockIntoFreeList+0xe>
 800195e:	4613      	mov	r3, r2
 8001960:	e7fa      	b.n	8001958 <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8001962:	6859      	ldr	r1, [r3, #4]
 8001964:	185c      	adds	r4, r3, r1
 8001966:	42a0      	cmp	r0, r4
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8001968:	bf01      	itttt	eq
 800196a:	6840      	ldreq	r0, [r0, #4]
 800196c:	1809      	addeq	r1, r1, r0
 800196e:	4618      	moveq	r0, r3
 8001970:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8001972:	6841      	ldr	r1, [r0, #4]
 8001974:	1844      	adds	r4, r0, r1
 8001976:	42a2      	cmp	r2, r4
 8001978:	d107      	bne.n	800198a <prvInsertBlockIntoFreeList+0x36>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800197a:	4c07      	ldr	r4, [pc, #28]	; (8001998 <prvInsertBlockIntoFreeList+0x44>)
 800197c:	6824      	ldr	r4, [r4, #0]
 800197e:	42a2      	cmp	r2, r4
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001980:	bf1f      	itttt	ne
 8001982:	6854      	ldrne	r4, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8001984:	6812      	ldrne	r2, [r2, #0]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001986:	1909      	addne	r1, r1, r4
 8001988:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800198a:	4298      	cmp	r0, r3
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800198c:	6002      	str	r2, [r0, #0]
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800198e:	bf18      	it	ne
 8001990:	6018      	strne	r0, [r3, #0]
 8001992:	bd10      	pop	{r4, pc}
 8001994:	20000040 	.word	0x20000040
 8001998:	2000003c 	.word	0x2000003c

0800199c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800199c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80019a0:	4604      	mov	r4, r0
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
 80019a2:	f000 fc27 	bl	80021f4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80019a6:	493a      	ldr	r1, [pc, #232]	; (8001a90 <pvPortMalloc+0xf4>)
 80019a8:	4d3a      	ldr	r5, [pc, #232]	; (8001a94 <pvPortMalloc+0xf8>)
 80019aa:	680b      	ldr	r3, [r1, #0]
 80019ac:	bb0b      	cbnz	r3, 80019f2 <pvPortMalloc+0x56>
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80019ae:	4a3a      	ldr	r2, [pc, #232]	; (8001a98 <pvPortMalloc+0xfc>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80019b0:	0756      	lsls	r6, r2, #29
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80019b2:	bf1f      	itttt	ne
 80019b4:	1dd0      	addne	r0, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80019b6:	f020 0007 	bicne.w	r0, r0, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80019ba:	f502 6340 	addne.w	r3, r2, #3072	; 0xc00
	uxAddress = ( size_t ) ucHeap;

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80019be:	4602      	movne	r2, r0
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80019c0:	bf14      	ite	ne
 80019c2:	1a1b      	subne	r3, r3, r0
static void prvHeapInit( void )
{
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80019c4:	f44f 6340 	moveq.w	r3, #3072	; 0xc00
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
	xStart.xBlockSize = ( size_t ) 0;

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80019c8:	4413      	add	r3, r2

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80019ca:	4e34      	ldr	r6, [pc, #208]	; (8001a9c <pvPortMalloc+0x100>)
	xStart.xBlockSize = ( size_t ) 0;

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
	uxAddress -= xHeapStructSize;
 80019cc:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80019ce:	f023 0307 	bic.w	r3, r3, #7
	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
	xStart.xBlockSize = ( size_t ) 0;
 80019d2:	2000      	movs	r0, #0
 80019d4:	6070      	str	r0, [r6, #4]

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80019d6:	6032      	str	r2, [r6, #0]
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
	uxAddress -= xHeapStructSize;
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
	pxEnd = ( void * ) uxAddress;
	pxEnd->xBlockSize = 0;
 80019d8:	6058      	str	r0, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80019da:	6018      	str	r0, [r3, #0]
	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
	uxAddress -= xHeapStructSize;
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
	pxEnd = ( void * ) uxAddress;
 80019dc:	600b      	str	r3, [r1, #0]
	pxEnd->pxNextFreeBlock = NULL;

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80019de:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80019e0:	6013      	str	r3, [r2, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80019e2:	4b2f      	ldr	r3, [pc, #188]	; (8001aa0 <pvPortMalloc+0x104>)
	pxEnd->pxNextFreeBlock = NULL;

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80019e4:	6050      	str	r0, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80019e6:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80019e8:	4b2e      	ldr	r3, [pc, #184]	; (8001aa4 <pvPortMalloc+0x108>)
 80019ea:	6018      	str	r0, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80019ec:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80019f0:	602b      	str	r3, [r5, #0]

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80019f2:	682f      	ldr	r7, [r5, #0]
 80019f4:	4227      	tst	r7, r4
 80019f6:	d140      	bne.n	8001a7a <pvPortMalloc+0xde>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80019f8:	2c00      	cmp	r4, #0
 80019fa:	d03f      	beq.n	8001a7c <pvPortMalloc+0xe0>
			{
				xWantedSize += xHeapStructSize;
 80019fc:	f104 0308 	add.w	r3, r4, #8

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8001a00:	0758      	lsls	r0, r3, #29
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8001a02:	bf1c      	itt	ne
 8001a04:	f023 0307 	bicne.w	r3, r3, #7
 8001a08:	3308      	addne	r3, #8
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d033      	beq.n	8001a76 <pvPortMalloc+0xda>
 8001a0e:	4a25      	ldr	r2, [pc, #148]	; (8001aa4 <pvPortMalloc+0x108>)
 8001a10:	6816      	ldr	r6, [r2, #0]
 8001a12:	4690      	mov	r8, r2
 8001a14:	42b3      	cmp	r3, r6
 8001a16:	d830      	bhi.n	8001a7a <pvPortMalloc+0xde>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
 8001a18:	4a20      	ldr	r2, [pc, #128]	; (8001a9c <pvPortMalloc+0x100>)
 8001a1a:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001a1c:	6868      	ldr	r0, [r5, #4]
 8001a1e:	4283      	cmp	r3, r0
 8001a20:	d803      	bhi.n	8001a2a <pvPortMalloc+0x8e>
					pxBlock = pxBlock->pxNextFreeBlock;
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8001a22:	6809      	ldr	r1, [r1, #0]
 8001a24:	428d      	cmp	r5, r1
 8001a26:	d106      	bne.n	8001a36 <pvPortMalloc+0x9a>
 8001a28:	e027      	b.n	8001a7a <pvPortMalloc+0xde>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001a2a:	682c      	ldr	r4, [r5, #0]
 8001a2c:	2c00      	cmp	r4, #0
 8001a2e:	d0f8      	beq.n	8001a22 <pvPortMalloc+0x86>
 8001a30:	462a      	mov	r2, r5
 8001a32:	4625      	mov	r5, r4
 8001a34:	e7f2      	b.n	8001a1c <pvPortMalloc+0x80>
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001a36:	6829      	ldr	r1, [r5, #0]
				was	not found. */
				if( pxBlock != pxEnd )
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001a38:	6814      	ldr	r4, [r2, #0]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001a3a:	6011      	str	r1, [r2, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001a3c:	1ac2      	subs	r2, r0, r3
 8001a3e:	2a10      	cmp	r2, #16
				was	not found. */
				if( pxBlock != pxEnd )
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001a40:	f104 0408 	add.w	r4, r4, #8
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001a44:	d909      	bls.n	8001a5a <pvPortMalloc+0xbe>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8001a46:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001a48:	0741      	lsls	r1, r0, #29
 8001a4a:	d002      	beq.n	8001a52 <pvPortMalloc+0xb6>
 8001a4c:	f7ff fe88 	bl	8001760 <ulPortSetInterruptMask>
 8001a50:	e7fe      	b.n	8001a50 <pvPortMalloc+0xb4>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001a52:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8001a54:	606b      	str	r3, [r5, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8001a56:	f7ff ff7d 	bl	8001954 <prvInsertBlockIntoFreeList>
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001a5a:	4911      	ldr	r1, [pc, #68]	; (8001aa0 <pvPortMalloc+0x104>)
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001a5c:	686a      	ldr	r2, [r5, #4]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001a5e:	6808      	ldr	r0, [r1, #0]
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001a60:	1ab3      	subs	r3, r6, r2

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001a62:	4283      	cmp	r3, r0
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001a64:	f8c8 3000 	str.w	r3, [r8]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8001a68:	bf38      	it	cc
 8001a6a:	600b      	strcc	r3, [r1, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8001a6c:	4317      	orrs	r7, r2
					pxBlock->pxNextFreeBlock = NULL;
 8001a6e:	2300      	movs	r3, #0
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8001a70:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8001a72:	602b      	str	r3, [r5, #0]
 8001a74:	e002      	b.n	8001a7c <pvPortMalloc+0xe0>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8001a76:	461c      	mov	r4, r3
 8001a78:	e000      	b.n	8001a7c <pvPortMalloc+0xe0>
 8001a7a:	2400      	movs	r4, #0
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8001a7c:	f000 fc54 	bl	8002328 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( uint32_t ) pvReturn ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001a80:	0763      	lsls	r3, r4, #29
 8001a82:	d002      	beq.n	8001a8a <pvPortMalloc+0xee>
 8001a84:	f7ff fe6c 	bl	8001760 <ulPortSetInterruptMask>
 8001a88:	e7fe      	b.n	8001a88 <pvPortMalloc+0xec>
	return pvReturn;
}
 8001a8a:	4620      	mov	r0, r4
 8001a8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001a90:	2000003c 	.word	0x2000003c
 8001a94:	20000c48 	.word	0x20000c48
 8001a98:	20000048 	.word	0x20000048
 8001a9c:	20000040 	.word	0x20000040
 8001aa0:	20000c4c 	.word	0x20000c4c
 8001aa4:	20000038 	.word	0x20000038

08001aa8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8001aa8:	b510      	push	{r4, lr}
uint8_t *puc = ( uint8_t * ) pv;
BlockLink_t *pxLink;

	if( pv != NULL )
 8001aaa:	4604      	mov	r4, r0
 8001aac:	b310      	cbz	r0, 8001af4 <vPortFree+0x4c>

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8001aae:	4a12      	ldr	r2, [pc, #72]	; (8001af8 <vPortFree+0x50>)
 8001ab0:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8001ab4:	6812      	ldr	r2, [r2, #0]
 8001ab6:	4213      	tst	r3, r2
 8001ab8:	d102      	bne.n	8001ac0 <vPortFree+0x18>
 8001aba:	f7ff fe51 	bl	8001760 <ulPortSetInterruptMask>
 8001abe:	e7fe      	b.n	8001abe <vPortFree+0x16>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8001ac0:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8001ac4:	b111      	cbz	r1, 8001acc <vPortFree+0x24>
 8001ac6:	f7ff fe4b 	bl	8001760 <ulPortSetInterruptMask>
 8001aca:	e7fe      	b.n	8001aca <vPortFree+0x22>
		{
			if( pxLink->pxNextFreeBlock == NULL )
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001acc:	ea23 0302 	bic.w	r3, r3, r2
 8001ad0:	f840 3c04 	str.w	r3, [r0, #-4]

				vTaskSuspendAll();
 8001ad4:	f000 fb8e 	bl	80021f4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001ad8:	4a08      	ldr	r2, [pc, #32]	; (8001afc <vPortFree+0x54>)
 8001ada:	f854 1c04 	ldr.w	r1, [r4, #-4]
 8001ade:	6813      	ldr	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001ae0:	f1a4 0008 	sub.w	r0, r4, #8
				pxLink->xBlockSize &= ~xBlockAllocatedBit;

				vTaskSuspendAll();
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001ae4:	440b      	add	r3, r1
 8001ae6:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001ae8:	f7ff ff34 	bl	8001954 <prvInsertBlockIntoFreeList>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8001aec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
				}
				( void ) xTaskResumeAll();
 8001af0:	f000 bc1a 	b.w	8002328 <xTaskResumeAll>
 8001af4:	bd10      	pop	{r4, pc}
 8001af6:	bf00      	nop
 8001af8:	20000c48 	.word	0x20000c48
 8001afc:	20000038 	.word	0x20000038

08001b00 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8001b00:	b538      	push	{r3, r4, r5, lr}
 8001b02:	4615      	mov	r5, r2
BaseType_t xReturn = pdFALSE;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8001b04:	6c02      	ldr	r2, [r0, #64]	; 0x40

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8001b06:	4604      	mov	r4, r0
BaseType_t xReturn = pdFALSE;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8001b08:	b932      	cbnz	r2, 8001b18 <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001b0a:	6805      	ldr	r5, [r0, #0]
 8001b0c:	bb45      	cbnz	r5, 8001b60 <prvCopyDataToQueue+0x60>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8001b0e:	6840      	ldr	r0, [r0, #4]
 8001b10:	f000 fe16 	bl	8002740 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 8001b14:	6065      	str	r5, [r4, #4]
 8001b16:	e024      	b.n	8001b62 <prvCopyDataToQueue+0x62>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8001b18:	b96d      	cbnz	r5, 8001b36 <prvCopyDataToQueue+0x36>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8001b1a:	6880      	ldr	r0, [r0, #8]
 8001b1c:	f001 f9d2 	bl	8002ec4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8001b20:	68a2      	ldr	r2, [r4, #8]
 8001b22:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001b24:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001b26:	6862      	ldr	r2, [r4, #4]
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8001b28:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d318      	bcc.n	8001b60 <prvCopyDataToQueue+0x60>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8001b2e:	6823      	ldr	r3, [r4, #0]
#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
BaseType_t xReturn = pdFALSE;
 8001b30:	4628      	mov	r0, r5
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8001b32:	60a3      	str	r3, [r4, #8]
 8001b34:	e015      	b.n	8001b62 <prvCopyDataToQueue+0x62>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001b36:	68c0      	ldr	r0, [r0, #12]
 8001b38:	f001 f9c4 	bl	8002ec4 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8001b3c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001b3e:	68e2      	ldr	r2, [r4, #12]
 8001b40:	425b      	negs	r3, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001b42:	6821      	ldr	r1, [r4, #0]
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8001b44:	441a      	add	r2, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001b46:	428a      	cmp	r2, r1
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8001b48:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8001b4a:	bf3e      	ittt	cc
 8001b4c:	6862      	ldrcc	r2, [r4, #4]
 8001b4e:	189b      	addcc	r3, r3, r2
 8001b50:	60e3      	strcc	r3, [r4, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8001b52:	2d02      	cmp	r5, #2
 8001b54:	d104      	bne.n	8001b60 <prvCopyDataToQueue+0x60>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001b56:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001b58:	b113      	cbz	r3, 8001b60 <prvCopyDataToQueue+0x60>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
 8001b5a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001b5c:	3b01      	subs	r3, #1
 8001b5e:	63a3      	str	r3, [r4, #56]	; 0x38
#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
BaseType_t xReturn = pdFALSE;
 8001b60:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
 8001b62:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001b64:	3301      	adds	r3, #1
 8001b66:	63a3      	str	r3, [r4, #56]	; 0x38

	return xReturn;
}
 8001b68:	bd38      	pop	{r3, r4, r5, pc}

08001b6a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8001b6a:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8001b6c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
	return xReturn;
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8001b6e:	b410      	push	{r4}
 8001b70:	4608      	mov	r0, r1
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8001b72:	b162      	cbz	r2, 8001b8e <prvCopyDataFromQueue+0x24>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8001b74:	68d9      	ldr	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8001b76:	685c      	ldr	r4, [r3, #4]

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8001b78:	4411      	add	r1, r2
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8001b7a:	42a1      	cmp	r1, r4

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8001b7c:	60d9      	str	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8001b7e:	bf28      	it	cs
 8001b80:	6819      	ldrcs	r1, [r3, #0]
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
	}
}
 8001b82:	bc10      	pop	{r4}
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8001b84:	bf28      	it	cs
 8001b86:	60d9      	strcs	r1, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8001b88:	68d9      	ldr	r1, [r3, #12]
 8001b8a:	f001 b99b 	b.w	8002ec4 <memcpy>
	}
}
 8001b8e:	bc10      	pop	{r4}
 8001b90:	4770      	bx	lr

08001b92 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8001b92:	b538      	push	{r3, r4, r5, lr}
 8001b94:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8001b96:	f7ff fdf9 	bl	800178c <vPortEnterCritical>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001b9a:	f104 0524 	add.w	r5, r4, #36	; 0x24
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
 8001b9e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	dd0b      	ble.n	8001bbc <prvUnlockQueue+0x2a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001ba4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001ba6:	b14b      	cbz	r3, 8001bbc <prvUnlockQueue+0x2a>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001ba8:	4628      	mov	r0, r5
 8001baa:	f000 fcef 	bl	800258c <xTaskRemoveFromEventList>
 8001bae:	b108      	cbz	r0, 8001bb4 <prvUnlockQueue+0x22>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						vTaskMissedYield();
 8001bb0:	f000 fd66 	bl	8002680 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
 8001bb4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8001bb6:	3b01      	subs	r3, #1
 8001bb8:	64a3      	str	r3, [r4, #72]	; 0x48
 8001bba:	e7f0      	b.n	8001b9e <prvUnlockQueue+0xc>
		}

		pxQueue->xTxLock = queueUNLOCKED;
 8001bbc:	f04f 33ff 	mov.w	r3, #4294967295
 8001bc0:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
 8001bc2:	f7ff fe01 	bl	80017c8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8001bc6:	f7ff fde1 	bl	800178c <vPortEnterCritical>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001bca:	f104 0510 	add.w	r5, r4, #16
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
 8001bce:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	dd0b      	ble.n	8001bec <prvUnlockQueue+0x5a>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001bd4:	6923      	ldr	r3, [r4, #16]
 8001bd6:	b14b      	cbz	r3, 8001bec <prvUnlockQueue+0x5a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001bd8:	4628      	mov	r0, r5
 8001bda:	f000 fcd7 	bl	800258c <xTaskRemoveFromEventList>
 8001bde:	b108      	cbz	r0, 8001be4 <prvUnlockQueue+0x52>
				{
					vTaskMissedYield();
 8001be0:	f000 fd4e 	bl	8002680 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
 8001be4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001be6:	3b01      	subs	r3, #1
 8001be8:	6463      	str	r3, [r4, #68]	; 0x44
 8001bea:	e7f0      	b.n	8001bce <prvUnlockQueue+0x3c>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
 8001bec:	f04f 33ff 	mov.w	r3, #4294967295
 8001bf0:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
}
 8001bf2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
	}
	taskEXIT_CRITICAL();
 8001bf6:	f7ff bde7 	b.w	80017c8 <vPortExitCritical>

08001bfa <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8001bfa:	b538      	push	{r3, r4, r5, lr}
 8001bfc:	460d      	mov	r5, r1
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
 8001bfe:	4604      	mov	r4, r0
 8001c00:	b910      	cbnz	r0, 8001c08 <xQueueGenericReset+0xe>
 8001c02:	f7ff fdad 	bl	8001760 <ulPortSetInterruptMask>
 8001c06:	e7fe      	b.n	8001c06 <xQueueGenericReset+0xc>

	taskENTER_CRITICAL();
 8001c08:	f7ff fdc0 	bl	800178c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8001c0c:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8001c0e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001c10:	6822      	ldr	r2, [r4, #0]
 8001c12:	4343      	muls	r3, r0
 8001c14:	18d1      	adds	r1, r2, r3
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
		pxQueue->pcWriteTo = pxQueue->pcHead;
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8001c16:	1a1b      	subs	r3, r3, r0
 8001c18:	4413      	add	r3, r2

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8001c1a:	6061      	str	r1, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
		pxQueue->pcWriteTo = pxQueue->pcHead;
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8001c1c:	60e3      	str	r3, [r4, #12]
	configASSERT( pxQueue );

	taskENTER_CRITICAL();
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001c1e:	2100      	movs	r1, #0
		pxQueue->pcWriteTo = pxQueue->pcHead;
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
		pxQueue->xRxLock = queueUNLOCKED;
 8001c20:	f04f 33ff 	mov.w	r3, #4294967295
	configASSERT( pxQueue );

	taskENTER_CRITICAL();
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001c24:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001c26:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
		pxQueue->xRxLock = queueUNLOCKED;
 8001c28:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
 8001c2a:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
 8001c2c:	b955      	cbnz	r5, 8001c44 <xQueueGenericReset+0x4a>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001c2e:	6923      	ldr	r3, [r4, #16]
 8001c30:	b183      	cbz	r3, 8001c54 <xQueueGenericReset+0x5a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
 8001c32:	f104 0010 	add.w	r0, r4, #16
 8001c36:	f000 fca9 	bl	800258c <xTaskRemoveFromEventList>
 8001c3a:	2801      	cmp	r0, #1
 8001c3c:	d10a      	bne.n	8001c54 <xQueueGenericReset+0x5a>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8001c3e:	f7ff fd83 	bl	8001748 <vPortYield>
 8001c42:	e007      	b.n	8001c54 <xQueueGenericReset+0x5a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001c44:	f104 0010 	add.w	r0, r4, #16
 8001c48:	f7ff fd0c 	bl	8001664 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001c4c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8001c50:	f7ff fd08 	bl	8001664 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8001c54:	f7ff fdb8 	bl	80017c8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
 8001c58:	2001      	movs	r0, #1
 8001c5a:	bd38      	pop	{r3, r4, r5, pc}

08001c5c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
 8001c5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c5e:	460d      	mov	r5, r1
 8001c60:	4617      	mov	r7, r2

	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001c62:	4606      	mov	r6, r0
 8001c64:	b910      	cbnz	r0, 8001c6c <xQueueGenericCreate+0x10>
 8001c66:	f7ff fd7b 	bl	8001760 <ulPortSetInterruptMask>
 8001c6a:	e7fe      	b.n	8001c6a <xQueueGenericCreate+0xe>

	if( uxItemSize == ( UBaseType_t ) 0 )
 8001c6c:	b111      	cbz	r1, 8001c74 <xQueueGenericCreate+0x18>
	}
	else
	{
		/* The queue is one byte longer than asked for to make wrap checking
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001c6e:	4348      	muls	r0, r1
 8001c70:	3001      	adds	r0, #1
 8001c72:	e000      	b.n	8001c76 <xQueueGenericCreate+0x1a>
	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

	if( uxItemSize == ( UBaseType_t ) 0 )
	{
		/* There is not going to be a queue storage area. */
		xQueueSizeInBytes = ( size_t ) 0;
 8001c74:	4608      	mov	r0, r1
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
	}

	/* Allocate the new queue structure and storage area. */
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8001c76:	3054      	adds	r0, #84	; 0x54
 8001c78:	f7ff fe90 	bl	800199c <pvPortMalloc>

	if( pxNewQueue != NULL )
 8001c7c:	4604      	mov	r4, r0
 8001c7e:	b130      	cbz	r0, 8001c8e <xQueueGenericCreate+0x32>
	{
		if( uxItemSize == ( UBaseType_t ) 0 )
 8001c80:	b90d      	cbnz	r5, 8001c86 <xQueueGenericCreate+0x2a>
		{
			/* No RAM was allocated for the queue storage area, but PC head
			cannot be set to NULL because NULL is used as a key to say the queue
			is used as a mutex.  Therefore just set pcHead to point to the queue
			as a benign value that is known to be within the memory map. */
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001c82:	6020      	str	r0, [r4, #0]
 8001c84:	e006      	b.n	8001c94 <xQueueGenericCreate+0x38>
		}
		else
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8001c86:	f100 0354 	add.w	r3, r0, #84	; 0x54
 8001c8a:	6003      	str	r3, [r0, #0]
 8001c8c:	e002      	b.n	8001c94 <xQueueGenericCreate+0x38>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8001c8e:	f7ff fd67 	bl	8001760 <ulPortSetInterruptMask>
 8001c92:	e7fe      	b.n	8001c92 <xQueueGenericCreate+0x36>
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
		}

		/* Initialise the queue members as described above where the queue type
		is defined. */
		pxNewQueue->uxLength = uxQueueLength;
 8001c94:	63e6      	str	r6, [r4, #60]	; 0x3c
		pxNewQueue->uxItemSize = uxItemSize;
 8001c96:	6425      	str	r5, [r4, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001c98:	2101      	movs	r1, #1
 8001c9a:	4620      	mov	r0, r4
 8001c9c:	f7ff ffad 	bl	8001bfa <xQueueGenericReset>

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			pxNewQueue->ucQueueType = ucQueueType;
 8001ca0:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
	}

	configASSERT( xReturn );

	return xReturn;
}
 8001ca4:	4620      	mov	r0, r4
 8001ca6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001ca8 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8001ca8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001cac:	b085      	sub	sp, #20
 8001cae:	4689      	mov	r9, r1
 8001cb0:	9201      	str	r2, [sp, #4]
 8001cb2:	461f      	mov	r7, r3
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
 8001cb4:	4604      	mov	r4, r0
 8001cb6:	b910      	cbnz	r0, 8001cbe <xQueueGenericSend+0x16>
 8001cb8:	f7ff fd52 	bl	8001760 <ulPortSetInterruptMask>
 8001cbc:	e7fe      	b.n	8001cbc <xQueueGenericSend+0x14>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001cbe:	b921      	cbnz	r1, 8001cca <xQueueGenericSend+0x22>
 8001cc0:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001cc2:	b113      	cbz	r3, 8001cca <xQueueGenericSend+0x22>
 8001cc4:	f7ff fd4c 	bl	8001760 <ulPortSetInterruptMask>
 8001cc8:	e7fe      	b.n	8001cc8 <xQueueGenericSend+0x20>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001cca:	2f02      	cmp	r7, #2
 8001ccc:	d105      	bne.n	8001cda <xQueueGenericSend+0x32>
 8001cce:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001cd0:	2b01      	cmp	r3, #1
 8001cd2:	d002      	beq.n	8001cda <xQueueGenericSend+0x32>
 8001cd4:	f7ff fd44 	bl	8001760 <ulPortSetInterruptMask>
 8001cd8:	e7fe      	b.n	8001cd8 <xQueueGenericSend+0x30>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001cda:	f000 fcd7 	bl	800268c <xTaskGetSchedulerState>
 8001cde:	b910      	cbnz	r0, 8001ce6 <xQueueGenericSend+0x3e>
 8001ce0:	9e01      	ldr	r6, [sp, #4]
 8001ce2:	b10e      	cbz	r6, 8001ce8 <xQueueGenericSend+0x40>
 8001ce4:	e066      	b.n	8001db4 <xQueueGenericSend+0x10c>
 8001ce6:	2600      	movs	r6, #0

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
		prvLockQueue( pxQueue );
 8001ce8:	f04f 0800 	mov.w	r8, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8001cec:	f7ff fd4e 	bl	800178c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001cf0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001cf2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	d301      	bcc.n	8001cfc <xQueueGenericSend+0x54>
 8001cf8:	2f02      	cmp	r7, #2
 8001cfa:	d115      	bne.n	8001d28 <xQueueGenericSend+0x80>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001cfc:	463a      	mov	r2, r7
 8001cfe:	4649      	mov	r1, r9
 8001d00:	4620      	mov	r0, r4
 8001d02:	f7ff fefd 	bl	8001b00 <prvCopyDataToQueue>
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001d06:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001d08:	b143      	cbz	r3, 8001d1c <xQueueGenericSend+0x74>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
 8001d0a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8001d0e:	f000 fc3d 	bl	800258c <xTaskRemoveFromEventList>
 8001d12:	2801      	cmp	r0, #1
 8001d14:	d104      	bne.n	8001d20 <xQueueGenericSend+0x78>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8001d16:	f7ff fd17 	bl	8001748 <vPortYield>
 8001d1a:	e001      	b.n	8001d20 <xQueueGenericSend+0x78>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8001d1c:	2800      	cmp	r0, #0
 8001d1e:	d1fa      	bne.n	8001d16 <xQueueGenericSend+0x6e>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8001d20:	f7ff fd52 	bl	80017c8 <vPortExitCritical>
				return pdPASS;
 8001d24:	2001      	movs	r0, #1
 8001d26:	e048      	b.n	8001dba <xQueueGenericSend+0x112>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001d28:	9d01      	ldr	r5, [sp, #4]
 8001d2a:	b91d      	cbnz	r5, 8001d34 <xQueueGenericSend+0x8c>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8001d2c:	f7ff fd4c 	bl	80017c8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8001d30:	4628      	mov	r0, r5
 8001d32:	e042      	b.n	8001dba <xQueueGenericSend+0x112>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001d34:	b916      	cbnz	r6, 8001d3c <xQueueGenericSend+0x94>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8001d36:	a802      	add	r0, sp, #8
 8001d38:	f000 fc64 	bl	8002604 <vTaskSetTimeOutState>
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001d3c:	f7ff fd44 	bl	80017c8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001d40:	f000 fa58 	bl	80021f4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001d44:	f7ff fd22 	bl	800178c <vPortEnterCritical>
 8001d48:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001d4a:	3301      	adds	r3, #1
 8001d4c:	bf08      	it	eq
 8001d4e:	f8c4 8044 	streq.w	r8, [r4, #68]	; 0x44
 8001d52:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8001d54:	3301      	adds	r3, #1
 8001d56:	bf08      	it	eq
 8001d58:	f8c4 8048 	streq.w	r8, [r4, #72]	; 0x48
 8001d5c:	f7ff fd34 	bl	80017c8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001d60:	a901      	add	r1, sp, #4
 8001d62:	a802      	add	r0, sp, #8
 8001d64:	f000 fc5e 	bl	8002624 <xTaskCheckForTimeOut>
 8001d68:	b9e8      	cbnz	r0, 8001da6 <xQueueGenericSend+0xfe>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8001d6a:	f7ff fd0f 	bl	800178c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8001d6e:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8001d70:	6be5      	ldr	r5, [r4, #60]	; 0x3c
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8001d72:	f7ff fd29 	bl	80017c8 <vPortExitCritical>
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8001d76:	42ae      	cmp	r6, r5
 8001d78:	d10f      	bne.n	8001d9a <xQueueGenericSend+0xf2>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8001d7a:	9901      	ldr	r1, [sp, #4]
 8001d7c:	f104 0010 	add.w	r0, r4, #16
 8001d80:	f000 fbd2 	bl	8002528 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8001d84:	4620      	mov	r0, r4
 8001d86:	f7ff ff04 	bl	8001b92 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8001d8a:	f000 facd 	bl	8002328 <xTaskResumeAll>
 8001d8e:	b108      	cbz	r0, 8001d94 <xQueueGenericSend+0xec>
 8001d90:	2601      	movs	r6, #1
 8001d92:	e7ab      	b.n	8001cec <xQueueGenericSend+0x44>
				{
					portYIELD_WITHIN_API();
 8001d94:	f7ff fcd8 	bl	8001748 <vPortYield>
 8001d98:	e7fa      	b.n	8001d90 <xQueueGenericSend+0xe8>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8001d9a:	4620      	mov	r0, r4
 8001d9c:	f7ff fef9 	bl	8001b92 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001da0:	f000 fac2 	bl	8002328 <xTaskResumeAll>
 8001da4:	e7f4      	b.n	8001d90 <xQueueGenericSend+0xe8>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8001da6:	4620      	mov	r0, r4
 8001da8:	f7ff fef3 	bl	8001b92 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001dac:	f000 fabc 	bl	8002328 <xTaskResumeAll>

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8001db0:	2000      	movs	r0, #0
 8001db2:	e002      	b.n	8001dba <xQueueGenericSend+0x112>
	configASSERT( pxQueue );
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001db4:	f7ff fcd4 	bl	8001760 <ulPortSetInterruptMask>
 8001db8:	e7fe      	b.n	8001db8 <xQueueGenericSend+0x110>
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
}
 8001dba:	b005      	add	sp, #20
 8001dbc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08001dc0 <xQueueGenericReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
 8001dc0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001dc4:	b085      	sub	sp, #20
 8001dc6:	4688      	mov	r8, r1
 8001dc8:	9201      	str	r2, [sp, #4]
 8001dca:	4699      	mov	r9, r3
BaseType_t xEntryTimeSet = pdFALSE;
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
 8001dcc:	4604      	mov	r4, r0
 8001dce:	b910      	cbnz	r0, 8001dd6 <xQueueGenericReceive+0x16>
 8001dd0:	f7ff fcc6 	bl	8001760 <ulPortSetInterruptMask>
 8001dd4:	e7fe      	b.n	8001dd4 <xQueueGenericReceive+0x14>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001dd6:	b921      	cbnz	r1, 8001de2 <xQueueGenericReceive+0x22>
 8001dd8:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001dda:	b113      	cbz	r3, 8001de2 <xQueueGenericReceive+0x22>
 8001ddc:	f7ff fcc0 	bl	8001760 <ulPortSetInterruptMask>
 8001de0:	e7fe      	b.n	8001de0 <xQueueGenericReceive+0x20>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001de2:	f000 fc53 	bl	800268c <xTaskGetSchedulerState>
 8001de6:	b910      	cbnz	r0, 8001dee <xQueueGenericReceive+0x2e>
 8001de8:	9e01      	ldr	r6, [sp, #4]
 8001dea:	b10e      	cbz	r6, 8001df0 <xQueueGenericReceive+0x30>
 8001dec:	e078      	b.n	8001ee0 <xQueueGenericReceive+0x120>
 8001dee:	2600      	movs	r6, #0

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
		prvLockQueue( pxQueue );
 8001df0:	2700      	movs	r7, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8001df2:	f7ff fccb 	bl	800178c <vPortEnterCritical>
		{
			/* Is there data in the queue now?  To be running the calling task
			must be	the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001df6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001df8:	b33b      	cbz	r3, 8001e4a <xQueueGenericReceive+0x8a>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001dfa:	4641      	mov	r1, r8
 8001dfc:	4620      	mov	r0, r4
			must be	the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 8001dfe:	68e5      	ldr	r5, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001e00:	f7ff feb3 	bl	8001b6a <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
 8001e04:	f1b9 0f00 	cmp.w	r9, #0
 8001e08:	d112      	bne.n	8001e30 <xQueueGenericReceive+0x70>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
 8001e0a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001e0c:	3b01      	subs	r3, #1
 8001e0e:	63a3      	str	r3, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001e10:	6823      	ldr	r3, [r4, #0]
 8001e12:	b913      	cbnz	r3, 8001e1a <xQueueGenericReceive+0x5a>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8001e14:	f000 fcd8 	bl	80027c8 <pvTaskIncrementMutexHeldCount>
 8001e18:	6060      	str	r0, [r4, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001e1a:	6923      	ldr	r3, [r4, #16]
 8001e1c:	b18b      	cbz	r3, 8001e42 <xQueueGenericReceive+0x82>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
 8001e1e:	f104 0010 	add.w	r0, r4, #16
 8001e22:	f000 fbb3 	bl	800258c <xTaskRemoveFromEventList>
 8001e26:	2801      	cmp	r0, #1
 8001e28:	d10b      	bne.n	8001e42 <xQueueGenericReceive+0x82>
						{
							queueYIELD_IF_USING_PREEMPTION();
 8001e2a:	f7ff fc8d 	bl	8001748 <vPortYield>
 8001e2e:	e008      	b.n	8001e42 <xQueueGenericReceive+0x82>
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001e30:	6a63      	ldr	r3, [r4, #36]	; 0x24
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 8001e32:	60e5      	str	r5, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001e34:	b12b      	cbz	r3, 8001e42 <xQueueGenericReceive+0x82>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001e36:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8001e3a:	f000 fba7 	bl	800258c <xTaskRemoveFromEventList>
 8001e3e:	2800      	cmp	r0, #0
 8001e40:	d1f3      	bne.n	8001e2a <xQueueGenericReceive+0x6a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
 8001e42:	f7ff fcc1 	bl	80017c8 <vPortExitCritical>
				return pdPASS;
 8001e46:	2001      	movs	r0, #1
 8001e48:	e04d      	b.n	8001ee6 <xQueueGenericReceive+0x126>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001e4a:	9d01      	ldr	r5, [sp, #4]
 8001e4c:	b91d      	cbnz	r5, 8001e56 <xQueueGenericReceive+0x96>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8001e4e:	f7ff fcbb 	bl	80017c8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8001e52:	4628      	mov	r0, r5
 8001e54:	e047      	b.n	8001ee6 <xQueueGenericReceive+0x126>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001e56:	b916      	cbnz	r6, 8001e5e <xQueueGenericReceive+0x9e>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8001e58:	a802      	add	r0, sp, #8
 8001e5a:	f000 fbd3 	bl	8002604 <vTaskSetTimeOutState>
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001e5e:	f7ff fcb3 	bl	80017c8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001e62:	f000 f9c7 	bl	80021f4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001e66:	f7ff fc91 	bl	800178c <vPortEnterCritical>
 8001e6a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001e6c:	3301      	adds	r3, #1
 8001e6e:	bf08      	it	eq
 8001e70:	6467      	streq	r7, [r4, #68]	; 0x44
 8001e72:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8001e74:	3301      	adds	r3, #1
 8001e76:	bf08      	it	eq
 8001e78:	64a7      	streq	r7, [r4, #72]	; 0x48
 8001e7a:	f7ff fca5 	bl	80017c8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001e7e:	a901      	add	r1, sp, #4
 8001e80:	a802      	add	r0, sp, #8
 8001e82:	f000 fbcf 	bl	8002624 <xTaskCheckForTimeOut>
 8001e86:	bb20      	cbnz	r0, 8001ed2 <xQueueGenericReceive+0x112>

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8001e88:	f7ff fc80 	bl	800178c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8001e8c:	6ba5      	ldr	r5, [r4, #56]	; 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8001e8e:	f7ff fc9b 	bl	80017c8 <vPortExitCritical>
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001e92:	b9c5      	cbnz	r5, 8001ec6 <xQueueGenericReceive+0x106>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001e94:	6823      	ldr	r3, [r4, #0]
 8001e96:	b933      	cbnz	r3, 8001ea6 <xQueueGenericReceive+0xe6>
					{
						taskENTER_CRITICAL();
 8001e98:	f7ff fc78 	bl	800178c <vPortEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8001e9c:	6860      	ldr	r0, [r4, #4]
 8001e9e:	f000 fc05 	bl	80026ac <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
 8001ea2:	f7ff fc91 	bl	80017c8 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8001ea6:	9901      	ldr	r1, [sp, #4]
 8001ea8:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8001eac:	f000 fb3c 	bl	8002528 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8001eb0:	4620      	mov	r0, r4
 8001eb2:	f7ff fe6e 	bl	8001b92 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8001eb6:	f000 fa37 	bl	8002328 <xTaskResumeAll>
 8001eba:	b108      	cbz	r0, 8001ec0 <xQueueGenericReceive+0x100>
 8001ebc:	2601      	movs	r6, #1
 8001ebe:	e798      	b.n	8001df2 <xQueueGenericReceive+0x32>
				{
					portYIELD_WITHIN_API();
 8001ec0:	f7ff fc42 	bl	8001748 <vPortYield>
 8001ec4:	e7fa      	b.n	8001ebc <xQueueGenericReceive+0xfc>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8001ec6:	4620      	mov	r0, r4
 8001ec8:	f7ff fe63 	bl	8001b92 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001ecc:	f000 fa2c 	bl	8002328 <xTaskResumeAll>
 8001ed0:	e7f4      	b.n	8001ebc <xQueueGenericReceive+0xfc>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
 8001ed2:	4620      	mov	r0, r4
 8001ed4:	f7ff fe5d 	bl	8001b92 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001ed8:	f000 fa26 	bl	8002328 <xTaskResumeAll>
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
 8001edc:	2000      	movs	r0, #0
 8001ede:	e002      	b.n	8001ee6 <xQueueGenericReceive+0x126>

	configASSERT( pxQueue );
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001ee0:	f7ff fc3e 	bl	8001760 <ulPortSetInterruptMask>
 8001ee4:	e7fe      	b.n	8001ee4 <xQueueGenericReceive+0x124>
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
}
 8001ee6:	b005      	add	sp, #20
 8001ee8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08001eec <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8001eec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001ef0:	460e      	mov	r6, r1
 8001ef2:	4617      	mov	r7, r2
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
 8001ef4:	4604      	mov	r4, r0
 8001ef6:	b910      	cbnz	r0, 8001efe <xQueueReceiveFromISR+0x12>
 8001ef8:	f7ff fc32 	bl	8001760 <ulPortSetInterruptMask>
 8001efc:	e7fe      	b.n	8001efc <xQueueReceiveFromISR+0x10>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001efe:	b921      	cbnz	r1, 8001f0a <xQueueReceiveFromISR+0x1e>
 8001f00:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001f02:	b113      	cbz	r3, 8001f0a <xQueueReceiveFromISR+0x1e>
 8001f04:	f7ff fc2c 	bl	8001760 <ulPortSetInterruptMask>
 8001f08:	e7fe      	b.n	8001f08 <xQueueReceiveFromISR+0x1c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001f0a:	f7ff fd01 	bl	8001910 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001f0e:	f7ff fc27 	bl	8001760 <ulPortSetInterruptMask>
	pxQueue->uxMessagesWaiting = USART_RX_BUFF_SIZE;			//Add luisfynn_161012
 8001f12:	2501      	movs	r5, #1
 8001f14:	63a5      	str	r5, [r4, #56]	; 0x38
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001f16:	6ba3      	ldr	r3, [r4, #56]	; 0x38
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001f18:	4680      	mov	r8, r0
	pxQueue->uxMessagesWaiting = USART_RX_BUFF_SIZE;			//Add luisfynn_161012
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001f1a:	b1cb      	cbz	r3, 8001f50 <xQueueReceiveFromISR+0x64>
		{
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			memcpy(pvBuffer, pxQueue, 1);					//Add luisfynn_161012
 8001f1c:	7823      	ldrb	r3, [r4, #0]
 8001f1e:	7033      	strb	r3, [r6, #0]
			//prvCopyDataFromQueue( pxQueue, pvBuffer );	//Delete luisfynn_161012

			--( pxQueue->uxMessagesWaiting );
 8001f20:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001f22:	3b01      	subs	r3, #1
 8001f24:	63a3      	str	r3, [r4, #56]	; 0x38
			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( pxQueue->xRxLock == queueUNLOCKED )
 8001f26:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001f28:	3301      	adds	r3, #1
 8001f2a:	d10d      	bne.n	8001f48 <xQueueReceiveFromISR+0x5c>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001f2c:	6923      	ldr	r3, [r4, #16]
 8001f2e:	b90b      	cbnz	r3, 8001f34 <xQueueReceiveFromISR+0x48>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				++( pxQueue->xRxLock );
			}

			xReturn = pdPASS;
 8001f30:	2401      	movs	r4, #1
 8001f32:	e00e      	b.n	8001f52 <xQueueReceiveFromISR+0x66>
			locked. */
			if( pxQueue->xRxLock == queueUNLOCKED )
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001f34:	f104 0010 	add.w	r0, r4, #16
 8001f38:	f000 fb28 	bl	800258c <xTaskRemoveFromEventList>
 8001f3c:	2800      	cmp	r0, #0
 8001f3e:	d0f7      	beq.n	8001f30 <xQueueReceiveFromISR+0x44>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8001f40:	2f00      	cmp	r7, #0
 8001f42:	d0f5      	beq.n	8001f30 <xQueueReceiveFromISR+0x44>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8001f44:	603d      	str	r5, [r7, #0]
 8001f46:	e7f3      	b.n	8001f30 <xQueueReceiveFromISR+0x44>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				++( pxQueue->xRxLock );
 8001f48:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001f4a:	3301      	adds	r3, #1
 8001f4c:	6463      	str	r3, [r4, #68]	; 0x44
 8001f4e:	e7ef      	b.n	8001f30 <xQueueReceiveFromISR+0x44>

			xReturn = pdPASS;
		}
		else
		{
			xReturn = pdFAIL;
 8001f50:	461c      	mov	r4, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8001f52:	4640      	mov	r0, r8
 8001f54:	f7ff fc34 	bl	80017c0 <vPortClearInterruptMask>

	return xReturn;
}
 8001f58:	4620      	mov	r0, r4
 8001f5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08001f60 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001f60:	4a06      	ldr	r2, [pc, #24]	; (8001f7c <prvResetNextTaskUnblockTime+0x1c>)
 8001f62:	6813      	ldr	r3, [r2, #0]
 8001f64:	6819      	ldr	r1, [r3, #0]
 8001f66:	4b06      	ldr	r3, [pc, #24]	; (8001f80 <prvResetNextTaskUnblockTime+0x20>)
 8001f68:	b911      	cbnz	r1, 8001f70 <prvResetNextTaskUnblockTime+0x10>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8001f6a:	f04f 32ff 	mov.w	r2, #4294967295
 8001f6e:	e003      	b.n	8001f78 <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001f70:	6812      	ldr	r2, [r2, #0]
 8001f72:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
 8001f74:	68d2      	ldr	r2, [r2, #12]
 8001f76:	6852      	ldr	r2, [r2, #4]
 8001f78:	601a      	str	r2, [r3, #0]
 8001f7a:	4770      	bx	lr
 8001f7c:	20000c54 	.word	0x20000c54
 8001f80:	20000d1c 	.word	0x20000d1c

08001f84 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
 8001f84:	4b0e      	ldr	r3, [pc, #56]	; (8001fc0 <prvAddCurrentTaskToDelayedList+0x3c>)
	#endif /* vTaskDelete */
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
 8001f86:	b510      	push	{r4, lr}
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
 8001f88:	681a      	ldr	r2, [r3, #0]
	#endif /* vTaskDelete */
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
 8001f8a:	4604      	mov	r4, r0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
 8001f8c:	6050      	str	r0, [r2, #4]

	if( xTimeToWake < xTickCount )
 8001f8e:	4a0d      	ldr	r2, [pc, #52]	; (8001fc4 <prvAddCurrentTaskToDelayedList+0x40>)
 8001f90:	6812      	ldr	r2, [r2, #0]
 8001f92:	4290      	cmp	r0, r2
 8001f94:	d207      	bcs.n	8001fa6 <prvAddCurrentTaskToDelayedList+0x22>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8001f96:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );

	if( xTimeToWake < xTickCount )
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 8001f9a:	4a0b      	ldr	r2, [pc, #44]	; (8001fc8 <prvAddCurrentTaskToDelayedList+0x44>)
 8001f9c:	6810      	ldr	r0, [r2, #0]
 8001f9e:	6819      	ldr	r1, [r3, #0]
 8001fa0:	3104      	adds	r1, #4
 8001fa2:	f7ff bb79 	b.w	8001698 <vListInsert>
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 8001fa6:	4a09      	ldr	r2, [pc, #36]	; (8001fcc <prvAddCurrentTaskToDelayedList+0x48>)
 8001fa8:	6810      	ldr	r0, [r2, #0]
 8001faa:	6819      	ldr	r1, [r3, #0]
 8001fac:	3104      	adds	r1, #4
 8001fae:	f7ff fb73 	bl	8001698 <vListInsert>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
 8001fb2:	4b07      	ldr	r3, [pc, #28]	; (8001fd0 <prvAddCurrentTaskToDelayedList+0x4c>)
 8001fb4:	681a      	ldr	r2, [r3, #0]
 8001fb6:	4294      	cmp	r4, r2
		{
			xNextTaskUnblockTime = xTimeToWake;
 8001fb8:	bf38      	it	cc
 8001fba:	601c      	strcc	r4, [r3, #0]
 8001fbc:	bd10      	pop	{r4, pc}
 8001fbe:	bf00      	nop
 8001fc0:	20000d18 	.word	0x20000d18
 8001fc4:	20000d24 	.word	0x20000d24
 8001fc8:	20000d28 	.word	0x20000d28
 8001fcc:	20000c54 	.word	0x20000c54
 8001fd0:	20000d1c 	.word	0x20000d1c

08001fd4 <xTaskGenericCreate>:

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 8001fd4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001fd8:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8001fda:	469a      	mov	sl, r3
 8001fdc:	460f      	mov	r7, r1
 8001fde:	4615      	mov	r5, r2
 8001fe0:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8001fe4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
BaseType_t xReturn;
TCB_t * pxNewTCB;
StackType_t *pxTopOfStack;

	configASSERT( pxTaskCode );
 8001fe6:	4681      	mov	r9, r0
 8001fe8:	b910      	cbnz	r0, 8001ff0 <xTaskGenericCreate+0x1c>
 8001fea:	f7ff fbb9 	bl	8001760 <ulPortSetInterruptMask>
 8001fee:	e7fe      	b.n	8001fee <xTaskGenericCreate+0x1a>
	configASSERT( ( ( uxPriority & ( UBaseType_t ) ( ~portPRIVILEGE_BIT ) ) < ( UBaseType_t ) configMAX_PRIORITIES ) );
 8001ff0:	2e06      	cmp	r6, #6
 8001ff2:	d902      	bls.n	8001ffa <xTaskGenericCreate+0x26>
 8001ff4:	f7ff fbb4 	bl	8001760 <ulPortSetInterruptMask>
 8001ff8:	e7fe      	b.n	8001ff8 <xTaskGenericCreate+0x24>
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001ffa:	b93b      	cbnz	r3, 800200c <xTaskGenericCreate+0x38>
 8001ffc:	0090      	lsls	r0, r2, #2
 8001ffe:	f7ff fccd 	bl	800199c <pvPortMalloc>

		if( pxStack != NULL )
 8002002:	4683      	mov	fp, r0
 8002004:	2800      	cmp	r0, #0
 8002006:	f000 80a6 	beq.w	8002156 <xTaskGenericCreate+0x182>
 800200a:	e000      	b.n	800200e <xTaskGenericCreate+0x3a>
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800200c:	469b      	mov	fp, r3

		if( pxStack != NULL )
		{
			/* Allocate space for the TCB.  Where the memory comes from depends
			on the implementation of the port malloc function. */
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 800200e:	205c      	movs	r0, #92	; 0x5c
 8002010:	f7ff fcc4 	bl	800199c <pvPortMalloc>

			if( pxNewTCB != NULL )
 8002014:	4604      	mov	r4, r0
 8002016:	b188      	cbz	r0, 800203c <xTaskGenericCreate+0x68>
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
 8002018:	00ad      	lsls	r5, r5, #2
 800201a:	462a      	mov	r2, r5
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );

			if( pxNewTCB != NULL )
			{
				/* Store the stack location in the TCB. */
				pxNewTCB->pxStack = pxStack;
 800201c:	f8c0 b030 	str.w	fp, [r0, #48]	; 0x30
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
 8002020:	21a5      	movs	r1, #165	; 0xa5
 8002022:	4658      	mov	r0, fp
 8002024:	f000 ff59 	bl	8002eda <memset>
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8002028:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800202a:	3d04      	subs	r5, #4
 800202c:	441d      	add	r5, r3
 800202e:	f025 0507 	bic.w	r5, r5, #7
 8002032:	1e7b      	subs	r3, r7, #1
 8002034:	f104 0233 	add.w	r2, r4, #51	; 0x33
 8002038:	370f      	adds	r7, #15
 800203a:	e005      	b.n	8002048 <xTaskGenericCreate+0x74>
			}
			else
			{
				/* The stack cannot be used as the TCB was not created.  Free it
				again. */
				vPortFree( pxStack );
 800203c:	4658      	mov	r0, fp
 800203e:	f7ff fd33 	bl	8001aa8 <vPortFree>
 8002042:	e088      	b.n	8002156 <xTaskGenericCreate+0x182>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002044:	42bb      	cmp	r3, r7
 8002046:	d006      	beq.n	8002056 <xTaskGenericCreate+0x82>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
 8002048:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 800204c:	f802 1f01 	strb.w	r1, [r2, #1]!

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8002050:	7819      	ldrb	r1, [r3, #0]
 8002052:	2900      	cmp	r1, #0
 8002054:	d1f6      	bne.n	8002044 <xTaskGenericCreate+0x70>
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002056:	f04f 0b00 	mov.w	fp, #0
		pxTCB->uxBasePriority = uxPriority;
		pxTCB->uxMutexesHeld = 0;
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
 800205a:	1d27      	adds	r7, r4, #4
 800205c:	4638      	mov	r0, r7
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800205e:	f884 b043 	strb.w	fp, [r4, #67]	; 0x43
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
 8002062:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
 8002064:	64e6      	str	r6, [r4, #76]	; 0x4c
		pxTCB->uxMutexesHeld = 0;
 8002066:	f8c4 b050 	str.w	fp, [r4, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
 800206a:	f7ff fb06 	bl	800167a <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
 800206e:	f104 0018 	add.w	r0, r4, #24
 8002072:	f7ff fb02 	bl	800167a <vListInitialiseItem>
	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002076:	f1c6 0307 	rsb	r3, r6, #7
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
 800207a:	f8c4 b054 	str.w	fp, [r4, #84]	; 0x54
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
	vListInitialiseItem( &( pxTCB->xEventListItem ) );

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
 800207e:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002080:	61a3      	str	r3, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
 8002082:	6264      	str	r4, [r4, #36]	; 0x24
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
		pxTCB->eNotifyState = eNotWaitingNotification;
 8002084:	f884 b058 	strb.w	fp, [r4, #88]	; 0x58
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002088:	4652      	mov	r2, sl
 800208a:	4649      	mov	r1, r9
 800208c:	4628      	mov	r0, r5
 800208e:	f7ff fb3b 	bl	8001708 <pxPortInitialiseStack>
 8002092:	6020      	str	r0, [r4, #0]
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
 8002094:	f1b8 0f00 	cmp.w	r8, #0
 8002098:	d001      	beq.n	800209e <xTaskGenericCreate+0xca>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800209a:	f8c8 4000 	str.w	r4, [r8]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
 800209e:	f7ff fb75 	bl	800178c <vPortEnterCritical>
		{
			uxCurrentNumberOfTasks++;
 80020a2:	4a2f      	ldr	r2, [pc, #188]	; (8002160 <xTaskGenericCreate+0x18c>)
			if( pxCurrentTCB == NULL )
 80020a4:	4d2f      	ldr	r5, [pc, #188]	; (8002164 <xTaskGenericCreate+0x190>)

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
		{
			uxCurrentNumberOfTasks++;
 80020a6:	6813      	ldr	r3, [r2, #0]
 80020a8:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 8002188 <xTaskGenericCreate+0x1b4>
 80020ac:	3301      	adds	r3, #1
 80020ae:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
 80020b0:	682b      	ldr	r3, [r5, #0]
 80020b2:	bb3b      	cbnz	r3, 8002104 <xTaskGenericCreate+0x130>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
 80020b4:	602c      	str	r4, [r5, #0]

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80020b6:	6812      	ldr	r2, [r2, #0]
 80020b8:	2a01      	cmp	r2, #1
 80020ba:	d12b      	bne.n	8002114 <xTaskGenericCreate+0x140>
 80020bc:	4698      	mov	r8, r3
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80020be:	eb09 0008 	add.w	r0, r9, r8
 80020c2:	f108 0814 	add.w	r8, r8, #20
 80020c6:	f7ff facd 	bl	8001664 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80020ca:	f1b8 0f8c 	cmp.w	r8, #140	; 0x8c
 80020ce:	d1f6      	bne.n	80020be <xTaskGenericCreate+0xea>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
 80020d0:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 800218c <xTaskGenericCreate+0x1b8>
	vListInitialise( &xDelayedTaskList2 );
 80020d4:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 8002190 <xTaskGenericCreate+0x1bc>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
 80020d8:	4650      	mov	r0, sl
 80020da:	f7ff fac3 	bl	8001664 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80020de:	4640      	mov	r0, r8
 80020e0:	f7ff fac0 	bl	8001664 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80020e4:	4820      	ldr	r0, [pc, #128]	; (8002168 <xTaskGenericCreate+0x194>)
 80020e6:	f7ff fabd 	bl	8001664 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80020ea:	4820      	ldr	r0, [pc, #128]	; (800216c <xTaskGenericCreate+0x198>)
 80020ec:	f7ff faba 	bl	8001664 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80020f0:	481f      	ldr	r0, [pc, #124]	; (8002170 <xTaskGenericCreate+0x19c>)
 80020f2:	f7ff fab7 	bl	8001664 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80020f6:	4b1f      	ldr	r3, [pc, #124]	; (8002174 <xTaskGenericCreate+0x1a0>)
 80020f8:	f8c3 a000 	str.w	sl, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80020fc:	4b1e      	ldr	r3, [pc, #120]	; (8002178 <xTaskGenericCreate+0x1a4>)
 80020fe:	f8c3 8000 	str.w	r8, [r3]
 8002102:	e007      	b.n	8002114 <xTaskGenericCreate+0x140>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
 8002104:	4b1d      	ldr	r3, [pc, #116]	; (800217c <xTaskGenericCreate+0x1a8>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	b923      	cbnz	r3, 8002114 <xTaskGenericCreate+0x140>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
 800210a:	682b      	ldr	r3, [r5, #0]
 800210c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800210e:	429e      	cmp	r6, r3
					{
						pxCurrentTCB = pxNewTCB;
 8002110:	bf28      	it	cs
 8002112:	602c      	strcs	r4, [r5, #0]
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
 8002114:	4a1a      	ldr	r2, [pc, #104]	; (8002180 <xTaskGenericCreate+0x1ac>)
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
 8002116:	491b      	ldr	r1, [pc, #108]	; (8002184 <xTaskGenericCreate+0x1b0>)
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
 8002118:	6813      	ldr	r3, [r2, #0]
 800211a:	3301      	adds	r3, #1
 800211c:	6013      	str	r3, [r2, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
 800211e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
			uxTaskNumber++;

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002120:	6463      	str	r3, [r4, #68]	; 0x44
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
 8002122:	680b      	ldr	r3, [r1, #0]
 8002124:	2401      	movs	r4, #1
 8002126:	fa04 f002 	lsl.w	r0, r4, r2
 800212a:	4303      	orrs	r3, r0
 800212c:	2014      	movs	r0, #20
 800212e:	600b      	str	r3, [r1, #0]
 8002130:	fb00 9002 	mla	r0, r0, r2, r9
 8002134:	4639      	mov	r1, r7
 8002136:	f7ff faa3 	bl	8001680 <vListInsertEnd>

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
 800213a:	f7ff fb45 	bl	80017c8 <vPortExitCritical>
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
 800213e:	4b0f      	ldr	r3, [pc, #60]	; (800217c <xTaskGenericCreate+0x1a8>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	b12b      	cbz	r3, 8002150 <xTaskGenericCreate+0x17c>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
 8002144:	682b      	ldr	r3, [r5, #0]
 8002146:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002148:	429e      	cmp	r6, r3
 800214a:	d901      	bls.n	8002150 <xTaskGenericCreate+0x17c>
			{
				taskYIELD_IF_USING_PREEMPTION();
 800214c:	f7ff fafc 	bl	8001748 <vPortYield>
 8002150:	4620      	mov	r0, r4
 8002152:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002156:	f04f 30ff 	mov.w	r0, #4294967295
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
}
 800215a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800215e:	bf00      	nop
 8002160:	20000d44 	.word	0x20000d44
 8002164:	20000d18 	.word	0x20000d18
 8002168:	20000d2c 	.word	0x20000d2c
 800216c:	20000d04 	.word	0x20000d04
 8002170:	20000d5c 	.word	0x20000d5c
 8002174:	20000c54 	.word	0x20000c54
 8002178:	20000d28 	.word	0x20000d28
 800217c:	20000c58 	.word	0x20000c58
 8002180:	20000d40 	.word	0x20000d40
 8002184:	20000d70 	.word	0x20000d70
 8002188:	20000c78 	.word	0x20000c78
 800218c:	20000c60 	.word	0x20000c60
 8002190:	20000d48 	.word	0x20000d48

08002194 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002194:	b530      	push	{r4, r5, lr}
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
 8002196:	2400      	movs	r4, #0

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002198:	b085      	sub	sp, #20
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
 800219a:	9403      	str	r4, [sp, #12]
 800219c:	9402      	str	r4, [sp, #8]
 800219e:	9401      	str	r4, [sp, #4]
 80021a0:	9400      	str	r4, [sp, #0]
 80021a2:	4623      	mov	r3, r4
 80021a4:	2280      	movs	r2, #128	; 0x80
 80021a6:	490e      	ldr	r1, [pc, #56]	; (80021e0 <vTaskStartScheduler+0x4c>)
 80021a8:	480e      	ldr	r0, [pc, #56]	; (80021e4 <vTaskStartScheduler+0x50>)
 80021aa:	f7ff ff13 	bl	8001fd4 <xTaskGenericCreate>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80021ae:	2801      	cmp	r0, #1
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
 80021b0:	4605      	mov	r5, r0
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80021b2:	d10e      	bne.n	80021d2 <vTaskStartScheduler+0x3e>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 80021b4:	f7ff fad4 	bl	8001760 <ulPortSetInterruptMask>
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80021b8:	4b0b      	ldr	r3, [pc, #44]	; (80021e8 <vTaskStartScheduler+0x54>)
 80021ba:	f04f 32ff 	mov.w	r2, #4294967295
 80021be:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80021c0:	4b0a      	ldr	r3, [pc, #40]	; (80021ec <vTaskStartScheduler+0x58>)
 80021c2:	601d      	str	r5, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80021c4:	4b0a      	ldr	r3, [pc, #40]	; (80021f0 <vTaskStartScheduler+0x5c>)
 80021c6:	601c      	str	r4, [r3, #0]
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
	}
}
 80021c8:	b005      	add	sp, #20
 80021ca:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80021ce:	f7ff bb55 	b.w	800187c <xPortStartScheduler>
	else
	{
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
 80021d2:	b910      	cbnz	r0, 80021da <vTaskStartScheduler+0x46>
 80021d4:	f7ff fac4 	bl	8001760 <ulPortSetInterruptMask>
 80021d8:	e7fe      	b.n	80021d8 <vTaskStartScheduler+0x44>
	}
}
 80021da:	b005      	add	sp, #20
 80021dc:	bd30      	pop	{r4, r5, pc}
 80021de:	bf00      	nop
 80021e0:	08002f74 	.word	0x08002f74
 80021e4:	08002459 	.word	0x08002459
 80021e8:	20000d1c 	.word	0x20000d1c
 80021ec:	20000c58 	.word	0x20000c58
 80021f0:	20000d24 	.word	0x20000d24

080021f4 <vTaskSuspendAll>:
{
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80021f4:	4a02      	ldr	r2, [pc, #8]	; (8002200 <vTaskSuspendAll+0xc>)
 80021f6:	6813      	ldr	r3, [r2, #0]
 80021f8:	3301      	adds	r3, #1
 80021fa:	6013      	str	r3, [r2, #0]
 80021fc:	4770      	bx	lr
 80021fe:	bf00      	nop
 8002200:	20000d20 	.word	0x20000d20

08002204 <xTaskIncrementTick>:

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002204:	4b3d      	ldr	r3, [pc, #244]	; (80022fc <xTaskIncrementTick+0xf8>)

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002206:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d136      	bne.n	800227e <xTaskIncrementTick+0x7a>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
 8002210:	4b3b      	ldr	r3, [pc, #236]	; (8002300 <xTaskIncrementTick+0xfc>)
 8002212:	681a      	ldr	r2, [r3, #0]
 8002214:	3201      	adds	r2, #1
 8002216:	601a      	str	r2, [r3, #0]

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8002218:	681d      	ldr	r5, [r3, #0]

			if( xConstTickCount == ( TickType_t ) 0U )
 800221a:	b98d      	cbnz	r5, 8002240 <xTaskIncrementTick+0x3c>
			{
				taskSWITCH_DELAYED_LISTS();
 800221c:	4b39      	ldr	r3, [pc, #228]	; (8002304 <xTaskIncrementTick+0x100>)
 800221e:	681a      	ldr	r2, [r3, #0]
 8002220:	6812      	ldr	r2, [r2, #0]
 8002222:	b112      	cbz	r2, 800222a <xTaskIncrementTick+0x26>
 8002224:	f7ff fa9c 	bl	8001760 <ulPortSetInterruptMask>
 8002228:	e7fe      	b.n	8002228 <xTaskIncrementTick+0x24>
 800222a:	4a37      	ldr	r2, [pc, #220]	; (8002308 <xTaskIncrementTick+0x104>)
 800222c:	6819      	ldr	r1, [r3, #0]
 800222e:	6810      	ldr	r0, [r2, #0]
 8002230:	6018      	str	r0, [r3, #0]
 8002232:	6011      	str	r1, [r2, #0]
 8002234:	4a35      	ldr	r2, [pc, #212]	; (800230c <xTaskIncrementTick+0x108>)
 8002236:	6813      	ldr	r3, [r2, #0]
 8002238:	3301      	adds	r3, #1
 800223a:	6013      	str	r3, [r2, #0]
 800223c:	f7ff fe90 	bl	8001f60 <prvResetNextTaskUnblockTime>

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
 8002240:	4c33      	ldr	r4, [pc, #204]	; (8002310 <xTaskIncrementTick+0x10c>)
 8002242:	f04f 0b00 	mov.w	fp, #0
 8002246:	6823      	ldr	r3, [r4, #0]
 8002248:	9401      	str	r4, [sp, #4]
 800224a:	429d      	cmp	r5, r3
 800224c:	4e31      	ldr	r6, [pc, #196]	; (8002314 <xTaskIncrementTick+0x110>)
 800224e:	4f32      	ldr	r7, [pc, #200]	; (8002318 <xTaskIncrementTick+0x114>)
 8002250:	d30b      	bcc.n	800226a <xTaskIncrementTick+0x66>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002252:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 8002304 <xTaskIncrementTick+0x100>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
 8002256:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 8002324 <xTaskIncrementTick+0x120>
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800225a:	f8d8 2000 	ldr.w	r2, [r8]
 800225e:	6812      	ldr	r2, [r2, #0]
 8002260:	b9a2      	cbnz	r2, 800228c <xTaskIncrementTick+0x88>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
 8002262:	9b01      	ldr	r3, [sp, #4]
 8002264:	f04f 32ff 	mov.w	r2, #4294967295
 8002268:	601a      	str	r2, [r3, #0]
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800226a:	683a      	ldr	r2, [r7, #0]
 800226c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800226e:	2214      	movs	r2, #20
 8002270:	434a      	muls	r2, r1
 8002272:	58b2      	ldr	r2, [r6, r2]
			{
				xSwitchRequired = pdTRUE;
 8002274:	2a02      	cmp	r2, #2
 8002276:	bf28      	it	cs
 8002278:	f04f 0b01 	movcs.w	fp, #1
 800227c:	e034      	b.n	80022e8 <xTaskIncrementTick+0xe4>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800227e:	4a27      	ldr	r2, [pc, #156]	; (800231c <xTaskIncrementTick+0x118>)

BaseType_t xTaskIncrementTick( void )
{
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002280:	f04f 0b00 	mov.w	fp, #0
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8002284:	6813      	ldr	r3, [r2, #0]
 8002286:	3301      	adds	r3, #1
 8002288:	6013      	str	r3, [r2, #0]
 800228a:	e02d      	b.n	80022e8 <xTaskIncrementTick+0xe4>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800228c:	f8d8 2000 	ldr.w	r2, [r8]
 8002290:	68d2      	ldr	r2, [r2, #12]
 8002292:	68d4      	ldr	r4, [r2, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
 8002294:	6861      	ldr	r1, [r4, #4]

						if( xConstTickCount < xItemValue )
 8002296:	428d      	cmp	r5, r1
 8002298:	d202      	bcs.n	80022a0 <xTaskIncrementTick+0x9c>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
 800229a:	9b01      	ldr	r3, [sp, #4]
 800229c:	6019      	str	r1, [r3, #0]
							break;
 800229e:	e7e4      	b.n	800226a <xTaskIncrementTick+0x66>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 80022a0:	f104 0a04 	add.w	sl, r4, #4
 80022a4:	4650      	mov	r0, sl
 80022a6:	f7ff fa0f 	bl	80016c8 <uxListRemove>

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80022aa:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80022ac:	b119      	cbz	r1, 80022b6 <xTaskIncrementTick+0xb2>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80022ae:	f104 0018 	add.w	r0, r4, #24
 80022b2:	f7ff fa09 	bl	80016c8 <uxListRemove>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
 80022b6:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80022b8:	f8d9 1000 	ldr.w	r1, [r9]
 80022bc:	2301      	movs	r3, #1
 80022be:	fa03 fe00 	lsl.w	lr, r3, r0
 80022c2:	ea4e 0101 	orr.w	r1, lr, r1
 80022c6:	f04f 0e14 	mov.w	lr, #20
 80022ca:	f8c9 1000 	str.w	r1, [r9]
 80022ce:	fb0e 6000 	mla	r0, lr, r0, r6
 80022d2:	4651      	mov	r1, sl
 80022d4:	f7ff f9d4 	bl	8001680 <vListInsertEnd>
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80022d8:	6838      	ldr	r0, [r7, #0]
 80022da:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80022dc:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							{
								xSwitchRequired = pdTRUE;
 80022de:	4291      	cmp	r1, r2
 80022e0:	bf28      	it	cs
 80022e2:	f04f 0b01 	movcs.w	fp, #1
 80022e6:	e7b8      	b.n	800225a <xTaskIncrementTick+0x56>
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80022e8:	4a0d      	ldr	r2, [pc, #52]	; (8002320 <xTaskIncrementTick+0x11c>)
 80022ea:	6812      	ldr	r2, [r2, #0]
		{
			xSwitchRequired = pdTRUE;
 80022ec:	2a00      	cmp	r2, #0
 80022ee:	bf18      	it	ne
 80022f0:	f04f 0b01 	movne.w	fp, #1
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
}
 80022f4:	4658      	mov	r0, fp
 80022f6:	b003      	add	sp, #12
 80022f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80022fc:	20000d20 	.word	0x20000d20
 8002300:	20000d24 	.word	0x20000d24
 8002304:	20000c54 	.word	0x20000c54
 8002308:	20000d28 	.word	0x20000d28
 800230c:	20000c50 	.word	0x20000c50
 8002310:	20000d1c 	.word	0x20000d1c
 8002314:	20000c78 	.word	0x20000c78
 8002318:	20000d18 	.word	0x20000d18
 800231c:	20000c74 	.word	0x20000c74
 8002320:	20000d74 	.word	0x20000d74
 8002324:	20000d70 	.word	0x20000d70

08002328 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002328:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800232c:	4c2a      	ldr	r4, [pc, #168]	; (80023d8 <xTaskResumeAll+0xb0>)
 800232e:	6823      	ldr	r3, [r4, #0]
 8002330:	b913      	cbnz	r3, 8002338 <xTaskResumeAll+0x10>
 8002332:	f7ff fa15 	bl	8001760 <ulPortSetInterruptMask>
 8002336:	e7fe      	b.n	8002336 <xTaskResumeAll+0xe>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002338:	f7ff fa28 	bl	800178c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800233c:	6823      	ldr	r3, [r4, #0]
 800233e:	3b01      	subs	r3, #1
 8002340:	6023      	str	r3, [r4, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002342:	6823      	ldr	r3, [r4, #0]
 8002344:	b10b      	cbz	r3, 800234a <xTaskResumeAll+0x22>
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
 8002346:	2400      	movs	r4, #0
 8002348:	e041      	b.n	80023ce <xTaskResumeAll+0xa6>
	{
		--uxSchedulerSuspended;

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800234a:	4b24      	ldr	r3, [pc, #144]	; (80023dc <xTaskResumeAll+0xb4>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d0f9      	beq.n	8002346 <xTaskResumeAll+0x1e>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002352:	4d23      	ldr	r5, [pc, #140]	; (80023e0 <xTaskResumeAll+0xb8>)
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyList( pxTCB );
 8002354:	4e23      	ldr	r6, [pc, #140]	; (80023e4 <xTaskResumeAll+0xbc>)
 8002356:	f8df 809c 	ldr.w	r8, [pc, #156]	; 80023f4 <xTaskResumeAll+0xcc>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800235a:	682b      	ldr	r3, [r5, #0]
 800235c:	b303      	cbz	r3, 80023a0 <xTaskResumeAll+0x78>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800235e:	68eb      	ldr	r3, [r5, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyList( pxTCB );
 8002360:	2701      	movs	r7, #1
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8002362:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8002364:	f104 0904 	add.w	r9, r4, #4
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002368:	f104 0018 	add.w	r0, r4, #24
 800236c:	f7ff f9ac 	bl	80016c8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8002370:	4648      	mov	r0, r9
 8002372:	f7ff f9a9 	bl	80016c8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002376:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002378:	6833      	ldr	r3, [r6, #0]
 800237a:	fa07 f102 	lsl.w	r1, r7, r2
 800237e:	2014      	movs	r0, #20
 8002380:	430b      	orrs	r3, r1
 8002382:	fb00 8002 	mla	r0, r0, r2, r8
 8002386:	4649      	mov	r1, r9
 8002388:	6033      	str	r3, [r6, #0]
 800238a:	f7ff f979 	bl	8001680 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800238e:	4b16      	ldr	r3, [pc, #88]	; (80023e8 <xTaskResumeAll+0xc0>)
 8002390:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002396:	429a      	cmp	r2, r3
 8002398:	d3df      	bcc.n	800235a <xTaskResumeAll+0x32>
					{
						xYieldPending = pdTRUE;
 800239a:	4b14      	ldr	r3, [pc, #80]	; (80023ec <xTaskResumeAll+0xc4>)
 800239c:	601f      	str	r7, [r3, #0]
 800239e:	e7da      	b.n	8002356 <xTaskResumeAll+0x2e>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
 80023a0:	4c13      	ldr	r4, [pc, #76]	; (80023f0 <xTaskResumeAll+0xc8>)
 80023a2:	6823      	ldr	r3, [r4, #0]
 80023a4:	b933      	cbnz	r3, 80023b4 <xTaskResumeAll+0x8c>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
 80023a6:	4b11      	ldr	r3, [pc, #68]	; (80023ec <xTaskResumeAll+0xc4>)
 80023a8:	681c      	ldr	r4, [r3, #0]
 80023aa:	2c01      	cmp	r4, #1
 80023ac:	d1cb      	bne.n	8002346 <xTaskResumeAll+0x1e>
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80023ae:	f7ff f9cb 	bl	8001748 <vPortYield>
 80023b2:	e00c      	b.n	80023ce <xTaskResumeAll+0xa6>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
					{
						if( xTaskIncrementTick() != pdFALSE )
						{
							xYieldPending = pdTRUE;
 80023b4:	4d0d      	ldr	r5, [pc, #52]	; (80023ec <xTaskResumeAll+0xc4>)
 80023b6:	2601      	movs	r6, #1
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
 80023b8:	6823      	ldr	r3, [r4, #0]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d0f3      	beq.n	80023a6 <xTaskResumeAll+0x7e>
					{
						if( xTaskIncrementTick() != pdFALSE )
 80023be:	f7ff ff21 	bl	8002204 <xTaskIncrementTick>
 80023c2:	b100      	cbz	r0, 80023c6 <xTaskResumeAll+0x9e>
						{
							xYieldPending = pdTRUE;
 80023c4:	602e      	str	r6, [r5, #0]
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
 80023c6:	6823      	ldr	r3, [r4, #0]
 80023c8:	3b01      	subs	r3, #1
 80023ca:	6023      	str	r3, [r4, #0]
 80023cc:	e7f4      	b.n	80023b8 <xTaskResumeAll+0x90>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80023ce:	f7ff f9fb 	bl	80017c8 <vPortExitCritical>

	return xAlreadyYielded;
}
 80023d2:	4620      	mov	r0, r4
 80023d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80023d8:	20000d20 	.word	0x20000d20
 80023dc:	20000d44 	.word	0x20000d44
 80023e0:	20000d2c 	.word	0x20000d2c
 80023e4:	20000d70 	.word	0x20000d70
 80023e8:	20000d18 	.word	0x20000d18
 80023ec:	20000d74 	.word	0x20000d74
 80023f0:	20000c74 	.word	0x20000c74
 80023f4:	20000c78 	.word	0x20000c78

080023f8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80023f8:	b538      	push	{r3, r4, r5, lr}
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80023fa:	b918      	cbnz	r0, 8002404 <vTaskDelay+0xc>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80023fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
		{
			portYIELD_WITHIN_API();
 8002400:	f7ff b9a2 	b.w	8001748 <vPortYield>


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8002404:	4b10      	ldr	r3, [pc, #64]	; (8002448 <vTaskDelay+0x50>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	b113      	cbz	r3, 8002410 <vTaskDelay+0x18>
 800240a:	f7ff f9a9 	bl	8001760 <ulPortSetInterruptMask>
 800240e:	e7fe      	b.n	800240e <vTaskDelay+0x16>
			vTaskSuspendAll();
 8002410:	f7ff fef0 	bl	80021f4 <vTaskSuspendAll>
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
 8002414:	4b0d      	ldr	r3, [pc, #52]	; (800244c <vTaskDelay+0x54>)

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8002416:	4d0e      	ldr	r5, [pc, #56]	; (8002450 <vTaskDelay+0x58>)
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	18c4      	adds	r4, r0, r3

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 800241c:	6828      	ldr	r0, [r5, #0]
 800241e:	3004      	adds	r0, #4
 8002420:	f7ff f952 	bl	80016c8 <uxListRemove>
 8002424:	b940      	cbnz	r0, 8002438 <vTaskDelay+0x40>
				{
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8002426:	682b      	ldr	r3, [r5, #0]
 8002428:	490a      	ldr	r1, [pc, #40]	; (8002454 <vTaskDelay+0x5c>)
 800242a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800242c:	680a      	ldr	r2, [r1, #0]
 800242e:	2301      	movs	r3, #1
 8002430:	4083      	lsls	r3, r0
 8002432:	ea22 0303 	bic.w	r3, r2, r3
 8002436:	600b      	str	r3, [r1, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
 8002438:	4620      	mov	r0, r4
 800243a:	f7ff fda3 	bl	8001f84 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800243e:	f7ff ff73 	bl	8002328 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002442:	2800      	cmp	r0, #0
 8002444:	d0da      	beq.n	80023fc <vTaskDelay+0x4>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002446:	bd38      	pop	{r3, r4, r5, pc}
 8002448:	20000d20 	.word	0x20000d20
 800244c:	20000d24 	.word	0x20000d24
 8002450:	20000d18 	.word	0x20000d18
 8002454:	20000d70 	.word	0x20000d70

08002458 <prvIdleTask>:
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
 8002458:	4d15      	ldr	r5, [pc, #84]	; (80024b0 <prvIdleTask+0x58>)
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800245a:	b580      	push	{r7, lr}
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
 800245c:	462e      	mov	r6, r5
		{
			vTaskSuspendAll();
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 800245e:	4f15      	ldr	r7, [pc, #84]	; (80024b4 <prvIdleTask+0x5c>)
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
 8002460:	682b      	ldr	r3, [r5, #0]
 8002462:	b1f3      	cbz	r3, 80024a2 <prvIdleTask+0x4a>
		{
			vTaskSuspendAll();
 8002464:	f7ff fec6 	bl	80021f4 <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8002468:	683c      	ldr	r4, [r7, #0]
			}
			( void ) xTaskResumeAll();
 800246a:	f7ff ff5d 	bl	8002328 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 800246e:	2c00      	cmp	r4, #0
 8002470:	d0f6      	beq.n	8002460 <prvIdleTask+0x8>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 8002472:	f7ff f98b 	bl	800178c <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8002476:	4b0f      	ldr	r3, [pc, #60]	; (80024b4 <prvIdleTask+0x5c>)
 8002478:	68db      	ldr	r3, [r3, #12]
 800247a:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 800247c:	1d20      	adds	r0, r4, #4
 800247e:	f7ff f923 	bl	80016c8 <uxListRemove>
					--uxCurrentNumberOfTasks;
 8002482:	4a0d      	ldr	r2, [pc, #52]	; (80024b8 <prvIdleTask+0x60>)
 8002484:	6813      	ldr	r3, [r2, #0]
 8002486:	3b01      	subs	r3, #1
 8002488:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
 800248a:	6833      	ldr	r3, [r6, #0]
 800248c:	3b01      	subs	r3, #1
 800248e:	6033      	str	r3, [r6, #0]
				}
				taskEXIT_CRITICAL();
 8002490:	f7ff f99a 	bl	80017c8 <vPortExitCritical>
				vPortFreeAligned( pxTCB->pxStack );
			}
		}
		#else
		{
			vPortFreeAligned( pxTCB->pxStack );
 8002494:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8002496:	f7ff fb07 	bl	8001aa8 <vPortFree>
		}
		#endif

		vPortFree( pxTCB );
 800249a:	4620      	mov	r0, r4
 800249c:	f7ff fb04 	bl	8001aa8 <vPortFree>
 80024a0:	e7de      	b.n	8002460 <prvIdleTask+0x8>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80024a2:	4b06      	ldr	r3, [pc, #24]	; (80024bc <prvIdleTask+0x64>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	2b01      	cmp	r3, #1
 80024a8:	d9d9      	bls.n	800245e <prvIdleTask+0x6>
			{
				taskYIELD();
 80024aa:	f7ff f94d 	bl	8001748 <vPortYield>
 80024ae:	e7d6      	b.n	800245e <prvIdleTask+0x6>
 80024b0:	20000c5c 	.word	0x20000c5c
 80024b4:	20000d04 	.word	0x20000d04
 80024b8:	20000d44 	.word	0x20000d44
 80024bc:	20000c78 	.word	0x20000c78

080024c0 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80024c0:	4b14      	ldr	r3, [pc, #80]	; (8002514 <vTaskSwitchContext+0x54>)

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80024c2:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80024c4:	681a      	ldr	r2, [r3, #0]
 80024c6:	4b14      	ldr	r3, [pc, #80]	; (8002518 <vTaskSwitchContext+0x58>)
 80024c8:	b10a      	cbz	r2, 80024ce <vTaskSwitchContext+0xe>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80024ca:	2201      	movs	r2, #1
 80024cc:	e020      	b.n	8002510 <vTaskSwitchContext+0x50>
	}
	else
	{
		xYieldPending = pdFALSE;
 80024ce:	601a      	str	r2, [r3, #0]
		/* Check for stack overflow, if configured. */
		taskCHECK_FOR_STACK_OVERFLOW();

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80024d0:	4b12      	ldr	r3, [pc, #72]	; (800251c <vTaskSwitchContext+0x5c>)
 80024d2:	681b      	ldr	r3, [r3, #0]
	/* Generic helper function. */
	__attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitmap )
	{
	uint8_t ucReturn;

		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 80024d4:	fab3 f383 	clz	r3, r3
 80024d8:	b2db      	uxtb	r3, r3
 80024da:	f1c3 031f 	rsb	r3, r3, #31
 80024de:	2214      	movs	r2, #20
 80024e0:	435a      	muls	r2, r3
 80024e2:	490f      	ldr	r1, [pc, #60]	; (8002520 <vTaskSwitchContext+0x60>)
 80024e4:	588c      	ldr	r4, [r1, r2]
 80024e6:	1888      	adds	r0, r1, r2
 80024e8:	b914      	cbnz	r4, 80024f0 <vTaskSwitchContext+0x30>
 80024ea:	f7ff f939 	bl	8001760 <ulPortSetInterruptMask>
 80024ee:	e7fe      	b.n	80024ee <vTaskSwitchContext+0x2e>
 80024f0:	6844      	ldr	r4, [r0, #4]
 80024f2:	3208      	adds	r2, #8
 80024f4:	6864      	ldr	r4, [r4, #4]
 80024f6:	440a      	add	r2, r1
 80024f8:	4294      	cmp	r4, r2
 80024fa:	bf08      	it	eq
 80024fc:	6862      	ldreq	r2, [r4, #4]
 80024fe:	6044      	str	r4, [r0, #4]
 8002500:	bf08      	it	eq
 8002502:	6042      	streq	r2, [r0, #4]
 8002504:	2214      	movs	r2, #20
 8002506:	fb02 1303 	mla	r3, r2, r3, r1
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	68da      	ldr	r2, [r3, #12]
 800250e:	4b05      	ldr	r3, [pc, #20]	; (8002524 <vTaskSwitchContext+0x64>)
 8002510:	601a      	str	r2, [r3, #0]
 8002512:	bd10      	pop	{r4, pc}
 8002514:	20000d20 	.word	0x20000d20
 8002518:	20000d74 	.word	0x20000d74
 800251c:	20000d70 	.word	0x20000d70
 8002520:	20000c78 	.word	0x20000c78
 8002524:	20000d18 	.word	0x20000d18

08002528 <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8002528:	b538      	push	{r3, r4, r5, lr}
 800252a:	460d      	mov	r5, r1
TickType_t xTimeToWake;

	configASSERT( pxEventList );
 800252c:	b910      	cbnz	r0, 8002534 <vTaskPlaceOnEventList+0xc>
 800252e:	f7ff f917 	bl	8001760 <ulPortSetInterruptMask>
 8002532:	e7fe      	b.n	8002532 <vTaskPlaceOnEventList+0xa>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002534:	4c11      	ldr	r4, [pc, #68]	; (800257c <vTaskPlaceOnEventList+0x54>)
 8002536:	6821      	ldr	r1, [r4, #0]
 8002538:	3118      	adds	r1, #24
 800253a:	f7ff f8ad 	bl	8001698 <vListInsert>

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 800253e:	6820      	ldr	r0, [r4, #0]
 8002540:	3004      	adds	r0, #4
 8002542:	f7ff f8c1 	bl	80016c8 <uxListRemove>
 8002546:	b940      	cbnz	r0, 800255a <vTaskPlaceOnEventList+0x32>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8002548:	6823      	ldr	r3, [r4, #0]
 800254a:	490d      	ldr	r1, [pc, #52]	; (8002580 <vTaskPlaceOnEventList+0x58>)
 800254c:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800254e:	680a      	ldr	r2, [r1, #0]
 8002550:	2301      	movs	r3, #1
 8002552:	4083      	lsls	r3, r0
 8002554:	ea22 0303 	bic.w	r3, r2, r3
 8002558:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
 800255a:	1c6b      	adds	r3, r5, #1
 800255c:	d106      	bne.n	800256c <vTaskPlaceOnEventList+0x44>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure the task is not woken by a timing event.  It will
			block indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 800255e:	6821      	ldr	r1, [r4, #0]
 8002560:	4808      	ldr	r0, [pc, #32]	; (8002584 <vTaskPlaceOnEventList+0x5c>)
 8002562:	3104      	adds	r1, #4
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8002564:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		if( xTicksToWait == portMAX_DELAY )
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure the task is not woken by a timing event.  It will
			block indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 8002568:	f7ff b88a 	b.w	8001680 <vListInsertEnd>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			scheduler will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
 800256c:	4b06      	ldr	r3, [pc, #24]	; (8002588 <vTaskPlaceOnEventList+0x60>)
 800256e:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
 8002570:	4428      	add	r0, r5
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8002572:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			scheduler will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
 8002576:	f7ff bd05 	b.w	8001f84 <prvAddCurrentTaskToDelayedList>
 800257a:	bf00      	nop
 800257c:	20000d18 	.word	0x20000d18
 8002580:	20000d70 	.word	0x20000d70
 8002584:	20000d5c 	.word	0x20000d5c
 8002588:	20000d24 	.word	0x20000d24

0800258c <xTaskRemoveFromEventList>:
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800258c:	68c3      	ldr	r3, [r0, #12]

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800258e:	b570      	push	{r4, r5, r6, lr}
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8002590:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8002592:	b914      	cbnz	r4, 800259a <xTaskRemoveFromEventList+0xe>
 8002594:	f7ff f8e4 	bl	8001760 <ulPortSetInterruptMask>
 8002598:	e7fe      	b.n	8002598 <xTaskRemoveFromEventList+0xc>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800259a:	f104 0518 	add.w	r5, r4, #24
 800259e:	4628      	mov	r0, r5
 80025a0:	f7ff f892 	bl	80016c8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80025a4:	4b11      	ldr	r3, [pc, #68]	; (80025ec <xTaskRemoveFromEventList+0x60>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	b983      	cbnz	r3, 80025cc <xTaskRemoveFromEventList+0x40>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
 80025aa:	1d26      	adds	r6, r4, #4
 80025ac:	4630      	mov	r0, r6
 80025ae:	f7ff f88b 	bl	80016c8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80025b2:	490f      	ldr	r1, [pc, #60]	; (80025f0 <xTaskRemoveFromEventList+0x64>)
 80025b4:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 80025b6:	680a      	ldr	r2, [r1, #0]
 80025b8:	2301      	movs	r3, #1
 80025ba:	40ab      	lsls	r3, r5
 80025bc:	4313      	orrs	r3, r2
 80025be:	600b      	str	r3, [r1, #0]
 80025c0:	4b0c      	ldr	r3, [pc, #48]	; (80025f4 <xTaskRemoveFromEventList+0x68>)
 80025c2:	2014      	movs	r0, #20
 80025c4:	4631      	mov	r1, r6
 80025c6:	fb00 3005 	mla	r0, r0, r5, r3
 80025ca:	e001      	b.n	80025d0 <xTaskRemoveFromEventList+0x44>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80025cc:	4629      	mov	r1, r5
 80025ce:	480a      	ldr	r0, [pc, #40]	; (80025f8 <xTaskRemoveFromEventList+0x6c>)
 80025d0:	f7ff f856 	bl	8001680 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80025d4:	4b09      	ldr	r3, [pc, #36]	; (80025fc <xTaskRemoveFromEventList+0x70>)
 80025d6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025dc:	429a      	cmp	r2, r3
		it should force a context switch now. */
		xReturn = pdTRUE;

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80025de:	bf83      	ittte	hi
 80025e0:	4b07      	ldrhi	r3, [pc, #28]	; (8002600 <xTaskRemoveFromEventList+0x74>)
 80025e2:	2001      	movhi	r0, #1
 80025e4:	6018      	strhi	r0, [r3, #0]
	}
	else
	{
		xReturn = pdFALSE;
 80025e6:	2000      	movls	r0, #0
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
}
 80025e8:	bd70      	pop	{r4, r5, r6, pc}
 80025ea:	bf00      	nop
 80025ec:	20000d20 	.word	0x20000d20
 80025f0:	20000d70 	.word	0x20000d70
 80025f4:	20000c78 	.word	0x20000c78
 80025f8:	20000d2c 	.word	0x20000d2c
 80025fc:	20000d18 	.word	0x20000d18
 8002600:	20000d74 	.word	0x20000d74

08002604 <vTaskSetTimeOutState>:
	return xReturn;
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8002604:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
 8002606:	b910      	cbnz	r0, 800260e <vTaskSetTimeOutState+0xa>
 8002608:	f7ff f8aa 	bl	8001760 <ulPortSetInterruptMask>
 800260c:	e7fe      	b.n	800260c <vTaskSetTimeOutState+0x8>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800260e:	4b03      	ldr	r3, [pc, #12]	; (800261c <vTaskSetTimeOutState+0x18>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8002614:	4b02      	ldr	r3, [pc, #8]	; (8002620 <vTaskSetTimeOutState+0x1c>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	6043      	str	r3, [r0, #4]
 800261a:	bd08      	pop	{r3, pc}
 800261c:	20000c50 	.word	0x20000c50
 8002620:	20000d24 	.word	0x20000d24

08002624 <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8002624:	b538      	push	{r3, r4, r5, lr}
 8002626:	460d      	mov	r5, r1
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8002628:	4604      	mov	r4, r0
 800262a:	b910      	cbnz	r0, 8002632 <xTaskCheckForTimeOut+0xe>
 800262c:	f7ff f898 	bl	8001760 <ulPortSetInterruptMask>
 8002630:	e7fe      	b.n	8002630 <xTaskCheckForTimeOut+0xc>
	configASSERT( pxTicksToWait );
 8002632:	b911      	cbnz	r1, 800263a <xTaskCheckForTimeOut+0x16>
 8002634:	f7ff f894 	bl	8001760 <ulPortSetInterruptMask>
 8002638:	e7fe      	b.n	8002638 <xTaskCheckForTimeOut+0x14>

	taskENTER_CRITICAL();
 800263a:	f7ff f8a7 	bl	800178c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800263e:	4b0e      	ldr	r3, [pc, #56]	; (8002678 <xTaskCheckForTimeOut+0x54>)
 8002640:	6819      	ldr	r1, [r3, #0]

		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
 8002642:	682b      	ldr	r3, [r5, #0]
 8002644:	1c5a      	adds	r2, r3, #1
 8002646:	d010      	beq.n	800266a <xTaskCheckForTimeOut+0x46>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002648:	4a0c      	ldr	r2, [pc, #48]	; (800267c <xTaskCheckForTimeOut+0x58>)
 800264a:	6820      	ldr	r0, [r4, #0]
 800264c:	6812      	ldr	r2, [r2, #0]
 800264e:	4290      	cmp	r0, r2
 8002650:	6862      	ldr	r2, [r4, #4]
 8002652:	d001      	beq.n	8002658 <xTaskCheckForTimeOut+0x34>
 8002654:	4291      	cmp	r1, r2
 8002656:	d20a      	bcs.n	800266e <xTaskCheckForTimeOut+0x4a>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
 8002658:	1a88      	subs	r0, r1, r2
 800265a:	4283      	cmp	r3, r0
 800265c:	d907      	bls.n	800266e <xTaskCheckForTimeOut+0x4a>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
 800265e:	1a52      	subs	r2, r2, r1
 8002660:	4413      	add	r3, r2
 8002662:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
 8002664:	4620      	mov	r0, r4
 8002666:	f7ff ffcd 	bl	8002604 <vTaskSetTimeOutState>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
 800266a:	2400      	movs	r4, #0
 800266c:	e000      	b.n	8002670 <xTaskCheckForTimeOut+0x4c>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
 800266e:	2401      	movs	r4, #1
		else
		{
			xReturn = pdTRUE;
		}
	}
	taskEXIT_CRITICAL();
 8002670:	f7ff f8aa 	bl	80017c8 <vPortExitCritical>

	return xReturn;
}
 8002674:	4620      	mov	r0, r4
 8002676:	bd38      	pop	{r3, r4, r5, pc}
 8002678:	20000d24 	.word	0x20000d24
 800267c:	20000c50 	.word	0x20000c50

08002680 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xYieldPending = pdTRUE;
 8002680:	4b01      	ldr	r3, [pc, #4]	; (8002688 <vTaskMissedYield+0x8>)
 8002682:	2201      	movs	r2, #1
 8002684:	601a      	str	r2, [r3, #0]
 8002686:	4770      	bx	lr
 8002688:	20000d74 	.word	0x20000d74

0800268c <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800268c:	4b05      	ldr	r3, [pc, #20]	; (80026a4 <xTaskGetSchedulerState+0x18>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	b133      	cbz	r3, 80026a0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002692:	4b05      	ldr	r3, [pc, #20]	; (80026a8 <xTaskGetSchedulerState+0x1c>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	2b00      	cmp	r3, #0
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8002698:	bf0c      	ite	eq
 800269a:	2002      	moveq	r0, #2
 800269c:	2000      	movne	r0, #0
 800269e:	4770      	bx	lr
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80026a0:	2001      	movs	r0, #1
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
 80026a2:	4770      	bx	lr
 80026a4:	20000c58 	.word	0x20000c58
 80026a8:	20000d20 	.word	0x20000d20

080026ac <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80026ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
 80026b0:	4604      	mov	r4, r0
 80026b2:	2800      	cmp	r0, #0
 80026b4:	d03b      	beq.n	800272e <vTaskPriorityInherit+0x82>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 80026b6:	4d1f      	ldr	r5, [pc, #124]	; (8002734 <vTaskPriorityInherit+0x88>)
 80026b8:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80026ba:	682a      	ldr	r2, [r5, #0]
 80026bc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80026be:	4293      	cmp	r3, r2
 80026c0:	d235      	bcs.n	800272e <vTaskPriorityInherit+0x82>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80026c2:	6982      	ldr	r2, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
 80026c4:	4e1c      	ldr	r6, [pc, #112]	; (8002738 <vTaskPriorityInherit+0x8c>)
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80026c6:	2a00      	cmp	r2, #0
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80026c8:	bfa8      	it	ge
 80026ca:	682a      	ldrge	r2, [r5, #0]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
 80026cc:	f04f 0714 	mov.w	r7, #20
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80026d0:	bfa8      	it	ge
 80026d2:	6ad2      	ldrge	r2, [r2, #44]	; 0x2c
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
 80026d4:	fb07 6303 	mla	r3, r7, r3, r6
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80026d8:	bfa4      	itt	ge
 80026da:	f1c2 0207 	rsbge	r2, r2, #7
 80026de:	6182      	strge	r2, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
 80026e0:	6942      	ldr	r2, [r0, #20]
 80026e2:	429a      	cmp	r2, r3
 80026e4:	d120      	bne.n	8002728 <vTaskPriorityInherit+0x7c>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 80026e6:	f100 0804 	add.w	r8, r0, #4
 80026ea:	4640      	mov	r0, r8
 80026ec:	f7fe ffec 	bl	80016c8 <uxListRemove>
 80026f0:	4b12      	ldr	r3, [pc, #72]	; (800273c <vTaskPriorityInherit+0x90>)
 80026f2:	b948      	cbnz	r0, 8002708 <vTaskPriorityInherit+0x5c>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80026f4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80026f6:	4347      	muls	r7, r0
 80026f8:	59f2      	ldr	r2, [r6, r7]
 80026fa:	b92a      	cbnz	r2, 8002708 <vTaskPriorityInherit+0x5c>
 80026fc:	6819      	ldr	r1, [r3, #0]
 80026fe:	2201      	movs	r2, #1
 8002700:	4082      	lsls	r2, r0
 8002702:	ea21 0202 	bic.w	r2, r1, r2
 8002706:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8002708:	682a      	ldr	r2, [r5, #0]
					prvAddTaskToReadyList( pxTCB );
 800270a:	2001      	movs	r0, #1
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 800270c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 800270e:	4641      	mov	r1, r8
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8002710:	62e2      	str	r2, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 8002712:	681c      	ldr	r4, [r3, #0]
 8002714:	4090      	lsls	r0, r2
 8002716:	4320      	orrs	r0, r4
 8002718:	6018      	str	r0, [r3, #0]
 800271a:	2014      	movs	r0, #20
 800271c:	fb00 6002 	mla	r0, r0, r2, r6
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002720:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
					prvAddTaskToReadyList( pxTCB );
 8002724:	f7fe bfac 	b.w	8001680 <vListInsertEnd>
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8002728:	682b      	ldr	r3, [r5, #0]
 800272a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800272c:	62c3      	str	r3, [r0, #44]	; 0x2c
 800272e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002732:	bf00      	nop
 8002734:	20000d18 	.word	0x20000d18
 8002738:	20000c78 	.word	0x20000c78
 800273c:	20000d70 	.word	0x20000d70

08002740 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8002740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
 8002742:	4604      	mov	r4, r0
 8002744:	b908      	cbnz	r0, 800274a <xTaskPriorityDisinherit+0xa>
#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;
 8002746:	2000      	movs	r0, #0
 8002748:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800274a:	4b1c      	ldr	r3, [pc, #112]	; (80027bc <xTaskPriorityDisinherit+0x7c>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	4298      	cmp	r0, r3
 8002750:	d002      	beq.n	8002758 <xTaskPriorityDisinherit+0x18>
 8002752:	f7ff f805 	bl	8001760 <ulPortSetInterruptMask>
 8002756:	e7fe      	b.n	8002756 <xTaskPriorityDisinherit+0x16>

			configASSERT( pxTCB->uxMutexesHeld );
 8002758:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800275a:	b913      	cbnz	r3, 8002762 <xTaskPriorityDisinherit+0x22>
 800275c:	f7ff f800 	bl	8001760 <ulPortSetInterruptMask>
 8002760:	e7fe      	b.n	8002760 <xTaskPriorityDisinherit+0x20>
			( pxTCB->uxMutexesHeld )--;

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002762:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8002764:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );

			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
 8002766:	3b01      	subs	r3, #1

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002768:	4291      	cmp	r1, r2
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );

			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
 800276a:	6503      	str	r3, [r0, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800276c:	d0eb      	beq.n	8002746 <xTaskPriorityDisinherit+0x6>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800276e:	2b00      	cmp	r3, #0
 8002770:	d1e9      	bne.n	8002746 <xTaskPriorityDisinherit+0x6>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8002772:	1d05      	adds	r5, r0, #4
 8002774:	4628      	mov	r0, r5
 8002776:	f7fe ffa7 	bl	80016c8 <uxListRemove>
 800277a:	4e11      	ldr	r6, [pc, #68]	; (80027c0 <xTaskPriorityDisinherit+0x80>)
 800277c:	4a11      	ldr	r2, [pc, #68]	; (80027c4 <xTaskPriorityDisinherit+0x84>)
 800277e:	b950      	cbnz	r0, 8002796 <xTaskPriorityDisinherit+0x56>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8002780:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8002782:	2114      	movs	r1, #20
 8002784:	4379      	muls	r1, r7
 8002786:	5873      	ldr	r3, [r6, r1]
 8002788:	b92b      	cbnz	r3, 8002796 <xTaskPriorityDisinherit+0x56>
 800278a:	6810      	ldr	r0, [r2, #0]
 800278c:	2301      	movs	r3, #1
 800278e:	40bb      	lsls	r3, r7
 8002790:	ea20 0303 	bic.w	r3, r0, r3
 8002794:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8002796:	6ce3      	ldr	r3, [r4, #76]	; 0x4c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
					prvAddTaskToReadyList( pxTCB );
 8002798:	6810      	ldr	r0, [r2, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800279a:	f1c3 0107 	rsb	r1, r3, #7
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800279e:	62e3      	str	r3, [r4, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80027a0:	61a1      	str	r1, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 80027a2:	2401      	movs	r4, #1
 80027a4:	fa04 f103 	lsl.w	r1, r4, r3
 80027a8:	4308      	orrs	r0, r1
 80027aa:	6010      	str	r0, [r2, #0]
 80027ac:	2014      	movs	r0, #20
 80027ae:	fb00 6003 	mla	r0, r0, r3, r6
 80027b2:	4629      	mov	r1, r5
 80027b4:	f7fe ff64 	bl	8001680 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80027b8:	4620      	mov	r0, r4
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
 80027ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80027bc:	20000d18 	.word	0x20000d18
 80027c0:	20000c78 	.word	0x20000c78
 80027c4:	20000d70 	.word	0x20000d70

080027c8 <pvTaskIncrementMutexHeldCount>:

	void *pvTaskIncrementMutexHeldCount( void )
	{
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80027c8:	4b04      	ldr	r3, [pc, #16]	; (80027dc <pvTaskIncrementMutexHeldCount+0x14>)
 80027ca:	681a      	ldr	r2, [r3, #0]
 80027cc:	b11a      	cbz	r2, 80027d6 <pvTaskIncrementMutexHeldCount+0xe>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80027ce:	6819      	ldr	r1, [r3, #0]
 80027d0:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 80027d2:	3201      	adds	r2, #1
 80027d4:	650a      	str	r2, [r1, #80]	; 0x50
		}

		return pxCurrentTCB;
 80027d6:	6818      	ldr	r0, [r3, #0]
	}
 80027d8:	4770      	bx	lr
 80027da:	bf00      	nop
 80027dc:	20000d18 	.word	0x20000d18

080027e0 <stm32LiveTask>:
  }
}

/* stm32LiveTask function */
void stm32LiveTask(void const * argument)
{
 80027e0:	b510      	push	{r4, lr}
	unsigned int count = 0;
 80027e2:	2400      	movs	r4, #0

	for(;;)
	{
		if(count % 2)	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80027e4:	f014 0201 	ands.w	r2, r4, #1
 80027e8:	bf18      	it	ne
 80027ea:	2201      	movne	r2, #1
		else			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 80027ec:	2120      	movs	r1, #32
 80027ee:	4806      	ldr	r0, [pc, #24]	; (8002808 <stm32LiveTask+0x28>)
 80027f0:	f7fe f802 	bl	80007f8 <HAL_GPIO_WritePin>

		if(count < 100) 	count++;
 80027f4:	2c63      	cmp	r4, #99	; 0x63
		else				count = 0;

		osDelay(1000);
 80027f6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
	for(;;)
	{
		if(count % 2)	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
		else			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);

		if(count < 100) 	count++;
 80027fa:	bf94      	ite	ls
 80027fc:	3401      	addls	r4, #1
		else				count = 0;
 80027fe:	2400      	movhi	r4, #0

		osDelay(1000);
 8002800:	f7fe fecf 	bl	80015a2 <osDelay>
	}
 8002804:	e7ee      	b.n	80027e4 <stm32LiveTask+0x4>
 8002806:	bf00      	nop
 8002808:	40010c00 	.word	0x40010c00

0800280c <alarmOutTask>:
}

/* alarmOutTask function */
void alarmOutTask(void const * argument)
{
 800280c:	b508      	push	{r3, lr}
	for(;;)
	{
		osDelay(1000);
 800280e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002812:	f7fe fec6 	bl	80015a2 <osDelay>
 8002816:	e7fa      	b.n	800280e <alarmOutTask+0x2>

08002818 <stm32Usart1Task>:
	}
}

void stm32Usart1Task(void const * argument)
{
 8002818:	b508      	push	{r3, lr}
	printf(" \n");
 800281a:	4807      	ldr	r0, [pc, #28]	; (8002838 <stm32Usart1Task+0x20>)
 800281c:	f000 fb12 	bl	8002e44 <puts>

	if(uartRxQueueHandle != NULL) HAL_UART_Receive_IT(&huart1,uartRxQueueHandle,USART_RX_BUFF_SIZE);
 8002820:	4b06      	ldr	r3, [pc, #24]	; (800283c <stm32Usart1Task+0x24>)
 8002822:	6819      	ldr	r1, [r3, #0]
 8002824:	b119      	cbz	r1, 800282e <stm32Usart1Task+0x16>
 8002826:	2201      	movs	r2, #1
 8002828:	4805      	ldr	r0, [pc, #20]	; (8002840 <stm32Usart1Task+0x28>)
 800282a:	f7fe fda3 	bl	8001374 <HAL_UART_Receive_IT>

	for(;;)
	{
		osDelay(1);
 800282e:	2001      	movs	r0, #1
 8002830:	f7fe feb7 	bl	80015a2 <osDelay>
 8002834:	e7fb      	b.n	800282e <stm32Usart1Task+0x16>
 8002836:	bf00      	nop
 8002838:	08002f79 	.word	0x08002f79
 800283c:	20000d80 	.word	0x20000d80
 8002840:	20000dc4 	.word	0x20000dc4

08002844 <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8002844:	b570      	push	{r4, r5, r6, lr}

  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8002846:	2309      	movs	r3, #9
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8002848:	b092      	sub	sp, #72	; 0x48

  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 800284a:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800284c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002850:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 8002852:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002856:	2601      	movs	r6, #1
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002858:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800285a:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800285c:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800285e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 8002862:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002864:	960e      	str	r6, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002866:	940f      	str	r4, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002868:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800286a:	f7fd fff7 	bl	800085c <HAL_RCC_OscConfig>
 800286e:	b100      	cbz	r0, 8002872 <SystemClock_Config+0x2e>
 8002870:	e7fe      	b.n	8002870 <SystemClock_Config+0x2c>
  {
    Error_Handler();
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002872:	250f      	movs	r5, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002874:	9005      	str	r0, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002876:	9006      	str	r0, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002878:	9007      	str	r0, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800287a:	4631      	mov	r1, r6
 800287c:	a803      	add	r0, sp, #12
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  {
    Error_Handler();
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800287e:	9503      	str	r5, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002880:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002882:	f7fe fa93 	bl	8000dac <HAL_RCC_ClockConfig>
 8002886:	b100      	cbz	r0, 800288a <SystemClock_Config+0x46>
 8002888:	e7fe      	b.n	8002888 <SystemClock_Config+0x44>
  {
    Error_Handler();
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 800288a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800288e:	4668      	mov	r0, sp
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
  {
    Error_Handler();
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002890:	9400      	str	r4, [sp, #0]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 8002892:	9302      	str	r3, [sp, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002894:	f7fe fb72 	bl	8000f7c <HAL_RCCEx_PeriphCLKConfig>
 8002898:	4604      	mov	r4, r0
 800289a:	b100      	cbz	r0, 800289e <SystemClock_Config+0x5a>
 800289c:	e7fe      	b.n	800289c <SystemClock_Config+0x58>
  {
    Error_Handler();
  }

  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800289e:	f7fe fb37 	bl	8000f10 <HAL_RCC_GetHCLKFreq>
 80028a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80028a6:	fbb0 f0f3 	udiv	r0, r0, r3
 80028aa:	f7fd feab 	bl	8000604 <HAL_SYSTICK_Config>

  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80028ae:	2004      	movs	r0, #4
 80028b0:	f7fd febe 	bl	8000630 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 80028b4:	4622      	mov	r2, r4
 80028b6:	4629      	mov	r1, r5
 80028b8:	f04f 30ff 	mov.w	r0, #4294967295
 80028bc:	f7fd fe62 	bl	8000584 <HAL_NVIC_SetPriority>
}
 80028c0:	b012      	add	sp, #72	; 0x48
 80028c2:	bd70      	pop	{r4, r5, r6, pc}

080028c4 <main>:
/* USER CODE END PFP */

/* USER CODE BEGIN 0 */

int main(void)
{
 80028c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80028c8:	b096      	sub	sp, #88	; 0x58
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80028ca:	f7fd fca5 	bl	8000218 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 80028ce:	f7ff ffb9 	bl	8002844 <SystemClock_Config>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80028d2:	4b5e      	ldr	r3, [pc, #376]	; (8002a4c <main+0x188>)

  /*Configure GPIO pins : PA0 PA1 PA2 PA3 
                           PA4 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028d4:	2500      	movs	r5, #0
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80028d6:	699a      	ldr	r2, [r3, #24]
                           PA4 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028d8:	a911      	add	r1, sp, #68	; 0x44
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80028da:	f042 0220 	orr.w	r2, r2, #32
 80028de:	619a      	str	r2, [r3, #24]
 80028e0:	699a      	ldr	r2, [r3, #24]
                           PA4 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028e2:	485b      	ldr	r0, [pc, #364]	; (8002a50 <main+0x18c>)
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80028e4:	f002 0220 	and.w	r2, r2, #32
 80028e8:	9202      	str	r2, [sp, #8]
 80028ea:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028ec:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028ee:	2601      	movs	r6, #1

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028f0:	f042 0204 	orr.w	r2, r2, #4
 80028f4:	619a      	str	r2, [r3, #24]
 80028f6:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80028f8:	f44f 6700 	mov.w	r7, #2048	; 0x800

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028fc:	f002 0204 	and.w	r2, r2, #4
 8002900:	9203      	str	r2, [sp, #12]
 8002902:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002904:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002906:	f04f 0802 	mov.w	r8, #2
  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800290a:	f042 0208 	orr.w	r2, r2, #8
 800290e:	619a      	str	r2, [r3, #24]
 8002910:	699b      	ldr	r3, [r3, #24]

  /*Configure GPIO pins : PA0 PA1 PA2 PA3 
                           PA4 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002912:	9512      	str	r5, [sp, #72]	; 0x48
  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002914:	f003 0308 	and.w	r3, r3, #8
 8002918:	9304      	str	r3, [sp, #16]
 800291a:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pins : PA0 PA1 PA2 PA3 
                           PA4 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 800291c:	23ff      	movs	r3, #255	; 0xff
 800291e:	9311      	str	r3, [sp, #68]	; 0x44
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002920:	9513      	str	r5, [sp, #76]	; 0x4c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002922:	f7fd fe91 	bl	8000648 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002926:	a911      	add	r1, sp, #68	; 0x44
 8002928:	4849      	ldr	r0, [pc, #292]	; (8002a50 <main+0x18c>)

  /*Configure GPIO pins : PB3 PB4 PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 800292a:	2478      	movs	r4, #120	; 0x78
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 800292c:	9711      	str	r7, [sp, #68]	; 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800292e:	9612      	str	r6, [sp, #72]	; 0x48
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002930:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002934:	f7fd fe88 	bl	8000648 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002938:	a911      	add	r1, sp, #68	; 0x44
 800293a:	4846      	ldr	r0, [pc, #280]	; (8002a54 <main+0x190>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pins : PB3 PB4 PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 800293c:	9411      	str	r4, [sp, #68]	; 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800293e:	9612      	str	r6, [sp, #72]	; 0x48
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002940:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002944:	f7fd fe80 	bl	8000648 <HAL_GPIO_Init>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8002948:	462a      	mov	r2, r5
 800294a:	4639      	mov	r1, r7
 800294c:	4840      	ldr	r0, [pc, #256]	; (8002a50 <main+0x18c>)
 800294e:	f7fd ff53 	bl	80007f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 8002952:	4621      	mov	r1, r4
 8002954:	483f      	ldr	r0, [pc, #252]	; (8002a54 <main+0x190>)
 8002956:	462a      	mov	r2, r5
 8002958:	f7fd ff4e 	bl	80007f8 <HAL_GPIO_WritePin>

  ADC_ChannelConfTypeDef sConfig;

    /**Common config 
    */
  hadc1.Instance = ADC1;
 800295c:	4c3e      	ldr	r4, [pc, #248]	; (8002a58 <main+0x194>)
 800295e:	4b3f      	ldr	r3, [pc, #252]	; (8002a5c <main+0x198>)
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 1;
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002960:	4620      	mov	r0, r4

  ADC_ChannelConfTypeDef sConfig;

    /**Common config 
    */
  hadc1.Instance = ADC1;
 8002962:	6023      	str	r3, [r4, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002964:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
  ADC_ChannelConfTypeDef sConfig;

    /**Common config 
    */
  hadc1.Instance = ADC1;
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002968:	60a5      	str	r5, [r4, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800296a:	60e5      	str	r5, [r4, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800296c:	6165      	str	r5, [r4, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800296e:	61e3      	str	r3, [r4, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002970:	6065      	str	r5, [r4, #4]
  hadc1.Init.NbrOfConversion = 1;
 8002972:	6126      	str	r6, [r4, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002974:	f7fd fd60 	bl	8000438 <HAL_ADC_Init>
 8002978:	b100      	cbz	r0, 800297c <main+0xb8>
 800297a:	e7fe      	b.n	800297a <main+0xb6>
    Error_Handler();
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_8;
 800297c:	2308      	movs	r3, #8
  sConfig.Rank = 1;
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800297e:	9013      	str	r0, [sp, #76]	; 0x4c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002980:	a911      	add	r1, sp, #68	; 0x44
 8002982:	4620      	mov	r0, r4
    Error_Handler();
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_8;
 8002984:	9311      	str	r3, [sp, #68]	; 0x44
  sConfig.Rank = 1;
 8002986:	9612      	str	r6, [sp, #72]	; 0x48
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002988:	f7fd fc74 	bl	8000274 <HAL_ADC_ConfigChannel>
 800298c:	b100      	cbz	r0, 8002990 <main+0xcc>
 800298e:	e7fe      	b.n	800298e <main+0xca>

/* IWDG init function */
static void MX_IWDG_Init(void)
{

  hiwdg.Instance = IWDG;
 8002990:	4b33      	ldr	r3, [pc, #204]	; (8002a60 <main+0x19c>)
 8002992:	4a34      	ldr	r2, [pc, #208]	; (8002a64 <main+0x1a0>)
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 8002994:	6058      	str	r0, [r3, #4]

/* IWDG init function */
static void MX_IWDG_Init(void)
{

  hiwdg.Instance = IWDG;
 8002996:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
  hiwdg.Init.Reload = 4095;
 8002998:	f640 72ff 	movw	r2, #4095	; 0xfff
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 800299c:	4618      	mov	r0, r3
static void MX_IWDG_Init(void)
{

  hiwdg.Instance = IWDG;
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
  hiwdg.Init.Reload = 4095;
 800299e:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80029a0:	f7fd ff2f 	bl	8000802 <HAL_IWDG_Init>
 80029a4:	b100      	cbz	r0, 80029a8 <main+0xe4>
 80029a6:	e7fe      	b.n	80029a6 <main+0xe2>

/* USART1 init function */
static void MX_USART1_UART_Init(void)
{

  huart1.Instance = USART1;
 80029a8:	4b2f      	ldr	r3, [pc, #188]	; (8002a68 <main+0x1a4>)
  huart1.Init.BaudRate = 115200;
 80029aa:	4930      	ldr	r1, [pc, #192]	; (8002a6c <main+0x1a8>)
 80029ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80029b0:	e883 0006 	stmia.w	r3, {r1, r2}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80029b4:	6098      	str	r0, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80029b6:	60d8      	str	r0, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80029b8:	6118      	str	r0, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80029ba:	220c      	movs	r2, #12
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80029bc:	6198      	str	r0, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80029be:	61d8      	str	r0, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80029c0:	4618      	mov	r0, r3
  huart1.Instance = USART1;
  huart1.Init.BaudRate = 115200;
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 80029c2:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80029c4:	f7fe fc24 	bl	8001210 <HAL_UART_Init>
 80029c8:	4607      	mov	r7, r0
 80029ca:	b100      	cbz	r0, 80029ce <main+0x10a>
 80029cc:	e7fe      	b.n	80029cc <main+0x108>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of myBinarySem01 */
  osSemaphoreDef(myBinarySem01);
 80029ce:	a816      	add	r0, sp, #88	; 0x58
  myBinarySem01Handle = osSemaphoreCreate(osSemaphore(myBinarySem01), 1);
 80029d0:	4631      	mov	r1, r6
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of myBinarySem01 */
  osSemaphoreDef(myBinarySem01);
 80029d2:	f840 7d54 	str.w	r7, [r0, #-84]!
  myBinarySem01Handle = osSemaphoreCreate(osSemaphore(myBinarySem01), 1);
 80029d6:	f7fe fdec 	bl	80015b2 <osSemaphoreCreate>
  /* Create the thread(s) */
  /* definition and creation of defaultTask */

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  osThreadDef(stm32LiveCheck, stm32LiveTask, osPriorityNormal, 0, 64);
 80029da:	4c25      	ldr	r4, [pc, #148]	; (8002a70 <main+0x1ac>)
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of myBinarySem01 */
  osSemaphoreDef(myBinarySem01);
  myBinarySem01Handle = osSemaphoreCreate(osSemaphore(myBinarySem01), 1);
 80029dc:	4b25      	ldr	r3, [pc, #148]	; (8002a74 <main+0x1b0>)
  /* Create the thread(s) */
  /* definition and creation of defaultTask */

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  osThreadDef(stm32LiveCheck, stm32LiveTask, osPriorityNormal, 0, 64);
 80029de:	ae07      	add	r6, sp, #28
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of myBinarySem01 */
  osSemaphoreDef(myBinarySem01);
  myBinarySem01Handle = osSemaphoreCreate(osSemaphore(myBinarySem01), 1);
 80029e0:	6018      	str	r0, [r3, #0]
  /* Create the thread(s) */
  /* definition and creation of defaultTask */

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  osThreadDef(stm32LiveCheck, stm32LiveTask, osPriorityNormal, 0, 64);
 80029e2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80029e4:	4625      	mov	r5, r4
 80029e6:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80029e8:	f855 3b04 	ldr.w	r3, [r5], #4
  defaultTaskHandle = osThreadCreate(osThread(stm32LiveCheck), NULL);
 80029ec:	4639      	mov	r1, r7
 80029ee:	a807      	add	r0, sp, #28
  /* Create the thread(s) */
  /* definition and creation of defaultTask */

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  osThreadDef(stm32LiveCheck, stm32LiveTask, osPriorityNormal, 0, 64);
 80029f0:	6033      	str	r3, [r6, #0]
  defaultTaskHandle = osThreadCreate(osThread(stm32LiveCheck), NULL);
 80029f2:	f7fe fdba 	bl	800156a <osThreadCreate>
 80029f6:	f8df 8084 	ldr.w	r8, [pc, #132]	; 8002a7c <main+0x1b8>

  osThreadDef(alarmOut, alarmOutTask, osPriorityNormal, 0, 64);
 80029fa:	ae0c      	add	r6, sp, #48	; 0x30
  /* definition and creation of defaultTask */

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  osThreadDef(stm32LiveCheck, stm32LiveTask, osPriorityNormal, 0, 64);
  defaultTaskHandle = osThreadCreate(osThread(stm32LiveCheck), NULL);
 80029fc:	f8c8 0000 	str.w	r0, [r8]

  osThreadDef(alarmOut, alarmOutTask, osPriorityNormal, 0, 64);
 8002a00:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a02:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8002a04:	682b      	ldr	r3, [r5, #0]
  defaultTaskHandle = osThreadCreate(osThread(alarmOut), NULL);
 8002a06:	4639      	mov	r1, r7
 8002a08:	a80c      	add	r0, sp, #48	; 0x30
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  osThreadDef(stm32LiveCheck, stm32LiveTask, osPriorityNormal, 0, 64);
  defaultTaskHandle = osThreadCreate(osThread(stm32LiveCheck), NULL);

  osThreadDef(alarmOut, alarmOutTask, osPriorityNormal, 0, 64);
 8002a0a:	6033      	str	r3, [r6, #0]
  defaultTaskHandle = osThreadCreate(osThread(alarmOut), NULL);
 8002a0c:	f7fe fdad 	bl	800156a <osThreadCreate>

  osThreadDef(stm32Usart1, stm32Usart1Task, osPriorityNormal, 0, 64);
 8002a10:	f104 0618 	add.w	r6, r4, #24
 8002a14:	ad11      	add	r5, sp, #68	; 0x44
  /* add threads, ... */
  osThreadDef(stm32LiveCheck, stm32LiveTask, osPriorityNormal, 0, 64);
  defaultTaskHandle = osThreadCreate(osThread(stm32LiveCheck), NULL);

  osThreadDef(alarmOut, alarmOutTask, osPriorityNormal, 0, 64);
  defaultTaskHandle = osThreadCreate(osThread(alarmOut), NULL);
 8002a16:	f8c8 0000 	str.w	r0, [r8]

  osThreadDef(stm32Usart1, stm32Usart1Task, osPriorityNormal, 0, 64);
 8002a1a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8002a1c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a1e:	6833      	ldr	r3, [r6, #0]
  defaultTaskHandle = osThreadCreate(osThread(stm32Usart1), NULL);
 8002a20:	4639      	mov	r1, r7
 8002a22:	a811      	add	r0, sp, #68	; 0x44
  defaultTaskHandle = osThreadCreate(osThread(stm32LiveCheck), NULL);

  osThreadDef(alarmOut, alarmOutTask, osPriorityNormal, 0, 64);
  defaultTaskHandle = osThreadCreate(osThread(alarmOut), NULL);

  osThreadDef(stm32Usart1, stm32Usart1Task, osPriorityNormal, 0, 64);
 8002a24:	602b      	str	r3, [r5, #0]
  defaultTaskHandle = osThreadCreate(osThread(stm32Usart1), NULL);
 8002a26:	f7fe fda0 	bl	800156a <osThreadCreate>
  /* USER CODE END RTOS_THREADS */

  /* Create the queue(s) */
  /* definition and creation of uartRxQueue */
  osMessageQDef(uartRxQueue, USART_MAX_BUFF_SIZE, uint32_t);
 8002a2a:	342c      	adds	r4, #44	; 0x2c
 8002a2c:	ab05      	add	r3, sp, #20

  osThreadDef(alarmOut, alarmOutTask, osPriorityNormal, 0, 64);
  defaultTaskHandle = osThreadCreate(osThread(alarmOut), NULL);

  osThreadDef(stm32Usart1, stm32Usart1Task, osPriorityNormal, 0, 64);
  defaultTaskHandle = osThreadCreate(osThread(stm32Usart1), NULL);
 8002a2e:	f8c8 0000 	str.w	r0, [r8]
  /* USER CODE END RTOS_THREADS */

  /* Create the queue(s) */
  /* definition and creation of uartRxQueue */
  osMessageQDef(uartRxQueue, USART_MAX_BUFF_SIZE, uint32_t);
 8002a32:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002a36:	e883 0003 	stmia.w	r3, {r0, r1}
  uartRxQueueHandle = osMessageCreate(osMessageQ(uartRxQueue), NULL);
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	4639      	mov	r1, r7
 8002a3e:	f7fe fdcc 	bl	80015da <osMessageCreate>
 8002a42:	4b0d      	ldr	r3, [pc, #52]	; (8002a78 <main+0x1b4>)
 8002a44:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */
 
  /* Start scheduler */
  osKernelStart();
 8002a46:	f7fe fd8b 	bl	8001560 <osKernelStart>
 8002a4a:	e7fe      	b.n	8002a4a <main+0x186>
 8002a4c:	40021000 	.word	0x40021000
 8002a50:	40010800 	.word	0x40010800
 8002a54:	40010c00 	.word	0x40010c00
 8002a58:	20000d94 	.word	0x20000d94
 8002a5c:	40012400 	.word	0x40012400
 8002a60:	20000d84 	.word	0x20000d84
 8002a64:	40003000 	.word	0x40003000
 8002a68:	20000dc4 	.word	0x20000dc4
 8002a6c:	40013800 	.word	0x40013800
 8002a70:	08002f18 	.word	0x08002f18
 8002a74:	20000e04 	.word	0x20000e04
 8002a78:	20000d80 	.word	0x20000d80
 8002a7c:	20000d7c 	.word	0x20000d7c

08002a80 <HAL_UART_RxCpltCallback>:
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
}

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002a80:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  if(huart->Instance == USART1)
 8002a82:	6802      	ldr	r2, [r0, #0]
 8002a84:	4b19      	ldr	r3, [pc, #100]	; (8002aec <HAL_UART_RxCpltCallback+0x6c>)
 8002a86:	429a      	cmp	r2, r3
 8002a88:	d12e      	bne.n	8002ae8 <HAL_UART_RxCpltCallback+0x68>
  {
	  osEvent evt = osMessageGet(uartRxQueueHandle, 0);
 8002a8a:	4c19      	ldr	r4, [pc, #100]	; (8002af0 <HAL_UART_RxCpltCallback+0x70>)
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	6821      	ldr	r1, [r4, #0]
 8002a90:	a801      	add	r0, sp, #4
 8002a92:	f7fe fda7 	bl	80015e4 <osMessageGet>

	  if(evt.status == osEventMessage)
 8002a96:	9b01      	ldr	r3, [sp, #4]
 8002a98:	2b10      	cmp	r3, #16
 8002a9a:	d120      	bne.n	8002ade <HAL_UART_RxCpltCallback+0x5e>
	  {
		  if(evt.value.v == ENTER)
 8002a9c:	9b02      	ldr	r3, [sp, #8]
 8002a9e:	4d15      	ldr	r5, [pc, #84]	; (8002af4 <HAL_UART_RxCpltCallback+0x74>)
 8002aa0:	2b0d      	cmp	r3, #13
 8002aa2:	d106      	bne.n	8002ab2 <HAL_UART_RxCpltCallback+0x32>
		  {
			  HAL_UART_Transmit_IT(&huart1, consoleMessage, sizeof(consoleMessage));
 8002aa4:	2207      	movs	r2, #7
 8002aa6:	4914      	ldr	r1, [pc, #80]	; (8002af8 <HAL_UART_RxCpltCallback+0x78>)
 8002aa8:	4814      	ldr	r0, [pc, #80]	; (8002afc <HAL_UART_RxCpltCallback+0x7c>)
 8002aaa:	f7fe fc39 	bl	8001320 <HAL_UART_Transmit_IT>
			  usartSendCharater = 0;
 8002aae:	2300      	movs	r3, #0
 8002ab0:	e014      	b.n	8002adc <HAL_UART_RxCpltCallback+0x5c>
		  }
		  else if(evt.value.v == BACKSPACE || evt.value.v == DELETE)
 8002ab2:	2b08      	cmp	r3, #8
 8002ab4:	d001      	beq.n	8002aba <HAL_UART_RxCpltCallback+0x3a>
 8002ab6:	2b1b      	cmp	r3, #27
 8002ab8:	d109      	bne.n	8002ace <HAL_UART_RxCpltCallback+0x4e>
		  {
			  if(usartSendCharater > 0)
 8002aba:	782b      	ldrb	r3, [r5, #0]
 8002abc:	4e0d      	ldr	r6, [pc, #52]	; (8002af4 <HAL_UART_RxCpltCallback+0x74>)
 8002abe:	b123      	cbz	r3, 8002aca <HAL_UART_RxCpltCallback+0x4a>
			  {
				  printf("\b \b");
 8002ac0:	480f      	ldr	r0, [pc, #60]	; (8002b00 <HAL_UART_RxCpltCallback+0x80>)
 8002ac2:	f000 f99b 	bl	8002dfc <iprintf>
				  usartSendCharater--;
 8002ac6:	7833      	ldrb	r3, [r6, #0]
 8002ac8:	3b01      	subs	r3, #1
			  }
			  else
			  {
				  usartSendCharater =0;
 8002aca:	7033      	strb	r3, [r6, #0]
 8002acc:	e007      	b.n	8002ade <HAL_UART_RxCpltCallback+0x5e>
			  }
		  }
		  else
		  {
			  HAL_UART_Transmit_IT(&huart1, &evt.value.v, USART_TX_BUFF_SIZE);
 8002ace:	2201      	movs	r2, #1
 8002ad0:	a902      	add	r1, sp, #8
 8002ad2:	480a      	ldr	r0, [pc, #40]	; (8002afc <HAL_UART_RxCpltCallback+0x7c>)
 8002ad4:	f7fe fc24 	bl	8001320 <HAL_UART_Transmit_IT>
			  usartSendCharater++;
 8002ad8:	782b      	ldrb	r3, [r5, #0]
 8002ada:	3301      	adds	r3, #1
 8002adc:	702b      	strb	r3, [r5, #0]
		  }
	  }
	  HAL_UART_Receive_IT(&huart1,uartRxQueueHandle, USART_RX_BUFF_SIZE);
 8002ade:	2201      	movs	r2, #1
 8002ae0:	6821      	ldr	r1, [r4, #0]
 8002ae2:	4806      	ldr	r0, [pc, #24]	; (8002afc <HAL_UART_RxCpltCallback+0x7c>)
 8002ae4:	f7fe fc46 	bl	8001374 <HAL_UART_Receive_IT>
  }
}
 8002ae8:	b004      	add	sp, #16
 8002aea:	bd70      	pop	{r4, r5, r6, pc}
 8002aec:	40013800 	.word	0x40013800
 8002af0:	20000d80 	.word	0x20000d80
 8002af4:	20000d78 	.word	0x20000d78
 8002af8:	20000008 	.word	0x20000008
 8002afc:	20000dc4 	.word	0x20000dc4
 8002b00:	08002f7b 	.word	0x08002f7b

08002b04 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002b04:	4b20      	ldr	r3, [pc, #128]	; (8002b88 <HAL_MspInit+0x84>)

/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b06:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002b08:	699a      	ldr	r2, [r3, #24]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b0a:	2003      	movs	r0, #3
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002b0c:	f042 0201 	orr.w	r2, r2, #1
 8002b10:	619a      	str	r2, [r3, #24]
 8002b12:	699b      	ldr	r3, [r3, #24]
 8002b14:	f003 0301 	and.w	r3, r3, #1
 8002b18:	9301      	str	r3, [sp, #4]
 8002b1a:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b1c:	f7fd fd20 	bl	8000560 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8002b20:	2200      	movs	r2, #0
 8002b22:	4611      	mov	r1, r2
 8002b24:	f06f 000b 	mvn.w	r0, #11
 8002b28:	f7fd fd2c 	bl	8000584 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	4611      	mov	r1, r2
 8002b30:	f06f 000a 	mvn.w	r0, #10
 8002b34:	f7fd fd26 	bl	8000584 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8002b38:	2200      	movs	r2, #0
 8002b3a:	4611      	mov	r1, r2
 8002b3c:	f06f 0009 	mvn.w	r0, #9
 8002b40:	f7fd fd20 	bl	8000584 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8002b44:	2200      	movs	r2, #0
 8002b46:	4611      	mov	r1, r2
 8002b48:	f06f 0004 	mvn.w	r0, #4
 8002b4c:	f7fd fd1a 	bl	8000584 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8002b50:	2200      	movs	r2, #0
 8002b52:	4611      	mov	r1, r2
 8002b54:	f06f 0003 	mvn.w	r0, #3
 8002b58:	f7fd fd14 	bl	8000584 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	210f      	movs	r1, #15
 8002b60:	f06f 0001 	mvn.w	r0, #1
 8002b64:	f7fd fd0e 	bl	8000584 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8002b68:	2200      	movs	r2, #0
 8002b6a:	210f      	movs	r1, #15
 8002b6c:	f04f 30ff 	mov.w	r0, #4294967295
 8002b70:	f7fd fd08 	bl	8000584 <HAL_NVIC_SetPriority>

    /**DISABLE: JTAG-DP Disabled and SW-DP Disabled 
    */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8002b74:	4a05      	ldr	r2, [pc, #20]	; (8002b8c <HAL_MspInit+0x88>)
 8002b76:	6853      	ldr	r3, [r2, #4]
 8002b78:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002b7c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002b80:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b82:	b003      	add	sp, #12
 8002b84:	f85d fb04 	ldr.w	pc, [sp], #4
 8002b88:	40021000 	.word	0x40021000
 8002b8c:	40010000 	.word	0x40010000

08002b90 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002b90:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 8002b92:	6802      	ldr	r2, [r0, #0]
 8002b94:	4b0b      	ldr	r3, [pc, #44]	; (8002bc4 <HAL_ADC_MspInit+0x34>)
 8002b96:	429a      	cmp	r2, r3
 8002b98:	d111      	bne.n	8002bbe <HAL_ADC_MspInit+0x2e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002b9a:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 8002b9e:	699a      	ldr	r2, [r3, #24]
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ba0:	a902      	add	r1, sp, #8
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002ba2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ba6:	619a      	str	r2, [r3, #24]
 8002ba8:	699b      	ldr	r3, [r3, #24]
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002baa:	4807      	ldr	r0, [pc, #28]	; (8002bc8 <HAL_ADC_MspInit+0x38>)
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002bac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002bb0:	9301      	str	r3, [sp, #4]
 8002bb2:	9b01      	ldr	r3, [sp, #4]
  
    /**ADC1 GPIO Configuration    
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002bb4:	2303      	movs	r3, #3
 8002bb6:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002bb8:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bba:	f7fd fd45 	bl	8000648 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002bbe:	b007      	add	sp, #28
 8002bc0:	f85d fb04 	ldr.w	pc, [sp], #4
 8002bc4:	40012400 	.word	0x40012400
 8002bc8:	40010c00 	.word	0x40010c00

08002bcc <HAL_UART_MspInit>:
  /* USER CODE END ADC1_MspDeInit 1 */

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002bcc:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 8002bce:	6802      	ldr	r2, [r0, #0]
 8002bd0:	4b16      	ldr	r3, [pc, #88]	; (8002c2c <HAL_UART_MspInit+0x60>)
  /* USER CODE END ADC1_MspDeInit 1 */

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002bd2:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 8002bd4:	429a      	cmp	r2, r3
 8002bd6:	d127      	bne.n	8002c28 <HAL_UART_MspInit+0x5c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002bd8:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8002bdc:	699a      	ldr	r2, [r3, #24]
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bde:	a902      	add	r1, sp, #8
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002be0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002be4:	619a      	str	r2, [r3, #24]
 8002be6:	699b      	ldr	r3, [r3, #24]
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002be8:	4811      	ldr	r0, [pc, #68]	; (8002c30 <HAL_UART_MspInit+0x64>)
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002bea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002bee:	9301      	str	r3, [sp, #4]
 8002bf0:	9b01      	ldr	r3, [sp, #4]
  
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002bf2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002bf6:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bf8:	2302      	movs	r3, #2
 8002bfa:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002bfc:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002bfe:	2400      	movs	r4, #0
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002c00:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c02:	f7fd fd21 	bl	8000648 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002c06:	f44f 6380 	mov.w	r3, #1024	; 0x400
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c0a:	a902      	add	r1, sp, #8
 8002c0c:	4808      	ldr	r0, [pc, #32]	; (8002c30 <HAL_UART_MspInit+0x64>)
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002c0e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c10:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c12:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c14:	f7fd fd18 	bl	8000648 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8002c18:	2025      	movs	r0, #37	; 0x25
 8002c1a:	4622      	mov	r2, r4
 8002c1c:	2105      	movs	r1, #5
 8002c1e:	f7fd fcb1 	bl	8000584 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002c22:	2025      	movs	r0, #37	; 0x25
 8002c24:	f7fd fce2 	bl	80005ec <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002c28:	b006      	add	sp, #24
 8002c2a:	bd10      	pop	{r4, pc}
 8002c2c:	40013800 	.word	0x40013800
 8002c30:	40010800 	.word	0x40010800

08002c34 <NMI_Handler>:
 8002c34:	4770      	bx	lr

08002c36 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8002c36:	e7fe      	b.n	8002c36 <HardFault_Handler>

08002c38 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8002c38:	e7fe      	b.n	8002c38 <MemManage_Handler>

08002c3a <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8002c3a:	e7fe      	b.n	8002c3a <BusFault_Handler>

08002c3c <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8002c3c:	e7fe      	b.n	8002c3c <UsageFault_Handler>

08002c3e <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 8002c3e:	4770      	bx	lr

08002c40 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8002c40:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002c42:	f7fd fafb 	bl	800023c <HAL_IncTick>
  osSystickHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */
  /* USER CODE END SysTick_IRQn 1 */
}
 8002c46:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
  osSystickHandler();
 8002c4a:	f7fe bd01 	b.w	8001650 <osSystickHandler>
	...

08002c50 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002c50:	4801      	ldr	r0, [pc, #4]	; (8002c58 <USART1_IRQHandler+0x8>)
 8002c52:	f7fe bbc3 	b.w	80013dc <HAL_UART_IRQHandler>
 8002c56:	bf00      	nop
 8002c58:	20000dc4 	.word	0x20000dc4

08002c5c <_write>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

int _write(int32_t file, uint8_t *ptr, int32_t len)
{
 8002c5c:	b570      	push	{r4, r5, r6, lr}
 8002c5e:	4615      	mov	r5, r2
 8002c60:	460c      	mov	r4, r1
 8002c62:	188e      	adds	r6, r1, r2
  /* Implement your write code here, this is used by puts and printf for example */
	for(unsigned int i = 0; i < len; i++)
 8002c64:	42b4      	cmp	r4, r6
 8002c66:	4621      	mov	r1, r4
 8002c68:	d00b      	beq.n	8002c82 <_write+0x26>
	{
		if(*ptr == '\n')
 8002c6a:	780b      	ldrb	r3, [r1, #0]

			ptr++;
		}
		else
		{
			HAL_UART_Transmit(&huart1, ptr, 1, 10);
 8002c6c:	4806      	ldr	r0, [pc, #24]	; (8002c88 <_write+0x2c>)
int _write(int32_t file, uint8_t *ptr, int32_t len)
{
  /* Implement your write code here, this is used by puts and printf for example */
	for(unsigned int i = 0; i < len; i++)
	{
		if(*ptr == '\n')
 8002c6e:	2b0a      	cmp	r3, #10
		{
			uint8_t tempSize = sizeof(consoleMessage);
			HAL_UART_Transmit(&huart1, consoleMessage, tempSize, 10);
 8002c70:	bf07      	ittee	eq
 8002c72:	2207      	moveq	r2, #7
 8002c74:	4905      	ldreq	r1, [pc, #20]	; (8002c8c <_write+0x30>)

			ptr++;
		}
		else
		{
			HAL_UART_Transmit(&huart1, ptr, 1, 10);
 8002c76:	230a      	movne	r3, #10
 8002c78:	2201      	movne	r2, #1
 8002c7a:	3401      	adds	r4, #1
 8002c7c:	f7fe faf4 	bl	8001268 <HAL_UART_Transmit>
 8002c80:	e7f0      	b.n	8002c64 <_write+0x8>
			ptr++;
		}
	}
	return len;
}
 8002c82:	4628      	mov	r0, r5
 8002c84:	bd70      	pop	{r4, r5, r6, pc}
 8002c86:	bf00      	nop
 8002c88:	20000dc4 	.word	0x20000dc4
 8002c8c:	20000008 	.word	0x20000008

08002c90 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 8002c90:	b570      	push	{r4, r5, r6, lr}
	int div = 1;
 8002c92:	2301      	movs	r3, #1
	while (d/div >= base)
 8002c94:	fbb1 f4f3 	udiv	r4, r1, r3
 8002c98:	4294      	cmp	r4, r2
 8002c9a:	d301      	bcc.n	8002ca0 <ts_itoa+0x10>
		div *= base;
 8002c9c:	4353      	muls	r3, r2
 8002c9e:	e7f9      	b.n	8002c94 <ts_itoa+0x4>

	while (div != 0)
 8002ca0:	b17b      	cbz	r3, 8002cc2 <ts_itoa+0x32>
	{
		int num = d/div;
 8002ca2:	fbb1 f4f3 	udiv	r4, r1, r3
 8002ca6:	6805      	ldr	r5, [r0, #0]
		d = d%div;
		div /= base;
		if (num > 9)
 8002ca8:	2c09      	cmp	r4, #9
		div *= base;

	while (div != 0)
	{
		int num = d/div;
		d = d%div;
 8002caa:	fb03 1114 	mls	r1, r3, r4, r1
		div /= base;
		if (num > 9)
			*((*buf)++) = (num-10) + 'A';
 8002cae:	f105 0601 	add.w	r6, r5, #1
 8002cb2:	bfcc      	ite	gt
 8002cb4:	3437      	addgt	r4, #55	; 0x37
		else
			*((*buf)++) = num + '0';
 8002cb6:	3430      	addle	r4, #48	; 0x30
	{
		int num = d/div;
		d = d%div;
		div /= base;
		if (num > 9)
			*((*buf)++) = (num-10) + 'A';
 8002cb8:	6006      	str	r6, [r0, #0]

	while (div != 0)
	{
		int num = d/div;
		d = d%div;
		div /= base;
 8002cba:	fb93 f3f2 	sdiv	r3, r3, r2
		if (num > 9)
			*((*buf)++) = (num-10) + 'A';
		else
			*((*buf)++) = num + '0';
 8002cbe:	702c      	strb	r4, [r5, #0]
 8002cc0:	e7ee      	b.n	8002ca0 <ts_itoa+0x10>
	}
}
 8002cc2:	bd70      	pop	{r4, r5, r6, pc}

08002cc4 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 8002cc4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8002cc8:	4613      	mov	r3, r2
 8002cca:	460c      	mov	r4, r1
	char *start_buf = buf;
 8002ccc:	4606      	mov	r6, r0
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 8002cce:	ad02      	add	r5, sp, #8
 8002cd0:	f845 0d04 	str.w	r0, [r5, #-4]!
				{
					signed int val = va_arg(va, signed int);
					if (val < 0)
					{
						val *= -1;
						*buf++ = '-';
 8002cd4:	272d      	movs	r7, #45	; 0x2d
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
	char *start_buf = buf;
	while(*fmt)
 8002cd6:	7822      	ldrb	r2, [r4, #0]
 8002cd8:	2a00      	cmp	r2, #0
 8002cda:	d050      	beq.n	8002d7e <ts_formatstring+0xba>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 8002cdc:	2a25      	cmp	r2, #37	; 0x25
 8002cde:	d148      	bne.n	8002d72 <ts_formatstring+0xae>
		{
			switch (*(++fmt))
 8002ce0:	7862      	ldrb	r2, [r4, #1]
 8002ce2:	2a64      	cmp	r2, #100	; 0x64
 8002ce4:	d01e      	beq.n	8002d24 <ts_formatstring+0x60>
 8002ce6:	d80a      	bhi.n	8002cfe <ts_formatstring+0x3a>
 8002ce8:	2a58      	cmp	r2, #88	; 0x58
 8002cea:	d038      	beq.n	8002d5e <ts_formatstring+0x9a>
 8002cec:	2a63      	cmp	r2, #99	; 0x63
 8002cee:	d011      	beq.n	8002d14 <ts_formatstring+0x50>
 8002cf0:	2a25      	cmp	r2, #37	; 0x25
 8002cf2:	d13c      	bne.n	8002d6e <ts_formatstring+0xaa>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
				break;
			  case '%':
				  *buf++ = '%';
 8002cf4:	9901      	ldr	r1, [sp, #4]
 8002cf6:	1c48      	adds	r0, r1, #1
 8002cf8:	9001      	str	r0, [sp, #4]
 8002cfa:	700a      	strb	r2, [r1, #0]
				  break;
 8002cfc:	e037      	b.n	8002d6e <ts_formatstring+0xaa>
	while(*fmt)
	{
		/* Character needs formating? */
		if (*fmt == '%')
		{
			switch (*(++fmt))
 8002cfe:	2a73      	cmp	r2, #115	; 0x73
 8002d00:	d01c      	beq.n	8002d3c <ts_formatstring+0x78>
 8002d02:	d802      	bhi.n	8002d0a <ts_formatstring+0x46>
 8002d04:	2a69      	cmp	r2, #105	; 0x69
 8002d06:	d00d      	beq.n	8002d24 <ts_formatstring+0x60>
 8002d08:	e031      	b.n	8002d6e <ts_formatstring+0xaa>
 8002d0a:	2a75      	cmp	r2, #117	; 0x75
 8002d0c:	d023      	beq.n	8002d56 <ts_formatstring+0x92>
 8002d0e:	2a78      	cmp	r2, #120	; 0x78
 8002d10:	d025      	beq.n	8002d5e <ts_formatstring+0x9a>
 8002d12:	e02c      	b.n	8002d6e <ts_formatstring+0xaa>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 8002d14:	9a01      	ldr	r2, [sp, #4]
 8002d16:	3304      	adds	r3, #4
 8002d18:	1c51      	adds	r1, r2, #1
 8002d1a:	9101      	str	r1, [sp, #4]
 8002d1c:	f853 1c04 	ldr.w	r1, [r3, #-4]
 8002d20:	7011      	strb	r1, [r2, #0]
				break;
 8002d22:	e024      	b.n	8002d6e <ts_formatstring+0xaa>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 8002d24:	6819      	ldr	r1, [r3, #0]
 8002d26:	f103 0804 	add.w	r8, r3, #4
					if (val < 0)
 8002d2a:	2900      	cmp	r1, #0
 8002d2c:	da04      	bge.n	8002d38 <ts_formatstring+0x74>
					{
						val *= -1;
						*buf++ = '-';
 8002d2e:	9b01      	ldr	r3, [sp, #4]
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
					if (val < 0)
					{
						val *= -1;
 8002d30:	4249      	negs	r1, r1
						*buf++ = '-';
 8002d32:	1c5a      	adds	r2, r3, #1
 8002d34:	9201      	str	r2, [sp, #4]
 8002d36:	701f      	strb	r7, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 8002d38:	220a      	movs	r2, #10
 8002d3a:	e014      	b.n	8002d66 <ts_formatstring+0xa2>
				}
				break;
			  case 's':
				{
					char * arg = va_arg(va, char *);
 8002d3c:	1d19      	adds	r1, r3, #4
 8002d3e:	681b      	ldr	r3, [r3, #0]
					while (*arg)
 8002d40:	781a      	ldrb	r2, [r3, #0]
 8002d42:	b132      	cbz	r2, 8002d52 <ts_formatstring+0x8e>
					{
						*buf++ = *arg++;
 8002d44:	9a01      	ldr	r2, [sp, #4]
 8002d46:	1c50      	adds	r0, r2, #1
 8002d48:	9001      	str	r0, [sp, #4]
 8002d4a:	f813 0b01 	ldrb.w	r0, [r3], #1
 8002d4e:	7010      	strb	r0, [r2, #0]
 8002d50:	e7f6      	b.n	8002d40 <ts_formatstring+0x7c>
					ts_itoa(&buf, val, 10);
				}
				break;
			  case 's':
				{
					char * arg = va_arg(va, char *);
 8002d52:	460b      	mov	r3, r1
 8002d54:	e00b      	b.n	8002d6e <ts_formatstring+0xaa>
						*buf++ = *arg++;
					}
				}
				break;
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 8002d56:	f103 0804 	add.w	r8, r3, #4
 8002d5a:	220a      	movs	r2, #10
 8002d5c:	e002      	b.n	8002d64 <ts_formatstring+0xa0>
				break;
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 8002d5e:	f103 0804 	add.w	r8, r3, #4
 8002d62:	2210      	movs	r2, #16
 8002d64:	6819      	ldr	r1, [r3, #0]
 8002d66:	4628      	mov	r0, r5
 8002d68:	f7ff ff92 	bl	8002c90 <ts_itoa>
 8002d6c:	4643      	mov	r3, r8
				break;
			  case '%':
				  *buf++ = '%';
				  break;
			}
			fmt++;
 8002d6e:	3402      	adds	r4, #2
 8002d70:	e7b1      	b.n	8002cd6 <ts_formatstring+0x12>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 8002d72:	9901      	ldr	r1, [sp, #4]
 8002d74:	3401      	adds	r4, #1
 8002d76:	1c48      	adds	r0, r1, #1
 8002d78:	9001      	str	r0, [sp, #4]
 8002d7a:	700a      	strb	r2, [r1, #0]
 8002d7c:	e7ab      	b.n	8002cd6 <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 8002d7e:	9b01      	ldr	r3, [sp, #4]
 8002d80:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
}
 8002d82:	9801      	ldr	r0, [sp, #4]
 8002d84:	1b80      	subs	r0, r0, r6
 8002d86:	b002      	add	sp, #8
 8002d88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002d8c <ts_formatlength>:
**            format string and va_list va
**  Returns:  Maximum length
**---------------------------------------------------------------------------
*/
int ts_formatlength(const char *fmt, va_list va)
{
 8002d8c:	b530      	push	{r4, r5, lr}
 8002d8e:	4604      	mov	r4, r0
	int length = 0;
 8002d90:	2000      	movs	r0, #0
	while (*fmt)
 8002d92:	7823      	ldrb	r3, [r4, #0]
 8002d94:	b38b      	cbz	r3, 8002dfa <ts_formatlength+0x6e>
	{
		if (*fmt == '%')
 8002d96:	2b25      	cmp	r3, #37	; 0x25
 8002d98:	d128      	bne.n	8002dec <ts_formatlength+0x60>
		{
			++fmt;
			switch (*fmt)
 8002d9a:	7863      	ldrb	r3, [r4, #1]
	int length = 0;
	while (*fmt)
	{
		if (*fmt == '%')
		{
			++fmt;
 8002d9c:	1c65      	adds	r5, r4, #1
			switch (*fmt)
 8002d9e:	2b69      	cmp	r3, #105	; 0x69
 8002da0:	d014      	beq.n	8002dcc <ts_formatlength+0x40>
 8002da2:	d806      	bhi.n	8002db2 <ts_formatlength+0x26>
 8002da4:	2b63      	cmp	r3, #99	; 0x63
 8002da6:	d00e      	beq.n	8002dc6 <ts_formatlength+0x3a>
 8002da8:	2b64      	cmp	r3, #100	; 0x64
 8002daa:	d00f      	beq.n	8002dcc <ts_formatlength+0x40>
 8002dac:	2b58      	cmp	r3, #88	; 0x58
 8002dae:	d11a      	bne.n	8002de6 <ts_formatlength+0x5a>
 8002db0:	e015      	b.n	8002dde <ts_formatlength+0x52>
 8002db2:	2b75      	cmp	r3, #117	; 0x75
 8002db4:	d00a      	beq.n	8002dcc <ts_formatlength+0x40>
 8002db6:	2b78      	cmp	r3, #120	; 0x78
 8002db8:	d011      	beq.n	8002dde <ts_formatlength+0x52>
 8002dba:	2b73      	cmp	r3, #115	; 0x73
 8002dbc:	d113      	bne.n	8002de6 <ts_formatlength+0x5a>
				  length += 11;
				  va_arg(va, int);
				  break;
			  case 's':
			  	  {
			  		  char * str = va_arg(va, char *);
 8002dbe:	1d0a      	adds	r2, r1, #4
 8002dc0:	6809      	ldr	r1, [r1, #0]
 8002dc2:	1a40      	subs	r0, r0, r1
			  		  while (*str++)
 8002dc4:	e005      	b.n	8002dd2 <ts_formatlength+0x46>
		{
			++fmt;
			switch (*fmt)
			{
			  case 'c':
		  		  va_arg(va, int);
 8002dc6:	1d0a      	adds	r2, r1, #4
				  ++length;
 8002dc8:	1c43      	adds	r3, r0, #1
				  break;
 8002dca:	e012      	b.n	8002df2 <ts_formatlength+0x66>
			  case 'd':
			  case 'i':
			  case 'u':
				  /* 32 bits integer is max 11 characters with minus sign */
				  length += 11;
 8002dcc:	f100 030b 	add.w	r3, r0, #11
 8002dd0:	e007      	b.n	8002de2 <ts_formatlength+0x56>
 8002dd2:	180b      	adds	r3, r1, r0
				  va_arg(va, int);
				  break;
			  case 's':
			  	  {
			  		  char * str = va_arg(va, char *);
			  		  while (*str++)
 8002dd4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002dd8:	2c00      	cmp	r4, #0
 8002dda:	d1fa      	bne.n	8002dd2 <ts_formatlength+0x46>
 8002ddc:	e009      	b.n	8002df2 <ts_formatlength+0x66>
			  	  }
				  break;
			  case 'x':
			  case 'X':
				  /* 32 bits integer as hex is max 8 characters */
				  length += 8;
 8002dde:	f100 0308 	add.w	r3, r0, #8
				  va_arg(va, unsigned int);
 8002de2:	1d0a      	adds	r2, r1, #4
				  break;
 8002de4:	e005      	b.n	8002df2 <ts_formatlength+0x66>
			  default:
				  ++length;
 8002de6:	1c43      	adds	r3, r0, #1
				  break;
 8002de8:	460a      	mov	r2, r1
 8002dea:	e002      	b.n	8002df2 <ts_formatlength+0x66>
			}
		}
		else
		{
			++length;
 8002dec:	460a      	mov	r2, r1
 8002dee:	4625      	mov	r5, r4
 8002df0:	1c43      	adds	r3, r0, #1
		}
		++fmt;
 8002df2:	1c6c      	adds	r4, r5, #1
 8002df4:	4611      	mov	r1, r2
 8002df6:	4618      	mov	r0, r3
 8002df8:	e7cb      	b.n	8002d92 <ts_formatlength+0x6>
	}
	return length;
}
 8002dfa:	bd30      	pop	{r4, r5, pc}

08002dfc <iprintf>:
**  Returns:  Number of bytes written
**
**===========================================================================
*/
int iprintf(const char *fmt, ...)
{
 8002dfc:	b40f      	push	{r0, r1, r2, r3}
 8002dfe:	b5b0      	push	{r4, r5, r7, lr}
 8002e00:	b082      	sub	sp, #8
 8002e02:	af00      	add	r7, sp, #0
 8002e04:	f107 0418 	add.w	r4, r7, #24
 8002e08:	f854 5b04 	ldr.w	r5, [r4], #4
	int length = 0;
	va_list va;
	va_start(va, fmt);
	length = ts_formatlength(fmt, va);
 8002e0c:	4621      	mov	r1, r4
 8002e0e:	4628      	mov	r0, r5
*/
int iprintf(const char *fmt, ...)
{
	int length = 0;
	va_list va;
	va_start(va, fmt);
 8002e10:	607c      	str	r4, [r7, #4]
	length = ts_formatlength(fmt, va);
 8002e12:	f7ff ffbb 	bl	8002d8c <ts_formatlength>
	va_end(va);
	{
		char buf[length];
 8002e16:	3007      	adds	r0, #7
 8002e18:	f020 0007 	bic.w	r0, r0, #7
 8002e1c:	ebad 0d00 	sub.w	sp, sp, r0
		va_start(va, fmt);
		length = ts_formatstring(buf, fmt, va);
 8002e20:	4622      	mov	r2, r4
 8002e22:	4629      	mov	r1, r5
 8002e24:	4668      	mov	r0, sp
	va_start(va, fmt);
	length = ts_formatlength(fmt, va);
	va_end(va);
	{
		char buf[length];
		va_start(va, fmt);
 8002e26:	607c      	str	r4, [r7, #4]
		length = ts_formatstring(buf, fmt, va);
 8002e28:	f7ff ff4c 	bl	8002cc4 <ts_formatstring>
		length = _write(1, buf, length);
 8002e2c:	4669      	mov	r1, sp
 8002e2e:	4602      	mov	r2, r0
 8002e30:	2001      	movs	r0, #1
 8002e32:	f7ff ff13 	bl	8002c5c <_write>
		va_end(va);
	}
	return length;
}
 8002e36:	3708      	adds	r7, #8
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8002e3e:	b004      	add	sp, #16
 8002e40:	4770      	bx	lr
	...

08002e44 <puts>:
**  the result is EOF.
**
**===========================================================================
*/
int puts(const char *s)
{
 8002e44:	b538      	push	{r3, r4, r5, lr}
 8002e46:	4605      	mov	r5, r0
	int length = strlen(s);
 8002e48:	f7fd f980 	bl	800014c <strlen>
	int numbytes = 0;
	int res;

	numbytes = _write(1, (char*)s, length);
 8002e4c:	4629      	mov	r1, r5
 8002e4e:	4602      	mov	r2, r0
**
**===========================================================================
*/
int puts(const char *s)
{
	int length = strlen(s);
 8002e50:	4604      	mov	r4, r0
	int numbytes = 0;
	int res;

	numbytes = _write(1, (char*)s, length);
 8002e52:	2001      	movs	r0, #1
 8002e54:	f7ff ff02 	bl	8002c5c <_write>
	numbytes += _write(1, "\n", 1);
 8002e58:	2201      	movs	r2, #1
{
	int length = strlen(s);
	int numbytes = 0;
	int res;

	numbytes = _write(1, (char*)s, length);
 8002e5a:	4605      	mov	r5, r0
	numbytes += _write(1, "\n", 1);
 8002e5c:	4905      	ldr	r1, [pc, #20]	; (8002e74 <puts+0x30>)
 8002e5e:	4610      	mov	r0, r2
 8002e60:	f7ff fefc 	bl	8002c5c <_write>
	else
	{
		res = EOF;
	}

	return res;
 8002e64:	3401      	adds	r4, #1
 8002e66:	4428      	add	r0, r5
}
 8002e68:	1b00      	subs	r0, r0, r4
 8002e6a:	bf18      	it	ne
 8002e6c:	f04f 30ff 	movne.w	r0, #4294967295
 8002e70:	bd38      	pop	{r3, r4, r5, pc}
 8002e72:	bf00      	nop
 8002e74:	08002fa3 	.word	0x08002fa3

08002e78 <__libc_init_array>:
 8002e78:	4b0e      	ldr	r3, [pc, #56]	; (8002eb4 <__libc_init_array+0x3c>)
 8002e7a:	b570      	push	{r4, r5, r6, lr}
 8002e7c:	461e      	mov	r6, r3
 8002e7e:	4c0e      	ldr	r4, [pc, #56]	; (8002eb8 <__libc_init_array+0x40>)
 8002e80:	2500      	movs	r5, #0
 8002e82:	1ae4      	subs	r4, r4, r3
 8002e84:	10a4      	asrs	r4, r4, #2
 8002e86:	42a5      	cmp	r5, r4
 8002e88:	d004      	beq.n	8002e94 <__libc_init_array+0x1c>
 8002e8a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002e8e:	4798      	blx	r3
 8002e90:	3501      	adds	r5, #1
 8002e92:	e7f8      	b.n	8002e86 <__libc_init_array+0xe>
 8002e94:	f000 f82a 	bl	8002eec <_init>
 8002e98:	4b08      	ldr	r3, [pc, #32]	; (8002ebc <__libc_init_array+0x44>)
 8002e9a:	4c09      	ldr	r4, [pc, #36]	; (8002ec0 <__libc_init_array+0x48>)
 8002e9c:	461e      	mov	r6, r3
 8002e9e:	1ae4      	subs	r4, r4, r3
 8002ea0:	10a4      	asrs	r4, r4, #2
 8002ea2:	2500      	movs	r5, #0
 8002ea4:	42a5      	cmp	r5, r4
 8002ea6:	d004      	beq.n	8002eb2 <__libc_init_array+0x3a>
 8002ea8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002eac:	4798      	blx	r3
 8002eae:	3501      	adds	r5, #1
 8002eb0:	e7f8      	b.n	8002ea4 <__libc_init_array+0x2c>
 8002eb2:	bd70      	pop	{r4, r5, r6, pc}
 8002eb4:	08002fa8 	.word	0x08002fa8
 8002eb8:	08002fa8 	.word	0x08002fa8
 8002ebc:	08002fa8 	.word	0x08002fa8
 8002ec0:	08002fac 	.word	0x08002fac

08002ec4 <memcpy>:
 8002ec4:	b510      	push	{r4, lr}
 8002ec6:	1e43      	subs	r3, r0, #1
 8002ec8:	440a      	add	r2, r1
 8002eca:	4291      	cmp	r1, r2
 8002ecc:	d004      	beq.n	8002ed8 <memcpy+0x14>
 8002ece:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002ed2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002ed6:	e7f8      	b.n	8002eca <memcpy+0x6>
 8002ed8:	bd10      	pop	{r4, pc}

08002eda <memset>:
 8002eda:	4603      	mov	r3, r0
 8002edc:	4402      	add	r2, r0
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d002      	beq.n	8002ee8 <memset+0xe>
 8002ee2:	f803 1b01 	strb.w	r1, [r3], #1
 8002ee6:	e7fa      	b.n	8002ede <memset+0x4>
 8002ee8:	4770      	bx	lr
	...

08002eec <_init>:
 8002eec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002eee:	bf00      	nop
 8002ef0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ef2:	bc08      	pop	{r3}
 8002ef4:	469e      	mov	lr, r3
 8002ef6:	4770      	bx	lr

08002ef8 <_fini>:
 8002ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002efa:	bf00      	nop
 8002efc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002efe:	bc08      	pop	{r3}
 8002f00:	469e      	mov	lr, r3
 8002f02:	4770      	bx	lr
