# MUX
Verilog codes for 2:1, 4:1, 8:1 multiplexers and hierarchical designs with testbenches
