/*==============================================================================
                      Warning: This file is auto-generated
================================================================================
                   Copyright 2016 Qualcomm Technologies Incorporated
                              All Rights Reserved
                     Qualcomm Confidential and Proprietary
==============================================================================*/
/*==============================================================================
                                  INCLUDES
==============================================================================*/
#include "ddr_phy_config.h"
#include "HALhwio.h"
#include "ddr_ss_seq_hwiobase.h"
#include "ddr_ss_seq_hwioreg.h"


/*==============================================================================
                                  DATA
==============================================================================*/

uint32 ddr_phy_dq_config[][2] =
{
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_TOP_CTRL_0_CFG), 0x0001C290}, // old value : 0x0001C290
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_PAD_CNTL_0_CFG), 0x00000001}, // 0x0031001 - changed 1/10/17 tp
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_PAD_CNTL_1_CFG), 0x00007700},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_PAD_CNTL_2_CFG), 0x00000011},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_PAD_CNTL_3_CFG), 0x0260087E}, // 0x026008FE// DQS equilizer to follow DQ equilizer.
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_PAD_CNTL_4_CFG), 0x0260087E}, //0x026008FE//this value needs to be 0x006008FE},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_PAD_VREF_CFG), 0x1F1F0007}, // old value 0x1F1F000C // new HPVref Value for LP4 = 7
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_IOCS_DQ_CFG), 0x8A0A0000},	//1/17/17	old value:0x80000000 new value:0xA0A0000  disabled manual/periodic iocal
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_IOCS_DQS_CFG), 0x80000000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_IOCTLR_COMP_AUTO_OFF_CFG), 0x00000033},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_IOCTLR_TIMERS_CFG), 0x10000013},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_IOCTLR_PNCNT_INIT_CFG), 0x00001010},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG), 0xCE038080},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG), 0x00000001},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG), 0x00200004},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMCDCWR_CTL_CFG), 0x1EF4E138},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMCDCWR_MODE_CFG), 0x00000031},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG), 0x04200004},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMCDCRD_CTL_CFG), 0x1EF4E138},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG), 0x00200004}, //old value = 0x00200404
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMCDCRDT2_I0_CTL_CFG), 0x31866198},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMCDCRDT2_I0_MODE_CFG), 0x00000071},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMCDCRDT2_I0_TOP_CFG), 0x00200004},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMCDCRCW_CTL_CFG), 0x31866198},
	//{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG), 0x02A00004},
		{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG), 0x02200004}, // Set LOAD = 0 
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMCDCMSTR_CTL_CFG), 0x0000022D},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG), 0x00000000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG), 0x00000000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG), 0x00000000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG), 0x00000000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG), 0x00000000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG), 0x00000000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG), 0x00000000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG), 0x00000000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG), 0x00000000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG), 0x00000000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG), 0x00000000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMSLICE10_DQS_LOCAL_VREF_CFG), 0x00000808}, // old value = 0x1010 // NEed to check this value
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMLDO_TOP_CFG), 0x00000068},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG), 0x02020202},   
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_LO_CFG), 0x0000A522},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_HI_CFG), 0x011EC080},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_LO_CFG), 0x0000A524},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_HI_CFG), 0x003ED100},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_LO_CFG), 0x0000A524},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_HI_CFG), 0x00BED100},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_LO_CFG), 0x0000A524},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_HI_CFG), 0x00BED100},
//default 	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_LO_CFG), 0xC920B7B5}, 
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_LO_CFG), 0xC920C9B5}, //0x4920C9B5 - working final 
//	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_HI_CFG), 0x00DEDE76},  
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_HI_CFG), 0x00DEDE76}, //0x00DEDE7B - working final 
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_LO_CFG), 0xC920C9B5},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_HI_CFG), 0x00DEDE76},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG), 0x714157D0 }, //0x714294D0 
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG),0x0B384DDC }, //0x083850D5
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMRX_USER_CFG), 0x09100191},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMRX_TEST_CFG), 0x0000000C},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_LO_CFG), 0xC920C9B5},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_HI_CFG), 0x00DEDE76},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_LO_CFG), 0xC920C9B5},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_HI_CFG), 0x00DEDE76}, 
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_CTL_CFG), 0x00000000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_CTL_CFG), 0x00000000},
	
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG), 0x0003E1F8},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG), 0x0},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG), 0x0},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG), 0x0},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG), 0x1405},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG), 0x1806},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG), 0x1C07},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG), 0x1C07},

	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG), 0x0000000A},//0x0002E0B8},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG), 0x0A50A82A},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG), 0x00012048},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG), 0x000314C5},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG), 0x00001004}, 
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG), 0x02108C23},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG), 0x000288A2},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG), 0x02118862},

	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RDT2_0_CTL_CFG), 0x6018},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RDT2_1_CTL_CFG), 0x5816},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RDT2_2_CTL_CFG), 0x4812},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RDT2_3_CTL_CFG), 0x340D},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RDT2_4_CTL_CFG), 0x280A},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RDT2_5_CTL_CFG), 0x1C07},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RDT2_6_CTL_CFG), 0x1806},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RDT2_7_CTL_CFG), 0x1405},

	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG), 0x43424342},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG), 0x43624362},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG), 0x03220322},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG), 0x03220322},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG), 0x03220322},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG), 0x03620362},
//	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG), 0x03620362},
//	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG), 0x03620362},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG), 0x07860786}, //0x07660766   // old value 0x03820382
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG), 0x07860786}, //0x07660766
	
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RCW_0_CTL_CFG), 0x31866198},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RCW_1_CTL_CFG), 0x31866198},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RCW_2_CTL_CFG), 0x31866198},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RCW_3_CTL_CFG), 0x31866198},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RCW_4_CTL_CFG), 0x31866198},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RCW_5_CTL_CFG), 0x31866198},

	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG), 0x00001012}, 
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG), 0x00001016},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG), 0x00003036},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG), 0x00003036},
	
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_UPDATE_INTF_CFG), 0x00000000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_HI2_CFG), 0x00000009},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_HI2_CFG), 0x00000009},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_HI2_CFG), 0x00000009},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_HI2_CFG), 0x00000009},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_HI2_CFG), 0x000004C9},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_HI2_CFG), 0x00000489},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_HI2_CFG), 0x00000489},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_HI2_CFG), 0x00000489},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG), 0x02030407}, //0x02030507
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG), 0x01010101},
	{0x0, 0x0} 
};

uint32 ddr_phy_ca_config[][2] =
{
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_PAD_DQ_2_CFG),0x00000A05}, //new change added 
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_TOP_CTRL_0_CFG), 0x0001C290}, // old value : 0x0001C290
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_PAD_CNTL_0_CFG), 0x00031001}, // 0x0000001 - changed 1/10/17 tp 
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_PAD_CNTL_1_CFG), 0x00007700},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_PAD_CNTL_2_CFG), 0x00000011},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_PAD_CNTL_3_CFG), 0x0020087E},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_PAD_CNTL_4_CFG), 0x0020087E},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_IOCS_DQ_CFG), 0x8A0A0000},	//	old value:0x80000000 new value:0xA0A0000  disabled manual/periodic iocal
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_IOCS_DQS_CFG), 0x80000000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_IOCTLR_COMP_AUTO_OFF_CFG), 0x00000032},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_IOCTLR_TIMERS_CFG), 0x10000013},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_IOCTLR_PNCNT_INIT_CFG), 0x00001010},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG), 0x4E038080},//	old value:0xCE038080 new value:0x4E038080, CAL_NOW set to 0
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG), 0x00000001},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG), 0x00200004},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMCDCWR_CTL_CFG), 0x1EF4E138},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG), 0x00200004},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMCDCRD_CTL_CFG), 0x1EF4E138},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG), 0x00200004},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMCDCRDT2_I0_CTL_CFG), 0x31866198},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMCDCRDT2_I0_TOP_CFG), 0x00200004},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMCDCRCW_CTL_CFG), 0x31866198},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG), 0x02A00004},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMCDCMSTR_CTL_CFG), 0x0000022D},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG), 0x00000000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG), 0x00000000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG), 0x00000000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG), 0x00000000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG), 0x00000000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG), 0x00000000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG), 0x00000000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG), 0x00000000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG), 0x00000000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG), 0x00000000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG), 0x00000000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMLDO_TOP_CFG), 0x00000068},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMIO_PAD_OE_CFG), 0x00090000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMIO_PAD_MODE_CFG), 0x003FF800},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG), 0x02020202},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_LO_CFG), 0x0000A522},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_HI_CFG), 0x011EC000},	
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_LO_CFG), 0x0000A520},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_HI_CFG), 0x003EC000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_LO_CFG), 0x0000A520},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_HI_CFG), 0x00BEC000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_LO_CFG), 0x0000A520},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_HI_CFG), 0x00BEC000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_LO_CFG), 0x4920B7B0},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_HI_CFG), 0x00DEC000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_LO_CFG), 0x4920B7B0},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_HI_CFG), 0x00DEC000},   
	//{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG), 0x714294D0},
	//{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG), 0x083850D5},   
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG), 0x714157D0 }, //0x714294D0 
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG),0x0B384DDC }, //0x083850D5
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMRX_USER_CFG), 0x09100191},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CMRX_TEST_CFG), 0x0000000C},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_LO_CFG), 0x4920B7B0},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_HI_CFG), 0x00DEC000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_LO_CFG), 0x4920B7B0},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_HI_CFG), 0x00DEC000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_CTL_CFG), 0x00000000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_CTL_CFG), 0x00000000},
	
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG), 0x43024302},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG), 0x43024302},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG), 0x03020302},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG), 0x03020302},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG), 0x03020302},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG), 0x03020302},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG), 0x07060706}, // old value: 0x03020302
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG), 0x07060706}, // old value : 0x03020302
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG), 0x00003036},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG), 0x00003036},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG), 0x00000000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG), 0x00000000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG), 0x00000000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG), 0x00000000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG), 0x00000000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG), 0x00000000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG), 0x00000000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG), 0x00000000},

	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG), 0x1EF66198},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG), 0x0A512C4B},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG), 0x0A512C4B},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG), 0x06319C67},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG), 0x04209425}, 
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG), 0x02109425}, 
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG), 0x0212882A2}, 
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG), 0x02111044}, 
	
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RCW_0_CTL_CFG), 0x31866198},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RCW_1_CTL_CFG), 0x31866198},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RCW_2_CTL_CFG), 0x31866198},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RCW_3_CTL_CFG), 0x31866198},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RCW_4_CTL_CFG), 0x31866198},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RCW_5_CTL_CFG), 0x31866198},

	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_UPDATE_INTF_CFG), 0x00000000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_HI2_CFG), 0x00000009},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_HI2_CFG), 0x00000009},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_HI2_CFG), 0x00000009},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_HI2_CFG), 0x00000009},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_HI2_CFG), 0x000004C9},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_HI2_CFG), 0x00000489},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_HI2_CFG), 0x00000489},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_HI2_CFG), 0x00000489},  

	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG), 0x02030407}, //0x02030507
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG), 0x01010101},
	{0x0, 0x0} 
};

uint32 ddr_cc_config[][2] =
{
   
	{HWIO_ADDRX(0, DDR_CC_DDRCC_TOP_CTRL_CFG), 0x00A04C00},
	{HWIO_ADDRX(0, DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL), 0x49BE68A4},
	{HWIO_ADDRX(0, DDR_CC_DDRCC_DLLCTRL_CTRL), 0x0009F900},
	//{HWIO_ADDRX(0, DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL), 0x499E68A4},
	//{HWIO_ADDRX(0, DDR_CC_DDRCC_DLLCTRL_CTRL), 0x00090900},
	{HWIO_ADDRX(0, DDR_CC_DDRCC_TXPHYCTRL_CTRL), 0x4518CC64},
	{HWIO_ADDRX(0, DDR_CC_DDRCC_TX0_USER_CTRL), 0x00000000},
	{HWIO_ADDRX(0, DDR_CC_DDRCC_TX1_USER_CTRL), 0x00000000},
	{HWIO_ADDRX(0, DDR_CC_DDRCC_SDPLL0_IE_TRIM), 0x00000004},
	{HWIO_ADDRX(0, DDR_CC_DDRCC_SDPLL0_IP_TRIM), 0x00000004},
	{HWIO_ADDRX(0, DDR_CC_DDRCC_SDPLL0_IPTAT_TRIM), 0x00000007},
	{HWIO_ADDRX(0, DDR_CC_DDRCC_SDPLL0_CLKBUFLR_EN), 0x00000001},
	{HWIO_ADDRX(0, DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL), 0x00000030},
	{HWIO_ADDRX(0, DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2), 0x00000020},
	{HWIO_ADDRX(0, DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF1), 0x0000005E},
	{HWIO_ADDRX(0, DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF1), 0x0000005E},
	{HWIO_ADDRX(0, DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN), 0x00000002},
	{HWIO_ADDRX(0, DDR_CC_DDRCC_SDPLL0_PLL_TXCLK_EN), 0x00000001},
	{HWIO_ADDRX(0, DDR_CC_DDRCC_SDPLL0_PLL_CRCTRL), 0x00000012},
	{HWIO_ADDRX(0, DDR_CC_DDRCC_SDPLL0_CP_SET_CUR), 0x00000009},
	{HWIO_ADDRX(0, DDR_CC_DDRCC_SDPLL0_PLL_ICP_SET), 0x00000024},
	{HWIO_ADDRX(0, DDR_CC_DDRCC_SDPLL0_PLL_LPF1), 0x0000001B},
	{HWIO_ADDRX(0, DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP), 0x00000003},
	{HWIO_ADDRX(0, DDR_CC_DDRCC_SDPLL1_IE_TRIM), 0x00000004},
	{HWIO_ADDRX(0, DDR_CC_DDRCC_SDPLL1_IP_TRIM), 0x00000004},
	{HWIO_ADDRX(0, DDR_CC_DDRCC_SDPLL1_IPTAT_TRIM), 0x00000007},
	{HWIO_ADDRX(0, DDR_CC_DDRCC_SDPLL1_CLKBUFLR_EN), 0x00000001},
	{HWIO_ADDRX(0, DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL), 0x00000030},
	{HWIO_ADDRX(0, DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2), 0x00000020},
	{HWIO_ADDRX(0, DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF1), 0x0000005E},
	{HWIO_ADDRX(0, DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF1), 0x0000005E},
	{HWIO_ADDRX(0, DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN), 0x00000002},
	{HWIO_ADDRX(0, DDR_CC_DDRCC_SDPLL1_PLL_TXCLK_EN), 0x00000001},
	{HWIO_ADDRX(0, DDR_CC_DDRCC_SDPLL1_PLL_CRCTRL), 0x00000012},
	{HWIO_ADDRX(0, DDR_CC_DDRCC_SDPLL1_CP_SET_CUR), 0x00000009},
	{HWIO_ADDRX(0, DDR_CC_DDRCC_SDPLL1_PLL_ICP_SET), 0x00000024},
	{HWIO_ADDRX(0, DDR_CC_DDRCC_SDPLL1_PLL_LPF1), 0x0000001B},
	{HWIO_ADDRX(0, DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP), 0x00000003},
	{0x0, 0x0} 
};

uint32 ddr_phy_dq_lp4x_config[][2] =
{
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_PAD_CNTL_0_CFG), 0x00131001}, //0x00131001 Weak pullup(bit 17:16 = 0x3) is ON on DQS_N. I think pull down on DQS should be turned on. 0x00131001 
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_PAD_CAL_CFG), 0x00000200},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_PAD_VREF_CFG), 0x18180005}, // old value 0x1F1F000C // new HPVref Value for LP4x = 5 

	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG), 0x0003E1F8},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG), 0x0},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG), 0x0},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG), 0x0},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG), 0x1405},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG), 0x1806},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG), 0x1C07},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG), 0x1C07},

	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG), 0x0000000A},//0x0002E0B8},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG), 0x0A50A82A},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG), 0x00012048},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG), 0x000314C5},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG), 0x00001004}, 
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG), 0x02108C23},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG), 0x000288A2},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG), 0x02118862},

	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RDT2_0_CTL_CFG), 0x6018},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RDT2_1_CTL_CFG), 0x5816},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RDT2_2_CTL_CFG), 0x4812},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RDT2_3_CTL_CFG), 0x340D},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RDT2_4_CTL_CFG), 0x280A},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RDT2_5_CTL_CFG), 0x1C07},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RDT2_6_CTL_CFG), 0x1806},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RDT2_7_CTL_CFG), 0x1405},

	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG), 0x43424342},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG), 0x43624362},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG), 0x03220322},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG), 0x03220322},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG), 0x03220322},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG), 0x03620362},
//	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG), 0x03620362},
//	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG), 0x03620362},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG), 0x07860786}, //0x07660766   // old value 0x03820382
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG), 0x07860786}, //0x07660766
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG), 0x00003036},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG), 0x00003036},

	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_LO_CFG), 0x4920A492},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_LO_CFG), 0x4920A494},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_LO_CFG), 0x4920A494},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_LO_CFG), 0x4920A494},
//	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_LO_CFG), 0xC920B76D},
//	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_LO_CFG), 0xC920B76D},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_LO_CFG), 0xC920B7B5},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_LO_CFG), 0xC920B7B5},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_LO_CFG), 0xC920B7B5},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_LO_CFG), 0xC920B7B5},

	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_HI_CFG), 0x11EC080},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_HI_CFG), 0x3ED100},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_HI_CFG), 0xBED100},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_HI_CFG), 0xBED100},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_HI_CFG), 0xDEDE76},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_HI_CFG), 0xDEDE76},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_HI_CFG), 0xDEDE76},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_HI_CFG), 0xDEDE76},

	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_HI2_CFG), 0x0},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_HI2_CFG), 0x0},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_HI2_CFG), 0x0},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_HI2_CFG), 0x0},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_HI2_CFG), 0x4C0},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_HI2_CFG), 0x480},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_HI2_CFG), 0x480},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_HI2_CFG), 0x480},

	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG), 0x714157D0 }, //0x714294D0 
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG),0x0B384DDC }, //0x083850D5
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG), 0x02030407}, //0x02030507
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG), 0x01010101},
	{0x0, 0x0} 
};

uint32 ddr_phy_ca_lp4x_config[][2] =
{
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_PAD_CNTL_0_CFG), 0x00131001},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_PAD_CAL_CFG), 0x00000200},    
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_PAD_DQ_2_CFG),0x00000A05 }, //1/13/17 added CKE full swing enabled

	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG), 0x43024302},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG), 0x43024302},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG), 0x03020302},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG), 0x03020302},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG), 0x03020302},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG), 0x03020302},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG), 0x07060706}, // old value: 0x03020302
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG), 0x07060706}, // old value : 0x03020302
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG), 0x00003036},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG), 0x00003036},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG), 0x00000000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG), 0x00000000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG), 0x00000000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG), 0x00000000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG), 0x00000000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG), 0x00000000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG), 0x00000000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG), 0x00000000},

	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG), 0x1EF66198},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG), 0x0A512C4B},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG), 0x0A512C4B},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG), 0x06319C67},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG), 0x04209425}, 
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG), 0x02109425}, 
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG), 0x0212882A2}, 
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG), 0x02111044}, 

	// {HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_LO_CFG), 0x4920A492},  
	// {HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_LO_CFG), 0x4920B6D8}, //Set clock to 60Ohm Pu/Pd , Original setting --> 0x4920A490
	// {HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_LO_CFG), 0x4920B6D8}, //Set clock to 60Ohm Pu/Pd , Original setting --> 0x4920A490
	// {HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_LO_CFG), 0x4920B6D8}, //Set clock to 60Ohm Pu/Pd , Original setting --> 0x4920A490
	// {HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_LO_CFG), 0x4920DB68}, //Set clock to 40Ohm Pu/Pd , Original setting --> 0x4920B768
	// {HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_LO_CFG), 0x4920DB68}, //Set clock to 40Ohm Pu/Pd , Original setting --> 0x4920B768
	// {HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_LO_CFG), 0x4920FFF8}, //Set clock to 30Ohm Pu/Pd , Original setting --> 0x4920B7B0
	// {HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_LO_CFG), 0x4920FFF8}, //Set clock to 30Ohm Pu/Pd , Original setting --> 0x4920B7B0        
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_LO_CFG), 0x4920A492},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_LO_CFG), 0x4920A490},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_LO_CFG), 0x4920A490},
 	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_LO_CFG), 0x4920A490}, // PU/PD = 80/80
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_LO_CFG), 0x4920B7B0}, // PU/PD = 60/34
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_LO_CFG), 0x4920B7B0},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_LO_CFG), 0x4920B7B0},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_LO_CFG), 0x4920B7B0},
                   
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_HI_CFG), 0x11EC000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_HI_CFG), 0x1EC000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_HI_CFG), 0x9EC000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_HI_CFG), 0x9EC000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_HI_CFG), 0xDEC000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_HI_CFG), 0xDEC000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_HI_CFG), 0xDEC000},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_HI_CFG), 0xDEC000},
                   
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_HI2_CFG), 0x0},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_HI2_CFG), 0x0},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_HI2_CFG), 0x0},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_HI2_CFG), 0x0},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_HI2_CFG), 0x4C0},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_HI2_CFG), 0x480},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_HI2_CFG), 0x480},
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_HI2_CFG), 0x480},

	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG), 0x714157D0 }, //0x714294D0 
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG),0x0B384DDC }, //0x083850D5
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG), 0x02030407}, //0x02030507
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG), 0x01010101},
	{0x0, 0x0} 
};
uint32 ddr_phy_dq_starlord_config[][2] =
{
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_PAD_CNTL_0_CFG), 0x00131001}, //0x00131001 Weak pullup(bit 17:16 = 0x3) is ON on DQS_N. I think pull down on DQS should be turned on. 0x00131001	//Disable weak pulls only for Starlord// 1/15/18 reverted back weak pulls setting based on customer issues
	{0x0, 0x0}
};
uint32 ddr_phy_ca_starlord_config[][2] =
{
	{HWIO_ADDRX(0, DDR_PHY_DDRPHY_PAD_CNTL_0_CFG), 0x00131001}, //0x00131001 Weak pullup(bit 17:16 = 0x3) is ON on DQS_N. I think pull down on DQS should be turned on. 0x00131001	
	{0x0, 0x0}
};
/* DDR_PHY base config */
uint32 (*ddr_phy_dq_config_base)[2]       = ddr_phy_dq_config;
uint32 (*ddr_phy_ca_config_base)[2]       = ddr_phy_ca_config;
uint32 (*ddr_cc_config_base)[2]           = ddr_cc_config;

/* DDR_PHY lpddr4x config compared to base */
uint32 (*ddr_phy_dq_lp4x_config_base)[2]      = ddr_phy_dq_lp4x_config;
uint32 (*ddr_phy_ca_lp4x_config_base)[2]      = ddr_phy_ca_lp4x_config;
/* DDR_PHY Starlord config compared to base */
uint32 (*ddr_phy_dq_starlord_config_base)[2]      = ddr_phy_dq_starlord_config;
uint32 (*ddr_phy_ca_starlord_config_base)[2]      = ddr_phy_ca_starlord_config;

/*==============================================================================
                                  FUNCTIONS
==============================================================================*/
void ddr_phy_dq_set_config
(
  DDR_STRUCT *ddr,
  uint32 offset,
  uint32 (*ddr_phy_dq_config_base)[2], uint32 (*ddr_phy_dq_lp4x_config_base)[2],uint32 (*ddr_phy_dq_starlord_config_base)[2]
)
{
  uint32 reg;
  /* Populate base config */
  if (ddr_phy_dq_config_base != NULL)
  {
    for (reg = 0; ddr_phy_dq_config_base[reg][0] != 0; reg++)
    {
      out_dword(ddr_phy_dq_config_base[reg][0] + offset, ddr_phy_dq_config_base[reg][1]);
    }
  }

  /* Populate lpddr4x config */
   if (ddr->detected_ddr_device[0].device_type == DDR_TYPE_LPDDR4X)
  {
  if (ddr_phy_dq_lp4x_config_base != NULL)
  {
    for (reg = 0; ddr_phy_dq_lp4x_config_base[reg][0] != 0; reg++)
    {
      out_dword(ddr_phy_dq_lp4x_config_base[reg][0] + offset, ddr_phy_dq_lp4x_config_base[reg][1]);
    }
  }
  }
  //01/15/18	//Reverted back SL specific weak pulls change. 
  /*if(ddr->misc.platform_id == STARLORD_PLATFORM_ID)
  {
	 if (ddr_phy_dq_starlord_config_base != NULL)
	{
		for (reg = 0; ddr_phy_dq_starlord_config_base[reg][0] != 0; reg++)
		{
			out_dword(ddr_phy_dq_starlord_config_base[reg][0] + offset, ddr_phy_dq_starlord_config_base[reg][1]);
		} 
	}
  }*/
}

void ddr_phy_ca_set_config
(
  DDR_STRUCT *ddr,
  uint32 offset,
  uint32 (*ddr_phy_ca_config_base)[2], uint32 (*ddr_phy_ca_lp4x_config_base)[2],uint32 (*ddr_phy_ca_starlord_config_base)[2]
)
{
  uint32 reg;

  /* Populate base config */
  if (ddr_phy_ca_config_base != NULL)
  {
    for (reg = 0; ddr_phy_ca_config_base[reg][0] != 0; reg++)
    {
      out_dword(ddr_phy_ca_config_base[reg][0] + offset, ddr_phy_ca_config_base[reg][1]);
    }
  }
  /* Populate lpddr4x config */
  if (ddr->detected_ddr_device[0].device_type == DDR_TYPE_LPDDR4X)
  {
  if (ddr_phy_ca_lp4x_config_base != NULL)
  {
    for (reg = 0; ddr_phy_ca_lp4x_config_base[reg][0] != 0; reg++)
    {
      out_dword(ddr_phy_ca_lp4x_config_base[reg][0] + offset, ddr_phy_ca_lp4x_config_base[reg][1]);
    }
  }
  }
  //01/15/18	//Reverted back SL specific weak pulls change. 
  /*if(ddr->misc.platform_id == STARLORD_PLATFORM_ID)
  {
	 if (ddr_phy_ca_starlord_config_base != NULL)
	{
		for (reg = 0; ddr_phy_ca_starlord_config_base[reg][0] != 0; reg++)
		{
			out_dword(ddr_phy_ca_starlord_config_base[reg][0] + offset, ddr_phy_ca_starlord_config_base[reg][1]);
		} 
	}
  }*/
}

void ddr_cc_set_config
(
  DDR_STRUCT *ddr,
  uint32 offset,
  uint32 (*ddr_cc_config_base)[2]//,  uint32 (*ddr_cc_config_lpddr4x)[2]
)
{
  uint32 reg;

  /* Populate base config */
  if (ddr_cc_config_base != NULL)
  {
    for (reg = 0; ddr_cc_config_base[reg][0] != 0; reg++)
    {
      out_dword(ddr_cc_config_base[reg][0] + offset, ddr_cc_config_base[reg][1]);
    }
  }
}
