#-----------------------------------------------------------
# Vivado v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Thu Jan 22 13:50:19 2026
# Process ID         : 13748
# Current directory  : C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/hdmi_tx_bd_v_hdmi_tx_ss_0_0_synth_1
# Command line       : vivado.exe -log hdmi_tx_bd_v_hdmi_tx_ss_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdmi_tx_bd_v_hdmi_tx_ss_0_0.tcl
# Log file           : C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/hdmi_tx_bd_v_hdmi_tx_ss_0_0_synth_1/hdmi_tx_bd_v_hdmi_tx_ss_0_0.vds
# Journal file       : C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/hdmi_tx_bd_v_hdmi_tx_ss_0_0_synth_1\vivado.jou
# Running On         : DESKTOP-6GRI2EI
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : Intel(R) Core(TM) 5 210H
# CPU Frequency      : 2688 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 12
# Host memory        : 25350 MB
# Swap memory        : 7247 MB
# Total Virtual      : 32598 MB
# Available Virtual  : 13458 MB
#-----------------------------------------------------------
source hdmi_tx_bd_v_hdmi_tx_ss_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 542.836 ; gain = 220.781
Command: synth_design -top hdmi_tx_bd_v_hdmi_tx_ss_0_0 -part xcau15p-ffvb676-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcau15p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcau15p'
INFO: [Device 21-403] Loading part xcau15p-ffvb676-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8792
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1549.785 ; gain = 514.242
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_bd_v_hdmi_tx_ss_0_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/synth/hdmi_tx_bd_v_hdmi_tx_ss_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2339' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_0/synth/bd_2339.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_2339_axi_smartconnect_0' [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/hdmi_tx_bd_v_hdmi_tx_ss_0_0_synth_1/.Xil/Vivado-13748-DESKTOP-6GRI2EI/realtime/bd_2339_axi_smartconnect_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_2339_axi_smartconnect_0' (0#1) [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/hdmi_tx_bd_v_hdmi_tx_ss_0_0_synth_1/.Xil/Vivado-13748-DESKTOP-6GRI2EI/realtime/bd_2339_axi_smartconnect_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M01_AXI_awprot' of module 'bd_2339_axi_smartconnect_0' is unconnected for instance 'axi_smartconnect' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_0/synth/bd_2339.v:252]
WARNING: [Synth 8-7071] port 'M01_AXI_arprot' of module 'bd_2339_axi_smartconnect_0' is unconnected for instance 'axi_smartconnect' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_0/synth/bd_2339.v:252]
WARNING: [Synth 8-7023] instance 'axi_smartconnect' of module 'bd_2339_axi_smartconnect_0' has 59 connections declared, but only 57 given [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_0/synth/bd_2339.v:252]
INFO: [Synth 8-6157] synthesizing module 'bd_2339_v_axi4s_vid_out_0' [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/hdmi_tx_bd_v_hdmi_tx_ss_0_0_synth_1/.Xil/Vivado-13748-DESKTOP-6GRI2EI/realtime/bd_2339_v_axi4s_vid_out_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_2339_v_axi4s_vid_out_0' (0#1) [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/hdmi_tx_bd_v_hdmi_tx_ss_0_0_synth_1/.Xil/Vivado-13748-DESKTOP-6GRI2EI/realtime/bd_2339_v_axi4s_vid_out_0_stub.v:6]
WARNING: [Synth 8-7071] port 'vid_vblank' of module 'bd_2339_v_axi4s_vid_out_0' is unconnected for instance 'v_axi4s_vid_out' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_0/synth/bd_2339.v:311]
WARNING: [Synth 8-7071] port 'vid_hblank' of module 'bd_2339_v_axi4s_vid_out_0' is unconnected for instance 'v_axi4s_vid_out' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_0/synth/bd_2339.v:311]
WARNING: [Synth 8-7071] port 'vid_field_id' of module 'bd_2339_v_axi4s_vid_out_0' is unconnected for instance 'v_axi4s_vid_out' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_0/synth/bd_2339.v:311]
WARNING: [Synth 8-7071] port 'fifo_read_level' of module 'bd_2339_v_axi4s_vid_out_0' is unconnected for instance 'v_axi4s_vid_out' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_0/synth/bd_2339.v:311]
WARNING: [Synth 8-7071] port 'status' of module 'bd_2339_v_axi4s_vid_out_0' is unconnected for instance 'v_axi4s_vid_out' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_0/synth/bd_2339.v:311]
WARNING: [Synth 8-7071] port 'sof_state_out' of module 'bd_2339_v_axi4s_vid_out_0' is unconnected for instance 'v_axi4s_vid_out' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_0/synth/bd_2339.v:311]
WARNING: [Synth 8-7023] instance 'v_axi4s_vid_out' of module 'bd_2339_v_axi4s_vid_out_0' has 35 connections declared, but only 29 given [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_0/synth/bd_2339.v:311]
INFO: [Synth 8-6157] synthesizing module 'bd_2339_v_hdmi_tx_0' [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/hdmi_tx_bd_v_hdmi_tx_ss_0_0_synth_1/.Xil/Vivado-13748-DESKTOP-6GRI2EI/realtime/bd_2339_v_hdmi_tx_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_2339_v_hdmi_tx_0' (0#1) [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/hdmi_tx_bd_v_hdmi_tx_ss_0_0_synth_1/.Xil/Vivado-13748-DESKTOP-6GRI2EI/realtime/bd_2339_v_hdmi_tx_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_hdcp_aresetn' of module 'bd_2339_v_hdmi_tx_0' is unconnected for instance 'v_hdmi_tx' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_0/synth/bd_2339.v:341]
WARNING: [Synth 8-7071] port 'm_axis_hdcp_aclk' of module 'bd_2339_v_hdmi_tx_0' is unconnected for instance 'v_hdmi_tx' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_0/synth/bd_2339.v:341]
WARNING: [Synth 8-7071] port 'm_axis_hdcp_aclken' of module 'bd_2339_v_hdmi_tx_0' is unconnected for instance 'v_hdmi_tx' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_0/synth/bd_2339.v:341]
WARNING: [Synth 8-7023] instance 'v_hdmi_tx' of module 'bd_2339_v_hdmi_tx_0' has 83 connections declared, but only 80 given [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_0/synth/bd_2339.v:341]
INFO: [Synth 8-6157] synthesizing module 'bd_2339_v_tc_0' [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/hdmi_tx_bd_v_hdmi_tx_ss_0_0_synth_1/.Xil/Vivado-13748-DESKTOP-6GRI2EI/realtime/bd_2339_v_tc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_2339_v_tc_0' (0#1) [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/hdmi_tx_bd_v_hdmi_tx_ss_0_0_synth_1/.Xil/Vivado-13748-DESKTOP-6GRI2EI/realtime/bd_2339_v_tc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'irq' of module 'bd_2339_v_tc_0' is unconnected for instance 'v_tc' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_0/synth/bd_2339.v:422]
WARNING: [Synth 8-7071] port 'fsync_out' of module 'bd_2339_v_tc_0' is unconnected for instance 'v_tc' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_0/synth/bd_2339.v:422]
WARNING: [Synth 8-7023] instance 'v_tc' of module 'bd_2339_v_tc_0' has 34 connections declared, but only 32 given [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_0/synth/bd_2339.v:422]
INFO: [Synth 8-6155] done synthesizing module 'bd_2339' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_0/synth/bd_2339.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_bd_v_hdmi_tx_ss_0_0' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/synth/hdmi_tx_bd_v_hdmi_tx_ss_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1675.301 ; gain = 639.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1675.301 ; gain = 639.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1675.301 ; gain = 639.758
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1675.301 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_0/ip/ip_0/bd_2339_v_hdmi_tx_0/bd_2339_v_hdmi_tx_0_in_context.xdc] for cell 'inst/v_hdmi_tx'
Finished Parsing XDC File [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_0/ip/ip_0/bd_2339_v_hdmi_tx_0/bd_2339_v_hdmi_tx_0_in_context.xdc] for cell 'inst/v_hdmi_tx'
Parsing XDC File [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_0/ip/ip_1/bd_2339_v_tc_0/bd_2339_v_tc_0_in_context.xdc] for cell 'inst/v_tc'
Finished Parsing XDC File [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_0/ip/ip_1/bd_2339_v_tc_0/bd_2339_v_tc_0_in_context.xdc] for cell 'inst/v_tc'
Parsing XDC File [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_0/ip/ip_2/bd_2339_v_axi4s_vid_out_0/bd_2339_v_axi4s_vid_out_0_in_context.xdc] for cell 'inst/v_axi4s_vid_out'
Finished Parsing XDC File [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_0/ip/ip_2/bd_2339_v_axi4s_vid_out_0/bd_2339_v_axi4s_vid_out_0_in_context.xdc] for cell 'inst/v_axi4s_vid_out'
Parsing XDC File [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_0/ip/ip_4/bd_2339_axi_smartconnect_0/bd_2339_axi_smartconnect_0_in_context.xdc] for cell 'inst/axi_smartconnect'
Finished Parsing XDC File [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_0/ip/ip_4/bd_2339_axi_smartconnect_0/bd_2339_axi_smartconnect_0_in_context.xdc] for cell 'inst/axi_smartconnect'
Parsing XDC File [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1675.539 ; gain = 0.238
Finished Parsing XDC File [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/hdmi_tx_bd_v_hdmi_tx_ss_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/hdmi_tx_bd_v_hdmi_tx_ss_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1675.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1675.539 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1675.539 ; gain = 639.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcau15p-ffvb676-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1675.539 ; gain = 639.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1675.539 ; gain = 639.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1675.539 ; gain = 639.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 576 (col length:72)
BRAMs: 288 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1710.098 ; gain = 674.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1980.391 ; gain = 944.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1981.164 ; gain = 945.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1990.930 ; gain = 955.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 2240.898 ; gain = 1205.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 2240.898 ; gain = 1205.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 2240.898 ; gain = 1205.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 2240.898 ; gain = 1205.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 2240.898 ; gain = 1205.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 2240.898 ; gain = 1205.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------+----------+
|      |BlackBox name              |Instances |
+------+---------------------------+----------+
|1     |bd_2339_axi_smartconnect_0 |         1|
|2     |bd_2339_v_axi4s_vid_out_0  |         1|
|3     |bd_2339_v_hdmi_tx_0        |         1|
|4     |bd_2339_v_tc_0             |         1|
+------+---------------------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |bd_2339_axi_smartconnect |     1|
|2     |bd_2339_v_axi4s_vid_out  |     1|
|3     |bd_2339_v_hdmi_tx        |     1|
|4     |bd_2339_v_tc             |     1|
|5     |LUT1                     |     1|
+------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 2240.898 ; gain = 1205.355
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 2240.898 ; gain = 1205.117
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 2240.898 ; gain = 1205.355
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2240.898 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2244.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e67571ce
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:01:01 . Memory (MB): peak = 2244.168 ; gain = 1644.695
INFO: [Common 17-1381] The checkpoint 'C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/hdmi_tx_bd_v_hdmi_tx_ss_0_0_synth_1/hdmi_tx_bd_v_hdmi_tx_ss_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP hdmi_tx_bd_v_hdmi_tx_ss_0_0, cache-ID = 952dfe07a4d0aec5
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/hdmi_tx_bd_v_hdmi_tx_ss_0_0_synth_1/hdmi_tx_bd_v_hdmi_tx_ss_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file hdmi_tx_bd_v_hdmi_tx_ss_0_0_utilization_synth.rpt -pb hdmi_tx_bd_v_hdmi_tx_ss_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 22 13:51:48 2026...
