<h1 align="center">SKY130 - RTL-Synthesis-Workshop</h1>

##TABLE OF CONTENTS
[**Day 1**:  Introduction to Verilog RTL design and Synthesis](https://github.com/drvasanthi/SKY130-RTL-Synthesis-Workshop/blob/main/README.md#1-introduction-to-verilog-rtl-design-and-synthesis)
