{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1447241472922 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1447241472953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 11 11:31:11 2015 " "Processing started: Wed Nov 11 11:31:11 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1447241472953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1447241472953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rxd_shift -c rxd_shift " "Command: quartus_map --read_settings_files=on --write_settings_files=off rxd_shift -c rxd_shift" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1447241472953 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1447241474700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rxd_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file rxd_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxd_shift " "Found entity 1: rxd_shift" {  } { { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447241475168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447241475168 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data rxd_shift.v(13) " "Verilog HDL Implicit Net warning at rxd_shift.v(13): created implicit net for \"data\"" {  } { { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447241475168 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rxd_shift " "Elaborating entity \"rxd_shift\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1447241475387 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 1 rxd_shift.v(13) " "Verilog HDL assignment warning at rxd_shift.v(13): truncated value with size 11 to match size of target (1)" {  } { { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1447241475387 "|rxd_shift"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "load rxd_shift.v(24) " "Verilog HDL Always Construct warning at rxd_shift.v(24): variable \"load\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1447241475387 "|rxd_shift"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data rxd_shift.v(25) " "Verilog HDL Always Construct warning at rxd_shift.v(25): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1447241475387 "|rxd_shift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 rxd_shift.v(27) " "Verilog HDL assignment warning at rxd_shift.v(27): truncated value with size 12 to match size of target (11)" {  } { { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1447241475387 "|rxd_shift"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_load rxd_shift.v(21) " "Verilog HDL Always Construct warning at rxd_shift.v(21): inferring latch(es) for variable \"data_load\", which holds its previous value in one or more paths through the always construct" {  } { { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1447241475387 "|rxd_shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_load\[0\] rxd_shift.v(24) " "Inferred latch for \"data_load\[0\]\" at rxd_shift.v(24)" {  } { { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447241475387 "|rxd_shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_load\[1\] rxd_shift.v(24) " "Inferred latch for \"data_load\[1\]\" at rxd_shift.v(24)" {  } { { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447241475387 "|rxd_shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_load\[2\] rxd_shift.v(24) " "Inferred latch for \"data_load\[2\]\" at rxd_shift.v(24)" {  } { { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447241475387 "|rxd_shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_load\[3\] rxd_shift.v(24) " "Inferred latch for \"data_load\[3\]\" at rxd_shift.v(24)" {  } { { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447241475387 "|rxd_shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_load\[4\] rxd_shift.v(24) " "Inferred latch for \"data_load\[4\]\" at rxd_shift.v(24)" {  } { { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447241475387 "|rxd_shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_load\[5\] rxd_shift.v(24) " "Inferred latch for \"data_load\[5\]\" at rxd_shift.v(24)" {  } { { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447241475387 "|rxd_shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_load\[6\] rxd_shift.v(24) " "Inferred latch for \"data_load\[6\]\" at rxd_shift.v(24)" {  } { { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447241475387 "|rxd_shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_load\[7\] rxd_shift.v(24) " "Inferred latch for \"data_load\[7\]\" at rxd_shift.v(24)" {  } { { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447241475387 "|rxd_shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_load\[8\] rxd_shift.v(24) " "Inferred latch for \"data_load\[8\]\" at rxd_shift.v(24)" {  } { { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447241475402 "|rxd_shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_load\[9\] rxd_shift.v(24) " "Inferred latch for \"data_load\[9\]\" at rxd_shift.v(24)" {  } { { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447241475402 "|rxd_shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_load\[10\] rxd_shift.v(24) " "Inferred latch for \"data_load\[10\]\" at rxd_shift.v(24)" {  } { { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447241475402 "|rxd_shift"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_load\[1\] GND " "Pin \"data_load\[1\]\" is stuck at GND" {  } { { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1447241477274 "|rxd_shift|data_load[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_load\[2\] GND " "Pin \"data_load\[2\]\" is stuck at GND" {  } { { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1447241477274 "|rxd_shift|data_load[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_load\[3\] GND " "Pin \"data_load\[3\]\" is stuck at GND" {  } { { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1447241477274 "|rxd_shift|data_load[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_load\[4\] GND " "Pin \"data_load\[4\]\" is stuck at GND" {  } { { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1447241477274 "|rxd_shift|data_load[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_load\[5\] GND " "Pin \"data_load\[5\]\" is stuck at GND" {  } { { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1447241477274 "|rxd_shift|data_load[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_load\[6\] GND " "Pin \"data_load\[6\]\" is stuck at GND" {  } { { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1447241477274 "|rxd_shift|data_load[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_load\[7\] GND " "Pin \"data_load\[7\]\" is stuck at GND" {  } { { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1447241477274 "|rxd_shift|data_load[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_load\[8\] GND " "Pin \"data_load\[8\]\" is stuck at GND" {  } { { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1447241477274 "|rxd_shift|data_load[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_load\[9\] GND " "Pin \"data_load\[9\]\" is stuck at GND" {  } { { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1447241477274 "|rxd_shift|data_load[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_load\[10\] GND " "Pin \"data_load\[10\]\" is stuck at GND" {  } { { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1447241477274 "|rxd_shift|data_load[10]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1447241477274 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1447241479817 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447241479817 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1447241480987 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1447241480987 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1447241480987 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1447241480987 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "449 " "Peak virtual memory: 449 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1447241481346 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 11 11:31:21 2015 " "Processing ended: Wed Nov 11 11:31:21 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1447241481346 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1447241481346 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1447241481346 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1447241481346 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1447241485137 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1447241485168 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 11 11:31:23 2015 " "Processing started: Wed Nov 11 11:31:23 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1447241485168 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1447241485168 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off rxd_shift -c rxd_shift " "Command: quartus_fit --read_settings_files=off --write_settings_files=off rxd_shift -c rxd_shift" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1447241485168 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1447241485277 ""}
{ "Info" "0" "" "Project  = rxd_shift" {  } {  } 0 0 "Project  = rxd_shift" 0 0 "Fitter" 0 0 1447241485277 ""}
{ "Info" "0" "" "Revision = rxd_shift" {  } {  } 0 0 "Revision = rxd_shift" 0 0 "Fitter" 0 0 1447241485277 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1447241486354 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "rxd_shift EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"rxd_shift\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1447241487305 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1447241487368 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1447241487368 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1447241487539 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1447241488163 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1447241488163 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1447241488163 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/RXD/rxd_shift/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1447241488179 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/RXD/rxd_shift/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1447241488179 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/RXD/rxd_shift/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1447241488179 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1447241488179 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 16 " "No exact pin location assignment(s) for 16 pins of 16 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_load\[0\] " "Pin data_load\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { data_load[0] } } } { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 24 0 0 } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_load[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/RXD/rxd_shift/" { { 0 { 0 ""} 0 4 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447241488335 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_load\[1\] " "Pin data_load\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { data_load[1] } } } { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 24 0 0 } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_load[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/RXD/rxd_shift/" { { 0 { 0 ""} 0 5 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447241488335 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_load\[2\] " "Pin data_load\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { data_load[2] } } } { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 24 0 0 } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_load[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/RXD/rxd_shift/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447241488335 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_load\[3\] " "Pin data_load\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { data_load[3] } } } { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 24 0 0 } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_load[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/RXD/rxd_shift/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447241488335 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_load\[4\] " "Pin data_load\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { data_load[4] } } } { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 24 0 0 } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_load[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/RXD/rxd_shift/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447241488335 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_load\[5\] " "Pin data_load\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { data_load[5] } } } { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 24 0 0 } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_load[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/RXD/rxd_shift/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447241488335 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_load\[6\] " "Pin data_load\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { data_load[6] } } } { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 24 0 0 } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_load[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/RXD/rxd_shift/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447241488335 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_load\[7\] " "Pin data_load\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { data_load[7] } } } { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 24 0 0 } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_load[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/RXD/rxd_shift/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447241488335 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_load\[8\] " "Pin data_load\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { data_load[8] } } } { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 24 0 0 } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_load[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/RXD/rxd_shift/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447241488335 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_load\[9\] " "Pin data_load\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { data_load[9] } } } { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 24 0 0 } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_load[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/RXD/rxd_shift/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447241488335 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_load\[10\] " "Pin data_load\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { data_load[10] } } } { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 24 0 0 } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_load[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/RXD/rxd_shift/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447241488335 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "load " "Pin load not assigned to an exact location on the device" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { load } } } { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 3 0 0 } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { load } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/RXD/rxd_shift/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447241488335 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rshift " "Pin rshift not assigned to an exact location on the device" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { rshift } } } { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 5 0 0 } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rshift } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/RXD/rxd_shift/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447241488335 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { clk } } } { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 2 0 0 } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/RXD/rxd_shift/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447241488335 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { reset } } } { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 4 0 0 } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/RXD/rxd_shift/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447241488335 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "serial_in " "Pin serial_in not assigned to an exact location on the device" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { serial_in } } } { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 6 0 0 } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { serial_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/RXD/rxd_shift/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1447241488335 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1447241488335 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1447241488460 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "rxd_shift.sdc " "Synopsys Design Constraints File file not found: 'rxd_shift.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1447241488475 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1447241488491 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1447241488538 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1447241488553 ""}  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { clk } } } { "rxd_shift.v" "" { Text "M:/RXD/rxd_shift/rxd_shift.v" 2 0 0 } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/RXD/rxd_shift/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1447241488553 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1447241488616 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1447241488616 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1447241488631 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1447241488631 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1447241488631 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1447241488647 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1447241488647 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1447241488662 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1447241488662 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1447241488678 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1447241488678 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "15 unused 3.3V 4 11 0 " "Number of I/O pins in group: 15 (unused VREF, 3.3V VCCIO, 4 input, 11 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1447241488694 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1447241488694 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1447241488694 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1447241488709 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1447241488709 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1447241488709 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1447241488709 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1447241488709 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1447241488709 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1447241488709 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1447241488709 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1447241488709 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1447241488709 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1447241488740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1447241490020 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1447241490113 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1447241490129 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1447241490581 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1447241490581 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1447241490659 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y24 X32_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36" {  } { { "loc" "" { Generic "M:/RXD/rxd_shift/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} 22 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1447241491486 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1447241491486 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1447241491907 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1447241491907 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1447241491907 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.19 " "Total time spent on timing analysis during the Fitter is 0.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1447241491923 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1447241491938 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "11 " "Found 11 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_load\[0\] 0 " "Pin \"data_load\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447241491938 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_load\[1\] 0 " "Pin \"data_load\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447241491938 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_load\[2\] 0 " "Pin \"data_load\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447241491938 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_load\[3\] 0 " "Pin \"data_load\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447241491938 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_load\[4\] 0 " "Pin \"data_load\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447241491938 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_load\[5\] 0 " "Pin \"data_load\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447241491938 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_load\[6\] 0 " "Pin \"data_load\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447241491938 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_load\[7\] 0 " "Pin \"data_load\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447241491938 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_load\[8\] 0 " "Pin \"data_load\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447241491938 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_load\[9\] 0 " "Pin \"data_load\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447241491938 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_load\[10\] 0 " "Pin \"data_load\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447241491938 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1447241491938 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1447241492048 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1447241492063 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1447241492157 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1447241492578 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1447241492687 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "M:/RXD/rxd_shift/output_files/rxd_shift.fit.smsg " "Generated suppressed messages file M:/RXD/rxd_shift/output_files/rxd_shift.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1447241493093 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "832 " "Peak virtual memory: 832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1447241494778 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 11 11:31:34 2015 " "Processing ended: Wed Nov 11 11:31:34 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1447241494778 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1447241494778 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1447241494778 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1447241494778 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1447241498802 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1447241498818 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 11 11:31:37 2015 " "Processing started: Wed Nov 11 11:31:37 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1447241498818 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1447241498818 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off rxd_shift -c rxd_shift " "Command: quartus_asm --read_settings_files=off --write_settings_files=off rxd_shift -c rxd_shift" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1447241498818 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1447241500906 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1447241501030 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "424 " "Peak virtual memory: 424 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1447241504088 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 11 11:31:44 2015 " "Processing ended: Wed Nov 11 11:31:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1447241504088 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1447241504088 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1447241504088 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1447241504088 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1447241505086 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1447241506662 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1447241506693 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 11 11:31:45 2015 " "Processing started: Wed Nov 11 11:31:45 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1447241506693 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1447241506693 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta rxd_shift -c rxd_shift " "Command: quartus_sta rxd_shift -c rxd_shift" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1447241506693 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1447241506802 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1447241507598 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1447241507676 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1447241507676 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1447241507832 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "rxd_shift.sdc " "Synopsys Design Constraints File file not found: 'rxd_shift.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1447241508066 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1447241508066 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1447241508066 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name load load " "create_clock -period 1.000 -name load load" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1447241508066 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1447241508066 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1447241508097 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1447241508347 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1447241508409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.752 " "Worst-case setup slack is -1.752" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447241508456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447241508456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.752        -1.752 load  " "   -1.752        -1.752 load " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447241508456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115         0.000 clk  " "    0.115         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447241508456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1447241508456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.518 " "Worst-case hold slack is 0.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447241508503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447241508503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.518         0.000 clk  " "    0.518         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447241508503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.830         0.000 load  " "    1.830         0.000 load " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447241508503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1447241508503 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1447241508550 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1447241508596 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447241508674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447241508674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -12.380 clk  " "   -1.380       -12.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447241508674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 load  " "   -1.380        -1.380 load " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447241508674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1447241508674 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1447241509049 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1447241509064 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1447241509142 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.859 " "Worst-case setup slack is -0.859" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447241509205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447241509205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.859        -0.859 load  " "   -0.859        -0.859 load " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447241509205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.563         0.000 clk  " "    0.563         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447241509205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1447241509205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.238 " "Worst-case hold slack is 0.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447241509252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447241509252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.238         0.000 clk  " "    0.238         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447241509252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.470         0.000 load  " "    1.470         0.000 load " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447241509252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1447241509252 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1447241509314 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1447241509376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447241509470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447241509470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -12.380 clk  " "   -1.380       -12.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447241509470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 load  " "   -1.380        -1.380 load " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447241509470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1447241509470 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1447241509922 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1447241510094 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1447241510094 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "416 " "Peak virtual memory: 416 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1447241510562 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 11 11:31:50 2015 " "Processing ended: Wed Nov 11 11:31:50 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1447241510562 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1447241510562 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1447241510562 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1447241510562 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1447241514010 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1447241514025 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 11 11:31:53 2015 " "Processing started: Wed Nov 11 11:31:53 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1447241514025 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1447241514025 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off rxd_shift -c rxd_shift " "Command: quartus_eda --read_settings_files=off --write_settings_files=off rxd_shift -c rxd_shift" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1447241514025 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rxd_shift.vo M:/RXD/rxd_shift/simulation/modelsim/ simulation " "Generated file rxd_shift.vo in folder \"M:/RXD/rxd_shift/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1447241515258 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "396 " "Peak virtual memory: 396 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1447241515523 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 11 11:31:55 2015 " "Processing ended: Wed Nov 11 11:31:55 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1447241515523 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1447241515523 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1447241515523 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1447241515523 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Quartus II Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1447241516552 ""}
