# Hello Verilog

## Compile
$ iverilog -o ./out/hello hello.v
