

================================================================
== Vivado HLS Report for 'i_relu1'
================================================================
* Date:           Sun Oct 30 00:20:25 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.685|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  14461|  14461|  14461|  14461|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  14460|  14460|      2410|          -|          -|     6|    no    |
        | + Loop 1.1      |   2408|   2408|        86|          -|          -|    28|    no    |
        |  ++ Loop 1.1.1  |     84|     84|         3|          -|          -|    28|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    173|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|      66|    239|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     80|    -|
|Register         |        -|      -|      67|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     133|    492|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |lenet_top_fcmp_32dEe_U15  |lenet_top_fcmp_32dEe  |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                     |                      |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln33_1_fu_210_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln33_fu_159_p2     |     +    |      0|  0|  14|          10|          10|
    |i_fu_103_p2            |     +    |      0|  0|  12|           3|           1|
    |j_fu_149_p2            |     +    |      0|  0|  15|           5|           1|
    |k_fu_200_p2            |     +    |      0|  0|  15|           5|           1|
    |sub_ln33_1_fu_188_p2   |     -    |      0|  0|  19|          14|          14|
    |sub_ln33_fu_133_p2     |     -    |      0|  0|  15|           9|           9|
    |and_ln33_fu_254_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln30_fu_97_p2     |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln31_fu_143_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln32_fu_194_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln33_1_fu_244_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln33_fu_238_p2    |   icmp   |      0|  0|  11|           8|           2|
    |or_ln33_fu_250_p2      |    or    |      0|  0|   2|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 173|         106|          66|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  38|          7|    1|          7|
    |i_0_reg_58        |   9|          2|    3|          6|
    |input_r_address0  |  15|          3|   13|         39|
    |j_0_reg_69        |   9|          2|    5|         10|
    |k_0_reg_80        |   9|          2|    5|         10|
    +------------------+----+-----------+-----+-----------+
    |Total             |  80|         16|   27|         72|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   6|   0|    6|          0|
    |i_0_reg_58           |   3|   0|    3|          0|
    |i_reg_263            |   3|   0|    3|          0|
    |icmp_ln33_1_reg_309  |   1|   0|    1|          0|
    |icmp_ln33_reg_304    |   1|   0|    1|          0|
    |input_addr_reg_294   |  13|   0|   13|          0|
    |j_0_reg_69           |   5|   0|    5|          0|
    |j_reg_276            |   5|   0|    5|          0|
    |k_0_reg_80           |   5|   0|    5|          0|
    |k_reg_289            |   5|   0|    5|          0|
    |sext_ln33_reg_268    |   8|   0|   10|          2|
    |sub_ln33_1_reg_281   |  12|   0|   14|          2|
    +---------------------+----+----+-----+-----------+
    |Total                |  67|   0|   71|          4|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |    i_relu1   | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |    i_relu1   | return value |
|ap_start          |  in |    1| ap_ctrl_hs |    i_relu1   | return value |
|ap_done           | out |    1| ap_ctrl_hs |    i_relu1   | return value |
|ap_idle           | out |    1| ap_ctrl_hs |    i_relu1   | return value |
|ap_ready          | out |    1| ap_ctrl_hs |    i_relu1   | return value |
|input_r_address0  | out |   13|  ap_memory |    input_r   |     array    |
|input_r_ce0       | out |    1|  ap_memory |    input_r   |     array    |
|input_r_we0       | out |    1|  ap_memory |    input_r   |     array    |
|input_r_d0        | out |   32|  ap_memory |    input_r   |     array    |
|input_r_q0        |  in |   32|  ap_memory |    input_r   |     array    |
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (1.76ns)   --->   "br label %.loopexit" [lenet/lenet_hls.cpp:30]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 8 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.13ns)   --->   "%icmp_ln30 = icmp eq i3 %i_0, -2" [lenet/lenet_hls.cpp:30]   --->   Operation 9 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.65ns)   --->   "%i = add i3 %i_0, 1" [lenet/lenet_hls.cpp:30]   --->   Operation 11 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %3, label %.preheader1.preheader" [lenet/lenet_hls.cpp:30]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %i_0, i5 0)" [lenet/lenet_hls.cpp:33]   --->   Operation 13 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i8 %tmp_s to i9" [lenet/lenet_hls.cpp:33]   --->   Operation 14 'zext' 'zext_ln33' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_3 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_0, i2 0)" [lenet/lenet_hls.cpp:33]   --->   Operation 15 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i5 %tmp_3 to i9" [lenet/lenet_hls.cpp:33]   --->   Operation 16 'zext' 'zext_ln33_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.91ns)   --->   "%sub_ln33 = sub i9 %zext_ln33, %zext_ln33_1" [lenet/lenet_hls.cpp:33]   --->   Operation 17 'sub' 'sub_ln33' <Predicate = (!icmp_ln30)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i9 %sub_ln33 to i10" [lenet/lenet_hls.cpp:33]   --->   Operation 18 'sext' 'sext_ln33' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.76ns)   --->   "br label %.preheader1" [lenet/lenet_hls.cpp:31]   --->   Operation 19 'br' <Predicate = (!icmp_ln30)> <Delay = 1.76>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void" [lenet/lenet_hls.cpp:35]   --->   Operation 20 'ret' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %.preheader1.preheader ], [ %j, %.preheader1.loopexit ]"   --->   Operation 21 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.36ns)   --->   "%icmp_ln31 = icmp eq i5 %j_0, -4" [lenet/lenet_hls.cpp:31]   --->   Operation 22 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 23 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.78ns)   --->   "%j = add i5 %j_0, 1" [lenet/lenet_hls.cpp:31]   --->   Operation 24 'add' 'j' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %.loopexit.loopexit, label %.preheader.preheader" [lenet/lenet_hls.cpp:31]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i5 %j_0 to i10" [lenet/lenet_hls.cpp:33]   --->   Operation 26 'zext' 'zext_ln33_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.82ns)   --->   "%add_ln33 = add i10 %sext_ln33, %zext_ln33_2" [lenet/lenet_hls.cpp:33]   --->   Operation 27 'add' 'add_ln33' <Predicate = (!icmp_ln31)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i10 %add_ln33 to i9" [lenet/lenet_hls.cpp:33]   --->   Operation 28 'trunc' 'trunc_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %trunc_ln33, i5 0)" [lenet/lenet_hls.cpp:33]   --->   Operation 29 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_6 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %add_ln33, i2 0)" [lenet/lenet_hls.cpp:33]   --->   Operation 30 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln33_1 = sext i12 %tmp_6 to i14" [lenet/lenet_hls.cpp:33]   --->   Operation 31 'sext' 'sext_ln33_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.81ns)   --->   "%sub_ln33_1 = sub i14 %p_shl2_cast, %sext_ln33_1" [lenet/lenet_hls.cpp:33]   --->   Operation 32 'sub' 'sub_ln33_1' <Predicate = (!icmp_ln31)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (1.76ns)   --->   "br label %.preheader" [lenet/lenet_hls.cpp:32]   --->   Operation 33 'br' <Predicate = (!icmp_ln31)> <Delay = 1.76>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 34 'br' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.06>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%k_0 = phi i5 [ %k, %._crit_edge ], [ 0, %.preheader.preheader ]"   --->   Operation 35 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.36ns)   --->   "%icmp_ln32 = icmp eq i5 %k_0, -4" [lenet/lenet_hls.cpp:32]   --->   Operation 36 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 37 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.78ns)   --->   "%k = add i5 %k_0, 1" [lenet/lenet_hls.cpp:32]   --->   Operation 38 'add' 'k' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln32, label %.preheader1.loopexit, label %1" [lenet/lenet_hls.cpp:32]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln33_3 = zext i5 %k_0 to i14" [lenet/lenet_hls.cpp:33]   --->   Operation 40 'zext' 'zext_ln33_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.81ns)   --->   "%add_ln33_1 = add i14 %sub_ln33_1, %zext_ln33_3" [lenet/lenet_hls.cpp:33]   --->   Operation 41 'add' 'add_ln33_1' <Predicate = (!icmp_ln32)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln33_4 = zext i14 %add_ln33_1 to i64" [lenet/lenet_hls.cpp:33]   --->   Operation 42 'zext' 'zext_ln33_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [4704 x float]* %input_r, i64 0, i64 %zext_ln33_4" [lenet/lenet_hls.cpp:33]   --->   Operation 43 'getelementptr' 'input_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 44 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [lenet/lenet_hls.cpp:33]   --->   Operation 44 'load' 'input_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 45 'br' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.68>
ST_5 : Operation 46 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [lenet/lenet_hls.cpp:33]   --->   Operation 46 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast float %input_load to i32" [lenet/lenet_hls.cpp:33]   --->   Operation 47 'bitcast' 'bitcast_ln33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln33, i32 23, i32 30)" [lenet/lenet_hls.cpp:33]   --->   Operation 48 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln33_1 = trunc i32 %bitcast_ln33 to i23" [lenet/lenet_hls.cpp:33]   --->   Operation 49 'trunc' 'trunc_ln33_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.55ns)   --->   "%icmp_ln33 = icmp ne i8 %tmp, -1" [lenet/lenet_hls.cpp:33]   --->   Operation 50 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (2.44ns)   --->   "%icmp_ln33_1 = icmp eq i23 %trunc_ln33_1, 0" [lenet/lenet_hls.cpp:33]   --->   Operation 51 'icmp' 'icmp_ln33_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [2/2] (5.43ns)   --->   "%tmp_7 = fcmp olt float %input_load, 0.000000e+00" [lenet/lenet_hls.cpp:33]   --->   Operation 52 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.40>
ST_6 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln33)   --->   "%or_ln33 = or i1 %icmp_ln33_1, %icmp_ln33" [lenet/lenet_hls.cpp:33]   --->   Operation 53 'or' 'or_ln33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/2] (5.43ns)   --->   "%tmp_7 = fcmp olt float %input_load, 0.000000e+00" [lenet/lenet_hls.cpp:33]   --->   Operation 54 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln33 = and i1 %or_ln33, %tmp_7" [lenet/lenet_hls.cpp:33]   --->   Operation 55 'and' 'and_ln33' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %and_ln33, label %2, label %._crit_edge" [lenet/lenet_hls.cpp:33]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %input_addr, align 4" [lenet/lenet_hls.cpp:34]   --->   Operation 57 'store' <Predicate = (and_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "br label %._crit_edge" [lenet/lenet_hls.cpp:34]   --->   Operation 58 'br' <Predicate = (and_ln33)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "br label %.preheader" [lenet/lenet_hls.cpp:32]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln30      (br               ) [ 0111111]
i_0          (phi              ) [ 0010000]
icmp_ln30    (icmp             ) [ 0011111]
empty        (speclooptripcount) [ 0000000]
i            (add              ) [ 0111111]
br_ln30      (br               ) [ 0000000]
tmp_s        (bitconcatenate   ) [ 0000000]
zext_ln33    (zext             ) [ 0000000]
tmp_3        (bitconcatenate   ) [ 0000000]
zext_ln33_1  (zext             ) [ 0000000]
sub_ln33     (sub              ) [ 0000000]
sext_ln33    (sext             ) [ 0001111]
br_ln31      (br               ) [ 0011111]
ret_ln35     (ret              ) [ 0000000]
j_0          (phi              ) [ 0001000]
icmp_ln31    (icmp             ) [ 0011111]
empty_32     (speclooptripcount) [ 0000000]
j            (add              ) [ 0011111]
br_ln31      (br               ) [ 0000000]
zext_ln33_2  (zext             ) [ 0000000]
add_ln33     (add              ) [ 0000000]
trunc_ln33   (trunc            ) [ 0000000]
p_shl2_cast  (bitconcatenate   ) [ 0000000]
tmp_6        (bitconcatenate   ) [ 0000000]
sext_ln33_1  (sext             ) [ 0000000]
sub_ln33_1   (sub              ) [ 0000111]
br_ln32      (br               ) [ 0011111]
br_ln0       (br               ) [ 0111111]
k_0          (phi              ) [ 0000100]
icmp_ln32    (icmp             ) [ 0011111]
empty_33     (speclooptripcount) [ 0000000]
k            (add              ) [ 0011111]
br_ln32      (br               ) [ 0000000]
zext_ln33_3  (zext             ) [ 0000000]
add_ln33_1   (add              ) [ 0000000]
zext_ln33_4  (zext             ) [ 0000000]
input_addr   (getelementptr    ) [ 0000011]
br_ln0       (br               ) [ 0011111]
input_load   (load             ) [ 0000001]
bitcast_ln33 (bitcast          ) [ 0000000]
tmp          (partselect       ) [ 0000000]
trunc_ln33_1 (trunc            ) [ 0000000]
icmp_ln33    (icmp             ) [ 0000001]
icmp_ln33_1  (icmp             ) [ 0000001]
or_ln33      (or               ) [ 0000000]
tmp_7        (fcmp             ) [ 0000000]
and_ln33     (and              ) [ 0011111]
br_ln33      (br               ) [ 0000000]
store_ln34   (store            ) [ 0000000]
br_ln34      (br               ) [ 0000000]
br_ln32      (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i9.i5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="input_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="14" slack="0"/>
<pin id="48" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/4 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_access_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="13" slack="0"/>
<pin id="53" dir="0" index="1" bw="32" slack="0"/>
<pin id="54" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="input_load/4 store_ln34/6 "/>
</bind>
</comp>

<comp id="58" class="1005" name="i_0_reg_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="3" slack="1"/>
<pin id="60" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="62" class="1004" name="i_0_phi_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="1"/>
<pin id="64" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="3" slack="0"/>
<pin id="66" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="69" class="1005" name="j_0_reg_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="5" slack="1"/>
<pin id="71" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="73" class="1004" name="j_0_phi_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="1" slack="1"/>
<pin id="75" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="5" slack="0"/>
<pin id="77" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="80" class="1005" name="k_0_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="5" slack="1"/>
<pin id="82" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="84" class="1004" name="k_0_phi_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="5" slack="0"/>
<pin id="86" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="1" slack="1"/>
<pin id="88" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/4 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="97" class="1004" name="icmp_ln30_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="3" slack="0"/>
<pin id="99" dir="0" index="1" bw="3" slack="0"/>
<pin id="100" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="i_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="3" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="tmp_s_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="0" index="1" bw="3" slack="0"/>
<pin id="112" dir="0" index="2" bw="1" slack="0"/>
<pin id="113" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="zext_ln33_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_3_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="5" slack="0"/>
<pin id="123" dir="0" index="1" bw="3" slack="0"/>
<pin id="124" dir="0" index="2" bw="1" slack="0"/>
<pin id="125" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="zext_ln33_1_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="5" slack="0"/>
<pin id="131" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_1/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="sub_ln33_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="0" index="1" bw="5" slack="0"/>
<pin id="136" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="sext_ln33_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="9" slack="0"/>
<pin id="141" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="icmp_ln31_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="5" slack="0"/>
<pin id="145" dir="0" index="1" bw="5" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="j_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="5" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="zext_ln33_2_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="5" slack="0"/>
<pin id="157" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_2/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="add_ln33_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="9" slack="1"/>
<pin id="161" dir="0" index="1" bw="5" slack="0"/>
<pin id="162" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="trunc_ln33_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="10" slack="0"/>
<pin id="166" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_shl2_cast_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="14" slack="0"/>
<pin id="170" dir="0" index="1" bw="9" slack="0"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_6_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="12" slack="0"/>
<pin id="178" dir="0" index="1" bw="10" slack="0"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="sext_ln33_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="12" slack="0"/>
<pin id="186" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33_1/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="sub_ln33_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="14" slack="0"/>
<pin id="190" dir="0" index="1" bw="12" slack="0"/>
<pin id="191" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33_1/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln32_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="0"/>
<pin id="196" dir="0" index="1" bw="5" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="k_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="5" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln33_3_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="5" slack="0"/>
<pin id="208" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_3/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln33_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="14" slack="1"/>
<pin id="212" dir="0" index="1" bw="5" slack="0"/>
<pin id="213" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_1/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="zext_ln33_4_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="14" slack="0"/>
<pin id="217" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_4/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="bitcast_ln33_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln33/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="0" index="2" bw="6" slack="0"/>
<pin id="228" dir="0" index="3" bw="6" slack="0"/>
<pin id="229" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="234" class="1004" name="trunc_ln33_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33_1/5 "/>
</bind>
</comp>

<comp id="238" class="1004" name="icmp_ln33_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="8" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="icmp_ln33_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="23" slack="0"/>
<pin id="246" dir="0" index="1" bw="23" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_1/5 "/>
</bind>
</comp>

<comp id="250" class="1004" name="or_ln33_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="0" index="1" bw="1" slack="1"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln33/6 "/>
</bind>
</comp>

<comp id="254" class="1004" name="and_ln33_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln33/6 "/>
</bind>
</comp>

<comp id="263" class="1005" name="i_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="3" slack="0"/>
<pin id="265" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="268" class="1005" name="sext_ln33_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="10" slack="1"/>
<pin id="270" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln33 "/>
</bind>
</comp>

<comp id="276" class="1005" name="j_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="0"/>
<pin id="278" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="281" class="1005" name="sub_ln33_1_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="14" slack="1"/>
<pin id="283" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln33_1 "/>
</bind>
</comp>

<comp id="289" class="1005" name="k_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="5" slack="0"/>
<pin id="291" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="294" class="1005" name="input_addr_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="13" slack="1"/>
<pin id="296" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="299" class="1005" name="input_load_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="304" class="1005" name="icmp_ln33_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="309" class="1005" name="icmp_ln33_1_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="1"/>
<pin id="311" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln33_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="30" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="44" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="57"><net_src comp="42" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="68"><net_src comp="58" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="72"><net_src comp="14" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="79"><net_src comp="69" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="80" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="95"><net_src comp="51" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="42" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="101"><net_src comp="62" pin="4"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="107"><net_src comp="62" pin="4"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="62" pin="4"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="120"><net_src comp="109" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="62" pin="4"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="132"><net_src comp="121" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="117" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="129" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="142"><net_src comp="133" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="73" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="20" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="73" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="24" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="158"><net_src comp="73" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="155" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="167"><net_src comp="159" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="26" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="14" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="181"><net_src comp="28" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="159" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="18" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="187"><net_src comp="176" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="168" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="184" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="84" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="20" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="84" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="24" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="84" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="206" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="210" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="223"><net_src comp="51" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="32" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="220" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="232"><net_src comp="34" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="233"><net_src comp="36" pin="0"/><net_sink comp="224" pin=3"/></net>

<net id="237"><net_src comp="220" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="224" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="38" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="234" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="40" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="258"><net_src comp="250" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="91" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="103" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="271"><net_src comp="139" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="279"><net_src comp="149" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="284"><net_src comp="188" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="292"><net_src comp="200" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="297"><net_src comp="44" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="302"><net_src comp="51" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="307"><net_src comp="238" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="312"><net_src comp="244" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="250" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {6 }
 - Input state : 
	Port: i_relu1 : input_r | {4 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln30 : 1
		i : 1
		br_ln30 : 2
		tmp_s : 1
		zext_ln33 : 2
		tmp_3 : 1
		zext_ln33_1 : 2
		sub_ln33 : 3
		sext_ln33 : 4
	State 3
		icmp_ln31 : 1
		j : 1
		br_ln31 : 2
		zext_ln33_2 : 1
		add_ln33 : 2
		trunc_ln33 : 3
		p_shl2_cast : 4
		tmp_6 : 3
		sext_ln33_1 : 4
		sub_ln33_1 : 5
	State 4
		icmp_ln32 : 1
		k : 1
		br_ln32 : 2
		zext_ln33_3 : 1
		add_ln33_1 : 2
		zext_ln33_4 : 3
		input_addr : 4
		input_load : 5
	State 5
		bitcast_ln33 : 1
		tmp : 2
		trunc_ln33_1 : 2
		icmp_ln33 : 3
		icmp_ln33_1 : 3
		tmp_7 : 1
	State 6
		and_ln33 : 1
		br_ln33 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fcmp   |      grp_fu_91      |    0    |    66   |   239   |
|----------|---------------------|---------|---------|---------|
|          |       i_fu_103      |    0    |    0    |    12   |
|          |       j_fu_149      |    0    |    0    |    15   |
|    add   |   add_ln33_fu_159   |    0    |    0    |    15   |
|          |       k_fu_200      |    0    |    0    |    15   |
|          |  add_ln33_1_fu_210  |    0    |    0    |    19   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln30_fu_97   |    0    |    0    |    9    |
|          |   icmp_ln31_fu_143  |    0    |    0    |    11   |
|   icmp   |   icmp_ln32_fu_194  |    0    |    0    |    11   |
|          |   icmp_ln33_fu_238  |    0    |    0    |    11   |
|          |  icmp_ln33_1_fu_244 |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|    sub   |   sub_ln33_fu_133   |    0    |    0    |    15   |
|          |  sub_ln33_1_fu_188  |    0    |    0    |    19   |
|----------|---------------------|---------|---------|---------|
|    or    |    or_ln33_fu_250   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    and   |   and_ln33_fu_254   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_s_fu_109    |    0    |    0    |    0    |
|bitconcatenate|     tmp_3_fu_121    |    0    |    0    |    0    |
|          |  p_shl2_cast_fu_168 |    0    |    0    |    0    |
|          |     tmp_6_fu_176    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln33_fu_117  |    0    |    0    |    0    |
|          |  zext_ln33_1_fu_129 |    0    |    0    |    0    |
|   zext   |  zext_ln33_2_fu_155 |    0    |    0    |    0    |
|          |  zext_ln33_3_fu_206 |    0    |    0    |    0    |
|          |  zext_ln33_4_fu_215 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |   sext_ln33_fu_139  |    0    |    0    |    0    |
|          |  sext_ln33_1_fu_184 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln33_fu_164  |    0    |    0    |    0    |
|          | trunc_ln33_1_fu_234 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|      tmp_fu_224     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    0    |    66   |   413   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|     i_0_reg_58    |    3   |
|     i_reg_263     |    3   |
|icmp_ln33_1_reg_309|    1   |
| icmp_ln33_reg_304 |    1   |
| input_addr_reg_294|   13   |
| input_load_reg_299|   32   |
|     j_0_reg_69    |    5   |
|     j_reg_276     |    5   |
|     k_0_reg_80    |    5   |
|     k_reg_289     |    5   |
| sext_ln33_reg_268 |   10   |
| sub_ln33_1_reg_281|   14   |
+-------------------+--------+
|       Total       |   97   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_51 |  p0  |   2  |  13  |   26   ||    9    |
|     grp_fu_91    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   90   ||  3.538  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   66   |   413  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   97   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    3   |   163  |   431  |
+-----------+--------+--------+--------+--------+
