
---------- Begin Simulation Statistics ----------
final_tick                               2160105278000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60943                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702188                       # Number of bytes of host memory used
host_op_rate                                    61140                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 38642.00                       # Real time elapsed on the host
host_tick_rate                               55900445                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354970638                       # Number of instructions simulated
sim_ops                                    2362579544                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.160105                       # Number of seconds simulated
sim_ticks                                2160105278000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.650199                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              302247948                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           348813910                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         25214912                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        476341831                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          38789859                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       40508871                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1719012                       # Number of indirect misses.
system.cpu0.branchPred.lookups              605166526                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3961587                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801861                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         16583152                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555050275                       # Number of branches committed
system.cpu0.commit.bw_lim_events             62329632                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419470                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      186356495                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224890659                       # Number of instructions committed
system.cpu0.commit.committedOps            2228697804                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3993646879                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.558061                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.313094                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2890720186     72.38%     72.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    680347058     17.04%     89.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    145602076      3.65%     93.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    146258466      3.66%     96.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     40966192      1.03%     97.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     15748106      0.39%     98.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4597299      0.12%     98.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      7077864      0.18%     98.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     62329632      1.56%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3993646879                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44165361                       # Number of function calls committed.
system.cpu0.commit.int_insts               2150994138                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691565264                       # Number of loads committed
system.cpu0.commit.membars                    7608875                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608881      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238820182     55.58%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316825      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695367117     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264783342     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228697804                       # Class of committed instruction
system.cpu0.commit.refs                     960150483                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224890659                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228697804                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.939608                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.939608                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            607506153                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              8650535                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           299280511                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2463916861                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1695079996                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1699397598                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              16605342                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13242884                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9825603                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  605166526                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                435464336                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2322424198                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             10677910                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          126                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2519781066                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  71                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          340                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               50474312                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.140234                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1680752801                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         341037807                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.583902                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4028414692                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.628822                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.910142                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2246504152     55.77%     55.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1305042172     32.40%     88.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               290429274      7.21%     95.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               144905881      3.60%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                18293626      0.45%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                11502802      0.29%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 4118501      0.10%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3809339      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3808945      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4028414692                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      287000164                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            16787259                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               573911690                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.539398                       # Inst execution rate
system.cpu0.iew.exec_refs                  1008872409                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 274339884                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              507516024                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            758003496                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           8875383                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5299117                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           288784476                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2414982561                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            734532525                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         13305551                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2327725570                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               4573192                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             10084985                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              16605342                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             18137955                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       240002                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        33947576                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        76210                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        24837                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8689808                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     66438232                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     20199257                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         24837                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      2538995                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      14248264                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                951675531                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2307648948                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.892660                       # average fanout of values written-back
system.cpu0.iew.wb_producers                849522577                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.534746                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2307820359                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2844836732                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1476099916                       # number of integer regfile writes
system.cpu0.ipc                              0.515568                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.515568                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611848      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1294976872     55.32%     55.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18329642      0.78%     56.42% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802467      0.16%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           742525015     31.72%     88.30% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          273785231     11.70%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2341031122                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     49                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 96                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           47                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               224                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4668740                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001994                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 814139     17.44%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3413541     73.11%     90.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               441058      9.45%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2338087965                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8715443357                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2307648901                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2601290403                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2388365619                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2341031122                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           26616942                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      186284753                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           297778                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved      15197472                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    109681662                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4028414692                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.581130                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.799072                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2319314783     57.57%     57.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1194555264     29.65%     87.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          427534819     10.61%     97.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           67829886      1.68%     99.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11529181      0.29%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5193797      0.13%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1652107      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             520629      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             284226      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4028414692                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.542481                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         60607889                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         9666874                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           758003496                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          288784476                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2894                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4315414856                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4796593                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              543537765                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421378400                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              15459861                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1715838420                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              21931303                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                67855                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2979482894                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2439007021                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1568799941                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1685061838                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              28122056                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              16605342                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             67137546                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               147421533                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2979482854                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        233781                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8865                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 37037996                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8860                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6346334366                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4864927789                       # The number of ROB writes
system.cpu0.timesIdled                       54015561                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2861                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.657920                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17973853                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19190959                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1778088                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32580627                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            912850                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         922379                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            9529                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35750931                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        46749                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801580                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1376913                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29519692                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3262763                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405424                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14916411                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130079979                       # Number of instructions committed
system.cpu1.commit.committedOps             133881740                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    674845125                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.198389                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.881827                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    620186009     91.90%     91.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     26888401      3.98%     95.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8498371      1.26%     97.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8908803      1.32%     98.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2501039      0.37%     98.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       748137      0.11%     98.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3537971      0.52%     99.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       313631      0.05%     99.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3262763      0.48%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    674845125                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457449                       # Number of function calls committed.
system.cpu1.commit.int_insts                125285779                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36892140                       # Number of loads committed
system.cpu1.commit.membars                    7603285                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603285      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77460179     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40693720     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8124412      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133881740                       # Class of committed instruction
system.cpu1.commit.refs                      48818144                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130079979                       # Number of Instructions Simulated
system.cpu1.committedOps                    133881740                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.217144                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.217144                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            599477056                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               419012                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17281025                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             154564461                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                17902343                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 50160822                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1378431                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1122737                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8724085                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35750931                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19757101                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    654876962                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               147444                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     155804039                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3559212                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.052680                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          20986168                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18886703                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.229581                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         677642737                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.235532                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.676124                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               581951312     85.88%     85.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                54424359      8.03%     93.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                25142026      3.71%     97.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10329023      1.52%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5136166      0.76%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  594274      0.09%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   64672      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     162      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     743      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           677642737                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1003280                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1502307                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31545780                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.212526                       # Inst execution rate
system.cpu1.iew.exec_refs                    52030716                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12348418                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              512209731                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40195419                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802280                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1193391                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12680105                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          148785602                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39682298                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1519674                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            144229887                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2319336                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4127763                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1378431                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11132440                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        58813                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1094516                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        34611                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1817                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         5084                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3303279                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       754101                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1817                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       513723                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        988584                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 83068878                       # num instructions consuming a value
system.cpu1.iew.wb_count                    143129079                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.852908                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 70850147                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.210904                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     143170079                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               179354018                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96245864                       # number of integer regfile writes
system.cpu1.ipc                              0.191676                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.191676                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603390      5.22%      5.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85686126     58.79%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43860017     30.09%     94.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8599881      5.90%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             145749561                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4161848                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028555                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 750270     18.03%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3063756     73.62%     91.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               347820      8.36%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             142308005                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         973590464                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    143129067                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        163690966                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 137379772                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                145749561                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405830                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14903861                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           286783                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           406                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6204712                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    677642737                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.215083                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.689407                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          590224695     87.10%     87.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           55061347      8.13%     95.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18573878      2.74%     97.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6046123      0.89%     98.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5372838      0.79%     99.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             910680      0.13%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             966725      0.14%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             334621      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             151830      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      677642737                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.214765                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23687453                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2204641                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40195419                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12680105                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    105                       # number of misc regfile reads
system.cpu1.numCycles                       678646017                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3641554685                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              550806592                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89333856                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              25811270                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                21177452                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4112807                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                64499                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            190379039                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             152533075                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          102447351                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 53013040                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              19603272                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1378431                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             51251077                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                13113495                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       190379027                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         16145                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               620                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 52200980                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           618                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   820380331                       # The number of ROB reads
system.cpu1.rob.rob_writes                  300402096                       # The number of ROB writes
system.cpu1.timesIdled                          15510                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6274007                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                30353                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             6541915                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              20162645                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12134346                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      24179729                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      4174755                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        92332                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    123875689                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7720308                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    247758314                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7812640                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2160105278000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7318255                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5506532                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6538720                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              338                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            256                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4815181                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4815172                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7318255                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           447                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     36313156                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               36313156                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1128957376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1128957376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              538                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12134477                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12134477    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12134477                       # Request fanout histogram
system.membus.respLayer1.occupancy        63838677942                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         49436189132                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2160105278000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2160105278000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2160105278000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2160105278000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2160105278000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2160105278000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2160105278000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2160105278000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2160105278000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2160105278000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  4                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            2                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1199148750                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   683121365.615309                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            2    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value    716109000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1682188500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              2                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2157706980500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2398297500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2160105278000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    369140138                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       369140138                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    369140138                       # number of overall hits
system.cpu0.icache.overall_hits::total      369140138                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     66324198                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      66324198                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     66324198                       # number of overall misses
system.cpu0.icache.overall_misses::total     66324198                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 864528669995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 864528669995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 864528669995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 864528669995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    435464336                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    435464336                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    435464336                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    435464336                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.152307                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.152307                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.152307                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.152307                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13034.890674                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13034.890674                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13034.890674                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13034.890674                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3000                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               61                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.180328                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     62566629                       # number of writebacks
system.cpu0.icache.writebacks::total         62566629                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3757536                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3757536                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3757536                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3757536                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     62566662                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     62566662                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     62566662                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     62566662                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 767458425497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 767458425497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 767458425497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 767458425497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.143678                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.143678                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.143678                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.143678                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12266.251722                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12266.251722                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12266.251722                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12266.251722                       # average overall mshr miss latency
system.cpu0.icache.replacements              62566629                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    369140138                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      369140138                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     66324198                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     66324198                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 864528669995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 864528669995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    435464336                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    435464336                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.152307                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.152307                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13034.890674                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13034.890674                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3757536                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3757536                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     62566662                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     62566662                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 767458425497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 767458425497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.143678                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.143678                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12266.251722                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12266.251722                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2160105278000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999977                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          431706568                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         62566629                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.899949                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999977                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        933495333                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       933495333                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2160105278000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    861833550                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       861833550                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    861833550                       # number of overall hits
system.cpu0.dcache.overall_hits::total      861833550                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     93863442                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      93863442                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     93863442                       # number of overall misses
system.cpu0.dcache.overall_misses::total     93863442                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2276010424925                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2276010424925                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2276010424925                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2276010424925                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    955696992                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    955696992                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    955696992                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    955696992                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.098215                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.098215                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.098215                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.098215                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24248.103164                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24248.103164                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24248.103164                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24248.103164                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     14676121                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1482025                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           274005                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          17073                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.561508                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    86.805189                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     57617675                       # number of writebacks
system.cpu0.dcache.writebacks::total         57617675                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     37705237                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     37705237                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     37705237                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     37705237                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     56158205                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     56158205                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     56158205                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     56158205                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 971756312874                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 971756312874                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 971756312874                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 971756312874                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058762                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058762                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058762                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058762                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17303.906221                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17303.906221                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17303.906221                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17303.906221                       # average overall mshr miss latency
system.cpu0.dcache.replacements              57617675                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    621279990                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      621279990                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     69639511                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     69639511                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1442484946500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1442484946500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    690919501                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    690919501                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.100793                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.100793                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20713.599590                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20713.599590                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     23900085                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     23900085                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     45739426                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     45739426                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 696371114500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 696371114500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066201                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066201                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15224.745376                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15224.745376                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    240553560                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     240553560                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     24223931                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     24223931                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 833525478425                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 833525478425                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264777491                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264777491                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.091488                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.091488                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 34409.174895                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34409.174895                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     13805152                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     13805152                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     10418779                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     10418779                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 275385198374                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 275385198374                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039349                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039349                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26431.619134                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26431.619134                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3189                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3189                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2749                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2749                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     13853000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     13853000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.462950                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.462950                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5039.287013                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5039.287013                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2736                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2736                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       785500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       785500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002189                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002189                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 60423.076923                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 60423.076923                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5725                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5725                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          141                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          141                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       740000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       740000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5866                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5866                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.024037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.024037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5248.226950                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5248.226950                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          141                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          141                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       599000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       599000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.024037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.024037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4248.226950                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4248.226950                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2335044                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2335044                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1466817                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1466817                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 129393900000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 129393900000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801861                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801861                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385816                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385816                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 88214.071694                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 88214.071694                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1466817                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1466817                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 127927083000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 127927083000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385816                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385816                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 87214.071694                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 87214.071694                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2160105278000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995445                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          921802035                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         57624788                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.996623                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995445                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999858                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999858                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1976646134                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1976646134                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2160105278000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            62440795                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            53333063                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9077                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              739063                       # number of demand (read+write) hits
system.l2.demand_hits::total                116521998                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           62440795                       # number of overall hits
system.l2.overall_hits::.cpu0.data           53333063                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9077                       # number of overall hits
system.l2.overall_hits::.cpu1.data             739063                       # number of overall hits
system.l2.overall_hits::total               116521998                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            125861                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4283733                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              6813                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2932519                       # number of demand (read+write) misses
system.l2.demand_misses::total                7348926                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           125861                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4283733                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             6813                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2932519                       # number of overall misses
system.l2.overall_misses::total               7348926                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  10772310000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 424350362487                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    638053500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 300826380499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     736587106486                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  10772310000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 424350362487                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    638053500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 300826380499                       # number of overall miss cycles
system.l2.overall_miss_latency::total    736587106486                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        62566656                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        57616796                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15890                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3671582                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            123870924                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       62566656                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       57616796                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15890                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3671582                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           123870924                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002012                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.074349                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.428760                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.798707                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.059327                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002012                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.074349                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.428760                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.798707                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.059327                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85588.943358                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99060.880425                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93652.355790                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102582.926317                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100230.578793                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85588.943358                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99060.880425                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93652.355790                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102582.926317                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100230.578793                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               4702                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       106                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      44.358491                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4042753                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5506532                       # number of writebacks
system.l2.writebacks::total                   5506532                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         163607                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          72133                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              235754                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        163607                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         72133                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             235754                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       125857                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4120126                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6803                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2860386                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7113172                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       125857                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4120126                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6803                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2860386                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5055053                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12168225                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9513495501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 369607797491                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    569410000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 264810788001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 644501490993                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9513495501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 369607797491                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    569410000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 264810788001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 426218025279                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1070719516272                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002012                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.071509                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.428131                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.779061                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.057424                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002012                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.071509                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.428131                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.779061                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.098233                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75589.720882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89707.886965                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83699.838307                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92578.689730                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90606.763198                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75589.720882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89707.886965                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83699.838307                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92578.689730                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 84315.243634                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87993.073457                       # average overall mshr miss latency
system.l2.replacements                       19809835                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     15166636                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         15166636                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     15166636                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     15166636                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    108342881                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        108342881                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    108342881                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    108342881                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5055053                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5055053                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 426218025279                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 426218025279                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 84315.243634                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 84315.243634                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 41                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        89500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        89500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               46                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.891304                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3442.307692                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2182.926829                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            41                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       516000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       289000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       805000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.891304                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19846.153846                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19266.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19634.146341                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        92000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        92000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.941176                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.952381                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data        23000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total         4600                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       140500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       332000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       472500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.941176                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.904762                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 46833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 24868.421053                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          9078450                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           315430                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               9393880                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2824328                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2169584                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4993912                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 281221986994                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 222023482500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  503245469494                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11902778                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2485014                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          14387792                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.237283                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.873067                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.347094                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99571.291647                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102334.586953                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100771.793635                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       120227                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        61680                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           181907                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2704101                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2107904                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4812005                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 243262136495                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 194168152002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 437430288497                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.227182                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.848246                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.334451                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89960.447666                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92114.323993                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90903.955523                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      62440795                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9077                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           62449872                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       125861                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         6813                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           132674                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  10772310000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    638053500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11410363500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     62566656                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15890                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       62582546                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002012                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.428760                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002120                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85588.943358                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93652.355790                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86003.011140                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       125857                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6803                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       132660                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9513495501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    569410000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10082905501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002012                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.428131                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002120                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75589.720882                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83699.838307                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76005.619637                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     44254613                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       423633                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          44678246                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1459405                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       762935                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2222340                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 143128375493                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  78802897999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 221931273492                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     45714018                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1186568                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      46900586                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.031925                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.642976                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.047384                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98073.102047                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103289.137343                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99863.780291                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        43380                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        10453                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        53833                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1416025                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       752482                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2168507                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 126345660996                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  70642635999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 196988296995                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.030976                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.634167                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.046236                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89225.586410                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93879.502764                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90840.516999                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           68                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                72                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          564                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           27                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             591                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     12104000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       696500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     12800500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          632                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           31                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           663                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.892405                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.870968                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.891403                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 21460.992908                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 25796.296296                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 21659.052453                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          138                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            7                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          145                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          426                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           20                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          446                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      8375998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       389000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      8764998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.674051                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.645161                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.672700                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19661.967136                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19450                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19652.461883                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2160105278000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2160105278000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999956                       # Cycle average of tags in use
system.l2.tags.total_refs                   252109693                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19810051                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.726353                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.037489                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.908019                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.411514                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005106                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.469002                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.168827                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.547461                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.029813                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.162680                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.022953                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.237013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            18                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.281250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1998859483                       # Number of tag accesses
system.l2.tags.data_accesses               1998859483                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2160105278000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8054784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     263825920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        435392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     183134336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    321088896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          776539328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8054784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       435392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8490176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    352418048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       352418048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         125856                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4122280                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6803                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2861474                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5017014                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12133427                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5506532                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5506532                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3728885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        122135677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           201561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         84780283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    148645022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             359491427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3728885                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       201561                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3930445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      163148552                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            163148552                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      163148552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3728885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       122135677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          201561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        84780283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    148645022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            522639978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5423837.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    125853.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4019196.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6803.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2790031.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5009989.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.014343248250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       332226                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       332226                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            25995712                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5104055                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12133427                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5506532                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12133427                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5506532                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 181555                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 82695                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            615958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            615731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            752427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1451139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            764038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            828790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            745847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            753778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            799736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            703693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           682551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           637419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           720766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           637492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           603940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           638567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            288032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            288147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            339784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            337926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            387516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            406080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            386204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            396406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            387673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            364874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           338484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           304667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           314189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           306322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           284067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           293442                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 394543249794                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                59759360000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            618640849794                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33011.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51761.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7470725                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2883848                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.17                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12133427                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5506532                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4198381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2689090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1334481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1084940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  931869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  473024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  352408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  282707                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  205562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  130275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  92077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  71322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  49482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  26981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  14009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   8465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   4387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  34442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  38779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 138579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 269546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 316271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 337479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 347645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 351805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 354076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 355670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 360543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 378941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 362572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 359999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 350945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 341454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 340049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 342992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7021101                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    158.385443                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.264563                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   199.643835                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4507669     64.20%     64.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1204992     17.16%     81.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       551967      7.86%     89.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       325164      4.63%     93.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       119112      1.70%     95.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        58547      0.83%     96.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        32227      0.46%     96.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        27239      0.39%     97.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       194184      2.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7021101                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       332226                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.975056                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.032348                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    507.444881                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       332225    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::278528-294911            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        332226                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       332226                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.325673                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.303912                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.884471                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           286378     86.20%     86.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4868      1.47%     87.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            26379      7.94%     95.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             9911      2.98%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3245      0.98%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1004      0.30%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              309      0.09%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               88      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               31      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        332226                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              764919808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                11619520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               347124032                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               776539328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            352418048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       354.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       160.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    359.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    163.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2160105174000                       # Total gap between requests
system.mem_ctrls.avgGap                     122455.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8054592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    257228544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       435392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    178561984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    320639296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    347124032                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3728796.036949454341                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 119081484.879367992282                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 201560.546346667456                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 82663556.178765088320                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 148436883.732293725014                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 160697737.992379456758                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       125856                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4122280                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6803                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2861474                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5017014                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5506532                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4300346062                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 199667137207                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    283005369                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 146628261503                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 267762099653                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 51328780696061                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34168.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48436.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41600.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51242.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     53370.81                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9321435.11                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    59.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          24015204360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12764364855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         38728530960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13539207960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     170516502000.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     437203014240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     461309467680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1158076292055                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        536.120301                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1194241398702                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  72130500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 893733379298                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          26115535320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          13880713440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         46607835120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14773095900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     170516502000.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     637908532320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     292294294560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1202096508660                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        556.499038                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 752731855716                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  72130500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1335242922284                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                181                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           91                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    20004786230.769230                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   98408137241.935776                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           86     94.51%     94.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.10%     95.60% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.10%     96.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.10%     97.80% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.10%     98.90% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      1.10%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        57000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 783460594500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             91                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   339669731000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1820435547000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2160105278000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19739846                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19739846                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19739846                       # number of overall hits
system.cpu1.icache.overall_hits::total       19739846                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        17255                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         17255                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        17255                       # number of overall misses
system.cpu1.icache.overall_misses::total        17255                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    814084500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    814084500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    814084500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    814084500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19757101                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19757101                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19757101                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19757101                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000873                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000873                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000873                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000873                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 47179.629093                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 47179.629093                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 47179.629093                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 47179.629093                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15858                       # number of writebacks
system.cpu1.icache.writebacks::total            15858                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1365                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1365                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1365                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1365                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15890                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15890                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15890                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15890                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    762550500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    762550500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    762550500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    762550500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000804                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000804                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000804                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000804                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 47989.332914                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 47989.332914                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 47989.332914                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 47989.332914                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15858                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19739846                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19739846                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        17255                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        17255                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    814084500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    814084500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19757101                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19757101                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000873                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000873                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 47179.629093                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 47179.629093                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1365                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1365                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15890                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15890                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    762550500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    762550500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000804                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000804                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 47989.332914                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 47989.332914                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2160105278000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.994839                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           19623641                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15858                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1237.460020                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        346870500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.994839                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999839                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999839                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         39530092                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        39530092                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2160105278000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37866342                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37866342                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37866342                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37866342                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8629570                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8629570                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8629570                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8629570                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 783679413470                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 783679413470                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 783679413470                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 783679413470                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46495912                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46495912                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46495912                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46495912                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.185598                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.185598                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.185598                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.185598                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 90813.263404                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 90813.263404                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 90813.263404                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 90813.263404                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3891985                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       888167                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            59229                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          11111                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    65.710800                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    79.935829                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3671402                       # number of writebacks
system.cpu1.dcache.writebacks::total          3671402                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6297329                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6297329                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6297329                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6297329                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2332241                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2332241                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2332241                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2332241                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 198968411568                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 198968411568                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 198968411568                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 198968411568                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050160                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050160                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050160                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050160                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85312.114643                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85312.114643                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85312.114643                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85312.114643                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3671402                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33196149                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33196149                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5175793                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5175793                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 403220643500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 403220643500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38371942                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38371942                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.134885                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.134885                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 77905.094640                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77905.094640                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3988998                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3988998                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1186795                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1186795                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  86061499500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  86061499500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030929                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030929                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 72515.893225                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 72515.893225                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4670193                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4670193                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3453777                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3453777                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 380458769970                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 380458769970                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8123970                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8123970                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.425134                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.425134                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 110157.306036                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 110157.306036                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2308331                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2308331                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1145446                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1145446                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 112906912068                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 112906912068                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140996                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140996                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 98570.261774                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 98570.261774                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          325                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          325                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          153                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          153                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6958000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6958000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.320084                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.320084                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 45477.124183                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 45477.124183                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          104                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          104                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3268000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3268000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.102510                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.102510                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 66693.877551                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66693.877551                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          334                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          334                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          117                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          117                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       945000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       945000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.259424                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.259424                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8076.923077                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8076.923077                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          117                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          117                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       829000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       829000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.259424                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.259424                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7085.470085                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7085.470085                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2454993                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2454993                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1346587                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1346587                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 118825758500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 118825758500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801580                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801580                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.354218                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.354218                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88242.169648                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88242.169648                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1346587                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1346587                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 117479171500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 117479171500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.354218                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.354218                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87242.169648                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87242.169648                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2160105278000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.492970                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43998565                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3678730                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.960259                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        346882000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.492970                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.921655                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.921655                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104275598                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104275598                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2160105278000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         109483893                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     20673168                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    108704923                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14303303                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8636580                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             339                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           257                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            596                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         14401570                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        14401570                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      62582552                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     46901342                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          663                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          663                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    187699946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    172860307                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        47638                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11022046                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             371629937                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   8008530176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   7375006016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2031872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    469950848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            15855518912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        28461486                       # Total snoops (count)
system.tol2bus.snoopTraffic                 353348736                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        152333156                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.079421                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.273090                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              140341723     92.13%     92.13% # Request fanout histogram
system.tol2bus.snoop_fanout::1               11888821      7.80%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  98150      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   4462      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          152333156                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       247750731469                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       86442316397                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       93926340995                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5519935069                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          23850469                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3223588692000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 149567                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703776                       # Number of bytes of host memory used
host_op_rate                                   149934                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20733.82                       # Real time elapsed on the host
host_tick_rate                               51292216                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3101090875                       # Number of instructions simulated
sim_ops                                    3108701197                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.063483                       # Number of seconds simulated
sim_ticks                                1063483414000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.371707                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              167191328                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           169958755                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6933811                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        185493259                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              7788                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          11211                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            3423                       # Number of indirect misses.
system.cpu0.branchPred.lookups              189084248                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1649                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           767                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6931905                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 122598167                       # Number of branches committed
system.cpu0.commit.bw_lim_events             30528354                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2869                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      164785109                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           541827349                       # Number of instructions committed
system.cpu0.commit.committedOps             541827990                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2091111953                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.259110                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.240971                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1961588332     93.81%     93.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     27159081      1.30%     95.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     40163901      1.92%     97.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      5110320      0.24%     97.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1980375      0.09%     97.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2319515      0.11%     97.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       570285      0.03%     97.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     21691790      1.04%     98.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     30528354      1.46%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2091111953                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10456                       # Number of function calls committed.
system.cpu0.commit.int_insts                538679144                       # Number of committed integer instructions.
system.cpu0.commit.loads                    166723955                       # Number of loads committed
system.cpu0.commit.membars                       1011                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1062      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       372060957     68.67%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             238      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      166724666     30.77%     99.44% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3039949      0.56%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        541827990                       # Class of committed instruction
system.cpu0.commit.refs                     169764709                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  541827349                       # Number of Instructions Simulated
system.cpu0.committedOps                    541827990                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.910086                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.910086                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1729009335                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 1999                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           146765780                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             750098543                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                89546508                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                255130520                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6932422                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 3732                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             36322637                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  189084248                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                170187028                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1936759907                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2077285                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     844486991                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               13868656                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.089250                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         173247168                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         167199116                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.398608                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2116941422                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.398919                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.718003                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1496580017     70.70%     70.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               431614461     20.39%     91.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               172291133      8.14%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 6495167      0.31%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5467925      0.26%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   25055      0.00%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 4465899      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     453      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1312      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2116941422                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     211                       # number of floating regfile writes
system.cpu0.idleCycles                        1650076                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7222737                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               140538474                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.434438                       # Inst execution rate
system.cpu0.iew.exec_refs                   484362666                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   3076226                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              166402774                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            217385827                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2012                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5017230                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3834033                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          702073247                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            481286440                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6151286                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            920396350                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1755608                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1064703036                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6932422                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1067121091                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     30510294                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            1498                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          439                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           48                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     50661872                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       793279                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           439                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1510971                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5711766                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                533802168                       # num instructions consuming a value
system.cpu0.iew.wb_count                    625161696                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.738080                       # average fanout of values written-back
system.cpu0.iew.wb_producers                393988833                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.295084                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     626628370                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1130489914                       # number of integer regfile reads
system.cpu0.int_regfile_writes              483020211                       # number of integer regfile writes
system.cpu0.ipc                              0.255749                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.255749                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1329      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            438109175     47.28%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 968      0.00%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  254      0.00%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     47.28% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           485258411     52.37%     99.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3177179      0.34%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             926547635                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    319                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                638                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          317                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               325                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   59803171                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.064544                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                4517360      7.55%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      7.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              55284864     92.44%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  947      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             986349158                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4036068453                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    625161379                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        862318447                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 702070132                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                926547635                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3115                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      160245260                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          6229227                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           246                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    102856606                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2116941422                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.437682                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.153078                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1724069816     81.44%     81.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          178061880      8.41%     89.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           75499339      3.57%     93.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           34892187      1.65%     95.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           56359045      2.66%     97.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           30796707      1.45%     99.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           10139109      0.48%     99.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            4430565      0.21%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            2692774      0.13%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2116941422                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.437341                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          4478766                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1287537                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           217385827                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3834033                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    590                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      2118591498                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8375330                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             1249683510                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            416195045                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              42768894                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               109573351                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             463767890                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               453010                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            971417869                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             724680722                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          559017456                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                265712108                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               3298037                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6932422                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            484947236                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               142822419                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       971417557                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         92795                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1205                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                214077405                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1198                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2767193552                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1439074963                       # The number of ROB writes
system.cpu0.timesIdled                          17134                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  267                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.022416                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               69649476                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            74077522                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          9077199                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        106002979                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              6843                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          40463                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           33620                       # Number of indirect misses.
system.cpu1.branchPred.lookups              110209930                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          277                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           456                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          9076542                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  46600466                       # Number of branches committed
system.cpu1.commit.bw_lim_events             11622378                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2575                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      181628743                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           204292888                       # Number of instructions committed
system.cpu1.commit.committedOps             204293663                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    695800828                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.293609                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.225115                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    629576044     90.48%     90.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27929752      4.01%     94.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     14919133      2.14%     96.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4455604      0.64%     97.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2107771      0.30%     97.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2152240      0.31%     97.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       277817      0.04%     97.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2760089      0.40%     98.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     11622378      1.67%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    695800828                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4162                       # Number of function calls committed.
system.cpu1.commit.int_insts                201146327                       # Number of committed integer instructions.
system.cpu1.commit.loads                     53898720                       # Number of loads committed
system.cpu1.commit.membars                       1125                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1125      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       146696800     71.81%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       53899176     26.38%     98.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3696322      1.81%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        204293663                       # Class of committed instruction
system.cpu1.commit.refs                      57595498                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  204292888                       # Number of Instructions Simulated
system.cpu1.committedOps                    204293663                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.558846                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.558846                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            430972335                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  700                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            59352849                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             434415078                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                65496885                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                212001708                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               9089542                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 2275                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              9194114                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  110209930                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 77010071                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    638085624                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              2919303                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     505746135                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               18180398                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.151586                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          79578761                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          69656319                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.695617                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         726754584                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.695900                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.028140                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               403814678     55.56%     55.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               204643597     28.16%     83.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                89511323     12.32%     96.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 9197032      1.27%     97.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11475086      1.58%     98.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   87193      0.01%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 8025122      1.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      69      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     484      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           726754584                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         292347                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             9604246                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                65988014                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.442824                       # Inst execution rate
system.cpu1.iew.exec_refs                   101842749                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4158380                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              171809462                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            101545233                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1596                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         12373369                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7195415                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          384090282                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             97684369                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          7662804                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            321954118                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1113754                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            160131791                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               9089542                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            161808895                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2993327                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          568727                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         2846                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        12844                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     47646513                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3498637                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         12844                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4034866                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       5569380                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                242162960                       # num instructions consuming a value
system.cpu1.iew.wb_count                    294328698                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.731934                       # average fanout of values written-back
system.cpu1.iew.wb_producers                177247409                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.404828                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     295564907                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               416331384                       # number of integer regfile reads
system.cpu1.int_regfile_writes              225422137                       # number of integer regfile writes
system.cpu1.ipc                              0.280990                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.280990                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1319      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            224167621     68.01%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                3701      0.00%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     68.01% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           100916291     30.62%     98.63% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4527830      1.37%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             329616922                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4766305                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.014460                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1001653     21.02%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3764311     78.98%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  341      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             334381908                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1392304045                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    294328698                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        563899728                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 384087462                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                329616922                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2820                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      179796619                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1549312                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           245                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    122046000                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    726754584                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.453546                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.002446                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          544198500     74.88%     74.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          105439072     14.51%     89.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           41374374      5.69%     95.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           15751154      2.17%     97.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           12195501      1.68%     98.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            3885788      0.53%     99.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2170810      0.30%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             975244      0.13%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             764141      0.11%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      726754584                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.453364                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         14475615                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2315237                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           101545233                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7195415                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    194                       # number of misc regfile reads
system.cpu1.numCycles                       727046931                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1399806653                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              349961256                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            153998711                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               8903865                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                75818092                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              73185345                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               493179                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            558470496                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             415180162                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          317449566                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                207596605                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               3312314                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               9089542                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             84249293                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               163450855                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       558470496                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         39796                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1251                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 37783807                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1250                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1070100401                       # The number of ROB reads
system.cpu1.rob.rob_writes                  802839852                       # The number of ROB writes
system.cpu1.timesIdled                           2703                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         39129252                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               488742                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            41922754                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage             118520786                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     72044168                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     143936494                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       986202                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       146791                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     47977544                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     39403035                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     95956332                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       39549826                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1063483414000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           71948295                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1172541                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict         70720087                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1215                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            453                       # Transaction distribution
system.membus.trans_dist::ReadExReq             93902                       # Transaction distribution
system.membus.trans_dist::ReadExResp            93894                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      71948295                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    215978683                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              215978683                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   4685742784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              4685742784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1244                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          72043865                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                72043865    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            72043865                       # Request fanout histogram
system.membus.respLayer1.occupancy       375276864289                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             35.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        166193389782                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              15.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1063483414000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1063483414000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1063483414000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1063483414000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1063483414000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1063483414000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1063483414000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1063483414000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1063483414000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1063483414000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 48                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           24                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    174486541.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   124729102.374682                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           24    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        87500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    267232500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             24                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1059295737000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4187677000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1063483414000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    170169974                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       170169974                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    170169974                       # number of overall hits
system.cpu0.icache.overall_hits::total      170169974                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        17054                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         17054                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        17054                       # number of overall misses
system.cpu0.icache.overall_misses::total        17054                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1295918500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1295918500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1295918500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1295918500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    170187028                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    170187028                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    170187028                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    170187028                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000100                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000100                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000100                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000100                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75989.122786                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75989.122786                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75989.122786                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75989.122786                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1417                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               42                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    33.738095                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15443                       # number of writebacks
system.cpu0.icache.writebacks::total            15443                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1611                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1611                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1611                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1611                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15443                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15443                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15443                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15443                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1185452500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1185452500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1185452500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1185452500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000091                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000091                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000091                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000091                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 76763.096549                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 76763.096549                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 76763.096549                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 76763.096549                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15443                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    170169974                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      170169974                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        17054                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        17054                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1295918500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1295918500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    170187028                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    170187028                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000100                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000100                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75989.122786                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75989.122786                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1611                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1611                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15443                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15443                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1185452500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1185452500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 76763.096549                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 76763.096549                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1063483414000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          170185648                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15475                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         10997.457060                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        340389499                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       340389499                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1063483414000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    128491248                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       128491248                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    128491248                       # number of overall hits
system.cpu0.dcache.overall_hits::total      128491248                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     69765222                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      69765222                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     69765222                       # number of overall misses
system.cpu0.dcache.overall_misses::total     69765222                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 5349490268482                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 5349490268482                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 5349490268482                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 5349490268482                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    198256470                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    198256470                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    198256470                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    198256470                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.351894                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.351894                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.351894                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.351894                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 76678.466937                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 76678.466937                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 76678.466937                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 76678.466937                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   1430556649                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       118442                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         31048579                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2702                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.074787                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    43.834937                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     39798715                       # number of writebacks
system.cpu0.dcache.writebacks::total         39798715                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     29964981                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     29964981                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     29964981                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     29964981                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     39800241                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     39800241                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     39800241                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     39800241                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 3514981049789                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 3514981049789                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 3514981049789                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 3514981049789                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.200751                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.200751                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.200751                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.200751                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 88315.572003                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88315.572003                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 88315.572003                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88315.572003                       # average overall mshr miss latency
system.cpu0.dcache.replacements              39798714                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    126455452                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      126455452                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     68761804                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     68761804                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 5270855219500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 5270855219500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    195217256                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    195217256                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.352232                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.352232                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 76653.823967                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 76653.823967                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     29067033                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     29067033                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     39694771                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     39694771                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 3507547401000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 3507547401000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.203336                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.203336                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 88362.958461                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88362.958461                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2035796                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2035796                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1003418                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1003418                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  78635048982                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  78635048982                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3039214                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3039214                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.330157                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.330157                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 78367.189927                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 78367.189927                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       897948                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       897948                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       105470                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       105470                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   7433648789                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   7433648789                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.034703                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.034703                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 70481.168000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 70481.168000                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          691                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          691                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          157                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          157                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7384500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7384500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          848                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          848                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.185142                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.185142                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 47035.031847                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 47035.031847                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          151                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          151                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            6                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       293500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       293500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007075                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007075                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 48916.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 48916.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          537                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          537                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          234                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          234                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1079000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1079000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          771                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          771                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.303502                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.303502                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4611.111111                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4611.111111                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          234                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          234                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       845000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       845000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.303502                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.303502                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3611.111111                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3611.111111                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          663                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            663                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          104                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          104                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       512500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       512500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          767                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          767                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.135593                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.135593                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4927.884615                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4927.884615                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            7                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            7                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data           97                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total           97                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       384000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       384000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.126467                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.126467                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3958.762887                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3958.762887                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1063483414000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999600                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          168295716                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         39799396                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.228600                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999600                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999988                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        436317076                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       436317076                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1063483414000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                1314                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             6462620                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 203                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1268534                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7732671                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               1314                       # number of overall hits
system.l2.overall_hits::.cpu0.data            6462620                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                203                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1268534                       # number of overall hits
system.l2.overall_hits::total                 7732671                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             14129                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          33334713                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2417                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6887193                       # number of demand (read+write) misses
system.l2.demand_misses::total               40238452                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            14129                       # number of overall misses
system.l2.overall_misses::.cpu0.data         33334713                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2417                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6887193                       # number of overall misses
system.l2.overall_misses::total              40238452                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1146527000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 3362991852126                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    212257500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 759133814069                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     4123484450695                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1146527000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 3362991852126                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    212257500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 759133814069                       # number of overall miss cycles
system.l2.overall_miss_latency::total    4123484450695                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15443                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        39797333                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2620                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         8155727                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             47971123                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15443                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       39797333                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2620                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        8155727                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            47971123                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.914913                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.837612                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.922519                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.844461                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.838806                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.914913                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.837612                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.922519                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.844461                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.838806                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81147.073395                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100885.579910                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87818.576748                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 110223.978632                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102476.219778                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81147.073395                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100885.579910                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87818.576748                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 110223.978632                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102476.219778                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             633505                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     21043                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.105261                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  31629020                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1172539                       # number of writebacks
system.l2.writebacks::total                   1172539                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        1276724                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          37636                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1314388                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       1276724                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         37636                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1314388                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        14108                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     32057989                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2410                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6849557                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          38924064                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        14108                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     32057989                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2410                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6849557                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     33360719                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         72284783                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1004800000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 2971933064723                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    187686503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 688187769578                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 3661313320804                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1004800000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 2971933064723                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    187686503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 688187769578                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 2696250477533                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 6357563798337                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.913553                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.805531                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.919847                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.839846                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.811406                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.913553                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.805531                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.919847                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.839846                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.506840                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71222.001701                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92704.912486                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77878.217012                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 100471.865491                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94062.976590                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71222.001701                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92704.912486                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77878.217012                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 100471.865491                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 80821.114123                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87951.620445                       # average overall mshr miss latency
system.l2.replacements                      111175081                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1319548                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1319548                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            2                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              2                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      1319550                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1319550                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     45671557                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         45671557                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     45671558                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     45671558                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     33360719                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       33360719                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 2696250477533                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 2696250477533                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 80821.114123                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 80821.114123                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              98                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  105                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           352                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            52                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                404                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      2767500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       124000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2891500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          450                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           59                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              509                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.782222                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.881356                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.793713                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7862.215909                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2384.615385                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7157.178218                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          347                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           51                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           398                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      7637999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1029000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      8666999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.771111                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.864407                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.781925                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 22011.524496                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20176.470588                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21776.379397                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           27                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               32                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       143000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       143000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  5296.296296                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4468.750000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           31                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        98500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       515000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       613500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.962963                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.968750                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19700                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19807.692308                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19790.322581                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            39784                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            43394                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 83178                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          64824                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          62777                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              127601                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   6816732000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   6650276500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13467008500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       104608                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       106171                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            210779                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.619685                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.591282                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.605378                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 105157.534247                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 105934.920433                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105539.991850                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        16835                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        16876                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            33711                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        47989                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        45901                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          93890                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   5202575500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   5052403000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10254978500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.458751                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.432331                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.445443                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 108411.833962                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 110071.741356                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 109223.330493                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          1314                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           203                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1517                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        14129                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2417                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            16546                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1146527000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    212257500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1358784500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2620                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          18063                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.914913                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.922519                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.916016                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81147.073395                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87818.576748                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82121.630606                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           21                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            28                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        14108                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2410                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        16518                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1004800000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    187686503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1192486503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.913553                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.919847                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.914466                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71222.001701                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77878.217012                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72193.153106                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      6422836                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1225140                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7647976                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     33269889                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      6824416                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        40094305                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 3356175120126                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 752483537569                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 4108658657695                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     39692725                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      8049556                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      47742281                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.838186                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.847800                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.839807                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 100877.256312                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 110263.433174                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102474.869129                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      1259889                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        20760                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1280649                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     32010000                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      6803656                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     38813656                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 2966730489223                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 683135366578                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 3649865855801                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.806445                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.845221                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.812983                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92681.364862                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 100407.099738                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94035.610966                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1063483414000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1063483414000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   126821470                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 111175145                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.140736                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.650718                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.008473                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       14.786817                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.002246                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.240263                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.311483                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.400792                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.231044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.035004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.332992                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 870880513                       # Number of tag accesses
system.l2.tags.data_accesses                870880513                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1063483414000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        902976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    2053091776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        154240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     438399616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   2118151488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         4610700096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       902976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       154240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1057216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     75042624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        75042624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          14109                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       32079559                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2410                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6849994                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     33096117                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            72042189                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1172541                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1172541                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           849074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1930534834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           145033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        412229857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1991710882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4335469679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       849074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       145033                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           994107                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       70563041                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             70563041                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       70563041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          849074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1930534834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          145033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       412229857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1991710882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4406032721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1101619.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     14109.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  32005484.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2410.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6765279.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  33077539.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.062227172250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        67687                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        67687                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           113872939                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1038784                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    72042189                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1172542                       # Number of write requests accepted
system.mem_ctrls.readBursts                  72042189                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1172542                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 177368                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 70923                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           3043940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           3168078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2790610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2601139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           6832305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           9248278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           6931574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           6057284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           4966485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           5011636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          4470780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2927844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          4425553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          3751645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2735352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2902318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             69257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             79232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             69778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             77873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             73006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             61299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             58701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             61083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             65398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            70328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            65666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            79651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            73335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            64873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            67039                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 2345198784827                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               359324105000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            3692664178577                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32633.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51383.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 50965640                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  800826                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              72042189                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1172542                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7600343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                10264454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                10394050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 9255272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 7907184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 6786665                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 5419986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 4101678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 3043896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2295152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1678008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1266953                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 800601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 482949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 289841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 161007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  80789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  31627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  39136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  54371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  61400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  66134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  69383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  71686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  72968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  73404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  75044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  81083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  72433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  71084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  70405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  69648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  69203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  69185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     21199977                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.276372                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   132.778692                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   263.144608                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     11364640     53.61%     53.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3799828     17.92%     71.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      2022864      9.54%     81.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1174138      5.54%     86.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       668183      3.15%     89.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       500092      2.36%     92.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       318222      1.50%     93.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       258673      1.22%     94.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1093337      5.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     21199977                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        67687                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1061.722162                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    117.769959                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  37537.870386                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-131071        67655     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.04858e+06-1.17965e+06           16      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2.09715e+06-2.22822e+06           16      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         67687                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        67687                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.275223                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.253696                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.896004                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            60129     88.83%     88.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1322      1.95%     90.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3521      5.20%     95.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1625      2.40%     98.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              623      0.92%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              232      0.34%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              110      0.16%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               44      0.07%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               30      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               17      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               20      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                6      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         67687                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             4599348544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                11351552                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                70503744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              4610700096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             75042688                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4324.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        66.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4335.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     70.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        34.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    33.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1063483419500                       # Total gap between requests
system.mem_ctrls.avgGap                      14525.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       902976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   2048350976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       154240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    432977856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   2116962496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     70503744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 849073.890681289020                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1926077030.478258132935                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 145032.821358133573                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 407131743.006196022034                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1990592865.043027400970                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 66295104.438742093742                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        14109                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     32079559                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2410                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6849994                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     33096117                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1172542                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    420925772                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 1639492625378                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     87419011                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 404458950079                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1648204258337                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25416747490029                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29833.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     51107.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36273.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59045.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     49800.53                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  21676620.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          70778355900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          37619595915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        222708116820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2857287060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     83950604400.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     476682092040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6961132320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       901557184455                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        847.739770                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  13477919171                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  35512100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1014493394829                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          80589472740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          42834316800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        290406705120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2893174560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     83950604400.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     479020260540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4992148320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       984686682480                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        925.906948                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8539717183                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  35512100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1019431596817                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                318                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          160                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean      4374750175                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8774600696.128450                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          160    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        90000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  22876531000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            160                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   363523386000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 699960028000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1063483414000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     77007217                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        77007217                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     77007217                       # number of overall hits
system.cpu1.icache.overall_hits::total       77007217                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2854                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2854                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2854                       # number of overall misses
system.cpu1.icache.overall_misses::total         2854                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    234748500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    234748500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    234748500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    234748500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     77010071                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     77010071                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     77010071                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     77010071                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000037                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000037                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 82252.452698                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 82252.452698                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 82252.452698                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 82252.452698                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2620                       # number of writebacks
system.cpu1.icache.writebacks::total             2620                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          234                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          234                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          234                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          234                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2620                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2620                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2620                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2620                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    219056000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    219056000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    219056000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    219056000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 83609.160305                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 83609.160305                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 83609.160305                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 83609.160305                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2620                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     77007217                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       77007217                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2854                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2854                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    234748500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    234748500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     77010071                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     77010071                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 82252.452698                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 82252.452698                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          234                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          234                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2620                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2620                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    219056000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    219056000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 83609.160305                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 83609.160305                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1063483414000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           77141932                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2652                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         29088.209653                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        154022762                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       154022762                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1063483414000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     61670875                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        61670875                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     61670875                       # number of overall hits
system.cpu1.dcache.overall_hits::total       61670875                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     18611760                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      18611760                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     18611760                       # number of overall misses
system.cpu1.dcache.overall_misses::total     18611760                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1491009333250                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1491009333250                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1491009333250                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1491009333250                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     80282635                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     80282635                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     80282635                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     80282635                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.231828                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.231828                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.231828                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.231828                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 80111.141195                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 80111.141195                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 80111.141195                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 80111.141195                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    195003979                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        18576                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          3151760                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            352                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.871456                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    52.772727                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      8156696                       # number of writebacks
system.cpu1.dcache.writebacks::total          8156696                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     10453539                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     10453539                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     10453539                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     10453539                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      8158221                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      8158221                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      8158221                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      8158221                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 790395838357                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 790395838357                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 790395838357                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 790395838357                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.101619                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.101619                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.101619                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.101619                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 96883.357089                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 96883.357089                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 96883.357089                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 96883.357089                       # average overall mshr miss latency
system.cpu1.dcache.replacements               8156696                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     58976880                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       58976880                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     17610233                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     17610233                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1412586152000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1412586152000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     76587113                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     76587113                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.229937                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.229937                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 80213.938793                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 80213.938793                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      9558095                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      9558095                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      8052138                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      8052138                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 783068306500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 783068306500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.105137                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.105137                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 97249.737461                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97249.737461                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2693995                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2693995                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1001527                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1001527                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  78423181250                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  78423181250                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3695522                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3695522                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.271011                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.271011                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 78303.611635                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 78303.611635                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       895444                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       895444                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       106083                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       106083                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   7327531857                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   7327531857                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.028706                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028706                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 69073.573117                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 69073.573117                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          694                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          694                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          149                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          149                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     12437000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     12437000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          843                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          843                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.176750                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.176750                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 83469.798658                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 83469.798658                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           64                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           64                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           85                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           85                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      7143500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      7143500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.100830                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.100830                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 84041.176471                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 84041.176471                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          579                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          579                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          220                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          220                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1759000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1759000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          799                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          799                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.275344                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.275344                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7995.454545                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7995.454545                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          220                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          220                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1539000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1539000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.275344                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.275344                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6995.454545                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6995.454545                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          311                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            311                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          145                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          145                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       730000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       730000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          456                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          456                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.317982                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.317982                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5034.482759                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5034.482759                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          145                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          145                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       585000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       585000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.317982                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.317982                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4034.482759                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4034.482759                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1063483414000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.996142                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           69833622                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          8158145                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.559988                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.996142                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999879                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999879                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        168727585                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       168727585                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1063483414000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47764578                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2492089                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     46653923                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       110002542                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         56922828                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1323                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           454                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1777                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           210969                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          210969                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         18063                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     47746515                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        46329                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    119397083                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7860                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     24471190                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             143922462                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1976704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5094147136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       335360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1043995008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6140454208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       168103570                       # Total snoops (count)
system.tol2bus.snoopTraffic                  75325696                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        216078469                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.188285                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.392673                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              175541002     81.24%     81.24% # Request fanout histogram
system.tol2bus.snoop_fanout::1               40390676     18.69%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 146791      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          216078469                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        95954342582                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       59708961849                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          23175977                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       12244547297                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3934990                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
