\hypertarget{struct_t_p_m___type}{}\section{T\+P\+M\+\_\+\+Type Struct Reference}
\label{struct_t_p_m___type}\index{TPM\_Type@{TPM\_Type}}


{\ttfamily \#include $<$K32\+L2\+B31\+A.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_p_m___type_a71c139861c5c28b6a6e81b2b1c72946a}{SC}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_p_m___type_a6095a27d764d06750fc0d642e08f8b2a}{C\+NT}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_p_m___type_aa35a6713b1e2aafa0749f986730795cb}{M\+OD}}
\item 
\mbox{\Hypertarget{struct_t_p_m___type_a039da26e6cbf6d5bb81c72a96419a33b}\label{struct_t_p_m___type_a039da26e6cbf6d5bb81c72a96419a33b}} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_p_m___type_a3c6b2dbabce20880a5d35da93176e863}{CnSC}}\\
\>\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_p_m___type_abbc17ee9708ecdd4ddc9cb9e528bdbac}{CnV}}\\
\} {\bfseries CONTROLS} \mbox{[}6\mbox{]}\\

\end{tabbing}\item 
\mbox{\Hypertarget{struct_t_p_m___type_a5c429acbda13071dcc526ade1805a10a}\label{struct_t_p_m___type_a5c429acbda13071dcc526ade1805a10a}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}20\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_p_m___type_a0b3f4c41f87ca52c3b6bca0bafa0df6b}{S\+T\+A\+T\+US}}
\item 
\mbox{\Hypertarget{struct_t_p_m___type_a110c7cdc6ff066e67353a119359731f2}\label{struct_t_p_m___type_a110c7cdc6ff066e67353a119359731f2}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}28\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_p_m___type_a9037a11797290aef4ac48048c07e2e89}{P\+OL}}
\item 
\mbox{\Hypertarget{struct_t_p_m___type_a290262cc4edb96ebeefaae3da3cda0d7}\label{struct_t_p_m___type_a290262cc4edb96ebeefaae3da3cda0d7}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+2} \mbox{[}16\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_p_m___type_a42f5a13cd52a3f76b0b20e3e7cb441b4}{C\+O\+NF}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
T\+PM -\/ Register Layout Typedef 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_t_p_m___type_a3c6b2dbabce20880a5d35da93176e863}\label{struct_t_p_m___type_a3c6b2dbabce20880a5d35da93176e863}} 
\index{TPM\_Type@{TPM\_Type}!CnSC@{CnSC}}
\index{CnSC@{CnSC}!TPM\_Type@{TPM\_Type}}
\subsubsection{\texorpdfstring{CnSC}{CnSC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Cn\+SC}

Channel (n) Status and Control, array offset\+: 0xC, array step\+: 0x8 \mbox{\Hypertarget{struct_t_p_m___type_a6095a27d764d06750fc0d642e08f8b2a}\label{struct_t_p_m___type_a6095a27d764d06750fc0d642e08f8b2a}} 
\index{TPM\_Type@{TPM\_Type}!CNT@{CNT}}
\index{CNT@{CNT}!TPM\_Type@{TPM\_Type}}
\subsubsection{\texorpdfstring{CNT}{CNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+NT}

Counter, offset\+: 0x4 \mbox{\Hypertarget{struct_t_p_m___type_abbc17ee9708ecdd4ddc9cb9e528bdbac}\label{struct_t_p_m___type_abbc17ee9708ecdd4ddc9cb9e528bdbac}} 
\index{TPM\_Type@{TPM\_Type}!CnV@{CnV}}
\index{CnV@{CnV}!TPM\_Type@{TPM\_Type}}
\subsubsection{\texorpdfstring{CnV}{CnV}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CnV}

Channel (n) Value, array offset\+: 0x10, array step\+: 0x8 \mbox{\Hypertarget{struct_t_p_m___type_a42f5a13cd52a3f76b0b20e3e7cb441b4}\label{struct_t_p_m___type_a42f5a13cd52a3f76b0b20e3e7cb441b4}} 
\index{TPM\_Type@{TPM\_Type}!CONF@{CONF}}
\index{CONF@{CONF}!TPM\_Type@{TPM\_Type}}
\subsubsection{\texorpdfstring{CONF}{CONF}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+O\+NF}

Configuration, offset\+: 0x84 \mbox{\Hypertarget{struct_t_p_m___type_aa35a6713b1e2aafa0749f986730795cb}\label{struct_t_p_m___type_aa35a6713b1e2aafa0749f986730795cb}} 
\index{TPM\_Type@{TPM\_Type}!MOD@{MOD}}
\index{MOD@{MOD}!TPM\_Type@{TPM\_Type}}
\subsubsection{\texorpdfstring{MOD}{MOD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t M\+OD}

Modulo, offset\+: 0x8 \mbox{\Hypertarget{struct_t_p_m___type_a9037a11797290aef4ac48048c07e2e89}\label{struct_t_p_m___type_a9037a11797290aef4ac48048c07e2e89}} 
\index{TPM\_Type@{TPM\_Type}!POL@{POL}}
\index{POL@{POL}!TPM\_Type@{TPM\_Type}}
\subsubsection{\texorpdfstring{POL}{POL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+OL}

Channel Polarity, offset\+: 0x70 \mbox{\Hypertarget{struct_t_p_m___type_a71c139861c5c28b6a6e81b2b1c72946a}\label{struct_t_p_m___type_a71c139861c5c28b6a6e81b2b1c72946a}} 
\index{TPM\_Type@{TPM\_Type}!SC@{SC}}
\index{SC@{SC}!TPM\_Type@{TPM\_Type}}
\subsubsection{\texorpdfstring{SC}{SC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SC}

Status and Control, offset\+: 0x0 \mbox{\Hypertarget{struct_t_p_m___type_a0b3f4c41f87ca52c3b6bca0bafa0df6b}\label{struct_t_p_m___type_a0b3f4c41f87ca52c3b6bca0bafa0df6b}} 
\index{TPM\_Type@{TPM\_Type}!STATUS@{STATUS}}
\index{STATUS@{STATUS}!TPM\_Type@{TPM\_Type}}
\subsubsection{\texorpdfstring{STATUS}{STATUS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+T\+A\+T\+US}

Capture and Compare Status, offset\+: 0x50 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
device/\mbox{\hyperlink{_k32_l2_b31_a_8h}{K32\+L2\+B31\+A.\+h}}\end{DoxyCompactItemize}
