#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Wed May 03 09:35:23 2017
# Process ID: 11800
# Log file: C:/Users/Mathieu/Desktop/projet_stage_ete2017/modules_controle_board/planAhead_run_3/planAhead.log
# Journal file: C:/Users/Mathieu/Desktop/projet_stage_ete2017/modules_controle_board/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/Mathieu/Desktop/projet_stage_ete2017/modules_controle_board/pa.fromNetlist.tcl
# create_project -name modules_controle_board -dir "C:/Users/Mathieu/Desktop/projet_stage_ete2017/modules_controle_board/planAhead_run_3" -part xc6slx9tqg144-2
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/Mathieu/Desktop/projet_stage_ete2017/modules_controle_board/serial_rx.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/Mathieu/Desktop/projet_stage_ete2017/modules_controle_board} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "controle_spi_potentiostat.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Mathieu/Desktop/projet_stage_ete2017/modules_controle_board/controle_spi_potentiostat.ucf' to fileset 'constrs_1'
# add_files [list {controle_spi_potentiostat.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx9tqg144-2
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design serial_rx.ngc ...
WARNING:NetListWriters:298 - No output is written to serial_rx.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file serial_rx.edif ...
ngc2edif: Total memory usage is 84056 kilobytes

Parsing EDIF File [./planAhead_run_3/modules_controle_board.data/cache/serial_rx_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/modules_controle_board.data/cache/serial_rx_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/Mathieu/Desktop/projet_stage_ete2017/modules_controle_board/controle_spi_potentiostat.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'output_LED[7]' [C:/Users/Mathieu/Desktop/projet_stage_ete2017/modules_controle_board/controle_spi_potentiostat.ucf:3]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'output_LED[6]' [C:/Users/Mathieu/Desktop/projet_stage_ete2017/modules_controle_board/controle_spi_potentiostat.ucf:4]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'output_LED[5]' [C:/Users/Mathieu/Desktop/projet_stage_ete2017/modules_controle_board/controle_spi_potentiostat.ucf:5]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'output_LED[4]' [C:/Users/Mathieu/Desktop/projet_stage_ete2017/modules_controle_board/controle_spi_potentiostat.ucf:6]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'output_LED[3]' [C:/Users/Mathieu/Desktop/projet_stage_ete2017/modules_controle_board/controle_spi_potentiostat.ucf:7]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'output_LED[2]' [C:/Users/Mathieu/Desktop/projet_stage_ete2017/modules_controle_board/controle_spi_potentiostat.ucf:8]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'output_LED[1]' [C:/Users/Mathieu/Desktop/projet_stage_ete2017/modules_controle_board/controle_spi_potentiostat.ucf:9]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'output_LED[0]' [C:/Users/Mathieu/Desktop/projet_stage_ete2017/modules_controle_board/controle_spi_potentiostat.ucf:10]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'CLK_OUT' [C:/Users/Mathieu/Desktop/projet_stage_ete2017/modules_controle_board/controle_spi_potentiostat.ucf:12]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'CS' [C:/Users/Mathieu/Desktop/projet_stage_ete2017/modules_controle_board/controle_spi_potentiostat.ucf:13]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'SDI' [C:/Users/Mathieu/Desktop/projet_stage_ete2017/modules_controle_board/controle_spi_potentiostat.ucf:14]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'output_LED[0]' [C:/Users/Mathieu/Desktop/projet_stage_ete2017/modules_controle_board/controle_spi_potentiostat.ucf:16]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'output_LED[1]' [C:/Users/Mathieu/Desktop/projet_stage_ete2017/modules_controle_board/controle_spi_potentiostat.ucf:17]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'output_LED[3]' [C:/Users/Mathieu/Desktop/projet_stage_ete2017/modules_controle_board/controle_spi_potentiostat.ucf:18]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'output_LED[4]' [C:/Users/Mathieu/Desktop/projet_stage_ete2017/modules_controle_board/controle_spi_potentiostat.ucf:19]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'output_LED[5]' [C:/Users/Mathieu/Desktop/projet_stage_ete2017/modules_controle_board/controle_spi_potentiostat.ucf:20]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'output_LED[6]' [C:/Users/Mathieu/Desktop/projet_stage_ete2017/modules_controle_board/controle_spi_potentiostat.ucf:21]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'output_LED[7]' [C:/Users/Mathieu/Desktop/projet_stage_ete2017/modules_controle_board/controle_spi_potentiostat.ucf:22]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'output_LED[2]' [C:/Users/Mathieu/Desktop/projet_stage_ete2017/modules_controle_board/controle_spi_potentiostat.ucf:23]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'CLK_OUT' [C:/Users/Mathieu/Desktop/projet_stage_ete2017/modules_controle_board/controle_spi_potentiostat.ucf:24]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'CS' [C:/Users/Mathieu/Desktop/projet_stage_ete2017/modules_controle_board/controle_spi_potentiostat.ucf:25]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'SDI' [C:/Users/Mathieu/Desktop/projet_stage_ete2017/modules_controle_board/controle_spi_potentiostat.ucf:26]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'reset' [C:/Users/Mathieu/Desktop/projet_stage_ete2017/modules_controle_board/controle_spi_potentiostat.ucf:31]
Finished Parsing UCF File [C:/Users/Mathieu/Desktop/projet_stage_ete2017/modules_controle_board/controle_spi_potentiostat.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances

Phase 0 | Netlist Checksum: 21d5aabe
link_design: Time (s): elapsed = 00:00:10 . Memory (MB): peak = 609.730 ; gain = 177.285
set_property package_pin "" [get_ports [list  {data[6]}]]
set_property package_pin "" [get_ports [list  {data[7]}]]
startgroup
set_property package_pin P123 [get_ports {data[7]}]
endgroup
startgroup
set_property package_pin P124 [get_ports {data[6]}]
endgroup
startgroup
set_property package_pin P126 [get_ports {data[5]}]
endgroup
startgroup
set_property package_pin P127 [get_ports {data[4]}]
endgroup
startgroup
set_property package_pin P131 [get_ports {data[3]}]
endgroup
startgroup
set_property package_pin P132 [get_ports {data[2]}]
endgroup
startgroup
set_property package_pin P133 [get_ports {data[1]}]
endgroup
startgroup
set_property package_pin P134 [get_ports {data[0]}]
endgroup
startgroup
set_property package_pin P80 [get_ports new_data]
endgroup
startgroup
set_property package_pin P38 [get_ports rst]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
 (See C:/Users/Mathieu/Desktop/projet_stage_ete2017/modules_controle_board\planAhead_pid11800.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed May 03 09:44:48 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
