
14_Timers_Input_Capture.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000264  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080003fc  08000404  00010404  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080003fc  080003fc  00010404  2**0
                  CONTENTS
  4 .ARM          00000000  080003fc  080003fc  00010404  2**0
                  CONTENTS
  5 .preinit_array 00000000  080003fc  08000404  00010404  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080003fc  080003fc  000103fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000400  08000400  00010400  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010404  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000000  08000404  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  08000404  00020020  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010404  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00010434  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000619  00000000  00000000  00010477  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000192  00000000  00000000  00010a90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000078  00000000  00000000  00010c28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000004d  00000000  00000000  00010ca0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00000d9a  00000000  00000000  00010ced  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00000d5b  00000000  00000000  00011a87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00053698  00000000  00000000  000127e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000000c8  00000000  00000000  00065e7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000081  00000000  00000000  00065f44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000000 	.word	0x20000000
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080003e4 	.word	0x080003e4

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000004 	.word	0x20000004
 80001d4:	080003e4 	.word	0x080003e4

080001d8 <main>:

int timestamp = 0;

//CONNECT A JUMPER FROM PA5 TO PA6
int main(void)
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	af00      	add	r7, sp, #0
	tim2_pa5_output_compare();
 80001dc:	f000 f814 	bl	8000208 <tim2_pa5_output_compare>
	tim3_pa6_input_capture();
 80001e0:	f000 f870 	bl	80002c4 <tim3_pa6_input_capture>

	while(1)
	{
		//WAIT UNTIL EDGE IS CAPTURED
		while(!(TIM3->SR & SR_CC1IF)){}
 80001e4:	bf00      	nop
 80001e6:	4b06      	ldr	r3, [pc, #24]	; (8000200 <main+0x28>)
 80001e8:	691b      	ldr	r3, [r3, #16]
 80001ea:	f003 0302 	and.w	r3, r3, #2
 80001ee:	2b00      	cmp	r3, #0
 80001f0:	d0f9      	beq.n	80001e6 <main+0xe>

		//READ VALUE
		timestamp = TIM3->CCR1;
 80001f2:	4b03      	ldr	r3, [pc, #12]	; (8000200 <main+0x28>)
 80001f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80001f6:	461a      	mov	r2, r3
 80001f8:	4b02      	ldr	r3, [pc, #8]	; (8000204 <main+0x2c>)
 80001fa:	601a      	str	r2, [r3, #0]
		while(!(TIM3->SR & SR_CC1IF)){}
 80001fc:	e7f2      	b.n	80001e4 <main+0xc>
 80001fe:	bf00      	nop
 8000200:	40000400 	.word	0x40000400
 8000204:	2000001c 	.word	0x2000001c

08000208 <tim2_pa5_output_compare>:
	//ENABLE TIMER
	TIM2->CR1 |= CR1_CEN;
}

void tim2_pa5_output_compare(void)
{
 8000208:	b480      	push	{r7}
 800020a:	af00      	add	r7, sp, #0
	//ENABLE CLOCK ACCESS TO GPIOA
	RCC->AHB1ENR |= GPIOAEN;
 800020c:	4b2b      	ldr	r3, [pc, #172]	; (80002bc <tim2_pa5_output_compare+0xb4>)
 800020e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000210:	4a2a      	ldr	r2, [pc, #168]	; (80002bc <tim2_pa5_output_compare+0xb4>)
 8000212:	f043 0301 	orr.w	r3, r3, #1
 8000216:	6313      	str	r3, [r2, #48]	; 0x30

	//SET PA5 MODE TO ALTERNATE MODE
	GPIOA->MODER |=  (1U<<11);
 8000218:	4b29      	ldr	r3, [pc, #164]	; (80002c0 <tim2_pa5_output_compare+0xb8>)
 800021a:	681b      	ldr	r3, [r3, #0]
 800021c:	4a28      	ldr	r2, [pc, #160]	; (80002c0 <tim2_pa5_output_compare+0xb8>)
 800021e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000222:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &=~ (1U<<10);
 8000224:	4b26      	ldr	r3, [pc, #152]	; (80002c0 <tim2_pa5_output_compare+0xb8>)
 8000226:	681b      	ldr	r3, [r3, #0]
 8000228:	4a25      	ldr	r2, [pc, #148]	; (80002c0 <tim2_pa5_output_compare+0xb8>)
 800022a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800022e:	6013      	str	r3, [r2, #0]

	//SET PA5 ALTERNATE FUNCTION TYPE TO TIM2_CH1
	GPIOA->AFR[0] |= (1U<<20);
 8000230:	4b23      	ldr	r3, [pc, #140]	; (80002c0 <tim2_pa5_output_compare+0xb8>)
 8000232:	6a1b      	ldr	r3, [r3, #32]
 8000234:	4a22      	ldr	r2, [pc, #136]	; (80002c0 <tim2_pa5_output_compare+0xb8>)
 8000236:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800023a:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &=~ (1U<<21);
 800023c:	4b20      	ldr	r3, [pc, #128]	; (80002c0 <tim2_pa5_output_compare+0xb8>)
 800023e:	6a1b      	ldr	r3, [r3, #32]
 8000240:	4a1f      	ldr	r2, [pc, #124]	; (80002c0 <tim2_pa5_output_compare+0xb8>)
 8000242:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8000246:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &=~ (1U<<22);
 8000248:	4b1d      	ldr	r3, [pc, #116]	; (80002c0 <tim2_pa5_output_compare+0xb8>)
 800024a:	6a1b      	ldr	r3, [r3, #32]
 800024c:	4a1c      	ldr	r2, [pc, #112]	; (80002c0 <tim2_pa5_output_compare+0xb8>)
 800024e:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8000252:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &=~ (1U<<23);
 8000254:	4b1a      	ldr	r3, [pc, #104]	; (80002c0 <tim2_pa5_output_compare+0xb8>)
 8000256:	6a1b      	ldr	r3, [r3, #32]
 8000258:	4a19      	ldr	r2, [pc, #100]	; (80002c0 <tim2_pa5_output_compare+0xb8>)
 800025a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800025e:	6213      	str	r3, [r2, #32]

	//ENABLE CLOCK ACCESS TO APB1
	RCC->APB1ENR |= TIM2EN_CLK;
 8000260:	4b16      	ldr	r3, [pc, #88]	; (80002bc <tim2_pa5_output_compare+0xb4>)
 8000262:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000264:	4a15      	ldr	r2, [pc, #84]	; (80002bc <tim2_pa5_output_compare+0xb4>)
 8000266:	f043 0301 	orr.w	r3, r3, #1
 800026a:	6413      	str	r3, [r2, #64]	; 0x40

	//SET THE PRESCALER VALUE
	TIM2->PSC = 1600 - 1; // 16MHz/1600Hz
 800026c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000270:	f240 623f 	movw	r2, #1599	; 0x63f
 8000274:	629a      	str	r2, [r3, #40]	; 0x28

	//SET THE AUTORELOAD VALUE
	TIM2->ARR = 10000 - 1;
 8000276:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800027a:	f242 720f 	movw	r2, #9999	; 0x270f
 800027e:	62da      	str	r2, [r3, #44]	; 0x2c

	//SET OUTPUT COMPARE TOGGLE MODE
	TIM2->CCMR1 = OC_TOGGLE;
 8000280:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000284:	2230      	movs	r2, #48	; 0x30
 8000286:	619a      	str	r2, [r3, #24]

	//ENABLE TIM2 CH1 IN COMPARE MODE
	TIM2->CCER |= CCER_CC1E;
 8000288:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800028c:	6a1b      	ldr	r3, [r3, #32]
 800028e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000292:	f043 0301 	orr.w	r3, r3, #1
 8000296:	6213      	str	r3, [r2, #32]

	//CLEAR COUNTER
	TIM2->CNT = 0x00;
 8000298:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800029c:	2200      	movs	r2, #0
 800029e:	625a      	str	r2, [r3, #36]	; 0x24

	//ENABLE TIMER
	TIM2->CR1 |= CR1_CEN;
 80002a0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80002a4:	681b      	ldr	r3, [r3, #0]
 80002a6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80002aa:	f043 0301 	orr.w	r3, r3, #1
 80002ae:	6013      	str	r3, [r2, #0]
}
 80002b0:	bf00      	nop
 80002b2:	46bd      	mov	sp, r7
 80002b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002b8:	4770      	bx	lr
 80002ba:	bf00      	nop
 80002bc:	40023800 	.word	0x40023800
 80002c0:	40020000 	.word	0x40020000

080002c4 <tim3_pa6_input_capture>:

void tim3_pa6_input_capture(void)
{
 80002c4:	b480      	push	{r7}
 80002c6:	af00      	add	r7, sp, #0
	//TIM3 ON PA6 - AF02
	//ENABLE CLOCK ACCESS TO GPIOA
	RCC->AHB1ENR |= GPIOAEN;
 80002c8:	4b1c      	ldr	r3, [pc, #112]	; (800033c <tim3_pa6_input_capture+0x78>)
 80002ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002cc:	4a1b      	ldr	r2, [pc, #108]	; (800033c <tim3_pa6_input_capture+0x78>)
 80002ce:	f043 0301 	orr.w	r3, r3, #1
 80002d2:	6313      	str	r3, [r2, #48]	; 0x30

	//SET PA6 AS ALTERNTE FUNNCTION
	GPIOA->MODER |=  (1U<<13);
 80002d4:	4b1a      	ldr	r3, [pc, #104]	; (8000340 <tim3_pa6_input_capture+0x7c>)
 80002d6:	681b      	ldr	r3, [r3, #0]
 80002d8:	4a19      	ldr	r2, [pc, #100]	; (8000340 <tim3_pa6_input_capture+0x7c>)
 80002da:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80002de:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &=~ (1U<<12);
 80002e0:	4b17      	ldr	r3, [pc, #92]	; (8000340 <tim3_pa6_input_capture+0x7c>)
 80002e2:	681b      	ldr	r3, [r3, #0]
 80002e4:	4a16      	ldr	r2, [pc, #88]	; (8000340 <tim3_pa6_input_capture+0x7c>)
 80002e6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80002ea:	6013      	str	r3, [r2, #0]

	//SET PA6 AS AF02 (TIMER3)
	GPIOA->AFR[0] |= (1U<<25);
 80002ec:	4b14      	ldr	r3, [pc, #80]	; (8000340 <tim3_pa6_input_capture+0x7c>)
 80002ee:	6a1b      	ldr	r3, [r3, #32]
 80002f0:	4a13      	ldr	r2, [pc, #76]	; (8000340 <tim3_pa6_input_capture+0x7c>)
 80002f2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80002f6:	6213      	str	r3, [r2, #32]

	//ENABLE CLOCK FOR TIM3 (APB1)
	RCC->APB1ENR |= TIM3EN_CLK;
 80002f8:	4b10      	ldr	r3, [pc, #64]	; (800033c <tim3_pa6_input_capture+0x78>)
 80002fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80002fc:	4a0f      	ldr	r2, [pc, #60]	; (800033c <tim3_pa6_input_capture+0x78>)
 80002fe:	f043 0302 	orr.w	r3, r3, #2
 8000302:	6413      	str	r3, [r2, #64]	; 0x40

	//SET PRESCALER
	TIM3->PSC = 16000 - 1;
 8000304:	4b0f      	ldr	r3, [pc, #60]	; (8000344 <tim3_pa6_input_capture+0x80>)
 8000306:	f643 627f 	movw	r2, #15999	; 0x3e7f
 800030a:	629a      	str	r2, [r3, #40]	; 0x28

	//SET CH1 TO CAPTURE FOR EVERY EDGE
	TIM3->CCMR1 |=  (1U<<0);
 800030c:	4b0d      	ldr	r3, [pc, #52]	; (8000344 <tim3_pa6_input_capture+0x80>)
 800030e:	699b      	ldr	r3, [r3, #24]
 8000310:	4a0c      	ldr	r2, [pc, #48]	; (8000344 <tim3_pa6_input_capture+0x80>)
 8000312:	f043 0301 	orr.w	r3, r3, #1
 8000316:	6193      	str	r3, [r2, #24]
	TIM3->CCMR1 &=~ (1U<<1);
 8000318:	4b0a      	ldr	r3, [pc, #40]	; (8000344 <tim3_pa6_input_capture+0x80>)
 800031a:	699b      	ldr	r3, [r3, #24]
 800031c:	4a09      	ldr	r2, [pc, #36]	; (8000344 <tim3_pa6_input_capture+0x80>)
 800031e:	f023 0302 	bic.w	r3, r3, #2
 8000322:	6193      	str	r3, [r2, #24]

	//SET CH1 TO CAPTURE TO RISING EDGE
	TIM3->CCER = TIM3_CC1E;
 8000324:	4b07      	ldr	r3, [pc, #28]	; (8000344 <tim3_pa6_input_capture+0x80>)
 8000326:	2201      	movs	r2, #1
 8000328:	621a      	str	r2, [r3, #32]

	//ENABLE TIM3
	TIM3->CR1 = TIM3_CC1E;
 800032a:	4b06      	ldr	r3, [pc, #24]	; (8000344 <tim3_pa6_input_capture+0x80>)
 800032c:	2201      	movs	r2, #1
 800032e:	601a      	str	r2, [r3, #0]

}
 8000330:	bf00      	nop
 8000332:	46bd      	mov	sp, r7
 8000334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000338:	4770      	bx	lr
 800033a:	bf00      	nop
 800033c:	40023800 	.word	0x40023800
 8000340:	40020000 	.word	0x40020000
 8000344:	40000400 	.word	0x40000400

08000348 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000348:	480d      	ldr	r0, [pc, #52]	; (8000380 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800034a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800034c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000350:	480c      	ldr	r0, [pc, #48]	; (8000384 <LoopForever+0x6>)
  ldr r1, =_edata
 8000352:	490d      	ldr	r1, [pc, #52]	; (8000388 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000354:	4a0d      	ldr	r2, [pc, #52]	; (800038c <LoopForever+0xe>)
  movs r3, #0
 8000356:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000358:	e002      	b.n	8000360 <LoopCopyDataInit>

0800035a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800035a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800035c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800035e:	3304      	adds	r3, #4

08000360 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000360:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000362:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000364:	d3f9      	bcc.n	800035a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000366:	4a0a      	ldr	r2, [pc, #40]	; (8000390 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000368:	4c0a      	ldr	r4, [pc, #40]	; (8000394 <LoopForever+0x16>)
  movs r3, #0
 800036a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800036c:	e001      	b.n	8000372 <LoopFillZerobss>

0800036e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800036e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000370:	3204      	adds	r2, #4

08000372 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000372:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000374:	d3fb      	bcc.n	800036e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000376:	f000 f811 	bl	800039c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800037a:	f7ff ff2d 	bl	80001d8 <main>

0800037e <LoopForever>:

LoopForever:
  b LoopForever
 800037e:	e7fe      	b.n	800037e <LoopForever>
  ldr   r0, =_estack
 8000380:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000384:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000388:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 800038c:	08000404 	.word	0x08000404
  ldr r2, =_sbss
 8000390:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000394:	20000020 	.word	0x20000020

08000398 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000398:	e7fe      	b.n	8000398 <ADC_IRQHandler>
	...

0800039c <__libc_init_array>:
 800039c:	b570      	push	{r4, r5, r6, lr}
 800039e:	4d0d      	ldr	r5, [pc, #52]	; (80003d4 <__libc_init_array+0x38>)
 80003a0:	4c0d      	ldr	r4, [pc, #52]	; (80003d8 <__libc_init_array+0x3c>)
 80003a2:	1b64      	subs	r4, r4, r5
 80003a4:	10a4      	asrs	r4, r4, #2
 80003a6:	2600      	movs	r6, #0
 80003a8:	42a6      	cmp	r6, r4
 80003aa:	d109      	bne.n	80003c0 <__libc_init_array+0x24>
 80003ac:	4d0b      	ldr	r5, [pc, #44]	; (80003dc <__libc_init_array+0x40>)
 80003ae:	4c0c      	ldr	r4, [pc, #48]	; (80003e0 <__libc_init_array+0x44>)
 80003b0:	f000 f818 	bl	80003e4 <_init>
 80003b4:	1b64      	subs	r4, r4, r5
 80003b6:	10a4      	asrs	r4, r4, #2
 80003b8:	2600      	movs	r6, #0
 80003ba:	42a6      	cmp	r6, r4
 80003bc:	d105      	bne.n	80003ca <__libc_init_array+0x2e>
 80003be:	bd70      	pop	{r4, r5, r6, pc}
 80003c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80003c4:	4798      	blx	r3
 80003c6:	3601      	adds	r6, #1
 80003c8:	e7ee      	b.n	80003a8 <__libc_init_array+0xc>
 80003ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80003ce:	4798      	blx	r3
 80003d0:	3601      	adds	r6, #1
 80003d2:	e7f2      	b.n	80003ba <__libc_init_array+0x1e>
 80003d4:	080003fc 	.word	0x080003fc
 80003d8:	080003fc 	.word	0x080003fc
 80003dc:	080003fc 	.word	0x080003fc
 80003e0:	08000400 	.word	0x08000400

080003e4 <_init>:
 80003e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003e6:	bf00      	nop
 80003e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003ea:	bc08      	pop	{r3}
 80003ec:	469e      	mov	lr, r3
 80003ee:	4770      	bx	lr

080003f0 <_fini>:
 80003f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003f2:	bf00      	nop
 80003f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003f6:	bc08      	pop	{r3}
 80003f8:	469e      	mov	lr, r3
 80003fa:	4770      	bx	lr
