Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Dec 16 20:53:03 2021
| Host         : lhcelec01 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_utilization -file MercuryXU5_EndcapSL_utilization_synth.rpt -pb MercuryXU5_EndcapSL_utilization_synth.pb
| Design       : MercuryXU5_EndcapSL
| Device       : xczu5evsfvc784-2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs*                  |  120 |     0 |    117120 |  0.10 |
|   LUT as Logic             |  104 |     0 |    117120 |  0.09 |
|   LUT as Memory            |   16 |     0 |     57600 |  0.03 |
|     LUT as Distributed RAM |   16 |     0 |           |       |
|     LUT as Shift Register  |    0 |     0 |           |       |
| CLB Registers              |  177 |     0 |    234240 |  0.08 |
|   Register as Flip Flop    |  177 |     0 |    234240 |  0.08 |
|   Register as Latch        |    0 |     0 |    234240 |  0.00 |
| CARRY8                     |    0 |     0 |     14640 |  0.00 |
| F7 Muxes                   |    0 |     0 |     58560 |  0.00 |
| F8 Muxes                   |    0 |     0 |     29280 |  0.00 |
| F9 Muxes                   |    0 |     0 |     14640 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 20    |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 2     |          Yes |         Set |            - |
| 155   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       144 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       144 |  0.00 |
|   RAMB18       |    0 |     0 |       288 |  0.00 |
| URAM           |    0 |     0 |        64 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1248 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |   49 |     0 |       252 | 19.44 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    6 |     0 |       352 |  1.70 |
|   BUFGCE             |    1 |     0 |       112 |  0.89 |
|   BUFGCE_DIV         |    1 |     0 |        16 |  6.25 |
|   BUFG_GT            |    0 |     0 |        96 |  0.00 |
|   BUFG_PS            |    0 |     0 |        96 |  0.00 |
|   BUFGCTRL*          |    2 |     0 |        32 |  6.25 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |         4 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |         4 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |         1 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |         2 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         2 |  0.00 |
| PCIE40E4        |    0 |     0 |         2 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
| VCU             |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDRE       |  155 |            Register |
| LUT6       |   40 |                 CLB |
| OBUF       |   39 |                 I/O |
| LUT3       |   28 |                 CLB |
| LUT4       |   26 |                 CLB |
| LUT2       |   21 |                 CLB |
| FDPE       |   20 |            Register |
| LUT5       |   17 |                 CLB |
| RAMD64E    |   16 |                 CLB |
| INBUF      |   10 |                 I/O |
| IBUFCTRL   |   10 |              Others |
| LUT1       |    8 |                 CLB |
| OSERDESE3  |    6 |                 I/O |
| IDDRE1     |    5 |            Register |
| FDSE       |    2 |            Register |
| BUFGCTRL   |    2 |               Clock |
| OBUFT      |    1 |                 I/O |
| BUFGCE_DIV |    1 |               Clock |
| BUFGCE     |    1 |               Clock |
+------------+------+---------------------+


9. Black Boxes
--------------

+---------------------------------+------+
|             Ref Name            | Used |
+---------------------------------+------+
| design_1_zynq_ultra_ps_e_1      |    1 |
| design_1_rst_ps8_99M_1          |    1 |
| design_1_pma_init_generator_0_0 |    1 |
| design_1_led_1                  |    1 |
| design_1_ila_2_2                |    1 |
| design_1_ila_0_2                |    1 |
| design_1_ila_0_0                |    1 |
| design_1_heartbeat_0_0          |    1 |
| design_1_debug_bridge_2_0       |    1 |
| design_1_debug_bridge_1_0       |    1 |
| design_1_debug_bridge_0_0       |    1 |
| design_1_counter_0_0            |    1 |
| design_1_clk_wiz_0_0            |    1 |
| design_1_blk_mem_gen_0_1        |    1 |
| design_1_axi_smc_1              |    1 |
| design_1_axi_chip2chip_0_0      |    1 |
| design_1_axi_bram_ctrl_0_1      |    1 |
| design_1_aurora_64b66b_0_0      |    1 |
+---------------------------------+------+


10. Instantiated Netlists
-------------------------

+-------------------------+------+
|         Ref Name        | Used |
+-------------------------+------+
| Enclustra_GMII2RGMII_ZU |    1 |
+-------------------------+------+


