DECL|FSL_FEATURE_ADC_ETC_HAS_CTRL_DMA_MODE_SEL|macro|FSL_FEATURE_ADC_ETC_HAS_CTRL_DMA_MODE_SEL
DECL|FSL_FEATURE_ADC_SUPPORT_ALTCLK_REMOVE|macro|FSL_FEATURE_ADC_SUPPORT_ALTCLK_REMOVE
DECL|FSL_FEATURE_ADC_SUPPORT_HARDWARE_TRIGGER_REMOVE|macro|FSL_FEATURE_ADC_SUPPORT_HARDWARE_TRIGGER_REMOVE
DECL|FSL_FEATURE_AOI_EVENT_COUNT|macro|FSL_FEATURE_AOI_EVENT_COUNT
DECL|FSL_FEATURE_AOI_MODULE_INPUTS|macro|FSL_FEATURE_AOI_MODULE_INPUTS
DECL|FSL_FEATURE_CMP_HAS_DAC_TEST|macro|FSL_FEATURE_CMP_HAS_DAC_TEST
DECL|FSL_FEATURE_CMP_HAS_DMA|macro|FSL_FEATURE_CMP_HAS_DMA
DECL|FSL_FEATURE_CMP_HAS_EXTERNAL_SAMPLE_SUPPORT|macro|FSL_FEATURE_CMP_HAS_EXTERNAL_SAMPLE_SUPPORT
DECL|FSL_FEATURE_CMP_HAS_PASS_THROUGH_MODE|macro|FSL_FEATURE_CMP_HAS_PASS_THROUGH_MODE
DECL|FSL_FEATURE_CMP_HAS_TRIGGER_MODE|macro|FSL_FEATURE_CMP_HAS_TRIGGER_MODE
DECL|FSL_FEATURE_CMP_HAS_WINDOW_MODE|macro|FSL_FEATURE_CMP_HAS_WINDOW_MODE
DECL|FSL_FEATURE_DMAMUX_DMAMUX_CHANNELS|macro|FSL_FEATURE_DMAMUX_DMAMUX_CHANNELS
DECL|FSL_FEATURE_DMAMUX_HAS_A_ON|macro|FSL_FEATURE_DMAMUX_HAS_A_ON
DECL|FSL_FEATURE_DMAMUX_HAS_TRIG|macro|FSL_FEATURE_DMAMUX_HAS_TRIG
DECL|FSL_FEATURE_DMAMUX_MODULE_CHANNEL|macro|FSL_FEATURE_DMAMUX_MODULE_CHANNEL
DECL|FSL_FEATURE_EDMA_ASYNCHRO_REQUEST_CHANNEL_COUNT|macro|FSL_FEATURE_EDMA_ASYNCHRO_REQUEST_CHANNEL_COUNT
DECL|FSL_FEATURE_EDMA_CHANNEL_GROUP_COUNT|macro|FSL_FEATURE_EDMA_CHANNEL_GROUP_COUNT
DECL|FSL_FEATURE_EDMA_DMAMUX_CHANNELS|macro|FSL_FEATURE_EDMA_DMAMUX_CHANNELS
DECL|FSL_FEATURE_EDMA_HAS_ERROR_IRQ|macro|FSL_FEATURE_EDMA_HAS_ERROR_IRQ
DECL|FSL_FEATURE_EDMA_MODULE_CHANNEL|macro|FSL_FEATURE_EDMA_MODULE_CHANNEL
DECL|FSL_FEATURE_ENET_HAS_ADD_1588_TIMER_CHN_INT|macro|FSL_FEATURE_ENET_HAS_ADD_1588_TIMER_CHN_INT
DECL|FSL_FEATURE_ENET_HAS_AVB|macro|FSL_FEATURE_ENET_HAS_AVB
DECL|FSL_FEATURE_ENET_HAS_EXTEND_MDIO|macro|FSL_FEATURE_ENET_HAS_EXTEND_MDIO
DECL|FSL_FEATURE_ENET_HAS_INTERRUPT_COALESCE|macro|FSL_FEATURE_ENET_HAS_INTERRUPT_COALESCE
DECL|FSL_FEATURE_ENET_HAS_TIMER_PWCONTROL|macro|FSL_FEATURE_ENET_HAS_TIMER_PWCONTROL
DECL|FSL_FEATURE_ENET_QUEUE|macro|FSL_FEATURE_ENET_QUEUE
DECL|FSL_FEATURE_EWM_HAS_CLOCK_SELECT|macro|FSL_FEATURE_EWM_HAS_CLOCK_SELECT
DECL|FSL_FEATURE_EWM_HAS_PRESCALER|macro|FSL_FEATURE_EWM_HAS_PRESCALER
DECL|FSL_FEATURE_FLEXCAN_HAS_DOZE_MODE_SUPPORT|macro|FSL_FEATURE_FLEXCAN_HAS_DOZE_MODE_SUPPORT
DECL|FSL_FEATURE_FLEXCAN_HAS_ERRATA_5641|macro|FSL_FEATURE_FLEXCAN_HAS_ERRATA_5641
DECL|FSL_FEATURE_FLEXCAN_HAS_EXTENDED_FLAG_REGISTER|macro|FSL_FEATURE_FLEXCAN_HAS_EXTENDED_FLAG_REGISTER
DECL|FSL_FEATURE_FLEXCAN_HAS_EXTRA_MB_INT|macro|FSL_FEATURE_FLEXCAN_HAS_EXTRA_MB_INT
DECL|FSL_FEATURE_FLEXCAN_HAS_FLEXIBLE_DATA_RATE|macro|FSL_FEATURE_FLEXCAN_HAS_FLEXIBLE_DATA_RATE
DECL|FSL_FEATURE_FLEXCAN_HAS_GLITCH_FILTER|macro|FSL_FEATURE_FLEXCAN_HAS_GLITCH_FILTER
DECL|FSL_FEATURE_FLEXCAN_HAS_MESSAGE_BUFFER_MAX_NUMBERn|macro|FSL_FEATURE_FLEXCAN_HAS_MESSAGE_BUFFER_MAX_NUMBERn
DECL|FSL_FEATURE_FLEXCAN_HAS_RX_FIFO_DMA|macro|FSL_FEATURE_FLEXCAN_HAS_RX_FIFO_DMA
DECL|FSL_FEATURE_FLEXCAN_INSTANCE_HAS_DOZE_MODE_SUPPORTn|macro|FSL_FEATURE_FLEXCAN_INSTANCE_HAS_DOZE_MODE_SUPPORTn
DECL|FSL_FEATURE_FLEXCAN_INSTANCE_HAS_EXTENDED_TIMING_REGISTERn|macro|FSL_FEATURE_FLEXCAN_INSTANCE_HAS_EXTENDED_TIMING_REGISTERn
DECL|FSL_FEATURE_FLEXCAN_INSTANCE_HAS_FLEXIBLE_DATA_RATEn|macro|FSL_FEATURE_FLEXCAN_INSTANCE_HAS_FLEXIBLE_DATA_RATEn
DECL|FSL_FEATURE_FLEXCAN_INSTANCE_HAS_RX_FIFO_DMAn|macro|FSL_FEATURE_FLEXCAN_INSTANCE_HAS_RX_FIFO_DMAn
DECL|FSL_FEATURE_FLEXCAN_INSTANCE_SUPPORT_ENGINE_CLK_SEL_REMOVEn|macro|FSL_FEATURE_FLEXCAN_INSTANCE_SUPPORT_ENGINE_CLK_SEL_REMOVEn
DECL|FSL_FEATURE_FLEXCAN_SUPPORT_ENGINE_CLK_SEL_REMOVE|macro|FSL_FEATURE_FLEXCAN_SUPPORT_ENGINE_CLK_SEL_REMOVE
DECL|FSL_FEATURE_FLEXIO_HAS_LOGIC_MODE|macro|FSL_FEATURE_FLEXIO_HAS_LOGIC_MODE
DECL|FSL_FEATURE_FLEXIO_HAS_PARALLEL_WIDTH|macro|FSL_FEATURE_FLEXIO_HAS_PARALLEL_WIDTH
DECL|FSL_FEATURE_FLEXIO_HAS_PIN_STATUS|macro|FSL_FEATURE_FLEXIO_HAS_PIN_STATUS
DECL|FSL_FEATURE_FLEXIO_HAS_SHFT_BUFFER_HALF_WORD_SWAP|macro|FSL_FEATURE_FLEXIO_HAS_SHFT_BUFFER_HALF_WORD_SWAP
DECL|FSL_FEATURE_FLEXIO_HAS_SHFT_BUFFER_NIBBLE_BYTE_SWAP|macro|FSL_FEATURE_FLEXIO_HAS_SHFT_BUFFER_NIBBLE_BYTE_SWAP
DECL|FSL_FEATURE_FLEXIO_HAS_SHFT_BUFFER_NIBBLE_SWAP|macro|FSL_FEATURE_FLEXIO_HAS_SHFT_BUFFER_NIBBLE_SWAP
DECL|FSL_FEATURE_FLEXIO_HAS_SHIFTER_STATUS|macro|FSL_FEATURE_FLEXIO_HAS_SHIFTER_STATUS
DECL|FSL_FEATURE_FLEXIO_HAS_STATE_MODE|macro|FSL_FEATURE_FLEXIO_HAS_STATE_MODE
DECL|FSL_FEATURE_FLEXIO_PARAM_RESET_VALUE|macro|FSL_FEATURE_FLEXIO_PARAM_RESET_VALUE
DECL|FSL_FEATURE_FLEXIO_VERID_RESET_VALUE|macro|FSL_FEATURE_FLEXIO_VERID_RESET_VALUE
DECL|FSL_FEATURE_FLEXRAM_INTERNAL_RAM_BANK_SIZE|macro|FSL_FEATURE_FLEXRAM_INTERNAL_RAM_BANK_SIZE
DECL|FSL_FEATURE_FLEXRAM_INTERNAL_RAM_TOTAL_BANK_NUMBERS|macro|FSL_FEATURE_FLEXRAM_INTERNAL_RAM_TOTAL_BANK_NUMBERS
DECL|FSL_FEATURE_FLEXSPI_AHB_BUFFER_COUNTn|macro|FSL_FEATURE_FLEXSPI_AHB_BUFFER_COUNTn
DECL|FSL_FEATURE_FLEXSPI_HAS_NO_DATA_LEARN|macro|FSL_FEATURE_FLEXSPI_HAS_NO_DATA_LEARN
DECL|FSL_FEATURE_GPC_HAS_CNTR_DISPLAY|macro|FSL_FEATURE_GPC_HAS_CNTR_DISPLAY
DECL|FSL_FEATURE_GPC_HAS_CNTR_DVFS0CR|macro|FSL_FEATURE_GPC_HAS_CNTR_DVFS0CR
DECL|FSL_FEATURE_GPC_HAS_CNTR_GPCIRQM|macro|FSL_FEATURE_GPC_HAS_CNTR_GPCIRQM
DECL|FSL_FEATURE_GPC_HAS_CNTR_L2PGE|macro|FSL_FEATURE_GPC_HAS_CNTR_L2PGE
DECL|FSL_FEATURE_GPC_HAS_CNTR_PDRAM0PGE|macro|FSL_FEATURE_GPC_HAS_CNTR_PDRAM0PGE
DECL|FSL_FEATURE_GPC_HAS_CNTR_VADC|macro|FSL_FEATURE_GPC_HAS_CNTR_VADC
DECL|FSL_FEATURE_GPC_HAS_IRQ_0_31|macro|FSL_FEATURE_GPC_HAS_IRQ_0_31
DECL|FSL_FEATURE_IGPIO_HAS_DR_CLEAR|macro|FSL_FEATURE_IGPIO_HAS_DR_CLEAR
DECL|FSL_FEATURE_IGPIO_HAS_DR_SET|macro|FSL_FEATURE_IGPIO_HAS_DR_SET
DECL|FSL_FEATURE_IGPIO_HAS_DR_TOGGLE|macro|FSL_FEATURE_IGPIO_HAS_DR_TOGGLE
DECL|FSL_FEATURE_INTERRUPT_IRQ_MAX|macro|FSL_FEATURE_INTERRUPT_IRQ_MAX
DECL|FSL_FEATURE_INTERRUPT_IRQ_MIN|macro|FSL_FEATURE_INTERRUPT_IRQ_MIN
DECL|FSL_FEATURE_L1DCACHE_LINESIZE_BYTE|macro|FSL_FEATURE_L1DCACHE_LINESIZE_BYTE
DECL|FSL_FEATURE_L1ICACHE_LINESIZE_BYTE|macro|FSL_FEATURE_L1ICACHE_LINESIZE_BYTE
DECL|FSL_FEATURE_LCDIF_HAS_LUT|macro|FSL_FEATURE_LCDIF_HAS_LUT
DECL|FSL_FEATURE_LCDIF_HAS_NO_AS|macro|FSL_FEATURE_LCDIF_HAS_NO_AS
DECL|FSL_FEATURE_LCDIF_HAS_NO_RESET_PIN|macro|FSL_FEATURE_LCDIF_HAS_NO_RESET_PIN
DECL|FSL_FEATURE_LPI2C_FIFO_SIZEn|macro|FSL_FEATURE_LPI2C_FIFO_SIZEn
DECL|FSL_FEATURE_LPI2C_HAS_SEPARATE_DMA_RX_TX_REQn|macro|FSL_FEATURE_LPI2C_HAS_SEPARATE_DMA_RX_TX_REQn
DECL|FSL_FEATURE_LPSPI_FIFO_SIZEn|macro|FSL_FEATURE_LPSPI_FIFO_SIZEn
DECL|FSL_FEATURE_LPSPI_HAS_SEPARATE_DMA_RX_TX_REQn|macro|FSL_FEATURE_LPSPI_HAS_SEPARATE_DMA_RX_TX_REQn
DECL|FSL_FEATURE_LPUART_FIFO_SIZEn|macro|FSL_FEATURE_LPUART_FIFO_SIZEn
DECL|FSL_FEATURE_LPUART_HAS_10BIT_DATA_SUPPORT|macro|FSL_FEATURE_LPUART_HAS_10BIT_DATA_SUPPORT
DECL|FSL_FEATURE_LPUART_HAS_32BIT_REGISTERS|macro|FSL_FEATURE_LPUART_HAS_32BIT_REGISTERS
DECL|FSL_FEATURE_LPUART_HAS_7BIT_DATA_SUPPORT|macro|FSL_FEATURE_LPUART_HAS_7BIT_DATA_SUPPORT
DECL|FSL_FEATURE_LPUART_HAS_ADDRESS_MATCHING|macro|FSL_FEATURE_LPUART_HAS_ADDRESS_MATCHING
DECL|FSL_FEATURE_LPUART_HAS_BAUD_RATE_FINE_ADJUST_SUPPORT|macro|FSL_FEATURE_LPUART_HAS_BAUD_RATE_FINE_ADJUST_SUPPORT
DECL|FSL_FEATURE_LPUART_HAS_BAUD_RATE_OVER_SAMPLING_SUPPORT|macro|FSL_FEATURE_LPUART_HAS_BAUD_RATE_OVER_SAMPLING_SUPPORT
DECL|FSL_FEATURE_LPUART_HAS_BIT_ORDER_SELECT|macro|FSL_FEATURE_LPUART_HAS_BIT_ORDER_SELECT
DECL|FSL_FEATURE_LPUART_HAS_BOTH_EDGE_SAMPLING_SUPPORT|macro|FSL_FEATURE_LPUART_HAS_BOTH_EDGE_SAMPLING_SUPPORT
DECL|FSL_FEATURE_LPUART_HAS_DMA_ENABLE|macro|FSL_FEATURE_LPUART_HAS_DMA_ENABLE
DECL|FSL_FEATURE_LPUART_HAS_DMA_SELECT|macro|FSL_FEATURE_LPUART_HAS_DMA_SELECT
DECL|FSL_FEATURE_LPUART_HAS_EXTENDED_DATA_REGISTER_FLAGS|macro|FSL_FEATURE_LPUART_HAS_EXTENDED_DATA_REGISTER_FLAGS
DECL|FSL_FEATURE_LPUART_HAS_FIFO|macro|FSL_FEATURE_LPUART_HAS_FIFO
DECL|FSL_FEATURE_LPUART_HAS_GLOBAL|macro|FSL_FEATURE_LPUART_HAS_GLOBAL
DECL|FSL_FEATURE_LPUART_HAS_IMPROVED_SMART_CARD_SUPPORT|macro|FSL_FEATURE_LPUART_HAS_IMPROVED_SMART_CARD_SUPPORT
DECL|FSL_FEATURE_LPUART_HAS_IRQ_EXTENDED_FUNCTIONS|macro|FSL_FEATURE_LPUART_HAS_IRQ_EXTENDED_FUNCTIONS
DECL|FSL_FEATURE_LPUART_HAS_IR_SUPPORT|macro|FSL_FEATURE_LPUART_HAS_IR_SUPPORT
DECL|FSL_FEATURE_LPUART_HAS_LIN_BREAK_DETECT|macro|FSL_FEATURE_LPUART_HAS_LIN_BREAK_DETECT
DECL|FSL_FEATURE_LPUART_HAS_LOCAL_OPERATION_NETWORK_SUPPORT|macro|FSL_FEATURE_LPUART_HAS_LOCAL_OPERATION_NETWORK_SUPPORT
DECL|FSL_FEATURE_LPUART_HAS_LOW_POWER_UART_SUPPORT|macro|FSL_FEATURE_LPUART_HAS_LOW_POWER_UART_SUPPORT
DECL|FSL_FEATURE_LPUART_HAS_MODEM_SUPPORT|macro|FSL_FEATURE_LPUART_HAS_MODEM_SUPPORT
DECL|FSL_FEATURE_LPUART_HAS_MODIR|macro|FSL_FEATURE_LPUART_HAS_MODIR
DECL|FSL_FEATURE_LPUART_HAS_PARAM|macro|FSL_FEATURE_LPUART_HAS_PARAM
DECL|FSL_FEATURE_LPUART_HAS_PINCFG|macro|FSL_FEATURE_LPUART_HAS_PINCFG
DECL|FSL_FEATURE_LPUART_HAS_RX_RESYNC_SUPPORT|macro|FSL_FEATURE_LPUART_HAS_RX_RESYNC_SUPPORT
DECL|FSL_FEATURE_LPUART_HAS_SEPARATE_DMA_RX_TX_REQn|macro|FSL_FEATURE_LPUART_HAS_SEPARATE_DMA_RX_TX_REQn
DECL|FSL_FEATURE_LPUART_HAS_SEPARATE_RX_TX_IRQ|macro|FSL_FEATURE_LPUART_HAS_SEPARATE_RX_TX_IRQ
DECL|FSL_FEATURE_LPUART_HAS_SMART_CARD_SUPPORT|macro|FSL_FEATURE_LPUART_HAS_SMART_CARD_SUPPORT
DECL|FSL_FEATURE_LPUART_HAS_STOP_BIT_CONFIG_SUPPORT|macro|FSL_FEATURE_LPUART_HAS_STOP_BIT_CONFIG_SUPPORT
DECL|FSL_FEATURE_LPUART_HAS_VERID|macro|FSL_FEATURE_LPUART_HAS_VERID
DECL|FSL_FEATURE_LPUART_HAS_WAIT_MODE_OPERATION|macro|FSL_FEATURE_LPUART_HAS_WAIT_MODE_OPERATION
DECL|FSL_FEATURE_LPUART_IS_SCI|macro|FSL_FEATURE_LPUART_IS_SCI
DECL|FSL_FEATURE_LPUART_MAX_DATA_WIDTH_WITH_NO_PARITY|macro|FSL_FEATURE_LPUART_MAX_DATA_WIDTH_WITH_NO_PARITY
DECL|FSL_FEATURE_LPUART_MAX_DATA_WIDTH_WITH_PARITY|macro|FSL_FEATURE_LPUART_MAX_DATA_WIDTH_WITH_PARITY
DECL|FSL_FEATURE_PIT_HAS_CHAIN_MODE|macro|FSL_FEATURE_PIT_HAS_CHAIN_MODE
DECL|FSL_FEATURE_PIT_HAS_LIFETIME_TIMER|macro|FSL_FEATURE_PIT_HAS_LIFETIME_TIMER
DECL|FSL_FEATURE_PIT_HAS_MDIS|macro|FSL_FEATURE_PIT_HAS_MDIS
DECL|FSL_FEATURE_PIT_HAS_SHARED_IRQ_HANDLER|macro|FSL_FEATURE_PIT_HAS_SHARED_IRQ_HANDLER
DECL|FSL_FEATURE_PIT_TIMER_COUNT|macro|FSL_FEATURE_PIT_TIMER_COUNT
DECL|FSL_FEATURE_PMU_HAS_LOWPWR_CTRL|macro|FSL_FEATURE_PMU_HAS_LOWPWR_CTRL
DECL|FSL_FEATURE_PWM_CAP_INT_HANDLER_COUNT|macro|FSL_FEATURE_PWM_CAP_INT_HANDLER_COUNT
DECL|FSL_FEATURE_PWM_CHANNELA_COUNT|macro|FSL_FEATURE_PWM_CHANNELA_COUNT
DECL|FSL_FEATURE_PWM_CHANNELB_COUNT|macro|FSL_FEATURE_PWM_CHANNELB_COUNT
DECL|FSL_FEATURE_PWM_CHANNELX_COUNT|macro|FSL_FEATURE_PWM_CHANNELX_COUNT
DECL|FSL_FEATURE_PWM_CHANNEL_COUNT|macro|FSL_FEATURE_PWM_CHANNEL_COUNT
DECL|FSL_FEATURE_PWM_CMP_INT_HANDLER_COUNT|macro|FSL_FEATURE_PWM_CMP_INT_HANDLER_COUNT
DECL|FSL_FEATURE_PWM_FAULT_INT_HANDLER_COUNT|macro|FSL_FEATURE_PWM_FAULT_INT_HANDLER_COUNT
DECL|FSL_FEATURE_PWM_RELOAD_INT_HANDLER_COUNT|macro|FSL_FEATURE_PWM_RELOAD_INT_HANDLER_COUNT
DECL|FSL_FEATURE_PWM_RERR_INT_HANDLER_COUNT|macro|FSL_FEATURE_PWM_RERR_INT_HANDLER_COUNT
DECL|FSL_FEATURE_PWM_SUBMODULE_COUNT|macro|FSL_FEATURE_PWM_SUBMODULE_COUNT
DECL|FSL_FEATURE_PXP_HAS_DITHER|macro|FSL_FEATURE_PXP_HAS_DITHER
DECL|FSL_FEATURE_PXP_HAS_EN_REPEAT|macro|FSL_FEATURE_PXP_HAS_EN_REPEAT
DECL|FSL_FEATURE_PXP_HAS_NO_CSC2|macro|FSL_FEATURE_PXP_HAS_NO_CSC2
DECL|FSL_FEATURE_PXP_HAS_NO_LUT|macro|FSL_FEATURE_PXP_HAS_NO_LUT
DECL|FSL_FEATURE_RTWDOG_HAS_32BIT_ACCESS|macro|FSL_FEATURE_RTWDOG_HAS_32BIT_ACCESS
DECL|FSL_FEATURE_RTWDOG_HAS_WATCHDOG|macro|FSL_FEATURE_RTWDOG_HAS_WATCHDOG
DECL|FSL_FEATURE_SAI_CHANNEL_COUNT|macro|FSL_FEATURE_SAI_CHANNEL_COUNT
DECL|FSL_FEATURE_SAI_FIFO_COUNT|macro|FSL_FEATURE_SAI_FIFO_COUNT
DECL|FSL_FEATURE_SAI_HAS_BCLK_BYPASS|macro|FSL_FEATURE_SAI_HAS_BCLK_BYPASS
DECL|FSL_FEATURE_SAI_HAS_CLOCKING_MODE|macro|FSL_FEATURE_SAI_HAS_CLOCKING_MODE
DECL|FSL_FEATURE_SAI_HAS_FIFO_COMBINE_MODE|macro|FSL_FEATURE_SAI_HAS_FIFO_COMBINE_MODE
DECL|FSL_FEATURE_SAI_HAS_FIFO_FUNCTION_AFTER_ERROR|macro|FSL_FEATURE_SAI_HAS_FIFO_FUNCTION_AFTER_ERROR
DECL|FSL_FEATURE_SAI_HAS_FIFO_PACKING|macro|FSL_FEATURE_SAI_HAS_FIFO_PACKING
DECL|FSL_FEATURE_SAI_HAS_MCLKDIV_REGISTER|macro|FSL_FEATURE_SAI_HAS_MCLKDIV_REGISTER
DECL|FSL_FEATURE_SAI_HAS_MCR|macro|FSL_FEATURE_SAI_HAS_MCR
DECL|FSL_FEATURE_SAI_HAS_MDR|macro|FSL_FEATURE_SAI_HAS_MDR
DECL|FSL_FEATURE_SAI_HAS_NO_MCR_MICS|macro|FSL_FEATURE_SAI_HAS_NO_MCR_MICS
DECL|FSL_FEATURE_SAI_HAS_ON_DEMAND_MODE|macro|FSL_FEATURE_SAI_HAS_ON_DEMAND_MODE
DECL|FSL_FEATURE_SAI_INT_SOURCE_NUM|macro|FSL_FEATURE_SAI_INT_SOURCE_NUM
DECL|FSL_FEATURE_SAI_MAX_WORDS_PER_FRAME|macro|FSL_FEATURE_SAI_MAX_WORDS_PER_FRAME
DECL|FSL_FEATURE_SEMC_HAS_NOR_WDH_TIME|macro|FSL_FEATURE_SEMC_HAS_NOR_WDH_TIME
DECL|FSL_FEATURE_SEMC_HAS_NOR_WDS_TIME|macro|FSL_FEATURE_SEMC_HAS_NOR_WDS_TIME
DECL|FSL_FEATURE_SNVS_HAS_SRTC|macro|FSL_FEATURE_SNVS_HAS_SRTC
DECL|FSL_FEATURE_SOC_ADC_COUNT|macro|FSL_FEATURE_SOC_ADC_COUNT
DECL|FSL_FEATURE_SOC_AIPSTZ_COUNT|macro|FSL_FEATURE_SOC_AIPSTZ_COUNT
DECL|FSL_FEATURE_SOC_AOI_COUNT|macro|FSL_FEATURE_SOC_AOI_COUNT
DECL|FSL_FEATURE_SOC_CCM_ANALOG_COUNT|macro|FSL_FEATURE_SOC_CCM_ANALOG_COUNT
DECL|FSL_FEATURE_SOC_CCM_COUNT|macro|FSL_FEATURE_SOC_CCM_COUNT
DECL|FSL_FEATURE_SOC_CMP_COUNT|macro|FSL_FEATURE_SOC_CMP_COUNT
DECL|FSL_FEATURE_SOC_CSI_COUNT|macro|FSL_FEATURE_SOC_CSI_COUNT
DECL|FSL_FEATURE_SOC_DCDC_COUNT|macro|FSL_FEATURE_SOC_DCDC_COUNT
DECL|FSL_FEATURE_SOC_DCP_COUNT|macro|FSL_FEATURE_SOC_DCP_COUNT
DECL|FSL_FEATURE_SOC_DMAMUX_COUNT|macro|FSL_FEATURE_SOC_DMAMUX_COUNT
DECL|FSL_FEATURE_SOC_EDMA_COUNT|macro|FSL_FEATURE_SOC_EDMA_COUNT
DECL|FSL_FEATURE_SOC_ENC_COUNT|macro|FSL_FEATURE_SOC_ENC_COUNT
DECL|FSL_FEATURE_SOC_ENET_COUNT|macro|FSL_FEATURE_SOC_ENET_COUNT
DECL|FSL_FEATURE_SOC_EWM_COUNT|macro|FSL_FEATURE_SOC_EWM_COUNT
DECL|FSL_FEATURE_SOC_FLEXCAN_COUNT|macro|FSL_FEATURE_SOC_FLEXCAN_COUNT
DECL|FSL_FEATURE_SOC_FLEXIO_COUNT|macro|FSL_FEATURE_SOC_FLEXIO_COUNT
DECL|FSL_FEATURE_SOC_FLEXRAM_COUNT|macro|FSL_FEATURE_SOC_FLEXRAM_COUNT
DECL|FSL_FEATURE_SOC_FLEXSPI_COUNT|macro|FSL_FEATURE_SOC_FLEXSPI_COUNT
DECL|FSL_FEATURE_SOC_GPC_COUNT|macro|FSL_FEATURE_SOC_GPC_COUNT
DECL|FSL_FEATURE_SOC_GPT_COUNT|macro|FSL_FEATURE_SOC_GPT_COUNT
DECL|FSL_FEATURE_SOC_I2S_COUNT|macro|FSL_FEATURE_SOC_I2S_COUNT
DECL|FSL_FEATURE_SOC_IGPIO_COUNT|macro|FSL_FEATURE_SOC_IGPIO_COUNT
DECL|FSL_FEATURE_SOC_IOMUXC_COUNT|macro|FSL_FEATURE_SOC_IOMUXC_COUNT
DECL|FSL_FEATURE_SOC_IOMUXC_GPR_COUNT|macro|FSL_FEATURE_SOC_IOMUXC_GPR_COUNT
DECL|FSL_FEATURE_SOC_IOMUXC_SNVS_COUNT|macro|FSL_FEATURE_SOC_IOMUXC_SNVS_COUNT
DECL|FSL_FEATURE_SOC_KPP_COUNT|macro|FSL_FEATURE_SOC_KPP_COUNT
DECL|FSL_FEATURE_SOC_LCDIF_COUNT|macro|FSL_FEATURE_SOC_LCDIF_COUNT
DECL|FSL_FEATURE_SOC_LPI2C_COUNT|macro|FSL_FEATURE_SOC_LPI2C_COUNT
DECL|FSL_FEATURE_SOC_LPSPI_COUNT|macro|FSL_FEATURE_SOC_LPSPI_COUNT
DECL|FSL_FEATURE_SOC_LPUART_COUNT|macro|FSL_FEATURE_SOC_LPUART_COUNT
DECL|FSL_FEATURE_SOC_OCOTP_COUNT|macro|FSL_FEATURE_SOC_OCOTP_COUNT
DECL|FSL_FEATURE_SOC_PIT_COUNT|macro|FSL_FEATURE_SOC_PIT_COUNT
DECL|FSL_FEATURE_SOC_PMU_COUNT|macro|FSL_FEATURE_SOC_PMU_COUNT
DECL|FSL_FEATURE_SOC_PWM_COUNT|macro|FSL_FEATURE_SOC_PWM_COUNT
DECL|FSL_FEATURE_SOC_PXP_COUNT|macro|FSL_FEATURE_SOC_PXP_COUNT
DECL|FSL_FEATURE_SOC_ROMC_COUNT|macro|FSL_FEATURE_SOC_ROMC_COUNT
DECL|FSL_FEATURE_SOC_SEMC_COUNT|macro|FSL_FEATURE_SOC_SEMC_COUNT
DECL|FSL_FEATURE_SOC_SNVS_COUNT|macro|FSL_FEATURE_SOC_SNVS_COUNT
DECL|FSL_FEATURE_SOC_SPDIF_COUNT|macro|FSL_FEATURE_SOC_SPDIF_COUNT
DECL|FSL_FEATURE_SOC_SRC_COUNT|macro|FSL_FEATURE_SOC_SRC_COUNT
DECL|FSL_FEATURE_SOC_TEMPMON_COUNT|macro|FSL_FEATURE_SOC_TEMPMON_COUNT
DECL|FSL_FEATURE_SOC_TMR_COUNT|macro|FSL_FEATURE_SOC_TMR_COUNT
DECL|FSL_FEATURE_SOC_TRNG_COUNT|macro|FSL_FEATURE_SOC_TRNG_COUNT
DECL|FSL_FEATURE_SOC_TSC_COUNT|macro|FSL_FEATURE_SOC_TSC_COUNT
DECL|FSL_FEATURE_SOC_USBHS_COUNT|macro|FSL_FEATURE_SOC_USBHS_COUNT
DECL|FSL_FEATURE_SOC_USBNC_COUNT|macro|FSL_FEATURE_SOC_USBNC_COUNT
DECL|FSL_FEATURE_SOC_USBPHY_COUNT|macro|FSL_FEATURE_SOC_USBPHY_COUNT
DECL|FSL_FEATURE_SOC_USDHC_COUNT|macro|FSL_FEATURE_SOC_USDHC_COUNT
DECL|FSL_FEATURE_SOC_WDOG_COUNT|macro|FSL_FEATURE_SOC_WDOG_COUNT
DECL|FSL_FEATURE_SOC_XBARA_COUNT|macro|FSL_FEATURE_SOC_XBARA_COUNT
DECL|FSL_FEATURE_SOC_XBARB_COUNT|macro|FSL_FEATURE_SOC_XBARB_COUNT
DECL|FSL_FEATURE_SOC_XTALOSC24M_COUNT|macro|FSL_FEATURE_SOC_XTALOSC24M_COUNT
DECL|FSL_FEATURE_SRC_HAS_NO_SCR_WRBC|macro|FSL_FEATURE_SRC_HAS_NO_SCR_WRBC
DECL|FSL_FEATURE_SRC_HAS_NO_SCR_WRE|macro|FSL_FEATURE_SRC_HAS_NO_SCR_WRE
DECL|FSL_FEATURE_SRC_HAS_NO_SRSR_WBI|macro|FSL_FEATURE_SRC_HAS_NO_SRSR_WBI
DECL|FSL_FEATURE_SRC_HAS_SCR_CORE0_DBG_RST|macro|FSL_FEATURE_SRC_HAS_SCR_CORE0_DBG_RST
DECL|FSL_FEATURE_SRC_HAS_SCR_CORE0_RST|macro|FSL_FEATURE_SRC_HAS_SCR_CORE0_RST
DECL|FSL_FEATURE_SRC_HAS_SCR_CORES_DBG_RST|macro|FSL_FEATURE_SRC_HAS_SCR_CORES_DBG_RST
DECL|FSL_FEATURE_SRC_HAS_SCR_DBG_RST_MSK_PG|macro|FSL_FEATURE_SRC_HAS_SCR_DBG_RST_MSK_PG
DECL|FSL_FEATURE_SRC_HAS_SCR_EIM_RST|macro|FSL_FEATURE_SRC_HAS_SCR_EIM_RST
DECL|FSL_FEATURE_SRC_HAS_SCR_LOCKUP_RST|macro|FSL_FEATURE_SRC_HAS_SCR_LOCKUP_RST
DECL|FSL_FEATURE_SRC_HAS_SCR_LUEN|macro|FSL_FEATURE_SRC_HAS_SCR_LUEN
DECL|FSL_FEATURE_SRC_HAS_SCR_MASK_WDOG3_RST|macro|FSL_FEATURE_SRC_HAS_SCR_MASK_WDOG3_RST
DECL|FSL_FEATURE_SRC_HAS_SCR_MIX_RST_STRCH|macro|FSL_FEATURE_SRC_HAS_SCR_MIX_RST_STRCH
DECL|FSL_FEATURE_SRC_HAS_SCR_MTSR|macro|FSL_FEATURE_SRC_HAS_SCR_MTSR
DECL|FSL_FEATURE_SRC_HAS_SCR_SWRC|macro|FSL_FEATURE_SRC_HAS_SCR_SWRC
DECL|FSL_FEATURE_SRC_HAS_SCR_WDOG3_RST_OPTN|macro|FSL_FEATURE_SRC_HAS_SCR_WDOG3_RST_OPTN
DECL|FSL_FEATURE_SRC_HAS_SISR|macro|FSL_FEATURE_SRC_HAS_SISR
DECL|FSL_FEATURE_SRC_HAS_SRSR_CSU_RESET_B|macro|FSL_FEATURE_SRC_HAS_SRSR_CSU_RESET_B
DECL|FSL_FEATURE_SRC_HAS_SRSR_IPP_RESET_B|macro|FSL_FEATURE_SRC_HAS_SRSR_IPP_RESET_B
DECL|FSL_FEATURE_SRC_HAS_SRSR_IPP_USER_RESET_B|macro|FSL_FEATURE_SRC_HAS_SRSR_IPP_USER_RESET_B
DECL|FSL_FEATURE_SRC_HAS_SRSR_LOCKUP_SYSRESETREQ|macro|FSL_FEATURE_SRC_HAS_SRSR_LOCKUP_SYSRESETREQ
DECL|FSL_FEATURE_SRC_HAS_SRSR_LOCKUP|macro|FSL_FEATURE_SRC_HAS_SRSR_LOCKUP
DECL|FSL_FEATURE_SRC_HAS_SRSR_POR|macro|FSL_FEATURE_SRC_HAS_SRSR_POR
DECL|FSL_FEATURE_SRC_HAS_SRSR_RESET_OUT|macro|FSL_FEATURE_SRC_HAS_SRSR_RESET_OUT
DECL|FSL_FEATURE_SRC_HAS_SRSR_SNVS|macro|FSL_FEATURE_SRC_HAS_SRSR_SNVS
DECL|FSL_FEATURE_SRC_HAS_SRSR_SW|macro|FSL_FEATURE_SRC_HAS_SRSR_SW
DECL|FSL_FEATURE_SRC_HAS_SRSR_WDOG3_RST_B|macro|FSL_FEATURE_SRC_HAS_SRSR_WDOG3_RST_B
DECL|FSL_FEATURE_TRNG_HAS_NO_TRNG_ACC|macro|FSL_FEATURE_TRNG_HAS_NO_TRNG_ACC
DECL|FSL_FEATURE_USBHS_EHCI_COUNT|macro|FSL_FEATURE_USBHS_EHCI_COUNT
DECL|FSL_FEATURE_USBHS_ENDPT_COUNT|macro|FSL_FEATURE_USBHS_ENDPT_COUNT
DECL|FSL_FEATURE_USDHC_HAS_EXT_DMA|macro|FSL_FEATURE_USDHC_HAS_EXT_DMA
DECL|FSL_FEATURE_USDHC_HAS_HS400_MODE|macro|FSL_FEATURE_USDHC_HAS_HS400_MODE
DECL|FSL_FEATURE_USDHC_HAS_SDR104_MODE|macro|FSL_FEATURE_USDHC_HAS_SDR104_MODE
DECL|FSL_FEATURE_USDHC_HAS_SDR50_MODE|macro|FSL_FEATURE_USDHC_HAS_SDR50_MODE
DECL|FSL_FEATURE_XBARA_OUTPUT_DMA_CH_MUX_REQ_30|macro|FSL_FEATURE_XBARA_OUTPUT_DMA_CH_MUX_REQ_30
DECL|FSL_FEATURE_XBARA_OUTPUT_DMA_CH_MUX_REQ_31|macro|FSL_FEATURE_XBARA_OUTPUT_DMA_CH_MUX_REQ_31
DECL|FSL_FEATURE_XBARA_OUTPUT_DMA_CH_MUX_REQ_94|macro|FSL_FEATURE_XBARA_OUTPUT_DMA_CH_MUX_REQ_94
DECL|FSL_FEATURE_XBARA_OUTPUT_DMA_CH_MUX_REQ_95|macro|FSL_FEATURE_XBARA_OUTPUT_DMA_CH_MUX_REQ_95
DECL|_MIMXRT1062_FEATURES_H_|macro|_MIMXRT1062_FEATURES_H_
