<stg><name>SMM<1u, 800u, 64u></name>


<trans_list>

<trans id="763" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="8" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="8" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="11" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="12" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="14" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="15" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="16" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="17" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="19" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="25" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="26" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="28" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="29" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="30" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="31" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:4  %tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl1:5  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:6  %tmp_V_57 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_57"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl1:7  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_57)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="35" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:8  %tmp_V_59 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_59"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl1:9  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_59)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="37" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:10  %tmp_V_61 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_61"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl1:11  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_61)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="39" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:12  %tmp_V_63 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_63"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl1:13  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_63)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="41" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:14  %tmp_V_65 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_65"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl1:15  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_65)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="43" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:16  %tmp_V_67 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_67"/></StgValue>
</operation>

<operation id="44" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl1:17  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_67)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="45" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl1:0  call void (...)* @_ssdm_op_SpecInterface(i32* %out_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str190, i32 0, i32 0, [1 x i8]* @p_str191, [1 x i8]* @p_str192, [1 x i8]* @p_str193, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str194, [1 x i8]* @p_str195)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl1:1  call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream_a_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str183, i32 0, i32 0, [1 x i8]* @p_str184, [1 x i8]* @p_str185, [1 x i8]* @p_str186, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str187, [1 x i8]* @p_str188)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0">
<![CDATA[
codeRepl1:2  call void (...)* @_ssdm_op_SpecMemCore([32 x i16]* @A_V_4_0, [32 x i16]* @A_V_4_1, [32 x i16]* @A_V_4_2, [32 x i16]* @A_V_4_3, [32 x i16]* @A_V_4_4, [32 x i16]* @A_V_4_5, [32 x i16]* @A_V_4_6, [32 x i16]* @A_V_4_7, [32 x i16]* @A_V_4_8, [32 x i16]* @A_V_4_9, [32 x i16]* @A_V_4_10, [32 x i16]* @A_V_4_11, [32 x i16]* @A_V_4_12, [32 x i16]* @A_V_4_13, [32 x i16]* @A_V_4_14, [32 x i16]* @A_V_4_15, [32 x i16]* @A_V_4_16, [32 x i16]* @A_V_4_17, [32 x i16]* @A_V_4_18, [32 x i16]* @A_V_4_19, [32 x i16]* @A_V_4_20, [32 x i16]* @A_V_4_21, [32 x i16]* @A_V_4_22, [32 x i16]* @A_V_4_23, [32 x i16]* @A_V_4_24, [1 x i8]* @p_str1, [15 x i8]* @p_str13, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="32" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0">
<![CDATA[
codeRepl1:3  call void (...)* @_ssdm_op_SpecMemCore([2048 x i16]* @B_V_4_0, [2048 x i16]* @B_V_4_1, [2048 x i16]* @B_V_4_2, [2048 x i16]* @B_V_4_3, [2048 x i16]* @B_V_4_4, [2048 x i16]* @B_V_4_5, [2048 x i16]* @B_V_4_6, [2048 x i16]* @B_V_4_7, [2048 x i16]* @B_V_4_8, [2048 x i16]* @B_V_4_9, [2048 x i16]* @B_V_4_10, [2048 x i16]* @B_V_4_11, [2048 x i16]* @B_V_4_12, [2048 x i16]* @B_V_4_13, [2048 x i16]* @B_V_4_14, [2048 x i16]* @B_V_4_15, [2048 x i16]* @B_V_4_16, [2048 x i16]* @B_V_4_17, [2048 x i16]* @B_V_4_18, [2048 x i16]* @B_V_4_19, [2048 x i16]* @B_V_4_20, [2048 x i16]* @B_V_4_21, [2048 x i16]* @B_V_4_22, [2048 x i16]* @B_V_4_23, [2048 x i16]* @B_V_4_24, [1 x i8]* @p_str1, [13 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:18  %tmp_V_69 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_69"/></StgValue>
</operation>

<operation id="50" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl1:19  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_69)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:20  %tmp_s = icmp eq i32 %tmp_V, 3

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="52" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32">
<![CDATA[
codeRepl1:21  %B_COL_load = load i32* @B_COL, align 4

]]></Node>
<StgValue><ssdm name="B_COL_load"/></StgValue>
</operation>

<operation id="53" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32">
<![CDATA[
codeRepl1:22  %B_ROW_load = load i32* @B_ROW, align 4

]]></Node>
<StgValue><ssdm name="B_ROW_load"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl1:23  br i1 %tmp_s, label %0, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_48 = icmp eq i32 %tmp_V, 0

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_48, label %.preheader319.preheader, label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="8" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %KER_size_0 = mul i32 %tmp_V_65, %tmp_V_59

]]></Node>
<StgValue><ssdm name="KER_size_0"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="37" op_0_bw="37" op_1_bw="32" op_2_bw="5">
<![CDATA[
.preheader319.preheader:0  %tmp_95 = call i37 @_ssdm_op_BitConcatenate.i37.i32.i5(i32 %B_COL_load, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
.preheader319.preheader:1  br label %.preheader319

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  store i32 %tmp_V_65, i32* @B_COL, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp1 = mul i32 %tmp_V_59, %tmp_V_61

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 %tmp_V_67, i32* @OFMDim_current, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="63" st_id="9" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %KER_size_1 = mul i32 %tmp_V_59, %KER_size_0

]]></Node>
<StgValue><ssdm name="KER_size_1"/></StgValue>
</operation>

<operation id="64" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_size_0, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="65" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str38)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="66" st_id="10" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %KER_bound = mul i32 %tmp_V_61, %KER_size_1

]]></Node>
<StgValue><ssdm name="KER_bound"/></StgValue>
</operation>

<operation id="67" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_size_1, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_bound, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="70" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %i3 = phi i32 [ 0, %16 ], [ %i_1, %18 ]

]]></Node>
<StgValue><ssdm name="i3"/></StgValue>
</operation>

<operation id="71" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %exitcond3 = icmp eq i32 %i3, %KER_bound

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="72" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %i_1 = add i32 %i3, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="73" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond3, label %19, label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="74" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str39)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="75" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_V_72 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_72"/></StgValue>
</operation>

<operation id="77" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_72)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:4  %empty_120 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str39, i32 %tmp_42)

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="79" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="80" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_121 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str38, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="81" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:0  br label %.loopexit321

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="0">
<![CDATA[
.loopexit321:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="84" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader319:0  %num_imag = phi i32 [ 0, %.preheader319.preheader ], [ %num_imag_1, %.preheader319.loopexit ]

]]></Node>
<StgValue><ssdm name="num_imag"/></StgValue>
</operation>

<operation id="85" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader319:1  %exitcond = icmp eq i32 %num_imag, %tmp_V_57

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="86" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader319:2  %num_imag_1 = add nsw i32 %num_imag, 1

]]></Node>
<StgValue><ssdm name="num_imag_1"/></StgValue>
</operation>

<operation id="87" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader319:3  br i1 %exitcond, label %.loopexit.loopexit, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
:0  %OFMDim_current_load = load i32* @OFMDim_current, align 4

]]></Node>
<StgValue><ssdm name="OFMDim_current_load"/></StgValue>
</operation>

<operation id="89" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %A_COL_ITER = mul i32 %OFMDim_current_load, %OFMDim_current_load

]]></Node>
<StgValue><ssdm name="A_COL_ITER"/></StgValue>
</operation>

<operation id="90" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 %B_ROW_load, i32* @A_ROW, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="93" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:0  %iter = phi i31 [ 0, %7 ], [ %iter_1, %.critedge ]

]]></Node>
<StgValue><ssdm name="iter"/></StgValue>
</operation>

<operation id="94" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="31">
<![CDATA[
:1  %iter_cast = zext i31 %iter to i32

]]></Node>
<StgValue><ssdm name="iter_cast"/></StgValue>
</operation>

<operation id="95" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_52 = icmp slt i32 %iter_cast, %A_COL_ITER

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="96" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %iter_1 = add i31 %iter, 1

]]></Node>
<StgValue><ssdm name="iter_1"/></StgValue>
</operation>

<operation id="97" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_52, label %.preheader317.preheader, label %.preheader319.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
.preheader317.preheader:0  br label %.preheader317

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0">
<![CDATA[
.preheader319.loopexit:0  br label %.preheader319

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="100" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader317:0  %j2 = phi i10 [ %j_5, %14 ], [ 0, %.preheader317.preheader ]

]]></Node>
<StgValue><ssdm name="j2"/></StgValue>
</operation>

<operation id="101" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader317:1  %tmp_53 = icmp eq i10 %j2, -224

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="102" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader317:2  %empty_116 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 800, i64 800, i64 800)

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="103" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader317:3  %j_5 = add i10 %j2, 1

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="104" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader317:4  br i1 %tmp_53, label %.preheader.preheader.critedge, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="10">
<![CDATA[
:0  %j2_cast = zext i10 %j2 to i32

]]></Node>
<StgValue><ssdm name="j2_cast"/></StgValue>
</operation>

<operation id="106" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_45 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str37)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="107" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32">
<![CDATA[
:3  %A_ROW_load = load i32* @A_ROW, align 4

]]></Node>
<StgValue><ssdm name="A_ROW_load"/></StgValue>
</operation>

<operation id="109" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_54 = icmp ult i32 %j2_cast, %A_ROW_load

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="110" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_54, label %10, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_107 = call i5 @_ssdm_op_PartSelect.i5.i10.i32.i32(i10 %j2, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="112" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="5" op_0_bw="10">
<![CDATA[
:1  %tmp_108 = trunc i10 %j2 to i5

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="113" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0">
<![CDATA[
:28  switch i5 %tmp_107, label %branch49 [
    i5 0, label %branch25
    i5 1, label %branch26
    i5 2, label %branch27
    i5 3, label %branch28
    i5 4, label %branch29
    i5 5, label %branch30
    i5 6, label %branch31
    i5 7, label %branch32
    i5 8, label %branch33
    i5 9, label %branch34
    i5 10, label %branch35
    i5 11, label %branch36
    i5 12, label %branch37
    i5 13, label %branch38
    i5 14, label %branch39
    i5 15, label %branch40
    i5 -16, label %branch41
    i5 -15, label %branch42
    i5 -14, label %branch43
    i5 -13, label %branch44
    i5 -12, label %branch45
    i5 -11, label %branch46
    i5 -10, label %branch47
    i5 -9, label %branch48
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
branch48:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="31"/>
</and_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="30"/>
</and_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="29"/>
</and_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="28"/>
</and_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="27"/>
</and_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="26"/>
</and_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="25"/>
</and_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
branch49:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_105 = call i5 @_ssdm_op_PartSelect.i5.i10.i32.i32(i10 %j2, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="140" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="5" op_0_bw="10">
<![CDATA[
:3  %tmp_106 = trunc i10 %j2 to i5

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="141" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0">
<![CDATA[
:30  switch i5 %tmp_105, label %branch24 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
    i5 15, label %branch15
    i5 -16, label %branch16
    i5 -15, label %branch17
    i5 -14, label %branch18
    i5 -13, label %branch19
    i5 -12, label %branch20
    i5 -11, label %branch21
    i5 -10, label %branch22
    i5 -9, label %branch23
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="31"/>
</and_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="30"/>
</and_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="29"/>
</and_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="28"/>
</and_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="27"/>
</and_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="26"/>
</and_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="25"/>
</and_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_117 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str37, i32 %tmp_45)

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="168" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader317

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="169" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="5">
<![CDATA[
:2  %newIndex3 = zext i5 %tmp_108 to i64

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="170" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %A_V_4_0_addr_1 = getelementptr [32 x i16]* @A_V_4_0, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="A_V_4_0_addr_1"/></StgValue>
</operation>

<operation id="171" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_V_4_1_addr_1 = getelementptr [32 x i16]* @A_V_4_1, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="A_V_4_1_addr_1"/></StgValue>
</operation>

<operation id="172" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %A_V_4_10_addr_1 = getelementptr [32 x i16]* @A_V_4_10, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="A_V_4_10_addr_1"/></StgValue>
</operation>

<operation id="173" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %A_V_4_11_addr_1 = getelementptr [32 x i16]* @A_V_4_11, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="A_V_4_11_addr_1"/></StgValue>
</operation>

<operation id="174" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %A_V_4_12_addr_1 = getelementptr [32 x i16]* @A_V_4_12, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="A_V_4_12_addr_1"/></StgValue>
</operation>

<operation id="175" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %A_V_4_13_addr_1 = getelementptr [32 x i16]* @A_V_4_13, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="A_V_4_13_addr_1"/></StgValue>
</operation>

<operation id="176" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A_V_4_14_addr_1 = getelementptr [32 x i16]* @A_V_4_14, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="A_V_4_14_addr_1"/></StgValue>
</operation>

<operation id="177" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A_V_4_15_addr_1 = getelementptr [32 x i16]* @A_V_4_15, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="A_V_4_15_addr_1"/></StgValue>
</operation>

<operation id="178" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A_V_4_16_addr_1 = getelementptr [32 x i16]* @A_V_4_16, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="A_V_4_16_addr_1"/></StgValue>
</operation>

<operation id="179" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %A_V_4_17_addr_1 = getelementptr [32 x i16]* @A_V_4_17, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="A_V_4_17_addr_1"/></StgValue>
</operation>

<operation id="180" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %A_V_4_18_addr_1 = getelementptr [32 x i16]* @A_V_4_18, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="A_V_4_18_addr_1"/></StgValue>
</operation>

<operation id="181" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A_V_4_19_addr_1 = getelementptr [32 x i16]* @A_V_4_19, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="A_V_4_19_addr_1"/></StgValue>
</operation>

<operation id="182" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %A_V_4_2_addr_1 = getelementptr [32 x i16]* @A_V_4_2, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="A_V_4_2_addr_1"/></StgValue>
</operation>

<operation id="183" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A_V_4_20_addr_1 = getelementptr [32 x i16]* @A_V_4_20, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="A_V_4_20_addr_1"/></StgValue>
</operation>

<operation id="184" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %A_V_4_21_addr_1 = getelementptr [32 x i16]* @A_V_4_21, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="A_V_4_21_addr_1"/></StgValue>
</operation>

<operation id="185" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A_V_4_22_addr_1 = getelementptr [32 x i16]* @A_V_4_22, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="A_V_4_22_addr_1"/></StgValue>
</operation>

<operation id="186" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %A_V_4_23_addr_1 = getelementptr [32 x i16]* @A_V_4_23, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="A_V_4_23_addr_1"/></StgValue>
</operation>

<operation id="187" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A_V_4_24_addr_1 = getelementptr [32 x i16]* @A_V_4_24, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="A_V_4_24_addr_1"/></StgValue>
</operation>

<operation id="188" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %A_V_4_3_addr_1 = getelementptr [32 x i16]* @A_V_4_3, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="A_V_4_3_addr_1"/></StgValue>
</operation>

<operation id="189" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %A_V_4_4_addr_1 = getelementptr [32 x i16]* @A_V_4_4, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="A_V_4_4_addr_1"/></StgValue>
</operation>

<operation id="190" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %A_V_4_5_addr_1 = getelementptr [32 x i16]* @A_V_4_5, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="A_V_4_5_addr_1"/></StgValue>
</operation>

<operation id="191" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %A_V_4_6_addr_1 = getelementptr [32 x i16]* @A_V_4_6, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="A_V_4_6_addr_1"/></StgValue>
</operation>

<operation id="192" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %A_V_4_7_addr_1 = getelementptr [32 x i16]* @A_V_4_7, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="A_V_4_7_addr_1"/></StgValue>
</operation>

<operation id="193" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %A_V_4_8_addr_1 = getelementptr [32 x i16]* @A_V_4_8, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="A_V_4_8_addr_1"/></StgValue>
</operation>

<operation id="194" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %A_V_4_9_addr_1 = getelementptr [32 x i16]* @A_V_4_9, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="A_V_4_9_addr_1"/></StgValue>
</operation>

<operation id="195" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch48:0  store i16 0, i16* %A_V_4_23_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch47:0  store i16 0, i16* %A_V_4_22_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch46:0  store i16 0, i16* %A_V_4_21_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch45:0  store i16 0, i16* %A_V_4_20_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch44:0  store i16 0, i16* %A_V_4_19_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch43:0  store i16 0, i16* %A_V_4_18_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch42:0  store i16 0, i16* %A_V_4_17_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch41:0  store i16 0, i16* %A_V_4_16_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch40:0  store i16 0, i16* %A_V_4_15_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch39:0  store i16 0, i16* %A_V_4_14_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch38:0  store i16 0, i16* %A_V_4_13_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch37:0  store i16 0, i16* %A_V_4_12_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch36:0  store i16 0, i16* %A_V_4_11_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch35:0  store i16 0, i16* %A_V_4_10_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch34:0  store i16 0, i16* %A_V_4_9_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch33:0  store i16 0, i16* %A_V_4_8_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch32:0  store i16 0, i16* %A_V_4_7_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch31:0  store i16 0, i16* %A_V_4_6_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch30:0  store i16 0, i16* %A_V_4_5_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch29:0  store i16 0, i16* %A_V_4_4_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch28:0  store i16 0, i16* %A_V_4_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch27:0  store i16 0, i16* %A_V_4_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch26:0  store i16 0, i16* %A_V_4_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch25:0  store i16 0, i16* %A_V_4_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="31"/>
</and_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="30"/>
</and_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="29"/>
</and_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="28"/>
</and_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="27"/>
</and_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="26"/>
</and_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="25"/>
</and_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_107" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch49:0  store i16 0, i16* %A_V_4_24_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="17" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_V_77 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_77"/></StgValue>
</operation>

<operation id="222" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="32">
<![CDATA[
:1  %tmp_104 = trunc i32 %tmp_V_77 to i16

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="223" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="5">
<![CDATA[
:4  %newIndex2 = zext i5 %tmp_106 to i64

]]></Node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="224" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %A_V_4_0_addr = getelementptr [32 x i16]* @A_V_4_0, i64 0, i64 %newIndex2

]]></Node>
<StgValue><ssdm name="A_V_4_0_addr"/></StgValue>
</operation>

<operation id="225" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %A_V_4_1_addr = getelementptr [32 x i16]* @A_V_4_1, i64 0, i64 %newIndex2

]]></Node>
<StgValue><ssdm name="A_V_4_1_addr"/></StgValue>
</operation>

<operation id="226" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %A_V_4_10_addr = getelementptr [32 x i16]* @A_V_4_10, i64 0, i64 %newIndex2

]]></Node>
<StgValue><ssdm name="A_V_4_10_addr"/></StgValue>
</operation>

<operation id="227" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %A_V_4_11_addr = getelementptr [32 x i16]* @A_V_4_11, i64 0, i64 %newIndex2

]]></Node>
<StgValue><ssdm name="A_V_4_11_addr"/></StgValue>
</operation>

<operation id="228" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A_V_4_12_addr = getelementptr [32 x i16]* @A_V_4_12, i64 0, i64 %newIndex2

]]></Node>
<StgValue><ssdm name="A_V_4_12_addr"/></StgValue>
</operation>

<operation id="229" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A_V_4_13_addr = getelementptr [32 x i16]* @A_V_4_13, i64 0, i64 %newIndex2

]]></Node>
<StgValue><ssdm name="A_V_4_13_addr"/></StgValue>
</operation>

<operation id="230" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A_V_4_14_addr = getelementptr [32 x i16]* @A_V_4_14, i64 0, i64 %newIndex2

]]></Node>
<StgValue><ssdm name="A_V_4_14_addr"/></StgValue>
</operation>

<operation id="231" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %A_V_4_15_addr = getelementptr [32 x i16]* @A_V_4_15, i64 0, i64 %newIndex2

]]></Node>
<StgValue><ssdm name="A_V_4_15_addr"/></StgValue>
</operation>

<operation id="232" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %A_V_4_16_addr = getelementptr [32 x i16]* @A_V_4_16, i64 0, i64 %newIndex2

]]></Node>
<StgValue><ssdm name="A_V_4_16_addr"/></StgValue>
</operation>

<operation id="233" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A_V_4_17_addr = getelementptr [32 x i16]* @A_V_4_17, i64 0, i64 %newIndex2

]]></Node>
<StgValue><ssdm name="A_V_4_17_addr"/></StgValue>
</operation>

<operation id="234" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %A_V_4_18_addr = getelementptr [32 x i16]* @A_V_4_18, i64 0, i64 %newIndex2

]]></Node>
<StgValue><ssdm name="A_V_4_18_addr"/></StgValue>
</operation>

<operation id="235" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A_V_4_19_addr = getelementptr [32 x i16]* @A_V_4_19, i64 0, i64 %newIndex2

]]></Node>
<StgValue><ssdm name="A_V_4_19_addr"/></StgValue>
</operation>

<operation id="236" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %A_V_4_2_addr = getelementptr [32 x i16]* @A_V_4_2, i64 0, i64 %newIndex2

]]></Node>
<StgValue><ssdm name="A_V_4_2_addr"/></StgValue>
</operation>

<operation id="237" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A_V_4_20_addr = getelementptr [32 x i16]* @A_V_4_20, i64 0, i64 %newIndex2

]]></Node>
<StgValue><ssdm name="A_V_4_20_addr"/></StgValue>
</operation>

<operation id="238" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %A_V_4_21_addr = getelementptr [32 x i16]* @A_V_4_21, i64 0, i64 %newIndex2

]]></Node>
<StgValue><ssdm name="A_V_4_21_addr"/></StgValue>
</operation>

<operation id="239" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A_V_4_22_addr = getelementptr [32 x i16]* @A_V_4_22, i64 0, i64 %newIndex2

]]></Node>
<StgValue><ssdm name="A_V_4_22_addr"/></StgValue>
</operation>

<operation id="240" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %A_V_4_23_addr = getelementptr [32 x i16]* @A_V_4_23, i64 0, i64 %newIndex2

]]></Node>
<StgValue><ssdm name="A_V_4_23_addr"/></StgValue>
</operation>

<operation id="241" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %A_V_4_24_addr = getelementptr [32 x i16]* @A_V_4_24, i64 0, i64 %newIndex2

]]></Node>
<StgValue><ssdm name="A_V_4_24_addr"/></StgValue>
</operation>

<operation id="242" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %A_V_4_3_addr = getelementptr [32 x i16]* @A_V_4_3, i64 0, i64 %newIndex2

]]></Node>
<StgValue><ssdm name="A_V_4_3_addr"/></StgValue>
</operation>

<operation id="243" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %A_V_4_4_addr = getelementptr [32 x i16]* @A_V_4_4, i64 0, i64 %newIndex2

]]></Node>
<StgValue><ssdm name="A_V_4_4_addr"/></StgValue>
</operation>

<operation id="244" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %A_V_4_5_addr = getelementptr [32 x i16]* @A_V_4_5, i64 0, i64 %newIndex2

]]></Node>
<StgValue><ssdm name="A_V_4_5_addr"/></StgValue>
</operation>

<operation id="245" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %A_V_4_6_addr = getelementptr [32 x i16]* @A_V_4_6, i64 0, i64 %newIndex2

]]></Node>
<StgValue><ssdm name="A_V_4_6_addr"/></StgValue>
</operation>

<operation id="246" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %A_V_4_7_addr = getelementptr [32 x i16]* @A_V_4_7, i64 0, i64 %newIndex2

]]></Node>
<StgValue><ssdm name="A_V_4_7_addr"/></StgValue>
</operation>

<operation id="247" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %A_V_4_8_addr = getelementptr [32 x i16]* @A_V_4_8, i64 0, i64 %newIndex2

]]></Node>
<StgValue><ssdm name="A_V_4_8_addr"/></StgValue>
</operation>

<operation id="248" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %A_V_4_9_addr = getelementptr [32 x i16]* @A_V_4_9, i64 0, i64 %newIndex2

]]></Node>
<StgValue><ssdm name="A_V_4_9_addr"/></StgValue>
</operation>

<operation id="249" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch23:0  store i16 %tmp_104, i16* %A_V_4_23_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch22:0  store i16 %tmp_104, i16* %A_V_4_22_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch21:0  store i16 %tmp_104, i16* %A_V_4_21_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch20:0  store i16 %tmp_104, i16* %A_V_4_20_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch19:0  store i16 %tmp_104, i16* %A_V_4_19_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch18:0  store i16 %tmp_104, i16* %A_V_4_18_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch17:0  store i16 %tmp_104, i16* %A_V_4_17_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch16:0  store i16 %tmp_104, i16* %A_V_4_16_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch15:0  store i16 %tmp_104, i16* %A_V_4_15_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch14:0  store i16 %tmp_104, i16* %A_V_4_14_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch13:0  store i16 %tmp_104, i16* %A_V_4_13_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch12:0  store i16 %tmp_104, i16* %A_V_4_12_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch11:0  store i16 %tmp_104, i16* %A_V_4_11_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch10:0  store i16 %tmp_104, i16* %A_V_4_10_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch9:0  store i16 %tmp_104, i16* %A_V_4_9_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch8:0  store i16 %tmp_104, i16* %A_V_4_8_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch7:0  store i16 %tmp_104, i16* %A_V_4_7_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch6:0  store i16 %tmp_104, i16* %A_V_4_6_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch5:0  store i16 %tmp_104, i16* %A_V_4_5_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch4:0  store i16 %tmp_104, i16* %A_V_4_4_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch3:0  store i16 %tmp_104, i16* %A_V_4_3_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch2:0  store i16 %tmp_104, i16* %A_V_4_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch1:0  store i16 %tmp_104, i16* %A_V_4_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch0:0  store i16 %tmp_104, i16* %A_V_4_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="31"/>
</and_exp><and_exp><literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="30"/>
</and_exp><and_exp><literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="29"/>
</and_exp><and_exp><literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="28"/>
</and_exp><and_exp><literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="27"/>
</and_exp><and_exp><literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="26"/>
</and_exp><and_exp><literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="25"/>
</and_exp><and_exp><literal name="tmp_54" val="1"/>
<literal name="tmp_105" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch24:0  store i16 %tmp_104, i16* %A_V_4_24_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="275" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader.preheader.critedge:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader.critedge:1  %tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str18)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="277" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.critedge:2  br label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="278" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="37" op_0_bw="37" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten6 = phi i37 [ 0, %.preheader.preheader.critedge ], [ %indvar_flatten_next7, %ifFalse ]

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="279" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %ib = phi i32 [ 0, %.preheader.preheader.critedge ], [ %tmp_59_mid2_v, %ifFalse ]

]]></Node>
<StgValue><ssdm name="ib"/></StgValue>
</operation>

<operation id="280" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %p_2 = phi i32 [ 0, %.preheader.preheader.critedge ], [ %sum_V_s, %ifFalse ]

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="281" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:3  %ic = phi i6 [ 0, %.preheader.preheader.critedge ], [ %ic_1, %ifFalse ]

]]></Node>
<StgValue><ssdm name="ic"/></StgValue>
</operation>

<operation id="282" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="37" op_1_bw="37">
<![CDATA[
:4  %exitcond_flatten8 = icmp eq i37 %indvar_flatten6, %tmp_95

]]></Node>
<StgValue><ssdm name="exitcond_flatten8"/></StgValue>
</operation>

<operation id="283" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
:5  %indvar_flatten_next7 = add i37 %indvar_flatten6, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next7"/></StgValue>
</operation>

<operation id="284" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond_flatten8, label %.critedge, label %.reset

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:0  %ib_1 = add nsw i32 1, %ib

]]></Node>
<StgValue><ssdm name="ib_1"/></StgValue>
</operation>

<operation id="286" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:2  %exitcond7 = icmp eq i6 %ic, -32

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="287" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:4  %ic_mid2 = select i1 %exitcond7, i6 0, i6 %ic

]]></Node>
<StgValue><ssdm name="ic_mid2"/></StgValue>
</operation>

<operation id="288" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:5  %tmp_59_mid2_v = select i1 %exitcond7, i32 %ib_1, i32 %ib

]]></Node>
<StgValue><ssdm name="tmp_59_mid2_v"/></StgValue>
</operation>

<operation id="289" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="32">
<![CDATA[
.reset:6  %tmp_109 = trunc i32 %tmp_59_mid2_v to i8

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="290" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
.reset:7  %tmp_111_cast = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_109, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_111_cast"/></StgValue>
</operation>

<operation id="291" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="13" op_0_bw="6">
<![CDATA[
.reset:12  %ic1_cast = zext i6 %ic_mid2 to i13

]]></Node>
<StgValue><ssdm name="ic1_cast"/></StgValue>
</operation>

<operation id="292" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.reset:38  %tmp_110 = add i13 %tmp_111_cast, %ic1_cast

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="293" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="13">
<![CDATA[
.reset:39  %tmp_112_cast = sext i13 %tmp_110 to i64

]]></Node>
<StgValue><ssdm name="tmp_112_cast"/></StgValue>
</operation>

<operation id="294" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:43  %B_V_4_11_addr_2 = getelementptr [2048 x i16]* @B_V_4_11, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="B_V_4_11_addr_2"/></StgValue>
</operation>

<operation id="295" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:46  %B_V_4_14_addr_2 = getelementptr [2048 x i16]* @B_V_4_14, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="B_V_4_14_addr_2"/></StgValue>
</operation>

<operation id="296" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:49  %B_V_4_17_addr_2 = getelementptr [2048 x i16]* @B_V_4_17, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="B_V_4_17_addr_2"/></StgValue>
</operation>

<operation id="297" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:52  %B_V_4_2_addr_2 = getelementptr [2048 x i16]* @B_V_4_2, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="B_V_4_2_addr_2"/></StgValue>
</operation>

<operation id="298" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:53  %B_V_4_20_addr_2 = getelementptr [2048 x i16]* @B_V_4_20, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="B_V_4_20_addr_2"/></StgValue>
</operation>

<operation id="299" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:55  %B_V_4_22_addr_2 = getelementptr [2048 x i16]* @B_V_4_22, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="B_V_4_22_addr_2"/></StgValue>
</operation>

<operation id="300" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:57  %B_V_4_24_addr_2 = getelementptr [2048 x i16]* @B_V_4_24, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="B_V_4_24_addr_2"/></StgValue>
</operation>

<operation id="301" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:60  %B_V_4_5_addr_2 = getelementptr [2048 x i16]* @B_V_4_5, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="B_V_4_5_addr_2"/></StgValue>
</operation>

<operation id="302" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:63  %B_V_4_8_addr_2 = getelementptr [2048 x i16]* @B_V_4_8, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="B_V_4_8_addr_2"/></StgValue>
</operation>

<operation id="303" st_id="19" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="11">
<![CDATA[
.reset:77  %B_V_4_2_load = load i16* %B_V_4_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_2_load"/></StgValue>
</operation>

<operation id="304" st_id="19" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="11">
<![CDATA[
.reset:92  %B_V_4_5_load = load i16* %B_V_4_5_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_5_load"/></StgValue>
</operation>

<operation id="305" st_id="19" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="11">
<![CDATA[
.reset:107  %B_V_4_8_load = load i16* %B_V_4_8_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_8_load"/></StgValue>
</operation>

<operation id="306" st_id="19" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="11">
<![CDATA[
.reset:122  %B_V_4_11_load = load i16* %B_V_4_11_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_11_load"/></StgValue>
</operation>

<operation id="307" st_id="19" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="11">
<![CDATA[
.reset:137  %B_V_4_14_load = load i16* %B_V_4_14_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_14_load"/></StgValue>
</operation>

<operation id="308" st_id="19" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="11">
<![CDATA[
.reset:152  %B_V_4_17_load = load i16* %B_V_4_17_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_17_load"/></StgValue>
</operation>

<operation id="309" st_id="19" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="11">
<![CDATA[
.reset:167  %B_V_4_20_load = load i16* %B_V_4_20_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_20_load"/></StgValue>
</operation>

<operation id="310" st_id="19" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="11">
<![CDATA[
.reset:177  %B_V_4_22_load = load i16* %B_V_4_22_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_22_load"/></StgValue>
</operation>

<operation id="311" st_id="19" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="16" op_0_bw="11">
<![CDATA[
.reset:187  %B_V_4_24_load = load i16* %B_V_4_24_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_24_load"/></StgValue>
</operation>

<operation id="312" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:216  %ic_1 = add i6 1, %ic_mid2

]]></Node>
<StgValue><ssdm name="ic_1"/></StgValue>
</operation>

<operation id="313" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:0  br label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="314" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="6">
<![CDATA[
.reset:11  %ic1 = zext i6 %ic_mid2 to i64

]]></Node>
<StgValue><ssdm name="ic1"/></StgValue>
</operation>

<operation id="315" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:14  %A_V_4_1_addr_2 = getelementptr [32 x i16]* @A_V_4_1, i64 0, i64 %ic1

]]></Node>
<StgValue><ssdm name="A_V_4_1_addr_2"/></StgValue>
</operation>

<operation id="316" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:16  %A_V_4_11_addr_2 = getelementptr [32 x i16]* @A_V_4_11, i64 0, i64 %ic1

]]></Node>
<StgValue><ssdm name="A_V_4_11_addr_2"/></StgValue>
</operation>

<operation id="317" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:18  %A_V_4_13_addr_2 = getelementptr [32 x i16]* @A_V_4_13, i64 0, i64 %ic1

]]></Node>
<StgValue><ssdm name="A_V_4_13_addr_2"/></StgValue>
</operation>

<operation id="318" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:19  %A_V_4_14_addr_2 = getelementptr [32 x i16]* @A_V_4_14, i64 0, i64 %ic1

]]></Node>
<StgValue><ssdm name="A_V_4_14_addr_2"/></StgValue>
</operation>

<operation id="319" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:21  %A_V_4_16_addr_2 = getelementptr [32 x i16]* @A_V_4_16, i64 0, i64 %ic1

]]></Node>
<StgValue><ssdm name="A_V_4_16_addr_2"/></StgValue>
</operation>

<operation id="320" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:22  %A_V_4_17_addr_2 = getelementptr [32 x i16]* @A_V_4_17, i64 0, i64 %ic1

]]></Node>
<StgValue><ssdm name="A_V_4_17_addr_2"/></StgValue>
</operation>

<operation id="321" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:25  %A_V_4_2_addr_2 = getelementptr [32 x i16]* @A_V_4_2, i64 0, i64 %ic1

]]></Node>
<StgValue><ssdm name="A_V_4_2_addr_2"/></StgValue>
</operation>

<operation id="322" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:26  %A_V_4_20_addr_2 = getelementptr [32 x i16]* @A_V_4_20, i64 0, i64 %ic1

]]></Node>
<StgValue><ssdm name="A_V_4_20_addr_2"/></StgValue>
</operation>

<operation id="323" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:28  %A_V_4_22_addr_2 = getelementptr [32 x i16]* @A_V_4_22, i64 0, i64 %ic1

]]></Node>
<StgValue><ssdm name="A_V_4_22_addr_2"/></StgValue>
</operation>

<operation id="324" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:30  %A_V_4_24_addr_2 = getelementptr [32 x i16]* @A_V_4_24, i64 0, i64 %ic1

]]></Node>
<StgValue><ssdm name="A_V_4_24_addr_2"/></StgValue>
</operation>

<operation id="325" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:32  %A_V_4_4_addr_2 = getelementptr [32 x i16]* @A_V_4_4, i64 0, i64 %ic1

]]></Node>
<StgValue><ssdm name="A_V_4_4_addr_2"/></StgValue>
</operation>

<operation id="326" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:33  %A_V_4_5_addr_2 = getelementptr [32 x i16]* @A_V_4_5, i64 0, i64 %ic1

]]></Node>
<StgValue><ssdm name="A_V_4_5_addr_2"/></StgValue>
</operation>

<operation id="327" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:36  %A_V_4_8_addr_2 = getelementptr [32 x i16]* @A_V_4_8, i64 0, i64 %ic1

]]></Node>
<StgValue><ssdm name="A_V_4_8_addr_2"/></StgValue>
</operation>

<operation id="328" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:40  %B_V_4_0_addr_2 = getelementptr [2048 x i16]* @B_V_4_0, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="B_V_4_0_addr_2"/></StgValue>
</operation>

<operation id="329" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:41  %B_V_4_1_addr_2 = getelementptr [2048 x i16]* @B_V_4_1, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="B_V_4_1_addr_2"/></StgValue>
</operation>

<operation id="330" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:42  %B_V_4_10_addr_2 = getelementptr [2048 x i16]* @B_V_4_10, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="B_V_4_10_addr_2"/></StgValue>
</operation>

<operation id="331" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:44  %B_V_4_12_addr_2 = getelementptr [2048 x i16]* @B_V_4_12, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="B_V_4_12_addr_2"/></StgValue>
</operation>

<operation id="332" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:45  %B_V_4_13_addr_2 = getelementptr [2048 x i16]* @B_V_4_13, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="B_V_4_13_addr_2"/></StgValue>
</operation>

<operation id="333" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:47  %B_V_4_15_addr_2 = getelementptr [2048 x i16]* @B_V_4_15, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="B_V_4_15_addr_2"/></StgValue>
</operation>

<operation id="334" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:48  %B_V_4_16_addr_2 = getelementptr [2048 x i16]* @B_V_4_16, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="B_V_4_16_addr_2"/></StgValue>
</operation>

<operation id="335" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:51  %B_V_4_19_addr_2 = getelementptr [2048 x i16]* @B_V_4_19, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="B_V_4_19_addr_2"/></StgValue>
</operation>

<operation id="336" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:54  %B_V_4_21_addr_2 = getelementptr [2048 x i16]* @B_V_4_21, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="B_V_4_21_addr_2"/></StgValue>
</operation>

<operation id="337" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:56  %B_V_4_23_addr_2 = getelementptr [2048 x i16]* @B_V_4_23, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="B_V_4_23_addr_2"/></StgValue>
</operation>

<operation id="338" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:58  %B_V_4_3_addr_2 = getelementptr [2048 x i16]* @B_V_4_3, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="B_V_4_3_addr_2"/></StgValue>
</operation>

<operation id="339" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:59  %B_V_4_4_addr_2 = getelementptr [2048 x i16]* @B_V_4_4, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="B_V_4_4_addr_2"/></StgValue>
</operation>

<operation id="340" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:62  %B_V_4_7_addr_2 = getelementptr [2048 x i16]* @B_V_4_7, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="B_V_4_7_addr_2"/></StgValue>
</operation>

<operation id="341" st_id="20" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="11">
<![CDATA[
.reset:67  %B_V_4_0_load = load i16* %B_V_4_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_0_load"/></StgValue>
</operation>

<operation id="342" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="5">
<![CDATA[
.reset:70  %A_V_4_1_load = load i16* %A_V_4_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_1_load"/></StgValue>
</operation>

<operation id="343" st_id="20" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="11">
<![CDATA[
.reset:72  %B_V_4_1_load = load i16* %B_V_4_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_1_load"/></StgValue>
</operation>

<operation id="344" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="5">
<![CDATA[
.reset:75  %A_V_4_2_load = load i16* %A_V_4_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_2_load"/></StgValue>
</operation>

<operation id="345" st_id="20" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="11">
<![CDATA[
.reset:77  %B_V_4_2_load = load i16* %B_V_4_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_2_load"/></StgValue>
</operation>

<operation id="346" st_id="20" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="11">
<![CDATA[
.reset:82  %B_V_4_3_load = load i16* %B_V_4_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_3_load"/></StgValue>
</operation>

<operation id="347" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="16" op_0_bw="5">
<![CDATA[
.reset:85  %A_V_4_4_load = load i16* %A_V_4_4_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_4_load"/></StgValue>
</operation>

<operation id="348" st_id="20" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="11">
<![CDATA[
.reset:87  %B_V_4_4_load = load i16* %B_V_4_4_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_4_load"/></StgValue>
</operation>

<operation id="349" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="5">
<![CDATA[
.reset:90  %A_V_4_5_load = load i16* %A_V_4_5_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_5_load"/></StgValue>
</operation>

<operation id="350" st_id="20" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="11">
<![CDATA[
.reset:92  %B_V_4_5_load = load i16* %B_V_4_5_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_5_load"/></StgValue>
</operation>

<operation id="351" st_id="20" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="11">
<![CDATA[
.reset:102  %B_V_4_7_load = load i16* %B_V_4_7_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_7_load"/></StgValue>
</operation>

<operation id="352" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="5">
<![CDATA[
.reset:105  %A_V_4_8_load = load i16* %A_V_4_8_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_8_load"/></StgValue>
</operation>

<operation id="353" st_id="20" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="11">
<![CDATA[
.reset:107  %B_V_4_8_load = load i16* %B_V_4_8_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_8_load"/></StgValue>
</operation>

<operation id="354" st_id="20" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="11">
<![CDATA[
.reset:117  %B_V_4_10_load = load i16* %B_V_4_10_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_10_load"/></StgValue>
</operation>

<operation id="355" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="5">
<![CDATA[
.reset:120  %A_V_4_11_load = load i16* %A_V_4_11_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_11_load"/></StgValue>
</operation>

<operation id="356" st_id="20" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="11">
<![CDATA[
.reset:122  %B_V_4_11_load = load i16* %B_V_4_11_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_11_load"/></StgValue>
</operation>

<operation id="357" st_id="20" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="11">
<![CDATA[
.reset:127  %B_V_4_12_load = load i16* %B_V_4_12_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_12_load"/></StgValue>
</operation>

<operation id="358" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="5">
<![CDATA[
.reset:130  %A_V_4_13_load = load i16* %A_V_4_13_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_13_load"/></StgValue>
</operation>

<operation id="359" st_id="20" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="11">
<![CDATA[
.reset:132  %B_V_4_13_load = load i16* %B_V_4_13_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_13_load"/></StgValue>
</operation>

<operation id="360" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="5">
<![CDATA[
.reset:135  %A_V_4_14_load = load i16* %A_V_4_14_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_14_load"/></StgValue>
</operation>

<operation id="361" st_id="20" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="11">
<![CDATA[
.reset:137  %B_V_4_14_load = load i16* %B_V_4_14_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_14_load"/></StgValue>
</operation>

<operation id="362" st_id="20" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="11">
<![CDATA[
.reset:142  %B_V_4_15_load = load i16* %B_V_4_15_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_15_load"/></StgValue>
</operation>

<operation id="363" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="5">
<![CDATA[
.reset:145  %A_V_4_16_load = load i16* %A_V_4_16_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_16_load"/></StgValue>
</operation>

<operation id="364" st_id="20" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="11">
<![CDATA[
.reset:147  %B_V_4_16_load = load i16* %B_V_4_16_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_16_load"/></StgValue>
</operation>

<operation id="365" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="5">
<![CDATA[
.reset:150  %A_V_4_17_load = load i16* %A_V_4_17_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_17_load"/></StgValue>
</operation>

<operation id="366" st_id="20" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="11">
<![CDATA[
.reset:152  %B_V_4_17_load = load i16* %B_V_4_17_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_17_load"/></StgValue>
</operation>

<operation id="367" st_id="20" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="11">
<![CDATA[
.reset:162  %B_V_4_19_load = load i16* %B_V_4_19_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_19_load"/></StgValue>
</operation>

<operation id="368" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="5">
<![CDATA[
.reset:165  %A_V_4_20_load = load i16* %A_V_4_20_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_20_load"/></StgValue>
</operation>

<operation id="369" st_id="20" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="11">
<![CDATA[
.reset:167  %B_V_4_20_load = load i16* %B_V_4_20_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_20_load"/></StgValue>
</operation>

<operation id="370" st_id="20" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="11">
<![CDATA[
.reset:172  %B_V_4_21_load = load i16* %B_V_4_21_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_21_load"/></StgValue>
</operation>

<operation id="371" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="5">
<![CDATA[
.reset:175  %A_V_4_22_load = load i16* %A_V_4_22_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_22_load"/></StgValue>
</operation>

<operation id="372" st_id="20" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="11">
<![CDATA[
.reset:177  %B_V_4_22_load = load i16* %B_V_4_22_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_22_load"/></StgValue>
</operation>

<operation id="373" st_id="20" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="11">
<![CDATA[
.reset:182  %B_V_4_23_load = load i16* %B_V_4_23_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_23_load"/></StgValue>
</operation>

<operation id="374" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="5">
<![CDATA[
.reset:185  %A_V_4_24_load = load i16* %A_V_4_24_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_24_load"/></StgValue>
</operation>

<operation id="375" st_id="20" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="16" op_0_bw="11">
<![CDATA[
.reset:187  %B_V_4_24_load = load i16* %B_V_4_24_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_24_load"/></StgValue>
</operation>

<operation id="376" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:217  %ifzero = icmp eq i6 %ic_1, -32

]]></Node>
<StgValue><ssdm name="ifzero"/></StgValue>
</operation>

<operation id="377" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.reset:218  br i1 %ifzero, label %ifTrue, label %ifFalse

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="378" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:13  %A_V_4_0_addr_2 = getelementptr [32 x i16]* @A_V_4_0, i64 0, i64 %ic1

]]></Node>
<StgValue><ssdm name="A_V_4_0_addr_2"/></StgValue>
</operation>

<operation id="379" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:15  %A_V_4_10_addr_2 = getelementptr [32 x i16]* @A_V_4_10, i64 0, i64 %ic1

]]></Node>
<StgValue><ssdm name="A_V_4_10_addr_2"/></StgValue>
</operation>

<operation id="380" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:17  %A_V_4_12_addr_2 = getelementptr [32 x i16]* @A_V_4_12, i64 0, i64 %ic1

]]></Node>
<StgValue><ssdm name="A_V_4_12_addr_2"/></StgValue>
</operation>

<operation id="381" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:20  %A_V_4_15_addr_2 = getelementptr [32 x i16]* @A_V_4_15, i64 0, i64 %ic1

]]></Node>
<StgValue><ssdm name="A_V_4_15_addr_2"/></StgValue>
</operation>

<operation id="382" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:23  %A_V_4_18_addr_2 = getelementptr [32 x i16]* @A_V_4_18, i64 0, i64 %ic1

]]></Node>
<StgValue><ssdm name="A_V_4_18_addr_2"/></StgValue>
</operation>

<operation id="383" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:24  %A_V_4_19_addr_2 = getelementptr [32 x i16]* @A_V_4_19, i64 0, i64 %ic1

]]></Node>
<StgValue><ssdm name="A_V_4_19_addr_2"/></StgValue>
</operation>

<operation id="384" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:27  %A_V_4_21_addr_2 = getelementptr [32 x i16]* @A_V_4_21, i64 0, i64 %ic1

]]></Node>
<StgValue><ssdm name="A_V_4_21_addr_2"/></StgValue>
</operation>

<operation id="385" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:29  %A_V_4_23_addr_2 = getelementptr [32 x i16]* @A_V_4_23, i64 0, i64 %ic1

]]></Node>
<StgValue><ssdm name="A_V_4_23_addr_2"/></StgValue>
</operation>

<operation id="386" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:31  %A_V_4_3_addr_2 = getelementptr [32 x i16]* @A_V_4_3, i64 0, i64 %ic1

]]></Node>
<StgValue><ssdm name="A_V_4_3_addr_2"/></StgValue>
</operation>

<operation id="387" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:34  %A_V_4_6_addr_2 = getelementptr [32 x i16]* @A_V_4_6, i64 0, i64 %ic1

]]></Node>
<StgValue><ssdm name="A_V_4_6_addr_2"/></StgValue>
</operation>

<operation id="388" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:35  %A_V_4_7_addr_2 = getelementptr [32 x i16]* @A_V_4_7, i64 0, i64 %ic1

]]></Node>
<StgValue><ssdm name="A_V_4_7_addr_2"/></StgValue>
</operation>

<operation id="389" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:37  %A_V_4_9_addr_2 = getelementptr [32 x i16]* @A_V_4_9, i64 0, i64 %ic1

]]></Node>
<StgValue><ssdm name="A_V_4_9_addr_2"/></StgValue>
</operation>

<operation id="390" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:50  %B_V_4_18_addr_2 = getelementptr [2048 x i16]* @B_V_4_18, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="B_V_4_18_addr_2"/></StgValue>
</operation>

<operation id="391" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:61  %B_V_4_6_addr_2 = getelementptr [2048 x i16]* @B_V_4_6, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="B_V_4_6_addr_2"/></StgValue>
</operation>

<operation id="392" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:64  %B_V_4_9_addr_2 = getelementptr [2048 x i16]* @B_V_4_9, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="B_V_4_9_addr_2"/></StgValue>
</operation>

<operation id="393" st_id="21" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="5">
<![CDATA[
.reset:65  %A_V_4_0_load = load i16* %A_V_4_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_0_load"/></StgValue>
</operation>

<operation id="394" st_id="21" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="11">
<![CDATA[
.reset:67  %B_V_4_0_load = load i16* %B_V_4_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_0_load"/></StgValue>
</operation>

<operation id="395" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="5">
<![CDATA[
.reset:70  %A_V_4_1_load = load i16* %A_V_4_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_1_load"/></StgValue>
</operation>

<operation id="396" st_id="21" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="11">
<![CDATA[
.reset:72  %B_V_4_1_load = load i16* %B_V_4_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_1_load"/></StgValue>
</operation>

<operation id="397" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="5">
<![CDATA[
.reset:75  %A_V_4_2_load = load i16* %A_V_4_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_2_load"/></StgValue>
</operation>

<operation id="398" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="16">
<![CDATA[
.reset:76  %lhs_V_2 = sext i16 %A_V_4_2_load to i32

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="399" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="16">
<![CDATA[
.reset:78  %rhs_V_2 = sext i16 %B_V_4_2_load to i32

]]></Node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="400" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:79  %ret_V_2 = mul nsw i32 %lhs_V_2, %rhs_V_2

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="401" st_id="21" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="5">
<![CDATA[
.reset:80  %A_V_4_3_load = load i16* %A_V_4_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_3_load"/></StgValue>
</operation>

<operation id="402" st_id="21" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="11">
<![CDATA[
.reset:82  %B_V_4_3_load = load i16* %B_V_4_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_3_load"/></StgValue>
</operation>

<operation id="403" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="16" op_0_bw="5">
<![CDATA[
.reset:85  %A_V_4_4_load = load i16* %A_V_4_4_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_4_load"/></StgValue>
</operation>

<operation id="404" st_id="21" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="11">
<![CDATA[
.reset:87  %B_V_4_4_load = load i16* %B_V_4_4_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_4_load"/></StgValue>
</operation>

<operation id="405" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="5">
<![CDATA[
.reset:90  %A_V_4_5_load = load i16* %A_V_4_5_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_5_load"/></StgValue>
</operation>

<operation id="406" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="16">
<![CDATA[
.reset:91  %lhs_V_5 = sext i16 %A_V_4_5_load to i32

]]></Node>
<StgValue><ssdm name="lhs_V_5"/></StgValue>
</operation>

<operation id="407" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="16">
<![CDATA[
.reset:93  %rhs_V_5 = sext i16 %B_V_4_5_load to i32

]]></Node>
<StgValue><ssdm name="rhs_V_5"/></StgValue>
</operation>

<operation id="408" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:94  %ret_V_5 = mul nsw i32 %lhs_V_5, %rhs_V_5

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="409" st_id="21" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="5">
<![CDATA[
.reset:95  %A_V_4_6_load = load i16* %A_V_4_6_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_6_load"/></StgValue>
</operation>

<operation id="410" st_id="21" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="11">
<![CDATA[
.reset:97  %B_V_4_6_load = load i16* %B_V_4_6_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_6_load"/></StgValue>
</operation>

<operation id="411" st_id="21" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="5">
<![CDATA[
.reset:100  %A_V_4_7_load = load i16* %A_V_4_7_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_7_load"/></StgValue>
</operation>

<operation id="412" st_id="21" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="11">
<![CDATA[
.reset:102  %B_V_4_7_load = load i16* %B_V_4_7_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_7_load"/></StgValue>
</operation>

<operation id="413" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="5">
<![CDATA[
.reset:105  %A_V_4_8_load = load i16* %A_V_4_8_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_8_load"/></StgValue>
</operation>

<operation id="414" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="16">
<![CDATA[
.reset:106  %lhs_V_8 = sext i16 %A_V_4_8_load to i32

]]></Node>
<StgValue><ssdm name="lhs_V_8"/></StgValue>
</operation>

<operation id="415" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="16">
<![CDATA[
.reset:108  %rhs_V_8 = sext i16 %B_V_4_8_load to i32

]]></Node>
<StgValue><ssdm name="rhs_V_8"/></StgValue>
</operation>

<operation id="416" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:109  %ret_V_8 = mul nsw i32 %lhs_V_8, %rhs_V_8

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="417" st_id="21" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="5">
<![CDATA[
.reset:110  %A_V_4_9_load = load i16* %A_V_4_9_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_9_load"/></StgValue>
</operation>

<operation id="418" st_id="21" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="11">
<![CDATA[
.reset:112  %B_V_4_9_load = load i16* %B_V_4_9_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_9_load"/></StgValue>
</operation>

<operation id="419" st_id="21" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="5">
<![CDATA[
.reset:115  %A_V_4_10_load = load i16* %A_V_4_10_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_10_load"/></StgValue>
</operation>

<operation id="420" st_id="21" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="11">
<![CDATA[
.reset:117  %B_V_4_10_load = load i16* %B_V_4_10_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_10_load"/></StgValue>
</operation>

<operation id="421" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="5">
<![CDATA[
.reset:120  %A_V_4_11_load = load i16* %A_V_4_11_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_11_load"/></StgValue>
</operation>

<operation id="422" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="16">
<![CDATA[
.reset:121  %lhs_V_10 = sext i16 %A_V_4_11_load to i32

]]></Node>
<StgValue><ssdm name="lhs_V_10"/></StgValue>
</operation>

<operation id="423" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="16">
<![CDATA[
.reset:123  %rhs_V_10 = sext i16 %B_V_4_11_load to i32

]]></Node>
<StgValue><ssdm name="rhs_V_10"/></StgValue>
</operation>

<operation id="424" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:124  %ret_V_10 = mul nsw i32 %lhs_V_10, %rhs_V_10

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="425" st_id="21" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="5">
<![CDATA[
.reset:125  %A_V_4_12_load = load i16* %A_V_4_12_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_12_load"/></StgValue>
</operation>

<operation id="426" st_id="21" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="11">
<![CDATA[
.reset:127  %B_V_4_12_load = load i16* %B_V_4_12_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_12_load"/></StgValue>
</operation>

<operation id="427" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="5">
<![CDATA[
.reset:130  %A_V_4_13_load = load i16* %A_V_4_13_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_13_load"/></StgValue>
</operation>

<operation id="428" st_id="21" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="11">
<![CDATA[
.reset:132  %B_V_4_13_load = load i16* %B_V_4_13_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_13_load"/></StgValue>
</operation>

<operation id="429" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="5">
<![CDATA[
.reset:135  %A_V_4_14_load = load i16* %A_V_4_14_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_14_load"/></StgValue>
</operation>

<operation id="430" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="16">
<![CDATA[
.reset:136  %lhs_V_13 = sext i16 %A_V_4_14_load to i32

]]></Node>
<StgValue><ssdm name="lhs_V_13"/></StgValue>
</operation>

<operation id="431" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="16">
<![CDATA[
.reset:138  %rhs_V_13 = sext i16 %B_V_4_14_load to i32

]]></Node>
<StgValue><ssdm name="rhs_V_13"/></StgValue>
</operation>

<operation id="432" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:139  %ret_V_13 = mul nsw i32 %lhs_V_13, %rhs_V_13

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="433" st_id="21" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="16" op_0_bw="5">
<![CDATA[
.reset:140  %A_V_4_15_load = load i16* %A_V_4_15_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_15_load"/></StgValue>
</operation>

<operation id="434" st_id="21" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="11">
<![CDATA[
.reset:142  %B_V_4_15_load = load i16* %B_V_4_15_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_15_load"/></StgValue>
</operation>

<operation id="435" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="5">
<![CDATA[
.reset:145  %A_V_4_16_load = load i16* %A_V_4_16_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_16_load"/></StgValue>
</operation>

<operation id="436" st_id="21" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="11">
<![CDATA[
.reset:147  %B_V_4_16_load = load i16* %B_V_4_16_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_16_load"/></StgValue>
</operation>

<operation id="437" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="5">
<![CDATA[
.reset:150  %A_V_4_17_load = load i16* %A_V_4_17_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_17_load"/></StgValue>
</operation>

<operation id="438" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="16">
<![CDATA[
.reset:151  %lhs_V_16 = sext i16 %A_V_4_17_load to i32

]]></Node>
<StgValue><ssdm name="lhs_V_16"/></StgValue>
</operation>

<operation id="439" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="16">
<![CDATA[
.reset:153  %rhs_V_16 = sext i16 %B_V_4_17_load to i32

]]></Node>
<StgValue><ssdm name="rhs_V_16"/></StgValue>
</operation>

<operation id="440" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:154  %ret_V_16 = mul nsw i32 %lhs_V_16, %rhs_V_16

]]></Node>
<StgValue><ssdm name="ret_V_16"/></StgValue>
</operation>

<operation id="441" st_id="21" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="16" op_0_bw="5">
<![CDATA[
.reset:155  %A_V_4_18_load = load i16* %A_V_4_18_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_18_load"/></StgValue>
</operation>

<operation id="442" st_id="21" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="16" op_0_bw="11">
<![CDATA[
.reset:157  %B_V_4_18_load = load i16* %B_V_4_18_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_18_load"/></StgValue>
</operation>

<operation id="443" st_id="21" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="5">
<![CDATA[
.reset:160  %A_V_4_19_load = load i16* %A_V_4_19_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_19_load"/></StgValue>
</operation>

<operation id="444" st_id="21" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="11">
<![CDATA[
.reset:162  %B_V_4_19_load = load i16* %B_V_4_19_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_19_load"/></StgValue>
</operation>

<operation id="445" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="5">
<![CDATA[
.reset:165  %A_V_4_20_load = load i16* %A_V_4_20_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_20_load"/></StgValue>
</operation>

<operation id="446" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="16">
<![CDATA[
.reset:166  %lhs_V_19 = sext i16 %A_V_4_20_load to i32

]]></Node>
<StgValue><ssdm name="lhs_V_19"/></StgValue>
</operation>

<operation id="447" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="16">
<![CDATA[
.reset:168  %rhs_V_19 = sext i16 %B_V_4_20_load to i32

]]></Node>
<StgValue><ssdm name="rhs_V_19"/></StgValue>
</operation>

<operation id="448" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:169  %ret_V_19 = mul nsw i32 %lhs_V_19, %rhs_V_19

]]></Node>
<StgValue><ssdm name="ret_V_19"/></StgValue>
</operation>

<operation id="449" st_id="21" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="5">
<![CDATA[
.reset:170  %A_V_4_21_load = load i16* %A_V_4_21_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_21_load"/></StgValue>
</operation>

<operation id="450" st_id="21" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="11">
<![CDATA[
.reset:172  %B_V_4_21_load = load i16* %B_V_4_21_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_21_load"/></StgValue>
</operation>

<operation id="451" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="5">
<![CDATA[
.reset:175  %A_V_4_22_load = load i16* %A_V_4_22_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_22_load"/></StgValue>
</operation>

<operation id="452" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="16">
<![CDATA[
.reset:176  %lhs_V_21 = sext i16 %A_V_4_22_load to i32

]]></Node>
<StgValue><ssdm name="lhs_V_21"/></StgValue>
</operation>

<operation id="453" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="16">
<![CDATA[
.reset:178  %rhs_V_21 = sext i16 %B_V_4_22_load to i32

]]></Node>
<StgValue><ssdm name="rhs_V_21"/></StgValue>
</operation>

<operation id="454" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:179  %ret_V_21 = mul nsw i32 %lhs_V_21, %rhs_V_21

]]></Node>
<StgValue><ssdm name="ret_V_21"/></StgValue>
</operation>

<operation id="455" st_id="21" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="5">
<![CDATA[
.reset:180  %A_V_4_23_load = load i16* %A_V_4_23_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_23_load"/></StgValue>
</operation>

<operation id="456" st_id="21" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="11">
<![CDATA[
.reset:182  %B_V_4_23_load = load i16* %B_V_4_23_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_23_load"/></StgValue>
</operation>

<operation id="457" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="5">
<![CDATA[
.reset:185  %A_V_4_24_load = load i16* %A_V_4_24_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_24_load"/></StgValue>
</operation>

<operation id="458" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="16">
<![CDATA[
.reset:186  %lhs_V_23 = sext i16 %A_V_4_24_load to i32

]]></Node>
<StgValue><ssdm name="lhs_V_23"/></StgValue>
</operation>

<operation id="459" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="16">
<![CDATA[
.reset:188  %rhs_V_23 = sext i16 %B_V_4_24_load to i32

]]></Node>
<StgValue><ssdm name="rhs_V_23"/></StgValue>
</operation>

<operation id="460" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:189  %ret_V_23 = mul nsw i32 %lhs_V_23, %rhs_V_23

]]></Node>
<StgValue><ssdm name="ret_V_23"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="461" st_id="22" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="5">
<![CDATA[
.reset:65  %A_V_4_0_load = load i16* %A_V_4_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_0_load"/></StgValue>
</operation>

<operation id="462" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="16">
<![CDATA[
.reset:66  %lhs_V = sext i16 %A_V_4_0_load to i32

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="463" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="16">
<![CDATA[
.reset:68  %rhs_V = sext i16 %B_V_4_0_load to i32

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="464" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:69  %ret_V = mul nsw i32 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="465" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="16">
<![CDATA[
.reset:71  %lhs_V_1 = sext i16 %A_V_4_1_load to i32

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="466" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="16">
<![CDATA[
.reset:73  %rhs_V_1 = sext i16 %B_V_4_1_load to i32

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="467" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:74  %ret_V_1 = mul nsw i32 %lhs_V_1, %rhs_V_1

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="468" st_id="22" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="5">
<![CDATA[
.reset:80  %A_V_4_3_load = load i16* %A_V_4_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_3_load"/></StgValue>
</operation>

<operation id="469" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="16">
<![CDATA[
.reset:81  %lhs_V_3 = sext i16 %A_V_4_3_load to i32

]]></Node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="470" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="16">
<![CDATA[
.reset:83  %rhs_V_3 = sext i16 %B_V_4_3_load to i32

]]></Node>
<StgValue><ssdm name="rhs_V_3"/></StgValue>
</operation>

<operation id="471" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:84  %ret_V_3 = mul nsw i32 %lhs_V_3, %rhs_V_3

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="472" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="16">
<![CDATA[
.reset:86  %lhs_V_4 = sext i16 %A_V_4_4_load to i32

]]></Node>
<StgValue><ssdm name="lhs_V_4"/></StgValue>
</operation>

<operation id="473" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="16">
<![CDATA[
.reset:88  %rhs_V_4 = sext i16 %B_V_4_4_load to i32

]]></Node>
<StgValue><ssdm name="rhs_V_4"/></StgValue>
</operation>

<operation id="474" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:89  %ret_V_4 = mul nsw i32 %lhs_V_4, %rhs_V_4

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="475" st_id="22" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="5">
<![CDATA[
.reset:95  %A_V_4_6_load = load i16* %A_V_4_6_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_6_load"/></StgValue>
</operation>

<operation id="476" st_id="22" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="11">
<![CDATA[
.reset:97  %B_V_4_6_load = load i16* %B_V_4_6_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_6_load"/></StgValue>
</operation>

<operation id="477" st_id="22" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="5">
<![CDATA[
.reset:100  %A_V_4_7_load = load i16* %A_V_4_7_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_7_load"/></StgValue>
</operation>

<operation id="478" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="16">
<![CDATA[
.reset:101  %lhs_V_7 = sext i16 %A_V_4_7_load to i32

]]></Node>
<StgValue><ssdm name="lhs_V_7"/></StgValue>
</operation>

<operation id="479" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="16">
<![CDATA[
.reset:103  %rhs_V_7 = sext i16 %B_V_4_7_load to i32

]]></Node>
<StgValue><ssdm name="rhs_V_7"/></StgValue>
</operation>

<operation id="480" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:104  %ret_V_7 = mul nsw i32 %lhs_V_7, %rhs_V_7

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="481" st_id="22" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="5">
<![CDATA[
.reset:110  %A_V_4_9_load = load i16* %A_V_4_9_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_9_load"/></StgValue>
</operation>

<operation id="482" st_id="22" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="11">
<![CDATA[
.reset:112  %B_V_4_9_load = load i16* %B_V_4_9_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_9_load"/></StgValue>
</operation>

<operation id="483" st_id="22" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="5">
<![CDATA[
.reset:115  %A_V_4_10_load = load i16* %A_V_4_10_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_10_load"/></StgValue>
</operation>

<operation id="484" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="16">
<![CDATA[
.reset:116  %lhs_V_s = sext i16 %A_V_4_10_load to i32

]]></Node>
<StgValue><ssdm name="lhs_V_s"/></StgValue>
</operation>

<operation id="485" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="16">
<![CDATA[
.reset:118  %rhs_V_s = sext i16 %B_V_4_10_load to i32

]]></Node>
<StgValue><ssdm name="rhs_V_s"/></StgValue>
</operation>

<operation id="486" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:119  %ret_V_s = mul nsw i32 %lhs_V_s, %rhs_V_s

]]></Node>
<StgValue><ssdm name="ret_V_s"/></StgValue>
</operation>

<operation id="487" st_id="22" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="5">
<![CDATA[
.reset:125  %A_V_4_12_load = load i16* %A_V_4_12_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_12_load"/></StgValue>
</operation>

<operation id="488" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="16">
<![CDATA[
.reset:126  %lhs_V_11 = sext i16 %A_V_4_12_load to i32

]]></Node>
<StgValue><ssdm name="lhs_V_11"/></StgValue>
</operation>

<operation id="489" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="16">
<![CDATA[
.reset:128  %rhs_V_11 = sext i16 %B_V_4_12_load to i32

]]></Node>
<StgValue><ssdm name="rhs_V_11"/></StgValue>
</operation>

<operation id="490" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:129  %ret_V_11 = mul nsw i32 %lhs_V_11, %rhs_V_11

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="491" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="16">
<![CDATA[
.reset:131  %lhs_V_12 = sext i16 %A_V_4_13_load to i32

]]></Node>
<StgValue><ssdm name="lhs_V_12"/></StgValue>
</operation>

<operation id="492" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="16">
<![CDATA[
.reset:133  %rhs_V_12 = sext i16 %B_V_4_13_load to i32

]]></Node>
<StgValue><ssdm name="rhs_V_12"/></StgValue>
</operation>

<operation id="493" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:134  %ret_V_12 = mul nsw i32 %lhs_V_12, %rhs_V_12

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="494" st_id="22" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="16" op_0_bw="5">
<![CDATA[
.reset:140  %A_V_4_15_load = load i16* %A_V_4_15_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_15_load"/></StgValue>
</operation>

<operation id="495" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="16">
<![CDATA[
.reset:141  %lhs_V_14 = sext i16 %A_V_4_15_load to i32

]]></Node>
<StgValue><ssdm name="lhs_V_14"/></StgValue>
</operation>

<operation id="496" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="16">
<![CDATA[
.reset:143  %rhs_V_14 = sext i16 %B_V_4_15_load to i32

]]></Node>
<StgValue><ssdm name="rhs_V_14"/></StgValue>
</operation>

<operation id="497" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:144  %ret_V_14 = mul nsw i32 %lhs_V_14, %rhs_V_14

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="498" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="16">
<![CDATA[
.reset:146  %lhs_V_15 = sext i16 %A_V_4_16_load to i32

]]></Node>
<StgValue><ssdm name="lhs_V_15"/></StgValue>
</operation>

<operation id="499" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="16">
<![CDATA[
.reset:148  %rhs_V_15 = sext i16 %B_V_4_16_load to i32

]]></Node>
<StgValue><ssdm name="rhs_V_15"/></StgValue>
</operation>

<operation id="500" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:149  %ret_V_15 = mul nsw i32 %lhs_V_15, %rhs_V_15

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="501" st_id="22" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="16" op_0_bw="5">
<![CDATA[
.reset:155  %A_V_4_18_load = load i16* %A_V_4_18_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_18_load"/></StgValue>
</operation>

<operation id="502" st_id="22" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="16" op_0_bw="11">
<![CDATA[
.reset:157  %B_V_4_18_load = load i16* %B_V_4_18_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4_18_load"/></StgValue>
</operation>

<operation id="503" st_id="22" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="5">
<![CDATA[
.reset:160  %A_V_4_19_load = load i16* %A_V_4_19_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_19_load"/></StgValue>
</operation>

<operation id="504" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="16">
<![CDATA[
.reset:161  %lhs_V_18 = sext i16 %A_V_4_19_load to i32

]]></Node>
<StgValue><ssdm name="lhs_V_18"/></StgValue>
</operation>

<operation id="505" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="16">
<![CDATA[
.reset:163  %rhs_V_18 = sext i16 %B_V_4_19_load to i32

]]></Node>
<StgValue><ssdm name="rhs_V_18"/></StgValue>
</operation>

<operation id="506" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:164  %ret_V_18 = mul nsw i32 %lhs_V_18, %rhs_V_18

]]></Node>
<StgValue><ssdm name="ret_V_18"/></StgValue>
</operation>

<operation id="507" st_id="22" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="5">
<![CDATA[
.reset:170  %A_V_4_21_load = load i16* %A_V_4_21_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_21_load"/></StgValue>
</operation>

<operation id="508" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="16">
<![CDATA[
.reset:171  %lhs_V_20 = sext i16 %A_V_4_21_load to i32

]]></Node>
<StgValue><ssdm name="lhs_V_20"/></StgValue>
</operation>

<operation id="509" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="16">
<![CDATA[
.reset:173  %rhs_V_20 = sext i16 %B_V_4_21_load to i32

]]></Node>
<StgValue><ssdm name="rhs_V_20"/></StgValue>
</operation>

<operation id="510" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:174  %ret_V_20 = mul nsw i32 %lhs_V_20, %rhs_V_20

]]></Node>
<StgValue><ssdm name="ret_V_20"/></StgValue>
</operation>

<operation id="511" st_id="22" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="5">
<![CDATA[
.reset:180  %A_V_4_23_load = load i16* %A_V_4_23_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4_23_load"/></StgValue>
</operation>

<operation id="512" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="16">
<![CDATA[
.reset:181  %lhs_V_22 = sext i16 %A_V_4_23_load to i32

]]></Node>
<StgValue><ssdm name="lhs_V_22"/></StgValue>
</operation>

<operation id="513" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="16">
<![CDATA[
.reset:183  %rhs_V_22 = sext i16 %B_V_4_23_load to i32

]]></Node>
<StgValue><ssdm name="rhs_V_22"/></StgValue>
</operation>

<operation id="514" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:184  %ret_V_22 = mul nsw i32 %lhs_V_22, %rhs_V_22

]]></Node>
<StgValue><ssdm name="ret_V_22"/></StgValue>
</operation>

<operation id="515" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:190  %tmp5 = add i32 %ret_V_2, %ret_V_1

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="516" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:191  %tmp4 = add i32 %ret_V, %tmp5

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="517" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:192  %tmp7 = add i32 %ret_V_5, %ret_V_4

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="518" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:193  %tmp6 = add i32 %ret_V_3, %tmp7

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="519" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:195  %tmp10 = add i32 %ret_V_8, %ret_V_7

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="520" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:197  %tmp12 = add i32 %ret_V_10, %ret_V_s

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="521" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:201  %tmp16 = add i32 %ret_V_13, %ret_V_12

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="522" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:202  %tmp15 = add i32 %ret_V_11, %tmp16

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="523" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:203  %tmp18 = add i32 %ret_V_16, %ret_V_15

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="524" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:204  %tmp17 = add i32 %ret_V_14, %tmp18

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="525" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:206  %tmp21 = add i32 %ret_V_19, %ret_V_18

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="526" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:208  %tmp23 = add i32 %ret_V_21, %ret_V_20

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="527" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:209  %tmp24 = add i32 %ret_V_23, %ret_V_22

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="528" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="16">
<![CDATA[
.reset:96  %lhs_V_6 = sext i16 %A_V_4_6_load to i32

]]></Node>
<StgValue><ssdm name="lhs_V_6"/></StgValue>
</operation>

<operation id="529" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="16">
<![CDATA[
.reset:98  %rhs_V_6 = sext i16 %B_V_4_6_load to i32

]]></Node>
<StgValue><ssdm name="rhs_V_6"/></StgValue>
</operation>

<operation id="530" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:99  %ret_V_6 = mul nsw i32 %lhs_V_6, %rhs_V_6

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="531" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="16">
<![CDATA[
.reset:111  %lhs_V_9 = sext i16 %A_V_4_9_load to i32

]]></Node>
<StgValue><ssdm name="lhs_V_9"/></StgValue>
</operation>

<operation id="532" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="16">
<![CDATA[
.reset:113  %rhs_V_9 = sext i16 %B_V_4_9_load to i32

]]></Node>
<StgValue><ssdm name="rhs_V_9"/></StgValue>
</operation>

<operation id="533" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:114  %ret_V_9 = mul nsw i32 %lhs_V_9, %rhs_V_9

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="534" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="16">
<![CDATA[
.reset:156  %lhs_V_17 = sext i16 %A_V_4_18_load to i32

]]></Node>
<StgValue><ssdm name="lhs_V_17"/></StgValue>
</operation>

<operation id="535" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="16">
<![CDATA[
.reset:158  %rhs_V_17 = sext i16 %B_V_4_18_load to i32

]]></Node>
<StgValue><ssdm name="rhs_V_17"/></StgValue>
</operation>

<operation id="536" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:159  %ret_V_17 = mul nsw i32 %lhs_V_17, %rhs_V_17

]]></Node>
<StgValue><ssdm name="ret_V_17"/></StgValue>
</operation>

<operation id="537" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:194  %tmp3 = add i32 %tmp4, %tmp6

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="538" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:196  %tmp9 = add i32 %ret_V_6, %tmp10

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="539" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:198  %tmp11 = add i32 %ret_V_9, %tmp12

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="540" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:199  %tmp8 = add i32 %tmp9, %tmp11

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="541" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:200  %tmp2 = add i32 %tmp3, %tmp8

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="542" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:205  %tmp14 = add i32 %tmp15, %tmp17

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="543" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:207  %tmp20 = add i32 %ret_V_17, %tmp21

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="544" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:210  %tmp22 = add i32 %tmp23, %tmp24

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="545" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:211  %tmp19 = add i32 %tmp20, %tmp22

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="546" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:212  %tmp13 = add i32 %tmp14, %tmp19

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="547" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @L2_L3_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="548" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:3  %p_2_mid2 = select i1 %exitcond7, i32 0, i32 %p_2

]]></Node>
<StgValue><ssdm name="p_2_mid2"/></StgValue>
</operation>

<operation id="549" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:8  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str20) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="550" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:9  %tmp_47 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str20)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="551" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset:10  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="552" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:213  %tmp_25 = add nsw i32 %tmp2, %tmp13

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="553" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:214  %sum_V_s = add nsw i32 %tmp_25, %p_2_mid2

]]></Node>
<StgValue><ssdm name="sum_V_s"/></StgValue>
</operation>

<operation id="554" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:215  %empty_118 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str20, i32 %tmp_47)

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="555" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:1  %p_neg = sub i32 0, %sum_V_s

]]></Node>
<StgValue><ssdm name="p_neg"/></StgValue>
</operation>

<operation id="556" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
ifTrue:2  %tmp_112 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %p_neg, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="557" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ifTrue:0  %tmp_111 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sum_V_s, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="558" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="18" op_0_bw="17">
<![CDATA[
ifTrue:3  %p_lshr_cast = zext i17 %tmp_112 to i18

]]></Node>
<StgValue><ssdm name="p_lshr_cast"/></StgValue>
</operation>

<operation id="559" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
ifTrue:4  %p_neg_t = sub i18 0, %p_lshr_cast

]]></Node>
<StgValue><ssdm name="p_neg_t"/></StgValue>
</operation>

<operation id="560" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
ifTrue:5  %tmp_113 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %sum_V_s, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="561" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="18" op_0_bw="17">
<![CDATA[
ifTrue:6  %p_lshr_f_cast = zext i17 %tmp_113 to i18

]]></Node>
<StgValue><ssdm name="p_lshr_f_cast"/></StgValue>
</operation>

<operation id="562" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
ifTrue:7  %output_data = select i1 %tmp_111, i18 %p_neg_t, i18 %p_lshr_f_cast

]]></Node>
<StgValue><ssdm name="output_data"/></StgValue>
</operation>

<operation id="563" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:8  %tmp_55 = icmp slt i32 %sum_V_s, -32767

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="564" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
ifTrue:9  %output_data_2 = select i1 %tmp_55, i18 0, i18 %output_data

]]></Node>
<StgValue><ssdm name="output_data_2"/></StgValue>
</operation>

<operation id="565" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="18">
<![CDATA[
ifTrue:10  %tmp_V_76 = sext i18 %output_data_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_76"/></StgValue>
</operation>

<operation id="566" st_id="25" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ifTrue:11  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_76)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="567" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:12  br label %ifFalse

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="568" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge:0  %empty_119 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str18, i32 %tmp_44)

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="569" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0">
<![CDATA[
.critedge:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="570" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_46 = mul i32 %tmp1, %tmp_V_59

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="571" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 %tmp_46, i32* @B_ROW, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="572" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader320

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="573" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader320:0  %indvar_flatten = phi i16 [ 0, %0 ], [ %indvar_flatten_next, %5 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="574" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader320:1  %i = phi i7 [ 0, %0 ], [ %tmp_52_mid2_v, %5 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="575" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader320:2  %j = phi i10 [ 0, %0 ], [ %j_4, %5 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="576" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="7">
<![CDATA[
.preheader320:3  %i_cast = zext i7 %i to i32

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="577" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader320:4  %tmp_49 = icmp ult i32 %i_cast, %tmp_V_65

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="578" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader320:5  %exitcond_flatten = icmp eq i16 %indvar_flatten, -14336

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="579" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader320:6  %indvar_flatten_next = add i16 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="580" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader320:7  br i1 %exitcond_flatten, label %.loopexit321.loopexit, label %.preheader320.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="581" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader320.preheader:0  %i_2 = add i7 %i, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="582" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader320.preheader:1  %tmp_96 = icmp eq i10 %j, -224

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="583" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader320.preheader:2  %j_mid2 = select i1 %tmp_96, i10 0, i10 %j

]]></Node>
<StgValue><ssdm name="j_mid2"/></StgValue>
</operation>

<operation id="584" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="7">
<![CDATA[
.preheader320.preheader:3  %i_cast_mid1 = zext i7 %i_2 to i32

]]></Node>
<StgValue><ssdm name="i_cast_mid1"/></StgValue>
</operation>

<operation id="585" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader320.preheader:4  %tmp_52_mid2_v = select i1 %tmp_96, i7 %i_2, i7 %i

]]></Node>
<StgValue><ssdm name="tmp_52_mid2_v"/></StgValue>
</operation>

<operation id="586" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader320.preheader:5  %tmp_53_mid1 = icmp ult i32 %i_cast_mid1, %tmp_V_65

]]></Node>
<StgValue><ssdm name="tmp_53_mid1"/></StgValue>
</operation>

<operation id="587" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader320.preheader:6  %tmp_53_mid2 = select i1 %tmp_96, i1 %tmp_53_mid1, i1 %tmp_49

]]></Node>
<StgValue><ssdm name="tmp_53_mid2"/></StgValue>
</operation>

<operation id="588" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="10">
<![CDATA[
.preheader320.preheader:7  %j_cast = zext i10 %j_mid2 to i32

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="589" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader320.preheader:8  %tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str36)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="590" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader320.preheader:9  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="591" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader320.preheader:10  %tmp_51 = icmp ult i32 %j_cast, %tmp_46

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="592" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader320.preheader:11  %or_cond = and i1 %tmp_51, %tmp_53_mid2

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="593" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader320.preheader:12  br i1 %or_cond, label %1, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="594" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_100 = call i5 @_ssdm_op_PartSelect.i5.i10.i32.i32(i10 %j_mid2, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="595" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0">
<![CDATA[
:29  switch i5 %tmp_100, label %branch99 [
    i5 0, label %branch75
    i5 1, label %branch76
    i5 2, label %branch77
    i5 3, label %branch78
    i5 4, label %branch79
    i5 5, label %branch80
    i5 6, label %branch81
    i5 7, label %branch82
    i5 8, label %branch83
    i5 9, label %branch84
    i5 10, label %branch85
    i5 11, label %branch86
    i5 12, label %branch87
    i5 13, label %branch88
    i5 14, label %branch89
    i5 15, label %branch90
    i5 -16, label %branch91
    i5 -15, label %branch92
    i5 -14, label %branch93
    i5 -13, label %branch94
    i5 -12, label %branch95
    i5 -11, label %branch96
    i5 -10, label %branch97
    i5 -9, label %branch98
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="596" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_100" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0">
<![CDATA[
branch98:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="597" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_100" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0">
<![CDATA[
branch97:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="598" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_100" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0">
<![CDATA[
branch96:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="599" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_100" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0">
<![CDATA[
branch95:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="600" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_100" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0">
<![CDATA[
branch94:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="601" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_100" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0">
<![CDATA[
branch93:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="602" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_100" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0">
<![CDATA[
branch92:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="603" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_100" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0">
<![CDATA[
branch91:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="604" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_100" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="0">
<![CDATA[
branch90:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="605" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_100" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="0">
<![CDATA[
branch89:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="606" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_100" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0">
<![CDATA[
branch88:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="607" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_100" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="0">
<![CDATA[
branch87:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="608" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_100" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0">
<![CDATA[
branch86:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="609" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_100" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="0">
<![CDATA[
branch85:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="610" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_100" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="0">
<![CDATA[
branch84:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="611" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_100" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="0">
<![CDATA[
branch83:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="612" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_100" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="0">
<![CDATA[
branch82:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="613" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_100" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="0">
<![CDATA[
branch81:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="614" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_100" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="0">
<![CDATA[
branch80:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="615" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_100" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="0">
<![CDATA[
branch79:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="616" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_100" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0">
<![CDATA[
branch78:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="617" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_100" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="0">
<![CDATA[
branch77:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="618" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="0">
<![CDATA[
branch76:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="619" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="0">
<![CDATA[
branch75:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="620" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_100" val="31"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_100" val="30"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_100" val="29"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_100" val="28"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_100" val="27"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_100" val="26"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_100" val="25"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_100" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="0">
<![CDATA[
branch99:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="621" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_97 = call i5 @_ssdm_op_PartSelect.i5.i10.i32.i32(i10 %j_mid2, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="622" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0">
<![CDATA[
:31  switch i5 %tmp_97, label %branch74 [
    i5 0, label %branch50
    i5 1, label %branch51
    i5 2, label %branch52
    i5 3, label %branch53
    i5 4, label %branch54
    i5 5, label %branch55
    i5 6, label %branch56
    i5 7, label %branch57
    i5 8, label %branch58
    i5 9, label %branch59
    i5 10, label %branch60
    i5 11, label %branch61
    i5 12, label %branch62
    i5 13, label %branch63
    i5 14, label %branch64
    i5 15, label %branch65
    i5 -16, label %branch66
    i5 -15, label %branch67
    i5 -14, label %branch68
    i5 -13, label %branch69
    i5 -12, label %branch70
    i5 -11, label %branch71
    i5 -10, label %branch72
    i5 -9, label %branch73
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="623" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_97" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="0">
<![CDATA[
branch73:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="624" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_97" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="0">
<![CDATA[
branch72:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="625" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_97" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="0">
<![CDATA[
branch71:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="626" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_97" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="0">
<![CDATA[
branch70:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="627" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_97" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="0">
<![CDATA[
branch69:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="628" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_97" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="0">
<![CDATA[
branch68:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="629" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_97" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="0">
<![CDATA[
branch67:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="630" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_97" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="0">
<![CDATA[
branch66:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="631" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_97" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="0">
<![CDATA[
branch65:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="632" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_97" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="0">
<![CDATA[
branch64:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="633" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_97" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="0">
<![CDATA[
branch63:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="634" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_97" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="0">
<![CDATA[
branch62:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="635" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_97" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0">
<![CDATA[
branch61:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="636" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_97" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="0">
<![CDATA[
branch60:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="637" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_97" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="0">
<![CDATA[
branch59:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="638" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_97" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="0">
<![CDATA[
branch58:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="639" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_97" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="0">
<![CDATA[
branch57:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="640" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_97" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0">
<![CDATA[
branch56:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="641" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_97" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="0">
<![CDATA[
branch55:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="642" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_97" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="0">
<![CDATA[
branch54:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="643" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_97" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="0">
<![CDATA[
branch53:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="644" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_97" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="645" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="646" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="647" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_97" val="31"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_97" val="30"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_97" val="29"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_97" val="28"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_97" val="27"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_97" val="26"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_97" val="25"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_97" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="0">
<![CDATA[
branch74:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="648" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str36, i32 %tmp_43)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="649" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %j_4 = add i10 %j_mid2, 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="650" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader320

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="651" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="5" op_0_bw="10">
<![CDATA[
:1  %tmp_101 = trunc i10 %j_mid2 to i5

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="652" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
:2  %tmp_102 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp_52_mid2_v, i5 %tmp_101)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="653" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="12">
<![CDATA[
:3  %tmp_103 = zext i12 %tmp_102 to i64

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="654" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %B_V_4_0_addr_1 = getelementptr [2048 x i16]* @B_V_4_0, i64 0, i64 %tmp_103

]]></Node>
<StgValue><ssdm name="B_V_4_0_addr_1"/></StgValue>
</operation>

<operation id="655" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %B_V_4_1_addr_1 = getelementptr [2048 x i16]* @B_V_4_1, i64 0, i64 %tmp_103

]]></Node>
<StgValue><ssdm name="B_V_4_1_addr_1"/></StgValue>
</operation>

<operation id="656" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_V_4_10_addr_1 = getelementptr [2048 x i16]* @B_V_4_10, i64 0, i64 %tmp_103

]]></Node>
<StgValue><ssdm name="B_V_4_10_addr_1"/></StgValue>
</operation>

<operation id="657" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_V_4_11_addr_1 = getelementptr [2048 x i16]* @B_V_4_11, i64 0, i64 %tmp_103

]]></Node>
<StgValue><ssdm name="B_V_4_11_addr_1"/></StgValue>
</operation>

<operation id="658" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %B_V_4_12_addr_1 = getelementptr [2048 x i16]* @B_V_4_12, i64 0, i64 %tmp_103

]]></Node>
<StgValue><ssdm name="B_V_4_12_addr_1"/></StgValue>
</operation>

<operation id="659" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_V_4_13_addr_1 = getelementptr [2048 x i16]* @B_V_4_13, i64 0, i64 %tmp_103

]]></Node>
<StgValue><ssdm name="B_V_4_13_addr_1"/></StgValue>
</operation>

<operation id="660" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %B_V_4_14_addr_1 = getelementptr [2048 x i16]* @B_V_4_14, i64 0, i64 %tmp_103

]]></Node>
<StgValue><ssdm name="B_V_4_14_addr_1"/></StgValue>
</operation>

<operation id="661" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %B_V_4_15_addr_1 = getelementptr [2048 x i16]* @B_V_4_15, i64 0, i64 %tmp_103

]]></Node>
<StgValue><ssdm name="B_V_4_15_addr_1"/></StgValue>
</operation>

<operation id="662" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %B_V_4_16_addr_1 = getelementptr [2048 x i16]* @B_V_4_16, i64 0, i64 %tmp_103

]]></Node>
<StgValue><ssdm name="B_V_4_16_addr_1"/></StgValue>
</operation>

<operation id="663" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %B_V_4_17_addr_1 = getelementptr [2048 x i16]* @B_V_4_17, i64 0, i64 %tmp_103

]]></Node>
<StgValue><ssdm name="B_V_4_17_addr_1"/></StgValue>
</operation>

<operation id="664" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %B_V_4_18_addr_1 = getelementptr [2048 x i16]* @B_V_4_18, i64 0, i64 %tmp_103

]]></Node>
<StgValue><ssdm name="B_V_4_18_addr_1"/></StgValue>
</operation>

<operation id="665" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %B_V_4_19_addr_1 = getelementptr [2048 x i16]* @B_V_4_19, i64 0, i64 %tmp_103

]]></Node>
<StgValue><ssdm name="B_V_4_19_addr_1"/></StgValue>
</operation>

<operation id="666" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %B_V_4_2_addr_1 = getelementptr [2048 x i16]* @B_V_4_2, i64 0, i64 %tmp_103

]]></Node>
<StgValue><ssdm name="B_V_4_2_addr_1"/></StgValue>
</operation>

<operation id="667" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %B_V_4_20_addr_1 = getelementptr [2048 x i16]* @B_V_4_20, i64 0, i64 %tmp_103

]]></Node>
<StgValue><ssdm name="B_V_4_20_addr_1"/></StgValue>
</operation>

<operation id="668" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %B_V_4_21_addr_1 = getelementptr [2048 x i16]* @B_V_4_21, i64 0, i64 %tmp_103

]]></Node>
<StgValue><ssdm name="B_V_4_21_addr_1"/></StgValue>
</operation>

<operation id="669" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %B_V_4_22_addr_1 = getelementptr [2048 x i16]* @B_V_4_22, i64 0, i64 %tmp_103

]]></Node>
<StgValue><ssdm name="B_V_4_22_addr_1"/></StgValue>
</operation>

<operation id="670" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %B_V_4_23_addr_1 = getelementptr [2048 x i16]* @B_V_4_23, i64 0, i64 %tmp_103

]]></Node>
<StgValue><ssdm name="B_V_4_23_addr_1"/></StgValue>
</operation>

<operation id="671" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %B_V_4_24_addr_1 = getelementptr [2048 x i16]* @B_V_4_24, i64 0, i64 %tmp_103

]]></Node>
<StgValue><ssdm name="B_V_4_24_addr_1"/></StgValue>
</operation>

<operation id="672" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %B_V_4_3_addr_1 = getelementptr [2048 x i16]* @B_V_4_3, i64 0, i64 %tmp_103

]]></Node>
<StgValue><ssdm name="B_V_4_3_addr_1"/></StgValue>
</operation>

<operation id="673" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %B_V_4_4_addr_1 = getelementptr [2048 x i16]* @B_V_4_4, i64 0, i64 %tmp_103

]]></Node>
<StgValue><ssdm name="B_V_4_4_addr_1"/></StgValue>
</operation>

<operation id="674" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %B_V_4_5_addr_1 = getelementptr [2048 x i16]* @B_V_4_5, i64 0, i64 %tmp_103

]]></Node>
<StgValue><ssdm name="B_V_4_5_addr_1"/></StgValue>
</operation>

<operation id="675" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %B_V_4_6_addr_1 = getelementptr [2048 x i16]* @B_V_4_6, i64 0, i64 %tmp_103

]]></Node>
<StgValue><ssdm name="B_V_4_6_addr_1"/></StgValue>
</operation>

<operation id="676" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %B_V_4_7_addr_1 = getelementptr [2048 x i16]* @B_V_4_7, i64 0, i64 %tmp_103

]]></Node>
<StgValue><ssdm name="B_V_4_7_addr_1"/></StgValue>
</operation>

<operation id="677" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %B_V_4_8_addr_1 = getelementptr [2048 x i16]* @B_V_4_8, i64 0, i64 %tmp_103

]]></Node>
<StgValue><ssdm name="B_V_4_8_addr_1"/></StgValue>
</operation>

<operation id="678" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %B_V_4_9_addr_1 = getelementptr [2048 x i16]* @B_V_4_9, i64 0, i64 %tmp_103

]]></Node>
<StgValue><ssdm name="B_V_4_9_addr_1"/></StgValue>
</operation>

<operation id="679" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_100" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch98:0  store i16 0, i16* %B_V_4_23_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="680" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_100" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch97:0  store i16 0, i16* %B_V_4_22_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="681" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_100" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch96:0  store i16 0, i16* %B_V_4_21_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="682" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_100" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch95:0  store i16 0, i16* %B_V_4_20_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="683" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_100" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch94:0  store i16 0, i16* %B_V_4_19_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="684" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_100" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch93:0  store i16 0, i16* %B_V_4_18_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="685" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_100" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch92:0  store i16 0, i16* %B_V_4_17_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="686" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_100" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch91:0  store i16 0, i16* %B_V_4_16_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="687" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_100" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch90:0  store i16 0, i16* %B_V_4_15_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="688" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_100" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch89:0  store i16 0, i16* %B_V_4_14_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="689" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_100" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch88:0  store i16 0, i16* %B_V_4_13_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="690" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_100" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch87:0  store i16 0, i16* %B_V_4_12_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="691" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_100" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch86:0  store i16 0, i16* %B_V_4_11_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="692" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_100" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch85:0  store i16 0, i16* %B_V_4_10_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="693" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_100" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch84:0  store i16 0, i16* %B_V_4_9_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="694" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_100" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch83:0  store i16 0, i16* %B_V_4_8_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="695" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_100" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch82:0  store i16 0, i16* %B_V_4_7_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="696" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_100" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch81:0  store i16 0, i16* %B_V_4_6_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="697" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_100" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch80:0  store i16 0, i16* %B_V_4_5_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="698" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_100" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch79:0  store i16 0, i16* %B_V_4_4_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="699" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_100" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch78:0  store i16 0, i16* %B_V_4_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="700" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_100" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch77:0  store i16 0, i16* %B_V_4_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="701" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch76:0  store i16 0, i16* %B_V_4_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="702" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch75:0  store i16 0, i16* %B_V_4_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="703" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_100" val="31"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_100" val="30"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_100" val="29"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_100" val="28"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_100" val="27"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_100" val="26"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_100" val="25"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_100" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch99:0  store i16 0, i16* %B_V_4_24_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="704" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="705" st_id="29" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_V_73 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_73"/></StgValue>
</operation>

<operation id="706" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="16" op_0_bw="32">
<![CDATA[
:1  %tmp_93 = trunc i32 %tmp_V_73 to i16

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="707" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="5" op_0_bw="10">
<![CDATA[
:3  %tmp_94 = trunc i10 %j_mid2 to i5

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="708" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
:4  %tmp_98 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp_52_mid2_v, i5 %tmp_94)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="709" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="12">
<![CDATA[
:5  %tmp_99 = zext i12 %tmp_98 to i64

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="710" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_V_4_0_addr = getelementptr [2048 x i16]* @B_V_4_0, i64 0, i64 %tmp_99

]]></Node>
<StgValue><ssdm name="B_V_4_0_addr"/></StgValue>
</operation>

<operation id="711" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_V_4_1_addr = getelementptr [2048 x i16]* @B_V_4_1, i64 0, i64 %tmp_99

]]></Node>
<StgValue><ssdm name="B_V_4_1_addr"/></StgValue>
</operation>

<operation id="712" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %B_V_4_10_addr = getelementptr [2048 x i16]* @B_V_4_10, i64 0, i64 %tmp_99

]]></Node>
<StgValue><ssdm name="B_V_4_10_addr"/></StgValue>
</operation>

<operation id="713" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_V_4_11_addr = getelementptr [2048 x i16]* @B_V_4_11, i64 0, i64 %tmp_99

]]></Node>
<StgValue><ssdm name="B_V_4_11_addr"/></StgValue>
</operation>

<operation id="714" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %B_V_4_12_addr = getelementptr [2048 x i16]* @B_V_4_12, i64 0, i64 %tmp_99

]]></Node>
<StgValue><ssdm name="B_V_4_12_addr"/></StgValue>
</operation>

<operation id="715" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %B_V_4_13_addr = getelementptr [2048 x i16]* @B_V_4_13, i64 0, i64 %tmp_99

]]></Node>
<StgValue><ssdm name="B_V_4_13_addr"/></StgValue>
</operation>

<operation id="716" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %B_V_4_14_addr = getelementptr [2048 x i16]* @B_V_4_14, i64 0, i64 %tmp_99

]]></Node>
<StgValue><ssdm name="B_V_4_14_addr"/></StgValue>
</operation>

<operation id="717" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %B_V_4_15_addr = getelementptr [2048 x i16]* @B_V_4_15, i64 0, i64 %tmp_99

]]></Node>
<StgValue><ssdm name="B_V_4_15_addr"/></StgValue>
</operation>

<operation id="718" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %B_V_4_16_addr = getelementptr [2048 x i16]* @B_V_4_16, i64 0, i64 %tmp_99

]]></Node>
<StgValue><ssdm name="B_V_4_16_addr"/></StgValue>
</operation>

<operation id="719" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %B_V_4_17_addr = getelementptr [2048 x i16]* @B_V_4_17, i64 0, i64 %tmp_99

]]></Node>
<StgValue><ssdm name="B_V_4_17_addr"/></StgValue>
</operation>

<operation id="720" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %B_V_4_18_addr = getelementptr [2048 x i16]* @B_V_4_18, i64 0, i64 %tmp_99

]]></Node>
<StgValue><ssdm name="B_V_4_18_addr"/></StgValue>
</operation>

<operation id="721" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %B_V_4_19_addr = getelementptr [2048 x i16]* @B_V_4_19, i64 0, i64 %tmp_99

]]></Node>
<StgValue><ssdm name="B_V_4_19_addr"/></StgValue>
</operation>

<operation id="722" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %B_V_4_2_addr = getelementptr [2048 x i16]* @B_V_4_2, i64 0, i64 %tmp_99

]]></Node>
<StgValue><ssdm name="B_V_4_2_addr"/></StgValue>
</operation>

<operation id="723" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %B_V_4_20_addr = getelementptr [2048 x i16]* @B_V_4_20, i64 0, i64 %tmp_99

]]></Node>
<StgValue><ssdm name="B_V_4_20_addr"/></StgValue>
</operation>

<operation id="724" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %B_V_4_21_addr = getelementptr [2048 x i16]* @B_V_4_21, i64 0, i64 %tmp_99

]]></Node>
<StgValue><ssdm name="B_V_4_21_addr"/></StgValue>
</operation>

<operation id="725" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %B_V_4_22_addr = getelementptr [2048 x i16]* @B_V_4_22, i64 0, i64 %tmp_99

]]></Node>
<StgValue><ssdm name="B_V_4_22_addr"/></StgValue>
</operation>

<operation id="726" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %B_V_4_23_addr = getelementptr [2048 x i16]* @B_V_4_23, i64 0, i64 %tmp_99

]]></Node>
<StgValue><ssdm name="B_V_4_23_addr"/></StgValue>
</operation>

<operation id="727" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %B_V_4_24_addr = getelementptr [2048 x i16]* @B_V_4_24, i64 0, i64 %tmp_99

]]></Node>
<StgValue><ssdm name="B_V_4_24_addr"/></StgValue>
</operation>

<operation id="728" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %B_V_4_3_addr = getelementptr [2048 x i16]* @B_V_4_3, i64 0, i64 %tmp_99

]]></Node>
<StgValue><ssdm name="B_V_4_3_addr"/></StgValue>
</operation>

<operation id="729" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %B_V_4_4_addr = getelementptr [2048 x i16]* @B_V_4_4, i64 0, i64 %tmp_99

]]></Node>
<StgValue><ssdm name="B_V_4_4_addr"/></StgValue>
</operation>

<operation id="730" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %B_V_4_5_addr = getelementptr [2048 x i16]* @B_V_4_5, i64 0, i64 %tmp_99

]]></Node>
<StgValue><ssdm name="B_V_4_5_addr"/></StgValue>
</operation>

<operation id="731" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %B_V_4_6_addr = getelementptr [2048 x i16]* @B_V_4_6, i64 0, i64 %tmp_99

]]></Node>
<StgValue><ssdm name="B_V_4_6_addr"/></StgValue>
</operation>

<operation id="732" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %B_V_4_7_addr = getelementptr [2048 x i16]* @B_V_4_7, i64 0, i64 %tmp_99

]]></Node>
<StgValue><ssdm name="B_V_4_7_addr"/></StgValue>
</operation>

<operation id="733" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %B_V_4_8_addr = getelementptr [2048 x i16]* @B_V_4_8, i64 0, i64 %tmp_99

]]></Node>
<StgValue><ssdm name="B_V_4_8_addr"/></StgValue>
</operation>

<operation id="734" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %B_V_4_9_addr = getelementptr [2048 x i16]* @B_V_4_9, i64 0, i64 %tmp_99

]]></Node>
<StgValue><ssdm name="B_V_4_9_addr"/></StgValue>
</operation>

<operation id="735" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_97" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch73:0  store i16 %tmp_93, i16* %B_V_4_23_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="736" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_97" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch72:0  store i16 %tmp_93, i16* %B_V_4_22_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="737" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_97" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch71:0  store i16 %tmp_93, i16* %B_V_4_21_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="738" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_97" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch70:0  store i16 %tmp_93, i16* %B_V_4_20_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="739" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_97" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch69:0  store i16 %tmp_93, i16* %B_V_4_19_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="740" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_97" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch68:0  store i16 %tmp_93, i16* %B_V_4_18_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="741" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_97" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch67:0  store i16 %tmp_93, i16* %B_V_4_17_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="742" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_97" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch66:0  store i16 %tmp_93, i16* %B_V_4_16_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="743" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_97" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch65:0  store i16 %tmp_93, i16* %B_V_4_15_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="744" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_97" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch64:0  store i16 %tmp_93, i16* %B_V_4_14_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="745" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_97" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch63:0  store i16 %tmp_93, i16* %B_V_4_13_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="746" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_97" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch62:0  store i16 %tmp_93, i16* %B_V_4_12_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="747" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_97" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch61:0  store i16 %tmp_93, i16* %B_V_4_11_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="748" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_97" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch60:0  store i16 %tmp_93, i16* %B_V_4_10_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="749" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_97" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch59:0  store i16 %tmp_93, i16* %B_V_4_9_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="750" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_97" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch58:0  store i16 %tmp_93, i16* %B_V_4_8_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="751" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_97" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch57:0  store i16 %tmp_93, i16* %B_V_4_7_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="752" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_97" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch56:0  store i16 %tmp_93, i16* %B_V_4_6_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="753" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_97" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch55:0  store i16 %tmp_93, i16* %B_V_4_5_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="754" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_97" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch54:0  store i16 %tmp_93, i16* %B_V_4_4_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="755" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_97" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch53:0  store i16 %tmp_93, i16* %B_V_4_3_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="756" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_97" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch52:0  store i16 %tmp_93, i16* %B_V_4_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="757" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch51:0  store i16 %tmp_93, i16* %B_V_4_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="758" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch50:0  store i16 %tmp_93, i16* %B_V_4_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="759" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_97" val="31"/>
</and_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_97" val="30"/>
</and_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_97" val="29"/>
</and_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_97" val="28"/>
</and_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_97" val="27"/>
</and_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_97" val="26"/>
</and_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_97" val="25"/>
</and_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_97" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch74:0  store i16 %tmp_93, i16* %B_V_4_24_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="760" st_id="29" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_73)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="761" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="762" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0">
<![CDATA[
.loopexit321.loopexit:0  br label %.loopexit321

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
