{
  "design": {
    "design_info": {
      "boundary_crc": "0x5C7C6235C1424CDD",
      "device": "xcu55n-fsvh2892-2L-e",
      "gen_directory": "../../../../u55n_xdma_gen4x8_shell.gen/sources_1/bd/shell",
      "name": "shell",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "cms": "",
      "pcie_refclk_buf": "",
      "qspi": "",
      "hbicap": "",
      "mgmt_clk_wiz": "",
      "gpio_id": "",
      "const_id": "",
      "smartconnect_ctrl": "",
      "smartconnect_dma": "",
      "debug_bridge": "",
      "dma_firewall": "",
      "ctrl_firewall": "",
      "qdma": "",
      "dfx_decoupler": ""
    },
    "interface_ports": {
      "pcie_mgt": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0",
        "port_maps": {
          "rxn": {
            "physical_name": "pcie_mgt_rxn",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "rxp": {
            "physical_name": "pcie_mgt_rxp",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "txn": {
            "physical_name": "pcie_mgt_txn",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "txp": {
            "physical_name": "pcie_mgt_txp",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "pcie_refclk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "pcie_refclk_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "pcie_refclk_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "satellite_uart": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0",
        "port_maps": {
          "RxD": {
            "physical_name": "satellite_uart_rxd",
            "direction": "I"
          },
          "TxD": {
            "physical_name": "satellite_uart_txd",
            "direction": "O"
          }
        }
      },
      "user_axi_ctrl": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "0"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "ip_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "memory_map_ref": "user_axi_ctrl",
        "port_maps": {
          "ARVALID": {
            "physical_name": "user_axi_ctrl_arvalid",
            "direction": "O"
          },
          "ARREADY": {
            "physical_name": "user_axi_ctrl_arready",
            "direction": "I"
          },
          "AWVALID": {
            "physical_name": "user_axi_ctrl_awvalid",
            "direction": "O"
          },
          "AWREADY": {
            "physical_name": "user_axi_ctrl_awready",
            "direction": "I"
          },
          "BVALID": {
            "physical_name": "user_axi_ctrl_bvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "user_axi_ctrl_bready",
            "direction": "O"
          },
          "RVALID": {
            "physical_name": "user_axi_ctrl_rvalid",
            "direction": "I"
          },
          "RREADY": {
            "physical_name": "user_axi_ctrl_rready",
            "direction": "O"
          },
          "WVALID": {
            "physical_name": "user_axi_ctrl_wvalid",
            "direction": "O"
          },
          "WREADY": {
            "physical_name": "user_axi_ctrl_wready",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "user_axi_ctrl_awaddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "WDATA": {
            "physical_name": "user_axi_ctrl_wdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "user_axi_ctrl_wstrb",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "BRESP": {
            "physical_name": "user_axi_ctrl_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ARADDR": {
            "physical_name": "user_axi_ctrl_araddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RDATA": {
            "physical_name": "user_axi_ctrl_rdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "user_axi_ctrl_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          }
        }
      },
      "user_axi_dma": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "DATA_WIDTH": {
            "value": "128"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_CACHE": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_LOCK": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_PROT": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "32"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "32"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "ip_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "memory_map_ref": "user_axi_dma",
        "port_maps": {
          "ARVALID": {
            "physical_name": "user_axi_dma_arvalid",
            "direction": "O"
          },
          "ARREADY": {
            "physical_name": "user_axi_dma_arready",
            "direction": "I"
          },
          "AWVALID": {
            "physical_name": "user_axi_dma_awvalid",
            "direction": "O"
          },
          "AWREADY": {
            "physical_name": "user_axi_dma_awready",
            "direction": "I"
          },
          "BVALID": {
            "physical_name": "user_axi_dma_bvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "user_axi_dma_bready",
            "direction": "O"
          },
          "RVALID": {
            "physical_name": "user_axi_dma_rvalid",
            "direction": "I"
          },
          "RREADY": {
            "physical_name": "user_axi_dma_rready",
            "direction": "O"
          },
          "WVALID": {
            "physical_name": "user_axi_dma_wvalid",
            "direction": "O"
          },
          "WREADY": {
            "physical_name": "user_axi_dma_wready",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "user_axi_dma_awaddr",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "user_axi_dma_awlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "AWSIZE": {
            "physical_name": "user_axi_dma_awsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "WDATA": {
            "physical_name": "user_axi_dma_wdata",
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "user_axi_dma_wstrb",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "user_axi_dma_wlast",
            "direction": "O"
          },
          "BRESP": {
            "physical_name": "user_axi_dma_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ARADDR": {
            "physical_name": "user_axi_dma_araddr",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "user_axi_dma_arlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ARSIZE": {
            "physical_name": "user_axi_dma_arsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "RDATA": {
            "physical_name": "user_axi_dma_rdata",
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "user_axi_dma_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "user_axi_dma_rlast",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "pcie_rstn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "satellite_gpio": {
        "type": "intr",
        "direction": "I",
        "left": "3",
        "right": "0",
        "parameters": {
          "PortWidth": {
            "value": "4"
          },
          "SENSITIVITY": {
            "value": "EDGE_RISING"
          }
        }
      },
      "user_axi_clk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "user_axi_rstn"
          },
          "CLK_DOMAIN": {
            "value": "shell_qdma_0_0_axi_aclk",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "250000000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "user_axi_rstn": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "ip_prop"
          }
        }
      }
    },
    "components": {
      "cms": {
        "vlnv": "xilinx.com:ip:cms_subsystem:4.0",
        "xci_name": "shell_cms_subsystem_0_0",
        "xci_path": "ip/shell_cms_subsystem_0_0/shell_cms_subsystem_0_0.xci",
        "inst_hier_path": "cms",
        "interface_ports": {
          "s_axi_ctrl": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "18"
              },
              "ARUSER_WIDTH": {
                "value": "0"
              },
              "AWUSER_WIDTH": {
                "value": "0"
              },
              "BUSER_WIDTH": {
                "value": "0"
              },
              "DATA_WIDTH": {
                "value": "32"
              },
              "HAS_BRESP": {
                "value": "1"
              },
              "HAS_BURST": {
                "value": "0"
              },
              "HAS_CACHE": {
                "value": "0"
              },
              "HAS_LOCK": {
                "value": "0"
              },
              "HAS_PROT": {
                "value": "0"
              },
              "HAS_QOS": {
                "value": "0"
              },
              "HAS_REGION": {
                "value": "0"
              },
              "HAS_RRESP": {
                "value": "1"
              },
              "HAS_WSTRB": {
                "value": "1"
              },
              "INSERT_VIP": {
                "value": "1"
              },
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "PROTOCOL": {
                "value": "AXI4LITE"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "RUSER_WIDTH": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_WIDTH": {
                "value": "0"
              }
            },
            "memory_map_ref": "s_axi_ctrl"
          },
          "satellite_uart": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
            "vlnv": "xilinx.com:interface:uart_rtl:1.0"
          }
        },
        "addressing": {
          "memory_maps": {
            "s_axi_ctrl": {
              "address_blocks": {
                "Mem": {
                  "base_address": "0x00000",
                  "range": "256K",
                  "width": "18",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_axi_bram_ctrl_firmware_Mem0;/axi_bram_ctrl_firmware/S_AXI/Mem0;xilinx.com:ip:axi_bram_ctrl:4.1;/axi_bram_ctrl_firmware;S_AXI;NONE;NONE": {
                      "base_address": "0x00000",
                      "range": "128K",
                      "width": "17",
                      "usage": "memory"
                    },
                    "SEG_axi_gpio_cmc_mb_rst_n_Reg;/axi_gpio_cmc_mb_rst_n/S_AXI/Reg;xilinx.com:ip:axi_gpio:2.0;/axi_gpio_cmc_mb_rst_n;S_AXI;NONE;NONE": {
                      "base_address": "0x20000",
                      "range": "4K",
                      "width": "12",
                      "usage": "register"
                    },
                    "SEG_axi_gpio_mutex_host_Reg;/axi_gpio_mutex_host/S_AXI/Reg;xilinx.com:ip:axi_gpio:2.0;/axi_gpio_mutex_host;S_AXI;NONE;NONE": {
                      "base_address": "0x21000",
                      "range": "4K",
                      "width": "12",
                      "usage": "register"
                    },
                    "SEG_axi_intc_host_Reg;/axi_intc_host/S_AXI/Reg;xilinx.com:ip:axi_intc:4.1;/axi_intc_host;s_axi;NONE;NONE": {
                      "base_address": "0x22000",
                      "range": "4K",
                      "width": "12",
                      "usage": "register"
                    },
                    "SEG_axi_bram_ctrl_regmap_host_Mem0;/axi_bram_ctrl_regmap_host/S_AXI/Mem0;xilinx.com:ip:axi_bram_ctrl:4.1;/axi_bram_ctrl_regmap_host;S_AXI;NONE;NONE": {
                      "base_address": "0x28000",
                      "range": "8K",
                      "width": "13",
                      "usage": "memory"
                    },
                    "SEG_build_info_host_reg0;/build_info_host/S_AXI/reg0;xilinx.com:ip:shell_utils_build_info:1.0;/build_info_host;S_AXI;NONE;NONE": {
                      "base_address": "0x2A000",
                      "range": "4K",
                      "width": "12",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          }
        }
      },
      "pcie_refclk_buf": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "shell_util_ds_buf_0_0",
        "xci_path": "ip/shell_util_ds_buf_0_0/shell_util_ds_buf_0_0.xci",
        "inst_hier_path": "pcie_refclk_buf",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IBUFDSGTE"
          }
        }
      },
      "qspi": {
        "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
        "xci_name": "shell_axi_quad_spi_0_0",
        "xci_path": "ip/shell_axi_quad_spi_0_0/shell_axi_quad_spi_0_0.xci",
        "inst_hier_path": "qspi",
        "parameters": {
          "C_FIFO_DEPTH": {
            "value": "256"
          },
          "C_SPI_MEMORY": {
            "value": "2"
          },
          "C_SPI_MODE": {
            "value": "2"
          },
          "C_USE_STARTUP": {
            "value": "1"
          },
          "C_USE_STARTUP_INT": {
            "value": "1"
          }
        }
      },
      "hbicap": {
        "vlnv": "xilinx.com:ip:axi_hbicap:1.0",
        "xci_name": "shell_axi_hbicap_0_0",
        "xci_path": "ip/shell_axi_hbicap_0_0/shell_axi_hbicap_0_0.xci",
        "inst_hier_path": "hbicap",
        "parameters": {
          "C_READ_PATH": {
            "value": "0"
          },
          "C_WRITE_FIFO_DEPTH": {
            "value": "1024"
          }
        }
      },
      "mgmt_clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "shell_clk_wiz_0_0",
        "xci_path": "ip/shell_clk_wiz_0_0/shell_clk_wiz_0_0.xci",
        "inst_hier_path": "mgmt_clk_wiz",
        "parameters": {
          "AUTO_PRIMITIVE": {
            "value": "MMCM"
          },
          "CLKOUT1_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT1_JITTER": {
            "value": "106.624"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "85.285"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "125"
          },
          "CLKOUT2_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT3_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT4_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT5_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT6_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT7_DRIVES": {
            "value": "Buffer"
          },
          "CLK_OUT1_PORT": {
            "value": "icap_clk"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "MMCM_BANDWIDTH": {
            "value": "OPTIMIZED"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "9.625"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "9.625"
          },
          "MMCM_COMPENSATION": {
            "value": "AUTO"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "2"
          },
          "OPTIMIZE_CLOCKING_STRUCTURE_EN": {
            "value": "false"
          },
          "PRIMITIVE": {
            "value": "MMCM"
          },
          "PRIM_SOURCE": {
            "value": "Global_buffer"
          },
          "RESET_PORT": {
            "value": "reset"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_HIGH"
          },
          "USE_DYN_RECONFIG": {
            "value": "true"
          },
          "USE_LOCKED": {
            "value": "true"
          },
          "USE_RESET": {
            "value": "true"
          }
        },
        "interface_ports": {
          "s_axi_lite": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "s_axi_lite"
          }
        },
        "addressing": {
          "memory_maps": {
            "s_axi_lite": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0",
                  "range": "64K",
                  "width": "16",
                  "usage": "register"
                }
              }
            }
          }
        }
      },
      "gpio_id": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "shell_axi_gpio_0_0",
        "xci_path": "ip/shell_axi_gpio_0_0/shell_axi_gpio_0_0.xci",
        "inst_hier_path": "gpio_id",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "0"
          }
        }
      },
      "const_id": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "shell_xlconstant_0_0",
        "xci_path": "ip/shell_xlconstant_0_0/shell_xlconstant_0_0.xci",
        "inst_hier_path": "const_id",
        "parameters": {
          "CONST_VAL": {
            "value": "0xDEADBEEF"
          },
          "CONST_WIDTH": {
            "value": "32"
          }
        }
      },
      "smartconnect_ctrl": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "shell_smartconnect_0_1",
        "xci_path": "ip/shell_smartconnect_0_1/shell_smartconnect_0_1.xci",
        "inst_hier_path": "smartconnect_ctrl",
        "parameters": {
          "NUM_MI": {
            "value": "9"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI",
              "M03_AXI",
              "M04_AXI",
              "M05_AXI",
              "M06_AXI",
              "M07_AXI",
              "M08_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "smartconnect_dma": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "shell_smartconnect_0_2",
        "xci_path": "ip/shell_smartconnect_0_2/shell_smartconnect_0_2.xci",
        "inst_hier_path": "smartconnect_dma",
        "parameters": {
          "NUM_MI": {
            "value": "2"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "32"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "32"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "32"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "debug_bridge": {
        "vlnv": "xilinx.com:ip:debug_bridge:3.0",
        "xci_name": "shell_debug_bridge_0_0",
        "xci_path": "ip/shell_debug_bridge_0_0/shell_debug_bridge_0_0.xci",
        "inst_hier_path": "debug_bridge",
        "parameters": {
          "C_DEBUG_MODE": {
            "value": "5"
          },
          "C_DESIGN_TYPE": {
            "value": "0"
          }
        },
        "interface_ports": {
          "pcie3_cfg_ext": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:pcie3_cfg_ext:1.0",
            "vlnv": "xilinx.com:interface:pcie3_cfg_ext_rtl:1.0"
          }
        }
      },
      "dma_firewall": {
        "vlnv": "xilinx.com:ip:axi_firewall:1.2",
        "xci_name": "shell_axi_firewall_0_0",
        "xci_path": "ip/shell_axi_firewall_0_0/shell_axi_firewall_0_0.xci",
        "inst_hier_path": "dma_firewall",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "DATA_WIDTH": {
            "value": "128"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "0"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "ctrl_firewall": {
        "vlnv": "xilinx.com:ip:axi_firewall:1.2",
        "xci_name": "shell_axi_firewall_0_1",
        "xci_path": "ip/shell_axi_firewall_0_1/shell_axi_firewall_0_1.xci",
        "inst_hier_path": "ctrl_firewall",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "0"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "SUPPORTS_NARROW": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "qdma": {
        "vlnv": "xilinx.com:ip:qdma:5.0",
        "xci_name": "shell_qdma_0_0",
        "xci_path": "ip/shell_qdma_0_0/shell_qdma_0_0.xci",
        "inst_hier_path": "qdma",
        "parameters": {
          "cfg_ext_if": {
            "value": "true"
          },
          "copy_pf0": {
            "value": "true"
          },
          "mcap_enablement": {
            "value": "DFX_over_PCIe"
          },
          "mode_selection": {
            "value": "Advanced"
          },
          "num_queues": {
            "value": "512"
          },
          "pf0_Use_Class_Code_Lookup_Assistant_qdma": {
            "value": "true"
          },
          "pf0_bar2_scale_qdma": {
            "value": "Megabytes"
          },
          "pf0_bar2_size_qdma": {
            "value": "128"
          },
          "pf0_base_class_menu_qdma": {
            "value": "Processing_accelerators"
          },
          "pf1_Use_Class_Code_Lookup_Assistant_qdma": {
            "value": "true"
          },
          "pf1_base_class_menu_qdma": {
            "value": "Processing_accelerators"
          },
          "pl_link_cap_max_link_speed": {
            "value": "8.0_GT/s"
          },
          "pl_link_cap_max_link_width": {
            "value": "X4"
          },
          "tl_pf_enable_reg": {
            "value": "1"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            },
            "parameters": {
              "master_id": {
                "value": "5"
              }
            }
          },
          "M_AXI_LITE": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI_LITE",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "parameters": {
              "master_id": {
                "value": "4"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI": {
              "range": "16E",
              "width": "64"
            },
            "M_AXI_LITE": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "dfx_decoupler": {
        "vlnv": "xilinx.com:ip:dfx_decoupler:1.0",
        "xci_name": "shell_dfx_decoupler_0_1",
        "xci_path": "ip/shell_dfx_decoupler_0_1/shell_dfx_decoupler_0_1.xci",
        "inst_hier_path": "dfx_decoupler",
        "parameters": {
          "ALL_PARAMS": {
            "value": [
              "HAS_AXI_LITE 1",
              "HAS_SIGNAL_CONTROL 0",
              "HAS_SIGNAL_STATUS 1",
              "ALWAYS_HAVE_AXI_CLK 1",
              "INTF {",
              "ctrl {ID 0 MODE slave VLNV xilinx.com:interface:aximm_rtl:1.0 PROTOCOL AXI4LITE SIGNALS {ARVALID {PRESENT 1 WIDTH 1} ARREADY {PRESENT 1 WIDTH 1} AWVALID {PRESENT 1 WIDTH 1} AWREADY {PRESENT 1 WIDTH 1}",
              "BVALID {PRESENT 1 WIDTH 1} BREADY {PRESENT 1 WIDTH 1} RVALID {PRESENT 1 WIDTH 1} RREADY {PRESENT 1 WIDTH 1} WVALID {PRESENT 1 WIDTH 1} WREADY {PRESENT 1 WIDTH 1} AWADDR {PRESENT 1 WIDTH 32} AWLEN",
              "{PRESENT 0 WIDTH 8} AWSIZE {PRESENT 0 WIDTH 3} AWBURST {PRESENT 0 WIDTH 2} AWLOCK {PRESENT 0 WIDTH 1} AWCACHE {PRESENT 0 WIDTH 4} AWPROT {PRESENT 0 WIDTH 3} WDATA {PRESENT 1 WIDTH 32} WSTRB {PRESENT 1",
              "WIDTH 4} WLAST {PRESENT 0 WIDTH 1} BRESP {PRESENT 1 WIDTH 2} ARADDR {PRESENT 1 WIDTH 32} ARLEN {PRESENT 0 WIDTH 8} ARSIZE {PRESENT 0 WIDTH 3} ARBURST {PRESENT 0 WIDTH 2} ARLOCK {PRESENT 0 WIDTH 1}",
              "ARCACHE {PRESENT 0 WIDTH 4} ARPROT {PRESENT 0 WIDTH 3} RDATA {PRESENT 1 WIDTH 32} RRESP {PRESENT 1 WIDTH 2} RLAST {PRESENT 0 WIDTH 1} AWID {WIDTH 0 PRESENT 0} AWREGION {WIDTH 4 PRESENT 0} AWQOS {WIDTH",
              "4 PRESENT 0} AWUSER {WIDTH 0 PRESENT 0} WID {WIDTH 0 PRESENT 0} WUSER {WIDTH 0 PRESENT 0} BID {WIDTH 0 PRESENT 0} BUSER {WIDTH 0 PRESENT 0} ARID {WIDTH 0 PRESENT 0} ARREGION {WIDTH 4 PRESENT 0} ARQOS",
              "{WIDTH 4 PRESENT 0} ARUSER {WIDTH 0 PRESENT 0} RID {WIDTH 0 PRESENT 0} RUSER {WIDTH 0 PRESENT 0}}} dma {ID 1 MODE slave VLNV xilinx.com:interface:aximm_rtl:1.0 PROTOCOL AXI4 SIGNALS {ARVALID {WIDTH 1",
              "PRESENT 1} ARREADY {WIDTH 1 PRESENT 1} AWVALID {WIDTH 1 PRESENT 1} AWREADY {WIDTH 1 PRESENT 1} BVALID {WIDTH 1 PRESENT 1} BREADY {WIDTH 1 PRESENT 1} RVALID {WIDTH 1 PRESENT 1} RREADY {WIDTH 1 PRESENT",
              "1} WVALID {WIDTH 1 PRESENT 1} WREADY {WIDTH 1 PRESENT 1} AWID {WIDTH 0 PRESENT 0} AWADDR {WIDTH 64 PRESENT 1} AWLEN {WIDTH 8 PRESENT 1} AWSIZE {WIDTH 3 PRESENT 1} AWBURST {WIDTH 2 PRESENT 0} AWLOCK",
              "{WIDTH 1 PRESENT 0} AWCACHE {WIDTH 4 PRESENT 0} AWPROT {WIDTH 3 PRESENT 0} AWREGION {WIDTH 4 PRESENT 0} AWQOS {WIDTH 4 PRESENT 0} AWUSER {WIDTH 0 PRESENT 0} WID {WIDTH 0 PRESENT 0} WDATA {WIDTH 128",
              "PRESENT 1} WSTRB {WIDTH 16 PRESENT 1} WLAST {WIDTH 1 PRESENT 1} WUSER {WIDTH 0 PRESENT 0} BID {WIDTH 0 PRESENT 0} BRESP {WIDTH 2 PRESENT 1} BUSER {WIDTH 0 PRESENT 0} ARID {WIDTH 0 PRESENT 0} ARADDR",
              "{WIDTH 64 PRESENT 1} ARLEN {WIDTH 8 PRESENT 1} ARSIZE {WIDTH 3 PRESENT 1} ARBURST {WIDTH 2 PRESENT 0} ARLOCK {WIDTH 1 PRESENT 0} ARCACHE {WIDTH 4 PRESENT 0} ARPROT {WIDTH 3 PRESENT 0} ARREGION {WIDTH",
              "4 PRESENT 0} ARQOS {WIDTH 4 PRESENT 0} ARUSER {WIDTH 0 PRESENT 0} RID {WIDTH 0 PRESENT 0} RDATA {WIDTH 128 PRESENT 1} RRESP {WIDTH 2 PRESENT 1} RLAST {WIDTH 1 PRESENT 1} RUSER {WIDTH 0 PRESENT 0}}}",
              "axi_clk {ID 2 VLNV xilinx.com:signal:clock_rtl:1.0 MODE slave SIGNALS {CLK {PRESENT 1 WIDTH 1}}} axi_rstn {ID 3 VLNV xilinx.com:signal:reset_rtl:1.0 MODE slave SIGNALS {RST {PRESENT 1 WIDTH 1}}}",
              "}",
              "IPI_PROP_COUNT 3"
            ]
          },
          "GUI_INTERFACE_NAME": {
            "value": "ctrl"
          },
          "GUI_SELECT_MODE": {
            "value": "slave"
          },
          "GUI_SELECT_VLNV": {
            "value": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "interface_ports": {
          "s_ctrl": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "rp_ctrl"
            ]
          },
          "s_dma": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "rp_dma"
            ]
          },
          "s_axi_reg": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "s_axi_reg"
          }
        },
        "addressing": {
          "memory_maps": {
            "s_axi_reg": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0",
                  "range": "64K",
                  "width": "16",
                  "usage": "register"
                }
              }
            }
          }
        }
      }
    },
    "interface_nets": {
      "CLK_IN_D_0_1": {
        "interface_ports": [
          "pcie_refclk",
          "pcie_refclk_buf/CLK_IN_D"
        ]
      },
      "cms_satellite_uart": {
        "interface_ports": [
          "satellite_uart",
          "cms/satellite_uart"
        ]
      },
      "ctrl_firewall_M_AXI": {
        "interface_ports": [
          "dfx_decoupler/s_ctrl",
          "ctrl_firewall/M_AXI"
        ]
      },
      "dfx_decoupler_rp_ctrl": {
        "interface_ports": [
          "user_axi_ctrl",
          "dfx_decoupler/rp_ctrl"
        ]
      },
      "dfx_decoupler_rp_dma": {
        "interface_ports": [
          "user_axi_dma",
          "dfx_decoupler/rp_dma"
        ]
      },
      "dma_firewall_M_AXI": {
        "interface_ports": [
          "dfx_decoupler/s_dma",
          "dma_firewall/M_AXI"
        ]
      },
      "qdma_M_AXI": {
        "interface_ports": [
          "qdma/M_AXI",
          "smartconnect_dma/S00_AXI"
        ]
      },
      "qdma_M_AXI_LITE": {
        "interface_ports": [
          "qdma/M_AXI_LITE",
          "smartconnect_ctrl/S00_AXI"
        ]
      },
      "qdma_pcie_cfg_ext": {
        "interface_ports": [
          "debug_bridge/pcie3_cfg_ext",
          "qdma/pcie_cfg_ext"
        ]
      },
      "qdma_pcie_mgt": {
        "interface_ports": [
          "pcie_mgt",
          "qdma/pcie_mgt"
        ]
      },
      "smartconnect_ctrl_M00_AXI": {
        "interface_ports": [
          "smartconnect_ctrl/M00_AXI",
          "cms/s_axi_ctrl"
        ]
      },
      "smartconnect_ctrl_M01_AXI": {
        "interface_ports": [
          "smartconnect_ctrl/M01_AXI",
          "qspi/AXI_LITE"
        ]
      },
      "smartconnect_ctrl_M02_AXI": {
        "interface_ports": [
          "smartconnect_ctrl/M02_AXI",
          "hbicap/S_AXI_CTRL"
        ]
      },
      "smartconnect_ctrl_M03_AXI": {
        "interface_ports": [
          "smartconnect_ctrl/M03_AXI",
          "mgmt_clk_wiz/s_axi_lite"
        ]
      },
      "smartconnect_ctrl_M04_AXI": {
        "interface_ports": [
          "smartconnect_ctrl/M04_AXI",
          "gpio_id/S_AXI"
        ]
      },
      "smartconnect_ctrl_M05_AXI": {
        "interface_ports": [
          "ctrl_firewall/S_AXI_CTL",
          "smartconnect_ctrl/M05_AXI"
        ]
      },
      "smartconnect_ctrl_M06_AXI": {
        "interface_ports": [
          "dma_firewall/S_AXI_CTL",
          "smartconnect_ctrl/M06_AXI"
        ]
      },
      "smartconnect_ctrl_M07_AXI": {
        "interface_ports": [
          "smartconnect_ctrl/M07_AXI",
          "ctrl_firewall/S_AXI"
        ]
      },
      "smartconnect_ctrl_M08_AXI": {
        "interface_ports": [
          "smartconnect_ctrl/M08_AXI",
          "dfx_decoupler/s_axi_reg"
        ]
      },
      "smartconnect_dma_M00_AXI": {
        "interface_ports": [
          "smartconnect_dma/M00_AXI",
          "hbicap/S_AXI"
        ]
      },
      "smartconnect_dma_M01_AXI": {
        "interface_ports": [
          "dma_firewall/S_AXI",
          "smartconnect_dma/M01_AXI"
        ]
      }
    },
    "nets": {
      "const_id_dout": {
        "ports": [
          "const_id/dout",
          "gpio_id/gpio_io_i"
        ]
      },
      "dfx_decoupler_rp_axi_clk_CLK": {
        "ports": [
          "dfx_decoupler/rp_axi_clk_CLK",
          "user_axi_clk"
        ]
      },
      "dfx_decoupler_rp_axi_rstn_RST": {
        "ports": [
          "dfx_decoupler/rp_axi_rstn_RST",
          "user_axi_rstn"
        ]
      },
      "mgmt_clk_wiz_icap_clk": {
        "ports": [
          "mgmt_clk_wiz/icap_clk",
          "hbicap/icap_clk"
        ]
      },
      "pcie_ref_clk_buf_IBUF_DS_ODIV2": {
        "ports": [
          "pcie_refclk_buf/IBUF_DS_ODIV2",
          "qdma/sys_clk"
        ]
      },
      "pcie_ref_clk_buf_IBUF_OUT": {
        "ports": [
          "pcie_refclk_buf/IBUF_OUT",
          "qdma/sys_clk_gt"
        ]
      },
      "pcie_rstn_1": {
        "ports": [
          "pcie_rstn",
          "qdma/sys_rst_n"
        ]
      },
      "qspi_eos": {
        "ports": [
          "qspi/eos",
          "hbicap/eos_in"
        ]
      },
      "satellite_gpio_0_1": {
        "ports": [
          "satellite_gpio",
          "cms/satellite_gpio"
        ]
      },
      "xdma_axi_aclk": {
        "ports": [
          "qdma/axi_aclk",
          "cms/aclk_ctrl",
          "qspi/ext_spi_clk",
          "qspi/s_axi_aclk",
          "mgmt_clk_wiz/clk_in1",
          "hbicap/s_axi_aclk",
          "hbicap/s_axi_mm_aclk",
          "mgmt_clk_wiz/s_axi_aclk",
          "gpio_id/s_axi_aclk",
          "smartconnect_ctrl/aclk",
          "smartconnect_dma/aclk",
          "debug_bridge/clk",
          "ctrl_firewall/aclk",
          "dfx_decoupler/aclk",
          "dma_firewall/aclk",
          "dfx_decoupler/ctrl_aclk",
          "dfx_decoupler/dma_aclk",
          "dfx_decoupler/s_axi_clk_CLK"
        ]
      },
      "xdma_axi_aresetn": {
        "ports": [
          "qdma/axi_aresetn",
          "cms/aresetn_ctrl",
          "qspi/s_axi_aresetn",
          "hbicap/s_axi_aresetn",
          "hbicap/s_axi_mm_aresetn",
          "mgmt_clk_wiz/s_axi_aresetn",
          "gpio_id/s_axi_aresetn",
          "smartconnect_ctrl/aresetn",
          "smartconnect_dma/aresetn",
          "ctrl_firewall/aresetn",
          "dfx_decoupler/s_axi_reg_aresetn",
          "dma_firewall/aresetn",
          "dfx_decoupler/ctrl_arstn",
          "dfx_decoupler/dma_arstn",
          "dfx_decoupler/s_axi_rstn_RST"
        ]
      }
    },
    "addressing": {
      "/": {
        "memory_maps": {
          "user_axi_ctrl": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          },
          "user_axi_dma": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          }
        }
      },
      "/qdma": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_hbicap_Mem0": {
                "address_block": "/hbicap/S_AXI/Mem0",
                "offset": "0xF000000000000000",
                "range": "1G",
                "offset_base_param": "C_S_AXI_BASEADDR",
                "offset_high_param": "C_S_AXI_HIGHADDR"
              },
              "SEG_user_axi_dma_Reg": {
                "address_block": "/user_axi_dma/Reg",
                "offset": "0x0000000000000000",
                "range": "256T"
              }
            }
          },
          "M_AXI_LITE": {
            "segments": {
              "SEG_cms_Mem": {
                "address_block": "/cms/s_axi_ctrl/Mem",
                "offset": "0x00000000",
                "range": "256K"
              },
              "SEG_ctrl_firewall_Control": {
                "address_block": "/ctrl_firewall/S_AXI_CTL/Control",
                "offset": "0x00080000",
                "range": "64K"
              },
              "SEG_dfx_decoupler_Reg": {
                "address_block": "/dfx_decoupler/s_axi_reg/Reg",
                "offset": "0x00100000",
                "range": "64K"
              },
              "SEG_dma_firewall_Control": {
                "address_block": "/dma_firewall/S_AXI_CTL/Control",
                "offset": "0x00090000",
                "range": "64K"
              },
              "SEG_gpio_id_Reg": {
                "address_block": "/gpio_id/S_AXI/Reg",
                "offset": "0x00040000",
                "range": "64K"
              },
              "SEG_hbicap_Reg0": {
                "address_block": "/hbicap/S_AXI_CTRL/Reg0",
                "offset": "0x00050000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CTRL_BASEADDR",
                "offset_high_param": "C_S_AXI_CTRL_HIGHADDR"
              },
              "SEG_mgmt_clk_wiz_Reg": {
                "address_block": "/mgmt_clk_wiz/s_axi_lite/Reg",
                "offset": "0x00060000",
                "range": "64K"
              },
              "SEG_qspi_Reg": {
                "address_block": "/qspi/AXI_LITE/Reg",
                "offset": "0x00070000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_user_axi_ctrl_Reg": {
                "address_block": "/user_axi_ctrl/Reg",
                "offset": "0x04000000",
                "range": "64M"
              }
            }
          }
        }
      }
    }
  }
}