/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire [28:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [17:0] celloutsig_0_14z;
  wire [16:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  reg [32:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [18:0] celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire [5:0] celloutsig_0_28z;
  wire [4:0] celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_34z;
  reg [2:0] celloutsig_0_39z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [2:0] celloutsig_0_4z;
  reg [13:0] celloutsig_0_52z;
  wire [3:0] celloutsig_0_55z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_64z;
  wire [10:0] celloutsig_0_67z;
  wire [8:0] celloutsig_0_69z;
  wire [3:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_70z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [22:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [22:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [9:0] celloutsig_1_7z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = ~(celloutsig_0_30z ^ celloutsig_0_29z[1]);
  assign celloutsig_0_40z = ~(celloutsig_0_20z[1] ^ celloutsig_0_27z[1]);
  assign celloutsig_0_45z = ~(celloutsig_0_20z[0] ^ celloutsig_0_8z);
  assign celloutsig_0_46z = ~(celloutsig_0_34z ^ celloutsig_0_20z[1]);
  assign celloutsig_0_47z = ~(celloutsig_0_46z ^ celloutsig_0_12z);
  assign celloutsig_0_64z = ~(celloutsig_0_17z ^ celloutsig_0_45z);
  assign celloutsig_1_3z = ~(celloutsig_1_2z[1] ^ celloutsig_1_1z[2]);
  assign celloutsig_1_5z = ~(celloutsig_1_4z[16] ^ in_data[96]);
  assign celloutsig_0_8z = ~(in_data[68] ^ celloutsig_0_2z[1]);
  assign celloutsig_1_11z = ~(celloutsig_1_1z[1] ^ celloutsig_1_7z[7]);
  assign celloutsig_1_13z = ~(celloutsig_1_7z[1] ^ celloutsig_1_11z);
  assign celloutsig_1_18z = ~(celloutsig_1_3z ^ in_data[157]);
  assign celloutsig_1_19z = ~(celloutsig_1_13z ^ celloutsig_1_5z);
  assign celloutsig_0_9z = ~(celloutsig_0_1z ^ celloutsig_0_2z[2]);
  assign celloutsig_0_11z = ~(celloutsig_0_6z[3] ^ celloutsig_0_3z[0]);
  assign celloutsig_0_12z = ~(celloutsig_0_0z[0] ^ celloutsig_0_7z[0]);
  assign celloutsig_0_1z = ~(celloutsig_0_0z[1] ^ in_data[60]);
  assign celloutsig_0_13z = ~(celloutsig_0_11z ^ celloutsig_0_10z[16]);
  assign celloutsig_0_16z = ~(celloutsig_0_0z[2] ^ celloutsig_0_7z[1]);
  assign celloutsig_0_17z = ~(celloutsig_0_2z[1] ^ celloutsig_0_13z);
  assign celloutsig_0_19z = ~(celloutsig_0_0z[2] ^ celloutsig_0_17z);
  assign celloutsig_0_21z = ~(celloutsig_0_8z ^ celloutsig_0_13z);
  assign celloutsig_0_25z = ~(celloutsig_0_18z[7] ^ celloutsig_0_13z);
  assign celloutsig_0_30z = ~(celloutsig_0_28z[1] ^ celloutsig_0_3z[3]);
  assign celloutsig_0_31z = ~(celloutsig_0_0z[1] ^ celloutsig_0_20z[0]);
  assign celloutsig_0_0z = in_data[39:37] * in_data[94:92];
  assign celloutsig_0_6z = celloutsig_0_3z[6:3] * { celloutsig_0_3z[4], celloutsig_0_2z };
  assign celloutsig_0_67z = { celloutsig_0_14z[16:10], celloutsig_0_55z } * in_data[22:12];
  assign celloutsig_0_69z = { celloutsig_0_10z[27:23], celloutsig_0_8z, celloutsig_0_0z } * { celloutsig_0_67z[9:2], celloutsig_0_46z };
  assign celloutsig_0_70z = { celloutsig_0_39z[2:1], celloutsig_0_47z } * { celloutsig_0_31z, celloutsig_0_45z, celloutsig_0_64z };
  assign celloutsig_0_7z = { celloutsig_0_0z[1:0], celloutsig_0_0z } * { celloutsig_0_0z[2:1], celloutsig_0_2z };
  assign celloutsig_0_15z = { celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_12z } * { in_data[31:22], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_0_20z = celloutsig_0_14z[12:10] * celloutsig_0_4z;
  assign celloutsig_0_27z = celloutsig_0_14z[17:15] * celloutsig_0_24z[25:23];
  assign celloutsig_0_28z = { in_data[84:81], celloutsig_0_25z, celloutsig_0_25z } * { celloutsig_0_3z[5:3], celloutsig_0_27z };
  assign celloutsig_0_29z = celloutsig_0_26z[17:13] * { celloutsig_0_18z[3:2], celloutsig_0_27z };
  assign celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z } << { in_data[50:49], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_4z = celloutsig_0_2z << celloutsig_0_3z[7:5];
  assign celloutsig_0_5z = { in_data[64:63], celloutsig_0_3z } << { celloutsig_0_0z[2:1], celloutsig_0_3z };
  assign celloutsig_0_55z = { celloutsig_0_20z, celloutsig_0_40z } << celloutsig_0_52z[5:2];
  assign celloutsig_1_0z = in_data[170:148] << in_data[151:129];
  assign celloutsig_1_1z = in_data[182:180] << in_data[175:173];
  assign celloutsig_1_2z = { celloutsig_1_1z[2:1], celloutsig_1_1z, celloutsig_1_1z } << { celloutsig_1_0z[13:9], celloutsig_1_1z };
  assign celloutsig_1_4z = in_data[167:145] << celloutsig_1_0z;
  assign celloutsig_0_10z = in_data[57:29] << { celloutsig_0_7z[3:0], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_18z = { celloutsig_0_3z[1:0], celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_2z } << { in_data[40:37], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_2z = { in_data[23], celloutsig_0_1z, celloutsig_0_1z } << in_data[64:62];
  assign celloutsig_0_26z = { celloutsig_0_15z[8:0], celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_0z } << { in_data[15:0], celloutsig_0_20z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_39z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_39z = { celloutsig_0_5z[8], celloutsig_0_30z, celloutsig_0_21z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_52z = 14'h0000;
    else if (clkin_data[0]) celloutsig_0_52z = { celloutsig_0_3z[4:2], celloutsig_0_20z, celloutsig_0_3z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_7z = 10'h000;
    else if (!clkin_data[64]) celloutsig_1_7z = in_data[162:153];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_14z = 18'h00000;
    else if (clkin_data[0]) celloutsig_0_14z = { celloutsig_0_2z[1:0], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_5z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_24z = 33'h000000000;
    else if (!clkin_data[0]) celloutsig_0_24z = { in_data[43:16], celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_0z };
  assign { out_data[128], out_data[96], out_data[40:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_69z, celloutsig_0_70z };
endmodule
