// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        arr_2_load_6,
        arr_load_6,
        arr_1_load_6,
        arr_2_load_5,
        arr_1_load_5,
        add118_113_reload,
        mul202,
        mul211,
        mul229,
        mul237,
        mul221,
        mul254,
        mul262,
        mul4,
        mul246,
        mul5,
        mul290,
        mul299,
        mul318,
        mul325,
        mul7,
        mul6,
        mul353,
        mul360,
        mul369,
        mul344,
        add239_222_out,
        add239_222_out_ap_vld,
        add274_218_out,
        add274_218_out_ap_vld,
        add301_214_out,
        add301_214_out_ap_vld,
        add337_210_out,
        add337_210_out_ap_vld,
        add371_26_out,
        add371_26_out_ap_vld,
        add21322_out,
        add21322_out_ap_vld,
        p_out,
        p_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] arr_2_load_6;
input  [63:0] arr_load_6;
input  [63:0] arr_1_load_6;
input  [63:0] arr_2_load_5;
input  [63:0] arr_1_load_5;
input  [63:0] add118_113_reload;
input  [63:0] mul202;
input  [63:0] mul211;
input  [63:0] mul229;
input  [63:0] mul237;
input  [63:0] mul221;
input  [63:0] mul254;
input  [63:0] mul262;
input  [63:0] mul4;
input  [63:0] mul246;
input  [63:0] mul5;
input  [63:0] mul290;
input  [63:0] mul299;
input  [63:0] mul318;
input  [63:0] mul325;
input  [63:0] mul7;
input  [63:0] mul6;
input  [63:0] mul353;
input  [63:0] mul360;
input  [63:0] mul369;
input  [63:0] mul344;
output  [63:0] add239_222_out;
output   add239_222_out_ap_vld;
output  [63:0] add274_218_out;
output   add274_218_out_ap_vld;
output  [63:0] add301_214_out;
output   add301_214_out_ap_vld;
output  [63:0] add337_210_out;
output   add337_210_out_ap_vld;
output  [63:0] add371_26_out;
output   add371_26_out_ap_vld;
output  [63:0] add21322_out;
output   add21322_out_ap_vld;
output  [63:0] p_out;
output   p_out_ap_vld;

reg ap_idle;
reg add239_222_out_ap_vld;
reg add274_218_out_ap_vld;
reg add301_214_out_ap_vld;
reg add337_210_out_ap_vld;
reg add371_26_out_ap_vld;
reg add21322_out_ap_vld;
reg p_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln68_fu_751_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [63:0] ap_phi_mux_add239_221_phi_fu_340_p12;
wire   [63:0] ap_phi_reg_pp0_iter1_add239_221_reg_337;
wire   [2:0] i_1_load_fu_703_p1;
wire   [63:0] add_ln83_2_fu_820_p2;
reg   [63:0] ap_phi_mux_add274_217_phi_fu_357_p12;
wire   [63:0] ap_phi_reg_pp0_iter1_add274_217_reg_354;
wire   [63:0] add_ln89_3_fu_808_p2;
reg   [63:0] ap_phi_mux_add301_213_phi_fu_374_p12;
wire   [63:0] ap_phi_reg_pp0_iter1_add301_213_reg_371;
wire   [63:0] add_ln94_2_fu_787_p2;
reg   [63:0] ap_phi_mux_add337_29_phi_fu_391_p12;
wire   [63:0] ap_phi_reg_pp0_iter1_add337_29_reg_388;
wire   [63:0] add_ln100_3_fu_771_p2;
reg   [63:0] ap_phi_mux_add371_25_phi_fu_408_p12;
wire   [63:0] ap_phi_reg_pp0_iter1_add371_25_reg_405;
wire   [63:0] add_ln106_3_fu_841_p2;
reg   [63:0] ap_phi_mux_add239_224_phi_fu_425_p12;
wire   [63:0] add_ln83_5_fu_897_p2;
wire   [63:0] ap_phi_reg_pp0_iter1_add239_224_reg_422;
reg   [63:0] ap_phi_mux_add274_220_phi_fu_447_p12;
wire   [63:0] ap_phi_reg_pp0_iter1_add274_220_reg_444;
wire   [63:0] add_ln89_7_fu_885_p2;
reg   [63:0] ap_phi_mux_add301_216_phi_fu_469_p12;
wire   [63:0] ap_phi_reg_pp0_iter1_add301_216_reg_466;
wire   [63:0] add_ln94_5_fu_878_p2;
reg   [63:0] ap_phi_mux_add337_212_phi_fu_491_p12;
wire   [63:0] ap_phi_reg_pp0_iter1_add337_212_reg_488;
wire   [63:0] add_ln100_7_fu_871_p2;
reg   [63:0] ap_phi_mux_add371_28_phi_fu_513_p12;
wire   [63:0] ap_phi_reg_pp0_iter1_add371_28_reg_510;
wire   [63:0] add_ln106_7_fu_904_p2;
reg   [63:0] ap_phi_mux_add274_219_phi_fu_535_p10;
wire   [63:0] add_ln89_11_fu_918_p2;
wire   [63:0] ap_phi_reg_pp0_iter1_add274_219_reg_532;
reg   [63:0] ap_phi_mux_add301_215_phi_fu_554_p10;
wire   [63:0] ap_phi_reg_pp0_iter1_add301_215_reg_551;
wire   [63:0] add_ln94_8_fu_911_p2;
reg   [63:0] ap_phi_mux_add337_211_phi_fu_573_p10;
wire   [63:0] ap_phi_reg_pp0_iter1_add337_211_reg_570;
wire   [63:0] add_ln100_11_fu_925_p2;
reg   [63:0] ap_phi_mux_add371_27_phi_fu_592_p10;
wire   [63:0] ap_phi_reg_pp0_iter1_add371_27_reg_589;
wire   [63:0] add_ln106_11_fu_932_p2;
reg   [2:0] i_fu_100;
wire   [2:0] i_2_fu_939_p2;
wire    ap_loop_init;
wire    ap_block_pp0_stage0;
reg   [63:0] empty_fu_104;
wire   [63:0] add_ln78_fu_856_p2;
reg   [63:0] add21322_fu_108;
reg   [63:0] add371_26_fu_112;
reg   [63:0] add337_210_fu_116;
reg   [63:0] add301_214_fu_120;
reg   [63:0] add274_218_fu_124;
reg   [63:0] add239_222_fu_128;
wire    ap_block_pp0_stage0_01001;
wire   [63:0] grp_fu_612_p2;
wire   [63:0] grp_fu_616_p2;
wire   [63:0] grp_fu_626_p2;
wire   [63:0] grp_fu_635_p2;
wire   [63:0] grp_fu_639_p2;
wire   [63:0] grp_fu_649_p2;
wire   [63:0] grp_fu_653_p2;
wire   [63:0] add_ln100_1_fu_761_p2;
wire   [63:0] add_ln100_2_fu_766_p2;
wire   [63:0] add_ln100_fu_757_p2;
wire   [63:0] add_ln94_1_fu_782_p2;
wire   [63:0] add_ln94_fu_778_p2;
wire   [63:0] add_ln89_1_fu_798_p2;
wire   [63:0] add_ln89_2_fu_803_p2;
wire   [63:0] add_ln89_fu_794_p2;
wire   [63:0] add_ln83_1_fu_815_p2;
wire   [63:0] grp_fu_608_p2;
wire   [63:0] add_ln106_1_fu_831_p2;
wire   [63:0] add_ln106_2_fu_836_p2;
wire   [63:0] add_ln106_fu_827_p2;
wire   [63:0] add_ln78_1_fu_851_p2;
wire   [63:0] grp_fu_620_p2;
wire   [63:0] grp_fu_630_p2;
wire   [63:0] grp_fu_643_p2;
wire   [63:0] add_ln83_4_fu_892_p2;
wire   [63:0] grp_fu_657_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_586;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

fiat_25519_carry_square_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add21322_fu_108 <= add118_113_reload;
        end else if ((1'b1 == ap_condition_586)) begin
            add21322_fu_108 <= add_ln78_fu_856_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add239_222_fu_128 <= arr_2_load_6;
        end else if (((icmp_ln68_fu_751_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            add239_222_fu_128 <= ap_phi_mux_add239_224_phi_fu_425_p12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add274_218_fu_124 <= arr_load_6;
        end else if (((icmp_ln68_fu_751_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            add274_218_fu_124 <= ap_phi_mux_add274_219_phi_fu_535_p10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add301_214_fu_120 <= arr_1_load_6;
        end else if (((icmp_ln68_fu_751_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            add301_214_fu_120 <= ap_phi_mux_add301_215_phi_fu_554_p10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add337_210_fu_116 <= arr_2_load_5;
        end else if (((icmp_ln68_fu_751_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            add337_210_fu_116 <= ap_phi_mux_add337_211_phi_fu_573_p10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add371_26_fu_112 <= arr_1_load_5;
        end else if (((icmp_ln68_fu_751_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            add371_26_fu_112 <= ap_phi_mux_add371_27_phi_fu_592_p10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            empty_fu_104 <= add118_113_reload;
        end else if ((1'b1 == ap_condition_586)) begin
            empty_fu_104 <= add_ln78_fu_856_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_fu_100 <= 3'd0;
        end else if (((icmp_ln68_fu_751_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            i_fu_100 <= i_2_fu_939_p2;
        end
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_751_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add21322_out_ap_vld = 1'b1;
    end else begin
        add21322_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_751_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add239_222_out_ap_vld = 1'b1;
    end else begin
        add239_222_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_751_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add274_218_out_ap_vld = 1'b1;
    end else begin
        add274_218_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_751_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add301_214_out_ap_vld = 1'b1;
    end else begin
        add301_214_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_751_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add337_210_out_ap_vld = 1'b1;
    end else begin
        add337_210_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_751_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add371_26_out_ap_vld = 1'b1;
    end else begin
        add371_26_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_751_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd1))) begin
        ap_phi_mux_add239_221_phi_fu_340_p12 = add_ln83_2_fu_820_p2;
    end else if (((~(i_1_load_fu_703_p1 == 3'd4) & ~(i_1_load_fu_703_p1 == 3'd3) & ~(i_1_load_fu_703_p1 == 3'd2) & ~(i_1_load_fu_703_p1 == 3'd1) & ~(i_1_load_fu_703_p1 == 3'd5) & (icmp_ln68_fu_751_p2 == 1'd1)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd4)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd3)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd2)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd5)))) begin
        ap_phi_mux_add239_221_phi_fu_340_p12 = add239_222_fu_128;
    end else begin
        ap_phi_mux_add239_221_phi_fu_340_p12 = ap_phi_reg_pp0_iter1_add239_221_reg_337;
    end
end

always @ (*) begin
    if (((~(i_1_load_fu_703_p1 == 3'd0) & ~(i_1_load_fu_703_p1 == 3'd4) & ~(i_1_load_fu_703_p1 == 3'd3) & ~(i_1_load_fu_703_p1 == 3'd2) & ~(i_1_load_fu_703_p1 == 3'd1) & (icmp_ln68_fu_751_p2 == 1'd1)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd4)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd3)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd2)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd1)))) begin
        ap_phi_mux_add239_224_phi_fu_425_p12 = ap_phi_mux_add239_221_phi_fu_340_p12;
    end else if (((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd0))) begin
        ap_phi_mux_add239_224_phi_fu_425_p12 = add_ln83_5_fu_897_p2;
    end else begin
        ap_phi_mux_add239_224_phi_fu_425_p12 = ap_phi_reg_pp0_iter1_add239_224_reg_422;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd2))) begin
        ap_phi_mux_add274_217_phi_fu_357_p12 = add_ln89_3_fu_808_p2;
    end else if (((~(i_1_load_fu_703_p1 == 3'd4) & ~(i_1_load_fu_703_p1 == 3'd3) & ~(i_1_load_fu_703_p1 == 3'd2) & ~(i_1_load_fu_703_p1 == 3'd1) & ~(i_1_load_fu_703_p1 == 3'd5) & (icmp_ln68_fu_751_p2 == 1'd1)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd4)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd3)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd1)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd5)))) begin
        ap_phi_mux_add274_217_phi_fu_357_p12 = add274_218_fu_124;
    end else begin
        ap_phi_mux_add274_217_phi_fu_357_p12 = ap_phi_reg_pp0_iter1_add274_217_reg_354;
    end
end

always @ (*) begin
    if (((~(i_1_load_fu_703_p1 == 3'd0) & ~(i_1_load_fu_703_p1 == 3'd3) & ~(i_1_load_fu_703_p1 == 3'd2) & ~(i_1_load_fu_703_p1 == 3'd1) & (icmp_ln68_fu_751_p2 == 1'd1)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd3)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd2)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd1)))) begin
        ap_phi_mux_add274_219_phi_fu_535_p10 = ap_phi_mux_add274_220_phi_fu_447_p12;
    end else if (((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd0))) begin
        ap_phi_mux_add274_219_phi_fu_535_p10 = add_ln89_11_fu_918_p2;
    end else begin
        ap_phi_mux_add274_219_phi_fu_535_p10 = ap_phi_reg_pp0_iter1_add274_219_reg_532;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd1))) begin
        ap_phi_mux_add274_220_phi_fu_447_p12 = add_ln89_7_fu_885_p2;
    end else if (((~(i_1_load_fu_703_p1 == 3'd0) & ~(i_1_load_fu_703_p1 == 3'd4) & ~(i_1_load_fu_703_p1 == 3'd3) & ~(i_1_load_fu_703_p1 == 3'd2) & ~(i_1_load_fu_703_p1 == 3'd1) & (icmp_ln68_fu_751_p2 == 1'd1)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd0)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd4)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd3)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd2)))) begin
        ap_phi_mux_add274_220_phi_fu_447_p12 = ap_phi_mux_add274_217_phi_fu_357_p12;
    end else begin
        ap_phi_mux_add274_220_phi_fu_447_p12 = ap_phi_reg_pp0_iter1_add274_220_reg_444;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd3))) begin
        ap_phi_mux_add301_213_phi_fu_374_p12 = add_ln94_2_fu_787_p2;
    end else if (((~(i_1_load_fu_703_p1 == 3'd4) & ~(i_1_load_fu_703_p1 == 3'd3) & ~(i_1_load_fu_703_p1 == 3'd2) & ~(i_1_load_fu_703_p1 == 3'd1) & ~(i_1_load_fu_703_p1 == 3'd5) & (icmp_ln68_fu_751_p2 == 1'd1)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd4)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd2)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd1)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd5)))) begin
        ap_phi_mux_add301_213_phi_fu_374_p12 = add301_214_fu_120;
    end else begin
        ap_phi_mux_add301_213_phi_fu_374_p12 = ap_phi_reg_pp0_iter1_add301_213_reg_371;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd1))) begin
        ap_phi_mux_add301_215_phi_fu_554_p10 = add_ln94_8_fu_911_p2;
    end else if (((~(i_1_load_fu_703_p1 == 3'd0) & ~(i_1_load_fu_703_p1 == 3'd3) & ~(i_1_load_fu_703_p1 == 3'd2) & ~(i_1_load_fu_703_p1 == 3'd1) & (icmp_ln68_fu_751_p2 == 1'd1)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd0)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd3)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd2)))) begin
        ap_phi_mux_add301_215_phi_fu_554_p10 = ap_phi_mux_add301_216_phi_fu_469_p12;
    end else begin
        ap_phi_mux_add301_215_phi_fu_554_p10 = ap_phi_reg_pp0_iter1_add301_215_reg_551;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd2))) begin
        ap_phi_mux_add301_216_phi_fu_469_p12 = add_ln94_5_fu_878_p2;
    end else if (((~(i_1_load_fu_703_p1 == 3'd0) & ~(i_1_load_fu_703_p1 == 3'd4) & ~(i_1_load_fu_703_p1 == 3'd3) & ~(i_1_load_fu_703_p1 == 3'd2) & ~(i_1_load_fu_703_p1 == 3'd1) & (icmp_ln68_fu_751_p2 == 1'd1)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd0)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd4)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd3)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd1)))) begin
        ap_phi_mux_add301_216_phi_fu_469_p12 = ap_phi_mux_add301_213_phi_fu_374_p12;
    end else begin
        ap_phi_mux_add301_216_phi_fu_469_p12 = ap_phi_reg_pp0_iter1_add301_216_reg_466;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd2))) begin
        ap_phi_mux_add337_211_phi_fu_573_p10 = add_ln100_11_fu_925_p2;
    end else if (((~(i_1_load_fu_703_p1 == 3'd0) & ~(i_1_load_fu_703_p1 == 3'd3) & ~(i_1_load_fu_703_p1 == 3'd2) & ~(i_1_load_fu_703_p1 == 3'd1) & (icmp_ln68_fu_751_p2 == 1'd1)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd0)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd3)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd1)))) begin
        ap_phi_mux_add337_211_phi_fu_573_p10 = ap_phi_mux_add337_212_phi_fu_491_p12;
    end else begin
        ap_phi_mux_add337_211_phi_fu_573_p10 = ap_phi_reg_pp0_iter1_add337_211_reg_570;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd3))) begin
        ap_phi_mux_add337_212_phi_fu_491_p12 = add_ln100_7_fu_871_p2;
    end else if (((~(i_1_load_fu_703_p1 == 3'd0) & ~(i_1_load_fu_703_p1 == 3'd4) & ~(i_1_load_fu_703_p1 == 3'd3) & ~(i_1_load_fu_703_p1 == 3'd2) & ~(i_1_load_fu_703_p1 == 3'd1) & (icmp_ln68_fu_751_p2 == 1'd1)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd0)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd4)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd2)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd1)))) begin
        ap_phi_mux_add337_212_phi_fu_491_p12 = ap_phi_mux_add337_29_phi_fu_391_p12;
    end else begin
        ap_phi_mux_add337_212_phi_fu_491_p12 = ap_phi_reg_pp0_iter1_add337_212_reg_488;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd4))) begin
        ap_phi_mux_add337_29_phi_fu_391_p12 = add_ln100_3_fu_771_p2;
    end else if (((~(i_1_load_fu_703_p1 == 3'd4) & ~(i_1_load_fu_703_p1 == 3'd3) & ~(i_1_load_fu_703_p1 == 3'd2) & ~(i_1_load_fu_703_p1 == 3'd1) & ~(i_1_load_fu_703_p1 == 3'd5) & (icmp_ln68_fu_751_p2 == 1'd1)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd3)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd2)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd1)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd5)))) begin
        ap_phi_mux_add337_29_phi_fu_391_p12 = add337_210_fu_116;
    end else begin
        ap_phi_mux_add337_29_phi_fu_391_p12 = ap_phi_reg_pp0_iter1_add337_29_reg_388;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd5))) begin
        ap_phi_mux_add371_25_phi_fu_408_p12 = add_ln106_3_fu_841_p2;
    end else if (((~(i_1_load_fu_703_p1 == 3'd4) & ~(i_1_load_fu_703_p1 == 3'd3) & ~(i_1_load_fu_703_p1 == 3'd2) & ~(i_1_load_fu_703_p1 == 3'd1) & ~(i_1_load_fu_703_p1 == 3'd5) & (icmp_ln68_fu_751_p2 == 1'd1)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd4)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd3)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd2)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd1)))) begin
        ap_phi_mux_add371_25_phi_fu_408_p12 = add371_26_fu_112;
    end else begin
        ap_phi_mux_add371_25_phi_fu_408_p12 = ap_phi_reg_pp0_iter1_add371_25_reg_405;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd3))) begin
        ap_phi_mux_add371_27_phi_fu_592_p10 = add_ln106_11_fu_932_p2;
    end else if (((~(i_1_load_fu_703_p1 == 3'd0) & ~(i_1_load_fu_703_p1 == 3'd3) & ~(i_1_load_fu_703_p1 == 3'd2) & ~(i_1_load_fu_703_p1 == 3'd1) & (icmp_ln68_fu_751_p2 == 1'd1)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd0)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd2)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd1)))) begin
        ap_phi_mux_add371_27_phi_fu_592_p10 = ap_phi_mux_add371_28_phi_fu_513_p12;
    end else begin
        ap_phi_mux_add371_27_phi_fu_592_p10 = ap_phi_reg_pp0_iter1_add371_27_reg_589;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd4))) begin
        ap_phi_mux_add371_28_phi_fu_513_p12 = add_ln106_7_fu_904_p2;
    end else if (((~(i_1_load_fu_703_p1 == 3'd0) & ~(i_1_load_fu_703_p1 == 3'd4) & ~(i_1_load_fu_703_p1 == 3'd3) & ~(i_1_load_fu_703_p1 == 3'd2) & ~(i_1_load_fu_703_p1 == 3'd1) & (icmp_ln68_fu_751_p2 == 1'd1)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd0)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd3)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd2)) | ((icmp_ln68_fu_751_p2 == 1'd1) & (i_1_load_fu_703_p1 == 3'd1)))) begin
        ap_phi_mux_add371_28_phi_fu_513_p12 = ap_phi_mux_add371_25_phi_fu_408_p12;
    end else begin
        ap_phi_mux_add371_28_phi_fu_513_p12 = ap_phi_reg_pp0_iter1_add371_28_reg_510;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_751_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out_ap_vld = 1'b1;
    end else begin
        p_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add21322_out = add21322_fu_108;

assign add239_222_out = add239_222_fu_128;

assign add274_218_out = add274_218_fu_124;

assign add301_214_out = add301_214_fu_120;

assign add337_210_out = add337_210_fu_116;

assign add371_26_out = add371_26_fu_112;

assign add_ln100_11_fu_925_p2 = (grp_fu_620_p2 + ap_phi_mux_add337_212_phi_fu_491_p12);

assign add_ln100_1_fu_761_p2 = (mul7 + add337_210_fu_116);

assign add_ln100_2_fu_766_p2 = (add_ln100_1_fu_761_p2 + mul6);

assign add_ln100_3_fu_771_p2 = (add_ln100_2_fu_766_p2 + add_ln100_fu_757_p2);

assign add_ln100_7_fu_871_p2 = (grp_fu_620_p2 + ap_phi_mux_add337_29_phi_fu_391_p12);

assign add_ln100_fu_757_p2 = (mul318 + mul325);

assign add_ln106_11_fu_932_p2 = (grp_fu_657_p2 + ap_phi_mux_add371_28_phi_fu_513_p12);

assign add_ln106_1_fu_831_p2 = (mul369 + add371_26_fu_112);

assign add_ln106_2_fu_836_p2 = (add_ln106_1_fu_831_p2 + mul344);

assign add_ln106_3_fu_841_p2 = (add_ln106_2_fu_836_p2 + add_ln106_fu_827_p2);

assign add_ln106_7_fu_904_p2 = (grp_fu_657_p2 + ap_phi_mux_add371_25_phi_fu_408_p12);

assign add_ln106_fu_827_p2 = (mul353 + mul360);

assign add_ln78_1_fu_851_p2 = (mul202 + add21322_fu_108);

assign add_ln78_fu_856_p2 = (add_ln78_1_fu_851_p2 + mul211);

assign add_ln83_1_fu_815_p2 = (mul221 + add239_222_fu_128);

assign add_ln83_2_fu_820_p2 = (add_ln83_1_fu_815_p2 + grp_fu_608_p2);

assign add_ln83_4_fu_892_p2 = (mul221 + ap_phi_mux_add239_221_phi_fu_340_p12);

assign add_ln83_5_fu_897_p2 = (add_ln83_4_fu_892_p2 + grp_fu_608_p2);

assign add_ln89_11_fu_918_p2 = (grp_fu_643_p2 + ap_phi_mux_add274_220_phi_fu_447_p12);

assign add_ln89_1_fu_798_p2 = (mul4 + add274_218_fu_124);

assign add_ln89_2_fu_803_p2 = (add_ln89_1_fu_798_p2 + mul246);

assign add_ln89_3_fu_808_p2 = (add_ln89_2_fu_803_p2 + add_ln89_fu_794_p2);

assign add_ln89_7_fu_885_p2 = (grp_fu_643_p2 + ap_phi_mux_add274_217_phi_fu_357_p12);

assign add_ln89_fu_794_p2 = (mul254 + mul262);

assign add_ln94_1_fu_782_p2 = (mul299 + add301_214_fu_120);

assign add_ln94_2_fu_787_p2 = (add_ln94_1_fu_782_p2 + add_ln94_fu_778_p2);

assign add_ln94_5_fu_878_p2 = (grp_fu_630_p2 + ap_phi_mux_add301_213_phi_fu_374_p12);

assign add_ln94_8_fu_911_p2 = (grp_fu_630_p2 + ap_phi_mux_add301_216_phi_fu_469_p12);

assign add_ln94_fu_778_p2 = (mul5 + mul290);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_586 = (~(i_1_load_fu_703_p1 == 3'd4) & ~(i_1_load_fu_703_p1 == 3'd3) & ~(i_1_load_fu_703_p1 == 3'd2) & ~(i_1_load_fu_703_p1 == 3'd1) & ~(i_1_load_fu_703_p1 == 3'd5) & (icmp_ln68_fu_751_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign ap_phi_reg_pp0_iter1_add239_221_reg_337 = 'bx;

assign ap_phi_reg_pp0_iter1_add239_224_reg_422 = 'bx;

assign ap_phi_reg_pp0_iter1_add274_217_reg_354 = 'bx;

assign ap_phi_reg_pp0_iter1_add274_219_reg_532 = 'bx;

assign ap_phi_reg_pp0_iter1_add274_220_reg_444 = 'bx;

assign ap_phi_reg_pp0_iter1_add301_213_reg_371 = 'bx;

assign ap_phi_reg_pp0_iter1_add301_215_reg_551 = 'bx;

assign ap_phi_reg_pp0_iter1_add301_216_reg_466 = 'bx;

assign ap_phi_reg_pp0_iter1_add337_211_reg_570 = 'bx;

assign ap_phi_reg_pp0_iter1_add337_212_reg_488 = 'bx;

assign ap_phi_reg_pp0_iter1_add337_29_reg_388 = 'bx;

assign ap_phi_reg_pp0_iter1_add371_25_reg_405 = 'bx;

assign ap_phi_reg_pp0_iter1_add371_27_reg_589 = 'bx;

assign ap_phi_reg_pp0_iter1_add371_28_reg_510 = 'bx;

assign grp_fu_608_p2 = (mul229 + mul237);

assign grp_fu_612_p2 = (mul318 + mul325);

assign grp_fu_616_p2 = (mul6 + mul7);

assign grp_fu_620_p2 = (grp_fu_612_p2 + grp_fu_616_p2);

assign grp_fu_626_p2 = (mul5 + mul290);

assign grp_fu_630_p2 = (grp_fu_626_p2 + mul299);

assign grp_fu_635_p2 = (mul254 + mul262);

assign grp_fu_639_p2 = (mul246 + mul4);

assign grp_fu_643_p2 = (grp_fu_635_p2 + grp_fu_639_p2);

assign grp_fu_649_p2 = (mul353 + mul360);

assign grp_fu_653_p2 = (mul344 + mul369);

assign grp_fu_657_p2 = (grp_fu_649_p2 + grp_fu_653_p2);

assign i_1_load_fu_703_p1 = i_fu_100;

assign i_2_fu_939_p2 = (i_fu_100 + 3'd3);

assign icmp_ln68_fu_751_p2 = ((i_fu_100 < 3'd6) ? 1'b1 : 1'b0);

assign p_out = empty_fu_104;

endmodule //fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9
