library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity tb_delicka_1Hz is
end tb_delicka_1Hz;

architecture Behavioral of tb_delicka_1Hz is
    signal clk_100MHz : STD_LOGIC := '0';
    signal reset      : STD_LOGIC := '1';
    signal clk_1Hz    : STD_LOGIC;
    constant CLK_PERIOD : time := 10 ns;
begin
    clk_process : process
    begin
        while true loop
            clk_100MHz <= '0';
            wait for CLK_PERIOD / 2;
            clk_100MHz <= '1';
            wait for CLK_PERIOD / 2;
        end loop;
    end process;

    stim_proc : process
    begin
        reset <= '1';
        wait for 100 ns;
        reset <= '0';
        wait for 1.1 sec;
        wait;
    end process;

    uut: entity work.delicka_1Hz
        port map (
            clk_100MHz => clk_100MHz,
            reset      => reset,
            clk_1Hz    => clk_1Hz
        );
end Behavioral;
