{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1654167021446 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1654167021447 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 02 13:50:20 2022 " "Processing started: Thu Jun 02 13:50:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1654167021447 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1654167021447 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shift_reg_l4 -c shift_reg_l4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off shift_reg_l4 -c shift_reg_l4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1654167021447 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1654167022419 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "shift_reg_l4.v(19) " "Verilog HDL Event Control warning at shift_reg_l4.v(19): Event Control contains a complex event expression" {  } { { "shift_reg_l4.v" "" { Text "C:/Progs/Quartus_project/lab4_qs/shift_reg_l4.v" 19 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1654167022632 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "shift_reg_l4.v(205) " "Verilog HDL syntax warning at shift_reg_l4.v(205): extra block comment delimiter characters /* within block comment" {  } { { "shift_reg_l4.v" "" { Text "C:/Progs/Quartus_project/lab4_qs/shift_reg_l4.v" 205 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1654167022634 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "shift_reg_l4.v(506) " "Verilog HDL syntax warning at shift_reg_l4.v(506): extra block comment delimiter characters /* within block comment" {  } { { "shift_reg_l4.v" "" { Text "C:/Progs/Quartus_project/lab4_qs/shift_reg_l4.v" 506 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1654167022635 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "shift_reg_l4.v(643) " "Verilog HDL syntax warning at shift_reg_l4.v(643): extra block comment delimiter characters /* within block comment" {  } { { "shift_reg_l4.v" "" { Text "C:/Progs/Quartus_project/lab4_qs/shift_reg_l4.v" 643 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1654167022635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg_l4.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg_l4.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_l4 " "Found entity 1: shift_reg_l4" {  } { { "shift_reg_l4.v" "" { Text "C:/Progs/Quartus_project/lab4_qs/shift_reg_l4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654167022642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654167022642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg_out_l4.v 0 0 " "Found 0 design units, including 0 entities, in source file shift_reg_out_l4.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654167022653 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "shift_reg_l4 " "Elaborating entity \"shift_reg_l4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1654167022774 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1654167024230 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654167024230 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53 " "Implemented 53 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1654167024605 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1654167024605 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1654167024605 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1654167024605 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4599 " "Peak virtual memory: 4599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1654167024659 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 02 13:50:24 2022 " "Processing ended: Thu Jun 02 13:50:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1654167024659 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1654167024659 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1654167024659 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1654167024659 ""}
