// Seed: 3903469520
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_8;
endmodule
module module_1 ();
  always_ff
    case (&1)
      -1: begin : LABEL_0
        id_1 = id_1;
      end
      this: ;
      id_2: $display(id_2);
      id_2 - ((id_2)): id_3 = id_2;
      -1: @(id_3) $display(1);
      -1 == -1: @(posedge -1) $display;
    endcase
  assign id_2 = 1;
  wire id_4, id_5, id_6, id_7, id_8;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_1,
      id_7,
      id_5,
      id_6,
      id_7
  );
endmodule
