Created a DragonFly topology with dimension 4

****************************************************************
*                      CasHMC version 1.1                      *
*            Date : 2018/07/24      Time : 12:41:32            *
****************************************************************

 = Log folder generating information
   Result folder already exists (./result/)

   === Simulation start === 
  [ graph/CasHMC_plot_no0.dat ] is generated
  [ graph/CasHMC_plot_no0.gnuplot ] is generated

in case when the program exits with an error, please run the following command
kill -9 31754 
  -- {37949} cmd: /home/sungkeun/git/active-routing-fullsim-operand-granularity/pin/intel64/bin/pinbin -t /home/sungkeun/git/active-routing-fullsim-operand-granularity/Pthread/mypthreadtool -port 37949 -skip_first 0 -run_roi true -- ./ar_reduce 16 6400000 
initiating context at the begining ...
  -- [           0]: {37949} thread 0 is created
finish context initialization ...
NYI: __pthread_initialize_minimal at: 0x402090
NYI: __linkin_atfork at: 0x41ae00
I am in ::::::::::::::::::::::::::::::::::: ROI-Begin
  -- [           0]: {37949} thread 1 is created
  -- [           0]: {37949} thread 2 is created
  -- [           0]: {37949} thread 3 is created
  -- [           0]: {37949} thread 4 is created
  -- [           0]: {37949} thread 5 is created
  -- [           0]: {37949} thread 6 is created
  -- [           0]: {37949} thread 7 is created
  -- [           0]: {37949} thread 8 is created
  -- [           0]: {37949} thread 9 is created
  -- [           0]: {37949} thread 10 is created
  -- [           0]: {37949} thread 11 is created
  -- [           0]: {37949} thread 12 is created
  -- [           0]: {37949} thread 13 is created
  -- [           0]: {37949} thread 14 is created
  -- [           0]: {37949} thread 15 is created
  -- [     2485220]:    1000065 instrs so far, IPC=   4.024, L1 (acc, miss)=(   15886,    196), L2 (acc, miss)=(    148,    144),     50 mem accs, (   22,   22) touched pages (this time, 1stly), 124527 update accs,      0 gather accs,  avg_dd= 77.206,      0 back-inv, 24.0343 update-noc-lat, 465.05 update-stall-lat, 505.578 update-roundtrip-lat,      0 gather-roundtrip-lat, 116.01 load-amat, 160.133 store-amat, 124.457 req_noc_lat, 
  -- [     4984850]:    2000001 instrs so far, IPC=   4.000, L1 (acc, miss)=(   15624,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 124983 update accs,      0 gather accs,  avg_dd= 77.618,      0 back-inv, 23.5485 update-noc-lat, 466.984 update-stall-lat, 506.999 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 
  -- [     7485650]:    3000065 instrs so far, IPC=   3.998, L1 (acc, miss)=(   15626,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 125038 update accs,      0 gather accs,  avg_dd= 77.645,      0 back-inv, 23.468 update-noc-lat, 467.073 update-stall-lat, 506.999 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 
  -- [     9984610]:    4000001 instrs so far, IPC=   4.001, L1 (acc, miss)=(   15623,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 124950 update accs,      0 gather accs,  avg_dd= 77.598,      0 back-inv, 23.6083 update-noc-lat, 466.918 update-stall-lat, 506.999 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 

   === Simulation [1] epoch starts  ( CPU clk:1000000 ) ===   
  -- [    12484920]:    5000065 instrs so far, IPC=   3.999, L1 (acc, miss)=(   15627,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 125015 update accs,      0 gather accs,  avg_dd= 77.628,      0 back-inv, 23.545 update-noc-lat, 466.997 update-stall-lat, 506.999 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 
  -- [    14984940]:    6000001 instrs so far, IPC=   3.999, L1 (acc, miss)=(   15624,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 124999 update accs,      0 gather accs,  avg_dd= 77.630,      0 back-inv, 23.5847 update-noc-lat, 466.98 update-stall-lat, 506.999 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 
  -- [    17485370]:    7000065 instrs so far, IPC=   3.999, L1 (acc, miss)=(   15626,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 125025 update accs,      0 gather accs,  avg_dd= 77.632,      0 back-inv, 23.3978 update-noc-lat, 467.152 update-stall-lat, 506.999 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 
  -- [    19984410]:    8000001 instrs so far, IPC=   4.001, L1 (acc, miss)=(   15624,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 124950 update accs,      0 gather accs,  avg_dd= 77.600,      0 back-inv, 23.7046 update-noc-lat, 466.792 update-stall-lat, 506.999 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 

   === Simulation [2] epoch starts  ( CPU clk:2000000 ) ===   
  -- [    22484510]:    9000065 instrs so far, IPC=   4.000, L1 (acc, miss)=(   15626,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 125004 update accs,      0 gather accs,  avg_dd= 77.624,      0 back-inv, 23.5467 update-noc-lat,    467 update-stall-lat, 506.999 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 
  -- [    24985090]:   10000001 instrs so far, IPC=   3.998, L1 (acc, miss)=(   15624,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 125029 update accs,      0 gather accs,  avg_dd= 77.647,      0 back-inv, 23.4601 update-noc-lat,  467.1 update-stall-lat, 506.999 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 
  -- [    27484920]:   11000065 instrs so far, IPC=   4.000, L1 (acc, miss)=(   15626,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 124990 update accs,      0 gather accs,  avg_dd= 77.615,      0 back-inv, 23.2933 update-noc-lat, 467.267 update-stall-lat, 506.998 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 
  -- [    29984710]:   12000001 instrs so far, IPC=   4.000, L1 (acc, miss)=(   15624,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 124990 update accs,      0 gather accs,  avg_dd= 77.622,      0 back-inv, 23.4002 update-noc-lat, 467.124 update-stall-lat, 506.999 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 

   === Simulation [3] epoch starts  ( CPU clk:3000000 ) ===   
  -- [    32485210]:   13000065 instrs so far, IPC=   3.999, L1 (acc, miss)=(   15626,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 125027 update accs,      0 gather accs,  avg_dd= 77.635,      0 back-inv, 23.493 update-noc-lat, 467.041 update-stall-lat, 506.999 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 
  -- [    34984790]:   14000001 instrs so far, IPC=   4.000, L1 (acc, miss)=(   15624,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 124979 update accs,      0 gather accs,  avg_dd= 77.618,      0 back-inv, 23.4563 update-noc-lat, 467.091 update-stall-lat,    507 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 
  -- [    37484950]:   15000065 instrs so far, IPC=   4.000, L1 (acc, miss)=(   15626,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 125008 update accs,      0 gather accs,  avg_dd= 77.624,      0 back-inv, 23.2468 update-noc-lat, 467.301 update-stall-lat,    507 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 
  -- [    39985650]:   16000001 instrs so far, IPC=   3.998, L1 (acc, miss)=(   15624,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 125038 update accs,      0 gather accs,  avg_dd= 77.650,      0 back-inv, 23.2737 update-noc-lat, 467.265 update-stall-lat, 506.999 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 

   === Simulation [4] epoch starts  ( CPU clk:4000000 ) ===   
  -- [    42484950]:   17000065 instrs so far, IPC=   4.001, L1 (acc, miss)=(   15626,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 124966 update accs,      0 gather accs,  avg_dd= 77.599,      0 back-inv, 23.6568 update-noc-lat, 466.881 update-stall-lat,    507 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 
  -- [    44984700]:   18000001 instrs so far, IPC=   4.000, L1 (acc, miss)=(   15624,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 124987 update accs,      0 gather accs,  avg_dd= 77.622,      0 back-inv, 23.5607 update-noc-lat, 466.969 update-stall-lat, 506.999 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 
  -- [    47487260]:   19000065 instrs so far, IPC=   3.996, L1 (acc, miss)=(   15625,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 125032 update accs,      0 gather accs,  avg_dd= 77.641,      0 back-inv, 23.563 update-noc-lat, 467.351 update-stall-lat, 507.376 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 

   === Simulation [5] epoch starts  ( CPU clk:5000000 ) ===   
  -- [    50028670]:   20000001 instrs so far, IPC=   3.934, L1 (acc, miss)=(   15625,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 125000 update accs,      0 gather accs,  avg_dd= 77.630,      0 back-inv, 23.4903 update-noc-lat, 475.519 update-stall-lat, 515.478 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 
  -- [    52539400]:   21000065 instrs so far, IPC=   3.983, L1 (acc, miss)=(   15626,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 125009 update accs,      0 gather accs,  avg_dd= 77.626,      0 back-inv, 23.5509 update-noc-lat, 469.162 update-stall-lat, 509.164 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 
  -- [    55038840]:   22000001 instrs so far, IPC=   4.000, L1 (acc, miss)=(   15624,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 124973 update accs,      0 gather accs,  avg_dd= 77.611,      0 back-inv, 23.629 update-noc-lat, 466.916 update-stall-lat, 506.999 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 
  -- [    57538960]:   23000065 instrs so far, IPC=   4.000, L1 (acc, miss)=(   15626,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 125004 update accs,      0 gather accs,  avg_dd= 77.622,      0 back-inv, 23.5183 update-noc-lat, 467.024 update-stall-lat,    507 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 

   === Simulation [6] epoch starts  ( CPU clk:6000000 ) ===   
  -- [    60039000]:   24000001 instrs so far, IPC=   3.999, L1 (acc, miss)=(   15624,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 125002 update accs,      0 gather accs,  avg_dd= 77.632,      0 back-inv, 23.5139 update-noc-lat, 467.031 update-stall-lat, 506.999 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 
  -- [    62538980]:   25000065 instrs so far, IPC=   4.000, L1 (acc, miss)=(   15626,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 124998 update accs,      0 gather accs,  avg_dd= 77.618,      0 back-inv, 23.6889 update-noc-lat, 466.844 update-stall-lat, 506.999 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 
  -- [    65037780]:   26000001 instrs so far, IPC=   4.001, L1 (acc, miss)=(   15624,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 124939 update accs,      0 gather accs,  avg_dd= 77.592,      0 back-inv, 23.4561 update-noc-lat, 467.091 update-stall-lat, 506.999 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 
  -- [    67538780]:   27000065 instrs so far, IPC=   3.998, L1 (acc, miss)=(   15626,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 125053 update accs,      0 gather accs,  avg_dd= 77.651,      0 back-inv, 23.5759 update-noc-lat, 466.959 update-stall-lat, 506.998 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 

   === Simulation [7] epoch starts  ( CPU clk:7000000 ) ===   
  -- [    70038760]:   28000001 instrs so far, IPC=   3.999, L1 (acc, miss)=(   15624,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 124997 update accs,      0 gather accs,  avg_dd= 77.630,      0 back-inv, 23.5152 update-noc-lat, 467.026 update-stall-lat, 506.999 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 
  -- [    72538400]:   29000065 instrs so far, IPC=   4.000, L1 (acc, miss)=(   15626,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 124985 update accs,      0 gather accs,  avg_dd= 77.608,      0 back-inv, 23.4358 update-noc-lat, 467.11 update-stall-lat, 506.999 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 
  -- [    75038960]:   30000001 instrs so far, IPC=   3.998, L1 (acc, miss)=(   15624,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 125027 update accs,      0 gather accs,  avg_dd= 77.648,      0 back-inv, 23.527 update-noc-lat, 467.015 update-stall-lat, 506.999 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 
  -- [    77539350]:   31000065 instrs so far, IPC=   3.999, L1 (acc, miss)=(   15626,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 125019 update accs,      0 gather accs,  avg_dd= 77.629,      0 back-inv, 23.407 update-noc-lat, 467.134 update-stall-lat,    507 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 

   === Simulation [8] epoch starts  ( CPU clk:8000000 ) ===   
  -- [    80038190]:   32000001 instrs so far, IPC=   4.001, L1 (acc, miss)=(   15624,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 124943 update accs,      0 gather accs,  avg_dd= 77.595,      0 back-inv, 23.4416 update-noc-lat, 467.102 update-stall-lat, 506.999 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 
  -- [    82539250]:   33000065 instrs so far, IPC=   3.998, L1 (acc, miss)=(   15626,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 125054 update accs,      0 gather accs,  avg_dd= 77.653,      0 back-inv, 23.4905 update-noc-lat, 467.058 update-stall-lat, 506.999 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 
  -- [    85038780]:   34000001 instrs so far, IPC=   4.000, L1 (acc, miss)=(   15624,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 124978 update accs,      0 gather accs,  avg_dd= 77.615,      0 back-inv, 23.5285 update-noc-lat, 467.004 update-stall-lat, 506.999 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 
  -- [    87539080]:   35000065 instrs so far, IPC=   3.999, L1 (acc, miss)=(   15626,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 125012 update accs,      0 gather accs,  avg_dd= 77.629,      0 back-inv, 23.5274 update-noc-lat, 467.014 update-stall-lat, 506.999 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 

   === Simulation [9] epoch starts  ( CPU clk:9000000 ) ===   
  -- [    90038600]:   36000001 instrs so far, IPC=   4.000, L1 (acc, miss)=(   15624,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 124976 update accs,      0 gather accs,  avg_dd= 77.615,      0 back-inv, 23.6783 update-noc-lat, 466.849 update-stall-lat, 506.999 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 
  -- [    92538940]:   37000065 instrs so far, IPC=   3.999, L1 (acc, miss)=(   15626,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 125017 update accs,      0 gather accs,  avg_dd= 77.629,      0 back-inv, 23.5838 update-noc-lat, 466.954 update-stall-lat, 506.999 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 
  -- [    95038160]:   38000001 instrs so far, IPC=   4.000, L1 (acc, miss)=(   15624,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 124959 update accs,      0 gather accs,  avg_dd= 77.606,      0 back-inv, 23.6619 update-noc-lat, 466.878 update-stall-lat, 506.999 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 
  -- [    97538880]:   39000065 instrs so far, IPC=   3.999, L1 (acc, miss)=(   15626,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 125038 update accs,      0 gather accs,  avg_dd= 77.643,      0 back-inv, 23.6204 update-noc-lat, 466.928 update-stall-lat,    507 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 

   === Simulation [10] epoch starts  ( CPU clk:10000000 ) ===   
  -- [   100038910]:   40000001 instrs so far, IPC=   3.999, L1 (acc, miss)=(   15624,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 125001 update accs,      0 gather accs,  avg_dd= 77.629,      0 back-inv, 23.5998 update-noc-lat, 466.936 update-stall-lat, 506.999 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 
  -- [   102539120]:   41000065 instrs so far, IPC=   3.999, L1 (acc, miss)=(   15626,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 125013 update accs,      0 gather accs,  avg_dd= 77.627,      0 back-inv, 23.6556 update-noc-lat, 466.879 update-stall-lat, 506.999 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 
  -- [   105038580]:   42000001 instrs so far, IPC=   4.000, L1 (acc, miss)=(   15624,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 124971 update accs,      0 gather accs,  avg_dd= 77.612,      0 back-inv, 23.5213 update-noc-lat, 467.034 update-stall-lat, 506.999 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 
  -- [   107539020]:   43000065 instrs so far, IPC=   3.999, L1 (acc, miss)=(   15626,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 125020 update accs,      0 gather accs,  avg_dd= 77.633,      0 back-inv, 23.4798 update-noc-lat, 467.057 update-stall-lat, 506.999 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 

   === Simulation [11] epoch starts  ( CPU clk:11000000 ) ===   
  -- [   110038910]:   44000001 instrs so far, IPC=   3.999, L1 (acc, miss)=(   15624,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 124997 update accs,      0 gather accs,  avg_dd= 77.627,      0 back-inv, 23.4897 update-noc-lat, 467.048 update-stall-lat, 506.999 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 
  -- [   112539370]:   45000065 instrs so far, IPC=   3.999, L1 (acc, miss)=(   15626,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 125023 update accs,      0 gather accs,  avg_dd= 77.633,      0 back-inv, 23.5176 update-noc-lat, 467.027 update-stall-lat, 506.999 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 
  -- [   115039270]:   46000001 instrs so far, IPC=   3.999, L1 (acc, miss)=(   15624,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 124995 update accs,      0 gather accs,  avg_dd= 77.626,      0 back-inv, 23.4129 update-noc-lat, 467.142 update-stall-lat, 506.999 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 
  -- [   117539100]:   47000065 instrs so far, IPC=   4.000, L1 (acc, miss)=(   15626,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 124993 update accs,      0 gather accs,  avg_dd= 77.614,      0 back-inv, 23.5821 update-noc-lat, 466.938 update-stall-lat,    507 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 

   === Simulation [12] epoch starts  ( CPU clk:12000000 ) ===   
  -- [   120037990]:   48000001 instrs so far, IPC=   4.001, L1 (acc, miss)=(   15624,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 124944 update accs,      0 gather accs,  avg_dd= 77.596,      0 back-inv, 23.3541 update-noc-lat, 467.195 update-stall-lat,    507 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 
  -- [   122538720]:   49000065 instrs so far, IPC=   3.999, L1 (acc, miss)=(   15626,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 125034 update accs,      0 gather accs,  avg_dd= 77.642,      0 back-inv, 23.3292 update-noc-lat, 467.23 update-stall-lat, 506.999 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 
  -- [   125038740]:   50000001 instrs so far, IPC=   3.999, L1 (acc, miss)=(   15624,      0), L2 (acc, miss)=(      0,      0),      0 mem accs, (    1,    0) touched pages (this time, 1stly), 125003 update accs,      0 gather accs,  avg_dd= 77.632,      0 back-inv, 23.6239 update-noc-lat, 466.904 update-stall-lat, 506.999 update-roundtrip-lat,      0 gather-roundtrip-lat,      0 load-amat,      0 store-amat, 124.457 req_noc_lat, 
  -- [   127543280]:   51000087 instrs so far, IPC=   3.993, L1 (acc, miss)=(   15670,     12), L2 (acc, miss)=(     12,      2),      2 mem accs, (    3,    1) touched pages (this time, 1stly), 125162 update accs,      6 gather accs,  avg_dd= 77.727,      0 back-inv, 23.3539 update-noc-lat, 407.799 update-stall-lat, 448.588 update-roundtrip-lat,      0 gather-roundtrip-lat, 4.33333 load-amat,     12 store-amat, 120.51 req_noc_lat, 
  -- [   128084080]: {37949} thread 15 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
  -- [   128084080]: {37949} thread 1 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
  -- [   128084080]: {37949} thread 2 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
  -- [   128084080]: {37949} thread 3 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
  -- [   128084080]: {37949} thread 4 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
  -- [   128084080]: {37949} thread 5 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
  -- [   128084080]: {37949} thread 6 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
  -- [   128084080]: {37949} thread 7 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
  -- [   128084080]: {37949} thread 8 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
  -- [   128084080]: {37949} thread 9 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
  -- [   128084080]: {37949} thread 10 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
  -- [   128084080]: {37949} thread 11 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
  -- [   128084080]: {37949} thread 12 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
  -- [   128084080]: {37949} thread 13 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
  -- [   128084080]: {37949} thread 14 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
I am in ::::::::::::::::::::::::::::::::::: ROI-End

Spawn Threads...[MCSIM-HOOKS] ROI begin
thread 0 sends 400000 updates
thread 4 sends 400000 updates
thread 1 sends 400000 updates
thread 8 sends 400000 updates
thread 5 sends 400000 updates
thread 2 sends 400000 updates
thread 12 sends 400000 updates
thread 6 sends 400000 updates
thread 9 sends 400000 updates
thread 3 sends 400000 updates
thread 13 sends 400000 updates
thread 10 sends 400000 updates
thread 7 sends 400000 updates
thread 14 sends 400000 updates
thread 11 sends 400000 updates
thread 15 sends 400000 updates
[MCSIM-HOOKS] ROI end

Threads Joined!
Time:3805.562978 seconds
Array size: 6400000, sum: 0.000000
  -- [   128084090]: {37949} thread 0 is killed :   -- num_ins : (mem_rd, mem_wr, 2nd_mem_rd, spin, lock, trylock, all)=(          0,          0,        0,        0,        0,        0,          0)
  -- {37949} total number of unsimulated (ins, rd, wr, rd_2nd): (16690, 3555, 2678, 0)
  -- {37949} (cond_broadcast, cond_signal, cond_wait, barrier) = (0, 0, 0, 32)
Pthread Tool ngather: 16
 -- event became empty at cycle = 128089850 num_threads 
  -- event became empty at cycle = 128089850
  -- th[  0] fetched 3200296 instrs
  -- th[  1] fetched 3200059 instrs
  -- th[  2] fetched 3200059 instrs
  -- th[  3] fetched 3200059 instrs
  -- th[  4] fetched 3200059 instrs
  -- th[  5] fetched 3200059 instrs
  -- th[  6] fetched 3200059 instrs
  -- th[  7] fetched 3200059 instrs
  -- th[  8] fetched 3200059 instrs
  -- th[  9] fetched 3200059 instrs
  -- th[ 10] fetched 3200059 instrs
  -- th[ 11] fetched 3200059 instrs
  -- th[ 12] fetched 3200059 instrs
  -- th[ 13] fetched 3200059 instrs
  -- th[ 14] fetched 3200059 instrs
  -- th[ 15] fetched 3200059 instrs
  -- total number of fetched instructions : 51201181 (IPC =   3.997)
  -- total number of ticks: 128089850 , cycles: 12808985
  -- total number of mem accs : 58
  -- total number of updates : 6400000
  -- total number of gathers : 16
  -- total number of back invalidations : 0
  -- average update request latency : 23.5225
  -- average update stalls in hmc controllers : 464.673
  -- average update roundtrip latency : 504.696
  -- average gather roundtrip latency : 66031.4
  -- OOO [  0] : fetched    3200296 instrs, branch (miss, access)=(       17,     400069)=   0.00%, nacks= 0, x87_ops= 0, call_ops= 34, latest_ip= 0x400bc0, num_read= 32, num_write= 40, tot_mem_wr_time= 55690, tot_mem_rd_time= 35270, tot_dep_dist= 248399698
  -- OOO [  1] : fetched    3200059 instrs, branch (miss, access)=(        9,     400006)=   0.00%, nacks= 0, x87_ops= 0, call_ops= 2, latest_ip= 0x7ffff6ad2980, num_read= 17, num_write= 8, tot_mem_wr_time= 10460, tot_mem_rd_time= 9190, tot_dep_dist= 248393142
  -- OOO [  2] : fetched    3200059 instrs, branch (miss, access)=(        9,     400006)=   0.00%, nacks= 0, x87_ops= 0, call_ops= 2, latest_ip= 0x7ffff6ad2980, num_read= 17, num_write= 8, tot_mem_wr_time= 7760, tot_mem_rd_time= 8580, tot_dep_dist= 248392984
  -- OOO [  3] : fetched    3200059 instrs, branch (miss, access)=(        9,     400006)=   0.00%, nacks= 0, x87_ops= 0, call_ops= 2, latest_ip= 0x7ffff6ad2980, num_read= 17, num_write= 8, tot_mem_wr_time= 11120, tot_mem_rd_time= 7070, tot_dep_dist= 248393142
  -- OOO [  4] : fetched    3200059 instrs, branch (miss, access)=(        9,     400006)=   0.00%, nacks= 0, x87_ops= 0, call_ops= 2, latest_ip= 0x7ffff6ad2980, num_read= 17, num_write= 8, tot_mem_wr_time= 10570, tot_mem_rd_time= 8440, tot_dep_dist= 248393136
  -- OOO [  5] : fetched    3200059 instrs, branch (miss, access)=(        9,     400006)=   0.00%, nacks= 0, x87_ops= 0, call_ops= 2, latest_ip= 0x7ffff6ad2980, num_read= 17, num_write= 8, tot_mem_wr_time= 7490, tot_mem_rd_time= 9290, tot_dep_dist= 248393769
  -- OOO [  6] : fetched    3200059 instrs, branch (miss, access)=(        9,     400006)=   0.00%, nacks= 0, x87_ops= 0, call_ops= 2, latest_ip= 0x7ffff6ad2980, num_read= 17, num_write= 8, tot_mem_wr_time= 8700, tot_mem_rd_time= 8080, tot_dep_dist= 248391996
  -- OOO [  7] : fetched    3200059 instrs, branch (miss, access)=(        9,     400006)=   0.00%, nacks= 0, x87_ops= 0, call_ops= 2, latest_ip= 0x7ffff6ad2980, num_read= 17, num_write= 8, tot_mem_wr_time= 8120, tot_mem_rd_time= 7000, tot_dep_dist= 248392961
  -- OOO [  8] : fetched    3200059 instrs, branch (miss, access)=(        9,     400006)=   0.00%, nacks= 0, x87_ops= 0, call_ops= 2, latest_ip= 0x7ffff6ad2980, num_read= 17, num_write= 8, tot_mem_wr_time= 11980, tot_mem_rd_time= 8400, tot_dep_dist= 248393142
  -- OOO [  9] : fetched    3200059 instrs, branch (miss, access)=(        9,     400006)=   0.00%, nacks= 0, x87_ops= 0, call_ops= 2, latest_ip= 0x7ffff6ad2980, num_read= 17, num_write= 8, tot_mem_wr_time= 9350, tot_mem_rd_time= 8740, tot_dep_dist= 248393140
  -- OOO [ 10] : fetched    3200059 instrs, branch (miss, access)=(        9,     400006)=   0.00%, nacks= 0, x87_ops= 0, call_ops= 2, latest_ip= 0x7ffff6ad2980, num_read= 17, num_write= 8, tot_mem_wr_time= 10020, tot_mem_rd_time= 8270, tot_dep_dist= 248392226
  -- OOO [ 11] : fetched    3200059 instrs, branch (miss, access)=(        9,     400006)=   0.00%, nacks= 0, x87_ops= 0, call_ops= 2, latest_ip= 0x7ffff6ad2980, num_read= 17, num_write= 8, tot_mem_wr_time= 11810, tot_mem_rd_time= 6810, tot_dep_dist= 248393142
  -- OOO [ 12] : fetched    3200059 instrs, branch (miss, access)=(        9,     400006)=   0.00%, nacks= 0, x87_ops= 0, call_ops= 2, latest_ip= 0x7ffff6ad2980, num_read= 17, num_write= 8, tot_mem_wr_time= 12320, tot_mem_rd_time= 8690, tot_dep_dist= 248393142
  -- OOO [ 13] : fetched    3200059 instrs, branch (miss, access)=(        9,     400006)=   0.00%, nacks= 0, x87_ops= 0, call_ops= 2, latest_ip= 0x7ffff6ad2980, num_read= 17, num_write= 8, tot_mem_wr_time= 10840, tot_mem_rd_time= 9440, tot_dep_dist= 248392226
  -- OOO [ 14] : fetched    3200059 instrs, branch (miss, access)=(        9,     400006)=   0.00%, nacks= 0, x87_ops= 0, call_ops= 2, latest_ip= 0x7ffff6ad2980, num_read= 17, num_write= 8, tot_mem_wr_time= 11870, tot_mem_rd_time= 8940, tot_dep_dist= 248392226
  -- OOO [ 15] : fetched    3200059 instrs, branch (miss, access)=(        9,     400006)=   0.00%, nacks= 0, x87_ops= 0, call_ops= 2, latest_ip= 0x7ffff6ad2980, num_read= 17, num_write= 8, tot_mem_wr_time= 13480, tot_mem_rd_time= 10150, tot_dep_dist= 248393360
  -- L2$ [  0] : RD (miss, access)=(         84,        116)=  72.41%
 L2$ (i,e,s,m,tr) ratio=( 999,    0,    0,    0,    0), num_dirty_lines (pid:#) = 
  -- L2$ [  5] : WR (miss, access)=(         26,         26)= 100.00%
 L2$ (i,e,s,m,tr) ratio=( 998,    0,    0,    1,    0), num_dirty_lines (pid:#) = 0 : 26 , 
  -- L2$ [  6] : RD (miss, access)=(         15,         15)= 100.00%
  -- L2$ [  6] : WR (miss, access)=(          4,          4)= 100.00%
 L2$ (i,e,s,m,tr) ratio=( 999,    0,    0,    0,    0), num_dirty_lines (pid:#) = 0 : 4 , 
  -- L2$ [  9] : RD (miss, access)=(         15,         16)=  93.75%
 L2$ (i,e,s,m,tr) ratio=( 999,    0,    0,    0,    0), num_dirty_lines (pid:#) = 
  -- L2$ [ 11] : RD (miss, access)=(         19,         19)= 100.00%
 L2$ (i,e,s,m,tr) ratio=( 999,    0,    0,    0,    0), num_dirty_lines (pid:#) = 
  -- L2$ [ 13] : RD (miss, access)=(         15,         15)= 100.00%
 L2$ (i,e,s,m,tr) ratio=( 999,    0,    0,    0,    0), num_dirty_lines (pid:#) = 
  -- L2$ [ 15] : RD (miss, access)=(          1,          1)= 100.00%
  -- L2$ [ 15] : WR (miss, access)=(          1,          2)=  50.00%
  -- L2$ [ 15] : (ev_coherency, ev_capacity, coherency_access, up_req, bypass, nack)=(          0,          0,          0,          1,          0,          0)
 L2$ (i,e,s,m,tr) ratio=( 999,    0,    0,    0,    0), num_dirty_lines (pid:#) = 0 : 2 , 
  -- Dir [  0] : (i->tr, e->tr, s->tr, m->tr, m->i, tr->i, tr->e, tr->s, tr->m) = (12, 0, 0, 0, 0, 0, 4, 0, 8)
  -- Dir [  0] : (nack, bypass, evict, invalidate, from_mc, dir_acc, dir_$_miss, dir_$_retry, dir_$_evict, back_invalidate, dir_active_retry) = (0, 0, 0, 0, 12, 1599512, 12, 0, 0, 0, 0), 12, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 
  -- Dir [  1] : (i->tr, e->tr, s->tr, m->tr, m->i, tr->i, tr->e, tr->s, tr->m) = (21, 1, 0, 0, 0, 0, 12, 0, 10)
  -- Dir [  1] : (nack, bypass, evict, invalidate, from_mc, dir_acc, dir_$_miss, dir_$_retry, dir_$_evict, back_invalidate, dir_active_retry) = (0, 0, 0, 0, 21, 1599540, 21, 0, 0, 0, 0), 21, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 
  -- Dir [  2] : (i->tr, e->tr, s->tr, m->tr, m->i, tr->i, tr->e, tr->s, tr->m) = (10, 0, 0, 0, 0, 0, 2, 0, 8)
  -- Dir [  2] : (nack, bypass, evict, invalidate, from_mc, dir_acc, dir_$_miss, dir_$_retry, dir_$_evict, back_invalidate, dir_active_retry) = (0, 0, 0, 0, 10, 1600524, 10, 0, 0, 0, 0), 10, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 
  -- Dir [  3] : (i->tr, e->tr, s->tr, m->tr, m->i, tr->i, tr->e, tr->s, tr->m) = (15, 0, 0, 0, 0, 0, 9, 0, 6)
  -- Dir [  3] : (nack, bypass, evict, invalidate, from_mc, dir_acc, dir_$_miss, dir_$_retry, dir_$_evict, back_invalidate, dir_active_retry) = (0, 0, 0, 0, 15, 1600542, 15, 0, 0, 0, 0), 15, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 
  -- HMCCtrl [0] : (rd, wr, evict, update, gather) = (      12,        0,        0,  6400000,       16), (avg_rd_stall, avg_wr_stall, avg_ev_stall, avg_rd_mem, avg_wr_mem, avg_ev_mem [cycles]) = (    3.08,     -nan,     -nan,    40.42,     -nan,     -nan), (avg_update_req, avg_update_stall [cycles]) = (   23.52,   464.67)
(ct_hmc, 0) [req_event: 0] [outstanding_req: 0] [tran_buf: 0] [active_update_event: 0] [active_gather_event: 0] [pending_active_updates: 0] [resp_queue: 0]
  -- HMCCtrl [1] : (rd, wr, evict, update, gather) = (      21,        0,        0,        0,        0), (avg_rd_stall, avg_wr_stall, avg_ev_stall, avg_rd_mem, avg_wr_mem, avg_ev_mem [cycles]) = (    0.00,     -nan,     -nan,    44.86,     -nan,     -nan), (avg_update_req, avg_update_stall [cycles]) = (    -nan,     -nan)
(ct_hmc, 1) [req_event: 0] [outstanding_req: 0] [tran_buf: 0] [active_update_event: 0] [active_gather_event: 0] [pending_active_updates: 0] [resp_queue: 0]
  -- HMCCtrl [2] : (rd, wr, evict, update, gather) = (      10,        0,        0,        0,        0), (avg_rd_stall, avg_wr_stall, avg_ev_stall, avg_rd_mem, avg_wr_mem, avg_ev_mem [cycles]) = (    0.00,     -nan,     -nan,    41.20,     -nan,     -nan), (avg_update_req, avg_update_stall [cycles]) = (    -nan,     -nan)
(ct_hmc, 2) [req_event: 0] [outstanding_req: 0] [tran_buf: 0] [active_update_event: 0] [active_gather_event: 0] [pending_active_updates: 0] [resp_queue: 0]
  -- HMCCtrl [3] : (rd, wr, evict, update, gather) = (      15,        0,        0,        0,        0), (avg_rd_stall, avg_wr_stall, avg_ev_stall, avg_rd_mem, avg_wr_mem, avg_ev_mem [cycles]) = (    0.00,     -nan,     -nan,    33.20,     -nan,     -nan), (avg_update_req, avg_update_stall [cycles]) = (    -nan,     -nan)
(ct_hmc, 3) [req_event: 0] [outstanding_req: 0] [tran_buf: 0] [active_update_event: 0] [active_gather_event: 0] [pending_active_updates: 0] [resp_queue: 0]
  -- MESH[0] : average hop = 3.73
  -- NoC [  0] : (req, crq, rep) = (11200780, 0, 6400701), num_data_transfers = 54
  -- L1$I[  0] : RD (miss, access)=(         12,      50016)=   0.02%, PRE (hit, reqs)=( 0, 0 )
  -- L1$I[  1] : RD (miss, access)=(          8,      50009)=   0.02%, PRE (hit, reqs)=( 0, 0 )
  -- L1$I[  2] : RD (miss, access)=(          8,      50009)=   0.02%, PRE (hit, reqs)=( 0, 0 )
  -- L1$I[  3] : RD (miss, access)=(          8,      50009)=   0.02%, PRE (hit, reqs)=( 0, 0 )
  -- L1$I[  4] : RD (miss, access)=(          8,      50009)=   0.02%, PRE (hit, reqs)=( 0, 0 )
  -- L1$I[  5] : RD (miss, access)=(          8,      50009)=   0.02%, PRE (hit, reqs)=( 0, 0 )
  -- L1$I[  6] : RD (miss, access)=(          8,      50009)=   0.02%, PRE (hit, reqs)=( 0, 0 )
  -- L1$I[  7] : RD (miss, access)=(          8,      50009)=   0.02%, PRE (hit, reqs)=( 0, 0 )
  -- L1$I[  8] : RD (miss, access)=(          8,      50009)=   0.02%, PRE (hit, reqs)=( 0, 0 )
  -- L1$I[  9] : RD (miss, access)=(          8,      50009)=   0.02%, PRE (hit, reqs)=( 0, 0 )
  -- L1$I[ 10] : RD (miss, access)=(          8,      50009)=   0.02%, PRE (hit, reqs)=( 0, 0 )
  -- L1$I[ 11] : RD (miss, access)=(          8,      50009)=   0.02%, PRE (hit, reqs)=( 0, 0 )
  -- L1$I[ 12] : RD (miss, access)=(          8,      50009)=   0.02%, PRE (hit, reqs)=( 0, 0 )
  -- L1$I[ 13] : RD (miss, access)=(          8,      50009)=   0.02%, PRE (hit, reqs)=( 0, 0 )
  -- L1$I[ 14] : RD (miss, access)=(          8,      50009)=   0.02%, PRE (hit, reqs)=( 0, 0 )
  -- L1$I[ 15] : RD (miss, access)=(          8,      50008)=   0.02%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[  0] : RD (miss, access)=(         21,         32)=  65.62%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[  0] : WR (miss, access)=(          1,         40)=   2.50%
  -- L1$D[  1] : RD (miss, access)=(          6,         17)=  35.29%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[  1] : WR (miss, access)=(          2,          8)=  25.00%
  -- L1$D[  2] : RD (miss, access)=(          6,         17)=  35.29%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[  2] : WR (miss, access)=(          2,          8)=  25.00%
  -- L1$D[  3] : RD (miss, access)=(          6,         17)=  35.29%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[  3] : WR (miss, access)=(          2,          8)=  25.00%
  -- L1$D[  4] : RD (miss, access)=(          6,         17)=  35.29%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[  4] : WR (miss, access)=(          2,          8)=  25.00%
  -- L1$D[  5] : RD (miss, access)=(          6,         17)=  35.29%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[  5] : WR (miss, access)=(          2,          8)=  25.00%
  -- L1$D[  6] : RD (miss, access)=(          6,         17)=  35.29%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[  6] : WR (miss, access)=(          2,          8)=  25.00%
  -- L1$D[  7] : RD (miss, access)=(          6,         17)=  35.29%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[  7] : WR (miss, access)=(          2,          8)=  25.00%
  -- L1$D[  8] : RD (miss, access)=(          6,         17)=  35.29%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[  8] : WR (miss, access)=(          2,          8)=  25.00%
  -- L1$D[  9] : RD (miss, access)=(          6,         17)=  35.29%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[  9] : WR (miss, access)=(          2,          8)=  25.00%
  -- L1$D[ 10] : RD (miss, access)=(          6,         17)=  35.29%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[ 10] : WR (miss, access)=(          2,          8)=  25.00%
  -- L1$D[ 11] : RD (miss, access)=(          6,         17)=  35.29%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[ 11] : WR (miss, access)=(          2,          8)=  25.00%
  -- L1$D[ 12] : RD (miss, access)=(          6,         17)=  35.29%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[ 12] : WR (miss, access)=(          2,          8)=  25.00%
  -- L1$D[ 13] : RD (miss, access)=(          6,         17)=  35.29%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[ 13] : WR (miss, access)=(          2,          8)=  25.00%
  -- L1$D[ 14] : RD (miss, access)=(          6,         17)=  35.29%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[ 14] : WR (miss, access)=(          2,          8)=  25.00%
  -- L1$D[ 15] : RD (miss, access)=(          6,         17)=  35.29%, PRE (hit, reqs)=( 0, 0 )
  -- L1$D[ 15] : WR (miss, access)=(          2,          8)=  25.00%
  -- TLBI[0] : (miss, access) = (4, 50016) = 0.01%
  -- TLBI[1] : (miss, access) = (4, 50009) = 0.01%
  -- TLBI[2] : (miss, access) = (4, 50009) = 0.01%
  -- TLBI[3] : (miss, access) = (4, 50009) = 0.01%
  -- TLBI[4] : (miss, access) = (4, 50009) = 0.01%
  -- TLBI[5] : (miss, access) = (4, 50009) = 0.01%
  -- TLBI[6] : (miss, access) = (4, 50009) = 0.01%
  -- TLBI[7] : (miss, access) = (4, 50009) = 0.01%
  -- TLBI[8] : (miss, access) = (4, 50009) = 0.01%
  -- TLBI[9] : (miss, access) = (4, 50009) = 0.01%
  -- TLBI[10] : (miss, access) = (4, 50009) = 0.01%
  -- TLBI[11] : (miss, access) = (4, 50009) = 0.01%
  -- TLBI[12] : (miss, access) = (4, 50009) = 0.01%
  -- TLBI[13] : (miss, access) = (4, 50009) = 0.01%
  -- TLBI[14] : (miss, access) = (4, 50009) = 0.01%
  -- TLBI[15] : (miss, access) = (4, 50008) = 0.01%
  -- TLBD[0] : (miss, access) = (2, 72) = 2.78%
  -- TLBD[1] : (miss, access) = (3, 25) = 12.00%
  -- TLBD[2] : (miss, access) = (3, 25) = 12.00%
  -- TLBD[3] : (miss, access) = (3, 25) = 12.00%
  -- TLBD[4] : (miss, access) = (3, 25) = 12.00%
  -- TLBD[5] : (miss, access) = (3, 25) = 12.00%
  -- TLBD[6] : (miss, access) = (3, 25) = 12.00%
  -- TLBD[7] : (miss, access) = (3, 25) = 12.00%
  -- TLBD[8] : (miss, access) = (3, 25) = 12.00%
  -- TLBD[9] : (miss, access) = (3, 25) = 12.00%
  -- TLBD[10] : (miss, access) = (3, 25) = 12.00%
  -- TLBD[11] : (miss, access) = (3, 25) = 12.00%
  -- TLBD[12] : (miss, access) = (3, 25) = 12.00%
  -- TLBD[13] : (miss, access) = (3, 25) = 12.00%
  -- TLBD[14] : (miss, access) = (3, 25) = 12.00%
  -- TLBD[15] : (miss, access) = (3, 25) = 12.00%
 ## VLTCtrller DRAM_rd_bw:14.89GBps DRAM_wr_bw:0.00GBps DRAM_act_bw:14.89GBps
  [ result/CasHMC_dfly_art_reduce_setting.log ] is generated

   === Simulation finished  ( CPU clk:12809878 ) ===   
  [ result/CasHMC_dfly_art_reduce_result.log ] is generated

