Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date             : Fri Sep 14 23:31:42 2018
| Host             : eda04 running 64-bit Debian GNU/Linux 9.5 (stretch)
| Command          : report_power -file ./impl-output/post_route_power.rpt
| Design           : dnn_accelerator_top
| Device           : xcvu095-ffvc1517-3-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.165        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.195        |
| Device Static (W)        | 0.970        |
| Effective TJA (C/W)      | 1.1          |
| Max Ambient (C)          | 98.7         |
| Junction Temperature (C) | 26.3         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.028 |        3 |       --- |             --- |
| CLB Logic                |     0.021 |    10691 |       --- |             --- |
|   LUT as Logic           |     0.017 |     3735 |    537600 |            0.69 |
|   Register               |     0.002 |     5227 |   1075200 |            0.49 |
|   LUT as Distributed RAM |     0.001 |       72 |     76800 |            0.09 |
|   LUT as Shift Register  |    <0.001 |       33 |     76800 |            0.04 |
|   CARRY8                 |    <0.001 |      160 |     67200 |            0.24 |
|   F7/F8 Muxes            |    <0.001 |        2 |    537600 |           <0.01 |
|   Others                 |     0.000 |      235 |       --- |             --- |
| Signals                  |     0.024 |     8667 |       --- |             --- |
| Block RAM                |     0.083 |       19 |      1728 |            1.10 |
| DSPs                     |     0.002 |        8 |       768 |            1.04 |
| I/O                      |     0.036 |      108 |       520 |           20.77 |
| Static Power             |     0.970 |          |           |                 |
| Total                    |     1.165 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       1.000 |     0.511 |       0.157 |      0.353 |
| Vccaux     |       1.800 |     0.172 |       0.000 |      0.172 |
| Vccaux_io  |       1.800 |     0.138 |       0.016 |      0.122 |
| Vccint_io  |       1.000 |     0.031 |       0.003 |      0.029 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.002 |       0.002 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccbram    |       1.000 |     0.036 |       0.002 |      0.034 |
| MGTAVcc    |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt    |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc     |       1.800 |     0.014 |       0.000 |      0.014 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTYAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------+--------+-----------------+
| Clock      | Domain | Constraint (ns) |
+------------+--------+-----------------+
| clock_150M | clk    |             6.7 |
+------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------+-----------+
| Name                                     | Power (W) |
+------------------------------------------+-----------+
| dnn_accelerator_top                      |     0.195 |
|   accelerator                            |     0.159 |
|     PU_GEN[0].u_PU                       |     0.052 |
|       PE_GENBLK[0].u_PE                  |     0.002 |
|         MACC_pe                          |    <0.001 |
|         ReLU                             |    <0.001 |
|         fifo_out_delay                   |    <0.001 |
|         pe_buffer                        |    <0.001 |
|       PE_GENBLK[1].u_PE                  |     0.003 |
|         MACC_pe                          |     0.001 |
|         ReLU                             |    <0.001 |
|         fifo_out_delay                   |    <0.001 |
|         macc_en_delay                    |    <0.001 |
|         pe_buffer                        |     0.001 |
|         src_2_delay                      |    <0.001 |
|       PE_GENBLK[2].u_PE                  |     0.002 |
|         MACC_pe                          |    <0.001 |
|         ReLU                             |    <0.001 |
|         fifo_out_delay                   |    <0.001 |
|         pe_buffer                        |    <0.001 |
|       PE_GENBLK[3].u_PE                  |     0.002 |
|         MACC_pe                          |    <0.001 |
|         ReLU                             |    <0.001 |
|         fifo_out_delay                   |    <0.001 |
|         pe_buffer                        |    <0.001 |
|       PE_GENBLK[4].u_PE                  |     0.002 |
|         MACC_pe                          |    <0.001 |
|         ReLU                             |    <0.001 |
|         fifo_out_delay                   |    <0.001 |
|         pe_buffer                        |    <0.001 |
|       PE_GENBLK[5].u_PE                  |     0.002 |
|         MACC_pe                          |    <0.001 |
|         ReLU                             |    <0.001 |
|         fifo_out_delay                   |    <0.001 |
|         pe_buffer                        |    <0.001 |
|       PE_GENBLK[6].u_PE                  |     0.002 |
|         MACC_pe                          |    <0.001 |
|         ReLU                             |    <0.001 |
|         fifo_out_delay                   |    <0.001 |
|         pe_buffer                        |    <0.001 |
|       PE_GENBLK[7].u_PE                  |     0.002 |
|         MACC_pe                          |    <0.001 |
|         ReLU                             |    <0.001 |
|         fifo_out_delay                   |    <0.001 |
|         pe_buffer                        |    <0.001 |
|       neuron_delay                       |    <0.001 |
|       out_sel_delay                      |    <0.001 |
|       packer                             |    <0.001 |
|       pe_neuron_bias_delay               |    <0.001 |
|       pe_neuron_sel_delay                |    <0.001 |
|       pool_DUT                           |     0.005 |
|         kw2_delay1                       |    <0.001 |
|         kw2_delay2                       |    <0.001 |
|         pool_fifo                        |    <0.001 |
|         row_fifo                         |     0.002 |
|         row_fifo_out_delay               |    <0.001 |
|         sipo_output                      |     0.001 |
|           push_delay                     |    <0.001 |
|       pool_cfg_delay                     |    <0.001 |
|       pool_ctrl_delay                    |    <0.001 |
|       pu_ctrl_delay                      |    <0.001 |
|       pu_vg_data_delay                   |    <0.001 |
|       src_1_sel_delay                    |    <0.001 |
|       src_2_sel_delay                    |    <0.001 |
|       u_serdes                           |     0.021 |
|         cfg_fifo                         |     0.001 |
|           mem_reg_0_31_0_3               |    <0.001 |
|         data_fifo                        |     0.017 |
|         serializer_counter               |    <0.001 |
|         sipo_output                      |     0.002 |
|           push_delay                     |    <0.001 |
|       u_wb                               |     0.002 |
|       vg_mask_delay                      |    <0.001 |
|       wb_read_addr_delay                 |    <0.001 |
|       wb_read_req_delay                  |    <0.001 |
|     mem_ctrl_top                         |     0.083 |
|       OUTPUT_BUFFER_GEN[0].d_unpacker    |     0.004 |
|       OUTPUT_BUFFER_GEN[0].outbuf_iwidth |     0.011 |
|       OUTPUT_BUFFER_GEN[0].outbuf_owidth |     0.011 |
|         fifo_buffer                      |     0.011 |
|       STREAM_PU_GEN[0].packer            |    <0.001 |
|       STREAM_PU_GEN[0].stream_pu         |    <0.001 |
|       axi_rd_buffer                      |     0.009 |
|       buffer_read                        |     0.009 |
|       packer                             |     0.001 |
|       stream_fifo                        |     0.019 |
|       u_axim                             |     0.011 |
|         AXI_GEN[0].u_axim                |     0.011 |
|           WBURST_COUNTER_GEN[0].wburst_C |     0.001 |
|           awchannel_req_buf              |    <0.001 |
|             mem_reg_0_15_0_4             |    <0.001 |
|           pu_obuf_rd_counter             |    <0.001 |
|           rd_req_buf                     |     0.002 |
|             mem_reg_0_3_0_5              |    <0.001 |
|             mem_reg_0_3_12_17            |    <0.001 |
|             mem_reg_0_3_18_23            |    <0.001 |
|             mem_reg_0_3_6_11             |    <0.001 |
|           wchannel_req_buf               |    <0.001 |
|             fifo_buffer                  |    <0.001 |
|               mem_reg_0_15_0_4           |    <0.001 |
|           write_buf                      |     0.005 |
|             fifo_buffer                  |     0.005 |
|       u_buffer_counter                   |    <0.001 |
|         read_info_fifo                   |    <0.001 |
|         rvalid_counter                   |    <0.001 |
|       u_mem_ctrl                         |     0.004 |
|         buffer_read_counter              |    <0.001 |
|         read_idx_counter                 |    <0.001 |
|         stream_read_loop_0               |    <0.001 |
|         stream_read_loop_1               |    <0.001 |
|         stream_read_loop_2               |    <0.001 |
|         stream_write_counter             |    <0.001 |
|         write_idx_counter                |    <0.001 |
|       u_read_info                        |     0.001 |
|         read_info_fifo                   |    <0.001 |
|           mem_reg_0_31_0_5               |    <0.001 |
|           mem_reg_0_31_6_11              |    <0.001 |
|         rvalid_counter                   |    <0.001 |
|     u_controller                         |     0.009 |
|       FC_neuron_idx_counter              |    <0.001 |
|       conv_stride_counter                |    <0.001 |
|       ic_counter                         |     0.001 |
|       ic_inc_delay                       |    <0.001 |
|       ih_counter                         |    <0.001 |
|       ih_inc_delay                       |    <0.001 |
|       iw_counter                         |    <0.001 |
|       iw_inc_delay                       |    <0.001 |
|       kw_counter                         |    <0.001 |
|       l_counter                          |    <0.001 |
|       l_inc_delay                        |    <0.001 |
|       nextfm_delay                       |    <0.001 |
|       oc_counter                         |    <0.001 |
|       out_sel_delay                      |    <0.001 |
|       p_counter                          |    <0.001 |
|       pe_fifo_pop_delay                  |    <0.001 |
|       pe_fifo_push_delay                 |    <0.001 |
|       pe_neuron_bias_delay               |    <0.001 |
|       pe_neuron_sel_delay                |    <0.001 |
|       pe_sel_counter                     |    <0.001 |
|       pe_write_valid_delay               |    <0.001 |
|       pool_ih_counter                    |    <0.001 |
|       pool_iw_counter                    |    <0.001 |
|       pool_pad_row_delay                 |    <0.001 |
|       pool_valid_delay                   |    <0.001 |
|       pu_serdes_count_delay              |    <0.001 |
|       scratch_sw_rd_delay                |    <0.001 |
|       scratch_sw_wr_delay                |    <0.001 |
|       src_1_sel_delay                    |    <0.001 |
|       stride_counter                     |    <0.001 |
|       wr_addr_clear_delay                |    <0.001 |
|     vecgen                               |     0.015 |
|   clk_IBUF_inst                          |    <0.001 |
|   reset_IBUF_inst                        |    <0.001 |
|   start_IBUF_inst                        |    <0.001 |
+------------------------------------------+-----------+


