
---------- Begin Simulation Statistics ----------
final_tick                                22141534375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    260                       # Simulator instruction rate (inst/s)
host_mem_usage                                8745288                       # Number of bytes of host memory used
host_op_rate                                      267                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28855.33                       # Real time elapsed on the host
host_tick_rate                                 560819                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7503999                       # Number of instructions simulated
sim_ops                                       7717284                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016183                       # Number of seconds simulated
sim_ticks                                 16182621875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.258563                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   47204                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                60318                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                600                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4749                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             61128                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6347                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7777                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1430                       # Number of indirect misses.
system.cpu.branchPred.lookups                  105915                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   17336                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1067                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      683608                       # Number of instructions committed
system.cpu.committedOps                        731874                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.545775                       # CPI: cycles per instruction
system.cpu.discardedOps                         13178                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             511614                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             97071                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            46324                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          932517                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.392808                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      552                       # number of quiesce instructions executed
system.cpu.numCycles                          1740312                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       552                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  554361     75.75%     75.75% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1389      0.19%     75.94% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     75.94% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     75.94% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     75.94% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     75.94% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     75.94% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     75.94% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     75.94% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     75.94% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     75.94% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     75.94% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     75.94% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     75.94% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     75.94% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     75.94% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     75.94% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     75.94% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     75.94% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     75.94% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     75.94% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     75.94% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     75.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     75.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     75.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     75.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     75.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     75.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     75.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     75.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     75.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     75.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     75.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     75.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     75.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     75.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     75.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     75.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     75.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     75.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     75.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     75.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     75.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     75.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     75.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     75.94% # Class of committed instruction
system.cpu.op_class_0::MemRead                 104575     14.29%     90.22% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 71549      9.78%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   731874                       # Class of committed instruction
system.cpu.quiesceCycles                     24151883                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          807795                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          524                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1347                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              233299                       # Transaction distribution
system.membus.trans_dist::ReadResp             233931                       # Transaction distribution
system.membus.trans_dist::WriteReq             144281                       # Transaction distribution
system.membus.trans_dist::WriteResp            144281                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          292                       # Transaction distribution
system.membus.trans_dist::CleanEvict              211                       # Transaction distribution
system.membus.trans_dist::ReadExReq               202                       # Transaction distribution
system.membus.trans_dist::ReadExResp              202                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            273                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           359                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           53                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        12727                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       743994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       743994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 757331                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        17472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        17472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        53056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12494                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        71614                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     23807468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     23807468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23896554                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            378798                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000063                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007960                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  378774     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      24      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              378798                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1031420900                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               6.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            11251750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              570093                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2177250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            9344850                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1451829140                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1368750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       331264                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       331264                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       522652                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       522652                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          322                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5236                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8902                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        53328                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        94288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1531904                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1593344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1707832                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          506                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8228                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        12494                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       852968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1508328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     24510464                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     25493504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     27195066                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2818157875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             17.4                       # Network utilization (%)
system.acctest.local_bus.numRequests          1889449                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          804                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.09                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2288121582                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         14.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1517212000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      4049776                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     20248882                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3037332                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      4049776                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     31385767                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      4049776                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3037332                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      7087109                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      4049776                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     20248882                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      7087109                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7087109                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     38472876                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3037332                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      7087109                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       10124441                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3037332                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1044330                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4081662                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3037332                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     10124441                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1044330                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      14206103                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       232733                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       232733                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       139264                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       139264                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6184                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       735232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       743994                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       197608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     23527424                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     23807468                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       459328                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       459328    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       459328                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1115859650                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1302916000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     33008448                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8065744                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1987099510                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     12149329                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     40497764                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2039746603                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     40497764                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40559559                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     81057322                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2027597274                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     52708888                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     40497764                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2120803926                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17563648                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8650752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     26804224                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     15859712                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     25952256                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4390912                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       270336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4679680                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       495616                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3018752                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     36447988                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1085340073                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    534570483                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1656358544                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    623665564                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    980045886                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1603711450                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     36447988                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1709005637                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1514616370                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3260069994                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        17472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19008                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        17472                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        17472                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          273                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          297                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1079677                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        94917                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1174593                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1079677                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1079677                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1079677                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        94917                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1174593                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14876672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          34368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14928940                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        18688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8650752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8931584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       232448                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             537                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              233270                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          292                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       135168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             139556                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        61795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    919299241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1044330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2123760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             922529125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1154819                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     12149329                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    534570483                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      4049776                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            551924408                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1154819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     12211124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1453869724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      4049776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1044330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2123760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1474453533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       292.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    367407.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006379141750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          426                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          426                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              424387                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             147829                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      233270                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     139556                       # Number of write requests accepted
system.mem_ctrls.readBursts                    233270                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   139556                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    216                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8722                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7589150805                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1165270000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13706818305                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32563.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58813.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       374                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   217376                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  129925                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                233269                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               139556                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  204435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    998                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        25317                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.897381                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   869.362897                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.286254                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          533      2.11%      2.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          636      2.51%      4.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          393      1.55%      6.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          394      1.56%      7.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          485      1.92%      9.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          369      1.46%     11.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          345      1.36%     12.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          464      1.83%     14.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21698     85.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25317                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          426                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     547.131455                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    878.796384                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            293     68.78%     68.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1      0.23%     69.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.23%     69.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            4      0.94%     70.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           39      9.15%     79.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.23%     79.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            2      0.47%     80.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           76     17.84%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2240-2303            1      0.23%     98.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            1      0.23%     98.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            7      1.64%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           426                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          426                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     327.624413                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     76.131445                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    455.007221                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            254     59.62%     59.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            24      5.63%     65.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             5      1.17%     66.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.47%     66.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.70%     67.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            6      1.41%     69.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.70%     69.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.47%     70.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.23%     70.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           10      2.35%     72.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          116     27.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           426                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14915456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8932352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14928940                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8931584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       921.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       551.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    922.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    551.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16182511875                       # Total gap between requests
system.mem_ctrls.avgGap                      43405.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14863296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        33920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        20416                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8649792                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 61794.683687497331                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 918472674.873644351959                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1044330.154318704852                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2096075.670679909410                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1261600.262163945474                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 12149329.170431474224                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 534511160.602644920349                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 4049776.390143825207                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       232448                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          537                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          292                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       135168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1642720                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13664744445                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18832990                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     21598150                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   9485164530                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   2604886155                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 324432753375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    317144000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     82136.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58786.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     71067.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40220.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32483440.17                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    847944.71                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2400218.64                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    309710.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         12494014.425000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8719174.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        423866962.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          193964628                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     154898301.600001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     132349151.399991                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     213983981.999998                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1140276214.725000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         70.463008                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11174067820                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    875490000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4133088555                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1104                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           552                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     27346282.382246                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    161735486.638726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          552    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       201250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545300375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             552                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7046386500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  15095147875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       217422                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           217422                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       217422                       # number of overall hits
system.cpu.icache.overall_hits::total          217422                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          273                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            273                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          273                       # number of overall misses
system.cpu.icache.overall_misses::total           273                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11852500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11852500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11852500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11852500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       217695                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       217695                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       217695                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       217695                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001254                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001254                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001254                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001254                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43415.750916                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43415.750916                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43415.750916                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43415.750916                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          273                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          273                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          273                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          273                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11420250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11420250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11420250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11420250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001254                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001254                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001254                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001254                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41832.417582                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41832.417582                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41832.417582                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41832.417582                       # average overall mshr miss latency
system.cpu.icache.replacements                     64                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       217422                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          217422                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          273                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           273                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11852500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11852500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       217695                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       217695                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001254                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001254                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43415.750916                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43415.750916                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          273                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          273                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11420250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11420250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001254                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001254                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41832.417582                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41832.417582                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           393.363411                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              116871                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                64                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1826.109375                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   393.363411                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.768288                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.768288                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          395                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            435663                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           435663                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       171256                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           171256                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       171256                       # number of overall hits
system.cpu.dcache.overall_hits::total          171256                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          736                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            736                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          736                       # number of overall misses
system.cpu.dcache.overall_misses::total           736                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     54259125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     54259125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     54259125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     54259125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       171992                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       171992                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       171992                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       171992                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004279                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004279                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004279                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004279                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73721.637228                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73721.637228                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73721.637228                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73721.637228                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          292                       # number of writebacks
system.cpu.dcache.writebacks::total               292                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          175                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          175                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          175                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          175                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          561                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          561                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          561                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          561                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5583                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5583                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     40129750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     40129750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     40129750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     40129750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     12288500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     12288500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003262                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003262                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003262                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003262                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71532.531194                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71532.531194                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71532.531194                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71532.531194                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2201.056780                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2201.056780                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    439                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       105531                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          105531                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          359                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           359                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     25386250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     25386250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       105890                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       105890                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003390                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003390                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70713.788301                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70713.788301                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          359                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          359                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          566                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          566                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     24827375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     24827375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     12288500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     12288500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003390                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003390                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69157.033426                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69157.033426                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21711.130742                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21711.130742                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        65725                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          65725                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          377                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          377                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     28872875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     28872875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        66102                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        66102                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005703                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005703                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76585.875332                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76585.875332                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          175                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          175                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          202                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          202                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5017                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5017                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     15302375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     15302375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003056                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003056                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75754.331683                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75754.331683                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           432.814882                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              156551                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               439                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            356.608200                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   432.814882                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.845342                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.845342                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          415                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            688529                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           688529                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22141534375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                22141620000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    260                       # Simulator instruction rate (inst/s)
host_mem_usage                                8745288                       # Number of bytes of host memory used
host_op_rate                                      267                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28855.43                       # Real time elapsed on the host
host_tick_rate                                 560820                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7504008                       # Number of instructions simulated
sim_ops                                       7717299                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016183                       # Number of seconds simulated
sim_ticks                                 16182707500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.256689                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   47206                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                60322                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                601                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4751                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             61128                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6347                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7777                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1430                       # Number of indirect misses.
system.cpu.branchPred.lookups                  105921                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   17338                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1067                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      683617                       # Number of instructions committed
system.cpu.committedOps                        731889                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.545942                       # CPI: cycles per instruction
system.cpu.discardedOps                         13185                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             511631                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             97071                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            46327                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          932610                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.392782                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      552                       # number of quiesce instructions executed
system.cpu.numCycles                          1740449                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       552                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  554369     75.74%     75.75% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1389      0.19%     75.93% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     75.93% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     75.93% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     75.93% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     75.93% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     75.93% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     75.93% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     75.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     75.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     75.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     75.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     75.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     75.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     75.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     75.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     75.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     75.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     75.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     75.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     75.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     75.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     75.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     75.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     75.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     75.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     75.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     75.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     75.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     75.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     75.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     75.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     75.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     75.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     75.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     75.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     75.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     75.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     75.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     75.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     75.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     75.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     75.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     75.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     75.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     75.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 104581     14.29%     90.22% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 71549      9.78%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   731889                       # Class of committed instruction
system.cpu.quiesceCycles                     24151883                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          807839                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          525                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1349                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              233299                       # Transaction distribution
system.membus.trans_dist::ReadResp             233932                       # Transaction distribution
system.membus.trans_dist::WriteReq             144281                       # Transaction distribution
system.membus.trans_dist::WriteResp            144281                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          293                       # Transaction distribution
system.membus.trans_dist::CleanEvict              211                       # Transaction distribution
system.membus.trans_dist::ReadExReq               202                       # Transaction distribution
system.membus.trans_dist::ReadExResp              202                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            273                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           360                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           53                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1511                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        12730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       743994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       743994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 757334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        17472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        17472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        53184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12494                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        71742                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     23807468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     23807468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23896682                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            378799                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000063                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007960                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  378775     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      24      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              378799                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1031428150                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               6.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            11251750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              570093                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2177250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            9350600                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1451829140                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1368750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       331264                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       331264                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       522652                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       522652                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          322                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5236                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8902                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        53328                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        94288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1531904                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1593344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1707832                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          506                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8228                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        12494                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       852968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1508328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     24510464                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     25493504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     27195066                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2818157875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             17.4                       # Network utilization (%)
system.acctest.local_bus.numRequests          1889449                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          804                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.09                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2288121582                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         14.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1517212000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      4049755                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     20248775                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3037316                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      4049755                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     31385601                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      4049755                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3037316                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      7087071                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      4049755                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     20248775                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      7087071                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7087071                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     38472672                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3037316                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      7087071                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       10124387                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3037316                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1044325                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4081641                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3037316                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     10124387                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1044325                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      14206028                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       232733                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       232733                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       139264                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       139264                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6184                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       735232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       743994                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       197608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     23527424                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     23807468                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       459328                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       459328    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       459328                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1115859650                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1302916000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     33008448                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8065744                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1987088996                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     12149265                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     40497550                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2039735811                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     40497550                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40559344                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     81056894                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2027586546                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     52708609                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     40497550                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2120792704                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17563648                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8650752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     26804224                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     15859712                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     25952256                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4390912                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       270336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4679680                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       495616                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3018752                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     36447795                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1085334330                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    534567655                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1656349780                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    623662264                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    980040701                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1603702965                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     36447795                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1708996594                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1514608356                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3260052745                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        17472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19008                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        17472                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        17472                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          273                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          297                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1079671                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        94916                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1174587                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1079671                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1079671                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1079671                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        94916                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1174587                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14876672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          34432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14929004                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        18752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8650752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8931648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       232448                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             538                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              233271                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          293                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       135168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             139557                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        61794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    919294376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1044325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2127703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             922528199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1158768                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     12149265                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    534567655                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      4049755                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            551925443                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1158768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     12211059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1453862031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      4049755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1044325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2127703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1474453641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       293.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    367407.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       531.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006379141750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          426                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          426                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              424390                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             147829                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      233271                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     139557                       # Number of write requests accepted
system.mem_ctrls.readBursts                    233271                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   139557                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    216                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8722                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7589150805                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1165275000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13706844555                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32563.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58813.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       374                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   217377                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  129925                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                233270                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               139557                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  204435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    998                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        25317                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.897381                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   869.362897                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.286254                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          533      2.11%      2.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          636      2.51%      4.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          393      1.55%      6.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          394      1.56%      7.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          485      1.92%      9.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          369      1.46%     11.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          345      1.36%     12.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          464      1.83%     14.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21698     85.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25317                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          426                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     547.131455                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    878.796384                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            293     68.78%     68.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1      0.23%     69.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.23%     69.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            4      0.94%     70.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           39      9.15%     79.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.23%     79.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            2      0.47%     80.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           76     17.84%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2240-2303            1      0.23%     98.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            1      0.23%     98.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            7      1.64%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           426                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          426                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     327.624413                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     76.131445                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    455.007221                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            254     59.62%     59.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            24      5.63%     65.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             5      1.17%     66.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.47%     66.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.70%     67.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            6      1.41%     69.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.70%     69.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.47%     70.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.23%     70.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           10      2.35%     72.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          116     27.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           426                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14915520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8932352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14929004                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8931648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       921.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       551.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    922.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    551.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16182767500                       # Total gap between requests
system.mem_ctrls.avgGap                      43405.45                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14863296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        33984                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        20416                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8649792                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 61794.356723063800                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 918467815.104487299919                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1044324.628619778203                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2100019.418876599986                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1261593.586858070455                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 12149264.886608127505                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 534508332.428303480148                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 4049754.962202709168                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       232448                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          538                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          293                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       135168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1642720                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13664744445                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18832990                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     21624400                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   9485164530                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   2604886155                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 324432753375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    317144000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     82136.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58786.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     71067.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40194.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32372575.19                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    847944.71                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2400218.64                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    309710.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         12494014.425000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8719174.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        423868781.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          193964628                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     154898301.600001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     132351448.949991                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     213983981.999998                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1140280331.025000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         70.462890                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11174067820                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    875490000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4133174180                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1104                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           552                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     27346282.382246                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    161735486.638726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          552    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       201250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545300375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             552                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7046472125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  15095147875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       217434                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           217434                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       217434                       # number of overall hits
system.cpu.icache.overall_hits::total          217434                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          273                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            273                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          273                       # number of overall misses
system.cpu.icache.overall_misses::total           273                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11852500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11852500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11852500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11852500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       217707                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       217707                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       217707                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       217707                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001254                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001254                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001254                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001254                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43415.750916                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43415.750916                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43415.750916                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43415.750916                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          273                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          273                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          273                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          273                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11420250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11420250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11420250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11420250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001254                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001254                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001254                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001254                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41832.417582                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41832.417582                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41832.417582                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41832.417582                       # average overall mshr miss latency
system.cpu.icache.replacements                     64                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       217434                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          217434                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          273                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           273                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11852500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11852500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       217707                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       217707                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001254                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001254                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43415.750916                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43415.750916                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          273                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          273                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11420250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11420250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001254                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001254                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41832.417582                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41832.417582                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           393.363430                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2349520                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               461                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5096.572668                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   393.363430                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.768288                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.768288                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          395                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            435687                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           435687                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       171260                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           171260                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       171260                       # number of overall hits
system.cpu.dcache.overall_hits::total          171260                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          737                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            737                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          737                       # number of overall misses
system.cpu.dcache.overall_misses::total           737                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     54319125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     54319125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     54319125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     54319125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       171997                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       171997                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       171997                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       171997                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004285                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004285                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004285                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004285                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73703.018996                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73703.018996                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73703.018996                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73703.018996                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          293                       # number of writebacks
system.cpu.dcache.writebacks::total               293                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          175                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          175                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          175                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          175                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          562                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          562                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          562                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          562                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5583                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5583                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     40188500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     40188500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     40188500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     40188500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     12288500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     12288500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003267                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003267                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003267                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003267                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71509.786477                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71509.786477                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71509.786477                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71509.786477                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2201.056780                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2201.056780                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    440                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       105535                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          105535                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          360                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           360                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     25446250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     25446250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       105895                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       105895                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003400                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003400                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70684.027778                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70684.027778                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          360                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          360                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          566                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          566                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     24886125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     24886125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     12288500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     12288500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003400                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003400                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69128.125000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69128.125000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21711.130742                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21711.130742                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        65725                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          65725                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          377                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          377                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     28872875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     28872875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        66102                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        66102                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005703                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005703                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76585.875332                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76585.875332                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          175                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          175                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          202                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          202                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5017                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5017                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     15302375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     15302375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003056                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003056                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75754.331683                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75754.331683                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           432.814983                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              321574                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               892                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            360.508969                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   432.814983                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.845342                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.845342                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            688550                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           688550                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22141620000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
