\hypertarget{union__hw__spi__ctarn__slave}{}\section{\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+slave Union Reference}
\label{union__hw__spi__ctarn__slave}\index{\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+slave@{\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+slave}}


H\+W\+\_\+\+S\+P\+I\+\_\+\+C\+T\+A\+Rn\+\_\+\+S\+L\+A\+VE -\/ Clock and Transfer Attributes Register (In Slave Mode) (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+spi.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__spi__ctarn__slave_1_1__hw__spi__ctarn__slave__bitfields}{\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+slave\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__spi__ctarn__slave_a747f7bbd0ab55b72bafe2e228e3137b8}{}\label{union__hw__spi__ctarn__slave_a747f7bbd0ab55b72bafe2e228e3137b8}

\item 
struct \hyperlink{struct__hw__spi__ctarn__slave_1_1__hw__spi__ctarn__slave__bitfields}{\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+slave\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+slave\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__spi__ctarn__slave_abc35f224d7c9a03ed61390f7120c565c}{}\label{union__hw__spi__ctarn__slave_abc35f224d7c9a03ed61390f7120c565c}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+S\+P\+I\+\_\+\+C\+T\+A\+Rn\+\_\+\+S\+L\+A\+VE -\/ Clock and Transfer Attributes Register (In Slave Mode) (RW) 

Reset value\+: 0x78000000U

When the module is configured as an S\+PI bus slave, the C\+T\+A\+R0 register is used. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+spi.\+h\end{DoxyCompactItemize}
