#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Apr 30 14:00:59 2021
# Process ID: 23940
# Current directory: C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_8_4Bit_BCD_Counter/project_8_4Bit_BCD_Counter.runs/synth_1
# Command line: vivado.exe -log wrapper_system.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source wrapper_system.tcl
# Log file: C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_8_4Bit_BCD_Counter/project_8_4Bit_BCD_Counter.runs/synth_1/wrapper_system.vds
# Journal file: C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_8_4Bit_BCD_Counter/project_8_4Bit_BCD_Counter.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source wrapper_system.tcl -notrace
Command: synth_design -top wrapper_system -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17452
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1139.641 ; gain = 14.211
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'wrapper_system' [C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_8_4Bit_BCD_Counter/project_8_4Bit_BCD_Counter.srcs/sources_1/new/wrapper_system.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_divider2' [C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_8_4Bit_BCD_Counter/project_8_4Bit_BCD_Counter.srcs/sources_1/new/clock_divider2.v:23]
	Parameter terminalcount bound to: 49999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider2' (1#1) [C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_8_4Bit_BCD_Counter/project_8_4Bit_BCD_Counter.srcs/sources_1/new/clock_divider2.v:23]
INFO: [Synth 8-6157] synthesizing module 'BCD_Counter_4_bit' [C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_8_4Bit_BCD_Counter/project_8_4Bit_BCD_Counter.srcs/sources_1/new/BCD_Counter_4_bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BCD_Counter_4_bit' (2#1) [C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_8_4Bit_BCD_Counter/project_8_4Bit_BCD_Counter.srcs/sources_1/new/BCD_Counter_4_bit.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'count_out_1' does not match port width (4) of module 'BCD_Counter_4_bit' [C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_8_4Bit_BCD_Counter/project_8_4Bit_BCD_Counter.srcs/sources_1/new/wrapper_system.v:44]
WARNING: [Synth 8-689] width (1) of port connection 'count_out_2' does not match port width (4) of module 'BCD_Counter_4_bit' [C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_8_4Bit_BCD_Counter/project_8_4Bit_BCD_Counter.srcs/sources_1/new/wrapper_system.v:45]
WARNING: [Synth 8-689] width (1) of port connection 'count_out_3' does not match port width (4) of module 'BCD_Counter_4_bit' [C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_8_4Bit_BCD_Counter/project_8_4Bit_BCD_Counter.srcs/sources_1/new/wrapper_system.v:46]
WARNING: [Synth 8-689] width (1) of port connection 'count_out_4' does not match port width (4) of module 'BCD_Counter_4_bit' [C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_8_4Bit_BCD_Counter/project_8_4Bit_BCD_Counter.srcs/sources_1/new/wrapper_system.v:47]
INFO: [Synth 8-6157] synthesizing module 'Wrapper_Displaying_Digits' [C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_8_4Bit_BCD_Counter/project_8_4Bit_BCD_Counter.srcs/sources_1/new/Wrapper_Displaying_Digits.v:23]
INFO: [Synth 8-6157] synthesizing module 'digit_displaying' [C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_5_task_2/project_5_task_2.srcs/sources_1/new/digit_displaying.v:23]
INFO: [Synth 8-6155] done synthesizing module 'digit_displaying' (3#1) [C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_5_task_2/project_5_task_2.srcs/sources_1/new/digit_displaying.v:23]
INFO: [Synth 8-6157] synthesizing module 'decoder_2_4' [C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_4_task_3/project_4_task_3.srcs/sources_1/new/decoder_2_4.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_4_task_3/project_4_task_3.srcs/sources_1/new/decoder_2_4.v:34]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2_4' (4#1) [C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_4_task_3/project_4_task_3.srcs/sources_1/new/decoder_2_4.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_8_clock_divider/project_8_clock_divider.srcs/sources_1/new/clock_divider.v:23]
	Parameter terminalcount bound to: 49999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (5#1) [C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_8_clock_divider/project_8_clock_divider.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_8_4Bit_BCD_Counter/project_8_4Bit_BCD_Counter.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (6#1) [C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_8_4Bit_BCD_Counter/project_8_4Bit_BCD_Counter.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux_4_1' [C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_4_1/project_4_1.srcs/sources_1/new/mux_4_1.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_4_1/project_4_1.srcs/sources_1/new/mux_4_1.v:37]
INFO: [Synth 8-6155] done synthesizing module 'mux_4_1' (7#1) [C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_4_1/project_4_1.srcs/sources_1/new/mux_4_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Wrapper_Displaying_Digits' (8#1) [C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_8_4Bit_BCD_Counter/project_8_4Bit_BCD_Counter.srcs/sources_1/new/Wrapper_Displaying_Digits.v:23]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_system' (9#1) [C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_8_4Bit_BCD_Counter/project_8_4Bit_BCD_Counter.srcs/sources_1/new/wrapper_system.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1192.422 ; gain = 66.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1192.422 ; gain = 66.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1192.422 ; gain = 66.992
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1192.422 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_8_4Bit_BCD_Counter/project_8_4Bit_BCD_Counter.srcs/constrs_1/new/controls.xdc]
Finished Parsing XDC File [C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_8_4Bit_BCD_Counter/project_8_4Bit_BCD_Counter.srcs/constrs_1/new/controls.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_8_4Bit_BCD_Counter/project_8_4Bit_BCD_Counter.srcs/constrs_1/new/controls.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/wrapper_system_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/wrapper_system_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1298.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1298.355 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1298.355 ; gain = 172.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1298.355 ; gain = 172.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1298.355 ; gain = 172.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1298.355 ; gain = 172.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    4 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1298.355 ; gain = 172.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1298.355 ; gain = 172.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1313.215 ; gain = 187.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1314.016 ; gain = 188.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1320.754 ; gain = 195.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1320.754 ; gain = 195.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1320.754 ; gain = 195.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1320.754 ; gain = 195.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1320.754 ; gain = 195.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1320.754 ; gain = 195.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     5|
|4     |LUT2   |     5|
|5     |LUT3   |     4|
|6     |LUT4   |    18|
|7     |LUT5   |    37|
|8     |LUT6   |     3|
|9     |FDCE   |    52|
|10    |IBUF   |     2|
|11    |OBUF   |    11|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1320.754 ; gain = 195.324
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1320.754 ; gain = 89.391
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1320.754 ; gain = 195.324
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1327.496 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1337.496 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1337.496 ; gain = 212.066
INFO: [Common 17-1381] The checkpoint 'C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_8_4Bit_BCD_Counter/project_8_4Bit_BCD_Counter.runs/synth_1/wrapper_system.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file wrapper_system_utilization_synth.rpt -pb wrapper_system_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 30 14:01:29 2021...
