# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../250328_total.srcs/sources_1/imports/code/TOP_UART_FIFO.v" \
"../../../../250328_total.srcs/sources_1/imports/code/fifo.v" \
"../../../../250328_total.srcs/sources_1/imports/new/print_gen.v" \
"../../../../250328_total.srcs/sources_1/imports/code/uart.v" \
"../../../../250328_total.srcs/sim_1/new/tb_uart_fifo.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
