[2025-09-17 11:30:08] START suite=qualcomm_srv trace=srv156_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv156_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2624140 heartbeat IPC: 3.811 cumulative IPC: 3.811 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5056080 heartbeat IPC: 4.112 cumulative IPC: 3.956 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5056080 cumulative IPC: 3.956 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5056080 cumulative IPC: 3.956 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13917518 heartbeat IPC: 1.128 cumulative IPC: 1.128 (Simulation time: 00 hr 02 min 24 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 22807104 heartbeat IPC: 1.125 cumulative IPC: 1.127 (Simulation time: 00 hr 03 min 37 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 31559062 heartbeat IPC: 1.143 cumulative IPC: 1.132 (Simulation time: 00 hr 04 min 46 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 40416515 heartbeat IPC: 1.129 cumulative IPC: 1.131 (Simulation time: 00 hr 06 min 00 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 49174067 heartbeat IPC: 1.142 cumulative IPC: 1.133 (Simulation time: 00 hr 07 min 10 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 57959105 heartbeat IPC: 1.138 cumulative IPC: 1.134 (Simulation time: 00 hr 08 min 20 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv156_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000012 cycles: 66737091 heartbeat IPC: 1.139 cumulative IPC: 1.135 (Simulation time: 00 hr 09 min 31 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 75462107 heartbeat IPC: 1.146 cumulative IPC: 1.136 (Simulation time: 00 hr 10 min 41 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 84180624 heartbeat IPC: 1.147 cumulative IPC: 1.137 (Simulation time: 00 hr 11 min 50 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 88030795 cumulative IPC: 1.136 (Simulation time: 00 hr 13 min 05 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 88030795 cumulative IPC: 1.136 (Simulation time: 00 hr 13 min 05 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv156_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.136 instructions: 100000004 cycles: 88030795
CPU 0 Branch Prediction Accuracy: 92.48% MPKI: 13.5 Average ROB Occupancy at Mispredict: 29.45
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1274
BRANCH_INDIRECT: 0.3666
BRANCH_CONDITIONAL: 11.59
BRANCH_DIRECT_CALL: 0.4706
BRANCH_INDIRECT_CALL: 0.5293
BRANCH_RETURN: 0.4142


====Backend Stall Breakdown====
ROB_STALL: 144060
LQ_STALL: 0
SQ_STALL: 362665


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 173.9367
REPLAY_LOAD: 53.4012
NON_REPLAY_LOAD: 10.566716

== Total ==
ADDR_TRANS: 13741
REPLAY_LOAD: 8918
NON_REPLAY_LOAD: 121401

== Counts ==
ADDR_TRANS: 79
REPLAY_LOAD: 167
NON_REPLAY_LOAD: 11489

cpu0->cpu0_STLB TOTAL        ACCESS:    2048121 HIT:    2034488 MISS:      13633 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2048121 HIT:    2034488 MISS:      13633 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 88.11 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9661803 HIT:    8425087 MISS:    1236716 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7875501 HIT:    6789562 MISS:    1085939 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     601570 HIT:     485439 MISS:     116131 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1162022 HIT:    1140668 MISS:      21354 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      22710 HIT:       9418 MISS:      13292 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 32.07 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15399648 HIT:    7887775 MISS:    7511873 MSHR_MERGE:    1820961
cpu0->cpu0_L1I LOAD         ACCESS:   15399648 HIT:    7887775 MISS:    7511873 MSHR_MERGE:    1820961
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.9 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29760184 HIT:   25227329 MISS:    4532855 MSHR_MERGE:    1723978
cpu0->cpu0_L1D LOAD         ACCESS:   16548155 HIT:   13867383 MISS:    2680772 MSHR_MERGE:     496176
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13184450 HIT:   11355237 MISS:    1829213 MSHR_MERGE:    1227642
cpu0->cpu0_L1D TRANSLATION  ACCESS:      27579 HIT:       4709 MISS:      22870 MSHR_MERGE:        160
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.04 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12591127 HIT:   10470743 MISS:    2120384 MSHR_MERGE:    1071557
cpu0->cpu0_ITLB LOAD         ACCESS:   12591127 HIT:   10470743 MISS:    2120384 MSHR_MERGE:    1071557
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.387 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28321820 HIT:   26978568 MISS:    1343252 MSHR_MERGE:     343958
cpu0->cpu0_DTLB LOAD         ACCESS:   28321820 HIT:   26978568 MISS:    1343252 MSHR_MERGE:     343958
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.779 cycles
cpu0->LLC TOTAL        ACCESS:    1441542 HIT:    1411956 MISS:      29586 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1085939 HIT:    1065533 MISS:      20406 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     116131 HIT:     109982 MISS:       6149 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     226180 HIT:     226024 MISS:        156 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      13292 HIT:      10417 MISS:       2875 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 111.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        400
  ROW_BUFFER_MISS:      29003
  AVG DBUS CONGESTED CYCLE: 3.224
Channel 0 WQ ROW_BUFFER_HIT:        170
  ROW_BUFFER_MISS:       2944
  FULL:          0
Channel 0 REFRESHES ISSUED:       7336

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       495227       528624       115185         2363
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           61         2273         1006          277
  STLB miss resolved @ L2C                0         1760         2310         1353          111
  STLB miss resolved @ LLC                0          731         1603         3202          648
  STLB miss resolved @ MEM                0            1          589         1996         1301

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             185454        48977      1365041       176595          281
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3         1070          577           32
  STLB miss resolved @ L2C                0          912         5164         2063            6
  STLB miss resolved @ LLC                0          455         4374         2139           36
  STLB miss resolved @ MEM                0            1           56          118          130
[2025-09-17 11:43:13] END   suite=qualcomm_srv trace=srv156_ap (rc=0)
