/**
 * \file
 * \brief Generated by ifgen (3.3.0).
 */
#pragma once

#include <cstdint>
#include <cstring>

namespace MIMXRT1176::CM7
{

enum class IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_08_MUX_MODE : uint8_t
{
    _0_lpuart11_TX /*!< Select mux mode: ALT0 mux port: LPUART11_TXD of
                      instance: LPUART11 */
        ,
    _1_can3_TX = 1 /*!< Select mux mode: ALT1 mux port: FLEXCAN3_TX of
                      instance: FLEXCAN3 */
        ,
    _2_sai4_RX_SYNC = 2 /*!< Select mux mode: ALT2 mux port: SAI4_RX_SYNC of
                           instance: SAI4 */
        ,
    _3_mic_CLK =
        3 /*!< Select mux mode: ALT3 mux port: MIC_CLK of instance: MIC */,
    _4_lpspi6_PCS1 = 4 /*!< Select mux mode: ALT4 mux port: LPSPI6_PCS1 of
                          instance: LPSPI6 */
        ,
    _5_gpio_mux6_IO8 = 5 /*!< Select mux mode: ALT5 mux port: GPIO_MUX6_IO08 of
                            instance: GPIO_MUX6 */
        ,
    _6_lpi2c5_SDA = 6 /*!< Select mux mode: ALT6 mux port: LPI2C5_SDA of
                         instance: LPI2C5 */
        ,
    _7_pit2_TRIGGER1 = 7 /*!< Select mux mode: ALT7 mux port: PIT2_TRIGGER1 of
                            instance: PIT2 */
        ,
    _8_lpspi5_PCS3 = 8 /*!< Select mux mode: ALT8 mux port: LPSPI5_PCS3 of
                          instance: LPSPI5 */
        ,
    _10_gpio12_IO8 = 10 /*!< Select mux mode: ALT10 mux port: GPIO12_IO08 of
                           instance: GPIO12 */
};
static_assert(sizeof(IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_08_MUX_MODE) == 1);

/**
 * Converts IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_08_MUX_MODE to a C string.
 *
 * \param[in] instance Value to convert.
 * \return             A C string representation of the value.
 */
inline const char *to_string(
    IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_08_MUX_MODE instance)
{
    const char *result =
        "UNKNOWN IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_08_MUX_MODE";

    switch (instance)
    {
    case IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_08_MUX_MODE::_0_lpuart11_TX:
        result = "_0_lpuart11_TX";
        break;
    case IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_08_MUX_MODE::_1_can3_TX:
        result = "_1_can3_TX";
        break;
    case IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_08_MUX_MODE::_2_sai4_RX_SYNC:
        result = "_2_sai4_RX_SYNC";
        break;
    case IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_08_MUX_MODE::_3_mic_CLK:
        result = "_3_mic_CLK";
        break;
    case IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_08_MUX_MODE::_4_lpspi6_PCS1:
        result = "_4_lpspi6_PCS1";
        break;
    case IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_08_MUX_MODE::_5_gpio_mux6_IO8:
        result = "_5_gpio_mux6_IO8";
        break;
    case IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_08_MUX_MODE::_6_lpi2c5_SDA:
        result = "_6_lpi2c5_SDA";
        break;
    case IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_08_MUX_MODE::_7_pit2_TRIGGER1:
        result = "_7_pit2_TRIGGER1";
        break;
    case IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_08_MUX_MODE::_8_lpspi5_PCS3:
        result = "_8_lpspi5_PCS3";
        break;
    case IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_08_MUX_MODE::_10_gpio12_IO8:
        result = "_10_gpio12_IO8";
        break;
    }

    return result;
}

/**
 * Converts a C string to IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_08_MUX_MODE.
 *
 * \param[in]  data   A C string to convert.
 * \param[out] output The enumeration element to write.
 * \return            Whether or not the output was written.
 */
inline bool from_string(
    const char *data, IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_08_MUX_MODE &output)
{
    bool result = false;

    if ((result = !strncmp(data, "_0_lpuart11_TX", 14)))
    {
        output =
            IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_08_MUX_MODE::_0_lpuart11_TX;
    }
    else if ((result = !strncmp(data, "_1_can3_TX", 10)))
    {
        output = IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_08_MUX_MODE::_1_can3_TX;
    }
    else if ((result = !strncmp(data, "_2_sai4_RX_SYNC", 15)))
    {
        output =
            IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_08_MUX_MODE::_2_sai4_RX_SYNC;
    }
    else if ((result = !strncmp(data, "_3_mic_CLK", 10)))
    {
        output = IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_08_MUX_MODE::_3_mic_CLK;
    }
    else if ((result = !strncmp(data, "_4_lpspi6_PCS1", 14)))
    {
        output =
            IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_08_MUX_MODE::_4_lpspi6_PCS1;
    }
    else if ((result = !strncmp(data, "_5_gpio_mux6_IO8", 16)))
    {
        output =
            IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_08_MUX_MODE::_5_gpio_mux6_IO8;
    }
    else if ((result = !strncmp(data, "_6_lpi2c5_SDA", 13)))
    {
        output =
            IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_08_MUX_MODE::_6_lpi2c5_SDA;
    }
    else if ((result = !strncmp(data, "_7_pit2_TRIGGER1", 16)))
    {
        output =
            IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_08_MUX_MODE::_7_pit2_TRIGGER1;
    }
    else if ((result = !strncmp(data, "_8_lpspi5_PCS3", 14)))
    {
        output =
            IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_08_MUX_MODE::_8_lpspi5_PCS3;
    }
    else if ((result = !strncmp(data, "_10_gpio12_IO8", 14)))
    {
        output =
            IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_08_MUX_MODE::_10_gpio12_IO8;
    }

    return result;
}

}; // namespace MIMXRT1176::CM7
