// Seed: 2986351
module module_0 (
    output logic id_0,
    input  logic id_1,
    output logic id_2
);
  assign id_2 = id_1;
  logic id_3, id_4;
  assign id_2 = ~id_4;
endmodule
