// Seed: 3461015987
module module_0 (
    input id_0,
    input id_1,
    input id_2
    , id_7,
    input logic id_3,
    output logic id_4,
    output id_5,
    output id_6
);
  logic id_8 = id_2[1 : 1'b0];
  logic id_9;
  always @(posedge id_1) begin
    if (1) begin
      id_8 = 1;
    end else SystemTFIdentifier(id_8);
  end
  assign id_9 = 1;
endmodule
