{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1494757142086 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1494757142086 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Assignment_2 EP4CGX150DF31C7 " "Selected device EP4CGX150DF31C7 for design \"Assignment_2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1494757142202 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1494757142271 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1494757142271 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|ram_block1a0 " "Atom \"IMEM:IMEM\|IMEM_BRAM:RAM4\|altsyncram:altsyncram_component\|altsyncram_vbh1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1494757142355 "|SYSTEM|IMEM:IMEM|IMEM_BRAM:RAM4|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1494757142355 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1494757142765 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1494757142765 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1494757142949 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7AD " "Device EP4CGX150DF31I7AD is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1494757142949 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1494757142949 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1494757142949 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1494757142949 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AE7 " "Pin ~ALTERA_NCEO~ is reserved at location AE7" {  } { { "f:/soft/specific/quartus/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/soft/specific/quartus/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/" { { 0 { 0 ""} 0 22234 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1494757142986 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "f:/soft/specific/quartus/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/soft/specific/quartus/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/" { { 0 { 0 ""} 0 22236 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1494757142986 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "f:/soft/specific/quartus/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/soft/specific/quartus/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/" { { 0 { 0 ""} 0 22238 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1494757142986 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "f:/soft/specific/quartus/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/soft/specific/quartus/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/" { { 0 { 0 ""} 0 22240 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1494757142986 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "f:/soft/specific/quartus/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/soft/specific/quartus/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/" { { 0 { 0 ""} 0 22242 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1494757142986 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1494757142986 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1494757142987 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1494757145860 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1494757149071 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Assignment_2.sdc " "Synopsys Design Constraints File file not found: 'Assignment_2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1494757149099 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1494757149099 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1494757149324 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1494757149324 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1494757149328 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_50~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p)) " "Automatically promoted node CLK_50~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494757150608 ""}  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/SYSTEM.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/" { { 0 { 0 ""} 0 22230 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494757150608 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROL:CONTROL\|WideOr5~2  " "Automatically promoted node CONTROL:CONTROL\|WideOr5~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494757150608 ""}  } { { "CONTROL.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/CONTROL.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/" { { 0 { 0 ""} 0 8627 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494757150608 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SYS_reset~input (placed in PIN P30 (DIFFIO_R29n, DQS0R/CQ1R, DPCLK9)) " "Automatically promoted node SYS_reset~input (placed in PIN P30 (DIFFIO_R29n, DQS0R/CQ1R, DPCLK9))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494757150608 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EPC:EPC\|hexto7segment:hex1\|sseg_temp\[0\]~0 " "Destination node EPC:EPC\|hexto7segment:hex1\|sseg_temp\[0\]~0" {  } { { "hexto7segment.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/hexto7segment.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/" { { 0 { 0 ""} 0 8373 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494757150608 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EPC:EPC\|hexto7segment:hex1\|sseg_temp\[1\]~1 " "Destination node EPC:EPC\|hexto7segment:hex1\|sseg_temp\[1\]~1" {  } { { "hexto7segment.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/hexto7segment.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/" { { 0 { 0 ""} 0 8374 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494757150608 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EPC:EPC\|hexto7segment:hex1\|sseg_temp\[6\]~2 " "Destination node EPC:EPC\|hexto7segment:hex1\|sseg_temp\[6\]~2" {  } { { "hexto7segment.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/hexto7segment.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/" { { 0 { 0 ""} 0 8375 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494757150608 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EPC:EPC\|hexto7segment:hex2\|sseg_temp\[0\]~0 " "Destination node EPC:EPC\|hexto7segment:hex2\|sseg_temp\[0\]~0" {  } { { "hexto7segment.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/hexto7segment.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/" { { 0 { 0 ""} 0 8382 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494757150608 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EPC:EPC\|hexto7segment:hex2\|sseg_temp\[1\]~1 " "Destination node EPC:EPC\|hexto7segment:hex2\|sseg_temp\[1\]~1" {  } { { "hexto7segment.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/hexto7segment.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/" { { 0 { 0 ""} 0 8384 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494757150608 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EPC:EPC\|hexto7segment:hex2\|sseg_temp\[2\]~2 " "Destination node EPC:EPC\|hexto7segment:hex2\|sseg_temp\[2\]~2" {  } { { "hexto7segment.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/hexto7segment.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/" { { 0 { 0 ""} 0 8386 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494757150608 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EPC:EPC\|hexto7segment:hex2\|sseg_temp\[3\]~3 " "Destination node EPC:EPC\|hexto7segment:hex2\|sseg_temp\[3\]~3" {  } { { "hexto7segment.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/hexto7segment.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/" { { 0 { 0 ""} 0 8388 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494757150608 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EPC:EPC\|hexto7segment:hex2\|sseg_temp\[4\]~4 " "Destination node EPC:EPC\|hexto7segment:hex2\|sseg_temp\[4\]~4" {  } { { "hexto7segment.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/hexto7segment.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/" { { 0 { 0 ""} 0 8390 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494757150608 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EPC:EPC\|hexto7segment:hex2\|sseg_temp\[5\]~5 " "Destination node EPC:EPC\|hexto7segment:hex2\|sseg_temp\[5\]~5" {  } { { "hexto7segment.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/hexto7segment.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/" { { 0 { 0 ""} 0 8392 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494757150608 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EPC:EPC\|hexto7segment:hex2\|sseg_temp\[6\]~6 " "Destination node EPC:EPC\|hexto7segment:hex2\|sseg_temp\[6\]~6" {  } { { "hexto7segment.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/hexto7segment.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/" { { 0 { 0 ""} 0 8394 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494757150608 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1494757150608 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1494757150608 ""}  } { { "SYSTEM.v" "" { Text "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/SYSTEM.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/" { { 0 { 0 ""} 0 22229 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494757150608 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1494757152146 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1494757152161 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1494757152162 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1494757152182 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1494757152209 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1494757152232 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1494757153181 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1494757153197 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1494757153197 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494757156285 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1494757156301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1494757162152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494757170073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1494757170258 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1494757269239 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:39 " "Fitter placement operations ending: elapsed time is 00:01:39" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494757269239 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1494757271981 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "71 X59_Y23 X69_Y33 " "Router estimated peak interconnect usage is 71% of the available device resources in the region that extends from location X59_Y23 to location X69_Y33" {  } { { "loc" "" { Generic "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/" { { 1 { 0 "Router estimated peak interconnect usage is 71% of the available device resources in the region that extends from location X59_Y23 to location X69_Y33"} { { 12 { 0 ""} 59 23 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1494757302129 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1494757302129 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1494757992766 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1494757992766 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:11:56 " "Fitter routing operations ending: elapsed time is 00:11:56" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494757992766 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 29.40 " "Total time spent on timing analysis during the Fitter is 29.40 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1494757993398 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1494757993499 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1494757995983 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1494757995998 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1494757998492 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494758001734 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/output_files/Assignment_2.fit.smsg " "Generated suppressed messages file F:/Document/Study/Semester 4th/Computer Architecture/Assignment_KTMT/Assignment_2/output_files/Assignment_2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1494758007548 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1918 " "Peak virtual memory: 1918 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494758010498 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 14 17:33:30 2017 " "Processing ended: Sun May 14 17:33:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494758010498 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:14:29 " "Elapsed time: 00:14:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494758010498 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:16:22 " "Total CPU time (on all processors): 00:16:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494758010498 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1494758010498 ""}
