
*** Running vivado
    with args -log dma_axis_ip_example_example_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dma_axis_ip_example_example_0_0.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Feb  2 15:44:02 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source dma_axis_ip_example_example_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 648.586 ; gain = 203.105
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/EECE4632/Lab3/stream'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 667.656 ; gain = 19.070
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dma_axis_ip_example_example_0_0
Command: synth_design -top dma_axis_ip_example_example_0_0 -part xczu3eg-sfvc784-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sfvc784-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4112
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1991.305 ; gain = 393.508
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dma_axis_ip_example_example_0_0' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/ip/dma_axis_ip_example_example_0_0/synth/dma_axis_ip_example_example_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'example' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/8f78/hdl/verilog/example.v:9]
INFO: [Synth 8-6157] synthesizing module 'example_control_s_axi' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/8f78/hdl/verilog/example_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/8f78/hdl/verilog/example_control_s_axi.v:197]
INFO: [Synth 8-6155] done synthesizing module 'example_control_s_axi' (0#1) [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/8f78/hdl/verilog/example_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'example_flow_control_loop_pipe' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/8f78/hdl/verilog/example_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'example_flow_control_loop_pipe' (0#1) [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/8f78/hdl/verilog/example_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6157] synthesizing module 'example_regslice_both' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/8f78/hdl/verilog/example_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'example_regslice_both' (0#1) [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/8f78/hdl/verilog/example_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'example_regslice_both__parameterized0' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/8f78/hdl/verilog/example_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'example_regslice_both__parameterized0' (0#1) [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/8f78/hdl/verilog/example_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'example_regslice_both__parameterized1' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/8f78/hdl/verilog/example_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'example_regslice_both__parameterized1' (0#1) [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/8f78/hdl/verilog/example_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'example_regslice_both__parameterized2' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/8f78/hdl/verilog/example_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'example_regslice_both__parameterized2' (0#1) [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/8f78/hdl/verilog/example_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'example_regslice_both__parameterized3' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/8f78/hdl/verilog/example_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'example_regslice_both__parameterized3' (0#1) [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/8f78/hdl/verilog/example_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'example_regslice_both__parameterized4' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/8f78/hdl/verilog/example_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'example_regslice_both__parameterized4' (0#1) [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/8f78/hdl/verilog/example_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'example' (0#1) [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/8f78/hdl/verilog/example.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dma_axis_ip_example_example_0_0' (0#1) [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/ip/dma_axis_ip_example_example_0_0/synth/dma_axis_ip_example_example_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/8f78/hdl/verilog/example_control_s_axi.v:254]
WARNING: [Synth 8-7129] Port ap_done_int in module example_flow_control_loop_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[1] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[31] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[8] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[6] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[5] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[4] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[3] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[2] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[3] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[2] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[1] in module example_control_s_axi is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 2112.055 ; gain = 514.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 2112.055 ; gain = 514.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 2112.055 ; gain = 514.258
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2112.055 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/ip/dma_axis_ip_example_example_0_0/constraints/example_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/ip/dma_axis_ip_example_example_0_0/constraints/example_ooc.xdc] for cell 'inst'
Parsing XDC File [F:/EECE4632/Lab3/Vivado/stream/stream.runs/dma_axis_ip_example_example_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/EECE4632/Lab3/Vivado/stream/stream.runs/dma_axis_ip_example_example_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2212.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2212.195 ; gain = 0.113
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:01:08 . Memory (MB): peak = 2212.195 ; gain = 614.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sfvc784-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:01:08 . Memory (MB): peak = 2212.195 ; gain = 614.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  F:/EECE4632/Lab3/Vivado/stream/stream.runs/dma_axis_ip_example_example_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:01:09 . Memory (MB): peak = 2212.195 ; gain = 614.398
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'example_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'example_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'example_regslice_both'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'example_regslice_both__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'example_regslice_both__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'example_regslice_both__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'example_regslice_both__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'example_regslice_both__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'example_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'example_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'example_regslice_both'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'example_regslice_both__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'example_regslice_both__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'example_regslice_both__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'example_regslice_both__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'example_regslice_both__parameterized4'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:01:39 . Memory (MB): peak = 2212.195 ; gain = 614.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 9     
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 7     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 142   
	   3 Input    2 Bit        Muxes := 42    
	   4 Input    2 Bit        Muxes := 14    
	   2 Input    1 Bit        Muxes := 50    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s_axi_control_AWADDR[1] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_AWADDR[0] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[31] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[30] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[29] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[28] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[27] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[26] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[25] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[24] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[23] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[22] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[21] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[20] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[19] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[18] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[17] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[16] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[15] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[14] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[13] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[12] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[11] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[10] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[9] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[8] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[6] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[5] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[4] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[3] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[2] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WSTRB[3] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WSTRB[2] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WSTRB[1] in module example is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module example.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module example.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:01:44 . Memory (MB): peak = 2212.195 ; gain = 614.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:01:55 . Memory (MB): peak = 2610.219 ; gain = 1012.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:01:56 . Memory (MB): peak = 2656.688 ; gain = 1058.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:01:57 . Memory (MB): peak = 2658.043 ; gain = 1060.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:02:01 . Memory (MB): peak = 2658.043 ; gain = 1060.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:02:01 . Memory (MB): peak = 2658.043 ; gain = 1060.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:02:01 . Memory (MB): peak = 2658.043 ; gain = 1060.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:02:01 . Memory (MB): peak = 2658.043 ; gain = 1060.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:02:01 . Memory (MB): peak = 2658.043 ; gain = 1060.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:02:01 . Memory (MB): peak = 2658.043 ; gain = 1060.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     4|
|2     |LUT1   |     3|
|3     |LUT2   |    15|
|4     |LUT3   |     6|
|5     |LUT4   |   145|
|6     |LUT5   |    38|
|7     |LUT6   |    15|
|8     |FDRE   |   287|
|9     |FDSE   |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:02:01 . Memory (MB): peak = 2658.043 ; gain = 1060.246
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:01:41 . Memory (MB): peak = 2658.043 ; gain = 960.105
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:02:02 . Memory (MB): peak = 2658.043 ; gain = 1060.246
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2658.043 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2658.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 64527fa
INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 73 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:02:19 . Memory (MB): peak = 2658.043 ; gain = 1958.547
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 2658.043 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/EECE4632/Lab3/Vivado/stream/stream.runs/dma_axis_ip_example_example_0_0_synth_1/dma_axis_ip_example_example_0_0.dcp' has been generated.
write_verilog: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2658.043 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP dma_axis_ip_example_example_0_0, cache-ID = bd39569090428066
INFO: [Coretcl 2-1174] Renamed 16 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.887 . Memory (MB): peak = 2658.043 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/EECE4632/Lab3/Vivado/stream/stream.runs/dma_axis_ip_example_example_0_0_synth_1/dma_axis_ip_example_example_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2658.043 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file dma_axis_ip_example_example_0_0_utilization_synth.rpt -pb dma_axis_ip_example_example_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb  2 15:47:18 2026...
