{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 25 18:21:13 2020 " "Info: Processing started: Tue Aug 25 18:21:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Exp02Task01 -c Exp02Task01 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Exp02Task01 -c Exp02Task01" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\", or \"@\", or an identifier, or a system task, or \"\{\", or a sequential statement Exp02Task01.v(28) " "Error (10170): Verilog HDL syntax error at Exp02Task01.v(28) near text \"(\";  expecting \";\", or \"@\", or an identifier, or a system task, or \"\{\", or a sequential statement" {  } { { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 28 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"@\", or \"end\", or an identifier (\"else\" is a reserved keyword ), or a system task, or \"\{\", or a sequential statement Exp02Task01.v(34) " "Error (10170): Verilog HDL syntax error at Exp02Task01.v(34) near text \"else\";  expecting \"@\", or \"end\", or an identifier (\"else\" is a reserved keyword ), or a system task, or \"\{\", or a sequential statement" {  } { { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 34 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Exp02Task01 Exp02Task01.v(1) " "Error (10112): Ignored design unit \"Exp02Task01\" at Exp02Task01.v(1) due to previous errors" {  } { { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Exp02Task01.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file Exp02Task01.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Error: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Error" "EQEXE_END_BANNER_TIME" "Tue Aug 25 18:21:14 2020 " "Error: Processing ended: Tue Aug 25 18:21:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
