// Seed: 4204890068
module module_0 (
    input tri id_0,
    output supply1 id_1,
    input supply1 id_2,
    output wor id_3,
    input wand id_4,
    input supply1 id_5
);
  wire [1 'b0 : 1] id_7;
endmodule
module module_1 (
    output tri id_0,
    input supply0 id_1,
    input tri0 id_2,
    output supply1 id_3,
    input tri1 id_4,
    input supply0 id_5,
    output wor id_6,
    input tri1 id_7,
    output tri1 id_8,
    output supply1 id_9,
    input uwire id_10,
    input tri1 id_11,
    input supply1 id_12,
    input tri1 id_13,
    input wor id_14,
    output tri id_15,
    input tri1 id_16,
    output wor id_17
);
  module_0 modCall_1 (
      id_4,
      id_9,
      id_4,
      id_3,
      id_2,
      id_13
  );
  assign modCall_1.id_2 = 0;
  assign id_6 = -1 & id_2 & id_1;
endmodule
