Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jun 10 18:54:48 2025
| Host         : PKLT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_FlagGame_timing_summary_routed.rpt -pb top_FlagGame_timing_summary_routed.pb -rpx top_FlagGame_timing_summary_routed.rpx -warn_on_violation
| Design       : top_FlagGame
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (554)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1084)
5. checking no_input_delay (13)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (32)

1. checking no_clock (554)
--------------------------
 There are 74 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: u_OV7670_SCCB_core/U_tick_gen_/tick_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: u_OV7670_VGA_Display/U_VGAController/U_Pix_Clk_gen/pclk_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/d0_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/d1_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/r_1khz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1084)
---------------------------------------------------
 There are 1084 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (32)
-----------------------------
 There are 32 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.919       -2.569                      3                 1171        0.155        0.000                      0                 1171        4.500        0.000                       0                   625  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.919       -2.569                      3                 1152        0.155        0.000                      0                 1152        4.500        0.000                       0                   625  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.715        0.000                      0                   19        1.090        0.000                      0                   19  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            3  Failing Endpoints,  Worst Slack       -0.919ns,  Total Violation       -2.569ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.919ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/game_score_reg[5]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.339ns  (logic 4.034ns (39.018%)  route 6.305ns (60.982%))
  Logic Levels:           14  (CARRY4=6 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.566     5.087    u_game/u_FlagGame/clk
    SLICE_X48Y37         FDCE                                         r  u_game/u_FlagGame/game_score_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  u_game/u_FlagGame/game_score_reg[5]_replica/Q
                         net (fo=12, routed)          1.075     6.618    u_game/u_FlagGame/game_score_reg[7]_0[1]_repN
    SLICE_X46Y35         LUT4 (Prop_lut4_I3_O)        0.124     6.742 r  u_game/u_FlagGame/hundreds0__1_carry__0_i_1/O
                         net (fo=2, routed)           0.421     7.163    u_game/u_FlagGame/DI[1]
    SLICE_X47Y34         LUT4 (Prop_lut4_I0_O)        0.124     7.287 r  u_game/u_FlagGame/hundreds0__1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.287    u_Text_display/u_Text_score/hundreds0__1_carry__1_0[3]
    SLICE_X47Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.688 r  u_Text_display/u_Text_score/hundreds0__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.688    u_Text_display/u_Text_score/hundreds0__1_carry__0_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.802 r  u_Text_display/u_Text_score/hundreds0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.802    u_Text_display/u_Text_score/hundreds0__1_carry__1_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.115 r  u_Text_display/u_Text_score/hundreds0__1_carry__2/O[3]
                         net (fo=17, routed)          1.001     9.116    u_Text_display/u_Text_score/O[1]
    SLICE_X47Y39         LUT4 (Prop_lut4_I2_O)        0.306     9.422 r  u_Text_display/u_Text_score/hundreds0__50_carry_i_6/O
                         net (fo=1, routed)           0.000     9.422    u_Text_display/u_Text_score/hundreds0__50_carry_i_6_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.972 r  u_Text_display/u_Text_score/hundreds0__50_carry/CO[3]
                         net (fo=1, routed)           0.000     9.972    u_Text_display/u_Text_score/hundreds0__50_carry_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.306 r  u_Text_display/u_Text_score/hundreds0__50_carry__0/O[1]
                         net (fo=3, routed)           0.683    10.989    u_game/u_FlagGame/hundreds0__75_carry__1[1]
    SLICE_X46Y40         LUT4 (Prop_lut4_I2_O)        0.303    11.292 r  u_game/u_FlagGame/hundreds0__75_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.292    u_Text_display/u_Text_score/data_reg_i_24[0]
    SLICE_X46Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.805 r  u_Text_display/u_Text_score/hundreds0__75_carry__1/CO[3]
                         net (fo=11, routed)          0.748    12.553    u_Text_display/u_Text_score/u_font/data_reg_9[0]
    SLICE_X45Y41         LUT5 (Prop_lut5_I3_O)        0.124    12.677 r  u_Text_display/u_Text_score/u_font/data_reg_i_54/O
                         net (fo=1, routed)           1.030    13.706    u_Text_display/u_Text_score/u_font/hundreds0__263[5]
    SLICE_X48Y42         LUT6 (Prop_lut6_I2_O)        0.124    13.830 r  u_Text_display/u_Text_score/u_font/data_reg_i_29/O
                         net (fo=4, routed)           0.333    14.164    u_Text_display/u_Text_score/u_font/data_reg_i_29_n_0
    SLICE_X48Y41         LUT6 (Prop_lut6_I3_O)        0.124    14.288 r  u_Text_display/u_Text_score/u_font/data_reg_i_17/O
                         net (fo=2, routed)           0.427    14.715    u_Text_display/u_Text_score/u_font/game_score_reg[13]
    SLICE_X48Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.839 r  u_Text_display/u_Text_score/u_font/data_reg_i_2/O
                         net (fo=1, routed)           0.587    15.426    u_Text_display/u_Text_score/u_font/data_reg_i_2_n_0
    RAMB18_X1Y16         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.494    14.835    u_Text_display/u_Text_score/u_font/clk
    RAMB18_X1Y16         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/CLKARDCLK
                         clock pessimism              0.274    15.109    
                         clock uncertainty           -0.035    15.073    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.507    u_Text_display/u_Text_score/u_font/data_reg
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                         -15.426    
  -------------------------------------------------------------------
                         slack                                 -0.919    

Slack (VIOLATED) :        -0.880ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/game_score_reg[5]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.300ns  (logic 4.034ns (39.166%)  route 6.266ns (60.834%))
  Logic Levels:           14  (CARRY4=6 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.566     5.087    u_game/u_FlagGame/clk
    SLICE_X48Y37         FDCE                                         r  u_game/u_FlagGame/game_score_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  u_game/u_FlagGame/game_score_reg[5]_replica/Q
                         net (fo=12, routed)          1.075     6.618    u_game/u_FlagGame/game_score_reg[7]_0[1]_repN
    SLICE_X46Y35         LUT4 (Prop_lut4_I3_O)        0.124     6.742 r  u_game/u_FlagGame/hundreds0__1_carry__0_i_1/O
                         net (fo=2, routed)           0.421     7.163    u_game/u_FlagGame/DI[1]
    SLICE_X47Y34         LUT4 (Prop_lut4_I0_O)        0.124     7.287 r  u_game/u_FlagGame/hundreds0__1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.287    u_Text_display/u_Text_score/hundreds0__1_carry__1_0[3]
    SLICE_X47Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.688 r  u_Text_display/u_Text_score/hundreds0__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.688    u_Text_display/u_Text_score/hundreds0__1_carry__0_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.802 r  u_Text_display/u_Text_score/hundreds0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.802    u_Text_display/u_Text_score/hundreds0__1_carry__1_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.115 r  u_Text_display/u_Text_score/hundreds0__1_carry__2/O[3]
                         net (fo=17, routed)          1.001     9.116    u_Text_display/u_Text_score/O[1]
    SLICE_X47Y39         LUT4 (Prop_lut4_I2_O)        0.306     9.422 r  u_Text_display/u_Text_score/hundreds0__50_carry_i_6/O
                         net (fo=1, routed)           0.000     9.422    u_Text_display/u_Text_score/hundreds0__50_carry_i_6_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.972 r  u_Text_display/u_Text_score/hundreds0__50_carry/CO[3]
                         net (fo=1, routed)           0.000     9.972    u_Text_display/u_Text_score/hundreds0__50_carry_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.306 r  u_Text_display/u_Text_score/hundreds0__50_carry__0/O[1]
                         net (fo=3, routed)           0.683    10.989    u_game/u_FlagGame/hundreds0__75_carry__1[1]
    SLICE_X46Y40         LUT4 (Prop_lut4_I2_O)        0.303    11.292 r  u_game/u_FlagGame/hundreds0__75_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.292    u_Text_display/u_Text_score/data_reg_i_24[0]
    SLICE_X46Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.805 r  u_Text_display/u_Text_score/hundreds0__75_carry__1/CO[3]
                         net (fo=11, routed)          0.748    12.553    u_Text_display/u_Text_score/u_font/data_reg_9[0]
    SLICE_X45Y41         LUT5 (Prop_lut5_I3_O)        0.124    12.677 r  u_Text_display/u_Text_score/u_font/data_reg_i_54/O
                         net (fo=1, routed)           1.030    13.706    u_Text_display/u_Text_score/u_font/hundreds0__263[5]
    SLICE_X48Y42         LUT6 (Prop_lut6_I2_O)        0.124    13.830 r  u_Text_display/u_Text_score/u_font/data_reg_i_29/O
                         net (fo=4, routed)           0.316    14.146    u_Text_display/u_Text_score/u_font/data_reg_i_29_n_0
    SLICE_X49Y42         LUT6 (Prop_lut6_I2_O)        0.124    14.270 r  u_Text_display/u_Text_score/u_font/data_reg_i_10/O
                         net (fo=1, routed)           0.541    14.812    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/data_reg
    SLICE_X49Y42         LUT6 (Prop_lut6_I1_O)        0.124    14.936 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/data_reg_i_1/O
                         net (fo=1, routed)           0.451    15.387    u_Text_display/u_Text_score/u_font/data_reg_3[6]
    RAMB18_X1Y16         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.494    14.835    u_Text_display/u_Text_score/u_font/clk
    RAMB18_X1Y16         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/CLKARDCLK
                         clock pessimism              0.274    15.109    
                         clock uncertainty           -0.035    15.073    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.507    u_Text_display/u_Text_score/u_font/data_reg
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                         -15.387    
  -------------------------------------------------------------------
                         slack                                 -0.880    

Slack (VIOLATED) :        -0.771ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/game_score_reg[5]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.191ns  (logic 4.034ns (39.585%)  route 6.157ns (60.415%))
  Logic Levels:           14  (CARRY4=6 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.566     5.087    u_game/u_FlagGame/clk
    SLICE_X48Y37         FDCE                                         r  u_game/u_FlagGame/game_score_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  u_game/u_FlagGame/game_score_reg[5]_replica/Q
                         net (fo=12, routed)          1.075     6.618    u_game/u_FlagGame/game_score_reg[7]_0[1]_repN
    SLICE_X46Y35         LUT4 (Prop_lut4_I3_O)        0.124     6.742 r  u_game/u_FlagGame/hundreds0__1_carry__0_i_1/O
                         net (fo=2, routed)           0.421     7.163    u_game/u_FlagGame/DI[1]
    SLICE_X47Y34         LUT4 (Prop_lut4_I0_O)        0.124     7.287 r  u_game/u_FlagGame/hundreds0__1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.287    u_Text_display/u_Text_score/hundreds0__1_carry__1_0[3]
    SLICE_X47Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.688 r  u_Text_display/u_Text_score/hundreds0__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.688    u_Text_display/u_Text_score/hundreds0__1_carry__0_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.802 r  u_Text_display/u_Text_score/hundreds0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.802    u_Text_display/u_Text_score/hundreds0__1_carry__1_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.115 r  u_Text_display/u_Text_score/hundreds0__1_carry__2/O[3]
                         net (fo=17, routed)          1.001     9.116    u_Text_display/u_Text_score/O[1]
    SLICE_X47Y39         LUT4 (Prop_lut4_I2_O)        0.306     9.422 r  u_Text_display/u_Text_score/hundreds0__50_carry_i_6/O
                         net (fo=1, routed)           0.000     9.422    u_Text_display/u_Text_score/hundreds0__50_carry_i_6_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.972 r  u_Text_display/u_Text_score/hundreds0__50_carry/CO[3]
                         net (fo=1, routed)           0.000     9.972    u_Text_display/u_Text_score/hundreds0__50_carry_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.306 r  u_Text_display/u_Text_score/hundreds0__50_carry__0/O[1]
                         net (fo=3, routed)           0.683    10.989    u_game/u_FlagGame/hundreds0__75_carry__1[1]
    SLICE_X46Y40         LUT4 (Prop_lut4_I2_O)        0.303    11.292 r  u_game/u_FlagGame/hundreds0__75_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.292    u_Text_display/u_Text_score/data_reg_i_24[0]
    SLICE_X46Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.805 r  u_Text_display/u_Text_score/hundreds0__75_carry__1/CO[3]
                         net (fo=11, routed)          0.748    12.553    u_Text_display/u_Text_score/u_font/data_reg_9[0]
    SLICE_X45Y41         LUT5 (Prop_lut5_I3_O)        0.124    12.677 r  u_Text_display/u_Text_score/u_font/data_reg_i_54/O
                         net (fo=1, routed)           1.030    13.706    u_Text_display/u_Text_score/u_font/hundreds0__263[5]
    SLICE_X48Y42         LUT6 (Prop_lut6_I2_O)        0.124    13.830 r  u_Text_display/u_Text_score/u_font/data_reg_i_29/O
                         net (fo=4, routed)           0.333    14.164    u_Text_display/u_Text_score/u_font/data_reg_i_29_n_0
    SLICE_X48Y41         LUT6 (Prop_lut6_I3_O)        0.124    14.288 r  u_Text_display/u_Text_score/u_font/data_reg_i_17/O
                         net (fo=2, routed)           0.415    14.702    u_game/u_FlagGame/data_reg
    SLICE_X49Y41         LUT5 (Prop_lut5_I2_O)        0.124    14.826 r  u_game/u_FlagGame/data_reg_i_3/O
                         net (fo=1, routed)           0.452    15.278    u_Text_display/u_Text_score/u_font/data_reg_3[5]
    RAMB18_X1Y16         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.494    14.835    u_Text_display/u_Text_score/u_font/clk
    RAMB18_X1Y16         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/CLKARDCLK
                         clock pessimism              0.274    15.109    
                         clock uncertainty           -0.035    15.073    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.507    u_Text_display/u_Text_score/u_font/data_reg
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                         -15.278    
  -------------------------------------------------------------------
                         slack                                 -0.771    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/game_score_reg[5]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.018ns  (logic 3.786ns (41.983%)  route 5.232ns (58.017%))
  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT4=4 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.566     5.087    u_game/u_FlagGame/clk
    SLICE_X48Y37         FDCE                                         r  u_game/u_FlagGame/game_score_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  u_game/u_FlagGame/game_score_reg[5]_replica/Q
                         net (fo=12, routed)          1.075     6.618    u_game/u_FlagGame/game_score_reg[7]_0[1]_repN
    SLICE_X46Y35         LUT4 (Prop_lut4_I3_O)        0.124     6.742 r  u_game/u_FlagGame/hundreds0__1_carry__0_i_1/O
                         net (fo=2, routed)           0.421     7.163    u_game/u_FlagGame/DI[1]
    SLICE_X47Y34         LUT4 (Prop_lut4_I0_O)        0.124     7.287 r  u_game/u_FlagGame/hundreds0__1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.287    u_Text_display/u_Text_score/hundreds0__1_carry__1_0[3]
    SLICE_X47Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.688 r  u_Text_display/u_Text_score/hundreds0__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.688    u_Text_display/u_Text_score/hundreds0__1_carry__0_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.802 r  u_Text_display/u_Text_score/hundreds0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.802    u_Text_display/u_Text_score/hundreds0__1_carry__1_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.115 r  u_Text_display/u_Text_score/hundreds0__1_carry__2/O[3]
                         net (fo=17, routed)          1.001     9.116    u_Text_display/u_Text_score/O[1]
    SLICE_X47Y39         LUT4 (Prop_lut4_I2_O)        0.306     9.422 r  u_Text_display/u_Text_score/hundreds0__50_carry_i_6/O
                         net (fo=1, routed)           0.000     9.422    u_Text_display/u_Text_score/hundreds0__50_carry_i_6_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.972 r  u_Text_display/u_Text_score/hundreds0__50_carry/CO[3]
                         net (fo=1, routed)           0.000     9.972    u_Text_display/u_Text_score/hundreds0__50_carry_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.306 r  u_Text_display/u_Text_score/hundreds0__50_carry__0/O[1]
                         net (fo=3, routed)           0.683    10.989    u_game/u_FlagGame/hundreds0__75_carry__1[1]
    SLICE_X46Y40         LUT4 (Prop_lut4_I2_O)        0.303    11.292 r  u_game/u_FlagGame/hundreds0__75_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.292    u_Text_display/u_Text_score/data_reg_i_24[0]
    SLICE_X46Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.805 r  u_Text_display/u_Text_score/hundreds0__75_carry__1/CO[3]
                         net (fo=11, routed)          0.670    12.475    u_Text_display/u_Text_score/u_font/data_reg_9[0]
    SLICE_X47Y42         LUT3 (Prop_lut3_I2_O)        0.124    12.599 r  u_Text_display/u_Text_score/u_font/data_reg_i_24/O
                         net (fo=2, routed)           0.792    13.391    u_game/u_FlagGame/data_reg_8
    SLICE_X49Y40         LUT6 (Prop_lut6_I3_O)        0.124    13.515 r  u_game/u_FlagGame/data_reg_i_4/O
                         net (fo=1, routed)           0.590    14.105    u_Text_display/u_Text_score/u_font/data_reg_3[4]
    RAMB18_X1Y16         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.494    14.835    u_Text_display/u_Text_score/u_font/clk
    RAMB18_X1Y16         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/CLKARDCLK
                         clock pessimism              0.274    15.109    
                         clock uncertainty           -0.035    15.073    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.507    u_Text_display/u_Text_score/u_font/data_reg
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                         -14.105    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/red_flag_D_count_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.023ns  (logic 3.917ns (43.412%)  route 5.106ns (56.588%))
  Logic Levels:           6  (LUT4=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.613     5.134    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X0Y0          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.006 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.071    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14_n_1
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.496 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_14/DOBDO[0]
                         net (fo=1, routed)           1.164     9.661    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_14_n_67
    SLICE_X8Y20          LUT6 (Prop_lut6_I3_O)        0.124     9.785 r  u_OV7670_VGA_Display/U_Frame_Buffer/vgaRed_OBUF[2]_inst_i_2/O
                         net (fo=16, routed)          1.708    11.493    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Red[2]
    SLICE_X35Y26         LUT6 (Prop_lut6_I3_O)        0.124    11.617 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_12/O
                         net (fo=1, routed)           0.722    12.338    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_12_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.462 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_10/O
                         net (fo=1, routed)           0.263    12.725    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_10_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.849 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.499    13.348    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count_reg[0]
    SLICE_X36Y25         LUT4 (Prop_lut4_I2_O)        0.124    13.472 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_D_count[0]_i_1/O
                         net (fo=32, routed)          0.684    14.157    u_game/u_color_find/red_flag_D_count
    SLICE_X38Y28         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.433    14.774    u_game/u_color_find/clk
    SLICE_X38Y28         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[24]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X38Y28         FDCE (Setup_fdce_C_CE)      -0.169    14.758    u_game/u_color_find/red_flag_D_count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -14.157    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/red_flag_D_count_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.023ns  (logic 3.917ns (43.412%)  route 5.106ns (56.588%))
  Logic Levels:           6  (LUT4=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.613     5.134    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X0Y0          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.006 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.071    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14_n_1
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.496 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_14/DOBDO[0]
                         net (fo=1, routed)           1.164     9.661    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_14_n_67
    SLICE_X8Y20          LUT6 (Prop_lut6_I3_O)        0.124     9.785 r  u_OV7670_VGA_Display/U_Frame_Buffer/vgaRed_OBUF[2]_inst_i_2/O
                         net (fo=16, routed)          1.708    11.493    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Red[2]
    SLICE_X35Y26         LUT6 (Prop_lut6_I3_O)        0.124    11.617 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_12/O
                         net (fo=1, routed)           0.722    12.338    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_12_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.462 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_10/O
                         net (fo=1, routed)           0.263    12.725    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_10_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.849 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.499    13.348    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count_reg[0]
    SLICE_X36Y25         LUT4 (Prop_lut4_I2_O)        0.124    13.472 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_D_count[0]_i_1/O
                         net (fo=32, routed)          0.684    14.157    u_game/u_color_find/red_flag_D_count
    SLICE_X38Y28         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.433    14.774    u_game/u_color_find/clk
    SLICE_X38Y28         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[25]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X38Y28         FDCE (Setup_fdce_C_CE)      -0.169    14.758    u_game/u_color_find/red_flag_D_count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -14.157    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/red_flag_D_count_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.023ns  (logic 3.917ns (43.412%)  route 5.106ns (56.588%))
  Logic Levels:           6  (LUT4=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.613     5.134    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X0Y0          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.006 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.071    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14_n_1
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.496 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_14/DOBDO[0]
                         net (fo=1, routed)           1.164     9.661    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_14_n_67
    SLICE_X8Y20          LUT6 (Prop_lut6_I3_O)        0.124     9.785 r  u_OV7670_VGA_Display/U_Frame_Buffer/vgaRed_OBUF[2]_inst_i_2/O
                         net (fo=16, routed)          1.708    11.493    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Red[2]
    SLICE_X35Y26         LUT6 (Prop_lut6_I3_O)        0.124    11.617 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_12/O
                         net (fo=1, routed)           0.722    12.338    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_12_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.462 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_10/O
                         net (fo=1, routed)           0.263    12.725    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_10_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.849 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.499    13.348    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count_reg[0]
    SLICE_X36Y25         LUT4 (Prop_lut4_I2_O)        0.124    13.472 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_D_count[0]_i_1/O
                         net (fo=32, routed)          0.684    14.157    u_game/u_color_find/red_flag_D_count
    SLICE_X38Y28         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.433    14.774    u_game/u_color_find/clk
    SLICE_X38Y28         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[26]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X38Y28         FDCE (Setup_fdce_C_CE)      -0.169    14.758    u_game/u_color_find/red_flag_D_count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -14.157    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/red_flag_D_count_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.023ns  (logic 3.917ns (43.412%)  route 5.106ns (56.588%))
  Logic Levels:           6  (LUT4=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.613     5.134    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X0Y0          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.006 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.071    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14_n_1
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.496 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_14/DOBDO[0]
                         net (fo=1, routed)           1.164     9.661    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_14_n_67
    SLICE_X8Y20          LUT6 (Prop_lut6_I3_O)        0.124     9.785 r  u_OV7670_VGA_Display/U_Frame_Buffer/vgaRed_OBUF[2]_inst_i_2/O
                         net (fo=16, routed)          1.708    11.493    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Red[2]
    SLICE_X35Y26         LUT6 (Prop_lut6_I3_O)        0.124    11.617 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_12/O
                         net (fo=1, routed)           0.722    12.338    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_12_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.462 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_10/O
                         net (fo=1, routed)           0.263    12.725    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_10_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.849 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.499    13.348    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count_reg[0]
    SLICE_X36Y25         LUT4 (Prop_lut4_I2_O)        0.124    13.472 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_D_count[0]_i_1/O
                         net (fo=32, routed)          0.684    14.157    u_game/u_color_find/red_flag_D_count
    SLICE_X38Y28         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.433    14.774    u_game/u_color_find/clk
    SLICE_X38Y28         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[27]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X38Y28         FDCE (Setup_fdce_C_CE)      -0.169    14.758    u_game/u_color_find/red_flag_D_count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -14.157    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/red_flag_D_count_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.021ns  (logic 3.917ns (43.423%)  route 5.104ns (56.577%))
  Logic Levels:           6  (LUT4=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.613     5.134    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X0Y0          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.006 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.071    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14_n_1
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.496 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_14/DOBDO[0]
                         net (fo=1, routed)           1.164     9.661    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_14_n_67
    SLICE_X8Y20          LUT6 (Prop_lut6_I3_O)        0.124     9.785 r  u_OV7670_VGA_Display/U_Frame_Buffer/vgaRed_OBUF[2]_inst_i_2/O
                         net (fo=16, routed)          1.708    11.493    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Red[2]
    SLICE_X35Y26         LUT6 (Prop_lut6_I3_O)        0.124    11.617 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_12/O
                         net (fo=1, routed)           0.722    12.338    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_12_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.462 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_10/O
                         net (fo=1, routed)           0.263    12.725    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_10_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.849 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.499    13.348    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count_reg[0]
    SLICE_X36Y25         LUT4 (Prop_lut4_I2_O)        0.124    13.472 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_D_count[0]_i_1/O
                         net (fo=32, routed)          0.682    14.154    u_game/u_color_find/red_flag_D_count
    SLICE_X38Y27         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.431    14.772    u_game/u_color_find/clk
    SLICE_X38Y27         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[20]/C
                         clock pessimism              0.188    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X38Y27         FDCE (Setup_fdce_C_CE)      -0.169    14.756    u_game/u_color_find/red_flag_D_count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.756    
                         arrival time                         -14.154    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/red_flag_D_count_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.021ns  (logic 3.917ns (43.423%)  route 5.104ns (56.577%))
  Logic Levels:           6  (LUT4=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.613     5.134    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X0Y0          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.006 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.071    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14_n_1
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.496 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_14/DOBDO[0]
                         net (fo=1, routed)           1.164     9.661    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_14_n_67
    SLICE_X8Y20          LUT6 (Prop_lut6_I3_O)        0.124     9.785 r  u_OV7670_VGA_Display/U_Frame_Buffer/vgaRed_OBUF[2]_inst_i_2/O
                         net (fo=16, routed)          1.708    11.493    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Red[2]
    SLICE_X35Y26         LUT6 (Prop_lut6_I3_O)        0.124    11.617 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_12/O
                         net (fo=1, routed)           0.722    12.338    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_12_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.462 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_10/O
                         net (fo=1, routed)           0.263    12.725    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_10_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.849 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.499    13.348    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count_reg[0]
    SLICE_X36Y25         LUT4 (Prop_lut4_I2_O)        0.124    13.472 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_D_count[0]_i_1/O
                         net (fo=32, routed)          0.682    14.154    u_game/u_color_find/red_flag_D_count
    SLICE_X38Y27         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.431    14.772    u_game/u_color_find/clk
    SLICE_X38Y27         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[21]/C
                         clock pessimism              0.188    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X38Y27         FDCE (Setup_fdce_C_CE)      -0.169    14.756    u_game/u_color_find/red_flag_D_count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.756    
                         arrival time                         -14.154    
  -------------------------------------------------------------------
                         slack                                  0.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_OV7670_SCCB_core/U_btn_detector/tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_OV7670_SCCB_core/U_btn_detector/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.579     1.462    u_OV7670_SCCB_core/U_btn_detector/clk
    SLICE_X7Y73          FDCE                                         r  u_OV7670_SCCB_core/U_btn_detector/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDCE (Prop_fdce_C_Q)         0.141     1.603 r  u_OV7670_SCCB_core/U_btn_detector/tick_reg/Q
                         net (fo=4, routed)           0.110     1.714    u_OV7670_SCCB_core/U_btn_detector/tick_reg_n_0
    SLICE_X6Y73          LUT3 (Prop_lut3_I1_O)        0.048     1.762 r  u_OV7670_SCCB_core/U_btn_detector/shift_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.762    u_OV7670_SCCB_core/U_btn_detector/shift_reg[2]_i_1_n_0
    SLICE_X6Y73          FDCE                                         r  u_OV7670_SCCB_core/U_btn_detector/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.846     1.974    u_OV7670_SCCB_core/U_btn_detector/clk
    SLICE_X6Y73          FDCE                                         r  u_OV7670_SCCB_core/U_btn_detector/shift_reg_reg[2]/C
                         clock pessimism             -0.499     1.475    
    SLICE_X6Y73          FDCE (Hold_fdce_C_D)         0.131     1.606    u_OV7670_SCCB_core/U_btn_detector/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_OV7670_SCCB_core/U_btn_detector/tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_OV7670_SCCB_core/U_btn_detector/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.306%)  route 0.114ns (37.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.579     1.462    u_OV7670_SCCB_core/U_btn_detector/clk
    SLICE_X7Y73          FDCE                                         r  u_OV7670_SCCB_core/U_btn_detector/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDCE (Prop_fdce_C_Q)         0.141     1.603 r  u_OV7670_SCCB_core/U_btn_detector/tick_reg/Q
                         net (fo=4, routed)           0.114     1.718    u_OV7670_SCCB_core/U_btn_detector/tick_reg_n_0
    SLICE_X6Y73          LUT3 (Prop_lut3_I1_O)        0.048     1.766 r  u_OV7670_SCCB_core/U_btn_detector/shift_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.766    u_OV7670_SCCB_core/U_btn_detector/shift_reg[1]_i_1_n_0
    SLICE_X6Y73          FDCE                                         r  u_OV7670_SCCB_core/U_btn_detector/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.846     1.974    u_OV7670_SCCB_core/U_btn_detector/clk
    SLICE_X6Y73          FDCE                                         r  u_OV7670_SCCB_core/U_btn_detector/shift_reg_reg[1]/C
                         clock pessimism             -0.499     1.475    
    SLICE_X6Y73          FDCE (Hold_fdce_C_D)         0.131     1.606    u_OV7670_SCCB_core/U_btn_detector/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_sys_counter/temp_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_sys_counter/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.549%)  route 0.113ns (44.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.562     1.445    u_game/u_PRNG/u_sys_counter/clk
    SLICE_X40Y42         FDRE                                         r  u_game/u_PRNG/u_sys_counter/temp_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  u_game/u_PRNG/u_sys_counter/temp_reg[27]/Q
                         net (fo=2, routed)           0.113     1.699    u_game/u_PRNG/u_sys_counter/temp_reg[27]
    SLICE_X41Y41         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.832     1.959    u_game/u_PRNG/u_sys_counter/clk
    SLICE_X41Y41         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[27]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X41Y41         FDRE (Hold_fdre_C_D)         0.078     1.539    u_game/u_PRNG/u_sys_counter/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_sys_counter/temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_sys_counter/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.793%)  route 0.131ns (48.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.561     1.444    u_game/u_PRNG/u_sys_counter/clk
    SLICE_X40Y38         FDRE                                         r  u_game/u_PRNG/u_sys_counter/temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  u_game/u_PRNG/u_sys_counter/temp_reg[9]/Q
                         net (fo=2, routed)           0.131     1.716    u_game/u_PRNG/u_sys_counter/temp_reg[9]
    SLICE_X39Y38         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.830     1.957    u_game/u_PRNG/u_sys_counter/clk
    SLICE_X39Y38         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[9]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X39Y38         FDRE (Hold_fdre_C_D)         0.071     1.550    u_game/u_PRNG/u_sys_counter/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u_OV7670_SCCB_core/U_btn_detector/tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_OV7670_SCCB_core/U_btn_detector/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.579     1.462    u_OV7670_SCCB_core/U_btn_detector/clk
    SLICE_X7Y73          FDCE                                         r  u_OV7670_SCCB_core/U_btn_detector/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDCE (Prop_fdce_C_Q)         0.141     1.603 r  u_OV7670_SCCB_core/U_btn_detector/tick_reg/Q
                         net (fo=4, routed)           0.114     1.718    u_OV7670_SCCB_core/U_btn_detector/tick_reg_n_0
    SLICE_X6Y73          LUT3 (Prop_lut3_I1_O)        0.045     1.763 r  u_OV7670_SCCB_core/U_btn_detector/shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.763    u_OV7670_SCCB_core/U_btn_detector/shift_reg[0]_i_1_n_0
    SLICE_X6Y73          FDCE                                         r  u_OV7670_SCCB_core/U_btn_detector/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.846     1.974    u_OV7670_SCCB_core/U_btn_detector/clk
    SLICE_X6Y73          FDCE                                         r  u_OV7670_SCCB_core/U_btn_detector/shift_reg_reg[0]/C
                         clock pessimism             -0.499     1.475    
    SLICE_X6Y73          FDCE (Hold_fdce_C_D)         0.121     1.596    u_OV7670_SCCB_core/U_btn_detector/shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_sys_counter/temp_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_sys_counter/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.562     1.445    u_game/u_PRNG/u_sys_counter/clk
    SLICE_X40Y41         FDRE                                         r  u_game/u_PRNG/u_sys_counter/temp_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  u_game/u_PRNG/u_sys_counter/temp_reg[21]/Q
                         net (fo=2, routed)           0.118     1.704    u_game/u_PRNG/u_sys_counter/temp_reg[21]
    SLICE_X41Y41         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.832     1.959    u_game/u_PRNG/u_sys_counter/clk
    SLICE_X41Y41         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[21]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X41Y41         FDRE (Hold_fdre_C_D)         0.075     1.533    u_game/u_PRNG/u_sys_counter/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_sys_counter/temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_sys_counter/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.878%)  route 0.121ns (46.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.560     1.443    u_game/u_PRNG/u_sys_counter/clk
    SLICE_X40Y37         FDRE                                         r  u_game/u_PRNG/u_sys_counter/temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  u_game/u_PRNG/u_sys_counter/temp_reg[5]/Q
                         net (fo=2, routed)           0.121     1.705    u_game/u_PRNG/u_sys_counter/temp_reg[5]
    SLICE_X41Y37         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.829     1.956    u_game/u_PRNG/u_sys_counter/clk
    SLICE_X41Y37         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[5]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X41Y37         FDRE (Hold_fdre_C_D)         0.072     1.528    u_game/u_PRNG/u_sys_counter/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_sys_counter/temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_sys_counter/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.062%)  route 0.125ns (46.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.560     1.443    u_game/u_PRNG/u_sys_counter/clk
    SLICE_X40Y37         FDRE                                         r  u_game/u_PRNG/u_sys_counter/temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  u_game/u_PRNG/u_sys_counter/temp_reg[6]/Q
                         net (fo=2, routed)           0.125     1.709    u_game/u_PRNG/u_sys_counter/temp_reg[6]
    SLICE_X41Y37         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.829     1.956    u_game/u_PRNG/u_sys_counter/clk
    SLICE_X41Y37         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[6]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X41Y37         FDRE (Hold_fdre_C_D)         0.075     1.531    u_game/u_PRNG/u_sys_counter/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_xorshift/y_reg[21]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_xorshift/x_reg[21]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.190ns (58.431%)  route 0.135ns (41.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.560     1.443    u_game/u_PRNG/u_xorshift/clk
    SLICE_X37Y37         FDPE                                         r  u_game/u_PRNG/u_xorshift/y_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDPE (Prop_fdpe_C_Q)         0.141     1.584 r  u_game/u_PRNG/u_xorshift/y_reg[21]/Q
                         net (fo=1, routed)           0.135     1.719    u_game/u_PRNG/u_xorshift/y[21]
    SLICE_X38Y37         LUT2 (Prop_lut2_I0_O)        0.049     1.768 r  u_game/u_PRNG/u_xorshift/x[21]_i_1/O
                         net (fo=1, routed)           0.000     1.768    u_game/u_PRNG/u_xorshift/x[21]_i_1_n_0
    SLICE_X38Y37         FDPE                                         r  u_game/u_PRNG/u_xorshift/x_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.828     1.955    u_game/u_PRNG/u_xorshift/clk
    SLICE_X38Y37         FDPE                                         r  u_game/u_PRNG/u_xorshift/x_reg[21]/C
                         clock pessimism             -0.497     1.458    
    SLICE_X38Y37         FDPE (Hold_fdpe_C_D)         0.131     1.589    u_game/u_PRNG/u_xorshift/x_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_sys_counter/temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_sys_counter/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.858%)  route 0.126ns (47.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.559     1.442    u_game/u_PRNG/u_sys_counter/clk
    SLICE_X40Y36         FDRE                                         r  u_game/u_PRNG/u_sys_counter/temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  u_game/u_PRNG/u_sys_counter/temp_reg[2]/Q
                         net (fo=2, routed)           0.126     1.709    u_game/u_PRNG/u_sys_counter/temp_reg[2]
    SLICE_X41Y37         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.829     1.956    u_game/u_PRNG/u_sys_counter/clk
    SLICE_X41Y37         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[2]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X41Y37         FDRE (Hold_fdre_C_D)         0.070     1.528    u_game/u_PRNG/u_sys_counter/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y13  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y2   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y7   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y9   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y11  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_7/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y35  u_game/u_FlagGame/game_score_reg[4]_replica/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y36  u_game/u_FlagGame/game_score_reg[3]_replica_1/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y37  u_game/u_FlagGame/game_score_reg[5]_replica/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y87   u_OV7670_VGA_Display/U_OV7670_Clk_Gen/p_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y87   u_OV7670_VGA_Display/U_OV7670_Clk_Gen/p_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y87   u_OV7670_VGA_Display/U_OV7670_Clk_Gen/pclk_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y34  u_fndController/U_Clk_Div_1Khz/div_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y36  u_fndController/U_Clk_Div_1Khz/div_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y36  u_fndController/U_Clk_Div_1Khz/div_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y36  u_fndController/U_Clk_Div_1Khz/div_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y22  u_game/u_color_find/blue_flag_D_count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y37  u_fndController/U_Clk_Div_1Khz/div_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y37  u_fndController/U_Clk_Div_1Khz/div_counter_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y37  u_fndController/U_Clk_Div_1Khz/div_counter_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y37  u_fndController/U_Clk_Div_1Khz/div_counter_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y30  u_fndController/U_Clk_Div_1Khz/tick_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y22  u_game/u_color_find/blue_flag_D_count_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y27  u_game/u_color_find/blue_flag_D_count_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y30  u_fndController/U_Conter_2big/count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y30  u_fndController/U_Conter_2big/count_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.715ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[4]_replica_1/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 0.580ns (14.872%)  route 3.320ns (85.128%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.554     5.075    u_game/u_FlagGame/clk
    SLICE_X41Y30         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDPE (Prop_fdpe_C_Q)         0.456     5.531 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.980     6.512    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X44Y29         LUT3 (Prop_lut3_I1_O)        0.124     6.636 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          2.340     8.975    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X46Y35         FDCE                                         f  u_game/u_FlagGame/game_score_reg[4]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.443    14.784    u_game/u_FlagGame/clk
    SLICE_X46Y35         FDCE                                         r  u_game/u_FlagGame/game_score_reg[4]_replica_1/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X46Y35         FDCE (Recov_fdce_C_CLR)     -0.319    14.690    u_game/u_FlagGame/game_score_reg[4]_replica_1
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                  5.715    

Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 0.580ns (17.562%)  route 2.723ns (82.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.554     5.075    u_game/u_FlagGame/clk
    SLICE_X41Y30         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDPE (Prop_fdpe_C_Q)         0.456     5.531 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.980     6.512    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X44Y29         LUT3 (Prop_lut3_I1_O)        0.124     6.636 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          1.742     8.378    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X45Y36         FDCE                                         f  u_game/u_FlagGame/game_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.443    14.784    u_game/u_FlagGame/clk
    SLICE_X45Y36         FDCE                                         r  u_game/u_FlagGame/game_score_reg[1]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X45Y36         FDCE (Recov_fdce_C_CLR)     -0.405    14.604    u_game/u_FlagGame/game_score_reg[1]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -8.378    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[3]_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 0.580ns (17.562%)  route 2.723ns (82.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.554     5.075    u_game/u_FlagGame/clk
    SLICE_X41Y30         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDPE (Prop_fdpe_C_Q)         0.456     5.531 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.980     6.512    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X44Y29         LUT3 (Prop_lut3_I1_O)        0.124     6.636 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          1.742     8.378    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X45Y36         FDCE                                         f  u_game/u_FlagGame/game_score_reg[3]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.443    14.784    u_game/u_FlagGame/clk
    SLICE_X45Y36         FDCE                                         r  u_game/u_FlagGame/game_score_reg[3]_replica/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X45Y36         FDCE (Recov_fdce_C_CLR)     -0.405    14.604    u_game/u_FlagGame/game_score_reg[3]_replica
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -8.378    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.324ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.209ns  (logic 0.580ns (18.076%)  route 2.629ns (81.924%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.554     5.075    u_game/u_FlagGame/clk
    SLICE_X41Y30         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDPE (Prop_fdpe_C_Q)         0.456     5.531 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.980     6.512    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X44Y29         LUT3 (Prop_lut3_I1_O)        0.124     6.636 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          1.648     8.284    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X48Y37         FDCE                                         f  u_game/u_FlagGame/game_score_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.447    14.788    u_game/u_FlagGame/clk
    SLICE_X48Y37         FDCE                                         r  u_game/u_FlagGame/game_score_reg[13]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X48Y37         FDCE (Recov_fdce_C_CLR)     -0.405    14.608    u_game/u_FlagGame/game_score_reg[13]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                  6.324    

Slack (MET) :             6.324ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[5]_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.209ns  (logic 0.580ns (18.076%)  route 2.629ns (81.924%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.554     5.075    u_game/u_FlagGame/clk
    SLICE_X41Y30         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDPE (Prop_fdpe_C_Q)         0.456     5.531 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.980     6.512    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X44Y29         LUT3 (Prop_lut3_I1_O)        0.124     6.636 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          1.648     8.284    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X48Y37         FDCE                                         f  u_game/u_FlagGame/game_score_reg[5]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.447    14.788    u_game/u_FlagGame/clk
    SLICE_X48Y37         FDCE                                         r  u_game/u_FlagGame/game_score_reg[5]_replica/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X48Y37         FDCE (Recov_fdce_C_CLR)     -0.405    14.608    u_game/u_FlagGame/game_score_reg[5]_replica
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                  6.324    

Slack (MET) :             6.324ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.209ns  (logic 0.580ns (18.076%)  route 2.629ns (81.924%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.554     5.075    u_game/u_FlagGame/clk
    SLICE_X41Y30         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDPE (Prop_fdpe_C_Q)         0.456     5.531 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.980     6.512    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X44Y29         LUT3 (Prop_lut3_I1_O)        0.124     6.636 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          1.648     8.284    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X48Y37         FDCE                                         f  u_game/u_FlagGame/game_score_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.447    14.788    u_game/u_FlagGame/clk
    SLICE_X48Y37         FDCE                                         r  u_game/u_FlagGame/game_score_reg[6]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X48Y37         FDCE (Recov_fdce_C_CLR)     -0.405    14.608    u_game/u_FlagGame/game_score_reg[6]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                  6.324    

Slack (MET) :             6.469ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[4]_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.063ns  (logic 0.580ns (18.936%)  route 2.483ns (81.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.554     5.075    u_game/u_FlagGame/clk
    SLICE_X41Y30         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDPE (Prop_fdpe_C_Q)         0.456     5.531 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.980     6.512    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X44Y29         LUT3 (Prop_lut3_I1_O)        0.124     6.636 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          1.503     8.138    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X48Y35         FDCE                                         f  u_game/u_FlagGame/game_score_reg[4]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.446    14.787    u_game/u_FlagGame/clk
    SLICE_X48Y35         FDCE                                         r  u_game/u_FlagGame/game_score_reg[4]_replica/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X48Y35         FDCE (Recov_fdce_C_CLR)     -0.405    14.607    u_game/u_FlagGame/game_score_reg[4]_replica
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                  6.469    

Slack (MET) :             6.473ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.059ns  (logic 0.580ns (18.963%)  route 2.479ns (81.037%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.554     5.075    u_game/u_FlagGame/clk
    SLICE_X41Y30         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDPE (Prop_fdpe_C_Q)         0.456     5.531 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.980     6.512    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X44Y29         LUT3 (Prop_lut3_I1_O)        0.124     6.636 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          1.498     8.134    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X49Y35         FDCE                                         f  u_game/u_FlagGame/game_score_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.446    14.787    u_game/u_FlagGame/clk
    SLICE_X49Y35         FDCE                                         r  u_game/u_FlagGame/game_score_reg[4]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X49Y35         FDCE (Recov_fdce_C_CLR)     -0.405    14.607    u_game/u_FlagGame/game_score_reg[4]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -8.134    
  -------------------------------------------------------------------
                         slack                                  6.473    

Slack (MET) :             6.473ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.059ns  (logic 0.580ns (18.963%)  route 2.479ns (81.037%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.554     5.075    u_game/u_FlagGame/clk
    SLICE_X41Y30         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDPE (Prop_fdpe_C_Q)         0.456     5.531 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.980     6.512    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X44Y29         LUT3 (Prop_lut3_I1_O)        0.124     6.636 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          1.498     8.134    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X49Y35         FDCE                                         f  u_game/u_FlagGame/game_score_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.446    14.787    u_game/u_FlagGame/clk
    SLICE_X49Y35         FDCE                                         r  u_game/u_FlagGame/game_score_reg[9]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X49Y35         FDCE (Recov_fdce_C_CLR)     -0.405    14.607    u_game/u_FlagGame/game_score_reg[9]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -8.134    
  -------------------------------------------------------------------
                         slack                                  6.473    

Slack (MET) :             6.498ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 0.580ns (18.611%)  route 2.537ns (81.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.554     5.075    u_game/u_FlagGame/clk
    SLICE_X41Y30         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDPE (Prop_fdpe_C_Q)         0.456     5.531 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.980     6.512    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X44Y29         LUT3 (Prop_lut3_I1_O)        0.124     6.636 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          1.556     8.192    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X46Y36         FDCE                                         f  u_game/u_FlagGame/game_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.443    14.784    u_game/u_FlagGame/clk
    SLICE_X46Y36         FDCE                                         r  u_game/u_FlagGame/game_score_reg[0]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X46Y36         FDCE (Recov_fdce_C_CLR)     -0.319    14.690    u_game/u_FlagGame/game_score_reg[0]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                          -8.192    
  -------------------------------------------------------------------
                         slack                                  6.498    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.090ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.186ns (17.864%)  route 0.855ns (82.136%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.555     1.438    u_game/u_FlagGame/clk
    SLICE_X41Y30         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.141     1.579 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.326     1.905    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X44Y29         LUT3 (Prop_lut3_I2_O)        0.045     1.950 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          0.530     2.479    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X51Y35         FDCE                                         f  u_game/u_FlagGame/game_score_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.832     1.959    u_game/u_FlagGame/clk
    SLICE_X51Y35         FDCE                                         r  u_game/u_FlagGame/game_score_reg[5]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X51Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.389    u_game/u_FlagGame/game_score_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.153ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.186ns (16.840%)  route 0.918ns (83.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.555     1.438    u_game/u_FlagGame/clk
    SLICE_X41Y30         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.141     1.579 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.326     1.905    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X44Y29         LUT3 (Prop_lut3_I2_O)        0.045     1.950 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          0.593     2.543    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X51Y36         FDCE                                         f  u_game/u_FlagGame/game_score_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.832     1.959    u_game/u_FlagGame/clk
    SLICE_X51Y36         FDCE                                         r  u_game/u_FlagGame/game_score_reg[10]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X51Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.389    u_game/u_FlagGame/game_score_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.206ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.186ns (16.064%)  route 0.972ns (83.936%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.555     1.438    u_game/u_FlagGame/clk
    SLICE_X41Y30         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.141     1.579 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.326     1.905    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X44Y29         LUT3 (Prop_lut3_I2_O)        0.045     1.950 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          0.646     2.596    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X51Y37         FDCE                                         f  u_game/u_FlagGame/game_score_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.833     1.960    u_game/u_FlagGame/clk
    SLICE_X51Y37         FDCE                                         r  u_game/u_FlagGame/game_score_reg[11]/C
                         clock pessimism             -0.478     1.482    
    SLICE_X51Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    u_game/u_FlagGame/game_score_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             1.213ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.186ns (15.991%)  route 0.977ns (84.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.555     1.438    u_game/u_FlagGame/clk
    SLICE_X41Y30         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.141     1.579 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.326     1.905    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X44Y29         LUT3 (Prop_lut3_I2_O)        0.045     1.950 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          0.652     2.601    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X49Y36         FDCE                                         f  u_game/u_FlagGame/game_score_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.831     1.958    u_game/u_FlagGame/clk
    SLICE_X49Y36         FDCE                                         r  u_game/u_FlagGame/game_score_reg[12]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X49Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.388    u_game/u_FlagGame/game_score_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  1.213    

Slack (MET) :             1.213ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.186ns (15.991%)  route 0.977ns (84.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.555     1.438    u_game/u_FlagGame/clk
    SLICE_X41Y30         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.141     1.579 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.326     1.905    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X44Y29         LUT3 (Prop_lut3_I2_O)        0.045     1.950 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          0.652     2.601    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X49Y36         FDCE                                         f  u_game/u_FlagGame/game_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.831     1.958    u_game/u_FlagGame/clk
    SLICE_X49Y36         FDCE                                         r  u_game/u_FlagGame/game_score_reg[2]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X49Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.388    u_game/u_FlagGame/game_score_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  1.213    

Slack (MET) :             1.217ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[3]_replica_1/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.186ns (15.932%)  route 0.981ns (84.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.555     1.438    u_game/u_FlagGame/clk
    SLICE_X41Y30         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.141     1.579 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.326     1.905    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X44Y29         LUT3 (Prop_lut3_I2_O)        0.045     1.950 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          0.656     2.606    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X48Y36         FDCE                                         f  u_game/u_FlagGame/game_score_reg[3]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.831     1.958    u_game/u_FlagGame/clk
    SLICE_X48Y36         FDCE                                         r  u_game/u_FlagGame/game_score_reg[3]_replica_1/C
                         clock pessimism             -0.478     1.480    
    SLICE_X48Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.388    u_game/u_FlagGame/game_score_reg[3]_replica_1
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           2.606    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.217ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.186ns (15.932%)  route 0.981ns (84.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.555     1.438    u_game/u_FlagGame/clk
    SLICE_X41Y30         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.141     1.579 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.326     1.905    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X44Y29         LUT3 (Prop_lut3_I2_O)        0.045     1.950 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          0.656     2.606    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X48Y36         FDCE                                         f  u_game/u_FlagGame/game_score_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.831     1.958    u_game/u_FlagGame/clk
    SLICE_X48Y36         FDCE                                         r  u_game/u_FlagGame/game_score_reg[7]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X48Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.388    u_game/u_FlagGame/game_score_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           2.606    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.240ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.186ns (15.632%)  route 1.004ns (84.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.555     1.438    u_game/u_FlagGame/clk
    SLICE_X41Y30         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.141     1.579 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.326     1.905    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X44Y29         LUT3 (Prop_lut3_I2_O)        0.045     1.950 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          0.678     2.628    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X49Y35         FDCE                                         f  u_game/u_FlagGame/game_score_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.831     1.958    u_game/u_FlagGame/clk
    SLICE_X49Y35         FDCE                                         r  u_game/u_FlagGame/game_score_reg[4]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X49Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.388    u_game/u_FlagGame/game_score_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  1.240    

Slack (MET) :             1.240ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.186ns (15.632%)  route 1.004ns (84.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.555     1.438    u_game/u_FlagGame/clk
    SLICE_X41Y30         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.141     1.579 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.326     1.905    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X44Y29         LUT3 (Prop_lut3_I2_O)        0.045     1.950 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          0.678     2.628    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X49Y35         FDCE                                         f  u_game/u_FlagGame/game_score_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.831     1.958    u_game/u_FlagGame/clk
    SLICE_X49Y35         FDCE                                         r  u_game/u_FlagGame/game_score_reg[9]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X49Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.388    u_game/u_FlagGame/game_score_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  1.240    

Slack (MET) :             1.244ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[4]_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.186ns (15.575%)  route 1.008ns (84.425%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.555     1.438    u_game/u_FlagGame/clk
    SLICE_X41Y30         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.141     1.579 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.326     1.905    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X44Y29         LUT3 (Prop_lut3_I2_O)        0.045     1.950 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          0.683     2.632    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X48Y35         FDCE                                         f  u_game/u_FlagGame/game_score_reg[4]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.831     1.958    u_game/u_FlagGame/clk
    SLICE_X48Y35         FDCE                                         r  u_game/u_FlagGame/game_score_reg[4]_replica/C
                         clock pessimism             -0.478     1.480    
    SLICE_X48Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.388    u_game/u_FlagGame/game_score_reg[4]_replica
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  1.244    





