
---------- Begin Simulation Statistics ----------
final_tick                                61162049500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 383526                       # Simulator instruction rate (inst/s)
host_mem_usage                                 696440                       # Number of bytes of host memory used
host_op_rate                                   417853                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   260.74                       # Real time elapsed on the host
host_tick_rate                              234572150                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     108950482                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.061162                       # Number of seconds simulated
sim_ticks                                 61162049500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.744078                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8967807                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9669412                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                335                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            309418                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          17160138                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             297523                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          385568                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            88045                       # Number of indirect misses.
system.cpu.branchPred.lookups                21357256                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1087937                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1170                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     108950482                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.223241                       # CPI: cycles per instruction
system.cpu.discardedOps                        515614                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           47070527                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          19400653                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10847228                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6670565                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.817500                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        122324099                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                70658009     64.85%     64.85% # Class of committed instruction
system.cpu.op_class_0::IntMult                 415801      0.38%     65.23% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.23% # Class of committed instruction
system.cpu.op_class_0::MemRead               22450053     20.61%     85.84% # Class of committed instruction
system.cpu.op_class_0::MemWrite              15426619     14.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                108950482                       # Class of committed instruction
system.cpu.tickCycles                       115653534                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    89                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6436                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         46010                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           81                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            6                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       358324                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          369                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       718031                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            375                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  61162049500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                961                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6291                       # Transaction distribution
system.membus.trans_dist::CleanEvict              145                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38613                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38613                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           961                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        85584                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  85584                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2935360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2935360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39574                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39574    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39574                       # Request fanout histogram
system.membus.respLayer1.occupancy          210853250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            81569500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  61162049500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            321040                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        56091                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       305013                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4024                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38674                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38674                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        305386                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        15654                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       915785                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       161960                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1077745                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     39065536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6664192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               45729728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            6811                       # Total snoops (count)
system.tol2bus.snoopTraffic                    402624                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           366525                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001280                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.036203                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 366062     99.87%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    457      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             366525                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          713828500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          81494994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         458079000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  61162049500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               304899                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                15235                       # number of demand (read+write) hits
system.l2.demand_hits::total                   320134                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              304899                       # number of overall hits
system.l2.overall_hits::.cpu.data               15235                       # number of overall hits
system.l2.overall_hits::total                  320134                       # number of overall hits
system.l2.demand_misses::.cpu.inst                487                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              39093                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39580                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               487                       # number of overall misses
system.l2.overall_misses::.cpu.data             39093                       # number of overall misses
system.l2.overall_misses::total                 39580                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     37485000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3040486000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3077971000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     37485000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3040486000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3077971000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           305386                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            54328                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               359714                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          305386                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           54328                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              359714                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.001595                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.719574                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.110032                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.001595                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.719574                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.110032                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76971.252567                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77775.714322                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77765.816069                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76971.252567                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77775.714322                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77765.816069                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                6291                       # number of writebacks
system.l2.writebacks::total                      6291                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           487                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         39087                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39574                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          487                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        39087                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39574                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32615000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2649211000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2681826000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32615000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2649211000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2681826000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.001595                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.719463                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.110015                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.001595                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.719463                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.110015                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66971.252567                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67777.291683                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67767.372517                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66971.252567                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67777.291683                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67767.372517                       # average overall mshr miss latency
system.l2.replacements                           6811                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        49800                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            49800                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        49800                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        49800                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       305004                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           305004                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       305004                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       305004                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                61                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    61                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38613                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38613                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2998557000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2998557000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38674                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38674                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.998423                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998423                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77656.670033                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77656.670033                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38613                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38613                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2612427000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2612427000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.998423                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998423                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67656.670033                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67656.670033                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         304899                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             304899                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          487                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              487                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     37485000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     37485000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       305386                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         305386                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.001595                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001595                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76971.252567                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76971.252567                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          487                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          487                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32615000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32615000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.001595                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001595                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66971.252567                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66971.252567                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         15174                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             15174                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          480                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             480                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     41929000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     41929000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        15654                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         15654                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.030663                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.030663                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87352.083333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87352.083333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          474                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          474                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     36784000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     36784000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.030280                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.030280                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77603.375527                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77603.375527                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  61162049500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26065.404538                       # Cycle average of tags in use
system.l2.tags.total_refs                      717944                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39579                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.139518                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.066377                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       329.623498                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25734.714663                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.010059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.785361                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.795453                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          405                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3377                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        28947                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5783179                       # Number of tag accesses
system.l2.tags.data_accesses                  5783179                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  61162049500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          31168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2501568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2532736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        31168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         31168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       402624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          402624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             487                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           39087                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               39574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         6291                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6291                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            509597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          40900657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              41410254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       509597                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           509597                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6582906                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              6582906                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6582906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           509597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         40900657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             47993160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      6291.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       487.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     39084.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.020579126500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          348                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          348                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              101117                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5925                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       39574                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6291                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39574                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6291                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              409                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      12.39                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    313747500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  197855000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1055703750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7928.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26678.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    27825                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5308                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.37                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39574                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6291                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   39387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12705                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    230.903739                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   187.177271                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   172.945710                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1876     14.77%     14.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7486     58.92%     73.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1631     12.84%     86.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          491      3.86%     90.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          901      7.09%     97.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           32      0.25%     97.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           33      0.26%     97.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           51      0.40%     98.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          204      1.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12705                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          348                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     113.683908                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.394941                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1546.288429                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          346     99.43%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.29%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695            1      0.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           348                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          348                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.008621                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.007892                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.160817                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1      0.29%      0.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              342     98.28%     98.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      1.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           348                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2532544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  401088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2532736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               402624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        41.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         6.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     41.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   61160702000                       # Total gap between requests
system.mem_ctrls.avgGap                    1333493.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        31168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2501376                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       401088                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 509597.050046532531                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 40897517.667389482260                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6557792.017744597979                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          487                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        39087                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         6291                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12667250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1043036500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 736815442000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26010.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26685.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 117122149.42                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             46088700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             24496725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           141529080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           17079840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4827997200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      14182695540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11542904640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        30782791725                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        503.298892                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  29874352000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2042300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  29245397500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             44625000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             23718750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           141007860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           15633900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4827997200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14232455400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11501001600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        30786439710                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        503.358536                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  29772808250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2042300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  29346941250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     61162049500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  61162049500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     29296013                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         29296013                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     29296013                       # number of overall hits
system.cpu.icache.overall_hits::total        29296013                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       305386                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         305386                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       305386                       # number of overall misses
system.cpu.icache.overall_misses::total        305386                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4002402000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4002402000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4002402000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4002402000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     29601399                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     29601399                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     29601399                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     29601399                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010317                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010317                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010317                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010317                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13106.042844                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13106.042844                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13106.042844                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13106.042844                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       305013                       # number of writebacks
system.cpu.icache.writebacks::total            305013                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       305386                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       305386                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       305386                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       305386                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   3697016000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3697016000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   3697016000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3697016000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010317                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010317                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010317                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010317                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12106.042844                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12106.042844                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12106.042844                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12106.042844                       # average overall mshr miss latency
system.cpu.icache.replacements                 305013                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     29296013                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        29296013                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       305386                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        305386                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4002402000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4002402000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     29601399                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     29601399                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010317                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010317                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13106.042844                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13106.042844                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       305386                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       305386                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   3697016000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3697016000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010317                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010317                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12106.042844                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12106.042844                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  61162049500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           372.686857                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            29601399                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            305386                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             96.931094                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   372.686857                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.727904                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.727904                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          373                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.728516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          59508184                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         59508184                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  61162049500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  61162049500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  61162049500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     36513371                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36513371                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     36516622                       # number of overall hits
system.cpu.dcache.overall_hits::total        36516622                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        70853                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          70853                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        70894                       # number of overall misses
system.cpu.dcache.overall_misses::total         70894                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4354676000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4354676000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4354676000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4354676000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     36584224                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36584224                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     36587516                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36587516                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001937                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001937                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001938                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001938                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61460.714437                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61460.714437                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61425.169972                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61425.169972                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        49800                       # number of writebacks
system.cpu.dcache.writebacks::total             49800                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        16565                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16565                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        16565                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16565                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        54288                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        54288                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        54326                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        54326                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3280682000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3280682000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3281903000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3281903000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001484                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001484                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001485                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001485                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60431.071323                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60431.071323                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60411.276369                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60411.276369                       # average overall mshr miss latency
system.cpu.dcache.replacements                  53304                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     22049932                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        22049932                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15621                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15621                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    239627000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    239627000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     22065553                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     22065553                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000708                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000708                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 15340.055054                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15340.055054                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        15614                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15614                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    223430000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    223430000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000708                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000708                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14309.593954                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14309.593954                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14463439                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14463439                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        55232                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        55232                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4115049000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4115049000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14518671                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14518671                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003804                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003804                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74504.797943                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74504.797943                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16558                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16558                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38674                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38674                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3057252000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3057252000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002664                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002664                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79051.869473                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79051.869473                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3251                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3251                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           41                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           41                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3292                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3292                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.012454                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.012454                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           38                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           38                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1221000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1221000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.011543                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.011543                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 32131.578947                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 32131.578947                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        88381                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        88381                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       164000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       164000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        88383                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        88383                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000023                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000023                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        82000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        82000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       162000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       162000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000023                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        81000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        81000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        88383                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        88383                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        88383                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        88383                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  61162049500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.189363                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36747714                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             54328                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            676.404690                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.189363                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996279                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996279                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          548                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          373                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           37                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          73582892                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         73582892                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  61162049500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  61162049500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
