Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May 30 20:56:28 2019
| Host         : DESKTOP-65QNE4G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file logd_timing_summary_routed.rpt -pb logd_timing_summary_routed.pb -rpx logd_timing_summary_routed.rpx -warn_on_violation
| Design       : logd
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.866        0.000                      0                 6314        0.045        0.000                      0                 6314        4.600        0.000                       0                  2708  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.866        0.000                      0                 6314        0.045        0.000                      0                 6314        4.600        0.000                       0                  2708  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.866ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.866ns  (required time - arrival time)
  Source:                 Z2o2_full_fu_1752_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_256_reg_3858_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.978ns  (logic 6.162ns (77.240%)  route 1.816ns (22.760%))
  Logic Levels:           24  (CARRY4=20 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.903ns = ( 13.903 - 10.000 ) 
    Source Clock Delay      (SCD):    4.337ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.681     0.681 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.933     2.614    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.707 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=2733, routed)        1.630     4.337    ap_clk_IBUF_BUFG
    DSP48_X1Y60          DSP48E1                                      r  Z2o2_full_fu_1752_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y60          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     7.338 r  Z2o2_full_fu_1752_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.338    Z2o2_full_fu_1752_p2__1_n_106
    DSP48_X1Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.077     8.415 r  Z2o2_full_fu_1752_p2__2/P[1]
                         net (fo=2, routed)           0.445     8.859    Z2o2_full_fu_1752_p2__2_n_104
    SLICE_X33Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.902 r  Z2o2_small_reg_3864[4]_i_16/O
                         net (fo=1, routed)           0.000     8.902    Z2o2_small_reg_3864[4]_i_16_n_0
    SLICE_X33Y150        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     9.097 r  Z2o2_small_reg_3864_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.097    Z2o2_small_reg_3864_reg[4]_i_10_n_0
    SLICE_X33Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.150 r  Z2o2_small_reg_3864_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.150    Z2o2_small_reg_3864_reg[4]_i_5_n_0
    SLICE_X33Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.203 r  Z2o2_small_reg_3864_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.203    Z2o2_small_reg_3864_reg[4]_i_4_n_0
    SLICE_X33Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.256 r  Z2o2_small_reg_3864_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.256    Z2o2_small_reg_3864_reg[8]_i_5_n_0
    SLICE_X33Y154        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     9.367 r  Z2o2_small_reg_3864_reg[10]_i_5/O[0]
                         net (fo=2, routed)           0.903    10.271    Z2o2_cast_fu_1758_p4[6]
    SLICE_X37Y144        LUT2 (Prop_lut2_I1_O)        0.124    10.395 r  LogF_normal_L_2_reg_3853[7]_i_10/O
                         net (fo=1, routed)           0.000    10.395    LogF_normal_L_2_reg_3853[7]_i_10_n_0
    SLICE_X37Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    10.654 r  LogF_normal_L_2_reg_3853_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.654    LogF_normal_L_2_reg_3853_reg[7]_i_6_n_0
    SLICE_X37Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.820 r  LogF_normal_L_2_reg_3853_reg[11]_i_6/O[1]
                         net (fo=3, routed)           0.467    11.287    Log1p_normal_fu_1782_p2[9]
    SLICE_X34Y145        LUT2 (Prop_lut2_I0_O)        0.123    11.410 r  tmp_256_reg_3858[0]_i_64/O
                         net (fo=1, routed)           0.000    11.410    tmp_256_reg_3858[0]_i_64_n_0
    SLICE_X34Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.666 r  tmp_256_reg_3858_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    11.666    tmp_256_reg_3858_reg[0]_i_56_n_0
    SLICE_X34Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.720 r  tmp_256_reg_3858_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.720    tmp_256_reg_3858_reg[0]_i_51_n_0
    SLICE_X34Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.774 r  tmp_256_reg_3858_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000    11.774    tmp_256_reg_3858_reg[0]_i_46_n_0
    SLICE_X34Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.828 r  tmp_256_reg_3858_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.828    tmp_256_reg_3858_reg[0]_i_41_n_0
    SLICE_X34Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.882 r  tmp_256_reg_3858_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.001    11.883    tmp_256_reg_3858_reg[0]_i_36_n_0
    SLICE_X34Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.937 r  tmp_256_reg_3858_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.937    tmp_256_reg_3858_reg[0]_i_31_n_0
    SLICE_X34Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.991 r  tmp_256_reg_3858_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.991    tmp_256_reg_3858_reg[0]_i_26_n_0
    SLICE_X34Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.045 r  tmp_256_reg_3858_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.045    tmp_256_reg_3858_reg[0]_i_21_n_0
    SLICE_X34Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.099 r  tmp_256_reg_3858_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.099    tmp_256_reg_3858_reg[0]_i_16_n_0
    SLICE_X34Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.153 r  tmp_256_reg_3858_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.153    tmp_256_reg_3858_reg[0]_i_8_n_0
    SLICE_X34Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.207 r  tmp_256_reg_3858_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.207    tmp_256_reg_3858_reg[0]_i_3_n_0
    SLICE_X34Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.261 r  tmp_256_reg_3858_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.261    tmp_256_reg_3858_reg[0]_i_2_n_0
    SLICE_X34Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.315 r  tmp_256_reg_3858_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.315    LogF_normal_L_fu_1795_p2[60]
    SLICE_X34Y157        FDRE                                         r  tmp_256_reg_3858_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
    AU32                                              0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.574    10.574 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.388    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.471 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=2733, routed)        1.432    13.903    ap_clk_IBUF_BUFG
    SLICE_X34Y157        FDRE                                         r  tmp_256_reg_3858_reg[0]/C
                         clock pessimism              0.351    14.254    
                         clock uncertainty           -0.035    14.219    
    SLICE_X34Y157        FDRE (Setup_fdre_C_D)       -0.038    14.181    tmp_256_reg_3858_reg[0]
  -------------------------------------------------------------------
                         required time                         14.181    
                         arrival time                         -12.315    
  -------------------------------------------------------------------
                         slack                                  1.866    

Slack (MET) :             1.992ns  (required time - arrival time)
  Source:                 Z2o2_full_fu_1752_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogF_normal_L_2_reg_3853_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.912ns  (logic 6.274ns (79.294%)  route 1.638ns (20.706%))
  Logic Levels:           24  (CARRY4=20 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.903ns = ( 13.903 - 10.000 ) 
    Source Clock Delay      (SCD):    4.337ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.681     0.681 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.933     2.614    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.707 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=2733, routed)        1.630     4.337    ap_clk_IBUF_BUFG
    DSP48_X1Y60          DSP48E1                                      r  Z2o2_full_fu_1752_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y60          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     7.338 r  Z2o2_full_fu_1752_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.338    Z2o2_full_fu_1752_p2__1_n_106
    DSP48_X1Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.077     8.415 r  Z2o2_full_fu_1752_p2__2/P[1]
                         net (fo=2, routed)           0.445     8.859    Z2o2_full_fu_1752_p2__2_n_104
    SLICE_X33Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.902 r  Z2o2_small_reg_3864[4]_i_16/O
                         net (fo=1, routed)           0.000     8.902    Z2o2_small_reg_3864[4]_i_16_n_0
    SLICE_X33Y150        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     9.097 r  Z2o2_small_reg_3864_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.097    Z2o2_small_reg_3864_reg[4]_i_10_n_0
    SLICE_X33Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.150 r  Z2o2_small_reg_3864_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.150    Z2o2_small_reg_3864_reg[4]_i_5_n_0
    SLICE_X33Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.203 r  Z2o2_small_reg_3864_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.203    Z2o2_small_reg_3864_reg[4]_i_4_n_0
    SLICE_X33Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.256 r  Z2o2_small_reg_3864_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.256    Z2o2_small_reg_3864_reg[8]_i_5_n_0
    SLICE_X33Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.309 r  Z2o2_small_reg_3864_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.309    Z2o2_small_reg_3864_reg[10]_i_5_n_0
    SLICE_X33Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.362 r  Z2o2_small_reg_3864_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.362    Z2o2_small_reg_3864_reg[12]_i_4_n_0
    SLICE_X33Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.415 r  Z2o2_small_reg_3864_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.415    Z2o2_small_reg_3864_reg[20]_i_4_n_0
    SLICE_X33Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.468 r  Z2o2_small_reg_3864_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.468    Z2o2_small_reg_3864_reg[30]_i_9_n_0
    SLICE_X33Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.521 r  Z2o2_small_reg_3864_reg[30]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.521    Z2o2_small_reg_3864_reg[30]_i_6_n_0
    SLICE_X33Y159        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.687 r  Z2o2_small_reg_3864_reg[30]_i_4/O[1]
                         net (fo=9, routed)           0.859    10.546    Z2o2_cast_fu_1758_p4[27]
    SLICE_X37Y149        LUT2 (Prop_lut2_I1_O)        0.123    10.669 r  LogF_normal_L_2_reg_3853[27]_i_9/O
                         net (fo=1, routed)           0.000    10.669    LogF_normal_L_2_reg_3853[27]_i_9_n_0
    SLICE_X37Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.936 r  LogF_normal_L_2_reg_3853_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.001    10.937    LogF_normal_L_2_reg_3853_reg[27]_i_6_n_0
    SLICE_X37Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.990 r  LogF_normal_L_2_reg_3853_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.990    LogF_normal_L_2_reg_3853_reg[31]_i_6_n_0
    SLICE_X37Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.043 r  LogF_normal_L_2_reg_3853_reg[35]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.043    LogF_normal_L_2_reg_3853_reg[35]_i_6_n_0
    SLICE_X37Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.096 r  LogF_normal_L_2_reg_3853_reg[39]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.096    LogF_normal_L_2_reg_3853_reg[39]_i_6_n_0
    SLICE_X37Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    11.207 r  LogF_normal_L_2_reg_3853_reg[43]_i_6/O[0]
                         net (fo=3, routed)           0.334    11.541    Log1p_normal_fu_1782_p2[40]
    SLICE_X38Y153        LUT2 (Prop_lut2_I1_O)        0.124    11.665 r  LogF_normal_L_2_reg_3853[43]_i_5/O
                         net (fo=1, routed)           0.000    11.665    LogF_normal_L_2_reg_3853[43]_i_5_n_0
    SLICE_X38Y153        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.924 r  LogF_normal_L_2_reg_3853_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.924    LogF_normal_L_2_reg_3853_reg[43]_i_1_n_0
    SLICE_X38Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.977 r  LogF_normal_L_2_reg_3853_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.977    LogF_normal_L_2_reg_3853_reg[47]_i_1_n_0
    SLICE_X38Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.030 r  LogF_normal_L_2_reg_3853_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.030    LogF_normal_L_2_reg_3853_reg[51]_i_1_n_0
    SLICE_X38Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.083 r  LogF_normal_L_2_reg_3853_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.083    LogF_normal_L_2_reg_3853_reg[55]_i_1_n_0
    SLICE_X38Y157        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    12.249 r  LogF_normal_L_2_reg_3853_reg[59]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.249    LogF_normal_L_2_fu_1800_p2[57]
    SLICE_X38Y157        FDRE                                         r  LogF_normal_L_2_reg_3853_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
    AU32                                              0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.574    10.574 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.388    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.471 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=2733, routed)        1.432    13.903    ap_clk_IBUF_BUFG
    SLICE_X38Y157        FDRE                                         r  LogF_normal_L_2_reg_3853_reg[57]/C
                         clock pessimism              0.324    14.227    
                         clock uncertainty           -0.035    14.192    
    SLICE_X38Y157        FDRE (Setup_fdre_C_D)        0.049    14.241    LogF_normal_L_2_reg_3853_reg[57]
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                         -12.249    
  -------------------------------------------------------------------
                         slack                                  1.992    

Slack (MET) :             2.009ns  (required time - arrival time)
  Source:                 Z2o2_full_fu_1752_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogF_normal_L_2_reg_3853_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.895ns  (logic 6.257ns (79.249%)  route 1.638ns (20.751%))
  Logic Levels:           24  (CARRY4=20 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.903ns = ( 13.903 - 10.000 ) 
    Source Clock Delay      (SCD):    4.337ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.681     0.681 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.933     2.614    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.707 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=2733, routed)        1.630     4.337    ap_clk_IBUF_BUFG
    DSP48_X1Y60          DSP48E1                                      r  Z2o2_full_fu_1752_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y60          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     7.338 r  Z2o2_full_fu_1752_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.338    Z2o2_full_fu_1752_p2__1_n_106
    DSP48_X1Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.077     8.415 r  Z2o2_full_fu_1752_p2__2/P[1]
                         net (fo=2, routed)           0.445     8.859    Z2o2_full_fu_1752_p2__2_n_104
    SLICE_X33Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.902 r  Z2o2_small_reg_3864[4]_i_16/O
                         net (fo=1, routed)           0.000     8.902    Z2o2_small_reg_3864[4]_i_16_n_0
    SLICE_X33Y150        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     9.097 r  Z2o2_small_reg_3864_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.097    Z2o2_small_reg_3864_reg[4]_i_10_n_0
    SLICE_X33Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.150 r  Z2o2_small_reg_3864_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.150    Z2o2_small_reg_3864_reg[4]_i_5_n_0
    SLICE_X33Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.203 r  Z2o2_small_reg_3864_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.203    Z2o2_small_reg_3864_reg[4]_i_4_n_0
    SLICE_X33Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.256 r  Z2o2_small_reg_3864_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.256    Z2o2_small_reg_3864_reg[8]_i_5_n_0
    SLICE_X33Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.309 r  Z2o2_small_reg_3864_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.309    Z2o2_small_reg_3864_reg[10]_i_5_n_0
    SLICE_X33Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.362 r  Z2o2_small_reg_3864_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.362    Z2o2_small_reg_3864_reg[12]_i_4_n_0
    SLICE_X33Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.415 r  Z2o2_small_reg_3864_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.415    Z2o2_small_reg_3864_reg[20]_i_4_n_0
    SLICE_X33Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.468 r  Z2o2_small_reg_3864_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.468    Z2o2_small_reg_3864_reg[30]_i_9_n_0
    SLICE_X33Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.521 r  Z2o2_small_reg_3864_reg[30]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.521    Z2o2_small_reg_3864_reg[30]_i_6_n_0
    SLICE_X33Y159        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.687 r  Z2o2_small_reg_3864_reg[30]_i_4/O[1]
                         net (fo=9, routed)           0.859    10.546    Z2o2_cast_fu_1758_p4[27]
    SLICE_X37Y149        LUT2 (Prop_lut2_I1_O)        0.123    10.669 r  LogF_normal_L_2_reg_3853[27]_i_9/O
                         net (fo=1, routed)           0.000    10.669    LogF_normal_L_2_reg_3853[27]_i_9_n_0
    SLICE_X37Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.936 r  LogF_normal_L_2_reg_3853_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.001    10.937    LogF_normal_L_2_reg_3853_reg[27]_i_6_n_0
    SLICE_X37Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.990 r  LogF_normal_L_2_reg_3853_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.990    LogF_normal_L_2_reg_3853_reg[31]_i_6_n_0
    SLICE_X37Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.043 r  LogF_normal_L_2_reg_3853_reg[35]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.043    LogF_normal_L_2_reg_3853_reg[35]_i_6_n_0
    SLICE_X37Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.096 r  LogF_normal_L_2_reg_3853_reg[39]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.096    LogF_normal_L_2_reg_3853_reg[39]_i_6_n_0
    SLICE_X37Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    11.207 r  LogF_normal_L_2_reg_3853_reg[43]_i_6/O[0]
                         net (fo=3, routed)           0.334    11.541    Log1p_normal_fu_1782_p2[40]
    SLICE_X38Y153        LUT2 (Prop_lut2_I1_O)        0.124    11.665 r  LogF_normal_L_2_reg_3853[43]_i_5/O
                         net (fo=1, routed)           0.000    11.665    LogF_normal_L_2_reg_3853[43]_i_5_n_0
    SLICE_X38Y153        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.924 r  LogF_normal_L_2_reg_3853_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.924    LogF_normal_L_2_reg_3853_reg[43]_i_1_n_0
    SLICE_X38Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.977 r  LogF_normal_L_2_reg_3853_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.977    LogF_normal_L_2_reg_3853_reg[47]_i_1_n_0
    SLICE_X38Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.030 r  LogF_normal_L_2_reg_3853_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.030    LogF_normal_L_2_reg_3853_reg[51]_i_1_n_0
    SLICE_X38Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.083 r  LogF_normal_L_2_reg_3853_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.083    LogF_normal_L_2_reg_3853_reg[55]_i_1_n_0
    SLICE_X38Y157        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    12.232 r  LogF_normal_L_2_reg_3853_reg[59]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.232    LogF_normal_L_2_fu_1800_p2[59]
    SLICE_X38Y157        FDRE                                         r  LogF_normal_L_2_reg_3853_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
    AU32                                              0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.574    10.574 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.388    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.471 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=2733, routed)        1.432    13.903    ap_clk_IBUF_BUFG
    SLICE_X38Y157        FDRE                                         r  LogF_normal_L_2_reg_3853_reg[59]/C
                         clock pessimism              0.324    14.227    
                         clock uncertainty           -0.035    14.192    
    SLICE_X38Y157        FDRE (Setup_fdre_C_D)        0.049    14.241    LogF_normal_L_2_reg_3853_reg[59]
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                         -12.232    
  -------------------------------------------------------------------
                         slack                                  2.009    

Slack (MET) :             2.045ns  (required time - arrival time)
  Source:                 Z2o2_full_fu_1752_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogF_normal_L_2_reg_3853_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.859ns  (logic 6.221ns (79.154%)  route 1.638ns (20.846%))
  Logic Levels:           23  (CARRY4=19 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.903ns = ( 13.903 - 10.000 ) 
    Source Clock Delay      (SCD):    4.337ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.681     0.681 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.933     2.614    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.707 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=2733, routed)        1.630     4.337    ap_clk_IBUF_BUFG
    DSP48_X1Y60          DSP48E1                                      r  Z2o2_full_fu_1752_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y60          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     7.338 r  Z2o2_full_fu_1752_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.338    Z2o2_full_fu_1752_p2__1_n_106
    DSP48_X1Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.077     8.415 r  Z2o2_full_fu_1752_p2__2/P[1]
                         net (fo=2, routed)           0.445     8.859    Z2o2_full_fu_1752_p2__2_n_104
    SLICE_X33Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.902 r  Z2o2_small_reg_3864[4]_i_16/O
                         net (fo=1, routed)           0.000     8.902    Z2o2_small_reg_3864[4]_i_16_n_0
    SLICE_X33Y150        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     9.097 r  Z2o2_small_reg_3864_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.097    Z2o2_small_reg_3864_reg[4]_i_10_n_0
    SLICE_X33Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.150 r  Z2o2_small_reg_3864_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.150    Z2o2_small_reg_3864_reg[4]_i_5_n_0
    SLICE_X33Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.203 r  Z2o2_small_reg_3864_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.203    Z2o2_small_reg_3864_reg[4]_i_4_n_0
    SLICE_X33Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.256 r  Z2o2_small_reg_3864_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.256    Z2o2_small_reg_3864_reg[8]_i_5_n_0
    SLICE_X33Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.309 r  Z2o2_small_reg_3864_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.309    Z2o2_small_reg_3864_reg[10]_i_5_n_0
    SLICE_X33Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.362 r  Z2o2_small_reg_3864_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.362    Z2o2_small_reg_3864_reg[12]_i_4_n_0
    SLICE_X33Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.415 r  Z2o2_small_reg_3864_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.415    Z2o2_small_reg_3864_reg[20]_i_4_n_0
    SLICE_X33Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.468 r  Z2o2_small_reg_3864_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.468    Z2o2_small_reg_3864_reg[30]_i_9_n_0
    SLICE_X33Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.521 r  Z2o2_small_reg_3864_reg[30]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.521    Z2o2_small_reg_3864_reg[30]_i_6_n_0
    SLICE_X33Y159        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.687 r  Z2o2_small_reg_3864_reg[30]_i_4/O[1]
                         net (fo=9, routed)           0.859    10.546    Z2o2_cast_fu_1758_p4[27]
    SLICE_X37Y149        LUT2 (Prop_lut2_I1_O)        0.123    10.669 r  LogF_normal_L_2_reg_3853[27]_i_9/O
                         net (fo=1, routed)           0.000    10.669    LogF_normal_L_2_reg_3853[27]_i_9_n_0
    SLICE_X37Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.936 r  LogF_normal_L_2_reg_3853_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.001    10.937    LogF_normal_L_2_reg_3853_reg[27]_i_6_n_0
    SLICE_X37Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.990 r  LogF_normal_L_2_reg_3853_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.990    LogF_normal_L_2_reg_3853_reg[31]_i_6_n_0
    SLICE_X37Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.043 r  LogF_normal_L_2_reg_3853_reg[35]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.043    LogF_normal_L_2_reg_3853_reg[35]_i_6_n_0
    SLICE_X37Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.096 r  LogF_normal_L_2_reg_3853_reg[39]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.096    LogF_normal_L_2_reg_3853_reg[39]_i_6_n_0
    SLICE_X37Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    11.207 r  LogF_normal_L_2_reg_3853_reg[43]_i_6/O[0]
                         net (fo=3, routed)           0.334    11.541    Log1p_normal_fu_1782_p2[40]
    SLICE_X38Y153        LUT2 (Prop_lut2_I1_O)        0.124    11.665 r  LogF_normal_L_2_reg_3853[43]_i_5/O
                         net (fo=1, routed)           0.000    11.665    LogF_normal_L_2_reg_3853[43]_i_5_n_0
    SLICE_X38Y153        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.924 r  LogF_normal_L_2_reg_3853_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.924    LogF_normal_L_2_reg_3853_reg[43]_i_1_n_0
    SLICE_X38Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.977 r  LogF_normal_L_2_reg_3853_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.977    LogF_normal_L_2_reg_3853_reg[47]_i_1_n_0
    SLICE_X38Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.030 r  LogF_normal_L_2_reg_3853_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.030    LogF_normal_L_2_reg_3853_reg[51]_i_1_n_0
    SLICE_X38Y156        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    12.196 r  LogF_normal_L_2_reg_3853_reg[55]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.196    LogF_normal_L_2_fu_1800_p2[53]
    SLICE_X38Y156        FDRE                                         r  LogF_normal_L_2_reg_3853_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
    AU32                                              0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.574    10.574 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.388    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.471 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=2733, routed)        1.432    13.903    ap_clk_IBUF_BUFG
    SLICE_X38Y156        FDRE                                         r  LogF_normal_L_2_reg_3853_reg[53]/C
                         clock pessimism              0.324    14.227    
                         clock uncertainty           -0.035    14.192    
    SLICE_X38Y156        FDRE (Setup_fdre_C_D)        0.049    14.241    LogF_normal_L_2_reg_3853_reg[53]
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                         -12.196    
  -------------------------------------------------------------------
                         slack                                  2.045    

Slack (MET) :             2.047ns  (required time - arrival time)
  Source:                 Z2o2_full_fu_1752_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogF_normal_L_2_reg_3853_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.857ns  (logic 6.219ns (79.149%)  route 1.638ns (20.851%))
  Logic Levels:           24  (CARRY4=20 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.903ns = ( 13.903 - 10.000 ) 
    Source Clock Delay      (SCD):    4.337ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.681     0.681 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.933     2.614    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.707 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=2733, routed)        1.630     4.337    ap_clk_IBUF_BUFG
    DSP48_X1Y60          DSP48E1                                      r  Z2o2_full_fu_1752_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y60          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     7.338 r  Z2o2_full_fu_1752_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.338    Z2o2_full_fu_1752_p2__1_n_106
    DSP48_X1Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.077     8.415 r  Z2o2_full_fu_1752_p2__2/P[1]
                         net (fo=2, routed)           0.445     8.859    Z2o2_full_fu_1752_p2__2_n_104
    SLICE_X33Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.902 r  Z2o2_small_reg_3864[4]_i_16/O
                         net (fo=1, routed)           0.000     8.902    Z2o2_small_reg_3864[4]_i_16_n_0
    SLICE_X33Y150        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     9.097 r  Z2o2_small_reg_3864_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.097    Z2o2_small_reg_3864_reg[4]_i_10_n_0
    SLICE_X33Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.150 r  Z2o2_small_reg_3864_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.150    Z2o2_small_reg_3864_reg[4]_i_5_n_0
    SLICE_X33Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.203 r  Z2o2_small_reg_3864_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.203    Z2o2_small_reg_3864_reg[4]_i_4_n_0
    SLICE_X33Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.256 r  Z2o2_small_reg_3864_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.256    Z2o2_small_reg_3864_reg[8]_i_5_n_0
    SLICE_X33Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.309 r  Z2o2_small_reg_3864_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.309    Z2o2_small_reg_3864_reg[10]_i_5_n_0
    SLICE_X33Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.362 r  Z2o2_small_reg_3864_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.362    Z2o2_small_reg_3864_reg[12]_i_4_n_0
    SLICE_X33Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.415 r  Z2o2_small_reg_3864_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.415    Z2o2_small_reg_3864_reg[20]_i_4_n_0
    SLICE_X33Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.468 r  Z2o2_small_reg_3864_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.468    Z2o2_small_reg_3864_reg[30]_i_9_n_0
    SLICE_X33Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.521 r  Z2o2_small_reg_3864_reg[30]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.521    Z2o2_small_reg_3864_reg[30]_i_6_n_0
    SLICE_X33Y159        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.687 r  Z2o2_small_reg_3864_reg[30]_i_4/O[1]
                         net (fo=9, routed)           0.859    10.546    Z2o2_cast_fu_1758_p4[27]
    SLICE_X37Y149        LUT2 (Prop_lut2_I1_O)        0.123    10.669 r  LogF_normal_L_2_reg_3853[27]_i_9/O
                         net (fo=1, routed)           0.000    10.669    LogF_normal_L_2_reg_3853[27]_i_9_n_0
    SLICE_X37Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.936 r  LogF_normal_L_2_reg_3853_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.001    10.937    LogF_normal_L_2_reg_3853_reg[27]_i_6_n_0
    SLICE_X37Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.990 r  LogF_normal_L_2_reg_3853_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.990    LogF_normal_L_2_reg_3853_reg[31]_i_6_n_0
    SLICE_X37Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.043 r  LogF_normal_L_2_reg_3853_reg[35]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.043    LogF_normal_L_2_reg_3853_reg[35]_i_6_n_0
    SLICE_X37Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.096 r  LogF_normal_L_2_reg_3853_reg[39]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.096    LogF_normal_L_2_reg_3853_reg[39]_i_6_n_0
    SLICE_X37Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    11.207 r  LogF_normal_L_2_reg_3853_reg[43]_i_6/O[0]
                         net (fo=3, routed)           0.334    11.541    Log1p_normal_fu_1782_p2[40]
    SLICE_X38Y153        LUT2 (Prop_lut2_I1_O)        0.124    11.665 r  LogF_normal_L_2_reg_3853[43]_i_5/O
                         net (fo=1, routed)           0.000    11.665    LogF_normal_L_2_reg_3853[43]_i_5_n_0
    SLICE_X38Y153        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.924 r  LogF_normal_L_2_reg_3853_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.924    LogF_normal_L_2_reg_3853_reg[43]_i_1_n_0
    SLICE_X38Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.977 r  LogF_normal_L_2_reg_3853_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.977    LogF_normal_L_2_reg_3853_reg[47]_i_1_n_0
    SLICE_X38Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.030 r  LogF_normal_L_2_reg_3853_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.030    LogF_normal_L_2_reg_3853_reg[51]_i_1_n_0
    SLICE_X38Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.083 r  LogF_normal_L_2_reg_3853_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.083    LogF_normal_L_2_reg_3853_reg[55]_i_1_n_0
    SLICE_X38Y157        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    12.194 r  LogF_normal_L_2_reg_3853_reg[59]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.194    LogF_normal_L_2_fu_1800_p2[56]
    SLICE_X38Y157        FDRE                                         r  LogF_normal_L_2_reg_3853_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
    AU32                                              0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.574    10.574 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.388    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.471 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=2733, routed)        1.432    13.903    ap_clk_IBUF_BUFG
    SLICE_X38Y157        FDRE                                         r  LogF_normal_L_2_reg_3853_reg[56]/C
                         clock pessimism              0.324    14.227    
                         clock uncertainty           -0.035    14.192    
    SLICE_X38Y157        FDRE (Setup_fdre_C_D)        0.049    14.241    LogF_normal_L_2_reg_3853_reg[56]
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                         -12.194    
  -------------------------------------------------------------------
                         slack                                  2.047    

Slack (MET) :             2.047ns  (required time - arrival time)
  Source:                 Z2o2_full_fu_1752_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogF_normal_L_2_reg_3853_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.857ns  (logic 6.219ns (79.149%)  route 1.638ns (20.851%))
  Logic Levels:           24  (CARRY4=20 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.903ns = ( 13.903 - 10.000 ) 
    Source Clock Delay      (SCD):    4.337ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.681     0.681 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.933     2.614    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.707 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=2733, routed)        1.630     4.337    ap_clk_IBUF_BUFG
    DSP48_X1Y60          DSP48E1                                      r  Z2o2_full_fu_1752_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y60          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     7.338 r  Z2o2_full_fu_1752_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.338    Z2o2_full_fu_1752_p2__1_n_106
    DSP48_X1Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.077     8.415 r  Z2o2_full_fu_1752_p2__2/P[1]
                         net (fo=2, routed)           0.445     8.859    Z2o2_full_fu_1752_p2__2_n_104
    SLICE_X33Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.902 r  Z2o2_small_reg_3864[4]_i_16/O
                         net (fo=1, routed)           0.000     8.902    Z2o2_small_reg_3864[4]_i_16_n_0
    SLICE_X33Y150        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     9.097 r  Z2o2_small_reg_3864_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.097    Z2o2_small_reg_3864_reg[4]_i_10_n_0
    SLICE_X33Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.150 r  Z2o2_small_reg_3864_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.150    Z2o2_small_reg_3864_reg[4]_i_5_n_0
    SLICE_X33Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.203 r  Z2o2_small_reg_3864_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.203    Z2o2_small_reg_3864_reg[4]_i_4_n_0
    SLICE_X33Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.256 r  Z2o2_small_reg_3864_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.256    Z2o2_small_reg_3864_reg[8]_i_5_n_0
    SLICE_X33Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.309 r  Z2o2_small_reg_3864_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.309    Z2o2_small_reg_3864_reg[10]_i_5_n_0
    SLICE_X33Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.362 r  Z2o2_small_reg_3864_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.362    Z2o2_small_reg_3864_reg[12]_i_4_n_0
    SLICE_X33Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.415 r  Z2o2_small_reg_3864_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.415    Z2o2_small_reg_3864_reg[20]_i_4_n_0
    SLICE_X33Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.468 r  Z2o2_small_reg_3864_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.468    Z2o2_small_reg_3864_reg[30]_i_9_n_0
    SLICE_X33Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.521 r  Z2o2_small_reg_3864_reg[30]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.521    Z2o2_small_reg_3864_reg[30]_i_6_n_0
    SLICE_X33Y159        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.687 r  Z2o2_small_reg_3864_reg[30]_i_4/O[1]
                         net (fo=9, routed)           0.859    10.546    Z2o2_cast_fu_1758_p4[27]
    SLICE_X37Y149        LUT2 (Prop_lut2_I1_O)        0.123    10.669 r  LogF_normal_L_2_reg_3853[27]_i_9/O
                         net (fo=1, routed)           0.000    10.669    LogF_normal_L_2_reg_3853[27]_i_9_n_0
    SLICE_X37Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.936 r  LogF_normal_L_2_reg_3853_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.001    10.937    LogF_normal_L_2_reg_3853_reg[27]_i_6_n_0
    SLICE_X37Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.990 r  LogF_normal_L_2_reg_3853_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.990    LogF_normal_L_2_reg_3853_reg[31]_i_6_n_0
    SLICE_X37Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.043 r  LogF_normal_L_2_reg_3853_reg[35]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.043    LogF_normal_L_2_reg_3853_reg[35]_i_6_n_0
    SLICE_X37Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.096 r  LogF_normal_L_2_reg_3853_reg[39]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.096    LogF_normal_L_2_reg_3853_reg[39]_i_6_n_0
    SLICE_X37Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    11.207 r  LogF_normal_L_2_reg_3853_reg[43]_i_6/O[0]
                         net (fo=3, routed)           0.334    11.541    Log1p_normal_fu_1782_p2[40]
    SLICE_X38Y153        LUT2 (Prop_lut2_I1_O)        0.124    11.665 r  LogF_normal_L_2_reg_3853[43]_i_5/O
                         net (fo=1, routed)           0.000    11.665    LogF_normal_L_2_reg_3853[43]_i_5_n_0
    SLICE_X38Y153        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.924 r  LogF_normal_L_2_reg_3853_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.924    LogF_normal_L_2_reg_3853_reg[43]_i_1_n_0
    SLICE_X38Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.977 r  LogF_normal_L_2_reg_3853_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.977    LogF_normal_L_2_reg_3853_reg[47]_i_1_n_0
    SLICE_X38Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.030 r  LogF_normal_L_2_reg_3853_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.030    LogF_normal_L_2_reg_3853_reg[51]_i_1_n_0
    SLICE_X38Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.083 r  LogF_normal_L_2_reg_3853_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.083    LogF_normal_L_2_reg_3853_reg[55]_i_1_n_0
    SLICE_X38Y157        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    12.194 r  LogF_normal_L_2_reg_3853_reg[59]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.194    LogF_normal_L_2_fu_1800_p2[58]
    SLICE_X38Y157        FDRE                                         r  LogF_normal_L_2_reg_3853_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
    AU32                                              0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.574    10.574 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.388    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.471 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=2733, routed)        1.432    13.903    ap_clk_IBUF_BUFG
    SLICE_X38Y157        FDRE                                         r  LogF_normal_L_2_reg_3853_reg[58]/C
                         clock pessimism              0.324    14.227    
                         clock uncertainty           -0.035    14.192    
    SLICE_X38Y157        FDRE (Setup_fdre_C_D)        0.049    14.241    LogF_normal_L_2_reg_3853_reg[58]
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                         -12.194    
  -------------------------------------------------------------------
                         slack                                  2.047    

Slack (MET) :             2.062ns  (required time - arrival time)
  Source:                 Z2o2_full_fu_1752_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogF_normal_L_2_reg_3853_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.842ns  (logic 6.204ns (79.109%)  route 1.638ns (20.891%))
  Logic Levels:           23  (CARRY4=19 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.903ns = ( 13.903 - 10.000 ) 
    Source Clock Delay      (SCD):    4.337ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.681     0.681 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.933     2.614    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.707 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=2733, routed)        1.630     4.337    ap_clk_IBUF_BUFG
    DSP48_X1Y60          DSP48E1                                      r  Z2o2_full_fu_1752_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y60          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     7.338 r  Z2o2_full_fu_1752_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.338    Z2o2_full_fu_1752_p2__1_n_106
    DSP48_X1Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.077     8.415 r  Z2o2_full_fu_1752_p2__2/P[1]
                         net (fo=2, routed)           0.445     8.859    Z2o2_full_fu_1752_p2__2_n_104
    SLICE_X33Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.902 r  Z2o2_small_reg_3864[4]_i_16/O
                         net (fo=1, routed)           0.000     8.902    Z2o2_small_reg_3864[4]_i_16_n_0
    SLICE_X33Y150        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     9.097 r  Z2o2_small_reg_3864_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.097    Z2o2_small_reg_3864_reg[4]_i_10_n_0
    SLICE_X33Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.150 r  Z2o2_small_reg_3864_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.150    Z2o2_small_reg_3864_reg[4]_i_5_n_0
    SLICE_X33Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.203 r  Z2o2_small_reg_3864_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.203    Z2o2_small_reg_3864_reg[4]_i_4_n_0
    SLICE_X33Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.256 r  Z2o2_small_reg_3864_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.256    Z2o2_small_reg_3864_reg[8]_i_5_n_0
    SLICE_X33Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.309 r  Z2o2_small_reg_3864_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.309    Z2o2_small_reg_3864_reg[10]_i_5_n_0
    SLICE_X33Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.362 r  Z2o2_small_reg_3864_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.362    Z2o2_small_reg_3864_reg[12]_i_4_n_0
    SLICE_X33Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.415 r  Z2o2_small_reg_3864_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.415    Z2o2_small_reg_3864_reg[20]_i_4_n_0
    SLICE_X33Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.468 r  Z2o2_small_reg_3864_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.468    Z2o2_small_reg_3864_reg[30]_i_9_n_0
    SLICE_X33Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.521 r  Z2o2_small_reg_3864_reg[30]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.521    Z2o2_small_reg_3864_reg[30]_i_6_n_0
    SLICE_X33Y159        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.687 r  Z2o2_small_reg_3864_reg[30]_i_4/O[1]
                         net (fo=9, routed)           0.859    10.546    Z2o2_cast_fu_1758_p4[27]
    SLICE_X37Y149        LUT2 (Prop_lut2_I1_O)        0.123    10.669 r  LogF_normal_L_2_reg_3853[27]_i_9/O
                         net (fo=1, routed)           0.000    10.669    LogF_normal_L_2_reg_3853[27]_i_9_n_0
    SLICE_X37Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.936 r  LogF_normal_L_2_reg_3853_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.001    10.937    LogF_normal_L_2_reg_3853_reg[27]_i_6_n_0
    SLICE_X37Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.990 r  LogF_normal_L_2_reg_3853_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.990    LogF_normal_L_2_reg_3853_reg[31]_i_6_n_0
    SLICE_X37Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.043 r  LogF_normal_L_2_reg_3853_reg[35]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.043    LogF_normal_L_2_reg_3853_reg[35]_i_6_n_0
    SLICE_X37Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.096 r  LogF_normal_L_2_reg_3853_reg[39]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.096    LogF_normal_L_2_reg_3853_reg[39]_i_6_n_0
    SLICE_X37Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    11.207 r  LogF_normal_L_2_reg_3853_reg[43]_i_6/O[0]
                         net (fo=3, routed)           0.334    11.541    Log1p_normal_fu_1782_p2[40]
    SLICE_X38Y153        LUT2 (Prop_lut2_I1_O)        0.124    11.665 r  LogF_normal_L_2_reg_3853[43]_i_5/O
                         net (fo=1, routed)           0.000    11.665    LogF_normal_L_2_reg_3853[43]_i_5_n_0
    SLICE_X38Y153        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.924 r  LogF_normal_L_2_reg_3853_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.924    LogF_normal_L_2_reg_3853_reg[43]_i_1_n_0
    SLICE_X38Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.977 r  LogF_normal_L_2_reg_3853_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.977    LogF_normal_L_2_reg_3853_reg[47]_i_1_n_0
    SLICE_X38Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.030 r  LogF_normal_L_2_reg_3853_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.030    LogF_normal_L_2_reg_3853_reg[51]_i_1_n_0
    SLICE_X38Y156        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    12.179 r  LogF_normal_L_2_reg_3853_reg[55]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.179    LogF_normal_L_2_fu_1800_p2[55]
    SLICE_X38Y156        FDRE                                         r  LogF_normal_L_2_reg_3853_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
    AU32                                              0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.574    10.574 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.388    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.471 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=2733, routed)        1.432    13.903    ap_clk_IBUF_BUFG
    SLICE_X38Y156        FDRE                                         r  LogF_normal_L_2_reg_3853_reg[55]/C
                         clock pessimism              0.324    14.227    
                         clock uncertainty           -0.035    14.192    
    SLICE_X38Y156        FDRE (Setup_fdre_C_D)        0.049    14.241    LogF_normal_L_2_reg_3853_reg[55]
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                         -12.179    
  -------------------------------------------------------------------
                         slack                                  2.062    

Slack (MET) :             2.099ns  (required time - arrival time)
  Source:                 Z2o2_full_fu_1752_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogF_normal_L_2_reg_3853_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.806ns  (logic 6.168ns (79.013%)  route 1.638ns (20.987%))
  Logic Levels:           22  (CARRY4=18 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.904ns = ( 13.904 - 10.000 ) 
    Source Clock Delay      (SCD):    4.337ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.681     0.681 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.933     2.614    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.707 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=2733, routed)        1.630     4.337    ap_clk_IBUF_BUFG
    DSP48_X1Y60          DSP48E1                                      r  Z2o2_full_fu_1752_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y60          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     7.338 r  Z2o2_full_fu_1752_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.338    Z2o2_full_fu_1752_p2__1_n_106
    DSP48_X1Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.077     8.415 r  Z2o2_full_fu_1752_p2__2/P[1]
                         net (fo=2, routed)           0.445     8.859    Z2o2_full_fu_1752_p2__2_n_104
    SLICE_X33Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.902 r  Z2o2_small_reg_3864[4]_i_16/O
                         net (fo=1, routed)           0.000     8.902    Z2o2_small_reg_3864[4]_i_16_n_0
    SLICE_X33Y150        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     9.097 r  Z2o2_small_reg_3864_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.097    Z2o2_small_reg_3864_reg[4]_i_10_n_0
    SLICE_X33Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.150 r  Z2o2_small_reg_3864_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.150    Z2o2_small_reg_3864_reg[4]_i_5_n_0
    SLICE_X33Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.203 r  Z2o2_small_reg_3864_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.203    Z2o2_small_reg_3864_reg[4]_i_4_n_0
    SLICE_X33Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.256 r  Z2o2_small_reg_3864_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.256    Z2o2_small_reg_3864_reg[8]_i_5_n_0
    SLICE_X33Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.309 r  Z2o2_small_reg_3864_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.309    Z2o2_small_reg_3864_reg[10]_i_5_n_0
    SLICE_X33Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.362 r  Z2o2_small_reg_3864_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.362    Z2o2_small_reg_3864_reg[12]_i_4_n_0
    SLICE_X33Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.415 r  Z2o2_small_reg_3864_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.415    Z2o2_small_reg_3864_reg[20]_i_4_n_0
    SLICE_X33Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.468 r  Z2o2_small_reg_3864_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.468    Z2o2_small_reg_3864_reg[30]_i_9_n_0
    SLICE_X33Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.521 r  Z2o2_small_reg_3864_reg[30]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.521    Z2o2_small_reg_3864_reg[30]_i_6_n_0
    SLICE_X33Y159        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.687 r  Z2o2_small_reg_3864_reg[30]_i_4/O[1]
                         net (fo=9, routed)           0.859    10.546    Z2o2_cast_fu_1758_p4[27]
    SLICE_X37Y149        LUT2 (Prop_lut2_I1_O)        0.123    10.669 r  LogF_normal_L_2_reg_3853[27]_i_9/O
                         net (fo=1, routed)           0.000    10.669    LogF_normal_L_2_reg_3853[27]_i_9_n_0
    SLICE_X37Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.936 r  LogF_normal_L_2_reg_3853_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.001    10.937    LogF_normal_L_2_reg_3853_reg[27]_i_6_n_0
    SLICE_X37Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.990 r  LogF_normal_L_2_reg_3853_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.990    LogF_normal_L_2_reg_3853_reg[31]_i_6_n_0
    SLICE_X37Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.043 r  LogF_normal_L_2_reg_3853_reg[35]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.043    LogF_normal_L_2_reg_3853_reg[35]_i_6_n_0
    SLICE_X37Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.096 r  LogF_normal_L_2_reg_3853_reg[39]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.096    LogF_normal_L_2_reg_3853_reg[39]_i_6_n_0
    SLICE_X37Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    11.207 r  LogF_normal_L_2_reg_3853_reg[43]_i_6/O[0]
                         net (fo=3, routed)           0.334    11.541    Log1p_normal_fu_1782_p2[40]
    SLICE_X38Y153        LUT2 (Prop_lut2_I1_O)        0.124    11.665 r  LogF_normal_L_2_reg_3853[43]_i_5/O
                         net (fo=1, routed)           0.000    11.665    LogF_normal_L_2_reg_3853[43]_i_5_n_0
    SLICE_X38Y153        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.924 r  LogF_normal_L_2_reg_3853_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.924    LogF_normal_L_2_reg_3853_reg[43]_i_1_n_0
    SLICE_X38Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.977 r  LogF_normal_L_2_reg_3853_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.977    LogF_normal_L_2_reg_3853_reg[47]_i_1_n_0
    SLICE_X38Y155        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    12.143 r  LogF_normal_L_2_reg_3853_reg[51]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.143    LogF_normal_L_2_fu_1800_p2[49]
    SLICE_X38Y155        FDRE                                         r  LogF_normal_L_2_reg_3853_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
    AU32                                              0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.574    10.574 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.388    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.471 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=2733, routed)        1.433    13.904    ap_clk_IBUF_BUFG
    SLICE_X38Y155        FDRE                                         r  LogF_normal_L_2_reg_3853_reg[49]/C
                         clock pessimism              0.324    14.228    
                         clock uncertainty           -0.035    14.193    
    SLICE_X38Y155        FDRE (Setup_fdre_C_D)        0.049    14.242    LogF_normal_L_2_reg_3853_reg[49]
  -------------------------------------------------------------------
                         required time                         14.242    
                         arrival time                         -12.143    
  -------------------------------------------------------------------
                         slack                                  2.099    

Slack (MET) :             2.100ns  (required time - arrival time)
  Source:                 Z2o2_full_fu_1752_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogF_normal_L_2_reg_3853_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 6.166ns (79.007%)  route 1.638ns (20.993%))
  Logic Levels:           23  (CARRY4=19 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.903ns = ( 13.903 - 10.000 ) 
    Source Clock Delay      (SCD):    4.337ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.681     0.681 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.933     2.614    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.707 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=2733, routed)        1.630     4.337    ap_clk_IBUF_BUFG
    DSP48_X1Y60          DSP48E1                                      r  Z2o2_full_fu_1752_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y60          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     7.338 r  Z2o2_full_fu_1752_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.338    Z2o2_full_fu_1752_p2__1_n_106
    DSP48_X1Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.077     8.415 r  Z2o2_full_fu_1752_p2__2/P[1]
                         net (fo=2, routed)           0.445     8.859    Z2o2_full_fu_1752_p2__2_n_104
    SLICE_X33Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.902 r  Z2o2_small_reg_3864[4]_i_16/O
                         net (fo=1, routed)           0.000     8.902    Z2o2_small_reg_3864[4]_i_16_n_0
    SLICE_X33Y150        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     9.097 r  Z2o2_small_reg_3864_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.097    Z2o2_small_reg_3864_reg[4]_i_10_n_0
    SLICE_X33Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.150 r  Z2o2_small_reg_3864_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.150    Z2o2_small_reg_3864_reg[4]_i_5_n_0
    SLICE_X33Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.203 r  Z2o2_small_reg_3864_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.203    Z2o2_small_reg_3864_reg[4]_i_4_n_0
    SLICE_X33Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.256 r  Z2o2_small_reg_3864_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.256    Z2o2_small_reg_3864_reg[8]_i_5_n_0
    SLICE_X33Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.309 r  Z2o2_small_reg_3864_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.309    Z2o2_small_reg_3864_reg[10]_i_5_n_0
    SLICE_X33Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.362 r  Z2o2_small_reg_3864_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.362    Z2o2_small_reg_3864_reg[12]_i_4_n_0
    SLICE_X33Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.415 r  Z2o2_small_reg_3864_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.415    Z2o2_small_reg_3864_reg[20]_i_4_n_0
    SLICE_X33Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.468 r  Z2o2_small_reg_3864_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.468    Z2o2_small_reg_3864_reg[30]_i_9_n_0
    SLICE_X33Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.521 r  Z2o2_small_reg_3864_reg[30]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.521    Z2o2_small_reg_3864_reg[30]_i_6_n_0
    SLICE_X33Y159        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.687 r  Z2o2_small_reg_3864_reg[30]_i_4/O[1]
                         net (fo=9, routed)           0.859    10.546    Z2o2_cast_fu_1758_p4[27]
    SLICE_X37Y149        LUT2 (Prop_lut2_I1_O)        0.123    10.669 r  LogF_normal_L_2_reg_3853[27]_i_9/O
                         net (fo=1, routed)           0.000    10.669    LogF_normal_L_2_reg_3853[27]_i_9_n_0
    SLICE_X37Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.936 r  LogF_normal_L_2_reg_3853_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.001    10.937    LogF_normal_L_2_reg_3853_reg[27]_i_6_n_0
    SLICE_X37Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.990 r  LogF_normal_L_2_reg_3853_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.990    LogF_normal_L_2_reg_3853_reg[31]_i_6_n_0
    SLICE_X37Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.043 r  LogF_normal_L_2_reg_3853_reg[35]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.043    LogF_normal_L_2_reg_3853_reg[35]_i_6_n_0
    SLICE_X37Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.096 r  LogF_normal_L_2_reg_3853_reg[39]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.096    LogF_normal_L_2_reg_3853_reg[39]_i_6_n_0
    SLICE_X37Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    11.207 r  LogF_normal_L_2_reg_3853_reg[43]_i_6/O[0]
                         net (fo=3, routed)           0.334    11.541    Log1p_normal_fu_1782_p2[40]
    SLICE_X38Y153        LUT2 (Prop_lut2_I1_O)        0.124    11.665 r  LogF_normal_L_2_reg_3853[43]_i_5/O
                         net (fo=1, routed)           0.000    11.665    LogF_normal_L_2_reg_3853[43]_i_5_n_0
    SLICE_X38Y153        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.924 r  LogF_normal_L_2_reg_3853_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.924    LogF_normal_L_2_reg_3853_reg[43]_i_1_n_0
    SLICE_X38Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.977 r  LogF_normal_L_2_reg_3853_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.977    LogF_normal_L_2_reg_3853_reg[47]_i_1_n_0
    SLICE_X38Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.030 r  LogF_normal_L_2_reg_3853_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.030    LogF_normal_L_2_reg_3853_reg[51]_i_1_n_0
    SLICE_X38Y156        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    12.141 r  LogF_normal_L_2_reg_3853_reg[55]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.141    LogF_normal_L_2_fu_1800_p2[52]
    SLICE_X38Y156        FDRE                                         r  LogF_normal_L_2_reg_3853_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
    AU32                                              0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.574    10.574 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.388    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.471 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=2733, routed)        1.432    13.903    ap_clk_IBUF_BUFG
    SLICE_X38Y156        FDRE                                         r  LogF_normal_L_2_reg_3853_reg[52]/C
                         clock pessimism              0.324    14.227    
                         clock uncertainty           -0.035    14.192    
    SLICE_X38Y156        FDRE (Setup_fdre_C_D)        0.049    14.241    LogF_normal_L_2_reg_3853_reg[52]
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                         -12.141    
  -------------------------------------------------------------------
                         slack                                  2.100    

Slack (MET) :             2.100ns  (required time - arrival time)
  Source:                 Z2o2_full_fu_1752_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogF_normal_L_2_reg_3853_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 6.166ns (79.007%)  route 1.638ns (20.993%))
  Logic Levels:           23  (CARRY4=19 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.903ns = ( 13.903 - 10.000 ) 
    Source Clock Delay      (SCD):    4.337ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.681     0.681 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.933     2.614    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.707 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=2733, routed)        1.630     4.337    ap_clk_IBUF_BUFG
    DSP48_X1Y60          DSP48E1                                      r  Z2o2_full_fu_1752_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y60          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     7.338 r  Z2o2_full_fu_1752_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.338    Z2o2_full_fu_1752_p2__1_n_106
    DSP48_X1Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.077     8.415 r  Z2o2_full_fu_1752_p2__2/P[1]
                         net (fo=2, routed)           0.445     8.859    Z2o2_full_fu_1752_p2__2_n_104
    SLICE_X33Y150        LUT2 (Prop_lut2_I0_O)        0.043     8.902 r  Z2o2_small_reg_3864[4]_i_16/O
                         net (fo=1, routed)           0.000     8.902    Z2o2_small_reg_3864[4]_i_16_n_0
    SLICE_X33Y150        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     9.097 r  Z2o2_small_reg_3864_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.097    Z2o2_small_reg_3864_reg[4]_i_10_n_0
    SLICE_X33Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.150 r  Z2o2_small_reg_3864_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.150    Z2o2_small_reg_3864_reg[4]_i_5_n_0
    SLICE_X33Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.203 r  Z2o2_small_reg_3864_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.203    Z2o2_small_reg_3864_reg[4]_i_4_n_0
    SLICE_X33Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.256 r  Z2o2_small_reg_3864_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.256    Z2o2_small_reg_3864_reg[8]_i_5_n_0
    SLICE_X33Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.309 r  Z2o2_small_reg_3864_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.309    Z2o2_small_reg_3864_reg[10]_i_5_n_0
    SLICE_X33Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.362 r  Z2o2_small_reg_3864_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.362    Z2o2_small_reg_3864_reg[12]_i_4_n_0
    SLICE_X33Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.415 r  Z2o2_small_reg_3864_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.415    Z2o2_small_reg_3864_reg[20]_i_4_n_0
    SLICE_X33Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.468 r  Z2o2_small_reg_3864_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.468    Z2o2_small_reg_3864_reg[30]_i_9_n_0
    SLICE_X33Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.521 r  Z2o2_small_reg_3864_reg[30]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.521    Z2o2_small_reg_3864_reg[30]_i_6_n_0
    SLICE_X33Y159        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.687 r  Z2o2_small_reg_3864_reg[30]_i_4/O[1]
                         net (fo=9, routed)           0.859    10.546    Z2o2_cast_fu_1758_p4[27]
    SLICE_X37Y149        LUT2 (Prop_lut2_I1_O)        0.123    10.669 r  LogF_normal_L_2_reg_3853[27]_i_9/O
                         net (fo=1, routed)           0.000    10.669    LogF_normal_L_2_reg_3853[27]_i_9_n_0
    SLICE_X37Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.936 r  LogF_normal_L_2_reg_3853_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.001    10.937    LogF_normal_L_2_reg_3853_reg[27]_i_6_n_0
    SLICE_X37Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.990 r  LogF_normal_L_2_reg_3853_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.990    LogF_normal_L_2_reg_3853_reg[31]_i_6_n_0
    SLICE_X37Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.043 r  LogF_normal_L_2_reg_3853_reg[35]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.043    LogF_normal_L_2_reg_3853_reg[35]_i_6_n_0
    SLICE_X37Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.096 r  LogF_normal_L_2_reg_3853_reg[39]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.096    LogF_normal_L_2_reg_3853_reg[39]_i_6_n_0
    SLICE_X37Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    11.207 r  LogF_normal_L_2_reg_3853_reg[43]_i_6/O[0]
                         net (fo=3, routed)           0.334    11.541    Log1p_normal_fu_1782_p2[40]
    SLICE_X38Y153        LUT2 (Prop_lut2_I1_O)        0.124    11.665 r  LogF_normal_L_2_reg_3853[43]_i_5/O
                         net (fo=1, routed)           0.000    11.665    LogF_normal_L_2_reg_3853[43]_i_5_n_0
    SLICE_X38Y153        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.924 r  LogF_normal_L_2_reg_3853_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.924    LogF_normal_L_2_reg_3853_reg[43]_i_1_n_0
    SLICE_X38Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.977 r  LogF_normal_L_2_reg_3853_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.977    LogF_normal_L_2_reg_3853_reg[47]_i_1_n_0
    SLICE_X38Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.030 r  LogF_normal_L_2_reg_3853_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.030    LogF_normal_L_2_reg_3853_reg[51]_i_1_n_0
    SLICE_X38Y156        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    12.141 r  LogF_normal_L_2_reg_3853_reg[55]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.141    LogF_normal_L_2_fu_1800_p2[54]
    SLICE_X38Y156        FDRE                                         r  LogF_normal_L_2_reg_3853_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
    AU32                                              0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.574    10.574 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.388    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.471 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=2733, routed)        1.432    13.903    ap_clk_IBUF_BUFG
    SLICE_X38Y156        FDRE                                         r  LogF_normal_L_2_reg_3853_reg[54]/C
                         clock pessimism              0.324    14.227    
                         clock uncertainty           -0.035    14.192    
    SLICE_X38Y156        FDRE (Setup_fdre_C_D)        0.049    14.241    LogF_normal_L_2_reg_3853_reg[54]
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                         -12.141    
  -------------------------------------------------------------------
                         slack                                  2.100    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 grp_range_red_fu_448/B8_reg_2844_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_range_red_fu_448/Z9_reg_2920_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.174ns (62.219%)  route 0.106ns (37.781%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.187     0.187 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.880     1.067    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.093 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=2733, routed)        0.757     1.850    grp_range_red_fu_448/ap_clk_IBUF_BUFG
    SLICE_X39Y149        FDRE                                         r  grp_range_red_fu_448/B8_reg_2844_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y149        FDRE (Prop_fdre_C_Q)         0.100     1.950 r  grp_range_red_fu_448/B8_reg_2844_reg[38]/Q
                         net (fo=3, routed)           0.106     2.056    grp_range_red_fu_448/B8_reg_2844[38]
    SLICE_X36Y150        LUT2 (Prop_lut2_I0_O)        0.028     2.084 r  grp_range_red_fu_448/Z9_reg_2920[39]_i_2/O
                         net (fo=1, routed)           0.000     2.084    grp_range_red_fu_448/Z9_reg_2920[39]_i_2_n_0
    SLICE_X36Y150        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     2.130 r  grp_range_red_fu_448/Z9_reg_2920_reg[39]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.130    grp_range_red_fu_448/Z9_fu_2221_p2[39]
    SLICE_X36Y150        FDRE                                         r  grp_range_red_fu_448/Z9_reg_2920_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.354     0.354 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.950     1.304    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.334 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=2733, routed)        0.928     2.262    grp_range_red_fu_448/ap_clk_IBUF_BUFG
    SLICE_X36Y150        FDRE                                         r  grp_range_red_fu_448/Z9_reg_2920_reg[39]/C
                         clock pessimism             -0.269     1.993    
    SLICE_X36Y150        FDRE (Hold_fdre_C_D)         0.092     2.085    grp_range_red_fu_448/Z9_reg_2920_reg[39]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 grp_range_red_fu_448/Z9_reg_2920_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_250_reg_3838_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.118ns (47.698%)  route 0.129ns (52.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.187     0.187 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.880     1.067    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.093 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=2733, routed)        0.757     1.850    grp_range_red_fu_448/ap_clk_IBUF_BUFG
    SLICE_X36Y148        FDRE                                         r  grp_range_red_fu_448/Z9_reg_2920_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y148        FDRE (Prop_fdre_C_Q)         0.118     1.968 r  grp_range_red_fu_448/Z9_reg_2920_reg[28]/Q
                         net (fo=2, routed)           0.129     2.098    grp_range_red_fu_448_ap_return_0[28]
    SLICE_X37Y150        FDRE                                         r  tmp_250_reg_3838_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.354     0.354 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.950     1.304    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.334 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=2733, routed)        0.928     2.262    ap_clk_IBUF_BUFG
    SLICE_X37Y150        FDRE                                         r  tmp_250_reg_3838_reg[28]/C
                         clock pessimism             -0.269     1.993    
    SLICE_X37Y150        FDRE (Hold_fdre_C_D)         0.040     2.033    tmp_250_reg_3838_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 grp_range_red_fu_448/B8_reg_2844_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_range_red_fu_448/Z9_reg_2920_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.175ns (56.769%)  route 0.133ns (43.231%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.187     0.187 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.880     1.067    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.093 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=2733, routed)        0.757     1.850    grp_range_red_fu_448/ap_clk_IBUF_BUFG
    SLICE_X39Y149        FDRE                                         r  grp_range_red_fu_448/B8_reg_2844_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y149        FDRE (Prop_fdre_C_Q)         0.100     1.950 r  grp_range_red_fu_448/B8_reg_2844_reg[36]/Q
                         net (fo=3, routed)           0.133     2.083    grp_range_red_fu_448/B8_reg_2844[36]
    SLICE_X36Y150        LUT2 (Prop_lut2_I0_O)        0.028     2.111 r  grp_range_red_fu_448/Z9_reg_2920[39]_i_4/O
                         net (fo=1, routed)           0.000     2.111    grp_range_red_fu_448/Z9_reg_2920[39]_i_4_n_0
    SLICE_X36Y150        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     2.158 r  grp_range_red_fu_448/Z9_reg_2920_reg[39]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.158    grp_range_red_fu_448/Z9_fu_2221_p2[37]
    SLICE_X36Y150        FDRE                                         r  grp_range_red_fu_448/Z9_reg_2920_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.354     0.354 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.950     1.304    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.334 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=2733, routed)        0.928     2.262    grp_range_red_fu_448/ap_clk_IBUF_BUFG
    SLICE_X36Y150        FDRE                                         r  grp_range_red_fu_448/Z9_reg_2920_reg[37]/C
                         clock pessimism             -0.269     1.993    
    SLICE_X36Y150        FDRE (Hold_fdre_C_D)         0.092     2.085    grp_range_red_fu_448/Z9_reg_2920_reg[37]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 grp_range_red_fu_448/logtable7_U/range_red_logtable7_rom_U/q0_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_range_red_fu_448/tmp_127_reg_2940_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.091ns (39.788%)  route 0.138ns (60.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.187     0.187 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.880     1.067    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.093 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=2733, routed)        0.792     1.885    grp_range_red_fu_448/logtable7_U/range_red_logtable7_rom_U/ap_clk_IBUF_BUFG
    SLICE_X23Y149        FDRE                                         r  grp_range_red_fu_448/logtable7_U/range_red_logtable7_rom_U/q0_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y149        FDRE (Prop_fdre_C_Q)         0.091     1.976 r  grp_range_red_fu_448/logtable7_U/range_red_logtable7_rom_U/q0_reg[60]/Q
                         net (fo=1, routed)           0.138     2.114    grp_range_red_fu_448/logtable7_U_n_38
    SLICE_X20Y150        FDRE                                         r  grp_range_red_fu_448/tmp_127_reg_2940_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.354     0.354 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.950     1.304    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.334 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=2733, routed)        0.964     2.298    grp_range_red_fu_448/ap_clk_IBUF_BUFG
    SLICE_X20Y150        FDRE                                         r  grp_range_red_fu_448/tmp_127_reg_2940_reg[0]/C
                         clock pessimism             -0.269     2.029    
    SLICE_X20Y150        FDRE (Hold_fdre_C_D)         0.011     2.040    grp_range_red_fu_448/tmp_127_reg_2940_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 grp_range_red_fu_448/B8_reg_2844_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_range_red_fu_448/Z9_reg_2920_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.178ns (57.556%)  route 0.131ns (42.444%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.187     0.187 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.880     1.067    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.093 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=2733, routed)        0.757     1.850    grp_range_red_fu_448/ap_clk_IBUF_BUFG
    SLICE_X39Y149        FDRE                                         r  grp_range_red_fu_448/B8_reg_2844_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y149        FDRE (Prop_fdre_C_Q)         0.100     1.950 r  grp_range_red_fu_448/B8_reg_2844_reg[36]/Q
                         net (fo=3, routed)           0.131     2.081    grp_range_red_fu_448/B8_reg_2844[36]
    SLICE_X36Y150        LUT2 (Prop_lut2_I1_O)        0.028     2.109 r  grp_range_red_fu_448/Z9_reg_2920[39]_i_5/O
                         net (fo=1, routed)           0.000     2.109    grp_range_red_fu_448/Z9_reg_2920[39]_i_5_n_0
    SLICE_X36Y150        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     2.159 r  grp_range_red_fu_448/Z9_reg_2920_reg[39]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.159    grp_range_red_fu_448/Z9_fu_2221_p2[36]
    SLICE_X36Y150        FDRE                                         r  grp_range_red_fu_448/Z9_reg_2920_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.354     0.354 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.950     1.304    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.334 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=2733, routed)        0.928     2.262    grp_range_red_fu_448/ap_clk_IBUF_BUFG
    SLICE_X36Y150        FDRE                                         r  grp_range_red_fu_448/Z9_reg_2920_reg[36]/C
                         clock pessimism             -0.269     1.993    
    SLICE_X36Y150        FDRE (Hold_fdre_C_D)         0.092     2.085    grp_range_red_fu_448/Z9_reg_2920_reg[36]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 grp_range_red_fu_448/logtable6_U/range_red_logtable6_rom_U/q0_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_range_red_fu_448/tmp_114_reg_2945_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.091ns (39.999%)  route 0.137ns (60.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.187     0.187 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.880     1.067    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.093 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=2733, routed)        0.792     1.885    grp_range_red_fu_448/logtable6_U/range_red_logtable6_rom_U/ap_clk_IBUF_BUFG
    SLICE_X23Y148        FDRE                                         r  grp_range_red_fu_448/logtable6_U/range_red_logtable6_rom_U/q0_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y148        FDRE (Prop_fdre_C_Q)         0.091     1.976 r  grp_range_red_fu_448/logtable6_U/range_red_logtable6_rom_U/q0_reg[61]/Q
                         net (fo=1, routed)           0.137     2.113    grp_range_red_fu_448/logtable6_q0[61]
    SLICE_X20Y150        FDRE                                         r  grp_range_red_fu_448/tmp_114_reg_2945_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.354     0.354 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.950     1.304    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.334 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=2733, routed)        0.964     2.298    grp_range_red_fu_448/ap_clk_IBUF_BUFG
    SLICE_X20Y150        FDRE                                         r  grp_range_red_fu_448/tmp_114_reg_2945_reg[1]/C
                         clock pessimism             -0.269     2.029    
    SLICE_X20Y150        FDRE (Hold_fdre_C_D)         0.006     2.035    grp_range_red_fu_448/tmp_114_reg_2945_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 grp_range_red_fu_448/logtable3_0_U/range_red_logtablkbM_rom_U/q0_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_range_red_fu_448/tmp14_reg_2669_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.179ns (40.654%)  route 0.261ns (59.346%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.187     0.187 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.880     1.067    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.093 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=2733, routed)        0.738     1.831    grp_range_red_fu_448/logtable3_0_U/range_red_logtablkbM_rom_U/ap_clk_IBUF_BUFG
    SLICE_X27Y151        FDRE                                         r  grp_range_red_fu_448/logtable3_0_U/range_red_logtablkbM_rom_U/q0_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y151        FDRE (Prop_fdre_C_Q)         0.100     1.931 r  grp_range_red_fu_448/logtable3_0_U/range_red_logtablkbM_rom_U/q0_reg[22]/Q
                         net (fo=1, routed)           0.261     2.193    grp_range_red_fu_448/logtable2_0_U/range_red_logtabljbC_rom_U/tmp14_reg_2669_reg[59][22]
    SLICE_X25Y148        LUT2 (Prop_lut2_I1_O)        0.028     2.221 r  grp_range_red_fu_448/logtable2_0_U/range_red_logtabljbC_rom_U/tmp14_reg_2669[23]_i_3/O
                         net (fo=1, routed)           0.000     2.221    grp_range_red_fu_448/logtable2_0_U/range_red_logtabljbC_rom_U/tmp14_reg_2669[23]_i_3_n_0
    SLICE_X25Y148        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.272 r  grp_range_red_fu_448/logtable2_0_U/range_red_logtabljbC_rom_U/tmp14_reg_2669_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.272    grp_range_red_fu_448/tmp14_fu_1113_p2[22]
    SLICE_X25Y148        FDRE                                         r  grp_range_red_fu_448/tmp14_reg_2669_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.354     0.354 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.950     1.304    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.334 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=2733, routed)        1.034     2.368    grp_range_red_fu_448/ap_clk_IBUF_BUFG
    SLICE_X25Y148        FDRE                                         r  grp_range_red_fu_448/tmp14_reg_2669_reg[22]/C
                         clock pessimism             -0.269     2.099    
    SLICE_X25Y148        FDRE (Hold_fdre_C_D)         0.071     2.170    grp_range_red_fu_448/tmp14_reg_2669_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 grp_range_red_fu_448/Z9_reg_2920_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_250_reg_3838_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.118ns (41.446%)  route 0.167ns (58.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.187     0.187 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.880     1.067    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.093 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=2733, routed)        0.757     1.850    grp_range_red_fu_448/ap_clk_IBUF_BUFG
    SLICE_X36Y149        FDRE                                         r  grp_range_red_fu_448/Z9_reg_2920_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y149        FDRE (Prop_fdre_C_Q)         0.118     1.968 r  grp_range_red_fu_448/Z9_reg_2920_reg[33]/Q
                         net (fo=2, routed)           0.167     2.135    grp_range_red_fu_448_ap_return_0[33]
    SLICE_X37Y151        FDRE                                         r  tmp_250_reg_3838_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.354     0.354 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.950     1.304    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.334 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=2733, routed)        0.928     2.262    ap_clk_IBUF_BUFG
    SLICE_X37Y151        FDRE                                         r  tmp_250_reg_3838_reg[33]/C
                         clock pessimism             -0.269     1.993    
    SLICE_X37Y151        FDRE (Hold_fdre_C_D)         0.040     2.033    tmp_250_reg_3838_reg[33]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 grp_range_red_fu_448/B8_reg_2844_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_range_red_fu_448/Z9_reg_2920_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.175ns (50.049%)  route 0.175ns (49.951%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.187     0.187 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.880     1.067    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.093 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=2733, routed)        0.757     1.850    grp_range_red_fu_448/ap_clk_IBUF_BUFG
    SLICE_X39Y149        FDRE                                         r  grp_range_red_fu_448/B8_reg_2844_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y149        FDRE (Prop_fdre_C_Q)         0.100     1.950 r  grp_range_red_fu_448/B8_reg_2844_reg[38]/Q
                         net (fo=3, routed)           0.175     2.125    grp_range_red_fu_448/B8_reg_2844[38]
    SLICE_X36Y150        LUT2 (Prop_lut2_I1_O)        0.028     2.153 r  grp_range_red_fu_448/Z9_reg_2920[39]_i_3/O
                         net (fo=1, routed)           0.000     2.153    grp_range_red_fu_448/Z9_reg_2920[39]_i_3_n_0
    SLICE_X36Y150        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     2.200 r  grp_range_red_fu_448/Z9_reg_2920_reg[39]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.200    grp_range_red_fu_448/Z9_fu_2221_p2[38]
    SLICE_X36Y150        FDRE                                         r  grp_range_red_fu_448/Z9_reg_2920_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.354     0.354 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.950     1.304    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.334 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=2733, routed)        0.928     2.262    grp_range_red_fu_448/ap_clk_IBUF_BUFG
    SLICE_X36Y150        FDRE                                         r  grp_range_red_fu_448/Z9_reg_2920_reg[38]/C
                         clock pessimism             -0.269     1.993    
    SLICE_X36Y150        FDRE (Hold_fdre_C_D)         0.092     2.085    grp_range_red_fu_448/Z9_reg_2920_reg[38]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 grp_range_red_fu_448/B8_reg_2844_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_range_red_fu_448/Z9_reg_2920_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.246ns (69.955%)  route 0.106ns (30.045%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.187     0.187 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.880     1.067    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.093 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=2733, routed)        0.757     1.850    grp_range_red_fu_448/ap_clk_IBUF_BUFG
    SLICE_X39Y149        FDRE                                         r  grp_range_red_fu_448/B8_reg_2844_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y149        FDRE (Prop_fdre_C_Q)         0.100     1.950 r  grp_range_red_fu_448/B8_reg_2844_reg[38]/Q
                         net (fo=3, routed)           0.106     2.056    grp_range_red_fu_448/B8_reg_2844[38]
    SLICE_X36Y150        LUT2 (Prop_lut2_I0_O)        0.028     2.084 r  grp_range_red_fu_448/Z9_reg_2920[39]_i_2/O
                         net (fo=1, routed)           0.000     2.084    grp_range_red_fu_448/Z9_reg_2920[39]_i_2_n_0
    SLICE_X36Y150        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077     2.161 r  grp_range_red_fu_448/Z9_reg_2920_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.161    grp_range_red_fu_448/Z9_reg_2920_reg[39]_i_1_n_0
    SLICE_X36Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.202 r  grp_range_red_fu_448/Z9_reg_2920_reg[43]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.202    grp_range_red_fu_448/Z9_fu_2221_p2[40]
    SLICE_X36Y151        FDRE                                         r  grp_range_red_fu_448/Z9_reg_2920_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.354     0.354 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.950     1.304    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.334 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=2733, routed)        0.928     2.262    grp_range_red_fu_448/ap_clk_IBUF_BUFG
    SLICE_X36Y151        FDRE                                         r  grp_range_red_fu_448/Z9_reg_2920_reg[40]/C
                         clock pessimism             -0.269     1.993    
    SLICE_X36Y151        FDRE (Hold_fdre_C_D)         0.092     2.085    grp_range_red_fu_448/Z9_reg_2920_reg[40]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.772         10.000      7.228      DSP48_X0Y54    grp_range_red_fu_448/p_0_out__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         10.000      7.228      DSP48_X2Y52    grp_range_red_fu_448/tmp_1_reg_2514_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         10.000      7.228      DSP48_X2Y51    grp_range_red_fu_448/tmp_1_reg_2514_reg__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         10.000      7.228      DSP48_X1Y56    grp_range_red_fu_448/logd_mac_muladd_4ncg_U1/logd_mac_muladd_4ncg_DSP48_0_U/p/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X1Y58   grp_range_red_fu_448/logtable0_0_U/range_red_logtablhbi_rom_U/q0_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB18_X1Y58   grp_range_red_fu_448/logtable0_0_U/range_red_logtablhbi_rom_U/q0_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X1Y62   grp_range_red_fu_448/logtable0_0_U/range_red_logtablhbi_rom_U/q0_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB18_X1Y62   grp_range_red_fu_448/logtable0_0_U/range_red_logtablhbi_rom_U/q0_reg_1/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         10.000      8.462      DSP48_X2Y54    grp_range_red_fu_448/P0_fu_536_p2__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         10.000      8.462      DSP48_X1Y55    grp_range_red_fu_448/p_0_out__3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X30Y154  tmp_194_reg_3891_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X30Y153  tmp_194_reg_3891_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X30Y153  tmp_194_reg_3891_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X31Y151  tmp_194_reg_3891_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X30Y153  tmp_194_reg_3891_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X30Y154  tmp_194_reg_3891_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X30Y154  tmp_194_reg_3891_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X29Y134  grp_range_red_fu_448/tmp_35_reg_2644_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X32Y155  Log_normal_L_1_reg_3915_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X31Y120  grp_range_red_fu_448/tmp_59_cast_reg_2612_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X44Y145  A_reg_3790_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X13Y158  tmp_140_reg_3875_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X44Y146  FirstBit_reg_3668_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X18Y158  LogF_normal_H_2_reg_3885_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X18Y158  LogF_normal_H_2_reg_3885_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X45Y147  lzo_reg_3800_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X47Y159  lzo_reg_3800_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X45Y147  lzo_reg_3800_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X45Y147  lzo_reg_3800_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X27Y162  newSel4_reg_4010_reg[0]/C



