0.6
2019.2
Nov  6 2019
21:57:16
D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/AESL_autobram_buffer_V.v,1597729942,systemVerilog,,,,AESL_autobram_buffer_V,D:/Program_Files/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/AESL_axi_s_video_dst.v,1597729942,systemVerilog,,,,AESL_axi_s_video_dst,D:/Program_Files/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/AESL_axi_s_video_src.v,1597729942,systemVerilog,,,,AESL_axi_s_video_src,D:/Program_Files/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v,1597729942,systemVerilog,,,,AESL_axi_slave_AXILiteS,D:/Program_Files/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/AESL_deadlock_detection_unit.v,1597729943,systemVerilog,,,,AESL_deadlock_detect_unit,D:/Program_Files/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/AESL_deadlock_detector.v,1597729943,systemVerilog,,,,AESL_deadlock_detector,D:/Program_Files/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/AESL_deadlock_report_unit.v,1597729943,systemVerilog,,,,AESL_deadlock_report_unit,D:/Program_Files/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/AESL_fifo.v,1597729942,systemVerilog,,,,fifo,D:/Program_Files/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/AXIvideo2Mat.v,1597729803,systemVerilog,,,,AXIvideo2Mat,D:/Program_Files/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/Add_Rectangle.v,1597729808,systemVerilog,,,,Add_Rectangle,D:/Program_Files/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/Block_Mat_exit48_pro.v,1597729803,systemVerilog,,,,Block_Mat_exit48_pro,D:/Program_Files/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/Duplicate.v,1597729804,systemVerilog,,,,Duplicate,D:/Program_Files/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/Loop_BRAM_LOOP_proc7.v,1597729807,systemVerilog,,,,Loop_BRAM_LOOP_proc7,D:/Program_Files/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/Mat2AXIvideo.v,1597729809,systemVerilog,,,,Mat2AXIvideo,D:/Program_Files/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/Resize.v,1597729806,systemVerilog,,,,Resize,D:/Program_Files/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/Resize_opr_linear.v,1597729805,systemVerilog,,,,Resize_opr_linear,D:/Program_Files/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/Resize_opr_linearbkb.v,1597729814,systemVerilog,,,,Resize_opr_linearbkb;Resize_opr_linearbkb_ram,D:/Program_Files/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/Resize_opr_lineareOg.v,1597729814,systemVerilog,,,,Resize_opr_lineareOg;Resize_opr_lineareOg_ram,D:/Program_Files/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/Return_Plate.v,1597729804,systemVerilog,,,,Return_Plate,D:/Program_Files/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/box.autotb.v,1597729943,systemVerilog,,,,apatb_box_top,D:/Program_Files/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/box.v,1597729810,systemVerilog,,,,box,D:/Program_Files/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/box_AXILiteS_s_axi.v,1597729814,systemVerilog,,,,box_AXILiteS_s_axi,D:/Program_Files/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/box_mul_48s_50ns_hbi.v,1597729814,systemVerilog,,,,box_mul_48s_50ns_hbi;box_mul_48s_50ns_hbi_MulnS_0,D:/Program_Files/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/box_mul_mul_8ns_2jbC.v,1597729814,systemVerilog,,,,box_mul_mul_8ns_2jbC;box_mul_mul_8ns_2jbC_DSP48_0,D:/Program_Files/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/box_udiv_31ns_32sibs.v,1597729814,systemVerilog,,,,box_udiv_31ns_32sibs;box_udiv_31ns_32sibs_div;box_udiv_31ns_32sibs_div_u,D:/Program_Files/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/fifo_w11_d2_A.v,1597729812,systemVerilog,,,,fifo_w11_d2_A;fifo_w11_d2_A_shiftReg,D:/Program_Files/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/fifo_w12_d2_A.v,1597729813,systemVerilog,,,,fifo_w12_d2_A;fifo_w12_d2_A_shiftReg,D:/Program_Files/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/fifo_w32_d4_A.v,1597729812,systemVerilog,,,,fifo_w32_d4_A;fifo_w32_d4_A_shiftReg,D:/Program_Files/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/fifo_w32_d5_A.v,1597729812,systemVerilog,,,,fifo_w32_d5_A;fifo_w32_d5_A_shiftReg,D:/Program_Files/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/fifo_w8_d2_A.v,1597729813,systemVerilog,,,,fifo_w8_d2_A;fifo_w8_d2_A_shiftReg,D:/Program_Files/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/regslice_core.v,1597729814,systemVerilog,,,,ibuf;obuf;regslice_both;regslice_both_w1;regslice_forward;regslice_forward_w1;regslice_reverse;regslice_reverse_w1,D:/Program_Files/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/start_for_Add_ReclbW.v,1597729813,systemVerilog,,,,start_for_Add_ReclbW;start_for_Add_ReclbW_shiftReg,D:/Program_Files/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/start_for_Duplicamb6.v,1597729813,systemVerilog,,,,start_for_Duplicamb6;start_for_Duplicamb6_shiftReg,D:/Program_Files/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/start_for_Loop_BRncg.v,1597729814,systemVerilog,,,,start_for_Loop_BRncg;start_for_Loop_BRncg_shiftReg,D:/Program_Files/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/start_for_Mat2AXIocq.v,1597729814,systemVerilog,,,,start_for_Mat2AXIocq;start_for_Mat2AXIocq_shiftReg,D:/Program_Files/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/start_for_Resize_U0.v,1597729813,systemVerilog,,,,start_for_Resize_U0;start_for_Resize_U0_shiftReg,D:/Program_Files/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/start_for_Return_kbM.v,1597729813,systemVerilog,,,,start_for_Return_kbM;start_for_Return_kbM_shiftReg,D:/Program_Files/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
