// Take in a 


module composite_in(rst, clkin, data_in, data_out, hsync);

// I/O
input wire rst;
input wire clkin
output wire hsync;
output wire [7:0] data_out;


endmodule

