# RISC-V-FYP
The purpose of this final year project (FYP) is to design and implement a 5-stage pipelined RISC-V processor in VHDL as an education tool.

RISC-V_Top:
  -> Contains the Xilinx project, VHDL Modules and testbenches associated with the FYP

Documentation:
  -> Contains all specifications, guide and images associates with the FYP
