 
****************************************
Report : timing
        -path full_clock
        -delay min
        -nets
        -max_paths 30
        -transition_time
Design : fp_mul
Version: T-2022.03-SP3
Date   : Mon Nov 18 20:09:29 2024
****************************************

Operating Conditions: tt1p05v25c   Library: saed32rvt_tt1p05v25c
Wire Load Model Mode: enclosed

  Startpoint: out_valid_stage_2_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: out_valid_stage_3_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mul             8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  out_valid_stage_2_reg/CLK (DFFX1_RVT)                   0.08      0.00       0.10 r
  out_valid_stage_2_reg/Q (DFFX1_RVT)                     0.01      0.09       0.19 r
  out_valid_stage_2 (net)                       1                   0.00       0.19 r
  out_valid_stage_3_reg/SETB (DFFSSRX1_RVT)               0.01      0.01       0.21 r
  data arrival time                                                            0.21

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.98       1.08
  out_valid_stage_3_reg/CLK (DFFSSRX1_RVT)                          0.00       1.08 r
  library hold time                                                 0.03       1.11
  data required time                                                           1.11
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.11
  data arrival time                                                           -0.21
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.91


  Startpoint: idataA_exp_ff_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: product_exp_ff_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mul             8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  idataA_exp_ff_reg_0_/CLK (DFFX1_RVT)                    0.08      0.00       0.10 r
  idataA_exp_ff_reg_0_/QN (DFFX1_RVT)                     0.01      0.08       0.18 r
  n7300 (net)                                   1                   0.00       0.18 r
  product_exp_ff_reg_0_/SETB (DFFSSRX1_RVT)               0.01      0.01       0.19 r
  data arrival time                                                            0.19

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.98       1.08
  product_exp_ff_reg_0_/CLK (DFFSSRX1_RVT)                          0.00       1.08 r
  library hold time                                                 0.02       1.10
  data required time                                                           1.10
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.10
  data arrival time                                                           -0.19
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.91


  Startpoint: product_exp_ff_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: odata_exp_ff_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mul             8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  product_exp_ff_reg_3_/CLK (DFFX1_RVT)                   0.08      0.00       0.10 r
  product_exp_ff_reg_3_/QN (DFFX1_RVT)                    0.01      0.08       0.18 r
  n1086 (net)                                   1                   0.00       0.18 r
  U1131/Y (AO22X1_RVT)                                    0.01      0.04       0.22 r
  N135 (net)                                    1                   0.00       0.22 r
  odata_exp_ff_reg_3_/D (DFFX1_RVT)                       0.01      0.01       0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.98       1.08
  odata_exp_ff_reg_3_/CLK (DFFX1_RVT)                               0.00       1.08 r
  library hold time                                                -0.01       1.07
  data required time                                                           1.07
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.07
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.84


  Startpoint: product_exp_ff_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: odata_exp_ff_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mul             8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  product_exp_ff_reg_5_/CLK (DFFX1_RVT)                   0.08      0.00       0.10 r
  product_exp_ff_reg_5_/QN (DFFX1_RVT)                    0.01      0.08       0.18 r
  n1088 (net)                                   1                   0.00       0.18 r
  U1139/Y (AO22X1_RVT)                                    0.01      0.04       0.22 r
  N137 (net)                                    1                   0.00       0.22 r
  odata_exp_ff_reg_5_/D (DFFX1_RVT)                       0.01      0.01       0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.98       1.08
  odata_exp_ff_reg_5_/CLK (DFFX1_RVT)                               0.00       1.08 r
  library hold time                                                -0.01       1.07
  data required time                                                           1.07
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.07
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.84


  Startpoint: product_exp_ff_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: odata_exp_ff_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mul             8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  product_exp_ff_reg_1_/CLK (DFFX1_RVT)                   0.08      0.00       0.10 r
  product_exp_ff_reg_1_/QN (DFFX1_RVT)                    0.01      0.08       0.18 r
  n1073 (net)                                   2                   0.00       0.18 r
  U1125/Y (AO22X1_RVT)                                    0.01      0.04       0.23 r
  N133 (net)                                    1                   0.00       0.23 r
  odata_exp_ff_reg_1_/D (DFFX1_RVT)                       0.01      0.01       0.24 r
  data arrival time                                                            0.24

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.98       1.08
  odata_exp_ff_reg_1_/CLK (DFFX1_RVT)                               0.00       1.08 r
  library hold time                                                -0.01       1.07
  data required time                                                           1.07
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.07
  data arrival time                                                           -0.24
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.83


  Startpoint: product_exp_ff_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: odata_exp_ff_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mul             8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  product_exp_ff_reg_7_/CLK (DFFSSRX1_RVT)                0.08      0.00       0.10 r
  product_exp_ff_reg_7_/QN (DFFSSRX1_RVT)                 0.01      0.08       0.18 r
  product_exp_ff[7] (net)                       1                   0.00       0.18 r
  U1145/Y (OA222X1_RVT)                                   0.01      0.05       0.23 r
  N139 (net)                                    1                   0.00       0.23 r
  odata_exp_ff_reg_7_/D (DFFX1_RVT)                       0.01      0.01       0.24 r
  data arrival time                                                            0.24

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.98       1.08
  odata_exp_ff_reg_7_/CLK (DFFX1_RVT)                               0.00       1.08 r
  library hold time                                                -0.01       1.07
  data required time                                                           1.07
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.07
  data arrival time                                                           -0.24
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.83


  Startpoint: product_sig_ff_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: odata_sig_ff_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mul             8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  product_sig_ff_reg/CLK (DFFX1_RVT)       0.08      0.00       0.10 r
  product_sig_ff_reg/Q (DFFX1_RVT)         0.01      0.09       0.19 r
  product_sig_ff (net)           1                   0.00       0.19 r
  U1146/Y (AND2X1_RVT)                     0.01      0.04       0.23 r
  N131 (net)                     1                   0.00       0.23 r
  odata_sig_ff_reg/D (DFFX1_RVT)           0.01      0.01       0.24 r
  data arrival time                                             0.24

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  clock uncertainty                                  0.98       1.08
  odata_sig_ff_reg/CLK (DFFX1_RVT)                   0.00       1.08 r
  library hold time                                 -0.01       1.07
  data required time                                            1.07
  ------------------------------------------------------------------------------------------
  data required time                                            1.07
  data arrival time                                            -0.24
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.83


  Startpoint: idataB_exp_ff_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: product_exp_ff_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mul             8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  idataB_exp_ff_reg_0_/CLK (DFFX1_RVT)                    0.08      0.00       0.10 r
  idataB_exp_ff_reg_0_/Q (DFFX1_RVT)                      0.01      0.10       0.20 r
  idataB_exp_ff[0] (net)                        3                   0.00       0.20 r
  product_exp_ff_reg_0_/D (DFFSSRX1_RVT)                  0.01      0.02       0.21 r
  data arrival time                                                            0.21

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.98       1.08
  product_exp_ff_reg_0_/CLK (DFFSSRX1_RVT)                          0.00       1.08 r
  library hold time                                                -0.04       1.04
  data required time                                                           1.04
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.04
  data arrival time                                                           -0.21
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.83


  Startpoint: product_exp_ff_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: odata_exp_ff_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mul             8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  product_exp_ff_reg_6_/CLK (DFFX1_RVT)                   0.08      0.00       0.10 r
  product_exp_ff_reg_6_/QN (DFFX1_RVT)                    0.01      0.09       0.19 r
  n1072 (net)                                   3                   0.00       0.19 r
  U1143/Y (AO22X1_RVT)                                    0.01      0.04       0.23 r
  N138 (net)                                    1                   0.00       0.23 r
  odata_exp_ff_reg_6_/D (DFFX1_RVT)                       0.01      0.01       0.24 r
  data arrival time                                                            0.24

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.98       1.08
  odata_exp_ff_reg_6_/CLK (DFFX1_RVT)                               0.00       1.08 r
  library hold time                                                -0.01       1.07
  data required time                                                           1.07
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.07
  data arrival time                                                           -0.24
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.83


  Startpoint: product_exp_ff_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: odata_exp_ff_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mul             8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  product_exp_ff_reg_2_/CLK (DFFX1_RVT)                   0.08      0.00       0.10 r
  product_exp_ff_reg_2_/QN (DFFX1_RVT)                    0.01      0.08       0.18 r
  n1084 (net)                                   1                   0.00       0.18 r
  U1127/Y (OA222X1_RVT)                                   0.01      0.05       0.23 r
  N134 (net)                                    1                   0.00       0.23 r
  odata_exp_ff_reg_2_/D (DFFX1_RVT)                       0.01      0.01       0.24 r
  data arrival time                                                            0.24

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.98       1.08
  odata_exp_ff_reg_2_/CLK (DFFX1_RVT)                               0.00       1.08 r
  library hold time                                                -0.01       1.07
  data required time                                                           1.07
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.07
  data arrival time                                                           -0.24
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.83


  Startpoint: product_exp_ff_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: odata_exp_ff_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mul             8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  product_exp_ff_reg_4_/CLK (DFFX1_RVT)                   0.08      0.00       0.10 r
  product_exp_ff_reg_4_/QN (DFFX1_RVT)                    0.01      0.08       0.18 r
  n1087 (net)                                   1                   0.00       0.18 r
  U1135/Y (OA222X1_RVT)                                   0.01      0.05       0.23 r
  N136 (net)                                    1                   0.00       0.23 r
  odata_exp_ff_reg_4_/D (DFFX1_RVT)                       0.01      0.01       0.24 r
  data arrival time                                                            0.24

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.98       1.08
  odata_exp_ff_reg_4_/CLK (DFFX1_RVT)                               0.00       1.08 r
  library hold time                                                -0.01       1.07
  data required time                                                           1.07
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.07
  data arrival time                                                           -0.24
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.83


  Startpoint: idataB_sig_ff_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: product_sig_ff_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mul             8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  idataB_sig_ff_reg/CLK (DFFX1_RVT)        0.08      0.00       0.10 r
  idataB_sig_ff_reg/QN (DFFX1_RVT)         0.01      0.08       0.18 r
  n1089 (net)                    1                   0.00       0.18 r
  U1567/Y (OA221X1_RVT)                    0.01      0.05       0.23 r
  N70 (net)                      1                   0.00       0.23 r
  product_sig_ff_reg/D (DFFX1_RVT)         0.01      0.01       0.24 r
  data arrival time                                             0.24

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  clock uncertainty                                  0.98       1.08
  product_sig_ff_reg/CLK (DFFX1_RVT)                 0.00       1.08 r
  library hold time                                 -0.01       1.07
  data required time                                            1.07
  ------------------------------------------------------------------------------------------
  data required time                                            1.07
  data arrival time                                            -0.24
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.83


  Startpoint: product_mat_ff_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: odata_mat_ff_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mul             8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  product_mat_ff_reg_23_/CLK (DFFX1_RVT)                  0.08      0.00       0.10 r
  product_mat_ff_reg_23_/Q (DFFX1_RVT)                    0.01      0.09       0.19 r
  product_mat_ff[23] (net)                      1                   0.00       0.19 r
  U1099/Y (AO22X1_RVT)                                    0.01      0.04       0.24 r
  N140 (net)                                    1                   0.00       0.24 r
  odata_mat_ff_reg_0_/D (DFFX1_RVT)                       0.01      0.01       0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.98       1.08
  odata_mat_ff_reg_0_/CLK (DFFX1_RVT)                               0.00       1.08 r
  library hold time                                                -0.01       1.07
  data required time                                                           1.07
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.07
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.83


  Startpoint: product_mat_ff_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: odata_mat_ff_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mul             8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  product_mat_ff_reg_40_/CLK (DFFX1_RVT)                  0.08      0.00       0.10 r
  product_mat_ff_reg_40_/Q (DFFX1_RVT)                    0.01      0.09       0.19 r
  product_mat_ff[40] (net)                      2                   0.00       0.19 r
  U1116/Y (AO22X1_RVT)                                    0.01      0.04       0.24 r
  N157 (net)                                    1                   0.00       0.24 r
  odata_mat_ff_reg_17_/D (DFFX1_RVT)                      0.01      0.01       0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.98       1.08
  odata_mat_ff_reg_17_/CLK (DFFX1_RVT)                              0.00       1.08 r
  library hold time                                                -0.01       1.07
  data required time                                                           1.07
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.07
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: product_mat_ff_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: odata_mat_ff_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mul             8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  product_mat_ff_reg_39_/CLK (DFFX1_RVT)                  0.08      0.00       0.10 r
  product_mat_ff_reg_39_/Q (DFFX1_RVT)                    0.01      0.09       0.19 r
  product_mat_ff[39] (net)                      2                   0.00       0.19 r
  U1115/Y (AO22X1_RVT)                                    0.01      0.04       0.24 r
  N156 (net)                                    1                   0.00       0.24 r
  odata_mat_ff_reg_16_/D (DFFX1_RVT)                      0.01      0.01       0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.98       1.08
  odata_mat_ff_reg_16_/CLK (DFFX1_RVT)                              0.00       1.08 r
  library hold time                                                -0.01       1.07
  data required time                                                           1.07
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.07
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: product_mat_ff_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: odata_mat_ff_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mul             8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  product_mat_ff_reg_38_/CLK (DFFX1_RVT)                  0.08      0.00       0.10 r
  product_mat_ff_reg_38_/Q (DFFX1_RVT)                    0.01      0.09       0.19 r
  product_mat_ff[38] (net)                      2                   0.00       0.19 r
  U1114/Y (AO22X1_RVT)                                    0.01      0.04       0.24 r
  N155 (net)                                    1                   0.00       0.24 r
  odata_mat_ff_reg_15_/D (DFFX1_RVT)                      0.01      0.01       0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.98       1.08
  odata_mat_ff_reg_15_/CLK (DFFX1_RVT)                              0.00       1.08 r
  library hold time                                                -0.01       1.07
  data required time                                                           1.07
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.07
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: product_mat_ff_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: odata_mat_ff_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mul             8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  product_mat_ff_reg_37_/CLK (DFFX1_RVT)                  0.08      0.00       0.10 r
  product_mat_ff_reg_37_/Q (DFFX1_RVT)                    0.01      0.09       0.19 r
  product_mat_ff[37] (net)                      2                   0.00       0.19 r
  U1113/Y (AO22X1_RVT)                                    0.01      0.04       0.24 r
  N154 (net)                                    1                   0.00       0.24 r
  odata_mat_ff_reg_14_/D (DFFX1_RVT)                      0.01      0.01       0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.98       1.08
  odata_mat_ff_reg_14_/CLK (DFFX1_RVT)                              0.00       1.08 r
  library hold time                                                -0.01       1.07
  data required time                                                           1.07
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.07
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: product_mat_ff_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: odata_mat_ff_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mul             8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  product_mat_ff_reg_36_/CLK (DFFX1_RVT)                  0.08      0.00       0.10 r
  product_mat_ff_reg_36_/Q (DFFX1_RVT)                    0.01      0.09       0.19 r
  product_mat_ff[36] (net)                      2                   0.00       0.19 r
  U1112/Y (AO22X1_RVT)                                    0.01      0.04       0.24 r
  N153 (net)                                    1                   0.00       0.24 r
  odata_mat_ff_reg_13_/D (DFFX1_RVT)                      0.01      0.01       0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.98       1.08
  odata_mat_ff_reg_13_/CLK (DFFX1_RVT)                              0.00       1.08 r
  library hold time                                                -0.01       1.07
  data required time                                                           1.07
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.07
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: product_mat_ff_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: odata_mat_ff_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mul             8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  product_mat_ff_reg_35_/CLK (DFFX1_RVT)                  0.08      0.00       0.10 r
  product_mat_ff_reg_35_/Q (DFFX1_RVT)                    0.01      0.09       0.19 r
  product_mat_ff[35] (net)                      2                   0.00       0.19 r
  U1111/Y (AO22X1_RVT)                                    0.01      0.04       0.24 r
  N152 (net)                                    1                   0.00       0.24 r
  odata_mat_ff_reg_12_/D (DFFX1_RVT)                      0.01      0.01       0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.98       1.08
  odata_mat_ff_reg_12_/CLK (DFFX1_RVT)                              0.00       1.08 r
  library hold time                                                -0.01       1.07
  data required time                                                           1.07
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.07
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: product_mat_ff_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: odata_mat_ff_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mul             8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  product_mat_ff_reg_34_/CLK (DFFX1_RVT)                  0.08      0.00       0.10 r
  product_mat_ff_reg_34_/Q (DFFX1_RVT)                    0.01      0.09       0.19 r
  product_mat_ff[34] (net)                      2                   0.00       0.19 r
  U1110/Y (AO22X1_RVT)                                    0.01      0.04       0.24 r
  N151 (net)                                    1                   0.00       0.24 r
  odata_mat_ff_reg_11_/D (DFFX1_RVT)                      0.01      0.01       0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.98       1.08
  odata_mat_ff_reg_11_/CLK (DFFX1_RVT)                              0.00       1.08 r
  library hold time                                                -0.01       1.07
  data required time                                                           1.07
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.07
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: product_mat_ff_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: odata_mat_ff_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mul             8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  product_mat_ff_reg_33_/CLK (DFFX1_RVT)                  0.08      0.00       0.10 r
  product_mat_ff_reg_33_/Q (DFFX1_RVT)                    0.01      0.09       0.19 r
  product_mat_ff[33] (net)                      2                   0.00       0.19 r
  U1109/Y (AO22X1_RVT)                                    0.01      0.04       0.24 r
  N150 (net)                                    1                   0.00       0.24 r
  odata_mat_ff_reg_10_/D (DFFX1_RVT)                      0.01      0.01       0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.98       1.08
  odata_mat_ff_reg_10_/CLK (DFFX1_RVT)                              0.00       1.08 r
  library hold time                                                -0.01       1.07
  data required time                                                           1.07
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.07
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: product_mat_ff_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: odata_mat_ff_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mul             8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  product_mat_ff_reg_32_/CLK (DFFX1_RVT)                  0.08      0.00       0.10 r
  product_mat_ff_reg_32_/Q (DFFX1_RVT)                    0.01      0.09       0.19 r
  product_mat_ff[32] (net)                      2                   0.00       0.19 r
  U1108/Y (AO22X1_RVT)                                    0.01      0.04       0.24 r
  N149 (net)                                    1                   0.00       0.24 r
  odata_mat_ff_reg_9_/D (DFFX1_RVT)                       0.01      0.01       0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.98       1.08
  odata_mat_ff_reg_9_/CLK (DFFX1_RVT)                               0.00       1.08 r
  library hold time                                                -0.01       1.07
  data required time                                                           1.07
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.07
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: product_mat_ff_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: odata_mat_ff_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mul             8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  product_mat_ff_reg_31_/CLK (DFFX1_RVT)                  0.08      0.00       0.10 r
  product_mat_ff_reg_31_/Q (DFFX1_RVT)                    0.01      0.09       0.19 r
  product_mat_ff[31] (net)                      2                   0.00       0.19 r
  U1107/Y (AO22X1_RVT)                                    0.01      0.04       0.24 r
  N148 (net)                                    1                   0.00       0.24 r
  odata_mat_ff_reg_8_/D (DFFX1_RVT)                       0.01      0.01       0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.98       1.08
  odata_mat_ff_reg_8_/CLK (DFFX1_RVT)                               0.00       1.08 r
  library hold time                                                -0.01       1.07
  data required time                                                           1.07
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.07
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: product_mat_ff_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: odata_mat_ff_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mul             8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  product_mat_ff_reg_30_/CLK (DFFX1_RVT)                  0.08      0.00       0.10 r
  product_mat_ff_reg_30_/Q (DFFX1_RVT)                    0.01      0.09       0.19 r
  product_mat_ff[30] (net)                      2                   0.00       0.19 r
  U1106/Y (AO22X1_RVT)                                    0.01      0.04       0.24 r
  N147 (net)                                    1                   0.00       0.24 r
  odata_mat_ff_reg_7_/D (DFFX1_RVT)                       0.01      0.01       0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.98       1.08
  odata_mat_ff_reg_7_/CLK (DFFX1_RVT)                               0.00       1.08 r
  library hold time                                                -0.01       1.07
  data required time                                                           1.07
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.07
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: product_mat_ff_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: odata_mat_ff_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mul             8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  product_mat_ff_reg_29_/CLK (DFFX1_RVT)                  0.08      0.00       0.10 r
  product_mat_ff_reg_29_/Q (DFFX1_RVT)                    0.01      0.09       0.19 r
  product_mat_ff[29] (net)                      2                   0.00       0.19 r
  U1105/Y (AO22X1_RVT)                                    0.01      0.04       0.24 r
  N146 (net)                                    1                   0.00       0.24 r
  odata_mat_ff_reg_6_/D (DFFX1_RVT)                       0.01      0.01       0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.98       1.08
  odata_mat_ff_reg_6_/CLK (DFFX1_RVT)                               0.00       1.08 r
  library hold time                                                -0.01       1.07
  data required time                                                           1.07
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.07
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: product_mat_ff_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: odata_mat_ff_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mul             8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  product_mat_ff_reg_28_/CLK (DFFX1_RVT)                  0.08      0.00       0.10 r
  product_mat_ff_reg_28_/Q (DFFX1_RVT)                    0.01      0.09       0.19 r
  product_mat_ff[28] (net)                      2                   0.00       0.19 r
  U1104/Y (AO22X1_RVT)                                    0.01      0.04       0.24 r
  N145 (net)                                    1                   0.00       0.24 r
  odata_mat_ff_reg_5_/D (DFFX1_RVT)                       0.01      0.01       0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.98       1.08
  odata_mat_ff_reg_5_/CLK (DFFX1_RVT)                               0.00       1.08 r
  library hold time                                                -0.01       1.07
  data required time                                                           1.07
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.07
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: product_mat_ff_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: odata_mat_ff_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mul             8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  product_mat_ff_reg_27_/CLK (DFFX1_RVT)                  0.08      0.00       0.10 r
  product_mat_ff_reg_27_/Q (DFFX1_RVT)                    0.01      0.09       0.19 r
  product_mat_ff[27] (net)                      2                   0.00       0.19 r
  U1103/Y (AO22X1_RVT)                                    0.01      0.04       0.24 r
  N144 (net)                                    1                   0.00       0.24 r
  odata_mat_ff_reg_4_/D (DFFX1_RVT)                       0.01      0.01       0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.98       1.08
  odata_mat_ff_reg_4_/CLK (DFFX1_RVT)                               0.00       1.08 r
  library hold time                                                -0.01       1.07
  data required time                                                           1.07
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.07
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: product_mat_ff_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: odata_mat_ff_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mul             8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  product_mat_ff_reg_26_/CLK (DFFX1_RVT)                  0.08      0.00       0.10 r
  product_mat_ff_reg_26_/Q (DFFX1_RVT)                    0.01      0.09       0.19 r
  product_mat_ff[26] (net)                      2                   0.00       0.19 r
  U1102/Y (AO22X1_RVT)                                    0.01      0.04       0.24 r
  N143 (net)                                    1                   0.00       0.24 r
  odata_mat_ff_reg_3_/D (DFFX1_RVT)                       0.01      0.01       0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.98       1.08
  odata_mat_ff_reg_3_/CLK (DFFX1_RVT)                               0.00       1.08 r
  library hold time                                                -0.01       1.07
  data required time                                                           1.07
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.07
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: product_mat_ff_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: odata_mat_ff_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mul             8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  product_mat_ff_reg_25_/CLK (DFFX1_RVT)                  0.08      0.00       0.10 r
  product_mat_ff_reg_25_/Q (DFFX1_RVT)                    0.01      0.09       0.19 r
  product_mat_ff[25] (net)                      2                   0.00       0.19 r
  U1101/Y (AO22X1_RVT)                                    0.01      0.04       0.24 r
  N142 (net)                                    1                   0.00       0.24 r
  odata_mat_ff_reg_2_/D (DFFX1_RVT)                       0.01      0.01       0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.98       1.08
  odata_mat_ff_reg_2_/CLK (DFFX1_RVT)                               0.00       1.08 r
  library hold time                                                -0.01       1.07
  data required time                                                           1.07
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.07
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: product_mat_ff_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: odata_mat_ff_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mul             8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  product_mat_ff_reg_24_/CLK (DFFX1_RVT)                  0.08      0.00       0.10 r
  product_mat_ff_reg_24_/Q (DFFX1_RVT)                    0.01      0.09       0.19 r
  product_mat_ff[24] (net)                      2                   0.00       0.19 r
  U1100/Y (AO22X1_RVT)                                    0.01      0.04       0.24 r
  N141 (net)                                    1                   0.00       0.24 r
  odata_mat_ff_reg_1_/D (DFFX1_RVT)                       0.01      0.01       0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.98       1.08
  odata_mat_ff_reg_1_/CLK (DFFX1_RVT)                               0.00       1.08 r
  library hold time                                                -0.01       1.07
  data required time                                                           1.07
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.07
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


1
