<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***&#xD;&#xA;command 'ap_source' returned error code&#xD;&#xA;    while executing&#xD;&#xA;&quot;source C:/Users/sruth/cannyedge/solution1/cosim.tcl&quot;&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls::main C:/Users/sruth/cannyedge/solution1/cosim.tcl&quot;&#xD;&#xA;    (&quot;uplevel&quot; body line 1)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;uplevel 1 hls::main {*}$args&quot;&#xD;&#xA;    (procedure &quot;hls_proc&quot; line 5)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls_proc $argv&quot;&#xD;&#xA;" projectName="cannyedge" solutionName="solution1" date="2022-05-04T22:09:58.088+0530"/>
        <logs message="ERROR: [COSIM 212-345] Cosim only supports the following 'ap_ctrl_none' designs: (1) combinational designs; (2) pipelined design with task inteveral of 1; (3) designs with array streaming or hls_stream or AXI4 stream ports." projectName="cannyedge" solutionName="solution1" date="2022-05-04T22:09:57.916+0530"/>
        <logs message="ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***&#xD;&#xA;command 'ap_source' returned error code&#xD;&#xA;    while executing&#xD;&#xA;&quot;source C:/Users/sruth/cannyedge/solution1/cosim.tcl&quot;&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls::main C:/Users/sruth/cannyedge/solution1/cosim.tcl&quot;&#xD;&#xA;    (&quot;uplevel&quot; body line 1)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;uplevel 1 hls::main {*}$args&quot;&#xD;&#xA;    (procedure &quot;hls_proc&quot; line 5)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls_proc $argv&quot;&#xD;&#xA;" projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:57:19.143+0530"/>
        <logs message="ERROR: [COSIM 212-345] Cosim only supports the following 'ap_ctrl_none' designs: (1) combinational designs; (2) pipelined design with task inteveral of 1; (3) designs with array streaming or hls_stream or AXI4 stream ports." projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:57:19.018+0530"/>
        <logs message="ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***&#xD;&#xA;command 'ap_source' returned error code&#xD;&#xA;    while executing&#xD;&#xA;&quot;source C:/Users/sruth/cannyedge/solution1/cosim.tcl&quot;&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls::main C:/Users/sruth/cannyedge/solution1/cosim.tcl&quot;&#xD;&#xA;    (&quot;uplevel&quot; body line 1)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;uplevel 1 hls::main {*}$args&quot;&#xD;&#xA;    (procedure &quot;hls_proc&quot; line 5)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls_proc $argv&quot;&#xD;&#xA;" projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:53:06.215+0530"/>
        <logs message="ERROR: [COSIM 212-345] Cosim only supports the following 'ap_ctrl_none' designs: (1) combinational designs; (2) pipelined design with task inteveral of 1; (3) designs with array streaming or hls_stream or AXI4 stream ports." projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:53:06.100+0530"/>
        <logs message="ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***&#xD;&#xA;command 'ap_source' returned error code&#xD;&#xA;    while executing&#xD;&#xA;&quot;source C:/Users/sruth/cannyedge/solution1/cosim.tcl&quot;&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls::main C:/Users/sruth/cannyedge/solution1/cosim.tcl&quot;&#xD;&#xA;    (&quot;uplevel&quot; body line 1)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;uplevel 1 hls::main {*}$args&quot;&#xD;&#xA;    (procedure &quot;hls_proc&quot; line 5)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls_proc $argv&quot;&#xD;&#xA;" projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:52:20.695+0530"/>
        <logs message="ERROR: [COSIM 212-345] Cosim only supports the following 'ap_ctrl_none' designs: (1) combinational designs; (2) pipelined design with task inteveral of 1; (3) designs with array streaming or hls_stream or AXI4 stream ports." projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:52:20.554+0530"/>
      </simLog>
      <mgLog/>
      <packageLog>
        <logs message="ERROR: [IMPL 213-28] Failed to generate IP.&#xD;&#xA;command 'ap_source' returned error code&#xD;&#xA;    while executing&#xD;&#xA;&quot;source C:/Users/sruth/cannyedge/solution1/export.tcl&quot;&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls::main C:/Users/sruth/cannyedge/solution1/export.tcl&quot;&#xD;&#xA;    (&quot;uplevel&quot; body line 1)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;uplevel 1 hls::main {*}$args&quot;&#xD;&#xA;    (procedure &quot;hls_proc&quot; line 5)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls_proc $argv&quot;&#xD;&#xA;" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:10:51.675+0530"/>
        <logs message="ERROR: [IMPL 213-28] Failed to generate IP.&#xD;&#xA;command 'ap_source' returned error code&#xD;&#xA;    while executing&#xD;&#xA;&quot;source C:/Users/sruth/cannyedge/solution1/export.tcl&quot;&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls::main C:/Users/sruth/cannyedge/solution1/export.tcl&quot;&#xD;&#xA;    (&quot;uplevel&quot; body line 1)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;uplevel 1 hls::main {*}$args&quot;&#xD;&#xA;    (procedure &quot;hls_proc&quot; line 5)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls_proc $argv&quot;&#xD;&#xA;" projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:55:10.946+0530"/>
      </packageLog>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCHED 204-21] The critical path consists of the following:&#xD;&#xA;&#x9;'mul' operation ('phitmp1_cast_i_i_i', cannyedge/HlsImProc.hpp:101) (3.36 ns)&#xD;&#xA;&#x9;'add' operation ('tmp_75_i_i_i', cannyedge/HlsImProc.hpp:101) (3.02 ns)&#xD;&#xA;&#x9;'add' operation ('pix_gray', cannyedge/HlsImProc.hpp:101) (3.02 ns)&#xD;&#xA;&#x9;'select' operation ('phitmp2_i_i_i', cannyedge/HlsImProc.hpp:109) (1.37 ns)" projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:49:03.638+0530" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (10.77ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns)." projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:49:03.622+0530" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'Sobel&lt;512u, 512u>' to 'Sobel_512u_512u_s'." projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:49:02.566+0530" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'canny_edge_detection.2' to 'canny_edge_detection_2'." projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:49:02.542+0530" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'canny_edge_detection.entry3' to 'canny_edge_detection.2' " projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:49:02.518+0530" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hlsimproc::HlsImProc::AXIS2GrayArray&lt;512u, 512u>247' to 'AXIS2GrayArray247' (cannyedge/HlsImProc.hpp:20:13)" projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:49:01.837+0530" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hlsimproc::HlsImProc::GaussianBlur&lt;512u, 512u>' to 'GaussianBlur' (cannyedge/HlsImProc.hpp:166:41)" projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:49:00.773+0530" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hlsimproc::HlsImProc::GrayArray2AXIS&lt;512u, 512u>' to 'GrayArray2AXIS' (cannyedge/HlsImProc.hpp:133:41)" projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:49:00.749+0530" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hlsimproc::HlsImProc::HystThreshold&lt;512u, 512u>' to 'HystThreshold' (cannyedge/HlsImProc.hpp:51:41)" projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:49:00.733+0530" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hlsimproc::HlsImProc::HystThresholdComp&lt;512u, 512u>' to 'HystThresholdComp' (cannyedge/HlsImProc.hpp:454:41)" projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:49:00.717+0530" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hlsimproc::HlsImProc::NonMaxSuppression&lt;512u, 512u>' to 'NonMaxSuppression' (cannyedge/HlsImProc.hpp:346:41)" projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:49:00.701+0530" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hlsimproc::HlsImProc::Sobel&lt;512u, 512u>' to 'Sobel&lt;512u, 512u>' (cannyedge/HlsImProc.hpp:231:41)" projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:49:00.685+0530" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hlsimproc::HlsImProc::ZeroPadding&lt;512u, 512u>' to 'ZeroPadding' (cannyedge/HlsImProc.hpp:507:41)" projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:49:00.677+0530" type="Warning"/>
        <logs message="WARNING: [XFORM 203-124] Array  'fifo3.grad': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order." projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:48:54.037+0530" type="Warning"/>
        <logs message="WARNING: [XFORM 203-124] Array  'fifo3.value': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order." projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:48:51.435+0530" type="Warning"/>
        <logs message="WARNING: [XFORM 203-124] Array  'fifo1': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order." projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:48:51.427+0530" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] All the elements of global array 'fifo3.grad' should be updated in process function 'hlsimproc::HlsImProc::Sobel&lt;512u, 512u>' (cannyedge/HlsImProc.hpp:231:41), otherwise it may not be synthesized correctly." projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:48:51.387+0530" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] All the elements of global array 'fifo3.value' should be updated in process function 'hlsimproc::HlsImProc::Sobel&lt;512u, 512u>' (cannyedge/HlsImProc.hpp:231:41), otherwise it may not be synthesized correctly." projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:48:51.379+0530" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] All the elements of global array 'fifo1' should be updated in process function 'hlsimproc::HlsImProc::AXIS2GrayArray&lt;512u, 512u>247' (cannyedge/HlsImProc.hpp:20:13), otherwise it may not be synthesized correctly." projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:48:51.371+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K3' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:47:18.432+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K4' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:47:18.424+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:47:18.416+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:47:18.408+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:47:18.400+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'first_order_fixed_16::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:47:18.400+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'first_order_fixed_16::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:47:18.392+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:47:18.384+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:47:18.376+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:47:18.368+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:47:18.360+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:47:18.352+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:47:18.344+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K4' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:47:18.336+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:47:18.328+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:47:18.320+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K3' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:47:18.312+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:47:18.296+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:47:18.288+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K4' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:47:18.280+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:47:18.272+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:47:18.264+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K3' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:47:18.256+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:47:18.248+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:47:18.248+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:47:18.232+0530" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;s_axi_aclk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xD;&#xA;report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.519 . Memory (MB): peak = 1381.477 ; gain = 6.234&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Implementation tool: Xilinx Vivado v.2017.4&#xD;&#xA;Project:             cannyedge&#xD;&#xA;Solution:            solution1&#xD;&#xA;Device target:       xc7z020clg484-1&#xD;&#xA;Report date:         Tue May 04 22:15:46 +0530 2021&#xD;&#xA;&#xD;&#xA;#=== Post-Implementation Resource usage ===&#xD;&#xA;SLICE:         1032&#xD;&#xA;LUT:           2783&#xD;&#xA;FF:            2894&#xD;&#xA;DSP:              5&#xD;&#xA;BRAM:             6&#xD;&#xA;SRL:             56&#xD;&#xA;#=== Final timing ===&#xD;&#xA;CP required:    10.000&#xD;&#xA;CP achieved post-synthesis:    8.974&#xD;&#xA;CP achieved post-implementation:    8.621&#xD;&#xA;Timing met" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:46.606+0530" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:45.533+0530" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;s_axi_aclk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:36.255+0530" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:36.240+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;axis_out_TREADY&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;axis_out_TREADY&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;&#xA;Phase 1 Build RT Design | Checksum: 13c83fe8b&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1315.047 ; gain = 14.672&#xD;&#xA;Post Restoration Checksum: NetGraph: f8ade8ae NumContArr: 43d615dd Constraints: 0 Timing: 0&#xD;&#xA;&#xD;&#xA;Phase 2 Router Initialization&#xD;&#xA;&#xD;&#xA;Phase 2.1 Create Timer&#xD;&#xA;Phase 2.1 Create Timer | Checksum: 13c83fe8b&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1315.047 ; gain = 14.672&#xD;&#xA;&#xD;&#xA;Phase 2.2 Fix Topology Constraints&#xD;&#xA;Phase 2.2 Fix Topology Constraints | Checksum: 13c83fe8b&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1321.781 ; gain = 21.406&#xD;&#xA;&#xD;&#xA;Phase 2.3 Pre Route Cleanup&#xD;&#xA;Phase 2.3 Pre Route Cleanup | Checksum: 13c83fe8b&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1321.781 ; gain = 21.406&#xD;&#xA; Number of Nodes with overlaps = 0&#xD;&#xA;&#xD;&#xA;Phase 2.4 Update Timing&#xD;&#xA;Phase 2.4 Update Timing | Checksum: 1cb0eb554&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1325.578 ; gain = 25.203" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:26.134+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_AWADDR[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_AWADDR[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:01.844+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_AWADDR[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_AWADDR[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:01.813+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_AWADDR[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_AWADDR[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:01.797+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_AWADDR[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_AWADDR[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:01.781+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_AWADDR[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_AWADDR[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:01.750+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst_n_s_axi_aclk&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst_n_s_axi_aclk&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:01.734+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WDATA[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WDATA[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:01.718+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WDATA[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WDATA[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:01.687+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WDATA[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WDATA[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:01.672+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WDATA[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WDATA[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:01.656+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WDATA[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WDATA[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:01.630+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WDATA[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WDATA[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:01.609+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WDATA[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WDATA[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:01.593+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WSTRB[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WSTRB[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:01.562+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WDATA[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WDATA[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:01.546+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_WVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_WVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:01.530+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_AWVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_AWVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:01.464+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_BREADY&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_BREADY&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:01.433+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_ARADDR[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_ARADDR[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:01.417+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_ARADDR[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_ARADDR[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:01.402+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_ARADDR[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_ARADDR[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:01.386+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_ARADDR[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_ARADDR[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:01.355+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-197] Clock port &quot;s_axi_aclk&quot; does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:01.339+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_RREADY&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_RREADY&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:01.323+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_ARADDR[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_ARADDR[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:01.307+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CONTROL_BUS_ARVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CONTROL_BUS_ARVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:01.276+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;axis_in_TUSER[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;axis_in_TUSER[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:01.261+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;axis_in_TLAST[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;axis_in_TLAST[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:01.229+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;axis_in_TVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;axis_in_TVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:01.214+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;axis_in_TDATA[16]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;axis_in_TDATA[16]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:01.198+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;axis_in_TDATA[15]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;axis_in_TDATA[15]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:01.182+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;axis_in_TDATA[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;axis_in_TDATA[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:01.167+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;axis_in_TDATA[19]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;axis_in_TDATA[19]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:01.151+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;axis_in_TDATA[18]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;axis_in_TDATA[18]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:01.136+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;axis_in_TDATA[14]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;axis_in_TDATA[14]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:01.120+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;axis_in_TDATA[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;axis_in_TDATA[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:01.104+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;axis_in_TDATA[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;axis_in_TDATA[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:01.088+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;axis_in_TDATA[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;axis_in_TDATA[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:01.073+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;axis_in_TDATA[17]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;axis_in_TDATA[17]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:01.057+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;axis_in_TDATA[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;axis_in_TDATA[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:01.041+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;axis_in_TDATA[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;axis_in_TDATA[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:01.025+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;axis_in_TDATA[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;axis_in_TDATA[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:01.010+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;axis_in_TDATA[22]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;axis_in_TDATA[22]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:00.994+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;axis_in_TDATA[21]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;axis_in_TDATA[21]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:00.979+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;axis_in_TDATA[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;axis_in_TDATA[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:00.955+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;axis_in_TDATA[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;axis_in_TDATA[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:00.939+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;axis_in_TDATA[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;axis_in_TDATA[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:00.915+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;axis_in_TDATA[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;axis_in_TDATA[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:00.899+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;axis_in_TDATA[23]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;axis_in_TDATA[23]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:00.883+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;axis_in_TDATA[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;axis_in_TDATA[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:00.868+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;axis_in_TDATA[20]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;axis_in_TDATA[20]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:00.852+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;axis_in_TDATA[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;axis_in_TDATA[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:00.836+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;axis_in_TDATA[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;axis_in_TDATA[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:00.820+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:00.805+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-197] Clock port &quot;ap_clk&quot; does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:15:00.789+0530" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;s_axi_aclk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:14:40.660+0530" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:14:40.644+0530" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;s_axi_aclk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:13:54.160+0530" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:13:54.145+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[4].remd_tmp_reg[5][18]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:49.017+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[4].dividend_tmp_reg[5][6]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:49.004+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[4].dividend_tmp_reg[5][7]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.991+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[4].dividend_tmp_reg[5][8]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.978+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[4].dividend_tmp_reg[5][9]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.966+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[4].dividend_tmp_reg[5][10]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.954+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[4].dividend_tmp_reg[5][11]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.943+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[4].dividend_tmp_reg[5][12]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.933+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[3].remd_tmp_reg[4][14]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.922+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[3].remd_tmp_reg[4][15]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.911+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[3].remd_tmp_reg[4][16]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.898+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[3].remd_tmp_reg[4][17]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.888+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[3].remd_tmp_reg[4][18]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.875+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[3].dividend_tmp_reg[4][5]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.866+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[3].dividend_tmp_reg[4][6]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.858+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[3].dividend_tmp_reg[4][7]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.849+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[3].dividend_tmp_reg[4][8]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.841+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[3].dividend_tmp_reg[4][9]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.831+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[3].dividend_tmp_reg[4][10]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.822+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[3].dividend_tmp_reg[4][11]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.813+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[2].remd_tmp_reg[3][13]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.804+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[2].remd_tmp_reg[3][14]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.794+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[2].remd_tmp_reg[3][15]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.785+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[2].remd_tmp_reg[3][16]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.776+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[2].remd_tmp_reg[3][17]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.766+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[2].remd_tmp_reg[3][18]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.756+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[2].dividend_tmp_reg[3][4]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.743+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[2].dividend_tmp_reg[3][5]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.733+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[2].dividend_tmp_reg[3][6]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.723+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[2].dividend_tmp_reg[3][7]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.711+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[2].dividend_tmp_reg[3][8]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.702+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[2].dividend_tmp_reg[3][9]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.693+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[2].dividend_tmp_reg[3][10]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.684+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[1].remd_tmp_reg[2][12]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.676+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[1].remd_tmp_reg[2][13]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.668+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[1].remd_tmp_reg[2][14]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.659+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[1].remd_tmp_reg[2][15]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.651+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[1].remd_tmp_reg[2][16]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.641+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[1].remd_tmp_reg[2][17]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.631+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[1].remd_tmp_reg[2][18]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.623+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[1].dividend_tmp_reg[2][3]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.614+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[1].dividend_tmp_reg[2][4]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.606+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[1].dividend_tmp_reg[2][5]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.597+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[1].dividend_tmp_reg[2][6]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.588+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[1].dividend_tmp_reg[2][7]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.578+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[1].dividend_tmp_reg[2][8]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.559+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[1].dividend_tmp_reg[2][9]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.546+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[0].remd_tmp_reg[1][11]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.534+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[0].remd_tmp_reg[1][12]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.522+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[0].remd_tmp_reg[1][13]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.510+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[0].remd_tmp_reg[1][14]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.496+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[0].remd_tmp_reg[1][15]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.487+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[0].remd_tmp_reg[1][16]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.473+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[0].remd_tmp_reg[1][17]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.460+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[0].remd_tmp_reg[1][18]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.443+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[0].dividend_tmp_reg[1][2]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.426+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[0].dividend_tmp_reg[1][3]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.417+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[0].dividend_tmp_reg[1][4]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.407+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[0].dividend_tmp_reg[1][5]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.397+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[0].dividend_tmp_reg[1][6]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.385+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[0].dividend_tmp_reg[1][7]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.373+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[0].dividend_tmp_reg[1][8]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.363+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/remd_tmp_reg[0][0]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.354+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/remd_tmp_reg[0][1]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.345+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/remd_tmp_reg[0][2]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.334+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/remd_tmp_reg[0][3]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.323+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/remd_tmp_reg[0][4]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.313+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/remd_tmp_reg[0][5]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.302+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/remd_tmp_reg[0][6]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.292+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/remd_tmp_reg[0][7]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.283+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/remd_tmp_reg[0][8]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.273+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/remd_tmp_reg[0][9]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.261+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/remd_tmp_reg[0][10]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.250+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/remd_tmp_reg[0][11]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.238+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/remd_tmp_reg[0][12]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.226+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/remd_tmp_reg[0][13]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.213+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/remd_tmp_reg[0][14]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.200+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/remd_tmp_reg[0][15]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.181+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/remd_tmp_reg[0][16]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.170+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/remd_tmp_reg[0][17]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.160+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/remd_tmp_reg[0][18]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.151+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/remd_tmp_reg[0][19]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.142+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/dividend_tmp_reg[0][1]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.133+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/dividend_tmp_reg[0][2]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.124+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/dividend_tmp_reg[0][3]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.113+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/dividend_tmp_reg[0][4]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.103+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/dividend_tmp_reg[0][5]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.093+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/dividend_tmp_reg[0][6]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.082+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/dividend_tmp_reg[0][7]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.071+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/dividend0_reg[0]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.060+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/dividend0_reg[1]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.047+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/dividend0_reg[2]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.035+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/dividend0_reg[3]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.026+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/dividend0_reg[4]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.013+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/dividend0_reg[5]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:48.003+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/dividend0_reg[6]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:47.986+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (canny_edge_detectibs_U24/canny_edge_detectibs_div_U/dividend0_reg[7]) is unused and will be removed from module Sobel_512u_512u_s." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:47.972+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module GaussianBlur." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:47.958+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module AXIS2GrayArray247." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:47.945+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (rdata_reg[31]) is unused and will be removed from module canny_edge_detection_CONTROL_BUS_s_axi." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:47.933+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element mOutPtr_reg was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/start_for_GrayArrudo.v:87]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:42.909+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element mOutPtr_reg was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/start_for_HystThrtde.v:87]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:42.898+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element mOutPtr_reg was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/start_for_HystThrpcA.v:87]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:42.887+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element mOutPtr_reg was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/fifo_w8_d5_A.v:87]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:42.875+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element mOutPtr_reg was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/fifo_w8_d5_A.v:87]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:42.865+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element xi_i_reg_96_reg was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/GrayArray2AXIS.v:327]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:42.857+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element xi_i_reg_150_reg was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/HystThresholdComp.v:234]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:42.847+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element xi_i_i_i_reg_138_reg was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/HystThreshold.v:201]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:42.838+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element xi_i_reg_94_reg was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/ZeroPadding.v:147]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:42.829+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element xi_i_reg_218_reg was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/NonMaxSuppression.v:295]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:42.820+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element xi_i_reg_240_reg was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/Sobel_512u_512u_s.v:846]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:42.810+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element tmp_10_i_reg_1018_reg was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/Sobel_512u_512u_s.v:500]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:42.802+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter3_pix_v_sobel_2_2_2_i_reg_1008_reg was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/Sobel_512u_512u_s.v:1066]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:42.792+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element canny_edge_detectibs_div_U/remd_reg was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/canny_edge_detectibs.v:145]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:42.781+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element canny_edge_detectibs_div_U/canny_edge_detectibs_div_u_0/loop[19].remd_tmp_reg[20] was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/canny_edge_detectibs.v:58]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:42.771+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element xi_i_reg_232_reg was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/GaussianBlur.v:394]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:42.759+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element xi_i_i_i_reg_242_reg was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/AXIS2GrayArray247.v:611]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:42.747+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/canny_edge_detectcud.v:26]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:42.738+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/AXIS2GrayArray247.v:297]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:42.728+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element p_i_i_i_reg_519_reg was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/AXIS2GrayArray247.v:297]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:42.719+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element tmp_19_i_reg_529_reg was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/AXIS2GrayArray247.v:684]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:42.709+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element p_1_cast_i_i_i_reg_524_reg was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/AXIS2GrayArray247.v:682]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:42.696+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element mOutPtr_reg was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/start_for_GrayArrudo.v:87]&#xD;&#xA;---------------------------------------------------------------------------------------------------&#xD;&#xA;                   State |                     New Encoding |                Previous Encoding &#xD;&#xA;---------------------------------------------------------------------------------------------------&#xD;&#xA;                  iSTATE |                             0001 |                               11&#xD;&#xA;*&#xD;&#xA;                  WRIDLE |                             0010 |                               00&#xD;&#xA;                  WRDATA |                             0100 |                               01&#xD;&#xA;                  WRRESP |                             1000 |                               10&#xD;&#xA;---------------------------------------------------------------------------------------------------" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:38.045+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[6] was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/start_for_GrayArrudo.v:36]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:38.036+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[5] was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/start_for_GrayArrudo.v:36]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:38.028+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[4] was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/start_for_GrayArrudo.v:36]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:38.018+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[3] was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/start_for_GrayArrudo.v:36]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:38.008+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/start_for_GrayArrudo.v:36]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.999+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/start_for_GrayArrudo.v:36]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.990+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/start_for_GrayArrudo.v:36]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.982+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element mOutPtr_reg was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/start_for_HystThrtde.v:87]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.973+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[6] was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/start_for_HystThrtde.v:36]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.964+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[5] was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/start_for_HystThrtde.v:36]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.954+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[4] was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/start_for_HystThrtde.v:36]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.946+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[3] was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/start_for_HystThrtde.v:36]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.938+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/start_for_HystThrtde.v:36]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.930+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/start_for_HystThrtde.v:36]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.922+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/start_for_HystThrtde.v:36]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.913+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/start_for_ZeroPadsc4.v:36]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.905+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/start_for_ZeroPadsc4.v:36]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.896+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/start_for_ZeroPadsc4.v:36]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.885+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/start_for_NonMaxSrcU.v:36]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.877+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/start_for_NonMaxSrcU.v:36]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.869+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/start_for_NonMaxSrcU.v:36]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.859+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/start_for_Sobel_5qcK.v:36]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.850+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/start_for_Sobel_5qcK.v:36]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.841+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/start_for_Sobel_5qcK.v:36]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.832+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element mOutPtr_reg was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/start_for_HystThrpcA.v:87]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.821+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[6] was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/start_for_HystThrpcA.v:36]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.812+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[5] was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/start_for_HystThrpcA.v:36]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.804+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[4] was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/start_for_HystThrpcA.v:36]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.794+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[3] was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/start_for_HystThrpcA.v:36]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.784+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/start_for_HystThrpcA.v:36]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.777+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/start_for_HystThrpcA.v:36]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.769+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/start_for_HystThrpcA.v:36]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.761+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/start_for_Gaussiaocq.v:36]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.753+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/start_for_Gaussiaocq.v:36]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.746+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/start_for_Gaussiaocq.v:36]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.738+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element mOutPtr_reg was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/fifo_w8_d5_A.v:87]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.731+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[5] was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/fifo_w8_d5_A.v:36]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.723+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[4] was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/fifo_w8_d5_A.v:36]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.716+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[3] was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/fifo_w8_d5_A.v:36]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.709+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/fifo_w8_d5_A.v:36]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.701+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/fifo_w8_d5_A.v:36]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.694+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/fifo_w8_d5_A.v:36]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.685+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element xi_i_reg_96_reg was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/GrayArray2AXIS.v:327]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.675+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element xi_i_reg_150_reg was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/HystThresholdComp.v:234]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.666+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element xi_i_i_i_reg_138_reg was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/HystThreshold.v:201]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.657+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element xi_i_reg_94_reg was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/ZeroPadding.v:147]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.645+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element xi_i_reg_218_reg was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/NonMaxSuppression.v:295]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.633+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element line_buf_value_addr_reg_708_reg was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/NonMaxSuppression.v:201]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.622+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element xi_i_reg_240_reg was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/Sobel_512u_512u_s.v:846]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.613+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '20' to '19' bits. [C:/Users/sruth/cannyedge/solution1/impl/verilog/canny_edge_detectibs.v:58]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.604+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '20' to '19' bits. [C:/Users/sruth/cannyedge/solution1/impl/verilog/canny_edge_detectibs.v:58]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.595+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '20' to '19' bits. [C:/Users/sruth/cannyedge/solution1/impl/verilog/canny_edge_detectibs.v:58]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.587+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '20' to '19' bits. [C:/Users/sruth/cannyedge/solution1/impl/verilog/canny_edge_detectibs.v:58]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.578+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '20' to '19' bits. [C:/Users/sruth/cannyedge/solution1/impl/verilog/canny_edge_detectibs.v:58]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.570+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '20' to '19' bits. [C:/Users/sruth/cannyedge/solution1/impl/verilog/canny_edge_detectibs.v:58]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.562+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '20' to '19' bits. [C:/Users/sruth/cannyedge/solution1/impl/verilog/canny_edge_detectibs.v:58]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.551+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '20' to '19' bits. [C:/Users/sruth/cannyedge/solution1/impl/verilog/canny_edge_detectibs.v:58]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.539+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '20' to '19' bits. [C:/Users/sruth/cannyedge/solution1/impl/verilog/canny_edge_detectibs.v:58]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.524+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '20' to '19' bits. [C:/Users/sruth/cannyedge/solution1/impl/verilog/canny_edge_detectibs.v:58]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.513+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '20' to '19' bits. [C:/Users/sruth/cannyedge/solution1/impl/verilog/canny_edge_detectibs.v:58]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.502+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '20' to '19' bits. [C:/Users/sruth/cannyedge/solution1/impl/verilog/canny_edge_detectibs.v:58]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.493+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '20' to '19' bits. [C:/Users/sruth/cannyedge/solution1/impl/verilog/canny_edge_detectibs.v:58]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.484+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '20' to '19' bits. [C:/Users/sruth/cannyedge/solution1/impl/verilog/canny_edge_detectibs.v:58]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.474+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '20' to '19' bits. [C:/Users/sruth/cannyedge/solution1/impl/verilog/canny_edge_detectibs.v:58]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.456+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '20' to '19' bits. [C:/Users/sruth/cannyedge/solution1/impl/verilog/canny_edge_detectibs.v:58]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.444+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '20' to '19' bits. [C:/Users/sruth/cannyedge/solution1/impl/verilog/canny_edge_detectibs.v:58]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.432+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '20' to '19' bits. [C:/Users/sruth/cannyedge/solution1/impl/verilog/canny_edge_detectibs.v:58]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.421+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '20' to '19' bits. [C:/Users/sruth/cannyedge/solution1/impl/verilog/canny_edge_detectibs.v:58]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.410+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element xi_i_reg_232_reg was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/GaussianBlur.v:394]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.400+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element xi_i_i_i_reg_242_reg was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/AXIS2GrayArray247.v:611]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:37.388+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized56 has unconnected port CLK" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:18.421+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized60 has unconnected port SINIT" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:18.413+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized60 has unconnected port SSET" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:18.406+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized60 has unconnected port SCLR" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:18.397+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized72 has unconnected port SINIT" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:18.389+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized72 has unconnected port SSET" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:18.380+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized72 has unconnected port SCLR" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:18.372+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized48 has unconnected port SINIT" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:18.363+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized48 has unconnected port SSET" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:18.352+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized48 has unconnected port SCLR" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:18.343+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized48 has unconnected port CE" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:18.333+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized48 has unconnected port CLK" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:18.322+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized15 has unconnected port SINIT" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:18.313+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized15 has unconnected port SSET" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:18.304+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized15 has unconnected port SCLR" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:18.294+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized128 has unconnected port SINIT" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:18.284+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized128 has unconnected port SSET" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:18.272+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized128 has unconnected port SCLR" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:18.254+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design special_detect has unconnected port A[31]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:18.241+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized130 has unconnected port SINIT" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:18.224+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized130 has unconnected port SSET" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:18.211+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized130 has unconnected port SCLR" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:18.200+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized130 has unconnected port CE" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:18.188+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized130 has unconnected port CLK" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:18.178+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized132 has unconnected port SINIT" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:18.167+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized132 has unconnected port SSET" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:18.156+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized132 has unconnected port SCLR" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:18.145+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized134 has unconnected port SINIT" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:18.134+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized134 has unconnected port SSET" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:18.124+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized134 has unconnected port SCLR" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:18.114+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized33 has unconnected port SINIT" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:18.104+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized33 has unconnected port SSET" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:18.092+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized33 has unconnected port SCLR" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:18.080+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized33 has unconnected port CE" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:18.063+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized33 has unconnected port CLK" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:18.050+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized0 has unconnected port EXP_INC_IN" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:18.038+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized0 has unconnected port EXP_OUT[0]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:18.023+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized0 has unconnected port EXP_OUT[1]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:18.011+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized0 has unconnected port EXP_OUT[2]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.997+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized0 has unconnected port EXP_OUT[3]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.982+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized0 has unconnected port EXP_OUT[4]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.969+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized0 has unconnected port EXP_OUT[5]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.952+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized0 has unconnected port EXP_OUT[6]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.937+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized0 has unconnected port EXP_OUT[7]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.922+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized21 has unconnected port SINIT" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.900+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized21 has unconnected port SSET" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.884+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized21 has unconnected port SCLR" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.867+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized21 has unconnected port CE" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.853+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized21 has unconnected port CLK" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.839+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized136 has unconnected port SINIT" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.821+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized136 has unconnected port SSET" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.811+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized136 has unconnected port SCLR" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.803+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized136 has unconnected port CE" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.795+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized136 has unconnected port CLK" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.787+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized25 has unconnected port SINIT" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.776+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized25 has unconnected port SSET" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.767+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized25 has unconnected port SCLR" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.754+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized25 has unconnected port CE" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.744+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized25 has unconnected port CLK" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.733+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized31 has unconnected port SINIT" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.717+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized31 has unconnected port SSET" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.706+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized31 has unconnected port SCLR" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.696+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized31 has unconnected port CE" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.685+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized31 has unconnected port CLK" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.676+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port SIGN" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.666+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port FIX_MANT_SIGN" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.656+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port FIXED_POINT" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.645+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port NORMALIZE[1]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.633+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port SINIT" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.622+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port SSET" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.611+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port SCLR" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.601+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port CE" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.592+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port CLK" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.583+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized27 has unconnected port SINIT" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.573+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized27 has unconnected port SSET" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.562+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized27 has unconnected port SCLR" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.552+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized27 has unconnected port CE" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.541+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized27 has unconnected port CLK" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.530+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized29 has unconnected port SINIT" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.520+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized29 has unconnected port SSET" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.509+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized29 has unconnected port SCLR" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.498+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized29 has unconnected port CE" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.487+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized29 has unconnected port CLK" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.478+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design carry_chain__parameterized31 has unconnected port B[11]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.467+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized70 has unconnected port SINIT" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.458+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized70 has unconnected port SSET" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.449+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized70 has unconnected port SCLR" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.440+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized70 has unconnected port CE" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.429+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized70 has unconnected port CLK" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.419+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DIVIDE_BY_ZERO_IN" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.409+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[8]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.399+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[9]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.387+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[10]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.376+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[11]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.365+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized17 has unconnected port SINIT" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.354+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized17 has unconnected port SSET" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.341+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized17 has unconnected port SCLR" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.329+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design canny_edge_detectibs_div_u has unconnected port reset" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.316+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design NonMaxSuppressionmb6 has unconnected port reset" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.303+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Sobel_512u_512u_sfYi has unconnected port reset" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.293+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sruth/cannyedge/solution1/impl/verilog/HystThresholdComp.v:474]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.280+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sruth/cannyedge/solution1/impl/verilog/HystThreshold.v:442]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.270+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sruth/cannyedge/solution1/impl/verilog/HystThreshold.v:440]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.259+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sruth/cannyedge/solution1/impl/verilog/ZeroPadding.v:326]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.246+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sruth/cannyedge/solution1/impl/verilog/NonMaxSuppression.v:691]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.234+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sruth/cannyedge/solution1/impl/verilog/NonMaxSuppression.v:641]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.224+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sruth/cannyedge/solution1/impl/verilog/NonMaxSuppression.v:635]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.212+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sruth/cannyedge/solution1/impl/verilog/NonMaxSuppression.v:633]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.201+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sruth/cannyedge/solution1/impl/verilog/NonMaxSuppression.v:621]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.191+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sruth/cannyedge/solution1/impl/verilog/NonMaxSuppression.v:619]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.180+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sruth/cannyedge/solution1/impl/verilog/NonMaxSuppression.v:617]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.167+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sruth/cannyedge/solution1/impl/verilog/NonMaxSuppression.v:615]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.155+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sruth/cannyedge/solution1/impl/verilog/NonMaxSuppression.v:591]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.144+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sruth/cannyedge/solution1/impl/verilog/Sobel_512u_512u_s.v:1624]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.134+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sruth/cannyedge/solution1/impl/verilog/Sobel_512u_512u_s.v:1566]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.124+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sruth/cannyedge/solution1/impl/verilog/Sobel_512u_512u_s.v:1564]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.113+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sruth/cannyedge/solution1/impl/verilog/Sobel_512u_512u_s.v:1522]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.100+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sruth/cannyedge/solution1/impl/verilog/Sobel_512u_512u_s.v:1518]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.086+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sruth/cannyedge/solution1/impl/verilog/Sobel_512u_512u_s.v:1482]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.076+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sruth/cannyedge/solution1/impl/verilog/Sobel_512u_512u_s.v:1480]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.065+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element loop[19].divisor_tmp_reg[20] was removed.  [C:/Users/sruth/cannyedge/solution1/impl/verilog/canny_edge_detectibs.v:59]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:17.055+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/sruth/cannyedge/solution1/impl/verilog/AXIS2GrayArray247.v:1185]" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:12:12.022+0530" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'canny_edge_detection_ap_sitofp_4_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:11:40.486+0530" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'canny_edge_detection_ap_fsqrt_10_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:11:37.423+0530" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'canny_edge_detection_ap_sitofp_4_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:11:24.328+0530" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'canny_edge_detection_ap_fsqrt_10_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:11:21.959+0530" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'canny_edge_detection_ap_sitofp_4_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:10:51.173+0530" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'canny_edge_detection_ap_fsqrt_10_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;&#xA;create_ip: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 260.438 ; gain = 26.387" projectName="cannyedge" solutionName="solution1" date="2021-05-04T22:10:48.944+0530" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'canny_edge_detection_ap_sitofp_4_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:55:10.208+0530" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'canny_edge_detection_ap_fsqrt_10_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="cannyedge" solutionName="solution1" date="2022-05-04T18:55:07.819+0530" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
