

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square'
================================================================
* Date:           Fri May 10 12:40:29 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_22 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       84|       84|  0.840 us|  0.840 us|   85|   85|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                             |                                                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                           Instance                          |                      Module                      |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_fiat_25519_carry_square_Pipeline_1_fu_465                |fiat_25519_carry_square_Pipeline_1                |       12|       12|   0.120 us|   0.120 us|   12|   12|       no|
        |grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471     |fiat_25519_carry_square_Pipeline_ARRAY_1_READ     |       13|       13|   0.130 us|   0.130 us|   13|   13|       no|
        |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1  |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
        |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3  |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
        |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9  |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
        |grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534      |fiat_25519_carry_square_Pipeline_ARRAY_WRITE      |       13|       13|   0.130 us|   0.130 us|   13|   13|       no|
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    2680|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        4|   180|    1612|    4002|    0|
|Memory           |        0|     -|     374|      20|    0|
|Multiplexer      |        -|     -|       -|    1090|    -|
|Register         |        -|     -|    3303|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        4|   180|    5289|    7792|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     7|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+------+-----+
    |                           Instance                          |                      Module                      | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                                              |control_s_axi                                     |        0|   0|  176|   296|    0|
    |grp_fiat_25519_carry_square_Pipeline_1_fu_465                |fiat_25519_carry_square_Pipeline_1                |        0|   0|    6|    51|    0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471     |fiat_25519_carry_square_Pipeline_ARRAY_1_READ     |        0|   0|   50|    75|    0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534      |fiat_25519_carry_square_Pipeline_ARRAY_WRITE      |        0|   0|   37|    73|    0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1  |        0|   8|   77|   298|    0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3  |        0|   4|   46|   174|    0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9  |        0|   0|  390|  1454|    0|
    |mem_m_axi_U                                                  |mem_m_axi                                         |        4|   0|  830|   694|    0|
    |mul_32ns_32ns_63_1_1_U59                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_63_1_1_U60                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_63_1_1_U61                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_63_1_1_U62                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U63                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U64                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U65                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U66                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U67                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U68                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U69                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U70                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U71                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U72                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U73                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U74                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U75                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U76                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U77                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U78                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U79                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U80                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U81                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U82                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U83                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U84                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U85                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U86                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U87                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U88                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U89                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U90                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U91                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U92                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U93                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U94                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U95                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U96                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U97                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U98                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32s_6ns_32_1_1_U100                                      |mul_32s_6ns_32_1_1                                |        0|   2|    0|    20|    0|
    |mul_32s_7ns_32_1_1_U99                                       |mul_32s_7ns_32_1_1                                |        0|   2|    0|    20|    0|
    |mul_32s_7ns_32_1_1_U101                                      |mul_32s_7ns_32_1_1                                |        0|   2|    0|    20|    0|
    |mul_39ns_6ns_44_1_1_U102                                     |mul_39ns_6ns_44_1_1                               |        0|   2|    0|    27|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                        |                                                  |        4| 180| 1612|  4002|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |arg1_r_U  |arg1_r_RAM_AUTO_1R1W  |        0|   64|   5|    0|    10|   32|     1|          320|
    |arr_U     |arr_RAM_AUTO_1R1W     |        0|  128|   5|    0|     5|   64|     1|          320|
    |arr_1_U   |arr_RAM_AUTO_1R1W     |        0|  128|   5|    0|     5|   64|     1|          320|
    |out1_w_U  |out1_w_RAM_AUTO_1R1W  |        0|   54|   5|    0|    10|   27|     1|          270|
    +----------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total     |                      |        0|  374|  20|    0|    30|  187|     4|         1230|
    +----------+----------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln113_10_fu_1615_p2           |         +|   0|  0|  25|          25|          25|
    |add_ln113_1_fu_1349_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_2_fu_1383_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_3_fu_1417_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_4_fu_1447_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_5_fu_1476_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_6_fu_1562_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_7_fu_1595_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_8_fu_1629_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_9_fu_1674_p2            |         +|   0|  0|  33|          26|          26|
    |add_ln113_fu_1315_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln114_1_fu_1711_p2            |         +|   0|  0|  32|          25|          25|
    |add_ln114_2_fu_1501_p2            |         +|   0|  0|  32|          25|          25|
    |add_ln114_fu_1687_p2              |         +|   0|  0|  51|          44|          44|
    |add_ln115_1_fu_1744_p2            |         +|   0|  0|  34|          27|          27|
    |add_ln115_2_fu_1507_p2            |         +|   0|  0|  33|          26|          26|
    |add_ln115_fu_1724_p2              |         +|   0|  0|  33|          26|          26|
    |add_ln116_fu_1513_p2              |         +|   0|  0|  32|          25|          25|
    |add_ln117_fu_1519_p2              |         +|   0|  0|  33|          26|          26|
    |add_ln118_1_fu_1525_p2            |         +|   0|  0|  25|          25|          25|
    |add_ln118_fu_1530_p2              |         +|   0|  0|  25|          25|          25|
    |add_ln119_1_fu_1535_p2            |         +|   0|  0|  26|          26|          26|
    |add_ln119_2_fu_1540_p2            |         +|   0|  0|  33|          26|          26|
    |add_ln119_fu_1545_p2              |         +|   0|  0|  26|          26|          26|
    |add_ln120_1_fu_1644_p2            |         +|   0|  0|  32|          25|          25|
    |add_ln120_fu_1648_p2              |         +|   0|  0|  25|          25|          25|
    |add_ln121_fu_1654_p2              |         +|   0|  0|  33|          26|          26|
    |add_ln122_fu_1660_p2              |         +|   0|  0|  25|          25|          25|
    |add_ln50_1_fu_896_p2              |         +|   0|  0|  64|          64|          64|
    |add_ln50_2_fu_902_p2              |         +|   0|  0|  64|          64|          64|
    |add_ln50_3_fu_908_p2              |         +|   0|  0|  64|          64|          64|
    |add_ln50_4_fu_922_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln50_fu_890_p2                |         +|   0|  0|  64|          64|          64|
    |add_ln60_1_fu_1108_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln60_2_fu_1114_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln60_3_fu_1120_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln60_fu_1102_p2               |         +|   0|  0|  64|          64|          64|
    |add_ln61_1_fu_1133_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln61_2_fu_1147_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln61_3_fu_1157_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln61_4_fu_1551_p2             |         +|   0|  0|  25|          25|          25|
    |add_ln61_fu_1127_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln62_1_fu_1183_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln62_2_fu_1169_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln62_3_fu_1240_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln62_4_fu_1189_p2             |         +|   0|  0|  33|          26|          26|
    |add_ln62_5_fu_1235_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln62_fu_1163_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln64_1_fu_1201_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln64_2_fu_1251_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln64_fu_1195_p2               |         +|   0|  0|  64|          64|          64|
    |ap_block_state11_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|2680|        2476|        2476|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+-----+-----------+-----+-----------+
    |       Name      | LUT | Input Size| Bits| Total Bits|
    +-----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm        |  183|         41|    1|         41|
    |arg1_r_address0  |   54|         10|    4|         40|
    |arg1_r_address1  |   31|          6|    4|         24|
    |arg1_r_ce0       |   26|          5|    1|          5|
    |arg1_r_ce1       |   14|          3|    1|          3|
    |arg1_r_we0       |    9|          2|    1|          2|
    |arr_1_address0   |   49|          9|    3|         27|
    |arr_1_address1   |   43|          8|    3|         24|
    |arr_1_ce0        |   26|          5|    1|          5|
    |arr_1_ce1        |   20|          4|    1|          4|
    |arr_1_d0         |   37|          7|   64|        448|
    |arr_1_d1         |   14|          3|   64|        192|
    |arr_1_we0        |   26|          5|    1|          5|
    |arr_address0     |   49|          9|    3|         27|
    |arr_address1     |   43|          8|    3|         24|
    |arr_ce0          |   26|          5|    1|          5|
    |arr_ce1          |   20|          4|    1|          4|
    |arr_d0           |   31|          6|   64|        384|
    |arr_d1           |   20|          4|   64|        256|
    |arr_we0          |   26|          5|    1|          5|
    |grp_fu_542_p0    |   14|          3|   32|         96|
    |grp_fu_542_p1    |   14|          3|   32|         96|
    |grp_fu_718_p0    |   14|          3|   32|         96|
    |grp_fu_718_p1    |   14|          3|    7|         21|
    |mem_ARADDR       |   14|          3|   64|        192|
    |mem_ARLEN        |   14|          3|   32|         96|
    |mem_ARVALID      |   14|          3|    1|          3|
    |mem_AWADDR       |   14|          3|   64|        192|
    |mem_AWLEN        |   14|          3|   32|         96|
    |mem_AWVALID      |   14|          3|    1|          3|
    |mem_BREADY       |   14|          3|    1|          3|
    |mem_RREADY       |    9|          2|    1|          2|
    |mem_WVALID       |    9|          2|    1|          2|
    |mem_blk_n_AR     |    9|          2|    1|          2|
    |mem_blk_n_AW     |    9|          2|    1|          2|
    |mem_blk_n_B      |    9|          2|    1|          2|
    |out1_w_address0  |   37|          7|    4|         28|
    |out1_w_address1  |   31|          6|    4|         24|
    |out1_w_ce0       |   14|          3|    1|          3|
    |out1_w_d0        |   31|          6|   27|        162|
    |out1_w_d1        |   31|          6|   27|        162|
    +-----------------+-----+-----------+-----+-----------+
    |Total            | 1090|        220|  652|       2808|
    +-----------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln114_2_reg_2269                                                      |  25|   0|   25|          0|
    |add_ln115_2_reg_2275                                                      |  26|   0|   26|          0|
    |add_ln116_reg_2280                                                        |  25|   0|   25|          0|
    |add_ln117_reg_2285                                                        |  26|   0|   26|          0|
    |add_ln118_reg_2290                                                        |  25|   0|   25|          0|
    |add_ln119_reg_2295                                                        |  26|   0|   26|          0|
    |add_ln120_reg_2305                                                        |  25|   0|   25|          0|
    |add_ln121_reg_2310                                                        |  26|   0|   26|          0|
    |add_ln122_reg_2315                                                        |  25|   0|   25|          0|
    |add_ln50_4_reg_2058                                                       |  64|   0|   64|          0|
    |add_ln60_3_reg_2174                                                       |  64|   0|   64|          0|
    |add_ln61_3_reg_2194                                                       |  64|   0|   64|          0|
    |add_ln62_1_reg_2200                                                       |  64|   0|   64|          0|
    |add_ln62_3_reg_2235                                                       |  64|   0|   64|          0|
    |add_ln62_4_reg_2205                                                       |  26|   0|   26|          0|
    |add_ln64_1_reg_2210                                                       |  64|   0|   64|          0|
    |add_ln64_2_reg_2245                                                       |  64|   0|   64|          0|
    |ap_CS_fsm                                                                 |  40|   0|   40|          0|
    |arg1_r_load_10_reg_1991                                                   |  32|   0|   32|          0|
    |arg1_r_load_2_reg_1865                                                    |  32|   0|   32|          0|
    |arg1_r_load_3_reg_1899                                                    |  32|   0|   32|          0|
    |arg1_r_load_4_reg_1887                                                    |  32|   0|   32|          0|
    |arg1_r_load_5_reg_1928                                                    |  32|   0|   32|          0|
    |arg1_r_load_6_reg_1909                                                    |  32|   0|   32|          0|
    |arg1_r_load_7_reg_1978                                                    |  32|   0|   32|          0|
    |arg1_r_load_8_reg_1939                                                    |  32|   0|   32|          0|
    |arg1_r_load_reg_1847                                                      |  32|   0|   32|          0|
    |arr_1_load_3_reg_2033                                                     |  64|   0|   64|          0|
    |arr_1_load_4_reg_2038                                                     |  64|   0|   64|          0|
    |arr_load_2_reg_2028                                                       |  64|   0|   64|          0|
    |arr_load_4_reg_2220                                                       |  64|   0|   64|          0|
    |grp_fiat_25519_carry_square_Pipeline_1_fu_465_ap_start_reg                |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_ap_start_reg     |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_ap_start_reg      |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_ap_start_reg  |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_ap_start_reg  |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_ap_start_reg  |   1|   0|    1|          0|
    |lshr_ln113_6_reg_2259                                                     |  38|   0|   38|          0|
    |mul16_reg_1853                                                            |  32|   0|   32|          0|
    |mul202_reg_2074                                                           |  64|   0|   64|          0|
    |mul211_reg_2079                                                           |  64|   0|   64|          0|
    |mul219_reg_1999                                                           |  32|   0|   32|          0|
    |mul221_reg_2084                                                           |  64|   0|   64|          0|
    |mul229_reg_2089                                                           |  64|   0|   64|          0|
    |mul237_reg_2094                                                           |  64|   0|   64|          0|
    |mul244_reg_2005                                                           |  32|   0|   32|          0|
    |mul246_reg_2099                                                           |  64|   0|   64|          0|
    |mul254_reg_2104                                                           |  64|   0|   64|          0|
    |mul262_reg_2109                                                           |  64|   0|   64|          0|
    |mul290_reg_2124                                                           |  64|   0|   64|          0|
    |mul299_reg_2129                                                           |  64|   0|   64|          0|
    |mul2_reg_2114                                                             |  63|   0|   64|          1|
    |mul316_reg_2017                                                           |  32|   0|   32|          0|
    |mul318_reg_2139                                                           |  64|   0|   64|          0|
    |mul325_reg_2144                                                           |  64|   0|   64|          0|
    |mul344_reg_2154                                                           |  64|   0|   64|          0|
    |mul353_reg_2159                                                           |  64|   0|   64|          0|
    |mul360_reg_2164                                                           |  64|   0|   64|          0|
    |mul369_reg_2169                                                           |  64|   0|   64|          0|
    |mul3_reg_2119                                                             |  63|   0|   64|          1|
    |mul45_reg_1871                                                            |  32|   0|   32|          0|
    |mul4_reg_2134                                                             |  63|   0|   64|          1|
    |mul5_reg_2149                                                             |  63|   0|   64|          1|
    |reg_741                                                                   |  64|   0|   64|          0|
    |shl_ln50_4_reg_2043                                                       |  31|   0|   32|          1|
    |tmp_reg_2320                                                              |   1|   0|    1|          0|
    |trunc_ln113_10_reg_2264                                                   |  25|   0|   25|          0|
    |trunc_ln113_14_reg_2300                                                   |  39|   0|   39|          0|
    |trunc_ln113_reg_2253                                                      |  26|   0|   26|          0|
    |trunc_ln50_1_reg_2053                                                     |  25|   0|   25|          0|
    |trunc_ln50_reg_2048                                                       |  25|   0|   25|          0|
    |trunc_ln61_1_reg_2184                                                     |  25|   0|   25|          0|
    |trunc_ln61_2_reg_2189                                                     |  25|   0|   25|          0|
    |trunc_ln61_reg_2179                                                       |  25|   0|   25|          0|
    |trunc_ln62_2_reg_2225                                                     |  25|   0|   25|          0|
    |trunc_ln62_3_reg_2230                                                     |  26|   0|   26|          0|
    |trunc_ln64_1_reg_2215                                                     |  25|   0|   25|          0|
    |trunc_ln64_reg_2240                                                       |  25|   0|   25|          0|
    |trunc_ln7_reg_1831                                                        |  62|   0|   62|          0|
    |trunc_ln_reg_1825                                                         |  62|   0|   62|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     |3303|   0| 3308|          5|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------------------+-----+-----+------------+-------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|                  control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|                  control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                  control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|                  control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|                  control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|                  control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|                  control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square|  return value|
|m_axi_mem_AWVALID      |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWREADY      |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWADDR       |  out|   64|       m_axi|                      mem|       pointer|
|m_axi_mem_AWID         |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWLEN        |  out|    8|       m_axi|                      mem|       pointer|
|m_axi_mem_AWSIZE       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_AWBURST      |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_AWLOCK       |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_AWCACHE      |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWPROT       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_AWQOS        |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWREGION     |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWUSER       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WVALID       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WREADY       |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WDATA        |  out|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_WSTRB        |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_WLAST        |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WID          |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WUSER        |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARVALID      |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARREADY      |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARADDR       |  out|   64|       m_axi|                      mem|       pointer|
|m_axi_mem_ARID         |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARLEN        |  out|    8|       m_axi|                      mem|       pointer|
|m_axi_mem_ARSIZE       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_ARBURST      |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_ARLOCK       |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_ARCACHE      |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARPROT       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_ARQOS        |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARREGION     |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARUSER       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RVALID       |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RREADY       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RDATA        |   in|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_RLAST        |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RID          |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RUSER        |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RRESP        |   in|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_BVALID       |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BREADY       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BRESP        |   in|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_BID          |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BUSER        |   in|    1|       m_axi|                      mem|       pointer|
+-----------------------+-----+-----+------------+-------------------------+--------------+

