<?xml version = "1.0" ?>
<?xml:stylesheet type="text/xsl" href="SystemBOM.xsl"?>
<!DOCTYPE GRID [
  <!ELEMENT GRID (BANDS, COLUMNS, ROWS*)>
  <!ATTLIST GRID ExportVersion CDATA #REQUIRED>
  <!ELEMENT BANDS (BAND*)>
  <!ELEMENT BAND EMPTY>
  <!ATTLIST BAND Index CDATA #REQUIRED>
  <!ATTLIST BAND Caption CDATA #IMPLIED>
  <!ELEMENT COLUMNS (COLUMN*)>
  <!ELEMENT COLUMN EMPTY>
  <!ATTLIST COLUMN Name CDATA #REQUIRED>
  <!ATTLIST COLUMN Caption CDATA #IMPLIED>
  <!ATTLIST COLUMN Index CDATA #REQUIRED>
  <!ATTLIST COLUMN BandIndex CDATA #REQUIRED>
  <!ATTLIST COLUMN RowIndex CDATA #REQUIRED>
  <!ATTLIST COLUMN ColIndex CDATA #REQUIRED>
  <!ATTLIST COLUMN Width CDATA #IMPLIED>
  <!ELEMENT GROUP (GROUP*, ROW*)>
  <!ATTLIST GROUP GroupText CDATA #IMPLIED>
  <!ELEMENT ROWS (ROW*)>
  <!ELEMENT ROW EMPTY>
  <!ATTLIST ROW Address1 CDATA #IMPLIED>
  <!ATTLIST ROW Address2 CDATA #IMPLIED>
  <!ATTLIST ROW Address3 CDATA #IMPLIED>
  <!ATTLIST ROW Address4 CDATA #IMPLIED>
  <!ATTLIST ROW ApprovedBy CDATA #IMPLIED>
  <!ATTLIST ROW Author CDATA #IMPLIED>
  <!ATTLIST ROW CheckedBy CDATA #IMPLIED>
  <!ATTLIST ROW Comment CDATA #IMPLIED>
  <!ATTLIST ROW CompanyName CDATA #IMPLIED>
  <!ATTLIST ROW Component_Kind CDATA #IMPLIED>
  <!ATTLIST ROW ComponentKind CDATA #IMPLIED>
  <!ATTLIST ROW CurrentDate CDATA #IMPLIED>
  <!ATTLIST ROW CurrentTime CDATA #IMPLIED>
  <!ATTLIST ROW Date CDATA #IMPLIED>
  <!ATTLIST ROW Description CDATA #IMPLIED>
  <!ATTLIST ROW Designator CDATA #IMPLIED>
  <!ATTLIST ROW Designator_X_Mil_ CDATA #IMPLIED>
  <!ATTLIST ROW Designator_X_mm_ CDATA #IMPLIED>
  <!ATTLIST ROW Designator_Y_Mil_ CDATA #IMPLIED>
  <!ATTLIST ROW Designator_Y_mm_ CDATA #IMPLIED>
  <!ATTLIST ROW DesignItemId CDATA #IMPLIED>
  <!ATTLIST ROW Document CDATA #IMPLIED>
  <!ATTLIST ROW DocumentFullPathAndName CDATA #IMPLIED>
  <!ATTLIST ROW DocumentName CDATA #IMPLIED>
  <!ATTLIST ROW DocumentNumber CDATA #IMPLIED>
  <!ATTLIST ROW DrawnBy CDATA #IMPLIED>
  <!ATTLIST ROW Engineer CDATA #IMPLIED>
  <!ATTLIST ROW Footprint CDATA #IMPLIED>
  <!ATTLIST ROW Height_Mil_ CDATA #IMPLIED>
  <!ATTLIST ROW Height_mm_ CDATA #IMPLIED>
  <!ATTLIST ROW ImagePath CDATA #IMPLIED>
  <!ATTLIST ROW Index CDATA #IMPLIED>
  <!ATTLIST ROW ItemGUID CDATA #IMPLIED>
  <!ATTLIST ROW LatestRevisionDate CDATA #IMPLIED>
  <!ATTLIST ROW LatestRevisionNote CDATA #IMPLIED>
  <!ATTLIST ROW Library_Name CDATA #IMPLIED>
  <!ATTLIST ROW Library_Reference CDATA #IMPLIED>
  <!ATTLIST ROW LibRef CDATA #IMPLIED>
  <!ATTLIST ROW LogicalDesignator CDATA #IMPLIED>
  <!ATTLIST ROW Model_Footprint CDATA #IMPLIED>
  <!ATTLIST ROW Model_Signal_Integrity CDATA #IMPLIED>
  <!ATTLIST ROW Model_Simulation CDATA #IMPLIED>
  <!ATTLIST ROW Models CDATA #IMPLIED>
  <!ATTLIST ROW ModifiedDate CDATA #IMPLIED>
  <!ATTLIST ROW Organization CDATA #IMPLIED>
  <!ATTLIST ROW PackageDescription CDATA #IMPLIED>
  <!ATTLIST ROW PackageReference CDATA #IMPLIED>
  <!ATTLIST ROW PartType CDATA #IMPLIED>
  <!ATTLIST ROW PCB3D CDATA #IMPLIED>
  <!ATTLIST ROW PhysicalPath CDATA #IMPLIED>
  <!ATTLIST ROW Pins CDATA #IMPLIED>
  <!ATTLIST ROW Project CDATA #IMPLIED>
  <!ATTLIST ROW ProjectName CDATA #IMPLIED>
  <!ATTLIST ROW Published CDATA #IMPLIED>
  <!ATTLIST ROW Publisher CDATA #IMPLIED>
  <!ATTLIST ROW Quantity CDATA #IMPLIED>
  <!ATTLIST ROW Revision CDATA #IMPLIED>
  <!ATTLIST ROW RevisionGUID CDATA #IMPLIED>
  <!ATTLIST ROW Rule CDATA #IMPLIED>
  <!ATTLIST ROW SheetNumber CDATA #IMPLIED>
  <!ATTLIST ROW SheetTotal CDATA #IMPLIED>
  <!ATTLIST ROW Signal_Integrity CDATA #IMPLIED>
  <!ATTLIST ROW Simulation CDATA #IMPLIED>
  <!ATTLIST ROW SourceLibraryName CDATA #IMPLIED>
  <!ATTLIST ROW Sub_Parts CDATA #IMPLIED>
  <!ATTLIST ROW Time CDATA #IMPLIED>
  <!ATTLIST ROW Title CDATA #IMPLIED>
  <!ATTLIST ROW UniqueIdName CDATA #IMPLIED>
  <!ATTLIST ROW UniqueIdPath CDATA #IMPLIED>
  <!ATTLIST ROW Variant CDATA #IMPLIED>
  <!ATTLIST ROW VaultGUID CDATA #IMPLIED>
]>
<GRID ExportVersion="1.0">
  <BANDS>
    <BAND Index="0" Caption=""></BAND>
  </BANDS>
  <COLUMNS>
    <COLUMN Name="Address1" Caption="Address1" Index="0" BandIndex="0" RowIndex="0" ColIndex="0" Width="100"></COLUMN>
    <COLUMN Name="Address2" Caption="Address2" Index="1" BandIndex="0" RowIndex="0" ColIndex="1" Width="100"></COLUMN>
    <COLUMN Name="Address3" Caption="Address3" Index="2" BandIndex="0" RowIndex="0" ColIndex="2" Width="100"></COLUMN>
    <COLUMN Name="Address4" Caption="Address4" Index="3" BandIndex="0" RowIndex="0" ColIndex="3" Width="100"></COLUMN>
    <COLUMN Name="ApprovedBy" Caption="ApprovedBy" Index="4" BandIndex="0" RowIndex="0" ColIndex="4" Width="100"></COLUMN>
    <COLUMN Name="Author" Caption="Author" Index="5" BandIndex="0" RowIndex="0" ColIndex="5" Width="100"></COLUMN>
    <COLUMN Name="CheckedBy" Caption="CheckedBy" Index="6" BandIndex="0" RowIndex="0" ColIndex="6" Width="100"></COLUMN>
    <COLUMN Name="Comment" Caption="Comment" Index="7" BandIndex="0" RowIndex="0" ColIndex="7" Width="100"></COLUMN>
    <COLUMN Name="CompanyName" Caption="CompanyName" Index="8" BandIndex="0" RowIndex="0" ColIndex="8" Width="100"></COLUMN>
    <COLUMN Name="Component_Kind" Caption="Component Kind" Index="9" BandIndex="0" RowIndex="0" ColIndex="9" Width="100"></COLUMN>
    <COLUMN Name="ComponentKind" Caption="ComponentKind" Index="10" BandIndex="0" RowIndex="0" ColIndex="10" Width="100"></COLUMN>
    <COLUMN Name="CurrentDate" Caption="CurrentDate" Index="11" BandIndex="0" RowIndex="0" ColIndex="11" Width="100"></COLUMN>
    <COLUMN Name="CurrentTime" Caption="CurrentTime" Index="12" BandIndex="0" RowIndex="0" ColIndex="12" Width="100"></COLUMN>
    <COLUMN Name="Date" Caption="Date" Index="13" BandIndex="0" RowIndex="0" ColIndex="13" Width="100"></COLUMN>
    <COLUMN Name="Description" Caption="Description" Index="14" BandIndex="0" RowIndex="0" ColIndex="14" Width="100"></COLUMN>
    <COLUMN Name="Designator" Caption="Designator" Index="15" BandIndex="0" RowIndex="0" ColIndex="15" Width="100"></COLUMN>
    <COLUMN Name="Designator_X_Mil_" Caption="Designator-X&#40;Mil&#41;" Index="16" BandIndex="0" RowIndex="0" ColIndex="16" Width="100"></COLUMN>
    <COLUMN Name="Designator_X_mm_" Caption="Designator-X&#40;mm&#41;" Index="17" BandIndex="0" RowIndex="0" ColIndex="17" Width="100"></COLUMN>
    <COLUMN Name="Designator_Y_Mil_" Caption="Designator-Y&#40;Mil&#41;" Index="18" BandIndex="0" RowIndex="0" ColIndex="18" Width="100"></COLUMN>
    <COLUMN Name="Designator_Y_mm_" Caption="Designator-Y&#40;mm&#41;" Index="19" BandIndex="0" RowIndex="0" ColIndex="19" Width="100"></COLUMN>
    <COLUMN Name="DesignItemId" Caption="DesignItemId" Index="20" BandIndex="0" RowIndex="0" ColIndex="20" Width="100"></COLUMN>
    <COLUMN Name="Document" Caption="Document" Index="21" BandIndex="0" RowIndex="0" ColIndex="21" Width="100"></COLUMN>
    <COLUMN Name="DocumentFullPathAndName" Caption="DocumentFullPathAndName" Index="22" BandIndex="0" RowIndex="0" ColIndex="22" Width="100"></COLUMN>
    <COLUMN Name="DocumentName" Caption="DocumentName" Index="23" BandIndex="0" RowIndex="0" ColIndex="23" Width="100"></COLUMN>
    <COLUMN Name="DocumentNumber" Caption="DocumentNumber" Index="24" BandIndex="0" RowIndex="0" ColIndex="24" Width="100"></COLUMN>
    <COLUMN Name="DrawnBy" Caption="DrawnBy" Index="25" BandIndex="0" RowIndex="0" ColIndex="25" Width="100"></COLUMN>
    <COLUMN Name="Engineer" Caption="Engineer" Index="26" BandIndex="0" RowIndex="0" ColIndex="26" Width="100"></COLUMN>
    <COLUMN Name="Footprint" Caption="Footprint" Index="27" BandIndex="0" RowIndex="0" ColIndex="27" Width="100"></COLUMN>
    <COLUMN Name="Height_Mil_" Caption="Height&#40;Mil&#41;" Index="28" BandIndex="0" RowIndex="0" ColIndex="28" Width="100"></COLUMN>
    <COLUMN Name="Height_mm_" Caption="Height&#40;mm&#41;" Index="29" BandIndex="0" RowIndex="0" ColIndex="29" Width="100"></COLUMN>
    <COLUMN Name="ImagePath" Caption="ImagePath" Index="30" BandIndex="0" RowIndex="0" ColIndex="30" Width="100"></COLUMN>
    <COLUMN Name="Index" Caption="Index" Index="31" BandIndex="0" RowIndex="0" ColIndex="31" Width="100"></COLUMN>
    <COLUMN Name="ItemGUID" Caption="ItemGUID" Index="32" BandIndex="0" RowIndex="0" ColIndex="32" Width="100"></COLUMN>
    <COLUMN Name="LatestRevisionDate" Caption="LatestRevisionDate" Index="33" BandIndex="0" RowIndex="0" ColIndex="33" Width="100"></COLUMN>
    <COLUMN Name="LatestRevisionNote" Caption="LatestRevisionNote" Index="34" BandIndex="0" RowIndex="0" ColIndex="34" Width="100"></COLUMN>
    <COLUMN Name="Library_Name" Caption="Library Name" Index="35" BandIndex="0" RowIndex="0" ColIndex="35" Width="100"></COLUMN>
    <COLUMN Name="Library_Reference" Caption="Library Reference" Index="36" BandIndex="0" RowIndex="0" ColIndex="36" Width="100"></COLUMN>
    <COLUMN Name="LibRef" Caption="LibRef" Index="37" BandIndex="0" RowIndex="0" ColIndex="37" Width="100"></COLUMN>
    <COLUMN Name="LogicalDesignator" Caption="LogicalDesignator" Index="38" BandIndex="0" RowIndex="0" ColIndex="38" Width="100"></COLUMN>
    <COLUMN Name="Model_Footprint" Caption="Model:Footprint" Index="39" BandIndex="0" RowIndex="0" ColIndex="39" Width="100"></COLUMN>
    <COLUMN Name="Model_Signal_Integrity" Caption="Model:Signal Integrity" Index="40" BandIndex="0" RowIndex="0" ColIndex="40" Width="100"></COLUMN>
    <COLUMN Name="Model_Simulation" Caption="Model:Simulation" Index="41" BandIndex="0" RowIndex="0" ColIndex="41" Width="100"></COLUMN>
    <COLUMN Name="Models" Caption="Models" Index="42" BandIndex="0" RowIndex="0" ColIndex="42" Width="100"></COLUMN>
    <COLUMN Name="ModifiedDate" Caption="ModifiedDate" Index="43" BandIndex="0" RowIndex="0" ColIndex="43" Width="100"></COLUMN>
    <COLUMN Name="Organization" Caption="Organization" Index="44" BandIndex="0" RowIndex="0" ColIndex="44" Width="100"></COLUMN>
    <COLUMN Name="PackageDescription" Caption="PackageDescription" Index="45" BandIndex="0" RowIndex="0" ColIndex="45" Width="100"></COLUMN>
    <COLUMN Name="PackageReference" Caption="PackageReference" Index="46" BandIndex="0" RowIndex="0" ColIndex="46" Width="100"></COLUMN>
    <COLUMN Name="PartType" Caption="PartType" Index="47" BandIndex="0" RowIndex="0" ColIndex="47" Width="100"></COLUMN>
    <COLUMN Name="PCB3D" Caption="PCB3D" Index="48" BandIndex="0" RowIndex="0" ColIndex="48" Width="100"></COLUMN>
    <COLUMN Name="PhysicalPath" Caption="PhysicalPath" Index="49" BandIndex="0" RowIndex="0" ColIndex="49" Width="100"></COLUMN>
    <COLUMN Name="Pins" Caption="Pins" Index="50" BandIndex="0" RowIndex="0" ColIndex="50" Width="100"></COLUMN>
    <COLUMN Name="Project" Caption="Project" Index="51" BandIndex="0" RowIndex="0" ColIndex="51" Width="100"></COLUMN>
    <COLUMN Name="ProjectName" Caption="ProjectName" Index="52" BandIndex="0" RowIndex="0" ColIndex="52" Width="100"></COLUMN>
    <COLUMN Name="Published" Caption="Published" Index="53" BandIndex="0" RowIndex="0" ColIndex="53" Width="100"></COLUMN>
    <COLUMN Name="Publisher" Caption="Publisher" Index="54" BandIndex="0" RowIndex="0" ColIndex="54" Width="100"></COLUMN>
    <COLUMN Name="Quantity" Caption="Quantity" Index="55" BandIndex="0" RowIndex="0" ColIndex="55" Width="100"></COLUMN>
    <COLUMN Name="Revision" Caption="Revision" Index="56" BandIndex="0" RowIndex="0" ColIndex="56" Width="100"></COLUMN>
    <COLUMN Name="RevisionGUID" Caption="RevisionGUID" Index="57" BandIndex="0" RowIndex="0" ColIndex="57" Width="100"></COLUMN>
    <COLUMN Name="Rule" Caption="Rule" Index="58" BandIndex="0" RowIndex="0" ColIndex="58" Width="100"></COLUMN>
    <COLUMN Name="SheetNumber" Caption="SheetNumber" Index="59" BandIndex="0" RowIndex="0" ColIndex="59" Width="100"></COLUMN>
    <COLUMN Name="SheetTotal" Caption="SheetTotal" Index="60" BandIndex="0" RowIndex="0" ColIndex="60" Width="100"></COLUMN>
    <COLUMN Name="Signal_Integrity" Caption="Signal Integrity" Index="61" BandIndex="0" RowIndex="0" ColIndex="61" Width="100"></COLUMN>
    <COLUMN Name="Simulation" Caption="Simulation" Index="62" BandIndex="0" RowIndex="0" ColIndex="62" Width="100"></COLUMN>
    <COLUMN Name="SourceLibraryName" Caption="SourceLibraryName" Index="63" BandIndex="0" RowIndex="0" ColIndex="63" Width="100"></COLUMN>
    <COLUMN Name="Sub_Parts" Caption="Sub-Parts" Index="64" BandIndex="0" RowIndex="0" ColIndex="64" Width="100"></COLUMN>
    <COLUMN Name="Time" Caption="Time" Index="65" BandIndex="0" RowIndex="0" ColIndex="65" Width="100"></COLUMN>
    <COLUMN Name="Title" Caption="Title" Index="66" BandIndex="0" RowIndex="0" ColIndex="66" Width="100"></COLUMN>
    <COLUMN Name="UniqueIdName" Caption="UniqueIdName" Index="67" BandIndex="0" RowIndex="0" ColIndex="67" Width="100"></COLUMN>
    <COLUMN Name="UniqueIdPath" Caption="UniqueIdPath" Index="68" BandIndex="0" RowIndex="0" ColIndex="68" Width="100"></COLUMN>
    <COLUMN Name="Variant" Caption="Variant" Index="69" BandIndex="0" RowIndex="0" ColIndex="69" Width="100"></COLUMN>
    <COLUMN Name="VaultGUID" Caption="VaultGUID" Index="70" BandIndex="0" RowIndex="0" ColIndex="70" Width="100"></COLUMN>
  </COLUMNS>
  <ROWS>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="10uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Capacitor &#40;Semiconductor SIM Model&#41;" Designator="C1" Designator_X_Mil_="1700" Designator_X_mm_="43.18" Designator_Y_Mil_="3400" Designator_Y_mm_="86.36" DesignItemId="Cap Semi" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="1608&#91;0603&#93;" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="1" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Semi" LibRef="Cap Semi" LogicalDesignator="C1" Model_Footprint="Chip Capacitor, Body 1.6x0.8mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Semiconductor Capacitor" Models="7" ModifiedDate="2/2/2014" Organization="" PackageDescription="Chip Capacitor" PackageReference="C1206" PartType="10uF" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="Cap Semi" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="KVMOGCMJ" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="10uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Capacitor &#40;Semiconductor SIM Model&#41;" Designator="C2" Designator_X_Mil_="4400" Designator_X_mm_="111.76" Designator_Y_Mil_="3100" Designator_Y_mm_="78.74" DesignItemId="Cap Semi" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="1608&#91;0603&#93;" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="2" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Semi" LibRef="Cap Semi" LogicalDesignator="C2" Model_Footprint="Chip Capacitor, Body 1.6x0.8mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Semiconductor Capacitor" Models="7" ModifiedDate="2/2/2014" Organization="" PackageDescription="Chip Capacitor" PackageReference="C1206" PartType="10uF" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="Cap Semi" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="DCQTCEFS" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="0.1uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Capacitor &#40;Semiconductor SIM Model&#41;" Designator="C3" Designator_X_Mil_="4800" Designator_X_mm_="121.92" Designator_Y_Mil_="3100" Designator_Y_mm_="78.74" DesignItemId="Cap Semi" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="1608&#91;0603&#93;" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="3" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Semi" LibRef="Cap Semi" LogicalDesignator="C3" Model_Footprint="Chip Capacitor, Body 1.6x0.8mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Semiconductor Capacitor" Models="7" ModifiedDate="2/2/2014" Organization="" PackageDescription="Chip Capacitor" PackageReference="C1206" PartType="0.1uF" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="Cap Semi" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="DAVTNUPX" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="0.1uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Capacitor &#40;Semiconductor SIM Model&#41;" Designator="C4" Designator_X_Mil_="5100" Designator_X_mm_="129.54" Designator_Y_Mil_="3100" Designator_Y_mm_="78.74" DesignItemId="Cap Semi" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="1608&#91;0603&#93;" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="4" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Semi" LibRef="Cap Semi" LogicalDesignator="C4" Model_Footprint="Chip Capacitor, Body 1.6x0.8mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Semiconductor Capacitor" Models="7" ModifiedDate="2/2/2014" Organization="" PackageDescription="Chip Capacitor" PackageReference="C1206" PartType="0.1uF" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="Cap Semi" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="YWAEEAAN" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="0.1uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Capacitor &#40;Semiconductor SIM Model&#41;" Designator="C5" Designator_X_Mil_="5400" Designator_X_mm_="137.16" Designator_Y_Mil_="3100" Designator_Y_mm_="78.74" DesignItemId="Cap Semi" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="1608&#91;0603&#93;" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="5" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Semi" LibRef="Cap Semi" LogicalDesignator="C5" Model_Footprint="Chip Capacitor, Body 1.6x0.8mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Semiconductor Capacitor" Models="7" ModifiedDate="2/2/2014" Organization="" PackageDescription="Chip Capacitor" PackageReference="C1206" PartType="0.1uF" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="Cap Semi" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="VGQWXPYH" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="0.1uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Capacitor &#40;Semiconductor SIM Model&#41;" Designator="C6" Designator_X_Mil_="5700" Designator_X_mm_="144.78" Designator_Y_Mil_="3100" Designator_Y_mm_="78.74" DesignItemId="Cap Semi" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="1608&#91;0603&#93;" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="6" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Semi" LibRef="Cap Semi" LogicalDesignator="C6" Model_Footprint="Chip Capacitor, Body 1.6x0.8mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Semiconductor Capacitor" Models="7" ModifiedDate="2/2/2014" Organization="" PackageDescription="Chip Capacitor" PackageReference="C1206" PartType="0.1uF" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="Cap Semi" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="XNGJIEXQ" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="0.1uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Capacitor &#40;Semiconductor SIM Model&#41;" Designator="C7" Designator_X_Mil_="6000" Designator_X_mm_="152.4" Designator_Y_Mil_="3100" Designator_Y_mm_="78.74" DesignItemId="Cap Semi" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="1608&#91;0603&#93;" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="7" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Semi" LibRef="Cap Semi" LogicalDesignator="C7" Model_Footprint="Chip Capacitor, Body 1.6x0.8mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Semiconductor Capacitor" Models="7" ModifiedDate="2/2/2014" Organization="" PackageDescription="Chip Capacitor" PackageReference="C1206" PartType="0.1uF" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="Cap Semi" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="XNGVPRBF" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="0.1uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Capacitor &#40;Semiconductor SIM Model&#41;" Designator="C8" Designator_X_Mil_="6300" Designator_X_mm_="160.02" Designator_Y_Mil_="3100" Designator_Y_mm_="78.74" DesignItemId="Cap Semi" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="1608&#91;0603&#93;" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="8" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Semi" LibRef="Cap Semi" LogicalDesignator="C8" Model_Footprint="Chip Capacitor, Body 1.6x0.8mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Semiconductor Capacitor" Models="7" ModifiedDate="2/2/2014" Organization="" PackageDescription="Chip Capacitor" PackageReference="C1206" PartType="0.1uF" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="Cap Semi" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="YQRGCJJD" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="0.1uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Capacitor &#40;Semiconductor SIM Model&#41;" Designator="C9" Designator_X_Mil_="6600" Designator_X_mm_="167.64" Designator_Y_Mil_="3100" Designator_Y_mm_="78.74" DesignItemId="Cap Semi" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="1608&#91;0603&#93;" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="9" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Semi" LibRef="Cap Semi" LogicalDesignator="C9" Model_Footprint="Chip Capacitor, Body 1.6x0.8mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Semiconductor Capacitor" Models="7" ModifiedDate="2/2/2014" Organization="" PackageDescription="Chip Capacitor" PackageReference="C1206" PartType="0.1uF" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="Cap Semi" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="EJTTVNGB" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="0.1uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Capacitor &#40;Semiconductor SIM Model&#41;" Designator="C10" Designator_X_Mil_="6900" Designator_X_mm_="175.26" Designator_Y_Mil_="3100" Designator_Y_mm_="78.74" DesignItemId="Cap Semi" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="1608&#91;0603&#93;" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="10" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Semi" LibRef="Cap Semi" LogicalDesignator="C10" Model_Footprint="Chip Capacitor, Body 1.6x0.8mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Semiconductor Capacitor" Models="7" ModifiedDate="2/2/2014" Organization="" PackageDescription="Chip Capacitor" PackageReference="C1206" PartType="0.1uF" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="Cap Semi" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="YKMHWSAX" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="0.1uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Capacitor &#40;Semiconductor SIM Model&#41;" Designator="C11" Designator_X_Mil_="7200" Designator_X_mm_="182.88" Designator_Y_Mil_="3100" Designator_Y_mm_="78.74" DesignItemId="Cap Semi" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="1608&#91;0603&#93;" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="11" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Semi" LibRef="Cap Semi" LogicalDesignator="C11" Model_Footprint="Chip Capacitor, Body 1.6x0.8mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Semiconductor Capacitor" Models="7" ModifiedDate="2/2/2014" Organization="" PackageDescription="Chip Capacitor" PackageReference="C1206" PartType="0.1uF" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="Cap Semi" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="XQQSTXFW" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="0.1uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Capacitor &#40;Semiconductor SIM Model&#41;" Designator="C12" Designator_X_Mil_="7500" Designator_X_mm_="190.5" Designator_Y_Mil_="3100" Designator_Y_mm_="78.74" DesignItemId="Cap Semi" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="1608&#91;0603&#93;" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="12" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Semi" LibRef="Cap Semi" LogicalDesignator="C12" Model_Footprint="Chip Capacitor, Body 1.6x0.8mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Semiconductor Capacitor" Models="7" ModifiedDate="2/2/2014" Organization="" PackageDescription="Chip Capacitor" PackageReference="C1206" PartType="0.1uF" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="Cap Semi" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="YABLEBSN" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="0.1uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Capacitor &#40;Semiconductor SIM Model&#41;" Designator="C13" Designator_X_Mil_="7800" Designator_X_mm_="198.12" Designator_Y_Mil_="3100" Designator_Y_mm_="78.74" DesignItemId="Cap Semi" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="1608&#91;0603&#93;" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="13" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Semi" LibRef="Cap Semi" LogicalDesignator="C13" Model_Footprint="Chip Capacitor, Body 1.6x0.8mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Semiconductor Capacitor" Models="7" ModifiedDate="2/2/2014" Organization="" PackageDescription="Chip Capacitor" PackageReference="C1206" PartType="0.1uF" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="Cap Semi" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="XRLLIHFX" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="0.1uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Capacitor &#40;Semiconductor SIM Model&#41;" Designator="C14" Designator_X_Mil_="8100" Designator_X_mm_="205.74" Designator_Y_Mil_="3100" Designator_Y_mm_="78.74" DesignItemId="Cap Semi" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="1608&#91;0603&#93;" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="14" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Semi" LibRef="Cap Semi" LogicalDesignator="C14" Model_Footprint="Chip Capacitor, Body 1.6x0.8mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Semiconductor Capacitor" Models="7" ModifiedDate="2/2/2014" Organization="" PackageDescription="Chip Capacitor" PackageReference="C1206" PartType="0.1uF" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="Cap Semi" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="NWQALRHE" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="0.1uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Capacitor &#40;Semiconductor SIM Model&#41;" Designator="C15" Designator_X_Mil_="8400" Designator_X_mm_="213.36" Designator_Y_Mil_="3100" Designator_Y_mm_="78.74" DesignItemId="Cap Semi" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="1608&#91;0603&#93;" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="15" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Semi" LibRef="Cap Semi" LogicalDesignator="C15" Model_Footprint="Chip Capacitor, Body 1.6x0.8mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Semiconductor Capacitor" Models="7" ModifiedDate="2/2/2014" Organization="" PackageDescription="Chip Capacitor" PackageReference="C1206" PartType="0.1uF" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="Cap Semi" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="PCIIEFHU" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="0.1uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Capacitor &#40;Semiconductor SIM Model&#41;" Designator="C16" Designator_X_Mil_="8700" Designator_X_mm_="220.98" Designator_Y_Mil_="3100" Designator_Y_mm_="78.74" DesignItemId="Cap Semi" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="1608&#91;0603&#93;" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="16" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Semi" LibRef="Cap Semi" LogicalDesignator="C16" Model_Footprint="Chip Capacitor, Body 1.6x0.8mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Semiconductor Capacitor" Models="7" ModifiedDate="2/2/2014" Organization="" PackageDescription="Chip Capacitor" PackageReference="C1206" PartType="0.1uF" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="Cap Semi" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="KBHKEDNL" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="0.1uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Capacitor &#40;Semiconductor SIM Model&#41;" Designator="C17" Designator_X_Mil_="9000" Designator_X_mm_="228.6" Designator_Y_Mil_="3100" Designator_Y_mm_="78.74" DesignItemId="Cap Semi" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="1608&#91;0603&#93;" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="17" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Semi" LibRef="Cap Semi" LogicalDesignator="C17" Model_Footprint="Chip Capacitor, Body 1.6x0.8mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Semiconductor Capacitor" Models="7" ModifiedDate="2/2/2014" Organization="" PackageDescription="Chip Capacitor" PackageReference="C1206" PartType="0.1uF" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="Cap Semi" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="XMVYALWV" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="0.1uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Capacitor &#40;Semiconductor SIM Model&#41;" Designator="C18" Designator_X_Mil_="9300" Designator_X_mm_="236.22" Designator_Y_Mil_="3100" Designator_Y_mm_="78.74" DesignItemId="Cap Semi" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="1608&#91;0603&#93;" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="18" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Semi" LibRef="Cap Semi" LogicalDesignator="C18" Model_Footprint="Chip Capacitor, Body 1.6x0.8mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Semiconductor Capacitor" Models="7" ModifiedDate="2/2/2014" Organization="" PackageDescription="Chip Capacitor" PackageReference="C1206" PartType="0.1uF" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="Cap Semi" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="TJONHMOC" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="0.1uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Capacitor &#40;Semiconductor SIM Model&#41;" Designator="C19" Designator_X_Mil_="9600" Designator_X_mm_="243.84" Designator_Y_Mil_="3100" Designator_Y_mm_="78.74" DesignItemId="Cap Semi" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="1608&#91;0603&#93;" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="19" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Semi" LibRef="Cap Semi" LogicalDesignator="C19" Model_Footprint="Chip Capacitor, Body 1.6x0.8mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Semiconductor Capacitor" Models="7" ModifiedDate="2/2/2014" Organization="" PackageDescription="Chip Capacitor" PackageReference="C1206" PartType="0.1uF" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="Cap Semi" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="KESEUBQH" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="0.1uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Capacitor &#40;Semiconductor SIM Model&#41;" Designator="C20" Designator_X_Mil_="9900" Designator_X_mm_="251.46" Designator_Y_Mil_="3100" Designator_Y_mm_="78.74" DesignItemId="Cap Semi" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="1608&#91;0603&#93;" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="20" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Semi" LibRef="Cap Semi" LogicalDesignator="C20" Model_Footprint="Chip Capacitor, Body 1.6x0.8mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Semiconductor Capacitor" Models="7" ModifiedDate="2/2/2014" Organization="" PackageDescription="Chip Capacitor" PackageReference="C1206" PartType="0.1uF" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="Cap Semi" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="YNXTTOKO" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="0.1uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Capacitor &#40;Semiconductor SIM Model&#41;" Designator="C21" Designator_X_Mil_="10200" Designator_X_mm_="259.08" Designator_Y_Mil_="3100" Designator_Y_mm_="78.74" DesignItemId="Cap Semi" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="1608&#91;0603&#93;" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="21" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Semi" LibRef="Cap Semi" LogicalDesignator="C21" Model_Footprint="Chip Capacitor, Body 1.6x0.8mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Semiconductor Capacitor" Models="7" ModifiedDate="2/2/2014" Organization="" PackageDescription="Chip Capacitor" PackageReference="C1206" PartType="0.1uF" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="Cap Semi" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="UJMWMJOH" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="10uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Capacitor &#40;Semiconductor SIM Model&#41;" Designator="C22" Designator_X_Mil_="1100" Designator_X_mm_="27.94" Designator_Y_Mil_="2800" Designator_Y_mm_="71.12" DesignItemId="Cap Semi" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="1608&#91;0603&#93;" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="22" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Semi" LibRef="Cap Semi" LogicalDesignator="C22" Model_Footprint="Chip Capacitor, Body 1.6x0.8mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Semiconductor Capacitor" Models="7" ModifiedDate="2/2/2014" Organization="" PackageDescription="Chip Capacitor" PackageReference="C1206" PartType="10uF" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="Cap Semi" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="NFFKUQWR" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="10uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Capacitor &#40;Semiconductor SIM Model&#41;" Designator="C23" Designator_X_Mil_="1400" Designator_X_mm_="35.56" Designator_Y_Mil_="2800" Designator_Y_mm_="71.12" DesignItemId="Cap Semi" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="1608&#91;0603&#93;" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="23" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Semi" LibRef="Cap Semi" LogicalDesignator="C23" Model_Footprint="Chip Capacitor, Body 1.6x0.8mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Semiconductor Capacitor" Models="7" ModifiedDate="2/2/2014" Organization="" PackageDescription="Chip Capacitor" PackageReference="C1206" PartType="10uF" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="Cap Semi" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="XYEXLAMQ" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="10uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Capacitor &#40;Semiconductor SIM Model&#41;" Designator="C24" Designator_X_Mil_="2800" Designator_X_mm_="71.12" Designator_Y_Mil_="1500" Designator_Y_mm_="38.1" DesignItemId="Cap Semi" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="1608&#91;0603&#93;" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="24" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Semi" LibRef="Cap Semi" LogicalDesignator="C24" Model_Footprint="Chip Capacitor, Body 1.6x0.8mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Semiconductor Capacitor" Models="7" ModifiedDate="2/2/2014" Organization="" PackageDescription="Chip Capacitor" PackageReference="C1206" PartType="10uF" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="Cap Semi" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="WEKKBENY" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="0.1uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Capacitor &#40;Semiconductor SIM Model&#41;" Designator="C25" Designator_X_Mil_="3200" Designator_X_mm_="81.28" Designator_Y_Mil_="1500" Designator_Y_mm_="38.1" DesignItemId="Cap Semi" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="1608&#91;0603&#93;" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="25" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Semi" LibRef="Cap Semi" LogicalDesignator="C25" Model_Footprint="Chip Capacitor, Body 1.6x0.8mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Semiconductor Capacitor" Models="7" ModifiedDate="2/2/2014" Organization="" PackageDescription="Chip Capacitor" PackageReference="C1206" PartType="0.1uF" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="Cap Semi" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="XHEQFGMT" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="0.1uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Capacitor &#40;Semiconductor SIM Model&#41;" Designator="C26" Designator_X_Mil_="3500" Designator_X_mm_="88.9" Designator_Y_Mil_="1500" Designator_Y_mm_="38.1" DesignItemId="Cap Semi" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="1608&#91;0603&#93;" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="26" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Semi" LibRef="Cap Semi" LogicalDesignator="C26" Model_Footprint="Chip Capacitor, Body 1.6x0.8mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Semiconductor Capacitor" Models="7" ModifiedDate="2/2/2014" Organization="" PackageDescription="Chip Capacitor" PackageReference="C1206" PartType="0.1uF" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="Cap Semi" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="NJBRQKJV" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="0.1uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Capacitor &#40;Semiconductor SIM Model&#41;" Designator="C27" Designator_X_Mil_="3800" Designator_X_mm_="96.52" Designator_Y_Mil_="1500" Designator_Y_mm_="38.1" DesignItemId="Cap Semi" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="1608&#91;0603&#93;" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="27" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Semi" LibRef="Cap Semi" LogicalDesignator="C27" Model_Footprint="Chip Capacitor, Body 1.6x0.8mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Semiconductor Capacitor" Models="7" ModifiedDate="2/2/2014" Organization="" PackageDescription="Chip Capacitor" PackageReference="C1206" PartType="0.1uF" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="Cap Semi" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="KRKSXAWD" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="0.1uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Capacitor &#40;Semiconductor SIM Model&#41;" Designator="C28" Designator_X_Mil_="4100" Designator_X_mm_="104.14" Designator_Y_Mil_="1500" Designator_Y_mm_="38.1" DesignItemId="Cap Semi" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="1608&#91;0603&#93;" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="28" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Semi" LibRef="Cap Semi" LogicalDesignator="C28" Model_Footprint="Chip Capacitor, Body 1.6x0.8mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Semiconductor Capacitor" Models="7" ModifiedDate="2/2/2014" Organization="" PackageDescription="Chip Capacitor" PackageReference="C1206" PartType="0.1uF" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="Cap Semi" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="KPEHHRBJ" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="0.1uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Capacitor &#40;Semiconductor SIM Model&#41;" Designator="C29" Designator_X_Mil_="4400" Designator_X_mm_="111.76" Designator_Y_Mil_="1500" Designator_Y_mm_="38.1" DesignItemId="Cap Semi" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="1608&#91;0603&#93;" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="29" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Semi" LibRef="Cap Semi" LogicalDesignator="C29" Model_Footprint="Chip Capacitor, Body 1.6x0.8mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Semiconductor Capacitor" Models="7" ModifiedDate="2/2/2014" Organization="" PackageDescription="Chip Capacitor" PackageReference="C1206" PartType="0.1uF" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="Cap Semi" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="PWPYBLTW" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="0.1uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Capacitor &#40;Semiconductor SIM Model&#41;" Designator="C30" Designator_X_Mil_="4700" Designator_X_mm_="119.38" Designator_Y_Mil_="1500" Designator_Y_mm_="38.1" DesignItemId="Cap Semi" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="1608&#91;0603&#93;" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="30" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Semi" LibRef="Cap Semi" LogicalDesignator="C30" Model_Footprint="Chip Capacitor, Body 1.6x0.8mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Semiconductor Capacitor" Models="7" ModifiedDate="2/2/2014" Organization="" PackageDescription="Chip Capacitor" PackageReference="C1206" PartType="0.1uF" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="Cap Semi" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="NSYXBDDL" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="0.1uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Capacitor &#40;Semiconductor SIM Model&#41;" Designator="C31" Designator_X_Mil_="5000" Designator_X_mm_="127" Designator_Y_Mil_="1500" Designator_Y_mm_="38.1" DesignItemId="Cap Semi" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="1608&#91;0603&#93;" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="31" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Semi" LibRef="Cap Semi" LogicalDesignator="C31" Model_Footprint="Chip Capacitor, Body 1.6x0.8mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Semiconductor Capacitor" Models="7" ModifiedDate="2/2/2014" Organization="" PackageDescription="Chip Capacitor" PackageReference="C1206" PartType="0.1uF" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="Cap Semi" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="SUSJAYGG" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="0.1uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Capacitor &#40;Semiconductor SIM Model&#41;" Designator="C32" Designator_X_Mil_="5300" Designator_X_mm_="134.62" Designator_Y_Mil_="1500" Designator_Y_mm_="38.1" DesignItemId="Cap Semi" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="1608&#91;0603&#93;" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="32" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Semi" LibRef="Cap Semi" LogicalDesignator="C32" Model_Footprint="Chip Capacitor, Body 1.6x0.8mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Semiconductor Capacitor" Models="7" ModifiedDate="2/2/2014" Organization="" PackageDescription="Chip Capacitor" PackageReference="C1206" PartType="0.1uF" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="Cap Semi" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="NCVHIFDN" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="0.1uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Capacitor &#40;Semiconductor SIM Model&#41;" Designator="C33" Designator_X_Mil_="5600" Designator_X_mm_="142.24" Designator_Y_Mil_="1500" Designator_Y_mm_="38.1" DesignItemId="Cap Semi" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="1608&#91;0603&#93;" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="33" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Semi" LibRef="Cap Semi" LogicalDesignator="C33" Model_Footprint="Chip Capacitor, Body 1.6x0.8mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Semiconductor Capacitor" Models="7" ModifiedDate="2/2/2014" Organization="" PackageDescription="Chip Capacitor" PackageReference="C1206" PartType="0.1uF" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="Cap Semi" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="MLNDCTJY" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="0.1uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Capacitor &#40;Semiconductor SIM Model&#41;" Designator="C34" Designator_X_Mil_="5900" Designator_X_mm_="149.86" Designator_Y_Mil_="1500" Designator_Y_mm_="38.1" DesignItemId="Cap Semi" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="1608&#91;0603&#93;" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="34" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Semi" LibRef="Cap Semi" LogicalDesignator="C34" Model_Footprint="Chip Capacitor, Body 1.6x0.8mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Semiconductor Capacitor" Models="7" ModifiedDate="2/2/2014" Organization="" PackageDescription="Chip Capacitor" PackageReference="C1206" PartType="0.1uF" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="Cap Semi" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="JJBRPUJK" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="0.1uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Capacitor &#40;Semiconductor SIM Model&#41;" Designator="C35" Designator_X_Mil_="6200" Designator_X_mm_="157.48" Designator_Y_Mil_="1500" Designator_Y_mm_="38.1" DesignItemId="Cap Semi" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="1608&#91;0603&#93;" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="35" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Semi" LibRef="Cap Semi" LogicalDesignator="C35" Model_Footprint="Chip Capacitor, Body 1.6x0.8mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Semiconductor Capacitor" Models="7" ModifiedDate="2/2/2014" Organization="" PackageDescription="Chip Capacitor" PackageReference="C1206" PartType="0.1uF" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="Cap Semi" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="PNLTXXPF" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="0.1uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Capacitor &#40;Semiconductor SIM Model&#41;" Designator="C36" Designator_X_Mil_="6500" Designator_X_mm_="165.1" Designator_Y_Mil_="1500" Designator_Y_mm_="38.1" DesignItemId="Cap Semi" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="1608&#91;0603&#93;" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="36" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Semi" LibRef="Cap Semi" LogicalDesignator="C36" Model_Footprint="Chip Capacitor, Body 1.6x0.8mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Semiconductor Capacitor" Models="7" ModifiedDate="2/2/2014" Organization="" PackageDescription="Chip Capacitor" PackageReference="C1206" PartType="0.1uF" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="Cap Semi" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="VYSHDNWG" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="10uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Capacitor &#40;Semiconductor SIM Model&#41;" Designator="C37" Designator_X_Mil_="9100" Designator_X_mm_="231.14" Designator_Y_Mil_="1500" Designator_Y_mm_="38.1" DesignItemId="Cap Semi" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="1608&#91;0603&#93;" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="37" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Semi" LibRef="Cap Semi" LogicalDesignator="C37" Model_Footprint="Chip Capacitor, Body 1.6x0.8mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Semiconductor Capacitor" Models="7" ModifiedDate="2/2/2014" Organization="" PackageDescription="Chip Capacitor" PackageReference="C1206" PartType="10uF" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="Cap Semi" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="JBHLLIFB" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="0.1uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Capacitor &#40;Semiconductor SIM Model&#41;" Designator="C38" Designator_X_Mil_="9500" Designator_X_mm_="241.3" Designator_Y_Mil_="1500" Designator_Y_mm_="38.1" DesignItemId="Cap Semi" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="1608&#91;0603&#93;" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="38" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Semi" LibRef="Cap Semi" LogicalDesignator="C38" Model_Footprint="Chip Capacitor, Body 1.6x0.8mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Semiconductor Capacitor" Models="7" ModifiedDate="2/2/2014" Organization="" PackageDescription="Chip Capacitor" PackageReference="C1206" PartType="0.1uF" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="Cap Semi" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="NWTHVDKY" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="0.1uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Capacitor &#40;Semiconductor SIM Model&#41;" Designator="C39" Designator_X_Mil_="9800" Designator_X_mm_="248.92" Designator_Y_Mil_="1500" Designator_Y_mm_="38.1" DesignItemId="Cap Semi" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="1608&#91;0603&#93;" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="39" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Semi" LibRef="Cap Semi" LogicalDesignator="C39" Model_Footprint="Chip Capacitor, Body 1.6x0.8mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Semiconductor Capacitor" Models="7" ModifiedDate="2/2/2014" Organization="" PackageDescription="Chip Capacitor" PackageReference="C1206" PartType="0.1uF" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="Cap Semi" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="KHLGMTTY" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="0.1uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Capacitor &#40;Semiconductor SIM Model&#41;" Designator="C40" Designator_X_Mil_="10100" Designator_X_mm_="256.54" Designator_Y_Mil_="1500" Designator_Y_mm_="38.1" DesignItemId="Cap Semi" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="1608&#91;0603&#93;" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="40" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Semi" LibRef="Cap Semi" LogicalDesignator="C40" Model_Footprint="Chip Capacitor, Body 1.6x0.8mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Semiconductor Capacitor" Models="7" ModifiedDate="2/2/2014" Organization="" PackageDescription="Chip Capacitor" PackageReference="C1206" PartType="0.1uF" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="Cap Semi" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="OCGATLYO" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="0.01uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Capacitor &#40;Semiconductor SIM Model&#41;" Designator="C41" Designator_X_Mil_="10400" Designator_X_mm_="264.16" Designator_Y_Mil_="1500" Designator_Y_mm_="38.1" DesignItemId="Cap Semi" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="1608&#91;0603&#93;" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="41" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Semi" LibRef="Cap Semi" LogicalDesignator="C41" Model_Footprint="Chip Capacitor, Body 1.6x0.8mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Semiconductor Capacitor" Models="7" ModifiedDate="2/2/2014" Organization="" PackageDescription="Chip Capacitor" PackageReference="C1206" PartType="0.01uF" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="Cap Semi" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="NLXDUJFR" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="22nF" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Capacitor &#40;Semiconductor SIM Model&#41;" Designator="C42" Designator_X_Mil_="10700" Designator_X_mm_="271.78" Designator_Y_Mil_="1500" Designator_Y_mm_="38.1" DesignItemId="Cap Semi" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="1608&#91;0603&#93;" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="42" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Semi" LibRef="Cap Semi" LogicalDesignator="C42" Model_Footprint="Chip Capacitor, Body 1.6x0.8mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Semiconductor Capacitor" Models="7" ModifiedDate="2/2/2014" Organization="" PackageDescription="Chip Capacitor" PackageReference="C1206" PartType="22nF" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="Cap Semi" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="LTSWLMNX" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="4.7nF" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Capacitor &#40;Semiconductor SIM Model&#41;" Designator="C43" Designator_X_Mil_="11000" Designator_X_mm_="279.4" Designator_Y_Mil_="1500" Designator_Y_mm_="38.1" DesignItemId="Cap Semi" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="1608&#91;0603&#93;" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="43" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Semi" LibRef="Cap Semi" LogicalDesignator="C43" Model_Footprint="Chip Capacitor, Body 1.6x0.8mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Semiconductor Capacitor" Models="7" ModifiedDate="2/2/2014" Organization="" PackageDescription="Chip Capacitor" PackageReference="C1206" PartType="4.7nF" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="Cap Semi" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="VFOTTBGJ" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="JTAG" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="" Designator="J1" Designator_X_Mil_="11800" Designator_X_mm_="299.72" Designator_Y_Mil_="13400" Designator_Y_mm_="340.36" DesignItemId="CON10" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="SIP2X5" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="44" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="CON10" LibRef="CON10" LogicalDesignator="J1" Model_Footprint="SIP2X5" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="JTAG" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="10" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="FFXEUESD" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="MSEL0" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="3 Pin Jumper" Designator="JP1" Designator_X_Mil_="16600" Designator_X_mm_="421.64" Designator_Y_Mil_="13500" Designator_Y_mm_="342.9" DesignItemId="JUMPER3" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="SIP3" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="45" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="JUMPER3" LibRef="JUMPER3" LogicalDesignator="JP1" Model_Footprint="SIP3" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="MSEL0" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="3" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="SCGKJMQC" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="MSEL1" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="3 Pin Jumper" Designator="JP2" Designator_X_Mil_="17700" Designator_X_mm_="449.58" Designator_Y_Mil_="13500" Designator_Y_mm_="342.9" DesignItemId="JUMPER3" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="SIP3" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="46" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="JUMPER3" LibRef="JUMPER3" LogicalDesignator="JP2" Model_Footprint="SIP3" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="MSEL1" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="3" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="DXYKRRRV" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="MSEL2" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="3 Pin Jumper" Designator="JP3" Designator_X_Mil_="18800" Designator_X_mm_="477.52" Designator_Y_Mil_="13500" Designator_Y_mm_="342.9" DesignItemId="JUMPER3" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="SIP3" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="47" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="JUMPER3" LibRef="JUMPER3" LogicalDesignator="JP3" Model_Footprint="SIP3" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="MSEL2" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="3" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="BXAANAQQ" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="CLK01" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="" Designator="JP4" Designator_X_Mil_="17070" Designator_X_mm_="433.578" Designator_Y_Mil_="2430" Designator_Y_mm_="61.722" DesignItemId="JUMPER3SM" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="SIP3" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="48" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="JUMPER3SM" LibRef="JUMPER3SM" LogicalDesignator="JP4" Model_Footprint="SIP3" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="CLK01" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="3" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="DCLYBNDD" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="CON5" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="" Designator="PWR1" Designator_X_Mil_="600" Designator_X_mm_="15.24" Designator_Y_Mil_="3700" Designator_Y_mm_="93.98" DesignItemId="CON5" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="DIN5" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="49" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="CON5" LibRef="CON5" LogicalDesignator="PWR1" Model_Footprint="DIN5" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="CON5" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="5" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="IMMJPVSB" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="1K" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="" Designator="R1" Designator_X_Mil_="10830" Designator_X_mm_="275.082" Designator_Y_Mil_="13700" Designator_Y_mm_="347.98" DesignItemId="RES1" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="AXIAL0.4" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="50" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="RES1" LibRef="RES1" LogicalDesignator="R1" Model_Footprint="AXIAL0.4" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="1K" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="NLKYCYCH" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="1K" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="" Designator="R2" Designator_X_Mil_="11030" Designator_X_mm_="280.162" Designator_Y_Mil_="13700" Designator_Y_mm_="347.98" DesignItemId="RES1" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="AXIAL0.4" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="51" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="RES1" LibRef="RES1" LogicalDesignator="R2" Model_Footprint="AXIAL0.4" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="1K" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="DPTQUOTM" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="25" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="" Designator="R3" Designator_X_Mil_="13260" Designator_X_mm_="336.804" Designator_Y_Mil_="13430" Designator_Y_mm_="341.122" DesignItemId="RES1" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="0805" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="52" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="RES1" LibRef="RES1" LogicalDesignator="R3" Model_Footprint="0805" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="25" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="BKQBGTCT" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="1K" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="" Designator="R4" Designator_X_Mil_="11130" Designator_X_mm_="282.702" Designator_Y_Mil_="12200" Designator_Y_mm_="309.88" DesignItemId="RES1" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="AXIAL0.4" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="53" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="RES1" LibRef="RES1" LogicalDesignator="R4" Model_Footprint="AXIAL0.4" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="1K" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="TXBAPTAK" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="10K" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="" Designator="R5" Designator_X_Mil_="11570" Designator_X_mm_="293.878" Designator_Y_Mil_="11510" Designator_Y_mm_="292.354" DesignItemId="RES1" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="0805" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="54" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="RES1" LibRef="RES1" LogicalDesignator="R5" Model_Footprint="0805" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="10K" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="DITLESWO" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="10K" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="" Designator="R6" Designator_X_Mil_="11570" Designator_X_mm_="293.878" Designator_Y_Mil_="11410" Designator_Y_mm_="289.814" DesignItemId="RES1" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="0805" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="55" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="RES1" LibRef="RES1" LogicalDesignator="R6" Model_Footprint="0805" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="10K" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="KYLNOSPJ" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="10K" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="" Designator="R7" Designator_X_Mil_="11570" Designator_X_mm_="293.878" Designator_Y_Mil_="11310" Designator_Y_mm_="287.274" DesignItemId="RES1" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="0805" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="56" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="RES1" LibRef="RES1" LogicalDesignator="R7" Model_Footprint="0805" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="10K" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="SEMKTEQC" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="10K" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="" Designator="R8" Designator_X_Mil_="11570" Designator_X_mm_="293.878" Designator_Y_Mil_="11210" Designator_Y_mm_="284.734" DesignItemId="RES1" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="0805" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="57" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="RES1" LibRef="RES1" LogicalDesignator="R8" Model_Footprint="0805" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="10K" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="CHGDXLDX" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="10K" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="" Designator="R9" Designator_X_Mil_="10170" Designator_X_mm_="258.318" Designator_Y_Mil_="10810" Designator_Y_mm_="274.574" DesignItemId="RES1" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="0805" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="58" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="RES1" LibRef="RES1" LogicalDesignator="R9" Model_Footprint="0805" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="10K" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="PSAQENAO" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="10K" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="" Designator="R10" Designator_X_Mil_="10170" Designator_X_mm_="258.318" Designator_Y_Mil_="10310" Designator_Y_mm_="261.874" DesignItemId="RES1" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="0805" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="59" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="RES1" LibRef="RES1" LogicalDesignator="R10" Model_Footprint="0805" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="10K" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="LAVFSDPB" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="10K" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="" Designator="R11" Designator_X_Mil_="19040" Designator_X_mm_="483.616" Designator_Y_Mil_="9910" Designator_Y_mm_="251.714" DesignItemId="RES1" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="0805" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="60" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="RES1" LibRef="RES1" LogicalDesignator="R11" Model_Footprint="0805" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="10K" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="VIXPSDVO" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="10K" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="" Designator="R12" Designator_X_Mil_="10170" Designator_X_mm_="258.318" Designator_Y_Mil_="9810" Designator_Y_mm_="249.174" DesignItemId="RES1" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="0805" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="61" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="RES1" LibRef="RES1" LogicalDesignator="R12" Model_Footprint="0805" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="10K" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="PPNIFPRV" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="10K" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="" Designator="R13" Designator_X_Mil_="10170" Designator_X_mm_="258.318" Designator_Y_Mil_="9710" Designator_Y_mm_="246.634" DesignItemId="RES1" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="0805" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="62" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="RES1" LibRef="RES1" LogicalDesignator="R13" Model_Footprint="0805" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="10K" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="SRVBWOKL" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="10K" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="" Designator="R14" Designator_X_Mil_="14370" Designator_X_mm_="364.998" Designator_Y_Mil_="9610" Designator_Y_mm_="244.094" DesignItemId="RES1" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="0805" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="63" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="RES1" LibRef="RES1" LogicalDesignator="R14" Model_Footprint="0805" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="10K" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="WFNJDICH" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="10K" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="" Designator="R15" Designator_X_Mil_="10170" Designator_X_mm_="258.318" Designator_Y_Mil_="9410" Designator_Y_mm_="239.014" DesignItemId="RES1" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="0805" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="64" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="RES1" LibRef="RES1" LogicalDesignator="R15" Model_Footprint="0805" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="10K" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="TQJLYEHS" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="10K" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="" Designator="R16" Designator_X_Mil_="14370" Designator_X_mm_="364.998" Designator_Y_Mil_="9410" Designator_Y_mm_="239.014" DesignItemId="RES1" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="0805" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="65" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="RES1" LibRef="RES1" LogicalDesignator="R16" Model_Footprint="0805" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="10K" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="ELBEVSSY" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="10K" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="" Designator="R17" Designator_X_Mil_="10130" Designator_X_mm_="257.302" Designator_Y_Mil_="9310" Designator_Y_mm_="236.474" DesignItemId="RES1" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="0805" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="66" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="RES1" LibRef="RES1" LogicalDesignator="R17" Model_Footprint="0805" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="10K" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="BKKUCDLJ" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="10K" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="" Designator="R18" Designator_X_Mil_="11570" Designator_X_mm_="293.878" Designator_Y_Mil_="8910" Designator_Y_mm_="226.314" DesignItemId="RES1" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="0805" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="67" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="RES1" LibRef="RES1" LogicalDesignator="R18" Model_Footprint="0805" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="10K" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="NMJFECBQ" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="10K" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="" Designator="R19" Designator_X_Mil_="11570" Designator_X_mm_="293.878" Designator_Y_Mil_="8810" Designator_Y_mm_="223.774" DesignItemId="RES1" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="0805" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="68" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="RES1" LibRef="RES1" LogicalDesignator="R19" Model_Footprint="0805" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="10K" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="HHSTDOTN" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="10K" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="" Designator="R20" Designator_X_Mil_="11570" Designator_X_mm_="293.878" Designator_Y_Mil_="8710" Designator_Y_mm_="221.234" DesignItemId="RES1" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="0805" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="69" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="RES1" LibRef="RES1" LogicalDesignator="R20" Model_Footprint="0805" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="10K" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="ETLIJHDY" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="10K" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="" Designator="R21" Designator_X_Mil_="11570" Designator_X_mm_="293.878" Designator_Y_Mil_="8610" Designator_Y_mm_="218.694" DesignItemId="RES1" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="0805" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="70" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="RES1" LibRef="RES1" LogicalDesignator="R21" Model_Footprint="0805" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="10K" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="UPJXLUBJ" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="10K" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="" Designator="R22" Designator_X_Mil_="19040" Designator_X_mm_="483.616" Designator_Y_Mil_="8010" Designator_Y_mm_="203.454" DesignItemId="RES1" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="0805" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="71" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="RES1" LibRef="RES1" LogicalDesignator="R22" Model_Footprint="0805" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="10K" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="MFBVSXVK" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="10K" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="" Designator="R23" Designator_X_Mil_="19040" Designator_X_mm_="483.616" Designator_Y_Mil_="7410" Designator_Y_mm_="188.214" DesignItemId="RES1" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="0805" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="72" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="RES1" LibRef="RES1" LogicalDesignator="R23" Model_Footprint="0805" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="10K" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="PGRUDUMB" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="10K" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="" Designator="R24" Designator_X_Mil_="14370" Designator_X_mm_="364.998" Designator_Y_Mil_="7110" Designator_Y_mm_="180.594" DesignItemId="RES1" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="0805" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="73" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="RES1" LibRef="RES1" LogicalDesignator="R24" Model_Footprint="0805" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="10K" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="BLMABSFI" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="10K" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="" Designator="R25" Designator_X_Mil_="14370" Designator_X_mm_="364.998" Designator_Y_Mil_="7010" Designator_Y_mm_="178.054" DesignItemId="RES1" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="0805" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="74" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="RES1" LibRef="RES1" LogicalDesignator="R25" Model_Footprint="0805" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="10K" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="JKOPBVUX" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="10K" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="" Designator="R26" Designator_X_Mil_="14370" Designator_X_mm_="364.998" Designator_Y_Mil_="6910" Designator_Y_mm_="175.514" DesignItemId="RES1" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="0805" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="75" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="RES1" LibRef="RES1" LogicalDesignator="R26" Model_Footprint="0805" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="10K" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="AVAWUMEX" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="10K" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="" Designator="R27" Designator_X_Mil_="14370" Designator_X_mm_="364.998" Designator_Y_Mil_="6810" Designator_Y_mm_="172.974" DesignItemId="RES1" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="0805" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="76" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="RES1" LibRef="RES1" LogicalDesignator="R27" Model_Footprint="0805" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="10K" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="IOLPBPPO" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="10K" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="" Designator="R28" Designator_X_Mil_="11530" Designator_X_mm_="292.862" Designator_Y_Mil_="6310" Designator_Y_mm_="160.274" DesignItemId="RES1" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="0805" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="77" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="RES1" LibRef="RES1" LogicalDesignator="R28" Model_Footprint="0805" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="10K" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="MPGQROWO" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="10K" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="" Designator="R29" Designator_X_Mil_="10040" Designator_X_mm_="255.016" Designator_Y_Mil_="6310" Designator_Y_mm_="160.274" DesignItemId="RES1" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="0805" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="78" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="RES1" LibRef="RES1" LogicalDesignator="R29" Model_Footprint="0805" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="10K" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="HETPEAWC" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="10K" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="" Designator="R30" Designator_X_Mil_="11530" Designator_X_mm_="292.862" Designator_Y_Mil_="6210" Designator_Y_mm_="157.734" DesignItemId="RES1" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="0805" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="79" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="RES1" LibRef="RES1" LogicalDesignator="R30" Model_Footprint="0805" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="10K" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="TDXFEHIL" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="10K" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="" Designator="R31" Designator_X_Mil_="11530" Designator_X_mm_="292.862" Designator_Y_Mil_="6110" Designator_Y_mm_="155.194" DesignItemId="RES1" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="0805" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="80" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="RES1" LibRef="RES1" LogicalDesignator="R31" Model_Footprint="0805" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="10K" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="LQRACUHE" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="10K" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="" Designator="R32" Designator_X_Mil_="11530" Designator_X_mm_="292.862" Designator_Y_Mil_="6010" Designator_Y_mm_="152.654" DesignItemId="RES1" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="0805" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="81" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="RES1" LibRef="RES1" LogicalDesignator="R32" Model_Footprint="0805" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="10K" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="MWYSWTWW" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="10K" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="" Designator="R33" Designator_X_Mil_="14370" Designator_X_mm_="364.998" Designator_Y_Mil_="4410" Designator_Y_mm_="112.014" DesignItemId="RES1" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="0805" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="82" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="RES1" LibRef="RES1" LogicalDesignator="R33" Model_Footprint="0805" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="10K" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="VUDIPQYS" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="10K" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="" Designator="R34" Designator_X_Mil_="14370" Designator_X_mm_="364.998" Designator_Y_Mil_="4210" Designator_Y_mm_="106.934" DesignItemId="RES1" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="0805" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="83" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="RES1" LibRef="RES1" LogicalDesignator="R34" Model_Footprint="0805" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="10K" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="PEIIAIYS" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="10K" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="" Designator="R35" Designator_X_Mil_="11570" Designator_X_mm_="293.878" Designator_Y_Mil_="3710" Designator_Y_mm_="94.234" DesignItemId="RES1" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="0805" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="84" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="RES1" LibRef="RES1" LogicalDesignator="R35" Model_Footprint="0805" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="10K" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="SGWSSCRC" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="10K" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="" Designator="R36" Designator_X_Mil_="11570" Designator_X_mm_="293.878" Designator_Y_Mil_="3610" Designator_Y_mm_="91.694" DesignItemId="RES1" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="0805" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="85" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="RES1" LibRef="RES1" LogicalDesignator="R36" Model_Footprint="0805" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="10K" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="ITNPCAKD" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="10K" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="" Designator="R37" Designator_X_Mil_="11570" Designator_X_mm_="293.878" Designator_Y_Mil_="3510" Designator_Y_mm_="89.154" DesignItemId="RES1" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="0805" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="86" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="RES1" LibRef="RES1" LogicalDesignator="R37" Model_Footprint="0805" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="10K" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="UXBUQJYT" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="10K" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="" Designator="R38" Designator_X_Mil_="11570" Designator_X_mm_="293.878" Designator_Y_Mil_="3410" Designator_Y_mm_="86.614" DesignItemId="RES1" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="0805" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="87" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="RES1" LibRef="RES1" LogicalDesignator="R38" Model_Footprint="0805" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="10K" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="RKABHFTO" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="10K" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="" Designator="R39" Designator_X_Mil_="18900" Designator_X_mm_="480.06" Designator_Y_Mil_="2300" Designator_Y_mm_="58.42" DesignItemId="RES1" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="0805" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="88" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="RES1" LibRef="RES1" LogicalDesignator="R39" Model_Footprint="0805" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="10K" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="FKOSDCEK" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="1" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="" Designator="R40" Designator_X_Mil_="900" Designator_X_mm_="22.86" Designator_Y_Mil_="1730" Designator_Y_mm_="43.942" DesignItemId="RES1" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="AXIAL0.7" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="89" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="RES1" LibRef="RES1" LogicalDesignator="R40" Model_Footprint="AXIAL0.7" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="1" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="WYJIOVWV" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="1" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="" Designator="R41" Designator_X_Mil_="7200" Designator_X_mm_="182.88" Designator_Y_Mil_="1730" Designator_Y_mm_="43.942" DesignItemId="RES1" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="AXIAL0.7" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="90" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="" Library_Reference="RES1" LibRef="RES1" LogicalDesignator="R41" Model_Footprint="AXIAL0.7" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="1" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="APSLMSGM" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="SW-PB" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Switch" Designator="S1" Designator_X_Mil_="14630" Designator_X_mm_="371.602" Designator_Y_Mil_="2010" Designator_Y_mm_="51.054" DesignItemId="SW-PB" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="SPST-2" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="91" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="SW-PB" LibRef="SW-PB" LogicalDesignator="S1" Model_Footprint="Switch; 2 Leads" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="Switch; 2 Leads" PackageReference="SPST-2" PartType="SW-PB" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="2" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="24-Mar-1999" Publisher="Altium Limited" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="ITWPQXGM" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="EPCS1" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Altera Serial Configuration Device" Designator="U1" Designator_X_Mil_="14100" Designator_X_mm_="358.14" Designator_Y_Mil_="13500" Designator_Y_mm_="342.9" DesignItemId="EPCS1" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="SO-8" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="92" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="EECS5X.LIB" Library_Reference="EPCS1" LibRef="EPCS1" LogicalDesignator="U1" Model_Footprint="SO-8" Model_Signal_Integrity="" Model_Simulation="" Models="2" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="EPCS1" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="8" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="EECS5X.LIB" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="BFETFPYX" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="74LVTH162245" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="16-Bit Bus Transceiver" Designator="U2" Designator_X_Mil_="12400" Designator_X_mm_="314.96" Designator_Y_Mil_="11600" Designator_Y_mm_="294.64" DesignItemId="74LVTH162245" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="TSSOP48" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="93" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="EECS5X.LIB" Library_Reference="74LVTH162245" LibRef="74LVTH162245" LogicalDesignator="U2" Model_Footprint="TSSOP48" Model_Signal_Integrity="" Model_Simulation="" Models="2" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="74LVTH162245" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="48" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="EECS5X.LIB" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="PLKXVHRA" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="74LVTH162245" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="16-Bit Bus Transceiver" Designator="U3" Designator_X_Mil_="15200" Designator_X_mm_="386.08" Designator_Y_Mil_="11600" Designator_Y_mm_="294.64" DesignItemId="74LVTH162245" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="TSSOP48" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="94" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="EECS5X.LIB" Library_Reference="74LVTH162245" LibRef="74LVTH162245" LogicalDesignator="U3" Model_Footprint="TSSOP48" Model_Signal_Integrity="" Model_Simulation="" Models="2" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="74LVTH162245" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="48" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="EECS5X.LIB" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="ACELPWFK" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="EP3C25Q240" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Cyclone III EP3C-25 FPGA PQFP240" Designator="U4" Designator_X_Mil_="5500" Designator_X_mm_="139.7" Designator_Y_Mil_="9900" Designator_Y_mm_="251.46" DesignItemId="EP3C25Q240" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="PQFP240" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="95" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="EECS5X.LIB" Library_Reference="EP3C25Q240" LibRef="EP3C25Q240" LogicalDesignator="U4" Model_Footprint="PQFP240" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="EP3C25Q240" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="240" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="EECS5X.LIB" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="WHSCUKIN" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="74LVTH162245" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="16-Bit Bus Transceiver" Designator="U5" Designator_X_Mil_="12400" Designator_X_mm_="314.96" Designator_Y_Mil_="9000" Designator_Y_mm_="228.6" DesignItemId="74LVTH162245" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="TSSOP48" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="96" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="EECS5X.LIB" Library_Reference="74LVTH162245" LibRef="74LVTH162245" LogicalDesignator="U5" Model_Footprint="TSSOP48" Model_Signal_Integrity="" Model_Simulation="" Models="2" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="74LVTH162245" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="48" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="EECS5X.LIB" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="AWVSMOMJ" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="74LVTH162245" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="16-Bit Bus Transceiver" Designator="U6" Designator_X_Mil_="15200" Designator_X_mm_="386.08" Designator_Y_Mil_="9000" Designator_Y_mm_="228.6" DesignItemId="74LVTH162245" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="TSSOP48" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="97" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="EECS5X.LIB" Library_Reference="74LVTH162245" LibRef="74LVTH162245" LogicalDesignator="U6" Model_Footprint="TSSOP48" Model_Signal_Integrity="" Model_Simulation="" Models="2" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="74LVTH162245" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="48" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="EECS5X.LIB" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="CPVBTSCD" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="74LVTH162245" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="16-Bit Bus Transceiver" Designator="U7" Designator_X_Mil_="12400" Designator_X_mm_="314.96" Designator_Y_Mil_="6400" Designator_Y_mm_="162.56" DesignItemId="74LVTH162245" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="TSSOP48" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="98" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="EECS5X.LIB" Library_Reference="74LVTH162245" LibRef="74LVTH162245" LogicalDesignator="U7" Model_Footprint="TSSOP48" Model_Signal_Integrity="" Model_Simulation="" Models="2" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="74LVTH162245" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="48" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="EECS5X.LIB" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="GSPYSLRS" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="74LVTH162245" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="16-Bit Bus Transceiver" Designator="U8" Designator_X_Mil_="15200" Designator_X_mm_="386.08" Designator_Y_Mil_="6400" Designator_Y_mm_="162.56" DesignItemId="74LVTH162245" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="TSSOP48" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="99" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="EECS5X.LIB" Library_Reference="74LVTH162245" LibRef="74LVTH162245" LogicalDesignator="U8" Model_Footprint="TSSOP48" Model_Signal_Integrity="" Model_Simulation="" Models="2" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="74LVTH162245" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="48" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="EECS5X.LIB" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="FGUQLHWI" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="LM1086" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="1.5A Low Dropout Positive Regulator" Designator="U9" Designator_X_Mil_="3300" Designator_X_mm_="83.82" Designator_Y_Mil_="3400" Designator_Y_mm_="86.36" DesignItemId="LM1086" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="TO-220" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="100" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="EECS5X.LIB" Library_Reference="LM1086" LibRef="LM1086" LogicalDesignator="U9" Model_Footprint="TO-220" Model_Signal_Integrity="" Model_Simulation="" Models="2" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="LM1086" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="3" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="EECS5X.LIB" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="FIUXAJIY" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="74LVTH162245" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="16-Bit Bus Transceiver" Designator="U10" Designator_X_Mil_="12400" Designator_X_mm_="314.96" Designator_Y_Mil_="3800" Designator_Y_mm_="96.52" DesignItemId="74LVTH162245" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="TSSOP48" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="101" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="EECS5X.LIB" Library_Reference="74LVTH162245" LibRef="74LVTH162245" LogicalDesignator="U10" Model_Footprint="TSSOP48" Model_Signal_Integrity="" Model_Simulation="" Models="2" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="74LVTH162245" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="48" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="EECS5X.LIB" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="GUEQVCKM" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="LM1086" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="1.5A Low Dropout Positive Regulator" Designator="U11" Designator_X_Mil_="1700" Designator_X_mm_="43.18" Designator_Y_Mil_="1800" Designator_Y_mm_="45.72" DesignItemId="LM1086" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="TO-220" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="102" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="EECS5X.LIB" Library_Reference="LM1086" LibRef="LM1086" LogicalDesignator="U11" Model_Footprint="TO-220" Model_Signal_Integrity="" Model_Simulation="" Models="2" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="LM1086" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="3" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="EECS5X.LIB" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="CWTCKMDY" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="LM1086" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="1.5A Low Dropout Positive Regulator" Designator="U12" Designator_X_Mil_="8000" Designator_X_mm_="203.2" Designator_Y_Mil_="1800" Designator_Y_mm_="45.72" DesignItemId="LM1086" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="TO-220" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="103" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="EECS5X.LIB" Library_Reference="LM1086" LibRef="LM1086" LogicalDesignator="U12" Model_Footprint="TO-220" Model_Signal_Integrity="" Model_Simulation="" Models="2" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="LM1086" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="3" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="EECS5X.LIB" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="GGMXXYSD" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="SST39VF020" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Microchip 2 Mbit &#40;256k x 8 bit&#41; Multi-Purpose Flash" Designator="U13" Designator_X_Mil_="17500" Designator_X_mm_="444.5" Designator_Y_Mil_="11600" Designator_Y_mm_="294.64" DesignItemId="SST39VF020" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="104" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="FPGA-Oscilloscope-Library.IntLib" Library_Reference="SST39VF020" LibRef="SST39VF020" LogicalDesignator="U13" Model_Footprint="" Model_Signal_Integrity="" Model_Simulation="" Models="0" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="SST39VF020" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="31" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="FPGA-Oscilloscope-Library.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="BOYTUVOU" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="AS7C31024B" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Alliance 1 Mbit &#40;128k x 8bit&#41; SRAM" Designator="U14" Designator_X_Mil_="17500" Designator_X_mm_="444.5" Designator_Y_Mil_="9000" Designator_Y_mm_="228.6" DesignItemId="AS7C31024B" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="105" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="FPGA-Oscilloscope-Library.IntLib" Library_Reference="AS7C31024B" LibRef="AS7C31024B" LogicalDesignator="U14" Model_Footprint="" Model_Signal_Integrity="" Model_Simulation="" Models="0" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="AS7C31024B" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="31" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="FPGA-Oscilloscope-Library.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="EJMHKVMC" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="ADM8316" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Analog Devices Watchdog Timer and Reset IC" Designator="U15" Designator_X_Mil_="15200" Designator_X_mm_="386.08" Designator_Y_Mil_="2700" Designator_Y_mm_="68.58" DesignItemId="ADM8316" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="SOT-23" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="106" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="FPGA-Oscilloscope-Library.IntLib" Library_Reference="ADM8316" LibRef="ADM8316" LogicalDesignator="U15" Model_Footprint="" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="ADM8316" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="5" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="FPGA-Oscilloscope-Library.IntLib" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="PNXNFOVL" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="Albert Gural" CheckedBy="" Comment="OSCOE" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="2/2/2014" CurrentTime="12:21:24 PM" Date="" Description="Oscillator with Active High Output Enable" Designator="X1" Designator_X_Mil_="18000" Designator_X_mm_="457.2" Designator_Y_Mil_="2400" Designator_Y_mm_="60.96" DesignItemId="OSCOE" Document="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.SchDoc" DocumentName="FPGA-Oscilloscope.SchDoc" DocumentNumber="" DrawnBy="Albert Gural" Engineer="Albert Gural" Footprint="DIP8-4" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="107" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="EECS5X.LIB" Library_Reference="OSCOE" LibRef="OSCOE" LogicalDesignator="X1" Model_Footprint="DIP8-4" Model_Signal_Integrity="" Model_Simulation="" Models="2" ModifiedDate="2/2/2014" Organization="" PackageDescription="" PackageReference="" PartType="OSCOE" PCB3D="" PhysicalPath="FPGA-Oscilloscope" Pins="4" Project="C:&#92;Users&#92;Albert&#92;Documents&#92;GitHub&#92;FPGA-Oscilloscope&#92;Circuit&#92;FPGA-Oscilloscope.PrjPcb" ProjectName="FPGA-Oscilloscope.PrjPcb" Published="" Publisher="" Quantity="1" Revision="1" RevisionGUID="" Rule="" SheetNumber="1" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="EECS5X.LIB" Sub_Parts="1" Time="" Title="FPGA Oscilloscope" UniqueIdName="ENNVBPLM" UniqueIdPath="" Variant="" VaultGUID=""></ROW>
  </ROWS>
</GRID>
