// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_bf16add_fast (
        ap_clk,
        ap_rst,
        a_bits,
        b_bits,
        ap_return
);


input   ap_clk;
input   ap_rst;
input  [15:0] a_bits;
input  [15:0] b_bits;
output  [15:0] ap_return;

reg   [15:0] b_bits_read_reg_1059;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg   [15:0] a_bits_read_reg_1065;
wire   [0:0] icmp_ln134_fu_154_p2;
reg   [0:0] icmp_ln134_reg_1071;
wire   [0:0] icmp_ln135_fu_160_p2;
reg   [0:0] icmp_ln135_reg_1079;
wire   [0:0] or_ln142_fu_210_p2;
reg   [0:0] or_ln142_reg_1085;
wire   [15:0] select_ln138_fu_240_p3;
reg   [15:0] select_ln138_reg_1091;
wire   [0:0] icmp_ln145_fu_280_p2;
reg   [0:0] icmp_ln145_reg_1096;
wire   [0:0] xor_ln166_fu_380_p2;
reg   [0:0] xor_ln166_reg_1102;
wire   [0:0] icmp_ln172_fu_426_p2;
reg   [0:0] icmp_ln172_reg_1107;
wire   [0:0] icmp_ln182_fu_480_p2;
reg   [0:0] icmp_ln182_reg_1113;
wire   [0:0] sticky_fu_536_p2;
reg   [0:0] sticky_reg_1118;
wire   [8:0] maxe_3_fu_584_p3;
reg   [8:0] maxe_3_reg_1123;
wire   [15:0] M_1_fu_608_p3;
reg   [15:0] M_1_reg_1130;
reg   [0:0] tmp_11_reg_1136;
wire   [31:0] lz_fu_636_p2;
reg   [31:0] lz_reg_1141;
wire    ap_block_pp0_stage0;
wire   [6:0] ma_fu_106_p1;
wire   [6:0] mb_fu_102_p1;
wire   [7:0] ea_fu_126_p4;
wire   [7:0] eb_fu_136_p4;
wire   [6:0] trunc_ln1_fu_172_p4;
wire   [0:0] tmp_7_fu_188_p3;
wire   [6:0] or_ln144_fu_182_p2;
wire   [7:0] or_ln_fu_196_p3;
wire   [0:0] icmp_ln142_fu_166_p2;
wire   [0:0] icmp_ln144_fu_204_p2;
wire   [0:0] tmp_5_fu_110_p3;
wire   [0:0] tmp_6_fu_118_p3;
wire   [0:0] icmp_ln138_fu_216_p2;
wire   [0:0] xor_ln138_fu_222_p2;
wire   [0:0] and_ln138_fu_228_p2;
wire   [0:0] and_ln138_1_fu_234_p2;
wire   [6:0] trunc_ln2_fu_248_p4;
wire   [0:0] tmp_8_fu_264_p3;
wire   [6:0] or_ln145_1_fu_258_p2;
wire   [7:0] or_ln1_fu_272_p3;
wire   [0:0] icmp_ln158_fu_286_p2;
wire   [7:0] or_ln4_fu_292_p3;
wire   [7:0] zext_ln129_fu_146_p1;
wire   [7:0] select_ln158_fu_314_p3;
wire   [0:0] icmp_ln158_1_fu_300_p2;
wire   [7:0] or_ln158_1_fu_306_p3;
wire   [7:0] zext_ln129_1_fu_150_p1;
wire   [7:0] select_ln158_1_fu_330_p3;
wire   [0:0] icmp_ln162_fu_346_p2;
wire   [0:0] icmp_ln163_fu_360_p2;
wire   [7:0] ea1_fu_352_p3;
wire   [7:0] eb1_fu_366_p3;
wire   [0:0] icmp_ln166_fu_374_p2;
wire   [8:0] zext_ln167_fu_394_p1;
wire   [8:0] zext_ln167_1_fu_398_p1;
wire   [8:0] sub_ln167_fu_402_p2;
wire   [8:0] sub_ln167_1_fu_408_p2;
wire  signed [8:0] diff_fu_414_p3;
wire   [0:0] icmp_ln178_fu_432_p2;
wire   [15:0] A_fu_322_p3;
wire   [15:0] B_fu_338_p3;
wire   [15:0] A_1_fu_446_p3;
wire   [7:0] maxe_fu_386_p3;
wire   [7:0] maxe_1_fu_458_p3;
wire   [7:0] tmp_9_fu_470_p4;
wire   [15:0] B_1_fu_438_p3;
wire   [14:0] lshr_ln_fu_492_p4;
wire   [0:0] icmp_ln184_fu_486_p2;
wire   [15:0] zext_ln184_fu_502_p1;
wire  signed [31:0] sext_ln167_fu_422_p1;
wire   [31:0] shl_ln191_fu_514_p2;
wire   [15:0] trunc_ln191_fu_520_p1;
wire   [15:0] add_ln191_fu_524_p2;
wire   [15:0] lost_fu_530_p2;
wire   [15:0] sext_ln167cast_fu_542_p1;
wire   [15:0] B_aln_fu_506_p3;
wire   [15:0] B_aln_1_fu_546_p2;
wire   [15:0] B_aln_2_fu_552_p3;
wire   [16:0] zext_ln181_fu_560_p1;
wire   [16:0] zext_ln178_1_fu_454_p1;
wire   [16:0] M_fu_564_p2;
wire   [8:0] zext_ln166_fu_466_p1;
wire   [0:0] tmp_10_fu_570_p3;
wire   [8:0] maxe_2_fu_578_p2;
wire   [15:0] trunc_ln5_fu_592_p4;
wire   [15:0] add_ln221_fu_602_p2;
wire   [31:0] zext_ln210_fu_616_p1;
reg   [31:0] tmp_fu_628_p3;
wire   [0:0] xor_ln182_fu_647_p2;
wire   [31:0] zext_ln227_fu_675_p1;
wire   [0:0] icmp_ln227_fu_678_p2;
wire   [0:0] xor_ln227_fu_683_p2;
wire   [31:0] lz_1_fu_689_p3;
wire   [15:0] lz_1cast_fu_696_p1;
wire   [15:0] zext_ln221_fu_657_p1;
wire   [15:0] trunc_ln229_fu_705_p1;
wire   [0:0] icmp_ln224_fu_665_p2;
wire   [0:0] icmp_ln226_fu_670_p2;
wire   [0:0] xor_ln224_fu_715_p2;
wire   [0:0] and_ln226_fu_721_p2;
wire   [0:0] xor_ln224_1_fu_660_p2;
wire   [0:0] and_ln226_1_fu_727_p2;
wire   [15:0] maxe_4_fu_709_p2;
wire   [0:0] and_ln224_fu_741_p2;
wire   [15:0] maxe_5_fu_733_p3;
wire   [15:0] M_2_fu_700_p2;
wire   [15:0] M_3_fu_755_p3;
wire   [7:0] frac_keep_fu_770_p4;
wire   [0:0] sticky_1_fu_652_p2;
wire   [1:0] trunc_ln244_fu_802_p1;
wire   [1:0] tmp_s_fu_794_p3;
wire   [4:0] tmp_13_fu_812_p4;
wire   [1:0] or_ln244_fu_806_p2;
wire   [6:0] or_ln2_fu_822_p3;
wire   [0:0] icmp_ln244_fu_830_p2;
wire   [0:0] round_up_fu_762_p3;
wire   [0:0] round_up_2_fu_836_p2;
wire   [0:0] tmp_14_fu_842_p3;
wire   [0:0] round_up_3_fu_850_p2;
wire   [8:0] zext_ln242_fu_856_p1;
wire   [8:0] zext_ln235_fu_790_p1;
wire   [7:0] zext_ln248_1_fu_864_p1;
wire   [8:0] rounded_fu_868_p2;
wire   [15:0] maxe_6_fu_747_p3;
wire   [0:0] tmp_15_fu_880_p3;
wire   [15:0] maxe_7_fu_888_p2;
wire   [7:0] add_ln248_1_fu_874_p2;
wire   [6:0] zext_ln248_fu_860_p1;
wire   [6:0] trunc_ln8_fu_780_p4;
wire   [6:0] trunc_ln9_fu_902_p4;
wire   [6:0] add_ln251_fu_912_p2;
wire   [15:0] maxe_8_fu_894_p3;
wire   [8:0] trunc_ln23_fu_932_p1;
wire   [6:0] m7_fu_918_p3;
wire   [0:0] or_ln142_1_fu_944_p2;
wire   [0:0] or_ln145_fu_948_p2;
wire   [0:0] xor_ln145_fu_953_p2;
wire   [0:0] and_ln172_fu_959_p2;
wire   [15:0] select_ln174_fu_642_p3;
wire   [15:0] or_ln3_fu_936_p3;
wire   [0:0] and_ln135_fu_972_p2;
wire   [15:0] select_ln172_fu_964_p3;
wire   [0:0] xor_ln135_fu_983_p2;
wire   [0:0] xor_ln142_fu_993_p2;
wire   [0:0] and_ln135_1_fu_988_p2;
wire   [0:0] and_ln145_fu_999_p2;
wire   [0:0] or_ln145_2_fu_1004_p2;
wire   [15:0] select_ln135_fu_976_p3;
wire   [0:0] xor_ln134_fu_1017_p2;
wire   [0:0] and_ln142_fu_1022_p2;
wire   [15:0] select_ln145_fu_1010_p3;
wire   [0:0] or_ln172_fu_1034_p2;
wire   [0:0] icmp_ln254_fu_926_p2;
wire   [0:0] xor_ln172_fu_1039_p2;
wire   [0:0] and_ln254_fu_1045_p2;
wire   [15:0] select_ln142_fu_1027_p3;
wire    ap_ce_reg;

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        M_1_reg_1130 <= M_1_fu_608_p3;
        a_bits_read_reg_1065 <= a_bits;
        b_bits_read_reg_1059 <= b_bits;
        icmp_ln134_reg_1071 <= icmp_ln134_fu_154_p2;
        icmp_ln135_reg_1079 <= icmp_ln135_fu_160_p2;
        icmp_ln145_reg_1096 <= icmp_ln145_fu_280_p2;
        icmp_ln172_reg_1107 <= icmp_ln172_fu_426_p2;
        icmp_ln182_reg_1113 <= icmp_ln182_fu_480_p2;
        lz_reg_1141 <= lz_fu_636_p2;
        maxe_3_reg_1123 <= maxe_3_fu_584_p3;
        or_ln142_reg_1085 <= or_ln142_fu_210_p2;
        select_ln138_reg_1091 <= select_ln138_fu_240_p3;
        sticky_reg_1118 <= sticky_fu_536_p2;
        tmp_11_reg_1136 <= M_1_fu_608_p3[32'd15];
        xor_ln166_reg_1102 <= xor_ln166_fu_380_p2;
    end
end

assign A_1_fu_446_p3 = ((icmp_ln178_fu_432_p2[0:0] == 1'b1) ? B_fu_338_p3 : A_fu_322_p3);

assign A_fu_322_p3 = {{select_ln158_fu_314_p3}, {8'd0}};

assign B_1_fu_438_p3 = ((icmp_ln178_fu_432_p2[0:0] == 1'b1) ? A_fu_322_p3 : B_fu_338_p3);

assign B_aln_1_fu_546_p2 = B_1_fu_438_p3 >> sext_ln167cast_fu_542_p1;

assign B_aln_2_fu_552_p3 = ((icmp_ln182_fu_480_p2[0:0] == 1'b1) ? B_aln_fu_506_p3 : B_aln_1_fu_546_p2);

assign B_aln_fu_506_p3 = ((icmp_ln184_fu_486_p2[0:0] == 1'b1) ? B_1_fu_438_p3 : zext_ln184_fu_502_p1);

assign B_fu_338_p3 = {{select_ln158_1_fu_330_p3}, {8'd0}};

assign M_1_fu_608_p3 = ((tmp_10_fu_570_p3[0:0] == 1'b1) ? trunc_ln5_fu_592_p4 : add_ln221_fu_602_p2);

assign M_2_fu_700_p2 = M_1_reg_1130 << lz_1cast_fu_696_p1;

assign M_3_fu_755_p3 = ((and_ln226_1_fu_727_p2[0:0] == 1'b1) ? M_2_fu_700_p2 : M_1_reg_1130);

assign M_fu_564_p2 = (zext_ln181_fu_560_p1 + zext_ln178_1_fu_454_p1);

assign add_ln191_fu_524_p2 = ($signed(trunc_ln191_fu_520_p1) + $signed(16'd65535));

assign add_ln221_fu_602_p2 = (B_aln_2_fu_552_p3 + A_1_fu_446_p3);

assign add_ln248_1_fu_874_p2 = (zext_ln248_1_fu_864_p1 + frac_keep_fu_770_p4);

assign add_ln251_fu_912_p2 = (zext_ln248_fu_860_p1 + trunc_ln8_fu_780_p4);

assign and_ln135_1_fu_988_p2 = (xor_ln135_fu_983_p2 & icmp_ln134_reg_1071);

assign and_ln135_fu_972_p2 = (icmp_ln135_reg_1079 & icmp_ln134_reg_1071);

assign and_ln138_1_fu_234_p2 = (icmp_ln142_fu_166_p2 & and_ln138_fu_228_p2);

assign and_ln138_fu_228_p2 = (xor_ln138_fu_222_p2 & icmp_ln138_fu_216_p2);

assign and_ln142_fu_1022_p2 = (xor_ln134_fu_1017_p2 & or_ln142_reg_1085);

assign and_ln145_fu_999_p2 = (xor_ln142_fu_993_p2 & icmp_ln145_reg_1096);

assign and_ln172_fu_959_p2 = (xor_ln145_fu_953_p2 & icmp_ln172_reg_1107);

assign and_ln224_fu_741_p2 = (xor_ln224_1_fu_660_p2 & icmp_ln224_fu_665_p2);

assign and_ln226_1_fu_727_p2 = (xor_ln224_1_fu_660_p2 & and_ln226_fu_721_p2);

assign and_ln226_fu_721_p2 = (xor_ln224_fu_715_p2 & icmp_ln226_fu_670_p2);

assign and_ln254_fu_1045_p2 = (xor_ln172_fu_1039_p2 & icmp_ln254_fu_926_p2);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_return = ((and_ln254_fu_1045_p2[0:0] == 1'b1) ? 16'd32640 : select_ln142_fu_1027_p3);

assign diff_fu_414_p3 = ((xor_ln166_fu_380_p2[0:0] == 1'b1) ? sub_ln167_fu_402_p2 : sub_ln167_1_fu_408_p2);

assign ea1_fu_352_p3 = ((icmp_ln162_fu_346_p2[0:0] == 1'b1) ? 8'd1 : ea_fu_126_p4);

assign ea_fu_126_p4 = {{a_bits[14:7]}};

assign eb1_fu_366_p3 = ((icmp_ln163_fu_360_p2[0:0] == 1'b1) ? 8'd1 : eb_fu_136_p4);

assign eb_fu_136_p4 = {{b_bits[14:7]}};

assign frac_keep_fu_770_p4 = {{M_3_fu_755_p3[15:8]}};

assign icmp_ln134_fu_154_p2 = ((ea_fu_126_p4 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln135_fu_160_p2 = ((ma_fu_106_p1 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln138_fu_216_p2 = ((mb_fu_102_p1 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln142_fu_166_p2 = ((eb_fu_136_p4 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln144_fu_204_p2 = ((or_ln_fu_196_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln145_fu_280_p2 = ((or_ln1_fu_272_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln158_1_fu_300_p2 = ((eb_fu_136_p4 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln158_fu_286_p2 = ((ea_fu_126_p4 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln162_fu_346_p2 = ((ea_fu_126_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln163_fu_360_p2 = ((eb_fu_136_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln166_fu_374_p2 = ((ea1_fu_352_p3 < eb1_fu_366_p3) ? 1'b1 : 1'b0);

assign icmp_ln172_fu_426_p2 = (($signed(diff_fu_414_p3) > $signed(9'd11)) ? 1'b1 : 1'b0);

assign icmp_ln178_fu_432_p2 = ((ea1_fu_352_p3 < eb1_fu_366_p3) ? 1'b1 : 1'b0);

assign icmp_ln182_fu_480_p2 = (($signed(tmp_9_fu_470_p4) < $signed(8'd1)) ? 1'b1 : 1'b0);

assign icmp_ln184_fu_486_p2 = ((diff_fu_414_p3 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln224_fu_665_p2 = ((maxe_3_reg_1123 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln226_fu_670_p2 = (($signed(lz_reg_1141) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln227_fu_678_p2 = (($signed(lz_reg_1141) < $signed(zext_ln227_fu_675_p1)) ? 1'b1 : 1'b0);

assign icmp_ln244_fu_830_p2 = ((or_ln2_fu_822_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln254_fu_926_p2 = ((maxe_8_fu_894_p3 > 16'd254) ? 1'b1 : 1'b0);

assign lost_fu_530_p2 = (add_ln191_fu_524_p2 & B_1_fu_438_p3);

assign lshr_ln_fu_492_p4 = {{B_1_fu_438_p3[15:1]}};

assign lz_1_fu_689_p3 = ((xor_ln227_fu_683_p2[0:0] == 1'b1) ? zext_ln227_fu_675_p1 : lz_reg_1141);

assign lz_1cast_fu_696_p1 = lz_1_fu_689_p3[15:0];

assign lz_fu_636_p2 = ($signed(tmp_fu_628_p3) + $signed(32'd4294967280));

assign m7_fu_918_p3 = ((tmp_15_fu_880_p3[0:0] == 1'b1) ? trunc_ln9_fu_902_p4 : add_ln251_fu_912_p2);

assign ma_fu_106_p1 = a_bits[6:0];

assign maxe_1_fu_458_p3 = ((icmp_ln178_fu_432_p2[0:0] == 1'b1) ? eb_fu_136_p4 : maxe_fu_386_p3);

assign maxe_2_fu_578_p2 = (zext_ln166_fu_466_p1 + 9'd1);

assign maxe_3_fu_584_p3 = ((tmp_10_fu_570_p3[0:0] == 1'b1) ? maxe_2_fu_578_p2 : zext_ln166_fu_466_p1);

assign maxe_4_fu_709_p2 = (zext_ln221_fu_657_p1 - trunc_ln229_fu_705_p1);

assign maxe_5_fu_733_p3 = ((and_ln226_1_fu_727_p2[0:0] == 1'b1) ? maxe_4_fu_709_p2 : zext_ln221_fu_657_p1);

assign maxe_6_fu_747_p3 = ((and_ln224_fu_741_p2[0:0] == 1'b1) ? 16'd0 : maxe_5_fu_733_p3);

assign maxe_7_fu_888_p2 = (maxe_6_fu_747_p3 + 16'd1);

assign maxe_8_fu_894_p3 = ((tmp_15_fu_880_p3[0:0] == 1'b1) ? maxe_7_fu_888_p2 : maxe_6_fu_747_p3);

assign maxe_fu_386_p3 = ((xor_ln166_fu_380_p2[0:0] == 1'b1) ? ea_fu_126_p4 : eb_fu_136_p4);

assign mb_fu_102_p1 = b_bits[6:0];

assign or_ln142_1_fu_944_p2 = (or_ln142_reg_1085 | icmp_ln134_reg_1071);

assign or_ln142_fu_210_p2 = (icmp_ln144_fu_204_p2 | icmp_ln142_fu_166_p2);

assign or_ln144_fu_182_p2 = (trunc_ln1_fu_172_p4 | ma_fu_106_p1);

assign or_ln145_1_fu_258_p2 = (trunc_ln2_fu_248_p4 | mb_fu_102_p1);

assign or_ln145_2_fu_1004_p2 = (and_ln145_fu_999_p2 | and_ln135_1_fu_988_p2);

assign or_ln145_fu_948_p2 = (or_ln142_1_fu_944_p2 | icmp_ln145_reg_1096);

assign or_ln158_1_fu_306_p3 = {{1'd1}, {mb_fu_102_p1}};

assign or_ln172_fu_1034_p2 = (or_ln145_fu_948_p2 | icmp_ln172_reg_1107);

assign or_ln1_fu_272_p3 = {{tmp_8_fu_264_p3}, {or_ln145_1_fu_258_p2}};

assign or_ln244_fu_806_p2 = (trunc_ln244_fu_802_p1 | tmp_s_fu_794_p3);

assign or_ln2_fu_822_p3 = {{tmp_13_fu_812_p4}, {or_ln244_fu_806_p2}};

assign or_ln3_fu_936_p3 = {{trunc_ln23_fu_932_p1}, {m7_fu_918_p3}};

assign or_ln4_fu_292_p3 = {{1'd1}, {ma_fu_106_p1}};

assign or_ln_fu_196_p3 = {{tmp_7_fu_188_p3}, {or_ln144_fu_182_p2}};

assign round_up_2_fu_836_p2 = (round_up_fu_762_p3 | icmp_ln244_fu_830_p2);

assign round_up_3_fu_850_p2 = (tmp_14_fu_842_p3 & round_up_2_fu_836_p2);

assign round_up_fu_762_p3 = M_3_fu_755_p3[32'd8];

assign rounded_fu_868_p2 = (zext_ln242_fu_856_p1 + zext_ln235_fu_790_p1);

assign select_ln135_fu_976_p3 = ((and_ln135_fu_972_p2[0:0] == 1'b1) ? select_ln138_reg_1091 : select_ln172_fu_964_p3);

assign select_ln138_fu_240_p3 = ((and_ln138_1_fu_234_p2[0:0] == 1'b1) ? 16'd32641 : a_bits);

assign select_ln142_fu_1027_p3 = ((and_ln142_fu_1022_p2[0:0] == 1'b1) ? b_bits_read_reg_1059 : select_ln145_fu_1010_p3);

assign select_ln145_fu_1010_p3 = ((or_ln145_2_fu_1004_p2[0:0] == 1'b1) ? a_bits_read_reg_1065 : select_ln135_fu_976_p3);

assign select_ln158_1_fu_330_p3 = ((icmp_ln158_1_fu_300_p2[0:0] == 1'b1) ? or_ln158_1_fu_306_p3 : zext_ln129_1_fu_150_p1);

assign select_ln158_fu_314_p3 = ((icmp_ln158_fu_286_p2[0:0] == 1'b1) ? or_ln4_fu_292_p3 : zext_ln129_fu_146_p1);

assign select_ln172_fu_964_p3 = ((and_ln172_fu_959_p2[0:0] == 1'b1) ? select_ln174_fu_642_p3 : or_ln3_fu_936_p3);

assign select_ln174_fu_642_p3 = ((xor_ln166_reg_1102[0:0] == 1'b1) ? a_bits_read_reg_1065 : b_bits_read_reg_1059);

assign sext_ln167_fu_422_p1 = diff_fu_414_p3;

assign sext_ln167cast_fu_542_p1 = sext_ln167_fu_422_p1[15:0];

assign shl_ln191_fu_514_p2 = 32'd1 << sext_ln167_fu_422_p1;

assign sticky_1_fu_652_p2 = (xor_ln182_fu_647_p2 & sticky_reg_1118);

assign sticky_fu_536_p2 = ((lost_fu_530_p2 != 16'd0) ? 1'b1 : 1'b0);

assign sub_ln167_1_fu_408_p2 = (zext_ln167_1_fu_398_p1 - zext_ln167_fu_394_p1);

assign sub_ln167_fu_402_p2 = (zext_ln167_fu_394_p1 - zext_ln167_1_fu_398_p1);

assign tmp_10_fu_570_p3 = M_fu_564_p2[32'd16];

assign tmp_13_fu_812_p4 = {{M_3_fu_755_p3[6:2]}};

assign tmp_14_fu_842_p3 = M_3_fu_755_p3[32'd7];

assign tmp_15_fu_880_p3 = rounded_fu_868_p2[32'd8];

assign tmp_5_fu_110_p3 = a_bits[32'd15];

assign tmp_6_fu_118_p3 = b_bits[32'd15];

assign tmp_7_fu_188_p3 = a_bits[32'd14];

assign tmp_8_fu_264_p3 = b_bits[32'd14];

assign tmp_9_fu_470_p4 = {{diff_fu_414_p3[8:1]}};

always @ (zext_ln210_fu_616_p1) begin
    if (zext_ln210_fu_616_p1[31] == 1'b1) begin
        tmp_fu_628_p3 = 32'd0;
    end else if (zext_ln210_fu_616_p1[30] == 1'b1) begin
        tmp_fu_628_p3 = 32'd1;
    end else if (zext_ln210_fu_616_p1[29] == 1'b1) begin
        tmp_fu_628_p3 = 32'd2;
    end else if (zext_ln210_fu_616_p1[28] == 1'b1) begin
        tmp_fu_628_p3 = 32'd3;
    end else if (zext_ln210_fu_616_p1[27] == 1'b1) begin
        tmp_fu_628_p3 = 32'd4;
    end else if (zext_ln210_fu_616_p1[26] == 1'b1) begin
        tmp_fu_628_p3 = 32'd5;
    end else if (zext_ln210_fu_616_p1[25] == 1'b1) begin
        tmp_fu_628_p3 = 32'd6;
    end else if (zext_ln210_fu_616_p1[24] == 1'b1) begin
        tmp_fu_628_p3 = 32'd7;
    end else if (zext_ln210_fu_616_p1[23] == 1'b1) begin
        tmp_fu_628_p3 = 32'd8;
    end else if (zext_ln210_fu_616_p1[22] == 1'b1) begin
        tmp_fu_628_p3 = 32'd9;
    end else if (zext_ln210_fu_616_p1[21] == 1'b1) begin
        tmp_fu_628_p3 = 32'd10;
    end else if (zext_ln210_fu_616_p1[20] == 1'b1) begin
        tmp_fu_628_p3 = 32'd11;
    end else if (zext_ln210_fu_616_p1[19] == 1'b1) begin
        tmp_fu_628_p3 = 32'd12;
    end else if (zext_ln210_fu_616_p1[18] == 1'b1) begin
        tmp_fu_628_p3 = 32'd13;
    end else if (zext_ln210_fu_616_p1[17] == 1'b1) begin
        tmp_fu_628_p3 = 32'd14;
    end else if (zext_ln210_fu_616_p1[16] == 1'b1) begin
        tmp_fu_628_p3 = 32'd15;
    end else if (zext_ln210_fu_616_p1[15] == 1'b1) begin
        tmp_fu_628_p3 = 32'd16;
    end else if (zext_ln210_fu_616_p1[14] == 1'b1) begin
        tmp_fu_628_p3 = 32'd17;
    end else if (zext_ln210_fu_616_p1[13] == 1'b1) begin
        tmp_fu_628_p3 = 32'd18;
    end else if (zext_ln210_fu_616_p1[12] == 1'b1) begin
        tmp_fu_628_p3 = 32'd19;
    end else if (zext_ln210_fu_616_p1[11] == 1'b1) begin
        tmp_fu_628_p3 = 32'd20;
    end else if (zext_ln210_fu_616_p1[10] == 1'b1) begin
        tmp_fu_628_p3 = 32'd21;
    end else if (zext_ln210_fu_616_p1[9] == 1'b1) begin
        tmp_fu_628_p3 = 32'd22;
    end else if (zext_ln210_fu_616_p1[8] == 1'b1) begin
        tmp_fu_628_p3 = 32'd23;
    end else if (zext_ln210_fu_616_p1[7] == 1'b1) begin
        tmp_fu_628_p3 = 32'd24;
    end else if (zext_ln210_fu_616_p1[6] == 1'b1) begin
        tmp_fu_628_p3 = 32'd25;
    end else if (zext_ln210_fu_616_p1[5] == 1'b1) begin
        tmp_fu_628_p3 = 32'd26;
    end else if (zext_ln210_fu_616_p1[4] == 1'b1) begin
        tmp_fu_628_p3 = 32'd27;
    end else if (zext_ln210_fu_616_p1[3] == 1'b1) begin
        tmp_fu_628_p3 = 32'd28;
    end else if (zext_ln210_fu_616_p1[2] == 1'b1) begin
        tmp_fu_628_p3 = 32'd29;
    end else if (zext_ln210_fu_616_p1[1] == 1'b1) begin
        tmp_fu_628_p3 = 32'd30;
    end else if (zext_ln210_fu_616_p1[0] == 1'b1) begin
        tmp_fu_628_p3 = 32'd31;
    end else begin
        tmp_fu_628_p3 = 32'd32;
    end
end

assign tmp_s_fu_794_p3 = {{1'd0}, {sticky_1_fu_652_p2}};

assign trunc_ln191_fu_520_p1 = shl_ln191_fu_514_p2[15:0];

assign trunc_ln1_fu_172_p4 = {{a_bits[13:7]}};

assign trunc_ln229_fu_705_p1 = lz_1_fu_689_p3[15:0];

assign trunc_ln23_fu_932_p1 = maxe_8_fu_894_p3[8:0];

assign trunc_ln244_fu_802_p1 = M_3_fu_755_p3[1:0];

assign trunc_ln2_fu_248_p4 = {{b_bits[13:7]}};

assign trunc_ln5_fu_592_p4 = {{M_fu_564_p2[16:1]}};

assign trunc_ln8_fu_780_p4 = {{M_3_fu_755_p3[14:8]}};

assign trunc_ln9_fu_902_p4 = {{add_ln248_1_fu_874_p2[7:1]}};

assign xor_ln134_fu_1017_p2 = (icmp_ln134_reg_1071 ^ 1'd1);

assign xor_ln135_fu_983_p2 = (icmp_ln135_reg_1079 ^ 1'd1);

assign xor_ln138_fu_222_p2 = (tmp_6_fu_118_p3 ^ tmp_5_fu_110_p3);

assign xor_ln142_fu_993_p2 = (or_ln142_1_fu_944_p2 ^ 1'd1);

assign xor_ln145_fu_953_p2 = (or_ln145_fu_948_p2 ^ 1'd1);

assign xor_ln166_fu_380_p2 = (icmp_ln166_fu_374_p2 ^ 1'd1);

assign xor_ln172_fu_1039_p2 = (or_ln172_fu_1034_p2 ^ 1'd1);

assign xor_ln182_fu_647_p2 = (icmp_ln182_reg_1113 ^ 1'd1);

assign xor_ln224_1_fu_660_p2 = (tmp_11_reg_1136 ^ 1'd1);

assign xor_ln224_fu_715_p2 = (icmp_ln224_fu_665_p2 ^ 1'd1);

assign xor_ln227_fu_683_p2 = (icmp_ln227_fu_678_p2 ^ 1'd1);

assign zext_ln129_1_fu_150_p1 = mb_fu_102_p1;

assign zext_ln129_fu_146_p1 = ma_fu_106_p1;

assign zext_ln166_fu_466_p1 = maxe_1_fu_458_p3;

assign zext_ln167_1_fu_398_p1 = eb1_fu_366_p3;

assign zext_ln167_fu_394_p1 = ea1_fu_352_p3;

assign zext_ln178_1_fu_454_p1 = A_1_fu_446_p3;

assign zext_ln181_fu_560_p1 = B_aln_2_fu_552_p3;

assign zext_ln184_fu_502_p1 = lshr_ln_fu_492_p4;

assign zext_ln210_fu_616_p1 = M_1_fu_608_p3;

assign zext_ln221_fu_657_p1 = maxe_3_reg_1123;

assign zext_ln227_fu_675_p1 = maxe_3_reg_1123;

assign zext_ln235_fu_790_p1 = frac_keep_fu_770_p4;

assign zext_ln242_fu_856_p1 = round_up_3_fu_850_p2;

assign zext_ln248_1_fu_864_p1 = round_up_3_fu_850_p2;

assign zext_ln248_fu_860_p1 = round_up_3_fu_850_p2;

endmodule //activation_accelerator_bf16add_fast
