Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May  7 15:11:11 2019
| Host         : AlessandraBotto running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_recognition_timing_summary_routed.rpt -pb Voice_recognition_timing_summary_routed.pb -rpx Voice_recognition_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_recognition
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.513        0.000                      0                  198        0.158        0.000                      0                  198        4.500        0.000                       0                   127  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.513        0.000                      0                  198        0.158        0.000                      0                  198        4.500        0.000                       0                   127  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.513ns  (required time - arrival time)
  Source:                 index_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 3.501ns (63.217%)  route 2.037ns (36.783%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.724     5.327    CLK_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.518     5.845 r  index_reg[3]/Q
                         net (fo=3, routed)           0.820     6.664    index_reg_n_0_[3]
    SLICE_X3Y94          LUT2 (Prop_lut2_I0_O)        0.124     6.788 r  data_led[7]_i_24/O
                         net (fo=1, routed)           0.000     6.788    data_led[7]_i_24_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.320 r  data_led_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.320    data_led_reg[7]_i_12_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  data_led_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.434    data_led_reg[7]_i_7_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  data_led_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.548    data_led_reg[7]_i_3_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.776 r  data_led_reg[7]_i_2/CO[2]
                         net (fo=36, routed)          1.218     8.994    uart_i/uart_rx_i/CO[0]
    SLICE_X2Y92          LUT3 (Prop_lut3_I1_O)        0.313     9.307 r  uart_i/uart_rx_i/index[0]_i_6/O
                         net (fo=1, routed)           0.000     9.307    uart_i/uart_rx_i/index[0]_i_6_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.840 r  uart_i/uart_rx_i/index_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.840    uart_i/uart_rx_i/index_reg[0]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.957 r  uart_i/uart_rx_i/index_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.957    uart_i/uart_rx_i/index_reg[4]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.074 r  uart_i/uart_rx_i/index_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.074    uart_i/uart_rx_i/index_reg[8]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.191 r  uart_i/uart_rx_i/index_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.191    uart_i/uart_rx_i/index_reg[12]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.308 r  uart_i/uart_rx_i/index_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.308    uart_i/uart_rx_i/index_reg[16]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.425 r  uart_i/uart_rx_i/index_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.425    uart_i/uart_rx_i/index_reg[20]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.542 r  uart_i/uart_rx_i/index_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.542    uart_i/uart_rx_i/index_reg[24]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.865 r  uart_i/uart_rx_i/index_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.865    uart_i_n_33
    SLICE_X2Y99          FDCE                                         r  index_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.606    15.029    CLK_IBUF_BUFG
    SLICE_X2Y99          FDCE                                         r  index_reg[29]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y99          FDCE (Setup_fdce_C_D)        0.109    15.377    index_reg[29]
  -------------------------------------------------------------------
                         required time                         15.377    
                         arrival time                         -10.865    
  -------------------------------------------------------------------
                         slack                                  4.513    

Slack (MET) :             4.521ns  (required time - arrival time)
  Source:                 index_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.530ns  (logic 3.493ns (63.164%)  route 2.037ns (36.836%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.724     5.327    CLK_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.518     5.845 r  index_reg[3]/Q
                         net (fo=3, routed)           0.820     6.664    index_reg_n_0_[3]
    SLICE_X3Y94          LUT2 (Prop_lut2_I0_O)        0.124     6.788 r  data_led[7]_i_24/O
                         net (fo=1, routed)           0.000     6.788    data_led[7]_i_24_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.320 r  data_led_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.320    data_led_reg[7]_i_12_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  data_led_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.434    data_led_reg[7]_i_7_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  data_led_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.548    data_led_reg[7]_i_3_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.776 r  data_led_reg[7]_i_2/CO[2]
                         net (fo=36, routed)          1.218     8.994    uart_i/uart_rx_i/CO[0]
    SLICE_X2Y92          LUT3 (Prop_lut3_I1_O)        0.313     9.307 r  uart_i/uart_rx_i/index[0]_i_6/O
                         net (fo=1, routed)           0.000     9.307    uart_i/uart_rx_i/index[0]_i_6_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.840 r  uart_i/uart_rx_i/index_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.840    uart_i/uart_rx_i/index_reg[0]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.957 r  uart_i/uart_rx_i/index_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.957    uart_i/uart_rx_i/index_reg[4]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.074 r  uart_i/uart_rx_i/index_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.074    uart_i/uart_rx_i/index_reg[8]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.191 r  uart_i/uart_rx_i/index_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.191    uart_i/uart_rx_i/index_reg[12]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.308 r  uart_i/uart_rx_i/index_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.308    uart_i/uart_rx_i/index_reg[16]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.425 r  uart_i/uart_rx_i/index_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.425    uart_i/uart_rx_i/index_reg[20]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.542 r  uart_i/uart_rx_i/index_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.542    uart_i/uart_rx_i/index_reg[24]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.857 r  uart_i/uart_rx_i/index_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.857    uart_i_n_31
    SLICE_X2Y99          FDCE                                         r  index_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.606    15.029    CLK_IBUF_BUFG
    SLICE_X2Y99          FDCE                                         r  index_reg[31]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y99          FDCE (Setup_fdce_C_D)        0.109    15.377    index_reg[31]
  -------------------------------------------------------------------
                         required time                         15.377    
                         arrival time                         -10.857    
  -------------------------------------------------------------------
                         slack                                  4.521    

Slack (MET) :             4.597ns  (required time - arrival time)
  Source:                 index_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 3.417ns (62.651%)  route 2.037ns (37.349%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.724     5.327    CLK_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.518     5.845 r  index_reg[3]/Q
                         net (fo=3, routed)           0.820     6.664    index_reg_n_0_[3]
    SLICE_X3Y94          LUT2 (Prop_lut2_I0_O)        0.124     6.788 r  data_led[7]_i_24/O
                         net (fo=1, routed)           0.000     6.788    data_led[7]_i_24_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.320 r  data_led_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.320    data_led_reg[7]_i_12_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  data_led_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.434    data_led_reg[7]_i_7_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  data_led_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.548    data_led_reg[7]_i_3_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.776 r  data_led_reg[7]_i_2/CO[2]
                         net (fo=36, routed)          1.218     8.994    uart_i/uart_rx_i/CO[0]
    SLICE_X2Y92          LUT3 (Prop_lut3_I1_O)        0.313     9.307 r  uart_i/uart_rx_i/index[0]_i_6/O
                         net (fo=1, routed)           0.000     9.307    uart_i/uart_rx_i/index[0]_i_6_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.840 r  uart_i/uart_rx_i/index_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.840    uart_i/uart_rx_i/index_reg[0]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.957 r  uart_i/uart_rx_i/index_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.957    uart_i/uart_rx_i/index_reg[4]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.074 r  uart_i/uart_rx_i/index_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.074    uart_i/uart_rx_i/index_reg[8]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.191 r  uart_i/uart_rx_i/index_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.191    uart_i/uart_rx_i/index_reg[12]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.308 r  uart_i/uart_rx_i/index_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.308    uart_i/uart_rx_i/index_reg[16]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.425 r  uart_i/uart_rx_i/index_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.425    uart_i/uart_rx_i/index_reg[20]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.542 r  uart_i/uart_rx_i/index_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.542    uart_i/uart_rx_i/index_reg[24]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.781 r  uart_i/uart_rx_i/index_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.781    uart_i_n_32
    SLICE_X2Y99          FDCE                                         r  index_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.606    15.029    CLK_IBUF_BUFG
    SLICE_X2Y99          FDCE                                         r  index_reg[30]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y99          FDCE (Setup_fdce_C_D)        0.109    15.377    index_reg[30]
  -------------------------------------------------------------------
                         required time                         15.377    
                         arrival time                         -10.781    
  -------------------------------------------------------------------
                         slack                                  4.597    

Slack (MET) :             4.617ns  (required time - arrival time)
  Source:                 index_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.434ns  (logic 3.397ns (62.513%)  route 2.037ns (37.487%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.724     5.327    CLK_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.518     5.845 r  index_reg[3]/Q
                         net (fo=3, routed)           0.820     6.664    index_reg_n_0_[3]
    SLICE_X3Y94          LUT2 (Prop_lut2_I0_O)        0.124     6.788 r  data_led[7]_i_24/O
                         net (fo=1, routed)           0.000     6.788    data_led[7]_i_24_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.320 r  data_led_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.320    data_led_reg[7]_i_12_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  data_led_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.434    data_led_reg[7]_i_7_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  data_led_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.548    data_led_reg[7]_i_3_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.776 r  data_led_reg[7]_i_2/CO[2]
                         net (fo=36, routed)          1.218     8.994    uart_i/uart_rx_i/CO[0]
    SLICE_X2Y92          LUT3 (Prop_lut3_I1_O)        0.313     9.307 r  uart_i/uart_rx_i/index[0]_i_6/O
                         net (fo=1, routed)           0.000     9.307    uart_i/uart_rx_i/index[0]_i_6_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.840 r  uart_i/uart_rx_i/index_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.840    uart_i/uart_rx_i/index_reg[0]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.957 r  uart_i/uart_rx_i/index_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.957    uart_i/uart_rx_i/index_reg[4]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.074 r  uart_i/uart_rx_i/index_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.074    uart_i/uart_rx_i/index_reg[8]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.191 r  uart_i/uart_rx_i/index_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.191    uart_i/uart_rx_i/index_reg[12]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.308 r  uart_i/uart_rx_i/index_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.308    uart_i/uart_rx_i/index_reg[16]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.425 r  uart_i/uart_rx_i/index_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.425    uart_i/uart_rx_i/index_reg[20]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.542 r  uart_i/uart_rx_i/index_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.542    uart_i/uart_rx_i/index_reg[24]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.761 r  uart_i/uart_rx_i/index_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.761    uart_i_n_34
    SLICE_X2Y99          FDCE                                         r  index_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.606    15.029    CLK_IBUF_BUFG
    SLICE_X2Y99          FDCE                                         r  index_reg[28]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y99          FDCE (Setup_fdce_C_D)        0.109    15.377    index_reg[28]
  -------------------------------------------------------------------
                         required time                         15.377    
                         arrival time                         -10.761    
  -------------------------------------------------------------------
                         slack                                  4.617    

Slack (MET) :             4.630ns  (required time - arrival time)
  Source:                 index_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.421ns  (logic 3.384ns (62.423%)  route 2.037ns (37.577%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.724     5.327    CLK_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.518     5.845 r  index_reg[3]/Q
                         net (fo=3, routed)           0.820     6.664    index_reg_n_0_[3]
    SLICE_X3Y94          LUT2 (Prop_lut2_I0_O)        0.124     6.788 r  data_led[7]_i_24/O
                         net (fo=1, routed)           0.000     6.788    data_led[7]_i_24_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.320 r  data_led_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.320    data_led_reg[7]_i_12_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  data_led_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.434    data_led_reg[7]_i_7_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  data_led_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.548    data_led_reg[7]_i_3_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.776 r  data_led_reg[7]_i_2/CO[2]
                         net (fo=36, routed)          1.218     8.994    uart_i/uart_rx_i/CO[0]
    SLICE_X2Y92          LUT3 (Prop_lut3_I1_O)        0.313     9.307 r  uart_i/uart_rx_i/index[0]_i_6/O
                         net (fo=1, routed)           0.000     9.307    uart_i/uart_rx_i/index[0]_i_6_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.840 r  uart_i/uart_rx_i/index_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.840    uart_i/uart_rx_i/index_reg[0]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.957 r  uart_i/uart_rx_i/index_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.957    uart_i/uart_rx_i/index_reg[4]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.074 r  uart_i/uart_rx_i/index_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.074    uart_i/uart_rx_i/index_reg[8]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.191 r  uart_i/uart_rx_i/index_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.191    uart_i/uart_rx_i/index_reg[12]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.308 r  uart_i/uart_rx_i/index_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.308    uart_i/uart_rx_i/index_reg[16]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.425 r  uart_i/uart_rx_i/index_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.425    uart_i/uart_rx_i/index_reg[20]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.748 r  uart_i/uart_rx_i/index_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.748    uart_i_n_29
    SLICE_X2Y98          FDCE                                         r  index_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.606    15.029    CLK_IBUF_BUFG
    SLICE_X2Y98          FDCE                                         r  index_reg[25]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y98          FDCE (Setup_fdce_C_D)        0.109    15.377    index_reg[25]
  -------------------------------------------------------------------
                         required time                         15.377    
                         arrival time                         -10.748    
  -------------------------------------------------------------------
                         slack                                  4.630    

Slack (MET) :             4.638ns  (required time - arrival time)
  Source:                 index_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.413ns  (logic 3.376ns (62.368%)  route 2.037ns (37.632%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.724     5.327    CLK_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.518     5.845 r  index_reg[3]/Q
                         net (fo=3, routed)           0.820     6.664    index_reg_n_0_[3]
    SLICE_X3Y94          LUT2 (Prop_lut2_I0_O)        0.124     6.788 r  data_led[7]_i_24/O
                         net (fo=1, routed)           0.000     6.788    data_led[7]_i_24_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.320 r  data_led_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.320    data_led_reg[7]_i_12_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  data_led_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.434    data_led_reg[7]_i_7_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  data_led_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.548    data_led_reg[7]_i_3_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.776 r  data_led_reg[7]_i_2/CO[2]
                         net (fo=36, routed)          1.218     8.994    uart_i/uart_rx_i/CO[0]
    SLICE_X2Y92          LUT3 (Prop_lut3_I1_O)        0.313     9.307 r  uart_i/uart_rx_i/index[0]_i_6/O
                         net (fo=1, routed)           0.000     9.307    uart_i/uart_rx_i/index[0]_i_6_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.840 r  uart_i/uart_rx_i/index_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.840    uart_i/uart_rx_i/index_reg[0]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.957 r  uart_i/uart_rx_i/index_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.957    uart_i/uart_rx_i/index_reg[4]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.074 r  uart_i/uart_rx_i/index_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.074    uart_i/uart_rx_i/index_reg[8]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.191 r  uart_i/uart_rx_i/index_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.191    uart_i/uart_rx_i/index_reg[12]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.308 r  uart_i/uart_rx_i/index_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.308    uart_i/uart_rx_i/index_reg[16]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.425 r  uart_i/uart_rx_i/index_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.425    uart_i/uart_rx_i/index_reg[20]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.740 r  uart_i/uart_rx_i/index_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.740    uart_i_n_27
    SLICE_X2Y98          FDCE                                         r  index_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.606    15.029    CLK_IBUF_BUFG
    SLICE_X2Y98          FDCE                                         r  index_reg[27]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y98          FDCE (Setup_fdce_C_D)        0.109    15.377    index_reg[27]
  -------------------------------------------------------------------
                         required time                         15.377    
                         arrival time                         -10.740    
  -------------------------------------------------------------------
                         slack                                  4.638    

Slack (MET) :             4.714ns  (required time - arrival time)
  Source:                 index_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.337ns  (logic 3.300ns (61.832%)  route 2.037ns (38.168%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.724     5.327    CLK_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.518     5.845 r  index_reg[3]/Q
                         net (fo=3, routed)           0.820     6.664    index_reg_n_0_[3]
    SLICE_X3Y94          LUT2 (Prop_lut2_I0_O)        0.124     6.788 r  data_led[7]_i_24/O
                         net (fo=1, routed)           0.000     6.788    data_led[7]_i_24_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.320 r  data_led_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.320    data_led_reg[7]_i_12_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  data_led_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.434    data_led_reg[7]_i_7_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  data_led_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.548    data_led_reg[7]_i_3_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.776 r  data_led_reg[7]_i_2/CO[2]
                         net (fo=36, routed)          1.218     8.994    uart_i/uart_rx_i/CO[0]
    SLICE_X2Y92          LUT3 (Prop_lut3_I1_O)        0.313     9.307 r  uart_i/uart_rx_i/index[0]_i_6/O
                         net (fo=1, routed)           0.000     9.307    uart_i/uart_rx_i/index[0]_i_6_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.840 r  uart_i/uart_rx_i/index_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.840    uart_i/uart_rx_i/index_reg[0]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.957 r  uart_i/uart_rx_i/index_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.957    uart_i/uart_rx_i/index_reg[4]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.074 r  uart_i/uart_rx_i/index_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.074    uart_i/uart_rx_i/index_reg[8]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.191 r  uart_i/uart_rx_i/index_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.191    uart_i/uart_rx_i/index_reg[12]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.308 r  uart_i/uart_rx_i/index_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.308    uart_i/uart_rx_i/index_reg[16]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.425 r  uart_i/uart_rx_i/index_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.425    uart_i/uart_rx_i/index_reg[20]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.664 r  uart_i/uart_rx_i/index_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.664    uart_i_n_28
    SLICE_X2Y98          FDCE                                         r  index_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.606    15.029    CLK_IBUF_BUFG
    SLICE_X2Y98          FDCE                                         r  index_reg[26]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y98          FDCE (Setup_fdce_C_D)        0.109    15.377    index_reg[26]
  -------------------------------------------------------------------
                         required time                         15.377    
                         arrival time                         -10.664    
  -------------------------------------------------------------------
                         slack                                  4.714    

Slack (MET) :             4.734ns  (required time - arrival time)
  Source:                 index_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.317ns  (logic 3.280ns (61.688%)  route 2.037ns (38.312%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.724     5.327    CLK_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.518     5.845 r  index_reg[3]/Q
                         net (fo=3, routed)           0.820     6.664    index_reg_n_0_[3]
    SLICE_X3Y94          LUT2 (Prop_lut2_I0_O)        0.124     6.788 r  data_led[7]_i_24/O
                         net (fo=1, routed)           0.000     6.788    data_led[7]_i_24_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.320 r  data_led_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.320    data_led_reg[7]_i_12_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  data_led_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.434    data_led_reg[7]_i_7_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  data_led_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.548    data_led_reg[7]_i_3_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.776 r  data_led_reg[7]_i_2/CO[2]
                         net (fo=36, routed)          1.218     8.994    uart_i/uart_rx_i/CO[0]
    SLICE_X2Y92          LUT3 (Prop_lut3_I1_O)        0.313     9.307 r  uart_i/uart_rx_i/index[0]_i_6/O
                         net (fo=1, routed)           0.000     9.307    uart_i/uart_rx_i/index[0]_i_6_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.840 r  uart_i/uart_rx_i/index_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.840    uart_i/uart_rx_i/index_reg[0]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.957 r  uart_i/uart_rx_i/index_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.957    uart_i/uart_rx_i/index_reg[4]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.074 r  uart_i/uart_rx_i/index_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.074    uart_i/uart_rx_i/index_reg[8]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.191 r  uart_i/uart_rx_i/index_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.191    uart_i/uart_rx_i/index_reg[12]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.308 r  uart_i/uart_rx_i/index_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.308    uart_i/uart_rx_i/index_reg[16]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.425 r  uart_i/uart_rx_i/index_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.425    uart_i/uart_rx_i/index_reg[20]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.644 r  uart_i/uart_rx_i/index_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.644    uart_i_n_30
    SLICE_X2Y98          FDCE                                         r  index_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.606    15.029    CLK_IBUF_BUFG
    SLICE_X2Y98          FDCE                                         r  index_reg[24]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y98          FDCE (Setup_fdce_C_D)        0.109    15.377    index_reg[24]
  -------------------------------------------------------------------
                         required time                         15.377    
                         arrival time                         -10.644    
  -------------------------------------------------------------------
                         slack                                  4.734    

Slack (MET) :             4.747ns  (required time - arrival time)
  Source:                 index_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 3.267ns (61.595%)  route 2.037ns (38.405%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.724     5.327    CLK_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.518     5.845 r  index_reg[3]/Q
                         net (fo=3, routed)           0.820     6.664    index_reg_n_0_[3]
    SLICE_X3Y94          LUT2 (Prop_lut2_I0_O)        0.124     6.788 r  data_led[7]_i_24/O
                         net (fo=1, routed)           0.000     6.788    data_led[7]_i_24_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.320 r  data_led_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.320    data_led_reg[7]_i_12_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  data_led_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.434    data_led_reg[7]_i_7_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  data_led_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.548    data_led_reg[7]_i_3_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.776 r  data_led_reg[7]_i_2/CO[2]
                         net (fo=36, routed)          1.218     8.994    uart_i/uart_rx_i/CO[0]
    SLICE_X2Y92          LUT3 (Prop_lut3_I1_O)        0.313     9.307 r  uart_i/uart_rx_i/index[0]_i_6/O
                         net (fo=1, routed)           0.000     9.307    uart_i/uart_rx_i/index[0]_i_6_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.840 r  uart_i/uart_rx_i/index_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.840    uart_i/uart_rx_i/index_reg[0]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.957 r  uart_i/uart_rx_i/index_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.957    uart_i/uart_rx_i/index_reg[4]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.074 r  uart_i/uart_rx_i/index_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.074    uart_i/uart_rx_i/index_reg[8]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.191 r  uart_i/uart_rx_i/index_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.191    uart_i/uart_rx_i/index_reg[12]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.308 r  uart_i/uart_rx_i/index_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.308    uart_i/uart_rx_i/index_reg[16]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.631 r  uart_i/uart_rx_i/index_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.631    uart_i_n_25
    SLICE_X2Y97          FDCE                                         r  index_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.606    15.029    CLK_IBUF_BUFG
    SLICE_X2Y97          FDCE                                         r  index_reg[21]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y97          FDCE (Setup_fdce_C_D)        0.109    15.377    index_reg[21]
  -------------------------------------------------------------------
                         required time                         15.377    
                         arrival time                         -10.631    
  -------------------------------------------------------------------
                         slack                                  4.747    

Slack (MET) :             4.755ns  (required time - arrival time)
  Source:                 index_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 3.259ns (61.537%)  route 2.037ns (38.463%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.724     5.327    CLK_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.518     5.845 r  index_reg[3]/Q
                         net (fo=3, routed)           0.820     6.664    index_reg_n_0_[3]
    SLICE_X3Y94          LUT2 (Prop_lut2_I0_O)        0.124     6.788 r  data_led[7]_i_24/O
                         net (fo=1, routed)           0.000     6.788    data_led[7]_i_24_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.320 r  data_led_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.320    data_led_reg[7]_i_12_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  data_led_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.434    data_led_reg[7]_i_7_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  data_led_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.548    data_led_reg[7]_i_3_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.776 r  data_led_reg[7]_i_2/CO[2]
                         net (fo=36, routed)          1.218     8.994    uart_i/uart_rx_i/CO[0]
    SLICE_X2Y92          LUT3 (Prop_lut3_I1_O)        0.313     9.307 r  uart_i/uart_rx_i/index[0]_i_6/O
                         net (fo=1, routed)           0.000     9.307    uart_i/uart_rx_i/index[0]_i_6_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.840 r  uart_i/uart_rx_i/index_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.840    uart_i/uart_rx_i/index_reg[0]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.957 r  uart_i/uart_rx_i/index_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.957    uart_i/uart_rx_i/index_reg[4]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.074 r  uart_i/uart_rx_i/index_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.074    uart_i/uart_rx_i/index_reg[8]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.191 r  uart_i/uart_rx_i/index_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.191    uart_i/uart_rx_i/index_reg[12]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.308 r  uart_i/uart_rx_i/index_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.308    uart_i/uart_rx_i/index_reg[16]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.623 r  uart_i/uart_rx_i/index_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.623    uart_i_n_23
    SLICE_X2Y97          FDCE                                         r  index_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.606    15.029    CLK_IBUF_BUFG
    SLICE_X2Y97          FDCE                                         r  index_reg[23]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y97          FDCE (Setup_fdce_C_D)        0.109    15.377    index_reg[23]
  -------------------------------------------------------------------
                         required time                         15.377    
                         arrival time                         -10.623    
  -------------------------------------------------------------------
                         slack                                  4.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 uart_i/uart_rx_i/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_led_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.603     1.522    uart_i/uart_rx_i/CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  uart_i/uart_rx_i/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  uart_i/uart_rx_i/rx_data_reg[7]/Q
                         net (fo=3, routed)           0.111     1.775    data[7]
    SLICE_X1Y91          FDCE                                         r  data_led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.876     2.041    CLK_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  data_led_reg[7]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.078     1.616    data_led_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 uart_i/uart_rxd_debounced_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_i/uart_rx_i/FRAME_ERROR_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.726%)  route 0.077ns (29.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.602     1.521    uart_i/CLK_IBUF_BUFG
    SLICE_X4Y91          FDSE                                         r  uart_i/uart_rxd_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDSE (Prop_fdse_C_Q)         0.141     1.662 f  uart_i/uart_rxd_debounced_reg/Q
                         net (fo=5, routed)           0.077     1.739    uart_i/uart_rx_i/uart_rxd_debounced
    SLICE_X5Y91          LUT1 (Prop_lut1_I0_O)        0.045     1.784 r  uart_i/uart_rx_i/FRAME_ERROR_i_2/O
                         net (fo=1, routed)           0.000     1.784    uart_i/uart_rx_i/FRAME_ERROR_i_2_n_0
    SLICE_X5Y91          FDRE                                         r  uart_i/uart_rx_i/FRAME_ERROR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.873     2.038    uart_i/uart_rx_i/CLK_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  uart_i/uart_rx_i/FRAME_ERROR_reg/C
                         clock pessimism             -0.503     1.534    
    SLICE_X5Y91          FDRE (Hold_fdre_C_D)         0.091     1.625    uart_i/uart_rx_i/FRAME_ERROR_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 uart_i/uart_rx_i/rx_ticks_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_i/uart_rx_i/rx_clk_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.602     1.521    uart_i/uart_rx_i/CLK_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  uart_i/uart_rx_i/rx_ticks_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  uart_i/uart_rx_i/rx_ticks_reg[0]/Q
                         net (fo=5, routed)           0.109     1.772    uart_i/uart_rx_i/rx_ticks[0]
    SLICE_X6Y92          LUT5 (Prop_lut5_I1_O)        0.045     1.817 r  uart_i/uart_rx_i/rx_clk_en_i_1/O
                         net (fo=1, routed)           0.000     1.817    uart_i/uart_rx_i/rx_clk_en_i_1_n_0
    SLICE_X6Y92          FDRE                                         r  uart_i/uart_rx_i/rx_clk_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.873     2.038    uart_i/uart_rx_i/CLK_IBUF_BUFG
    SLICE_X6Y92          FDRE                                         r  uart_i/uart_rx_i/rx_clk_en_reg/C
                         clock pessimism             -0.503     1.534    
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.120     1.654    uart_i/uart_rx_i/rx_clk_en_reg
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 uart_i/uart_rx_i/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_i/uart_tx_i/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.429%)  route 0.123ns (46.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.603     1.522    uart_i/uart_rx_i/CLK_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  uart_i/uart_rx_i/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  uart_i/uart_rx_i/rx_data_reg[0]/Q
                         net (fo=2, routed)           0.123     1.786    uart_i/uart_tx_i/Q[0]
    SLICE_X1Y93          FDRE                                         r  uart_i/uart_tx_i/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.877     2.042    uart_i/uart_tx_i/CLK_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  uart_i/uart_tx_i/tx_data_reg[0]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.070     1.609    uart_i/uart_tx_i/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uart_i/uart_ticks_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_i/uart_ticks_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.590%)  route 0.134ns (41.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.604     1.523    uart_i/CLK_IBUF_BUFG
    SLICE_X7Y97          FDRE                                         r  uart_i/uart_ticks_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  uart_i/uart_ticks_reg[0]/Q
                         net (fo=8, routed)           0.134     1.798    uart_i/uart_ticks[0]
    SLICE_X6Y97          LUT5 (Prop_lut5_I3_O)        0.048     1.846 r  uart_i/uart_ticks[3]_i_1/O
                         net (fo=1, routed)           0.000     1.846    uart_i/uart_ticks_0[3]
    SLICE_X6Y97          FDRE                                         r  uart_i/uart_ticks_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.875     2.040    uart_i/CLK_IBUF_BUFG
    SLICE_X6Y97          FDRE                                         r  uart_i/uart_ticks_reg[3]/C
                         clock pessimism             -0.503     1.536    
    SLICE_X6Y97          FDRE (Hold_fdre_C_D)         0.131     1.667    uart_i/uart_ticks_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 uart_i/uart_rx_i/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_i/uart_rx_i/rx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.258%)  route 0.134ns (48.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.603     1.522    uart_i/uart_rx_i/CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  uart_i/uart_rx_i/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  uart_i/uart_rx_i/rx_data_reg[7]/Q
                         net (fo=3, routed)           0.134     1.797    uart_i/uart_rx_i/Q[7]
    SLICE_X3Y92          FDRE                                         r  uart_i/uart_rx_i/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.876     2.041    uart_i/uart_rx_i/CLK_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  uart_i/uart_rx_i/rx_data_reg[6]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.075     1.613    uart_i/uart_rx_i/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 uart_i/uart_ticks_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_i/uart_ticks_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.604     1.523    uart_i/CLK_IBUF_BUFG
    SLICE_X7Y97          FDRE                                         r  uart_i/uart_ticks_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  uart_i/uart_ticks_reg[0]/Q
                         net (fo=8, routed)           0.134     1.798    uart_i/uart_ticks[0]
    SLICE_X6Y97          LUT4 (Prop_lut4_I2_O)        0.045     1.843 r  uart_i/uart_ticks[2]_i_1/O
                         net (fo=1, routed)           0.000     1.843    uart_i/uart_ticks_0[2]
    SLICE_X6Y97          FDRE                                         r  uart_i/uart_ticks_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.875     2.040    uart_i/CLK_IBUF_BUFG
    SLICE_X6Y97          FDRE                                         r  uart_i/uart_ticks_reg[2]/C
                         clock pessimism             -0.503     1.536    
    SLICE_X6Y97          FDRE (Hold_fdre_C_D)         0.120     1.656    uart_i/uart_ticks_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 uart_i/uart_ticks_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_i/uart_ticks_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.482%)  route 0.138ns (42.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.604     1.523    uart_i/CLK_IBUF_BUFG
    SLICE_X7Y97          FDRE                                         r  uart_i/uart_ticks_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  uart_i/uart_ticks_reg[0]/Q
                         net (fo=8, routed)           0.138     1.802    uart_i/uart_ticks[0]
    SLICE_X6Y97          LUT6 (Prop_lut6_I3_O)        0.045     1.847 r  uart_i/uart_ticks[4]_i_1/O
                         net (fo=1, routed)           0.000     1.847    uart_i/uart_ticks_0[4]
    SLICE_X6Y97          FDRE                                         r  uart_i/uart_ticks_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.875     2.040    uart_i/CLK_IBUF_BUFG
    SLICE_X6Y97          FDRE                                         r  uart_i/uart_ticks_reg[4]/C
                         clock pessimism             -0.503     1.536    
    SLICE_X6Y97          FDRE (Hold_fdre_C_D)         0.121     1.657    uart_i/uart_ticks_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 uart_i/uart_rx_i/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_i/uart_tx_i/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.225%)  route 0.138ns (45.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.603     1.522    uart_i/uart_rx_i/CLK_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  uart_i/uart_rx_i/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  uart_i/uart_rx_i/rx_data_reg[1]/Q
                         net (fo=3, routed)           0.138     1.825    uart_i/uart_tx_i/Q[1]
    SLICE_X5Y92          FDRE                                         r  uart_i/uart_tx_i/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.873     2.038    uart_i/uart_tx_i/CLK_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  uart_i/uart_tx_i/tx_data_reg[1]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.070     1.628    uart_i/uart_tx_i/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 uart_i/uart_rx_i/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_led_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.075%)  route 0.120ns (45.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.603     1.522    uart_i/uart_rx_i/CLK_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  uart_i/uart_rx_i/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  uart_i/uart_rx_i/rx_data_reg[3]/Q
                         net (fo=3, routed)           0.120     1.783    data[3]
    SLICE_X1Y91          FDCE                                         r  data_led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.876     2.041    CLK_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  data_led_reg[3]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.047     1.585    data_led_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y98     FSM_sequential_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y94     UART_TXD_OBUFT_inst_i_1/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     index_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y94     index_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y94     index_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y95     index_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y95     index_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y95     index_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y95     index_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     UART_TXD_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y94     index_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y94     index_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     index_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     index_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     index_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     index_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     index_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     index_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     index_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y98     FSM_sequential_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     UART_TXD_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     UART_TXD_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     index_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y94     index_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y94     index_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     index_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     index_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     index_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     index_reg[15]/C



