Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: ColorSelector.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ColorSelector.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ColorSelector"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : ColorSelector
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\psf\home\Documents\Controller\ipcore_dir\testTileset.v" into library work
Parsing module <testTileset>.
Analyzing Verilog file "\\psf\home\Documents\Controller\ipcore_dir\testScreen_synth.v" into library work
Analyzing Verilog file "\\psf\home\Documents\Controller\ColorSelector.v" into library work
Parsing module <ColorSelector>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ColorSelector>.

Elaborating module <testTileset>.
WARNING:HDLCompiler:1499 - "\\psf\home\Documents\Controller\ipcore_dir\testTileset.v" Line 39: Empty module <testTileset> remains a black box.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ColorSelector>.
    Related source file is "\\psf\home\Documents\Controller\ColorSelector.v".
        hleft = 10'b0001110000
        hpixels = 10'b1010000000
        vtop = 10'b0000001101
        vpixels = 10'b0111100000
    Found 4-bit adder for signal <n0050> created at line 48.
    Found 32-bit adder for signal <n0037> created at line 63.
    Found 32-bit adder for signal <n0038> created at line 64.
    Found 32-bit adder for signal <n0039> created at line 66.
    Found 32-bit adder for signal <n0040> created at line 67.
    Found 32-bit adder for signal <n0041> created at line 68.
    Found 32-bit adder for signal <n0042> created at line 70.
    Found 32-bit adder for signal <n0043> created at line 71.
    Found 3-bit subtractor for signal <GND_1_o_GND_1_o_sub_1_OUT<2:0>> created at line 48.
    Found 32-bit shifter logical left for signal <add> created at line 48
    Found 1-bit 512-to-1 multiplexer for signal <add[8]_line[511]_Mux_4_o> created at line 62.
    Found 1-bit 512-to-1 multiplexer for signal <add[31]_line[511]_Mux_6_o> created at line 63.
    Found 1-bit 512-to-1 multiplexer for signal <add[31]_line[511]_Mux_8_o> created at line 64.
    Found 1-bit 512-to-1 multiplexer for signal <add[31]_line[511]_Mux_10_o> created at line 66.
    Found 1-bit 512-to-1 multiplexer for signal <add[31]_line[511]_Mux_12_o> created at line 67.
    Found 1-bit 512-to-1 multiplexer for signal <add[31]_line[511]_Mux_14_o> created at line 68.
    Found 1-bit 512-to-1 multiplexer for signal <add[31]_line[511]_Mux_16_o> created at line 70.
    Found 1-bit 512-to-1 multiplexer for signal <add[31]_line[511]_Mux_18_o> created at line 71.
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred  14 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <ColorSelector> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 3-bit subtractor                                      : 1
 32-bit adder                                          : 7
 4-bit adder                                           : 1
# Multiplexers                                         : 14
 1-bit 512-to-1 multiplexer                            : 8
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 4
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/testTileset.ngc>.
Loading core <testTileset> for timing and area information for instance <tts>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 3-bit subtractor                                      : 1
 4-bit adder                                           : 1
 9-bit adder                                           : 7
# Multiplexers                                         : 14
 1-bit 512-to-1 multiplexer                            : 8
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 4
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ColorSelector> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ColorSelector, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ColorSelector.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 10
#      GND                         : 1
#      LUT3                        : 8
#      VCC                         : 1
# RAMS                             : 8
#      RAMB16BWER                  : 7
#      RAMB8BWER                   : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 6
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice LUTs:                    8  out of   9112     0%  
    Number used as Logic:                 8  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      8
   Number with an unused Flip Flop:       8  out of      8   100%  
   Number with an unused LUT:             0  out of      8     0%  
   Number of fully used LUT-FF pairs:     0  out of      8     0%  
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                          35
 Number of bonded IOBs:                  15  out of    232     6%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                8  out of     32    25%  
    Number using Block RAM only:          8
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: 2.909ns
   Maximum output required time after clock: 6.329ns
   Maximum combinational path delay: 6.328ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              2.909ns (Levels of Logic = 2)
  Source:            tselect<3> (PAD)
  Destination:       tts/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.WIDE_PRIM18.ram (RAM)
  Destination Clock: clk rising

  Data Path: tselect<3> to tts/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.WIDE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.328   1.181  tselect_3_IBUF (tselect_3_IBUF)
     begin scope: 'tts:addra<3>'
     RAMB8BWER:ADDRAWRADDR8        0.400          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
    ----------------------------------------
    Total                      2.909ns (1.728ns logic, 1.181ns route)
                                       (59.4% logic, 40.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              6.329ns (Levels of Logic = 3)
  Source:            tts/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:       R<2> (PAD)
  Source Clock:      clk rising

  Data Path: tts/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to R<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKAWRCLK->DOADO2    1   1.800   0.682  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (douta<2>)
     end scope: 'tts:douta<2>'
     LUT3:I2->O            1   0.254   0.681  Mmux_R31 (R_2_OBUF)
     OBUF:I->O                 2.912          R_2_OBUF (R<2>)
    ----------------------------------------
    Total                      6.329ns (4.966ns logic, 1.363ns route)
                                       (78.5% logic, 21.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Delay:               6.328ns (Levels of Logic = 3)
  Source:            bright (PAD)
  Destination:       R<2> (PAD)

  Data Path: bright to R<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.328   1.172  bright_IBUF (bright_IBUF)
     LUT3:I0->O            1   0.235   0.681  Mmux_G31 (G_2_OBUF)
     OBUF:I->O                 2.912          G_2_OBUF (G<2>)
    ----------------------------------------
    Total                      6.328ns (4.475ns logic, 1.853ns route)
                                       (70.7% logic, 29.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.64 secs
 
--> 

Total memory usage is 256524 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

