EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# 3pinSwitchCustom_3pinSwitchCustom
#
DEF 3pinSwitchCustom_3pinSwitchCustom U 0 5 Y Y 2 F N
F0 "U" 600 250 50 H V L CNN
F1 "3pinSwitchCustom_3pinSwitchCustom" -200 150 50 H V L CNN
F2 "Package_TO_SOT_SMD:SOT-23-6" 50 -350 50 H I C CNN
F3 "" 0 0 50 H I C CNN
ALIAS TS5A3160DBV_copy TS5A3159ADBVR_copy
$FPLIST
 SOT?23*
$ENDFPLIST
DRAW
C -85 -100 20 1 1 10 N
C 85 -200 20 1 1 10 N
C 85 0 20 1 1 10 N
S -150 75 150 -300 1 1 10 f
S -150 400 150 -400 2 1 10 f
P 2 1 1 0 -200 -100 -110 -100 N
P 2 1 1 10 -65 -95 100 -25 N
P 2 1 1 0 200 -200 110 -200 N
P 2 1 1 0 200 0 110 0 N
X V+ 5 0 500 100 D 50 50 2 0 W
X ~ 1 300 0 100 L 50 50 1 1 B
X ~ 2 -300 -100 100 R 50 50 1 1 B
X ~ 3 300 -200 100 L 50 50 1 1 B
ENDDRAW
ENDDEF
#
# Connector_Conn_Coaxial
#
DEF Connector_Conn_Coaxial J 0 40 Y N 1 F N
F0 "J" 10 120 50 H V C CNN
F1 "Connector_Conn_Coaxial" 115 0 50 V V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 *BNC*
 *SMA*
 *SMB*
 *SMC*
 *Cinch*
$ENDFPLIST
DRAW
A -2 0 71 1636 0 0 1 10 N -70 20 70 0
A -1 0 71 0 -1638 0 1 10 N 70 0 -70 -20
C 0 0 20 0 1 8 N
P 2 0 1 0 -100 0 -20 0 N
P 2 0 1 0 0 -100 0 -70 N
X In 1 -200 0 100 R 50 50 1 1 P
X Ext 2 0 -200 100 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_C
#
DEF Device_C C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "Device_C" 25 -100 50 H V L CNN
F2 "" 38 -150 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 C_*
$ENDFPLIST
DRAW
P 2 0 1 20 -80 -30 80 -30 N
P 2 0 1 20 -80 30 80 30 N
X ~ 1 0 150 110 D 50 50 1 1 P
X ~ 2 0 -150 110 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# U4164AlogicAnalyser_5767007-8
#
DEF U4164AlogicAnalyser_5767007-8 J 0 40 Y Y 1 L N
F0 "J" -300 1122 50 H V L BNN
F1 "U4164AlogicAnalyser_5767007-8" -300 -1201 50 H V L BNN
F2 "TE_5767007-8" 0 0 50 H I L BNN
F3 "Compliant" 0 0 50 H I L BNN
F4 "5767007-8" 0 0 50 H I L BNN
F5 "Connector" 0 0 50 H I L BNN
F6 "38" 0 0 50 H I L BNN
F7 ".64" 0 0 50 H I L BNN
DRAW
P 2 0 0 6 -300 -1100 300 -1100 N
P 2 0 0 6 -300 1100 -300 -1100 N
P 2 0 0 6 300 -1100 300 1100 N
P 2 0 0 6 300 1100 -300 1100 N
X 1 1 -500 1000 200 R 40 40 0 0 P
X 10 10 500 600 200 L 40 40 0 0 P
X 11 11 -500 500 200 R 40 40 0 0 P
X 12 12 500 500 200 L 40 40 0 0 P
X 13 13 -500 400 200 R 40 40 0 0 P
X 14 14 500 400 200 L 40 40 0 0 P
X 15 15 -500 300 200 R 40 40 0 0 P
X 16 16 500 300 200 L 40 40 0 0 P
X 17 17 -500 200 200 R 40 40 0 0 P
X 18 18 500 200 200 L 40 40 0 0 P
X 19 19 -500 100 200 R 40 40 0 0 P
X 2 2 500 1000 200 L 40 40 0 0 P
X 20 20 500 100 200 L 40 40 0 0 P
X 21 21 -500 0 200 R 40 40 0 0 P
X 22 22 500 0 200 L 40 40 0 0 P
X 23 23 -500 -100 200 R 40 40 0 0 P
X 24 24 500 -100 200 L 40 40 0 0 P
X 25 25 -500 -200 200 R 40 40 0 0 P
X 26 26 500 -200 200 L 40 40 0 0 P
X 27 27 -500 -300 200 R 40 40 0 0 P
X 28 28 500 -300 200 L 40 40 0 0 P
X 29 29 -500 -400 200 R 40 40 0 0 P
X 3 3 -500 900 200 R 40 40 0 0 P
X 30 30 500 -400 200 L 40 40 0 0 P
X 31 31 -500 -500 200 R 40 40 0 0 P
X 32 32 500 -500 200 L 40 40 0 0 P
X 33 33 -500 -600 200 R 40 40 0 0 P
X 34 34 500 -600 200 L 40 40 0 0 P
X 35 35 -500 -700 200 R 40 40 0 0 P
X 36 36 500 -700 200 L 40 40 0 0 P
X 37 37 -500 -800 200 R 40 40 0 0 P
X 38 38 500 -800 200 L 40 40 0 0 P
X 4 4 500 900 200 L 40 40 0 0 P
X 5 5 -500 800 200 R 40 40 0 0 P
X 6 6 500 800 200 L 40 40 0 0 P
X 7 7 -500 700 200 R 40 40 0 0 P
X 8 8 500 700 200 L 40 40 0 0 P
X 9 9 -500 600 200 R 40 40 0 0 P
X SHIELD S1 500 -1000 200 L 40 40 0 0 P
X SHIELD S2 500 -1000 200 L 40 40 0 0 P
X SHIELD S3 500 -1000 200 L 40 40 0 0 P
X SHIELD S4 500 -1000 200 L 40 40 0 0 P
X SHIELD S5 500 -1000 200 L 40 40 0 0 P
ENDDRAW
ENDDEF
#
# Y1247AstimulusGenerator_Y1247AstimulusGenerator
#
DEF Y1247AstimulusGenerator_Y1247AstimulusGenerator U 0 40 Y Y 1 F N
F0 "U" 48 29 39 H V C CNN
F1 "Y1247AstimulusGenerator_Y1247AstimulusGenerator" 39 881 39 V V C CNN
F2 "" 0 200 39 H I C CNN
F3 "" 0 200 39 H I C CNN
DRAW
S -400 1600 500 -1500 0 1 0 N
X PPMU_S03 1 600 -1400 100 L 39 39 1 1 B
X AUX3 10 -500 -1000 100 R 39 39 1 1 B
X Aux0 11 600 -900 100 L 39 39 1 1 B
X AUX2 12 -500 -900 100 R 39 39 1 1 B
X PPMU_S08 13 600 -800 100 L 39 39 1 1 B
X PPMU_S09 14 -500 -800 100 R 39 39 1 1 B
X PPMU_S10 15 600 -700 100 L 39 39 1 1 B
X PPMU_S11 16 -500 -700 100 R 39 39 1 1 B
X PPMU_S15 17 600 -600 100 L 39 39 1 1 B
X PPMU_S13 18 -500 -600 100 R 39 39 1 1 B
X PPMU_S14 19 600 -500 100 L 39 39 1 1 B
X PPMU_S00 2 -500 -1400 100 R 39 39 1 1 B
X PPMU_S12 20 -500 -500 100 R 39 39 1 1 B
X Channel14 21 600 -400 100 L 39 39 1 1 B
X GND_SENSE 22 -500 -400 100 R 39 39 1 1 B
X GND 23 600 -300 100 L 39 39 1 1 B
X Channel15 24 -500 -300 100 R 39 39 1 1 B
X Channel12 25 600 -200 100 L 39 39 1 1 B
X GND 26 -500 -200 100 R 39 39 1 1 B
X GND 27 600 -100 100 L 39 39 1 1 B
X Channel13 28 -500 -100 100 R 39 39 1 1 B
X Channel08 29 600 0 100 L 39 39 1 1 B
X PPMU_S02 3 600 -1300 100 L 39 39 1 1 B
X GND 30 -500 0 100 R 39 39 1 1 B
X GND 31 600 100 100 L 39 39 1 1 B
X Channel09 32 -500 100 100 R 39 39 1 1 B
X Channel10 33 600 200 100 L 39 39 1 1 B
X GND 34 -500 200 100 R 39 39 1 1 B
X GND 35 600 300 100 L 39 39 1 1 B
X Channel11 36 -500 300 100 R 39 39 1 1 B
X HV20 37 600 400 100 L 39 39 1 1 B
X GND 38 -500 400 100 R 39 39 1 1 B
X GND 39 600 500 100 L 39 39 1 1 B
X PPMU_S01 4 -500 -1300 100 R 39 39 1 1 B
X HV21 40 -500 500 100 R 39 39 1 1 B
X HV23 41 600 600 100 L 39 39 1 1 B
X GND 42 -500 600 100 R 39 39 1 1 B
X GND 43 600 700 100 L 39 39 1 1 B
X HV22 44 -500 700 100 R 39 39 1 1 B
X Channel04 45 600 800 100 L 39 39 1 1 B
X GND 46 -500 800 100 R 39 39 1 1 B
X GND 47 600 900 100 L 39 39 1 1 B
X Channel05 48 -500 900 100 R 39 39 1 1 B
X Channel06 49 600 1000 100 L 39 39 1 1 B
X PPMU_S04 5 600 -1200 100 L 39 39 1 1 B
X GND 50 -500 1000 100 R 39 39 1 1 B
X GND 51 600 1100 100 L 39 39 1 1 B
X Channel07 52 -500 1100 100 R 39 39 1 1 B
X Channel02 53 600 1200 100 L 39 39 1 1 B
X GND 54 -500 1200 100 R 39 39 1 1 B
X GND 55 600 1300 100 L 39 39 1 1 B
X Channel01 56 -500 1300 100 R 39 39 1 1 B
X Channel00 57 600 1400 100 L 39 39 1 1 B
X GND 58 -500 1400 100 R 39 39 1 1 B
X GND 59 600 1500 100 L 39 39 1 1 B
X PPMU_S07 6 -500 -1200 100 R 39 39 1 1 B
X Channel03 60 -500 1500 100 R 39 39 1 1 B
X PPMU_S05 7 600 -1100 100 L 39 39 1 1 B
X PPMU_S06 8 -500 -1100 100 R 39 39 1 1 B
X Aux1 9 600 -1000 100 L 39 39 1 1 B
ENDDRAW
ENDDEF
#
# chip2_CHIP2
#
DEF chip2_CHIP2 U 0 40 Y Y 1 F N
F0 "U" 1650 3200 60 H V C CNN
F1 "chip2_CHIP2" 3300 1550 118 H V C CNB
F2 "" 0 0 60 H I C CNN
F3 "" 0 0 60 H I C CNN
DRAW
C 1800 3000 50 0 1 0 N
P 6 0 1 0 1850 3100 5200 3100 5200 -100 1600 -100 1600 2950 1850 3100 N
X VSS_IO 1 1400 2900 200 R 50 50 1 1 I
X VDD_IO 10 1400 1550 200 R 50 50 1 1 I
X VSS_core 11 1400 1400 200 R 50 50 1 1 I
X clk 12 1400 1250 200 R 50 50 1 1 I
X o[1] 13 1400 1100 200 R 50 50 1 1 I
X o[2] 14 1400 950 200 R 50 50 1 1 I
X o[3] 15 1400 800 200 R 50 50 1 1 I
X o[4] 16 1400 650 200 R 50 50 1 1 I
X o[5] 17 1400 500 200 R 50 50 1 1 I
X o[6] 18 1400 350 200 R 50 50 1 1 I
X o[7] 19 1400 200 200 R 50 50 1 1 I
X select[0] 2 1400 2750 200 R 50 50 1 1 I
X VSS_IO 20 1400 50 200 R 50 50 1 1 I
X VSS_IO 21 2000 -300 200 U 50 50 1 1 I
X o[8] 22 2150 -300 200 U 50 50 1 1 I
X o[9] 23 2300 -300 200 U 50 50 1 1 I
X o[10] 24 2450 -300 200 U 50 50 1 1 I
X o[11] 25 2600 -300 200 U 50 50 1 1 I
X o[12] 26 2750 -300 200 U 50 50 1 1 I
X o[13] 27 2900 -300 200 U 50 50 1 1 I
X o[14] 28 3050 -300 200 U 50 50 1 1 I
X VDD_core 29 3200 -300 200 U 50 50 1 1 I
X select[1] 3 1400 2600 200 R 50 50 1 1 I
X VDD_IO 30 3350 -300 200 U 50 50 1 1 I
X VSS_core 31 3500 -300 200 U 50 50 1 1 I
X o[15] 32 3650 -300 200 U 50 50 1 1 I
X o[16] 33 3800 -300 200 U 50 50 1 1 I
X o[17] 34 3950 -300 200 U 50 50 1 1 I
X io[0] 35 4100 -300 200 U 50 50 1 1 I
X io[1] 36 4250 -300 200 U 50 50 1 1 I
X io[2] 37 4400 -300 200 U 50 50 1 1 I
X io[3] 38 4550 -300 200 U 50 50 1 1 I
X io[4] 39 4700 -300 200 U 50 50 1 1 I
X reset 4 1400 2450 200 R 50 50 1 1 I
X VSS_IO 40 4850 -300 200 U 50 50 1 1 I
X VSS_IO 41 5400 50 200 L 50 50 1 1 I
X io[5] 42 5400 200 200 L 50 50 1 1 I
X io[6] 43 5400 350 200 L 50 50 1 1 I
X io[7] 44 5400 500 200 L 50 50 1 1 I
X io[8] 45 5400 650 200 L 50 50 1 1 I
X io[9] 46 5400 800 200 L 50 50 1 1 I
X io[10] 47 5400 950 200 L 50 50 1 1 I
X io[11] 48 5400 1100 200 L 50 50 1 1 I
X VDD_core 49 5400 1250 200 L 50 50 1 1 I
X testmode 5 1400 2300 200 R 50 50 1 1 I
X VDD_IO 50 5400 1400 200 L 50 50 1 1 I
X VSS_core 51 5400 1550 200 L 50 50 1 1 I
X SCLK 52 5400 1700 200 L 50 50 1 1 I
X SI 53 5400 1850 200 L 50 50 1 1 I
X SO 54 5400 2000 200 L 50 50 1 1 I
X io[12] 55 5400 2150 200 L 50 50 1 1 I
X io[13] 56 5400 2300 200 L 50 50 1 1 I
X io[14] 57 5400 2450 200 L 50 50 1 1 I
X io[15] 58 5400 2600 200 L 50 50 1 1 I
X io[16] 59 5400 2750 200 L 50 50 1 1 I
X scanEn 6 1400 2150 200 R 50 50 1 1 I
X VSS_IO 60 5400 2900 200 L 50 50 1 1 I
X VSS_IO 61 4850 3300 200 D 50 50 1 1 I
X io[17] 62 4700 3300 200 D 50 50 1 1 I
X io[18] 63 4550 3300 200 D 50 50 1 1 I
X io[19] 64 4400 3300 200 D 50 50 1 1 I
X io[20] 65 4250 3300 200 D 50 50 1 1 I
X io[21] 66 4100 3300 200 D 50 50 1 1 I
X io[22] 67 3950 3300 200 D 50 50 1 1 I
X io[23] 68 3800 3300 200 D 50 50 1 1 I
X VDD_core 69 3650 3300 200 D 50 50 1 1 I
X i[0] 7 1400 2000 200 R 50 50 1 1 I
X VDD_IO 70 3500 3300 200 D 50 50 1 1 I
X VSS_core 71 3350 3300 200 D 50 50 1 1 I
X io[24] 72 3200 3300 200 D 50 50 1 1 I
X io[25] 73 3050 3300 200 D 50 50 1 1 I
X io[26] 74 2900 3300 200 D 50 50 1 1 I
X io[27] 75 2750 3300 200 D 50 50 1 1 I
X io[28] 76 2600 3300 200 D 50 50 1 1 I
X io[29] 77 2450 3300 200 D 50 50 1 1 I
X io[30] 78 2300 3300 200 D 50 50 1 1 I
X io[31] 79 2150 3300 200 D 50 50 1 1 I
X o[0] 8 1400 1850 200 R 50 50 1 1 I
X VSS_IO 80 2000 3300 200 D 50 50 1 1 I
X VDD_core 9 1400 1700 200 R 50 50 1 1 I
ENDDRAW
ENDDEF
#
#End Library
