{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525893192102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525893192105 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 09 20:13:09 2018 " "Processing started: Wed May 09 20:13:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525893192105 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525893192105 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P1 -c P1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off P1 -c P1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525893192105 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525893193345 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525893193346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file p1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 P1 " "Found entity 1: P1" {  } { { "P1.bdf" "" { Schematic "C:/Users/georg/Desktop/Github/P1/FPGA Code/VHDL Code/P1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525893229590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525893229590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_in-Calculations " "Found design unit 1: ADC_in-Calculations" {  } { { "ADC_in.vhd" "" { Text "C:/Users/georg/Desktop/Github/P1/FPGA Code/VHDL Code/ADC_in.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525893231170 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_in " "Found entity 1: ADC_in" {  } { { "ADC_in.vhd" "" { Text "C:/Users/georg/Desktop/Github/P1/FPGA Code/VHDL Code/ADC_in.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525893231170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525893231170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_config.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_config.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO_CONFIG-Calculations " "Found design unit 1: FIFO_CONFIG-Calculations" {  } { { "FIFO_CONFIG.vhd" "" { Text "C:/Users/georg/Desktop/Github/P1/FPGA Code/VHDL Code/FIFO_CONFIG.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525893231178 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_CONFIG " "Found entity 1: FIFO_CONFIG" {  } { { "FIFO_CONFIG.vhd" "" { Text "C:/Users/georg/Desktop/Github/P1/FPGA Code/VHDL Code/FIFO_CONFIG.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525893231178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525893231178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Buffers-Calculations " "Found design unit 1: Buffers-Calculations" {  } { { "Buffers.vhd" "" { Text "C:/Users/georg/Desktop/Github/P1/FPGA Code/VHDL Code/Buffers.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525893231184 ""} { "Info" "ISGN_ENTITY_NAME" "1 Buffers " "Found entity 1: Buffers" {  } { { "Buffers.vhd" "" { Text "C:/Users/georg/Desktop/Github/P1/FPGA Code/VHDL Code/Buffers.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525893231184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525893231184 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "P1 " "Elaborating entity \"P1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525893231313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buffers Buffers:inst " "Elaborating entity \"Buffers\" for hierarchy \"Buffers:inst\"" {  } { { "P1.bdf" "inst" { Schematic "C:/Users/georg/Desktop/Github/P1/FPGA Code/VHDL Code/P1.bdf" { { 272 288 520 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525893231319 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Buffer4 Buffers.vhd(24) " "VHDL Signal Declaration warning at Buffers.vhd(24): used explicit default value for signal \"Buffer4\" because signal was never assigned a value" {  } { { "Buffers.vhd" "" { Text "C:/Users/georg/Desktop/Github/P1/FPGA Code/VHDL Code/Buffers.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1525893231323 "|P1|Buffers:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_CONFIG FIFO_CONFIG:inst1 " "Elaborating entity \"FIFO_CONFIG\" for hierarchy \"FIFO_CONFIG:inst1\"" {  } { { "P1.bdf" "inst1" { Schematic "C:/Users/georg/Desktop/Github/P1/FPGA Code/VHDL Code/P1.bdf" { { 144 288 560 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525893231455 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "MAX FIFO_CONFIG.vhd(22) " "VHDL Signal Declaration warning at FIFO_CONFIG.vhd(22): used explicit default value for signal \"MAX\" because signal was never assigned a value" {  } { { "FIFO_CONFIG.vhd" "" { Text "C:/Users/georg/Desktop/Github/P1/FPGA Code/VHDL Code/FIFO_CONFIG.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1525893231456 "|P1|FIFO_CONFIG:inst1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUTPUT\[7\] FIFO_CONFIG.vhd(13) " "Output port \"OUTPUT\[7\]\" at FIFO_CONFIG.vhd(13) has no driver" {  } { { "FIFO_CONFIG.vhd" "" { Text "C:/Users/georg/Desktop/Github/P1/FPGA Code/VHDL Code/FIFO_CONFIG.vhd" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525893231459 "|P1|FIFO_CONFIG:inst1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUTPUT\[5..2\] FIFO_CONFIG.vhd(13) " "Output port \"OUTPUT\[5..2\]\" at FIFO_CONFIG.vhd(13) has no driver" {  } { { "FIFO_CONFIG.vhd" "" { Text "C:/Users/georg/Desktop/Github/P1/FPGA Code/VHDL Code/FIFO_CONFIG.vhd" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525893231459 "|P1|FIFO_CONFIG:inst1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_OUT\[14\] GND " "Pin \"ADC_OUT\[14\]\" is stuck at GND" {  } { { "P1.bdf" "" { Schematic "C:/Users/georg/Desktop/Github/P1/FPGA Code/VHDL Code/P1.bdf" { { 296 552 728 312 "ADC_OUT\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525893233947 "|P1|ADC_OUT[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUFFERCHEQ\[3\] GND " "Pin \"BUFFERCHEQ\[3\]\" is stuck at GND" {  } { { "P1.bdf" "" { Schematic "C:/Users/georg/Desktop/Github/P1/FPGA Code/VHDL Code/P1.bdf" { { 344 592 768 360 "BUFFERCHEQ\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525893233947 "|P1|BUFFERCHEQ[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUFFERCHEQ\[2\] GND " "Pin \"BUFFERCHEQ\[2\]\" is stuck at GND" {  } { { "P1.bdf" "" { Schematic "C:/Users/georg/Desktop/Github/P1/FPGA Code/VHDL Code/P1.bdf" { { 344 592 768 360 "BUFFERCHEQ\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525893233947 "|P1|BUFFERCHEQ[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT2MCU\[3\] GND " "Pin \"OUT2MCU\[3\]\" is stuck at GND" {  } { { "P1.bdf" "" { Schematic "C:/Users/georg/Desktop/Github/P1/FPGA Code/VHDL Code/P1.bdf" { { 184 592 768 200 "OUT2MCU\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525893233947 "|P1|OUT2MCU[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUTCHECK\[7\] GND " "Pin \"OUTPUTCHECK\[7\]\" is stuck at GND" {  } { { "P1.bdf" "" { Schematic "C:/Users/georg/Desktop/Github/P1/FPGA Code/VHDL Code/P1.bdf" { { 144 608 784 160 "OUTPUTCHECK\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525893233947 "|P1|OUTPUTCHECK[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUTCHECK\[6\] GND " "Pin \"OUTPUTCHECK\[6\]\" is stuck at GND" {  } { { "P1.bdf" "" { Schematic "C:/Users/georg/Desktop/Github/P1/FPGA Code/VHDL Code/P1.bdf" { { 144 608 784 160 "OUTPUTCHECK\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525893233947 "|P1|OUTPUTCHECK[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUTCHECK\[5\] GND " "Pin \"OUTPUTCHECK\[5\]\" is stuck at GND" {  } { { "P1.bdf" "" { Schematic "C:/Users/georg/Desktop/Github/P1/FPGA Code/VHDL Code/P1.bdf" { { 144 608 784 160 "OUTPUTCHECK\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525893233947 "|P1|OUTPUTCHECK[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUTCHECK\[4\] GND " "Pin \"OUTPUTCHECK\[4\]\" is stuck at GND" {  } { { "P1.bdf" "" { Schematic "C:/Users/georg/Desktop/Github/P1/FPGA Code/VHDL Code/P1.bdf" { { 144 608 784 160 "OUTPUTCHECK\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525893233947 "|P1|OUTPUTCHECK[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUTCHECK\[3\] GND " "Pin \"OUTPUTCHECK\[3\]\" is stuck at GND" {  } { { "P1.bdf" "" { Schematic "C:/Users/georg/Desktop/Github/P1/FPGA Code/VHDL Code/P1.bdf" { { 144 608 784 160 "OUTPUTCHECK\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525893233947 "|P1|OUTPUTCHECK[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUTCHECK\[2\] GND " "Pin \"OUTPUTCHECK\[2\]\" is stuck at GND" {  } { { "P1.bdf" "" { Schematic "C:/Users/georg/Desktop/Github/P1/FPGA Code/VHDL Code/P1.bdf" { { 144 608 784 160 "OUTPUTCHECK\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525893233947 "|P1|OUTPUTCHECK[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1525893233947 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1525893234206 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525893236061 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525893236061 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "232 " "Implemented 232 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525893236333 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525893236333 ""} { "Info" "ICUT_CUT_TM_LCELLS" "179 " "Implemented 179 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1525893236333 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525893236333 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "733 " "Peak virtual memory: 733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525893236452 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 09 20:13:56 2018 " "Processing ended: Wed May 09 20:13:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525893236452 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525893236452 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:33 " "Total CPU time (on all processors): 00:01:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525893236452 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525893236452 ""}
