design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
/openlane/designs/manual_macro_placement_test,manual_macro_placement_test,RUN_2022.06.22_21.31.23,flow completed,0h0m52s0ms,0h0m18s0ms,-2.857142857142857,0.10072672679999999,-1,-1,565.51,-1,0,0,0,0,0,0,0,-1,0,-1,-1,20036,494,0.0,-1,-1,0.0,-1,0.0,-1,-1,0.0,-1,-1,0.0,5.82,5.91,4.31,9.17,0.29,10,72,10,72,0,0,0,2,0,0,0,0,0,0,0,0,-1,-1,-1,220,713,0,933,90011.32800000001,4.87e-07,8.98e-07,5.42e-07,5.95e-07,1.14e-06,3.46e-09,6.7e-07,1.33e-06,3.68e-09,-1,101.0,9.900990099009901,100,AREA 0,5,35,1,30,153.18,0.35,0.3,sky130_fd_sc_hd,0,0
