#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri May  4 13:48:51 2018
# Process ID: 7140
# Current directory: C:/Users/Chris/Documents/ece448/project_25/project_25
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16308 C:\Users\Chris\Documents\ece448\project_25\project_25\project_25.xpr
# Log file: C:/Users/Chris/Documents/ece448/project_25/project_25/vivado.log
# Journal file: C:/Users/Chris/Documents/ece448/project_25/project_25\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Chris/Documents/ece448/project_25/project_25/project_25.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Chris/Documents/ece448/project_25/project_25/project_25.srcs/sources_1/bd/design_1/design_1.bd}
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/Chris/Documents/ece448/project_25/project_25/project_25.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Chris/Documents/ece448/project_25/project_25/project_25.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Chris/Documents/ece448/project_25/project_25/project_25.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices -disable_eos_check [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Chris/Documents/ece448/project_25/project_25/project_25.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Chris/Documents/ece448/project_25/project_25/project_25.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Chris/Documents/ece448/project_25/project_25/project_25.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
launch_sdk -workspace C:/Users/Chris/Documents/ece448/project_25/project_25/project_25.sdk -hwspec C:/Users/Chris/Documents/ece448/project_25/project_25/project_25.sdk/design_1_wrapper.hdf
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/Chris/Documents/ece448/project_25/project_25/project_25.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Chris/Documents/ece448/project_25/project_25/project_25.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
open_bd_design {C:/Users/Chris/Documents/ece448/project_25/project_25/project_25.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/Chris/Documents/ece448/project_25/project_25/project_25.srcs/sources_1/bd/design_1/design_1.bd}
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/Chris/Documents/ece448/project_25/project_25/project_25.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Chris/Documents/ece448/project_25/project_25/project_25.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
launch_sdk -workspace C:/Users/Chris/Documents/ece448/project_25/project_25/project_25.sdk -hwspec C:/Users/Chris/Documents/ece448/project_25/project_25/project_25.sdk/design_1_wrapper.hdf
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/Chris/Documents/ece448/project_25/project_25/project_25.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Chris/Documents/ece448/project_25/project_25/project_25.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw
add_files -norecurse {C:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl/start_for_Duplicag8j.vhd C:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl/image_filter.vhd C:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl/Block_proc.vhd C:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl/CvtColor.vhd C:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl/start_for_CvtColoeOg.vhd C:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl/Mat2AXIvideo.vhd C:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl/fifo_w8_d2_A.vhd C:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl/Duplicate51.vhd C:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl/image_filter_mac_dEe.vhd C:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl/image_filter_mul_bkb.vhd C:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl/start_for_Merge_U0.vhd C:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl/AXIvideo2Mat.vhd C:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl/start_for_DuplicafYi.vhd C:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl/Merge.vhd C:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl/fifo_w10_d2_A.vhd C:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl/fifo_w11_d2_A.vhd C:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl/image_filter_mac_cud.vhd C:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl/start_for_Mat2AXIhbi.vhd C:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl/Duplicate.vhd}
update_compile_order -fileset sources_1
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP C:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl
ipx::edit_ip_in_project -upgrade true -name hls_img_proc -directory C:/Users/Chris/Documents/ece448/project_25/project_25/project_25.tmp c:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl/component.xml
ipx::current_core c:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl/component.xml
update_compile_order -fileset sources_1
create_bd_design "design_1"
update_compile_order -fileset sources_1
current_project project_25
add_files -norecurse {C:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl/start_for_Duplicag8j.vhd C:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl/image_filter.vhd C:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl/Block_proc.vhd C:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl/CvtColor.vhd C:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl/start_for_CvtColoeOg.vhd C:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl/Mat2AXIvideo.vhd C:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl/fifo_w8_d2_A.vhd C:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl/Duplicate51.vhd C:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl/image_filter_mac_dEe.vhd C:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl/image_filter_mul_bkb.vhd C:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl/start_for_Merge_U0.vhd C:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl/AXIvideo2Mat.vhd C:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl/start_for_DuplicafYi.vhd C:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl/Merge.vhd C:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl/fifo_w10_d2_A.vhd C:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl/fifo_w11_d2_A.vhd C:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl/image_filter_mac_cud.vhd C:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl/start_for_Mat2AXIhbi.vhd C:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl/Duplicate.vhd}
current_project hls_img_proc
close_project
update_ip_catalog
update_ip_catalog
export_ip_user_files -of_objects  [get_files C:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl/image_filter.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl/image_filter.vhd
update_ip_catalog
update_ip_catalog
update_ip_catalog
update_ip_catalog
create_bd_design -dir {C:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl} "imag_filt"
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl/imag_filt/imag_filt.bd] -no_script -reset -force -quiet
remove_files  C:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1/hdl/vhdl/imag_filt/imag_filt.bd
set_property  ip_repo_paths  {c:/Users/Chris/Documents/ece448/IP/ov7670_controller C:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1 c:/Users/Chris/Documents/ece448/IP/OV7670_capture} [current_project]
update_ip_catalog
update_ip_catalog
update_ip_catalog
update_ip_catalog
startgroup
current_bd_design [get_bd_designs design_1]
create_bd_cell -type ip -vlnv xilinx.com:user:image_filter:1.0 image_filter_0
endgroup
set_property location {5.5 1819 259} [get_bd_cells image_filter_0]
set_property location {6 2078 236} [get_bd_cells image_filter_0]
set_property location {5 2071 347} [get_bd_cells image_filter_0]
set_property location {6 2525 1125} [get_bd_cells image_filter_0]
set_property location {6 2502 415} [get_bd_cells image_filter_0]
delete_bd_objs [get_bd_intf_nets axi_vdma_0_M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins axi_vdma_0/M_AXIS_MM2S] [get_bd_intf_pins image_filter_0/video_in]
connect_bd_intf_net [get_bd_intf_pins image_filter_0/video_out] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
connect_bd_net [get_bd_pins image_filter_0/ap_ready] [get_bd_pins image_filter_0/ap_clk]
undo
connect_bd_net [get_bd_pins image_filter_0/ap_start] [get_bd_pins VCC/dout]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out100 (100 MHz)" }  [get_bd_pins image_filter_0/ap_clk]
save_bd_design
make_wrapper -files [get_files C:/Users/Chris/Documents/ece448/project_25/project_25/project_25.srcs/sources_1/bd/design_1/design_1.bd] -top
make_wrapper -files [get_files C:/Users/Chris/Documents/ece448/project_25/project_25/project_25.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
report_ip_status -name ip_status 
set_property LOCK_UPGRADE 1 [get_bd_cells /ov7670_controller_0]
set_property LOCK_UPGRADE 1 [get_bd_cells /ov7670_capture_0]
report_ip_status -name ip_status 
save_bd_design
reset_run synth_1
reset_run design_1_image_filter_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/Chris/Documents/ece448/project_25/project_25/project_25.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Chris/Documents/ece448/project_25/project_25/project_25.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
open_bd_design {C:/Users/Chris/Documents/ece448/project_25/project_25/project_25.srcs/sources_1/bd/design_1/design_1.bd}
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Chris/Documents/ece448/project_25/project_25/project_25.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property  ip_repo_paths  {c:/Users/Chris/Documents/ece448/IP/ov7670_controller c:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1 C:/Users/Chris/Documents/ece448/xilinx_com_hls_image_filter_1_0/hdl/vhdl c:/Users/Chris/Documents/ece448/IP/OV7670_capture} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/Chris/Documents/ece448/IP/ov7670_controller c:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1 c:/Users/Chris/Documents/ece448/IP/OV7670_capture} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/Chris/Documents/ece448/IP/ov7670_controller c:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1 c:/Users/Chris/Documents/ece448/IP/OV7670_capture C:/Users/Chris/Documents/ece448/xilinx_com_hls_image_filter_1_0} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv ECE448:hls:image_filter:1.1 image_filter_1
endgroup
delete_bd_objs [get_bd_intf_nets axi_vdma_0_M_AXIS_MM2S] [get_bd_intf_nets image_filter_0_video_out] [get_bd_cells image_filter_0]
set_property location {6 2556 504} [get_bd_cells image_filter_1]
connect_bd_intf_net [get_bd_intf_pins image_filter_1/video_out] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
connect_bd_net [get_bd_pins axi_vdma_0/mm2s_frame_ptr_out] [get_bd_pins image_filter_1/ap_clk]
undo
connect_bd_intf_net [get_bd_intf_pins image_filter_1/video_in] [get_bd_intf_pins axi_vdma_0/M_AXIS_MM2S]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:image_filter:1.0 image_filter_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out100 (100 MHz)" }  [get_bd_pins image_filter_1/ap_clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out100 (100 MHz)" }  [get_bd_pins image_filter_0/ap_clk]
endgroup
connect_bd_net [get_bd_pins image_filter_1/ap_start] [get_bd_pins VCC/dout]
delete_bd_objs [get_bd_cells image_filter_0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property location {6 2555 544} [get_bd_cells image_filter_1]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Chris/Documents/ece448/project_25/project_25/project_25.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:image_filter:1.0 image_filter_0
endgroup
set_property  ip_repo_paths  {c:/Users/Chris/Documents/ece448/IP/ov7670_controller c:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1 c:/Users/Chris/Documents/ece448/IP/OV7670_capture} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/Chris/Documents/ece448/IP/ov7670_controller C:/Users/Chris/Documents/ece448/sobel_test/sobel_test/solution1/impl/ip/chris_hls_image_filter_2_9 c:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1 c:/Users/Chris/Documents/ece448/IP/OV7670_capture} [current_project]
update_ip_catalog
delete_bd_objs [get_bd_cells image_filter_0]
update_ip_catalog -rebuild -repo_path c:/Users/Chris/Documents/ece448/sobel_test/sobel_test/solution1/impl/ip/chris_hls_image_filter_2_9
update_ip_catalog -add_ip C:/Users/Chris/Documents/ece448/sobel_test/sobel_test/solution1/impl/ip/chris_hls_image_filter_2_9.zip -repo_path c:/Users/Chris/Documents/ece448/sobel_test/sobel_test/solution1/impl/ip/chris_hls_image_filter_2_9
save_bd_design
update_ip_catalog -rebuild
update_ip_catalog -rebuild
set_property  ip_repo_paths  {c:/Users/Chris/Documents/ece448/IP/ov7670_controller c:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1 c:/Users/Chris/Documents/ece448/IP/OV7670_capture} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/Chris/Documents/ece448/IP/ov7670_controller c:/Users/Chris/Documents/ece448/ece448/ece448/lab/ECE448_hls_image_filter_1_1 C:/Users/Chris/Documents/ece448/sobel_test/sobel_test/solution1/impl/ip/chris_hls_image_filter_2_9 c:/Users/Chris/Documents/ece448/IP/OV7670_capture} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/Chris/Documents/ece448/IP/ov7670_controller c:/Users/Chris/Documents/ece448/sobel_test/sobel_test/solution1/impl/ip/chris_hls_image_filter_2_9 c:/Users/Chris/Documents/ece448/IP/OV7670_capture} [current_project]
update_ip_catalog
open_bd_design {C:/Users/Chris/Documents/ece448/project_25/project_25/project_25.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets axi_vdma_0_M_AXIS_MM2S] [get_bd_intf_nets image_filter_1_video_out] [get_bd_cells image_filter_1]
set_property  ip_repo_paths  {c:/Users/Chris/Documents/ece448/IP/ov7670_controller c:/Users/Chris/Documents/ece448/IP/OV7670_capture} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/Chris/Documents/ece448/IP/ov7670_controller c:/Users/Chris/Documents/ece448/IP/OV7670_capture C:/Users/Chris/Documents/ece448/chris_hls_image_filter_2_9} [current_project]
update_ip_catalog
save_bd_design
