/*
  Register definitions for slave core: BPM Swap Channels Interface Registers

  * File           : wb_bpm_swap_regs.h
  * Author         : auto-generated by wbgen2 from wb_bpm_swap.wb
  * Created        : Thu Jul 20 14:33:08 2017
  * Standard       : ANSI C

    THIS FILE WAS GENERATED BY wbgen2 FROM SOURCE FILE wb_bpm_swap.wb
    DO NOT HAND-EDIT UNLESS IT'S ABSOLUTELY NECESSARY!

*/

#ifndef __WBGEN2_REGDEFS_WB_BPM_SWAP_WB
#define __WBGEN2_REGDEFS_WB_BPM_SWAP_WB

#include <inttypes.h>

#if defined( __GNUC__)
#define PACKED __attribute__ ((packed))
#else
#error "Unsupported compiler?"
#endif

#ifndef __WBGEN2_MACROS_DEFINED__
#define __WBGEN2_MACROS_DEFINED__
#define WBGEN2_GEN_MASK(offset, size) (((1<<(size))-1) << (offset))
#define WBGEN2_GEN_WRITE(value, offset, size) (((value) & ((1<<(size))-1)) << (offset))
#define WBGEN2_GEN_READ(reg, offset, size) (((reg) >> (offset)) & ((1<<(size))-1))
#define WBGEN2_SIGN_EXTEND(value, bits) (((value) & (1<<bits) ? ~((1<<(bits))-1): 0 ) | (value))
#endif


/* definitions for register: Control Signals */

/* definitions for field: Reset in reg: Control Signals */
#define BPM_SWAP_CTRL_RST                     WBGEN2_GEN_MASK(0, 1)

/* definitions for field: Mode Input in reg: Control Signals */
#define BPM_SWAP_CTRL_MODE_MASK               WBGEN2_GEN_MASK(1, 2)
#define BPM_SWAP_CTRL_MODE_SHIFT              1
#define BPM_SWAP_CTRL_MODE_W(value)           WBGEN2_GEN_WRITE(value, 1, 2)
#define BPM_SWAP_CTRL_MODE_R(reg)             WBGEN2_GEN_READ(reg, 1, 2)

/* definitions for field: Reserved in reg: Control Signals */
#define BPM_SWAP_CTRL_RESERVED_MASK           WBGEN2_GEN_MASK(3, 2)
#define BPM_SWAP_CTRL_RESERVED_SHIFT          3
#define BPM_SWAP_CTRL_RESERVED_W(value)       WBGEN2_GEN_WRITE(value, 3, 2)
#define BPM_SWAP_CTRL_RESERVED_R(reg)         WBGEN2_GEN_READ(reg, 3, 2)

/* definitions for field: Swap Divisor in reg: Control Signals */
#define BPM_SWAP_CTRL_SWAP_DIV_F_MASK         WBGEN2_GEN_MASK(8, 16)
#define BPM_SWAP_CTRL_SWAP_DIV_F_SHIFT        8
#define BPM_SWAP_CTRL_SWAP_DIV_F_W(value)     WBGEN2_GEN_WRITE(value, 8, 16)
#define BPM_SWAP_CTRL_SWAP_DIV_F_R(reg)       WBGEN2_GEN_READ(reg, 8, 16)

/* definitions for register: Delay */

/* definitions for field: Delay in reg: Delay */
#define BPM_SWAP_DLY_DESWAP_MASK              WBGEN2_GEN_MASK(0, 16)
#define BPM_SWAP_DLY_DESWAP_SHIFT             0
#define BPM_SWAP_DLY_DESWAP_W(value)          WBGEN2_GEN_WRITE(value, 0, 16)
#define BPM_SWAP_DLY_DESWAP_R(reg)            WBGEN2_GEN_READ(reg, 0, 16)

/* definitions for field: Reserved in reg: Delay */
#define BPM_SWAP_DLY_RESERVED_MASK            WBGEN2_GEN_MASK(16, 16)
#define BPM_SWAP_DLY_RESERVED_SHIFT           16
#define BPM_SWAP_DLY_RESERVED_W(value)        WBGEN2_GEN_WRITE(value, 16, 16)
#define BPM_SWAP_DLY_RESERVED_R(reg)          WBGEN2_GEN_READ(reg, 16, 16)
/* [0x0]: REG Control Signals */
#define BPM_SWAP_REG_CTRL 0x00000000
/* [0x4]: REG Delay */
#define BPM_SWAP_REG_DLY 0x00000004
#endif
