module grapher(
      CLOCK_50,                  // On Board 50 MHz
      VGA_CLK,                   // VGA Clock
      VGA_HS,                    // VGA H_SYNC
      VGA_VS,                    // VGA V_SYNC
      VGA_BLANK_N,                  // VGA BLANK
      VGA_SYNC_N,                // VGA SYNC
      VGA_R,                     // VGA Red[9:0]
      VGA_G,                     // VGA Green[9:0]
      VGA_B,                     // VGA Blue[9:0]
      KEY,
      SW,
		HEX0, 
		HEX1, 
		HEX2, 
		HEX3,
		HEX4, 
		HEX5
   );

   input CLOCK_50;               // 50 MHz
   input [9:0] SW;
   input [3:0] KEY;
   output         VGA_CLK;       // VGA Clock
   output         VGA_HS;        // VGA H_SYNC
   output         VGA_VS;        // VGA V_SYNC
   output         VGA_BLANK_N;   // VGA BLANK
   output         VGA_SYNC_N;    // VGA SYNC
   output   [9:0] VGA_R;         // VGA Red[9:0]
   output   [9:0] VGA_G;         // VGA Green[9:0]
   output   [9:0] VGA_B;         // VGA Blue[9:0]
	output   [6:0] HEX0;
	output   [6:0] HEX1;
	output   [6:0] HEX2;
	output   [6:0] HEX3;
	output   [6:0] HEX4;
	output   [6:0] HEX5;

   wire [2:0] colour;
   assign colour = SW[8:6];
   wire [2:0] DataColor;
  
   wire signed[11:0] c0, c1, c2, c3;
   reg [8:0] x_vga;
	reg plot_done;
	reg [4:0] state, next_state;
	wire training_done;
   wire [11:0] x;
   reg [11:0] y;
	wire  [8:0] x_val;
	wire  [7:0] y_val;
   reg [11:0] y_vga;
   wire overflow;
	reg plot;
	wire draw;
	
	localparam IDLE       = 5'd0,
				  plot_xy1   = 5'd1,
				  plot_xy1_w = 5'd2,
				  plot_xy2   = 5'd3,
				  plot_xy2_w = 5'd4,
				  plot_xy3   = 5'd5,
				  plot_xy3_w = 5'd6,
				  plot_xy4   = 5'd7,
				  plot_xy4_w = 5'd8,
				  plot_w     = 5'd9,
				  plot_do    = 5'd10;
	
	always@(posedge CLOCK_50)
	begin
		if(SW[9])
			state <= IDLE;
		else
			state <= next_state;
	end
				  
	always@(posedge CLOCK_50)
	begin
		case(state)
			IDLE: next_state = ~KEY[3] ? plot_w : IDLE;
			plot_xy1: next_state = draw ? plot_xy1 : plot_xy2;
			plot_xy2: next_state = draw ? plot_xy2 : plot_xy3;
			plot_xy3: next_state = draw ? plot_xy3 : plot_xy4;
			plot_xy4: next_state = draw ? plot_xy4 : plot_w;
			plot_w: next_state = training_done ? plot : plot_w;
			plot_do: next_state = plot_done ? plot_w : plot;
			default: next_state = IDLE;
		endcase
	end
	
	always@(posedge CLOCK_50)
	begin
		case(state)
			IDLE: begin
						plot<= 0;
						plot_done <= 1;
						x_vga <= 0;
					end
			plot_w: begin
						plot<= 0;
						plot_done <= 1;
						x_vga <= 0;
						end
			plot_do: begin
						plot<= 1;
						plot_done <= 0;
						x_vga <= x_vga + 9'd1;
					end
			plot_xy1: begin
							if(draw)begin
								plot <= 1;
								x_vga <= x_val;
								y <= y_val;
								end
							else
								plot <= 0;
						 end
			plot_xy2: begin
							if(draw)begin
								plot <= 1;
								x_vga <= x_val;
								y <= y_val;
								end
							else
								plot <= 0;
						 end
			plot_xy3: begin
							if(draw)begin
								plot <= 1;
								x_vga <= x_val;
								y <= y_val;
								end
							else
								plot <= 0;
						 end
			plot_xy4: begin
							if(draw)begin
								plot <= 1;
								x_vga <= x_val;
								y <= y_val;
								end
							else
								plot <= 0;
						 end
			endcase
	end
						
				  
	
polynomial_reg train(.SW(SW), .KEY(KEY), .CLOCK_50(CLOCK_50), .plot_done(plot_done), .param_out0(c0), 
						    .param_out1(c1), .param_out2(c2), .param_out3(c3), .HEX0(HEX0), 
							 .HEX1(HEX1), .HEX2(HEX2), .HEX3(HEX3), .x_val(x_val), .y_val(y_val),
							 .HEX4(HEX4), .HEX5(HEX5), .training_done(training_done));
  
//  always@(posedge CLOCK_50)
//  begin
//  if(training_done == 1)begin
//	plot <= 1;
//	plot_done <= 0;
//	end
//	else 
//		plot <= 0;
//  end
//  
//  
// // up counter
// always @(posedge CLOCK_50)
// begin
//    if(~plot | x_vga == 9'd319) begin
//	 plot_done <= 1;
//     x_vga <= 9'd0;
//    end
//    else begin
//     x_vga <= x_vga + 9'd1;  // Count up from 319
//    end
// end
 
// always@(posedge CLOCK_50)
// begin
//	if(training_done == 1)
//	begin
//		plot<= 1;
//		plot_done <= 0;
//		x_vga <= x_vga + 9'd1;
//	end
//	else if((training_done == 1)&&( x_vga == 9'd319))
//	begin
//		plot<= 0;
//		plot_done <= 1;
//		x_vga <= 0;
//	end
//end
 
 // Subtract 160 from the counter to convert VGA-adapter coordinates into the x-value we're calculating
 subtract subtract1(.dataa({3'b0, x_vga}), .datab(12'd160), .clock(CLOCK_50), .overflow(overflow), .result(x));
 
// compute comp(.x(x),
//            .param_in0(c0),
//            .param_in1(c1),
//            .param_in2(c2),
//            .param_in3(c3),
//            .reset(~SW[9]),
//            .clock(CLOCK_50),
//            .out(y));
//	

 reg [11:0] y_max;
 always@(posedge CLOCK_50)
 begin
   if(y_max < y) begin
      y_max <= y;
   end
	end
 
 always@(posedge CLOCK_50)
 begin
	if(y > 12'd120)	
		y_vga <= 12'd0;
	else if(y[11] == 1'b1)	
		y_vga <= 12'd120;
	else
    y_vga <= ~((y - 12'd240) - 12'b000000000001);
 end
   
   reg [7:0] y_new;
	always@(posedge CLOCK_50)
	begin
		y_new = y_vga[7:0];
	end
	
   vga_adapter VGA(
			.resetn(~SW[9]),
			.clock(CLOCK_50),			
			.colour(SW[9:7]),
			.x(x_vga),
			.y(y_new),
			.plot(plot),
			.VGA_R(VGA_R),
			.VGA_G(VGA_G),
			.VGA_B(VGA_B),
			.VGA_HS(VGA_HS),
			.VGA_VS(VGA_VS),
			.VGA_BLANK(VGA_BLANK_N),
			.VGA_SYNC(VGA_SYNC_N),
			.VGA_CLK(VGA_CLK));
		defparam VGA.RESOLUTION = "320x240";
		defparam VGA.MONOCHROME = "FALSE";
		defparam VGA.BITS_PER_COLOUR_CHANNEL = 1;
		defparam VGA.BACKGROUND_IMAGE = "display.mif";
        
  
endmodule
