{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1702965673287 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1702965673287 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 19 11:01:13 2023 " "Processing started: Tue Dec 19 11:01:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1702965673287 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1702965673287 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips -c mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1702965673287 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1702965673703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myfetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file myfetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myfetch-behv " "Found design unit 1: myfetch-behv" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702965674174 ""} { "Info" "ISGN_ENTITY_NAME" "1 myfetch " "Found entity 1: myfetch" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702965674174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702965674174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mycomponents.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mycomponents.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myComponents " "Found design unit 1: myComponents" {  } { { "myComponents.vhd" "" { Text "E:/COALABFILES/LAB12/myComponents.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702965674174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702965674174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mydecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mydecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mydecoder-behv " "Found design unit 1: mydecoder-behv" {  } { { "mydecoder.vhd" "" { Text "E:/COALABFILES/LAB12/mydecoder.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702965674189 ""} { "Info" "ISGN_ENTITY_NAME" "1 mydecoder " "Found entity 1: mydecoder" {  } { { "mydecoder.vhd" "" { Text "E:/COALABFILES/LAB12/mydecoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702965674189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702965674189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mycontrolunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mycontrolunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myControlUnit-behv " "Found design unit 1: myControlUnit-behv" {  } { { "myControlUnit.vhd" "" { Text "E:/COALABFILES/LAB12/myControlUnit.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702965674189 ""} { "Info" "ISGN_ENTITY_NAME" "1 myControlUnit " "Found entity 1: myControlUnit" {  } { { "myControlUnit.vhd" "" { Text "E:/COALABFILES/LAB12/myControlUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702965674189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702965674189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mydatamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mydatamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myDataMemory-behv " "Found design unit 1: myDataMemory-behv" {  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702965674189 ""} { "Info" "ISGN_ENTITY_NAME" "1 myDataMemory " "Found entity 1: myDataMemory" {  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702965674189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702965674189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myexecution.vhd 2 1 " "Found 2 design units, including 1 entities, in source file myexecution.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myexecution-behv " "Found design unit 1: myexecution-behv" {  } { { "myexecution.vhd" "" { Text "E:/COALABFILES/LAB12/myexecution.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702965674189 ""} { "Info" "ISGN_ENTITY_NAME" "1 myexecution " "Found entity 1: myexecution" {  } { { "myexecution.vhd" "" { Text "E:/COALABFILES/LAB12/myexecution.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702965674189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702965674189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips-behv " "Found design unit 1: mips-behv" {  } { { "mips.vhd" "" { Text "E:/COALABFILES/LAB12/mips.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702965674189 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.vhd" "" { Text "E:/COALABFILES/LAB12/mips.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702965674189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702965674189 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips " "Elaborating entity \"mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1702965674220 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "register_rd mips.vhd(37) " "Verilog HDL or VHDL warning at mips.vhd(37): object \"register_rd\" assigned a value but never read" {  } { { "mips.vhd" "" { Text "E:/COALABFILES/LAB12/mips.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1702965674236 "|mips"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myfetch myfetch:U1 " "Elaborating entity \"myfetch\" for hierarchy \"myfetch:U1\"" {  } { { "mips.vhd" "U1" { Text "E:/COALABFILES/LAB12/mips.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702965674236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myControlUnit myControlUnit:U2 " "Elaborating entity \"myControlUnit\" for hierarchy \"myControlUnit:U2\"" {  } { { "mips.vhd" "U2" { Text "E:/COALABFILES/LAB12/mips.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702965674252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mydecoder mydecoder:U3 " "Elaborating entity \"mydecoder\" for hierarchy \"mydecoder:U3\"" {  } { { "mips.vhd" "U3" { Text "E:/COALABFILES/LAB12/mips.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702965674252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myexecution myexecution:U4 " "Elaborating entity \"myexecution\" for hierarchy \"myexecution:U4\"" {  } { { "mips.vhd" "U4" { Text "E:/COALABFILES/LAB12/mips.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702965674274 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALUSrc myexecution.vhd(32) " "VHDL Process Statement warning at myexecution.vhd(32): signal \"ALUSrc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "myexecution.vhd" "" { Text "E:/COALABFILES/LAB12/myexecution.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1702965674274 "|mips|myexecution:U4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALUOp myexecution.vhd(39) " "VHDL Process Statement warning at myexecution.vhd(39): signal \"ALUOp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "myexecution.vhd" "" { Text "E:/COALABFILES/LAB12/myexecution.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1702965674274 "|mips|myexecution:U4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC4 myexecution.vhd(82) " "VHDL Process Statement warning at myexecution.vhd(82): signal \"PC4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "myexecution.vhd" "" { Text "E:/COALABFILES/LAB12/myexecution.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1702965674274 "|mips|myexecution:U4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "beq_control myexecution.vhd(83) " "VHDL Process Statement warning at myexecution.vhd(83): signal \"beq_control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "myexecution.vhd" "" { Text "E:/COALABFILES/LAB12/myexecution.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1702965674274 "|mips|myexecution:U4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero myexecution.vhd(26) " "VHDL Process Statement warning at myexecution.vhd(26): inferring latch(es) for signal or variable \"zero\", which holds its previous value in one or more paths through the process" {  } { { "myexecution.vhd" "" { Text "E:/COALABFILES/LAB12/myexecution.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1702965674274 "|mips|myexecution:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero myexecution.vhd(26) " "Inferred latch for \"zero\" at myexecution.vhd(26)" {  } { { "myexecution.vhd" "" { Text "E:/COALABFILES/LAB12/myexecution.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702965674274 "|mips|myexecution:U4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myDataMemory myDataMemory:U5 " "Elaborating entity \"myDataMemory\" for hierarchy \"myDataMemory:U5\"" {  } { { "mips.vhd" "U5" { Text "E:/COALABFILES/LAB12/mips.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702965674274 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address myDataMemory.vhd(32) " "VHDL Process Statement warning at myDataMemory.vhd(32): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1702965674274 "|mips|myDataMemory:U5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_data myDataMemory.vhd(34) " "VHDL Process Statement warning at myDataMemory.vhd(34): signal \"write_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1702965674274 "|mips|myDataMemory:U5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "read_Data myDataMemory.vhd(18) " "VHDL Process Statement warning at myDataMemory.vhd(18): inferring latch(es) for signal or variable \"read_Data\", which holds its previous value in one or more paths through the process" {  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1702965674274 "|mips|myDataMemory:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_Data\[0\] myDataMemory.vhd(18) " "Inferred latch for \"read_Data\[0\]\" at myDataMemory.vhd(18)" {  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702965674274 "|mips|myDataMemory:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_Data\[1\] myDataMemory.vhd(18) " "Inferred latch for \"read_Data\[1\]\" at myDataMemory.vhd(18)" {  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702965674274 "|mips|myDataMemory:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_Data\[2\] myDataMemory.vhd(18) " "Inferred latch for \"read_Data\[2\]\" at myDataMemory.vhd(18)" {  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702965674274 "|mips|myDataMemory:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_Data\[3\] myDataMemory.vhd(18) " "Inferred latch for \"read_Data\[3\]\" at myDataMemory.vhd(18)" {  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702965674274 "|mips|myDataMemory:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_Data\[4\] myDataMemory.vhd(18) " "Inferred latch for \"read_Data\[4\]\" at myDataMemory.vhd(18)" {  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702965674274 "|mips|myDataMemory:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_Data\[5\] myDataMemory.vhd(18) " "Inferred latch for \"read_Data\[5\]\" at myDataMemory.vhd(18)" {  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702965674274 "|mips|myDataMemory:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_Data\[6\] myDataMemory.vhd(18) " "Inferred latch for \"read_Data\[6\]\" at myDataMemory.vhd(18)" {  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702965674274 "|mips|myDataMemory:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_Data\[7\] myDataMemory.vhd(18) " "Inferred latch for \"read_Data\[7\]\" at myDataMemory.vhd(18)" {  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702965674274 "|mips|myDataMemory:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_Data\[8\] myDataMemory.vhd(18) " "Inferred latch for \"read_Data\[8\]\" at myDataMemory.vhd(18)" {  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702965674274 "|mips|myDataMemory:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_Data\[9\] myDataMemory.vhd(18) " "Inferred latch for \"read_Data\[9\]\" at myDataMemory.vhd(18)" {  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702965674274 "|mips|myDataMemory:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_Data\[10\] myDataMemory.vhd(18) " "Inferred latch for \"read_Data\[10\]\" at myDataMemory.vhd(18)" {  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702965674274 "|mips|myDataMemory:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_Data\[11\] myDataMemory.vhd(18) " "Inferred latch for \"read_Data\[11\]\" at myDataMemory.vhd(18)" {  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702965674274 "|mips|myDataMemory:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_Data\[12\] myDataMemory.vhd(18) " "Inferred latch for \"read_Data\[12\]\" at myDataMemory.vhd(18)" {  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702965674274 "|mips|myDataMemory:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_Data\[13\] myDataMemory.vhd(18) " "Inferred latch for \"read_Data\[13\]\" at myDataMemory.vhd(18)" {  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702965674274 "|mips|myDataMemory:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_Data\[14\] myDataMemory.vhd(18) " "Inferred latch for \"read_Data\[14\]\" at myDataMemory.vhd(18)" {  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702965674274 "|mips|myDataMemory:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_Data\[15\] myDataMemory.vhd(18) " "Inferred latch for \"read_Data\[15\]\" at myDataMemory.vhd(18)" {  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702965674274 "|mips|myDataMemory:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_Data\[16\] myDataMemory.vhd(18) " "Inferred latch for \"read_Data\[16\]\" at myDataMemory.vhd(18)" {  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702965674274 "|mips|myDataMemory:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_Data\[17\] myDataMemory.vhd(18) " "Inferred latch for \"read_Data\[17\]\" at myDataMemory.vhd(18)" {  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702965674274 "|mips|myDataMemory:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_Data\[18\] myDataMemory.vhd(18) " "Inferred latch for \"read_Data\[18\]\" at myDataMemory.vhd(18)" {  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702965674289 "|mips|myDataMemory:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_Data\[19\] myDataMemory.vhd(18) " "Inferred latch for \"read_Data\[19\]\" at myDataMemory.vhd(18)" {  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702965674289 "|mips|myDataMemory:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_Data\[20\] myDataMemory.vhd(18) " "Inferred latch for \"read_Data\[20\]\" at myDataMemory.vhd(18)" {  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702965674289 "|mips|myDataMemory:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_Data\[21\] myDataMemory.vhd(18) " "Inferred latch for \"read_Data\[21\]\" at myDataMemory.vhd(18)" {  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702965674289 "|mips|myDataMemory:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_Data\[22\] myDataMemory.vhd(18) " "Inferred latch for \"read_Data\[22\]\" at myDataMemory.vhd(18)" {  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702965674289 "|mips|myDataMemory:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_Data\[23\] myDataMemory.vhd(18) " "Inferred latch for \"read_Data\[23\]\" at myDataMemory.vhd(18)" {  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702965674289 "|mips|myDataMemory:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_Data\[24\] myDataMemory.vhd(18) " "Inferred latch for \"read_Data\[24\]\" at myDataMemory.vhd(18)" {  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702965674289 "|mips|myDataMemory:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_Data\[25\] myDataMemory.vhd(18) " "Inferred latch for \"read_Data\[25\]\" at myDataMemory.vhd(18)" {  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702965674289 "|mips|myDataMemory:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_Data\[26\] myDataMemory.vhd(18) " "Inferred latch for \"read_Data\[26\]\" at myDataMemory.vhd(18)" {  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702965674289 "|mips|myDataMemory:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_Data\[27\] myDataMemory.vhd(18) " "Inferred latch for \"read_Data\[27\]\" at myDataMemory.vhd(18)" {  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702965674289 "|mips|myDataMemory:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_Data\[28\] myDataMemory.vhd(18) " "Inferred latch for \"read_Data\[28\]\" at myDataMemory.vhd(18)" {  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702965674289 "|mips|myDataMemory:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_Data\[29\] myDataMemory.vhd(18) " "Inferred latch for \"read_Data\[29\]\" at myDataMemory.vhd(18)" {  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702965674289 "|mips|myDataMemory:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_Data\[30\] myDataMemory.vhd(18) " "Inferred latch for \"read_Data\[30\]\" at myDataMemory.vhd(18)" {  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702965674289 "|mips|myDataMemory:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_Data\[31\] myDataMemory.vhd(18) " "Inferred latch for \"read_Data\[31\]\" at myDataMemory.vhd(18)" {  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702965674289 "|mips|myDataMemory:U5"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "myfetch:U1\|mem " "RAM logic \"myfetch:U1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "myfetch.vhd" "mem" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 24 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1702965674839 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1702965674839 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "3 8 0 1 1 " "3 out of 8 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "5 7 " "Addresses ranging from 5 to 7 are not initialized" {  } { { "E:/COALABFILES/LAB12/db/mips.ram0_myfetch_f7733749.hdl.mif" "" { Text "E:/COALABFILES/LAB12/db/mips.ram0_myfetch_f7733749.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1702965674839 ""}  } { { "E:/COALABFILES/LAB12/db/mips.ram0_myfetch_f7733749.hdl.mif" "" { Text "E:/COALABFILES/LAB12/db/mips.ram0_myfetch_f7733749.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1702965674839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~160 " "Latch myDataMemory:U5\|data_mem~160 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675612 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~224 " "Latch myDataMemory:U5\|data_mem~224 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675612 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~128 " "Latch myDataMemory:U5\|data_mem~128 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675612 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~192 " "Latch myDataMemory:U5\|data_mem~192 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~161 " "Latch myDataMemory:U5\|data_mem~161 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~225 " "Latch myDataMemory:U5\|data_mem~225 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~129 " "Latch myDataMemory:U5\|data_mem~129 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~193 " "Latch myDataMemory:U5\|data_mem~193 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~162 " "Latch myDataMemory:U5\|data_mem~162 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~226 " "Latch myDataMemory:U5\|data_mem~226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~130 " "Latch myDataMemory:U5\|data_mem~130 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~194 " "Latch myDataMemory:U5\|data_mem~194 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~163 " "Latch myDataMemory:U5\|data_mem~163 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~227 " "Latch myDataMemory:U5\|data_mem~227 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~131 " "Latch myDataMemory:U5\|data_mem~131 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~195 " "Latch myDataMemory:U5\|data_mem~195 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~164 " "Latch myDataMemory:U5\|data_mem~164 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~228 " "Latch myDataMemory:U5\|data_mem~228 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~132 " "Latch myDataMemory:U5\|data_mem~132 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~196 " "Latch myDataMemory:U5\|data_mem~196 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~165 " "Latch myDataMemory:U5\|data_mem~165 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~229 " "Latch myDataMemory:U5\|data_mem~229 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~133 " "Latch myDataMemory:U5\|data_mem~133 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~197 " "Latch myDataMemory:U5\|data_mem~197 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~166 " "Latch myDataMemory:U5\|data_mem~166 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~230 " "Latch myDataMemory:U5\|data_mem~230 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~134 " "Latch myDataMemory:U5\|data_mem~134 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~198 " "Latch myDataMemory:U5\|data_mem~198 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~167 " "Latch myDataMemory:U5\|data_mem~167 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~231 " "Latch myDataMemory:U5\|data_mem~231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~135 " "Latch myDataMemory:U5\|data_mem~135 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~199 " "Latch myDataMemory:U5\|data_mem~199 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~168 " "Latch myDataMemory:U5\|data_mem~168 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~232 " "Latch myDataMemory:U5\|data_mem~232 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~136 " "Latch myDataMemory:U5\|data_mem~136 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~200 " "Latch myDataMemory:U5\|data_mem~200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~169 " "Latch myDataMemory:U5\|data_mem~169 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~233 " "Latch myDataMemory:U5\|data_mem~233 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~137 " "Latch myDataMemory:U5\|data_mem~137 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~201 " "Latch myDataMemory:U5\|data_mem~201 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~170 " "Latch myDataMemory:U5\|data_mem~170 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~234 " "Latch myDataMemory:U5\|data_mem~234 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~138 " "Latch myDataMemory:U5\|data_mem~138 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~202 " "Latch myDataMemory:U5\|data_mem~202 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~171 " "Latch myDataMemory:U5\|data_mem~171 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~235 " "Latch myDataMemory:U5\|data_mem~235 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~139 " "Latch myDataMemory:U5\|data_mem~139 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~203 " "Latch myDataMemory:U5\|data_mem~203 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~172 " "Latch myDataMemory:U5\|data_mem~172 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~236 " "Latch myDataMemory:U5\|data_mem~236 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675614 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~140 " "Latch myDataMemory:U5\|data_mem~140 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675622 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~204 " "Latch myDataMemory:U5\|data_mem~204 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675622 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~173 " "Latch myDataMemory:U5\|data_mem~173 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675622 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~237 " "Latch myDataMemory:U5\|data_mem~237 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675622 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~141 " "Latch myDataMemory:U5\|data_mem~141 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675622 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~205 " "Latch myDataMemory:U5\|data_mem~205 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675622 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~174 " "Latch myDataMemory:U5\|data_mem~174 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675622 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~238 " "Latch myDataMemory:U5\|data_mem~238 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675622 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~142 " "Latch myDataMemory:U5\|data_mem~142 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675622 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~206 " "Latch myDataMemory:U5\|data_mem~206 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675622 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~175 " "Latch myDataMemory:U5\|data_mem~175 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675622 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~239 " "Latch myDataMemory:U5\|data_mem~239 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~143 " "Latch myDataMemory:U5\|data_mem~143 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~207 " "Latch myDataMemory:U5\|data_mem~207 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~176 " "Latch myDataMemory:U5\|data_mem~176 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~240 " "Latch myDataMemory:U5\|data_mem~240 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~144 " "Latch myDataMemory:U5\|data_mem~144 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~208 " "Latch myDataMemory:U5\|data_mem~208 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~177 " "Latch myDataMemory:U5\|data_mem~177 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~241 " "Latch myDataMemory:U5\|data_mem~241 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~145 " "Latch myDataMemory:U5\|data_mem~145 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~209 " "Latch myDataMemory:U5\|data_mem~209 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~178 " "Latch myDataMemory:U5\|data_mem~178 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~242 " "Latch myDataMemory:U5\|data_mem~242 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~146 " "Latch myDataMemory:U5\|data_mem~146 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~210 " "Latch myDataMemory:U5\|data_mem~210 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~179 " "Latch myDataMemory:U5\|data_mem~179 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~243 " "Latch myDataMemory:U5\|data_mem~243 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~147 " "Latch myDataMemory:U5\|data_mem~147 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~211 " "Latch myDataMemory:U5\|data_mem~211 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~180 " "Latch myDataMemory:U5\|data_mem~180 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~244 " "Latch myDataMemory:U5\|data_mem~244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~148 " "Latch myDataMemory:U5\|data_mem~148 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~212 " "Latch myDataMemory:U5\|data_mem~212 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~181 " "Latch myDataMemory:U5\|data_mem~181 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~245 " "Latch myDataMemory:U5\|data_mem~245 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~149 " "Latch myDataMemory:U5\|data_mem~149 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~213 " "Latch myDataMemory:U5\|data_mem~213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~182 " "Latch myDataMemory:U5\|data_mem~182 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~246 " "Latch myDataMemory:U5\|data_mem~246 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~150 " "Latch myDataMemory:U5\|data_mem~150 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~214 " "Latch myDataMemory:U5\|data_mem~214 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~183 " "Latch myDataMemory:U5\|data_mem~183 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~247 " "Latch myDataMemory:U5\|data_mem~247 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~151 " "Latch myDataMemory:U5\|data_mem~151 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~215 " "Latch myDataMemory:U5\|data_mem~215 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~184 " "Latch myDataMemory:U5\|data_mem~184 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~248 " "Latch myDataMemory:U5\|data_mem~248 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~152 " "Latch myDataMemory:U5\|data_mem~152 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~216 " "Latch myDataMemory:U5\|data_mem~216 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~185 " "Latch myDataMemory:U5\|data_mem~185 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~249 " "Latch myDataMemory:U5\|data_mem~249 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~153 " "Latch myDataMemory:U5\|data_mem~153 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~217 " "Latch myDataMemory:U5\|data_mem~217 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~186 " "Latch myDataMemory:U5\|data_mem~186 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~250 " "Latch myDataMemory:U5\|data_mem~250 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~154 " "Latch myDataMemory:U5\|data_mem~154 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~218 " "Latch myDataMemory:U5\|data_mem~218 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~187 " "Latch myDataMemory:U5\|data_mem~187 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675625 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~251 " "Latch myDataMemory:U5\|data_mem~251 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675633 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~155 " "Latch myDataMemory:U5\|data_mem~155 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675633 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~219 " "Latch myDataMemory:U5\|data_mem~219 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675633 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~188 " "Latch myDataMemory:U5\|data_mem~188 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675633 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~252 " "Latch myDataMemory:U5\|data_mem~252 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675633 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~156 " "Latch myDataMemory:U5\|data_mem~156 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675633 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~220 " "Latch myDataMemory:U5\|data_mem~220 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675633 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~189 " "Latch myDataMemory:U5\|data_mem~189 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675633 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~253 " "Latch myDataMemory:U5\|data_mem~253 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675633 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~157 " "Latch myDataMemory:U5\|data_mem~157 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675633 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~221 " "Latch myDataMemory:U5\|data_mem~221 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675633 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~190 " "Latch myDataMemory:U5\|data_mem~190 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675633 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~254 " "Latch myDataMemory:U5\|data_mem~254 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~158 " "Latch myDataMemory:U5\|data_mem~158 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~222 " "Latch myDataMemory:U5\|data_mem~222 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~191 " "Latch myDataMemory:U5\|data_mem~191 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~255 " "Latch myDataMemory:U5\|data_mem~255 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~159 " "Latch myDataMemory:U5\|data_mem~159 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~223 " "Latch myDataMemory:U5\|data_mem~223 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~32 " "Latch myDataMemory:U5\|data_mem~32 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~96 " "Latch myDataMemory:U5\|data_mem~96 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~0 " "Latch myDataMemory:U5\|data_mem~0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~64 " "Latch myDataMemory:U5\|data_mem~64 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~33 " "Latch myDataMemory:U5\|data_mem~33 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~97 " "Latch myDataMemory:U5\|data_mem~97 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~1 " "Latch myDataMemory:U5\|data_mem~1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~65 " "Latch myDataMemory:U5\|data_mem~65 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~34 " "Latch myDataMemory:U5\|data_mem~34 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~98 " "Latch myDataMemory:U5\|data_mem~98 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~2 " "Latch myDataMemory:U5\|data_mem~2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~66 " "Latch myDataMemory:U5\|data_mem~66 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~35 " "Latch myDataMemory:U5\|data_mem~35 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~99 " "Latch myDataMemory:U5\|data_mem~99 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~3 " "Latch myDataMemory:U5\|data_mem~3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~67 " "Latch myDataMemory:U5\|data_mem~67 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~36 " "Latch myDataMemory:U5\|data_mem~36 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~100 " "Latch myDataMemory:U5\|data_mem~100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~4 " "Latch myDataMemory:U5\|data_mem~4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~68 " "Latch myDataMemory:U5\|data_mem~68 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~37 " "Latch myDataMemory:U5\|data_mem~37 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~101 " "Latch myDataMemory:U5\|data_mem~101 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~5 " "Latch myDataMemory:U5\|data_mem~5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~69 " "Latch myDataMemory:U5\|data_mem~69 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~38 " "Latch myDataMemory:U5\|data_mem~38 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~102 " "Latch myDataMemory:U5\|data_mem~102 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~6 " "Latch myDataMemory:U5\|data_mem~6 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~70 " "Latch myDataMemory:U5\|data_mem~70 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~39 " "Latch myDataMemory:U5\|data_mem~39 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~103 " "Latch myDataMemory:U5\|data_mem~103 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~7 " "Latch myDataMemory:U5\|data_mem~7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~71 " "Latch myDataMemory:U5\|data_mem~71 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~40 " "Latch myDataMemory:U5\|data_mem~40 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~104 " "Latch myDataMemory:U5\|data_mem~104 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~8 " "Latch myDataMemory:U5\|data_mem~8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~72 " "Latch myDataMemory:U5\|data_mem~72 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~41 " "Latch myDataMemory:U5\|data_mem~41 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~105 " "Latch myDataMemory:U5\|data_mem~105 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~9 " "Latch myDataMemory:U5\|data_mem~9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~73 " "Latch myDataMemory:U5\|data_mem~73 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~42 " "Latch myDataMemory:U5\|data_mem~42 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~106 " "Latch myDataMemory:U5\|data_mem~106 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675635 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~10 " "Latch myDataMemory:U5\|data_mem~10 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675643 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~74 " "Latch myDataMemory:U5\|data_mem~74 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675643 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~43 " "Latch myDataMemory:U5\|data_mem~43 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675643 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~107 " "Latch myDataMemory:U5\|data_mem~107 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675643 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~11 " "Latch myDataMemory:U5\|data_mem~11 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675643 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~75 " "Latch myDataMemory:U5\|data_mem~75 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675643 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~44 " "Latch myDataMemory:U5\|data_mem~44 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675643 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~108 " "Latch myDataMemory:U5\|data_mem~108 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675643 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~12 " "Latch myDataMemory:U5\|data_mem~12 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675643 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~76 " "Latch myDataMemory:U5\|data_mem~76 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675643 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~45 " "Latch myDataMemory:U5\|data_mem~45 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675643 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~109 " "Latch myDataMemory:U5\|data_mem~109 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~13 " "Latch myDataMemory:U5\|data_mem~13 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~77 " "Latch myDataMemory:U5\|data_mem~77 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~46 " "Latch myDataMemory:U5\|data_mem~46 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~110 " "Latch myDataMemory:U5\|data_mem~110 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~14 " "Latch myDataMemory:U5\|data_mem~14 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~78 " "Latch myDataMemory:U5\|data_mem~78 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~47 " "Latch myDataMemory:U5\|data_mem~47 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~111 " "Latch myDataMemory:U5\|data_mem~111 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~15 " "Latch myDataMemory:U5\|data_mem~15 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~79 " "Latch myDataMemory:U5\|data_mem~79 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~48 " "Latch myDataMemory:U5\|data_mem~48 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~112 " "Latch myDataMemory:U5\|data_mem~112 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~16 " "Latch myDataMemory:U5\|data_mem~16 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~80 " "Latch myDataMemory:U5\|data_mem~80 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~49 " "Latch myDataMemory:U5\|data_mem~49 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~113 " "Latch myDataMemory:U5\|data_mem~113 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~17 " "Latch myDataMemory:U5\|data_mem~17 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~81 " "Latch myDataMemory:U5\|data_mem~81 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~50 " "Latch myDataMemory:U5\|data_mem~50 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~114 " "Latch myDataMemory:U5\|data_mem~114 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~18 " "Latch myDataMemory:U5\|data_mem~18 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~82 " "Latch myDataMemory:U5\|data_mem~82 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~51 " "Latch myDataMemory:U5\|data_mem~51 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~115 " "Latch myDataMemory:U5\|data_mem~115 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~19 " "Latch myDataMemory:U5\|data_mem~19 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~83 " "Latch myDataMemory:U5\|data_mem~83 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~52 " "Latch myDataMemory:U5\|data_mem~52 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~116 " "Latch myDataMemory:U5\|data_mem~116 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~20 " "Latch myDataMemory:U5\|data_mem~20 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~84 " "Latch myDataMemory:U5\|data_mem~84 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~53 " "Latch myDataMemory:U5\|data_mem~53 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~117 " "Latch myDataMemory:U5\|data_mem~117 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~21 " "Latch myDataMemory:U5\|data_mem~21 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~85 " "Latch myDataMemory:U5\|data_mem~85 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~54 " "Latch myDataMemory:U5\|data_mem~54 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~118 " "Latch myDataMemory:U5\|data_mem~118 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~22 " "Latch myDataMemory:U5\|data_mem~22 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~86 " "Latch myDataMemory:U5\|data_mem~86 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~55 " "Latch myDataMemory:U5\|data_mem~55 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~119 " "Latch myDataMemory:U5\|data_mem~119 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~23 " "Latch myDataMemory:U5\|data_mem~23 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~87 " "Latch myDataMemory:U5\|data_mem~87 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~56 " "Latch myDataMemory:U5\|data_mem~56 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~120 " "Latch myDataMemory:U5\|data_mem~120 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~24 " "Latch myDataMemory:U5\|data_mem~24 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~88 " "Latch myDataMemory:U5\|data_mem~88 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~57 " "Latch myDataMemory:U5\|data_mem~57 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675645 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~121 " "Latch myDataMemory:U5\|data_mem~121 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675653 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~25 " "Latch myDataMemory:U5\|data_mem~25 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675653 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~89 " "Latch myDataMemory:U5\|data_mem~89 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675653 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~58 " "Latch myDataMemory:U5\|data_mem~58 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675653 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~122 " "Latch myDataMemory:U5\|data_mem~122 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675653 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~26 " "Latch myDataMemory:U5\|data_mem~26 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675653 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~90 " "Latch myDataMemory:U5\|data_mem~90 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675653 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~59 " "Latch myDataMemory:U5\|data_mem~59 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675653 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~123 " "Latch myDataMemory:U5\|data_mem~123 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675653 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~27 " "Latch myDataMemory:U5\|data_mem~27 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675653 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~91 " "Latch myDataMemory:U5\|data_mem~91 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675653 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~60 " "Latch myDataMemory:U5\|data_mem~60 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675653 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~124 " "Latch myDataMemory:U5\|data_mem~124 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675653 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~28 " "Latch myDataMemory:U5\|data_mem~28 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675655 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~92 " "Latch myDataMemory:U5\|data_mem~92 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675655 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~61 " "Latch myDataMemory:U5\|data_mem~61 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675655 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~125 " "Latch myDataMemory:U5\|data_mem~125 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675655 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~29 " "Latch myDataMemory:U5\|data_mem~29 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675655 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~93 " "Latch myDataMemory:U5\|data_mem~93 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675655 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~62 " "Latch myDataMemory:U5\|data_mem~62 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675655 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~126 " "Latch myDataMemory:U5\|data_mem~126 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675655 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~30 " "Latch myDataMemory:U5\|data_mem~30 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675655 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~94 " "Latch myDataMemory:U5\|data_mem~94 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675655 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~63 " "Latch myDataMemory:U5\|data_mem~63 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675655 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~127 " "Latch myDataMemory:U5\|data_mem~127 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675655 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~31 " "Latch myDataMemory:U5\|data_mem~31 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675655 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myDataMemory:U5\|data_mem~95 " "Latch myDataMemory:U5\|data_mem~95 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myfetch:U1\|instruction\[18\] " "Ports D and ENA on the latch are fed by the same signal myfetch:U1\|instruction\[18\]" {  } { { "myfetch.vhd" "" { Text "E:/COALABFILES/LAB12/myfetch.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702965675655 ""}  } { { "myDataMemory.vhd" "" { Text "E:/COALABFILES/LAB12/myDataMemory.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702965675655 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1702965676605 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "805 " "805 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1702965676942 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1702965677158 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702965677158 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1136 " "Implemented 1136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1702965677328 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1702965677328 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1098 " "Implemented 1098 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1702965677328 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1702965677328 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 524 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 524 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1702965677359 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 19 11:01:17 2023 " "Processing ended: Tue Dec 19 11:01:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1702965677359 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1702965677359 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1702965677359 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1702965677359 ""}
