#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Aug  1 16:27:58 2020
# Process ID: 5740
# Current directory: C:/Vivado documents/SEA_exp/lights
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7780 C:\Vivado documents\SEA_exp\lights\lights.xpr
# Log file: C:/Vivado documents/SEA_exp/lights/vivado.log
# Journal file: C:/Vivado documents/SEA_exp/lights\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Vivado documents/SEA_exp/lights/lights.xpr}
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {{c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/Camera-IP} {c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/Frequency-Divider-IP} {c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/IIC-IP} {c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/LED-IP} c:/Users/萌萌哒周小行/Desktop/Camera_Demo/Camera_Demo/IP_Core/CSI2DPHY_RX_1.0_IP C:/Users/萌萌哒周小行/Desktop/Camera_Demo/Camera_Demo/IP_Core/CSI2AXIS_1.0_IP} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {{c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/Camera-IP} {c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/Frequency-Divider-IP} {c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/IIC-IP} {c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/LED-IP} c:/Users/萌萌哒周小行/Desktop/Camera_Demo/Camera_Demo/IP_Core/CSI2DPHY_RX_1.0_IP} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {{c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/Camera-IP} {c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/Frequency-Divider-IP} {c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/IIC-IP} {c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/LED-IP} c:/Users/萌萌哒周小行/Desktop/Camera_Demo/Camera_Demo/IP_Core/CSI2DPHY_RX_1.0_IP C:/Users/萌萌哒周小行/Desktop/Camera_Demo/Camera_Demo/IP_Core/CSI2AXIS_1.0_IP} [current_project]
update_ip_catalog
update_ip_catalog -rebuild -repo_path c:/Users/萌萌哒周小行/Desktop/Camera_Demo/Camera_Demo/IP_Core/CSI2AXIS_1.0_IP
create_ip -name csi_to_axis -vendor trenz.biz -library user -version 1.0 -module_name csi_to_axis_0 -dir {c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip}
set_property -dict [list CONFIG.C_TIMEOUT {255}] [get_ips csi_to_axis_0]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
set_property  ip_repo_paths  {{c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/Camera-IP} {c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/Frequency-Divider-IP} {c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/IIC-IP} {c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/LED-IP} c:/Users/萌萌哒周小行/Desktop/Camera_Demo/Camera_Demo/IP_Core/CSI2DPHY_RX_1.0_IP c:/Users/萌萌哒周小行/Desktop/Camera_Demo/Camera_Demo/IP_Core/CSI2AXIS_1.0_IP C:/Users/萌萌哒周小行/Desktop/Camera_Demo/Camera_Demo/IP_Core/RGB2DVI_IP} [current_project]
update_ip_catalog
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name AXIS_Data_RAM -dir {c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {AXIS_Data_RAM} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Depth_A {800} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips AXIS_Data_RAM]
generate_target {instantiation_template} [get_files {{c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip/AXIS_Data_RAM_1/AXIS_Data_RAM.xci}}]
update_compile_order -fileset sources_1
generate_target all [get_files  {{c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip/AXIS_Data_RAM_1/AXIS_Data_RAM.xci}}]
catch { config_ip_cache -export [get_ips -all AXIS_Data_RAM] }
export_ip_user_files -of_objects [get_files {{c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip/AXIS_Data_RAM_1/AXIS_Data_RAM.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip/AXIS_Data_RAM_1/AXIS_Data_RAM.xci}}]
launch_runs -jobs 8 AXIS_Data_RAM_synth_1
export_simulation -of_objects [get_files {{c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip/AXIS_Data_RAM_1/AXIS_Data_RAM.xci}}] -directory {C:/Vivado documents/SEA_exp/lights/lights.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Vivado documents/SEA_exp/lights/lights.ip_user_files} -ipstatic_source_dir {C:/Vivado documents/SEA_exp/lights/lights.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Vivado documents/SEA_exp/lights/lights.cache/compile_simlib/modelsim} {questa=C:/Vivado documents/SEA_exp/lights/lights.cache/compile_simlib/questa} {riviera=C:/Vivado documents/SEA_exp/lights/lights.cache/compile_simlib/riviera} {activehdl=C:/Vivado documents/SEA_exp/lights/lights.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir {c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip}
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {1280} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_0]
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name RAM_Line -dir {c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {RAM_Line} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {1280} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips RAM_Line]
generate_target {instantiation_template} [get_files {{c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip/RAM_Line/RAM_Line.xci}}]
generate_target all [get_files  {{c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip/RAM_Line/RAM_Line.xci}}]
catch { config_ip_cache -export [get_ips -all RAM_Line] }
export_ip_user_files -of_objects [get_files {{c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip/RAM_Line/RAM_Line.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip/RAM_Line/RAM_Line.xci}}]
launch_runs -jobs 8 RAM_Line_synth_1
export_simulation -of_objects [get_files {{c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip/RAM_Line/RAM_Line.xci}}] -directory {C:/Vivado documents/SEA_exp/lights/lights.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Vivado documents/SEA_exp/lights/lights.ip_user_files} -ipstatic_source_dir {C:/Vivado documents/SEA_exp/lights/lights.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Vivado documents/SEA_exp/lights/lights.cache/compile_simlib/modelsim} {questa=C:/Vivado documents/SEA_exp/lights/lights.cache/compile_simlib/questa} {riviera=C:/Vivado documents/SEA_exp/lights/lights.cache/compile_simlib/riviera} {activehdl=C:/Vivado documents/SEA_exp/lights/lights.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
create_ip -name rgb2dvi -vendor digilentinc.com -library ip -version 1.2 -module_name rgb2dvi_0 -dir {c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip}
set_property -dict [list CONFIG.kRstActiveHigh {false} CONFIG.kClkPrimitive {PLL}] [get_ips rgb2dvi_0]
generate_target {instantiation_template} [get_files {{c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci}}]
generate_target all [get_files  {{c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci}}]
catch { config_ip_cache -export [get_ips -all rgb2dvi_0] }
export_ip_user_files -of_objects [get_files {{c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci}}]
launch_runs -jobs 8 rgb2dvi_0_synth_1
export_simulation -of_objects [get_files {{c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci}}] -directory {C:/Vivado documents/SEA_exp/lights/lights.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Vivado documents/SEA_exp/lights/lights.ip_user_files} -ipstatic_source_dir {C:/Vivado documents/SEA_exp/lights/lights.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Vivado documents/SEA_exp/lights/lights.cache/compile_simlib/modelsim} {questa=C:/Vivado documents/SEA_exp/lights/lights.cache/compile_simlib/questa} {riviera=C:/Vivado documents/SEA_exp/lights/lights.cache/compile_simlib/riviera} {activehdl=C:/Vivado documents/SEA_exp/lights/lights.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
