// Seed: 4050523934
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  inout wire id_27;
  output wire id_26;
  output wire id_25;
  inout wire id_24;
  output wire id_23;
  inout wire id_22;
  input wire id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_28;
endmodule
module module_1 (
    input wire id_0,
    inout tri0 id_1,
    output wand id_2,
    input supply0 id_3
    , id_31,
    input uwire id_4,
    input uwire id_5,
    output wire id_6,
    output wand id_7,
    input wand id_8,
    input tri0 id_9,
    output tri0 id_10,
    input supply1 id_11,
    input tri0 id_12,
    output tri0 id_13,
    output tri1 id_14,
    output tri0 id_15,
    output uwire id_16,
    output tri1 id_17,
    input tri0 id_18,
    input wor id_19,
    output wand id_20,
    input uwire id_21,
    input supply1 id_22,
    output supply0 id_23,
    output wand id_24,
    output wire id_25,
    output supply0 id_26,
    input tri1 id_27,
    output uwire id_28,
    output tri0 id_29
);
  assign id_13 = {1 - 1, 1};
  wire id_32, id_33, id_34, id_35, id_36, id_37, id_38;
  module_0(
      id_35,
      id_34,
      id_36,
      id_37,
      id_37,
      id_32,
      id_31,
      id_33,
      id_31,
      id_36,
      id_31,
      id_37,
      id_34,
      id_33,
      id_38,
      id_34,
      id_32,
      id_32,
      id_32,
      id_32,
      id_35,
      id_34,
      id_37,
      id_38,
      id_37,
      id_34,
      id_36
  );
  wire id_39;
  wire id_40;
endmodule
