$date
	Sun Oct 30 00:30:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module register_tb $end
$var wire 16 ! q [15:0] $end
$var reg 1 " clk $end
$var reg 16 # d [15:0] $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 16 % d [15:0] $end
$var wire 1 $ reset $end
$var reg 16 & q [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b1 %
1$
b1 #
0"
b0 !
$end
#10000
1"
#20000
b1010101 #
b1010101 %
0$
0"
#30000
b1010101 !
b1010101 &
1"
#40000
0"
