<!DOCTYPE html>
<html lang="en-US">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1">
    <title>13.verilog HDL组合电路之奇偶校验器 | 原码纪事</title>
    <meta name="generator" content="VuePress 1.8.0">
    <link rel="icon" href="https://cdn.jsdelivr.net/gh/eryajf/tu/img/image_20220720_132133.ico">
    <script language="javascript" type="text/javascript" src="/js/pgmanor-self.js"></script>
    <script async="true" src="https://www.googletagmanager.com/gtag/js?id=G-LPRG9SPLFF"></script>
    <script>
      window.dataLayer = window.dataLayer || [];
      function gtag(){dataLayer.push(arguments);}
      gtag('js', new Date());
      gtag('config', 'G-LPRG9SPLFF');
    </script>
    <meta name="description" content="vdoing博客主题模板">
    <meta name="keywords" content="猎户f,golang,vue,go-web,go-admin,go-ldap-admin">
    <meta name="theme-color" content="#11a8cd">
    <meta name="referrer" content="no-referrer-when-downgrade">
    
    <link rel="preload" href="/assets/css/0.styles.eaba9376.css" as="style"><link rel="preload" href="/assets/js/app.beaf8569.js" as="script"><link rel="preload" href="/assets/js/2.2ada9c0c.js" as="script"><link rel="preload" href="/assets/js/21.aa5b9939.js" as="script"><link rel="prefetch" href="/assets/js/10.055e4245.js"><link rel="prefetch" href="/assets/js/11.e3298676.js"><link rel="prefetch" href="/assets/js/12.5f2bea96.js"><link rel="prefetch" href="/assets/js/13.9d8f6e26.js"><link rel="prefetch" href="/assets/js/14.c0198b7c.js"><link rel="prefetch" href="/assets/js/15.0901edc5.js"><link rel="prefetch" href="/assets/js/16.88b3159f.js"><link rel="prefetch" href="/assets/js/17.2e8461ba.js"><link rel="prefetch" href="/assets/js/18.fc0c794b.js"><link rel="prefetch" href="/assets/js/19.c361d97a.js"><link rel="prefetch" href="/assets/js/20.a131936b.js"><link rel="prefetch" href="/assets/js/22.6268169e.js"><link rel="prefetch" href="/assets/js/23.339c3fd4.js"><link rel="prefetch" href="/assets/js/24.ed1918ff.js"><link rel="prefetch" href="/assets/js/25.bd494725.js"><link rel="prefetch" href="/assets/js/26.7072df00.js"><link rel="prefetch" href="/assets/js/27.43afebab.js"><link rel="prefetch" href="/assets/js/28.f255671f.js"><link rel="prefetch" href="/assets/js/29.cb42d455.js"><link rel="prefetch" href="/assets/js/3.13308cd3.js"><link rel="prefetch" href="/assets/js/30.4bf7c54d.js"><link rel="prefetch" href="/assets/js/31.371171a8.js"><link rel="prefetch" href="/assets/js/32.99fde89f.js"><link rel="prefetch" href="/assets/js/33.c79d9859.js"><link rel="prefetch" href="/assets/js/34.51080c72.js"><link rel="prefetch" href="/assets/js/35.0d459e16.js"><link rel="prefetch" href="/assets/js/36.253a397f.js"><link rel="prefetch" href="/assets/js/37.d7b2283d.js"><link rel="prefetch" href="/assets/js/38.f20ca9ce.js"><link rel="prefetch" href="/assets/js/4.b5718ca9.js"><link rel="prefetch" href="/assets/js/5.bde5bda2.js"><link rel="prefetch" href="/assets/js/6.a75df957.js"><link rel="prefetch" href="/assets/js/7.8fd545e3.js"><link rel="prefetch" href="/assets/js/8.74f5d8ac.js"><link rel="prefetch" href="/assets/js/9.2a0f93e6.js">
    <link rel="stylesheet" href="/assets/css/0.styles.eaba9376.css">
  </head>
  <body class="theme-mode-light">
    <div id="app" data-server-rendered="true"><div class="theme-container sidebar-open have-rightmenu"><header class="navbar blur"><div title="目录" class="sidebar-button"><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" role="img" viewBox="0 0 448 512" class="icon"><path fill="currentColor" d="M436 124H12c-6.627 0-12-5.373-12-12V80c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12zm0 160H12c-6.627 0-12-5.373-12-12v-32c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12zm0 160H12c-6.627 0-12-5.373-12-12v-32c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12z"></path></svg></div> <a href="/" class="home-link router-link-active"><img src="/img/bar.png" alt="原码纪事" class="logo"> <span class="site-name can-hide">原码纪事</span></a> <div class="links"><div class="search-box"><input aria-label="Search" autocomplete="off" spellcheck="false" value=""> <!----></div> <nav class="nav-links can-hide"><div class="nav-item"><a href="/" class="nav-link">首页</a></div><div class="nav-item"><a href="/pages/Verilog/" class="nav-link">Verilog</a></div><div class="nav-item"><a href="/pages/Embedded/" class="nav-link">单片机</a></div><div class="nav-item"><a href="/pages/Rust/" class="nav-link">Rust</a></div><div class="nav-item"><a href="/message-board/" class="nav-link">留言板</a></div><div class="nav-item"><a href="https://github.com/liehuf/" target="_blank" rel="noopener noreferrer" class="nav-link external">
  我的博客
  <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></div> <a href="https://github.com/liehuf/liehuf-notes" target="_blank" rel="noopener noreferrer" class="repo-link">
    GitHub
    <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></nav></div></header> <div class="sidebar-mask"></div> <div class="sidebar-hover-trigger"></div> <aside class="sidebar" style="display:none;"><!----> <nav class="nav-links"><div class="nav-item"><a href="/" class="nav-link">首页</a></div><div class="nav-item"><a href="/pages/Verilog/" class="nav-link">Verilog</a></div><div class="nav-item"><a href="/pages/Embedded/" class="nav-link">单片机</a></div><div class="nav-item"><a href="/pages/Rust/" class="nav-link">Rust</a></div><div class="nav-item"><a href="/message-board/" class="nav-link">留言板</a></div><div class="nav-item"><a href="https://github.com/liehuf/" target="_blank" rel="noopener noreferrer" class="nav-link external">
  我的博客
  <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></div> <a href="https://github.com/liehuf/liehuf-notes" target="_blank" rel="noopener noreferrer" class="repo-link">
    GitHub
    <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></nav>  <ul class="sidebar-links"><li><a href="/pages/Verilog_01/" class="sidebar-link">01.Verilog HDL语言基本要素</a></li><li><a href="/pages/Verilog_02/" class="sidebar-link">02.Verilog HDL基本数据类型</a></li><li><a href="/pages/Verilog_03/" class="sidebar-link">03.Verilog HDL运算符和表达式</a></li><li><a href="/pages/Verilog_04/" class="sidebar-link">04.Verilog HDL模块</a></li><li><a href="/pages/Verilog_05/" class="sidebar-link">05.Verilog HDL程序设计和描述方式</a></li><li><a href="/pages/Verilog_06/" class="sidebar-link">06.Verilog HDL程序设计思想概览</a></li><li><a href="/pages/Verilog_07/" class="sidebar-link">07.Verilog HDL组合电路设计的方法</a></li><li><a href="/pages/Verilog_08/" class="sidebar-link">08.verilog HDL组合电路之数字加法器</a></li><li><a href="/pages/Verilog_09/" class="sidebar-link">09.Verilog HDL组合电路之数据比较器</a></li><li><a href="/pages/Verilog_10/" class="sidebar-link">10.Verilog HDL组合电路之数据选择器</a></li><li><a href="/pages/Verilog_11/" class="sidebar-link">11.verilog HDL组合电路之数字编码器</a></li><li><a href="/pages/Verilog_12/" class="sidebar-link">12.verilog HDL组合电路之数字译码器</a></li><li><a href="/pages/Verilog_13/" aria-current="page" class="active sidebar-link">13.verilog HDL组合电路之奇偶校验器</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level2"><a href="/pages/Verilog_13/#_1-功能说明" class="sidebar-link">1. 功能说明</a></li><li class="sidebar-sub-header level2"><a href="/pages/Verilog_13/#_2-校验类型" class="sidebar-link">2. 校验类型</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level3"><a href="/pages/Verilog_13/#_2-1-奇校验-odd-parity" class="sidebar-link">2.1 奇校验（Odd Parity）</a></li><li class="sidebar-sub-header level3"><a href="/pages/Verilog_13/#_2-2-偶校验-even-parity" class="sidebar-link">2.2 偶校验（Even Parity）</a></li></ul></li><li class="sidebar-sub-header level2"><a href="/pages/Verilog_13/#_3-原理分析-全体异或判断" class="sidebar-link">3. 原理分析：全体异或判断</a></li><li class="sidebar-sub-header level2"><a href="/pages/Verilog_13/#_4-verilog实现方式" class="sidebar-link">4. Verilog实现方式</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level3"><a href="/pages/Verilog_13/#_4-1-结构性描述-逐级异或-适合教学-多位扩展" class="sidebar-link">4.1 结构性描述：逐级异或（适合教学/多位扩展）</a></li><li class="sidebar-sub-header level3"><a href="/pages/Verilog_13/#说明" class="sidebar-link">说明：</a></li><li class="sidebar-sub-header level3"><a href="/pages/Verilog_13/#_4-2-抽象描述-直接异或所有位" class="sidebar-link">4.2 抽象描述：直接异或所有位</a></li><li class="sidebar-sub-header level3"><a href="/pages/Verilog_13/#说明-2" class="sidebar-link">说明：</a></li></ul></li></ul></li><li><a href="/pages/Verilog_14/" class="sidebar-link">14.Verilog HDL时序电路设计基础</a></li><li><a href="/pages/Verilog_15/" class="sidebar-link">15.Verilog HDL触发器设计</a></li><li><a href="/pages/Verilog_16/" class="sidebar-link">16.Verilog HDL计数器设计</a></li><li><a href="/pages/Verilog_17/" class="sidebar-link">17.Verilog HDL移位寄存器</a></li><li><a href="/pages/Verilog_18/" class="sidebar-link">18.Verilog HDL序列信号发生器</a></li><li><a href="/pages/Verilog_19/" class="sidebar-link">19.Verilog HDL有限状态机（FSM）设计基础</a></li></ul> </aside> <div><main class="page"><div class="theme-vdoing-wrapper "><div class="articleInfo-wrap" data-v-06225672><div class="articleInfo" data-v-06225672><ul class="breadcrumbs" data-v-06225672><li data-v-06225672><a href="/" title="首页" class="iconfont icon-home router-link-active" data-v-06225672></a></li> <li data-v-06225672><span data-v-06225672>Verilog</span></li></ul> <div class="info" data-v-06225672><div title="作者" class="author iconfont icon-touxiang" data-v-06225672><a href="https://github.com/liehuf/" target="_blank" title="作者" class="beLink" data-v-06225672>猎户f</a></div> <div title="创建时间" class="date iconfont icon-riqi" data-v-06225672><a href="javascript:;" data-v-06225672>2025-08-07</a></div> <!----></div></div></div> <!----> <div class="content-wrapper"><div class="right-menu-wrapper"><div class="right-menu-margin"><div class="right-menu-title">目录</div> <div class="right-menu-content"></div></div></div> <h1><img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAB4AAAAeCAYAAAA7MK6iAAAAAXNSR0IArs4c6QAABKFJREFUSA3tVl1oFVcQnrMbrak3QUgkya1akpJYcrUtIqW1JvFBE9LiQ5v6JmJpolbMg32rVrhgoYK0QiMY6i9Y6EMaW5D+xFJaTYItIuK2Kr3+BJNwkxBj05sQY3b3nM6cs2dv9t7NT/vQJw/sndk5M/PNzJkzewGerP+pAmy+ON8lLzUJgA8ZYxYIYZmGYRnctDaWvJJAmTtfP1pvXsBCCPP8QFcCaRkZYACgDZFO4stNIcBCajEOlmmC9XpJ9bAGCaPaPmzPl32dvLSVu3BWCTQs0XQQ6g0DYgwLIoAZbBCdW/i+781o1VVlm/410mw4h06Y7bIPHNyWDyL4FHkX03Q8SrzNhZTZriieckWt7cL6MM85YcLpsi/7O9/iXFT6MswI0DmmpkSaJ0qLxFIm3+i1THHB3zmBH3PYx9CcykcLOeQVVa7QtdxTgQgEleX2AjHYfwA+2ddV77ruGoJUbhGDI09YSNXyMpUt5ylOzxgbUmtOp7NmbNt8v3arjTBfYELmLUV+M+nSawNNAUqpT3ClJWg5I3BLT+cGW/DXNGCa6tx1aakCGEigArTn4TDIPdrXXYKCZNrHLMCOEPvHBlLQ99s9eHB7EB6NTki73CVPQ2F5MSx/uRQixfmq7rK0wYD8w8E905bnPDfwoWs/rfv93NWN/ZfvwsLIU7A09gxECyISeGJkHAau98L97tuw7NXnoPyNF8FcYGLGKsOs0mN3OEyec9esGW/ZEl945dTP34wlR2FZVQWU1q0Cw8Tr7p+hgLLNL0FPxx/Q35mA8aEUrH6nCgwEl0tn7wUiZYJnNRh6DK4UH/k0lfyrsBKdPVv/AriGIQcEDQZ65LBAGe2Rzui9Ybjz7XUppz1/uKBbyVPGkN3ZAeC6hr0x7Nr38N5+EqkoOm17xpoqR9ohQF55ERSvr4Dkr3chNfC3DMzGJlNBElW8w9nsGQvhNGIzDkXzCg8cLK951xHsFBlTJspJNi3ZFIMF2AeDV3q8DNOB+YHi6QTrChDIWDBRi5U5f+ZMfJLu3ccrqxtdxk4SKH336LFxSmkqefwU5T8fhdSdQf9IVKD6aNiwI/hnmcAZ91isYMJIaCUCx9W098+LgruikeTqzqqxKPUwqJyCPJiyemVVZBOijDGjD38Os0jOiSPL1z3SPjXNANbiNPXAdzTfukjjuknNBbyz3nwgTd3AVFqUJ5hpHlq9MveLnWwttUfoygBmvVjuikxND3znrhsELnZk7k+OjIGxeNEkomyLVta0xxn+HZhjBc4YZ/AFjHjz9u3xRZl2BN4aq9nFwWh16IrQ1aHHEd3j1+4/dB9OtH4e29A2H1DyHQRmOSfQZ1Fy7MHBTGB6J/Djq6p3OxyO2cB+4Car7v/o3GXgfAkj23+x9ID1Teoamo/SXcbvSf2PX7Vc8DdCmE1vN9di+32P9/5YR3vLnhCVGUWBjEkr3yh4H8v9CzmsbdhzOKzsJKM90iFdaTMjRPhGVsakRvOaRidljo6H6G7j+ctrJpsP+4COhDIl0La2+FS4+5mlocBaXY5QnGZysIBYoeSsl5qQzrSj/cgNrfuEzlWBfwA+EjrZyWUvpAAAAABJRU5ErkJggg==">13.verilog HDL组合电路之奇偶校验器<!----></h1> <!----> <div class="theme-vdoing-content content__default"><h1 id="奇偶校验器-parity-checker模块的实现"><a href="#奇偶校验器-parity-checker模块的实现" class="header-anchor">#</a> <strong>奇偶校验器：Parity Checker模块的实现</strong></h1> <h2 id="_1-功能说明"><a href="#_1-功能说明" class="header-anchor">#</a> <strong>1. 功能说明</strong></h2> <p><strong>奇偶校验器</strong>用于检测一个二进制数据中 <code>1</code> 的个数是奇数还是偶数。<br>
是数字通信中的老熟人，常用于**错误检测（Error Detection）**中。</p> <blockquote><p>不纠错，只报错：这玩意不会修数据，但能告诉你“传的可能不对”。</p></blockquote> <hr> <h2 id="_2-校验类型"><a href="#_2-校验类型" class="header-anchor">#</a> <strong>2. 校验类型</strong></h2> <h3 id="_2-1-奇校验-odd-parity"><a href="#_2-1-奇校验-odd-parity" class="header-anchor">#</a> <strong>2.1 奇校验（Odd Parity）</strong></h3> <blockquote><p>在原始数据后面加一个<strong>奇校验位</strong>，使得<strong>整体1的个数为奇数</strong>。</p></blockquote> <p>例：<code>1011</code>（三个1）→ 校验位为 <code>0</code>，保证总共有3个1<br> <code>1000</code>（一个1）→ 校验位为 <code>0</code><br> <code>1100</code>（两个1）→ 校验位为 <code>1</code></p> <h3 id="_2-2-偶校验-even-parity"><a href="#_2-2-偶校验-even-parity" class="header-anchor">#</a> <strong>2.2 偶校验（Even Parity）</strong></h3> <blockquote><p>校验位保证<strong>总1的个数为偶数</strong>。</p></blockquote> <p>例：<code>1011</code>（三个1）→ 校验位为 <code>1</code>（凑成四个1）<br> <code>1100</code>（两个1）→ 校验位为 <code>0</code></p> <hr> <h2 id="_3-原理分析-全体异或判断"><a href="#_3-原理分析-全体异或判断" class="header-anchor">#</a> <strong>3. 原理分析：全体异或判断</strong></h2> <p>关键结论：</p> <ul><li><strong>所有位异或的结果</strong> = <strong>奇偶校验结果</strong></li> <li>因为异或就是：“不同为1，相同为0”，正好能记录1的奇偶性。</li></ul> <p>所以：</p> <ul><li><code>P = D[3] ^ D[2] ^ D[1] ^ D[0]</code> 就能输出奇偶信息。</li></ul> <hr> <h2 id="_4-verilog实现方式"><a href="#_4-verilog实现方式" class="header-anchor">#</a> <strong>4. Verilog实现方式</strong></h2> <h3 id="_4-1-结构性描述-逐级异或-适合教学-多位扩展"><a href="#_4-1-结构性描述-逐级异或-适合教学-多位扩展" class="header-anchor">#</a> <strong>4.1 结构性描述：逐级异或（适合教学/多位扩展）</strong></h3> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> parity_checker_struct <span class="token punctuation">(</span>
    <span class="token keyword">input</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> D<span class="token punctuation">,</span>    <span class="token comment">// 原始4位数据</span>
    <span class="token keyword">output</span> <span class="token keyword">wire</span> parity_odd<span class="token punctuation">,</span>
    <span class="token keyword">output</span> <span class="token keyword">wire</span> parity_even
<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">wire</span> xor1<span class="token punctuation">,</span> xor2<span class="token punctuation">;</span>

    <span class="token keyword">assign</span> xor1 <span class="token operator">=</span> D<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span> <span class="token operator">^</span> D<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
    <span class="token keyword">assign</span> xor2 <span class="token operator">=</span> xor1 <span class="token operator">^</span> D<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
    <span class="token keyword">assign</span> parity_odd  <span class="token operator">=</span> xor2 <span class="token operator">^</span> D<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
    <span class="token keyword">assign</span> parity_even <span class="token operator">=</span> <span class="token operator">~</span>parity_odd<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>


</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br><span class="line-number">12</span><br><span class="line-number">13</span><br><span class="line-number">14</span><br></div></div><h3 id="说明"><a href="#说明" class="header-anchor">#</a> <strong>说明：</strong></h3> <ul><li>逐级展开异或，逻辑路径清晰，适合结构化学习</li> <li>输出两个信号，一个奇校验位，一个偶校验位</li></ul> <hr> <h3 id="_4-2-抽象描述-直接异或所有位"><a href="#_4-2-抽象描述-直接异或所有位" class="header-anchor">#</a> <strong>4.2 抽象描述：直接异或所有位</strong></h3> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> parity_checker_abstract <span class="token punctuation">(</span>
    <span class="token keyword">input</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> D<span class="token punctuation">,</span>      <span class="token comment">// 8位数据</span>
    <span class="token keyword">output</span> <span class="token keyword">wire</span> parity_odd<span class="token punctuation">,</span>
    <span class="token keyword">output</span> <span class="token keyword">wire</span> parity_even
<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">assign</span> parity_odd  <span class="token operator">=</span> <span class="token operator">^</span>D<span class="token punctuation">;</span>     <span class="token comment">// 按位异或归约（^D 表示从 D[7] 到 D[0] 全异或）</span>
    <span class="token keyword">assign</span> parity_even <span class="token operator">=</span> <span class="token operator">~^</span>D<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br></div></div><h3 id="说明-2"><a href="#说明-2" class="header-anchor">#</a> <strong>说明：</strong></h3> <ul><li><code>^D</code> 是 Verilog 的“归约异或”操作符，非常简洁</li> <li>支持任意位宽，适合实际项目使用</li></ul></div></div> <!----> <div class="page-edit"><div class="edit-link"><a href="https://github.com/liehuf/liehuf-notes/edit/main/docs/01.Verilog/13.verilog HDL组合电路之奇偶校验器.md" target="_blank" rel="noopener noreferrer">帮助我们改善此页面</a> <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></div> <!----> <div class="last-updated"><span class="prefix">上次更新:</span> <span class="time">2025/08/21, 10:25:41</span></div></div> <div class="page-nav-wapper"><div class="page-nav-centre-wrap"><a href="/pages/Verilog_12/" class="page-nav-centre page-nav-centre-prev"><div class="tooltip">12.verilog HDL组合电路之数字译码器</div></a> <a href="/pages/Verilog_14/" class="page-nav-centre page-nav-centre-next"><div class="tooltip">14.Verilog HDL时序电路设计基础</div></a></div> <div class="page-nav"><p class="inner"><span class="prev">
        ←
        <a href="/pages/Verilog_12/" class="prev">12.verilog HDL组合电路之数字译码器</a></span> <span class="next"><a href="/pages/Verilog_14/">14.Verilog HDL时序电路设计基础</a>→
      </span></p></div></div></div> <!----></main></div> <div class="footer"><div class="icons"><a href="https://github.com/liehuf" title="GitHub" target="_blank" class="iconfont icon-github"></a><a href="mailto:17715076182@163.com" title="发邮件" target="_blank" class="iconfont icon-youjian"></a><a href="https://blog.csdn.net/liehuf" title="CSDN" target="_blank" class="iconfont icon-csdn"></a><a href="https://www.zhihu.com/people/44-97-46-49" title="知乎" target="_blank" class="iconfont icon-zhihu"></a></div> 
  Theme by
  <a href="https://github.com/xugaoyi/vuepress-theme-vdoing" target="_blank" title="本站主题">Vdoing</a> 
    | Copyright © 2025-2025
    <span>liehuf | <a href="https://github.com/liehuf/liehuf-notes/blob/main/LICENSE" target="_blank">MIT License</a></span></div> <div class="buttons"><div title="返回顶部" class="button blur go-to-top iconfont icon-fanhuidingbu" style="display:none;"></div> <div title="去评论" class="button blur go-to-comment iconfont icon-pinglun" style="display:none;"></div> <div title="主题模式" class="button blur theme-mode-but iconfont icon-zhuti"><ul class="select-box" style="display:none;"><li class="iconfont icon-zidong">
          跟随系统
        </li><li class="iconfont icon-rijianmoshi">
          浅色模式
        </li><li class="iconfont icon-yejianmoshi">
          深色模式
        </li><li class="iconfont icon-yuedu">
          阅读模式
        </li></ul></div></div> <!----> <!----> <!----></div><div class="global-ui"></div></div>
    <script src="/assets/js/app.beaf8569.js" defer></script><script src="/assets/js/2.2ada9c0c.js" defer></script><script src="/assets/js/21.aa5b9939.js" defer></script>
  </body>
</html>
