module posedge_detect_v2 (
    input clk,
    input data_in,
    input rst_n,
    output reg rising_edge
);

reg edge_rst_n;

always@(posedge data_in or negedge edge_rst_n) begin
    if(!edge_rst_n) begin
        rising_edge <= 0;
    end
    else begin
        rising_edge <= 1;
    end
end

always @(posedge clk or negedge rst_n) begin
    if(!rst_n) begin
        edge_rst_n <= 0;
    end
    else begin
        if(rising_edge) begin
            edge_rst_n <= 0;
        end
        else begin
            edge_rst_n <= 1;
        end
    end
end

endmodule