
*** Running vivado
    with args -log PasswordLock.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PasswordLock.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source PasswordLock.tcl -notrace
Command: synth_design -top PasswordLock -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24304 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 572.734 ; gain = 241.668
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PasswordLock' [D:/Digital-logic-experiments/Revision/Revision.srcs/sources_1/new/PasswordLock.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Digital-logic-experiments/Revision/Revision.srcs/sources_1/new/PasswordLock.sv:48]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Digital-logic-experiments/Revision/Revision.srcs/sources_1/new/PasswordLock.sv:68]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Digital-logic-experiments/Revision/Revision.srcs/sources_1/new/PasswordLock.sv:96]
WARNING: [Synth 8-5788] Register input_password_reg in module PasswordLock is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Digital-logic-experiments/Revision/Revision.srcs/sources_1/new/PasswordLock.sv:49]
WARNING: [Synth 8-5788] Register real_password_reg in module PasswordLock is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Digital-logic-experiments/Revision/Revision.srcs/sources_1/new/PasswordLock.sv:55]
WARNING: [Synth 8-87] always_comb on 'next_state_reg' did not result in combinational logic [D:/Digital-logic-experiments/Revision/Revision.srcs/sources_1/new/PasswordLock.sv:69]
WARNING: [Synth 8-87] always_comb on 'err_reg' did not result in combinational logic [D:/Digital-logic-experiments/Revision/Revision.srcs/sources_1/new/PasswordLock.sv:79]
INFO: [Synth 8-6155] done synthesizing module 'PasswordLock' (1#1) [D:/Digital-logic-experiments/Revision/Revision.srcs/sources_1/new/PasswordLock.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 646.250 ; gain = 315.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 646.250 ; gain = 315.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 646.250 ; gain = 315.184
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'PasswordLock'
INFO: [Synth 8-5545] ROM "input_password" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [D:/Digital-logic-experiments/Revision/Revision.srcs/sources_1/new/PasswordLock.sv:69]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [D:/Digital-logic-experiments/Revision/Revision.srcs/sources_1/new/PasswordLock.sv:69]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 STATE_0 |                            00001 | 00000000000000000000000000000000
                 STATE_1 |                            00010 | 00000000000000000000000000000001
                 STATE_2 |                            00100 | 00000000000000000000000000000010
                 STATE_3 |                            01000 | 00000000000000000000000000000011
                 STATE_4 |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'PasswordLock'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [D:/Digital-logic-experiments/Revision/Revision.srcs/sources_1/new/PasswordLock.sv:69]
WARNING: [Synth 8-327] inferring latch for variable 'err_reg' [D:/Digital-logic-experiments/Revision/Revision.srcs/sources_1/new/PasswordLock.sv:79]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 646.250 ; gain = 315.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PasswordLock 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'err_reg[24]' (LD) to 'err_reg[2]'
INFO: [Synth 8-3886] merging instance 'err_reg[25]' (LD) to 'err_reg[2]'
INFO: [Synth 8-3886] merging instance 'err_reg[26]' (LD) to 'err_reg[2]'
INFO: [Synth 8-3886] merging instance 'err_reg[27]' (LD) to 'err_reg[2]'
INFO: [Synth 8-3886] merging instance 'err_reg[28]' (LD) to 'err_reg[2]'
INFO: [Synth 8-3886] merging instance 'err_reg[29]' (LD) to 'err_reg[2]'
INFO: [Synth 8-3886] merging instance 'err_reg[30]' (LD) to 'err_reg[2]'
INFO: [Synth 8-3886] merging instance 'err_reg[31]' (LD) to 'err_reg[2]'
INFO: [Synth 8-3886] merging instance 'err_reg[2]' (LD) to 'err_reg[3]'
INFO: [Synth 8-3886] merging instance 'err_reg[3]' (LD) to 'err_reg[4]'
INFO: [Synth 8-3886] merging instance 'err_reg[4]' (LD) to 'err_reg[5]'
INFO: [Synth 8-3886] merging instance 'err_reg[5]' (LD) to 'err_reg[6]'
INFO: [Synth 8-3886] merging instance 'err_reg[6]' (LD) to 'err_reg[7]'
INFO: [Synth 8-3886] merging instance 'err_reg[7]' (LD) to 'err_reg[8]'
INFO: [Synth 8-3886] merging instance 'err_reg[8]' (LD) to 'err_reg[9]'
INFO: [Synth 8-3886] merging instance 'err_reg[9]' (LD) to 'err_reg[10]'
INFO: [Synth 8-3886] merging instance 'err_reg[10]' (LD) to 'err_reg[11]'
INFO: [Synth 8-3886] merging instance 'err_reg[11]' (LD) to 'err_reg[12]'
INFO: [Synth 8-3886] merging instance 'err_reg[12]' (LD) to 'err_reg[13]'
INFO: [Synth 8-3886] merging instance 'err_reg[13]' (LD) to 'err_reg[14]'
INFO: [Synth 8-3886] merging instance 'err_reg[14]' (LD) to 'err_reg[15]'
INFO: [Synth 8-3886] merging instance 'err_reg[15]' (LD) to 'err_reg[16]'
INFO: [Synth 8-3886] merging instance 'err_reg[16]' (LD) to 'err_reg[17]'
INFO: [Synth 8-3886] merging instance 'err_reg[17]' (LD) to 'err_reg[18]'
INFO: [Synth 8-3886] merging instance 'err_reg[18]' (LD) to 'err_reg[19]'
INFO: [Synth 8-3886] merging instance 'err_reg[19]' (LD) to 'err_reg[20]'
INFO: [Synth 8-3886] merging instance 'err_reg[20]' (LD) to 'err_reg[21]'
INFO: [Synth 8-3886] merging instance 'err_reg[21]' (LD) to 'err_reg[22]'
INFO: [Synth 8-3886] merging instance 'err_reg[22]' (LD) to 'err_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\err_reg[23] )
WARNING: [Synth 8-3332] Sequential element (err_reg[23]) is unused and will be removed from module PasswordLock.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 793.762 ; gain = 462.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 793.762 ; gain = 462.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 793.883 ; gain = 462.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 794.660 ; gain = 463.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 794.660 ; gain = 463.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 794.660 ; gain = 463.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 794.660 ; gain = 463.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 794.660 ; gain = 463.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 794.660 ; gain = 463.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     2|
|3     |LUT2   |     9|
|4     |LUT3   |     1|
|5     |LUT4   |     5|
|6     |LUT5   |     3|
|7     |LUT6   |     7|
|8     |FDCE   |     4|
|9     |FDPE   |     1|
|10    |FDRE   |    32|
|11    |LD     |     7|
|12    |IBUF   |     7|
|13    |OBUF   |     4|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    83|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 794.660 ; gain = 463.594
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 794.660 ; gain = 463.594
Synthesis Optimization Complete : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 794.660 ; gain = 463.594
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 807.812 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 905.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  LD => LDCE: 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 905.980 ; gain = 599.793
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 905.980 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Digital-logic-experiments/Revision/Revision.runs/synth_1/PasswordLock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PasswordLock_utilization_synth.rpt -pb PasswordLock_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep  6 10:13:55 2024...
