read_verilog mux_memoria_conductual.v;
hierarchy -check -top mux_memoria;
proc; opt; fsm; opt; memory; opt
techmap; opt;
dfflibmap -liberty cmos_cells.lib;
abc -liberty cmos_cells.lib;
clean;
write_verilog sintetizado_conlib.v;