Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat May  1 15:39:59 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    46 |
|    Minimum number of control sets                        |    46 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   107 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    46 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    37 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            7982 |         1706 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             673 |          226 |
| Yes          | No                    | No                     |             982 |          355 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                             Enable Signal                                                            |                                                                                                              Set/Reset Signal                                                                                                              | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      |                                                                                                                                      | bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/fn1_ap_ddiv_57_no_dsp_64_u/inst/i_synth/DIV_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/state_up[0]                                                                                             |                1 |              1 |         1.00 |
|  ap_clk      |                                                                                                                                      | bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U6/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/O[2]                                                                      |                2 |              4 |         2.00 |
|  ap_clk      |                                                                                                                                      | bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U6/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[54]_i_1__1_n_0 |                1 |              4 |         4.00 |
|  ap_clk      |                                                                                                                                      | bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U2/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/state_op[0]                                                                                                                |                1 |              7 |         7.00 |
|  ap_clk      |                                                                                                                                      | bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U6/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                   |                4 |              8 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/p_6_address0[0]                                                                                                 |                                                                                                                                                                                                                                            |                4 |              9 |         2.25 |
|  ap_clk      |                                                                                                                                      | bd_0_i/hls_inst/inst/urem_16ns_17ns_17_20_seq_1_U11/fn1_urem_16ns_17ns_17_20_seq_1_div_U/fn1_urem_16ns_17ns_17_20_seq_1_div_u_0/r_stage_reg_n_0_[0]                                                                                        |                2 |              9 |         4.50 |
|  ap_clk      |                                                                                                                                      | bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/fn1_ap_ddiv_57_no_dsp_64_u/inst/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]_0[1]                                                                   |                2 |             10 |         5.00 |
|  ap_clk      |                                                                                                                                      | bd_0_i/hls_inst/inst/urem_16ns_25ns_16_20_seq_1_U9/fn1_urem_16ns_25ns_16_20_seq_1_div_U/fn1_urem_16ns_25ns_16_20_seq_1_div_u_0/r_stage_reg_n_0_[0]                                                                                         |                5 |             15 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/urem_16ns_25ns_16_20_seq_1_U9/fn1_urem_16ns_25ns_16_20_seq_1_div_U/fn1_urem_16ns_25ns_16_20_seq_1_div_u_0/E[0]  |                                                                                                                                                                                                                                            |                7 |             16 |         2.29 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state6                                                                                                |                                                                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state50                                                                                               |                                                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state30                                                                                               |                                                                                                                                                                                                                                            |                7 |             16 |         2.29 |
|  ap_clk      | bd_0_i/hls_inst/inst/urem_16ns_25ns_16_20_seq_1_U9/fn1_urem_16ns_25ns_16_20_seq_1_div_U/start0                                       |                                                                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/urem_16ns_17ns_17_20_seq_1_U11/fn1_urem_16ns_17ns_17_20_seq_1_div_U/fn1_urem_16ns_17ns_17_20_seq_1_div_u_0/E[0] |                                                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/urem_16ns_17ns_17_20_seq_1_U11/fn1_urem_16ns_17ns_17_20_seq_1_div_U/start0                                      |                                                                                                                                                                                                                                            |                6 |             17 |         2.83 |
|  ap_clk      |                                                                                                                                      | bd_0_i/hls_inst/inst/uitofp_32ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                                                          |                8 |             19 |         2.38 |
|  ap_clk      |                                                                                                                                      | bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U2/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/state_op[1]                                                                                                                |                7 |             22 |         3.14 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state56                                                                                               |                                                                                                                                                                                                                                            |               11 |             27 |         2.45 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state12                                                                                               |                                                                                                                                                                                                                                            |               11 |             27 |         2.45 |
|  ap_clk      |                                                                                                                                      | bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/din1_buf1[28]_i_1_n_0                                                                                                                                                                |                7 |             29 |         4.14 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state72                                                                                               |                                                                                                                                                                                                                                            |               11 |             31 |         2.82 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state2                                                                                                |                                                                                                                                                                                                                                            |               11 |             32 |         2.91 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_2220                                                                                                        |                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state28                                                                                               |                                                                                                                                                                                                                                            |               12 |             32 |         2.67 |
|  ap_clk      |                                                                                                                                      | bd_0_i/hls_inst/inst/uitodp_64s_64_6_no_dsp_1_U8/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CARRY_OUT                                                                                                 |                6 |             32 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_32ns_64ns_32_36_seq_1_U10/fn1_udiv_32ns_64ns_32_36_seq_1_div_U/fn1_udiv_32ns_64ns_32_36_seq_1_div_u_0/E[0] |                                                                                                                                                                                                                                            |               13 |             32 |         2.46 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_32ns_33s_33_36_seq_1_U12/fn1_udiv_32ns_33s_33_36_seq_1_div_U/fn1_udiv_32ns_33s_33_36_seq_1_div_u_0/E[0]    |                                                                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  ap_clk      |                                                                                                                                      | bd_0_i/hls_inst/inst/p_6_address0[0]                                                                                                                                                                                                       |               14 |             32 |         2.29 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state35                                                                                               |                                                                                                                                                                                                                                            |               12 |             35 |         2.92 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state94                                                                                               |                                                                                                                                                                                                                                            |               18 |             41 |         2.28 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_32ns_33s_33_36_seq_1_U12/fn1_udiv_32ns_33s_33_36_seq_1_div_U/start0                                        |                                                                                                                                                                                                                                            |               16 |             50 |         3.12 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state58                                                                                               |                                                                                                                                                                                                                                            |               17 |             50 |         2.94 |
|  ap_clk      |                                                                                                                                      | bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/fn1_ap_ddiv_57_no_dsp_64_u/inst/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]_0[3]                                                                   |               23 |             51 |         2.22 |
|  ap_clk      |                                                                                                                                      | bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U6/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/op_state[0]                                                                 |               19 |             51 |         2.68 |
|  ap_clk      |                                                                                                                                      | bd_0_i/hls_inst/inst/uitodp_64s_64_6_no_dsp_1_U8/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                                                           |               14 |             52 |         3.71 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_2290                                                                                                        |                                                                                                                                                                                                                                            |               26 |             63 |         2.42 |
|  ap_clk      |                                                                                                                                      | bd_0_i/hls_inst/inst/ap_CS_fsm_state95                                                                                                                                                                                                     |               22 |             63 |         2.86 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_2410                                                                                                        |                                                                                                                                                                                                                                            |               29 |             64 |         2.21 |
|  ap_clk      |                                                                                                                                      | bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U6/din0_buf1[63]_i_1_n_0                                                                                                                                                           |               24 |             64 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state95                                                                                               |                                                                                                                                                                                                                                            |               25 |             64 |         2.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_2350                                                                                                        |                                                                                                                                                                                                                                            |               22 |             64 |         2.91 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state22                                                                                               |                                                                                                                                                                                                                                            |               27 |             88 |         3.26 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_32ns_64ns_32_36_seq_1_U10/fn1_udiv_32ns_64ns_32_36_seq_1_div_U/start0                                      |                                                                                                                                                                                                                                            |               36 |             96 |         2.67 |
|  ap_clk      |                                                                                                                                      | ap_rst                                                                                                                                                                                                                                     |               64 |            200 |         3.12 |
|  ap_clk      |                                                                                                                                      |                                                                                                                                                                                                                                            |             1706 |           8137 |         4.77 |
+--------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


