Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Wed May 15 15:38:57 2024
| Host         : Amh2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_block_wrapper_control_sets_placed.rpt
| Design       : uart_block_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            4 |
| No           | No                    | Yes                    |              22 |            6 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              36 |            7 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------+---------------------------------------------+------------------+------------------+----------------+--------------+
|                       Clock Signal                      |                Enable Signal                | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------+---------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF                                               |                                             |                  |                1 |              1 |         1.00 |
|  uart_block_i/uart_loop_mod_0/U0/shift_load_reg_i_1_n_0 |                                             |                  |                1 |              1 |         1.00 |
|  uart_block_i/clk_divider_emad_0/U0/clk_div_BUFG        | uart_block_i/tx_mod_0/U0/count              | btn0_IBUF        |                1 |              4 |         4.00 |
|  uart_block_i/clk_divider_emad_0/U0/clk_div_BUFG        | uart_block_i/tx_mod_0/U0/cnt_bit[3]_i_1_n_0 | btn0_IBUF        |                1 |              4 |         4.00 |
|  uart_block_i/clk_divider_emad_0/U0/clk_div_BUFG        | uart_block_i/uart_loop_mod_0/U0/uart_data   | btn0_IBUF        |                1 |              8 |         8.00 |
|  clk_IBUF                                               |                                             | btn0_IBUF        |                2 |              8 |         4.00 |
|  uart_block_i/rx_mod_0/U0/intr                          |                                             |                  |                2 |              8 |         4.00 |
|  uart_block_i/clk_divider_emad_0/U0/clk_div_BUFG        | uart_block_i/tx_mod_0/U0/reg_data           | btn0_IBUF        |                2 |             10 |         5.00 |
|  uart_block_i/clk_divider_emad_0/U0/clk_div_BUFG        | uart_block_i/rx_mod_0/U0/rxreg[8]_i_1_n_0   | btn0_IBUF        |                2 |             10 |         5.00 |
|  uart_block_i/clk_divider_emad_0/U0/clk_div_BUFG        |                                             | btn0_IBUF        |                4 |             14 |         3.50 |
+---------------------------------------------------------+---------------------------------------------+------------------+------------------+----------------+--------------+


