# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Documents/input_for_vivado/2022-12-14-14-01-44_f_c_p7_loop1_no_opts/main_parcs.vhd" \

# Do not sort compile order
nosort
