<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>HexagonVectorPrint.cpp source code [llvm/llvm/lib/Target/Hexagon/HexagonVectorPrint.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Hexagon/HexagonVectorPrint.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Hexagon</a>/<a href='HexagonVectorPrint.cpp.html'>HexagonVectorPrint.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- HexagonVectorPrint.cpp - Generate vector printing instructions -----===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This pass adds the capability to generate pseudo vector/predicate register</i></td></tr>
<tr><th id="10">10</th><td><i>// printing instructions. These pseudo instructions should be used with the</i></td></tr>
<tr><th id="11">11</th><td><i>// simulator, NEVER on hardware.</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="HexagonInstrInfo.h.html">"HexagonInstrInfo.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="HexagonSubtarget.h.html">"HexagonSubtarget.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/ADT/StringRef.h.html">"llvm/ADT/StringRef.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetOpcodes.h.html">"llvm/CodeGen/TargetOpcodes.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/IR/InlineAsm.h.html">"llvm/IR/InlineAsm.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../../../include/c++/7/string.html">&lt;string&gt;</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "hexagon-vector-print"</u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="TraceHexVectorStoresOnly" title='TraceHexVectorStoresOnly' data-type='cl::opt&lt;bool&gt;' data-ref="TraceHexVectorStoresOnly">TraceHexVectorStoresOnly</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"trace-hex-vector-stores-only"</q>,</td></tr>
<tr><th id="40">40</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="41">41</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enables tracing of vector stores"</q>));</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<a class="decl" href="#_ZN4llvm24createHexagonVectorPrintEv" title='llvm::createHexagonVectorPrint' data-ref="_ZN4llvm24createHexagonVectorPrintEv">createHexagonVectorPrint</a>();</td></tr>
<tr><th id="46">46</th><td><em>void</em> <a class="decl" href="#203" title='llvm::initializeHexagonVectorPrintPass' data-ref="_ZN4llvm32initializeHexagonVectorPrintPassERNS_12PassRegistryE">initializeHexagonVectorPrintPass</a>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>&amp;);</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><b>namespace</b> {</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::HexagonVectorPrint" title='(anonymous namespace)::HexagonVectorPrint' data-ref="(anonymousnamespace)::HexagonVectorPrint">HexagonVectorPrint</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="53">53</th><td>  <em>const</em> <a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a> *<dfn class="tu decl" id="(anonymousnamespace)::HexagonVectorPrint::QST" title='(anonymous namespace)::HexagonVectorPrint::QST' data-type='const llvm::HexagonSubtarget *' data-ref="(anonymousnamespace)::HexagonVectorPrint::QST">QST</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="54">54</th><td>  <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::HexagonVectorPrint::QII" title='(anonymous namespace)::HexagonVectorPrint::QII' data-type='const llvm::HexagonInstrInfo *' data-ref="(anonymousnamespace)::HexagonVectorPrint::QII">QII</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="55">55</th><td>  <em>const</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::HexagonVectorPrint::QRI" title='(anonymous namespace)::HexagonVectorPrint::QRI' data-type='const llvm::HexagonRegisterInfo *' data-ref="(anonymousnamespace)::HexagonVectorPrint::QRI">QRI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><b>public</b>:</td></tr>
<tr><th id="58">58</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::HexagonVectorPrint::ID" title='(anonymous namespace)::HexagonVectorPrint::ID' data-type='char' data-ref="(anonymousnamespace)::HexagonVectorPrint::ID">ID</dfn>;</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_118HexagonVectorPrintC1Ev" title='(anonymous namespace)::HexagonVectorPrint::HexagonVectorPrint' data-type='void (anonymous namespace)::HexagonVectorPrint::HexagonVectorPrint()' data-ref="_ZN12_GLOBAL__N_118HexagonVectorPrintC1Ev">HexagonVectorPrint</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::HexagonVectorPrint::ID" title='(anonymous namespace)::HexagonVectorPrint::ID' data-use='a' data-ref="(anonymousnamespace)::HexagonVectorPrint::ID">ID</a>) {</td></tr>
<tr><th id="61">61</th><td>    <a class="ref" href="#203" title='llvm::initializeHexagonVectorPrintPass' data-ref="_ZN4llvm32initializeHexagonVectorPrintPassERNS_12PassRegistryE">initializeHexagonVectorPrintPass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="62">62</th><td>  }</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_118HexagonVectorPrint11getPassNameEv" title='(anonymous namespace)::HexagonVectorPrint::getPassName' data-type='llvm::StringRef (anonymous namespace)::HexagonVectorPrint::getPassName() const' data-ref="_ZNK12_GLOBAL__N_118HexagonVectorPrint11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Hexagon VectorPrint pass"</q>; }</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_118HexagonVectorPrint20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::HexagonVectorPrint::runOnMachineFunction' data-type='bool (anonymous namespace)::HexagonVectorPrint::runOnMachineFunction(llvm::MachineFunction &amp; Fn)' data-ref="_ZN12_GLOBAL__N_118HexagonVectorPrint20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1Fn" title='Fn' data-type='llvm::MachineFunction &amp;' data-ref="1Fn">Fn</dfn>) override;</td></tr>
<tr><th id="67">67</th><td>};</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::HexagonVectorPrint" title='(anonymous namespace)::HexagonVectorPrint' data-ref="(anonymousnamespace)::HexagonVectorPrint">HexagonVectorPrint</a>::<dfn class="tu decl def" id="(anonymousnamespace)::HexagonVectorPrint::ID" title='(anonymous namespace)::HexagonVectorPrint::ID' data-type='char' data-ref="(anonymousnamespace)::HexagonVectorPrint::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL8isVecRegj" title='isVecReg' data-type='bool isVecReg(unsigned int Reg)' data-ref="_ZL8isVecRegj">isVecReg</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="2Reg" title='Reg' data-type='unsigned int' data-ref="2Reg">Reg</dfn>) {</td></tr>
<tr><th id="74">74</th><td>  <b>return</b> (Reg &gt;= Hexagon::<span class='error' title="no member named &apos;V0&apos; in namespace &apos;llvm::Hexagon&apos;">V0</span> &amp;&amp; Reg &lt;= Hexagon::<span class='error' title="no member named &apos;V31&apos; in namespace &apos;llvm::Hexagon&apos;">V31</span>)</td></tr>
<tr><th id="75">75</th><td>      || (Reg &gt;= Hexagon::<span class='error' title="no member named &apos;W0&apos; in namespace &apos;llvm::Hexagon&apos;">W0</span> &amp;&amp; Reg &lt;= Hexagon::<span class='error' title="no member named &apos;W15&apos; in namespace &apos;llvm::Hexagon&apos;">W15</span>)</td></tr>
<tr><th id="76">76</th><td>      || (Reg &gt;= Hexagon::<span class='error' title="no member named &apos;Q0&apos; in namespace &apos;llvm::Hexagon&apos;">Q0</span> &amp;&amp; Reg &lt;= Hexagon::<span class='error' title="no member named &apos;Q3&apos; in namespace &apos;llvm::Hexagon&apos;">Q3</span>);</td></tr>
<tr><th id="77">77</th><td>}</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><em>static</em> <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="tu decl def" id="_ZL12getStringRegj" title='getStringReg' data-type='std::string getStringReg(unsigned int R)' data-ref="_ZL12getStringRegj">getStringReg</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="3R" title='R' data-type='unsigned int' data-ref="3R">R</dfn>) {</td></tr>
<tr><th id="80">80</th><td>  <b>if</b> (R &gt;= Hexagon::<span class='error' title="no member named &apos;V0&apos; in namespace &apos;llvm::Hexagon&apos;">V0</span> &amp;&amp; R &lt;= Hexagon::<span class='error' title="no member named &apos;V31&apos; in namespace &apos;llvm::Hexagon&apos;">V31</span>) {</td></tr>
<tr><th id="81">81</th><td>    <em>static</em> <em>const</em> <em>char</em>* <dfn class="local col4 decl" id="4S" title='S' data-type='const char *[32]' data-ref="4S">S</dfn>[] = { <q>"20"</q>, <q>"21"</q>, <q>"22"</q>, <q>"23"</q>, <q>"24"</q>, <q>"25"</q>, <q>"26"</q>, <q>"27"</q>,</td></tr>
<tr><th id="82">82</th><td>                        <q>"28"</q>, <q>"29"</q>, <q>"2a"</q>, <q>"2b"</q>, <q>"2c"</q>, <q>"2d"</q>, <q>"2e"</q>, <q>"2f"</q>,</td></tr>
<tr><th id="83">83</th><td>                        <q>"30"</q>, <q>"31"</q>, <q>"32"</q>, <q>"33"</q>, <q>"34"</q>, <q>"35"</q>, <q>"36"</q>, <q>"37"</q>,</td></tr>
<tr><th id="84">84</th><td>                        <q>"38"</q>, <q>"39"</q>, <q>"3a"</q>, <q>"3b"</q>, <q>"3c"</q>, <q>"3d"</q>, <q>"3e"</q>, <q>"3f"</q>};</td></tr>
<tr><th id="85">85</th><td>    <b>return</b> S[R-Hexagon::<span class='error' title="no member named &apos;V0&apos; in namespace &apos;llvm::Hexagon&apos;">V0</span>];</td></tr>
<tr><th id="86">86</th><td>  }</td></tr>
<tr><th id="87">87</th><td>  <b>if</b> (R &gt;= Hexagon::<span class='error' title="no member named &apos;Q0&apos; in namespace &apos;llvm::Hexagon&apos;">Q0</span> &amp;&amp; R &lt;= Hexagon::<span class='error' title="no member named &apos;Q3&apos; in namespace &apos;llvm::Hexagon&apos;">Q3</span>) {</td></tr>
<tr><th id="88">88</th><td>    <em>static</em> <em>const</em> <em>char</em>* <dfn class="local col5 decl" id="5S" title='S' data-type='const char *[4]' data-ref="5S">S</dfn>[] = { <q>"00"</q>, <q>"01"</q>, <q>"02"</q>, <q>"03"</q>};</td></tr>
<tr><th id="89">89</th><td>    <b>return</b> S[R-Hexagon::<span class='error' title="no member named &apos;Q0&apos; in namespace &apos;llvm::Hexagon&apos;">Q0</span>];</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>  }</td></tr>
<tr><th id="92">92</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;valid vreg&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonVectorPrint.cpp&quot;, 92)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"valid vreg"</q>);</td></tr>
<tr><th id="93">93</th><td>}</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL11addAsmInstrPN4llvm17MachineBasicBlockEjNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEERKNS_8DebugLocE10714469" title='addAsmInstr' data-type='void addAsmInstr(llvm::MachineBasicBlock * MBB, unsigned int Reg, MachineBasicBlock::instr_iterator I, const llvm::DebugLoc &amp; DL, const llvm::HexagonInstrInfo * QII, llvm::MachineFunction &amp; Fn)' data-ref="_ZL11addAsmInstrPN4llvm17MachineBasicBlockEjNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEERKNS_8DebugLocE10714469">addAsmInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="6MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="6MBB">MBB</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="7Reg" title='Reg' data-type='unsigned int' data-ref="7Reg">Reg</dfn>,</td></tr>
<tr><th id="96">96</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator">instr_iterator</a> <dfn class="local col8 decl" id="8I" title='I' data-type='MachineBasicBlock::instr_iterator' data-ref="8I">I</dfn>,</td></tr>
<tr><th id="97">97</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="9DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="9DL">DL</dfn>, <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a> *<dfn class="local col0 decl" id="10QII" title='QII' data-type='const llvm::HexagonInstrInfo *' data-ref="10QII">QII</dfn>,</td></tr>
<tr><th id="98">98</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="11Fn" title='Fn' data-type='llvm::MachineFunction &amp;' data-ref="11Fn">Fn</dfn>) {</td></tr>
<tr><th id="99">99</th><td>  <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="local col2 decl" id="12VDescStr" title='VDescStr' data-type='std::string' data-ref="12VDescStr">VDescStr</dfn> = <q>".long 0x1dffe0"</q> <a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZStplPKT_ONSt7__cxx1112basic_stringIS_T0_T1_EE" title='std::operator+' data-ref="_ZStplPKT_ONSt7__cxx1112basic_stringIS_T0_T1_EE">+</a> <a class="tu ref" href="#_ZL12getStringRegj" title='getStringReg' data-use='c' data-ref="_ZL12getStringRegj">getStringReg</a>(<a class="local col7 ref" href="#7Reg" title='Reg' data-ref="7Reg">Reg</a>);</td></tr>
<tr><th id="100">100</th><td>  <em>const</em> <em>char</em> *<dfn class="local col3 decl" id="13cstr" title='cstr' data-type='const char *' data-ref="13cstr">cstr</dfn> = <a class="local col1 ref" href="#11Fn" title='Fn' data-ref="11Fn">Fn</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction24createExternalSymbolNameENS_9StringRefE" title='llvm::MachineFunction::createExternalSymbolName' data-ref="_ZN4llvm15MachineFunction24createExternalSymbolNameENS_9StringRefE">createExternalSymbolName</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col2 ref" href="#12VDescStr" title='VDescStr' data-ref="12VDescStr">VDescStr</a>);</td></tr>
<tr><th id="101">101</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="14ExtraInfo" title='ExtraInfo' data-type='unsigned int' data-ref="14ExtraInfo">ExtraInfo</dfn> = <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Extra_HasSideEffects" title='llvm::InlineAsm::Extra_HasSideEffects' data-ref="llvm::InlineAsm::Extra_HasSideEffects">Extra_HasSideEffects</a>;</td></tr>
<tr><th id="102">102</th><td>  BuildMI(*MBB, I, DL, QII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(TargetOpcode::INLINEASM))</td></tr>
<tr><th id="103">103</th><td>    .addExternalSymbol(cstr)</td></tr>
<tr><th id="104">104</th><td>    .addImm(ExtraInfo);</td></tr>
<tr><th id="105">105</th><td>}</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL14getInstrVecRegRKN4llvm12MachineInstrERj" title='getInstrVecReg' data-type='bool getInstrVecReg(const llvm::MachineInstr &amp; MI, unsigned int &amp; Reg)' data-ref="_ZL14getInstrVecRegRKN4llvm12MachineInstrERj">getInstrVecReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="15MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="15MI">MI</dfn>, <em>unsigned</em> &amp;<dfn class="local col6 decl" id="16Reg" title='Reg' data-type='unsigned int &amp;' data-ref="16Reg">Reg</dfn>) {</td></tr>
<tr><th id="108">108</th><td>  <b>if</b> (<a class="local col5 ref" href="#15MI" title='MI' data-ref="15MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &lt; <var>1</var>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="109">109</th><td>  <i>// Vec load or compute.</i></td></tr>
<tr><th id="110">110</th><td>  <b>if</b> (<a class="local col5 ref" href="#15MI" title='MI' data-ref="15MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col5 ref" href="#15MI" title='MI' data-ref="15MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) {</td></tr>
<tr><th id="111">111</th><td>    <a class="local col6 ref" href="#16Reg" title='Reg' data-ref="16Reg">Reg</a> = <a class="local col5 ref" href="#15MI" title='MI' data-ref="15MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="112">112</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL8isVecRegj" title='isVecReg' data-use='c' data-ref="_ZL8isVecRegj">isVecReg</a>(<a class="local col6 ref" href="#16Reg" title='Reg' data-ref="16Reg">Reg</a>))</td></tr>
<tr><th id="113">113</th><td>      <b>return</b> !<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#TraceHexVectorStoresOnly" title='TraceHexVectorStoresOnly' data-use='m' data-ref="TraceHexVectorStoresOnly">TraceHexVectorStoresOnly</a>;</td></tr>
<tr><th id="114">114</th><td>  }</td></tr>
<tr><th id="115">115</th><td>  <i>// Vec store.</i></td></tr>
<tr><th id="116">116</th><td>  <b>if</b> (<a class="local col5 ref" href="#15MI" title='MI' data-ref="15MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>() &amp;&amp; <a class="local col5 ref" href="#15MI" title='MI' data-ref="15MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &gt;= <var>3</var> &amp;&amp; <a class="local col5 ref" href="#15MI" title='MI' data-ref="15MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="117">117</th><td>    <a class="local col6 ref" href="#16Reg" title='Reg' data-ref="16Reg">Reg</a> = <a class="local col5 ref" href="#15MI" title='MI' data-ref="15MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="118">118</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL8isVecRegj" title='isVecReg' data-use='c' data-ref="_ZL8isVecRegj">isVecReg</a>(<a class="local col6 ref" href="#16Reg" title='Reg' data-ref="16Reg">Reg</a>))</td></tr>
<tr><th id="119">119</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="120">120</th><td>  }</td></tr>
<tr><th id="121">121</th><td>  <i>// Vec store post increment.</i></td></tr>
<tr><th id="122">122</th><td>  <b>if</b> (<a class="local col5 ref" href="#15MI" title='MI' data-ref="15MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>() &amp;&amp; <a class="local col5 ref" href="#15MI" title='MI' data-ref="15MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &gt;= <var>4</var> &amp;&amp; <a class="local col5 ref" href="#15MI" title='MI' data-ref="15MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="123">123</th><td>    <a class="local col6 ref" href="#16Reg" title='Reg' data-ref="16Reg">Reg</a> = <a class="local col5 ref" href="#15MI" title='MI' data-ref="15MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="124">124</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL8isVecRegj" title='isVecReg' data-use='c' data-ref="_ZL8isVecRegj">isVecReg</a>(<a class="local col6 ref" href="#16Reg" title='Reg' data-ref="16Reg">Reg</a>))</td></tr>
<tr><th id="125">125</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="126">126</th><td>  }</td></tr>
<tr><th id="127">127</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="128">128</th><td>}</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonVectorPrint" title='(anonymous namespace)::HexagonVectorPrint' data-ref="(anonymousnamespace)::HexagonVectorPrint">HexagonVectorPrint</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_118HexagonVectorPrint20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::HexagonVectorPrint::runOnMachineFunction' data-type='bool (anonymous namespace)::HexagonVectorPrint::runOnMachineFunction(llvm::MachineFunction &amp; Fn)' data-ref="_ZN12_GLOBAL__N_118HexagonVectorPrint20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="17Fn" title='Fn' data-type='llvm::MachineFunction &amp;' data-ref="17Fn">Fn</dfn>) {</td></tr>
<tr><th id="131">131</th><td>  <em>bool</em> <dfn class="local col8 decl" id="18Changed" title='Changed' data-type='bool' data-ref="18Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="132">132</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonVectorPrint::QST" title='(anonymous namespace)::HexagonVectorPrint::QST' data-use='w' data-ref="(anonymousnamespace)::HexagonVectorPrint::QST">QST</a> = &amp;<a class="local col7 ref" href="#17Fn" title='Fn' data-ref="17Fn">Fn</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;();</td></tr>
<tr><th id="133">133</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonVectorPrint::QRI" title='(anonymous namespace)::HexagonVectorPrint::QRI' data-use='w' data-ref="(anonymousnamespace)::HexagonVectorPrint::QRI">QRI</a> = <a class="tu member" href="#(anonymousnamespace)::HexagonVectorPrint::QST" title='(anonymous namespace)::HexagonVectorPrint::QST' data-use='r' data-ref="(anonymousnamespace)::HexagonVectorPrint::QST">QST</a>-&gt;<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv" title='llvm::HexagonSubtarget::getRegisterInfo' data-ref="_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="134">134</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonVectorPrint::QII" title='(anonymous namespace)::HexagonVectorPrint::QII' data-use='w' data-ref="(anonymousnamespace)::HexagonVectorPrint::QII">QII</a> = <a class="tu member" href="#(anonymousnamespace)::HexagonVectorPrint::QST" title='(anonymous namespace)::HexagonVectorPrint::QST' data-use='r' data-ref="(anonymousnamespace)::HexagonVectorPrint::QST">QST</a>-&gt;<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget12getInstrInfoEv" title='llvm::HexagonSubtarget::getInstrInfo' data-ref="_ZNK4llvm16HexagonSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="135">135</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col9 decl" id="19VecPrintList" title='VecPrintList' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="19VecPrintList">VecPrintList</dfn>;</td></tr>
<tr><th id="136">136</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col0 decl" id="20MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="20MBB">MBB</dfn> : <a class="local col7 ref" href="#17Fn" title='Fn' data-ref="17Fn">Fn</a>)</td></tr>
<tr><th id="137">137</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col1 decl" id="21MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="21MI">MI</dfn> : <a class="local col0 ref" href="#20MBB" title='MBB' data-ref="20MBB">MBB</a>) {</td></tr>
<tr><th id="138">138</th><td>      <b>if</b> (<a class="local col1 ref" href="#21MI" title='MI' data-ref="21MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBundleEv" title='llvm::MachineInstr::isBundle' data-ref="_ZNK4llvm12MachineInstr8isBundleEv">isBundle</a>()) {</td></tr>
<tr><th id="139">139</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator">instr_iterator</a> <dfn class="local col2 decl" id="22MII" title='MII' data-type='MachineBasicBlock::instr_iterator' data-ref="22MII">MII</dfn> = <a class="local col1 ref" href="#21MI" title='MI' data-ref="21MI">MI</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="140">140</th><td>        <b>for</b> (<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col2 ref" href="#22MII" title='MII' data-ref="22MII">MII</a>; <a class="local col2 ref" href="#22MII" title='MII' data-ref="22MII">MII</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col0 ref" href="#20MBB" title='MBB' data-ref="20MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>() &amp;&amp; <a class="local col2 ref" href="#22MII" title='MII' data-ref="22MII">MII</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsideBundleEv" title='llvm::MachineInstr::isInsideBundle' data-ref="_ZNK4llvm12MachineInstr14isInsideBundleEv">isInsideBundle</a>(); <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col2 ref" href="#22MII" title='MII' data-ref="22MII">MII</a>) {</td></tr>
<tr><th id="141">141</th><td>          <b>if</b> (<a class="local col2 ref" href="#22MII" title='MII' data-ref="22MII">MII</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &lt; <var>1</var>)</td></tr>
<tr><th id="142">142</th><td>            <b>continue</b>;</td></tr>
<tr><th id="143">143</th><td>          <em>unsigned</em> <dfn class="local col3 decl" id="23Reg" title='Reg' data-type='unsigned int' data-ref="23Reg">Reg</dfn> = <var>0</var>;</td></tr>
<tr><th id="144">144</th><td>          <b>if</b> (<a class="tu ref" href="#_ZL14getInstrVecRegRKN4llvm12MachineInstrERj" title='getInstrVecReg' data-use='c' data-ref="_ZL14getInstrVecRegRKN4llvm12MachineInstrERj">getInstrVecReg</a>(<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col2 ref" href="#22MII" title='MII' data-ref="22MII">MII</a>, <span class='refarg'><a class="local col3 ref" href="#23Reg" title='Reg' data-ref="23Reg">Reg</a></span>)) {</td></tr>
<tr><th id="145">145</th><td>            <a class="local col9 ref" href="#19VecPrintList" title='VecPrintList' data-ref="19VecPrintList">VecPrintList</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>((&amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col2 ref" href="#22MII" title='MII' data-ref="22MII">MII</a>));</td></tr>
<tr><th id="146">146</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-vector-print&quot;)) { dbgs() &lt;&lt; &quot;Found vector reg inside bundle \n&quot;; MII-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Found vector reg inside bundle \n"</q>;</td></tr>
<tr><th id="147">147</th><td>                       <a class="local col2 ref" href="#22MII" title='MII' data-ref="22MII">MII</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="148">148</th><td>          }</td></tr>
<tr><th id="149">149</th><td>        }</td></tr>
<tr><th id="150">150</th><td>      } <b>else</b> {</td></tr>
<tr><th id="151">151</th><td>        <em>unsigned</em> <dfn class="local col4 decl" id="24Reg" title='Reg' data-type='unsigned int' data-ref="24Reg">Reg</dfn> = <var>0</var>;</td></tr>
<tr><th id="152">152</th><td>        <b>if</b> (<a class="tu ref" href="#_ZL14getInstrVecRegRKN4llvm12MachineInstrERj" title='getInstrVecReg' data-use='c' data-ref="_ZL14getInstrVecRegRKN4llvm12MachineInstrERj">getInstrVecReg</a>(<a class="local col1 ref" href="#21MI" title='MI' data-ref="21MI">MI</a>, <span class='refarg'><a class="local col4 ref" href="#24Reg" title='Reg' data-ref="24Reg">Reg</a></span>)) {</td></tr>
<tr><th id="153">153</th><td>          <a class="local col9 ref" href="#19VecPrintList" title='VecPrintList' data-ref="19VecPrintList">VecPrintList</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(&amp;<a class="local col1 ref" href="#21MI" title='MI' data-ref="21MI">MI</a>);</td></tr>
<tr><th id="154">154</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-vector-print&quot;)) { dbgs() &lt;&lt; &quot;Found vector reg \n&quot;; MI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Found vector reg \n"</q>; <a class="local col1 ref" href="#21MI" title='MI' data-ref="21MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="155">155</th><td>        }</td></tr>
<tr><th id="156">156</th><td>      }</td></tr>
<tr><th id="157">157</th><td>    }</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>  <a class="local col8 ref" href="#18Changed" title='Changed' data-ref="18Changed">Changed</a> = !<a class="local col9 ref" href="#19VecPrintList" title='VecPrintList' data-ref="19VecPrintList">VecPrintList</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>();</td></tr>
<tr><th id="160">160</th><td>  <b>if</b> (!<a class="local col8 ref" href="#18Changed" title='Changed' data-ref="18Changed">Changed</a>)</td></tr>
<tr><th id="161">161</th><td>    <b>return</b> <a class="local col8 ref" href="#18Changed" title='Changed' data-ref="18Changed">Changed</a>;</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td>  <b>for</b> (<em>auto</em> *<dfn class="local col5 decl" id="25I" title='I' data-type='llvm::MachineInstr *' data-ref="25I">I</dfn> : <a class="local col9 ref" href="#19VecPrintList" title='VecPrintList' data-ref="19VecPrintList">VecPrintList</a>) {</td></tr>
<tr><th id="164">164</th><td>    <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col6 decl" id="26DL" title='DL' data-type='llvm::DebugLoc' data-ref="26DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col5 ref" href="#25I" title='I' data-ref="25I">I</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="165">165</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="27MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="27MBB">MBB</dfn> = <a class="local col5 ref" href="#25I" title='I' data-ref="25I">I</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="166">166</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-vector-print&quot;)) { dbgs() &lt;&lt; &quot;Evaluating V MI\n&quot;; I-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Evaluating V MI\n"</q>; <a class="local col5 ref" href="#25I" title='I' data-ref="25I">I</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="167">167</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="28Reg" title='Reg' data-type='unsigned int' data-ref="28Reg">Reg</dfn> = <var>0</var>;</td></tr>
<tr><th id="168">168</th><td>    <b>if</b> (!<a class="tu ref" href="#_ZL14getInstrVecRegRKN4llvm12MachineInstrERj" title='getInstrVecReg' data-use='c' data-ref="_ZL14getInstrVecRegRKN4llvm12MachineInstrERj">getInstrVecReg</a>(*<a class="local col5 ref" href="#25I" title='I' data-ref="25I">I</a>, <span class='refarg'><a class="local col8 ref" href="#28Reg" title='Reg' data-ref="28Reg">Reg</a></span>))</td></tr>
<tr><th id="169">169</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Need a vector reg&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonVectorPrint.cpp&quot;, 169)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Need a vector reg"</q>);</td></tr>
<tr><th id="170">170</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator">instr_iterator</a> <dfn class="local col9 decl" id="29MII" title='MII' data-type='MachineBasicBlock::instr_iterator' data-ref="29MII">MII</dfn> = <a class="local col5 ref" href="#25I" title='I' data-ref="25I">I</a>-&gt;<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="171">171</th><td>    <b>if</b> (<a class="local col5 ref" href="#25I" title='I' data-ref="25I">I</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsideBundleEv" title='llvm::MachineInstr::isInsideBundle' data-ref="_ZNK4llvm12MachineInstr14isInsideBundleEv">isInsideBundle</a>()) {</td></tr>
<tr><th id="172">172</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-vector-print&quot;)) { dbgs() &lt;&lt; &quot;add to end of bundle\n&quot;; I-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"add to end of bundle\n"</q>; <a class="local col5 ref" href="#25I" title='I' data-ref="25I">I</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="173">173</th><td>      <b>while</b> (<a class="local col7 ref" href="#27MBB" title='MBB' data-ref="27MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>() <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col9 ref" href="#29MII" title='MII' data-ref="29MII">MII</a> &amp;&amp; <a class="local col9 ref" href="#29MII" title='MII' data-ref="29MII">MII</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsideBundleEv" title='llvm::MachineInstr::isInsideBundle' data-ref="_ZNK4llvm12MachineInstr14isInsideBundleEv">isInsideBundle</a>())</td></tr>
<tr><th id="174">174</th><td>        <a class="local col9 ref" href="#29MII" title='MII' data-ref="29MII">MII</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEi" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEi">++</a>;</td></tr>
<tr><th id="175">175</th><td>    } <b>else</b> {</td></tr>
<tr><th id="176">176</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-vector-print&quot;)) { dbgs() &lt;&lt; &quot;add after instruction\n&quot;; I-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"add after instruction\n"</q>; <a class="local col5 ref" href="#25I" title='I' data-ref="25I">I</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="177">177</th><td>      <a class="local col9 ref" href="#29MII" title='MII' data-ref="29MII">MII</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEi" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEi">++</a>;</td></tr>
<tr><th id="178">178</th><td>    }</td></tr>
<tr><th id="179">179</th><td>    <b>if</b> (<a class="local col7 ref" href="#27MBB" title='MBB' data-ref="27MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>() <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">==</a> <a class="local col9 ref" href="#29MII" title='MII' data-ref="29MII">MII</a>)</td></tr>
<tr><th id="180">180</th><td>      <b>continue</b>;</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>    <b>if</b> (Reg &gt;= Hexagon::<span class='error' title="no member named &apos;V0&apos; in namespace &apos;llvm::Hexagon&apos;">V0</span> &amp;&amp; Reg &lt;= Hexagon::<span class='error' title="no member named &apos;V31&apos; in namespace &apos;llvm::Hexagon&apos;">V31</span>) {</td></tr>
<tr><th id="183">183</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-vector-print&quot;)) { dbgs() &lt;&lt; &quot;adding dump for V&quot; &lt;&lt; Reg - Hexagon::V0 &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"adding dump for V"</q> &lt;&lt; Reg - Hexagon::<span class='error' title="no member named &apos;V0&apos; in namespace &apos;llvm::Hexagon&apos;">V0</span> &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="184">184</th><td>      <a class="tu ref" href="#_ZL11addAsmInstrPN4llvm17MachineBasicBlockEjNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEERKNS_8DebugLocE10714469" title='addAsmInstr' data-use='c' data-ref="_ZL11addAsmInstrPN4llvm17MachineBasicBlockEjNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEERKNS_8DebugLocE10714469">addAsmInstr</a>(<a class="local col7 ref" href="#27MBB" title='MBB' data-ref="27MBB">MBB</a>, <a class="local col8 ref" href="#28Reg" title='Reg' data-ref="28Reg">Reg</a>, <a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="local col9 ref" href="#29MII" title='MII' data-ref="29MII">MII</a>, <a class="local col6 ref" href="#26DL" title='DL' data-ref="26DL">DL</a>, <a class="tu member" href="#(anonymousnamespace)::HexagonVectorPrint::QII" title='(anonymous namespace)::HexagonVectorPrint::QII' data-use='r' data-ref="(anonymousnamespace)::HexagonVectorPrint::QII">QII</a>, <span class='refarg'><a class="local col7 ref" href="#17Fn" title='Fn' data-ref="17Fn">Fn</a></span>);</td></tr>
<tr><th id="185">185</th><td>    } <b>else</b> <b>if</b> (Reg &gt;= Hexagon::<span class='error' title="no member named &apos;W0&apos; in namespace &apos;llvm::Hexagon&apos;">W0</span> &amp;&amp; Reg &lt;= Hexagon::<span class='error' title="no member named &apos;W15&apos; in namespace &apos;llvm::Hexagon&apos;">W15</span>) {</td></tr>
<tr><th id="186">186</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-vector-print&quot;)) { dbgs() &lt;&lt; &quot;adding dump for W&quot; &lt;&lt; Reg - Hexagon::W0 &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"adding dump for W"</q> &lt;&lt; Reg - Hexagon::<span class='error' title="no member named &apos;W0&apos; in namespace &apos;llvm::Hexagon&apos;">W0</span> &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="187">187</th><td>      addAsmInstr(MBB, Hexagon::<span class='error' title="no member named &apos;V0&apos; in namespace &apos;llvm::Hexagon&apos;">V0</span> + (Reg - Hexagon::<span class='error' title="no member named &apos;W0&apos; in namespace &apos;llvm::Hexagon&apos;">W0</span>) * <var>2</var> + <var>1</var>,</td></tr>
<tr><th id="188">188</th><td>                  MII, DL, QII, Fn);</td></tr>
<tr><th id="189">189</th><td>      addAsmInstr(MBB, Hexagon::<span class='error' title="no member named &apos;V0&apos; in namespace &apos;llvm::Hexagon&apos;">V0</span> + (Reg - Hexagon::<span class='error' title="no member named &apos;W0&apos; in namespace &apos;llvm::Hexagon&apos;">W0</span>) * <var>2</var>,</td></tr>
<tr><th id="190">190</th><td>                   MII, DL, QII, Fn);</td></tr>
<tr><th id="191">191</th><td>    } <b>else</b> <b>if</b> (Reg &gt;= Hexagon::<span class='error' title="no member named &apos;Q0&apos; in namespace &apos;llvm::Hexagon&apos;">Q0</span> &amp;&amp; Reg &lt;= Hexagon::<span class='error' title="no member named &apos;Q3&apos; in namespace &apos;llvm::Hexagon&apos;">Q3</span>) {</td></tr>
<tr><th id="192">192</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-vector-print&quot;)) { dbgs() &lt;&lt; &quot;adding dump for Q&quot; &lt;&lt; Reg - Hexagon::Q0 &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"adding dump for Q"</q> &lt;&lt; Reg - Hexagon::<span class='error' title="no member named &apos;Q0&apos; in namespace &apos;llvm::Hexagon&apos;">Q0</span> &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="193">193</th><td>      <a class="tu ref" href="#_ZL11addAsmInstrPN4llvm17MachineBasicBlockEjNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEERKNS_8DebugLocE10714469" title='addAsmInstr' data-use='c' data-ref="_ZL11addAsmInstrPN4llvm17MachineBasicBlockEjNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEERKNS_8DebugLocE10714469">addAsmInstr</a>(<a class="local col7 ref" href="#27MBB" title='MBB' data-ref="27MBB">MBB</a>, <a class="local col8 ref" href="#28Reg" title='Reg' data-ref="28Reg">Reg</a>, <a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="local col9 ref" href="#29MII" title='MII' data-ref="29MII">MII</a>, <a class="local col6 ref" href="#26DL" title='DL' data-ref="26DL">DL</a>, <a class="tu member" href="#(anonymousnamespace)::HexagonVectorPrint::QII" title='(anonymous namespace)::HexagonVectorPrint::QII' data-use='r' data-ref="(anonymousnamespace)::HexagonVectorPrint::QII">QII</a>, <span class='refarg'><a class="local col7 ref" href="#17Fn" title='Fn' data-ref="17Fn">Fn</a></span>);</td></tr>
<tr><th id="194">194</th><td>    } <b>else</b></td></tr>
<tr><th id="195">195</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Bad Vector reg&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonVectorPrint.cpp&quot;, 195)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Bad Vector reg"</q>);</td></tr>
<tr><th id="196">196</th><td>  }</td></tr>
<tr><th id="197">197</th><td>  <b>return</b> <a class="local col8 ref" href="#18Changed" title='Changed' data-ref="18Changed">Changed</a>;</td></tr>
<tr><th id="198">198</th><td>}</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="201">201</th><td><i>//                         Public Constructor Functions</i></td></tr>
<tr><th id="202">202</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="203">203</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#33" title="static void *initializeHexagonVectorPrintPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;Hexagon VectorPrint pass&quot;, &quot;hexagon-vector-print&quot;, &amp;HexagonVectorPrint::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;HexagonVectorPrint&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeHexagonVectorPrintPassFlag; void llvm::initializeHexagonVectorPrintPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeHexagonVectorPrintPassFlag, initializeHexagonVectorPrintPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::HexagonVectorPrint" title='(anonymous namespace)::HexagonVectorPrint' data-ref="(anonymousnamespace)::HexagonVectorPrint">HexagonVectorPrint</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"hexagon-vector-print"</q>,</td></tr>
<tr><th id="204">204</th><td>  <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Hexagon VectorPrint pass"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm24createHexagonVectorPrintEv" title='llvm::createHexagonVectorPrint' data-ref="_ZN4llvm24createHexagonVectorPrintEv">createHexagonVectorPrint</dfn>() {</td></tr>
<tr><th id="207">207</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::HexagonVectorPrint" title='(anonymous namespace)::HexagonVectorPrint' data-ref="(anonymousnamespace)::HexagonVectorPrint">HexagonVectorPrint</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonVectorPrintC1Ev" title='(anonymous namespace)::HexagonVectorPrint::HexagonVectorPrint' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonVectorPrintC1Ev">(</a>);</td></tr>
<tr><th id="208">208</th><td>}</td></tr>
<tr><th id="209">209</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
