vendor_name = ModelSim
source_file = 1, E:/digital/0328/full_adder/full_adder.vhd
source_file = 1, E:/digital/0328/full_adder/Waveform.vwf
source_file = 1, E:/digital/0328/full_adder/db/full_adder.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = full_adder
instance = comp, \c_in~I , c_in, full_adder, 1
instance = comp, \a~I , a, full_adder, 1
instance = comp, \b~I , b, full_adder, 1
instance = comp, \c_out~0 , c_out~0, full_adder, 1
instance = comp, \sum~0 , sum~0, full_adder, 1
instance = comp, \c_out~I , c_out, full_adder, 1
instance = comp, \sum~I , sum, full_adder, 1
