// Seed: 2816799423
module module_0 (
    input id_0,
    input id_1
);
  logic id_2;
endmodule
module module_1 ();
  always @(id_0 or posedge id_0) begin
    if (1) id_2 = 1;
    else begin
      id_2 <= id_2 * 1 + id_2;
    end
  end
  logic id_3;
endmodule
