(pcb "/home/aditi/Development/kicad circuits/sonde xilinx/sonde xilinx.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "5.1.5-52549c5~84~ubuntu18.04.1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer top_copper
      (type signal)
      (property
        (index 0)
      )
    )
    (layer bottom_copper
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  184150 -110490  102870 -110490  102870 -67310  184150 -67310
            184150 -110490)
    )
    (plane GND (polygon bottom_copper 0  182880 -109220  182880 -68580  105410 -68580  105410 -109220
            182880 -109220))
    (via "Via[0-1]_1651:635_um")
    (rule
      (width 635)
      (clearance 254.1)
      (clearance 254.1 (type default_smd))
      (clearance 63.5 (type smd_smd))
    )
  )
  (placement
    (component "Connector_Dsub:DSUB-25_Male_EdgeMount_P2.77mm"
      (place J1 105512 -89103.2 front 270 (PN DB25MALE))
    )
    (component "Connector_Dsub:DSUB-9_Male_EdgeMount_P2.77mm"
      (place J2 181610 -90119.2 back 90 (PN DB9MALE))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x06_P2.54mm_Vertical
      (place P1 169672 -80137 front 0 (PN CONN_6))
    )
    (component Capacitor_THT:C_Disc_D5.1mm_W3.2mm_P5.00mm
      (place C2 140970 -102870 front 270 (PN 100pF))
      (place C4 149000 -102870 front 270 (PN 100pF))
    )
    (component Capacitor_THT:C_Disc_D5.1mm_W3.2mm_P5.00mm::1
      (place C3 151130 -69850 front 0 (PN 100pF))
      (place C5 145000 -102870 front 270 (PN 100pF))
    )
    (component "Package_DIP:DIP-14_W7.62mm_LongPads"
      (place U1 127000 -82550 front 0 (PN 74LS125))
    )
    (component "Package_DIP:DIP-14_W7.62mm_LongPads::1"
      (place U2 140970 -82550 front 0 (PN 74LS125))
    )
    (component Capacitor_THT:C_Axial_L5.1mm_D3.1mm_P12.50mm_Horizontal
      (place C1 134620 -76200 front 0 (PN 1uF))
    )
    (component "Diode_THT:D_A-405_P7.62mm_Horizontal"
      (place D1 134620 -72390 front 180 (PN BAT46))
    )
    (component "Diode_THT:D_A-405_P7.62mm_Horizontal::1"
      (place D2 160020 -78740 front 180 (PN BAT46))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (place R10 121920 -77216 front 180 (PN 100))
      (place R1 121920 -73863.2 front 180 (PN 100))
      (place R6 121933 -83820 front 180 (PN 100))
      (place R8 121920 -87630 front 180 (PN 100))
      (place R12 162560 -99060 front 180 (PN 100))
      (place R4 121920 -104140 front 180 (PN 47))
      (place R14 162560 -88900 front 180 (PN 100))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal::1
      (place R5 151130 -73660 front 0 (PN 1K))
      (place R2 137160 -72390 front 0 (PN 5,1K))
      (place R7 121920 -92710 front 180 (PN 100))
      (place R11 162560 -93980 front 180 (PN 100))
      (place R13 162560 -105410 front 180 (PN 100))
      (place R9 121920 -80518 front 180 (PN 100))
    )
  )
  (library
    (image "Connector_Dsub:DSUB-25_Male_EdgeMount_P2.77mm"
      (outline (path signal 100  -17220 910  -17220 -1990))
      (outline (path signal 100  -17220 -1990  -16020 -1990))
      (outline (path signal 100  -16020 -1990  -16020 910))
      (outline (path signal 100  -16020 910  -17220 910))
      (outline (path signal 100  -14450 910  -14450 -1990))
      (outline (path signal 100  -14450 -1990  -13250 -1990))
      (outline (path signal 100  -13250 -1990  -13250 910))
      (outline (path signal 100  -13250 910  -14450 910))
      (outline (path signal 100  -11680 910  -11680 -1990))
      (outline (path signal 100  -11680 -1990  -10480 -1990))
      (outline (path signal 100  -10480 -1990  -10480 910))
      (outline (path signal 100  -10480 910  -11680 910))
      (outline (path signal 100  -8910 910  -8910 -1990))
      (outline (path signal 100  -8910 -1990  -7710 -1990))
      (outline (path signal 100  -7710 -1990  -7710 910))
      (outline (path signal 100  -7710 910  -8910 910))
      (outline (path signal 100  -6140 910  -6140 -1990))
      (outline (path signal 100  -6140 -1990  -4940 -1990))
      (outline (path signal 100  -4940 -1990  -4940 910))
      (outline (path signal 100  -4940 910  -6140 910))
      (outline (path signal 100  -3370 910  -3370 -1990))
      (outline (path signal 100  -3370 -1990  -2170 -1990))
      (outline (path signal 100  -2170 -1990  -2170 910))
      (outline (path signal 100  -2170 910  -3370 910))
      (outline (path signal 100  -600 910  -600 -1990))
      (outline (path signal 100  -600 -1990  600 -1990))
      (outline (path signal 100  600 -1990  600 910))
      (outline (path signal 100  600 910  -600 910))
      (outline (path signal 100  2170 910  2170 -1990))
      (outline (path signal 100  2170 -1990  3370 -1990))
      (outline (path signal 100  3370 -1990  3370 910))
      (outline (path signal 100  3370 910  2170 910))
      (outline (path signal 100  4940 910  4940 -1990))
      (outline (path signal 100  4940 -1990  6140 -1990))
      (outline (path signal 100  6140 -1990  6140 910))
      (outline (path signal 100  6140 910  4940 910))
      (outline (path signal 100  7710 910  7710 -1990))
      (outline (path signal 100  7710 -1990  8910 -1990))
      (outline (path signal 100  8910 -1990  8910 910))
      (outline (path signal 100  8910 910  7710 910))
      (outline (path signal 100  10480 910  10480 -1990))
      (outline (path signal 100  10480 -1990  11680 -1990))
      (outline (path signal 100  11680 -1990  11680 910))
      (outline (path signal 100  11680 910  10480 910))
      (outline (path signal 100  13250 910  13250 -1990))
      (outline (path signal 100  13250 -1990  14450 -1990))
      (outline (path signal 100  14450 -1990  14450 910))
      (outline (path signal 100  14450 910  13250 910))
      (outline (path signal 100  16020 910  16020 -1990))
      (outline (path signal 100  16020 -1990  17220 -1990))
      (outline (path signal 100  17220 -1990  17220 910))
      (outline (path signal 100  17220 910  16020 910))
      (outline (path signal 100  -15835 910  -15835 -1990))
      (outline (path signal 100  -15835 -1990  -14635 -1990))
      (outline (path signal 100  -14635 -1990  -14635 910))
      (outline (path signal 100  -14635 910  -15835 910))
      (outline (path signal 100  -13065 910  -13065 -1990))
      (outline (path signal 100  -13065 -1990  -11865 -1990))
      (outline (path signal 100  -11865 -1990  -11865 910))
      (outline (path signal 100  -11865 910  -13065 910))
      (outline (path signal 100  -10295 910  -10295 -1990))
      (outline (path signal 100  -10295 -1990  -9095 -1990))
      (outline (path signal 100  -9095 -1990  -9095 910))
      (outline (path signal 100  -9095 910  -10295 910))
      (outline (path signal 100  -7525 910  -7525 -1990))
      (outline (path signal 100  -7525 -1990  -6325 -1990))
      (outline (path signal 100  -6325 -1990  -6325 910))
      (outline (path signal 100  -6325 910  -7525 910))
      (outline (path signal 100  -4755 910  -4755 -1990))
      (outline (path signal 100  -4755 -1990  -3555 -1990))
      (outline (path signal 100  -3555 -1990  -3555 910))
      (outline (path signal 100  -3555 910  -4755 910))
      (outline (path signal 100  -1985 910  -1985 -1990))
      (outline (path signal 100  -1985 -1990  -785 -1990))
      (outline (path signal 100  -785 -1990  -785 910))
      (outline (path signal 100  -785 910  -1985 910))
      (outline (path signal 100  785 910  785 -1990))
      (outline (path signal 100  785 -1990  1985 -1990))
      (outline (path signal 100  1985 -1990  1985 910))
      (outline (path signal 100  1985 910  785 910))
      (outline (path signal 100  3555 910  3555 -1990))
      (outline (path signal 100  3555 -1990  4755 -1990))
      (outline (path signal 100  4755 -1990  4755 910))
      (outline (path signal 100  4755 910  3555 910))
      (outline (path signal 100  6325 910  6325 -1990))
      (outline (path signal 100  6325 -1990  7525 -1990))
      (outline (path signal 100  7525 -1990  7525 910))
      (outline (path signal 100  7525 910  6325 910))
      (outline (path signal 100  9095 910  9095 -1990))
      (outline (path signal 100  9095 -1990  10295 -1990))
      (outline (path signal 100  10295 -1990  10295 910))
      (outline (path signal 100  10295 910  9095 910))
      (outline (path signal 100  11865 910  11865 -1990))
      (outline (path signal 100  11865 -1990  13065 -1990))
      (outline (path signal 100  13065 -1990  13065 910))
      (outline (path signal 100  13065 910  11865 910))
      (outline (path signal 100  14635 910  14635 -1990))
      (outline (path signal 100  14635 -1990  15835 -1990))
      (outline (path signal 100  15835 -1990  15835 910))
      (outline (path signal 100  15835 910  14635 910))
      (outline (path signal 100  -18550 -1990  -18550 -4790))
      (outline (path signal 100  -18550 -4790  18550 -4790))
      (outline (path signal 100  18550 -4790  18550 -1990))
      (outline (path signal 100  18550 -1990  -18550 -1990))
      (outline (path signal 100  -19550 -4790  -19550 -9290))
      (outline (path signal 100  -19550 -9290  19550 -9290))
      (outline (path signal 100  19550 -9290  19550 -4790))
      (outline (path signal 100  19550 -4790  -19550 -4790))
      (outline (path signal 100  -26550 -9290  -26550 -9690))
      (outline (path signal 100  -26550 -9690  26550 -9690))
      (outline (path signal 100  26550 -9690  26550 -9290))
      (outline (path signal 100  26550 -9290  -26550 -9290))
      (outline (path signal 100  -19150 -9690  -19150 -15690))
      (outline (path signal 100  -19150 -15690  19150 -15690))
      (outline (path signal 100  19150 -15690  19150 -9690))
      (outline (path signal 100  19150 -9690  -19150 -9690))
      (outline (path signal 50  -18050 2250  18050 2250))
      (outline (path signal 50  18050 2250  18050 -1500))
      (outline (path signal 50  18050 -1500  19050 -1500))
      (outline (path signal 50  19050 -1500  19050 -4300))
      (outline (path signal 50  19050 -4300  20050 -4300))
      (outline (path signal 50  20050 -4300  20050 -8800))
      (outline (path signal 50  20050 -8800  27050 -8800))
      (outline (path signal 50  27050 -8800  27050 -10200))
      (outline (path signal 50  27050 -10200  19650 -10200))
      (outline (path signal 50  19650 -10200  19650 -16200))
      (outline (path signal 50  19650 -16200  -19650 -16200))
      (outline (path signal 50  -19650 -16200  -19650 -10200))
      (outline (path signal 50  -19650 -10200  -27050 -10200))
      (outline (path signal 50  -27050 -10200  -27050 -8800))
      (outline (path signal 50  -27050 -8800  -20050 -8800))
      (outline (path signal 50  -20050 -8800  -20050 -4300))
      (outline (path signal 50  -20050 -4300  -19050 -4300))
      (outline (path signal 50  -19050 -4300  -19050 -1500))
      (outline (path signal 50  -19050 -1500  -18050 -1500))
      (outline (path signal 50  -18050 -1500  -18050 2250))
      (outline (path signal 120  17803.3 -1740  17803.3 2000))
      (outline (path signal 120  17803.3 2000  -17803.3 2000))
      (outline (path signal 120  -17803.3 2000  -17803.3 -1740))
      (outline (path signal 120  -18043.3 0  -18043.3 2240))
      (outline (path signal 120  -18043.3 2240  -13850 2240))
      (outline (path signal 50  -26550 -1990  26550 -1990))
      (pin Rect[T]Pad_1846.67x3480_um 1 -16620 0)
      (pin Rect[T]Pad_1846.67x3480_um 2 -13850 0)
      (pin Rect[T]Pad_1846.67x3480_um 3 -11080 0)
      (pin Rect[T]Pad_1846.67x3480_um 4 -8310 0)
      (pin Rect[T]Pad_1846.67x3480_um 5 -5540 0)
      (pin Rect[T]Pad_1846.67x3480_um 6 -2770 0)
      (pin Rect[T]Pad_1846.67x3480_um 7 0 0)
      (pin Rect[T]Pad_1846.67x3480_um 8 2770 0)
      (pin Rect[T]Pad_1846.67x3480_um 9 5540 0)
      (pin Rect[T]Pad_1846.67x3480_um 10 8310 0)
      (pin Rect[T]Pad_1846.67x3480_um 11 11080 0)
      (pin Rect[T]Pad_1846.67x3480_um 12 13850 0)
      (pin Rect[T]Pad_1846.67x3480_um 13 16620 0)
      (pin Rect[B]Pad_1846.67x3480_um 14 -15235 0)
      (pin Rect[B]Pad_1846.67x3480_um 15 -12465 0)
      (pin Rect[B]Pad_1846.67x3480_um 16 -9695 0)
      (pin Rect[B]Pad_1846.67x3480_um 17 -6925 0)
      (pin Rect[B]Pad_1846.67x3480_um 18 -4155 0)
      (pin Rect[B]Pad_1846.67x3480_um 19 -1385 0)
      (pin Rect[B]Pad_1846.67x3480_um 20 1385 0)
      (pin Rect[B]Pad_1846.67x3480_um 21 4155 0)
      (pin Rect[B]Pad_1846.67x3480_um 22 6925 0)
      (pin Rect[B]Pad_1846.67x3480_um 23 9695 0)
      (pin Rect[B]Pad_1846.67x3480_um 24 12465 0)
      (pin Rect[B]Pad_1846.67x3480_um 25 15235 0)
    )
    (image "Connector_Dsub:DSUB-9_Male_EdgeMount_P2.77mm"
      (outline (path signal 100  -6140 910  -6140 -1990))
      (outline (path signal 100  -6140 -1990  -4940 -1990))
      (outline (path signal 100  -4940 -1990  -4940 910))
      (outline (path signal 100  -4940 910  -6140 910))
      (outline (path signal 100  -3370 910  -3370 -1990))
      (outline (path signal 100  -3370 -1990  -2170 -1990))
      (outline (path signal 100  -2170 -1990  -2170 910))
      (outline (path signal 100  -2170 910  -3370 910))
      (outline (path signal 100  -600 910  -600 -1990))
      (outline (path signal 100  -600 -1990  600 -1990))
      (outline (path signal 100  600 -1990  600 910))
      (outline (path signal 100  600 910  -600 910))
      (outline (path signal 100  2170 910  2170 -1990))
      (outline (path signal 100  2170 -1990  3370 -1990))
      (outline (path signal 100  3370 -1990  3370 910))
      (outline (path signal 100  3370 910  2170 910))
      (outline (path signal 100  4940 910  4940 -1990))
      (outline (path signal 100  4940 -1990  6140 -1990))
      (outline (path signal 100  6140 -1990  6140 910))
      (outline (path signal 100  6140 910  4940 910))
      (outline (path signal 100  -4755 910  -4755 -1990))
      (outline (path signal 100  -4755 -1990  -3555 -1990))
      (outline (path signal 100  -3555 -1990  -3555 910))
      (outline (path signal 100  -3555 910  -4755 910))
      (outline (path signal 100  -1985 910  -1985 -1990))
      (outline (path signal 100  -1985 -1990  -785 -1990))
      (outline (path signal 100  -785 -1990  -785 910))
      (outline (path signal 100  -785 910  -1985 910))
      (outline (path signal 100  785 910  785 -1990))
      (outline (path signal 100  785 -1990  1985 -1990))
      (outline (path signal 100  1985 -1990  1985 910))
      (outline (path signal 100  1985 910  785 910))
      (outline (path signal 100  3555 910  3555 -1990))
      (outline (path signal 100  3555 -1990  4755 -1990))
      (outline (path signal 100  4755 -1990  4755 910))
      (outline (path signal 100  4755 910  3555 910))
      (outline (path signal 100  -7550 -1990  -7550 -4790))
      (outline (path signal 100  -7550 -4790  7550 -4790))
      (outline (path signal 100  7550 -4790  7550 -1990))
      (outline (path signal 100  7550 -1990  -7550 -1990))
      (outline (path signal 100  -8550 -4790  -8550 -9290))
      (outline (path signal 100  -8550 -9290  8550 -9290))
      (outline (path signal 100  8550 -9290  8550 -4790))
      (outline (path signal 100  8550 -4790  -8550 -4790))
      (outline (path signal 100  -15425 -9290  -15425 -9690))
      (outline (path signal 100  -15425 -9690  15425 -9690))
      (outline (path signal 100  15425 -9690  15425 -9290))
      (outline (path signal 100  15425 -9290  -15425 -9290))
      (outline (path signal 100  -8150 -9690  -8150 -15690))
      (outline (path signal 100  -8150 -15690  8150 -15690))
      (outline (path signal 100  8150 -15690  8150 -9690))
      (outline (path signal 100  8150 -9690  -8150 -9690))
      (outline (path signal 50  -7000 2250  7000 2250))
      (outline (path signal 50  7000 2250  7000 -1500))
      (outline (path signal 50  7000 -1500  8050 -1500))
      (outline (path signal 50  8050 -1500  8050 -4300))
      (outline (path signal 50  8050 -4300  9050 -4300))
      (outline (path signal 50  9050 -4300  9050 -8800))
      (outline (path signal 50  9050 -8800  15950 -8800))
      (outline (path signal 50  15950 -8800  15950 -10200))
      (outline (path signal 50  15950 -10200  8650 -10200))
      (outline (path signal 50  8650 -10200  8650 -16200))
      (outline (path signal 50  8650 -16200  -8650 -16200))
      (outline (path signal 50  -8650 -16200  -8650 -10200))
      (outline (path signal 50  -8650 -10200  -15950 -10200))
      (outline (path signal 50  -15950 -10200  -15950 -8800))
      (outline (path signal 50  -15950 -8800  -9050 -8800))
      (outline (path signal 50  -9050 -8800  -9050 -4300))
      (outline (path signal 50  -9050 -4300  -8050 -4300))
      (outline (path signal 50  -8050 -4300  -8050 -1500))
      (outline (path signal 50  -8050 -1500  -7000 -1500))
      (outline (path signal 50  -7000 -1500  -7000 2250))
      (outline (path signal 120  6723.33 -1740  6723.33 2000))
      (outline (path signal 120  6723.33 2000  -6723.33 2000))
      (outline (path signal 120  -6723.33 2000  -6723.33 -1740))
      (outline (path signal 120  -6963.33 0  -6963.33 2240))
      (outline (path signal 120  -6963.33 2240  -2770 2240))
      (outline (path signal 50  -15425 -1990  15425 -1990))
      (pin Rect[T]Pad_1846.67x3480_um 1 -5540 0)
      (pin Rect[T]Pad_1846.67x3480_um 2 -2770 0)
      (pin Rect[T]Pad_1846.67x3480_um 3 0 0)
      (pin Rect[T]Pad_1846.67x3480_um 4 2770 0)
      (pin Rect[T]Pad_1846.67x3480_um 5 5540 0)
      (pin Rect[B]Pad_1846.67x3480_um 6 -4155 0)
      (pin Rect[B]Pad_1846.67x3480_um 7 -1385 0)
      (pin Rect[B]Pad_1846.67x3480_um 8 1385 0)
      (pin Rect[B]Pad_1846.67x3480_um 9 4155 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x06_P2.54mm_Vertical
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -13970))
      (outline (path signal 100  1270 -13970  -1270 -13970))
      (outline (path signal 100  -1270 -13970  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -14030  1330 -14030))
      (outline (path signal 120  -1330 -1270  -1330 -14030))
      (outline (path signal 120  1330 -1270  1330 -14030))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -14500))
      (outline (path signal 50  -1800 -14500  1800 -14500))
      (outline (path signal 50  1800 -14500  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
    )
    (image Capacitor_THT:C_Disc_D5.1mm_W3.2mm_P5.00mm
      (outline (path signal 50  6050 1950  -1050 1950))
      (outline (path signal 50  6050 -1950  6050 1950))
      (outline (path signal 50  -1050 -1950  6050 -1950))
      (outline (path signal 50  -1050 1950  -1050 -1950))
      (outline (path signal 120  5110 -996  5110 -1660))
      (outline (path signal 120  5110 1660  5110 996))
      (outline (path signal 120  -110 -996  -110 -1660))
      (outline (path signal 120  -110 1660  -110 996))
      (outline (path signal 120  -110 -1660  5110 -1660))
      (outline (path signal 120  -110 1660  5110 1660))
      (outline (path signal 100  5050 1600  -50 1600))
      (outline (path signal 100  5050 -1600  5050 1600))
      (outline (path signal 100  -50 -1600  5050 -1600))
      (outline (path signal 100  -50 1600  -50 -1600))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D5.1mm_W3.2mm_P5.00mm::1
      (outline (path signal 100  -50 1600  -50 -1600))
      (outline (path signal 100  -50 -1600  5050 -1600))
      (outline (path signal 100  5050 -1600  5050 1600))
      (outline (path signal 100  5050 1600  -50 1600))
      (outline (path signal 120  -110 1660  5110 1660))
      (outline (path signal 120  -110 -1660  5110 -1660))
      (outline (path signal 120  -110 1660  -110 996))
      (outline (path signal 120  -110 -996  -110 -1660))
      (outline (path signal 120  5110 1660  5110 996))
      (outline (path signal 120  5110 -996  5110 -1660))
      (outline (path signal 50  -1050 1950  -1050 -1950))
      (outline (path signal 50  -1050 -1950  6050 -1950))
      (outline (path signal 50  6050 -1950  6050 1950))
      (outline (path signal 50  6050 1950  -1050 1950))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_LongPads"
      (outline (path signal 50  9100 1550  -1450 1550))
      (outline (path signal 50  9100 -16800  9100 1550))
      (outline (path signal 50  -1450 -16800  9100 -16800))
      (outline (path signal 50  -1450 1550  -1450 -16800))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -16570  6060 1330))
      (outline (path signal 120  1560 -16570  6060 -16570))
      (outline (path signal 120  1560 1330  1560 -16570))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_2400x1600_um 14 7620 0)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_LongPads::1"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 120  1560 1330  1560 -16570))
      (outline (path signal 120  1560 -16570  6060 -16570))
      (outline (path signal 120  6060 -16570  6060 1330))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 50  -1450 1550  -1450 -16800))
      (outline (path signal 50  -1450 -16800  9100 -16800))
      (outline (path signal 50  9100 -16800  9100 1550))
      (outline (path signal 50  9100 1550  -1450 1550))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 14 7620 0)
    )
    (image Capacitor_THT:C_Axial_L5.1mm_D3.1mm_P12.50mm_Horizontal
      (outline (path signal 100  3700 1550  3700 -1550))
      (outline (path signal 100  3700 -1550  8800 -1550))
      (outline (path signal 100  8800 -1550  8800 1550))
      (outline (path signal 100  8800 1550  3700 1550))
      (outline (path signal 100  0 0  3700 0))
      (outline (path signal 100  12500 0  8800 0))
      (outline (path signal 120  3640 1610  3640 -1610))
      (outline (path signal 120  3640 -1610  8860 -1610))
      (outline (path signal 120  8860 -1610  8860 1610))
      (outline (path signal 120  8860 1610  3640 1610))
      (outline (path signal 120  980 0  3640 0))
      (outline (path signal 120  11520 0  8860 0))
      (outline (path signal 50  -1050 1900  -1050 -1900))
      (outline (path signal 50  -1050 -1900  13550 -1900))
      (outline (path signal 50  13550 -1900  13550 1900))
      (outline (path signal 50  13550 1900  -1050 1900))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 12500 0)
    )
    (image "Diode_THT:D_A-405_P7.62mm_Horizontal"
      (outline (path signal 50  8800 1750  -1150 1750))
      (outline (path signal 50  8800 -1750  8800 1750))
      (outline (path signal 50  -1150 -1750  8800 -1750))
      (outline (path signal 50  -1150 1750  -1150 -1750))
      (outline (path signal 120  1870 1470  1870 -1470))
      (outline (path signal 120  2110 1470  2110 -1470))
      (outline (path signal 120  1990 1470  1990 -1470))
      (outline (path signal 120  6530 -1470  6530 -1140))
      (outline (path signal 120  1090 -1470  6530 -1470))
      (outline (path signal 120  1090 -1140  1090 -1470))
      (outline (path signal 120  6530 1470  6530 1140))
      (outline (path signal 120  1090 1470  6530 1470))
      (outline (path signal 120  1090 1140  1090 1470))
      (outline (path signal 100  1890 1350  1890 -1350))
      (outline (path signal 100  2090 1350  2090 -1350))
      (outline (path signal 100  1990 1350  1990 -1350))
      (outline (path signal 100  7620 0  6410 0))
      (outline (path signal 100  0 0  1210 0))
      (outline (path signal 100  6410 1350  1210 1350))
      (outline (path signal 100  6410 -1350  6410 1350))
      (outline (path signal 100  1210 -1350  6410 -1350))
      (outline (path signal 100  1210 1350  1210 -1350))
      (pin Oval[A]Pad_1800x1800_um 2 7620 0)
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
    )
    (image "Diode_THT:D_A-405_P7.62mm_Horizontal::1"
      (outline (path signal 100  1210 1350  1210 -1350))
      (outline (path signal 100  1210 -1350  6410 -1350))
      (outline (path signal 100  6410 -1350  6410 1350))
      (outline (path signal 100  6410 1350  1210 1350))
      (outline (path signal 100  0 0  1210 0))
      (outline (path signal 100  7620 0  6410 0))
      (outline (path signal 100  1990 1350  1990 -1350))
      (outline (path signal 100  2090 1350  2090 -1350))
      (outline (path signal 100  1890 1350  1890 -1350))
      (outline (path signal 120  1090 1140  1090 1470))
      (outline (path signal 120  1090 1470  6530 1470))
      (outline (path signal 120  6530 1470  6530 1140))
      (outline (path signal 120  1090 -1140  1090 -1470))
      (outline (path signal 120  1090 -1470  6530 -1470))
      (outline (path signal 120  6530 -1470  6530 -1140))
      (outline (path signal 120  1990 1470  1990 -1470))
      (outline (path signal 120  2110 1470  2110 -1470))
      (outline (path signal 120  1870 1470  1870 -1470))
      (outline (path signal 50  -1150 1750  -1150 -1750))
      (outline (path signal 50  -1150 -1750  8800 -1750))
      (outline (path signal 50  8800 -1750  8800 1750))
      (outline (path signal 50  8800 1750  -1150 1750))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Oval[A]Pad_1800x1800_um 2 7620 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (outline (path signal 100  1930 1250  1930 -1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  10160 0  8230 0))
      (outline (path signal 120  1870 1310  1870 -1310))
      (outline (path signal 120  1870 -1310  8290 -1310))
      (outline (path signal 120  8290 -1310  8290 1310))
      (outline (path signal 120  8290 1310  1870 1310))
      (outline (path signal 120  980 0  1870 0))
      (outline (path signal 120  9180 0  8290 0))
      (outline (path signal 50  -1050 1600  -1050 -1600))
      (outline (path signal 50  -1050 -1600  11250 -1600))
      (outline (path signal 50  11250 -1600  11250 1600))
      (outline (path signal 50  11250 1600  -1050 1600))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal::1
      (outline (path signal 50  11250 1600  -1050 1600))
      (outline (path signal 50  11250 -1600  11250 1600))
      (outline (path signal 50  -1050 -1600  11250 -1600))
      (outline (path signal 50  -1050 1600  -1050 -1600))
      (outline (path signal 120  9180 0  8290 0))
      (outline (path signal 120  980 0  1870 0))
      (outline (path signal 120  8290 1310  1870 1310))
      (outline (path signal 120  8290 -1310  8290 1310))
      (outline (path signal 120  1870 -1310  8290 -1310))
      (outline (path signal 120  1870 1310  1870 -1310))
      (outline (path signal 100  10160 0  8230 0))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  1930 1250  1930 -1250))
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle top_copper 1600))
      (shape (circle bottom_copper 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_2400x1600_um
      (shape (path top_copper 1600  -400 0  400 0))
      (shape (path bottom_copper 1600  -400 0  400 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path top_copper 1600  0 0  0 0))
      (shape (path bottom_copper 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path top_copper 1700  0 0  0 0))
      (shape (path bottom_copper 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1800x1800_um
      (shape (path top_copper 1800  0 0  0 0))
      (shape (path bottom_copper 1800  0 0  0 0))
      (attach off)
    )
    (padstack Rect[B]Pad_1846.67x3480_um
      (shape (rect bottom_copper -923.333 -1740 923.333 1740))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x1600_um
      (shape (rect top_copper -1200 -800 1200 800))
      (shape (rect bottom_copper -1200 -800 1200 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect top_copper -850 -850 850 850))
      (shape (rect bottom_copper -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect top_copper -900 -900 900 900))
      (shape (rect bottom_copper -900 -900 900 900))
      (attach off)
    )
    (padstack Rect[T]Pad_1846.67x3480_um
      (shape (rect top_copper -923.333 -1740 923.333 1740))
      (attach off)
    )
    (padstack "Via[0-1]_1651:635_um"
      (shape (circle top_copper 1651))
      (shape (circle bottom_copper 1651))
      (attach off)
    )
  )
  (network
    (net "/CLK-D1"
      (pins J1-3 R10-2)
    )
    (net "/CTRL-D3"
      (pins J1-5 R8-2)
    )
    (net "/DONE-SELECT*"
      (pins J1-13 R4-2)
    )
    (net "/PWR_3,3-5V"
      (pins J2-1 P1-1 D2-1)
    )
    (net "/TCK-CCLK"
      (pins J2-4 P1-5 R12-1)
    )
    (net "/TD0-DONE"
      (pins J2-2 P1-3 R14-1)
    )
    (net "/TD0-PROG-D4"
      (pins J1-6 R6-2)
    )
    (net "/TDI-DIN"
      (pins J2-3 P1-4 R11-1)
    )
    (net "/TDI-DIN-D0"
      (pins J1-2 R7-2)
    )
    (net "/TMS-PROG"
      (pins J2-5 P1-6 R13-1)
    )
    (net "/TMS-PROG-D2"
      (pins J1-4 R9-2)
    )
    (net "/VCC_SENSE-ERROR*"
      (pins J1-15 R1-2)
    )
    (net GND
      (pins J1-20 J1-25 J2-6 J2-7 J2-8 J2-9 P1-2 C2-2 C3-2 C4-2 C5-2 U1-7 U1-2 U2-1
        U2-9 U2-10 U2-4 U2-5 U2-12 U2-13 U2-7 C1-2 R5-2)
    )
    (net VCC
      (pins U1-14 U2-14 C1-1 D1-1 D2-2 R5-1 R2-1)
    )
    (net "Net-(C3-Pad1)"
      (pins C3-1 U1-3 U2-2 R2-2 R14-2)
    )
    (net "Net-(R4-Pad1)"
      (pins U2-3 R4-1)
    )
    (net "Net-(U2-Pad6)"
      (pins U2-6)
    )
    (net "Net-(U2-Pad8)"
      (pins U2-8)
    )
    (net "Net-(U2-Pad11)"
      (pins U2-11)
    )
    (net "Net-(R6-Pad1)"
      (pins U1-1 R6-1)
    )
    (net "Net-(R8-Pad1)"
      (pins U1-13 U1-4 U1-10 R8-1)
    )
    (net "Net-(R7-Pad1)"
      (pins U1-5 R7-1)
    )
    (net "Net-(C2-Pad1)"
      (pins C2-1 U1-6 R11-2)
    )
    (net "Net-(C5-Pad1)"
      (pins C5-1 U1-8 R12-2)
    )
    (net "Net-(R10-Pad1)"
      (pins U1-9 R10-1)
    )
    (net "Net-(C4-Pad1)"
      (pins C4-1 U1-11 R13-2)
    )
    (net "Net-(R9-Pad1)"
      (pins U1-12 R9-1)
    )
    (net "Net-(D1-Pad2)"
      (pins D1-2 R1-1)
    )
    (net "Net-(J1-Pad11)"
      (pins J1-8 J1-11 J1-12)
    )
    (net "Net-(J1-Pad10)"
      (pins J1-10)
    )
    (net "Net-(J1-Pad9)"
      (pins J1-9)
    )
    (net "Net-(J1-Pad7)"
      (pins J1-7)
    )
    (net "Net-(J1-Pad1)"
      (pins J1-1)
    )
    (net "Net-(J1-Pad24)"
      (pins J1-24)
    )
    (net "Net-(J1-Pad23)"
      (pins J1-23)
    )
    (net "Net-(J1-Pad22)"
      (pins J1-22)
    )
    (net "Net-(J1-Pad21)"
      (pins J1-21)
    )
    (net "Net-(J1-Pad19)"
      (pins J1-19)
    )
    (net "Net-(J1-Pad18)"
      (pins J1-18)
    )
    (net "Net-(J1-Pad17)"
      (pins J1-17)
    )
    (net "Net-(J1-Pad16)"
      (pins J1-16)
    )
    (net "Net-(J1-Pad14)"
      (pins J1-14)
    )
    (class kicad_default "" "/CLK-D1" "/CTRL-D3" "/DONE-SELECT*" "/PWR_3,3-5V"
      "/TCK-CCLK" "/TD0-DONE" "/TD0-PROG-D4" "/TDI-DIN" "/TDI-DIN-D0" "/TMS-PROG"
      "/TMS-PROG-D2" "/VCC_SENSE-ERROR*" GND "Net-(C2-Pad1)" "Net-(C3-Pad1)"
      "Net-(C4-Pad1)" "Net-(C5-Pad1)" "Net-(D1-Pad2)" "Net-(J1-Pad1)" "Net-(J1-Pad10)"
      "Net-(J1-Pad11)" "Net-(J1-Pad14)" "Net-(J1-Pad16)" "Net-(J1-Pad17)"
      "Net-(J1-Pad18)" "Net-(J1-Pad19)" "Net-(J1-Pad21)" "Net-(J1-Pad22)"
      "Net-(J1-Pad23)" "Net-(J1-Pad24)" "Net-(J1-Pad7)" "Net-(J1-Pad9)" "Net-(R10-Pad1)"
      "Net-(R4-Pad1)" "Net-(R6-Pad1)" "Net-(R7-Pad1)" "Net-(R8-Pad1)" "Net-(R9-Pad1)"
      "Net-(U2-Pad11)" "Net-(U2-Pad6)" "Net-(U2-Pad8)" VCC
      (circuit
        (use_via Via[0-1]_1651:635_um)
      )
      (rule
        (width 635)
        (clearance 254.1)
      )
    )
  )
  (wiring
  )
)
