
---------- Begin Simulation Statistics ----------
final_tick                               1258377022500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 231411                       # Simulator instruction rate (inst/s)
host_mem_usage                                4443404                       # Number of bytes of host memory used
host_op_rate                                   383130                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6481.97                       # Real time elapsed on the host
host_tick_rate                               48853625                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    2483437480                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.316668                       # Number of seconds simulated
sim_ticks                                316667548500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     2                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        68330                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        136638                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    185631313                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           18                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect     23818255                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    157999624                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     62424775                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups    185631313                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses    123206538                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       223402955                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        28279889                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted     16866878                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         572339646                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        426353661                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts     23818418                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           90226165                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      39647735                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           57                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    533515074                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      934722711                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    550000741                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.699494                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.324824                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    229645577     41.75%     41.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    136517955     24.82%     66.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     49349240      8.97%     75.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     45070764      8.19%     83.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     22922921      4.17%     87.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     12259166      2.23%     90.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      7987094      1.45%     91.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      6600289      1.20%     92.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     39647735      7.21%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    550000741                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            2503238                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     14615792                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         928328232                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             132591045                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass      5023334      0.54%      0.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    726187170     77.69%     78.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      4388245      0.47%     78.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv     10284516      1.10%     79.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       121356      0.01%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd           24      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       557676      0.06%     79.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     79.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt          104      0.00%     79.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       184226      0.02%     79.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     79.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     79.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     79.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     79.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     79.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     79.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       178980      0.02%     79.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     79.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     79.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       449876      0.05%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv         1979      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    131924807     14.11%     94.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     54415373      5.82%     99.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       666238      0.07%     99.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       338806      0.04%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    934722710                       # Class of committed instruction
system.switch_cpus.commit.refs              187345224                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             934722710                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.266670                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.266670                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      94306062                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts     1715231499                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         75945565                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         415172032                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles       23841870                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles      23538064                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           173901156                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                236679                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            66957446                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 17640                       # TLB misses on write requests
system.switch_cpus.fetch.Branches           223402955                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         169599226                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             422573981                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes       5954505                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles       353359                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             1181126219                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles        68127                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1136                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles        47683740                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.352741                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    185965140                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     90704664                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.864931                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    632803613                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.492902                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.440607                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        262394073     41.47%     41.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         23774864      3.76%     45.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         16350381      2.58%     47.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         17372923      2.75%     50.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         64555464     10.20%     60.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         22701553      3.59%     64.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         26077252      4.12%     68.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         23083357      3.65%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        176493746     27.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    632803613                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           4214804                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          2553753                       # number of floating regfile writes
system.switch_cpus.idleCycles                  531484                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     26498466                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        111179438                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.925442                       # Inst execution rate
system.switch_cpus.iew.exec_refs            245777903                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           66947454                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        68625432                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     210712448                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          990                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      3884325                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     85794763                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   1468248929                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     178830449                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     39902518                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    1219449858                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         275146                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        612374                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles       23841870                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       1052301                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1088519                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     17852125                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses       365578                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        41940                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        85051                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     78121398                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     31040584                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        41940                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect     20519251                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      5979215                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        1482596512                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            1197873577                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.601656                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         892013447                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.891374                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             1204087464                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       1894301442                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1042836297                       # number of integer regfile writes
system.switch_cpus.ipc                       0.789471                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.789471                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      8348521      0.66%      0.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     975809309     77.49%     78.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      4575892      0.36%     78.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv      10758313      0.85%     79.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       260204      0.02%     79.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           24      0.00%     79.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1042387      0.08%     79.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt          112      0.00%     79.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       215208      0.02%     79.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     79.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       196766      0.02%     79.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       516408      0.04%     79.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv         1979      0.00%     79.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     79.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     79.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     79.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     79.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    186170449     14.78%     94.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     69874165      5.55%     99.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1116192      0.09%     99.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       466450      0.04%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1259352379                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         3833762                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      7873814                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      3235870                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      6108262                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     1247170096                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   3168506286                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1194637707                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   1995697839                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         1468245880                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1259352379                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         3049                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    533526187                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued     24871732                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         2992                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    776116227                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    632803613                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.990116                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.664400                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    207996154     32.87%     32.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     63696223     10.07%     42.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     79656604     12.59%     55.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     89475580     14.14%     69.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    191979052     30.34%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    632803613                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.988446                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses           169599433                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   316                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      7415171                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3696182                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    210712448                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     85794763                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       469696893                       # number of misc regfile reads
system.switch_cpus.numCycles                633335097                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        72682291                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    1161773612                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       12127337                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        100431882                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         942051                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         37174                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    4078082200                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     1631644980                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   1982545433                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         411740657                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        7758885                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles       23841870                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      24106871                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        820771763                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      6848556                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups   2609542891                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           23                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            3                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          33539396                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            3                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           1978586891                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          3019977598                       # The number of ROB writes
system.switch_cpus.timesIdled                   35456                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1185290                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3686                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2370805                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3686                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1258377022500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              63655                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         7952                       # Transaction distribution
system.membus.trans_dist::CleanEvict            60376                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4655                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4655                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         63655                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       204948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       204948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 204948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4880768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4880768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4880768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             68310                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   68310    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               68310                       # Request fanout histogram
system.membus.reqLayer2.occupancy           186069255                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          374442687                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 1258377022500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1258377022500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1258377022500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1258377022500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            998307                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       498579                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        63660                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          693411                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           185459                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          185459                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         63660                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       934647                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       190980                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3360318                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3551298                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      8148480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    103086912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              111235392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           71884                       # Total snoops (count)
system.tol2bus.snoopTraffic                    508928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1257401                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002936                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.054107                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1253709     99.71%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3692      0.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1257401                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1741316739                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1680171475                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          95508463                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1258377022500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst        62218                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      1053238                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1115456                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst        62218                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      1053238                       # number of overall hits
system.l2.overall_hits::total                 1115456                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1442                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        66868                       # number of demand (read+write) misses
system.l2.demand_misses::total                  68310                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1442                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        66868                       # number of overall misses
system.l2.overall_misses::total                 68310                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    119570295                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   5852910454                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5972480749                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    119570295                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   5852910454                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5972480749                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst        63660                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1120106                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1183766                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst        63660                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1120106                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1183766                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.022652                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.059698                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.057706                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.022652                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.059698                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.057706                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82919.760749                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 87529.318269                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87432.012136                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82919.760749                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 87529.318269                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87432.012136                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           10577513                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     68310                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     154.845747                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                7952                       # number of writebacks
system.l2.writebacks::total                      7952                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1442                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        66868                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             68310                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1442                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        66868                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            68310                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    105150295                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   5184230454                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5289380749                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    105150295                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   5184230454                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5289380749                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.022652                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.059698                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.057706                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.022652                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.059698                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.057706                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72919.760749                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 77529.318269                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77432.012136                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72919.760749                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 77529.318269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77432.012136                       # average overall mshr miss latency
system.l2.replacements                          71884                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       490627                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           490627                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       490627                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       490627                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        63658                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            63658                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        63658                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        63658                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          130                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           130                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data       180804                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                180804                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         4655                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4655                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    364738784                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     364738784                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       185459                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            185459                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.025100                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.025100                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78354.196348                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78354.196348                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         4655                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4655                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    318188784                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    318188784                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.025100                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.025100                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68354.196348                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68354.196348                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst        62218                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              62218                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1442                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1442                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    119570295                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    119570295                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst        63660                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          63660                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.022652                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.022652                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82919.760749                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82919.760749                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1442                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1442                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    105150295                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    105150295                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.022652                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.022652                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72919.760749                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72919.760749                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       872434                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            872434                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        62213                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           62213                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   5488171670                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5488171670                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       934647                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        934647                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.066563                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.066563                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 88215.833829                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88215.833829                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        62213                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        62213                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   4866041670                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4866041670                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.066563                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.066563                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 78215.833829                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78215.833829                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1258377022500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                     2345722                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     71884                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     32.632046                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     158.382073                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        16.143519                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       591.745029                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    22.971937                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1258.757442                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.077335                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007883                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.288938                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.011217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.614628                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          193                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1819                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  37952332                       # Number of tag accesses
system.l2.tags.data_accesses                 37952332                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1258377022500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        92288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      4279552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4371840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        92288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         92288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       508928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          508928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        66868                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               68310                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         7952                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               7952                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       291435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     13514337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              13805772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       291435                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           291435                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1607137                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              1607137                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1607137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       291435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     13514337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             15412909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      7907.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1442.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     66246.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.029707152750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          459                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          459                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              224440                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               7432                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       68310                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       7952                       # Number of write requests accepted
system.mem_ctrls.readBursts                     68310                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     7952                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    622                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    45                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              679                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.39                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1208771313                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  338440000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2477921313                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17857.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36607.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    10040                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5305                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 14.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 68310                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 7952                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   67688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        60224                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     80.307120                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    69.178077                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    99.968132                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        56757     94.24%     94.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2019      3.35%     97.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          356      0.59%     98.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          242      0.40%     98.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          155      0.26%     98.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          120      0.20%     99.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           99      0.16%     99.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           78      0.13%     99.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          398      0.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        60224                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          459                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     147.220044                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     84.523565                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    167.375025                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            198     43.14%     43.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           82     17.86%     61.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           54     11.76%     72.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           50     10.89%     83.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           22      4.79%     88.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           13      2.83%     91.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           10      2.18%     93.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           10      2.18%     95.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            2      0.44%     96.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            9      1.96%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            2      0.44%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.22%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            4      0.87%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.22%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.22%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           459                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          459                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.172113                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.143220                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.990570                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              190     41.39%     41.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.44%     41.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              265     57.73%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           459                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4332032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   39808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  504448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4371840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               508928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        13.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         1.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     13.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  316666559000                       # Total gap between requests
system.mem_ctrls.avgGap                    4152350.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        92288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      4239744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       504448                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 291434.977903964173                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 13388627.979352295399                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1592989.248154677916                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1442                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        66868                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         7952                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     45048039                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   2432873274                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7360577761500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31239.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     36383.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 925625976.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    20.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            324712920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            172585215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           352801680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           19026900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     24997408800.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      57192717570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      73437939360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       156497192445                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        494.200284                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 190327571740                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  10574200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 115765776760                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            105293580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             55964865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           130490640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           22117140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     24997408800.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23117321280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     102132747360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       150561343665                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        475.455551                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 265269847484                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  10574200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  40823501016                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    941709474000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   316667548500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1258377022500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1334699904                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    169533456                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1504233360                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1334699904                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    169533456                       # number of overall hits
system.cpu.icache.overall_hits::total      1504233360                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4316                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        63660                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          67976                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4316                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        63660                       # number of overall misses
system.cpu.icache.overall_misses::total         67976                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    994106839                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    994106839                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    994106839                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    994106839                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1334704220                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    169597116                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1504301336                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1334704220                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    169597116                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1504301336                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000375                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000375                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 15615.878715                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14624.379766                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 15615.878715                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14624.379766                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs      1857243                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             63660                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    29.174411                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        67464                       # number of writebacks
system.cpu.icache.writebacks::total             67464                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        63660                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        63660                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        63660                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        63660                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    930446839                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    930446839                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    930446839                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    930446839                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000375                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000042                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000375                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000042                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 14615.878715                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14615.878715                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 14615.878715                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14615.878715                       # average overall mshr miss latency
system.cpu.icache.replacements                  67464                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1334699904                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    169533456                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1504233360                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4316                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        63660                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         67976                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    994106839                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    994106839                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1334704220                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    169597116                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1504301336                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000375                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 15615.878715                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14624.379766                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        63660                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        63660                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    930446839                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    930446839                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000375                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 14615.878715                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14615.878715                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1258377022500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           500.534903                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1495523567                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             67464                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          22167.727484                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   456.486843                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    44.048060                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.891576                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.086031                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.977607                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          433                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6017273320                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6017273320                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1258377022500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1258377022500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1258377022500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1258377022500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1258377022500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1258377022500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1258377022500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    446723718                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    208857620                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        655581338                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    446723746                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    208858216                       # number of overall hits
system.cpu.dcache.overall_hits::total       655581962                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       185310                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1120050                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1305360                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       185312                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1120106                       # number of overall misses
system.cpu.dcache.overall_misses::total       1305418                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  19779244685                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  19779244685                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  19779244685                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  19779244685                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    446909028                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    209977670                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    656886698                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    446909058                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    209978322                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    656887380                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000415                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005334                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001987                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000415                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005334                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001987                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 17659.251538                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15152.329384                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 17658.368659                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15151.656163                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     37322258                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1120106                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    33.320291                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       641385                       # number of writebacks
system.cpu.dcache.writebacks::total            641385                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1120050                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1120050                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1120106                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1120106                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  18659194685                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18659194685                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  18662283685                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18662283685                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005334                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001705                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005334                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001705                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 16659.251538                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16659.251538                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 16661.176429                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16661.176429                       # average overall mshr miss latency
system.cpu.dcache.replacements                1304906                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    297001799                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    154278920                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       451280719                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        54825                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       934591                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        989416                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  17034195500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  17034195500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    297056624                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    155213511                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    452270135                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000185                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.006021                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002188                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 18226.363725                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17216.414026                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       934591                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       934591                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  16099604500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  16099604500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.006021                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002066                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 17226.363725                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17226.363725                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    149721919                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     54578700                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      204300619                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       130485                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       185459                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       315944                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2745049185                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2745049185                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    149852404                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     54764159                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    204616563                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000871                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.003387                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001544                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 14801.380278                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8688.404227                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       185459                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       185459                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2559590185                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2559590185                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.003387                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000906                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 13801.380278                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13801.380278                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           28                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data          596                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           624                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data           56                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           58                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data          652                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          682                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.066667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.085890                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.085044                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data           56                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           56                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data      3089000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3089000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.085890                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.082111                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 55160.714286                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 55160.714286                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1258377022500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.983866                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           655230184                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1304906                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            502.128264                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   388.614897                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   123.368969                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.759013                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.240955                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999968                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          275                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           93                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2628854938                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2628854938                       # Number of data accesses

---------- End Simulation Statistics   ----------
