git clone --depth 1 --no-tags https://github.com/SanaNavaei/Digital-Logic-Design-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/675257486
git clone --depth 1 --no-tags https://github.com/fhayes1/Sandbox.git f:/verilog_sva_gh_scraper/data/full_repos/675784830
git clone --depth 1 --no-tags https://github.com/francielekreff/picorv32-sha256-coprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/674327919
git clone --depth 1 --no-tags https://github.com/y4asse/hdl.git f:/verilog_sva_gh_scraper/data/full_repos/672991617
git clone --depth 1 --no-tags https://github.com/I-am-VarunM/ZCU104_src_power.git f:/verilog_sva_gh_scraper/data/full_repos/676534670
git clone --depth 1 --no-tags https://github.com/YongukSim/rram_memory_.git f:/verilog_sva_gh_scraper/data/full_repos/676396215
git clone --depth 1 --no-tags https://github.com/Iosaias/VLSI_Bootcamp.git f:/verilog_sva_gh_scraper/data/full_repos/675834974
git clone --depth 1 --no-tags https://github.com/darshan-kr/Day-015-sync_d_flip_flop.git f:/verilog_sva_gh_scraper/data/full_repos/674954779
git clone --depth 1 --no-tags https://github.com/Kevin1729/chess-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/676831907
git clone --depth 1 --no-tags https://github.com/HarshPatel1503/Wallace_mult.git f:/verilog_sva_gh_scraper/data/full_repos/677364081
git clone --depth 1 --no-tags https://github.com/GOKULSP027/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/671817938
git clone --depth 1 --no-tags https://github.com/Randomguywithamoustache/Asynchronous_Fifo.git f:/verilog_sva_gh_scraper/data/full_repos/671850699
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-FC84to10-07.28.night.git f:/verilog_sva_gh_scraper/data/full_repos/671847979
git clone --depth 1 --no-tags https://github.com/0MultiplyN/synthesizable_sqrt_circuit_implementation.git f:/verilog_sva_gh_scraper/data/full_repos/674498747
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-FC84to10-07.30.git f:/verilog_sva_gh_scraper/data/full_repos/672438136
git clone --depth 1 --no-tags https://github.com/burakcaki/caravel_openlane.git f:/verilog_sva_gh_scraper/data/full_repos/672807623
git clone --depth 1 --no-tags https://github.com/purveshthummar/Sequence_detector.git f:/verilog_sva_gh_scraper/data/full_repos/672918615
git clone --depth 1 --no-tags https://github.com/vayur/y86-64.git f:/verilog_sva_gh_scraper/data/full_repos/672555420
git clone --depth 1 --no-tags https://github.com/SujayHL/Ticket-Vending-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/673837663
git clone --depth 1 --no-tags https://github.com/sangamanathpuncham/picorv32.git f:/verilog_sva_gh_scraper/data/full_repos/674169209
git clone --depth 1 --no-tags https://github.com/tonyalfred/Computation-Storage-Design-and-Verification-using-Verilog-and-UVM.git f:/verilog_sva_gh_scraper/data/full_repos/674640330
git clone --depth 1 --no-tags https://github.com/ishansingh07/Medium_Sized_Projects_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/671623084
git clone --depth 1 --no-tags https://github.com/Embedded-Tinkerer/Dev.git f:/verilog_sva_gh_scraper/data/full_repos/671937868
git clone --depth 1 --no-tags https://github.com/sabarense/AC-I.git f:/verilog_sva_gh_scraper/data/full_repos/674987520
git clone --depth 1 --no-tags https://github.com/KeerthiBhushanM/braille-to-ascii.git f:/verilog_sva_gh_scraper/data/full_repos/674362818
git clone --depth 1 --no-tags https://github.com/Ashwin4514/Verilog-Coding.git f:/verilog_sva_gh_scraper/data/full_repos/674382778
git clone --depth 1 --no-tags https://github.com/Mohamed-Ayman27/CRC.git f:/verilog_sva_gh_scraper/data/full_repos/674597262
git clone --depth 1 --no-tags https://github.com/PumkTbt/FSM_detection_bin.git f:/verilog_sva_gh_scraper/data/full_repos/675202289
git clone --depth 1 --no-tags https://github.com/AakashR13/Y86-ISA-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/676137935
git clone --depth 1 --no-tags https://github.com/yogggoy/gmii_mac_filter_loopback.git f:/verilog_sva_gh_scraper/data/full_repos/676068023
git clone --depth 1 --no-tags https://github.com/MohamedKhaleeed/Pattern_detector.git f:/verilog_sva_gh_scraper/data/full_repos/672070011
git clone --depth 1 --no-tags https://github.com/00853029/IC_Contest_108_v1.git f:/verilog_sva_gh_scraper/data/full_repos/672202845
git clone --depth 1 --no-tags https://github.com/KMORaza/Digital_Logic_Design_ECE1003.git f:/verilog_sva_gh_scraper/data/full_repos/674760306
git clone --depth 1 --no-tags https://github.com/marmikbhatt/Caravel_Pro_Max.git f:/verilog_sva_gh_scraper/data/full_repos/675205267
git clone --depth 1 --no-tags https://github.com/sifferman/tt_asic_screensaver.git f:/verilog_sva_gh_scraper/data/full_repos/677652119
git clone --depth 1 --no-tags https://github.com/AbdelrahmanKhaled826/floating_point_addition.git f:/verilog_sva_gh_scraper/data/full_repos/673592402
git clone --depth 1 --no-tags https://github.com/slwang00/IC_Contest.git f:/verilog_sva_gh_scraper/data/full_repos/675451665
git clone --depth 1 --no-tags https://github.com/viniguim4/Inter-Integrated-Circuit-Interface.git f:/verilog_sva_gh_scraper/data/full_repos/675838298
git clone --depth 1 --no-tags https://github.com/shreyastelkar/Similar-to-Geometry-Dash-Platform-Game.git f:/verilog_sva_gh_scraper/data/full_repos/677562485
git clone --depth 1 --no-tags https://github.com/nand2mario/usb_hid_host.git f:/verilog_sva_gh_scraper/data/full_repos/684682042
git clone --depth 1 --no-tags https://github.com/HIT-MaRiver-mips/cpucore-mariver.git f:/verilog_sva_gh_scraper/data/full_repos/681673169
git clone --depth 1 --no-tags https://github.com/fayizferosh/yosys-tcl-ui-report.git f:/verilog_sva_gh_scraper/data/full_repos/682172722
git clone --depth 1 --no-tags https://github.com/agg23/fpga-compositevideo.git f:/verilog_sva_gh_scraper/data/full_repos/678580348
git clone --depth 1 --no-tags https://github.com/ChinnuReddySeelam/100DaysRTL_Part1_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/683784709
git clone --depth 1 --no-tags https://github.com/EECS-151/asic_labs_fa23.git f:/verilog_sva_gh_scraper/data/full_repos/682903474
git clone --depth 1 --no-tags https://github.com/Baungarten-CINVESTAV/AI_by_AI.git f:/verilog_sva_gh_scraper/data/full_repos/680195574
git clone --depth 1 --no-tags https://github.com/fm4dd/gatemate-riscv.git f:/verilog_sva_gh_scraper/data/full_repos/680668276
git clone --depth 1 --no-tags https://github.com/hsieh672/SNN-Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/681984679
git clone --depth 1 --no-tags https://github.com/masc-ucsc/MASC-AI-Synthesized-Cryptoprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/679114456
git clone --depth 1 --no-tags https://github.com/sequencer/riscv-cosim.git f:/verilog_sva_gh_scraper/data/full_repos/678056615
git clone --depth 1 --no-tags https://github.com/shailja-thakur/AutoChip.git f:/verilog_sva_gh_scraper/data/full_repos/678495903
git clone --depth 1 --no-tags https://github.com/MarcioDzn/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial.git f:/verilog_sva_gh_scraper/data/full_repos/683804391
git clone --depth 1 --no-tags https://github.com/jwangtobeno1/mymemc.git f:/verilog_sva_gh_scraper/data/full_repos/684111800
git clone --depth 1 --no-tags https://github.com/shalan/MS_QSPI_XIP_CACHE.git f:/verilog_sva_gh_scraper/data/full_repos/679718764
git clone --depth 1 --no-tags https://github.com/NOP-Processor/NOP-SoC.git f:/verilog_sva_gh_scraper/data/full_repos/681259131
git clone --depth 1 --no-tags https://github.com/amrkhalid-star902/FPGA_Based_64points_FFT.git f:/verilog_sva_gh_scraper/data/full_repos/682949876
git clone --depth 1 --no-tags https://github.com/AryanBastani/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/679654444
git clone --depth 1 --no-tags https://github.com/MasterPu2020/IC-design-general.git f:/verilog_sva_gh_scraper/data/full_repos/683500558
git clone --depth 1 --no-tags https://github.com/OuDret/OnlyNandYosysSynth.git f:/verilog_sva_gh_scraper/data/full_repos/683021897
git clone --depth 1 --no-tags https://github.com/WingsySgen/CPU-Based-on-TangNano.git f:/verilog_sva_gh_scraper/data/full_repos/683620900
git clone --depth 1 --no-tags https://github.com/arhamhashmi01/RV32I_Single_Cycle.git f:/verilog_sva_gh_scraper/data/full_repos/683805768
git clone --depth 1 --no-tags https://github.com/messerliang/cordic.git f:/verilog_sva_gh_scraper/data/full_repos/680420460
git clone --depth 1 --no-tags https://github.com/AhmedOsama2000/RV32I.git f:/verilog_sva_gh_scraper/data/full_repos/679469727
git clone --depth 1 --no-tags https://github.com/wasinsangdam/Systolic-Array.git f:/verilog_sva_gh_scraper/data/full_repos/682705798
git clone --depth 1 --no-tags https://github.com/yagnavivek/PES_ASIC_CLASS.git f:/verilog_sva_gh_scraper/data/full_repos/678698243
git clone --depth 1 --no-tags https://github.com/Ovalelephant35/Logisim-Verilog-Digital-Design.git f:/verilog_sva_gh_scraper/data/full_repos/682881882
git clone --depth 1 --no-tags https://github.com/douglasojesus/interface-entrada-saida.git f:/verilog_sva_gh_scraper/data/full_repos/681305378
git clone --depth 1 --no-tags https://github.com/KKIDOL/uvm_for_ahb_sramc.git f:/verilog_sva_gh_scraper/data/full_repos/679327584
git clone --depth 1 --no-tags https://github.com/tommythorn/NCL-examples.git f:/verilog_sva_gh_scraper/data/full_repos/680690354
git clone --depth 1 --no-tags https://github.com/AhmedOsama2000/Vedic_Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/680941560
git clone --depth 1 --no-tags https://github.com/TAlmeida003/PBL-Sistemas-Digitais-Interface-de-Entrada-e-Saida.git f:/verilog_sva_gh_scraper/data/full_repos/681271544
git clone --depth 1 --no-tags https://github.com/kakafariaZ/DigitalSensor.git f:/verilog_sva_gh_scraper/data/full_repos/680152008
git clone --depth 1 --no-tags https://github.com/DopeBiscuit/IEEE-Digital-IC-Design.git f:/verilog_sva_gh_scraper/data/full_repos/683606124
git clone --depth 1 --no-tags https://github.com/Drashti268/APB-Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/680409916
git clone --depth 1 --no-tags https://github.com/Biggestapple/risc-v-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/679150887
git clone --depth 1 --no-tags https://github.com/Linkyed/Circuitos-Digitais.git f:/verilog_sva_gh_scraper/data/full_repos/679885346
git clone --depth 1 --no-tags https://github.com/ParsaHaghighatgoo/Vending-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/681082491
git clone --depth 1 --no-tags https://github.com/suraj1singh2460/UART.git f:/verilog_sva_gh_scraper/data/full_repos/681480677
git clone --depth 1 --no-tags https://github.com/shalan/MS_DMAC_AHBL.git f:/verilog_sva_gh_scraper/data/full_repos/683002758
git clone --depth 1 --no-tags https://github.com/SailajaPeddakotla/100daysofRTL.git f:/verilog_sva_gh_scraper/data/full_repos/683775781
git clone --depth 1 --no-tags https://github.com/kyrov/Hardware_Synthesis_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/679373412
git clone --depth 1 --no-tags https://github.com/KushagraYADAV/Wallace-tree-and-Dadda-multiplier-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/682090980
git clone --depth 1 --no-tags https://github.com/wyvernSemi/firfilter.git f:/verilog_sva_gh_scraper/data/full_repos/679248342
git clone --depth 1 --no-tags https://github.com/LainChip/complex_soc.git f:/verilog_sva_gh_scraper/data/full_repos/679067705
git clone --depth 1 --no-tags https://github.com/amrkhalid-star902/AMBA-BUS-PROTOCOL.git f:/verilog_sva_gh_scraper/data/full_repos/678066581
git clone --depth 1 --no-tags https://github.com/JamesTimothyMeech/FPGA-Ignite-LFSR.git f:/verilog_sva_gh_scraper/data/full_repos/680936246
git clone --depth 1 --no-tags https://github.com/Kanishk-K-U/100daysofRTL.git f:/verilog_sva_gh_scraper/data/full_repos/678925355
git clone --depth 1 --no-tags https://github.com/Rafael-Espinosa-Bramasco/HA-FA.git f:/verilog_sva_gh_scraper/data/full_repos/681882072
git clone --depth 1 --no-tags https://github.com/fortify-iq/fiq-openaes-128e.git f:/verilog_sva_gh_scraper/data/full_repos/679719719
git clone --depth 1 --no-tags https://github.com/jorodriguez312/Lab1Digital.git f:/verilog_sva_gh_scraper/data/full_repos/684796792
git clone --depth 1 --no-tags https://github.com/Hrishikesh-S-Nair/AHB-to-APB_Bridge-Design.git f:/verilog_sva_gh_scraper/data/full_repos/678159946
git clone --depth 1 --no-tags https://github.com/mhamdy2712/SPI.git f:/verilog_sva_gh_scraper/data/full_repos/679009834
git clone --depth 1 --no-tags https://github.com/Shahiraosama/Clock_Divider.git f:/verilog_sva_gh_scraper/data/full_repos/681619077
git clone --depth 1 --no-tags https://github.com/SantaCRC/tamagotchi.git f:/verilog_sva_gh_scraper/data/full_repos/682674523
git clone --depth 1 --no-tags https://github.com/MichaelBell/pico-ice-projects.git f:/verilog_sva_gh_scraper/data/full_repos/678975936
git clone --depth 1 --no-tags https://github.com/KakaoSoup/EEE4610.git f:/verilog_sva_gh_scraper/data/full_repos/678269040
git clone --depth 1 --no-tags https://github.com/mleticiamn/Final_CPU_MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/678195994
git clone --depth 1 --no-tags https://github.com/Shant1R/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/680812995
git clone --depth 1 --no-tags https://github.com/mohamedhazem511/N_BIT_GENERAL_PURPOSE_INTEGER_PROCESSOR_RISC_V.git f:/verilog_sva_gh_scraper/data/full_repos/681264493
git clone --depth 1 --no-tags https://github.com/NouraMedhat28/Single-Cycle-RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/680111196
