/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [16:0] _01_;
  wire [11:0] _02_;
  wire [17:0] _03_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire [22:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [10:0] celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire [22:0] celloutsig_0_2z;
  wire [16:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [9:0] celloutsig_0_4z;
  wire [12:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire [5:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [19:0] celloutsig_1_1z;
  wire [19:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [18:0] celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire [19:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~((in_data[146] | in_data[165]) & in_data[146]);
  assign celloutsig_0_10z = ~((celloutsig_0_4z[3] | celloutsig_0_2z[14]) & celloutsig_0_6z[2]);
  assign celloutsig_0_19z = ~((celloutsig_0_15z[11] | celloutsig_0_17z[4]) & celloutsig_0_16z);
  assign celloutsig_1_14z = ~((celloutsig_1_4z[3] | celloutsig_1_2z[2]) & (_00_ | celloutsig_1_9z));
  assign celloutsig_0_9z = celloutsig_0_5z[5] | ~(celloutsig_0_1z);
  assign celloutsig_0_3z = celloutsig_0_0z[1] | ~(in_data[35]);
  assign celloutsig_0_0z = in_data[25:23] + in_data[63:61];
  assign celloutsig_0_36z = { _01_[16:13], celloutsig_0_4z, celloutsig_0_28z, celloutsig_0_16z, celloutsig_0_16z } + { celloutsig_0_11z, celloutsig_0_25z[10:1], celloutsig_0_25z[3] };
  assign celloutsig_0_4z = { in_data[54:51], celloutsig_0_0z, celloutsig_0_0z } + { celloutsig_0_2z[15:10], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_2z = { celloutsig_1_1z[19:1], celloutsig_1_0z } + celloutsig_1_1z;
  reg [17:0] _14_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _14_ <= 18'h00000;
    else _14_ <= { celloutsig_1_8z[19:5], celloutsig_1_11z };
  assign { _03_[17:2], _00_, _03_[0] } = _14_;
  reg [5:0] _15_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _15_ <= 6'h00;
    else _15_ <= { celloutsig_0_5z[5], celloutsig_0_17z };
  assign _02_[5:0] = _15_;
  reg [3:0] _16_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _16_ <= 4'h0;
    else _16_ <= { celloutsig_0_7z[3:1], celloutsig_0_19z };
  assign _01_[16:13] = _16_;
  assign celloutsig_1_18z = celloutsig_1_1z[11:7] / { 1'h1, celloutsig_1_3z, celloutsig_1_14z };
  assign celloutsig_0_13z = celloutsig_0_4z[6:1] / { 1'h1, in_data[83], celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_2z = { in_data[91:72], celloutsig_0_0z } / { 1'h1, in_data[92:72], celloutsig_0_1z };
  assign celloutsig_0_22z = { celloutsig_0_0z[1], celloutsig_0_11z } / { 1'h1, celloutsig_0_7z[7:2] };
  assign celloutsig_0_37z = { celloutsig_0_9z, celloutsig_0_7z } && { celloutsig_0_12z[3:1], celloutsig_0_13z, celloutsig_0_28z, celloutsig_0_23z };
  assign celloutsig_1_9z = in_data[166:156] && { celloutsig_1_6z[18:12], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_28z = { celloutsig_0_15z[8:5], celloutsig_0_14z, celloutsig_0_19z } && in_data[40:25];
  assign celloutsig_1_4z = { celloutsig_1_1z[19:16], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z } % { 1'h1, in_data[129:119] };
  assign celloutsig_0_7z = in_data[30:21] % { 1'h1, celloutsig_0_2z[10:2] };
  assign celloutsig_1_6z = { celloutsig_1_1z[6:1], celloutsig_1_5z, celloutsig_1_4z } % { 1'h1, celloutsig_1_2z[14:4], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_11z = celloutsig_1_6z[4:2] % { 1'h1, in_data[100:99] };
  assign celloutsig_0_14z = { in_data[51:50], celloutsig_0_12z, celloutsig_0_9z } % { 1'h1, in_data[80:71] };
  assign celloutsig_0_17z = { celloutsig_0_7z[9:6], celloutsig_0_3z } % { 1'h1, celloutsig_0_5z[11:9], in_data[0] };
  assign celloutsig_1_8z = { celloutsig_1_6z[18:7], celloutsig_1_7z } * { celloutsig_1_2z[18:1], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_16z = celloutsig_1_1z[9:4] * in_data[163:158];
  assign celloutsig_0_6z = celloutsig_0_2z[8:6] * celloutsig_0_4z[7:5];
  assign celloutsig_0_11z = { celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_8z } * celloutsig_0_7z[5:0];
  assign celloutsig_1_3z = ~ celloutsig_1_2z[13:11];
  assign celloutsig_1_7z = ~ { celloutsig_1_2z[14:8], celloutsig_1_0z };
  assign celloutsig_0_5z = ~ { in_data[71:60], celloutsig_0_1z };
  assign celloutsig_0_12z = ~ { celloutsig_0_4z[9:4], celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_1_1z = in_data[118:99] | { in_data[131:113], celloutsig_1_0z };
  assign celloutsig_0_15z = { in_data[74:64], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_10z } | { celloutsig_0_7z[9:3], celloutsig_0_4z, celloutsig_0_13z };
  assign celloutsig_1_5z = & { celloutsig_1_4z[9:6], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_19z = & { celloutsig_1_17z, celloutsig_1_4z[9:3] };
  assign celloutsig_0_8z = & celloutsig_0_6z;
  assign celloutsig_0_1z = & celloutsig_0_0z;
  assign celloutsig_0_23z = & { _02_[5:0], celloutsig_0_22z };
  assign celloutsig_1_17z = | { celloutsig_1_16z, celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_16z = | { celloutsig_0_8z, celloutsig_0_7z };
  assign { celloutsig_0_25z[2], celloutsig_0_25z[3], celloutsig_0_25z[10:4], celloutsig_0_25z[1] } = ~ { celloutsig_0_23z, celloutsig_0_9z, celloutsig_0_5z[10:4], celloutsig_0_3z };
  assign _01_[12:0] = { celloutsig_0_4z, celloutsig_0_28z, celloutsig_0_16z, celloutsig_0_16z };
  assign _02_[11:6] = { celloutsig_0_2z[20:16], celloutsig_0_1z };
  assign _03_[1] = _00_;
  assign celloutsig_0_25z[0] = celloutsig_0_25z[3];
  assign { out_data[132:128], out_data[96], out_data[48:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
