Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Jul 18 15:43:04 2025
| Host         : DESKTOP-T2K4A01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file init_report_timing_summary_0.rpt -pb init_report_timing_summary_0.pb -rpx init_report_timing_summary_0.rpx
| Design       : GPPU
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (42)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (74)
5. checking no_input_delay (4)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (42)
-------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: FC/PRECLOCK_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_div2_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (74)
-------------------------------------------------
 There are 74 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.381        0.000                      0                  506        0.117        0.000                      0                  506        9.500        0.000                       0                   267  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        15.381        0.000                      0                  506        0.117        0.000                      0                  506        9.500        0.000                       0                   267  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       15.381ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.381ns  (required time - arrival time)
  Source:                 uart_inst/rx_clock_count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/FSM_onehot_rx_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 1.031ns (24.123%)  route 3.243ns (75.877%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.490ns = ( 22.490 - 20.000 ) 
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     2.072    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.081     2.153 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.584     2.737    uart_inst/CLK_IBUF_BUFG
                         FDCE                                         r  uart_inst/rx_clock_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     3.116 f  uart_inst/rx_clock_count_reg[12]/Q
                         net (fo=3, unplaced)         0.797     3.913    uart_inst/rx_clock_count_reg_n_0_[12]
                         LUT6 (Prop_lut6_I0_O)        0.232     4.145 f  uart_inst/FSM_onehot_rx_state[3]_i_4/O
                         net (fo=2, unplaced)         0.949     5.094    uart_inst/FSM_onehot_rx_state[3]_i_4_n_0
                         LUT5 (Prop_lut5_I0_O)        0.105     5.199 f  uart_inst/rx_clock_count[15]_i_3/O
                         net (fo=3, unplaced)         0.365     5.564    uart_inst/rx_clock_count[15]_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.105     5.669 f  uart_inst/rx_bit_index[2]_i_2/O
                         net (fo=12, unplaced)        0.395     6.064    uart_inst/rx_bit_index[2]_i_2_n_0
                         LUT4 (Prop_lut4_I0_O)        0.105     6.169 r  uart_inst/FSM_onehot_rx_state[3]_i_2/O
                         net (fo=1, unplaced)         0.347     6.516    uart_inst/FSM_onehot_rx_state[3]_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.105     6.621 r  uart_inst/FSM_onehot_rx_state[3]_i_1/O
                         net (fo=4, unplaced)         0.390     7.011    uart_inst/FSM_onehot_rx_state[3]_i_1_n_0
                         FDPE                                         r  uart_inst/FSM_onehot_rx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.613    21.974    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.077    22.051 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.439    22.490    uart_inst/CLK_IBUF_BUFG
                         FDPE                                         r  uart_inst/FSM_onehot_rx_state_reg[0]/C
                         clock pessimism              0.102    22.592    
                         clock uncertainty           -0.035    22.557    
                         FDPE (Setup_fdpe_C_CE)      -0.165    22.392    uart_inst/FSM_onehot_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         22.392    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                 15.381    

Slack (MET) :             15.381ns  (required time - arrival time)
  Source:                 uart_inst/rx_clock_count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/FSM_onehot_rx_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 1.031ns (24.123%)  route 3.243ns (75.877%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.490ns = ( 22.490 - 20.000 ) 
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     2.072    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.081     2.153 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.584     2.737    uart_inst/CLK_IBUF_BUFG
                         FDCE                                         r  uart_inst/rx_clock_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     3.116 f  uart_inst/rx_clock_count_reg[12]/Q
                         net (fo=3, unplaced)         0.797     3.913    uart_inst/rx_clock_count_reg_n_0_[12]
                         LUT6 (Prop_lut6_I0_O)        0.232     4.145 f  uart_inst/FSM_onehot_rx_state[3]_i_4/O
                         net (fo=2, unplaced)         0.949     5.094    uart_inst/FSM_onehot_rx_state[3]_i_4_n_0
                         LUT5 (Prop_lut5_I0_O)        0.105     5.199 f  uart_inst/rx_clock_count[15]_i_3/O
                         net (fo=3, unplaced)         0.365     5.564    uart_inst/rx_clock_count[15]_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.105     5.669 f  uart_inst/rx_bit_index[2]_i_2/O
                         net (fo=12, unplaced)        0.395     6.064    uart_inst/rx_bit_index[2]_i_2_n_0
                         LUT4 (Prop_lut4_I0_O)        0.105     6.169 r  uart_inst/FSM_onehot_rx_state[3]_i_2/O
                         net (fo=1, unplaced)         0.347     6.516    uart_inst/FSM_onehot_rx_state[3]_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.105     6.621 r  uart_inst/FSM_onehot_rx_state[3]_i_1/O
                         net (fo=4, unplaced)         0.390     7.011    uart_inst/FSM_onehot_rx_state[3]_i_1_n_0
                         FDCE                                         r  uart_inst/FSM_onehot_rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.613    21.974    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.077    22.051 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.439    22.490    uart_inst/CLK_IBUF_BUFG
                         FDCE                                         r  uart_inst/FSM_onehot_rx_state_reg[1]/C
                         clock pessimism              0.102    22.592    
                         clock uncertainty           -0.035    22.557    
                         FDCE (Setup_fdce_C_CE)      -0.165    22.392    uart_inst/FSM_onehot_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         22.392    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                 15.381    

Slack (MET) :             15.381ns  (required time - arrival time)
  Source:                 uart_inst/rx_clock_count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/FSM_onehot_rx_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 1.031ns (24.123%)  route 3.243ns (75.877%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.490ns = ( 22.490 - 20.000 ) 
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     2.072    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.081     2.153 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.584     2.737    uart_inst/CLK_IBUF_BUFG
                         FDCE                                         r  uart_inst/rx_clock_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     3.116 f  uart_inst/rx_clock_count_reg[12]/Q
                         net (fo=3, unplaced)         0.797     3.913    uart_inst/rx_clock_count_reg_n_0_[12]
                         LUT6 (Prop_lut6_I0_O)        0.232     4.145 f  uart_inst/FSM_onehot_rx_state[3]_i_4/O
                         net (fo=2, unplaced)         0.949     5.094    uart_inst/FSM_onehot_rx_state[3]_i_4_n_0
                         LUT5 (Prop_lut5_I0_O)        0.105     5.199 f  uart_inst/rx_clock_count[15]_i_3/O
                         net (fo=3, unplaced)         0.365     5.564    uart_inst/rx_clock_count[15]_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.105     5.669 f  uart_inst/rx_bit_index[2]_i_2/O
                         net (fo=12, unplaced)        0.395     6.064    uart_inst/rx_bit_index[2]_i_2_n_0
                         LUT4 (Prop_lut4_I0_O)        0.105     6.169 r  uart_inst/FSM_onehot_rx_state[3]_i_2/O
                         net (fo=1, unplaced)         0.347     6.516    uart_inst/FSM_onehot_rx_state[3]_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.105     6.621 r  uart_inst/FSM_onehot_rx_state[3]_i_1/O
                         net (fo=4, unplaced)         0.390     7.011    uart_inst/FSM_onehot_rx_state[3]_i_1_n_0
                         FDCE                                         r  uart_inst/FSM_onehot_rx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.613    21.974    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.077    22.051 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.439    22.490    uart_inst/CLK_IBUF_BUFG
                         FDCE                                         r  uart_inst/FSM_onehot_rx_state_reg[2]/C
                         clock pessimism              0.102    22.592    
                         clock uncertainty           -0.035    22.557    
                         FDCE (Setup_fdce_C_CE)      -0.165    22.392    uart_inst/FSM_onehot_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         22.392    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                 15.381    

Slack (MET) :             15.381ns  (required time - arrival time)
  Source:                 uart_inst/rx_clock_count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/FSM_onehot_rx_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 1.031ns (24.123%)  route 3.243ns (75.877%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.490ns = ( 22.490 - 20.000 ) 
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     2.072    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.081     2.153 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.584     2.737    uart_inst/CLK_IBUF_BUFG
                         FDCE                                         r  uart_inst/rx_clock_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     3.116 f  uart_inst/rx_clock_count_reg[12]/Q
                         net (fo=3, unplaced)         0.797     3.913    uart_inst/rx_clock_count_reg_n_0_[12]
                         LUT6 (Prop_lut6_I0_O)        0.232     4.145 f  uart_inst/FSM_onehot_rx_state[3]_i_4/O
                         net (fo=2, unplaced)         0.949     5.094    uart_inst/FSM_onehot_rx_state[3]_i_4_n_0
                         LUT5 (Prop_lut5_I0_O)        0.105     5.199 f  uart_inst/rx_clock_count[15]_i_3/O
                         net (fo=3, unplaced)         0.365     5.564    uart_inst/rx_clock_count[15]_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.105     5.669 f  uart_inst/rx_bit_index[2]_i_2/O
                         net (fo=12, unplaced)        0.395     6.064    uart_inst/rx_bit_index[2]_i_2_n_0
                         LUT4 (Prop_lut4_I0_O)        0.105     6.169 r  uart_inst/FSM_onehot_rx_state[3]_i_2/O
                         net (fo=1, unplaced)         0.347     6.516    uart_inst/FSM_onehot_rx_state[3]_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.105     6.621 r  uart_inst/FSM_onehot_rx_state[3]_i_1/O
                         net (fo=4, unplaced)         0.390     7.011    uart_inst/FSM_onehot_rx_state[3]_i_1_n_0
                         FDCE                                         r  uart_inst/FSM_onehot_rx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.613    21.974    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.077    22.051 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.439    22.490    uart_inst/CLK_IBUF_BUFG
                         FDCE                                         r  uart_inst/FSM_onehot_rx_state_reg[3]/C
                         clock pessimism              0.102    22.592    
                         clock uncertainty           -0.035    22.557    
                         FDCE (Setup_fdce_C_CE)      -0.165    22.392    uart_inst/FSM_onehot_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         22.392    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                 15.381    

Slack (MET) :             15.640ns  (required time - arrival time)
  Source:                 FC/CUENTITAS_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FC/CUENTITAS_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.015ns  (logic 1.136ns (28.294%)  route 2.879ns (71.706%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.490ns = ( 22.490 - 20.000 ) 
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     2.072    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.081     2.153 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.584     2.737    FC/CLK_IBUF_BUFG
                         FDPE                                         r  FC/CUENTITAS_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.379     3.116 f  FC/CUENTITAS_reg[3]/Q
                         net (fo=7, unplaced)         0.634     3.750    FC/CUENTITAS_reg_n_0_[3]
                         LUT4 (Prop_lut4_I1_O)        0.232     3.982 f  FC/CUENTITAS[32]_i_23/O
                         net (fo=1, unplaced)         0.347     4.329    FC/CUENTITAS[32]_i_23_n_0
                         LUT6 (Prop_lut6_I3_O)        0.105     4.434 r  FC/CUENTITAS[32]_i_21/O
                         net (fo=1, unplaced)         0.347     4.781    FC/CUENTITAS[32]_i_21_n_0
                         LUT6 (Prop_lut6_I4_O)        0.105     4.886 f  FC/CUENTITAS[32]_i_19/O
                         net (fo=1, unplaced)         0.347     5.233    FC/CUENTITAS[32]_i_19_n_0
                         LUT6 (Prop_lut6_I1_O)        0.105     5.338 f  FC/CUENTITAS[32]_i_11/O
                         net (fo=1, unplaced)         0.347     5.685    FC/CUENTITAS[32]_i_11_n_0
                         LUT6 (Prop_lut6_I4_O)        0.105     5.790 r  FC/CUENTITAS[32]_i_6/O
                         net (fo=33, unplaced)        0.419     6.209    FC/CUENTITAS[32]_i_6_n_0
                         LUT6 (Prop_lut6_I2_O)        0.105     6.314 r  FC/CUENTITAS[32]_i_1/O
                         net (fo=33, unplaced)        0.438     6.752    FC/CUENTITAS
                         FDPE                                         r  FC/CUENTITAS_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.613    21.974    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.077    22.051 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.439    22.490    FC/CLK_IBUF_BUFG
                         FDPE                                         r  FC/CUENTITAS_reg[0]/C
                         clock pessimism              0.102    22.592    
                         clock uncertainty           -0.035    22.557    
                         FDPE (Setup_fdpe_C_CE)      -0.165    22.392    FC/CUENTITAS_reg[0]
  -------------------------------------------------------------------
                         required time                         22.392    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                 15.640    

Slack (MET) :             15.640ns  (required time - arrival time)
  Source:                 FC/CUENTITAS_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FC/CUENTITAS_reg[10]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.015ns  (logic 1.136ns (28.294%)  route 2.879ns (71.706%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.490ns = ( 22.490 - 20.000 ) 
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     2.072    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.081     2.153 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.584     2.737    FC/CLK_IBUF_BUFG
                         FDPE                                         r  FC/CUENTITAS_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.379     3.116 f  FC/CUENTITAS_reg[3]/Q
                         net (fo=7, unplaced)         0.634     3.750    FC/CUENTITAS_reg_n_0_[3]
                         LUT4 (Prop_lut4_I1_O)        0.232     3.982 f  FC/CUENTITAS[32]_i_23/O
                         net (fo=1, unplaced)         0.347     4.329    FC/CUENTITAS[32]_i_23_n_0
                         LUT6 (Prop_lut6_I3_O)        0.105     4.434 r  FC/CUENTITAS[32]_i_21/O
                         net (fo=1, unplaced)         0.347     4.781    FC/CUENTITAS[32]_i_21_n_0
                         LUT6 (Prop_lut6_I4_O)        0.105     4.886 f  FC/CUENTITAS[32]_i_19/O
                         net (fo=1, unplaced)         0.347     5.233    FC/CUENTITAS[32]_i_19_n_0
                         LUT6 (Prop_lut6_I1_O)        0.105     5.338 f  FC/CUENTITAS[32]_i_11/O
                         net (fo=1, unplaced)         0.347     5.685    FC/CUENTITAS[32]_i_11_n_0
                         LUT6 (Prop_lut6_I4_O)        0.105     5.790 r  FC/CUENTITAS[32]_i_6/O
                         net (fo=33, unplaced)        0.419     6.209    FC/CUENTITAS[32]_i_6_n_0
                         LUT6 (Prop_lut6_I2_O)        0.105     6.314 r  FC/CUENTITAS[32]_i_1/O
                         net (fo=33, unplaced)        0.438     6.752    FC/CUENTITAS
                         FDPE                                         r  FC/CUENTITAS_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.613    21.974    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.077    22.051 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.439    22.490    FC/CLK_IBUF_BUFG
                         FDPE                                         r  FC/CUENTITAS_reg[10]/C
                         clock pessimism              0.102    22.592    
                         clock uncertainty           -0.035    22.557    
                         FDPE (Setup_fdpe_C_CE)      -0.165    22.392    FC/CUENTITAS_reg[10]
  -------------------------------------------------------------------
                         required time                         22.392    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                 15.640    

Slack (MET) :             15.640ns  (required time - arrival time)
  Source:                 FC/CUENTITAS_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FC/CUENTITAS_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.015ns  (logic 1.136ns (28.294%)  route 2.879ns (71.706%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.490ns = ( 22.490 - 20.000 ) 
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     2.072    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.081     2.153 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.584     2.737    FC/CLK_IBUF_BUFG
                         FDPE                                         r  FC/CUENTITAS_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.379     3.116 f  FC/CUENTITAS_reg[3]/Q
                         net (fo=7, unplaced)         0.634     3.750    FC/CUENTITAS_reg_n_0_[3]
                         LUT4 (Prop_lut4_I1_O)        0.232     3.982 f  FC/CUENTITAS[32]_i_23/O
                         net (fo=1, unplaced)         0.347     4.329    FC/CUENTITAS[32]_i_23_n_0
                         LUT6 (Prop_lut6_I3_O)        0.105     4.434 r  FC/CUENTITAS[32]_i_21/O
                         net (fo=1, unplaced)         0.347     4.781    FC/CUENTITAS[32]_i_21_n_0
                         LUT6 (Prop_lut6_I4_O)        0.105     4.886 f  FC/CUENTITAS[32]_i_19/O
                         net (fo=1, unplaced)         0.347     5.233    FC/CUENTITAS[32]_i_19_n_0
                         LUT6 (Prop_lut6_I1_O)        0.105     5.338 f  FC/CUENTITAS[32]_i_11/O
                         net (fo=1, unplaced)         0.347     5.685    FC/CUENTITAS[32]_i_11_n_0
                         LUT6 (Prop_lut6_I4_O)        0.105     5.790 r  FC/CUENTITAS[32]_i_6/O
                         net (fo=33, unplaced)        0.419     6.209    FC/CUENTITAS[32]_i_6_n_0
                         LUT6 (Prop_lut6_I2_O)        0.105     6.314 r  FC/CUENTITAS[32]_i_1/O
                         net (fo=33, unplaced)        0.438     6.752    FC/CUENTITAS
                         FDCE                                         r  FC/CUENTITAS_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.613    21.974    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.077    22.051 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.439    22.490    FC/CLK_IBUF_BUFG
                         FDCE                                         r  FC/CUENTITAS_reg[11]/C
                         clock pessimism              0.102    22.592    
                         clock uncertainty           -0.035    22.557    
                         FDCE (Setup_fdce_C_CE)      -0.165    22.392    FC/CUENTITAS_reg[11]
  -------------------------------------------------------------------
                         required time                         22.392    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                 15.640    

Slack (MET) :             15.640ns  (required time - arrival time)
  Source:                 FC/CUENTITAS_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FC/CUENTITAS_reg[12]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.015ns  (logic 1.136ns (28.294%)  route 2.879ns (71.706%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.490ns = ( 22.490 - 20.000 ) 
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     2.072    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.081     2.153 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.584     2.737    FC/CLK_IBUF_BUFG
                         FDPE                                         r  FC/CUENTITAS_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.379     3.116 f  FC/CUENTITAS_reg[3]/Q
                         net (fo=7, unplaced)         0.634     3.750    FC/CUENTITAS_reg_n_0_[3]
                         LUT4 (Prop_lut4_I1_O)        0.232     3.982 f  FC/CUENTITAS[32]_i_23/O
                         net (fo=1, unplaced)         0.347     4.329    FC/CUENTITAS[32]_i_23_n_0
                         LUT6 (Prop_lut6_I3_O)        0.105     4.434 r  FC/CUENTITAS[32]_i_21/O
                         net (fo=1, unplaced)         0.347     4.781    FC/CUENTITAS[32]_i_21_n_0
                         LUT6 (Prop_lut6_I4_O)        0.105     4.886 f  FC/CUENTITAS[32]_i_19/O
                         net (fo=1, unplaced)         0.347     5.233    FC/CUENTITAS[32]_i_19_n_0
                         LUT6 (Prop_lut6_I1_O)        0.105     5.338 f  FC/CUENTITAS[32]_i_11/O
                         net (fo=1, unplaced)         0.347     5.685    FC/CUENTITAS[32]_i_11_n_0
                         LUT6 (Prop_lut6_I4_O)        0.105     5.790 r  FC/CUENTITAS[32]_i_6/O
                         net (fo=33, unplaced)        0.419     6.209    FC/CUENTITAS[32]_i_6_n_0
                         LUT6 (Prop_lut6_I2_O)        0.105     6.314 r  FC/CUENTITAS[32]_i_1/O
                         net (fo=33, unplaced)        0.438     6.752    FC/CUENTITAS
                         FDPE                                         r  FC/CUENTITAS_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.613    21.974    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.077    22.051 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.439    22.490    FC/CLK_IBUF_BUFG
                         FDPE                                         r  FC/CUENTITAS_reg[12]/C
                         clock pessimism              0.102    22.592    
                         clock uncertainty           -0.035    22.557    
                         FDPE (Setup_fdpe_C_CE)      -0.165    22.392    FC/CUENTITAS_reg[12]
  -------------------------------------------------------------------
                         required time                         22.392    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                 15.640    

Slack (MET) :             15.640ns  (required time - arrival time)
  Source:                 FC/CUENTITAS_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FC/CUENTITAS_reg[13]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.015ns  (logic 1.136ns (28.294%)  route 2.879ns (71.706%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.490ns = ( 22.490 - 20.000 ) 
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     2.072    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.081     2.153 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.584     2.737    FC/CLK_IBUF_BUFG
                         FDPE                                         r  FC/CUENTITAS_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.379     3.116 f  FC/CUENTITAS_reg[3]/Q
                         net (fo=7, unplaced)         0.634     3.750    FC/CUENTITAS_reg_n_0_[3]
                         LUT4 (Prop_lut4_I1_O)        0.232     3.982 f  FC/CUENTITAS[32]_i_23/O
                         net (fo=1, unplaced)         0.347     4.329    FC/CUENTITAS[32]_i_23_n_0
                         LUT6 (Prop_lut6_I3_O)        0.105     4.434 r  FC/CUENTITAS[32]_i_21/O
                         net (fo=1, unplaced)         0.347     4.781    FC/CUENTITAS[32]_i_21_n_0
                         LUT6 (Prop_lut6_I4_O)        0.105     4.886 f  FC/CUENTITAS[32]_i_19/O
                         net (fo=1, unplaced)         0.347     5.233    FC/CUENTITAS[32]_i_19_n_0
                         LUT6 (Prop_lut6_I1_O)        0.105     5.338 f  FC/CUENTITAS[32]_i_11/O
                         net (fo=1, unplaced)         0.347     5.685    FC/CUENTITAS[32]_i_11_n_0
                         LUT6 (Prop_lut6_I4_O)        0.105     5.790 r  FC/CUENTITAS[32]_i_6/O
                         net (fo=33, unplaced)        0.419     6.209    FC/CUENTITAS[32]_i_6_n_0
                         LUT6 (Prop_lut6_I2_O)        0.105     6.314 r  FC/CUENTITAS[32]_i_1/O
                         net (fo=33, unplaced)        0.438     6.752    FC/CUENTITAS
                         FDPE                                         r  FC/CUENTITAS_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.613    21.974    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.077    22.051 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.439    22.490    FC/CLK_IBUF_BUFG
                         FDPE                                         r  FC/CUENTITAS_reg[13]/C
                         clock pessimism              0.102    22.592    
                         clock uncertainty           -0.035    22.557    
                         FDPE (Setup_fdpe_C_CE)      -0.165    22.392    FC/CUENTITAS_reg[13]
  -------------------------------------------------------------------
                         required time                         22.392    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                 15.640    

Slack (MET) :             15.640ns  (required time - arrival time)
  Source:                 FC/CUENTITAS_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FC/CUENTITAS_reg[14]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.015ns  (logic 1.136ns (28.294%)  route 2.879ns (71.706%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.490ns = ( 22.490 - 20.000 ) 
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     2.072    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.081     2.153 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.584     2.737    FC/CLK_IBUF_BUFG
                         FDPE                                         r  FC/CUENTITAS_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.379     3.116 f  FC/CUENTITAS_reg[3]/Q
                         net (fo=7, unplaced)         0.634     3.750    FC/CUENTITAS_reg_n_0_[3]
                         LUT4 (Prop_lut4_I1_O)        0.232     3.982 f  FC/CUENTITAS[32]_i_23/O
                         net (fo=1, unplaced)         0.347     4.329    FC/CUENTITAS[32]_i_23_n_0
                         LUT6 (Prop_lut6_I3_O)        0.105     4.434 r  FC/CUENTITAS[32]_i_21/O
                         net (fo=1, unplaced)         0.347     4.781    FC/CUENTITAS[32]_i_21_n_0
                         LUT6 (Prop_lut6_I4_O)        0.105     4.886 f  FC/CUENTITAS[32]_i_19/O
                         net (fo=1, unplaced)         0.347     5.233    FC/CUENTITAS[32]_i_19_n_0
                         LUT6 (Prop_lut6_I1_O)        0.105     5.338 f  FC/CUENTITAS[32]_i_11/O
                         net (fo=1, unplaced)         0.347     5.685    FC/CUENTITAS[32]_i_11_n_0
                         LUT6 (Prop_lut6_I4_O)        0.105     5.790 r  FC/CUENTITAS[32]_i_6/O
                         net (fo=33, unplaced)        0.419     6.209    FC/CUENTITAS[32]_i_6_n_0
                         LUT6 (Prop_lut6_I2_O)        0.105     6.314 r  FC/CUENTITAS[32]_i_1/O
                         net (fo=33, unplaced)        0.438     6.752    FC/CUENTITAS
                         FDPE                                         r  FC/CUENTITAS_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.613    21.974    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.077    22.051 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.439    22.490    FC/CLK_IBUF_BUFG
                         FDPE                                         r  FC/CUENTITAS_reg[14]/C
                         clock pessimism              0.102    22.592    
                         clock uncertainty           -0.035    22.557    
                         FDPE (Setup_fdpe_C_CE)      -0.165    22.392    FC/CUENTITAS_reg[14]
  -------------------------------------------------------------------
                         required time                         22.392    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                 15.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 clk_div2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_div2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.239ns (67.705%)  route 0.114ns (32.295%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.077ns
    Source Clock Delay      (SCD):    0.724ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.584    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.610 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.114     0.724    CLK_IBUF_BUFG
                         FDRE                                         r  clk_div2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.865 r  clk_div2_reg/Q
                         net (fo=11, unplaced)        0.114     0.979    clk_div2
                         LUT2 (Prop_lut2_I1_O)        0.098     1.077 r  clk_div2_i_1/O
                         net (fo=1, unplaced)         0.000     1.077    clk_div2_i_1_n_0
                         FDRE                                         r  clk_div2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.789    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.818 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.259     1.077    CLK_IBUF_BUFG
                         FDRE                                         r  clk_div2_reg/C
                         clock pessimism             -0.208     0.869    
                         FDRE (Hold_fdre_C_D)         0.091     0.960    clk_div2_reg
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 counter2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.239ns (65.755%)  route 0.124ns (34.245%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.077ns
    Source Clock Delay      (SCD):    0.724ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.584    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.610 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.114     0.724    CLK_IBUF_BUFG
                         FDRE                                         r  counter2_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.865 f  counter2_reg[0]/Q
                         net (fo=2, unplaced)         0.124     0.989    counter2[0]
                         LUT1 (Prop_lut1_I0_O)        0.098     1.087 r  counter2[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.087    p_1_in[0]
                         FDRE                                         r  counter2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.789    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.818 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.259     1.077    CLK_IBUF_BUFG
                         FDRE                                         r  counter2_reg[0]/C
                         clock pessimism             -0.208     0.869    
                         FDRE (Hold_fdre_C_D)         0.091     0.960    counter2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 uart_inst/echo_load_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/echo_load_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.239ns (65.133%)  route 0.128ns (34.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.077ns
    Source Clock Delay      (SCD):    0.724ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.584    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.610 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.114     0.724    uart_inst/CLK_IBUF_BUFG
                         FDRE                                         r  uart_inst/echo_load_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.865 r  uart_inst/echo_load_reg/Q
                         net (fo=3, unplaced)         0.128     0.993    uart_inst/echo_load_reg_n_0
                         LUT6 (Prop_lut6_I5_O)        0.098     1.091 r  uart_inst/echo_load_i_1/O
                         net (fo=1, unplaced)         0.000     1.091    uart_inst/echo_load_i_1_n_0
                         FDRE                                         r  uart_inst/echo_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.789    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.818 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.259     1.077    uart_inst/CLK_IBUF_BUFG
                         FDRE                                         r  uart_inst/echo_load_reg/C
                         clock pessimism             -0.208     0.869    
                         FDRE (Hold_fdre_C_D)         0.091     0.960    uart_inst/echo_load_reg
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 uart_inst/tx_bit_index_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/tx_bit_index_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.239ns (65.133%)  route 0.128ns (34.867%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.077ns
    Source Clock Delay      (SCD):    0.724ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.584    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.610 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.114     0.724    uart_inst/CLK_IBUF_BUFG
                         FDCE                                         r  uart_inst/tx_bit_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.865 r  uart_inst/tx_bit_index_reg[3]/Q
                         net (fo=3, unplaced)         0.128     0.993    uart_inst/tx_bit_index[3]
                         LUT5 (Prop_lut5_I4_O)        0.098     1.091 r  uart_inst/tx_bit_index[3]_i_2/O
                         net (fo=1, unplaced)         0.000     1.091    uart_inst/tx_bit_index[3]_i_2_n_0
                         FDCE                                         r  uart_inst/tx_bit_index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.789    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.818 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.259     1.077    uart_inst/CLK_IBUF_BUFG
                         FDCE                                         r  uart_inst/tx_bit_index_reg[3]/C
                         clock pessimism             -0.208     0.869    
                         FDCE (Hold_fdce_C_D)         0.091     0.960    uart_inst/tx_bit_index_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 im_inst/prog_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            im_inst/prog_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.239ns (64.609%)  route 0.131ns (35.391%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.077ns
    Source Clock Delay      (SCD):    0.724ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.584    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.610 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.114     0.724    im_inst/CLK_IBUF_BUFG
                         FDRE                                         r  im_inst/prog_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.865 f  im_inst/prog_addr_reg[0]/Q
                         net (fo=4, unplaced)         0.131     0.996    im_inst/prog_addr_reg_n_0_[0]
                         LUT1 (Prop_lut1_I0_O)        0.098     1.094 r  im_inst/prog_addr[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.094    im_inst/prog_addr[0]_i_1_n_0
                         FDRE                                         r  im_inst/prog_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.789    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.818 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.259     1.077    im_inst/CLK_IBUF_BUFG
                         FDRE                                         r  im_inst/prog_addr_reg[0]/C
                         clock pessimism             -0.208     0.869    
                         FDRE (Hold_fdre_C_D)         0.091     0.960    im_inst/prog_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 uart_inst/tx_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/tx_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.239ns (64.609%)  route 0.131ns (35.391%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.077ns
    Source Clock Delay      (SCD):    0.724ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.584    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.610 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.114     0.724    uart_inst/CLK_IBUF_BUFG
                         FDCE                                         r  uart_inst/tx_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.865 f  uart_inst/tx_counter_reg[0]/Q
                         net (fo=4, unplaced)         0.131     0.996    uart_inst/tx_counter[0]
                         LUT2 (Prop_lut2_I1_O)        0.098     1.094 r  uart_inst/tx_counter[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.094    uart_inst/p_1_in[0]
                         FDCE                                         r  uart_inst/tx_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.789    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.818 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.259     1.077    uart_inst/CLK_IBUF_BUFG
                         FDCE                                         r  uart_inst/tx_counter_reg[0]/C
                         clock pessimism             -0.208     0.869    
                         FDCE (Hold_fdce_C_D)         0.091     0.960    uart_inst/tx_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 uart_inst/at_cmd_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/internal_tx_start_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.239ns (64.264%)  route 0.133ns (35.736%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.077ns
    Source Clock Delay      (SCD):    0.724ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.584    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.610 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.114     0.724    uart_inst/CLK_IBUF_BUFG
                         FDCE                                         r  uart_inst/at_cmd_detected_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.865 r  uart_inst/at_cmd_detected_reg/Q
                         net (fo=5, unplaced)         0.133     0.998    uart_inst/at_cmd_detected_reg_n_0
                         LUT4 (Prop_lut4_I3_O)        0.098     1.096 r  uart_inst/internal_tx_start_i_1/O
                         net (fo=1, unplaced)         0.000     1.096    uart_inst/internal_tx_start
                         FDCE                                         r  uart_inst/internal_tx_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.789    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.818 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.259     1.077    uart_inst/CLK_IBUF_BUFG
                         FDCE                                         r  uart_inst/internal_tx_start_reg/C
                         clock pessimism             -0.208     0.869    
                         FDCE (Hold_fdce_C_D)         0.091     0.960    uart_inst/internal_tx_start_reg
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 uart_inst/tx_bit_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/tx_bit_index_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.239ns (64.264%)  route 0.133ns (35.736%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.077ns
    Source Clock Delay      (SCD):    0.724ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.584    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.610 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.114     0.724    uart_inst/CLK_IBUF_BUFG
                         FDCE                                         r  uart_inst/tx_bit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.865 f  uart_inst/tx_bit_index_reg[0]/Q
                         net (fo=5, unplaced)         0.133     0.998    uart_inst/tx_bit_index[0]
                         LUT2 (Prop_lut2_I1_O)        0.098     1.096 r  uart_inst/tx_bit_index[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.096    uart_inst/tx_bit_index[0]_i_1_n_0
                         FDCE                                         r  uart_inst/tx_bit_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.789    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.818 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.259     1.077    uart_inst/CLK_IBUF_BUFG
                         FDCE                                         r  uart_inst/tx_bit_index_reg[0]/C
                         clock pessimism             -0.208     0.869    
                         FDCE (Hold_fdce_C_D)         0.091     0.960    uart_inst/tx_bit_index_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 uart_inst/tx_bit_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/tx_bit_index_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.239ns (64.264%)  route 0.133ns (35.736%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.077ns
    Source Clock Delay      (SCD):    0.724ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.584    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.610 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.114     0.724    uart_inst/CLK_IBUF_BUFG
                         FDCE                                         r  uart_inst/tx_bit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.865 r  uart_inst/tx_bit_index_reg[0]/Q
                         net (fo=5, unplaced)         0.133     0.998    uart_inst/tx_bit_index[0]
                         LUT5 (Prop_lut5_I4_O)        0.098     1.096 r  uart_inst/tx_bit_index[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.096    uart_inst/tx_bit_index[1]_i_1_n_0
                         FDCE                                         r  uart_inst/tx_bit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.789    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.818 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.259     1.077    uart_inst/CLK_IBUF_BUFG
                         FDCE                                         r  uart_inst/tx_bit_index_reg[1]/C
                         clock pessimism             -0.208     0.869    
                         FDCE (Hold_fdce_C_D)         0.091     0.960    uart_inst/tx_bit_index_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 FC/CUENTITAS_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FC/CUENTITAS_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.239ns (63.923%)  route 0.135ns (36.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.077ns
    Source Clock Delay      (SCD):    0.724ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.584    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.610 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.114     0.724    FC/CLK_IBUF_BUFG
                         FDPE                                         r  FC/CUENTITAS_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     0.865 f  FC/CUENTITAS_reg[0]/Q
                         net (fo=6, unplaced)         0.135     1.000    FC/CUENTITAS_reg_n_0_[0]
                         LUT1 (Prop_lut1_I0_O)        0.098     1.098 r  FC/CUENTITAS[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.098    FC/p_0_in[0]
                         FDPE                                         r  FC/CUENTITAS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.789    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.818 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.259     1.077    FC/CLK_IBUF_BUFG
                         FDPE                                         r  FC/CUENTITAS_reg[0]/C
                         clock pessimism             -0.208     0.869    
                         FDPE (Hold_fdpe_C_D)         0.091     0.960    FC/CUENTITAS_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528               im_inst/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528               im_inst/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830               im_inst/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830               im_inst/mem_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408               CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000               clk_div2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000               counter2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000               counter2_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000               counter2_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000               counter2_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500                clk_div2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500                clk_div2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500                counter2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500                counter2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500                counter2_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500                counter2_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500                counter2_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500                counter2_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500                counter2_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500                counter2_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500                clk_div2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500                clk_div2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500                counter2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500                counter2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500                counter2_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500                counter2_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500                counter2_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500                counter2_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500                counter2_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500                counter2_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            89 Endpoints
Min Delay            89 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            OUT_DP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.636ns  (logic 7.433ns (69.885%)  route 3.203ns (30.115%))
  Logic Levels:           18  (CARRY4=8 IBUF=1 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, unplaced)       0.646     2.065    im_inst/RESET_IBUF
                         LUT6 (Prop_lut6_I0_O)        0.105     2.170 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, unplaced)         0.552     2.722    im_inst/RUrs1[0]
                         LUT6 (Prop_lut6_I0_O)        0.105     2.827 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, unplaced)         0.000     2.827    im_inst/Pc[3]_i_11_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.250 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.008     3.258    im_inst/Pc_reg[3]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.358 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.358    im_inst/Pc_reg[7]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.458 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.458    im_inst/Pc_reg[11]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.558 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.558    im_inst/Pc_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.658 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.658    im_inst/Pc_reg[19]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.758 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.758    im_inst/Pc_reg[23]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.858 r  im_inst/n_Flags_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     3.858    im_inst/n_Flags_OBUF[3]_inst_i_5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     4.135 f  im_inst/n_Flags_OBUF[3]_inst_i_2/O[3]
                         net (fo=5, unplaced)         0.547     4.682    im_inst/ALU/data0[31]
                         LUT6 (Prop_lut6_I0_O)        0.250     4.932 f  im_inst/OUT_DP_OBUF[6]_inst_i_52/O
                         net (fo=1, unplaced)         0.000     4.932    im_inst/DataWr[31]
                         MUXF7 (Prop_muxf7_I0_O)      0.201     5.133 f  im_inst/OUT_DP_OBUF[6]_inst_i_24/O
                         net (fo=7, unplaced)         0.565     5.698    im_inst/OUT_DP_OBUF[6]_inst_i_24_n_0
                         LUT4 (Prop_lut4_I0_O)        0.242     5.940 r  im_inst/OUT_DP_OBUF[2]_inst_i_11/O
                         net (fo=1, unplaced)         0.000     5.940    im_inst/OUT_DP_OBUF[2]_inst_i_11_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.178     6.118 r  im_inst/OUT_DP_OBUF[2]_inst_i_7/O
                         net (fo=1, unplaced)         0.000     6.118    im_inst/OUT_DP_OBUF[2]_inst_i_7_n_0
                         MUXF8 (Prop_muxf8_I1_O)      0.074     6.192 r  im_inst/OUT_DP_OBUF[2]_inst_i_3/O
                         net (fo=1, unplaced)         0.240     6.432    Vbcd/OUT_DP[2]
                         LUT6 (Prop_lut6_I2_O)        0.259     6.691 r  Vbcd/OUT_DP_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.646     7.337    OUT_DP_OBUF[2]
    G4                   OBUF (Prop_obuf_I_O)         3.300    10.636 r  OUT_DP_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.636    OUT_DP[2]
    G4                                                                r  OUT_DP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            OUT_DP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.632ns  (logic 7.429ns (69.873%)  route 3.203ns (30.127%))
  Logic Levels:           18  (CARRY4=8 IBUF=1 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, unplaced)       0.646     2.065    im_inst/RESET_IBUF
                         LUT6 (Prop_lut6_I0_O)        0.105     2.170 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, unplaced)         0.552     2.722    im_inst/RUrs1[0]
                         LUT6 (Prop_lut6_I0_O)        0.105     2.827 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, unplaced)         0.000     2.827    im_inst/Pc[3]_i_11_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.250 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.008     3.258    im_inst/Pc_reg[3]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.358 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.358    im_inst/Pc_reg[7]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.458 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.458    im_inst/Pc_reg[11]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.558 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.558    im_inst/Pc_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.658 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.658    im_inst/Pc_reg[19]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.758 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.758    im_inst/Pc_reg[23]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.858 r  im_inst/n_Flags_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     3.858    im_inst/n_Flags_OBUF[3]_inst_i_5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     4.135 r  im_inst/n_Flags_OBUF[3]_inst_i_2/O[3]
                         net (fo=5, unplaced)         0.547     4.682    im_inst/ALU/data0[31]
                         LUT6 (Prop_lut6_I0_O)        0.250     4.932 r  im_inst/OUT_DP_OBUF[6]_inst_i_52/O
                         net (fo=1, unplaced)         0.000     4.932    im_inst/DataWr[31]
                         MUXF7 (Prop_muxf7_I0_O)      0.201     5.133 r  im_inst/OUT_DP_OBUF[6]_inst_i_24/O
                         net (fo=7, unplaced)         0.565     5.698    im_inst/OUT_DP_OBUF[6]_inst_i_24_n_0
                         LUT4 (Prop_lut4_I0_O)        0.242     5.940 r  im_inst/OUT_DP_OBUF[0]_inst_i_8/O
                         net (fo=1, unplaced)         0.000     5.940    im_inst/OUT_DP_OBUF[0]_inst_i_8_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.178     6.118 r  im_inst/OUT_DP_OBUF[0]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     6.118    im_inst/OUT_DP_OBUF[0]_inst_i_4_n_0
                         MUXF8 (Prop_muxf8_I1_O)      0.074     6.192 r  im_inst/OUT_DP_OBUF[0]_inst_i_2/O
                         net (fo=1, unplaced)         0.240     6.432    Vbcd/OUT_DP[0]
                         LUT6 (Prop_lut6_I0_O)        0.259     6.691 r  Vbcd/OUT_DP_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.646     7.337    OUT_DP_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         3.296    10.632 r  OUT_DP_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.632    OUT_DP[0]
    K3                                                                r  OUT_DP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            OUT_DP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.623ns  (logic 7.420ns (69.847%)  route 3.203ns (30.153%))
  Logic Levels:           18  (CARRY4=8 IBUF=1 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, unplaced)       0.646     2.065    im_inst/RESET_IBUF
                         LUT6 (Prop_lut6_I0_O)        0.105     2.170 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, unplaced)         0.552     2.722    im_inst/RUrs1[0]
                         LUT6 (Prop_lut6_I0_O)        0.105     2.827 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, unplaced)         0.000     2.827    im_inst/Pc[3]_i_11_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.250 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.008     3.258    im_inst/Pc_reg[3]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.358 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.358    im_inst/Pc_reg[7]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.458 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.458    im_inst/Pc_reg[11]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.558 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.558    im_inst/Pc_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.658 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.658    im_inst/Pc_reg[19]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.758 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.758    im_inst/Pc_reg[23]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.858 r  im_inst/n_Flags_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     3.858    im_inst/n_Flags_OBUF[3]_inst_i_5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     4.135 r  im_inst/n_Flags_OBUF[3]_inst_i_2/O[3]
                         net (fo=5, unplaced)         0.547     4.682    im_inst/ALU/data0[31]
                         LUT6 (Prop_lut6_I0_O)        0.250     4.932 r  im_inst/OUT_DP_OBUF[6]_inst_i_52/O
                         net (fo=1, unplaced)         0.000     4.932    im_inst/DataWr[31]
                         MUXF7 (Prop_muxf7_I0_O)      0.201     5.133 r  im_inst/OUT_DP_OBUF[6]_inst_i_24/O
                         net (fo=7, unplaced)         0.565     5.698    im_inst/OUT_DP_OBUF[6]_inst_i_24_n_0
                         LUT4 (Prop_lut4_I0_O)        0.242     5.940 r  im_inst/OUT_DP_OBUF[1]_inst_i_8/O
                         net (fo=1, unplaced)         0.000     5.940    im_inst/OUT_DP_OBUF[1]_inst_i_8_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.178     6.118 r  im_inst/OUT_DP_OBUF[1]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     6.118    im_inst/OUT_DP_OBUF[1]_inst_i_4_n_0
                         MUXF8 (Prop_muxf8_I1_O)      0.074     6.192 r  im_inst/OUT_DP_OBUF[1]_inst_i_2/O
                         net (fo=1, unplaced)         0.240     6.432    Vbcd/OUT_DP[1]
                         LUT6 (Prop_lut6_I1_O)        0.259     6.691 r  Vbcd/OUT_DP_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.646     7.337    OUT_DP_OBUF[1]
    K6                   OBUF (Prop_obuf_I_O)         3.286    10.623 r  OUT_DP_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.623    OUT_DP[1]
    K6                                                                r  OUT_DP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            OUT_DP[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.617ns  (logic 7.413ns (69.829%)  route 3.203ns (30.171%))
  Logic Levels:           18  (CARRY4=8 IBUF=1 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, unplaced)       0.646     2.065    im_inst/RESET_IBUF
                         LUT6 (Prop_lut6_I0_O)        0.105     2.170 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, unplaced)         0.552     2.722    im_inst/RUrs1[0]
                         LUT6 (Prop_lut6_I0_O)        0.105     2.827 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, unplaced)         0.000     2.827    im_inst/Pc[3]_i_11_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.250 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.008     3.258    im_inst/Pc_reg[3]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.358 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.358    im_inst/Pc_reg[7]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.458 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.458    im_inst/Pc_reg[11]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.558 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.558    im_inst/Pc_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.658 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.658    im_inst/Pc_reg[19]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.758 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.758    im_inst/Pc_reg[23]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.858 r  im_inst/n_Flags_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     3.858    im_inst/n_Flags_OBUF[3]_inst_i_5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     4.135 r  im_inst/n_Flags_OBUF[3]_inst_i_2/O[3]
                         net (fo=5, unplaced)         0.547     4.682    im_inst/ALU/data0[31]
                         LUT6 (Prop_lut6_I0_O)        0.250     4.932 r  im_inst/OUT_DP_OBUF[6]_inst_i_52/O
                         net (fo=1, unplaced)         0.000     4.932    im_inst/DataWr[31]
                         MUXF7 (Prop_muxf7_I0_O)      0.201     5.133 r  im_inst/OUT_DP_OBUF[6]_inst_i_24/O
                         net (fo=7, unplaced)         0.565     5.698    im_inst/OUT_DP_OBUF[6]_inst_i_24_n_0
                         LUT4 (Prop_lut4_I0_O)        0.242     5.940 r  im_inst/OUT_DP_OBUF[5]_inst_i_8/O
                         net (fo=1, unplaced)         0.000     5.940    im_inst/OUT_DP_OBUF[5]_inst_i_8_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.178     6.118 r  im_inst/OUT_DP_OBUF[5]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     6.118    im_inst/OUT_DP_OBUF[5]_inst_i_4_n_0
                         MUXF8 (Prop_muxf8_I1_O)      0.074     6.192 r  im_inst/OUT_DP_OBUF[5]_inst_i_2/O
                         net (fo=1, unplaced)         0.240     6.432    Vbcd/OUT_DP[5]
                         LUT6 (Prop_lut6_I0_O)        0.259     6.691 r  Vbcd/OUT_DP_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.646     7.337    OUT_DP_OBUF[5]
    M3                   OBUF (Prop_obuf_I_O)         3.280    10.617 r  OUT_DP_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.617    OUT_DP[5]
    M3                                                                r  OUT_DP[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            OUT_DP[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.616ns  (logic 7.413ns (69.828%)  route 3.203ns (30.172%))
  Logic Levels:           18  (CARRY4=8 IBUF=1 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, unplaced)       0.646     2.065    im_inst/RESET_IBUF
                         LUT6 (Prop_lut6_I0_O)        0.105     2.170 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, unplaced)         0.552     2.722    im_inst/RUrs1[0]
                         LUT6 (Prop_lut6_I0_O)        0.105     2.827 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, unplaced)         0.000     2.827    im_inst/Pc[3]_i_11_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.250 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.008     3.258    im_inst/Pc_reg[3]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.358 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.358    im_inst/Pc_reg[7]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.458 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.458    im_inst/Pc_reg[11]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.558 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.558    im_inst/Pc_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.658 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.658    im_inst/Pc_reg[19]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.758 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.758    im_inst/Pc_reg[23]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.858 r  im_inst/n_Flags_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     3.858    im_inst/n_Flags_OBUF[3]_inst_i_5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     4.135 r  im_inst/n_Flags_OBUF[3]_inst_i_2/O[3]
                         net (fo=5, unplaced)         0.547     4.682    im_inst/ALU/data0[31]
                         LUT6 (Prop_lut6_I0_O)        0.250     4.932 r  im_inst/OUT_DP_OBUF[6]_inst_i_52/O
                         net (fo=1, unplaced)         0.000     4.932    im_inst/DataWr[31]
                         MUXF7 (Prop_muxf7_I0_O)      0.201     5.133 r  im_inst/OUT_DP_OBUF[6]_inst_i_24/O
                         net (fo=7, unplaced)         0.565     5.698    im_inst/OUT_DP_OBUF[6]_inst_i_24_n_0
                         LUT4 (Prop_lut4_I0_O)        0.242     5.940 r  im_inst/OUT_DP_OBUF[3]_inst_i_8/O
                         net (fo=1, unplaced)         0.000     5.940    im_inst/OUT_DP_OBUF[3]_inst_i_8_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.178     6.118 r  im_inst/OUT_DP_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     6.118    im_inst/OUT_DP_OBUF[3]_inst_i_4_n_0
                         MUXF8 (Prop_muxf8_I1_O)      0.074     6.192 r  im_inst/OUT_DP_OBUF[3]_inst_i_2/O
                         net (fo=1, unplaced)         0.240     6.432    Vbcd/OUT_DP[3]
                         LUT6 (Prop_lut6_I0_O)        0.259     6.691 r  Vbcd/OUT_DP_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.646     7.337    OUT_DP_OBUF[3]
    H5                   OBUF (Prop_obuf_I_O)         3.280    10.616 r  OUT_DP_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.616    OUT_DP[3]
    H5                                                                r  OUT_DP[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            OUT_DP[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.611ns  (logic 7.408ns (69.813%)  route 3.203ns (30.187%))
  Logic Levels:           18  (CARRY4=8 IBUF=1 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, unplaced)       0.646     2.065    im_inst/RESET_IBUF
                         LUT6 (Prop_lut6_I0_O)        0.105     2.170 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, unplaced)         0.552     2.722    im_inst/RUrs1[0]
                         LUT6 (Prop_lut6_I0_O)        0.105     2.827 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, unplaced)         0.000     2.827    im_inst/Pc[3]_i_11_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.250 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.008     3.258    im_inst/Pc_reg[3]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.358 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.358    im_inst/Pc_reg[7]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.458 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.458    im_inst/Pc_reg[11]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.558 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.558    im_inst/Pc_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.658 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.658    im_inst/Pc_reg[19]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.758 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.758    im_inst/Pc_reg[23]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.858 r  im_inst/n_Flags_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     3.858    im_inst/n_Flags_OBUF[3]_inst_i_5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     4.135 r  im_inst/n_Flags_OBUF[3]_inst_i_2/O[3]
                         net (fo=5, unplaced)         0.547     4.682    im_inst/ALU/data0[31]
                         LUT6 (Prop_lut6_I0_O)        0.250     4.932 r  im_inst/OUT_DP_OBUF[6]_inst_i_52/O
                         net (fo=1, unplaced)         0.000     4.932    im_inst/DataWr[31]
                         MUXF7 (Prop_muxf7_I0_O)      0.201     5.133 r  im_inst/OUT_DP_OBUF[6]_inst_i_24/O
                         net (fo=7, unplaced)         0.565     5.698    im_inst/OUT_DP_OBUF[6]_inst_i_24_n_0
                         LUT4 (Prop_lut4_I0_O)        0.242     5.940 r  im_inst/OUT_DP_OBUF[6]_inst_i_11/O
                         net (fo=1, unplaced)         0.000     5.940    im_inst/OUT_DP_OBUF[6]_inst_i_11_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.178     6.118 r  im_inst/OUT_DP_OBUF[6]_inst_i_7/O
                         net (fo=1, unplaced)         0.000     6.118    im_inst/OUT_DP_OBUF[6]_inst_i_7_n_0
                         MUXF8 (Prop_muxf8_I1_O)      0.074     6.192 r  im_inst/OUT_DP_OBUF[6]_inst_i_3/O
                         net (fo=1, unplaced)         0.240     6.432    Vbcd/OUT_DP[6]
                         LUT6 (Prop_lut6_I2_O)        0.259     6.691 r  Vbcd/OUT_DP_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.646     7.337    OUT_DP_OBUF[6]
    J5                   OBUF (Prop_obuf_I_O)         3.274    10.611 r  OUT_DP_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.611    OUT_DP[6]
    J5                                                                r  OUT_DP[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            OUT_DP[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.610ns  (logic 7.407ns (69.810%)  route 3.203ns (30.190%))
  Logic Levels:           18  (CARRY4=8 IBUF=1 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, unplaced)       0.646     2.065    im_inst/RESET_IBUF
                         LUT6 (Prop_lut6_I0_O)        0.105     2.170 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, unplaced)         0.552     2.722    im_inst/RUrs1[0]
                         LUT6 (Prop_lut6_I0_O)        0.105     2.827 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, unplaced)         0.000     2.827    im_inst/Pc[3]_i_11_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.250 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.008     3.258    im_inst/Pc_reg[3]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.358 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.358    im_inst/Pc_reg[7]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.458 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.458    im_inst/Pc_reg[11]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.558 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.558    im_inst/Pc_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.658 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.658    im_inst/Pc_reg[19]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.758 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.758    im_inst/Pc_reg[23]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.858 r  im_inst/n_Flags_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     3.858    im_inst/n_Flags_OBUF[3]_inst_i_5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     4.135 r  im_inst/n_Flags_OBUF[3]_inst_i_2/O[3]
                         net (fo=5, unplaced)         0.547     4.682    im_inst/ALU/data0[31]
                         LUT6 (Prop_lut6_I0_O)        0.250     4.932 r  im_inst/OUT_DP_OBUF[6]_inst_i_52/O
                         net (fo=1, unplaced)         0.000     4.932    im_inst/DataWr[31]
                         MUXF7 (Prop_muxf7_I0_O)      0.201     5.133 r  im_inst/OUT_DP_OBUF[6]_inst_i_24/O
                         net (fo=7, unplaced)         0.565     5.698    im_inst/OUT_DP_OBUF[6]_inst_i_24_n_0
                         LUT4 (Prop_lut4_I0_O)        0.242     5.940 r  im_inst/OUT_DP_OBUF[4]_inst_i_8/O
                         net (fo=1, unplaced)         0.000     5.940    im_inst/OUT_DP_OBUF[4]_inst_i_8_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.178     6.118 r  im_inst/OUT_DP_OBUF[4]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     6.118    im_inst/OUT_DP_OBUF[4]_inst_i_4_n_0
                         MUXF8 (Prop_muxf8_I1_O)      0.074     6.192 r  im_inst/OUT_DP_OBUF[4]_inst_i_2/O
                         net (fo=1, unplaced)         0.240     6.432    Vbcd/OUT_DP[4]
                         LUT6 (Prop_lut6_I0_O)        0.259     6.691 r  Vbcd/OUT_DP_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.646     7.337    OUT_DP_OBUF[4]
    J6                   OBUF (Prop_obuf_I_O)         3.273    10.610 r  OUT_DP_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.610    OUT_DP[4]
    J6                                                                r  OUT_DP[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            n_Flags[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.268ns  (logic 6.339ns (61.734%)  route 3.929ns (38.266%))
  Logic Levels:           12  (CARRY4=4 IBUF=1 LUT3=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, unplaced)       0.646     2.065    im_inst/RESET_IBUF
                         LUT6 (Prop_lut6_I0_O)        0.105     2.170 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, unplaced)         0.552     2.722    im_inst/RUrs1[0]
                         LUT6 (Prop_lut6_I0_O)        0.105     2.827 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, unplaced)         0.000     2.827    im_inst/Pc[3]_i_11_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.250 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.008     3.258    im_inst/Pc_reg[3]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.358 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.358    im_inst/Pc_reg[7]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.458 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.458    im_inst/Pc_reg[11]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     3.672 r  im_inst/Pc_reg[15]_i_3/O[2]
                         net (fo=3, unplaced)         0.802     4.474    im_inst/ALU/data0[14]
                         LUT6 (Prop_lut6_I2_O)        0.244     4.718 f  im_inst/n_Flags_OBUF[2]_inst_i_21/O
                         net (fo=1, unplaced)         0.347     5.065    im_inst/n_Flags_OBUF[2]_inst_i_21_n_0
                         LUT6 (Prop_lut6_I1_O)        0.105     5.170 f  im_inst/n_Flags_OBUF[2]_inst_i_10/O
                         net (fo=1, unplaced)         0.582     5.752    im_inst/n_Flags_OBUF[2]_inst_i_10_n_0
                         LUT3 (Prop_lut3_I2_O)        0.105     5.857 f  im_inst/n_Flags_OBUF[2]_inst_i_2/O
                         net (fo=1, unplaced)         0.347     6.204    PC/n_Flags[2]
                         LUT6 (Prop_lut6_I0_O)        0.105     6.309 r  PC/n_Flags_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.646     6.955    n_Flags_OBUF[2]
    C20                  OBUF (Prop_obuf_I_O)         3.314    10.268 r  n_Flags_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.268    n_Flags[2]
    C20                                                               r  n_Flags[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            n_Flags[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.887ns  (logic 6.488ns (73.014%)  route 2.398ns (26.986%))
  Logic Levels:           13  (CARRY4=8 IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, unplaced)       0.646     2.065    im_inst/RESET_IBUF
                         LUT6 (Prop_lut6_I0_O)        0.105     2.170 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, unplaced)         0.552     2.722    im_inst/RUrs1[0]
                         LUT6 (Prop_lut6_I0_O)        0.105     2.827 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, unplaced)         0.000     2.827    im_inst/Pc[3]_i_11_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.250 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.008     3.258    im_inst/Pc_reg[3]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.358 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.358    im_inst/Pc_reg[7]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.458 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.458    im_inst/Pc_reg[11]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.558 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.558    im_inst/Pc_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.658 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.658    im_inst/Pc_reg[19]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.758 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.758    im_inst/Pc_reg[23]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.858 r  im_inst/n_Flags_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     3.858    im_inst/n_Flags_OBUF[3]_inst_i_5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     4.135 f  im_inst/n_Flags_OBUF[3]_inst_i_2/O[3]
                         net (fo=5, unplaced)         0.547     4.682    im_inst/ALU/data0[31]
                         LUT6 (Prop_lut6_I0_O)        0.250     4.932 r  im_inst/n_Flags_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.646     5.578    n_Flags_OBUF[3]
    E21                  OBUF (Prop_obuf_I_O)         3.309     8.887 r  n_Flags_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.887    n_Flags[3]
    E21                                                               r  n_Flags[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            n_Flags[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.882ns  (logic 6.484ns (73.001%)  route 2.398ns (26.999%))
  Logic Levels:           13  (CARRY4=8 IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, unplaced)       0.646     2.065    im_inst/RESET_IBUF
                         LUT6 (Prop_lut6_I0_O)        0.105     2.170 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, unplaced)         0.552     2.722    im_inst/RUrs1[0]
                         LUT6 (Prop_lut6_I0_O)        0.105     2.827 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, unplaced)         0.000     2.827    im_inst/Pc[3]_i_11_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.250 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.008     3.258    im_inst/Pc_reg[3]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.358 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.358    im_inst/Pc_reg[7]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.458 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.458    im_inst/Pc_reg[11]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.558 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.558    im_inst/Pc_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.658 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.658    im_inst/Pc_reg[19]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.758 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.758    im_inst/Pc_reg[23]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.858 r  im_inst/n_Flags_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     3.858    im_inst/n_Flags_OBUF[3]_inst_i_5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     4.135 f  im_inst/n_Flags_OBUF[3]_inst_i_2/O[3]
                         net (fo=5, unplaced)         0.547     4.682    im_inst/ALU/data0[31]
                         LUT6 (Prop_lut6_I5_O)        0.250     4.932 r  im_inst/n_Flags_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.646     5.578    n_Flags_OBUF[0]
    D20                  OBUF (Prop_obuf_I_O)         3.305     8.882 r  n_Flags_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.882    n_Flags[0]
    D20                                                               r  n_Flags[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Vbcd/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Vbcd/clk_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.447ns  (logic 0.309ns (69.149%)  route 0.138ns (30.851%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  Vbcd/clk_counter_reg[1]/C
                         FDRE (Prop_fdre_C_Q)         0.211     0.211 r  Vbcd/clk_counter_reg[1]/Q
                         net (fo=8, unplaced)         0.138     0.349    Vbcd/clk_counter[1]
                         LUT3 (Prop_lut3_I2_O)        0.098     0.447 r  Vbcd/clk_counter[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.447    Vbcd/clk_counter[1]_i_1_n_0
                         FDRE                                         r  Vbcd/clk_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vbcd/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Vbcd/clk_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.447ns  (logic 0.309ns (69.149%)  route 0.138ns (30.851%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  Vbcd/clk_counter_reg[1]/C
                         FDRE (Prop_fdre_C_Q)         0.211     0.211 r  Vbcd/clk_counter_reg[1]/Q
                         net (fo=8, unplaced)         0.138     0.349    Vbcd/clk_counter[1]
                         LUT3 (Prop_lut3_I2_O)        0.098     0.447 r  Vbcd/clk_counter[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.447    Vbcd/clk_counter[2]_i_1_n_0
                         FDRE                                         r  Vbcd/clk_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vbcd/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Vbcd/disp_sel_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.447ns  (logic 0.309ns (69.149%)  route 0.138ns (30.851%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  Vbcd/clk_counter_reg[1]/C
                         FDRE (Prop_fdre_C_Q)         0.211     0.211 r  Vbcd/clk_counter_reg[1]/Q
                         net (fo=8, unplaced)         0.138     0.349    Vbcd/clk_counter[1]
                         LUT3 (Prop_lut3_I2_O)        0.098     0.447 r  Vbcd/disp_sel[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.447    Vbcd/p_0_in[0]
                         FDRE                                         r  Vbcd/disp_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vbcd/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Vbcd/disp_sel_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.447ns  (logic 0.309ns (69.149%)  route 0.138ns (30.851%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  Vbcd/clk_counter_reg[1]/C
                         FDRE (Prop_fdre_C_Q)         0.211     0.211 f  Vbcd/clk_counter_reg[1]/Q
                         net (fo=8, unplaced)         0.138     0.349    Vbcd/clk_counter[1]
                         LUT3 (Prop_lut3_I2_O)        0.098     0.447 r  Vbcd/disp_sel[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.447    Vbcd/p_0_in[2]
                         FDRE                                         r  Vbcd/disp_sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vbcd/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Vbcd/disp_sel_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.447ns  (logic 0.309ns (69.149%)  route 0.138ns (30.851%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  Vbcd/clk_counter_reg[2]/C
                         FDRE (Prop_fdre_C_Q)         0.211     0.211 r  Vbcd/clk_counter_reg[2]/Q
                         net (fo=8, unplaced)         0.138     0.349    Vbcd/clk_counter[2]
                         LUT3 (Prop_lut3_I2_O)        0.098     0.447 r  Vbcd/disp_sel[3]_i_1/O
                         net (fo=1, unplaced)         0.000     0.447    Vbcd/p_0_in[3]
                         FDRE                                         r  Vbcd/disp_sel_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vbcd/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Vbcd/disp_sel_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.447ns  (logic 0.309ns (69.149%)  route 0.138ns (30.851%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  Vbcd/clk_counter_reg[2]/C
                         FDRE (Prop_fdre_C_Q)         0.211     0.211 f  Vbcd/clk_counter_reg[2]/Q
                         net (fo=8, unplaced)         0.138     0.349    Vbcd/clk_counter[2]
                         LUT3 (Prop_lut3_I2_O)        0.098     0.447 r  Vbcd/disp_sel[4]_i_1/O
                         net (fo=1, unplaced)         0.000     0.447    Vbcd/p_0_in[4]
                         FDRE                                         r  Vbcd/disp_sel_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vbcd/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Vbcd/disp_sel_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.447ns  (logic 0.309ns (69.149%)  route 0.138ns (30.851%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  Vbcd/clk_counter_reg[1]/C
                         FDRE (Prop_fdre_C_Q)         0.211     0.211 r  Vbcd/clk_counter_reg[1]/Q
                         net (fo=8, unplaced)         0.138     0.349    Vbcd/clk_counter[1]
                         LUT3 (Prop_lut3_I2_O)        0.098     0.447 r  Vbcd/disp_sel[5]_i_1/O
                         net (fo=1, unplaced)         0.000     0.447    Vbcd/p_0_in[5]
                         FDRE                                         r  Vbcd/disp_sel_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vbcd/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Vbcd/clk_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.309ns (68.919%)  route 0.139ns (31.081%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  Vbcd/clk_counter_reg[0]/C
                         FDRE (Prop_fdre_C_Q)         0.211     0.211 f  Vbcd/clk_counter_reg[0]/Q
                         net (fo=9, unplaced)         0.139     0.350    Vbcd/clk_counter[0]
                         LUT1 (Prop_lut1_I0_O)        0.098     0.448 r  Vbcd/clk_counter[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.448    Vbcd/clk_counter[0]_i_1_n_0
                         FDRE                                         r  Vbcd/clk_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vbcd/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Vbcd/disp_sel_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.309ns (68.919%)  route 0.139ns (31.081%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  Vbcd/clk_counter_reg[0]/C
                         FDRE (Prop_fdre_C_Q)         0.211     0.211 f  Vbcd/clk_counter_reg[0]/Q
                         net (fo=9, unplaced)         0.139     0.350    Vbcd/clk_counter[0]
                         LUT3 (Prop_lut3_I2_O)        0.098     0.448 r  Vbcd/disp_sel[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.448    Vbcd/p_0_in[1]
                         FDRE                                         r  Vbcd/disp_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/Pc_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC/Pc_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.550ns  (logic 0.239ns (43.460%)  route 0.311ns (56.540%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  PC/Pc_reg[0]/C
                         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC/Pc_reg[0]/Q
                         net (fo=5, unplaced)         0.311     0.452    im_inst/Q[0]
                         LUT3 (Prop_lut3_I1_O)        0.098     0.550 r  im_inst/Pc[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.550    PC/D[0]
                         FDRE                                         r  PC/Pc_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 im_inst/mem_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OUT_DP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.117ns  (logic 8.244ns (68.035%)  route 3.873ns (31.965%))
  Logic Levels:           18  (CARRY4=8 LUT2=1 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     2.072    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.081     2.153 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.584     2.737    im_inst/CLK_IBUF_BUFG
                         RAMB36E1                                     r  im_inst/mem_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.125     4.862 r  im_inst/mem_reg_1/DOBDO[2]
                         net (fo=8, unplaced)         0.646     5.508    im_inst/Inst[6]
                         LUT2 (Prop_lut2_I1_O)        0.105     5.613 f  im_inst/n_Flags_OBUF[3]_inst_i_22/O
                         net (fo=62, unplaced)        0.670     6.283    im_inst/n_Flags_OBUF[3]_inst_i_22_n_0
                         LUT6 (Prop_lut6_I1_O)        0.105     6.388 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, unplaced)         0.552     6.940    im_inst/RUrs1[0]
                         LUT6 (Prop_lut6_I0_O)        0.105     7.045 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, unplaced)         0.000     7.045    im_inst/Pc[3]_i_11_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.468 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.008     7.476    im_inst/Pc_reg[3]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.576 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.576    im_inst/Pc_reg[7]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.676 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.676    im_inst/Pc_reg[11]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.776 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.776    im_inst/Pc_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.876 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.876    im_inst/Pc_reg[19]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.976 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.976    im_inst/Pc_reg[23]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.076 r  im_inst/n_Flags_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     8.076    im_inst/n_Flags_OBUF[3]_inst_i_5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     8.353 f  im_inst/n_Flags_OBUF[3]_inst_i_2/O[3]
                         net (fo=5, unplaced)         0.547     8.900    im_inst/ALU/data0[31]
                         LUT6 (Prop_lut6_I0_O)        0.250     9.150 f  im_inst/OUT_DP_OBUF[6]_inst_i_52/O
                         net (fo=1, unplaced)         0.000     9.150    im_inst/DataWr[31]
                         MUXF7 (Prop_muxf7_I0_O)      0.201     9.351 f  im_inst/OUT_DP_OBUF[6]_inst_i_24/O
                         net (fo=7, unplaced)         0.565     9.916    im_inst/OUT_DP_OBUF[6]_inst_i_24_n_0
                         LUT4 (Prop_lut4_I0_O)        0.242    10.158 r  im_inst/OUT_DP_OBUF[2]_inst_i_11/O
                         net (fo=1, unplaced)         0.000    10.158    im_inst/OUT_DP_OBUF[2]_inst_i_11_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.178    10.336 r  im_inst/OUT_DP_OBUF[2]_inst_i_7/O
                         net (fo=1, unplaced)         0.000    10.336    im_inst/OUT_DP_OBUF[2]_inst_i_7_n_0
                         MUXF8 (Prop_muxf8_I1_O)      0.074    10.410 r  im_inst/OUT_DP_OBUF[2]_inst_i_3/O
                         net (fo=1, unplaced)         0.240    10.650    Vbcd/OUT_DP[2]
                         LUT6 (Prop_lut6_I2_O)        0.259    10.909 r  Vbcd/OUT_DP_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.646    11.555    OUT_DP_OBUF[2]
    G4                   OBUF (Prop_obuf_I_O)         3.300    14.854 r  OUT_DP_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.854    OUT_DP[2]
    G4                                                                r  OUT_DP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 im_inst/mem_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OUT_DP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.113ns  (logic 8.240ns (68.024%)  route 3.873ns (31.976%))
  Logic Levels:           18  (CARRY4=8 LUT2=1 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     2.072    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.081     2.153 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.584     2.737    im_inst/CLK_IBUF_BUFG
                         RAMB36E1                                     r  im_inst/mem_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.125     4.862 r  im_inst/mem_reg_1/DOBDO[2]
                         net (fo=8, unplaced)         0.646     5.508    im_inst/Inst[6]
                         LUT2 (Prop_lut2_I1_O)        0.105     5.613 f  im_inst/n_Flags_OBUF[3]_inst_i_22/O
                         net (fo=62, unplaced)        0.670     6.283    im_inst/n_Flags_OBUF[3]_inst_i_22_n_0
                         LUT6 (Prop_lut6_I1_O)        0.105     6.388 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, unplaced)         0.552     6.940    im_inst/RUrs1[0]
                         LUT6 (Prop_lut6_I0_O)        0.105     7.045 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, unplaced)         0.000     7.045    im_inst/Pc[3]_i_11_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.468 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.008     7.476    im_inst/Pc_reg[3]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.576 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.576    im_inst/Pc_reg[7]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.676 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.676    im_inst/Pc_reg[11]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.776 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.776    im_inst/Pc_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.876 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.876    im_inst/Pc_reg[19]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.976 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.976    im_inst/Pc_reg[23]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.076 r  im_inst/n_Flags_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     8.076    im_inst/n_Flags_OBUF[3]_inst_i_5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     8.353 r  im_inst/n_Flags_OBUF[3]_inst_i_2/O[3]
                         net (fo=5, unplaced)         0.547     8.900    im_inst/ALU/data0[31]
                         LUT6 (Prop_lut6_I0_O)        0.250     9.150 r  im_inst/OUT_DP_OBUF[6]_inst_i_52/O
                         net (fo=1, unplaced)         0.000     9.150    im_inst/DataWr[31]
                         MUXF7 (Prop_muxf7_I0_O)      0.201     9.351 r  im_inst/OUT_DP_OBUF[6]_inst_i_24/O
                         net (fo=7, unplaced)         0.565     9.916    im_inst/OUT_DP_OBUF[6]_inst_i_24_n_0
                         LUT4 (Prop_lut4_I0_O)        0.242    10.158 r  im_inst/OUT_DP_OBUF[0]_inst_i_8/O
                         net (fo=1, unplaced)         0.000    10.158    im_inst/OUT_DP_OBUF[0]_inst_i_8_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.178    10.336 r  im_inst/OUT_DP_OBUF[0]_inst_i_4/O
                         net (fo=1, unplaced)         0.000    10.336    im_inst/OUT_DP_OBUF[0]_inst_i_4_n_0
                         MUXF8 (Prop_muxf8_I1_O)      0.074    10.410 r  im_inst/OUT_DP_OBUF[0]_inst_i_2/O
                         net (fo=1, unplaced)         0.240    10.650    Vbcd/OUT_DP[0]
                         LUT6 (Prop_lut6_I0_O)        0.259    10.909 r  Vbcd/OUT_DP_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.646    11.555    OUT_DP_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         3.296    14.850 r  OUT_DP_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.850    OUT_DP[0]
    K3                                                                r  OUT_DP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 im_inst/mem_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OUT_DP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.104ns  (logic 8.230ns (68.000%)  route 3.873ns (32.000%))
  Logic Levels:           18  (CARRY4=8 LUT2=1 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     2.072    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.081     2.153 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.584     2.737    im_inst/CLK_IBUF_BUFG
                         RAMB36E1                                     r  im_inst/mem_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.125     4.862 r  im_inst/mem_reg_1/DOBDO[2]
                         net (fo=8, unplaced)         0.646     5.508    im_inst/Inst[6]
                         LUT2 (Prop_lut2_I1_O)        0.105     5.613 f  im_inst/n_Flags_OBUF[3]_inst_i_22/O
                         net (fo=62, unplaced)        0.670     6.283    im_inst/n_Flags_OBUF[3]_inst_i_22_n_0
                         LUT6 (Prop_lut6_I1_O)        0.105     6.388 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, unplaced)         0.552     6.940    im_inst/RUrs1[0]
                         LUT6 (Prop_lut6_I0_O)        0.105     7.045 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, unplaced)         0.000     7.045    im_inst/Pc[3]_i_11_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.468 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.008     7.476    im_inst/Pc_reg[3]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.576 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.576    im_inst/Pc_reg[7]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.676 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.676    im_inst/Pc_reg[11]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.776 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.776    im_inst/Pc_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.876 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.876    im_inst/Pc_reg[19]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.976 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.976    im_inst/Pc_reg[23]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.076 r  im_inst/n_Flags_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     8.076    im_inst/n_Flags_OBUF[3]_inst_i_5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     8.353 r  im_inst/n_Flags_OBUF[3]_inst_i_2/O[3]
                         net (fo=5, unplaced)         0.547     8.900    im_inst/ALU/data0[31]
                         LUT6 (Prop_lut6_I0_O)        0.250     9.150 r  im_inst/OUT_DP_OBUF[6]_inst_i_52/O
                         net (fo=1, unplaced)         0.000     9.150    im_inst/DataWr[31]
                         MUXF7 (Prop_muxf7_I0_O)      0.201     9.351 r  im_inst/OUT_DP_OBUF[6]_inst_i_24/O
                         net (fo=7, unplaced)         0.565     9.916    im_inst/OUT_DP_OBUF[6]_inst_i_24_n_0
                         LUT4 (Prop_lut4_I0_O)        0.242    10.158 r  im_inst/OUT_DP_OBUF[1]_inst_i_8/O
                         net (fo=1, unplaced)         0.000    10.158    im_inst/OUT_DP_OBUF[1]_inst_i_8_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.178    10.336 r  im_inst/OUT_DP_OBUF[1]_inst_i_4/O
                         net (fo=1, unplaced)         0.000    10.336    im_inst/OUT_DP_OBUF[1]_inst_i_4_n_0
                         MUXF8 (Prop_muxf8_I1_O)      0.074    10.410 r  im_inst/OUT_DP_OBUF[1]_inst_i_2/O
                         net (fo=1, unplaced)         0.240    10.650    Vbcd/OUT_DP[1]
                         LUT6 (Prop_lut6_I1_O)        0.259    10.909 r  Vbcd/OUT_DP_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.646    11.555    OUT_DP_OBUF[1]
    K6                   OBUF (Prop_obuf_I_O)         3.286    14.841 r  OUT_DP_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.841    OUT_DP[1]
    K6                                                                r  OUT_DP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 im_inst/mem_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OUT_DP[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.097ns  (logic 8.224ns (67.983%)  route 3.873ns (32.017%))
  Logic Levels:           18  (CARRY4=8 LUT2=1 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     2.072    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.081     2.153 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.584     2.737    im_inst/CLK_IBUF_BUFG
                         RAMB36E1                                     r  im_inst/mem_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.125     4.862 r  im_inst/mem_reg_1/DOBDO[2]
                         net (fo=8, unplaced)         0.646     5.508    im_inst/Inst[6]
                         LUT2 (Prop_lut2_I1_O)        0.105     5.613 f  im_inst/n_Flags_OBUF[3]_inst_i_22/O
                         net (fo=62, unplaced)        0.670     6.283    im_inst/n_Flags_OBUF[3]_inst_i_22_n_0
                         LUT6 (Prop_lut6_I1_O)        0.105     6.388 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, unplaced)         0.552     6.940    im_inst/RUrs1[0]
                         LUT6 (Prop_lut6_I0_O)        0.105     7.045 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, unplaced)         0.000     7.045    im_inst/Pc[3]_i_11_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.468 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.008     7.476    im_inst/Pc_reg[3]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.576 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.576    im_inst/Pc_reg[7]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.676 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.676    im_inst/Pc_reg[11]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.776 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.776    im_inst/Pc_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.876 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.876    im_inst/Pc_reg[19]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.976 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.976    im_inst/Pc_reg[23]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.076 r  im_inst/n_Flags_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     8.076    im_inst/n_Flags_OBUF[3]_inst_i_5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     8.353 r  im_inst/n_Flags_OBUF[3]_inst_i_2/O[3]
                         net (fo=5, unplaced)         0.547     8.900    im_inst/ALU/data0[31]
                         LUT6 (Prop_lut6_I0_O)        0.250     9.150 r  im_inst/OUT_DP_OBUF[6]_inst_i_52/O
                         net (fo=1, unplaced)         0.000     9.150    im_inst/DataWr[31]
                         MUXF7 (Prop_muxf7_I0_O)      0.201     9.351 r  im_inst/OUT_DP_OBUF[6]_inst_i_24/O
                         net (fo=7, unplaced)         0.565     9.916    im_inst/OUT_DP_OBUF[6]_inst_i_24_n_0
                         LUT4 (Prop_lut4_I0_O)        0.242    10.158 r  im_inst/OUT_DP_OBUF[5]_inst_i_8/O
                         net (fo=1, unplaced)         0.000    10.158    im_inst/OUT_DP_OBUF[5]_inst_i_8_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.178    10.336 r  im_inst/OUT_DP_OBUF[5]_inst_i_4/O
                         net (fo=1, unplaced)         0.000    10.336    im_inst/OUT_DP_OBUF[5]_inst_i_4_n_0
                         MUXF8 (Prop_muxf8_I1_O)      0.074    10.410 r  im_inst/OUT_DP_OBUF[5]_inst_i_2/O
                         net (fo=1, unplaced)         0.240    10.650    Vbcd/OUT_DP[5]
                         LUT6 (Prop_lut6_I0_O)        0.259    10.909 r  Vbcd/OUT_DP_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.646    11.555    OUT_DP_OBUF[5]
    M3                   OBUF (Prop_obuf_I_O)         3.280    14.835 r  OUT_DP_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.835    OUT_DP[5]
    M3                                                                r  OUT_DP[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 im_inst/mem_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OUT_DP[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.097ns  (logic 8.224ns (67.982%)  route 3.873ns (32.018%))
  Logic Levels:           18  (CARRY4=8 LUT2=1 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     2.072    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.081     2.153 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.584     2.737    im_inst/CLK_IBUF_BUFG
                         RAMB36E1                                     r  im_inst/mem_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.125     4.862 r  im_inst/mem_reg_1/DOBDO[2]
                         net (fo=8, unplaced)         0.646     5.508    im_inst/Inst[6]
                         LUT2 (Prop_lut2_I1_O)        0.105     5.613 f  im_inst/n_Flags_OBUF[3]_inst_i_22/O
                         net (fo=62, unplaced)        0.670     6.283    im_inst/n_Flags_OBUF[3]_inst_i_22_n_0
                         LUT6 (Prop_lut6_I1_O)        0.105     6.388 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, unplaced)         0.552     6.940    im_inst/RUrs1[0]
                         LUT6 (Prop_lut6_I0_O)        0.105     7.045 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, unplaced)         0.000     7.045    im_inst/Pc[3]_i_11_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.468 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.008     7.476    im_inst/Pc_reg[3]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.576 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.576    im_inst/Pc_reg[7]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.676 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.676    im_inst/Pc_reg[11]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.776 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.776    im_inst/Pc_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.876 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.876    im_inst/Pc_reg[19]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.976 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.976    im_inst/Pc_reg[23]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.076 r  im_inst/n_Flags_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     8.076    im_inst/n_Flags_OBUF[3]_inst_i_5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     8.353 r  im_inst/n_Flags_OBUF[3]_inst_i_2/O[3]
                         net (fo=5, unplaced)         0.547     8.900    im_inst/ALU/data0[31]
                         LUT6 (Prop_lut6_I0_O)        0.250     9.150 r  im_inst/OUT_DP_OBUF[6]_inst_i_52/O
                         net (fo=1, unplaced)         0.000     9.150    im_inst/DataWr[31]
                         MUXF7 (Prop_muxf7_I0_O)      0.201     9.351 r  im_inst/OUT_DP_OBUF[6]_inst_i_24/O
                         net (fo=7, unplaced)         0.565     9.916    im_inst/OUT_DP_OBUF[6]_inst_i_24_n_0
                         LUT4 (Prop_lut4_I0_O)        0.242    10.158 r  im_inst/OUT_DP_OBUF[3]_inst_i_8/O
                         net (fo=1, unplaced)         0.000    10.158    im_inst/OUT_DP_OBUF[3]_inst_i_8_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.178    10.336 r  im_inst/OUT_DP_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000    10.336    im_inst/OUT_DP_OBUF[3]_inst_i_4_n_0
                         MUXF8 (Prop_muxf8_I1_O)      0.074    10.410 r  im_inst/OUT_DP_OBUF[3]_inst_i_2/O
                         net (fo=1, unplaced)         0.240    10.650    Vbcd/OUT_DP[3]
                         LUT6 (Prop_lut6_I0_O)        0.259    10.909 r  Vbcd/OUT_DP_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.646    11.555    OUT_DP_OBUF[3]
    H5                   OBUF (Prop_obuf_I_O)         3.280    14.834 r  OUT_DP_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.834    OUT_DP[3]
    H5                                                                r  OUT_DP[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 im_inst/mem_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OUT_DP[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.092ns  (logic 8.218ns (67.968%)  route 3.873ns (32.032%))
  Logic Levels:           18  (CARRY4=8 LUT2=1 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     2.072    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.081     2.153 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.584     2.737    im_inst/CLK_IBUF_BUFG
                         RAMB36E1                                     r  im_inst/mem_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.125     4.862 r  im_inst/mem_reg_1/DOBDO[2]
                         net (fo=8, unplaced)         0.646     5.508    im_inst/Inst[6]
                         LUT2 (Prop_lut2_I1_O)        0.105     5.613 f  im_inst/n_Flags_OBUF[3]_inst_i_22/O
                         net (fo=62, unplaced)        0.670     6.283    im_inst/n_Flags_OBUF[3]_inst_i_22_n_0
                         LUT6 (Prop_lut6_I1_O)        0.105     6.388 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, unplaced)         0.552     6.940    im_inst/RUrs1[0]
                         LUT6 (Prop_lut6_I0_O)        0.105     7.045 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, unplaced)         0.000     7.045    im_inst/Pc[3]_i_11_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.468 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.008     7.476    im_inst/Pc_reg[3]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.576 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.576    im_inst/Pc_reg[7]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.676 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.676    im_inst/Pc_reg[11]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.776 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.776    im_inst/Pc_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.876 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.876    im_inst/Pc_reg[19]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.976 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.976    im_inst/Pc_reg[23]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.076 r  im_inst/n_Flags_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     8.076    im_inst/n_Flags_OBUF[3]_inst_i_5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     8.353 r  im_inst/n_Flags_OBUF[3]_inst_i_2/O[3]
                         net (fo=5, unplaced)         0.547     8.900    im_inst/ALU/data0[31]
                         LUT6 (Prop_lut6_I0_O)        0.250     9.150 r  im_inst/OUT_DP_OBUF[6]_inst_i_52/O
                         net (fo=1, unplaced)         0.000     9.150    im_inst/DataWr[31]
                         MUXF7 (Prop_muxf7_I0_O)      0.201     9.351 r  im_inst/OUT_DP_OBUF[6]_inst_i_24/O
                         net (fo=7, unplaced)         0.565     9.916    im_inst/OUT_DP_OBUF[6]_inst_i_24_n_0
                         LUT4 (Prop_lut4_I0_O)        0.242    10.158 r  im_inst/OUT_DP_OBUF[6]_inst_i_11/O
                         net (fo=1, unplaced)         0.000    10.158    im_inst/OUT_DP_OBUF[6]_inst_i_11_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.178    10.336 r  im_inst/OUT_DP_OBUF[6]_inst_i_7/O
                         net (fo=1, unplaced)         0.000    10.336    im_inst/OUT_DP_OBUF[6]_inst_i_7_n_0
                         MUXF8 (Prop_muxf8_I1_O)      0.074    10.410 r  im_inst/OUT_DP_OBUF[6]_inst_i_3/O
                         net (fo=1, unplaced)         0.240    10.650    Vbcd/OUT_DP[6]
                         LUT6 (Prop_lut6_I2_O)        0.259    10.909 r  Vbcd/OUT_DP_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.646    11.555    OUT_DP_OBUF[6]
    J5                   OBUF (Prop_obuf_I_O)         3.274    14.829 r  OUT_DP_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.829    OUT_DP[6]
    J5                                                                r  OUT_DP[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 im_inst/mem_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OUT_DP[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.091ns  (logic 8.217ns (67.966%)  route 3.873ns (32.034%))
  Logic Levels:           18  (CARRY4=8 LUT2=1 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     2.072    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.081     2.153 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.584     2.737    im_inst/CLK_IBUF_BUFG
                         RAMB36E1                                     r  im_inst/mem_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.125     4.862 r  im_inst/mem_reg_1/DOBDO[2]
                         net (fo=8, unplaced)         0.646     5.508    im_inst/Inst[6]
                         LUT2 (Prop_lut2_I1_O)        0.105     5.613 f  im_inst/n_Flags_OBUF[3]_inst_i_22/O
                         net (fo=62, unplaced)        0.670     6.283    im_inst/n_Flags_OBUF[3]_inst_i_22_n_0
                         LUT6 (Prop_lut6_I1_O)        0.105     6.388 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, unplaced)         0.552     6.940    im_inst/RUrs1[0]
                         LUT6 (Prop_lut6_I0_O)        0.105     7.045 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, unplaced)         0.000     7.045    im_inst/Pc[3]_i_11_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.468 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.008     7.476    im_inst/Pc_reg[3]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.576 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.576    im_inst/Pc_reg[7]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.676 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.676    im_inst/Pc_reg[11]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.776 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.776    im_inst/Pc_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.876 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.876    im_inst/Pc_reg[19]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.976 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.976    im_inst/Pc_reg[23]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.076 r  im_inst/n_Flags_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     8.076    im_inst/n_Flags_OBUF[3]_inst_i_5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     8.353 r  im_inst/n_Flags_OBUF[3]_inst_i_2/O[3]
                         net (fo=5, unplaced)         0.547     8.900    im_inst/ALU/data0[31]
                         LUT6 (Prop_lut6_I0_O)        0.250     9.150 r  im_inst/OUT_DP_OBUF[6]_inst_i_52/O
                         net (fo=1, unplaced)         0.000     9.150    im_inst/DataWr[31]
                         MUXF7 (Prop_muxf7_I0_O)      0.201     9.351 r  im_inst/OUT_DP_OBUF[6]_inst_i_24/O
                         net (fo=7, unplaced)         0.565     9.916    im_inst/OUT_DP_OBUF[6]_inst_i_24_n_0
                         LUT4 (Prop_lut4_I0_O)        0.242    10.158 r  im_inst/OUT_DP_OBUF[4]_inst_i_8/O
                         net (fo=1, unplaced)         0.000    10.158    im_inst/OUT_DP_OBUF[4]_inst_i_8_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.178    10.336 r  im_inst/OUT_DP_OBUF[4]_inst_i_4/O
                         net (fo=1, unplaced)         0.000    10.336    im_inst/OUT_DP_OBUF[4]_inst_i_4_n_0
                         MUXF8 (Prop_muxf8_I1_O)      0.074    10.410 r  im_inst/OUT_DP_OBUF[4]_inst_i_2/O
                         net (fo=1, unplaced)         0.240    10.650    Vbcd/OUT_DP[4]
                         LUT6 (Prop_lut6_I0_O)        0.259    10.909 r  Vbcd/OUT_DP_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.646    11.555    OUT_DP_OBUF[4]
    J6                   OBUF (Prop_obuf_I_O)         3.273    14.828 r  OUT_DP_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.828    OUT_DP[4]
    J6                                                                r  OUT_DP[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 im_inst/mem_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            n_Flags[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.749ns  (logic 7.150ns (60.854%)  route 4.599ns (39.146%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     2.072    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.081     2.153 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.584     2.737    im_inst/CLK_IBUF_BUFG
                         RAMB36E1                                     r  im_inst/mem_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.125     4.862 r  im_inst/mem_reg_1/DOBDO[2]
                         net (fo=8, unplaced)         0.646     5.508    im_inst/Inst[6]
                         LUT2 (Prop_lut2_I1_O)        0.105     5.613 f  im_inst/n_Flags_OBUF[3]_inst_i_22/O
                         net (fo=62, unplaced)        0.670     6.283    im_inst/n_Flags_OBUF[3]_inst_i_22_n_0
                         LUT6 (Prop_lut6_I1_O)        0.105     6.388 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, unplaced)         0.552     6.940    im_inst/RUrs1[0]
                         LUT6 (Prop_lut6_I0_O)        0.105     7.045 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, unplaced)         0.000     7.045    im_inst/Pc[3]_i_11_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.468 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.008     7.476    im_inst/Pc_reg[3]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.576 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.576    im_inst/Pc_reg[7]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.676 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.676    im_inst/Pc_reg[11]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     7.890 r  im_inst/Pc_reg[15]_i_3/O[2]
                         net (fo=3, unplaced)         0.802     8.692    im_inst/ALU/data0[14]
                         LUT6 (Prop_lut6_I2_O)        0.244     8.936 f  im_inst/n_Flags_OBUF[2]_inst_i_21/O
                         net (fo=1, unplaced)         0.347     9.283    im_inst/n_Flags_OBUF[2]_inst_i_21_n_0
                         LUT6 (Prop_lut6_I1_O)        0.105     9.388 f  im_inst/n_Flags_OBUF[2]_inst_i_10/O
                         net (fo=1, unplaced)         0.582     9.970    im_inst/n_Flags_OBUF[2]_inst_i_10_n_0
                         LUT3 (Prop_lut3_I2_O)        0.105    10.075 f  im_inst/n_Flags_OBUF[2]_inst_i_2/O
                         net (fo=1, unplaced)         0.347    10.422    PC/n_Flags[2]
                         LUT6 (Prop_lut6_I0_O)        0.105    10.527 r  PC/n_Flags_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.646    11.173    n_Flags_OBUF[2]
    C20                  OBUF (Prop_obuf_I_O)         3.314    14.486 r  n_Flags_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.486    n_Flags[2]
    C20                                                               r  n_Flags[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 im_inst/mem_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            n_Flags[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.367ns  (logic 7.299ns (70.405%)  route 3.068ns (29.595%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     2.072    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.081     2.153 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.584     2.737    im_inst/CLK_IBUF_BUFG
                         RAMB36E1                                     r  im_inst/mem_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.125     4.862 r  im_inst/mem_reg_1/DOBDO[2]
                         net (fo=8, unplaced)         0.646     5.508    im_inst/Inst[6]
                         LUT2 (Prop_lut2_I1_O)        0.105     5.613 f  im_inst/n_Flags_OBUF[3]_inst_i_22/O
                         net (fo=62, unplaced)        0.670     6.283    im_inst/n_Flags_OBUF[3]_inst_i_22_n_0
                         LUT6 (Prop_lut6_I1_O)        0.105     6.388 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, unplaced)         0.552     6.940    im_inst/RUrs1[0]
                         LUT6 (Prop_lut6_I0_O)        0.105     7.045 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, unplaced)         0.000     7.045    im_inst/Pc[3]_i_11_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.468 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.008     7.476    im_inst/Pc_reg[3]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.576 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.576    im_inst/Pc_reg[7]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.676 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.676    im_inst/Pc_reg[11]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.776 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.776    im_inst/Pc_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.876 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.876    im_inst/Pc_reg[19]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.976 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.976    im_inst/Pc_reg[23]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.076 r  im_inst/n_Flags_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     8.076    im_inst/n_Flags_OBUF[3]_inst_i_5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     8.353 f  im_inst/n_Flags_OBUF[3]_inst_i_2/O[3]
                         net (fo=5, unplaced)         0.547     8.900    im_inst/ALU/data0[31]
                         LUT6 (Prop_lut6_I0_O)        0.250     9.150 r  im_inst/n_Flags_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.646     9.796    n_Flags_OBUF[3]
    E21                  OBUF (Prop_obuf_I_O)         3.309    13.105 r  n_Flags_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.105    n_Flags[3]
    E21                                                               r  n_Flags[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 im_inst/mem_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            n_Flags[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.363ns  (logic 7.295ns (70.393%)  route 3.068ns (29.607%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     2.072    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.081     2.153 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.584     2.737    im_inst/CLK_IBUF_BUFG
                         RAMB36E1                                     r  im_inst/mem_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.125     4.862 r  im_inst/mem_reg_1/DOBDO[2]
                         net (fo=8, unplaced)         0.646     5.508    im_inst/Inst[6]
                         LUT2 (Prop_lut2_I1_O)        0.105     5.613 f  im_inst/n_Flags_OBUF[3]_inst_i_22/O
                         net (fo=62, unplaced)        0.670     6.283    im_inst/n_Flags_OBUF[3]_inst_i_22_n_0
                         LUT6 (Prop_lut6_I1_O)        0.105     6.388 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, unplaced)         0.552     6.940    im_inst/RUrs1[0]
                         LUT6 (Prop_lut6_I0_O)        0.105     7.045 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, unplaced)         0.000     7.045    im_inst/Pc[3]_i_11_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.468 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.008     7.476    im_inst/Pc_reg[3]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.576 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.576    im_inst/Pc_reg[7]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.676 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.676    im_inst/Pc_reg[11]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.776 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.776    im_inst/Pc_reg[15]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.876 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.876    im_inst/Pc_reg[19]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.976 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.976    im_inst/Pc_reg[23]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.076 r  im_inst/n_Flags_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     8.076    im_inst/n_Flags_OBUF[3]_inst_i_5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     8.353 f  im_inst/n_Flags_OBUF[3]_inst_i_2/O[3]
                         net (fo=5, unplaced)         0.547     8.900    im_inst/ALU/data0[31]
                         LUT6 (Prop_lut6_I5_O)        0.250     9.150 r  im_inst/n_Flags_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.646     9.796    n_Flags_OBUF[0]
    D20                  OBUF (Prop_obuf_I_O)         3.305    13.100 r  n_Flags_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.100    n_Flags[0]
    D20                                                               r  n_Flags[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_inst/prog_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC/prev_mod_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.856%)  route 0.181ns (56.144%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.584    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.610 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.114     0.724    uart_inst/CLK_IBUF_BUFG
                         FDCE                                         r  uart_inst/prog_mode_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.865 r  uart_inst/prog_mode_reg/Q
                         net (fo=142, unplaced)       0.181     1.045    PC/prog_mode
                         FDRE                                         r  PC/prev_mod_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/prog_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC/Pc_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.761ns  (logic 0.284ns (37.316%)  route 0.477ns (62.684%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.584    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.610 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.114     0.724    uart_inst/CLK_IBUF_BUFG
                         FDCE                                         r  uart_inst/prog_mode_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.865 f  uart_inst/prog_mode_reg/Q
                         net (fo=142, unplaced)       0.314     1.179    im_inst/prog_mode
                         LUT6 (Prop_lut6_I3_O)        0.098     1.277 r  im_inst/Pc[0]_i_2/O
                         net (fo=1, unplaced)         0.163     1.440    im_inst/AOPB[0]
                         LUT3 (Prop_lut3_I0_O)        0.045     1.485 r  im_inst/Pc[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.485    PC/D[0]
                         FDRE                                         r  PC/Pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/prog_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC/Pc_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.761ns  (logic 0.284ns (37.316%)  route 0.477ns (62.684%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.584    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.610 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.114     0.724    uart_inst/CLK_IBUF_BUFG
                         FDCE                                         r  uart_inst/prog_mode_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.865 f  uart_inst/prog_mode_reg/Q
                         net (fo=142, unplaced)       0.314     1.179    im_inst/prog_mode
                         LUT6 (Prop_lut6_I3_O)        0.098     1.277 r  im_inst/Pc[10]_i_2/O
                         net (fo=1, unplaced)         0.163     1.440    im_inst/AOPB[10]
                         LUT3 (Prop_lut3_I0_O)        0.045     1.485 r  im_inst/Pc[10]_i_1/O
                         net (fo=1, unplaced)         0.000     1.485    PC/D[10]
                         FDRE                                         r  PC/Pc_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/prog_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC/Pc_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.761ns  (logic 0.284ns (37.316%)  route 0.477ns (62.684%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.584    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.610 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.114     0.724    uart_inst/CLK_IBUF_BUFG
                         FDCE                                         r  uart_inst/prog_mode_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.865 f  uart_inst/prog_mode_reg/Q
                         net (fo=142, unplaced)       0.314     1.179    im_inst/prog_mode
                         LUT6 (Prop_lut6_I3_O)        0.098     1.277 r  im_inst/Pc[11]_i_2/O
                         net (fo=1, unplaced)         0.163     1.440    im_inst/AOPB[11]
                         LUT3 (Prop_lut3_I0_O)        0.045     1.485 r  im_inst/Pc[11]_i_1/O
                         net (fo=1, unplaced)         0.000     1.485    PC/D[11]
                         FDRE                                         r  PC/Pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/prog_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC/Pc_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.761ns  (logic 0.284ns (37.316%)  route 0.477ns (62.684%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.584    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.610 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.114     0.724    uart_inst/CLK_IBUF_BUFG
                         FDCE                                         r  uart_inst/prog_mode_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.865 f  uart_inst/prog_mode_reg/Q
                         net (fo=142, unplaced)       0.314     1.179    im_inst/prog_mode
                         LUT6 (Prop_lut6_I3_O)        0.098     1.277 r  im_inst/Pc[12]_i_2/O
                         net (fo=1, unplaced)         0.163     1.440    im_inst/AOPB[12]
                         LUT3 (Prop_lut3_I0_O)        0.045     1.485 r  im_inst/Pc[12]_i_1/O
                         net (fo=1, unplaced)         0.000     1.485    PC/D[12]
                         FDRE                                         r  PC/Pc_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/prog_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC/Pc_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.761ns  (logic 0.284ns (37.316%)  route 0.477ns (62.684%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.584    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.610 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.114     0.724    uart_inst/CLK_IBUF_BUFG
                         FDCE                                         r  uart_inst/prog_mode_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.865 f  uart_inst/prog_mode_reg/Q
                         net (fo=142, unplaced)       0.314     1.179    im_inst/prog_mode
                         LUT6 (Prop_lut6_I3_O)        0.098     1.277 r  im_inst/Pc[13]_i_2/O
                         net (fo=1, unplaced)         0.163     1.440    im_inst/AOPB[13]
                         LUT3 (Prop_lut3_I0_O)        0.045     1.485 r  im_inst/Pc[13]_i_1/O
                         net (fo=1, unplaced)         0.000     1.485    PC/D[13]
                         FDRE                                         r  PC/Pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/prog_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC/Pc_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.761ns  (logic 0.284ns (37.316%)  route 0.477ns (62.684%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.584    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.610 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.114     0.724    uart_inst/CLK_IBUF_BUFG
                         FDCE                                         r  uart_inst/prog_mode_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.865 f  uart_inst/prog_mode_reg/Q
                         net (fo=142, unplaced)       0.314     1.179    im_inst/prog_mode
                         LUT6 (Prop_lut6_I3_O)        0.098     1.277 r  im_inst/Pc[14]_i_2/O
                         net (fo=1, unplaced)         0.163     1.440    im_inst/AOPB[14]
                         LUT3 (Prop_lut3_I0_O)        0.045     1.485 r  im_inst/Pc[14]_i_1/O
                         net (fo=1, unplaced)         0.000     1.485    PC/D[14]
                         FDRE                                         r  PC/Pc_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/prog_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC/Pc_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.761ns  (logic 0.284ns (37.316%)  route 0.477ns (62.684%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.584    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.610 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.114     0.724    uart_inst/CLK_IBUF_BUFG
                         FDCE                                         r  uart_inst/prog_mode_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.865 f  uart_inst/prog_mode_reg/Q
                         net (fo=142, unplaced)       0.314     1.179    im_inst/prog_mode
                         LUT6 (Prop_lut6_I3_O)        0.098     1.277 r  im_inst/Pc[15]_i_2/O
                         net (fo=1, unplaced)         0.163     1.440    im_inst/AOPB[15]
                         LUT3 (Prop_lut3_I0_O)        0.045     1.485 r  im_inst/Pc[15]_i_1/O
                         net (fo=1, unplaced)         0.000     1.485    PC/D[15]
                         FDRE                                         r  PC/Pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/prog_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC/Pc_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.761ns  (logic 0.284ns (37.316%)  route 0.477ns (62.684%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.584    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.610 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.114     0.724    uart_inst/CLK_IBUF_BUFG
                         FDCE                                         r  uart_inst/prog_mode_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.865 f  uart_inst/prog_mode_reg/Q
                         net (fo=142, unplaced)       0.314     1.179    im_inst/prog_mode
                         LUT6 (Prop_lut6_I3_O)        0.098     1.277 r  im_inst/Pc[1]_i_2/O
                         net (fo=1, unplaced)         0.163     1.440    im_inst/AOPB[1]
                         LUT3 (Prop_lut3_I0_O)        0.045     1.485 r  im_inst/Pc[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.485    PC/D[1]
                         FDRE                                         r  PC/Pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/prog_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC/Pc_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.761ns  (logic 0.284ns (37.316%)  route 0.477ns (62.684%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.584    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.610 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.114     0.724    uart_inst/CLK_IBUF_BUFG
                         FDCE                                         r  uart_inst/prog_mode_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.865 f  uart_inst/prog_mode_reg/Q
                         net (fo=142, unplaced)       0.314     1.179    im_inst/prog_mode
                         LUT6 (Prop_lut6_I3_O)        0.098     1.277 r  im_inst/Pc[2]_i_2/O
                         net (fo=1, unplaced)         0.163     1.440    im_inst/AOPB[2]
                         LUT3 (Prop_lut3_I0_O)        0.045     1.485 r  im_inst/Pc[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.485    PC/D[2]
                         FDRE                                         r  PC/Pc_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           323 Endpoints
Min Delay           323 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kplus
                            (input port)
  Destination:            FC/CUENTITAS_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.568ns  (logic 1.737ns (48.691%)  route 1.831ns (51.309%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 f  kplus (IN)
                         net (fo=0)                   0.000     0.000    kplus
    K13                  IBUF (Prop_ibuf_I_O)         1.422     1.422 f  kplus_IBUF_inst/O
                         net (fo=2, unplaced)         0.646     2.068    FC/kplus_IBUF
                         LUT4 (Prop_lut4_I2_O)        0.105     2.173 f  FC/CUENTITAS[32]_i_12/O
                         net (fo=1, unplaced)         0.328     2.501    FC/CUENTITAS[32]_i_12_n_0
                         LUT6 (Prop_lut6_I5_O)        0.105     2.606 r  FC/CUENTITAS[32]_i_6/O
                         net (fo=33, unplaced)        0.419     3.025    FC/CUENTITAS[32]_i_6_n_0
                         LUT6 (Prop_lut6_I2_O)        0.105     3.130 r  FC/CUENTITAS[32]_i_1/O
                         net (fo=33, unplaced)        0.438     3.568    FC/CUENTITAS
                         FDPE                                         r  FC/CUENTITAS_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     1.361 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.974    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.077     2.051 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.439     2.490    FC/CLK_IBUF_BUFG
                         FDPE                                         r  FC/CUENTITAS_reg[0]/C

Slack:                    inf
  Source:                 kplus
                            (input port)
  Destination:            FC/CUENTITAS_reg[10]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.568ns  (logic 1.737ns (48.691%)  route 1.831ns (51.309%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 f  kplus (IN)
                         net (fo=0)                   0.000     0.000    kplus
    K13                  IBUF (Prop_ibuf_I_O)         1.422     1.422 f  kplus_IBUF_inst/O
                         net (fo=2, unplaced)         0.646     2.068    FC/kplus_IBUF
                         LUT4 (Prop_lut4_I2_O)        0.105     2.173 f  FC/CUENTITAS[32]_i_12/O
                         net (fo=1, unplaced)         0.328     2.501    FC/CUENTITAS[32]_i_12_n_0
                         LUT6 (Prop_lut6_I5_O)        0.105     2.606 r  FC/CUENTITAS[32]_i_6/O
                         net (fo=33, unplaced)        0.419     3.025    FC/CUENTITAS[32]_i_6_n_0
                         LUT6 (Prop_lut6_I2_O)        0.105     3.130 r  FC/CUENTITAS[32]_i_1/O
                         net (fo=33, unplaced)        0.438     3.568    FC/CUENTITAS
                         FDPE                                         r  FC/CUENTITAS_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     1.361 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.974    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.077     2.051 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.439     2.490    FC/CLK_IBUF_BUFG
                         FDPE                                         r  FC/CUENTITAS_reg[10]/C

Slack:                    inf
  Source:                 kplus
                            (input port)
  Destination:            FC/CUENTITAS_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.568ns  (logic 1.737ns (48.691%)  route 1.831ns (51.309%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 f  kplus (IN)
                         net (fo=0)                   0.000     0.000    kplus
    K13                  IBUF (Prop_ibuf_I_O)         1.422     1.422 f  kplus_IBUF_inst/O
                         net (fo=2, unplaced)         0.646     2.068    FC/kplus_IBUF
                         LUT4 (Prop_lut4_I2_O)        0.105     2.173 f  FC/CUENTITAS[32]_i_12/O
                         net (fo=1, unplaced)         0.328     2.501    FC/CUENTITAS[32]_i_12_n_0
                         LUT6 (Prop_lut6_I5_O)        0.105     2.606 r  FC/CUENTITAS[32]_i_6/O
                         net (fo=33, unplaced)        0.419     3.025    FC/CUENTITAS[32]_i_6_n_0
                         LUT6 (Prop_lut6_I2_O)        0.105     3.130 r  FC/CUENTITAS[32]_i_1/O
                         net (fo=33, unplaced)        0.438     3.568    FC/CUENTITAS
                         FDCE                                         r  FC/CUENTITAS_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     1.361 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.974    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.077     2.051 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.439     2.490    FC/CLK_IBUF_BUFG
                         FDCE                                         r  FC/CUENTITAS_reg[11]/C

Slack:                    inf
  Source:                 kplus
                            (input port)
  Destination:            FC/CUENTITAS_reg[12]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.568ns  (logic 1.737ns (48.691%)  route 1.831ns (51.309%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 f  kplus (IN)
                         net (fo=0)                   0.000     0.000    kplus
    K13                  IBUF (Prop_ibuf_I_O)         1.422     1.422 f  kplus_IBUF_inst/O
                         net (fo=2, unplaced)         0.646     2.068    FC/kplus_IBUF
                         LUT4 (Prop_lut4_I2_O)        0.105     2.173 f  FC/CUENTITAS[32]_i_12/O
                         net (fo=1, unplaced)         0.328     2.501    FC/CUENTITAS[32]_i_12_n_0
                         LUT6 (Prop_lut6_I5_O)        0.105     2.606 r  FC/CUENTITAS[32]_i_6/O
                         net (fo=33, unplaced)        0.419     3.025    FC/CUENTITAS[32]_i_6_n_0
                         LUT6 (Prop_lut6_I2_O)        0.105     3.130 r  FC/CUENTITAS[32]_i_1/O
                         net (fo=33, unplaced)        0.438     3.568    FC/CUENTITAS
                         FDPE                                         r  FC/CUENTITAS_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     1.361 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.974    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.077     2.051 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.439     2.490    FC/CLK_IBUF_BUFG
                         FDPE                                         r  FC/CUENTITAS_reg[12]/C

Slack:                    inf
  Source:                 kplus
                            (input port)
  Destination:            FC/CUENTITAS_reg[13]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.568ns  (logic 1.737ns (48.691%)  route 1.831ns (51.309%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 f  kplus (IN)
                         net (fo=0)                   0.000     0.000    kplus
    K13                  IBUF (Prop_ibuf_I_O)         1.422     1.422 f  kplus_IBUF_inst/O
                         net (fo=2, unplaced)         0.646     2.068    FC/kplus_IBUF
                         LUT4 (Prop_lut4_I2_O)        0.105     2.173 f  FC/CUENTITAS[32]_i_12/O
                         net (fo=1, unplaced)         0.328     2.501    FC/CUENTITAS[32]_i_12_n_0
                         LUT6 (Prop_lut6_I5_O)        0.105     2.606 r  FC/CUENTITAS[32]_i_6/O
                         net (fo=33, unplaced)        0.419     3.025    FC/CUENTITAS[32]_i_6_n_0
                         LUT6 (Prop_lut6_I2_O)        0.105     3.130 r  FC/CUENTITAS[32]_i_1/O
                         net (fo=33, unplaced)        0.438     3.568    FC/CUENTITAS
                         FDPE                                         r  FC/CUENTITAS_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     1.361 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.974    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.077     2.051 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.439     2.490    FC/CLK_IBUF_BUFG
                         FDPE                                         r  FC/CUENTITAS_reg[13]/C

Slack:                    inf
  Source:                 kplus
                            (input port)
  Destination:            FC/CUENTITAS_reg[14]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.568ns  (logic 1.737ns (48.691%)  route 1.831ns (51.309%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 f  kplus (IN)
                         net (fo=0)                   0.000     0.000    kplus
    K13                  IBUF (Prop_ibuf_I_O)         1.422     1.422 f  kplus_IBUF_inst/O
                         net (fo=2, unplaced)         0.646     2.068    FC/kplus_IBUF
                         LUT4 (Prop_lut4_I2_O)        0.105     2.173 f  FC/CUENTITAS[32]_i_12/O
                         net (fo=1, unplaced)         0.328     2.501    FC/CUENTITAS[32]_i_12_n_0
                         LUT6 (Prop_lut6_I5_O)        0.105     2.606 r  FC/CUENTITAS[32]_i_6/O
                         net (fo=33, unplaced)        0.419     3.025    FC/CUENTITAS[32]_i_6_n_0
                         LUT6 (Prop_lut6_I2_O)        0.105     3.130 r  FC/CUENTITAS[32]_i_1/O
                         net (fo=33, unplaced)        0.438     3.568    FC/CUENTITAS
                         FDPE                                         r  FC/CUENTITAS_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     1.361 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.974    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.077     2.051 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.439     2.490    FC/CLK_IBUF_BUFG
                         FDPE                                         r  FC/CUENTITAS_reg[14]/C

Slack:                    inf
  Source:                 kplus
                            (input port)
  Destination:            FC/CUENTITAS_reg[15]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.568ns  (logic 1.737ns (48.691%)  route 1.831ns (51.309%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 f  kplus (IN)
                         net (fo=0)                   0.000     0.000    kplus
    K13                  IBUF (Prop_ibuf_I_O)         1.422     1.422 f  kplus_IBUF_inst/O
                         net (fo=2, unplaced)         0.646     2.068    FC/kplus_IBUF
                         LUT4 (Prop_lut4_I2_O)        0.105     2.173 f  FC/CUENTITAS[32]_i_12/O
                         net (fo=1, unplaced)         0.328     2.501    FC/CUENTITAS[32]_i_12_n_0
                         LUT6 (Prop_lut6_I5_O)        0.105     2.606 r  FC/CUENTITAS[32]_i_6/O
                         net (fo=33, unplaced)        0.419     3.025    FC/CUENTITAS[32]_i_6_n_0
                         LUT6 (Prop_lut6_I2_O)        0.105     3.130 r  FC/CUENTITAS[32]_i_1/O
                         net (fo=33, unplaced)        0.438     3.568    FC/CUENTITAS
                         FDPE                                         r  FC/CUENTITAS_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     1.361 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.974    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.077     2.051 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.439     2.490    FC/CLK_IBUF_BUFG
                         FDPE                                         r  FC/CUENTITAS_reg[15]/C

Slack:                    inf
  Source:                 kplus
                            (input port)
  Destination:            FC/CUENTITAS_reg[16]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.568ns  (logic 1.737ns (48.691%)  route 1.831ns (51.309%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 f  kplus (IN)
                         net (fo=0)                   0.000     0.000    kplus
    K13                  IBUF (Prop_ibuf_I_O)         1.422     1.422 f  kplus_IBUF_inst/O
                         net (fo=2, unplaced)         0.646     2.068    FC/kplus_IBUF
                         LUT4 (Prop_lut4_I2_O)        0.105     2.173 f  FC/CUENTITAS[32]_i_12/O
                         net (fo=1, unplaced)         0.328     2.501    FC/CUENTITAS[32]_i_12_n_0
                         LUT6 (Prop_lut6_I5_O)        0.105     2.606 r  FC/CUENTITAS[32]_i_6/O
                         net (fo=33, unplaced)        0.419     3.025    FC/CUENTITAS[32]_i_6_n_0
                         LUT6 (Prop_lut6_I2_O)        0.105     3.130 r  FC/CUENTITAS[32]_i_1/O
                         net (fo=33, unplaced)        0.438     3.568    FC/CUENTITAS
                         FDPE                                         r  FC/CUENTITAS_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     1.361 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.974    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.077     2.051 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.439     2.490    FC/CLK_IBUF_BUFG
                         FDPE                                         r  FC/CUENTITAS_reg[16]/C

Slack:                    inf
  Source:                 kplus
                            (input port)
  Destination:            FC/CUENTITAS_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.568ns  (logic 1.737ns (48.691%)  route 1.831ns (51.309%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 f  kplus (IN)
                         net (fo=0)                   0.000     0.000    kplus
    K13                  IBUF (Prop_ibuf_I_O)         1.422     1.422 f  kplus_IBUF_inst/O
                         net (fo=2, unplaced)         0.646     2.068    FC/kplus_IBUF
                         LUT4 (Prop_lut4_I2_O)        0.105     2.173 f  FC/CUENTITAS[32]_i_12/O
                         net (fo=1, unplaced)         0.328     2.501    FC/CUENTITAS[32]_i_12_n_0
                         LUT6 (Prop_lut6_I5_O)        0.105     2.606 r  FC/CUENTITAS[32]_i_6/O
                         net (fo=33, unplaced)        0.419     3.025    FC/CUENTITAS[32]_i_6_n_0
                         LUT6 (Prop_lut6_I2_O)        0.105     3.130 r  FC/CUENTITAS[32]_i_1/O
                         net (fo=33, unplaced)        0.438     3.568    FC/CUENTITAS
                         FDCE                                         r  FC/CUENTITAS_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     1.361 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.974    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.077     2.051 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.439     2.490    FC/CLK_IBUF_BUFG
                         FDCE                                         r  FC/CUENTITAS_reg[17]/C

Slack:                    inf
  Source:                 kplus
                            (input port)
  Destination:            FC/CUENTITAS_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.568ns  (logic 1.737ns (48.691%)  route 1.831ns (51.309%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 f  kplus (IN)
                         net (fo=0)                   0.000     0.000    kplus
    K13                  IBUF (Prop_ibuf_I_O)         1.422     1.422 f  kplus_IBUF_inst/O
                         net (fo=2, unplaced)         0.646     2.068    FC/kplus_IBUF
                         LUT4 (Prop_lut4_I2_O)        0.105     2.173 f  FC/CUENTITAS[32]_i_12/O
                         net (fo=1, unplaced)         0.328     2.501    FC/CUENTITAS[32]_i_12_n_0
                         LUT6 (Prop_lut6_I5_O)        0.105     2.606 r  FC/CUENTITAS[32]_i_6/O
                         net (fo=33, unplaced)        0.419     3.025    FC/CUENTITAS[32]_i_6_n_0
                         LUT6 (Prop_lut6_I2_O)        0.105     3.130 r  FC/CUENTITAS[32]_i_1/O
                         net (fo=33, unplaced)        0.438     3.568    FC/CUENTITAS
                         FDCE                                         r  FC/CUENTITAS_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     1.361 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.974    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.077     2.051 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.439     2.490    FC/CLK_IBUF_BUFG
                         FDCE                                         r  FC/CUENTITAS_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PC/Pc_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            im_inst/mem_reg_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.576%)  route 0.320ns (69.424%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  PC/Pc_reg[10]/C
                         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC/Pc_reg[10]/Q
                         net (fo=9, unplaced)         0.320     0.461    im_inst/Q[10]
                         RAMB36E1                                     r  im_inst/mem_reg_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.789    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.818 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.259     1.077    im_inst/CLK_IBUF_BUFG
                         RAMB36E1                                     r  im_inst/mem_reg_0/CLKBWRCLK

Slack:                    inf
  Source:                 PC/Pc_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            im_inst/mem_reg_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.576%)  route 0.320ns (69.424%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  PC/Pc_reg[11]/C
                         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC/Pc_reg[11]/Q
                         net (fo=9, unplaced)         0.320     0.461    im_inst/Q[11]
                         RAMB36E1                                     r  im_inst/mem_reg_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.789    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.818 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.259     1.077    im_inst/CLK_IBUF_BUFG
                         RAMB36E1                                     r  im_inst/mem_reg_0/CLKBWRCLK

Slack:                    inf
  Source:                 PC/Pc_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            im_inst/mem_reg_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.576%)  route 0.320ns (69.424%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  PC/Pc_reg[12]/C
                         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC/Pc_reg[12]/Q
                         net (fo=7, unplaced)         0.320     0.461    im_inst/Q[12]
                         RAMB36E1                                     r  im_inst/mem_reg_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.789    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.818 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.259     1.077    im_inst/CLK_IBUF_BUFG
                         RAMB36E1                                     r  im_inst/mem_reg_0/CLKBWRCLK

Slack:                    inf
  Source:                 PC/Pc_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            im_inst/mem_reg_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.576%)  route 0.320ns (69.424%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  PC/Pc_reg[13]/C
                         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC/Pc_reg[13]/Q
                         net (fo=9, unplaced)         0.320     0.461    im_inst/Q[13]
                         RAMB36E1                                     r  im_inst/mem_reg_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.789    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.818 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.259     1.077    im_inst/CLK_IBUF_BUFG
                         RAMB36E1                                     r  im_inst/mem_reg_0/CLKBWRCLK

Slack:                    inf
  Source:                 PC/Pc_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            im_inst/mem_reg_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.576%)  route 0.320ns (69.424%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  PC/Pc_reg[14]/C
                         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC/Pc_reg[14]/Q
                         net (fo=9, unplaced)         0.320     0.461    im_inst/Q[14]
                         RAMB36E1                                     r  im_inst/mem_reg_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.789    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.818 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.259     1.077    im_inst/CLK_IBUF_BUFG
                         RAMB36E1                                     r  im_inst/mem_reg_0/CLKBWRCLK

Slack:                    inf
  Source:                 PC/Pc_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            im_inst/mem_reg_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.576%)  route 0.320ns (69.424%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  PC/Pc_reg[2]/C
                         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC/Pc_reg[2]/Q
                         net (fo=10, unplaced)        0.320     0.461    im_inst/Q[2]
                         RAMB36E1                                     r  im_inst/mem_reg_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.789    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.818 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.259     1.077    im_inst/CLK_IBUF_BUFG
                         RAMB36E1                                     r  im_inst/mem_reg_0/CLKBWRCLK

Slack:                    inf
  Source:                 PC/Pc_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            im_inst/mem_reg_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.576%)  route 0.320ns (69.424%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  PC/Pc_reg[3]/C
                         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC/Pc_reg[3]/Q
                         net (fo=9, unplaced)         0.320     0.461    im_inst/Q[3]
                         RAMB36E1                                     r  im_inst/mem_reg_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.789    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.818 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.259     1.077    im_inst/CLK_IBUF_BUFG
                         RAMB36E1                                     r  im_inst/mem_reg_0/CLKBWRCLK

Slack:                    inf
  Source:                 PC/Pc_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            im_inst/mem_reg_0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.576%)  route 0.320ns (69.424%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  PC/Pc_reg[4]/C
                         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC/Pc_reg[4]/Q
                         net (fo=9, unplaced)         0.320     0.461    im_inst/Q[4]
                         RAMB36E1                                     r  im_inst/mem_reg_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.789    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.818 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.259     1.077    im_inst/CLK_IBUF_BUFG
                         RAMB36E1                                     r  im_inst/mem_reg_0/CLKBWRCLK

Slack:                    inf
  Source:                 PC/Pc_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            im_inst/mem_reg_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.576%)  route 0.320ns (69.424%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  PC/Pc_reg[5]/C
                         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC/Pc_reg[5]/Q
                         net (fo=9, unplaced)         0.320     0.461    im_inst/Q[5]
                         RAMB36E1                                     r  im_inst/mem_reg_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.789    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.818 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.259     1.077    im_inst/CLK_IBUF_BUFG
                         RAMB36E1                                     r  im_inst/mem_reg_0/CLKBWRCLK

Slack:                    inf
  Source:                 PC/Pc_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            im_inst/mem_reg_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.576%)  route 0.320ns (69.424%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  PC/Pc_reg[6]/C
                         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC/Pc_reg[6]/Q
                         net (fo=9, unplaced)         0.320     0.461    im_inst/Q[6]
                         RAMB36E1                                     r  im_inst/mem_reg_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.789    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.818 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, unplaced)       0.259     1.077    im_inst/CLK_IBUF_BUFG
                         RAMB36E1                                     r  im_inst/mem_reg_0/CLKBWRCLK





