#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jul  1 19:25:13 2018
# Process ID: 18068
# Current directory: C:/Users/phaz/vivado_projects/arty_eth_000/arty_eth_000.runs/arty_eth_000_mc6800_controller_0_0_synth_1
# Command line: vivado.exe -log arty_eth_000_mc6800_controller_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source arty_eth_000_mc6800_controller_0_0.tcl
# Log file: C:/Users/phaz/vivado_projects/arty_eth_000/arty_eth_000.runs/arty_eth_000_mc6800_controller_0_0_synth_1/arty_eth_000_mc6800_controller_0_0.vds
# Journal file: C:/Users/phaz/vivado_projects/arty_eth_000/arty_eth_000.runs/arty_eth_000_mc6800_controller_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/phaz/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source arty_eth_000_mc6800_controller_0_0.tcl -notrace
Command: synth_design -top arty_eth_000_mc6800_controller_0_0 -part xc7a35ticsg324-1L -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11428 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 417.793 ; gain = 103.910
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'arty_eth_000_mc6800_controller_0_0' [c:/Users/phaz/vivado_projects/arty_eth_000/arty_eth_000.srcs/sources_1/bd/arty_eth_000/ip/arty_eth_000_mc6800_controller_0_0/synth/arty_eth_000_mc6800_controller_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'mc6800_controller' [C:/Users/phaz/vivado_projects/arty_eth_000/arty_eth_000.srcs/sources_1/new/mc6800_controller.v:60]
INFO: [Synth 8-6157] synthesizing module 'cpu_clock_gen' [C:/Users/phaz/vivado_projects/arty_eth_000/arty_eth_000.srcs/sources_1/new/mc6800_controller.v:22]
INFO: [Synth 8-6155] done synthesizing module 'cpu_clock_gen' (1#1) [C:/Users/phaz/vivado_projects/arty_eth_000/arty_eth_000.srcs/sources_1/new/mc6800_controller.v:22]
INFO: [Synth 8-6157] synthesizing module 'program_rom' [C:/Users/phaz/vivado_projects/arty_eth_000/arty_eth_000.srcs/sources_1/new/mc6800_controller.v:33]
INFO: [Synth 8-6155] done synthesizing module 'program_rom' (2#1) [C:/Users/phaz/vivado_projects/arty_eth_000/arty_eth_000.srcs/sources_1/new/mc6800_controller.v:33]
INFO: [Synth 8-6155] done synthesizing module 'mc6800_controller' (3#1) [C:/Users/phaz/vivado_projects/arty_eth_000/arty_eth_000.srcs/sources_1/new/mc6800_controller.v:60]
INFO: [Synth 8-6155] done synthesizing module 'arty_eth_000_mc6800_controller_0_0' (4#1) [c:/Users/phaz/vivado_projects/arty_eth_000/arty_eth_000.srcs/sources_1/bd/arty_eth_000/ip/arty_eth_000_mc6800_controller_0_0/synth/arty_eth_000_mc6800_controller_0_0.v:58]
WARNING: [Synth 8-3331] design mc6800_controller has unconnected port data_to_fpga[7]
WARNING: [Synth 8-3331] design mc6800_controller has unconnected port data_to_fpga[6]
WARNING: [Synth 8-3331] design mc6800_controller has unconnected port data_to_fpga[5]
WARNING: [Synth 8-3331] design mc6800_controller has unconnected port data_to_fpga[4]
WARNING: [Synth 8-3331] design mc6800_controller has unconnected port data_to_fpga[3]
WARNING: [Synth 8-3331] design mc6800_controller has unconnected port data_to_fpga[2]
WARNING: [Synth 8-3331] design mc6800_controller has unconnected port data_to_fpga[1]
WARNING: [Synth 8-3331] design mc6800_controller has unconnected port data_to_fpga[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 473.352 ; gain = 159.469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 473.352 ; gain = 159.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 473.352 ; gain = 159.469
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 746.926 ; gain = 1.883
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 746.926 ; gain = 433.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 746.926 ; gain = 433.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 746.926 ; gain = 433.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 746.926 ; gain = 433.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   6 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cpu_clock_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module program_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   6 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design arty_eth_000_mc6800_controller_0_0 has port data_from_fpga[7] driven by constant 0
INFO: [Synth 8-3917] design arty_eth_000_mc6800_controller_0_0 has port irq_n driven by constant 1
INFO: [Synth 8-3917] design arty_eth_000_mc6800_controller_0_0 has port nmi_n driven by constant 1
WARNING: [Synth 8-3331] design arty_eth_000_mc6800_controller_0_0 has unconnected port data_to_fpga[7]
WARNING: [Synth 8-3331] design arty_eth_000_mc6800_controller_0_0 has unconnected port data_to_fpga[6]
WARNING: [Synth 8-3331] design arty_eth_000_mc6800_controller_0_0 has unconnected port data_to_fpga[5]
WARNING: [Synth 8-3331] design arty_eth_000_mc6800_controller_0_0 has unconnected port data_to_fpga[4]
WARNING: [Synth 8-3331] design arty_eth_000_mc6800_controller_0_0 has unconnected port data_to_fpga[3]
WARNING: [Synth 8-3331] design arty_eth_000_mc6800_controller_0_0 has unconnected port data_to_fpga[2]
WARNING: [Synth 8-3331] design arty_eth_000_mc6800_controller_0_0 has unconnected port data_to_fpga[1]
WARNING: [Synth 8-3331] design arty_eth_000_mc6800_controller_0_0 has unconnected port data_to_fpga[0]
INFO: [Synth 8-3886] merging instance 'inst/program_rom_inst/out_reg[1]' (FD) to 'inst/program_rom_inst/out_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/program_rom_inst/out_reg[2]' (FD) to 'inst/program_rom_inst/out_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/program_rom_inst/out_reg[3]' (FD) to 'inst/program_rom_inst/out_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/program_rom_inst/out_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/program_rom_inst/out_reg[5]' (FD) to 'inst/program_rom_inst/out_reg[6]'
INFO: [Synth 8-3332] Sequential element (inst/program_rom_inst/out_reg[4]) is unused and will be removed from module arty_eth_000_mc6800_controller_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 746.926 ; gain = 433.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 785.938 ; gain = 472.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 785.938 ; gain = 472.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 795.973 ; gain = 482.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 795.973 ; gain = 482.090
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 795.973 ; gain = 482.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 795.973 ; gain = 482.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 795.973 ; gain = 482.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 795.973 ; gain = 482.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 795.973 ; gain = 482.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     4|
|2     |LUT2 |     2|
|3     |LUT3 |     4|
|4     |LUT4 |    25|
|5     |LUT5 |     2|
|6     |LUT6 |     4|
|7     |FDRE |    13|
+------+-----+------+

Report Instance Areas: 
+------+-----------------------+------------------+------+
|      |Instance               |Module            |Cells |
+------+-----------------------+------------------+------+
|1     |top                    |                  |    54|
|2     |  inst                 |mc6800_controller |    36|
|3     |    cpu_clock_gen_inst |cpu_clock_gen     |    22|
|4     |    program_rom_inst   |program_rom       |    14|
+------+-----------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 795.973 ; gain = 482.090
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 795.973 ; gain = 208.516
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 795.973 ; gain = 482.090
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 809.734 ; gain = 508.859
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/phaz/vivado_projects/arty_eth_000/arty_eth_000.runs/arty_eth_000_mc6800_controller_0_0_synth_1/arty_eth_000_mc6800_controller_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/phaz/vivado_projects/arty_eth_000/arty_eth_000.runs/arty_eth_000_mc6800_controller_0_0_synth_1/arty_eth_000_mc6800_controller_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file arty_eth_000_mc6800_controller_0_0_utilization_synth.rpt -pb arty_eth_000_mc6800_controller_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 809.734 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jul  1 19:25:57 2018...
