<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TRABALHO_FINAL_EMBARCADOS: Dmac Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">TRABALHO_FINAL_EMBARCADOS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_dmac-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">Dmac Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_d21___d_m_a_c.html">Direct Memory Access Controller</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>DMAC APB hardware registers.  
 <a href="struct_dmac.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="component_2dmac_8h_source.html">dmac.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a30a5958da3426b2fa78c55aca13d1cc4"><td class="memItemLeft" align="right" valign="top"><a id="a30a5958da3426b2fa78c55aca13d1cc4"></a>
<a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_t_r_l___type.html">DMAC_CTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a30a5958da3426b2fa78c55aca13d1cc4">CTRL</a></td></tr>
<tr class="memdesc:a30a5958da3426b2fa78c55aca13d1cc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00 (R/W 16) Control. <br /></td></tr>
<tr class="separator:a30a5958da3426b2fa78c55aca13d1cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12414ace3ca825d274fa41bc8453578b"><td class="memItemLeft" align="right" valign="top"><a id="a12414ace3ca825d274fa41bc8453578b"></a>
<a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_r_c_c_t_r_l___type.html">DMAC_CRCCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a12414ace3ca825d274fa41bc8453578b">CRCCTRL</a></td></tr>
<tr class="memdesc:a12414ace3ca825d274fa41bc8453578b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x02 (R/W 16) CRC Control. <br /></td></tr>
<tr class="separator:a12414ace3ca825d274fa41bc8453578b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3a090166a092799acfbc1ee5d4e2754"><td class="memItemLeft" align="right" valign="top"><a id="ad3a090166a092799acfbc1ee5d4e2754"></a>
<a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_r_c_d_a_t_a_i_n___type.html">DMAC_CRCDATAIN_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#ad3a090166a092799acfbc1ee5d4e2754">CRCDATAIN</a></td></tr>
<tr class="memdesc:ad3a090166a092799acfbc1ee5d4e2754"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x04 (R/W 32) CRC Data Input. <br /></td></tr>
<tr class="separator:ad3a090166a092799acfbc1ee5d4e2754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a707e8e96b25fa7bb7b1495253e727e79"><td class="memItemLeft" align="right" valign="top"><a id="a707e8e96b25fa7bb7b1495253e727e79"></a>
<a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_r_c_c_h_k_s_u_m___type.html">DMAC_CRCCHKSUM_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a707e8e96b25fa7bb7b1495253e727e79">CRCCHKSUM</a></td></tr>
<tr class="memdesc:a707e8e96b25fa7bb7b1495253e727e79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x08 (R/W 32) CRC Checksum. <br /></td></tr>
<tr class="separator:a707e8e96b25fa7bb7b1495253e727e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71ddfa13f7a06dafff0134b78932d36f"><td class="memItemLeft" align="right" valign="top"><a id="a71ddfa13f7a06dafff0134b78932d36f"></a>
<a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_r_c_s_t_a_t_u_s___type.html">DMAC_CRCSTATUS_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a71ddfa13f7a06dafff0134b78932d36f">CRCSTATUS</a></td></tr>
<tr class="memdesc:a71ddfa13f7a06dafff0134b78932d36f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0C (R/W 8) CRC Status. <br /></td></tr>
<tr class="separator:a71ddfa13f7a06dafff0134b78932d36f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66acc4d744ae23e8209bcb3295d9b435"><td class="memItemLeft" align="right" valign="top"><a id="a66acc4d744ae23e8209bcb3295d9b435"></a>
<a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___d_b_g_c_t_r_l___type.html">DMAC_DBGCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a66acc4d744ae23e8209bcb3295d9b435">DBGCTRL</a></td></tr>
<tr class="memdesc:a66acc4d744ae23e8209bcb3295d9b435"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0D (R/W 8) Debug Control. <br /></td></tr>
<tr class="separator:a66acc4d744ae23e8209bcb3295d9b435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7e71997c07f52cad819bf6ec2726259"><td class="memItemLeft" align="right" valign="top"><a id="af7e71997c07f52cad819bf6ec2726259"></a>
<a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___q_o_s_c_t_r_l___type.html">DMAC_QOSCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#af7e71997c07f52cad819bf6ec2726259">QOSCTRL</a></td></tr>
<tr class="memdesc:af7e71997c07f52cad819bf6ec2726259"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0E (R/W 8) QOS Control. <br /></td></tr>
<tr class="separator:af7e71997c07f52cad819bf6ec2726259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa4a73446a28ed2218a9c4e6d294761b"><td class="memItemLeft" align="right" valign="top"><a id="afa4a73446a28ed2218a9c4e6d294761b"></a>
<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b> [0x1]</td></tr>
<tr class="separator:afa4a73446a28ed2218a9c4e6d294761b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a9d3fbf0dd93c589a2648fa97f4af50"><td class="memItemLeft" align="right" valign="top"><a id="a4a9d3fbf0dd93c589a2648fa97f4af50"></a>
<a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___s_w_t_r_i_g_c_t_r_l___type.html">DMAC_SWTRIGCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a4a9d3fbf0dd93c589a2648fa97f4af50">SWTRIGCTRL</a></td></tr>
<tr class="memdesc:a4a9d3fbf0dd93c589a2648fa97f4af50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x10 (R/W 32) Software Trigger Control. <br /></td></tr>
<tr class="separator:a4a9d3fbf0dd93c589a2648fa97f4af50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1888f8c42460b446512edf5f966a19d5"><td class="memItemLeft" align="right" valign="top"><a id="a1888f8c42460b446512edf5f966a19d5"></a>
<a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html">DMAC_PRICTRL0_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a1888f8c42460b446512edf5f966a19d5">PRICTRL0</a></td></tr>
<tr class="memdesc:a1888f8c42460b446512edf5f966a19d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x14 (R/W 32) Priority Control 0. <br /></td></tr>
<tr class="separator:a1888f8c42460b446512edf5f966a19d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05eb3880059efc6487943e5daab55d2b"><td class="memItemLeft" align="right" valign="top"><a id="a05eb3880059efc6487943e5daab55d2b"></a>
<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b> [0x8]</td></tr>
<tr class="separator:a05eb3880059efc6487943e5daab55d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00e7d5ff6840fe92744e11307a67063f"><td class="memItemLeft" align="right" valign="top"><a id="a00e7d5ff6840fe92744e11307a67063f"></a>
<a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___i_n_t_p_e_n_d___type.html">DMAC_INTPEND_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a00e7d5ff6840fe92744e11307a67063f">INTPEND</a></td></tr>
<tr class="memdesc:a00e7d5ff6840fe92744e11307a67063f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x20 (R/W 16) Interrupt Pending. <br /></td></tr>
<tr class="separator:a00e7d5ff6840fe92744e11307a67063f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65c1a3cfa84eccf6ec9d8e762c762185"><td class="memItemLeft" align="right" valign="top"><a id="a65c1a3cfa84eccf6ec9d8e762c762185"></a>
<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b> [0x2]</td></tr>
<tr class="separator:a65c1a3cfa84eccf6ec9d8e762c762185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41c5697f64b65f76f5345f84404e3c95"><td class="memItemLeft" align="right" valign="top"><a id="a41c5697f64b65f76f5345f84404e3c95"></a>
<a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_m_a_c___i_n_t_s_t_a_t_u_s___type.html">DMAC_INTSTATUS_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a41c5697f64b65f76f5345f84404e3c95">INTSTATUS</a></td></tr>
<tr class="memdesc:a41c5697f64b65f76f5345f84404e3c95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x24 (R/ 32) Interrupt Status. <br /></td></tr>
<tr class="separator:a41c5697f64b65f76f5345f84404e3c95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c3dad33e385bb1d14e714e1f9da9b27"><td class="memItemLeft" align="right" valign="top"><a id="a7c3dad33e385bb1d14e714e1f9da9b27"></a>
<a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_m_a_c___b_u_s_y_c_h___type.html">DMAC_BUSYCH_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a7c3dad33e385bb1d14e714e1f9da9b27">BUSYCH</a></td></tr>
<tr class="memdesc:a7c3dad33e385bb1d14e714e1f9da9b27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x28 (R/ 32) Busy Channels. <br /></td></tr>
<tr class="separator:a7c3dad33e385bb1d14e714e1f9da9b27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e149b70af1677ccd055ea4d2d9abfe6"><td class="memItemLeft" align="right" valign="top"><a id="a4e149b70af1677ccd055ea4d2d9abfe6"></a>
<a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_m_a_c___p_e_n_d_c_h___type.html">DMAC_PENDCH_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a4e149b70af1677ccd055ea4d2d9abfe6">PENDCH</a></td></tr>
<tr class="memdesc:a4e149b70af1677ccd055ea4d2d9abfe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x2C (R/ 32) Pending Channels. <br /></td></tr>
<tr class="separator:a4e149b70af1677ccd055ea4d2d9abfe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa42ca9bfcb0e8347ea9a825d6a6867a6"><td class="memItemLeft" align="right" valign="top"><a id="aa42ca9bfcb0e8347ea9a825d6a6867a6"></a>
<a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_m_a_c___a_c_t_i_v_e___type.html">DMAC_ACTIVE_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#aa42ca9bfcb0e8347ea9a825d6a6867a6">ACTIVE</a></td></tr>
<tr class="memdesc:aa42ca9bfcb0e8347ea9a825d6a6867a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x30 (R/ 32) Active Channel and Levels. <br /></td></tr>
<tr class="separator:aa42ca9bfcb0e8347ea9a825d6a6867a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf439afa10bb921d80deed2bc2c9aaef"><td class="memItemLeft" align="right" valign="top"><a id="acf439afa10bb921d80deed2bc2c9aaef"></a>
<a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___b_a_s_e_a_d_d_r___type.html">DMAC_BASEADDR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#acf439afa10bb921d80deed2bc2c9aaef">BASEADDR</a></td></tr>
<tr class="memdesc:acf439afa10bb921d80deed2bc2c9aaef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x34 (R/W 32) Descriptor Memory Section Base Address. <br /></td></tr>
<tr class="separator:acf439afa10bb921d80deed2bc2c9aaef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08d749c7922d2792f766ae26a4c5d0a4"><td class="memItemLeft" align="right" valign="top"><a id="a08d749c7922d2792f766ae26a4c5d0a4"></a>
<a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___w_r_b_a_d_d_r___type.html">DMAC_WRBADDR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a08d749c7922d2792f766ae26a4c5d0a4">WRBADDR</a></td></tr>
<tr class="memdesc:a08d749c7922d2792f766ae26a4c5d0a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x38 (R/W 32) Write-Back Memory Section Base Address. <br /></td></tr>
<tr class="separator:a08d749c7922d2792f766ae26a4c5d0a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5395f77f46fdb2ee64ead8181806fbae"><td class="memItemLeft" align="right" valign="top"><a id="a5395f77f46fdb2ee64ead8181806fbae"></a>
<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b> [0x3]</td></tr>
<tr class="separator:a5395f77f46fdb2ee64ead8181806fbae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36bada5969f1e2c4ac363332035db258"><td class="memItemLeft" align="right" valign="top"><a id="a36bada5969f1e2c4ac363332035db258"></a>
<a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_h_i_d___type.html">DMAC_CHID_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a36bada5969f1e2c4ac363332035db258">CHID</a></td></tr>
<tr class="memdesc:a36bada5969f1e2c4ac363332035db258"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x3F (R/W 8) Channel ID. <br /></td></tr>
<tr class="separator:a36bada5969f1e2c4ac363332035db258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10b1128ed5beff3314e67f2beaaa2085"><td class="memItemLeft" align="right" valign="top"><a id="a10b1128ed5beff3314e67f2beaaa2085"></a>
<a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_h_c_t_r_l_a___type.html">DMAC_CHCTRLA_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a10b1128ed5beff3314e67f2beaaa2085">CHCTRLA</a></td></tr>
<tr class="memdesc:a10b1128ed5beff3314e67f2beaaa2085"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x40 (R/W 8) Channel Control A. <br /></td></tr>
<tr class="separator:a10b1128ed5beff3314e67f2beaaa2085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a006ce7b92361cfc4e27a551d684f7686"><td class="memItemLeft" align="right" valign="top"><a id="a006ce7b92361cfc4e27a551d684f7686"></a>
<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b> [0x3]</td></tr>
<tr class="separator:a006ce7b92361cfc4e27a551d684f7686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a163082e1fc92574b33e509946ba6b3c8"><td class="memItemLeft" align="right" valign="top"><a id="a163082e1fc92574b33e509946ba6b3c8"></a>
<a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_h_c_t_r_l_b___type.html">DMAC_CHCTRLB_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a163082e1fc92574b33e509946ba6b3c8">CHCTRLB</a></td></tr>
<tr class="memdesc:a163082e1fc92574b33e509946ba6b3c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x44 (R/W 32) Channel Control B. <br /></td></tr>
<tr class="separator:a163082e1fc92574b33e509946ba6b3c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae977ab572915b968258e315930bcdf65"><td class="memItemLeft" align="right" valign="top"><a id="ae977ab572915b968258e315930bcdf65"></a>
<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved6</b> [0x4]</td></tr>
<tr class="separator:ae977ab572915b968258e315930bcdf65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7be0acb8b2f2a290c6426412140340f0"><td class="memItemLeft" align="right" valign="top"><a id="a7be0acb8b2f2a290c6426412140340f0"></a>
<a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_h_i_n_t_e_n_c_l_r___type.html">DMAC_CHINTENCLR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#a7be0acb8b2f2a290c6426412140340f0">CHINTENCLR</a></td></tr>
<tr class="memdesc:a7be0acb8b2f2a290c6426412140340f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x4C (R/W 8) Channel Interrupt Enable Clear. <br /></td></tr>
<tr class="separator:a7be0acb8b2f2a290c6426412140340f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa920382c89549937f329651778faa59d"><td class="memItemLeft" align="right" valign="top"><a id="aa920382c89549937f329651778faa59d"></a>
<a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_h_i_n_t_e_n_s_e_t___type.html">DMAC_CHINTENSET_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#aa920382c89549937f329651778faa59d">CHINTENSET</a></td></tr>
<tr class="memdesc:aa920382c89549937f329651778faa59d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x4D (R/W 8) Channel Interrupt Enable Set. <br /></td></tr>
<tr class="separator:aa920382c89549937f329651778faa59d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af689ffd91afc0a1e8bfdfcdeceec42ad"><td class="memItemLeft" align="right" valign="top"><a id="af689ffd91afc0a1e8bfdfcdeceec42ad"></a>
<a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_d_m_a_c___c_h_i_n_t_f_l_a_g___type.html">DMAC_CHINTFLAG_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#af689ffd91afc0a1e8bfdfcdeceec42ad">CHINTFLAG</a></td></tr>
<tr class="memdesc:af689ffd91afc0a1e8bfdfcdeceec42ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x4E (R/W 8) Channel Interrupt Flag Status and Clear. <br /></td></tr>
<tr class="separator:af689ffd91afc0a1e8bfdfcdeceec42ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af717fb62f8a516633b762b183abfd99a"><td class="memItemLeft" align="right" valign="top"><a id="af717fb62f8a516633b762b183abfd99a"></a>
<a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_d_m_a_c___c_h_s_t_a_t_u_s___type.html">DMAC_CHSTATUS_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dmac.html#af717fb62f8a516633b762b183abfd99a">CHSTATUS</a></td></tr>
<tr class="memdesc:af717fb62f8a516633b762b183abfd99a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x4F (R/ 8) Channel Status. <br /></td></tr>
<tr class="separator:af717fb62f8a516633b762b183abfd99a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>DMAC APB hardware registers. </p>
</div><hr/>The documentation for this struct was generated from the following file:<ul>
<li>src/ASF/sam0/utils/cmsis/samd21/include/component/<a class="el" href="component_2dmac_8h_source.html">dmac.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
