// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vfinn_design_wrapper.h for the primary calling header

#include "verilated.h"

#include "Vfinn_design_wrapper___024root.h"

VL_INLINE_OPT void Vfinn_design_wrapper___024root___combo__TOP__2(Vfinn_design_wrapper___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vfinn_design_wrapper__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vfinn_design_wrapper___024root___combo__TOP__2\n"); );
    // Body
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_23__DOT__inst__DOT__impl__DOT__shift_en_o_ = 0U;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_23__DOT__inst__DOT__impl__DOT__state_ = 0U;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_23__DOT__inst__DOT__impl__DOT__addr_ = 0U;
    if ((0U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_23__DOT__inst__DOT__impl__DOT__state))) {
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_3_out_V_TVALID) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_23__DOT__inst__DOT__impl__DOT__shift_en_o_ = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_23__DOT__inst__DOT__impl__DOT__state_ = 1U;
        } else {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_23__DOT__inst__DOT__impl__DOT__shift_en_o_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_23__DOT__inst__DOT__impl__DOT__state_ = 0U;
        }
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_23__DOT__inst__DOT__impl__DOT__addr_ = 0U;
    } else if ((1U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_23__DOT__inst__DOT__impl__DOT__state))) {
        if (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_3_out_V_TVALID) 
             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_6__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy)))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_23__DOT__inst__DOT__impl__DOT__shift_en_o_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_23__DOT__inst__DOT__impl__DOT__state_ = 2U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_23__DOT__inst__DOT__impl__DOT__addr_ = 0U;
        } else if (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_3_out_V_TVALID) 
                    & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_6__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_23__DOT__inst__DOT__impl__DOT__shift_en_o_ = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_23__DOT__inst__DOT__impl__DOT__state_ = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_23__DOT__inst__DOT__impl__DOT__addr_ = 0U;
        } else if ((1U & ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_3_out_V_TVALID)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_6__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_23__DOT__inst__DOT__impl__DOT__shift_en_o_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_23__DOT__inst__DOT__impl__DOT__state_ = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_23__DOT__inst__DOT__impl__DOT__addr_ = 0U;
        } else if (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_3_out_V_TVALID)) 
                    & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_6__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_23__DOT__inst__DOT__impl__DOT__shift_en_o_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_23__DOT__inst__DOT__impl__DOT__state_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_23__DOT__inst__DOT__impl__DOT__addr_ = 0U;
        }
    } else if ((2U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_23__DOT__inst__DOT__impl__DOT__state))) {
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_6__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_23__DOT__inst__DOT__impl__DOT__shift_en_o_ = 1U;
            if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_23__DOT__inst__DOT__impl__DOT__addr) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_23__DOT__inst__DOT__impl__DOT__state_ = 2U;
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_23__DOT__inst__DOT__impl__DOT__addr_ 
                    = (1U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_23__DOT__inst__DOT__impl__DOT__addr) 
                             - (IData)(1U)));
            } else {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_23__DOT__inst__DOT__impl__DOT__state_ = 1U;
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_23__DOT__inst__DOT__impl__DOT__addr_ 
                    = (1U & 0U);
            }
        } else {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_23__DOT__inst__DOT__impl__DOT__shift_en_o_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_23__DOT__inst__DOT__impl__DOT__state_ = 2U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_23__DOT__inst__DOT__impl__DOT__addr_ 
                = (1U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_23__DOT__inst__DOT__impl__DOT__addr));
        }
    } else {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_23__DOT__inst__DOT__impl__DOT__shift_en_o_ = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_23__DOT__inst__DOT__impl__DOT__state_ = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_23__DOT__inst__DOT__impl__DOT__addr_ = 0U;
    }
}

VL_INLINE_OPT void Vfinn_design_wrapper___024root___sequent__TOP__33(Vfinn_design_wrapper___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vfinn_design_wrapper__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vfinn_design_wrapper___024root___sequent__TOP__33\n"); );
    // Init
    VlWide<7>/*223:0*/ __Vtemp_h19e26bb1__0;
    // Body
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb 
        = vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb;
    if (vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__ram_buffer_inst_1__DOT__Ram__v0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__ram_buffer_inst_1__DOT__Ram[vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__ram_buffer_inst_1__DOT__Ram__v0] 
            = vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__ram_buffer_inst_1__DOT__Ram__v0;
    }
    if (vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__ram_buffer_inst_0__DOT__Ram__v0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__ram_buffer_inst_0__DOT__Ram[vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__ram_buffer_inst_0__DOT__Ram__v0] 
            = vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__ram_buffer_inst_0__DOT__Ram__v0;
    }
    if (vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem[vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0][0U] 
            = vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0[0U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem[vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0][1U] 
            = vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0[1U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem[vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0][2U] 
            = vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0[2U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem[vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0][3U] 
            = vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0[3U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem[vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0][4U] 
            = vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0[4U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem[vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0][5U] 
            = vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0[5U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem[vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0][6U] 
            = vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0[6U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem[vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0][7U] 
            = vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0[7U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem[vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0][8U] 
            = vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0[8U];
    }
    __Vtemp_h19e26bb1__0[3U] = (((IData)((((QData)((IData)(
                                                           (0xffffffU 
                                                            & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_1[1U] 
                                                                << 8U) 
                                                               | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_1[0U] 
                                                                  >> 0x18U))))) 
                                           << 0x18U) 
                                          | (QData)((IData)(
                                                            (0xffffffU 
                                                             & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_1[2U] 
                                                                 << 0x10U) 
                                                                | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_1[1U] 
                                                                   >> 0x10U))))))) 
                                 >> 0x18U) | (((IData)(
                                                       (((QData)((IData)(
                                                                         (0xffffffU 
                                                                          & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_0[2U] 
                                                                              << 0x10U) 
                                                                             | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_0[1U] 
                                                                                >> 0x10U))))) 
                                                         << 0x18U) 
                                                        | (QData)((IData)(
                                                                          (0xffffffU 
                                                                           & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_1[0U]))))) 
                                               << 0x18U) 
                                              | ((IData)(
                                                         ((((QData)((IData)(
                                                                            (0xffffffU 
                                                                             & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_1[1U] 
                                                                                << 8U) 
                                                                                | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_1[0U] 
                                                                                >> 0x18U))))) 
                                                            << 0x18U) 
                                                           | (QData)((IData)(
                                                                             (0xffffffU 
                                                                              & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_1[2U] 
                                                                                << 0x10U) 
                                                                                | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_1[1U] 
                                                                                >> 0x10U)))))) 
                                                          >> 0x20U)) 
                                                 << 8U)));
    __Vtemp_h19e26bb1__0[4U] = (((0xffU & ((IData)(
                                                   (((QData)((IData)(
                                                                     (0xffffffU 
                                                                      & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_0[2U] 
                                                                          << 0x10U) 
                                                                         | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_0[1U] 
                                                                            >> 0x10U))))) 
                                                     << 0x18U) 
                                                    | (QData)((IData)(
                                                                      (0xffffffU 
                                                                       & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_1[0U]))))) 
                                           >> 8U)) 
                                 | ((IData)(((((QData)((IData)(
                                                               (0xffffffU 
                                                                & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_1[1U] 
                                                                    << 8U) 
                                                                   | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_1[0U] 
                                                                      >> 0x18U))))) 
                                               << 0x18U) 
                                              | (QData)((IData)(
                                                                (0xffffffU 
                                                                 & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_1[2U] 
                                                                     << 0x10U) 
                                                                    | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_1[1U] 
                                                                       >> 0x10U)))))) 
                                             >> 0x20U)) 
                                    >> 0x18U)) | ((0xffff00U 
                                                   & ((IData)(
                                                              (((QData)((IData)(
                                                                                (0xffffffU 
                                                                                & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_0[2U] 
                                                                                << 0x10U) 
                                                                                | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_0[1U] 
                                                                                >> 0x10U))))) 
                                                                << 0x18U) 
                                                               | (QData)((IData)(
                                                                                (0xffffffU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_1[0U]))))) 
                                                      >> 8U)) 
                                                  | ((IData)(
                                                             ((((QData)((IData)(
                                                                                (0xffffffU 
                                                                                & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_0[2U] 
                                                                                << 0x10U) 
                                                                                | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_0[1U] 
                                                                                >> 0x10U))))) 
                                                                << 0x18U) 
                                                               | (QData)((IData)(
                                                                                (0xffffffU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_1[0U])))) 
                                                              >> 0x20U)) 
                                                     << 0x18U)));
    __Vtemp_h19e26bb1__0[5U] = ((0xffU & ((IData)((
                                                   (((QData)((IData)(
                                                                     (0xffffffU 
                                                                      & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_0[2U] 
                                                                          << 0x10U) 
                                                                         | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_0[1U] 
                                                                            >> 0x10U))))) 
                                                     << 0x18U) 
                                                    | (QData)((IData)(
                                                                      (0xffffffU 
                                                                       & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_1[0U])))) 
                                                   >> 0x20U)) 
                                          >> 8U)) | 
                                ((0xffff00U & (((0xff0000U 
                                                 & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_0[1U] 
                                                    << 0x10U)) 
                                                | (0xff00U 
                                                   & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_0[0U] 
                                                      >> 0x10U))) 
                                               | ((IData)(
                                                          ((((QData)((IData)(
                                                                             (0xffffffU 
                                                                              & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_0[2U] 
                                                                                << 0x10U) 
                                                                                | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_0[1U] 
                                                                                >> 0x10U))))) 
                                                             << 0x18U) 
                                                            | (QData)((IData)(
                                                                              (0xffffffU 
                                                                               & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_1[0U])))) 
                                                           >> 0x20U)) 
                                                  >> 8U))) 
                                 | (0xff000000U & (
                                                   vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_0[1U] 
                                                   << 0x10U))));
    __Vtemp_h19e26bb1__0[6U] = ((0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_0[0U]) 
                                | (0xffff00U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_0[0U]));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_out[0U] 
        = (IData)((((QData)((IData)((0xffffffU & ((
                                                   vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_2[1U] 
                                                   << 8U) 
                                                  | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_2[0U] 
                                                     >> 0x18U))))) 
                    << 0x18U) | (QData)((IData)((0xffffffU 
                                                 & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_2[2U] 
                                                     << 0x10U) 
                                                    | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_2[1U] 
                                                       >> 0x10U)))))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_out[1U] 
        = ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_2[0U] 
            << 0x10U) | (IData)(((((QData)((IData)(
                                                   (0xffffffU 
                                                    & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_2[1U] 
                                                        << 8U) 
                                                       | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_2[0U] 
                                                          >> 0x18U))))) 
                                   << 0x18U) | (QData)((IData)(
                                                               (0xffffffU 
                                                                & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_2[2U] 
                                                                    << 0x10U) 
                                                                   | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_2[1U] 
                                                                      >> 0x10U)))))) 
                                 >> 0x20U)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_out[2U] 
        = (((IData)((((QData)((IData)((0xffffffU & 
                                       ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_1[1U] 
                                         << 8U) | (
                                                   vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_1[0U] 
                                                   >> 0x18U))))) 
                      << 0x18U) | (QData)((IData)((0xffffffU 
                                                   & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_1[2U] 
                                                       << 0x10U) 
                                                      | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_1[1U] 
                                                         >> 0x10U))))))) 
            << 8U) | (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__reg_fifo_2[0U] 
                               >> 0x10U)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_out[3U] 
        = __Vtemp_h19e26bb1__0[3U];
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_out[4U] 
        = __Vtemp_h19e26bb1__0[4U];
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_out[5U] 
        = __Vtemp_h19e26bb1__0[5U];
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_out[6U] 
        = __Vtemp_h19e26bb1__0[6U];
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__write_ok 
        = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__write_cmd) 
           & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_n) 
              | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__Write_done)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i 
        = vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__read_ok 
        = (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__read_cmd) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__o_v_reg)) 
           & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__write_cmd) 
                  & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_n))) 
                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__Write_done)))));
}

VL_INLINE_OPT void Vfinn_design_wrapper___024root___combo__TOP__3(Vfinn_design_wrapper___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vfinn_design_wrapper__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vfinn_design_wrapper___024root___combo__TOP__3\n"); );
    // Body
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2_out_V_TREADY 
        = ((IData)(vlSelf->ap_rst_n) & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__read_ok));
}

extern const VlUnpacked<CData/*0:0*/, 8> Vfinn_design_wrapper__ConstPool__TABLE_h2ceaafb2_0;
extern const VlUnpacked<CData/*2:0*/, 8> Vfinn_design_wrapper__ConstPool__TABLE_h9d9bd753_0;

VL_INLINE_OPT void Vfinn_design_wrapper___024root___sequent__TOP__34(Vfinn_design_wrapper___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vfinn_design_wrapper__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vfinn_design_wrapper___024root___sequent__TOP__34\n"); );
    // Init
    CData/*2:0*/ __Vtableidx1;
    // Body
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__s_util_aclken_converter_wrapper_0__DOT__s_tpayload[0U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_out[0U];
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__s_util_aclken_converter_wrapper_0__DOT__s_tpayload[1U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_out[1U];
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__s_util_aclken_converter_wrapper_0__DOT__s_tpayload[2U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_out[2U];
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__s_util_aclken_converter_wrapper_0__DOT__s_tpayload[3U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_out[3U];
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__s_util_aclken_converter_wrapper_0__DOT__s_tpayload[4U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_out[4U];
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__s_util_aclken_converter_wrapper_0__DOT__s_tpayload[5U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_out[5U];
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__s_util_aclken_converter_wrapper_0__DOT__s_tpayload[6U] 
        = (0xff000000U | vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__window_buffer_out[6U]);
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__s_util_aclken_converter_wrapper_0__DOT__s_tpayload[7U] = 0xffffffffU;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__s_util_aclken_converter_wrapper_0__DOT__s_tpayload[8U] 
        = (0x7fffU | (0x38000U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__s_util_aclken_converter_wrapper_0__DOT__s_tpayload[8U]));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__advance 
        = (1U & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__read_ok) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__read_cmd)) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__write_ok))) 
                 | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__read_cmd)) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__write_cmd)))));
    __Vtableidx1 = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__controller_inst__DOT__State;
    if (Vfinn_design_wrapper__ConstPool__TABLE_h2ceaafb2_0
        [__Vtableidx1]) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__addr_incr 
            = Vfinn_design_wrapper__ConstPool__TABLE_h9d9bd753_0
            [__Vtableidx1];
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__controller_inst__DOT__state_next 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__controller_inst__DOT__State;
    if ((4U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__controller_inst__DOT__State))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__controller_inst__DOT__state_next = 4U;
    } else if (VL_GTS_III(32, 0U, VL_EXTENDS_II(32,1, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_simd)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__controller_inst__DOT__state_next 
            = (VL_LTES_III(32, 0U, VL_EXTENDS_II(32,1, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kw)))
                ? 2U : (VL_LTES_III(32, 0U, VL_EXTENDS_II(32,1, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kh)))
                         ? 3U : (VL_LTES_III(32, 0U, 
                                             VL_EXTENDS_II(32,9, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_w)))
                                  ? 4U : (VL_LTES_III(32, 0U, 
                                                      VL_EXTENDS_II(32,9, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_h)))
                                           ? 5U : 0U))));
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_0__DOT__inst__DOT__impl__DOT__padding__DOT__sen 
        = (1U & (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__i_b_reg)) 
                  | (~ (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_0__DOT__inst__DOT__impl__DOT__padding__DOT__B 
                        >> 0x18U))) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_1__DOT__inst__DOT__impl__DOT__o_v_reg) 
                                        | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_0__DOT__inst__DOT__impl__DOT__padding__DOT__A 
                                           >> 0x18U)) 
                                       | (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_0__DOT__inst__DOT__impl__DOT__padding__DOT__fwd)))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT____Vcellinp__xpm_fifo_base_inst__rd_en 
        = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__data_valid_fwft) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3_out_V_TREADY));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state 
        = ((4U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc))
            ? 0U : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__next_fwft_state));
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3540_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_13s_15_4_1_U65__DOT__MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_6_reg_3754_pp0_iter2_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_13s_15_4_1_U65__DOT__MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_78_reg_3709_pp0_iter2_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3567_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_13s_15_4_1_U68__DOT__MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_6_reg_3754_pp0_iter2_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_13s_15_4_1_U68__DOT__MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_33_reg_3889_pp0_iter2_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3576_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_13s_15_4_1_U69__DOT__MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_6_reg_3754_pp0_iter2_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3558_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_13s_15_4_1_U67__DOT__MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_24_reg_3844_pp0_iter2_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3396_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U49__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U49__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U49__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3405_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U50__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U50__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U50__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3414_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U51__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U51__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U51__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3423_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U52__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U52__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U52__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3432_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U53__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U53__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U53__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3450_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U55__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U55__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U55__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3468_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U57__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U57__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U57__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_loop_exit_ready_pp0_iter5_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_loop_exit_ready_pp0_iter4_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3188_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U25__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U25__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_75_reg_3694_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_3_reg_3739_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3196_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U26__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U26__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_77_reg_3704_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_5_reg_3749_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3214_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U28__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U28__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_12_reg_3784_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_3_reg_3739_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3222_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U29__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U29__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_14_reg_3794_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_5_reg_3749_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3231_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U30__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U30__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_9_reg_3774_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_1_reg_3729_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3240_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U31__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U31__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_21_reg_3829_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_3_reg_3739_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3257_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U33__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U33__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_19_reg_3819_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_1_reg_3729_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3266_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U34__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U34__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_30_reg_3874_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_3_reg_3739_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3283_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U36__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U36__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_28_reg_3864_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_1_reg_3729_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3292_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U37__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U37__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_39_reg_3919_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_3_reg_3739_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3309_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U39__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U39__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_37_reg_3909_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_1_reg_3729_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3318_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U40__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U40__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_48_reg_3964_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_3_reg_3739_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3335_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U42__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U42__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_46_reg_3954_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_1_reg_3729_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3344_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U43__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U43__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_57_reg_4009_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_3_reg_3739_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3361_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U45__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U45__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_55_reg_3999_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_1_reg_3729_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3370_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U46__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U46__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_66_reg_4054_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_3_reg_3739_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3387_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U48__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U48__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_64_reg_4044_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_1_reg_3729_pp0_iter2_reg))))))));
    }
}

VL_INLINE_OPT void Vfinn_design_wrapper___024root___combo__TOP__4(Vfinn_design_wrapper___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vfinn_design_wrapper__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vfinn_design_wrapper___024root___combo__TOP__4\n"); );
    // Body
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__shift_en_ = 0U;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__shift_en_o_ = 0U;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__srlo_ = 0U;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__state_ = 0U;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__addr_ = 0U;
    if ((0U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__state))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__shift_en_ = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__shift_en_o_ 
            = (1U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_0__DOT__inst__DOT__impl__DOT__padding__DOT__B 
                     >> 0x18U));
        if ((0x1000000U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_0__DOT__inst__DOT__impl__DOT__padding__DOT__B)) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__srlo_ 
                = (0xffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_0__DOT__inst__DOT__impl__DOT__padding__DOT__B);
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__state_ = 1U;
        } else {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__srlo_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__state_ = 0U;
        }
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__addr_ = 0U;
    } else if ((1U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__state))) {
        if ((IData)(((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_0__DOT__inst__DOT__impl__DOT__padding__DOT__B 
                      >> 0x18U) & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2_out_V_TREADY))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__shift_en_ = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__shift_en_o_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__srlo_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__state_ = 2U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__addr_ = 0U;
        } else if (((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_0__DOT__inst__DOT__impl__DOT__padding__DOT__B 
                     >> 0x18U) & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2_out_V_TREADY))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__shift_en_ = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__shift_en_o_ = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__srlo_ 
                = (0xffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_0__DOT__inst__DOT__impl__DOT__padding__DOT__B);
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__state_ = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__addr_ = 0U;
        } else if ((1U & ((~ (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_0__DOT__inst__DOT__impl__DOT__padding__DOT__B 
                              >> 0x18U)) & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2_out_V_TREADY))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__shift_en_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__shift_en_o_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__srlo_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__state_ = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__addr_ = 0U;
        } else if (((~ (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_0__DOT__inst__DOT__impl__DOT__padding__DOT__B 
                        >> 0x18U)) & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2_out_V_TREADY))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__shift_en_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__shift_en_o_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__srlo_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__state_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__addr_ = 0U;
        }
    } else {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__shift_en_ = 0U;
        if ((2U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__state))) {
            if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2_out_V_TREADY) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__shift_en_o_ = 1U;
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__srlo_ 
                    = ((0U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__addr))
                        ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__srl
                       [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__addr]
                        : 0U);
                if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__addr) {
                    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__state_ = 2U;
                    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__addr_ 
                        = (1U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__addr) 
                                 - (IData)(1U)));
                } else {
                    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__state_ = 1U;
                    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__addr_ 
                        = (1U & 0U);
                }
            } else {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__shift_en_o_ = 0U;
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__srlo_ = 0U;
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__state_ = 2U;
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__addr_ 
                    = (1U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__addr));
            }
        } else {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__shift_en_o_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__srlo_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__state_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__addr_ = 0U;
        }
    }
}

VL_INLINE_OPT void Vfinn_design_wrapper___024root___sequent__TOP__35(Vfinn_design_wrapper___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vfinn_design_wrapper__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vfinn_design_wrapper___024root___sequent__TOP__35\n"); );
    // Body
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_0__DOT__inst__DOT__impl__DOT__padding__DOT__xen 
        = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_0__DOT__inst__DOT__impl__DOT__padding__DOT__sen) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_0__DOT__inst__DOT__impl__DOT__padding__DOT__SCount));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc 
        = vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc;
}

VL_INLINE_OPT void Vfinn_design_wrapper___024root___combo__TOP__5(Vfinn_design_wrapper___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vfinn_design_wrapper__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vfinn_design_wrapper___024root___combo__TOP__5\n"); );
    // Body
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__addr_full_ 
        = ((2U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__state_)) 
           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_2__DOT__inst__DOT__impl__DOT__addr_)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i 
        = (((((IData)(vlSelf->ap_rst_n) & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__write_cmd)) 
             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_0__DOT__inst__DOT__impl__DOT__Write_done))) 
            & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i))) 
           & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc) 
                  >> 2U) | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rst_d1_inst__DOT__d_out_int))));
}

extern const VlUnpacked<CData/*1:0*/, 16> Vfinn_design_wrapper__ConstPool__TABLE_hd1217f40_0;

VL_INLINE_OPT void Vfinn_design_wrapper___024root___sequent__TOP__36(Vfinn_design_wrapper___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vfinn_design_wrapper__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vfinn_design_wrapper___024root___sequent__TOP__36\n"); );
    // Init
    CData/*3:0*/ __Vtableidx115;
    // Body
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_fwft__DOT__ram_regout_en 
        = ((0U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state)) 
           & ((2U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state)) 
              | ((1U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state)) 
                 & ((3U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state)) 
                    & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT____Vcellinp__xpm_fifo_base_inst__rd_en)))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_fwft__DOT__going_empty_fwft 
        = ((1U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state)) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT____Vcellinp__xpm_fifo_base_inst__rd_en));
    __Vtableidx115 = (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT____Vcellinp__xpm_fifo_base_inst__rd_en) 
                       << 3U) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_empty_i) 
                                  << 2U) | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__next_fwft_state 
        = Vfinn_design_wrapper__ConstPool__TABLE_hd1217f40_0
        [__Vtableidx115];
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_0__DOT__inst__DOT__impl__DOT__padding__DOT__yen 
        = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_0__DOT__inst__DOT__impl__DOT__padding__DOT__xen) 
           & (0xd1U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_0__DOT__inst__DOT__impl__DOT__padding__DOT__XCount)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i 
        = (1U & (((0U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state))
                   ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_empty_i))
                   : ((2U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state))
                       ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_empty_i))
                       : ((1U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state))
                           ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_empty_i))
                           : ((3U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state)) 
                              & ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_empty_i)) 
                                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT____Vcellinp__xpm_fifo_base_inst__rd_en)))))) 
                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_empty_i))));
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3396_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U49__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_2_reg_3734_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U49__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_74_reg_3689_pp0_iter1_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3405_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U50__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_7_reg_3759_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U50__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_79_reg_3714_pp0_iter1_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3423_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U52__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_7_reg_3759_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U52__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_16_reg_3804_pp0_iter1_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3450_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U55__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_2_reg_3734_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U55__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_29_reg_3869_pp0_iter1_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3468_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U57__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_2_reg_3734_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U57__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_38_reg_3914_pp0_iter1_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3414_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U51__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_11_reg_3779_pp0_iter1_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3432_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U53__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_20_reg_3824_pp0_iter1_reg)));
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op825_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_1_reg_3729_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_1_reg_3729_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_3_reg_3739_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_3_reg_3739_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_5_reg_3749_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_5_reg_3749_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_66_reg_4054_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_66_reg_4054_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_55_reg_3999_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_55_reg_3999_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_48_reg_3964_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_48_reg_3964_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_46_reg_3954_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_46_reg_3954_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_41_reg_3929_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_41_reg_3929_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_39_reg_3919_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_39_reg_3919_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_33_reg_3889_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_33_reg_3889_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_24_reg_3844_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_24_reg_3844_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_32_reg_3884_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_32_reg_3884_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_73_reg_3684_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_73_reg_3684_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_75_reg_3694_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_75_reg_3694_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_77_reg_3704_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_77_reg_3704_pp0_iter1_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3188_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U25__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U25__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U25__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3196_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U26__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U26__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U26__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3205_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U27__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U27__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U27__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3214_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U28__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U28__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U28__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3222_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U29__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U29__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U29__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3231_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U30__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U30__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U30__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3240_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U31__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U31__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U31__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3257_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U33__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U33__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U33__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3283_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U36__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U36__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U36__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3292_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U37__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U37__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U37__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3309_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U39__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U39__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U39__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3335_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U42__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U42__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U42__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3361_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U45__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U45__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U45__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3370_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U46__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U46__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U46__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3387_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U48__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U48__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U48__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_loop_exit_ready_pp0_iter4_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_loop_exit_ready_pp0_iter3_reg;
    }
}

VL_INLINE_OPT void Vfinn_design_wrapper___024root___combo__TOP__6(Vfinn_design_wrapper___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vfinn_design_wrapper__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vfinn_design_wrapper___024root___combo__TOP__6\n"); );
    // Body
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_0__DOT__inst__DOT__impl__DOT__padding__DOT__yclr 
        = (1U & ((~ (IData)(vlSelf->ap_rst_n)) | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_0__DOT__inst__DOT__impl__DOT__padding__DOT__yen) 
                                                  & (0xd1U 
                                                     == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_0__DOT__inst__DOT__impl__DOT__padding__DOT__YCount)))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__going_full 
        = ((((0x1ffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i)) 
             == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i)) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i)) 
           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i)));
}

VL_INLINE_OPT void Vfinn_design_wrapper___024root___sequent__TOP__37(Vfinn_design_wrapper___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vfinn_design_wrapper__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vfinn_design_wrapper___024root___sequent__TOP__37\n"); );
    // Body
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__leaving_full 
        = (((0x1ffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i)) 
            == (0x1ffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i));
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3188_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U25__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_reg_3724;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U25__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_72_reg_3679)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3196_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U26__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_4_reg_3744;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U26__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_76_reg_3699)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3205_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U27__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_8_reg_3764;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3214_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U28__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_reg_3724;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U28__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_reg_3769)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3222_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U29__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_4_reg_3744;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U29__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_13_reg_3789)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3231_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U30__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_8_reg_3764;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3240_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U31__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_reg_3724;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U31__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_18_reg_3814)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3257_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U33__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_8_reg_3764;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U33__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_26_reg_3854)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3292_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U37__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_reg_3724;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U37__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_36_reg_3904)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3309_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U39__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_8_reg_3764;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U39__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_44_reg_3944)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3335_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U42__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_8_reg_3764;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U42__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_53_reg_3989)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3361_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U45__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_8_reg_3764;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U45__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_62_reg_4034)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3370_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U46__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_reg_3724;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U46__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_63_reg_4039)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3387_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U48__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_8_reg_3764;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U48__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_71_reg_4079)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3283_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U36__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_35_reg_3899)));
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter1_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op825_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_3_reg_3739_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_3_reg_3739;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_48_reg_3964_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_48_reg_3964;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_41_reg_3929_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_41_reg_3929;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_39_reg_3919_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_39_reg_3919;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_32_reg_3884_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_32_reg_3884;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_16_reg_3804_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_16_reg_3804;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_24_reg_3844_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_24_reg_3844;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_66_reg_4054_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_66_reg_4054;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_74_reg_3689_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_74_reg_3689;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_75_reg_3694_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_75_reg_3694;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_79_reg_3714_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_79_reg_3714;
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_loop_exit_ready_pp0_iter3_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_loop_exit_ready_pp0_iter2_reg;
    }
    if ((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                   & (0x54800U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
               | ((0x54800U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1) 
                  & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
              | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                  >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                            | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op825_write_state8) 
                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
          & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
         & (0x54800U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_3_reg_3739 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out 
                     >> 9U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_66_reg_4054 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x10U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_63_reg_4039 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xfU] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_reg_3769 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[2U] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_39_reg_3919 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[9U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_18_reg_3814 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[4U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_26_reg_3854 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[6U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_36_reg_3904 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[9U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_72_reg_3679 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0U]);
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter1_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_loop_exit_ready_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_loop_exit_ready_pp0_iter1_reg;
    }
    if (((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
               | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                  & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
             | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                 >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                           | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_loop_exit_ready_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_condition_exit_pp0_iter0_stage0;
    }
}

extern const VlUnpacked<CData/*1:0*/, 32> Vfinn_design_wrapper__ConstPool__TABLE_h2d0a07fb_0;

VL_INLINE_OPT void Vfinn_design_wrapper___024root___sequent__TOP__38(Vfinn_design_wrapper___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vfinn_design_wrapper__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vfinn_design_wrapper___024root___sequent__TOP__38\n"); );
    // Init
    CData/*4:0*/ __Vtableidx16;
    CData/*4:0*/ __Vtableidx17;
    CData/*4:0*/ __Vtableidx104;
    CData/*4:0*/ __Vtableidx106;
    CData/*4:0*/ __Vtableidx130;
    SData/*15:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Newest_buffered_elem;
    SData/*15:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Current_elem;
    SData/*15:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__First_elem_next_window;
    CData/*0:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Fetching_done;
    SData/*14:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Newest_buffered_elem;
    SData/*14:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Current_elem;
    SData/*14:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__First_elem_next_window;
    CData/*0:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Fetching_done;
    IData/*31:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_10__DOT__inst__DOT__impl__DOT__srl__v0;
    CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_10__DOT__inst__DOT__impl__DOT__srl__v0;
    VlWide<10>/*311:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srl__v0;
    CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srl__v0;
    IData/*23:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_5__DOT__inst__DOT__impl__DOT__srl__v0;
    CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_5__DOT__inst__DOT__impl__DOT__srl__v0;
    SData/*15:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_9__DOT__inst__DOT__impl__DOT__srl__v0;
    CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_9__DOT__inst__DOT__impl__DOT__srl__v0;
    // Body
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_0__DOT__inst__DOT__impl__DOT__shift_en_) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_0__DOT__inst__DOT__impl__DOT__a_ = 0x2a3feU;
        while ((0U < vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_0__DOT__inst__DOT__impl__DOT__a_)) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_0__DOT__inst__DOT__impl__DOT____Vlvbound_h21259c38__0 
                = ((0x2a3feU >= (0x3ffffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_0__DOT__inst__DOT__impl__DOT__a_ 
                                             - (IData)(1U))))
                    ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_0__DOT__inst__DOT__impl__DOT__srl
                   [(0x3ffffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_0__DOT__inst__DOT__impl__DOT__a_ 
                                 - (IData)(1U)))] : 0U);
            if (VL_LIKELY((0x2a3feU >= vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_0__DOT__inst__DOT__impl__DOT__a_))) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_0__DOT__inst__DOT__impl__DOT__srl[vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_0__DOT__inst__DOT__impl__DOT__a_] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_0__DOT__inst__DOT__impl__DOT____Vlvbound_h21259c38__0;
            }
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_0__DOT__inst__DOT__impl__DOT__a_ 
                = (0x3ffffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_0__DOT__inst__DOT__impl__DOT__a_ 
                               - (IData)(1U)));
        }
    }
    __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_9__DOT__inst__DOT__impl__DOT__srl__v0 = 0U;
    __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srl__v0 = 0U;
    __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_5__DOT__inst__DOT__impl__DOT__srl__v0 = 0U;
    __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_10__DOT__inst__DOT__impl__DOT__srl__v0 = 0U;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v1 = 0U;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_37__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_37__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_37__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_37__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v1 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v1 = 0U;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_rd 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_rd;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v4 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v5 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v4 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v5 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v2 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v3 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v2 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v3 = 0U;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_h 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_h;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_w 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_w;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0 = 0U;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Position_in_window 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Position_in_window;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Window_buffer_write_addr_reg 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Window_buffer_write_addr_reg;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Position_in_window 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Position_in_window;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Window_buffer_write_addr_reg 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Window_buffer_write_addr_reg;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Position_in_window 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Position_in_window;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Window_buffer_write_addr_reg 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Window_buffer_write_addr_reg;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_0__DOT__inst__DOT__StreamingDataWidthConverter_Batch_108u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_0__DOT__inst__DOT__StreamingDataWidthConverter_Batch_108u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state;
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__First_elem_next_window 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__First_elem_next_window;
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__First_elem_next_window 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__First_elem_next_window;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__First_elem_next_window 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__First_elem_next_window;
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Fetching_done 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Fetching_done;
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Current_elem 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Current_elem;
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Fetching_done 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Fetching_done;
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Current_elem 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Current_elem;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Fetching_done 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Fetching_done;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Current_elem 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Current_elem;
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Newest_buffered_elem 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Newest_buffered_elem;
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Newest_buffered_elem 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Newest_buffered_elem;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Newest_buffered_elem 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Newest_buffered_elem;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_7_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_6_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_4_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_3_U__DOT__ram__v0 = 0U;
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__fetch_cmd) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__Out 
            = ((0x1adU >= (0x1ffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg)))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__Ram
               [(0x1ffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg))]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_9__DOT__inst__DOT__impl__DOT__shift_en_) {
        __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_9__DOT__inst__DOT__impl__DOT__srl__v0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1_out_V_TDATA;
        __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_9__DOT__inst__DOT__impl__DOT__srl__v0 = 1U;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__shift_en_) {
        __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srl__v0[0U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[0U];
        __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srl__v0[1U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[1U];
        __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srl__v0[2U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[2U];
        __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srl__v0[3U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[3U];
        __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srl__v0[4U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[4U];
        __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srl__v0[5U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[5U];
        __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srl__v0[6U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[6U];
        __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srl__v0[7U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[7U];
        __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srl__v0[8U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[8U];
        __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srl__v0[9U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[9U];
        __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srl__v0 = 1U;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_10__DOT__inst__DOT__impl__DOT__shift_en_) {
        __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_10__DOT__inst__DOT__impl__DOT__srl__v0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_0__DOT__inst__DOT__StreamingDataWidthConverter_Batch_108u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_data_out;
        __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_10__DOT__inst__DOT__impl__DOT__srl__v0 = 1U;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_5__DOT__inst__DOT__impl__DOT__shift_en_) {
        __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_5__DOT__inst__DOT__impl__DOT__srl__v0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_data_out;
        __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_5__DOT__inst__DOT__impl__DOT__srl__v0 = 1U;
    }
    if ((4U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc))) {
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i = 1U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i = 0U;
        vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v0 = 1U;
    } else {
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i) {
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i 
                = (0x7ffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i) 
                             + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i)));
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i 
                = (0xfffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i) 
                             + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i)));
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_fwft__DOT__ram_regout_en) {
            vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v1 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg;
            vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v1 = 1U;
        }
    }
    if (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr)) 
         & (1U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_payload_A 
            = (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__m_util_aclken_converter_wrapper_0__DOT__s_tpayload);
    }
    if (((1U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)) 
         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_payload_B 
            = (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__m_util_aclken_converter_wrapper_0__DOT__s_tpayload);
    }
    if (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr)) 
         & (1U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_payload_A 
            = (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__m_util_aclken_converter_wrapper_0__DOT__s_tpayload);
    }
    if (((1U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)) 
         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_payload_B 
            = (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__m_util_aclken_converter_wrapper_0__DOT__s_tpayload);
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_empty_i 
        = (1U & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc) 
                  >> 2U) | (((((0x7ffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i)) 
                               == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i)) 
                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i))) 
                             & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i)) 
                            | ((~ (((0x7ffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i)) 
                                    == (0x7ffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i))) 
                                   & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i))) 
                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_empty_i)))));
    if (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_wr)) 
         & (1U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[0U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[1U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[1U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[2U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[2U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[3U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[3U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[4U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[4U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[5U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[5U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[6U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[6U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[7U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[7U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[8U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[8U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[9U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[9U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[0xaU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0xaU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[0xbU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0xbU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[0xcU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0xcU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[0xdU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0xdU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[0xeU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0xeU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[0xfU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0xfU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[0x10U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0x10U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[0x11U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0x11U];
    }
    if (((1U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_wr))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[0U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[1U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[1U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[2U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[2U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[3U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[3U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[4U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[4U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[5U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[5U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[6U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[6U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[7U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[7U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[8U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[8U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[9U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[9U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[0xaU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0xaU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[0xbU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0xbU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[0xcU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0xcU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[0xdU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0xdU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[0xeU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0xeU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[0xfU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0xfU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[0x10U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0x10U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[0x11U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0x11U];
    }
    if (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_8__DOT__MVAU_hls_8__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr)) 
         & (1U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_8__DOT__MVAU_hls_8__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_8__DOT__MVAU_hls_8__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_payload_A 
            = (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__m_util_aclken_converter_wrapper_0__DOT__s_tpayload);
    }
    if (((1U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_8__DOT__MVAU_hls_8__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)) 
         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_8__DOT__MVAU_hls_8__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_8__DOT__MVAU_hls_8__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_payload_B 
            = (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__m_util_aclken_converter_wrapper_0__DOT__s_tpayload);
    }
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_37__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb 
        = (1U & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_37__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc) 
                  >> 2U) | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_37__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_fwft__DOT__going_empty_fwft) 
                            | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_37__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state)) 
                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_37__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb)))));
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb 
        = (1U & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc) 
                  >> 2U) | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_fwft__DOT__going_empty_fwft) 
                            | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state)) 
                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb)))));
    if (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_0__DOT__inst__DOT__StreamingDataWidthConverter_Batch_108u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_wr)) 
         & (1U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_0__DOT__inst__DOT__StreamingDataWidthConverter_Batch_108u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_0__DOT__inst__DOT__StreamingDataWidthConverter_Batch_108u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_payload_A 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_0__DOT__inst__DOT__StreamingDataWidthConverter_Batch_108u_27u_21632u_U0__DOT__ap_phi_mux_ei_V_3_phi_fu_80_p4[0U]);
    }
    if (((1U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_0__DOT__inst__DOT__StreamingDataWidthConverter_Batch_108u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state)) 
         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_0__DOT__inst__DOT__StreamingDataWidthConverter_Batch_108u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_wr))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_0__DOT__inst__DOT__StreamingDataWidthConverter_Batch_108u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_payload_B 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_0__DOT__inst__DOT__StreamingDataWidthConverter_Batch_108u_27u_21632u_U0__DOT__ap_phi_mux_ei_V_3_phi_fu_80_p4[0U]);
    }
    if (vlSelf->ap_rst_n) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_9__DOT__inst__DOT__impl__DOT__i_b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_9__DOT__inst__DOT__impl__DOT__addr_full_;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_10__DOT__inst__DOT__impl__DOT__addr 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_10__DOT__inst__DOT__impl__DOT__addr_;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__addr 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__addr_;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_30__DOT__inst__DOT__impl__DOT__addr 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_30__DOT__inst__DOT__impl__DOT__addr_;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_33__DOT__inst__DOT__impl__DOT__addr 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_33__DOT__inst__DOT__impl__DOT__addr_;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_36__DOT__inst__DOT__impl__DOT__addr 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_36__DOT__inst__DOT__impl__DOT__addr_;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_4__DOT__inst__DOT__impl__DOT__addr 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_4__DOT__inst__DOT__impl__DOT__addr_;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_44__DOT__inst__DOT__impl__DOT__addr 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_44__DOT__inst__DOT__impl__DOT__addr_;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__addr 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__addr_;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_5__DOT__inst__DOT__impl__DOT__addr 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_5__DOT__inst__DOT__impl__DOT__addr_;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_50__DOT__inst__DOT__impl__DOT__addr 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_50__DOT__inst__DOT__impl__DOT__addr_;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_10__DOT__inst__DOT__impl__DOT__state 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_10__DOT__inst__DOT__impl__DOT__state_;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__state 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__state_;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_30__DOT__inst__DOT__impl__DOT__state 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_30__DOT__inst__DOT__impl__DOT__state_;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_33__DOT__inst__DOT__impl__DOT__state 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_33__DOT__inst__DOT__impl__DOT__state_;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_36__DOT__inst__DOT__impl__DOT__state 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_36__DOT__inst__DOT__impl__DOT__state_;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_4__DOT__inst__DOT__impl__DOT__state 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_4__DOT__inst__DOT__impl__DOT__state_;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_44__DOT__inst__DOT__impl__DOT__state 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_44__DOT__inst__DOT__impl__DOT__state_;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__state 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__state_;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_5__DOT__inst__DOT__impl__DOT__state 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_5__DOT__inst__DOT__impl__DOT__state_;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_50__DOT__inst__DOT__impl__DOT__state 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_50__DOT__inst__DOT__impl__DOT__state_;
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__en) {
            vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v0 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage1__DOT__ptr_nxt;
            vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v0 = 1U;
            vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v4 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                [1U];
            vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v4 = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rb1 = 0U;
            if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__config_ce) {
                if ((1U & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__config_we)))) {
                    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rb1 = 1U;
                }
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v2 
                    = (0xeU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT____Vcellout__config_if__ip_addr) 
                               << 1U));
            } else {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v2 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage1__DOT__ptr_eff;
            }
            vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v2 = 1U;
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__en) {
            vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v0 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage1__DOT__ptr_nxt;
            vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v0 = 1U;
            vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v4 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                [1U];
            vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v4 = 1U;
            vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v2 
                = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5_wstrm__DOT__inst__DOT__core__DOT__config_ce)
                    ? (0xffeU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5_wstrm__DOT__inst__DOT__core__DOT____Vcellout__config_if__ip_addr 
                                 << 1U)) : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage1__DOT__ptr_eff));
            vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v2 = 1U;
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__fetch_cmd) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Write_cmd 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__fetch_cmd;
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__write_ok) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Write_cmd 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__fetch_cmd;
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_2__DOT__inst__DOT__impl__DOT__fetch_cmd) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_2__DOT__inst__DOT__impl__DOT__Write_cmd 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_2__DOT__inst__DOT__impl__DOT__fetch_cmd;
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_2__DOT__inst__DOT__impl__DOT__write_ok) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_2__DOT__inst__DOT__impl__DOT__Write_cmd 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_2__DOT__inst__DOT__impl__DOT__fetch_cmd;
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__fetch_cmd) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Write_cmd 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__fetch_cmd;
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__write_ok) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Write_cmd 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__fetch_cmd;
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__fetch_cmd) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Write_cmd 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__fetch_cmd;
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__write_ok) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Write_cmd 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__fetch_cmd;
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__fetch_cmd) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Write_cmd 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__fetch_cmd;
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__write_ok) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Write_cmd 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__fetch_cmd;
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__fetch_cmd) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Write_cmd 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__fetch_cmd;
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__write_ok) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Write_cmd 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__fetch_cmd;
        }
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_12__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__acnt 
            = (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_12_out_V_TVALID) 
                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_37__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_n))
                ? 8U : (0x1fU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_12__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ACnt)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_12__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__rdy 
            = (1U & ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_12_out_V_TVALID)) 
                     | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_37__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_n)));
        if ((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_36__DOT__inst__DOT__impl__DOT__o_v_reg) 
              | (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_12__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy))) 
             & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_12__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__rdy))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_12__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__acnt 
                = (0x1fU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_12__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__acnt) 
                            - (IData)(1U)));
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_12__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat 
                = ((0x7000000U & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_12__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy)
                                    ? (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_36__DOT__inst__DOT__impl__DOT__srlo)
                                    : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_12__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BDat)) 
                                  << 0x18U)) | (0xffffffU 
                                                & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_12__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat 
                                                   >> 3U)));
        }
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_12__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ACnt 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_12__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__acnt;
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_12__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_12__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BDat 
                = (7U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_36__DOT__inst__DOT__impl__DOT__srlo));
        }
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_12__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy 
            = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_12__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__rdy) 
               | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_12__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy) 
                  & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_36__DOT__inst__DOT__impl__DOT__o_v_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_15__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__acnt 
            = (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_15_out_V_TVALID) 
                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_n))
                ? 8U : (0x1fU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_15__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ACnt)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_15__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__rdy 
            = (1U & ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_15_out_V_TVALID)) 
                     | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_n)));
        if ((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_44__DOT__inst__DOT__impl__DOT__o_v_reg) 
              | (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_15__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy))) 
             & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_15__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__rdy))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_15__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__acnt 
                = (0x1fU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_15__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__acnt) 
                            - (IData)(1U)));
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_15__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat 
                = ((0x7000000U & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_15__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy)
                                    ? (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_44__DOT__inst__DOT__impl__DOT__srlo)
                                    : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_15__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BDat)) 
                                  << 0x18U)) | (0xffffffU 
                                                & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_15__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat 
                                                   >> 3U)));
        }
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_15__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ACnt 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_15__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__acnt;
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_15__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_15__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BDat 
                = (7U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_44__DOT__inst__DOT__impl__DOT__srlo));
        }
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_15__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy 
            = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_15__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__rdy) 
               | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_15__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy) 
                  & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_44__DOT__inst__DOT__impl__DOT__o_v_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_18__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__acnt 
            = (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_18_out_V_TVALID) 
                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_n))
                ? 8U : (0x1fU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_18__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ACnt)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_18__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__rdy 
            = (1U & ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_18_out_V_TVALID)) 
                     | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_n)));
        if ((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_50__DOT__inst__DOT__impl__DOT__o_v_reg) 
              | (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_18__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy))) 
             & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_18__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__rdy))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_18__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__acnt 
                = (0x1fU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_18__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__acnt) 
                            - (IData)(1U)));
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_18__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat 
                = ((0x7000000U & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_18__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy)
                                    ? (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_50__DOT__inst__DOT__impl__DOT__srlo)
                                    : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_18__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BDat)) 
                                  << 0x18U)) | (0xffffffU 
                                                & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_18__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat 
                                                   >> 3U)));
        }
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_18__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ACnt 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_18__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__acnt;
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_18__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_18__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BDat 
                = (7U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_50__DOT__inst__DOT__impl__DOT__srlo));
        }
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_18__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy 
            = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_18__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__rdy) 
               | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_18__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy) 
                  & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_50__DOT__inst__DOT__impl__DOT__o_v_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_9__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__acnt 
            = (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_9_out_V_TVALID) 
                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_n))
                ? 8U : (0x1fU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_9__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ACnt)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_9__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__rdy 
            = (1U & ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_9_out_V_TVALID)) 
                     | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_n)));
        if ((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_30__DOT__inst__DOT__impl__DOT__o_v_reg) 
              | (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_9__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy))) 
             & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_9__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__rdy))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_9__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__acnt 
                = (0x1fU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_9__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__acnt) 
                            - (IData)(1U)));
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_9__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat 
                = ((0x7000000U & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_9__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy)
                                    ? (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_30__DOT__inst__DOT__impl__DOT__srlo)
                                    : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_9__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BDat)) 
                                  << 0x18U)) | (0xffffffU 
                                                & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_9__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat 
                                                   >> 3U)));
        }
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_9__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ACnt 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_9__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__acnt;
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_9__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_9__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BDat 
                = (7U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_30__DOT__inst__DOT__impl__DOT__srlo));
        }
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_9__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy 
            = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_9__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__rdy) 
               | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_9__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy) 
                  & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_30__DOT__inst__DOT__impl__DOT__o_v_reg))));
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__read_ok) {
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Window_buffer_write_addr_reg 
                = ((0x1adU == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Window_buffer_write_addr_reg))
                    ? 0U : (0x1ffU & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Window_buffer_write_addr_reg))));
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Newest_buffered_elem 
                = (0xffffU & ((IData)(1U) + VL_EXTENDS_II(16,16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Newest_buffered_elem))));
            if ((0x57c6U == VL_EXTENDS_II(32,16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Newest_buffered_elem)))) {
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Window_buffer_write_addr_reg = 0U;
            }
            if (((0x57c6U == VL_EXTENDS_II(32,16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Newest_buffered_elem))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Writing_done))) {
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Newest_buffered_elem = 0xffffU;
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Current_elem = 0U;
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg = 0U;
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__First_elem_next_window = 0U;
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Writing_done = 0U;
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Fetching_done = 0U;
            }
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__fetch_cmd) {
            if ((1U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__controller_inst__DOT__State))) {
                if (VL_LTES_III(32, 0U, VL_EXTENDS_II(32,1, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_simd)))) {
                    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_simd 
                        = (1U & (VL_EXTENDS_II(1,1, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_simd)) 
                                 - (IData)(1U)));
                } else {
                    if (VL_LTES_III(32, 0U, VL_EXTENDS_II(32,3, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kw)))) {
                        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kw 
                            = (7U & (VL_EXTENDS_II(3,3, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kw)) 
                                     - (IData)(1U)));
                    } else {
                        if (VL_LTES_III(32, 0U, VL_EXTENDS_II(32,3, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kh)))) {
                            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kh 
                                = (7U & (VL_EXTENDS_II(3,3, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kh)) 
                                         - (IData)(1U)));
                        } else {
                            if (VL_LTES_III(32, 0U, 
                                            VL_EXTENDS_II(32,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_w)))) {
                                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_w 
                                    = (0xffU & (VL_EXTENDS_II(8,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_w)) 
                                                - (IData)(1U)));
                            } else {
                                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_h 
                                    = (VL_LTES_III(32, 0U, 
                                                   VL_EXTENDS_II(32,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_h)))
                                        ? (0xffU & 
                                           (VL_EXTENDS_II(8,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_h)) 
                                            - (IData)(1U)))
                                        : 0x66U);
                                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_w = 0x66U;
                            }
                            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kh = 1U;
                        }
                        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kw = 1U;
                    }
                    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_simd = 1U;
                }
            }
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Position_in_window 
                = ((0x11U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Position_in_window))
                    ? (0x1fU & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Position_in_window)))
                    : 0U);
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__unnamedblk1__DOT__ra 
                = (0x7ffU & (VL_EXTENDS_II(11,10, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg)) 
                             + VL_EXTENDS_II(11,10, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__addr_incr))));
            if ((0U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Position_in_window))) {
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__First_elem_next_window 
                    = (0xffffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__First_elem_next_window) 
                                  + (VL_LTES_III(32, 0U, 
                                                 VL_EXTENDS_II(32,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_w)))
                                      ? 2U : (VL_LTES_III(32, 0U, 
                                                          VL_EXTENDS_II(32,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_h)))
                                               ? 6U
                                               : 0x1adU))));
            }
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__unnamedblk1__DOT__ra_correct 
                = (VL_LTES_III(32, 0x1aeU, VL_EXTENDS_II(32,11, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__unnamedblk1__DOT__ra)))
                    ? 0x252U : (VL_GTS_III(32, 0U, 
                                           VL_EXTENDS_II(32,11, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__unnamedblk1__DOT__ra)))
                                 ? 0x1aeU : 0U));
            if ((0x57c7U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Current_elem))) {
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Fetching_done = 1U;
            } else {
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Current_elem 
                    = (0xffffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Current_elem) 
                                  + VL_EXTENDS_II(16,10, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__addr_incr))));
            }
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg 
                = (0x3ffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__unnamedblk1__DOT__ra) 
                             + (0x7ffU & VL_EXTENDS_II(11,10, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__unnamedblk1__DOT__ra_correct)))));
        }
        if (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__write_ok) 
             & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Fetching_done))) {
            if (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__reading_done) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__read_ok) 
                    & (0x57c6U == VL_EXTENDS_II(32,16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Newest_buffered_elem)))))) {
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Newest_buffered_elem = 0xffffU;
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Current_elem = 0U;
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg = 0U;
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__First_elem_next_window = 0U;
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Fetching_done = 0U;
            } else {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Writing_done = 1U;
            }
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__read_ok) {
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Window_buffer_write_addr_reg 
                = ((0xd67U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Window_buffer_write_addr_reg))
                    ? 0U : (0xfffU & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Window_buffer_write_addr_reg))));
            __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Newest_buffered_elem 
                = (0xffffU & ((IData)(1U) + VL_EXTENDS_II(16,16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Newest_buffered_elem))));
            if ((0x5b66U == VL_EXTENDS_II(32,16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Newest_buffered_elem)))) {
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Window_buffer_write_addr_reg = 0U;
            }
            if (((0x5b66U == VL_EXTENDS_II(32,16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Newest_buffered_elem))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Writing_done))) {
                __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Newest_buffered_elem = 0xffffU;
                __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Current_elem = 0U;
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg = 0U;
                __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__First_elem_next_window = 0U;
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Writing_done = 0U;
                __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Fetching_done = 0U;
            }
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__fetch_cmd) {
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Position_in_window 
                = ((0x3a7U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Position_in_window))
                    ? (0x3ffU & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Position_in_window)))
                    : 0U);
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__unnamedblk1__DOT__ra 
                = (0x3fffU & (VL_EXTENDS_II(14,13, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg)) 
                              + VL_EXTENDS_II(14,13, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__addr_incr))));
            if ((0U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Position_in_window))) {
                __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__First_elem_next_window 
                    = (0xffffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__First_elem_next_window) 
                                  + (VL_LTES_III(32, 0U, 
                                                 VL_EXTENDS_II(32,5, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_w)))
                                      ? 0x68U : (VL_LTES_III(32, 0U, 
                                                             VL_EXTENDS_II(32,5, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_h)))
                                                  ? 0x138U
                                                  : 0xd67U))));
            }
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__unnamedblk1__DOT__ra_correct 
                = (VL_LTES_III(32, 0xd68U, VL_EXTENDS_II(32,14, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__unnamedblk1__DOT__ra)))
                    ? 0x1298U : (VL_GTS_III(32, 0U, 
                                            VL_EXTENDS_II(32,14, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__unnamedblk1__DOT__ra)))
                                  ? 0xd68U : 0U));
            if ((0x5b67U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Current_elem))) {
                __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Fetching_done = 1U;
            } else {
                __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Current_elem 
                    = (0xffffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Current_elem) 
                                  + VL_EXTENDS_II(16,13, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__addr_incr))));
            }
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg 
                = (0x1fffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__unnamedblk1__DOT__ra) 
                              + (0x3fffU & VL_EXTENDS_II(14,13, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__unnamedblk1__DOT__ra_correct)))));
        }
        if (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__write_ok) 
             & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Fetching_done))) {
            if (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__reading_done) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__read_ok) 
                    & (0x5b66U == VL_EXTENDS_II(32,16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Newest_buffered_elem)))))) {
                __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Newest_buffered_elem = 0xffffU;
                __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Current_elem = 0U;
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg = 0U;
                __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__First_elem_next_window = 0U;
                __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Fetching_done = 0U;
            } else {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Writing_done = 1U;
            }
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__read_ok) {
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Window_buffer_write_addr_reg 
                = ((0x737U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Window_buffer_write_addr_reg))
                    ? 0U : (0x7ffU & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Window_buffer_write_addr_reg))));
            __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Newest_buffered_elem 
                = (0x7fffU & ((IData)(1U) + VL_EXTENDS_II(15,15, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Newest_buffered_elem))));
            if ((0x3136U == VL_EXTENDS_II(32,15, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Newest_buffered_elem)))) {
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Window_buffer_write_addr_reg = 0U;
            }
            if (((0x3136U == VL_EXTENDS_II(32,15, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Newest_buffered_elem))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Writing_done))) {
                __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Newest_buffered_elem = 0x7fffU;
                __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Current_elem = 0U;
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg = 0U;
                __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__First_elem_next_window = 0U;
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Writing_done = 0U;
                __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Fetching_done = 0U;
            }
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__fetch_cmd) {
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Position_in_window 
                = ((0x1f7U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Position_in_window))
                    ? (0x1ffU & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Position_in_window)))
                    : 0U);
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__unnamedblk1__DOT__ra 
                = (0x1fffU & (VL_EXTENDS_II(13,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg)) 
                              + VL_EXTENDS_II(13,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__addr_incr))));
            if ((0U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Position_in_window))) {
                __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__First_elem_next_window 
                    = (0x7fffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__First_elem_next_window) 
                                  + (VL_LTES_III(32, 0U, 
                                                 VL_EXTENDS_II(32,5, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_w)))
                                      ? 0x38U : (VL_LTES_III(32, 0U, 
                                                             VL_EXTENDS_II(32,5, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_h)))
                                                  ? 0xa8U
                                                  : 0x737U))));
            }
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__unnamedblk1__DOT__ra_correct 
                = (VL_LTES_III(32, 0x738U, VL_EXTENDS_II(32,13, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__unnamedblk1__DOT__ra)))
                    ? 0x8c8U : (VL_GTS_III(32, 0U, 
                                           VL_EXTENDS_II(32,13, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__unnamedblk1__DOT__ra)))
                                 ? 0x738U : 0U));
            if ((0x3137U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Current_elem))) {
                __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Fetching_done = 1U;
            } else {
                __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Current_elem 
                    = (0x7fffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Current_elem) 
                                  + VL_EXTENDS_II(15,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__addr_incr))));
            }
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg 
                = (0xfffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__unnamedblk1__DOT__ra) 
                             + (0x1fffU & VL_EXTENDS_II(13,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__unnamedblk1__DOT__ra_correct)))));
        }
        if (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__write_ok) 
             & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Fetching_done))) {
            if (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__reading_done) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__read_ok) 
                    & (0x3136U == VL_EXTENDS_II(32,15, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Newest_buffered_elem)))))) {
                __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Newest_buffered_elem = 0x7fffU;
                __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Current_elem = 0U;
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg = 0U;
                __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__First_elem_next_window = 0U;
                __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Fetching_done = 0U;
            } else {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Writing_done = 1U;
            }
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_done_int) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache = 1U;
        } else if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache = 0U;
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__ap_done_int) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int = 1U;
        } else {
            if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_ap_start_reg) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache = 0U;
            }
            if (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_ap_start_reg)) 
                     | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__ap_sig_allocacmp_kx_1)) 
                        & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__ap_CS_fsm))) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int = 0U;
            }
        }
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_rd 
            = (1U & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                      & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__in0_V_TREADY_int_regslice))
                      ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_rd))
                      : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_rd)));
    } else {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_9__DOT__inst__DOT__impl__DOT__i_b_reg = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_10__DOT__inst__DOT__impl__DOT__addr = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__addr = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_30__DOT__inst__DOT__impl__DOT__addr = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_33__DOT__inst__DOT__impl__DOT__addr = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_36__DOT__inst__DOT__impl__DOT__addr = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_4__DOT__inst__DOT__impl__DOT__addr = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_44__DOT__inst__DOT__impl__DOT__addr = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__addr = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_5__DOT__inst__DOT__impl__DOT__addr = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_50__DOT__inst__DOT__impl__DOT__addr = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_10__DOT__inst__DOT__impl__DOT__state = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__state = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_30__DOT__inst__DOT__impl__DOT__state = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_33__DOT__inst__DOT__impl__DOT__state = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_36__DOT__inst__DOT__impl__DOT__state = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_4__DOT__inst__DOT__impl__DOT__state = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_44__DOT__inst__DOT__impl__DOT__state = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__state = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_5__DOT__inst__DOT__impl__DOT__state = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_50__DOT__inst__DOT__impl__DOT__state = 0U;
        vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v1 = 1U;
        vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v1 = 1U;
        vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v5 = 1U;
        vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v5 = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Write_cmd = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_2__DOT__inst__DOT__impl__DOT__Write_cmd = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Write_cmd = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Write_cmd = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Write_cmd = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Write_cmd = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rb1 = 0U;
        vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v3 = 1U;
        vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v3 = 1U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_h = 0x66U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_w = 0x66U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kh = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kw = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_simd = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_12__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_12__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ACnt = 8U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_12__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BDat = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_12__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_15__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_15__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ACnt = 8U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_15__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BDat = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_15__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_18__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_18__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ACnt = 8U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_18__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BDat = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_18__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_9__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_9__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ACnt = 8U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_9__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BDat = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_9__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy = 1U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Current_elem = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__First_elem_next_window = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Fetching_done = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Newest_buffered_elem = 0xffffU;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Position_in_window = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Window_buffer_write_addr_reg = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Writing_done = 0U;
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Current_elem = 0U;
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__First_elem_next_window = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg = 0U;
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Fetching_done = 0U;
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Newest_buffered_elem = 0xffffU;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Position_in_window = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Window_buffer_write_addr_reg = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Writing_done = 0U;
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Current_elem = 0U;
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__First_elem_next_window = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg = 0U;
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Fetching_done = 0U;
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Newest_buffered_elem = 0x7fffU;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Position_in_window = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Window_buffer_write_addr_reg = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Writing_done = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int = 1U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_rd = 0U;
    }
    if (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr)) 
         & (1U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_payload_A 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_4__DOT__inst__DOT__impl__DOT__srlo;
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_rd 
        = ((IData)(vlSelf->ap_rst_n) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                                         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__in0_V_TREADY_int_regslice))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_rd))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_rd)));
    if (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr)) 
         & (1U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_payload_A 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_10__DOT__inst__DOT__impl__DOT__srlo;
    }
    if (((1U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)) 
         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_payload_B 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_10__DOT__inst__DOT__impl__DOT__srlo;
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_rd 
        = ((IData)(vlSelf->ap_rst_n) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state) 
                                         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__weights_V_TREADY_int_regslice))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_rd))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_rd)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_rd 
        = ((IData)(vlSelf->ap_rst_n) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state) 
                                         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__weights_V_TREADY_int_regslice))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_rd))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_rd)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_rd 
        = ((IData)(vlSelf->ap_rst_n) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state) 
                                         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__weights_V_TREADY_int_regslice))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_rd))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_rd)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_rd 
        = ((IData)(vlSelf->ap_rst_n) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state) 
                                         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__weights_V_TREADY_int_regslice))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_rd))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_rd)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_rd 
        = ((IData)(vlSelf->ap_rst_n) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                                         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__in0_V_TREADY_int_regslice))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_rd))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_rd)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_rd 
        = ((IData)(vlSelf->ap_rst_n) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                                         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__in0_V_TREADY_int_regslice))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_rd))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_rd)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_rd 
        = ((IData)(vlSelf->ap_rst_n) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state) 
                                         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__weights_V_TREADY_int_regslice))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_rd))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_rd)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_rd 
        = ((IData)(vlSelf->ap_rst_n) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                                         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__in0_V_TREADY_int_regslice))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_rd))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_rd)));
    if (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr)) 
         & (1U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_payload_A 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_5__DOT__inst__DOT__impl__DOT__srlo;
    }
    if (((1U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)) 
         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_payload_B 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_5__DOT__inst__DOT__impl__DOT__srlo;
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_rd 
        = ((IData)(vlSelf->ap_rst_n) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                                         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__in0_V_TREADY_int_regslice))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_rd))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_rd)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_0__DOT__inst__DOT__StreamingDataWidthConverter_Batch_108u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_wr 
        = ((IData)(vlSelf->ap_rst_n) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_0__DOT__inst__DOT__StreamingDataWidthConverter_Batch_108u_27u_21632u_U0__DOT__out_V_TVALID_int_regslice) 
                                         & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_0__DOT__inst__DOT__StreamingDataWidthConverter_Batch_108u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                                            >> 1U))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_0__DOT__inst__DOT__StreamingDataWidthConverter_Batch_108u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_wr))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_0__DOT__inst__DOT__StreamingDataWidthConverter_Batch_108u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_wr)));
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr 
        = ((IData)(vlSelf->ap_rst_n) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__o_v_reg) 
                                         & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                                            >> 1U))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr 
        = ((IData)(vlSelf->ap_rst_n) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_10__DOT__inst__DOT__impl__DOT__o_v_reg) 
                                         & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                                            >> 1U))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr)));
    __Vtableidx106 = (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__in0_V_TREADY_int_regslice) 
                       << 4U) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__o_v_reg) 
                                  << 3U) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                                             << 1U) 
                                            | (1U & 
                                               (~ (IData)(vlSelf->ap_rst_n))))));
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state 
        = Vfinn_design_wrapper__ConstPool__TABLE_h2d0a07fb_0
        [__Vtableidx106];
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr 
        = ((IData)(vlSelf->ap_rst_n) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__data_valid_fwft) 
                                         & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                                            >> 1U))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr 
        = ((IData)(vlSelf->ap_rst_n) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__data_valid_fwft) 
                                         & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                                            >> 1U))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_8__DOT__MVAU_hls_8__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr 
        = ((IData)(vlSelf->ap_rst_n) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__data_valid_fwft) 
                                         & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_8__DOT__MVAU_hls_8__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                                            >> 1U))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_8__DOT__MVAU_hls_8__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_8__DOT__MVAU_hls_8__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr)));
    __Vtableidx16 = (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__in0_V_TREADY_int_regslice) 
                      << 4U) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_4__DOT__inst__DOT__impl__DOT__o_v_reg) 
                                 << 3U) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                                            << 1U) 
                                           | (1U & 
                                              (~ (IData)(vlSelf->ap_rst_n))))));
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state 
        = Vfinn_design_wrapper__ConstPool__TABLE_h2d0a07fb_0
        [__Vtableidx16];
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__en) {
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Wr1) {
            vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[0U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0U];
            vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[1U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[1U];
            vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[2U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[2U];
            vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[3U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[3U];
            vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[4U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[4U];
            vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[5U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[5U];
            vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[6U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[6U];
            vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[7U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[7U];
            vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[8U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[8U];
            vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[9U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[9U];
            vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[0xaU] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xaU];
            vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[0xbU] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xbU];
            vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[0xcU] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xcU];
            vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[0xdU] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xdU];
            vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[0xeU] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xeU];
            vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[0xfU] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xfU];
            vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[0x10U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0x10U];
            vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[0x11U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0x11U];
            vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0 = 1U;
            vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0 
                = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                         [1U] >> 1U));
        }
    }
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr 
        = ((IData)(vlSelf->ap_rst_n) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_37__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__data_valid_fwft) 
                                         & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                                            >> 1U))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr 
        = ((IData)(vlSelf->ap_rst_n) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_5__DOT__inst__DOT__impl__DOT__o_v_reg) 
                                         & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                                            >> 1U))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr)));
    __Vtableidx130 = (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__in0_V_TREADY_int_regslice) 
                       << 4U) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_5__DOT__inst__DOT__impl__DOT__o_v_reg) 
                                  << 3U) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                                             << 1U) 
                                            | (1U & 
                                               (~ (IData)(vlSelf->ap_rst_n))))));
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state 
        = Vfinn_design_wrapper__ConstPool__TABLE_h2d0a07fb_0
        [__Vtableidx130];
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_condition_3096) {
        if (((0x3c130U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1) 
             & (0x38U == ((IData)(1U) + vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__sf_fu_386 = 0U;
        } else if (((0x3c130U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1) 
                    & (0x38U != ((IData)(1U) + vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__sf_fu_386 
                = ((IData)(1U) + vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1);
        } else if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_init) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__sf_fu_386 = 0U;
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_condition_3096) {
        if (((0x3c130U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1) 
             & (0x38U == ((IData)(1U) + vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__sf_fu_386 = 0U;
        } else if (((0x3c130U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1) 
                    & (0x38U != ((IData)(1U) + vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__sf_fu_386 
                = ((IData)(1U) + vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1);
        } else if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_init) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__sf_fu_386 = 0U;
        }
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_0__DOT__inst__DOT__StreamingDataWidthConverter_Batch_108u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_rd 
        = ((IData)(vlSelf->ap_rst_n) & ((1U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_0__DOT__inst__DOT__StreamingDataWidthConverter_Batch_108u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_10__DOT__inst__DOT__impl__DOT__i_b_reg))))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_0__DOT__inst__DOT__StreamingDataWidthConverter_Batch_108u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_rd))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_0__DOT__inst__DOT__StreamingDataWidthConverter_Batch_108u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_rd)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_wr 
        = ((IData)(vlSelf->ap_rst_n) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs2) 
                                         & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state) 
                                            >> 1U))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_wr))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_wr)));
    __Vtableidx17 = (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__weights_V_TREADY_int_regslice) 
                      << 4U) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs2) 
                                 << 3U) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state) 
                                            << 1U) 
                                           | (1U & 
                                              (~ (IData)(vlSelf->ap_rst_n))))));
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state 
        = Vfinn_design_wrapper__ConstPool__TABLE_h2d0a07fb_0
        [__Vtableidx17];
    __Vtableidx104 = ((0x10U & ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_10__DOT__inst__DOT__impl__DOT__i_b_reg)) 
                                << 4U)) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_0__DOT__inst__DOT__StreamingDataWidthConverter_Batch_108u_27u_21632u_U0__DOT__out_V_TVALID_int_regslice) 
                                            << 3U) 
                                           | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_0__DOT__inst__DOT__StreamingDataWidthConverter_Batch_108u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                                               << 1U) 
                                              | (1U 
                                                 & (~ (IData)(vlSelf->ap_rst_n))))));
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_0__DOT__inst__DOT__StreamingDataWidthConverter_Batch_108u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state 
        = Vfinn_design_wrapper__ConstPool__TABLE_h2d0a07fb_0
        [__Vtableidx104];
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__ap_condition_333) {
        if ((2U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__ap_sig_allocacmp_kx_1))) {
            if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__ap_loop_init) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__kx_fu_106 = 0U;
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__oldMax_V_1_fu_114 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_1_load_reg_413;
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__oldMax_V_2_fu_118 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_2_load_reg_418;
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__oldMax_V_3_fu_122 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_3_load_reg_423;
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__oldMax_V_4_fu_126 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_4_load_reg_428;
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__oldMax_V_5_fu_130 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_5_load_reg_433;
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__oldMax_V_6_fu_134 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_6_load_reg_438;
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__oldMax_V_7_fu_138 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_7_load_reg_443;
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__oldMax_V_fu_110 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_load_reg_408;
            }
        } else {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__kx_fu_106 
                = (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__ap_sig_allocacmp_kx_1)));
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__oldMax_V_1_fu_114 
                = (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__icmp_ln1035_1_fu_431_p2)
                          ? (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out 
                             >> 3U) : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__ap_sig_allocacmp_oldMax_V_1_load)));
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__oldMax_V_2_fu_118 
                = (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__icmp_ln1035_2_fu_456_p2)
                          ? (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out 
                             >> 6U) : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__ap_sig_allocacmp_oldMax_V_2_load)));
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__oldMax_V_3_fu_122 
                = (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__icmp_ln1035_3_fu_481_p2)
                          ? (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out 
                             >> 9U) : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__ap_sig_allocacmp_oldMax_V_3_load)));
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__oldMax_V_4_fu_126 
                = (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__icmp_ln1035_4_fu_506_p2)
                          ? (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out 
                             >> 0xcU) : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__ap_sig_allocacmp_oldMax_V_4_load)));
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__oldMax_V_5_fu_130 
                = (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__icmp_ln1035_5_fu_531_p2)
                          ? (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out 
                             >> 0xfU) : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__ap_sig_allocacmp_oldMax_V_5_load)));
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__oldMax_V_6_fu_134 
                = (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__icmp_ln1035_6_fu_556_p2)
                          ? (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out 
                             >> 0x12U) : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__ap_sig_allocacmp_oldMax_V_6_load)));
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__oldMax_V_7_fu_138 
                = (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__icmp_ln1035_7_fu_581_p2)
                          ? (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out 
                             >> 0x15U) : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__ap_sig_allocacmp_oldMax_V_7_load)));
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__oldMax_V_fu_110 
                = (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__icmp_ln1035_fu_406_p2)
                          ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out
                          : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__ap_sig_allocacmp_oldMax_V_load)));
        }
    }
    if (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_wr)) 
         & (1U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_payload_A 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TDATA;
    }
    if (((1U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state)) 
         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_wr))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_payload_B 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TDATA;
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_rd 
        = ((IData)(vlSelf->ap_rst_n) & ((1U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_32__DOT__inst__DOT__impl__DOT__i_b_reg))))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_rd))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_rd)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_rd 
        = ((IData)(vlSelf->ap_rst_n) & ((1U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_46__DOT__inst__DOT__impl__DOT__i_b_reg))))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_rd))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_rd)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_wr 
        = ((IData)(vlSelf->ap_rst_n) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TVALID) 
                                         & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                                            >> 1U))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_wr))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_wr)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_rd 
        = ((IData)(vlSelf->ap_rst_n) & ((1U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_5__DOT__inst__DOT__impl__DOT__i_b_reg))))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_rd))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_rd)));
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x3c130U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op151_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op823_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x3c130U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
         & (0x20U == (0x3fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_32_fu_538 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x3c130U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op151_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op823_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x3c130U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
         & (0x21U == (0x3fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_33_fu_542 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x3c130U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op151_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op823_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x3c130U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
         & (0xaU == (0x3fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_10_fu_450 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x3c130U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op151_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op823_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x3c130U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
         & (0xbU == (0x3fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_11_fu_454 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x3c130U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op151_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op823_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x3c130U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
         & (0xaU == (0x3fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_10_fu_450 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x3c130U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op151_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op823_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x3c130U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
         & (0xbU == (0x3fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_11_fu_454 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_3_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__ap_sig_allocacmp_kx_1))) 
                  & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__ap_CS_fsm)) 
                 & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__ap_sig_allocacmp_kx_1)))))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230__DOT__icmp_ln174_reg_246)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_out_V_TREADY))))))) 
                      & (0x68U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((0x68U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210__DOT__ap_sig_allocacmp_i_1)) 
                                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210__DOT__ap_CS_fsm)) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_ap_start_reg)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_3_U__DOT____Vlvbound_h2b328341__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__icmp_ln1035_3_fu_481_p2)
                              ? (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out 
                                 >> 9U) : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__ap_sig_allocacmp_oldMax_V_3_load)))
                    : 0U);
            if ((0x67U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_3_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_3_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_3_U__DOT____Vlvbound_h2b328341__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_3_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_3_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_3_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_4_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__ap_sig_allocacmp_kx_1))) 
                  & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__ap_CS_fsm)) 
                 & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__ap_sig_allocacmp_kx_1)))))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230__DOT__icmp_ln174_reg_246)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_out_V_TREADY))))))) 
                      & (0x68U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((0x68U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210__DOT__ap_sig_allocacmp_i_1)) 
                                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210__DOT__ap_CS_fsm)) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_ap_start_reg)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_4_U__DOT____Vlvbound_h2b328341__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__icmp_ln1035_4_fu_506_p2)
                              ? (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out 
                                 >> 0xcU) : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__ap_sig_allocacmp_oldMax_V_4_load)))
                    : 0U);
            if ((0x67U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_4_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_4_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_4_U__DOT____Vlvbound_h2b328341__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_4_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_4_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_4_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_6_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__ap_sig_allocacmp_kx_1))) 
                  & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__ap_CS_fsm)) 
                 & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__ap_sig_allocacmp_kx_1)))))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230__DOT__icmp_ln174_reg_246)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_out_V_TREADY))))))) 
                      & (0x68U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((0x68U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210__DOT__ap_sig_allocacmp_i_1)) 
                                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210__DOT__ap_CS_fsm)) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_ap_start_reg)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_6_U__DOT____Vlvbound_h2b328341__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__icmp_ln1035_6_fu_556_p2)
                              ? (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out 
                                 >> 0x12U) : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__ap_sig_allocacmp_oldMax_V_6_load)))
                    : 0U);
            if ((0x67U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_6_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_6_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_6_U__DOT____Vlvbound_h2b328341__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_6_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_6_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_6_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_7_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__ap_sig_allocacmp_kx_1))) 
                  & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__ap_CS_fsm)) 
                 & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__ap_sig_allocacmp_kx_1)))))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230__DOT__icmp_ln174_reg_246)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_out_V_TREADY))))))) 
                      & (0x68U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((0x68U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210__DOT__ap_sig_allocacmp_i_1)) 
                                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210__DOT__ap_CS_fsm)) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_ap_start_reg)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_7_U__DOT____Vlvbound_h2b328341__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__icmp_ln1035_7_fu_581_p2)
                              ? (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out 
                                 >> 0x15U) : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244__DOT__ap_sig_allocacmp_oldMax_V_7_load)))
                    : 0U);
            if ((0x67U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_7_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_7_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_7_U__DOT____Vlvbound_h2b328341__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_7_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_7_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_7_address0;
            }
        }
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter6_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op823_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln290_reg_4318_pp0_iter6_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln290_reg_4318_pp0_iter5_reg;
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter6_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op823_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln290_reg_4318_pp0_iter6_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln290_reg_4318_pp0_iter5_reg;
    }
    if ((IData)(((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter6_fsm) 
                   >> 1U) & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_3675_pp0_iter5_reg))) 
                 & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                        >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op825_write_state8) 
                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_22_reg_4782 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_22_fu_2197_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_21_reg_4771 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_21_fu_2183_p2;
    }
    if ((IData)(((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter6_fsm) 
                   >> 1U) & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_4756_pp0_iter5_reg))) 
                 & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                        >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op984_write_state8) 
                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_22_reg_5988 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_22_fu_2535_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_21_reg_5977 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_21_fu_2518_p2;
    }
    if (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op823_write_state8) 
                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
           & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter6_fsm) 
              >> 1U)) & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln290_reg_4318_pp0_iter5_reg)) 
         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln249_reg_4053_pp0_iter5_reg)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_19_load_reg_4979 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_2_5_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_20_load_reg_4984 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_2_6_q0;
    }
    if ((IData)(((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter5_fsm) 
                   >> 1U) & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln249_reg_4053_pp0_iter4_reg))) 
                 & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                        >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op823_write_state8) 
                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_11_reg_4670 
            = (0x1fffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U29__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_20_reg_4680 
            = (0x1fffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U31__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_29_reg_4690 
            = (0x1fffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U33__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_2_reg_4660 
            = (0x1fffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U27__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_16_reg_4675 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U28__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_13_reg_4600))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_34_reg_4695 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U32__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_31_reg_4630))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_7_reg_4665 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U26__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_4_reg_4585))));
    }
    if ((IData)(((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter5_fsm) 
                   >> 1U) & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln249_reg_4053_pp0_iter4_reg))) 
                 & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                        >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op823_write_state8) 
                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_11_reg_4670 
            = (0x1fffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U29__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_20_reg_4680 
            = (0x1fffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U31__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_29_reg_4690 
            = (0x1fffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U33__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_2_reg_4660 
            = (0x1fffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U27__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_16_reg_4675 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U28__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_13_reg_4600))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_25_reg_4685 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U30__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_22_reg_4615))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_34_reg_4695 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U32__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_31_reg_4630))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_7_reg_4665 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U26__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_4_reg_4585))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3630_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U34__DOT__MVAU_hls_4_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U34__DOT__MVAU_hls_4_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,18, 
                                                    ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln272_reg_4130_pp0_iter4_reg)
                                                      ? 0U
                                                      : 
                                                     ((IData)(
                                                              (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter6_fsm) 
                                                                >> 1U) 
                                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln249_reg_4053_pp0_iter5_reg))))
                                                       ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_8_fu_2668_p2
                                                       : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_fu_394)))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3639_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U35__DOT__MVAU_hls_4_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U35__DOT__MVAU_hls_4_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,18, 
                                                    ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln272_reg_4130_pp0_iter4_reg)
                                                      ? 0U
                                                      : 
                                                     ((IData)(
                                                              (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter6_fsm) 
                                                                >> 1U) 
                                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln249_reg_4053_pp0_iter5_reg))))
                                                       ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_9_fu_2685_p2
                                                       : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_1_fu_398)))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3648_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U36__DOT__MVAU_hls_4_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U36__DOT__MVAU_hls_4_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,18, 
                                                    ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln272_reg_4130_pp0_iter4_reg)
                                                      ? 0U
                                                      : 
                                                     ((IData)(
                                                              (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter6_fsm) 
                                                                >> 1U) 
                                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln249_reg_4053_pp0_iter5_reg))))
                                                       ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_10_fu_2702_p2
                                                       : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_2_fu_402)))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3657_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U37__DOT__MVAU_hls_4_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U37__DOT__MVAU_hls_4_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,18, 
                                                    ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln272_reg_4130_pp0_iter4_reg)
                                                      ? 0U
                                                      : 
                                                     ((IData)(
                                                              (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter6_fsm) 
                                                                >> 1U) 
                                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln249_reg_4053_pp0_iter5_reg))))
                                                       ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_11_fu_2719_p2
                                                       : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_3_fu_406)))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3630_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U34__DOT__MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U34__DOT__MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,18, 
                                                    ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln272_reg_4130_pp0_iter4_reg)
                                                      ? 0U
                                                      : 
                                                     ((IData)(
                                                              (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter6_fsm) 
                                                                >> 1U) 
                                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln249_reg_4053_pp0_iter5_reg))))
                                                       ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_8_fu_2668_p2
                                                       : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_fu_394)))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3639_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U35__DOT__MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U35__DOT__MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,18, 
                                                    ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln272_reg_4130_pp0_iter4_reg)
                                                      ? 0U
                                                      : 
                                                     ((IData)(
                                                              (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter6_fsm) 
                                                                >> 1U) 
                                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln249_reg_4053_pp0_iter5_reg))))
                                                       ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_9_fu_2685_p2
                                                       : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_1_fu_398)))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3648_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U36__DOT__MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U36__DOT__MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,18, 
                                                    ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln272_reg_4130_pp0_iter4_reg)
                                                      ? 0U
                                                      : 
                                                     ((IData)(
                                                              (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter6_fsm) 
                                                                >> 1U) 
                                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln249_reg_4053_pp0_iter5_reg))))
                                                       ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_10_fu_2702_p2
                                                       : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_2_fu_402)))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3657_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U37__DOT__MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U37__DOT__MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,18, 
                                                    ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln272_reg_4130_pp0_iter4_reg)
                                                      ? 0U
                                                      : 
                                                     ((IData)(
                                                              (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter6_fsm) 
                                                                >> 1U) 
                                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln249_reg_4053_pp0_iter5_reg))))
                                                       ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_11_fu_2719_p2
                                                       : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_3_fu_406)))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4602_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_15s_15_4_1_U70__DOT__MVAU_hls_1_mac_muladd_8s_3ns_15s_15_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_15s_15_4_1_U70__DOT__MVAU_hls_1_mac_muladd_8s_3ns_15s_15_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,15, 
                                                    ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln272_reg_4785_pp0_iter4_reg)
                                                      ? 0U
                                                      : 
                                                     ((IData)(
                                                              (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter6_fsm) 
                                                                >> 1U) 
                                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_4756_pp0_iter5_reg))))
                                                       ? (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_20_fu_2501_p2)
                                                       : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_4_fu_618))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4629_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_15s_15_4_1_U73__DOT__MVAU_hls_1_mac_muladd_8s_3ns_15s_15_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_15s_15_4_1_U73__DOT__MVAU_hls_1_mac_muladd_8s_3ns_15s_15_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,15, 
                                                    ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln272_reg_4785_pp0_iter4_reg)
                                                      ? 0U
                                                      : 
                                                     ((IData)(
                                                              (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter6_fsm) 
                                                                >> 1U) 
                                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_4756_pp0_iter5_reg))))
                                                       ? (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_23_fu_2552_p2)
                                                       : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_7_fu_630))))));
    }
    if (__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_9__DOT__inst__DOT__impl__DOT__srl__v0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_9__DOT__inst__DOT__impl__DOT__srl[0U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_9__DOT__inst__DOT__impl__DOT__srl__v0;
    }
    if (__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_5__DOT__inst__DOT__impl__DOT__srl__v0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_5__DOT__inst__DOT__impl__DOT__srl[0U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_5__DOT__inst__DOT__impl__DOT__srl__v0;
    }
    if (__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srl__v0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srl[0U][0U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srl__v0[0U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srl[0U][1U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srl__v0[1U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srl[0U][2U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srl__v0[2U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srl[0U][3U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srl__v0[3U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srl[0U][4U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srl__v0[4U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srl[0U][5U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srl__v0[5U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srl[0U][6U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srl__v0[6U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srl[0U][7U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srl__v0[7U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srl[0U][8U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srl__v0[8U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srl[0U][9U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srl__v0[9U];
    }
    if (__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_10__DOT__inst__DOT__impl__DOT__srl__v0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_10__DOT__inst__DOT__impl__DOT__srl[0U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_10__DOT__inst__DOT__impl__DOT__srl__v0;
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__First_elem_next_window 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__First_elem_next_window;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__First_elem_next_window 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__First_elem_next_window;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Fetching_done 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Fetching_done;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Current_elem 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Current_elem;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Fetching_done 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Fetching_done;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Current_elem 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Current_elem;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Newest_buffered_elem 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Newest_buffered_elem;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Newest_buffered_elem 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Newest_buffered_elem;
}

VL_INLINE_OPT void Vfinn_design_wrapper___024root___combo__TOP__7(Vfinn_design_wrapper___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vfinn_design_wrapper__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vfinn_design_wrapper___024root___combo__TOP__7\n"); );
    // Body
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1_out_V_TVALID 
        = ((IData)(vlSelf->ap_rst_n) & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Write_cmd));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_2_out_V_TVALID 
        = ((IData)(vlSelf->ap_rst_n) & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_2__DOT__inst__DOT__impl__DOT__Write_cmd));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4_out_V_TVALID 
        = ((IData)(vlSelf->ap_rst_n) & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Write_cmd));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5_out_V_TVALID 
        = ((IData)(vlSelf->ap_rst_n) & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Write_cmd));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6_out_V_TVALID 
        = ((IData)(vlSelf->ap_rst_n) & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Write_cmd));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7_out_V_TVALID 
        = ((IData)(vlSelf->ap_rst_n) & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Write_cmd));
}

extern const VlWide<18>/*575:0*/ Vfinn_design_wrapper__ConstPool__CONST_h026f187a_0;

VL_INLINE_OPT void Vfinn_design_wrapper___024root___sequent__TOP__39(Vfinn_design_wrapper___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vfinn_design_wrapper__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vfinn_design_wrapper___024root___sequent__TOP__39\n"); );
    // Body
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1_out_V_TDATA 
        = ((0xf000U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1_out_V_TDATA)) 
           | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__Out));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_data_out 
        = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_rd)
            ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_payload_B
            : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_payload_A);
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_0__DOT__inst__DOT__StreamingDataWidthConverter_Batch_108u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_data_out 
        = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_0__DOT__inst__DOT__StreamingDataWidthConverter_Batch_108u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_rd)
            ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_0__DOT__inst__DOT__StreamingDataWidthConverter_Batch_108u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_payload_B
            : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_0__DOT__inst__DOT__StreamingDataWidthConverter_Batch_108u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_payload_A);
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__en) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
            [(7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                    [1U] >> 1U))][0U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[1U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
            [(7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                    [1U] >> 1U))][1U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[2U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
            [(7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                    [1U] >> 1U))][2U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[3U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
            [(7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                    [1U] >> 1U))][3U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[4U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
            [(7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                    [1U] >> 1U))][4U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[5U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
            [(7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                    [1U] >> 1U))][5U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[6U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
            [(7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                    [1U] >> 1U))][6U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[7U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
            [(7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                    [1U] >> 1U))][7U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[8U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
            [(7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                    [1U] >> 1U))][8U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[9U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
            [(7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                    [1U] >> 1U))][9U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0xaU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
            [(7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                    [1U] >> 1U))][0xaU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0xbU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
            [(7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                    [1U] >> 1U))][0xbU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0xcU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
            [(7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                    [1U] >> 1U))][0xcU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0xdU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
            [(7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                    [1U] >> 1U))][0xdU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0xeU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
            [(7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                    [1U] >> 1U))][0xeU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0xfU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
            [(7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                    [1U] >> 1U))][0xfU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0x10U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
            [(7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                    [1U] >> 1U))][0x10U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0x11U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
            [(7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                    [1U] >> 1U))][0x11U];
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem
            [(0x7ffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i))];
    }
    if ((4U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_37__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc))) {
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_37__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_37__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_n = 0U;
    } else if ((((~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_37__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc) 
                     >> 2U)) & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_37__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rst_d1_inst__DOT__d_out_int)) 
                & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_37__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff) 
                      >> 3U)))) {
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_37__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_37__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_n = 1U;
    } else {
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_37__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i 
            = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_37__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__going_full) 
               | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_37__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__leaving_full)) 
                  & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_37__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_37__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_n 
            = (1U & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_37__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__going_full) 
                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_37__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__leaving_full)) 
                           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_37__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i)))));
    }
    if ((4U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc))) {
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_n = 0U;
    } else if ((((~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc) 
                     >> 2U)) & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rst_d1_inst__DOT__d_out_int)) 
                & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff) 
                      >> 3U)))) {
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_n = 1U;
    } else {
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i 
            = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__going_full) 
               | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__leaving_full)) 
                  & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_n 
            = (1U & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__going_full) 
                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__leaving_full)) 
                           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_51__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i)))));
    }
    if (vlSelf->ap_rst_n) {
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_5__DOT__inst__DOT__impl__DOT__shift_en_o_) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_5__DOT__inst__DOT__impl__DOT__srlo 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_5__DOT__inst__DOT__impl__DOT__srlo_;
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__fetch_cmd) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__controller_inst__DOT__State 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__controller_inst__DOT__state_next;
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__en) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Wr1 = 0U;
            if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__config_ce) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[0U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[1U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[1U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[2U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[2U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[3U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[3U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[4U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[4U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[5U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[5U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[6U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[6U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[7U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[7U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[8U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[8U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[9U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[9U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xaU] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[0xaU];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xbU] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[0xbU];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xcU] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[0xcU];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xdU] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[0xdU];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xeU] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[0xeU];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xfU] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[0xfU];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0x10U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[0x10U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0x11U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[0x11U];
                if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__config_we) {
                    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Wr1 = 1U;
                }
            } else {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0U] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h026f187a_0[0U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[1U] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h026f187a_0[1U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[2U] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h026f187a_0[2U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[3U] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h026f187a_0[3U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[4U] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h026f187a_0[4U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[5U] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h026f187a_0[5U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[6U] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h026f187a_0[6U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[7U] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h026f187a_0[7U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[8U] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h026f187a_0[8U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[9U] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h026f187a_0[9U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xaU] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h026f187a_0[0xaU];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xbU] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h026f187a_0[0xbU];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xcU] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h026f187a_0[0xcU];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xdU] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h026f187a_0[0xdU];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xeU] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h026f187a_0[0xeU];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xfU] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h026f187a_0[0xfU];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0x10U] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h026f187a_0[0x10U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0x11U] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h026f187a_0[0x11U];
            }
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs2 
                = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs1) 
                   & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__rollback)));
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs1 = 0U;
            if ((1U & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__config_ce)))) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs1 = 1U;
            }
        }
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__o_v_reg 
            = (0U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__state_));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_30__DOT__inst__DOT__impl__DOT__o_v_reg 
            = (0U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_30__DOT__inst__DOT__impl__DOT__state_));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_36__DOT__inst__DOT__impl__DOT__o_v_reg 
            = (0U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_36__DOT__inst__DOT__impl__DOT__state_));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_44__DOT__inst__DOT__impl__DOT__o_v_reg 
            = (0U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_44__DOT__inst__DOT__impl__DOT__state_));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_5__DOT__inst__DOT__impl__DOT__o_v_reg 
            = (0U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_5__DOT__inst__DOT__impl__DOT__state_));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_50__DOT__inst__DOT__impl__DOT__o_v_reg 
            = (0U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_50__DOT__inst__DOT__impl__DOT__state_));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_10__DOT__inst__DOT__impl__DOT__i_b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_10__DOT__inst__DOT__impl__DOT__addr_full_;
    } else {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_5__DOT__inst__DOT__impl__DOT__srlo = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__controller_inst__DOT__State = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[1U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[2U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[3U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[4U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[5U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[6U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[7U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[8U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[9U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xaU] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xbU] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xcU] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xdU] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xeU] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xfU] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0x10U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0x11U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Wr1 = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs2 = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs1 = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__o_v_reg = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_30__DOT__inst__DOT__impl__DOT__o_v_reg = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_36__DOT__inst__DOT__impl__DOT__o_v_reg = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_44__DOT__inst__DOT__impl__DOT__o_v_reg = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_5__DOT__inst__DOT__impl__DOT__o_v_reg = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_50__DOT__inst__DOT__impl__DOT__o_v_reg = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_10__DOT__inst__DOT__impl__DOT__i_b_reg = 0U;
    }
    if ((0x10U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__ap_CS_fsm))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_7_load_reg_443 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_7_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_1_load_reg_413 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_1_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_2_load_reg_418 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_2_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_3_load_reg_423 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_3_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_4_load_reg_428 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_4_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_5_load_reg_433 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_5_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_6_load_reg_438 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_6_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_load_reg_408 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_q0;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3630_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U34__DOT__MVAU_hls_4_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U34__DOT__MVAU_hls_4_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U34__DOT__MVAU_hls_4_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U34__DOT__MVAU_hls_4_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_6_reg_4368_pp0_iter2_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3639_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U35__DOT__MVAU_hls_4_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U35__DOT__MVAU_hls_4_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U35__DOT__MVAU_hls_4_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U35__DOT__MVAU_hls_4_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_6_reg_4368_pp0_iter2_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3648_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U36__DOT__MVAU_hls_4_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U36__DOT__MVAU_hls_4_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U36__DOT__MVAU_hls_4_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U36__DOT__MVAU_hls_4_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_6_reg_4368_pp0_iter2_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3657_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U37__DOT__MVAU_hls_4_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U37__DOT__MVAU_hls_4_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U37__DOT__MVAU_hls_4_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U37__DOT__MVAU_hls_4_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_6_reg_4368_pp0_iter2_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3630_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U34__DOT__MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U34__DOT__MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U34__DOT__MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U34__DOT__MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_6_reg_4368_pp0_iter2_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3639_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U35__DOT__MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U35__DOT__MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U35__DOT__MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U35__DOT__MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_15_reg_4213_pp0_iter2_reg)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U35__DOT__MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_6_reg_4368_pp0_iter2_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3648_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U36__DOT__MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U36__DOT__MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U36__DOT__MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U36__DOT__MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_6_reg_4368_pp0_iter2_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3657_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U37__DOT__MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U37__DOT__MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U37__DOT__MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_18s_18_4_1_U37__DOT__MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_6_reg_4368_pp0_iter2_reg;
    }
    if ((IData)(((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter4_fsm) 
                   >> 1U) & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln249_reg_4053_pp0_iter3_reg))) 
                 & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                        >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op823_write_state8) 
                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_13_reg_4600 
            = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U17__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_22_reg_4615 
            = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U20__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_31_reg_4630 
            = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U23__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_4_reg_4585 
            = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U14__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg));
    }
    if ((IData)(((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter4_fsm) 
                   >> 1U) & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln249_reg_4053_pp0_iter3_reg))) 
                 & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                        >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op823_write_state8) 
                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_13_reg_4600 
            = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U17__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_22_reg_4615 
            = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U20__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_31_reg_4630 
            = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U23__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_4_reg_4585 
            = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U14__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3562_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U26__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U26__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U16__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U26__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U26__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U26__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U26__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_2_reg_4340;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3571_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U27__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U27__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U15__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U27__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U27__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U27__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U27__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_7_reg_4373;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3579_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U28__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U28__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U19__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U28__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U28__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U28__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U28__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_2_reg_4340;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3588_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U29__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U29__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U18__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U29__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U29__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U29__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U29__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_7_reg_4373;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3596_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U30__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U30__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U22__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U30__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U30__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U30__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U30__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_2_reg_4340;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3605_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U31__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U31__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U21__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U31__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U31__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U31__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U31__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_7_reg_4373;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3613_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U32__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U32__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U25__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U32__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U32__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U32__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U32__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_2_reg_4340;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3622_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U33__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U33__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U24__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U33__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U33__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U33__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U33__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_7_reg_4373;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3562_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U26__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U26__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U16__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U26__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U26__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U26__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U26__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_2_reg_4340;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3571_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U27__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U27__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U15__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U27__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U27__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U27__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U27__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_7_reg_4373;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3579_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U28__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U28__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U19__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U28__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U28__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U28__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U28__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_11_reg_4193_pp0_iter1_reg)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U28__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_2_reg_4340;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3588_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U29__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U29__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U18__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U29__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U29__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U29__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U29__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_7_reg_4373;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3596_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U30__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U30__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U22__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U30__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U30__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U30__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U30__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_2_reg_4340;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3605_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U31__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U31__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U21__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U31__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U31__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U31__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U31__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_7_reg_4373;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3613_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U32__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U32__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U25__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U32__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U32__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U32__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U32__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_2_reg_4340;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3622_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U33__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U33__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U24__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U33__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U33__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U33__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U33__DOT__MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_7_reg_4373;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4602_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_15s_15_4_1_U70__DOT__MVAU_hls_1_mac_muladd_8s_3ns_15s_15_4_1_DSP48_2_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_15s_15_4_1_U70__DOT__MVAU_hls_1_mac_muladd_8s_3ns_15s_15_4_1_DSP48_2_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_15s_15_4_1_U70__DOT__MVAU_hls_1_mac_muladd_8s_3ns_15s_15_4_1_DSP48_2_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_15s_15_4_1_U70__DOT__MVAU_hls_1_mac_muladd_8s_3ns_15s_15_4_1_DSP48_2_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_6_reg_5274_pp0_iter2_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4629_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_15s_15_4_1_U73__DOT__MVAU_hls_1_mac_muladd_8s_3ns_15s_15_4_1_DSP48_2_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_15s_15_4_1_U73__DOT__MVAU_hls_1_mac_muladd_8s_3ns_15s_15_4_1_DSP48_2_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_15s_15_4_1_U73__DOT__MVAU_hls_1_mac_muladd_8s_3ns_15s_15_4_1_DSP48_2_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_15s_15_4_1_U73__DOT__MVAU_hls_1_mac_muladd_8s_3ns_15s_15_4_1_DSP48_2_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_6_reg_5274_pp0_iter2_reg;
    }
    if (vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][0U] 
            = vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[0U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][1U] 
            = vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[1U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][2U] 
            = vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[2U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][3U] 
            = vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[3U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][4U] 
            = vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[4U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][5U] 
            = vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[5U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][6U] 
            = vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[6U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][7U] 
            = vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[7U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][8U] 
            = vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[8U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][9U] 
            = vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[9U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][0xaU] 
            = vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[0xaU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][0xbU] 
            = vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[0xbU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][0xcU] 
            = vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[0xcU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][0xdU] 
            = vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[0xdU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][0xeU] 
            = vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[0xeU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][0xfU] 
            = vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[0xfU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][0x10U] 
            = vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[0x10U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][0x11U] 
            = vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[0x11U];
    }
    if (vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr[0U] 
            = vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v0;
    }
    if (vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v1) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr[0U] = 0U;
    }
    if (vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v2) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr[1U] 
            = vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v2;
    }
    if (vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v3) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr[1U] = 0U;
    }
    if (vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v4) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr[2U] 
            = vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v4;
    }
    if (vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v5) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr[2U] = 0U;
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__config_we = 0U;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[0U] = 0U;
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_6_ce0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_6_q0 
            = ((0x67U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_6_address0))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_6_U__DOT__ram
               [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_6_address0]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_7_ce0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_7_q0 
            = ((0x67U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_7_address0))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_7_U__DOT__ram
               [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_1__DOT__inst__DOT__grp_StreamingMaxPool_Precision_208u_2u_8u_ap_uint_3_0_24_s_fu_28__DOT__buf_V_7_address0]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3458_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U14__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U14__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_39_reg_4153_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_3_reg_4345_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U14__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U14__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U14__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U14__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_1021);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3466_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U15__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U15__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_41_reg_4163_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_5_reg_4363_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U15__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U15__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U15__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U15__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_40_reg_4158)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U15__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_1021 
                     >> 0xcU));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3475_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U16__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U16__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_37_reg_4143_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_1_reg_4335_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U16__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U16__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U16__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U16__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_1021 
                     >> 0x18U));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3484_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U17__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U17__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_12_reg_4198_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_3_reg_4345_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U17__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U17__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U17__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U17__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_reg_4183)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U17__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_1021);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3492_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U18__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U18__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_14_reg_4208_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_5_reg_4363_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U18__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U18__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U18__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U18__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_13_reg_4203)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U18__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_1021 
                     >> 0xcU));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3501_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U19__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U19__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_9_reg_4188_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_1_reg_4335_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U19__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U19__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U19__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U19__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_17_reg_4223)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U19__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_1021 
                     >> 0x18U));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3510_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U20__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U20__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_21_reg_4243_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_3_reg_4345_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U20__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U20__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U20__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U20__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_18_reg_4228)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U20__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_1021);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3518_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U21__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U21__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_23_reg_4253_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_5_reg_4363_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U21__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U21__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U21__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U21__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_22_reg_4248)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U21__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_1021 
                     >> 0xcU));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3527_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U22__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U22__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_19_reg_4233_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_1_reg_4335_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U22__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U22__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U22__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U22__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_26_reg_4268)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U22__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_1021 
                     >> 0x18U));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3536_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U23__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U23__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_30_reg_4288_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_3_reg_4345_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U23__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U23__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U23__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U23__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_27_reg_4273)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U23__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_1021);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3544_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U24__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U24__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_32_reg_4298_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_5_reg_4363_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U24__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U24__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U24__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U24__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_31_reg_4293)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U24__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_1021 
                     >> 0xcU));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3553_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U25__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U25__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_28_reg_4278_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_1_reg_4335_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U25__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U25__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U25__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U25__DOT__MVAU_hls_4_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_1021 
                     >> 0x18U));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3458_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U14__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U14__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_39_reg_4153_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_3_reg_4345_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U14__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U14__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U14__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U14__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_1021);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3466_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U15__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U15__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_41_reg_4163_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_5_reg_4363_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U15__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U15__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U15__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U15__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_40_reg_4158)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U15__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_1021 
                     >> 0xcU));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3475_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U16__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U16__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_37_reg_4143_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_1_reg_4335_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U16__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U16__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U16__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U16__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_1021 
                     >> 0x18U));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3484_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U17__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U17__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_12_reg_4198_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_3_reg_4345_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U17__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U17__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U17__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U17__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_reg_4183)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U17__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_1021);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3492_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U18__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U18__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_14_reg_4208_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_5_reg_4363_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U18__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U18__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U18__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U18__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_13_reg_4203)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U18__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_1021 
                     >> 0xcU));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3501_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U19__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U19__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_9_reg_4188_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_1_reg_4335_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U19__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U19__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U19__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U19__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_1021 
                     >> 0x18U));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3510_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U20__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U20__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_21_reg_4243_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_3_reg_4345_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U20__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U20__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U20__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U20__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_18_reg_4228)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U20__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_1021);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3518_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U21__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U21__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_23_reg_4253_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_5_reg_4363_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U21__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U21__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U21__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U21__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_22_reg_4248)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U21__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_1021 
                     >> 0xcU));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3527_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U22__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U22__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_19_reg_4233_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_1_reg_4335_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U22__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U22__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U22__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U22__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_26_reg_4268)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U22__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_1021 
                     >> 0x18U));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3536_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U23__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U23__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_30_reg_4288_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_3_reg_4345_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U23__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U23__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U23__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U23__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_27_reg_4273)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U23__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_1021);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3544_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U24__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U24__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_32_reg_4298_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_5_reg_4363_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U24__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U24__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U24__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U24__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_31_reg_4293)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U24__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_1021 
                     >> 0xcU));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3553_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U25__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U25__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_28_reg_4278_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_1_reg_4335_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U25__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U25__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U25__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U25__DOT__MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_1021 
                     >> 0x18U));
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__config_ce = 0U;
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter2_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op823_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_1_reg_4335_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_1_reg_4335;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_3_reg_4345_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_3_reg_4345;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_5_reg_4363_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_5_reg_4363;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_6_reg_4368_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_6_reg_4368;
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter2_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op823_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_1_reg_4335_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_1_reg_4335;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_3_reg_4345_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_3_reg_4345;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_5_reg_4363_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_5_reg_4363;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_6_reg_4368_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_6_reg_4368;
    }
    if ((IData)(((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter1_fsm) 
                   >> 1U) & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln249_reg_4053))) 
                 & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                        >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op823_write_state8) 
                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_1_reg_4335 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_1021 
                     >> 3U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_6_reg_4368 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_1021 
                     >> 0x12U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_2_reg_4340 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_1021 
                     >> 6U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_3_reg_4345 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_1021 
                     >> 9U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_5_reg_4363 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_1021 
                     >> 0xfU));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_7_reg_4373 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_1021 
                     >> 0x15U));
    }
    if ((IData)(((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter1_fsm) 
                   >> 1U) & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln249_reg_4053))) 
                 & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                        >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op823_write_state8) 
                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_1_reg_4335 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_1021 
                     >> 3U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_6_reg_4368 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_1021 
                     >> 0x12U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_2_reg_4340 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_1021 
                     >> 6U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_3_reg_4345 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_1021 
                     >> 9U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_5_reg_4363 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_1021 
                     >> 0xfU));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_7_reg_4373 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_1021 
                     >> 0x15U));
    }
}

extern const VlWide<9>/*287:0*/ Vfinn_design_wrapper__ConstPool__CONST_h9a2fc1c8_0;
extern const VlUnpacked<CData/*1:0*/, 128> Vfinn_design_wrapper__ConstPool__TABLE_h760de937_0;
extern const VlUnpacked<CData/*1:0*/, 128> Vfinn_design_wrapper__ConstPool__TABLE_h7621a6e4_0;
extern const VlUnpacked<CData/*3:0*/, 256> Vfinn_design_wrapper__ConstPool__TABLE_h4379c313_0;

VL_INLINE_OPT void Vfinn_design_wrapper___024root___sequent__TOP__40(Vfinn_design_wrapper___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vfinn_design_wrapper__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vfinn_design_wrapper___024root___sequent__TOP__40\n"); );
    // Init
    IData/*31:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_6_out_V_TDATA;
    CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__backpressure;
    CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT____Vcellinp__xpm_fifo_base_inst__rd_en;
    CData/*7:0*/ __Vtableidx39;
    CData/*6:0*/ __Vtableidx40;
    CData/*6:0*/ __Vtableidx41;
    CData/*6:0*/ __Vtableidx42;
    CData/*6:0*/ __Vtableidx43;
    CData/*6:0*/ __Vtableidx44;
    CData/*6:0*/ __Vtableidx45;
    CData/*3:0*/ __Vtableidx113;
    SData/*15:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__srl__v0;
    CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__srl__v0;
    SData/*8:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0;
    VlWide<9>/*287:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0;
    CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0;
    // Body
    __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__srl__v0 = 0U;
    __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0 = 0U;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_done_reg = 0U;
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__shift_en_) {
        __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__srl__v0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_data_out;
        __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__srl__v0 = 1U;
    }
    if (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr)) 
         & (1U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_payload_A 
            = (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__m_util_aclken_converter_wrapper_0__DOT__s_tpayload);
    }
    if (((1U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)) 
         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_payload_B 
            = (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__m_util_aclken_converter_wrapper_0__DOT__s_tpayload);
    }
    if (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_wr)) 
         & (1U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[0U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[1U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[1U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[2U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[2U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[3U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[3U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[4U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[4U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[5U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[5U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[6U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[6U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[7U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[7U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[8U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[8U];
    }
    if (((1U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_wr))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[0U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[1U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[1U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[2U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[2U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[3U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[3U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[4U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[4U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[5U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[5U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[6U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[6U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[7U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[7U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[8U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[8U];
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__addr 
        = ((IData)(vlSelf->ap_rst_n) & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__addr_));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_rd 
        = ((IData)(vlSelf->ap_rst_n) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state) 
                                         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__weights_V_TREADY_int_regslice))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_rd))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_rd)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_rd 
        = ((IData)(vlSelf->ap_rst_n) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                                         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__in0_V_TREADY_int_regslice))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_rd))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_rd)));
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__en) {
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Wr1) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT____Vlvbound_hb603409e__0[0U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT____Vlvbound_hb603409e__0[1U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[1U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT____Vlvbound_hb603409e__0[2U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[2U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT____Vlvbound_hb603409e__0[3U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[3U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT____Vlvbound_hb603409e__0[4U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[4U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT____Vlvbound_hb603409e__0[5U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[5U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT____Vlvbound_hb603409e__0[6U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[6U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT____Vlvbound_hb603409e__0[7U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[7U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT____Vlvbound_hb603409e__0[8U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[8U];
            if ((0x1bfU >= (0x1ffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                                      [1U] >> 1U)))) {
                __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[0U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT____Vlvbound_hb603409e__0[0U];
                __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[1U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT____Vlvbound_hb603409e__0[1U];
                __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[2U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT____Vlvbound_hb603409e__0[2U];
                __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[3U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT____Vlvbound_hb603409e__0[3U];
                __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[4U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT____Vlvbound_hb603409e__0[4U];
                __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[5U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT____Vlvbound_hb603409e__0[5U];
                __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[6U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT____Vlvbound_hb603409e__0[6U];
                __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[7U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT____Vlvbound_hb603409e__0[7U];
                __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[8U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT____Vlvbound_hb603409e__0[8U];
                __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0 = 1U;
                __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0 
                    = (0x1ffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                                 [1U] >> 1U));
            }
        }
        if ((0x1bfU >= (0x1ffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                                  [1U] >> 1U)))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
                [(0x1ffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                            [1U] >> 1U))][0U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[1U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
                [(0x1ffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                            [1U] >> 1U))][1U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[2U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
                [(0x1ffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                            [1U] >> 1U))][2U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[3U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
                [(0x1ffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                            [1U] >> 1U))][3U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[4U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
                [(0x1ffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                            [1U] >> 1U))][4U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[5U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
                [(0x1ffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                            [1U] >> 1U))][5U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[6U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
                [(0x1ffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                            [1U] >> 1U))][6U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[7U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
                [(0x1ffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                            [1U] >> 1U))][7U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[8U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
                [(0x1ffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                            [1U] >> 1U))][8U];
        } else {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0U] 
                = Vfinn_design_wrapper__ConstPool__CONST_h9a2fc1c8_0[0U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[1U] 
                = Vfinn_design_wrapper__ConstPool__CONST_h9a2fc1c8_0[1U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[2U] 
                = Vfinn_design_wrapper__ConstPool__CONST_h9a2fc1c8_0[2U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[3U] 
                = Vfinn_design_wrapper__ConstPool__CONST_h9a2fc1c8_0[3U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[4U] 
                = Vfinn_design_wrapper__ConstPool__CONST_h9a2fc1c8_0[4U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[5U] 
                = Vfinn_design_wrapper__ConstPool__CONST_h9a2fc1c8_0[5U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[6U] 
                = Vfinn_design_wrapper__ConstPool__CONST_h9a2fc1c8_0[6U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[7U] 
                = Vfinn_design_wrapper__ConstPool__CONST_h9a2fc1c8_0[7U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[8U] 
                = Vfinn_design_wrapper__ConstPool__CONST_h9a2fc1c8_0[8U];
        }
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
         & (0xcU == (0x1fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_12_fu_412 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
         & (0xdU == (0x1fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_13_fu_416 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
         & (0xeU == (0x1fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_14_fu_420 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
         & (0xfU == (0x1fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_15_fu_424 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
         & (0x10U == (0x1fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_16_fu_428 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
         & (0x11U == (0x1fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_17_fu_432 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
         & (0x12U == (0x1fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_18_fu_436 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
         & (0x13U == (0x1fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_19_fu_440 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
         & (1U == (0x1fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_1_fu_368 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
         & (0x14U == (0x1fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_20_fu_444 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
         & (0x15U == (0x1fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_21_fu_448 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
         & (0x16U == (0x1fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_22_fu_452 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
         & (0x17U == (0x1fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_23_fu_456 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
         & (0x18U == (0x1fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_24_fu_460 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
         & (0x19U == (0x1fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_25_fu_464 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
         & (0x1aU == (0x1fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_26_fu_468 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
         & (0x1bU == (0x1fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_27_fu_472 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
         & (0x1cU == (0x1fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_28_fu_476 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
         & (0x1dU == (0x1fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_29_fu_480 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
         & (2U == (0x1fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_2_fu_372 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
         & (0x1eU == (0x1fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_30_fu_484 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
         & (0x1fU == (0x1fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_31_fu_488 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
         & (3U == (0x1fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_3_fu_376 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
         & (4U == (0x1fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_4_fu_380 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
         & (5U == (0x1fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_5_fu_384 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
         & (6U == (0x1fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_6_fu_388 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
         & (7U == (0x1fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_7_fu_392 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
         & (8U == (0x1fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_8_fu_396 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
         & (9U == (0x1fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_9_fu_400 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
         & (0U == (0x1fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_fu_364 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((IData)(((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                   >> 1U) & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter6_reg))) 
                 & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                       | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter7_reg = 0U;
    } else if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter6_fsm) 
                         >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter7_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter6_reg;
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_wr 
        = vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_wr;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr 
        = vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i 
        = vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i 
        = vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i;
    if (vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe[0U] = 0ULL;
    }
    if (vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v1) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe[0U] 
            = vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v1;
    }
    if (__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__srl__v0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__srl[0U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__srl__v0;
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_6_out_V_TVALID 
        = (1U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_6__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ACnt) 
                 >> 4U));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__m_util_aclken_converter_wrapper_0__DOT__s_tpayload 
        = ((0xe0000000000ULL & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__m_util_aclken_converter_wrapper_0__DOT__s_tpayload) 
           | (0x1ff00000000ULL | (QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe
                                                 [0U]))));
    finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_6_out_V_TDATA 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_6__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__addr_ = 0U;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_data_out 
        = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_rd)
            ? (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_payload_B)
            : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_payload_A));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_Result_s_fu_3011_p5 
        = ((0xe00U & ((((3U & (VL_GTES_III(17, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_11_reg_4275, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_26_load_reg_4416)) 
                               + VL_GTES_III(17, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_11_reg_4275, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_27_load_reg_4421)))) 
                        + (3U & (VL_GTES_III(17, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_11_reg_4275, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_24_load_reg_4406)) 
                                 + VL_GTES_III(17, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_11_reg_4275, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_25_load_reg_4411))))) 
                       + (3U & ((VL_GTES_III(17, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_11_reg_4275, 
                                             (0x1ffffU 
                                              & VL_EXTENDS_II(17,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_21_load_reg_4391)))) 
                                 + VL_GTES_III(17, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_11_reg_4275, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_23_load_reg_4401))) 
                                + VL_GTES_III(17, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_11_reg_4275, 
                                              (0x1ffffU 
                                               & VL_EXTENDS_II(17,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_22_load_reg_4396))))))) 
                      << 9U)) | ((0x1c0U & ((((3U & 
                                               (VL_GTES_III(17, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_10_reg_4264, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_19_load_reg_4381)) 
                                                + VL_GTES_III(17, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_10_reg_4264, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_20_load_reg_4386)))) 
                                              + (3U 
                                                 & (VL_GTES_III(17, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_10_reg_4264, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_17_load_reg_4371)) 
                                                    + 
                                                    VL_GTES_III(17, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_10_reg_4264, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_18_load_reg_4376))))) 
                                             + (3U 
                                                & ((VL_GTES_III(17, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_10_reg_4264, 
                                                                (0x1ffffU 
                                                                 & VL_EXTENDS_II(17,13, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_14_load_reg_4356)))) 
                                                    + 
                                                    VL_GTES_III(17, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_10_reg_4264, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_16_load_reg_4366))) 
                                                   + 
                                                   VL_GTES_III(17, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_10_reg_4264, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_15_load_reg_4361))))) 
                                            << 6U)) 
                                 | ((0x38U & ((((3U 
                                                 & (VL_GTES_III(17, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_9_reg_4253, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_12_load_reg_4346)) 
                                                    + 
                                                    VL_GTES_III(17, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_9_reg_4253, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_13_load_reg_4351)))) 
                                                + (3U 
                                                   & (VL_GTES_III(17, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_9_reg_4253, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_10_load_reg_4336)) 
                                                      + 
                                                      VL_GTES_III(17, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_9_reg_4253, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_11_load_reg_4341))))) 
                                               + (3U 
                                                  & ((VL_GTES_III(17, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_9_reg_4253, 
                                                                  (0x1ffffU 
                                                                   & VL_EXTENDS_II(17,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_7_load_reg_4321)))) 
                                                      + 
                                                      VL_GTES_III(17, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_9_reg_4253, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_9_load_reg_4331))) 
                                                     + 
                                                     VL_GTES_III(17, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_9_reg_4253, 
                                                                 (0x1ffffU 
                                                                  & VL_EXTENDS_II(17,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_8_load_reg_4326))))))) 
                                              << 3U)) 
                                    | (7U & (((3U & 
                                               (VL_GTES_III(17, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_8_reg_4242, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_5_load_reg_4311)) 
                                                + VL_GTES_III(17, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_8_reg_4242, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_6_load_reg_4316)))) 
                                              + (3U 
                                                 & (VL_GTES_III(17, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_8_reg_4242, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_3_load_reg_4301)) 
                                                    + 
                                                    VL_GTES_III(17, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_8_reg_4242, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_4_load_reg_4306))))) 
                                             + (3U 
                                                & ((VL_GTES_III(17, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_8_reg_4242, 
                                                                (0x1ffffU 
                                                                 & VL_EXTENDS_II(17,11, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_load_reg_4286)))) 
                                                    + 
                                                    VL_GTES_III(17, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_8_reg_4242, 
                                                                (0x1ffffU 
                                                                 & VL_EXTENDS_II(17,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_2_load_reg_4296))))) 
                                                   + 
                                                   VL_GTES_III(17, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_8_reg_4242, 
                                                               (0x1ffffU 
                                                                & VL_EXTENDS_II(17,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_1_load_reg_4291)))))))))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__data_valid_fwft 
        = (1U & ((~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc) 
                     >> 2U)) & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_fwft__DOT__going_empty_fwft) 
                                   | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state)) 
                                      & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb))))));
    if ((4U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc))) {
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_n = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state = 0U;
    } else {
        if ((((~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc) 
                  >> 2U)) & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rst_d1_inst__DOT__d_out_int)) 
             & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff) 
                   >> 3U)))) {
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_n = 1U;
        } else {
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i 
                = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__going_full) 
                   | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__leaving_full)) 
                      & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i)));
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_n 
                = (1U & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__going_full) 
                            | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__leaving_full)) 
                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i)))));
        }
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__next_fwft_state;
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__o_v_reg 
        = ((IData)(vlSelf->ap_rst_n) & (0U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__state_)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__i_b_reg 
        = ((IData)(vlSelf->ap_rst_n) & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__addr_full_));
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter5_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter6_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter5_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln290_reg_3720_pp0_iter5_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln290_reg_3720_pp0_iter4_reg;
        if ((0xdU >= (0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_2_reg_3474_pp0_iter4_reg)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_0_1_q0 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_0_1_U__DOT__rom0
                [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_2_reg_3474_pp0_iter4_reg))))];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_1_4_q0 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_1_4_U__DOT__rom0
                [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_2_reg_3474_pp0_iter4_reg))))];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_1_5_q0 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_1_5_U__DOT__rom0
                [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_2_reg_3474_pp0_iter4_reg))))];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_1_6_q0 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_1_6_U__DOT__rom0
                [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_2_reg_3474_pp0_iter4_reg))))];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_2_0_q0 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_2_0_U__DOT__rom0
                [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_2_reg_3474_pp0_iter4_reg))))];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_2_1_q0 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_2_1_U__DOT__rom0
                [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_2_reg_3474_pp0_iter4_reg))))];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_2_2_q0 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_2_2_U__DOT__rom0
                [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_2_reg_3474_pp0_iter4_reg))))];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_3_1_q0 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_3_1_U__DOT__rom0
                [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_2_reg_3474_pp0_iter4_reg))))];
        } else {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_0_1_q0 = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_1_4_q0 = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_1_5_q0 = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_1_6_q0 = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_2_0_q0 = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_2_1_q0 = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_2_2_q0 = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_3_1_q0 = 0U;
        }
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln249_reg_3479_pp0_iter5_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln249_reg_3479_pp0_iter4_reg;
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter4_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln272_reg_3532_pp0_iter4_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln272_reg_3532_pp0_iter3_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter5_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter4_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln290_reg_3720_pp0_iter4_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln290_reg_3720_pp0_iter3_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_2_reg_3474_pp0_iter4_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_2_reg_3474_pp0_iter3_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln249_reg_3479_pp0_iter4_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln249_reg_3479_pp0_iter3_reg;
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff 
        = vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb 
        = vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_10_fu_2272_p2 
        = (0x1ffffU & (VL_EXTENDS_II(17,14, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_25_reg_4087)) 
                       + (VL_EXTENDS_II(17,13, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_20_reg_4082)) 
                          + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_17s_17_4_1_U36__DOT__MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_U__DOT__p_reg))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_11_fu_2289_p2 
        = (0x1ffffU & (VL_EXTENDS_II(17,14, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_34_reg_4097)) 
                       + (VL_EXTENDS_II(17,13, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_29_reg_4092)) 
                          + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_17s_17_4_1_U37__DOT__MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_U__DOT__p_reg))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_8_fu_2238_p2 
        = (0x1ffffU & (VL_EXTENDS_II(17,14, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_7_reg_4067)) 
                       + (VL_EXTENDS_II(17,13, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_2_reg_4062)) 
                          + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_17s_17_4_1_U34__DOT__MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_U__DOT__p_reg))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_9_fu_2255_p2 
        = (0x1ffffU & (VL_EXTENDS_II(17,14, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_16_reg_4077)) 
                       + (VL_EXTENDS_II(17,13, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_11_reg_4072)) 
                          + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_17s_17_4_1_U35__DOT__MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_U__DOT__p_reg))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__s_util_aclken_converter_wrapper_0__DOT__s_tpayload 
        = ((0xe0000000000ULL & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__s_util_aclken_converter_wrapper_0__DOT__s_tpayload) 
           | (0x1ff00000000ULL | (QData)((IData)(finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_6_out_V_TDATA))));
    if (vlSelf->ap_rst_n) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__state 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__state_;
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__shift_en_o_) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__srlo 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__srlo_;
        }
    } else {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__state = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__srlo = 0U;
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__shift_en_o_ = 0U;
    if (__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][0U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[0U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][1U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[1U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][2U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[2U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][3U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[3U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][4U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[4U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][5U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[5U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][6U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[6U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][7U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[7U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][8U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[8U];
    }
    if (vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem[vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0] 
            = vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0;
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__srlo_ = 0U;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__state_ = 0U;
    if ((0U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__state))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__addr_ = 0U;
        if ((1U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__shift_en_o_ = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__srlo_ 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_data_out;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__state_ = 1U;
        } else {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__shift_en_o_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__srlo_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__state_ = 0U;
        }
    } else if ((1U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__state))) {
        if ((1U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                   & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__addr_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__shift_en_o_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__srlo_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__state_ = 2U;
        } else if (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                    & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__addr_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__shift_en_o_ = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__srlo_ 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_data_out;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__state_ = 1U;
        } else if ((1U & ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__addr_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__shift_en_o_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__srlo_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__state_ = 1U;
        } else if (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state)) 
                    & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__addr_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__shift_en_o_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__srlo_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__state_ = 0U;
        }
    } else if ((2U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__state))) {
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy) {
            if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__addr) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__addr_ 
                    = (1U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__addr) 
                             - (IData)(1U)));
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__state_ = 2U;
            } else {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__addr_ 
                    = (1U & 0U);
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__state_ = 1U;
            }
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__srlo_ 
                = ((0U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__addr))
                    ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__srl
                   [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__addr]
                    : 0U);
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__shift_en_o_ = 1U;
        } else {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__addr_ 
                = (1U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__addr));
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__srlo_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__state_ = 2U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__shift_en_o_ = 0U;
        }
    } else {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__addr_ = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__shift_en_o_ = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__srlo_ = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__state_ = 0U;
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i 
        = vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i;
    if (vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr[0U] 
            = vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v0;
    }
    if (vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v1) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr[0U] = 0U;
    }
    if (vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v2) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr[1U] 
            = vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v2;
    }
    if (vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v3) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr[1U] = 0U;
    }
    if (vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v4) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr[2U] 
            = vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v4;
    }
    if (vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v5) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr[2U] = 0U;
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i 
        = vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__addr_full_ 
        = ((2U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__state_)) 
           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__addr_)));
    if (vlSelf->ap_rst_n) {
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__en) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Wr1 = 0U;
            if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__config_ce) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[0U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[1U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[1U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[2U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[2U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[3U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[3U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[4U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[4U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[5U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[5U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[6U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[6U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[7U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[7U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[8U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[8U];
                if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__config_we) {
                    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Wr1 = 1U;
                }
            } else {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0U] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h9a2fc1c8_0[0U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[1U] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h9a2fc1c8_0[1U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[2U] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h9a2fc1c8_0[2U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[3U] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h9a2fc1c8_0[3U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[4U] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h9a2fc1c8_0[4U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[5U] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h9a2fc1c8_0[5U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[6U] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h9a2fc1c8_0[6U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[7U] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h9a2fc1c8_0[7U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[8U] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h9a2fc1c8_0[8U];
            }
        }
    } else {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[1U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[2U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[3U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[4U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[5U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[6U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[7U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[8U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Wr1 = 0U;
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__config_we = 0U;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[0U] = 0U;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rst_d1_inst__DOT__d_out_int 
        = (1U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc) 
                 >> 2U));
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3200_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_17s_17_4_1_U34__DOT__MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_42_reg_3570_pp0_iter2_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3209_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_17s_17_4_1_U35__DOT__MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_15_reg_3615_pp0_iter2_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3218_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_17s_17_4_1_U36__DOT__MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_24_reg_3660_pp0_iter2_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3227_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_17s_17_4_1_U37__DOT__MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_33_reg_3705_pp0_iter2_reg)));
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter3_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln272_reg_3532_pp0_iter3_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln272_reg_3532_pp0_iter2_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter4_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter3_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln290_reg_3720_pp0_iter3_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln290_reg_3720_pp0_iter2_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_2_reg_3474_pp0_iter3_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_2_reg_3474_pp0_iter2_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln249_reg_3479_pp0_iter3_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln249_reg_3479_pp0_iter2_reg;
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc 
        = vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i 
        = (IData)(((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_6__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ACnt) 
                     >> 4U) & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i))) 
                   & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc) 
                          >> 2U) | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rst_d1_inst__DOT__d_out_int)))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__config_ce = 0U;
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3132_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U26__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_38_reg_3550_pp0_iter1_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3141_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U27__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_43_reg_3575_pp0_iter1_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3149_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U28__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_11_reg_3595_pp0_iter1_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3158_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U29__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_16_reg_3620_pp0_iter1_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3166_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U30__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_20_reg_3640_pp0_iter1_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3175_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U31__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_25_reg_3665_pp0_iter1_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3183_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U32__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_29_reg_3685_pp0_iter1_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3192_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U33__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_34_reg_3710_pp0_iter1_reg)));
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter2_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_28_reg_3680_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_28_reg_3680_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_24_reg_3660_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_24_reg_3660_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_23_reg_3655_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_23_reg_3655_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_21_reg_3645_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_21_reg_3645_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_19_reg_3635_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_19_reg_3635_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_15_reg_3615_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_15_reg_3615_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_12_reg_3600_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_12_reg_3600_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_14_reg_3610_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_14_reg_3610_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_32_reg_3700_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_32_reg_3700_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_30_reg_3690_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_30_reg_3690_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_33_reg_3705_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_33_reg_3705_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_37_reg_3545_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_37_reg_3545_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_39_reg_3555_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_39_reg_3555_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_41_reg_3565_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_41_reg_3565_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_42_reg_3570_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_42_reg_3570_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_9_reg_3590_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_9_reg_3590_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln272_reg_3532_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln272_reg_3532_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter3_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter2_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln290_reg_3720_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln290_reg_3720_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_2_reg_3474_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_2_reg_3474_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln249_reg_3479_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln249_reg_3479_pp0_iter1_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3028_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U14__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_36_reg_3540)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3045_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U16__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_44_reg_3580)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3062_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U18__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_13_reg_3605)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3071_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U19__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_17_reg_3625)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3080_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U20__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_18_reg_3630)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3088_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U21__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_22_reg_3650)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3106_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U23__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_27_reg_3675)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3123_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U25__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_35_reg_3715)));
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter1_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_9_reg_3590_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_9_reg_3590;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_43_reg_3575_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_43_reg_3575;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_42_reg_3570_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_42_reg_3570;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_41_reg_3565_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_41_reg_3565;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_39_reg_3555_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_39_reg_3555;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_38_reg_3550_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_38_reg_3550;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_37_reg_3545_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_37_reg_3545;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_34_reg_3710_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_34_reg_3710;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_33_reg_3705_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_33_reg_3705;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_32_reg_3700_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_32_reg_3700;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_30_reg_3690_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_30_reg_3690;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_29_reg_3685_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_29_reg_3685;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_28_reg_3680_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_28_reg_3680;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_25_reg_3665_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_25_reg_3665;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_23_reg_3655_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_23_reg_3655;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_24_reg_3660_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_24_reg_3660;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_12_reg_3600_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_12_reg_3600;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_11_reg_3595_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_11_reg_3595;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_14_reg_3610_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_14_reg_3610;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_15_reg_3615_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_15_reg_3615;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_16_reg_3620_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_16_reg_3620;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_19_reg_3635_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_19_reg_3635;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_20_reg_3640_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_20_reg_3640;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_21_reg_3645_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_21_reg_3645;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln272_reg_3532_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln272_reg_3532;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln290_reg_3720_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln290_reg_3720;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_2_reg_3474_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_2_reg_3474;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln249_reg_3479_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln249_reg_3479;
    }
    if ((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                   & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
               | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                  & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
              | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                  >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                            | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
          & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
         & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_36_reg_3540 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_35_reg_3715 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[8U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_34_reg_3710 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[8U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_33_reg_3705 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[8U] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_32_reg_3700 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[8U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_31_reg_3695 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[7U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_29_reg_3685 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[7U] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_28_reg_3680 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[7U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_27_reg_3675 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[6U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_26_reg_3670 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[6U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_25_reg_3665 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[6U] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_24_reg_3660 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[6U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_23_reg_3655 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[5U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_22_reg_3650 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[5U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_21_reg_3645 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[5U] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_13_reg_3605 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[3U] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_18_reg_3630 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[4U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_30_reg_3690 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[7U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_11_reg_3595 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[2U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_15_reg_3615 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[3U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_12_reg_3600 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[3U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_14_reg_3610 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[3U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_16_reg_3620 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[4U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_17_reg_3625 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[4U] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_19_reg_3635 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[4U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_20_reg_3640 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[5U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_37_reg_3545 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0U] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_38_reg_3550 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_39_reg_3555 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_40_reg_3560 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[1U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_41_reg_3565 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[1U] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_42_reg_3570 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[1U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_43_reg_3575 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[1U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_44_reg_3580 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[2U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_9_reg_3590 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[2U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_reg_3585 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[2U] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln272_reg_3532 
            = (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln290_reg_3720 
            = (0x20U == ((IData)(1U) + vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1));
    }
    if (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                 | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                    & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                   & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
               | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                   >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                             | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
          & (0U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_879 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mux_325_27_1_1_U1__DOT__mux_5_0;
    } else if (((((((((((((((((((((((((((((((((((((~ 
                                                   ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                                                      | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                         & (0x49f00U 
                                                            != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                                                     | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                                                        & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                    | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                                        >> 1U) 
                                                       & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
                                                  & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
                                                 & (0U 
                                                    == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
                                                & (0x49f00U 
                                                   != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
                                               & (0x1eU 
                                                  == 
                                                  (0x1fU 
                                                   & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1))) 
                                              | (((((~ 
                                                     ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                           & (0x49f00U 
                                                              != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                                                       | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                                                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                      | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                                          >> 1U) 
                                                         & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                            | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
                                                    & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
                                                   & (0U 
                                                      == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
                                                  & (0x49f00U 
                                                     != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
                                                 & (0U 
                                                    == 
                                                    (0x1fU 
                                                     & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) 
                                             | (((((~ 
                                                    ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                                                       | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                          & (0x49f00U 
                                                             != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                     | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                                         >> 1U) 
                                                        & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                           | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
                                                   & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
                                                  & (0U 
                                                     == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
                                                 & (0x49f00U 
                                                    != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
                                                & (1U 
                                                   == 
                                                   (0x1fU 
                                                    & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) 
                                            | (((((~ 
                                                   ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                                                      | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                         & (0x49f00U 
                                                            != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                                                     | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                                                        & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                    | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                                        >> 1U) 
                                                       & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
                                                  & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
                                                 & (0U 
                                                    == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
                                                & (0x49f00U 
                                                   != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
                                               & (2U 
                                                  == 
                                                  (0x1fU 
                                                   & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) 
                                           | (((((~ 
                                                  ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                                                     | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                        & (0x49f00U 
                                                           != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                                                    | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                                                       & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                   | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                                       >> 1U) 
                                                      & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                         | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                            & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
                                                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
                                                & (0U 
                                                   == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
                                               & (0x49f00U 
                                                  != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
                                              & (3U 
                                                 == 
                                                 (0x1fU 
                                                  & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) 
                                          | (((((~ 
                                                 ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                                                    | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                       & (0x49f00U 
                                                          != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                  | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                                      >> 1U) 
                                                     & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                        | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
                                               & (0U 
                                                  == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
                                              & (0x49f00U 
                                                 != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
                                             & (4U 
                                                == 
                                                (0x1fU 
                                                 & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) 
                                         | (((((~ (
                                                   (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                                                     | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                        & (0x49f00U 
                                                           != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                                                    | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                                                       & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                   | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                                       >> 1U) 
                                                      & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                         | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                            & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
                                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
                                              & (0U 
                                                 == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
                                             & (0x49f00U 
                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
                                            & (5U == 
                                               (0x1fU 
                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) 
                                        | (((((~ ((
                                                   ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                                                    | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                       & (0x49f00U 
                                                          != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                  | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                                      >> 1U) 
                                                     & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                        | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
                                              & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
                                             & (0U 
                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
                                            & (0x49f00U 
                                               != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
                                           & (6U == 
                                              (0x1fU 
                                               & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) 
                                       | (((((~ (((
                                                   (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                                                   | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                      & (0x49f00U 
                                                         != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                 | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                                     >> 1U) 
                                                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                       | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
                                             & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
                                            & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
                                           & (0x49f00U 
                                              != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
                                          & (7U == 
                                             (0x1fU 
                                              & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) 
                                      | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                                                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                     & (0x49f00U 
                                                        != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
                                            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
                                           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
                                          & (0x49f00U 
                                             != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
                                         & (8U == (0x1fU 
                                                   & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) 
                                     | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                                                 | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                    & (0x49f00U 
                                                       != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                                                   & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                               | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                                   >> 1U) 
                                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                     | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                        & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
                                           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
                                          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
                                         & (0x49f00U 
                                            != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
                                        & (9U == (0x1fU 
                                                  & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) 
                                    | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                   & (0x49f00U 
                                                      != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                                               | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                                                  & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                              | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                                  >> 1U) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                    | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                       & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
                                          & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
                                         & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
                                        & (0x49f00U 
                                           != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
                                       & (0xaU == (0x1fU 
                                                   & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) 
                                   | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                                               | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                  & (0x49f00U 
                                                     != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                             | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                                 >> 1U) 
                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
                                         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
                                        & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
                                       & (0x49f00U 
                                          != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
                                      & (0xbU == (0x1fU 
                                                  & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) 
                                  | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                                              | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                 & (0x49f00U 
                                                    != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                                             | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                            | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                                >> 1U) 
                                               & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
                                        & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
                                       & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
                                      & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
                                     & (0xcU == (0x1fU 
                                                 & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) 
                                 | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                                             | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                & (0x49f00U 
                                                   != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                                            | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                           | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                               >> 1U) 
                                              & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
                                       & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
                                      & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
                                     & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
                                    & (0xdU == (0x1fU 
                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) 
                                | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                                            | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                               & (0x49f00U 
                                                  != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                                           | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                              >> 1U) 
                                             & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                   & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
                                      & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
                                     & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
                                    & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
                                   & (0xeU == (0x1fU 
                                               & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) 
                               | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                                           | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                              & (0x49f00U 
                                                 != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                         | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                             >> 1U) 
                                            & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                               | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                  & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
                                    & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
                                   & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
                                  & (0xfU == (0x1fU 
                                              & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) 
                              | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                                          | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                             & (0x49f00U 
                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                                         | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                                            & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                        | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                            >> 1U) 
                                           & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
                                    & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
                                   & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
                                  & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
                                 & (0x10U == (0x1fU 
                                              & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) 
                             | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                                         | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                            & (0x49f00U 
                                               != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                                        | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                       | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                           >> 1U) & 
                                          ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                           | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
                                   & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
                                  & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
                                 & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
                                & (0x11U == (0x1fU 
                                             & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) 
                            | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                           & (0x49f00U 
                                              != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                                       | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                      | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                          >> 1U) & 
                                         ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
                                  & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
                                 & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
                                & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
                               & (0x12U == (0x1fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) 
                           | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                                       | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                          & (0x49f00U 
                                             != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                     | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
                                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
                                & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
                               & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
                              & (0x13U == (0x1fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) 
                          | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                                      | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                         & (0x49f00U 
                                            != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                                     | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                                        & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                    | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                        >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
                               & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
                              & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
                             & (0x14U == (0x1fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) 
                         | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                                     | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                        & (0x49f00U 
                                           != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                                    | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                                       & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                   | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
                              & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
                             & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
                            & (0x15U == (0x1fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) 
                        | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                                    | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                       & (0x49f00U 
                                          != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                  | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                      >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                   & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
                              & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
                             & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
                            & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
                           & (0x16U == (0x1fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) 
                       | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                                   | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                      & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                 | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                     >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                               | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                  & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
                             & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
                            & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
                           & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
                          & (0x17U == (0x1fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) 
                      | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                     & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
                            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
                           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
                          & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
                         & (0x18U == (0x1fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) 
                     | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                                 | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                    & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                                   & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                               | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                   >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                             | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
                           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
                          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
                         & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
                        & (0x19U == (0x1fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) 
                    | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                   & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                               | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                                  & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                              | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                  >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                            | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
                          & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
                         & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
                        & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
                       & (0x1aU == (0x1fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) 
                   | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                               | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                  & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                             | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                 >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                           | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
                         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
                        & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
                       & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
                      & (0x1bU == (0x1fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) 
                  | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                              | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                 & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                             | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                            | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
                        & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
                       & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
                      & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
                     & (0x1cU == (0x1fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) 
                 | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                             | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                            | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                           | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                               >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                         | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                            & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
                       & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
                      & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
                     & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
                    & (0x1dU == (0x1fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) 
                | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                            | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                               & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                           | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                        | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
                      & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
                     & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
                    & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
                   & (0x1fU == (0x1fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_879 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    } else if (((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                      | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                         & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                     | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                        & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                    | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                        >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_879 = 0U;
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out 
        = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_rd)
            ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_payload_B
            : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_payload_A);
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_rd) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[0U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[1U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[1U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[2U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[2U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[3U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[3U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[4U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[4U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[5U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[5U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[6U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[6U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[7U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[7U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[8U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[8U];
    } else {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[0U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[1U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[1U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[2U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[2U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[3U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[3U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[4U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[4U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[5U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[5U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[6U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[6U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[7U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[7U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[8U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[8U];
    }
    if (((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
               | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                  & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
             | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                 >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                           | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_condition_exit_pp0_iter0_stage0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_2_reg_3474 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln249_reg_3479 
            = (0x49f00U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1);
    }
    if (vlSelf->ap_rst_n) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter6_fsm 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_NS_iter6_fsm;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter5_fsm 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_NS_iter5_fsm;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter4_fsm 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_NS_iter4_fsm;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter3_fsm 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_NS_iter3_fsm;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter2_fsm 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_NS_iter2_fsm;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter1_fsm 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_NS_iter1_fsm;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_NS_iter7_fsm;
        if ((2U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__ap_CS_fsm))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg = 1U;
        } else if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_condition_exit_pp0_iter0_stage0) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg = 0U;
        }
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__ap_CS_fsm 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__ap_NS_fsm;
    } else {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter6_fsm = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter5_fsm = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter4_fsm = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter3_fsm = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter2_fsm = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter1_fsm = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__ap_CS_fsm = 1U;
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state 
        = vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state 
        = vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8 
        = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln290_reg_3720_pp0_iter6_reg) 
           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln249_reg_3479_pp0_iter6_reg)));
    finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__backpressure 
        = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs2) 
           & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state) 
                 >> 1U)));
    finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT____Vcellinp__xpm_fifo_base_inst__rd_en 
        = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__data_valid_fwft) 
           & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
              >> 1U));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm 
        = (1U & ((~ (IData)(vlSelf->ap_rst_n)) | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_NS_iter0_fsm)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_fwft__DOT__ram_regout_en 
        = ((0U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state)) 
           & ((2U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state)) 
              | ((1U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state)) 
                 & ((3U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state)) 
                    & (IData)(finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT____Vcellinp__xpm_fifo_base_inst__rd_en)))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_fwft__DOT__going_empty_fwft 
        = ((1U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state)) 
           & (IData)(finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT____Vcellinp__xpm_fifo_base_inst__rd_en));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__en 
        = (1U & (((~ (IData)(finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__backpressure)) 
                  | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rb1)) 
                 | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__config_ce)));
    __Vtableidx113 = (((IData)(finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT____Vcellinp__xpm_fifo_base_inst__rd_en) 
                       << 3U) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_empty_i) 
                                  << 2U) | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__next_fwft_state 
        = Vfinn_design_wrapper__ConstPool__TABLE_hd1217f40_0
        [__Vtableidx113];
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i 
        = (1U & (((0U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state))
                   ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_empty_i))
                   : ((2U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state))
                       ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_empty_i))
                       : ((1U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state))
                           ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_empty_i))
                           : ((3U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state)) 
                              & ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_empty_i)) 
                                 & (IData)(finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT____Vcellinp__xpm_fifo_base_inst__rd_en)))))) 
                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_empty_i))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__rollback 
        = ((IData)(finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__backpressure) 
           & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rb1) 
              | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__config_ce)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_NS_iter0_fsm 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__leaving_full 
        = (((0x3ffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i)) 
            == (0x3ffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__going_full 
        = ((((0x3ffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i)) 
             == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i)) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i)) 
           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage1__DOT__ptr_eff 
        = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__rollback)
            ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
           [2U] : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
           [0U]);
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_init 
        = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage1__DOT__ptr_nxt 
        = ((0x3feU & ((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage1__DOT__ptr_eff) 
                        >> 1U) + ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__config_ce)
                                   ? 0U : ((1U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage1__DOT__ptr_eff))
                                            ? 0x41U
                                            : 1U))) 
                      << 1U)) | (1U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__config_ce)
                                        ? (1U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage1__DOT__ptr_eff))
                                        : ((1U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage1__DOT__ptr_eff))
                                            ? 0U : 
                                           (0x1beU 
                                            == (0x1ffU 
                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage1__DOT__ptr_eff) 
                                                   >> 1U)))))));
    if (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm) 
         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_init))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1 = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2 = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1 = 0U;
    } else {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__sf_fu_340;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_1_fu_492;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__i_fu_344;
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mux_325_27_1_1_U1__DOT__mux_5_0 
        = ((0x10U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)
            ? ((8U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)
                ? ((4U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)
                    ? ((2U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)
                        ? ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)
                            ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_31_fu_488
                            : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_30_fu_484)
                        : ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)
                            ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_29_fu_480
                            : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_28_fu_476))
                    : ((2U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)
                        ? ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)
                            ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_27_fu_472
                            : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_26_fu_468)
                        : ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)
                            ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_25_fu_464
                            : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_24_fu_460)))
                : ((4U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)
                    ? ((2U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)
                        ? ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)
                            ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_23_fu_456
                            : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_22_fu_452)
                        : ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)
                            ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_21_fu_448
                            : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_20_fu_444))
                    : ((2U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)
                        ? ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)
                            ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_19_fu_440
                            : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_18_fu_436)
                        : ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)
                            ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_17_fu_432
                            : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_16_fu_428))))
            : ((8U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)
                ? ((4U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)
                    ? ((2U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)
                        ? ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)
                            ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_15_fu_424
                            : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_14_fu_420)
                        : ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)
                            ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_13_fu_416
                            : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_12_fu_412))
                    : ((2U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)
                        ? ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)
                            ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_11_fu_408
                            : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_10_fu_404)
                        : ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)
                            ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_9_fu_400
                            : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_8_fu_396)))
                : ((4U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)
                    ? ((2U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)
                        ? ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)
                            ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_7_fu_392
                            : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_6_fu_388)
                        : ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)
                            ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_5_fu_384
                            : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_4_fu_380))
                    : ((2U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)
                        ? ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)
                            ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_3_fu_376
                            : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_2_fu_372)
                        : ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)
                            ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_1_fu_368
                            : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_fu_364)))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1 
        = ((0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2) 
           & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY 
        = (IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__ap_CS_fsm) 
                              >> 2U)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io 
        = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID 
        = (((~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                   & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))) 
            & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
               >> 1U)) & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3028_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter1_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3036_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter1_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3045_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter1_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3054_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter1_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3062_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter1_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3071_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter1_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3080_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter1_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3088_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter1_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3097_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter1_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3106_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter1_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3114_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter1_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3123_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter1_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3132_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter5_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3141_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter5_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3149_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter5_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3158_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter5_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3166_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter5_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3175_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter5_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3183_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter5_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3192_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter5_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3200_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter3_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter4_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter5_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter6_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3209_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter3_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter4_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter5_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter6_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3218_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter3_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter4_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter5_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter6_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3227_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter3_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter4_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter5_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter6_fsm) 
                       >> 1U))));
    __Vtableidx45 = ((0x40U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                               << 5U)) | ((0x20U & 
                                           ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter6_fsm) 
                                            << 4U)) 
                                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY) 
                                              << 4U) 
                                             | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                 << 3U) 
                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                    << 2U) 
                                                   | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm))))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_NS_iter7_fsm 
        = Vfinn_design_wrapper__ConstPool__TABLE_h760de937_0
        [__Vtableidx45];
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_condition_exit_pp0_iter0_stage0 
        = (((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
           & (0x49f00U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1));
    __Vtableidx40 = ((0x40U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter1_fsm) 
                               << 5U)) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY) 
                                           << 5U) | 
                                          (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                            << 4U) 
                                           | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                               << 3U) 
                                              | ((4U 
                                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                                     << 1U)) 
                                                 | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter2_fsm))))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_NS_iter2_fsm 
        = Vfinn_design_wrapper__ConstPool__TABLE_h7621a6e4_0
        [__Vtableidx40];
    __Vtableidx41 = ((0x40U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter2_fsm) 
                               << 5U)) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY) 
                                           << 5U) | 
                                          (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                            << 4U) 
                                           | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                               << 3U) 
                                              | ((4U 
                                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                                     << 1U)) 
                                                 | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter3_fsm))))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_NS_iter3_fsm 
        = Vfinn_design_wrapper__ConstPool__TABLE_h7621a6e4_0
        [__Vtableidx41];
    __Vtableidx42 = ((0x40U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter3_fsm) 
                               << 5U)) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY) 
                                           << 5U) | 
                                          (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                            << 4U) 
                                           | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                               << 3U) 
                                              | ((4U 
                                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                                     << 1U)) 
                                                 | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter4_fsm))))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_NS_iter4_fsm 
        = Vfinn_design_wrapper__ConstPool__TABLE_h7621a6e4_0
        [__Vtableidx42];
    __Vtableidx43 = ((0x40U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter4_fsm) 
                               << 5U)) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY) 
                                           << 5U) | 
                                          (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                            << 4U) 
                                           | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                               << 3U) 
                                              | ((4U 
                                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                                     << 1U)) 
                                                 | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter5_fsm))))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_NS_iter5_fsm 
        = Vfinn_design_wrapper__ConstPool__TABLE_h7621a6e4_0
        [__Vtableidx43];
    __Vtableidx44 = ((0x40U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter5_fsm) 
                               << 5U)) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY) 
                                           << 5U) | 
                                          (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                            << 4U) 
                                           | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                               << 3U) 
                                              | ((4U 
                                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                                     << 1U)) 
                                                 | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter6_fsm))))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_NS_iter6_fsm 
        = Vfinn_design_wrapper__ConstPool__TABLE_h7621a6e4_0
        [__Vtableidx44];
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_condition_2825 
        = ((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                 | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                    & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                   & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
               | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                   >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                             | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__in0_V_TREADY_int_regslice 
        = (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__ap_CS_fsm) 
            >> 2U) & (((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                             | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                            | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                           | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                               >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                         | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                            & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
                       & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1)) 
                      & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__weights_V_TREADY_int_regslice 
        = (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__ap_CS_fsm) 
            >> 2U) & (((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                             | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                            | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                           | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                               >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                         | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                            & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
                       & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
                      & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_NS_iter1_fsm 
        = ((2U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter1_fsm))
            ? ((((~ (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                      | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                         & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                     | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                        & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                 & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                        >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm))
                ? 2U : ((1U & ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
                               & ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm) 
                                     & (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                                         | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                            & (0x49f00U 
                                               != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                                        | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))))))
                         ? 1U : 2U)) : ((1U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter1_fsm))
                                         ? (((~ (((
                                                   (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                                                   | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                      & (0x49f00U 
                                                         != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                 | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                                     >> 1U) 
                                                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                       | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
                                             & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm))
                                             ? 2U : 1U)
                                         : 0U));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_done_int 
        = ((((~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))) 
             & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                >> 1U)) & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter7_reg)) 
           | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_done_reg));
    __Vtableidx39 = ((0x80U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__ap_CS_fsm) 
                               << 5U)) | ((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_done_int) 
                                            | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache) 
                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)))) 
                                           << 6U) | 
                                          ((0x20U & 
                                            ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__ap_CS_fsm) 
                                             << 2U)) 
                                           | (((((3U 
                                                  == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state)) 
                                                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__i_b_reg)) 
                                                | (1U 
                                                   == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state))) 
                                               << 4U) 
                                              | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__ap_CS_fsm)))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__ap_NS_fsm 
        = Vfinn_design_wrapper__ConstPool__TABLE_h4379c313_0
        [__Vtableidx39];
}
