Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Jul 30 16:04:48 2024
| Host         : aoi running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_utilization -file util.8.txt -hierarchical
| Design       : blackparrot_bd_1_wrapper
| Device       : xc7z045ffg900-2
| Speed File   : -2
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
|                                                  Instance                                                 |                                   Module                                  | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP Blocks |
+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
| blackparrot_bd_1_wrapper                                                                                  |                                                                     (top) |      53630 |      48680 |    4181 |  769 | 32825 |     52 |      4 |         11 |
|   blackparrot_bd_1_i                                                                                      |                                                          blackparrot_bd_1 |      53630 |      48680 |    4181 |  769 | 32825 |     52 |      4 |         11 |
|     bram_0                                                                                                |                                                 blackparrot_bd_1_bram_0_0 |         28 |         27 |       0 |    1 |    17 |      1 |      0 |          0 |
|       inst                                                                                                |                                                                 bram_bd_1 |         28 |         27 |       0 |    1 |    17 |      1 |      0 |          0 |
|         axi_bram_ctrl_0                                                                                   |                                               bram_bd_1_axi_bram_ctrl_0_0 |         25 |         25 |       0 |    0 |    12 |      0 |      0 |          0 |
|           U0                                                                                              |                                                             axi_bram_ctrl |         25 |         25 |       0 |    0 |    12 |      0 |      0 |          0 |
|             gext_inst.abcv4_0_ext_inst                                                                    |                                                         axi_bram_ctrl_top |         25 |         25 |       0 |    0 |    12 |      0 |      0 |          0 |
|               GEN_AXI4LITE.I_AXI_LITE                                                                     |                                                                  axi_lite |         25 |         25 |       0 |    0 |    12 |      0 |      0 |          0 |
|         axi_bram_ctrl_0_bram                                                                              |                                          bram_bd_1_axi_bram_ctrl_0_bram_0 |          4 |          3 |       0 |    1 |     5 |      1 |      0 |          0 |
|           U0                                                                                              |                                                        blk_mem_gen_v8_4_5 |          4 |          3 |       0 |    1 |     5 |      1 |      0 |          0 |
|             inst_blk_mem_gen                                                                              |                                                  blk_mem_gen_v8_4_5_synth |          4 |          3 |       0 |    1 |     5 |      1 |      0 |          0 |
|               gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                       |                                                           blk_mem_gen_top |          4 |          3 |       0 |    1 |     5 |      1 |      0 |          0 |
|                 valid.cstr                                                                                |                                                  blk_mem_gen_generic_cstr |          4 |          3 |       0 |    1 |     5 |      1 |      0 |          0 |
|                   ramloop[0].ram.r                                                                        |                                                    blk_mem_gen_prim_width |          4 |          3 |       0 |    1 |     5 |      1 |      0 |          0 |
|                     (ramloop[0].ram.r)                                                                    |                                                    blk_mem_gen_prim_width |          2 |          1 |       0 |    1 |     5 |      0 |      0 |          0 |
|                     prim_noinit.ram                                                                       |                                                  blk_mem_gen_prim_wrapper |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|     top_0                                                                                                 |                                                  blackparrot_bd_1_top_0_0 |      43682 |      40445 |    3171 |   66 | 21302 |     47 |      3 |         11 |
|       (top_0)                                                                                             |                                                  blackparrot_bd_1_top_0_0 |          7 |          7 |       0 |    0 |     0 |      0 |      0 |          0 |
|       inst                                                                                                |                                                                  top_bd_1 |      43675 |      40438 |    3171 |   66 | 21302 |     47 |      3 |         11 |
|         top                                                                                               |                                                            top_bd_1_top_0 |      43675 |      40438 |    3171 |   66 | 21302 |     47 |      3 |         11 |
|           inst                                                                                            |                                                                       top |      43675 |      40438 |    3171 |   66 | 21302 |     47 |      3 |         11 |
|             top_fpga_inst                                                                                 |                                                                  top_zynq |      43675 |      40438 |    3171 |   66 | 21302 |     47 |      3 |         11 |
|               (top_fpga_inst)                                                                             |                                                                  top_zynq |        315 |        315 |       0 |    0 |     0 |      0 |      0 |          0 |
|               axil_demux                                                                                  |                                                            bsg_axil_demux |        106 |         30 |      76 |    0 |    22 |      0 |      0 |          0 |
|                 input_araddr_fifo                                                                         |                                  bsg_fifo_1r1w_small__parameterized0_1658 |         31 |          7 |      24 |    0 |     4 |      0 |      0 |          0 |
|                   unhardened.tf.twof                                                                      |                                                         bsg_two_fifo_1676 |         31 |          7 |      24 |    0 |     4 |      0 |      0 |          0 |
|                     (unhardened.tf.twof)                                                                  |                                                         bsg_two_fifo_1676 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|                     mem_1r1w                                                                              |                                         bsg_mem_1r1w__parameterized0_1677 |         31 |          7 |      24 |    0 |     0 |      0 |      0 |          0 |
|                       synth                                                                               |                                   bsg_mem_1r1w_synth__parameterized0_1678 |         31 |          7 |      24 |    0 |     0 |      0 |      0 |          0 |
|                 input_awaddr_fifo                                                                         |                                  bsg_fifo_1r1w_small__parameterized0_1659 |         35 |         11 |      24 |    0 |     4 |      0 |      0 |          0 |
|                   unhardened.tf.twof                                                                      |                                                         bsg_two_fifo_1673 |         35 |         11 |      24 |    0 |     4 |      0 |      0 |          0 |
|                     (unhardened.tf.twof)                                                                  |                                                         bsg_two_fifo_1673 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|                     mem_1r1w                                                                              |                                         bsg_mem_1r1w__parameterized0_1674 |         35 |         11 |      24 |    0 |     0 |      0 |      0 |          0 |
|                       synth                                                                               |                                   bsg_mem_1r1w_synth__parameterized0_1675 |         35 |         11 |      24 |    0 |     0 |      0 |      0 |          0 |
|                 input_wdata_fifo                                                                          |                                  bsg_fifo_1r1w_small__parameterized1_1660 |         27 |          3 |      24 |    0 |     4 |      0 |      0 |          0 |
|                   unhardened.tf.twof                                                                      |                                         bsg_two_fifo__parameterized0_1670 |         27 |          3 |      24 |    0 |     4 |      0 |      0 |          0 |
|                     (unhardened.tf.twof)                                                                  |                                         bsg_two_fifo__parameterized0_1670 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                     mem_1r1w                                                                              |                                         bsg_mem_1r1w__parameterized1_1671 |         24 |          0 |      24 |    0 |     0 |      0 |      0 |          0 |
|                       synth                                                                               |                                   bsg_mem_1r1w_synth__parameterized1_1672 |         24 |          0 |      24 |    0 |     0 |      0 |      0 |          0 |
|                 read_resp_fifo                                                                            |                                  bsg_fifo_1r1w_small__parameterized2_1661 |          6 |          4 |       2 |    0 |     4 |      0 |      0 |          0 |
|                   unhardened.tf.twof                                                                      |                                         bsg_two_fifo__parameterized1_1667 |          6 |          4 |       2 |    0 |     4 |      0 |      0 |          0 |
|                     (unhardened.tf.twof)                                                                  |                                         bsg_two_fifo__parameterized1_1667 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|                     mem_1r1w                                                                              |                                         bsg_mem_1r1w__parameterized2_1668 |          6 |          4 |       2 |    0 |     0 |      0 |      0 |          0 |
|                       synth                                                                               |                                   bsg_mem_1r1w_synth__parameterized2_1669 |          6 |          4 |       2 |    0 |     0 |      0 |      0 |          0 |
|                 write_resp_fifo                                                                           |                                  bsg_fifo_1r1w_small__parameterized2_1662 |          6 |          4 |       2 |    0 |     4 |      0 |      0 |          0 |
|                   unhardened.tf.twof                                                                      |                                         bsg_two_fifo__parameterized1_1664 |          6 |          4 |       2 |    0 |     4 |      0 |      0 |          0 |
|                     (unhardened.tf.twof)                                                                  |                                         bsg_two_fifo__parameterized1_1664 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                     mem_1r1w                                                                              |                                         bsg_mem_1r1w__parameterized2_1665 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |          0 |
|                       synth                                                                               |                                   bsg_mem_1r1w_synth__parameterized2_1666 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |          0 |
|                 write_valid_completed_regs                                                                |                                        bsg_dff_reset__parameterized0_1663 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|               axil_mux                                                                                    |                                                              bsg_axil_mux |        171 |         83 |      88 |    0 |    31 |      0 |      0 |          0 |
|                 input_araddr_fifo_0                                                                       |                                       bsg_fifo_1r1w_small__parameterized0 |         31 |          7 |      24 |    0 |     4 |      0 |      0 |          0 |
|                   unhardened.tf.twof                                                                      |                                                         bsg_two_fifo_1655 |         31 |          7 |      24 |    0 |     4 |      0 |      0 |          0 |
|                     (unhardened.tf.twof)                                                                  |                                                         bsg_two_fifo_1655 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|                     mem_1r1w                                                                              |                                         bsg_mem_1r1w__parameterized0_1656 |         27 |          3 |      24 |    0 |     0 |      0 |      0 |          0 |
|                       synth                                                                               |                                   bsg_mem_1r1w_synth__parameterized0_1657 |         27 |          3 |      24 |    0 |     0 |      0 |      0 |          0 |
|                 input_awaddr_fifo_0                                                                       |                                  bsg_fifo_1r1w_small__parameterized0_1641 |         31 |          7 |      24 |    0 |     4 |      0 |      0 |          0 |
|                   unhardened.tf.twof                                                                      |                                                         bsg_two_fifo_1652 |         31 |          7 |      24 |    0 |     4 |      0 |      0 |          0 |
|                     (unhardened.tf.twof)                                                                  |                                                         bsg_two_fifo_1652 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|                     mem_1r1w                                                                              |                                         bsg_mem_1r1w__parameterized0_1653 |         27 |          3 |      24 |    0 |     0 |      0 |      0 |          0 |
|                       synth                                                                               |                                   bsg_mem_1r1w_synth__parameterized0_1654 |         27 |          3 |      24 |    0 |     0 |      0 |      0 |          0 |
|                 input_awaddr_fifo_1                                                                       |                                  bsg_fifo_1r1w_small__parameterized0_1642 |         18 |         10 |       8 |    0 |     4 |      0 |      0 |          0 |
|                   unhardened.tf.twof                                                                      |                                                              bsg_two_fifo |         18 |         10 |       8 |    0 |     4 |      0 |      0 |          0 |
|                     (unhardened.tf.twof)                                                                  |                                                              bsg_two_fifo |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                     mem_1r1w                                                                              |                                              bsg_mem_1r1w__parameterized0 |         13 |          5 |       8 |    0 |     0 |      0 |      0 |          0 |
|                       synth                                                                               |                                        bsg_mem_1r1w_synth__parameterized0 |         13 |          5 |       8 |    0 |     0 |      0 |      0 |          0 |
|                 input_wdata_fifo_0                                                                        |                                       bsg_fifo_1r1w_small__parameterized1 |         29 |          5 |      24 |    0 |     4 |      0 |      0 |          0 |
|                   unhardened.tf.twof                                                                      |                                         bsg_two_fifo__parameterized0_1649 |         29 |          5 |      24 |    0 |     4 |      0 |      0 |          0 |
|                     (unhardened.tf.twof)                                                                  |                                         bsg_two_fifo__parameterized0_1649 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|                     mem_1r1w                                                                              |                                         bsg_mem_1r1w__parameterized1_1650 |         25 |          1 |      24 |    0 |     0 |      0 |      0 |          0 |
|                       synth                                                                               |                                   bsg_mem_1r1w_synth__parameterized1_1651 |         25 |          1 |      24 |    0 |     0 |      0 |      0 |          0 |
|                 input_wdata_fifo_1                                                                        |                                  bsg_fifo_1r1w_small__parameterized1_1643 |          9 |          5 |       4 |    0 |     4 |      0 |      0 |          0 |
|                   unhardened.tf.twof                                                                      |                                              bsg_two_fifo__parameterized0 |          9 |          5 |       4 |    0 |     4 |      0 |      0 |          0 |
|                     (unhardened.tf.twof)                                                                  |                                              bsg_two_fifo__parameterized0 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                     mem_1r1w                                                                              |                                              bsg_mem_1r1w__parameterized1 |          6 |          2 |       4 |    0 |     0 |      0 |      0 |          0 |
|                       synth                                                                               |                                        bsg_mem_1r1w_synth__parameterized1 |          6 |          2 |       4 |    0 |     0 |      0 |      0 |          0 |
|                 read_resp_fifo                                                                            |                                       bsg_fifo_1r1w_small__parameterized2 |          7 |          5 |       2 |    0 |     4 |      0 |      0 |          0 |
|                   unhardened.tf.twof                                                                      |                                         bsg_two_fifo__parameterized1_1646 |          7 |          5 |       2 |    0 |     4 |      0 |      0 |          0 |
|                     (unhardened.tf.twof)                                                                  |                                         bsg_two_fifo__parameterized1_1646 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                     mem_1r1w                                                                              |                                         bsg_mem_1r1w__parameterized2_1647 |          4 |          2 |       2 |    0 |     0 |      0 |      0 |          0 |
|                       synth                                                                               |                                   bsg_mem_1r1w_synth__parameterized2_1648 |          4 |          2 |       2 |    0 |     0 |      0 |      0 |          0 |
|                 write_resp_fifo                                                                           |                                  bsg_fifo_1r1w_small__parameterized2_1644 |          7 |          5 |       2 |    0 |     4 |      0 |      0 |          0 |
|                   unhardened.tf.twof                                                                      |                                              bsg_two_fifo__parameterized1 |          7 |          5 |       2 |    0 |     4 |      0 |      0 |          0 |
|                     (unhardened.tf.twof)                                                                  |                                              bsg_two_fifo__parameterized1 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|                     mem_1r1w                                                                              |                                              bsg_mem_1r1w__parameterized2 |          6 |          4 |       2 |    0 |     0 |      0 |      0 |          0 |
|                       synth                                                                               |                                        bsg_mem_1r1w_synth__parameterized2 |          6 |          4 |       2 |    0 |     0 |      0 |      0 |          0 |
|                 write_rr                                                                                  |                                                       bsg_round_robin_arb |         39 |         39 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 write_valid_completed_regs                                                                |                                        bsg_dff_reset__parameterized0_1645 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|               axis_packer                                                                                 |                                                     bsg_axi_stream_packer |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 safe_last_reg                                                                             |                              bsg_dff_reset_set_clear__parameterized0_1640 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|               bb                                                                                          |                                                           bsg_tag_bitbang |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 tag_clk_reg                                                                               |                                                             bsg_dff_reset |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 tag_data_reg                                                                              |                                                           bsg_dff_en_1639 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               blackparrot                                                                                 |                                                                bp_axi_top |      37789 |      35280 |    2491 |   18 | 14546 |     47 |      3 |         11 |
|                 async.dma_in_data_af                                                                      |                                            bsg_async_fifo__parameterized1 |         60 |         16 |      44 |    0 |    38 |      0 |      0 |          0 |
|                   MSYNC_1r1w                                                                              |                                         bsg_mem_1r1w__parameterized5_1633 |         44 |          0 |      44 |    0 |     0 |      0 |      0 |          0 |
|                     synth                                                                                 |                                   bsg_mem_1r1w_synth__parameterized5_1638 |         44 |          0 |      44 |    0 |     0 |      0 |      0 |          0 |
|                   bapg_rd                                                                                 |                                                   bsg_async_ptr_gray_1634 |         11 |         11 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (bapg_rd)                                                                             |                                                   bsg_async_ptr_gray_1634 |         11 |         11 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     ptr_sync                                                                              |                                   bsg_launch_sync_sync__parameterized0__2 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                       sync.p.z.blss                                                                       |                                  bsg_launch_sync_sync_posedge_4_unit_1637 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   bapg_wr                                                                                 |                                                   bsg_async_ptr_gray_1635 |          5 |          5 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (bapg_wr)                                                                             |                                                   bsg_async_ptr_gray_1635 |          5 |          5 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     ptr_sync                                                                              |                                   bsg_launch_sync_sync__parameterized0__1 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                       sync.p.z.blss                                                                       |                                  bsg_launch_sync_sync_posedge_4_unit_1636 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 async.dma_out_data_af                                                                     |                                       bsg_async_fifo__parameterized1_1143 |         60 |         16 |      44 |    0 |    38 |      0 |      0 |          0 |
|                   MSYNC_1r1w                                                                              |                                              bsg_mem_1r1w__parameterized5 |         44 |          0 |      44 |    0 |     0 |      0 |      0 |          0 |
|                     synth                                                                                 |                                        bsg_mem_1r1w_synth__parameterized5 |         44 |          0 |      44 |    0 |     0 |      0 |      0 |          0 |
|                   bapg_rd                                                                                 |                                                   bsg_async_ptr_gray_1629 |          5 |          5 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (bapg_rd)                                                                             |                                                   bsg_async_ptr_gray_1629 |          5 |          5 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     ptr_sync                                                                              |                                   bsg_launch_sync_sync__parameterized0__6 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                       sync.p.z.blss                                                                       |                                  bsg_launch_sync_sync_posedge_4_unit_1632 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   bapg_wr                                                                                 |                                                   bsg_async_ptr_gray_1630 |         11 |         11 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (bapg_wr)                                                                             |                                                   bsg_async_ptr_gray_1630 |         11 |         11 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     ptr_sync                                                                              |                                   bsg_launch_sync_sync__parameterized0__7 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                       sync.p.z.blss                                                                       |                                  bsg_launch_sync_sync_posedge_4_unit_1631 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 async.dma_pkt_af                                                                          |                                            bsg_async_fifo__parameterized0 |        234 |        208 |      26 |    0 |    38 |      0 |      0 |          0 |
|                   MSYNC_1r1w                                                                              |                                              bsg_mem_1r1w__parameterized4 |        217 |        191 |      26 |    0 |     0 |      0 |      0 |          0 |
|                     synth                                                                                 |                                        bsg_mem_1r1w_synth__parameterized4 |        217 |        191 |      26 |    0 |     0 |      0 |      0 |          0 |
|                   bapg_rd                                                                                 |                                                   bsg_async_ptr_gray_1625 |          6 |          6 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (bapg_rd)                                                                             |                                                   bsg_async_ptr_gray_1625 |          6 |          6 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     ptr_sync                                                                              |                                   bsg_launch_sync_sync__parameterized0__4 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                       sync.p.z.blss                                                                       |                                  bsg_launch_sync_sync_posedge_4_unit_1628 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   bapg_wr                                                                                 |                                                   bsg_async_ptr_gray_1626 |         11 |         11 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (bapg_wr)                                                                             |                                                   bsg_async_ptr_gray_1626 |         11 |         11 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     ptr_sync                                                                              |                                   bsg_launch_sync_sync__parameterized0__3 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                       sync.p.z.blss                                                                       |                                  bsg_launch_sync_sync_posedge_4_unit_1627 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 async.mem_fwd_iaf                                                                         |                                                            bsg_async_fifo |         77 |         21 |      56 |    0 |    38 |      0 |      0 |          0 |
|                   MSYNC_1r1w                                                                              |                                         bsg_mem_1r1w__parameterized3_1619 |         61 |          5 |      56 |    0 |     0 |      0 |      0 |          0 |
|                     synth                                                                                 |                                   bsg_mem_1r1w_synth__parameterized3_1624 |         61 |          5 |      56 |    0 |     0 |      0 |      0 |          0 |
|                   bapg_rd                                                                                 |                                                   bsg_async_ptr_gray_1620 |         11 |         11 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (bapg_rd)                                                                             |                                                   bsg_async_ptr_gray_1620 |         11 |         11 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     ptr_sync                                                                              |                                   bsg_launch_sync_sync__parameterized0__8 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                       sync.p.z.blss                                                                       |                                  bsg_launch_sync_sync_posedge_4_unit_1623 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   bapg_wr                                                                                 |                                                   bsg_async_ptr_gray_1621 |          5 |          5 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (bapg_wr)                                                                             |                                                   bsg_async_ptr_gray_1621 |          5 |          5 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     ptr_sync                                                                              |                                   bsg_launch_sync_sync__parameterized0__9 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                       sync.p.z.blss                                                                       |                                  bsg_launch_sync_sync_posedge_4_unit_1622 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 async.mem_fwd_oaf                                                                         |                                                       bsg_async_fifo_1144 |        102 |         18 |      84 |    0 |    38 |      0 |      0 |          0 |
|                   MSYNC_1r1w                                                                              |                                         bsg_mem_1r1w__parameterized3_1613 |         84 |          0 |      84 |    0 |     0 |      0 |      0 |          0 |
|                     synth                                                                                 |                                   bsg_mem_1r1w_synth__parameterized3_1618 |         84 |          0 |      84 |    0 |     0 |      0 |      0 |          0 |
|                   bapg_rd                                                                                 |                                                   bsg_async_ptr_gray_1614 |          5 |          5 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (bapg_rd)                                                                             |                                                   bsg_async_ptr_gray_1614 |          5 |          5 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     ptr_sync                                                                              |                                  bsg_launch_sync_sync__parameterized0__12 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                       sync.p.z.blss                                                                       |                                  bsg_launch_sync_sync_posedge_4_unit_1617 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   bapg_wr                                                                                 |                                                   bsg_async_ptr_gray_1615 |         13 |         13 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (bapg_wr)                                                                             |                                                   bsg_async_ptr_gray_1615 |         13 |         13 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     ptr_sync                                                                              |                                  bsg_launch_sync_sync__parameterized0__13 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                       sync.p.z.blss                                                                       |                                  bsg_launch_sync_sync_posedge_4_unit_1616 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 async.mem_rev_iaf                                                                         |                                                       bsg_async_fifo_1145 |        103 |         19 |      84 |    0 |    38 |      0 |      0 |          0 |
|                   MSYNC_1r1w                                                                              |                                         bsg_mem_1r1w__parameterized3_1607 |         85 |          1 |      84 |    0 |     0 |      0 |      0 |          0 |
|                     synth                                                                                 |                                   bsg_mem_1r1w_synth__parameterized3_1612 |         85 |          1 |      84 |    0 |     0 |      0 |      0 |          0 |
|                   bapg_rd                                                                                 |                                                   bsg_async_ptr_gray_1608 |         11 |         11 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (bapg_rd)                                                                             |                                                   bsg_async_ptr_gray_1608 |         11 |         11 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     ptr_sync                                                                              |                                  bsg_launch_sync_sync__parameterized0__14 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                       sync.p.z.blss                                                                       |                                  bsg_launch_sync_sync_posedge_4_unit_1611 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   bapg_wr                                                                                 |                                                   bsg_async_ptr_gray_1609 |          7 |          7 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (bapg_wr)                                                                             |                                                   bsg_async_ptr_gray_1609 |          7 |          7 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     ptr_sync                                                                              |                                   bsg_launch_sync_sync__parameterized0__5 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                       sync.p.z.blss                                                                       |                                  bsg_launch_sync_sync_posedge_4_unit_1610 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 async.mem_rev_oaf                                                                         |                                                       bsg_async_fifo_1146 |         42 |         16 |      26 |    0 |    38 |      0 |      0 |          0 |
|                   MSYNC_1r1w                                                                              |                                              bsg_mem_1r1w__parameterized3 |         26 |          0 |      26 |    0 |     0 |      0 |      0 |          0 |
|                     synth                                                                                 |                                        bsg_mem_1r1w_synth__parameterized3 |         26 |          0 |      26 |    0 |     0 |      0 |      0 |          0 |
|                   bapg_rd                                                                                 |                                                   bsg_async_ptr_gray_1603 |          5 |          5 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (bapg_rd)                                                                             |                                                   bsg_async_ptr_gray_1603 |          5 |          5 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     ptr_sync                                                                              |                                  bsg_launch_sync_sync__parameterized0__10 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                       sync.p.z.blss                                                                       |                                  bsg_launch_sync_sync_posedge_4_unit_1606 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   bapg_wr                                                                                 |                                                   bsg_async_ptr_gray_1604 |         11 |         11 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (bapg_wr)                                                                             |                                                   bsg_async_ptr_gray_1604 |         11 |         11 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     ptr_sync                                                                              |                                  bsg_launch_sync_sync__parameterized0__11 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                       sync.p.z.blss                                                                       |                                  bsg_launch_sync_sync_posedge_4_unit_1605 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 axi_reset_bss                                                                             |                                                        bsg_sync_sync_1147 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   z.bss                                                                                   |                                                 bsg_sync_sync_1_unit_1602 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 axil2io                                                                                   |                                                         bp_me_axil_client |         22 |         22 |       0 |    0 |    99 |      0 |      0 |          0 |
|                   fifo_client                                                                             |                                                      bsg_axil_fifo_client |         22 |         22 |       0 |    0 |    99 |      0 |      0 |          0 |
|                     araddr_fifo                                                                           |                                              bsg_one_fifo__parameterized0 |         16 |         16 |       0 |    0 |    29 |      0 |      0 |          0 |
|                       dff                                                                                 |                                          bsg_dff_en__parameterized30_1600 |         14 |         14 |       0 |    0 |    28 |      0 |      0 |          0 |
|                       dff_full                                                                            |                                        bsg_dff_reset__parameterized3_1601 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     awaddr_fifo                                                                           |                                         bsg_one_fifo__parameterized0_1592 |          3 |          3 |       0 |    0 |    31 |      0 |      0 |          0 |
|                       dff                                                                                 |                                               bsg_dff_en__parameterized30 |          1 |          1 |       0 |    0 |    30 |      0 |      0 |          0 |
|                       dff_full                                                                            |                                        bsg_dff_reset__parameterized3_1599 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     return_fifo                                                                           |                                         bsg_one_fifo__parameterized2_1593 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                       dff                                                                                 |                                          bsg_dff_en__parameterized32_1597 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                       dff_full                                                                            |                                        bsg_dff_reset__parameterized3_1598 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     wdata_fifo                                                                            |                                         bsg_one_fifo__parameterized1_1594 |          1 |          1 |       0 |    0 |    37 |      0 |      0 |          0 |
|                       dff                                                                                 |                                          bsg_dff_en__parameterized31_1595 |          1 |          1 |       0 |    0 |    36 |      0 |      0 |          0 |
|                       dff_full                                                                            |                                        bsg_dff_reset__parameterized3_1596 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 cache2axi                                                                                 |                                                          bsg_cache_to_axi |        207 |        113 |      94 |    0 |    91 |      0 |      0 |          0 |
|                   (cache2axi)                                                                             |                                                          bsg_cache_to_axi |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   axi_rx                                                                                  |                                                       bsg_cache_to_axi_rx |         53 |          9 |      44 |    0 |     9 |      0 |      0 |          0 |
|                     counter                                                                               |                                 bsg_counter_clear_up__parameterized9_1585 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                     piso                                                                                  |                                                bsg_parallel_in_serial_out |         47 |          3 |      44 |    0 |     4 |      0 |      0 |          0 |
|                       two_fifo.fifo0                                                                      |                                        bsg_two_fifo__parameterized10_1589 |         47 |          3 |      44 |    0 |     4 |      0 |      0 |          0 |
|                         (two_fifo.fifo0)                                                                  |                                        bsg_two_fifo__parameterized10_1589 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         mem_1r1w                                                                          |                                        bsg_mem_1r1w__parameterized23_1590 |         45 |          1 |      44 |    0 |     0 |      0 |      0 |          0 |
|                           synth                                                                           |                                  bsg_mem_1r1w_synth__parameterized23_1591 |         45 |          1 |      44 |    0 |     0 |      0 |      0 |          0 |
|                     tag_fifo                                                                              |                                       bsg_fifo_1r1w_small__parameterized8 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                       unhardened.un.fifo                                                                  |                            bsg_fifo_1r1w_small_unhardened__parameterized4 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         ft                                                                                |                                     bsg_fifo_tracker__parameterized4_1586 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           (ft)                                                                            |                                     bsg_fifo_tracker__parameterized4_1586 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           wptr                                                                            |                                     bsg_circular_ptr__parameterized5_1588 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   axi_tx                                                                                  |                                                       bsg_cache_to_axi_tx |         68 |         18 |      50 |    0 |    24 |      0 |      0 |          0 |
|                     burst_counter                                                                         |                                      bsg_counter_clear_up__parameterized9 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|                     sipo                                                                                  |                                           bsg_serial_in_parallel_out_full |         48 |          4 |      44 |    0 |     4 |      0 |      0 |          0 |
|                       fifos[0].twofifo.fifo                                                               |                                             bsg_two_fifo__parameterized10 |         48 |          4 |      44 |    0 |     4 |      0 |      0 |          0 |
|                         (fifos[0].twofifo.fifo)                                                           |                                             bsg_two_fifo__parameterized10 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         mem_1r1w                                                                          |                                             bsg_mem_1r1w__parameterized23 |         45 |          1 |      44 |    0 |     0 |      0 |      0 |          0 |
|                           synth                                                                           |                                       bsg_mem_1r1w_synth__parameterized23 |         45 |          1 |      44 |    0 |     0 |      0 |      0 |          0 |
|                     strb_sipo                                                                             |                           bsg_serial_in_parallel_out_full__parameterized0 |         10 |          4 |       6 |    0 |     4 |      0 |      0 |          0 |
|                       fifos[0].twofifo.fifo                                                               |                                             bsg_two_fifo__parameterized11 |         10 |          4 |       6 |    0 |     4 |      0 |      0 |          0 |
|                         (fifos[0].twofifo.fifo)                                                           |                                             bsg_two_fifo__parameterized11 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         mem_1r1w                                                                          |                                             bsg_mem_1r1w__parameterized25 |          7 |          1 |       6 |    0 |     0 |      0 |      0 |          0 |
|                           synth                                                                           |                                       bsg_mem_1r1w_synth__parameterized25 |          7 |          1 |       6 |    0 |     0 |      0 |      0 |          0 |
|                     tag_fifo                                                                              |                                       bsg_fifo_1r1w_small__parameterized9 |          1 |          1 |       0 |    0 |    10 |      0 |      0 |          0 |
|                       unhardened.un.fifo                                                                  |                            bsg_fifo_1r1w_small_unhardened__parameterized5 |          1 |          1 |       0 |    0 |    10 |      0 |      0 |          0 |
|                         ft                                                                                |                                          bsg_fifo_tracker__parameterized4 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         mem_1r1w                                                                          |                                             bsg_mem_1r1w__parameterized24 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|                           synth                                                                           |                                       bsg_mem_1r1w_synth__parameterized24 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|                     word_counter                                                                          |                                 bsg_counter_clear_up__parameterized9_1582 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                     wstrb_mux                                                                             |                                                              bsg_mux_1583 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   ordering.axi_ordering                                                                   |                                                 bsg_cache_to_axi_ordering |         28 |         28 |       0 |    0 |    56 |      0 |      0 |          0 |
|                     r_addr_cam                                                                            |                               bsg_cam_1r1w_tag_array__parameterized0_1576 |         12 |         12 |       0 |    0 |    27 |      0 |      0 |          0 |
|                       (r_addr_cam)                                                                        |                               bsg_cam_1r1w_tag_array__parameterized0_1576 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                       nz.tag_array[0].tag_r_reg                                                           |                                          bsg_dff_en__parameterized10_1581 |         10 |         10 |       0 |    0 |    27 |      0 |      0 |          0 |
|                     r_reg                                                                                 |                                        bsg_dff_reset__parameterized3_1577 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     w_addr_cam                                                                            |                               bsg_cam_1r1w_tag_array__parameterized0_1578 |         12 |         12 |       0 |    0 |    27 |      0 |      0 |          0 |
|                       (w_addr_cam)                                                                        |                               bsg_cam_1r1w_tag_array__parameterized0_1578 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                       nz.tag_array[0].tag_r_reg                                                           |                                          bsg_dff_en__parameterized10_1580 |         10 |         10 |       0 |    0 |    27 |      0 |      0 |          0 |
|                     w_reg                                                                                 |                                        bsg_dff_reset__parameterized3_1579 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   read_rr                                                                                 |                                                    bsg_round_robin_n_to_1 |         58 |         58 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     greedy.xbar                                                                           |                                  bsg_crossbar_o_by_i__parameterized1_1574 |         58 |         58 |       0 |    0 |     0 |      0 |      0 |          0 |
|                       l[0].mux_one_hot                                                                    |                                     bsg_mux_one_hot__parameterized19_1575 |         58 |         58 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   write_rr                                                                                |                                               bsg_round_robin_n_to_1_1573 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     greedy.xbar                                                                           |                                       bsg_crossbar_o_by_i__parameterized1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                       l[0].mux_one_hot                                                                    |                                          bsg_mux_one_hot__parameterized19 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 core_reset_bss                                                                            |                                                        bsg_sync_sync_1148 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   z.bss                                                                                   |                                                 bsg_sync_sync_1_unit_1572 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 io2axil                                                                                   |                                                         bp_me_axil_master |        345 |        159 |     186 |    0 |   131 |      0 |      0 |          0 |
|                   fifo_master                                                                             |                                                      bsg_axil_fifo_master |         12 |         12 |       0 |    0 |    73 |      0 |      0 |          0 |
|                     addr_fifo                                                                             |                                              bsg_one_fifo__parameterized3 |          5 |          5 |       0 |    0 |    34 |      0 |      0 |          0 |
|                       dff                                                                                 |                                               bsg_dff_en__parameterized34 |          1 |          1 |       0 |    0 |    33 |      0 |      0 |          0 |
|                       dff_full                                                                            |                                        bsg_dff_reset__parameterized3_1571 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     return_fifo                                                                           |                                         bsg_one_fifo__parameterized2_1565 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                       dff                                                                                 |                                          bsg_dff_en__parameterized32_1569 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                       dff_full                                                                            |                                        bsg_dff_reset__parameterized3_1570 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     wdata_fifo                                                                            |                                         bsg_one_fifo__parameterized1_1566 |          3 |          3 |       0 |    0 |    37 |      0 |      0 |          0 |
|                       dff                                                                                 |                                          bsg_dff_en__parameterized31_1567 |          0 |          0 |       0 |    0 |    36 |      0 |      0 |          0 |
|                       dff_full                                                                            |                                        bsg_dff_reset__parameterized3_1568 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   resp_data_bus_pack                                                                      |                                              bsg_bus_pack__parameterized1 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     repl_mux                                                                              |                                                  bsg_mux__parameterized18 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   stream_pump                                                                             |                                         bp_me_stream_pump__parameterized0 |        325 |        139 |     186 |    0 |    58 |      0 |      0 |          0 |
|                     in                                                                                    |                                      bp_me_stream_pump_in__parameterized1 |        153 |         69 |      84 |    0 |    11 |      0 |      0 |          0 |
|                       gearbox                                                                             |                                      bp_me_stream_gearbox__parameterized1 |        146 |         62 |      84 |    0 |     6 |      0 |      0 |          0 |
|                         fifo                                                                              |                                         bsg_two_fifo__parameterized3_1562 |        112 |         28 |      84 |    0 |     4 |      0 |      0 |          0 |
|                           (fifo)                                                                          |                                         bsg_two_fifo__parameterized3_1562 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|                           mem_1r1w                                                                        |                                        bsg_mem_1r1w__parameterized10_1563 |        112 |         28 |      84 |    0 |     0 |      0 |      0 |          0 |
|                             synth                                                                         |                                  bsg_mem_1r1w_synth__parameterized10_1564 |        112 |         28 |      84 |    0 |     0 |      0 |      0 |          0 |
|                         narrow.pisop                                                                      |                            bsg_parallel_in_serial_out_passthrough_dynamic |         34 |         34 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           data_mux                                                                        |                                          bsg_mux_one_hot__parameterized18 |         32 |         32 |       0 |    0 |     0 |      0 |      0 |          0 |
|                           multi_word.counter                                                              |                                              bsg_counter_clear_up_one_hot |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                       pump_control                                                                        |                            bp_me_stream_pump_control__parameterized4_1558 |          7 |          7 |       0 |    0 |     5 |      0 |      0 |          0 |
|                         (pump_control)                                                                    |                            bp_me_stream_pump_control__parameterized4_1558 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                         nz.counter                                                                        |                                   bsg_counter_set_en__parameterized0_1559 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         nz.wrap_mux                                                                       |                                      bsg_mux_bitwise__parameterized3_1560 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                           mux_segmented                                                                   |                                    bsg_mux_segmented__parameterized5_1561 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     out__0                                                                                |                                     bp_me_stream_pump_out__parameterized1 |         91 |         29 |      62 |    0 |    43 |      0 |      0 |          0 |
|                       gearbox                                                                             |                                      bp_me_stream_gearbox__parameterized2 |         86 |         24 |      62 |    0 |    38 |      0 |      0 |          0 |
|                         fifo                                                                              |                                              bsg_two_fifo__parameterized8 |         65 |          3 |      62 |    0 |     4 |      0 |      0 |          0 |
|                           (fifo)                                                                          |                                              bsg_two_fifo__parameterized8 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|                           mem_1r1w                                                                        |                                             bsg_mem_1r1w__parameterized20 |         63 |          1 |      62 |    0 |     0 |      0 |      0 |          0 |
|                             synth                                                                         |                                       bsg_mem_1r1w_synth__parameterized20 |         63 |          1 |      62 |    0 |     0 |      0 |      0 |          0 |
|                         widen.sipop                                                                       |                            bsg_serial_in_parallel_out_passthrough_dynamic |         21 |         21 |       0 |    0 |    34 |      0 |      0 |          0 |
|                           multi_word.bcoh                                                                 |                              bsg_counter_clear_up_one_hot__parameterized0 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           rof[0].dff                                                                      |                                         bsg_dff_en_bypass__parameterized7 |         17 |         17 |       0 |    0 |    32 |      0 |      0 |          0 |
|                             (rof[0].dff)                                                                  |                                         bsg_dff_en_bypass__parameterized7 |         17 |         17 |       0 |    0 |     0 |      0 |      0 |          0 |
|                             dff                                                                           |                                               bsg_dff_en__parameterized33 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |          0 |
|                       pump_control                                                                        |                                 bp_me_stream_pump_control__parameterized4 |          5 |          5 |       0 |    0 |     5 |      0 |      0 |          0 |
|                         (pump_control)                                                                    |                                 bp_me_stream_pump_control__parameterized4 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                         nz.counter                                                                        |                                        bsg_counter_set_en__parameterized0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                     stream_fifo                                                                           |                                       bsg_fifo_1r1w_small__parameterized7 |         82 |         42 |      40 |    0 |     4 |      0 |      0 |          0 |
|                       unhardened.tf.twof                                                                  |                                              bsg_two_fifo__parameterized9 |         82 |         42 |      40 |    0 |     4 |      0 |      0 |          0 |
|                         (unhardened.tf.twof)                                                              |                                              bsg_two_fifo__parameterized9 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         mem_1r1w                                                                          |                                             bsg_mem_1r1w__parameterized21 |         81 |         41 |      40 |    0 |     0 |      0 |      0 |          0 |
|                           synth                                                                           |                                       bsg_mem_1r1w_synth__parameterized21 |         81 |         41 |      40 |    0 |     0 |      0 |      0 |          0 |
|                 processor                                                                                 |                                                              bp_processor |      36539 |      34674 |    1847 |   18 | 13955 |     47 |      3 |         11 |
|                   u.unicore                                                                               |                                                                bp_unicore |      36539 |      34674 |    1847 |   18 | 13955 |     47 |      3 |         11 |
|                     (u.unicore)                                                                           |                                                                bp_unicore |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     cfgs                                                                                  |                                                           bp_me_cfg_slice |         79 |         79 |       0 |    0 |   148 |      0 |      0 |          0 |
|                       (cfgs)                                                                              |                                                           bp_me_cfg_slice |          6 |          6 |       0 |    0 |    46 |      0 |      0 |          0 |
|                       register                                                                            |                                                    bp_me_bedrock_register |         73 |         73 |       0 |    0 |   102 |      0 |      0 |          0 |
|                         fwd_bus_pack                                                                      |                                         bsg_bus_pack__parameterized0_1553 |         28 |         28 |       0 |    0 |     0 |      0 |      0 |          0 |
|                           repl_mux                                                                        |                                             bsg_mux__parameterized16_1557 |         28 |         28 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         fwd_fifo                                                                          |                                                         bsg_one_fifo_1554 |         24 |         24 |       0 |    0 |    93 |      0 |      0 |          0 |
|                           dff                                                                             |                                          bsg_dff_en__parameterized29_1555 |         24 |         24 |       0 |    0 |    92 |      0 |      0 |          0 |
|                           dff_full                                                                        |                                        bsg_dff_reset__parameterized3_1556 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                         rmux_oh                                                                           |                                          bsg_mux_one_hot__parameterized16 |         30 |         30 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         v_reg                                                                             |                                   bsg_dff_reset_set_clear__parameterized3 |          2 |          2 |       0 |    0 |     9 |      0 |      0 |          0 |
|                     clint                                                                                 |                                                         bp_me_clint_slice |        353 |        353 |       0 |    0 |   458 |      0 |      0 |          0 |
|                       debug_reg                                                                           |                                     bsg_dff_reset_en__parameterized2_1541 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                       ds                                                                                  |                                              bsg_counter_clock_downsample |          4 |          4 |       0 |    0 |     7 |      0 |      0 |          0 |
|                         (ds)                                                                              |                                              bsg_counter_clock_downsample |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                         strobe                                                                            |                                                                bsg_strobe |          4 |          4 |       0 |    0 |     6 |      0 |      0 |          0 |
|                           (strobe)                                                                        |                                                                bsg_strobe |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                           C_reg                                                                           |                                                  bsg_dff__parameterized19 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           S_reg                                                                           |                                                  bsg_dff__parameterized20 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|                           nor3_C_n                                                                        |                                                                  bsg_nor3 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                       mipi_reg                                                                            |                                     bsg_dff_reset_en__parameterized2_1542 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                       mtime_gray                                                                          |                                        bsg_async_ptr_gray__parameterized0 |        236 |        236 |       0 |    0 |   256 |      0 |      0 |          0 |
|                         (mtime_gray)                                                                      |                                        bsg_async_ptr_gray__parameterized0 |        236 |        236 |       0 |    0 |    64 |      0 |      0 |          0 |
|                         ptr_sync                                                                          |                                      bsg_launch_sync_sync__parameterized1 |          0 |          0 |       0 |    0 |   192 |      0 |      0 |          0 |
|                           sync.p.maxb[0].blss                                                             |                                       bsg_launch_sync_sync_posedge_8_unit |          0 |          0 |       0 |    0 |    24 |      0 |      0 |          0 |
|                           sync.p.maxb[1].blss                                                             |                                  bsg_launch_sync_sync_posedge_8_unit_1546 |          0 |          0 |       0 |    0 |    24 |      0 |      0 |          0 |
|                           sync.p.maxb[2].blss                                                             |                                  bsg_launch_sync_sync_posedge_8_unit_1547 |          0 |          0 |       0 |    0 |    24 |      0 |      0 |          0 |
|                           sync.p.maxb[3].blss                                                             |                                  bsg_launch_sync_sync_posedge_8_unit_1548 |          0 |          0 |       0 |    0 |    24 |      0 |      0 |          0 |
|                           sync.p.maxb[4].blss                                                             |                                  bsg_launch_sync_sync_posedge_8_unit_1549 |          0 |          0 |       0 |    0 |    24 |      0 |      0 |          0 |
|                           sync.p.maxb[5].blss                                                             |                                  bsg_launch_sync_sync_posedge_8_unit_1550 |          0 |          0 |       0 |    0 |    24 |      0 |      0 |          0 |
|                           sync.p.maxb[6].blss                                                             |                                  bsg_launch_sync_sync_posedge_8_unit_1551 |          0 |          0 |       0 |    0 |    24 |      0 |      0 |          0 |
|                           sync.p.maxb[7].blss                                                             |                                  bsg_launch_sync_sync_posedge_8_unit_1552 |          0 |          0 |       0 |    0 |    24 |      0 |      0 |          0 |
|                       mtimecmp_reg                                                                        |                                         bsg_dff_reset_en__parameterized17 |         27 |         27 |       0 |    0 |    64 |      0 |      0 |          0 |
|                       mtimesel_reg                                                                        |                                     bsg_dff_reset_en__parameterized1_1543 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                       plic_reg                                                                            |                                     bsg_dff_reset_en__parameterized1_1544 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                       register                                                                            |                                    bp_me_bedrock_register__parameterized0 |        111 |        111 |       0 |    0 |   125 |      0 |      0 |          0 |
|                         fwd_bus_pack                                                                      |                                              bsg_bus_pack__parameterized0 |         45 |         45 |       0 |    0 |     0 |      0 |      0 |          0 |
|                           repl_mux                                                                        |                                                  bsg_mux__parameterized16 |         45 |         45 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         fwd_fifo                                                                          |                                                              bsg_one_fifo |         21 |         21 |       0 |    0 |   118 |      0 |      0 |          0 |
|                           dff                                                                             |                                               bsg_dff_en__parameterized29 |         21 |         21 |       0 |    0 |   117 |      0 |      0 |          0 |
|                           dff_full                                                                        |                                        bsg_dff_reset__parameterized3_1545 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                         rmux_oh                                                                           |                                          bsg_mux_one_hot__parameterized17 |         38 |         38 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         v_reg                                                                             |                                   bsg_dff_reset_set_clear__parameterized4 |          8 |          8 |       0 |    0 |     7 |      0 |      0 |          0 |
|                       rtc_mux                                                                             |                                                  bsg_mux__parameterized17 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     fwd_dest[0].fwd_pe                                                                    |                                                        bsg_encode_one_hot |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     fwd_dest[1].fwd_pe                                                                    |                                                   bsg_encode_one_hot_1149 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     fwd_dest[2].fwd_pe                                                                    |                                                   bsg_encode_one_hot_1150 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     fwd_xbar                                                                              |                                                         bp_me_xbar_stream |        974 |        746 |     228 |    0 |    57 |      0 |      0 |          0 |
|                       buffer[0].in_fifo                                                                   |                                              bsg_two_fifo__parameterized6 |        106 |         22 |      84 |    0 |     4 |      0 |      0 |          0 |
|                         (buffer[0].in_fifo)                                                               |                                              bsg_two_fifo__parameterized6 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         mem_1r1w                                                                          |                                        bsg_mem_1r1w__parameterized18_1539 |        104 |         20 |      84 |    0 |     0 |      0 |      0 |          0 |
|                           synth                                                                           |                                  bsg_mem_1r1w_synth__parameterized18_1540 |        104 |         20 |      84 |    0 |     0 |      0 |      0 |          0 |
|                       buffer[1].in_fifo                                                                   |                                         bsg_two_fifo__parameterized6_1503 |        106 |         22 |      84 |    0 |     4 |      0 |      0 |          0 |
|                         (buffer[1].in_fifo)                                                               |                                         bsg_two_fifo__parameterized6_1503 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         mem_1r1w                                                                          |                                        bsg_mem_1r1w__parameterized18_1537 |        104 |         20 |      84 |    0 |     0 |      0 |      0 |          0 |
|                           synth                                                                           |                                  bsg_mem_1r1w_synth__parameterized18_1538 |        104 |         20 |      84 |    0 |     0 |      0 |      0 |          0 |
|                       buffer[2].in_fifo                                                                   |                                         bsg_two_fifo__parameterized6_1504 |         72 |         12 |      60 |    0 |     4 |      0 |      0 |          0 |
|                         (buffer[2].in_fifo)                                                               |                                         bsg_two_fifo__parameterized6_1504 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         mem_1r1w                                                                          |                                             bsg_mem_1r1w__parameterized18 |         70 |         10 |      60 |    0 |     0 |      0 |      0 |          0 |
|                           synth                                                                           |                                       bsg_mem_1r1w_synth__parameterized18 |         70 |         10 |      60 |    0 |     0 |      0 |      0 |          0 |
|                       cb                                                                                  |                                                       bsg_crossbar_o_by_i |        624 |        624 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         l[0].mux_one_hot                                                                  |                                          bsg_mux_one_hot__parameterized14 |        108 |        108 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         l[1].mux_one_hot                                                                  |                                     bsg_mux_one_hot__parameterized14_1533 |        129 |        129 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         l[2].mux_one_hot                                                                  |                                     bsg_mux_one_hot__parameterized14_1534 |        129 |        129 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         l[3].mux_one_hot                                                                  |                                     bsg_mux_one_hot__parameterized14_1535 |        129 |        129 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         l[4].mux_one_hot                                                                  |                                     bsg_mux_one_hot__parameterized14_1536 |        129 |        129 |       0 |    0 |     0 |      0 |      0 |          0 |
|                       cbc                                                                                 |                                       bsg_crossbar_control_locking_o_by_i |         54 |         54 |       0 |    0 |    25 |      0 |      0 |          0 |
|                         rr[0].req_words_reg                                                               |                                    bsg_dff_reset_en__parameterized12_1524 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         rr[0].rr0                                                                         |                                                       bsg_arb_round_robin |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         rr[1].req_words_reg                                                               |                                    bsg_dff_reset_en__parameterized12_1525 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         rr[1].rr0                                                                         |                                                  bsg_arb_round_robin_1526 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         rr[2].req_words_reg                                                               |                                    bsg_dff_reset_en__parameterized12_1527 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         rr[2].rr0                                                                         |                                                  bsg_arb_round_robin_1528 |          9 |          9 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         rr[3].req_words_reg                                                               |                                    bsg_dff_reset_en__parameterized12_1529 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         rr[3].rr0                                                                         |                                                  bsg_arb_round_robin_1530 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         rr[4].req_words_reg                                                               |                                    bsg_dff_reset_en__parameterized12_1531 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         rr[4].rr0                                                                         |                                                  bsg_arb_round_robin_1532 |          6 |          6 |       0 |    0 |     2 |      0 |      0 |          0 |
|                       sink_comb[0].pump_control                                                           |                                 bp_me_stream_pump_control__parameterized2 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         (sink_comb[0].pump_control)                                                       |                                 bp_me_stream_pump_control__parameterized2 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                         nz.counter                                                                        |                                                   bsg_counter_set_en_1521 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|                       sink_comb[1].pump_control                                                           |                            bp_me_stream_pump_control__parameterized2_1505 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         (sink_comb[1].pump_control)                                                       |                            bp_me_stream_pump_control__parameterized2_1505 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                         nz.counter                                                                        |                                                   bsg_counter_set_en_1518 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|                       sink_comb[2].pump_control                                                           |                            bp_me_stream_pump_control__parameterized2_1506 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         (sink_comb[2].pump_control)                                                       |                            bp_me_stream_pump_control__parameterized2_1506 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                         nz.counter                                                                        |                                                   bsg_counter_set_en_1515 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|                       sink_comb[3].pump_control                                                           |                            bp_me_stream_pump_control__parameterized2_1507 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         (sink_comb[3].pump_control)                                                       |                            bp_me_stream_pump_control__parameterized2_1507 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                         nz.counter                                                                        |                                                   bsg_counter_set_en_1512 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|                       sink_comb[4].pump_control                                                           |                            bp_me_stream_pump_control__parameterized2_1508 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         (sink_comb[4].pump_control)                                                       |                            bp_me_stream_pump_control__parameterized2_1508 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                         nz.counter                                                                        |                                                   bsg_counter_set_en_1509 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|                     loopback                                                                              |                                                            bp_me_loopback |        194 |         26 |     168 |    0 |    16 |      0 |      0 |          0 |
|                       fwd_pump_in                                                                         |                                                 bp_me_stream_pump_in_1485 |        103 |         19 |      84 |    0 |     8 |      0 |      0 |          0 |
|                         gearbox                                                                           |                                                 bp_me_stream_gearbox_1495 |        100 |         16 |      84 |    0 |     4 |      0 |      0 |          0 |
|                           fifo                                                                            |                                         bsg_two_fifo__parameterized3_1500 |        100 |         16 |      84 |    0 |     4 |      0 |      0 |          0 |
|                             (fifo)                                                                        |                                         bsg_two_fifo__parameterized3_1500 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|                             mem_1r1w                                                                      |                                        bsg_mem_1r1w__parameterized10_1501 |         99 |         15 |      84 |    0 |     0 |      0 |      0 |          0 |
|                               synth                                                                       |                                  bsg_mem_1r1w_synth__parameterized10_1502 |         99 |         15 |      84 |    0 |     0 |      0 |      0 |          0 |
|                         pump_control                                                                      |                                            bp_me_stream_pump_control_1496 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                           (pump_control)                                                                  |                                            bp_me_stream_pump_control_1496 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                           nz.counter                                                                      |                                                   bsg_counter_set_en_1497 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|                       rev_pump_out                                                                        |                                                bp_me_stream_pump_out_1486 |         91 |          7 |      84 |    0 |     8 |      0 |      0 |          0 |
|                         gearbox                                                                           |                                 bp_me_stream_gearbox__parameterized0_1487 |         88 |          4 |      84 |    0 |     4 |      0 |      0 |          0 |
|                           fifo                                                                            |                                         bsg_two_fifo__parameterized3_1492 |         88 |          4 |      84 |    0 |     4 |      0 |      0 |          0 |
|                             (fifo)                                                                        |                                         bsg_two_fifo__parameterized3_1492 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                             mem_1r1w                                                                      |                                        bsg_mem_1r1w__parameterized10_1493 |         85 |          1 |      84 |    0 |     0 |      0 |      0 |          0 |
|                               synth                                                                       |                                  bsg_mem_1r1w_synth__parameterized10_1494 |         85 |          1 |      84 |    0 |     0 |      0 |      0 |          0 |
|                         pump_control                                                                      |                                            bp_me_stream_pump_control_1488 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                           (pump_control)                                                                  |                                            bp_me_stream_pump_control_1488 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                           nz.counter                                                                      |                                                   bsg_counter_set_en_1489 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|                     rev_xbar                                                                              |                                         bp_me_xbar_stream__parameterized0 |       1103 |        683 |     420 |    0 |    59 |      0 |      0 |          0 |
|                       buffer[0].in_fifo                                                                   |                                              bsg_two_fifo__parameterized7 |         95 |         11 |      84 |    0 |     4 |      0 |      0 |          0 |
|                         (buffer[0].in_fifo)                                                               |                                              bsg_two_fifo__parameterized7 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         mem_1r1w                                                                          |                                        bsg_mem_1r1w__parameterized19_1483 |         93 |          9 |      84 |    0 |     0 |      0 |      0 |          0 |
|                           synth                                                                           |                                  bsg_mem_1r1w_synth__parameterized19_1484 |         93 |          9 |      84 |    0 |     0 |      0 |      0 |          0 |
|                       buffer[1].in_fifo                                                                   |                                         bsg_two_fifo__parameterized7_1456 |         99 |         15 |      84 |    0 |     4 |      0 |      0 |          0 |
|                         (buffer[1].in_fifo)                                                               |                                         bsg_two_fifo__parameterized7_1456 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         mem_1r1w                                                                          |                                        bsg_mem_1r1w__parameterized19_1481 |         96 |         12 |      84 |    0 |     0 |      0 |      0 |          0 |
|                           synth                                                                           |                                  bsg_mem_1r1w_synth__parameterized19_1482 |         96 |         12 |      84 |    0 |     0 |      0 |      0 |          0 |
|                       buffer[2].in_fifo                                                                   |                                         bsg_two_fifo__parameterized7_1457 |         99 |         15 |      84 |    0 |     4 |      0 |      0 |          0 |
|                         (buffer[2].in_fifo)                                                               |                                         bsg_two_fifo__parameterized7_1457 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         mem_1r1w                                                                          |                                        bsg_mem_1r1w__parameterized19_1479 |         98 |         14 |      84 |    0 |     0 |      0 |      0 |          0 |
|                           synth                                                                           |                                  bsg_mem_1r1w_synth__parameterized19_1480 |         98 |         14 |      84 |    0 |     0 |      0 |      0 |          0 |
|                       buffer[3].in_fifo                                                                   |                                         bsg_two_fifo__parameterized7_1458 |         90 |          6 |      84 |    0 |     4 |      0 |      0 |          0 |
|                         (buffer[3].in_fifo)                                                               |                                         bsg_two_fifo__parameterized7_1458 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         mem_1r1w                                                                          |                                        bsg_mem_1r1w__parameterized19_1477 |         88 |          4 |      84 |    0 |     0 |      0 |      0 |          0 |
|                           synth                                                                           |                                  bsg_mem_1r1w_synth__parameterized19_1478 |         88 |          4 |      84 |    0 |     0 |      0 |      0 |          0 |
|                       buffer[4].in_fifo                                                                   |                                         bsg_two_fifo__parameterized7_1459 |        100 |         16 |      84 |    0 |     4 |      0 |      0 |          0 |
|                         (buffer[4].in_fifo)                                                               |                                         bsg_two_fifo__parameterized7_1459 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         mem_1r1w                                                                          |                                             bsg_mem_1r1w__parameterized19 |         99 |         15 |      84 |    0 |     0 |      0 |      0 |          0 |
|                           synth                                                                           |                                       bsg_mem_1r1w_synth__parameterized19 |         99 |         15 |      84 |    0 |     0 |      0 |      0 |          0 |
|                       cb                                                                                  |                                       bsg_crossbar_o_by_i__parameterized0 |        583 |        583 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         l[0].mux_one_hot                                                                  |                                          bsg_mux_one_hot__parameterized15 |        244 |        244 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         l[1].mux_one_hot                                                                  |                                     bsg_mux_one_hot__parameterized15_1475 |        242 |        242 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         l[2].mux_one_hot                                                                  |                                     bsg_mux_one_hot__parameterized15_1476 |         97 |         97 |       0 |    0 |     0 |      0 |      0 |          0 |
|                       cbc                                                                                 |                       bsg_crossbar_control_locking_o_by_i__parameterized0 |         27 |         27 |       0 |    0 |    27 |      0 |      0 |          0 |
|                         rr[0].req_words_reg                                                               |                                         bsg_dff_reset_en__parameterized16 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |          0 |
|                         rr[0].rr0                                                                         |                                       bsg_arb_round_robin__parameterized0 |         11 |         11 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         rr[1].req_words_reg                                                               |                                    bsg_dff_reset_en__parameterized16_1471 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |          0 |
|                         rr[1].rr0                                                                         |                                  bsg_arb_round_robin__parameterized0_1472 |         12 |         12 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         rr[2].req_words_reg                                                               |                                    bsg_dff_reset_en__parameterized16_1473 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |          0 |
|                         rr[2].rr0                                                                         |                                  bsg_arb_round_robin__parameterized0_1474 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|                       sink_comb[0].pump_control                                                           |                                 bp_me_stream_pump_control__parameterized3 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         (sink_comb[0].pump_control)                                                       |                                 bp_me_stream_pump_control__parameterized3 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                         nz.counter                                                                        |                                                   bsg_counter_set_en_1468 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|                       sink_comb[1].pump_control                                                           |                            bp_me_stream_pump_control__parameterized3_1460 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         (sink_comb[1].pump_control)                                                       |                            bp_me_stream_pump_control__parameterized3_1460 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                         nz.counter                                                                        |                                                   bsg_counter_set_en_1465 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|                       sink_comb[2].pump_control                                                           |                            bp_me_stream_pump_control__parameterized3_1461 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         (sink_comb[2].pump_control)                                                       |                            bp_me_stream_pump_control__parameterized3_1461 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                         nz.counter                                                                        |                                                   bsg_counter_set_en_1462 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|                     slices[0].l2s                                                                         |                                                         bp_me_cache_slice |       3931 |       3549 |     382 |    0 |  2284 |     19 |      2 |          0 |
|                       bank[0].cache                                                                       |                                                                 bsg_cache |       3364 |       3276 |      88 |    0 |  2234 |     19 |      2 |          0 |
|                         (bank[0].cache)                                                                   |                                                                 bsg_cache |         67 |         67 |       0 |    0 |  1024 |      0 |      0 |          0 |
|                         bypass_mux_segmented                                                              |                                         bsg_mux_segmented__parameterized0 |         64 |         64 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         data_mem                                                                          |                                          bsg_mem_1rw_sync_mask_write_byte |          2 |          2 |       0 |    0 |     0 |     16 |      0 |          0 |
|                           ram                                                                             |                                                          bytewrite_ram_1b |          2 |          2 |       0 |    0 |     0 |     16 |      0 |          0 |
|                         dma                                                                               |                                                             bsg_cache_dma |        806 |        718 |      88 |    0 |   146 |      0 |      0 |          0 |
|                           (dma)                                                                           |                                                             bsg_cache_dma |        530 |        530 |       0 |    0 |   130 |      0 |      0 |          0 |
|                           dma_counter                                                                     |                                      bsg_counter_clear_up__parameterized1 |         10 |         10 |       0 |    0 |     4 |      0 |      0 |          0 |
|                           in_fifo                                                                         |                                       bsg_fifo_1r1w_small__parameterized3 |         71 |         27 |      44 |    0 |     8 |      0 |      0 |          0 |
|                             unhardened.un.fifo                                                            |                            bsg_fifo_1r1w_small_unhardened__parameterized0 |         71 |         27 |      44 |    0 |     8 |      0 |      0 |          0 |
|                               ft                                                                          |                                     bsg_fifo_tracker__parameterized0_1453 |         11 |         11 |       0 |    0 |     8 |      0 |      0 |          0 |
|                                 (ft)                                                                      |                                     bsg_fifo_tracker__parameterized0_1453 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                                 rptr                                                                      |                                     bsg_circular_ptr__parameterized0_1454 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |          0 |
|                                 wptr                                                                      |                                     bsg_circular_ptr__parameterized0_1455 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|                               mem_1r1w                                                                    |                                              bsg_mem_1r1w__parameterized6 |         60 |         16 |      44 |    0 |     0 |      0 |      0 |          0 |
|                                 synth                                                                     |                                        bsg_mem_1r1w_synth__parameterized6 |         60 |         16 |      44 |    0 |     0 |      0 |      0 |          0 |
|                           out_fifo                                                                        |                                              bsg_two_fifo__parameterized2 |         48 |          4 |      44 |    0 |     4 |      0 |      0 |          0 |
|                             (out_fifo)                                                                    |                                              bsg_two_fifo__parameterized2 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                             mem_1r1w                                                                      |                                              bsg_mem_1r1w__parameterized7 |         45 |          1 |      44 |    0 |     0 |      0 |      0 |          0 |
|                               synth                                                                       |                                        bsg_mem_1r1w_synth__parameterized7 |         45 |          1 |      44 |    0 |     0 |      0 |      0 |          0 |
|                           track_offset_mux                                                                |                                                   bsg_mux__parameterized6 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                           track_way_mux                                                                   |                                                   bsg_mux__parameterized5 |         19 |         19 |       0 |    0 |     0 |      0 |      0 |          0 |
|                           write_data_mux                                                                  |                                              bsg_mux__parameterized7_1452 |        128 |        128 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         ld_data_mux                                                                       |                                              bsg_mux__parameterized7_1432 |        128 |        128 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         ld_data_sel[0].byte_mux                                                           |                                                                   bsg_mux |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         ld_data_sel[1].byte_mux                                                           |                                                   bsg_mux__parameterized0 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         ld_data_sel[2].byte_mux                                                           |                                                   bsg_mux__parameterized1 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         ld_data_size_mux                                                                  |                                              bsg_mux__parameterized9_1433 |        114 |        114 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         miss                                                                              |                                                            bsg_cache_miss |        422 |        422 |       0 |    0 |    12 |      0 |      0 |          0 |
|                           (miss)                                                                          |                                                            bsg_cache_miss |        315 |        315 |       0 |    0 |    12 |      0 |      0 |          0 |
|                           invalid_way_pe                                                                  |                                                  bsg_priority_encode_1447 |        105 |        105 |       0 |    0 |     0 |      0 |      0 |          0 |
|                             b                                                                             |                                   bsg_encode_one_hot__parameterized0_1450 |        105 |        105 |       0 |    0 |     0 |      0 |      0 |          0 |
|                           lru_bit_mux                                                                     |                                                           bsg_mux_bitwise |          6 |          6 |       0 |    0 |     0 |      0 |      0 |          0 |
|                             mux_segmented                                                                 |                                                         bsg_mux_segmented |          6 |          6 |       0 |    0 |     0 |      0 |      0 |          0 |
|                           lru_encode                                                                      |                                                bsg_lru_pseudo_tree_encode |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                             lru.rank[1].nz.mux                                                            |                                              bsg_mux__parameterized3_1448 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                             lru.rank[2].nz.mux                                                            |                                              bsg_mux__parameterized4_1449 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         sbuf                                                                              |                                                            bsg_cache_sbuf |        420 |        420 |       0 |    0 |   340 |      0 |      0 |          0 |
|                           (sbuf)                                                                          |                                                            bsg_cache_sbuf |         16 |         16 |       0 |    0 |   108 |      0 |      0 |          0 |
|                           mux_segmented_merge0                                                            |                                    bsg_mux_segmented__parameterized0_1445 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                           mux_segmented_merge1                                                            |                                    bsg_mux_segmented__parameterized0_1446 |         10 |         10 |       0 |    0 |     0 |      0 |      0 |          0 |
|                           q0                                                                              |                                    bsg_cache_buffer_queue__parameterized0 |        394 |        394 |       0 |    0 |   232 |      0 |      0 |          0 |
|                         sbuf_data_in_mux                                                                  |                                              bsg_mux__parameterized9_1435 |        105 |        105 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         sbuf_mask_in_mux                                                                  |                                             bsg_mux__parameterized10_1436 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         stat_mem                                                                          |                           bsg_mem_1rw_sync_mask_write_bit__parameterized1 |         63 |         63 |       0 |    0 |    55 |      0 |      1 |          0 |
|                           from1r1w.ram                                                                    |                 bsg_mem_1rw_sync_mask_write_bit_from_1r1w__parameterized1 |         63 |         63 |       0 |    0 |    55 |      0 |      1 |          0 |
|                             (from1r1w.ram)                                                                |                 bsg_mem_1rw_sync_mask_write_bit_from_1r1w__parameterized1 |          0 |          0 |       0 |    0 |    15 |      0 |      0 |          0 |
|                             common_next_regs                                                              |                                              bsg_dff__parameterized0_1442 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                             common_regs                                                                   |                                           bsg_dff_en__parameterized1_1443 |          3 |          3 |       0 |    0 |     8 |      0 |      0 |          0 |
|                             llr.dff_bypass                                                                |                                         bsg_dff_en_bypass__parameterized1 |         20 |         20 |       0 |    0 |    15 |      0 |      0 |          0 |
|                               dff                                                                         |                                                bsg_dff_en__parameterized5 |         20 |         20 |       0 |    0 |    15 |      0 |      0 |          0 |
|                             llr.read_en_dff                                                               |                                              bsg_dff__parameterized0_1444 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                             ram                                                                           |                                         bsg_mem_1r1w_sync__parameterized1 |         38 |         38 |       0 |    0 |     0 |      0 |      1 |          0 |
|                               ram                                                                         |                                     simple_dual_one_clock__parameterized1 |         38 |         38 |       0 |    0 |     0 |      0 |      1 |          0 |
|                             write_regs                                                                    |                                                bsg_dff_en__parameterized6 |          1 |          1 |       0 |    0 |    15 |      0 |      0 |          0 |
|                         tag_hit_pe                                                                        |                                                       bsg_priority_encode |        123 |        123 |       0 |    0 |     0 |      0 |      0 |          0 |
|                           b                                                                               |                                        bsg_encode_one_hot__parameterized0 |        123 |        123 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         tag_mem                                                                           |                           bsg_mem_1rw_sync_mask_write_bit__parameterized0 |        709 |        709 |       0 |    0 |   386 |      2 |      1 |          0 |
|                           from1r1w.ram                                                                    |                 bsg_mem_1rw_sync_mask_write_bit_from_1r1w__parameterized0 |        709 |        709 |       0 |    0 |   386 |      2 |      1 |          0 |
|                             (from1r1w.ram)                                                                |                 bsg_mem_1rw_sync_mask_write_bit_from_1r1w__parameterized0 |          7 |          7 |       0 |    0 |   176 |      0 |      0 |          0 |
|                             common_next_regs                                                              |                                              bsg_dff__parameterized0_1439 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                             common_regs                                                                   |                                           bsg_dff_en__parameterized1_1440 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|                             llr.dff_bypass                                                                |                                         bsg_dff_en_bypass__parameterized0 |        236 |        236 |       0 |    0 |   176 |      0 |      0 |          0 |
|                               dff                                                                         |                                                bsg_dff_en__parameterized3 |        236 |        236 |       0 |    0 |   176 |      0 |      0 |          0 |
|                             llr.read_en_dff                                                               |                                              bsg_dff__parameterized0_1441 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                             ram                                                                           |                                         bsg_mem_1r1w_sync__parameterized0 |         88 |         88 |       0 |    0 |     0 |      2 |      1 |          0 |
|                               ram                                                                         |                                     simple_dual_one_clock__parameterized0 |         88 |         88 |       0 |    0 |     0 |      2 |      1 |          0 |
|                             write_regs                                                                    |                                                bsg_dff_en__parameterized4 |        377 |        377 |       0 |    0 |    24 |      0 |      0 |          0 |
|                         tbuf_gen.tbuf                                                                     |                                                            bsg_cache_tbuf |        141 |        141 |       0 |    0 |    69 |      0 |      0 |          0 |
|                           (tbuf_gen.tbuf)                                                                 |                                                            bsg_cache_tbuf |         10 |         10 |       0 |    0 |     1 |      0 |      0 |          0 |
|                           q0                                                                              |                                                    bsg_cache_buffer_queue |        131 |        131 |       0 |    0 |    68 |      0 |      0 |          0 |
|                         track_mem_gen.track_mem                                                           |                                           bsg_mem_1rw_sync_mask_write_bit |        233 |        233 |       0 |    0 |   202 |      1 |      0 |          0 |
|                           from1r1w.ram                                                                    |                                 bsg_mem_1rw_sync_mask_write_bit_from_1r1w |        233 |        233 |       0 |    0 |   202 |      1 |      0 |          0 |
|                             (from1r1w.ram)                                                                |                                 bsg_mem_1rw_sync_mask_write_bit_from_1r1w |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|                             common_next_regs                                                              |                                              bsg_dff__parameterized0_1437 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                             common_regs                                                                   |                                                bsg_dff_en__parameterized1 |          4 |          4 |       0 |    0 |     8 |      0 |      0 |          0 |
|                             llr.dff_bypass                                                                |                                                         bsg_dff_en_bypass |         64 |         64 |       0 |    0 |    64 |      0 |      0 |          0 |
|                               dff                                                                         |                                                bsg_dff_en__parameterized0 |         64 |         64 |       0 |    0 |    64 |      0 |      0 |          0 |
|                             llr.read_en_dff                                                               |                                              bsg_dff__parameterized0_1438 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                             ram                                                                           |                                                         bsg_mem_1r1w_sync |        165 |        165 |       0 |    0 |     0 |      1 |      0 |          0 |
|                               ram                                                                         |                                                     simple_dual_one_clock |        165 |        165 |       0 |    0 |     0 |      1 |      0 |          0 |
|                             write_regs                                                                    |                                                bsg_dff_en__parameterized2 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|                       cache_controller                                                                    |                                                    bp_me_cache_controller |        476 |        266 |     210 |    0 |    42 |      0 |      0 |          0 |
|                         (cache_controller)                                                                |                                                    bp_me_cache_controller |          2 |          2 |       0 |    0 |     5 |      0 |      0 |          0 |
|                         cache_pkt_mask_mux                                                                |                                                  bsg_mux__parameterized10 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         mem_rev_data_bus_pack                                                             |                                                              bsg_bus_pack |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          0 |
|                           repl_mux                                                                        |                                                   bsg_mux__parameterized9 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         set_counter                                                                       |                                      bsg_counter_clear_up__parameterized2 |         12 |         12 |       0 |    0 |    10 |      0 |      0 |          0 |
|                         stream_pump                                                                       |                                                         bp_me_stream_pump |        417 |        209 |     208 |    0 |    22 |      0 |      0 |          0 |
|                           in                                                                              |                                                      bp_me_stream_pump_in |        262 |        178 |      84 |    0 |     8 |      0 |      0 |          0 |
|                             gearbox                                                                       |                                                 bp_me_stream_gearbox_1424 |        252 |        168 |      84 |    0 |     4 |      0 |      0 |          0 |
|                               fifo                                                                        |                                         bsg_two_fifo__parameterized3_1429 |        252 |        168 |      84 |    0 |     4 |      0 |      0 |          0 |
|                                 (fifo)                                                                    |                                         bsg_two_fifo__parameterized3_1429 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|                                 mem_1r1w                                                                  |                                        bsg_mem_1r1w__parameterized10_1430 |        251 |        167 |      84 |    0 |     0 |      0 |      0 |          0 |
|                                   synth                                                                   |                                  bsg_mem_1r1w_synth__parameterized10_1431 |        251 |        167 |      84 |    0 |     0 |      0 |      0 |          0 |
|                             pump_control                                                                  |                                            bp_me_stream_pump_control_1425 |         10 |         10 |       0 |    0 |     4 |      0 |      0 |          0 |
|                               (pump_control)                                                              |                                            bp_me_stream_pump_control_1425 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                               nz.counter                                                                  |                                                   bsg_counter_set_en_1426 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |          0 |
|                               nz.wrap_mux                                                                 |                                      bsg_mux_bitwise__parameterized0_1427 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 mux_segmented                                                             |                                    bsg_mux_segmented__parameterized1_1428 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                           out__0                                                                          |                                                     bp_me_stream_pump_out |         91 |          7 |      84 |    0 |     8 |      0 |      0 |          0 |
|                             gearbox                                                                       |                                 bp_me_stream_gearbox__parameterized0_1417 |         88 |          4 |      84 |    0 |     4 |      0 |      0 |          0 |
|                               fifo                                                                        |                                         bsg_two_fifo__parameterized3_1421 |         88 |          4 |      84 |    0 |     4 |      0 |      0 |          0 |
|                                 (fifo)                                                                    |                                         bsg_two_fifo__parameterized3_1421 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                                 mem_1r1w                                                                  |                                        bsg_mem_1r1w__parameterized10_1422 |         85 |          1 |      84 |    0 |     0 |      0 |      0 |          0 |
|                                   synth                                                                   |                                  bsg_mem_1r1w_synth__parameterized10_1423 |         85 |          1 |      84 |    0 |     0 |      0 |      0 |          0 |
|                             pump_control                                                                  |                                                 bp_me_stream_pump_control |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                               (pump_control)                                                              |                                                 bp_me_stream_pump_control |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                               nz.counter                                                                  |                                                   bsg_counter_set_en_1418 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|                           stream_fifo                                                                     |                                       bsg_fifo_1r1w_small__parameterized6 |         64 |         24 |      40 |    0 |     6 |      0 |      0 |          0 |
|                             unhardened.un.fifo                                                            |                            bsg_fifo_1r1w_small_unhardened__parameterized3 |         64 |         24 |      40 |    0 |     6 |      0 |      0 |          0 |
|                               ft                                                                          |                                          bsg_fifo_tracker__parameterized2 |         11 |         11 |       0 |    0 |     6 |      0 |      0 |          0 |
|                                 (ft)                                                                      |                                          bsg_fifo_tracker__parameterized2 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                                 rptr                                                                      |                                          bsg_circular_ptr__parameterized2 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                                 wptr                                                                      |                                     bsg_circular_ptr__parameterized2_1416 |          9 |          9 |       0 |    0 |     2 |      0 |      0 |          0 |
|                               mem_1r1w                                                                    |                                             bsg_mem_1r1w__parameterized11 |         53 |         13 |      40 |    0 |     0 |      0 |      0 |          0 |
|                                 synth                                                                     |                                       bsg_mem_1r1w_synth__parameterized11 |         53 |         13 |      40 |    0 |     0 |      0 |      0 |          0 |
|                         tag[0].fifo                                                                       |                                       bsg_fifo_1r1w_small__parameterized5 |          7 |          5 |       2 |    0 |     5 |      0 |      0 |          0 |
|                           unhardened.un.fifo                                                              |                            bsg_fifo_1r1w_small_unhardened__parameterized2 |          7 |          5 |       2 |    0 |     5 |      0 |      0 |          0 |
|                             ft                                                                            |                                          bsg_fifo_tracker__parameterized1 |          5 |          5 |       0 |    0 |     5 |      0 |      0 |          0 |
|                               (ft)                                                                        |                                          bsg_fifo_tracker__parameterized1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                               rptr                                                                        |                                          bsg_circular_ptr__parameterized1 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                               wptr                                                                        |                                     bsg_circular_ptr__parameterized1_1415 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                             mem_1r1w                                                                      |                                              bsg_mem_1r1w__parameterized9 |          2 |          0 |       2 |    0 |     0 |      0 |      0 |          0 |
|                               synth                                                                       |                                        bsg_mem_1r1w_synth__parameterized9 |          2 |          0 |       2 |    0 |     0 |      0 |      0 |          0 |
|                       fifo                                                                                |                                       bsg_fifo_1r1w_small__parameterized4 |         92 |          8 |      84 |    0 |     8 |      0 |      0 |          0 |
|                         unhardened.un.fifo                                                                |                            bsg_fifo_1r1w_small_unhardened__parameterized1 |         92 |          8 |      84 |    0 |     8 |      0 |      0 |          0 |
|                           ft                                                                              |                                          bsg_fifo_tracker__parameterized0 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |          0 |
|                             (ft)                                                                          |                                          bsg_fifo_tracker__parameterized0 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                             rptr                                                                          |                                          bsg_circular_ptr__parameterized0 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |          0 |
|                             wptr                                                                          |                                     bsg_circular_ptr__parameterized0_1414 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|                           mem_1r1w                                                                        |                                              bsg_mem_1r1w__parameterized8 |         84 |          0 |      84 |    0 |     0 |      0 |      0 |          0 |
|                             synth                                                                         |                                        bsg_mem_1r1w_synth__parameterized8 |         84 |          0 |      84 |    0 |     0 |      0 |      0 |          0 |
|                     unicore_lite                                                                          |                                                           bp_unicore_lite |      29903 |      29236 |     649 |   18 | 10932 |     28 |      1 |         11 |
|                       (unicore_lite)                                                                      |                                                           bp_unicore_lite |          5 |          5 |       0 |    0 |     0 |      0 |      0 |          0 |
|                       core_minimal                                                                        |                                                           bp_core_minimal |      27405 |      27172 |     215 |   18 |  9514 |     28 |      1 |         11 |
|                         be                                                                                |                                                                 bp_be_top |      23572 |      23376 |     178 |   18 |  7187 |     16 |      0 |         11 |
|                           calculator                                                                      |                                                      bp_be_calculator_top |      20875 |      20837 |      20 |   18 |  6411 |     11 |      0 |         11 |
|                             (calculator)                                                                  |                                                      bp_be_calculator_top |         69 |         69 |       0 |    0 |     0 |      0 |      0 |          0 |
|                             catchup.catchup_reservation_reg                                               |                                                   bsg_dff__parameterized5 |       1362 |       1362 |       0 |    0 |   320 |      0 |      0 |          0 |
|                             catchup.pipe_int_catchup                                                      |                                                            bp_be_pipe_int |        443 |        443 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               (catchup.pipe_int_catchup)                                                  |                                                            bp_be_pipe_int |        347 |        347 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               bclzh                                                                       |                                                bsg_counting_leading_zeros |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 pe0                                                                       |                                  bsg_priority_encode__parameterized1_1412 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   b                                                                       |                                   bsg_encode_one_hot__parameterized2_1413 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               bclzl                                                                       |                                           bsg_counting_leading_zeros_1409 |         29 |         29 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 pe0                                                                       |                                       bsg_priority_encode__parameterized1 |         29 |         29 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   b                                                                       |                                        bsg_encode_one_hot__parameterized2 |         29 |         29 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               box                                                                         |                                                        bp_be_int_box_1410 |         46 |         46 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               popc                                                                        |                                         bsg_popcount__parameterized0_1411 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |          0 |
|                             comp_stage_reg                                                                |                                                  bsg_dff__parameterized17 |        152 |        152 |       0 |    0 |   389 |      0 |      0 |          0 |
|                             exc_stage_reg                                                                 |                                                  bsg_dff__parameterized18 |         38 |         22 |       0 |   16 |    58 |      0 |      0 |          0 |
|                             late_wb_mux_oh                                                                |                                          bsg_mux_one_hot__parameterized13 |        169 |        169 |       0 |    0 |     0 |      0 |      0 |          0 |
|                             pencode[0].fwd_mux_oh                                                         |                                           bsg_mux_one_hot__parameterized4 |        198 |        198 |       0 |    0 |     0 |      0 |      0 |          0 |
|                             pencode[1].fwd_mux_oh                                                         |                                      bsg_mux_one_hot__parameterized4_1278 |        198 |        198 |       0 |    0 |     0 |      0 |      0 |          0 |
|                             pencode[2].fwd_mux_oh                                                         |                                      bsg_mux_one_hot__parameterized4_1279 |        198 |        198 |       0 |    0 |     0 |      0 |      0 |          0 |
|                             pipe_aux                                                                      |                                                            bp_be_pipe_aux |       1994 |       1994 |       0 |    0 |   192 |      0 |      0 |          0 |
|                               (pipe_aux)                                                                  |                                                            bp_be_pipe_aux |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               f2dw                                                                        |                                                                 recFNToIN |        188 |        188 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               f2w                                                                         |                                                 recFNToIN__parameterized0 |         84 |         84 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               fcmp                                                                        |                                                              compareRecFN |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               fp_box                                                                      |                                              bp_be_fp_box__hierPathDup__1 |        334 |        334 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 (fp_box)                                                                  |                                              bp_be_fp_box__hierPathDup__1 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 in32_rec                                                                  |                                                 fNToRecFN__hierPathDup__1 |         94 |         94 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   (in32_rec)                                                              |                                                 fNToRecFN__hierPathDup__1 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   clz                                                                     |                bsg_counting_leading_zeros__parameterized1__hierPathDup__1 |         92 |         92 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                     pe0                                                                   |                       bsg_priority_encode__parameterized4__hierPathDup__1 |         92 |         92 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                       b                                                                   |                        bsg_encode_one_hot__parameterized5__hierPathDup__1 |         92 |         92 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 in64_rec                                                                  |                                 fNToRecFN__parameterized0__hierPathDup__1 |        234 |        234 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   (in64_rec)                                                              |                                 fNToRecFN__parameterized0__hierPathDup__1 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   clz                                                                     |                bsg_counting_leading_zeros__parameterized2__hierPathDup__1 |        222 |        222 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                     pe0                                                                   |                       bsg_priority_encode__parameterized5__hierPathDup__1 |        222 |        222 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                       b                                                                   |                        bsg_encode_one_hot__parameterized6__hierPathDup__1 |        222 |        222 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               frs1_to_raw                                                                 |                                                          bp_be_rec_to_raw |          6 |          6 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               frs2_to_raw                                                                 |                                                     bp_be_rec_to_raw_1407 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               i2f                                                                         |                                                                 iNToRecFN |        965 |        965 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 iNToRawFN                                                                 |                                                                 iNToRawFN |        249 |        249 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   (iNToRawFN)                                                             |                                                                 iNToRawFN |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   clz                                                                     |                                bsg_counting_leading_zeros__parameterized0 |        234 |        234 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                     pe0                                                                   |                                       bsg_priority_encode__parameterized3 |        234 |        234 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                       b                                                                   |                                        bsg_encode_one_hot__parameterized4 |        234 |        234 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 roundRawToOut                                                             |                                                      roundAnyRawFNToRecFN |        723 |        723 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               int_box                                                                     |                                             bp_be_int_box__hierPathDup__2 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               rebox                                                                       |                                            bp_be_fp_rebox__hierPathDup__1 |        177 |        177 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 (rebox)                                                                   |                                            bp_be_fp_rebox__hierPathDup__1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 round_mixed                                                               |                                   roundRawFNtoRecFN_mixed__hierPathDup__1 |        176 |        176 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   recover                                                                 |                                       recFNToRecFN_unsafe__hierPathDup__1 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   round32                                                                 |                      roundAnyRawFNToRecFN__parameterized1__hierPathDup__1 |        109 |        109 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                     (round32)                                                             |                      roundAnyRawFNToRecFN__parameterized1__hierPathDup__1 |         76 |         76 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                     lowMask_roundMask                                                     |                                          lowMaskLoHi__parameterized0_1408 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   round64                                                                 |                      roundAnyRawFNToRecFN__parameterized0__hierPathDup__1 |         60 |         60 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               retiming_chain                                                              |                                                             bsg_dff_chain |        239 |        239 |       0 |    0 |   192 |      0 |      0 |          0 |
|                                 chained.genblk1[1].ch_reg                                                 |                                                   bsg_dff__parameterized8 |        239 |        239 |       0 |    0 |   192 |      0 |      0 |          0 |
|                             pipe_fma                                                                      |                                                            bp_be_pipe_fma |       2545 |       2543 |       0 |    2 |   463 |      0 |      0 |         11 |
|                               (pipe_fma)                                                                  |                                                            bp_be_pipe_fma |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               fma                                                                         |                                                          mulAddRecFNToRaw |       1852 |       1852 |       0 |    0 |   374 |      0 |      0 |         11 |
|                                 mulAdd                                                                    |                                                      bsg_mul_add_unsigned |        195 |        195 |       0 |    0 |   214 |      0 |      0 |          9 |
|                                   (mulAdd)                                                                |                                                      bsg_mul_add_unsigned |        194 |        194 |       0 |    0 |     0 |      0 |      0 |          9 |
|                                   post_mul_add                                                            |                                             bsg_dff_chain__parameterized5 |          1 |          1 |       0 |    0 |   214 |      0 |      0 |          0 |
|                                     chained.genblk1[1].ch_reg                                             |                                                  bsg_dff__parameterized14 |          1 |          1 |       0 |    0 |   107 |      0 |      0 |          0 |
|                                     chained.genblk1[2].ch_reg                                             |                                             bsg_dff__parameterized14_1406 |          0 |          0 |       0 |    0 |   107 |      0 |      0 |          0 |
|                                 mulAddToRaw_postMul                                                       |                                                  mulAddRecFNToRaw_postMul |        899 |        899 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   (mulAddToRaw_postMul)                                                   |                                                  mulAddRecFNToRaw_postMul |        264 |        264 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   clz                                                                     |                                bsg_counting_leading_zeros__parameterized3 |        687 |        687 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                     pe0                                                                   |                                       bsg_priority_encode__parameterized7 |        687 |        687 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                       b                                                                   |                                        bsg_encode_one_hot__parameterized8 |        687 |        687 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 mulAddToRaw_preMul                                                        |                                                   mulAddRecFNToRaw_preMul |        655 |        655 |       0 |    0 |     0 |      0 |      0 |          2 |
|                                 shuntMulAdd                                                               |                                             bsg_dff_chain__parameterized6 |        103 |        103 |       0 |    0 |   160 |      0 |      0 |          0 |
|                                   chained.genblk1[1].ch_reg                                               |                                                  bsg_dff__parameterized15 |          0 |          0 |       0 |    0 |    80 |      0 |      0 |          0 |
|                                   chained.genblk1[2].ch_reg                                               |                                             bsg_dff__parameterized15_1405 |        103 |        103 |       0 |    0 |    80 |      0 |      0 |          0 |
|                               fma_info_chain                                                              |                                             bsg_dff_chain__parameterized2 |         18 |         17 |       0 |    1 |    10 |      0 |      0 |          0 |
|                                 chained.genblk1[1].ch_reg                                                 |                                              bsg_dff__parameterized2_1402 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|                                 chained.genblk1[2].ch_reg                                                 |                                              bsg_dff__parameterized2_1403 |          2 |          1 |       0 |    1 |     3 |      0 |      0 |          0 |
|                                 chained.genblk1[3].ch_reg                                                 |                                              bsg_dff__parameterized2_1404 |         14 |         14 |       0 |    0 |     4 |      0 |      0 |          0 |
|                               fma_v_chain                                                                 |                                            bsg_dff_chain__parameterized10 |         18 |         17 |       0 |    1 |     1 |      0 |      0 |          0 |
|                                 chained.genblk1[2].ch_reg                                                 |                                              bsg_dff__parameterized0_1400 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                                 chained.genblk1[3].ch_reg                                                 |                                              bsg_dff__parameterized0_1401 |         17 |         17 |       0 |    0 |     1 |      0 |      0 |          0 |
|                               imul_box                                                                    |                                             bp_be_int_box__hierPathDup__4 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               imul_v_chain                                                                |                                        bsg_dff_chain__parameterized0_1394 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                                 chained.genblk1[1].ch_reg                                                 |                                              bsg_dff__parameterized0_1398 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                 chained.genblk1[2].ch_reg                                                 |                                              bsg_dff__parameterized0_1399 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                               mul_info_chain                                                              |                                             bsg_dff_chain__parameterized3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                                 chained.genblk1[1].ch_reg                                                 |                                              bsg_dff__parameterized1_1396 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                 chained.genblk1[2].ch_reg                                                 |                                              bsg_dff__parameterized1_1397 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                               rebox                                                                       |                                            bp_be_fp_rebox__hierPathDup__2 |        182 |        182 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 round_mixed                                                               |                                   roundRawFNtoRecFN_mixed__hierPathDup__2 |        182 |        182 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   recover                                                                 |                                       recFNToRecFN_unsafe__hierPathDup__2 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   round32                                                                 |                      roundAnyRawFNToRecFN__parameterized1__hierPathDup__2 |         92 |         92 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                     (round32)                                                             |                      roundAnyRawFNToRecFN__parameterized1__hierPathDup__2 |         90 |         90 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                     lowMask_roundMask                                                     |                                          lowMaskLoHi__parameterized0_1395 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   round64                                                                 |                      roundAnyRawFNToRecFN__parameterized0__hierPathDup__2 |         76 |         76 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               round_info_chain                                                            |                                             bsg_dff_chain__parameterized7 |        468 |        468 |       0 |    0 |    74 |      0 |      0 |          0 |
|                                 chained.genblk1[1].ch_reg                                                 |                                                  bsg_dff__parameterized16 |        468 |        468 |       0 |    0 |    74 |      0 |      0 |          0 |
|                             pipe_int_early                                                                |                                            bp_be_pipe_int__hierPathDup__1 |        540 |        540 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               (pipe_int_early)                                                            |                                            bp_be_pipe_int__hierPathDup__1 |        488 |        488 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               bclzh                                                                       |                                bsg_counting_leading_zeros__hierPathDup__1 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 pe0                                                                       |                       bsg_priority_encode__parameterized1__hierPathDup__1 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   b                                                                       |                        bsg_encode_one_hot__parameterized2__hierPathDup__1 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               bclzl                                                                       |                                bsg_counting_leading_zeros__hierPathDup__2 |         30 |         30 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 pe0                                                                       |                       bsg_priority_encode__parameterized1__hierPathDup__2 |         30 |         30 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   b                                                                       |                        bsg_encode_one_hot__parameterized2__hierPathDup__2 |         30 |         30 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               box                                                                         |                                             bp_be_int_box__hierPathDup__1 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               popc                                                                        |                                              bsg_popcount__parameterized0 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                             pipe_long                                                                     |                                                           bp_be_pipe_long |       1887 |       1887 |       0 |    0 |   638 |      0 |      0 |          0 |
|                               fdiv                                                                        |                                                         divSqrtRecFNToRaw |        800 |        800 |       0 |    0 |   188 |      0 |      0 |          0 |
|                                 (fdiv)                                                                    |                                                         divSqrtRecFNToRaw |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 divSqrtTwoBitPerIter.divSqrtRecFNToRaw                                    |                                                  divSqrtRecFNToRaw_medium |        799 |        799 |       0 |    0 |   188 |      0 |      0 |          0 |
|                                   (divSqrtTwoBitPerIter.divSqrtRecFNToRaw)                                |                                                  divSqrtRecFNToRaw_medium |        551 |        551 |       0 |    0 |   188 |      0 |      0 |          0 |
|                                   sigX_N_mux                                                              |                                          bsg_mux_one_hot__parameterized12 |         56 |         56 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   trialTerm_mux                                                           |                                          bsg_mux_one_hot__parameterized11 |        194 |        194 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               fdivsqrt_pending_reg                                                        |                                     bsg_dff_reset_en__parameterized2_1387 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                               fwb_reg                                                                     |                                               bsg_dff_en__parameterized25 |         13 |         13 |       0 |    0 |     9 |      0 |      0 |          0 |
|                               idiv                                                                        |                                                        bsg_idiv_iterative |        506 |        506 |       0 |    0 |   215 |      0 |      0 |          0 |
|                                 adder1                                                                    |                                                             bsg_adder_cin |         65 |         65 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 adder2                                                                    |                                                        bsg_adder_cin_1389 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 control                                                                   |                                             bsg_idiv_iterative_controller |        129 |        129 |       0 |    0 |    19 |      0 |      0 |          0 |
|                                   (control)                                                               |                                             bsg_idiv_iterative_controller |         18 |         18 |       0 |    0 |    13 |      0 |      0 |          0 |
|                                   calc_counter                                                            |                                      bsg_counter_clear_up__parameterized6 |        111 |        111 |       0 |    0 |     6 |      0 |      0 |          0 |
|                                 muxA                                                                      |                                          bsg_mux_one_hot__parameterized10 |         65 |         65 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 muxB                                                                      |                                           bsg_mux_one_hot__parameterized9 |        130 |        130 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 muxC                                                                      |                                      bsg_mux_one_hot__parameterized9_1390 |         68 |         68 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 opA_reg                                                                   |                                               bsg_dff_en__parameterized23 |         18 |         18 |       0 |    0 |    65 |      0 |      0 |          0 |
|                                 opB_reg                                                                   |                                          bsg_dff_en__parameterized23_1391 |          0 |          0 |       0 |    0 |    65 |      0 |      0 |          0 |
|                                 opC_reg                                                                   |                                          bsg_dff_en__parameterized23_1392 |         31 |         31 |       0 |    0 |    65 |      0 |      0 |          0 |
|                                 req_reg                                                                   |                                                           bsg_dff_en_1393 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                               imulh                                                                       |                                                        bsg_imul_iterative |        337 |        337 |       0 |    0 |   211 |      0 |      0 |          0 |
|                               ird_box                                                                     |                                                             bp_be_int_box |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               iwb_reg                                                                     |                                               bsg_dff_en__parameterized24 |         67 |         67 |       0 |    0 |    12 |      0 |      0 |          0 |
|                               mask_reg                                                                    |                                              bsg_dff__parameterized1_1388 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                               rebox                                                                       |                                                            bp_be_fp_rebox |        166 |        166 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 round_mixed                                                               |                                                   roundRawFNtoRecFN_mixed |        166 |        166 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   recover                                                                 |                                                       recFNToRecFN_unsafe |         14 |         14 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   round32                                                                 |                                      roundAnyRawFNToRecFN__parameterized1 |         76 |         76 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                     (round32)                                                             |                                      roundAnyRawFNToRecFN__parameterized1 |         75 |         75 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                     lowMask_roundMask                                                     |                                               lowMaskLoHi__parameterized0 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   round64                                                                 |                                      roundAnyRawFNToRecFN__parameterized0 |         76 |         76 |       0 |    0 |     0 |      0 |      0 |          0 |
|                             pipe_mem                                                                      |                                                            bp_be_pipe_mem |       5135 |       5115 |      20 |    0 |  3001 |     11 |      0 |          0 |
|                               (pipe_mem)                                                                  |                                                            bp_be_pipe_mem |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               data_reg                                                                    |                                                  bsg_dff__parameterized12 |          0 |          0 |       0 |    0 |    71 |      0 |      0 |          0 |
|                               dcache                                                                      |                                                              bp_be_dcache |       4151 |       4131 |      20 |    0 |  1683 |     11 |      0 |          0 |
|                                 (dcache)                                                                  |                                                              bp_be_dcache |         13 |         13 |       0 |    0 |     2 |      0 |      0 |          0 |
|                                 cache_req_v_reg                                                           |                                        bsg_dff_reset__parameterized3_1373 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                 cached_hit_reg                                                            |                                                  bsg_dff__parameterized11 |          9 |          9 |       0 |    0 |    12 |      0 |      0 |          0 |
|                                 d[0].data_mem                                                             |          bsg_mem_1rw_sync_mask_write_byte__parameterized0__hierPathDup__5 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                                   ram                                                                     |                          bytewrite_ram_1b__parameterized0__hierPathDup__5 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                                 d[1].data_mem                                                             |                          bsg_mem_1rw_sync_mask_write_byte__parameterized0 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                                   ram                                                                     |                                          bytewrite_ram_1b__parameterized0 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                                 d[2].data_mem                                                             |          bsg_mem_1rw_sync_mask_write_byte__parameterized0__hierPathDup__3 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                                   ram                                                                     |                          bytewrite_ram_1b__parameterized0__hierPathDup__3 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                                 d[3].data_mem                                                             |          bsg_mem_1rw_sync_mask_write_byte__parameterized0__hierPathDup__1 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                                   ram                                                                     |                          bytewrite_ram_1b__parameterized0__hierPathDup__1 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                                 d[4].data_mem                                                             |          bsg_mem_1rw_sync_mask_write_byte__parameterized0__hierPathDup__4 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                                   ram                                                                     |                          bytewrite_ram_1b__parameterized0__hierPathDup__4 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                                 d[5].data_mem                                                             |          bsg_mem_1rw_sync_mask_write_byte__parameterized0__hierPathDup__2 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                                   ram                                                                     |                          bytewrite_ram_1b__parameterized0__hierPathDup__2 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                                 d[6].data_mem                                                             |          bsg_mem_1rw_sync_mask_write_byte__parameterized0__hierPathDup__7 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                                   ram                                                                     |                          bytewrite_ram_1b__parameterized0__hierPathDup__7 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                                 d[7].data_mem                                                             |          bsg_mem_1rw_sync_mask_write_byte__parameterized0__hierPathDup__6 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                                   ram                                                                     |                          bytewrite_ram_1b__parameterized0__hierPathDup__6 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                                 data_mem_pkt_way_reg                                                      |                                              bsg_dff__parameterized3_1374 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                                 hum.fill_reg                                                              |                                         bsg_dff_reset_en__parameterized15 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |          0 |
|                                 l1_lrsc.load_reserved_addr                                                |                                               bsg_dff_en__parameterized20 |         10 |         10 |       0 |    0 |    26 |      0 |      0 |          0 |
|                                 l1_lrsc.load_reserved_v_reg                                               |                              bsg_dff_reset_set_clear__parameterized0_1375 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                 l1_lrsc.lrsc_lock_counter                                                 |                                      bsg_counter_clear_up__parameterized5 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |          0 |
|                                 ld_data_set_select_mux                                                    |                           bsg_mux_one_hot__parameterized3__hierPathDup__1 |         56 |         56 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 load_hit_index_encoder                                                    |                        bsg_encode_one_hot__parameterized0__hierPathDup__3 |         20 |         20 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 lru_encoder                                                               |                                bsg_lru_pseudo_tree_encode__hierPathDup__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   lru.rank[1].nz.mux                                                      |                                   bsg_mux__parameterized3__hierPathDup__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   lru.rank[2].nz.mux                                                      |                                   bsg_mux__parameterized4__hierPathDup__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 mshr_reg                                                                  |                                               bsg_dff_en__parameterized22 |          0 |          0 |       0 |    0 |   130 |      0 |      0 |          0 |
|                                 pe_invalid                                                                |                                       bsg_priority_encode__hierPathDup__1 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   b                                                                       |                        bsg_encode_one_hot__parameterized0__hierPathDup__1 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 pkt_decoder                                                               |                                                      bp_be_dcache_decoder |         33 |         33 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 read_data_rotate                                                          |                                     bsg_rotate_right__parameterized1_1376 |        768 |        768 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 stat_mem                                                                  |                           bsg_mem_1rw_sync_mask_write_bit__parameterized4 |         88 |         68 |      20 |    0 |    69 |      0 |      0 |          0 |
|                                   from1r1w.ram                                                            |                 bsg_mem_1rw_sync_mask_write_bit_from_1r1w__parameterized3 |         88 |         68 |      20 |    0 |    69 |      0 |      0 |          0 |
|                                     (from1r1w.ram)                                                        |                 bsg_mem_1rw_sync_mask_write_bit_from_1r1w__parameterized3 |          1 |          1 |       0 |    0 |    15 |      0 |      0 |          0 |
|                                     common_next_regs                                                      |                                              bsg_dff__parameterized0_1384 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                     common_regs                                                           |                                          bsg_dff_en__parameterized13_1385 |          3 |          3 |       0 |    0 |     7 |      0 |      0 |          0 |
|                                     llr.dff_bypass                                                        |                         bsg_dff_en_bypass__parameterized1__hierPathDup__1 |         23 |         23 |       0 |    0 |    15 |      0 |      0 |          0 |
|                                       dff                                                                 |                                bsg_dff_en__parameterized5__hierPathDup__1 |         23 |         23 |       0 |    0 |    15 |      0 |      0 |          0 |
|                                     llr.read_en_dff                                                       |                                              bsg_dff__parameterized0_1386 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                     ram                                                                   |                                         bsg_mem_1r1w_sync__parameterized5 |         59 |         39 |      20 |    0 |    15 |      0 |      0 |          0 |
|                                       ram                                                                 |                                     simple_dual_one_clock__parameterized5 |         59 |         39 |      20 |    0 |    15 |      0 |      0 |          0 |
|                                     write_regs                                                            |                                bsg_dff_en__parameterized6__hierPathDup__1 |          2 |          2 |       0 |    0 |    15 |      0 |      0 |          0 |
|                                 store_hit_index_encoder                                                   |                        bsg_encode_one_hot__parameterized0__hierPathDup__2 |         28 |         28 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 tag_mem                                                                   |           bsg_mem_1rw_sync_mask_write_bit__parameterized2__hierPathDup__1 |        704 |        704 |       0 |    0 |   393 |      3 |      0 |          0 |
|                                   from1r1w.ram                                                            | bsg_mem_1rw_sync_mask_write_bit_from_1r1w__parameterized2__hierPathDup__1 |        704 |        704 |       0 |    0 |   393 |      3 |      0 |          0 |
|                                     (from1r1w.ram)                                                        | bsg_mem_1rw_sync_mask_write_bit_from_1r1w__parameterized2__hierPathDup__1 |          5 |          5 |       0 |    0 |   184 |      0 |      0 |          0 |
|                                     common_next_regs                                                      |                                              bsg_dff__parameterized0_1381 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                     common_regs                                                           |                                          bsg_dff_en__parameterized13_1382 |          2 |          2 |       0 |    0 |     7 |      0 |      0 |          0 |
|                                     llr.dff_bypass                                                        |                         bsg_dff_en_bypass__parameterized3__hierPathDup__1 |        240 |        240 |       0 |    0 |   184 |      0 |      0 |          0 |
|                                       dff                                                                 |                               bsg_dff_en__parameterized12__hierPathDup__1 |        240 |        240 |       0 |    0 |   184 |      0 |      0 |          0 |
|                                     llr.read_en_dff                                                       |                                              bsg_dff__parameterized0_1383 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                     ram                                                                   |                         bsg_mem_1r1w_sync__parameterized4__hierPathDup__1 |         96 |         96 |       0 |    0 |     0 |      3 |      0 |          0 |
|                                       ram                                                                 |                     simple_dual_one_clock__parameterized4__hierPathDup__1 |         96 |         96 |       0 |    0 |     0 |      3 |      0 |          0 |
|                                     write_regs                                                            |                               bsg_dff_en__parameterized14__hierPathDup__1 |        360 |        360 |       0 |    0 |    16 |      0 |      0 |          0 |
|                                 tag_mem_pkt_way_reg                                                       |                                              bsg_dff__parameterized3_1377 |         80 |         80 |       0 |    0 |     3 |      0 |      0 |          0 |
|                                 tl_stage_reg                                                              |                                                   bsg_dff__parameterized9 |         13 |         13 |       0 |    0 |    43 |      0 |      0 |          0 |
|                                 tv_snoop_mux                                                              |                                                  bsg_mux__parameterized15 |        615 |        615 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 tv_stage_reg                                                              |                                                  bsg_dff__parameterized10 |        888 |        888 |       0 |    0 |   675 |      0 |      0 |          0 |
|                                 v_tl_reg                                                                  |                                        bsg_dff_reset__parameterized3_1378 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                 v_tv_reg                                                                  |                                        bsg_dff_reset__parameterized3_1379 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                 wbuf                                                                      |                                                         bp_be_dcache_wbuf |        788 |        788 |       0 |    0 |   294 |      0 |      0 |          0 |
|                                   (wbuf)                                                                  |                                                         bp_be_dcache_wbuf |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   bypass_mux_segmented                                                    |                         bsg_mux_segmented__parameterized4__hierPathDup__1 |         56 |         56 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   bypass_reg                                                              |                                            bsg_dff_reset__parameterized18 |        382 |        382 |       0 |    0 |    72 |      0 |      0 |          0 |
|                                   mux_segmented_merge0                                                    |                                         bsg_mux_segmented__parameterized4 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   mux_segmented_merge1                                                    |                         bsg_mux_segmented__parameterized4__hierPathDup__2 |         64 |         64 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   num_els_counter                                                         |                                       bsg_counter_up_down__parameterized1 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                                   wbuf_entry0_reg                                                         |                                               bsg_dff_en__parameterized21 |         78 |         78 |       0 |    0 |   110 |      0 |      0 |          0 |
|                                   wbuf_entry1_reg                                                         |                               bsg_dff_en__parameterized21__hierPathDup__1 |        208 |        208 |       0 |    0 |   110 |      0 |      0 |          0 |
|                                 wbuf_data_in_mux                                                          |                                           bsg_mux_one_hot__parameterized7 |         64 |         64 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 wbuf_data_mem_mask_in_mux                                                 |                                           bsg_mux_one_hot__parameterized8 |         18 |         18 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 write_mask_rotate                                                         |                                      bsg_rotate_left__parameterized1_1380 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               dmmu                                                                        |                                                    bp_mmu__parameterized0 |        672 |        672 |       0 |    0 |  1234 |      0 |      0 |          0 |
|                                 (dmmu)                                                                    |                                                    bp_mmu__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 bypass_v_reg                                                              |                              bsg_dff_reset_set_clear__parameterized0_1301 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                 entry_reg                                                                 |                                         bsg_dff_sync_read__hierPathDup__1 |         42 |         42 |       0 |    0 |    29 |      0 |      0 |          0 |
|                                   bypass.data_reg                                                         |                         bsg_dff_en_bypass__parameterized2__hierPathDup__1 |         42 |         42 |       0 |    0 |    28 |      0 |      0 |          0 |
|                                     dff                                                                   |                               bsg_dff_en__parameterized11__hierPathDup__1 |         42 |         42 |       0 |    0 |    28 |      0 |      0 |          0 |
|                                   v_reg                                                                   |                                              bsg_dff__parameterized0_1372 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                 r_v_reg                                                                   |                                              bsg_dff_reset_set_clear_1302 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                 read_reg                                                                  |                                     bsg_dff_reset_en__parameterized8_1303 |         16 |         16 |       0 |    0 |    57 |      0 |      0 |          0 |
|                                 tlb                                                                       |                                                    bp_tlb__parameterized0 |        610 |        610 |       0 |    0 |  1146 |      0 |      0 |          0 |
|                                   mem_array_1g[0].mem_reg                                                 |                                           bsg_dff_en__parameterized9_1304 |          1 |          1 |       0 |    0 |     9 |      0 |      0 |          0 |
|                                   mem_array_2m[0].mem_reg                                                 |                                           bsg_dff_en__parameterized8_1305 |          0 |          0 |       0 |    0 |    18 |      0 |      0 |          0 |
|                                   mem_array_2m[1].mem_reg                                                 |                                           bsg_dff_en__parameterized8_1306 |          0 |          0 |       0 |    0 |    18 |      0 |      0 |          0 |
|                                   mem_array_2m[2].mem_reg                                                 |                                           bsg_dff_en__parameterized8_1307 |          0 |          0 |       0 |    0 |    18 |      0 |      0 |          0 |
|                                   mem_array_2m[3].mem_reg                                                 |                                           bsg_dff_en__parameterized8_1308 |          0 |          0 |       0 |    0 |    18 |      0 |      0 |          0 |
|                                   mem_array_4k[0].mem_reg                                                 |                                bsg_dff_en__parameterized7__hierPathDup__1 |          0 |          0 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                   mem_array_4k[10].mem_reg                                                |                                           bsg_dff_en__parameterized7_1309 |          0 |          0 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                   mem_array_4k[11].mem_reg                                                |                                           bsg_dff_en__parameterized7_1310 |          0 |          0 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                   mem_array_4k[12].mem_reg                                                |                                           bsg_dff_en__parameterized7_1311 |          0 |          0 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                   mem_array_4k[13].mem_reg                                                |                                           bsg_dff_en__parameterized7_1312 |          0 |          0 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                   mem_array_4k[14].mem_reg                                                |                                           bsg_dff_en__parameterized7_1313 |          0 |          0 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                   mem_array_4k[15].mem_reg                                                |                                           bsg_dff_en__parameterized7_1314 |          0 |          0 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                   mem_array_4k[1].mem_reg                                                 |                                           bsg_dff_en__parameterized7_1315 |          0 |          0 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                   mem_array_4k[2].mem_reg                                                 |                                           bsg_dff_en__parameterized7_1316 |          0 |          0 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                   mem_array_4k[3].mem_reg                                                 |                                           bsg_dff_en__parameterized7_1317 |          0 |          0 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                   mem_array_4k[4].mem_reg                                                 |                                           bsg_dff_en__parameterized7_1318 |          0 |          0 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                   mem_array_4k[5].mem_reg                                                 |                                           bsg_dff_en__parameterized7_1319 |          0 |          0 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                   mem_array_4k[6].mem_reg                                                 |                                           bsg_dff_en__parameterized7_1320 |          0 |          0 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                   mem_array_4k[7].mem_reg                                                 |                                           bsg_dff_en__parameterized7_1321 |          0 |          0 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                   mem_array_4k[8].mem_reg                                                 |                                           bsg_dff_en__parameterized7_1322 |          0 |          0 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                   mem_array_4k[9].mem_reg                                                 |                                           bsg_dff_en__parameterized7_1323 |          0 |          0 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                   one_hot_sel_high                                                        |                                           bsg_mux_one_hot__parameterized6 |         89 |         89 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   one_hot_sel_low                                                         |                           bsg_mux_one_hot__parameterized0__hierPathDup__1 |         81 |         81 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   one_hot_sel_med                                                         |                                           bsg_mux_one_hot__parameterized5 |         99 |         99 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   replacement_2m                                                          |                                  bsg_cam_1r1w_replacement__parameterized1 |         19 |         19 |       0 |    0 |     3 |      0 |      0 |          0 |
|                                     lru.alloc_update_mux                                                  |                                           bsg_mux_bitwise__parameterized2 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                       mux_segmented                                                       |                                    bsg_mux_segmented__parameterized3_1371 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                     lru.empty_encoder                                                     |                                       bsg_priority_encode__parameterized6 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                       b                                                                   |                                   bsg_encode_one_hot__parameterized7_1370 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                     lru.lru_encoder                                                       |                                bsg_lru_pseudo_tree_encode__parameterized1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                       lru.rank[1].nz.mux                                                  |                                              bsg_mux__parameterized3_1369 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                     lru.lru_reg                                                           |                                         bsg_dff_reset_en__parameterized14 |         10 |         10 |       0 |    0 |     3 |      0 |      0 |          0 |
|                                     lru.read_update_mux                                                   |                                      bsg_mux_bitwise__parameterized2_1368 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                       mux_segmented                                                       |                                         bsg_mux_segmented__parameterized3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                     lru.read_way_encoder                                                  |                                        bsg_encode_one_hot__parameterized7 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   replacement_4k                                                          |                                             bsg_cam_1r1w_replacement_1324 |         88 |         88 |       0 |    0 |    15 |      0 |      0 |          0 |
|                                     lru.alloc_update_mux                                                  |                                      bsg_mux_bitwise__parameterized1_1356 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                       mux_segmented                                                       |                                    bsg_mux_segmented__parameterized2_1367 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                     lru.empty_encoder                                                     |                                  bsg_priority_encode__parameterized0_1357 |         54 |         54 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                       b                                                                   |                                   bsg_encode_one_hot__parameterized1_1366 |         54 |         54 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                     lru.lru_encoder                                                       |                           bsg_lru_pseudo_tree_encode__parameterized0_1358 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                       lru.rank[1].nz.mux                                                  |                                              bsg_mux__parameterized3_1363 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                       lru.rank[2].nz.mux                                                  |                                              bsg_mux__parameterized4_1364 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                       lru.rank[3].nz.mux                                                  |                                             bsg_mux__parameterized13_1365 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                     lru.lru_reg                                                           |                                     bsg_dff_reset_en__parameterized9_1359 |          8 |          8 |       0 |    0 |    15 |      0 |      0 |          0 |
|                                     lru.read_update_mux                                                   |                                      bsg_mux_bitwise__parameterized1_1360 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                       mux_segmented                                                       |                                    bsg_mux_segmented__parameterized2_1362 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                     lru.read_way_encoder                                                  |                                   bsg_encode_one_hot__parameterized1_1361 |         26 |         26 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   tag_array_1g                                                            |                    bsg_cam_1r1w_tag_array__parameterized0__hierPathDup__1 |         13 |         13 |       0 |    0 |    28 |      0 |      0 |          0 |
|                                     (tag_array_1g)                                                        |                    bsg_cam_1r1w_tag_array__parameterized0__hierPathDup__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                     nz.tag_array[0].tag_r_reg                                             |                              bsg_dff_en__parameterized10__hierPathDup__10 |         10 |         10 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                     nz.tag_array[0].v_reg                                                 |                                     bsg_dff_reset_en__parameterized2_1355 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                   tag_array_2m                                                            |                                    bsg_cam_1r1w_tag_array__parameterized1 |         43 |         43 |       0 |    0 |   112 |      0 |      0 |          0 |
|                                     (tag_array_2m)                                                        |                                    bsg_cam_1r1w_tag_array__parameterized1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                     nz.tag_array[0].tag_r_reg                                             |                              bsg_dff_en__parameterized10__hierPathDup__11 |          9 |          9 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                     nz.tag_array[0].v_reg                                                 |                                     bsg_dff_reset_en__parameterized2_1349 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                     nz.tag_array[1].tag_r_reg                                             |                              bsg_dff_en__parameterized10__hierPathDup__12 |          9 |          9 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                     nz.tag_array[1].v_reg                                                 |                                     bsg_dff_reset_en__parameterized2_1350 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                     nz.tag_array[2].tag_r_reg                                             |                                          bsg_dff_en__parameterized10_1351 |          9 |          9 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                     nz.tag_array[2].v_reg                                                 |                                     bsg_dff_reset_en__parameterized2_1352 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                     nz.tag_array[3].tag_r_reg                                             |                                          bsg_dff_en__parameterized10_1353 |          9 |          9 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                     nz.tag_array[3].v_reg                                                 |                                     bsg_dff_reset_en__parameterized2_1354 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                   tag_array_4k                                                            |                                    bsg_cam_1r1w_tag_array__hierPathDup__1 |        180 |        180 |       0 |    0 |   448 |      0 |      0 |          0 |
|                                     (tag_array_4k)                                                        |                                    bsg_cam_1r1w_tag_array__hierPathDup__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                     nz.tag_array[0].tag_r_reg                                             |                               bsg_dff_en__parameterized10__hierPathDup__8 |          9 |          9 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                     nz.tag_array[0].v_reg                                                 |                                     bsg_dff_reset_en__parameterized2_1325 |          6 |          6 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                     nz.tag_array[10].tag_r_reg                                            |                                          bsg_dff_en__parameterized10_1326 |          9 |          9 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                     nz.tag_array[10].v_reg                                                |                                     bsg_dff_reset_en__parameterized2_1327 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                     nz.tag_array[11].tag_r_reg                                            |                                          bsg_dff_en__parameterized10_1328 |          9 |          9 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                     nz.tag_array[11].v_reg                                                |                                     bsg_dff_reset_en__parameterized2_1329 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                     nz.tag_array[12].tag_r_reg                                            |                                          bsg_dff_en__parameterized10_1330 |          9 |          9 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                     nz.tag_array[12].v_reg                                                |                                     bsg_dff_reset_en__parameterized2_1331 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                     nz.tag_array[13].tag_r_reg                                            |                                          bsg_dff_en__parameterized10_1332 |          9 |          9 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                     nz.tag_array[13].v_reg                                                |                                     bsg_dff_reset_en__parameterized2_1333 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                     nz.tag_array[14].tag_r_reg                                            |                                          bsg_dff_en__parameterized10_1334 |          9 |          9 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                     nz.tag_array[14].v_reg                                                |                                     bsg_dff_reset_en__parameterized2_1335 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                     nz.tag_array[15].tag_r_reg                                            |                                          bsg_dff_en__parameterized10_1336 |          9 |          9 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                     nz.tag_array[15].v_reg                                                |                                     bsg_dff_reset_en__parameterized2_1337 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                     nz.tag_array[1].tag_r_reg                                             |                               bsg_dff_en__parameterized10__hierPathDup__3 |          9 |          9 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                     nz.tag_array[1].v_reg                                                 |                                     bsg_dff_reset_en__parameterized2_1338 |          6 |          6 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                     nz.tag_array[2].tag_r_reg                                             |                               bsg_dff_en__parameterized10__hierPathDup__1 |          9 |          9 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                     nz.tag_array[2].v_reg                                                 |                                     bsg_dff_reset_en__parameterized2_1339 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                     nz.tag_array[3].tag_r_reg                                             |                               bsg_dff_en__parameterized10__hierPathDup__5 |          9 |          9 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                     nz.tag_array[3].v_reg                                                 |                                     bsg_dff_reset_en__parameterized2_1340 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                     nz.tag_array[4].tag_r_reg                                             |                               bsg_dff_en__parameterized10__hierPathDup__4 |          9 |          9 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                     nz.tag_array[4].v_reg                                                 |                                     bsg_dff_reset_en__parameterized2_1341 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                     nz.tag_array[5].tag_r_reg                                             |                               bsg_dff_en__parameterized10__hierPathDup__6 |          9 |          9 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                     nz.tag_array[5].v_reg                                                 |                                     bsg_dff_reset_en__parameterized2_1342 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                     nz.tag_array[6].tag_r_reg                                             |                               bsg_dff_en__parameterized10__hierPathDup__7 |          9 |          9 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                     nz.tag_array[6].v_reg                                                 |                                     bsg_dff_reset_en__parameterized2_1343 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                     nz.tag_array[7].tag_r_reg                                             |                               bsg_dff_en__parameterized10__hierPathDup__2 |          9 |          9 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                     nz.tag_array[7].v_reg                                                 |                                     bsg_dff_reset_en__parameterized2_1344 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                     nz.tag_array[8].tag_r_reg                                             |                                          bsg_dff_en__parameterized10_1345 |          9 |          9 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                     nz.tag_array[8].v_reg                                                 |                                     bsg_dff_reset_en__parameterized2_1346 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                     nz.tag_array[9].tag_r_reg                                             |                                          bsg_dff_en__parameterized10_1347 |          9 |          9 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                     nz.tag_array[9].v_reg                                                 |                                     bsg_dff_reset_en__parameterized2_1348 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                   vtag_reg                                                                |                               bsg_dff_en__parameterized10__hierPathDup__9 |          0 |          0 |       0 |    0 |    27 |      0 |      0 |          0 |
|                               early_chain                                                                 |                                             bsg_dff_chain__parameterized1 |         35 |         35 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                 chained.genblk1[1].ch_reg                                                 |                                              bsg_dff__parameterized0_1300 |         35 |         35 |       0 |    0 |     1 |      0 |      0 |          0 |
|                               final_chain                                                                 |                                             bsg_dff_chain__parameterized0 |         66 |         66 |       0 |    0 |     2 |      0 |      0 |          0 |
|                                 chained.genblk1[1].ch_reg                                                 |                                              bsg_dff__parameterized0_1298 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                 chained.genblk1[2].ch_reg                                                 |                                              bsg_dff__parameterized0_1299 |         66 |         66 |       0 |    0 |     1 |      0 |      0 |          0 |
|                               final_reg                                                                   |                                                  bsg_dff__parameterized13 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                               fp_box                                                                      |                                                              bp_be_fp_box |        212 |        212 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 (fp_box)                                                                  |                                                              bp_be_fp_box |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 in32_rec                                                                  |                                                                 fNToRecFN |         66 |         66 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   (in32_rec)                                                              |                                                                 fNToRecFN |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   clz                                                                     |                                bsg_counting_leading_zeros__parameterized1 |         66 |         66 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                     pe0                                                                   |                                       bsg_priority_encode__parameterized4 |         66 |         66 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                       b                                                                   |                                        bsg_encode_one_hot__parameterized5 |         66 |         66 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 in64_rec                                                                  |                                                 fNToRecFN__parameterized0 |        144 |        144 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   (in64_rec)                                                              |                                                 fNToRecFN__parameterized0 |         12 |         12 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   clz                                                                     |                                bsg_counting_leading_zeros__parameterized2 |        133 |        133 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                     pe0                                                                   |                                       bsg_priority_encode__parameterized5 |        133 |        133 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                       b                                                                   |                                        bsg_encode_one_hot__parameterized6 |        133 |        133 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               int_box                                                                     |                                             bp_be_int_box__hierPathDup__3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               req_chain                                                                   |                                        bsg_dff_chain__parameterized0_1294 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                                 chained.genblk1[1].ch_reg                                                 |                                              bsg_dff__parameterized0_1296 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                 chained.genblk1[2].ch_reg                                                 |                                              bsg_dff__parameterized0_1297 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                               sync_reg                                                                    |                                              bsg_dff__parameterized1_1295 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                             pipe_sys                                                                      |                                                            bp_be_pipe_sys |       1625 |       1625 |       0 |    0 |  1038 |      0 |      0 |          0 |
|                               (pipe_sys)                                                                  |                                                            bp_be_pipe_sys |         64 |         64 |       0 |    0 |   239 |      0 |      0 |          0 |
|                               csr                                                                         |                                                                 bp_be_csr |       1561 |       1561 |       0 |    0 |   799 |      0 |      0 |          0 |
|                                 (csr)                                                                     |                                                                 bp_be_csr |        442 |        442 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 apc_reg                                                                   |                                            bsg_dff_reset__parameterized16 |          2 |          2 |       0 |    0 |    39 |      0 |      0 |          0 |
|                                 cfg_npc_reg                                                               |                                                   bsg_dff__parameterized7 |         70 |         70 |       0 |    0 |    35 |      0 |      0 |          0 |
|                                 dcsr_reg                                                                  |                                             bsg_dff_reset__parameterized4 |          9 |          9 |       0 |    0 |    10 |      0 |      0 |          0 |
|                                 debug_mode_reg                                                            |                                              bsg_dff_reset_set_clear_1280 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                 dpc_reg                                                                   |                                             bsg_dff_reset__parameterized5 |         90 |         90 |       0 |    0 |    39 |      0 |      0 |          0 |
|                                 dscratch0_reg                                                             |                                             bsg_dff_reset__parameterized6 |        103 |        103 |       0 |    0 |    64 |      0 |      0 |          0 |
|                                 dscratch1_reg                                                             |                                        bsg_dff_reset__parameterized6_1281 |        114 |        114 |       0 |    0 |    64 |      0 |      0 |          0 |
|                                 fcsr_reg                                                                  |                                            bsg_dff_reset__parameterized15 |         35 |         35 |       0 |    0 |     8 |      0 |      0 |          0 |
|                                 m_interrupt_enc                                                           |                                       bsg_priority_encode__parameterized2 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   b                                                                       |                                        bsg_encode_one_hot__parameterized3 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 mcause_exception_enc                                                      |                       bsg_priority_encode__parameterized2__hierPathDup__1 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   b                                                                       |                        bsg_encode_one_hot__parameterized3__hierPathDup__1 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 mcause_reg                                                                |                                            bsg_dff_reset__parameterized12 |         22 |         22 |       0 |    0 |     5 |      0 |      0 |          0 |
|                                 mcounteren_reg                                                            |                                             bsg_dff_reset__parameterized0 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                                 mcountinhibit_reg                                                         |                                        bsg_dff_reset__parameterized0_1282 |         58 |         58 |       0 |    0 |     2 |      0 |      0 |          0 |
|                                 mcycle_reg                                                                |                                            bsg_dff_reset__parameterized13 |        107 |        107 |       0 |    0 |    48 |      0 |      0 |          0 |
|                                 medeleg_reg                                                               |                                             bsg_dff_reset__parameterized8 |          6 |          6 |       0 |    0 |    13 |      0 |      0 |          0 |
|                                 mepc_reg                                                                  |                                        bsg_dff_reset__parameterized5_1283 |         46 |         46 |       0 |    0 |    39 |      0 |      0 |          0 |
|                                 mideleg_reg                                                               |                                             bsg_dff_reset__parameterized9 |         13 |         13 |       0 |    0 |     3 |      0 |      0 |          0 |
|                                 mie_reg                                                                   |                                            bsg_dff_reset__parameterized10 |         21 |         21 |       0 |    0 |     6 |      0 |      0 |          0 |
|                                 minstret_reg                                                              |                                       bsg_dff_reset__parameterized13_1284 |          9 |          9 |       0 |    0 |    48 |      0 |      0 |          0 |
|                                 mip_reg                                                                   |                                       bsg_dff_reset__parameterized10_1285 |         19 |         19 |       0 |    0 |     6 |      0 |      0 |          0 |
|                                 mscratch_reg                                                              |                                        bsg_dff_reset__parameterized6_1286 |         45 |         45 |       0 |    0 |    64 |      0 |      0 |          0 |
|                                 mstatus_reg                                                               |                                             bsg_dff_reset__parameterized7 |         43 |         43 |       0 |    0 |    15 |      0 |      0 |          0 |
|                                 mtval_reg                                                                 |                                        bsg_dff_reset__parameterized5_1287 |         81 |         81 |       0 |    0 |    39 |      0 |      0 |          0 |
|                                 mtvec_reg                                                                 |                                            bsg_dff_reset__parameterized11 |         11 |         11 |       0 |    0 |    37 |      0 |      0 |          0 |
|                                 priv_mode_reg                                                             |                                            bsg_dff_reset__parameterized17 |         23 |         23 |       0 |    0 |     3 |      0 |      0 |          0 |
|                                 s_interrupt_enc                                                           |                       bsg_priority_encode__parameterized2__hierPathDup__2 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   b                                                                       |                        bsg_encode_one_hot__parameterized3__hierPathDup__2 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 satp_reg                                                                  |                                            bsg_dff_reset__parameterized14 |         37 |         37 |       0 |    0 |    23 |      0 |      0 |          0 |
|                                 scause_reg                                                                |                                       bsg_dff_reset__parameterized12_1288 |         18 |         18 |       0 |    0 |     5 |      0 |      0 |          0 |
|                                 scounteren_reg                                                            |                                        bsg_dff_reset__parameterized0_1289 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                                 sepc_reg                                                                  |                                        bsg_dff_reset__parameterized5_1290 |         42 |         42 |       0 |    0 |    39 |      0 |      0 |          0 |
|                                 sscratch_reg                                                              |                                        bsg_dff_reset__parameterized6_1291 |         40 |         40 |       0 |    0 |    64 |      0 |      0 |          0 |
|                                 stval_reg                                                                 |                                        bsg_dff_reset__parameterized5_1292 |         42 |         42 |       0 |    0 |    39 |      0 |      0 |          0 |
|                                 stvec_reg                                                                 |                                       bsg_dff_reset__parameterized11_1293 |         28 |         28 |       0 |    0 |    37 |      0 |      0 |          0 |
|                             reservation_reg                                                               |                                                         bp_be_reservation |       4375 |       4375 |       0 |    0 |   312 |      0 |      0 |          0 |
|                               dispatch_pkt_reg                                                            |                                                   bsg_dff__parameterized6 |       4375 |       4375 |       0 |    0 |   312 |      0 |      0 |          0 |
|                           detector                                                                        |                                                            bp_be_detector |         93 |         93 |       0 |    0 |   104 |      0 |      0 |          0 |
|                             (detector)                                                                    |                                                            bp_be_detector |         24 |         24 |       0 |    0 |    40 |      0 |      0 |          0 |
|                             fp_scoreboard                                                                 |                                          bp_be_scoreboard__parameterized0 |         41 |         41 |       0 |    0 |    32 |      0 |      0 |          0 |
|                               scoreboard_reg                                                              |                              bsg_dff_reset_set_clear__parameterized2_1277 |         41 |         41 |       0 |    0 |    32 |      0 |      0 |          0 |
|                             int_scoreboard                                                                |                                                          bp_be_scoreboard |         28 |         28 |       0 |    0 |    32 |      0 |      0 |          0 |
|                               scoreboard_reg                                                              |                                   bsg_dff_reset_set_clear__parameterized2 |         28 |         28 |       0 |    0 |    32 |      0 |      0 |          0 |
|                           director                                                                        |                                                            bp_be_director |        446 |        374 |      72 |    0 |    51 |      0 |      0 |          0 |
|                             (director)                                                                    |                                                            bp_be_director |         15 |         15 |       0 |    0 |     4 |      0 |      0 |          0 |
|                             attaboy_pending_reg                                                           |                                   bsg_dff_reset_set_clear__parameterized1 |          6 |          6 |       0 |    0 |     2 |      0 |      0 |          0 |
|                             fe_cmd_fifo                                                                   |                                                           bp_be_cmd_queue |        326 |        254 |      72 |    0 |     6 |      0 |      0 |          0 |
|                               fifo_mem                                                                    |                                             bsg_mem_1r1w__parameterized13 |        315 |        243 |      72 |    0 |     0 |      0 |      0 |          0 |
|                                 synth                                                                     |                                       bsg_mem_1r1w_synth__parameterized13 |        315 |        243 |      72 |    0 |     0 |      0 |      0 |          0 |
|                               ft                                                                          |                                          bsg_fifo_tracker__parameterized3 |         11 |         11 |       0 |    0 |     6 |      0 |      0 |          0 |
|                                 (ft)                                                                      |                                          bsg_fifo_tracker__parameterized3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                                 rptr                                                                      |                                          bsg_circular_ptr__parameterized3 |          7 |          7 |       0 |    0 |     2 |      0 |      0 |          0 |
|                                 wptr                                                                      |                          bsg_circular_ptr__parameterized3__hierPathDup__1 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                             npc_reg                                                                       |                                   bsg_dff_reset_en_bypass__parameterized1 |         99 |         99 |       0 |    0 |    39 |      0 |      0 |          0 |
|                               (npc_reg)                                                                   |                                   bsg_dff_reset_en_bypass__parameterized1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               dff                                                                         |                                     bsg_dff_reset_en__parameterized6_1276 |         98 |         98 |       0 |    0 |    39 |      0 |      0 |          0 |
|                           scheduler                                                                       |                                                           bp_be_scheduler |       2164 |       2078 |      86 |    0 |   621 |      5 |      0 |          0 |
|                             (scheduler)                                                                   |                                                           bp_be_scheduler |        171 |        171 |       0 |    0 |     0 |      0 |      0 |          0 |
|                             fp_regfile                                                                    |                                             bp_be_regfile__parameterized0 |        491 |        491 |       0 |    0 |   285 |      3 |      0 |          0 |
|                               (fp_regfile)                                                                |                                             bp_be_regfile__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               bypass[0].rs_addr_reg                                                       |                                          bsg_dff_en__parameterized18_1269 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |          0 |
|                               bypass[0].rs_data_reg                                                       |                                               bsg_dff_en__parameterized19 |          0 |          0 |       0 |    0 |    66 |      0 |      0 |          0 |
|                               bypass[0].rs_r_v_reg                                                        |                                              bsg_dff__parameterized3_1270 |         28 |         28 |       0 |    0 |     2 |      0 |      0 |          0 |
|                               bypass[1].rs_addr_reg                                                       |                                          bsg_dff_en__parameterized18_1271 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |          0 |
|                               bypass[1].rs_data_reg                                                       |                               bsg_dff_en__parameterized19__hierPathDup__3 |          0 |          0 |       0 |    0 |    66 |      0 |      0 |          0 |
|                               bypass[1].rs_r_v_reg                                                        |                                              bsg_dff__parameterized3_1272 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                               bypass[2].rs_addr_reg                                                       |                                          bsg_dff_en__parameterized18_1273 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |          0 |
|                               bypass[2].rs_data_reg                                                       |                               bsg_dff_en__parameterized19__hierPathDup__2 |          0 |          0 |       0 |    0 |    66 |      0 |      0 |          0 |
|                               bypass[2].rs_r_v_reg                                                        |                                              bsg_dff__parameterized3_1274 |         62 |         62 |       0 |    0 |     2 |      0 |      0 |          0 |
|                               rd_reg                                                                      |                                              bsg_dff__parameterized4_1275 |          0 |          0 |       0 |    0 |    66 |      0 |      0 |          0 |
|                               threeronew.rf                                                               |                                                         bsg_mem_3r1w_sync |        397 |        397 |       0 |    0 |     0 |      3 |      0 |          0 |
|                                 synth                                                                     |                                                   bsg_mem_3r1w_sync_synth |        397 |        397 |       0 |    0 |     0 |      3 |      0 |          0 |
|                             int_regfile                                                                   |                                                             bp_be_regfile |        337 |        337 |       0 |    0 |   214 |      2 |      0 |          0 |
|                               bypass[0].rs_addr_reg                                                       |                                               bsg_dff_en__parameterized18 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |          0 |
|                               bypass[0].rs_data_reg                                                       |                               bsg_dff_en__parameterized19__hierPathDup__4 |          0 |          0 |       0 |    0 |    66 |      0 |      0 |          0 |
|                               bypass[0].rs_r_v_reg                                                        |                                              bsg_dff__parameterized3_1266 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|                               bypass[1].rs_addr_reg                                                       |                                          bsg_dff_en__parameterized18_1267 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |          0 |
|                               bypass[1].rs_data_reg                                                       |                               bsg_dff_en__parameterized19__hierPathDup__1 |          0 |          0 |       0 |    0 |    66 |      0 |      0 |          0 |
|                               bypass[1].rs_r_v_reg                                                        |                                              bsg_dff__parameterized3_1268 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|                               rd_reg                                                                      |                                                   bsg_dff__parameterized4 |          0 |          0 |       0 |    0 |    66 |      0 |      0 |          0 |
|                               tworonew.rf                                                                 |                                                         bsg_mem_2r1w_sync |        333 |        333 |       0 |    0 |     0 |      2 |      0 |          0 |
|                                 synth                                                                     |                                                   bsg_mem_2r1w_sync_synth |        333 |        333 |       0 |    0 |     0 |      2 |      0 |          0 |
|                             issue_queue                                                                   |                                                         bp_be_issue_queue |       1034 |        948 |      86 |    0 |    53 |      0 |      0 |          0 |
|                               (issue_queue)                                                               |                                                         bp_be_issue_queue |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               c1.expander                                                                 |                                                            bp_be_expander |        296 |        296 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               cptr                                                                        |                                          bsg_circular_ptr__parameterized4 |         14 |         14 |       0 |    0 |     5 |      0 |      0 |          0 |
|                               instr_decoder                                                               |                                                       bp_be_instr_decoder |        565 |        565 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               issue_reg                                                                   |                                         bsg_dff_reset_en__parameterized13 |          0 |          0 |       0 |    0 |    38 |      0 |      0 |          0 |
|                               preissue_fifo_mem                                                           |                                             bsg_mem_1r1w__parameterized14 |         53 |         31 |      22 |    0 |     0 |      0 |      0 |          0 |
|                                 synth                                                                     |                                       bsg_mem_1r1w_synth__parameterized14 |         53 |         31 |      22 |    0 |     0 |      0 |      0 |          0 |
|                               queue_fifo_mem                                                              |                                             bsg_mem_1r1w__parameterized15 |         67 |          3 |      64 |    0 |     0 |      0 |      0 |          0 |
|                                 synth                                                                     |                                       bsg_mem_1r1w_synth__parameterized15 |         67 |          3 |      64 |    0 |     0 |      0 |      0 |          0 |
|                               rptr                                                                        |                                     bsg_circular_ptr__parameterized4_1264 |         20 |         20 |       0 |    0 |     5 |      0 |      0 |          0 |
|                               wptr                                                                        |                                     bsg_circular_ptr__parameterized4_1265 |         18 |         18 |       0 |    0 |     5 |      0 |      0 |          0 |
|                             ptw                                                                           |                                                                 bp_be_ptw |        135 |        135 |       0 |    0 |    69 |      0 |      0 |          0 |
|                               (ptw)                                                                       |                                                                 bp_be_ptw |          9 |          9 |       0 |    0 |     2 |      0 |      0 |          0 |
|                               miss_reg                                                                    |                                               bsg_dff_en__parameterized16 |         62 |         62 |       0 |    0 |    43 |      0 |      0 |          0 |
|                               walk_reg                                                                    |                                               bsg_dff_en__parameterized17 |         66 |         66 |       0 |    0 |    24 |      0 |      0 |          0 |
|                         fe                                                                                |                                                                 bp_fe_top |       3840 |       3803 |      37 |    0 |  2327 |     12 |      1 |          0 |
|                           (fe)                                                                            |                                                                 bp_fe_top |        301 |        301 |       0 |    0 |     0 |      0 |      0 |          0 |
|                           controller                                                                      |                                                          bp_fe_controller |         21 |         21 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           fault_reg                                                                       |                                         bsg_dff_reset_en__parameterized12 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                           icache                                                                          |                                                              bp_fe_icache |       2381 |       2374 |       7 |    0 |  1039 |     11 |      0 |          0 |
|                             (icache)                                                                      |                                                              bp_fe_icache |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                             cache_req_v_reg                                                               |                                        bsg_dff_reset__parameterized3_1257 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                             data_mem_pkt_way_reg                                                          |                                                   bsg_dff__parameterized3 |          0 |          0 |       0 |    0 |     9 |      0 |      0 |          0 |
|                             data_mems[0].data_mem                                                         |                                          bsg_mem_1rw_sync__hierPathDup__4 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                               ram                                                                         |                                                rams_sp_wf__hierPathDup__4 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                             data_mems[1].data_mem                                                         |                                          bsg_mem_1rw_sync__hierPathDup__6 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                               ram                                                                         |                                                rams_sp_wf__hierPathDup__6 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                             data_mems[2].data_mem                                                         |                                          bsg_mem_1rw_sync__hierPathDup__3 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                               ram                                                                         |                                                rams_sp_wf__hierPathDup__3 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                             data_mems[3].data_mem                                                         |                                          bsg_mem_1rw_sync__hierPathDup__7 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                               ram                                                                         |                                                rams_sp_wf__hierPathDup__7 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                             data_mems[4].data_mem                                                         |                                                          bsg_mem_1rw_sync |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                               ram                                                                         |                                                                rams_sp_wf |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                             data_mems[5].data_mem                                                         |                                          bsg_mem_1rw_sync__hierPathDup__1 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                               ram                                                                         |                                                rams_sp_wf__hierPathDup__1 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                             data_mems[6].data_mem                                                         |                                          bsg_mem_1rw_sync__hierPathDup__2 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                               ram                                                                         |                                                rams_sp_wf__hierPathDup__2 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                             data_mems[7].data_mem                                                         |                                          bsg_mem_1rw_sync__hierPathDup__5 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                               ram                                                                         |                                                rams_sp_wf__hierPathDup__5 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                             data_set_select_mux                                                           |                                           bsg_mux_one_hot__parameterized3 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |          0 |
|                             hit_index_encoder                                                             |                        bsg_encode_one_hot__parameterized0__hierPathDup__5 |         12 |         12 |       0 |    0 |     0 |      0 |      0 |          0 |
|                             hit_mux                                                                       |                                                  bsg_mux__parameterized14 |        543 |        543 |       0 |    0 |     0 |      0 |      0 |          0 |
|                             hit_reg                                                                       |                                                   bsg_dff__parameterized2 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                             lru_encoder                                                                   |                                bsg_lru_pseudo_tree_encode__hierPathDup__2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               lru.rank[1].nz.mux                                                          |                                   bsg_mux__parameterized3__hierPathDup__2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               lru.rank[2].nz.mux                                                          |                                   bsg_mux__parameterized4__hierPathDup__2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                             paddr_reg                                                                     |                                               bsg_dff_en__parameterized15 |         35 |         35 |       0 |    0 |    34 |      0 |      0 |          0 |
|                             pe_invalid                                                                    |                                       bsg_priority_encode__hierPathDup__2 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               b                                                                           |                        bsg_encode_one_hot__parameterized0__hierPathDup__4 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                             read_data_rotate                                                              |                                          bsg_rotate_right__parameterized1 |        768 |        768 |       0 |    0 |     0 |      0 |      0 |          0 |
|                             stat_mem                                                                      |                           bsg_mem_1rw_sync_mask_write_bit__parameterized3 |         15 |          8 |       7 |    0 |     7 |      0 |      0 |          0 |
|                               fromlutram.ram                                                              |                               bsg_mem_1rw_sync_mask_write_bit_distributed |         15 |          8 |       7 |    0 |     7 |      0 |      0 |          0 |
|                             tag_mem                                                                       |                           bsg_mem_1rw_sync_mask_write_bit__parameterized2 |        625 |        625 |       0 |    0 |   393 |      3 |      0 |          0 |
|                               from1r1w.ram                                                                |                 bsg_mem_1rw_sync_mask_write_bit_from_1r1w__parameterized2 |        625 |        625 |       0 |    0 |   393 |      3 |      0 |          0 |
|                                 (from1r1w.ram)                                                            |                 bsg_mem_1rw_sync_mask_write_bit_from_1r1w__parameterized2 |          0 |          0 |       0 |    0 |   184 |      0 |      0 |          0 |
|                                 common_next_regs                                                          |                                              bsg_dff__parameterized0_1262 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                 common_regs                                                               |                                               bsg_dff_en__parameterized13 |          1 |          1 |       0 |    0 |     7 |      0 |      0 |          0 |
|                                 llr.dff_bypass                                                            |                                         bsg_dff_en_bypass__parameterized3 |        327 |        327 |       0 |    0 |   184 |      0 |      0 |          0 |
|                                   dff                                                                     |                                               bsg_dff_en__parameterized12 |        327 |        327 |       0 |    0 |   184 |      0 |      0 |          0 |
|                                 llr.read_en_dff                                                           |                                              bsg_dff__parameterized0_1263 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                 ram                                                                       |                                         bsg_mem_1r1w_sync__parameterized4 |         92 |         92 |       0 |    0 |     0 |      3 |      0 |          0 |
|                                   ram                                                                     |                                     simple_dual_one_clock__parameterized4 |         92 |         92 |       0 |    0 |     0 |      3 |      0 |          0 |
|                                 write_regs                                                                |                                               bsg_dff_en__parameterized14 |        204 |        204 |       0 |    0 |    16 |      0 |      0 |          0 |
|                             tag_mem_last_read_reg                                                         |                              bsg_dff_reset_set_clear__parameterized0_1258 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                             tag_mem_pkt_way_reg                                                           |                                              bsg_dff__parameterized3_1259 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                             tl_stage_reg                                                                  |                                         bsg_dff_reset_en__parameterized10 |         17 |         17 |       0 |    0 |    42 |      0 |      0 |          0 |
|                             tv_stage_reg                                                                  |                                         bsg_dff_reset_en__parameterized11 |        328 |        328 |       0 |    0 |   541 |      0 |      0 |          0 |
|                             v_tl_reg                                                                      |                                     bsg_dff_reset_en__parameterized2_1260 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |          0 |
|                             v_tv_reg                                                                      |                                     bsg_dff_reset_en__parameterized2_1261 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                             word_select_mux                                                               |                                   bsg_mux__parameterized1__hierPathDup__1 |         13 |         13 |       0 |    0 |     0 |      0 |      0 |          0 |
|                             write_mask_rotate                                                             |                                           bsg_rotate_left__parameterized1 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          0 |
|                           immu                                                                            |                                                                    bp_mmu |        525 |        525 |       0 |    0 |  1008 |      0 |      0 |          0 |
|                             (immu)                                                                        |                                                                    bp_mmu |         13 |         13 |       0 |    0 |     0 |      0 |      0 |          0 |
|                             bypass_v_reg                                                                  |                                   bsg_dff_reset_set_clear__parameterized0 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                             entry_reg                                                                     |                                                         bsg_dff_sync_read |         35 |         35 |       0 |    0 |    26 |      0 |      0 |          0 |
|                               bypass.data_reg                                                             |                                         bsg_dff_en_bypass__parameterized2 |         35 |         35 |       0 |    0 |    25 |      0 |      0 |          0 |
|                                 (bypass.data_reg)                                                         |                                         bsg_dff_en_bypass__parameterized2 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 dff                                                                       |                                               bsg_dff_en__parameterized11 |         34 |         34 |       0 |    0 |    25 |      0 |      0 |          0 |
|                               v_reg                                                                       |                                              bsg_dff__parameterized0_1256 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                             r_v_reg                                                                       |                                              bsg_dff_reset_set_clear_1201 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                             read_reg                                                                      |                                          bsg_dff_reset_en__parameterized8 |          3 |          3 |       0 |    0 |    29 |      0 |      0 |          0 |
|                             tlb                                                                           |                                                                    bp_tlb |        472 |        472 |       0 |    0 |   951 |      0 |      0 |          0 |
|                               mem_array_1g[0].mem_reg                                                     |                                                bsg_dff_en__parameterized9 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                               mem_array_2m[0].mem_reg                                                     |                                                bsg_dff_en__parameterized8 |          0 |          0 |       0 |    0 |    15 |      0 |      0 |          0 |
|                               mem_array_4k[0].mem_reg                                                     |                                                bsg_dff_en__parameterized7 |          0 |          0 |       0 |    0 |    24 |      0 |      0 |          0 |
|                               mem_array_4k[10].mem_reg                                                    |                                           bsg_dff_en__parameterized7_1202 |          0 |          0 |       0 |    0 |    24 |      0 |      0 |          0 |
|                               mem_array_4k[11].mem_reg                                                    |                                           bsg_dff_en__parameterized7_1203 |          0 |          0 |       0 |    0 |    24 |      0 |      0 |          0 |
|                               mem_array_4k[12].mem_reg                                                    |                                           bsg_dff_en__parameterized7_1204 |          0 |          0 |       0 |    0 |    24 |      0 |      0 |          0 |
|                               mem_array_4k[13].mem_reg                                                    |                                           bsg_dff_en__parameterized7_1205 |          0 |          0 |       0 |    0 |    24 |      0 |      0 |          0 |
|                               mem_array_4k[14].mem_reg                                                    |                                           bsg_dff_en__parameterized7_1206 |          0 |          0 |       0 |    0 |    24 |      0 |      0 |          0 |
|                               mem_array_4k[15].mem_reg                                                    |                                           bsg_dff_en__parameterized7_1207 |          0 |          0 |       0 |    0 |    24 |      0 |      0 |          0 |
|                               mem_array_4k[1].mem_reg                                                     |                                           bsg_dff_en__parameterized7_1208 |          0 |          0 |       0 |    0 |    24 |      0 |      0 |          0 |
|                               mem_array_4k[2].mem_reg                                                     |                                           bsg_dff_en__parameterized7_1209 |          0 |          0 |       0 |    0 |    24 |      0 |      0 |          0 |
|                               mem_array_4k[3].mem_reg                                                     |                                           bsg_dff_en__parameterized7_1210 |          0 |          0 |       0 |    0 |    24 |      0 |      0 |          0 |
|                               mem_array_4k[4].mem_reg                                                     |                                           bsg_dff_en__parameterized7_1211 |          0 |          0 |       0 |    0 |    24 |      0 |      0 |          0 |
|                               mem_array_4k[5].mem_reg                                                     |                                           bsg_dff_en__parameterized7_1212 |          0 |          0 |       0 |    0 |    24 |      0 |      0 |          0 |
|                               mem_array_4k[6].mem_reg                                                     |                                           bsg_dff_en__parameterized7_1213 |          0 |          0 |       0 |    0 |    24 |      0 |      0 |          0 |
|                               mem_array_4k[7].mem_reg                                                     |                                           bsg_dff_en__parameterized7_1214 |          0 |          0 |       0 |    0 |    24 |      0 |      0 |          0 |
|                               mem_array_4k[8].mem_reg                                                     |                                           bsg_dff_en__parameterized7_1215 |          0 |          0 |       0 |    0 |    24 |      0 |      0 |          0 |
|                               mem_array_4k[9].mem_reg                                                     |                                           bsg_dff_en__parameterized7_1216 |          0 |          0 |       0 |    0 |    24 |      0 |      0 |          0 |
|                               one_hot_sel_high                                                            |                                           bsg_mux_one_hot__parameterized2 |         44 |         44 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               one_hot_sel_low                                                             |                                           bsg_mux_one_hot__parameterized0 |         81 |         81 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               one_hot_sel_med                                                             |                                           bsg_mux_one_hot__parameterized1 |         81 |         81 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               replacement_4k                                                              |                                                  bsg_cam_1r1w_replacement |         54 |         54 |       0 |    0 |    15 |      0 |      0 |          0 |
|                                 lru.alloc_update_mux                                                      |                                           bsg_mux_bitwise__parameterized1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   mux_segmented                                                           |                                    bsg_mux_segmented__parameterized2_1255 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 lru.empty_encoder                                                         |                                       bsg_priority_encode__parameterized0 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   b                                                                       |                                   bsg_encode_one_hot__parameterized1_1254 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 lru.lru_encoder                                                           |                                bsg_lru_pseudo_tree_encode__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   lru.rank[1].nz.mux                                                      |                                                   bsg_mux__parameterized3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   lru.rank[2].nz.mux                                                      |                                                   bsg_mux__parameterized4 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   lru.rank[3].nz.mux                                                      |                                                  bsg_mux__parameterized13 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 lru.lru_reg                                                               |                                          bsg_dff_reset_en__parameterized9 |          5 |          5 |       0 |    0 |    15 |      0 |      0 |          0 |
|                                 lru.read_update_mux                                                       |                                      bsg_mux_bitwise__parameterized1_1253 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                   mux_segmented                                                           |                                         bsg_mux_segmented__parameterized2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 lru.read_way_encoder                                                      |                                        bsg_encode_one_hot__parameterized1 |         17 |         17 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               tag_array_1g                                                                |                                    bsg_cam_1r1w_tag_array__parameterized0 |         10 |         10 |       0 |    0 |    28 |      0 |      0 |          0 |
|                                 (tag_array_1g)                                                            |                                    bsg_cam_1r1w_tag_array__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 nz.tag_array[0].tag_r_reg                                                 |                                          bsg_dff_en__parameterized10_1251 |          9 |          9 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                 nz.tag_array[0].v_reg                                                     |                                     bsg_dff_reset_en__parameterized2_1252 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                               tag_array_2m                                                                |                               bsg_cam_1r1w_tag_array__parameterized0_1217 |         12 |         12 |       0 |    0 |    28 |      0 |      0 |          0 |
|                                 (tag_array_2m)                                                            |                               bsg_cam_1r1w_tag_array__parameterized0_1217 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 nz.tag_array[0].tag_r_reg                                                 |                                          bsg_dff_en__parameterized10_1249 |          9 |          9 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                 nz.tag_array[0].v_reg                                                     |                                     bsg_dff_reset_en__parameterized2_1250 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                               tag_array_4k                                                                |                                                    bsg_cam_1r1w_tag_array |        190 |        190 |       0 |    0 |   448 |      0 |      0 |          0 |
|                                 (tag_array_4k)                                                            |                                                    bsg_cam_1r1w_tag_array |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                                 nz.tag_array[0].tag_r_reg                                                 |                                               bsg_dff_en__parameterized10 |          9 |          9 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                 nz.tag_array[0].v_reg                                                     |                                     bsg_dff_reset_en__parameterized2_1218 |          5 |          5 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                 nz.tag_array[10].tag_r_reg                                                |                                          bsg_dff_en__parameterized10_1219 |          9 |          9 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                 nz.tag_array[10].v_reg                                                    |                                     bsg_dff_reset_en__parameterized2_1220 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                 nz.tag_array[11].tag_r_reg                                                |                                          bsg_dff_en__parameterized10_1221 |          9 |          9 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                 nz.tag_array[11].v_reg                                                    |                                     bsg_dff_reset_en__parameterized2_1222 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                 nz.tag_array[12].tag_r_reg                                                |                                          bsg_dff_en__parameterized10_1223 |          9 |          9 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                 nz.tag_array[12].v_reg                                                    |                                     bsg_dff_reset_en__parameterized2_1224 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                 nz.tag_array[13].tag_r_reg                                                |                                          bsg_dff_en__parameterized10_1225 |          9 |          9 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                 nz.tag_array[13].v_reg                                                    |                                     bsg_dff_reset_en__parameterized2_1226 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                 nz.tag_array[14].tag_r_reg                                                |                                          bsg_dff_en__parameterized10_1227 |          9 |          9 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                 nz.tag_array[14].v_reg                                                    |                                     bsg_dff_reset_en__parameterized2_1228 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                 nz.tag_array[15].tag_r_reg                                                |                                          bsg_dff_en__parameterized10_1229 |         23 |         23 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                 nz.tag_array[15].v_reg                                                    |                                     bsg_dff_reset_en__parameterized2_1230 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                 nz.tag_array[1].tag_r_reg                                                 |                                          bsg_dff_en__parameterized10_1231 |          9 |          9 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                 nz.tag_array[1].v_reg                                                     |                                     bsg_dff_reset_en__parameterized2_1232 |          6 |          6 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                 nz.tag_array[2].tag_r_reg                                                 |                                          bsg_dff_en__parameterized10_1233 |          9 |          9 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                 nz.tag_array[2].v_reg                                                     |                                     bsg_dff_reset_en__parameterized2_1234 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                 nz.tag_array[3].tag_r_reg                                                 |                                          bsg_dff_en__parameterized10_1235 |          9 |          9 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                 nz.tag_array[3].v_reg                                                     |                                     bsg_dff_reset_en__parameterized2_1236 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                 nz.tag_array[4].tag_r_reg                                                 |                                          bsg_dff_en__parameterized10_1237 |          9 |          9 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                 nz.tag_array[4].v_reg                                                     |                                     bsg_dff_reset_en__parameterized2_1238 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                 nz.tag_array[5].tag_r_reg                                                 |                                          bsg_dff_en__parameterized10_1239 |          9 |          9 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                 nz.tag_array[5].v_reg                                                     |                                     bsg_dff_reset_en__parameterized2_1240 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                 nz.tag_array[6].tag_r_reg                                                 |                                          bsg_dff_en__parameterized10_1241 |          9 |          9 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                 nz.tag_array[6].v_reg                                                     |                                     bsg_dff_reset_en__parameterized2_1242 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                 nz.tag_array[7].tag_r_reg                                                 |                                          bsg_dff_en__parameterized10_1243 |          9 |          9 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                 nz.tag_array[7].v_reg                                                     |                                     bsg_dff_reset_en__parameterized2_1244 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                 nz.tag_array[8].tag_r_reg                                                 |                                          bsg_dff_en__parameterized10_1245 |          9 |          9 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                 nz.tag_array[8].v_reg                                                     |                                     bsg_dff_reset_en__parameterized2_1246 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                                 nz.tag_array[9].tag_r_reg                                                 |                                          bsg_dff_en__parameterized10_1247 |          9 |          9 |       0 |    0 |    27 |      0 |      0 |          0 |
|                                 nz.tag_array[9].v_reg                                                     |                                     bsg_dff_reset_en__parameterized2_1248 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                               vtag_reg                                                                    |                              bsg_dff_en__parameterized10__hierPathDup__13 |          0 |          0 |       0 |    0 |    27 |      0 |      0 |          0 |
|                           pc_gen                                                                          |                                                              bp_fe_pc_gen |        505 |        475 |      30 |    0 |   211 |      1 |      1 |          0 |
|                             (pc_gen)                                                                      |                                                              bp_fe_pc_gen |         41 |         41 |       0 |    0 |     0 |      0 |      0 |          0 |
|                             bht                                                                           |                                                                 bp_fe_bht |         40 |         40 |       0 |    0 |    14 |      0 |      1 |          0 |
|                               (bht)                                                                       |                                                                 bp_fe_bht |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                               bht_mem                                                                     |                                         bsg_mem_1r1w_sync__parameterized3 |         16 |         16 |       0 |    0 |     0 |      0 |      1 |          0 |
|                                 ram                                                                       |                                     simple_dual_one_clock__parameterized3 |         16 |         16 |       0 |    0 |     0 |      0 |      1 |          0 |
|                               fold.pred_idx_reg                                                           |                                                   bsg_dff__parameterized1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                               init_counter                                                                |                                      bsg_counter_clear_up__parameterized4 |         20 |         20 |       0 |    0 |    10 |      0 |      0 |          0 |
|                             btb                                                                           |                                                                 bp_fe_btb |        128 |        128 |       0 |    0 |     9 |      1 |      0 |          0 |
|                               (btb)                                                                       |                                                                 bp_fe_btb |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                               init_counter                                                                |                                      bsg_counter_clear_up__parameterized3 |         13 |         13 |       0 |    0 |     7 |      0 |      0 |          0 |
|                               tag_mem                                                                     |                                         bsg_mem_1r1w_sync__parameterized2 |        113 |        113 |       0 |    0 |     0 |      1 |      0 |          0 |
|                                 ram                                                                       |                                     simple_dual_one_clock__parameterized2 |        113 |        113 |       0 |    0 |     0 |      1 |      0 |          0 |
|                             ghist_reg                                                                     |                                          bsg_dff_reset_en__parameterized7 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                             if1_stage_reg                                                                 |                                          bsg_dff_reset_en__parameterized4 |         76 |         76 |       0 |    0 |    90 |      0 |      0 |          0 |
|                             if2_stage_reg                                                                 |                                          bsg_dff_reset_en__parameterized5 |         50 |         50 |       0 |    0 |    49 |      0 |      0 |          0 |
|                             pc_if2_reg                                                                    |                                          bsg_dff_reset_en__parameterized6 |        123 |        123 |       0 |    0 |    39 |      0 |      0 |          0 |
|                             ras                                                                           |                                                                 bp_fe_ras |         46 |         16 |      30 |    0 |     8 |      0 |      0 |          0 |
|                               (ras)                                                                       |                                                                 bp_fe_ras |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               mem                                                                         |                                             bsg_mem_1r1w__parameterized12 |         30 |          0 |      30 |    0 |     0 |      0 |      0 |          0 |
|                                 synth                                                                     |                                       bsg_mem_1r1w_synth__parameterized12 |         30 |          0 |      30 |    0 |     0 |      0 |      0 |          0 |
|                               ptr_reg                                                                     |                                             bsg_dff_reset__parameterized2 |         14 |         14 |       0 |    0 |     8 |      0 |      0 |          0 |
|                           realigner.realigner                                                             |                                                           bp_fe_realigner |        155 |        155 |       0 |    0 |    61 |      0 |      0 |          0 |
|                             (realigner.realigner)                                                         |                                                           bp_fe_realigner |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                             instr_mux                                                                     |                                                  bsg_mux__parameterized12 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                             partial_instr_reg                                                             |                                          bsg_dff_reset_en__parameterized0 |        114 |        114 |       0 |    0 |    61 |      0 |      0 |          0 |
|                             redirect_mux                                                                  |                                                  bsg_mux__parameterized11 |         41 |         41 |       0 |    0 |     0 |      0 |      0 |          0 |
|                           shadow_priv_reg                                                                 |                                                   bsg_dff_reset_en_bypass |          6 |          6 |       0 |    0 |     2 |      0 |      0 |          0 |
|                             dff                                                                           |                                          bsg_dff_reset_en__parameterized1 |          6 |          6 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           shadow_translation_en_reg                                                       |                                   bsg_dff_reset_en_bypass__parameterized0 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                             dff                                                                           |                                          bsg_dff_reset_en__parameterized2 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                       dcache_uce                                                                          |                                                    bp_uce__parameterized0 |       1483 |       1245 |     238 |    0 |   594 |      0 |      0 |          0 |
|                         (dcache_uce)                                                                      |                                                    bp_uce__parameterized0 |         19 |         19 |       0 |    0 |     5 |      0 |      0 |          0 |
|                         cache_req_fifo                                                                    |                                         bsg_two_fifo__parameterized4_1160 |        143 |         69 |      74 |    0 |     4 |      0 |      0 |          0 |
|                           (cache_req_fifo)                                                                |                                         bsg_two_fifo__parameterized4_1160 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|                           mem_1r1w                                                                        |                                        bsg_mem_1r1w__parameterized16_1199 |        141 |         67 |      74 |    0 |     0 |      0 |      0 |          0 |
|                             synth                                                                         |                                  bsg_mem_1r1w_synth__parameterized16_1200 |        141 |         67 |      74 |    0 |     0 |      0 |      0 |          0 |
|                         cache_req_metadata_fifo                                                           |                                         bsg_two_fifo__parameterized5_1161 |         13 |          9 |       4 |    0 |     4 |      0 |      0 |          0 |
|                           (cache_req_metadata_fifo)                                                       |                                         bsg_two_fifo__parameterized5_1161 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                           mem_1r1w                                                                        |                                        bsg_mem_1r1w__parameterized17_1197 |         11 |          7 |       4 |    0 |     0 |      0 |      0 |          0 |
|                             synth                                                                         |                                  bsg_mem_1r1w_synth__parameterized17_1198 |         11 |          7 |       4 |    0 |     0 |      0 |      0 |          0 |
|                         credit_counter                                                                    |                                     bsg_flow_counter__parameterized1_1162 |         17 |         17 |       0 |    0 |     6 |      0 |      0 |          0 |
|                           gen_blk_0.counter                                                               |                                  bsg_counter_up_down__parameterized2_1196 |         17 |         17 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         dirty_data_reg                                                                    |                                    bsg_dff_sync_read__parameterized0_1163 |         64 |         64 |       0 |    0 |   513 |      0 |      0 |          0 |
|                           bypass.data_reg                                                                 |                                    bsg_dff_en_bypass__parameterized4_1193 |         64 |         64 |       0 |    0 |   512 |      0 |      0 |          0 |
|                             dff                                                                           |                                          bsg_dff_en__parameterized26_1195 |         64 |         64 |       0 |    0 |   512 |      0 |      0 |          0 |
|                           v_reg                                                                           |                                              bsg_dff__parameterized0_1194 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                         dirty_stat_reg                                                                    |                                    bsg_dff_sync_read__parameterized2_1164 |         95 |         95 |       0 |    0 |    16 |      0 |      0 |          0 |
|                           bypass.data_reg                                                                 |                                    bsg_dff_en_bypass__parameterized6_1190 |         95 |         95 |       0 |    0 |    15 |      0 |      0 |          0 |
|                             dff                                                                           |                                          bsg_dff_en__parameterized28_1192 |         95 |         95 |       0 |    0 |    15 |      0 |      0 |          0 |
|                           v_reg                                                                           |                                              bsg_dff__parameterized0_1191 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                         dirty_tag_reg                                                                     |                                    bsg_dff_sync_read__parameterized1_1165 |         22 |         22 |       0 |    0 |    21 |      0 |      0 |          0 |
|                           bypass.data_reg                                                                 |                                    bsg_dff_en_bypass__parameterized5_1187 |         22 |         22 |       0 |    0 |    20 |      0 |      0 |          0 |
|                             (bypass.data_reg)                                                             |                                    bsg_dff_en_bypass__parameterized5_1187 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                             dff                                                                           |                                          bsg_dff_en__parameterized27_1189 |         20 |         20 |       0 |    0 |    20 |      0 |      0 |          0 |
|                           v_reg                                                                           |                                              bsg_dff__parameterized0_1188 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                         index_counter                                                                     |                                 bsg_counter_clear_up__parameterized7_1166 |         17 |         17 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         uce_pump_in                                                                       |                                 bp_me_stream_pump_in__parameterized0_1167 |        744 |        664 |      80 |    0 |     8 |      0 |      0 |          0 |
|                           gearbox                                                                         |                                 bp_me_stream_gearbox__parameterized0_1179 |        710 |        630 |      80 |    0 |     4 |      0 |      0 |          0 |
|                             fifo                                                                          |                                         bsg_two_fifo__parameterized3_1184 |        710 |        630 |      80 |    0 |     4 |      0 |      0 |          0 |
|                               (fifo)                                                                      |                                         bsg_two_fifo__parameterized3_1184 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|                               mem_1r1w                                                                    |                                        bsg_mem_1r1w__parameterized10_1185 |        709 |        629 |      80 |    0 |     0 |      0 |      0 |          0 |
|                                 synth                                                                     |                                  bsg_mem_1r1w_synth__parameterized10_1186 |        709 |        629 |      80 |    0 |     0 |      0 |      0 |          0 |
|                           pump_control                                                                    |                            bp_me_stream_pump_control__parameterized1_1180 |         34 |         34 |       0 |    0 |     4 |      0 |      0 |          0 |
|                             (pump_control)                                                                |                            bp_me_stream_pump_control__parameterized1_1180 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                             nz.counter                                                                    |                                                   bsg_counter_set_en_1181 |         32 |         32 |       0 |    0 |     3 |      0 |      0 |          0 |
|                             nz.wrap_mux                                                                   |                                      bsg_mux_bitwise__parameterized0_1182 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               mux_segmented                                                               |                                    bsg_mux_segmented__parameterized1_1183 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         uce_pump_out                                                                      |                                bp_me_stream_pump_out__parameterized0_1168 |        100 |         20 |      80 |    0 |     8 |      0 |      0 |          0 |
|                           gearbox                                                                         |                                                 bp_me_stream_gearbox_1171 |         93 |         13 |      80 |    0 |     4 |      0 |      0 |          0 |
|                             fifo                                                                          |                                         bsg_two_fifo__parameterized3_1176 |         93 |         13 |      80 |    0 |     4 |      0 |      0 |          0 |
|                               (fifo)                                                                      |                                         bsg_two_fifo__parameterized3_1176 |         10 |         10 |       0 |    0 |     4 |      0 |      0 |          0 |
|                               mem_1r1w                                                                    |                                        bsg_mem_1r1w__parameterized10_1177 |         84 |          4 |      80 |    0 |     0 |      0 |      0 |          0 |
|                                 synth                                                                     |                                  bsg_mem_1r1w_synth__parameterized10_1178 |         84 |          4 |      80 |    0 |     0 |      0 |      0 |          0 |
|                           pump_control                                                                    |                            bp_me_stream_pump_control__parameterized0_1172 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |          0 |
|                             (pump_control)                                                                |                            bp_me_stream_pump_control__parameterized0_1172 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                             nz.counter                                                                    |                                                   bsg_counter_set_en_1173 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |          0 |
|                             nz.wrap_mux                                                                   |                                      bsg_mux_bitwise__parameterized0_1174 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               mux_segmented                                                               |                                    bsg_mux_segmented__parameterized1_1175 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         way_counter                                                                       |                                 bsg_counter_clear_up__parameterized8_1169 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         writeback_mux                                                                     |                                              bsg_mux__parameterized7_1170 |        256 |        256 |       0 |    0 |     0 |      0 |      0 |          0 |
|                       icache_uce                                                                          |                                                                    bp_uce |       1009 |        813 |     196 |    0 |   586 |      0 |      0 |          0 |
|                         (icache_uce)                                                                      |                                                                    bp_uce |         15 |         15 |       0 |    0 |     5 |      0 |      0 |          0 |
|                         cache_req_fifo                                                                    |                                              bsg_two_fifo__parameterized4 |        140 |        108 |      32 |    0 |     4 |      0 |      0 |          0 |
|                           (cache_req_fifo)                                                                |                                              bsg_two_fifo__parameterized4 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|                           mem_1r1w                                                                        |                                             bsg_mem_1r1w__parameterized16 |        139 |        107 |      32 |    0 |     0 |      0 |      0 |          0 |
|                             synth                                                                         |                                       bsg_mem_1r1w_synth__parameterized16 |        139 |        107 |      32 |    0 |     0 |      0 |      0 |          0 |
|                         cache_req_metadata_fifo                                                           |                                              bsg_two_fifo__parameterized5 |         23 |         19 |       4 |    0 |     4 |      0 |      0 |          0 |
|                           (cache_req_metadata_fifo)                                                       |                                              bsg_two_fifo__parameterized5 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                           mem_1r1w                                                                        |                                             bsg_mem_1r1w__parameterized17 |         20 |         16 |       4 |    0 |     0 |      0 |      0 |          0 |
|                             synth                                                                         |                                       bsg_mem_1r1w_synth__parameterized17 |         20 |         16 |       4 |    0 |     0 |      0 |      0 |          0 |
|                         credit_counter                                                                    |                                          bsg_flow_counter__parameterized1 |          9 |          9 |       0 |    0 |     6 |      0 |      0 |          0 |
|                           gen_blk_0.counter                                                               |                                       bsg_counter_up_down__parameterized2 |          9 |          9 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         dirty_data_reg                                                                    |                                         bsg_dff_sync_read__parameterized0 |         63 |         63 |       0 |    0 |   513 |      0 |      0 |          0 |
|                           bypass.data_reg                                                                 |                                         bsg_dff_en_bypass__parameterized4 |         63 |         63 |       0 |    0 |   512 |      0 |      0 |          0 |
|                             dff                                                                           |                                               bsg_dff_en__parameterized26 |         63 |         63 |       0 |    0 |   512 |      0 |      0 |          0 |
|                           v_reg                                                                           |                                              bsg_dff__parameterized0_1159 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                         dirty_stat_reg                                                                    |                                         bsg_dff_sync_read__parameterized2 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|                           bypass.data_reg                                                                 |                                         bsg_dff_en_bypass__parameterized6 |          6 |          6 |       0 |    0 |     7 |      0 |      0 |          0 |
|                             dff                                                                           |                                               bsg_dff_en__parameterized28 |          6 |          6 |       0 |    0 |     7 |      0 |      0 |          0 |
|                           v_reg                                                                           |                                              bsg_dff__parameterized0_1158 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                         dirty_tag_reg                                                                     |                                         bsg_dff_sync_read__parameterized1 |         11 |         11 |       0 |    0 |    21 |      0 |      0 |          0 |
|                           bypass.data_reg                                                                 |                                         bsg_dff_en_bypass__parameterized5 |         11 |         11 |       0 |    0 |    20 |      0 |      0 |          0 |
|                             dff                                                                           |                                               bsg_dff_en__parameterized27 |         11 |         11 |       0 |    0 |    20 |      0 |      0 |          0 |
|                           v_reg                                                                           |                                                   bsg_dff__parameterized0 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                         index_counter                                                                     |                                      bsg_counter_clear_up__parameterized7 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         uce_pump_in                                                                       |                                      bp_me_stream_pump_in__parameterized0 |        371 |        291 |      80 |    0 |     8 |      0 |      0 |          0 |
|                           gearbox                                                                         |                                      bp_me_stream_gearbox__parameterized0 |        354 |        274 |      80 |    0 |     4 |      0 |      0 |          0 |
|                             fifo                                                                          |                                         bsg_two_fifo__parameterized3_1155 |        354 |        274 |      80 |    0 |     4 |      0 |      0 |          0 |
|                               (fifo)                                                                      |                                         bsg_two_fifo__parameterized3_1155 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|                               mem_1r1w                                                                    |                                        bsg_mem_1r1w__parameterized10_1156 |        353 |        273 |      80 |    0 |     0 |      0 |      0 |          0 |
|                                 synth                                                                     |                                  bsg_mem_1r1w_synth__parameterized10_1157 |        353 |        273 |      80 |    0 |     0 |      0 |      0 |          0 |
|                           pump_control                                                                    |                                 bp_me_stream_pump_control__parameterized1 |         18 |         18 |       0 |    0 |     4 |      0 |      0 |          0 |
|                             (pump_control)                                                                |                                 bp_me_stream_pump_control__parameterized1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                             nz.counter                                                                    |                                                   bsg_counter_set_en_1152 |         17 |         17 |       0 |    0 |     3 |      0 |      0 |          0 |
|                             nz.wrap_mux                                                                   |                                      bsg_mux_bitwise__parameterized0_1153 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               mux_segmented                                                               |                                    bsg_mux_segmented__parameterized1_1154 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         uce_pump_out                                                                      |                                     bp_me_stream_pump_out__parameterized0 |        103 |         23 |      80 |    0 |     8 |      0 |      0 |          0 |
|                           gearbox                                                                         |                                                      bp_me_stream_gearbox |         96 |         16 |      80 |    0 |     4 |      0 |      0 |          0 |
|                             fifo                                                                          |                                              bsg_two_fifo__parameterized3 |         96 |         16 |      80 |    0 |     4 |      0 |      0 |          0 |
|                               (fifo)                                                                      |                                              bsg_two_fifo__parameterized3 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|                               mem_1r1w                                                                    |                                             bsg_mem_1r1w__parameterized10 |         92 |         12 |      80 |    0 |     0 |      0 |      0 |          0 |
|                                 synth                                                                     |                                       bsg_mem_1r1w_synth__parameterized10 |         92 |         12 |      80 |    0 |     0 |      0 |      0 |          0 |
|                           pump_control                                                                    |                                 bp_me_stream_pump_control__parameterized0 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |          0 |
|                             (pump_control)                                                                |                                 bp_me_stream_pump_control__parameterized0 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                             nz.counter                                                                    |                                                        bsg_counter_set_en |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                             nz.wrap_mux                                                                   |                                           bsg_mux_bitwise__parameterized0 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                               mux_segmented                                                               |                                         bsg_mux_segmented__parameterized1 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         way_counter                                                                       |                                      bsg_counter_clear_up__parameterized8 |         10 |         10 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         writeback_mux                                                                     |                                                   bsg_mux__parameterized7 |        256 |        256 |       0 |    0 |     0 |      0 |      0 |          0 |
|                       negedge_latch                                                                       |                                                                bsg_dlatch |          1 |          1 |       0 |    0 |   121 |      0 |      0 |          0 |
|                       posedge_latch                                                                       |                                                           bsg_dlatch_1151 |          8 |          8 |       0 |    0 |   117 |      0 |      0 |          0 |
|               bootrom                                                                                     |                                                               bsg_bootrom |        179 |        179 |       0 |    0 |     0 |      0 |      0 |          0 |
|               bp_reset_bss                                                                                |                                                             bsg_sync_sync |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 z.bss                                                                                     |                                                 bsg_sync_sync_1_unit_1142 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|               cov_afifo                                                                                   |                                           bsg_async_fifo__parameterized12 |         40 |         16 |      24 |    0 |    38 |      0 |      0 |          0 |
|                 MSYNC_1r1w                                                                                |                                             bsg_mem_1r1w__parameterized36 |         24 |          0 |      24 |    0 |     0 |      0 |      0 |          0 |
|                   synth                                                                                   |                                       bsg_mem_1r1w_synth__parameterized36 |         24 |          0 |      24 |    0 |     0 |      0 |      0 |          0 |
|                 bapg_rd                                                                                   |                                                        bsg_async_ptr_gray |          7 |          7 |       0 |    0 |    19 |      0 |      0 |          0 |
|                   (bapg_rd)                                                                               |                                                        bsg_async_ptr_gray |          7 |          7 |       0 |    0 |     7 |      0 |      0 |          0 |
|                   ptr_sync                                                                                |                                  bsg_launch_sync_sync__parameterized0__16 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                     sync.p.z.blss                                                                         |                                  bsg_launch_sync_sync_posedge_4_unit_1141 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 bapg_wr                                                                                   |                                                   bsg_async_ptr_gray_1140 |          9 |          9 |       0 |    0 |    19 |      0 |      0 |          0 |
|                   (bapg_wr)                                                                               |                                                   bsg_async_ptr_gray_1140 |          9 |          9 |       0 |    0 |     7 |      0 |      0 |          0 |
|                   ptr_sync                                                                                |                                  bsg_launch_sync_sync__parameterized0__15 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                     sync.p.z.blss                                                                         |                                       bsg_launch_sync_sync_posedge_4_unit |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|               cov_en_ds_bss                                                                               |                                                        bsg_sync_sync_1117 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 z.bss                                                                                     |                                                 bsg_sync_sync_1_unit_1139 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|               cov_lock_reg                                                                                |                                                   bsg_dff_reset_set_clear |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               cov_way_reg                                                                                 |                                         bsg_dff_reset_en__parameterized18 |        161 |        161 |       0 |    0 |     4 |      0 |      0 |          0 |
|               cover_0                                                                                     |                                                                 bsg_cover |        179 |        163 |      16 |    0 |   241 |      0 |      0 |          0 |
|                 (cover_0)                                                                                 |                                                                 bsg_cover |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 cam                                                                                       |                                         bsg_cam_1r1w_tag_array_snoop_1906 |        136 |        136 |       0 |    0 |   200 |      0 |      0 |          0 |
|                   (cam)                                                                                   |                                         bsg_cam_1r1w_tag_array_snoop_1906 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   nz.tag_array[0].tag_r_reg                                                               |                                          bsg_dff_en__parameterized35_1915 |         32 |         32 |       0 |    0 |    24 |      0 |      0 |          0 |
|                   nz.tag_array[0].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1916 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[1].tag_r_reg                                                               |                                          bsg_dff_en__parameterized35_1917 |          9 |          9 |       0 |    0 |    24 |      0 |      0 |          0 |
|                   nz.tag_array[1].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1918 |         13 |         13 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[2].tag_r_reg                                                               |                                          bsg_dff_en__parameterized35_1919 |          8 |          8 |       0 |    0 |    24 |      0 |      0 |          0 |
|                   nz.tag_array[2].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1920 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[3].tag_r_reg                                                               |                                          bsg_dff_en__parameterized35_1921 |          4 |          4 |       0 |    0 |    24 |      0 |      0 |          0 |
|                   nz.tag_array[3].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1922 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[4].tag_r_reg                                                               |                                          bsg_dff_en__parameterized35_1923 |         32 |         32 |       0 |    0 |    24 |      0 |      0 |          0 |
|                   nz.tag_array[4].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1924 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[5].tag_r_reg                                                               |                                          bsg_dff_en__parameterized35_1925 |          9 |          9 |       0 |    0 |    24 |      0 |      0 |          0 |
|                   nz.tag_array[5].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1926 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[6].tag_r_reg                                                               |                                          bsg_dff_en__parameterized35_1927 |          9 |          9 |       0 |    0 |    24 |      0 |      0 |          0 |
|                   nz.tag_array[6].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1928 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[7].tag_r_reg                                                               |                                          bsg_dff_en__parameterized35_1929 |          2 |          2 |       0 |    0 |    24 |      0 |      0 |          0 |
|                   nz.tag_array[7].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1930 |         12 |         12 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 enc                                                                                       |                                   bsg_encode_one_hot__parameterized9_1907 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 in_afifo                                                                                  |                                       bsg_async_fifo__parameterized2_1908 |         40 |         24 |      16 |    0 |    38 |      0 |      0 |          0 |
|                   MSYNC_1r1w                                                                              |                                        bsg_mem_1r1w__parameterized26_1909 |         26 |         10 |      16 |    0 |     0 |      0 |      0 |          0 |
|                     synth                                                                                 |                                  bsg_mem_1r1w_synth__parameterized26_1914 |         26 |         10 |      16 |    0 |     0 |      0 |      0 |          0 |
|                   bapg_rd                                                                                 |                                                   bsg_async_ptr_gray_1910 |          5 |          5 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (bapg_rd)                                                                             |                                                   bsg_async_ptr_gray_1910 |          5 |          5 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     ptr_sync                                                                              |                                  bsg_launch_sync_sync__parameterized0__26 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                       sync.p.z.blss                                                                       |                                  bsg_launch_sync_sync_posedge_4_unit_1913 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   bapg_wr                                                                                 |                                                   bsg_async_ptr_gray_1911 |          9 |          9 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (bapg_wr)                                                                             |                                                   bsg_async_ptr_gray_1911 |          9 |          9 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     ptr_sync                                                                              |                                  bsg_launch_sync_sync__parameterized0__25 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                       sync.p.z.blss                                                                       |                                  bsg_launch_sync_sync_posedge_4_unit_1912 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|               cover_1                                                                                     |                                                 bsg_cover__parameterized0 |        890 |        794 |      96 |    0 |  1206 |      0 |      0 |          0 |
|                 (cover_1)                                                                                 |                                                 bsg_cover__parameterized0 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 cam                                                                                       |                              bsg_cam_1r1w_tag_array_snoop__parameterized0 |        543 |        543 |       0 |    0 |  1160 |      0 |      0 |          0 |
|                   (cam)                                                                                   |                              bsg_cam_1r1w_tag_array_snoop__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   nz.tag_array[0].tag_r_reg                                                               |                                               bsg_dff_en__parameterized36 |        170 |        170 |       0 |    0 |   144 |      0 |      0 |          0 |
|                   nz.tag_array[0].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1886 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[1].tag_r_reg                                                               |                                          bsg_dff_en__parameterized36_1887 |         26 |         26 |       0 |    0 |   144 |      0 |      0 |          0 |
|                   nz.tag_array[1].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1888 |          9 |          9 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[2].tag_r_reg                                                               |                                          bsg_dff_en__parameterized36_1889 |         36 |         36 |       0 |    0 |   144 |      0 |      0 |          0 |
|                   nz.tag_array[2].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1890 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[3].tag_r_reg                                                               |                                          bsg_dff_en__parameterized36_1891 |          0 |          0 |       0 |    0 |   144 |      0 |      0 |          0 |
|                   nz.tag_array[3].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1892 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[4].tag_r_reg                                                               |                                          bsg_dff_en__parameterized36_1893 |        234 |        234 |       0 |    0 |   144 |      0 |      0 |          0 |
|                   nz.tag_array[4].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1894 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[5].tag_r_reg                                                               |                                          bsg_dff_en__parameterized36_1895 |         27 |         27 |       0 |    0 |   144 |      0 |      0 |          0 |
|                   nz.tag_array[5].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1896 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[6].tag_r_reg                                                               |                                          bsg_dff_en__parameterized36_1897 |         27 |         27 |       0 |    0 |   144 |      0 |      0 |          0 |
|                   nz.tag_array[6].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1898 |          6 |          6 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[7].tag_r_reg                                                               |                                          bsg_dff_en__parameterized36_1899 |          0 |          0 |       0 |    0 |   144 |      0 |      0 |          0 |
|                   nz.tag_array[7].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1900 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 enc                                                                                       |                                   bsg_encode_one_hot__parameterized9_1881 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 in_afifo                                                                                  |                                            bsg_async_fifo__parameterized3 |        338 |        242 |      96 |    0 |    38 |      0 |      0 |          0 |
|                   MSYNC_1r1w                                                                              |                                             bsg_mem_1r1w__parameterized27 |        324 |        228 |      96 |    0 |     0 |      0 |      0 |          0 |
|                     synth                                                                                 |                                       bsg_mem_1r1w_synth__parameterized27 |        324 |        228 |      96 |    0 |     0 |      0 |      0 |          0 |
|                   bapg_rd                                                                                 |                                                   bsg_async_ptr_gray_1882 |          5 |          5 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (bapg_rd)                                                                             |                                                   bsg_async_ptr_gray_1882 |          5 |          5 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     ptr_sync                                                                              |                                  bsg_launch_sync_sync__parameterized0__36 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                       sync.p.z.blss                                                                       |                                  bsg_launch_sync_sync_posedge_4_unit_1885 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   bapg_wr                                                                                 |                                                   bsg_async_ptr_gray_1883 |          9 |          9 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (bapg_wr)                                                                             |                                                   bsg_async_ptr_gray_1883 |          9 |          9 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     ptr_sync                                                                              |                                  bsg_launch_sync_sync__parameterized0__33 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                       sync.p.z.blss                                                                       |                                  bsg_launch_sync_sync_posedge_4_unit_1884 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 piso.piso                                                                                 |                                    bsg_parallel_in_serial_out_passthrough |          4 |          4 |       0 |    0 |     5 |      0 |      0 |          0 |
|                   data_mux                                                                                |                                          bsg_mux_one_hot__parameterized20 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   multi_word.counter                                                                      |                              bsg_counter_clear_up_one_hot__parameterized1 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |          0 |
|               cover_10                                                                                    |                                                 bsg_cover__parameterized9 |        119 |        113 |       6 |    0 |   113 |      0 |      0 |          0 |
|                 (cover_10)                                                                                |                                                 bsg_cover__parameterized9 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 cam                                                                                       |                              bsg_cam_1r1w_tag_array_snoop__parameterized8 |         86 |         86 |       0 |    0 |    72 |      0 |      0 |          0 |
|                   nz.tag_array[0].tag_r_reg                                                               |                                           bsg_dff_en__parameterized1_1711 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   nz.tag_array[0].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1712 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[1].tag_r_reg                                                               |                                           bsg_dff_en__parameterized1_1713 |          2 |          2 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   nz.tag_array[1].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1714 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[2].tag_r_reg                                                               |                                           bsg_dff_en__parameterized1_1715 |          5 |          5 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   nz.tag_array[2].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1716 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[3].tag_r_reg                                                               |                                           bsg_dff_en__parameterized1_1717 |          5 |          5 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   nz.tag_array[3].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1718 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[4].tag_r_reg                                                               |                                           bsg_dff_en__parameterized1_1719 |         13 |         13 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   nz.tag_array[4].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1720 |         10 |         10 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[5].tag_r_reg                                                               |                                           bsg_dff_en__parameterized1_1721 |          5 |          5 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   nz.tag_array[5].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1722 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[6].tag_r_reg                                                               |                                           bsg_dff_en__parameterized1_1723 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   nz.tag_array[6].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1724 |          5 |          5 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[7].tag_r_reg                                                               |                                           bsg_dff_en__parameterized1_1725 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   nz.tag_array[7].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1726 |         10 |         10 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 enc                                                                                       |                                   bsg_encode_one_hot__parameterized9_1706 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 in_afifo                                                                                  |                                           bsg_async_fifo__parameterized11 |         30 |         24 |       6 |    0 |    38 |      0 |      0 |          0 |
|                   MSYNC_1r1w                                                                              |                                             bsg_mem_1r1w__parameterized35 |         16 |         10 |       6 |    0 |     0 |      0 |      0 |          0 |
|                     synth                                                                                 |                                       bsg_mem_1r1w_synth__parameterized35 |         16 |         10 |       6 |    0 |     0 |      0 |      0 |          0 |
|                   bapg_rd                                                                                 |                                                   bsg_async_ptr_gray_1707 |          5 |          5 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (bapg_rd)                                                                             |                                                   bsg_async_ptr_gray_1707 |          5 |          5 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     ptr_sync                                                                              |                                  bsg_launch_sync_sync__parameterized0__18 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                       sync.p.z.blss                                                                       |                                  bsg_launch_sync_sync_posedge_4_unit_1710 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   bapg_wr                                                                                 |                                                   bsg_async_ptr_gray_1708 |          9 |          9 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (bapg_wr)                                                                             |                                                   bsg_async_ptr_gray_1708 |          9 |          9 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     ptr_sync                                                                              |                                  bsg_launch_sync_sync__parameterized0__17 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                       sync.p.z.blss                                                                       |                                  bsg_launch_sync_sync_posedge_4_unit_1709 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|               cover_2                                                                                     |                                                 bsg_cover__parameterized1 |        451 |        405 |      46 |    0 |   588 |      0 |      0 |          0 |
|                 (cover_2)                                                                                 |                                                 bsg_cover__parameterized1 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 cam                                                                                       |                              bsg_cam_1r1w_tag_array_snoop__parameterized1 |        261 |        261 |       0 |    0 |   544 |      0 |      0 |          0 |
|                   (cam)                                                                                   |                              bsg_cam_1r1w_tag_array_snoop__parameterized1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   nz.tag_array[0].tag_r_reg                                                               |                                               bsg_dff_en__parameterized37 |         78 |         78 |       0 |    0 |    67 |      0 |      0 |          0 |
|                   nz.tag_array[0].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1866 |          6 |          6 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[1].tag_r_reg                                                               |                                          bsg_dff_en__parameterized37_1867 |         10 |         10 |       0 |    0 |    67 |      0 |      0 |          0 |
|                   nz.tag_array[1].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1868 |         12 |         12 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[2].tag_r_reg                                                               |                                          bsg_dff_en__parameterized37_1869 |          8 |          8 |       0 |    0 |    67 |      0 |      0 |          0 |
|                   nz.tag_array[2].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1870 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[3].tag_r_reg                                                               |                                          bsg_dff_en__parameterized37_1871 |          2 |          2 |       0 |    0 |    67 |      0 |      0 |          0 |
|                   nz.tag_array[3].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1872 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[4].tag_r_reg                                                               |                                          bsg_dff_en__parameterized37_1873 |        110 |        110 |       0 |    0 |    67 |      0 |      0 |          0 |
|                   nz.tag_array[4].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1874 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[5].tag_r_reg                                                               |                                          bsg_dff_en__parameterized37_1875 |         11 |         11 |       0 |    0 |    67 |      0 |      0 |          0 |
|                   nz.tag_array[5].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1876 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[6].tag_r_reg                                                               |                                          bsg_dff_en__parameterized37_1877 |         14 |         14 |       0 |    0 |    67 |      0 |      0 |          0 |
|                   nz.tag_array[6].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1878 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[7].tag_r_reg                                                               |                                          bsg_dff_en__parameterized37_1879 |          0 |          0 |       0 |    0 |    67 |      0 |      0 |          0 |
|                   nz.tag_array[7].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1880 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 enc                                                                                       |                                   bsg_encode_one_hot__parameterized9_1858 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 in_afifo                                                                                  |                                            bsg_async_fifo__parameterized4 |        184 |        138 |      46 |    0 |    38 |      0 |      0 |          0 |
|                   MSYNC_1r1w                                                                              |                                             bsg_mem_1r1w__parameterized28 |        170 |        124 |      46 |    0 |     0 |      0 |      0 |          0 |
|                     synth                                                                                 |                                       bsg_mem_1r1w_synth__parameterized28 |        170 |        124 |      46 |    0 |     0 |      0 |      0 |          0 |
|                   bapg_rd                                                                                 |                                                   bsg_async_ptr_gray_1862 |          5 |          5 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (bapg_rd)                                                                             |                                                   bsg_async_ptr_gray_1862 |          5 |          5 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     ptr_sync                                                                              |                                  bsg_launch_sync_sync__parameterized0__32 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                       sync.p.z.blss                                                                       |                                  bsg_launch_sync_sync_posedge_4_unit_1865 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   bapg_wr                                                                                 |                                                   bsg_async_ptr_gray_1863 |          9 |          9 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (bapg_wr)                                                                             |                                                   bsg_async_ptr_gray_1863 |          9 |          9 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     ptr_sync                                                                              |                                  bsg_launch_sync_sync__parameterized0__31 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                       sync.p.z.blss                                                                       |                                  bsg_launch_sync_sync_posedge_4_unit_1864 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 piso.piso                                                                                 |               bsg_parallel_in_serial_out_passthrough__parameterized0_1859 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   data_mux                                                                                |                                     bsg_mux_one_hot__parameterized21_1860 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   multi_word.counter                                                                      |                         bsg_counter_clear_up_one_hot__parameterized2_1861 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|               cover_3                                                                                     |                                                 bsg_cover__parameterized2 |       1017 |        905 |     112 |    0 |  1383 |      0 |      0 |          0 |
|                 (cover_3)                                                                                 |                                                 bsg_cover__parameterized2 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 cam                                                                                       |                              bsg_cam_1r1w_tag_array_snoop__parameterized2 |        874 |        874 |       0 |    0 |  1336 |      0 |      0 |          0 |
|                   nz.tag_array[0].tag_r_reg                                                               |                                               bsg_dff_en__parameterized38 |         55 |         55 |       0 |    0 |   166 |      0 |      0 |          0 |
|                   nz.tag_array[0].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1691 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[1].tag_r_reg                                                               |                                          bsg_dff_en__parameterized38_1692 |         55 |         55 |       0 |    0 |   166 |      0 |      0 |          0 |
|                   nz.tag_array[1].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1693 |         23 |         23 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[2].tag_r_reg                                                               |                                          bsg_dff_en__parameterized38_1694 |         56 |         56 |       0 |    0 |   166 |      0 |      0 |          0 |
|                   nz.tag_array[2].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1695 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[3].tag_r_reg                                                               |                                          bsg_dff_en__parameterized38_1696 |        292 |        292 |       0 |    0 |   166 |      0 |      0 |          0 |
|                   nz.tag_array[3].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1697 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[4].tag_r_reg                                                               |                                          bsg_dff_en__parameterized38_1698 |         55 |         55 |       0 |    0 |   166 |      0 |      0 |          0 |
|                   nz.tag_array[4].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1699 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[5].tag_r_reg                                                               |                                          bsg_dff_en__parameterized38_1700 |         55 |         55 |       0 |    0 |   166 |      0 |      0 |          0 |
|                   nz.tag_array[5].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1701 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[6].tag_r_reg                                                               |                                          bsg_dff_en__parameterized38_1702 |         56 |         56 |       0 |    0 |   166 |      0 |      0 |          0 |
|                   nz.tag_array[6].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1703 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[7].tag_r_reg                                                               |                                          bsg_dff_en__parameterized38_1704 |        222 |        222 |       0 |    0 |   166 |      0 |      0 |          0 |
|                   nz.tag_array[7].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1705 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 enc                                                                                       |                                        bsg_encode_one_hot__parameterized9 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 in_afifo                                                                                  |                                            bsg_async_fifo__parameterized5 |        134 |         22 |     112 |    0 |    38 |      0 |      0 |          0 |
|                   MSYNC_1r1w                                                                              |                                             bsg_mem_1r1w__parameterized29 |        120 |          8 |     112 |    0 |     0 |      0 |      0 |          0 |
|                     synth                                                                                 |                                       bsg_mem_1r1w_synth__parameterized29 |        120 |          8 |     112 |    0 |     0 |      0 |      0 |          0 |
|                   bapg_rd                                                                                 |                                                   bsg_async_ptr_gray_1687 |          5 |          5 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (bapg_rd)                                                                             |                                                   bsg_async_ptr_gray_1687 |          5 |          5 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     ptr_sync                                                                              |                                      bsg_launch_sync_sync__parameterized0 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                       sync.p.z.blss                                                                       |                                  bsg_launch_sync_sync_posedge_4_unit_1690 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   bapg_wr                                                                                 |                                                   bsg_async_ptr_gray_1688 |          9 |          9 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (bapg_wr)                                                                             |                                                   bsg_async_ptr_gray_1688 |          9 |          9 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     ptr_sync                                                                              |                                  bsg_launch_sync_sync__parameterized0__37 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                       sync.p.z.blss                                                                       |                                  bsg_launch_sync_sync_posedge_4_unit_1689 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 piso.piso                                                                                 |                    bsg_parallel_in_serial_out_passthrough__parameterized1 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   data_mux                                                                                |                                          bsg_mux_one_hot__parameterized22 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   multi_word.counter                                                                      |                              bsg_counter_clear_up_one_hot__parameterized3 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |          0 |
|               cover_4                                                                                     |                                                 bsg_cover__parameterized3 |        340 |        308 |      32 |    0 |   427 |      0 |      0 |          0 |
|                 (cover_4)                                                                                 |                                                 bsg_cover__parameterized3 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 cam                                                                                       |                              bsg_cam_1r1w_tag_array_snoop__parameterized3 |        199 |        199 |       0 |    0 |   384 |      0 |      0 |          0 |
|                   (cam)                                                                                   |                              bsg_cam_1r1w_tag_array_snoop__parameterized3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   nz.tag_array[0].tag_r_reg                                                               |                                               bsg_dff_en__parameterized39 |         56 |         56 |       0 |    0 |    47 |      0 |      0 |          0 |
|                   nz.tag_array[0].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1841 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[1].tag_r_reg                                                               |                                          bsg_dff_en__parameterized39_1842 |         10 |         10 |       0 |    0 |    47 |      0 |      0 |          0 |
|                   nz.tag_array[1].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1843 |         11 |         11 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[2].tag_r_reg                                                               |                                          bsg_dff_en__parameterized39_1844 |          9 |          9 |       0 |    0 |    47 |      0 |      0 |          0 |
|                   nz.tag_array[2].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1845 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[3].tag_r_reg                                                               |                                          bsg_dff_en__parameterized39_1846 |          0 |          0 |       0 |    0 |    47 |      0 |      0 |          0 |
|                   nz.tag_array[3].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1847 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[4].tag_r_reg                                                               |                                          bsg_dff_en__parameterized39_1848 |         84 |         84 |       0 |    0 |    47 |      0 |      0 |          0 |
|                   nz.tag_array[4].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1849 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[5].tag_r_reg                                                               |                                          bsg_dff_en__parameterized39_1850 |          5 |          5 |       0 |    0 |    47 |      0 |      0 |          0 |
|                   nz.tag_array[5].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1851 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[6].tag_r_reg                                                               |                                          bsg_dff_en__parameterized39_1852 |          6 |          6 |       0 |    0 |    47 |      0 |      0 |          0 |
|                   nz.tag_array[6].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1853 |          7 |          7 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[7].tag_r_reg                                                               |                                          bsg_dff_en__parameterized39_1854 |          0 |          0 |       0 |    0 |    47 |      0 |      0 |          0 |
|                   nz.tag_array[7].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1855 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 enc                                                                                       |                                   bsg_encode_one_hot__parameterized9_1833 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 in_afifo                                                                                  |                                            bsg_async_fifo__parameterized6 |        135 |        103 |      32 |    0 |    38 |      0 |      0 |          0 |
|                   MSYNC_1r1w                                                                              |                                             bsg_mem_1r1w__parameterized30 |        121 |         89 |      32 |    0 |     0 |      0 |      0 |          0 |
|                     synth                                                                                 |                                       bsg_mem_1r1w_synth__parameterized30 |        121 |         89 |      32 |    0 |     0 |      0 |      0 |          0 |
|                   bapg_rd                                                                                 |                                                   bsg_async_ptr_gray_1837 |          5 |          5 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (bapg_rd)                                                                             |                                                   bsg_async_ptr_gray_1837 |          5 |          5 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     ptr_sync                                                                              |                                  bsg_launch_sync_sync__parameterized0__30 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                       sync.p.z.blss                                                                       |                                  bsg_launch_sync_sync_posedge_4_unit_1840 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   bapg_wr                                                                                 |                                                   bsg_async_ptr_gray_1838 |          9 |          9 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (bapg_wr)                                                                             |                                                   bsg_async_ptr_gray_1838 |          9 |          9 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     ptr_sync                                                                              |                                  bsg_launch_sync_sync__parameterized0__29 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                       sync.p.z.blss                                                                       |                                  bsg_launch_sync_sync_posedge_4_unit_1839 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 piso.piso                                                                                 |               bsg_parallel_in_serial_out_passthrough__parameterized2_1834 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   data_mux                                                                                |                                     bsg_mux_one_hot__parameterized23_1835 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   multi_word.counter                                                                      |                         bsg_counter_clear_up_one_hot__parameterized4_1836 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|               cover_5                                                                                     |                                                 bsg_cover__parameterized4 |        533 |        477 |      56 |    0 |   716 |      0 |      0 |          0 |
|                 (cover_5)                                                                                 |                                                 bsg_cover__parameterized4 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 cam                                                                                       |                              bsg_cam_1r1w_tag_array_snoop__parameterized4 |        311 |        311 |       0 |    0 |   672 |      0 |      0 |          0 |
|                   (cam)                                                                                   |                              bsg_cam_1r1w_tag_array_snoop__parameterized4 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   nz.tag_array[0].tag_r_reg                                                               |                                               bsg_dff_en__parameterized40 |         99 |         99 |       0 |    0 |    83 |      0 |      0 |          0 |
|                   nz.tag_array[0].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1817 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[1].tag_r_reg                                                               |                                          bsg_dff_en__parameterized40_1818 |         17 |         17 |       0 |    0 |    83 |      0 |      0 |          0 |
|                   nz.tag_array[1].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1819 |         11 |         11 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[2].tag_r_reg                                                               |                                          bsg_dff_en__parameterized40_1820 |         17 |         17 |       0 |    0 |    83 |      0 |      0 |          0 |
|                   nz.tag_array[2].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1821 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[3].tag_r_reg                                                               |                                          bsg_dff_en__parameterized40_1822 |          0 |          0 |       0 |    0 |    83 |      0 |      0 |          0 |
|                   nz.tag_array[3].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1823 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[4].tag_r_reg                                                               |                                          bsg_dff_en__parameterized40_1824 |        125 |        125 |       0 |    0 |    83 |      0 |      0 |          0 |
|                   nz.tag_array[4].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1825 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[5].tag_r_reg                                                               |                                          bsg_dff_en__parameterized40_1826 |         10 |         10 |       0 |    0 |    83 |      0 |      0 |          0 |
|                   nz.tag_array[5].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1827 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[6].tag_r_reg                                                               |                                          bsg_dff_en__parameterized40_1828 |         14 |         14 |       0 |    0 |    83 |      0 |      0 |          0 |
|                   nz.tag_array[6].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1829 |          7 |          7 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[7].tag_r_reg                                                               |                                          bsg_dff_en__parameterized40_1830 |          0 |          0 |       0 |    0 |    83 |      0 |      0 |          0 |
|                   nz.tag_array[7].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1831 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 enc                                                                                       |                                   bsg_encode_one_hot__parameterized9_1812 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 in_afifo                                                                                  |                                            bsg_async_fifo__parameterized7 |        215 |        159 |      56 |    0 |    38 |      0 |      0 |          0 |
|                   MSYNC_1r1w                                                                              |                                             bsg_mem_1r1w__parameterized31 |        201 |        145 |      56 |    0 |     0 |      0 |      0 |          0 |
|                     synth                                                                                 |                                       bsg_mem_1r1w_synth__parameterized31 |        201 |        145 |      56 |    0 |     0 |      0 |      0 |          0 |
|                   bapg_rd                                                                                 |                                                   bsg_async_ptr_gray_1813 |          5 |          5 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (bapg_rd)                                                                             |                                                   bsg_async_ptr_gray_1813 |          5 |          5 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     ptr_sync                                                                              |                                  bsg_launch_sync_sync__parameterized0__28 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                       sync.p.z.blss                                                                       |                                  bsg_launch_sync_sync_posedge_4_unit_1816 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   bapg_wr                                                                                 |                                                   bsg_async_ptr_gray_1814 |          9 |          9 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (bapg_wr)                                                                             |                                                   bsg_async_ptr_gray_1814 |          9 |          9 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     ptr_sync                                                                              |                                  bsg_launch_sync_sync__parameterized0__27 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                       sync.p.z.blss                                                                       |                                  bsg_launch_sync_sync_posedge_4_unit_1815 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 piso.piso                                                                                 |                    bsg_parallel_in_serial_out_passthrough__parameterized0 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   data_mux                                                                                |                                          bsg_mux_one_hot__parameterized21 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   multi_word.counter                                                                      |                              bsg_counter_clear_up_one_hot__parameterized2 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|               cover_6                                                                                     |                                                 bsg_cover__parameterized5 |        179 |        163 |      16 |    0 |   241 |      0 |      0 |          0 |
|                 (cover_6)                                                                                 |                                                 bsg_cover__parameterized5 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 cam                                                                                       |                                              bsg_cam_1r1w_tag_array_snoop |        136 |        136 |       0 |    0 |   200 |      0 |      0 |          0 |
|                   (cam)                                                                                   |                                              bsg_cam_1r1w_tag_array_snoop |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   nz.tag_array[0].tag_r_reg                                                               |                                               bsg_dff_en__parameterized35 |         32 |         32 |       0 |    0 |    24 |      0 |      0 |          0 |
|                   nz.tag_array[0].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1796 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[1].tag_r_reg                                                               |                                          bsg_dff_en__parameterized35_1797 |          9 |          9 |       0 |    0 |    24 |      0 |      0 |          0 |
|                   nz.tag_array[1].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1798 |         13 |         13 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[2].tag_r_reg                                                               |                                          bsg_dff_en__parameterized35_1799 |          8 |          8 |       0 |    0 |    24 |      0 |      0 |          0 |
|                   nz.tag_array[2].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1800 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[3].tag_r_reg                                                               |                                          bsg_dff_en__parameterized35_1801 |          4 |          4 |       0 |    0 |    24 |      0 |      0 |          0 |
|                   nz.tag_array[3].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1802 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[4].tag_r_reg                                                               |                                          bsg_dff_en__parameterized35_1803 |         32 |         32 |       0 |    0 |    24 |      0 |      0 |          0 |
|                   nz.tag_array[4].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1804 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[5].tag_r_reg                                                               |                                          bsg_dff_en__parameterized35_1805 |          9 |          9 |       0 |    0 |    24 |      0 |      0 |          0 |
|                   nz.tag_array[5].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1806 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[6].tag_r_reg                                                               |                                          bsg_dff_en__parameterized35_1807 |          9 |          9 |       0 |    0 |    24 |      0 |      0 |          0 |
|                   nz.tag_array[6].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1808 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[7].tag_r_reg                                                               |                                          bsg_dff_en__parameterized35_1809 |          2 |          2 |       0 |    0 |    24 |      0 |      0 |          0 |
|                   nz.tag_array[7].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1810 |         12 |         12 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 enc                                                                                       |                                   bsg_encode_one_hot__parameterized9_1791 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 in_afifo                                                                                  |                                            bsg_async_fifo__parameterized2 |         40 |         24 |      16 |    0 |    38 |      0 |      0 |          0 |
|                   MSYNC_1r1w                                                                              |                                             bsg_mem_1r1w__parameterized26 |         26 |         10 |      16 |    0 |     0 |      0 |      0 |          0 |
|                     synth                                                                                 |                                       bsg_mem_1r1w_synth__parameterized26 |         26 |         10 |      16 |    0 |     0 |      0 |      0 |          0 |
|                   bapg_rd                                                                                 |                                                   bsg_async_ptr_gray_1792 |          5 |          5 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (bapg_rd)                                                                             |                                                   bsg_async_ptr_gray_1792 |          5 |          5 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     ptr_sync                                                                              |                                  bsg_launch_sync_sync__parameterized0__34 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                       sync.p.z.blss                                                                       |                                  bsg_launch_sync_sync_posedge_4_unit_1795 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   bapg_wr                                                                                 |                                                   bsg_async_ptr_gray_1793 |          9 |          9 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (bapg_wr)                                                                             |                                                   bsg_async_ptr_gray_1793 |          9 |          9 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     ptr_sync                                                                              |                                  bsg_launch_sync_sync__parameterized0__35 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                       sync.p.z.blss                                                                       |                                  bsg_launch_sync_sync_posedge_4_unit_1794 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|               cover_7                                                                                     |                                                 bsg_cover__parameterized6 |        207 |        187 |      20 |    0 |   273 |      0 |      0 |          0 |
|                 (cover_7)                                                                                 |                                                 bsg_cover__parameterized6 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 cam                                                                                       |                              bsg_cam_1r1w_tag_array_snoop__parameterized5 |        158 |        158 |       0 |    0 |   232 |      0 |      0 |          0 |
|                   (cam)                                                                                   |                              bsg_cam_1r1w_tag_array_snoop__parameterized5 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   nz.tag_array[0].tag_r_reg                                                               |                                               bsg_dff_en__parameterized41 |         38 |         38 |       0 |    0 |    28 |      0 |      0 |          0 |
|                   nz.tag_array[0].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1774 |          9 |          9 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[1].tag_r_reg                                                               |                                          bsg_dff_en__parameterized41_1775 |         10 |         10 |       0 |    0 |    28 |      0 |      0 |          0 |
|                   nz.tag_array[1].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1776 |         14 |         14 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[2].tag_r_reg                                                               |                                          bsg_dff_en__parameterized41_1777 |         10 |         10 |       0 |    0 |    28 |      0 |      0 |          0 |
|                   nz.tag_array[2].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1778 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[3].tag_r_reg                                                               |                                          bsg_dff_en__parameterized41_1779 |          8 |          8 |       0 |    0 |    28 |      0 |      0 |          0 |
|                   nz.tag_array[3].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1780 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[4].tag_r_reg                                                               |                                          bsg_dff_en__parameterized41_1781 |         39 |         39 |       0 |    0 |    28 |      0 |      0 |          0 |
|                   nz.tag_array[4].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1782 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[5].tag_r_reg                                                               |                                          bsg_dff_en__parameterized41_1783 |         10 |         10 |       0 |    0 |    28 |      0 |      0 |          0 |
|                   nz.tag_array[5].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1784 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[6].tag_r_reg                                                               |                                          bsg_dff_en__parameterized41_1785 |         10 |         10 |       0 |    0 |    28 |      0 |      0 |          0 |
|                   nz.tag_array[6].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1786 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[7].tag_r_reg                                                               |                                          bsg_dff_en__parameterized41_1787 |          7 |          7 |       0 |    0 |    28 |      0 |      0 |          0 |
|                   nz.tag_array[7].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1788 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 enc                                                                                       |                                   bsg_encode_one_hot__parameterized9_1769 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 in_afifo                                                                                  |                                            bsg_async_fifo__parameterized8 |         46 |         26 |      20 |    0 |    38 |      0 |      0 |          0 |
|                   MSYNC_1r1w                                                                              |                                             bsg_mem_1r1w__parameterized32 |         32 |         12 |      20 |    0 |     0 |      0 |      0 |          0 |
|                     synth                                                                                 |                                       bsg_mem_1r1w_synth__parameterized32 |         32 |         12 |      20 |    0 |     0 |      0 |      0 |          0 |
|                   bapg_rd                                                                                 |                                                   bsg_async_ptr_gray_1770 |          5 |          5 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (bapg_rd)                                                                             |                                                   bsg_async_ptr_gray_1770 |          5 |          5 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     ptr_sync                                                                              |                                  bsg_launch_sync_sync__parameterized0__24 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                       sync.p.z.blss                                                                       |                                  bsg_launch_sync_sync_posedge_4_unit_1773 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   bapg_wr                                                                                 |                                                   bsg_async_ptr_gray_1771 |          9 |          9 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (bapg_wr)                                                                             |                                                   bsg_async_ptr_gray_1771 |          9 |          9 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     ptr_sync                                                                              |                                  bsg_launch_sync_sync__parameterized0__23 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                       sync.p.z.blss                                                                       |                                  bsg_launch_sync_sync_posedge_4_unit_1772 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|               cover_8                                                                                     |                                                 bsg_cover__parameterized7 |        405 |        365 |      40 |    0 |   531 |      0 |      0 |          0 |
|                 (cover_8)                                                                                 |                                                 bsg_cover__parameterized7 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 cam                                                                                       |                              bsg_cam_1r1w_tag_array_snoop__parameterized6 |        241 |        241 |       0 |    0 |   488 |      0 |      0 |          0 |
|                   (cam)                                                                                   |                              bsg_cam_1r1w_tag_array_snoop__parameterized6 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   nz.tag_array[0].tag_r_reg                                                               |                                               bsg_dff_en__parameterized42 |         74 |         74 |       0 |    0 |    60 |      0 |      0 |          0 |
|                   nz.tag_array[0].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1753 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[1].tag_r_reg                                                               |                                          bsg_dff_en__parameterized42_1754 |         14 |         14 |       0 |    0 |    60 |      0 |      0 |          0 |
|                   nz.tag_array[1].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1755 |         16 |         16 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[2].tag_r_reg                                                               |                                          bsg_dff_en__parameterized42_1756 |         10 |         10 |       0 |    0 |    60 |      0 |      0 |          0 |
|                   nz.tag_array[2].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1757 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[3].tag_r_reg                                                               |                                          bsg_dff_en__parameterized42_1758 |          0 |          0 |       0 |    0 |    60 |      0 |      0 |          0 |
|                   nz.tag_array[3].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1759 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[4].tag_r_reg                                                               |                                          bsg_dff_en__parameterized42_1760 |         98 |         98 |       0 |    0 |    60 |      0 |      0 |          0 |
|                   nz.tag_array[4].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1761 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[5].tag_r_reg                                                               |                                          bsg_dff_en__parameterized42_1762 |          6 |          6 |       0 |    0 |    60 |      0 |      0 |          0 |
|                   nz.tag_array[5].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1763 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[6].tag_r_reg                                                               |                                          bsg_dff_en__parameterized42_1764 |         10 |         10 |       0 |    0 |    60 |      0 |      0 |          0 |
|                   nz.tag_array[6].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1765 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[7].tag_r_reg                                                               |                                          bsg_dff_en__parameterized42_1766 |          0 |          0 |       0 |    0 |    60 |      0 |      0 |          0 |
|                   nz.tag_array[7].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1767 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 enc                                                                                       |                                   bsg_encode_one_hot__parameterized9_1748 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 in_afifo                                                                                  |                                            bsg_async_fifo__parameterized9 |        159 |        119 |      40 |    0 |    38 |      0 |      0 |          0 |
|                   MSYNC_1r1w                                                                              |                                             bsg_mem_1r1w__parameterized33 |        145 |        105 |      40 |    0 |     0 |      0 |      0 |          0 |
|                     synth                                                                                 |                                       bsg_mem_1r1w_synth__parameterized33 |        145 |        105 |      40 |    0 |     0 |      0 |      0 |          0 |
|                   bapg_rd                                                                                 |                                                   bsg_async_ptr_gray_1749 |          5 |          5 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (bapg_rd)                                                                             |                                                   bsg_async_ptr_gray_1749 |          5 |          5 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     ptr_sync                                                                              |                                  bsg_launch_sync_sync__parameterized0__22 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                       sync.p.z.blss                                                                       |                                  bsg_launch_sync_sync_posedge_4_unit_1752 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   bapg_wr                                                                                 |                                                   bsg_async_ptr_gray_1750 |          9 |          9 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (bapg_wr)                                                                             |                                                   bsg_async_ptr_gray_1750 |          9 |          9 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     ptr_sync                                                                              |                                  bsg_launch_sync_sync__parameterized0__21 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                       sync.p.z.blss                                                                       |                                  bsg_launch_sync_sync_posedge_4_unit_1751 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 piso.piso                                                                                 |                    bsg_parallel_in_serial_out_passthrough__parameterized2 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   data_mux                                                                                |                                          bsg_mux_one_hot__parameterized23 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   multi_word.counter                                                                      |                              bsg_counter_clear_up_one_hot__parameterized4 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|               cover_9                                                                                     |                                                 bsg_cover__parameterized8 |        113 |        105 |       8 |    0 |   137 |      0 |      0 |          0 |
|                 (cover_9)                                                                                 |                                                 bsg_cover__parameterized8 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 cam                                                                                       |                              bsg_cam_1r1w_tag_array_snoop__parameterized7 |         78 |         78 |       0 |    0 |    96 |      0 |      0 |          0 |
|                   (cam)                                                                                   |                              bsg_cam_1r1w_tag_array_snoop__parameterized7 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   nz.tag_array[0].tag_r_reg                                                               |                                               bsg_dff_en__parameterized43 |         14 |         14 |       0 |    0 |    11 |      0 |      0 |          0 |
|                   nz.tag_array[0].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1732 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[1].tag_r_reg                                                               |                                          bsg_dff_en__parameterized43_1733 |          4 |          4 |       0 |    0 |    11 |      0 |      0 |          0 |
|                   nz.tag_array[1].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1734 |         13 |         13 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[2].tag_r_reg                                                               |                                          bsg_dff_en__parameterized43_1735 |          3 |          3 |       0 |    0 |    11 |      0 |      0 |          0 |
|                   nz.tag_array[2].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1736 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[3].tag_r_reg                                                               |                                          bsg_dff_en__parameterized43_1737 |          2 |          2 |       0 |    0 |    11 |      0 |      0 |          0 |
|                   nz.tag_array[3].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1738 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[4].tag_r_reg                                                               |                                          bsg_dff_en__parameterized43_1739 |         14 |         14 |       0 |    0 |    11 |      0 |      0 |          0 |
|                   nz.tag_array[4].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1740 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[5].tag_r_reg                                                               |                                          bsg_dff_en__parameterized43_1741 |          4 |          4 |       0 |    0 |    11 |      0 |      0 |          0 |
|                   nz.tag_array[5].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1742 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[6].tag_r_reg                                                               |                                          bsg_dff_en__parameterized43_1743 |          4 |          4 |       0 |    0 |    11 |      0 |      0 |          0 |
|                   nz.tag_array[6].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1744 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   nz.tag_array[7].tag_r_reg                                                               |                                          bsg_dff_en__parameterized43_1745 |          2 |          2 |       0 |    0 |    11 |      0 |      0 |          0 |
|                   nz.tag_array[7].v_reg                                                                   |                                     bsg_dff_reset_en__parameterized2_1746 |         12 |         12 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 enc                                                                                       |                                   bsg_encode_one_hot__parameterized9_1727 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 in_afifo                                                                                  |                                           bsg_async_fifo__parameterized10 |         32 |         24 |       8 |    0 |    38 |      0 |      0 |          0 |
|                   MSYNC_1r1w                                                                              |                                             bsg_mem_1r1w__parameterized34 |         18 |         10 |       8 |    0 |     0 |      0 |      0 |          0 |
|                     synth                                                                                 |                                       bsg_mem_1r1w_synth__parameterized34 |         18 |         10 |       8 |    0 |     0 |      0 |      0 |          0 |
|                   bapg_rd                                                                                 |                                                   bsg_async_ptr_gray_1728 |          5 |          5 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (bapg_rd)                                                                             |                                                   bsg_async_ptr_gray_1728 |          5 |          5 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     ptr_sync                                                                              |                                  bsg_launch_sync_sync__parameterized0__20 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                       sync.p.z.blss                                                                       |                                  bsg_launch_sync_sync_posedge_4_unit_1731 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   bapg_wr                                                                                 |                                                   bsg_async_ptr_gray_1729 |          9 |          9 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (bapg_wr)                                                                             |                                                   bsg_async_ptr_gray_1729 |          9 |          9 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     ptr_sync                                                                              |                                  bsg_launch_sync_sync__parameterized0__19 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                       sync.p.z.blss                                                                       |                                  bsg_launch_sync_sync_posedge_4_unit_1730 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|               cycle_cnt                                                                                   |                                                      bsg_counter_clear_up |          1 |          1 |       0 |    0 |    64 |      0 |      0 |          0 |
|               dff                                                                                         |                                             bsg_dff_reset__parameterized1 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |          0 |
|               ds_reset_bss                                                                                |                                                        bsg_sync_sync_1118 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 z.bss                                                                                     |                                                      bsg_sync_sync_1_unit |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|               enc                                                                                         |                                       bsg_priority_encode__parameterized8 |         15 |         15 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 b                                                                                         |                                       bsg_encode_one_hot__parameterized10 |         15 |         15 |       0 |    0 |     0 |      0 |      0 |          0 |
|               master                                                                                      |                                         bsg_tag_master_decentralized_1119 |         14 |         14 |       0 |    0 |    16 |      0 |      0 |          0 |
|                 (master)                                                                                  |                                         bsg_tag_master_decentralized_1119 |          7 |          7 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 bccu                                                                                      |                                 bsg_counter_clear_up__parameterized0_1138 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |          0 |
|               mcycle_cnt                                                                                  |                                                 bsg_counter_clear_up_1120 |          1 |          1 |       0 |    0 |    64 |      0 |      0 |          0 |
|               realign_0                                                                                   |                                                         bsg_cover_realign |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               realign_1                                                                                   |                                         bsg_cover_realign__parameterized0 |          9 |          0 |       0 |    9 |    27 |      0 |      0 |          0 |
|                 rof[1].chain                                                                              |                                            bsg_dff_chain__parameterized13 |          0 |          0 |       0 |    0 |    10 |      0 |      0 |          0 |
|                   chained.genblk1[1].ch_reg                                                               |                                                  bsg_dff__parameterized21 |          0 |          0 |       0 |    0 |    10 |      0 |      0 |          0 |
|                 rof[2].chain                                                                              |                                            bsg_dff_chain__parameterized14 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   chained.genblk1[1].ch_reg                                                               |                                             bsg_dff__parameterized22_1904 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   chained.genblk1[2].ch_reg                                                               |                                             bsg_dff__parameterized22_1905 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 rof[3].chain                                                                              |                                            bsg_dff_chain__parameterized15 |          8 |          0 |       0 |    8 |    10 |      0 |      0 |          0 |
|                   chained.genblk1[2].ch_reg                                                               |                                                  bsg_dff__parameterized22 |          8 |          0 |       0 |    8 |     0 |      0 |      0 |          0 |
|                   chained.genblk1[3].ch_reg                                                               |                                             bsg_dff__parameterized22_1903 |          0 |          0 |       0 |    0 |    10 |      0 |      0 |          0 |
|                 rof[4].chain                                                                              |                                            bsg_dff_chain__parameterized16 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |          0 |
|                   chained.genblk1[3].ch_reg                                                               |                                             bsg_dff__parameterized23_1901 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   chained.genblk1[4].ch_reg                                                               |                                             bsg_dff__parameterized23_1902 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               realign_10                                                                                  |                                         bsg_cover_realign__parameterized9 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 rof[1].chain                                                                              |                                            bsg_dff_chain__parameterized44 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   chained.genblk1[1].ch_reg                                                               |                                                  bsg_dff__parameterized23 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               realign_2                                                                                   |                                         bsg_cover_realign__parameterized1 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 rof[0].chain                                                                              |                                            bsg_dff_chain__parameterized17 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   chained.genblk1[1].ch_reg                                                               |                                                  bsg_dff__parameterized24 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|               realign_3                                                                                   |                                         bsg_cover_realign__parameterized2 |         37 |          0 |       0 |   37 |   107 |      0 |      0 |          0 |
|                 rof[1].chain                                                                              |                                            bsg_dff_chain__parameterized19 |          0 |          0 |       0 |    0 |    28 |      0 |      0 |          0 |
|                   chained.genblk1[1].ch_reg                                                               |                                                  bsg_dff__parameterized25 |          0 |          0 |       0 |    0 |    28 |      0 |      0 |          0 |
|                 rof[2].chain                                                                              |                                            bsg_dff_chain__parameterized20 |          0 |          0 |       0 |    0 |    20 |      0 |      0 |          0 |
|                   chained.genblk1[1].ch_reg                                                               |                                                  bsg_dff__parameterized26 |          0 |          0 |       0 |    0 |    10 |      0 |      0 |          0 |
|                   chained.genblk1[2].ch_reg                                                               |                                             bsg_dff__parameterized26_1686 |          0 |          0 |       0 |    0 |    10 |      0 |      0 |          0 |
|                 rof[3].chain                                                                              |                                            bsg_dff_chain__parameterized21 |         12 |          0 |       0 |   12 |    20 |      0 |      0 |          0 |
|                   chained.genblk1[2].ch_reg                                                               |                                                  bsg_dff__parameterized27 |         12 |          0 |       0 |   12 |     0 |      0 |      0 |          0 |
|                   chained.genblk1[3].ch_reg                                                               |                                             bsg_dff__parameterized27_1685 |          0 |          0 |       0 |    0 |    20 |      0 |      0 |          0 |
|                 rof[4].chain                                                                              |                                            bsg_dff_chain__parameterized22 |          5 |          0 |       0 |    5 |     5 |      0 |      0 |          0 |
|                   chained.genblk1[3].ch_reg                                                               |                                                  bsg_dff__parameterized28 |          5 |          0 |       0 |    5 |     0 |      0 |      0 |          0 |
|                   chained.genblk1[4].ch_reg                                                               |                                             bsg_dff__parameterized28_1684 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 rof[5].chain                                                                              |                                            bsg_dff_chain__parameterized23 |          4 |          0 |       0 |    4 |     6 |      0 |      0 |          0 |
|                   chained.genblk1[4].ch_reg                                                               |                                             bsg_dff__parameterized29_1682 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   chained.genblk1[5].ch_reg                                                               |                                             bsg_dff__parameterized29_1683 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 rof[6].chain                                                                              |                                            bsg_dff_chain__parameterized24 |          8 |          0 |       0 |    8 |    15 |      0 |      0 |          0 |
|                   chained.genblk1[5].ch_reg                                                               |                                                  bsg_dff__parameterized30 |          8 |          0 |       0 |    8 |     0 |      0 |      0 |          0 |
|                   chained.genblk1[6].ch_reg                                                               |                                             bsg_dff__parameterized30_1681 |          0 |          0 |       0 |    0 |    15 |      0 |      0 |          0 |
|                 rof[7].chain                                                                              |                                            bsg_dff_chain__parameterized25 |          4 |          0 |       0 |    4 |     7 |      0 |      0 |          0 |
|                   chained.genblk1[6].ch_reg                                                               |                                                  bsg_dff__parameterized31 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   chained.genblk1[7].ch_reg                                                               |                                             bsg_dff__parameterized31_1680 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |          0 |
|                 rof[8].chain                                                                              |                                            bsg_dff_chain__parameterized26 |          4 |          0 |       0 |    4 |     6 |      0 |      0 |          0 |
|                   chained.genblk1[7].ch_reg                                                               |                                                  bsg_dff__parameterized29 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   chained.genblk1[8].ch_reg                                                               |                                             bsg_dff__parameterized29_1679 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|               realign_4                                                                                   |                                         bsg_cover_realign__parameterized3 |          2 |          0 |       0 |    2 |    24 |      0 |      0 |          0 |
|                 rof[0].chain                                                                              |                                            bsg_dff_chain__parameterized27 |          0 |          0 |       0 |    0 |    22 |      0 |      0 |          0 |
|                   chained.genblk1[1].ch_reg                                                               |                                                  bsg_dff__parameterized32 |          0 |          0 |       0 |    0 |    11 |      0 |      0 |          0 |
|                   chained.genblk1[2].ch_reg                                                               |                                             bsg_dff__parameterized32_1857 |          0 |          0 |       0 |    0 |    11 |      0 |      0 |          0 |
|                 rof[1].chain                                                                              |                                            bsg_dff_chain__parameterized28 |          2 |          0 |       0 |    2 |     2 |      0 |      0 |          0 |
|                   chained.genblk1[2].ch_reg                                                               |                                                  bsg_dff__parameterized33 |          2 |          0 |       0 |    2 |     0 |      0 |      0 |          0 |
|                   chained.genblk1[3].ch_reg                                                               |                                             bsg_dff__parameterized33_1856 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|               realign_5                                                                                   |                                         bsg_cover_realign__parameterized4 |          0 |          0 |       0 |    0 |    24 |      0 |      0 |          0 |
|                 rof[1].chain                                                                              |                                            bsg_dff_chain__parameterized30 |          0 |          0 |       0 |    0 |    18 |      0 |      0 |          0 |
|                   chained.genblk1[1].ch_reg                                                               |                                                  bsg_dff__parameterized34 |          0 |          0 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 rof[2].chain                                                                              |                                            bsg_dff_chain__parameterized31 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   chained.genblk1[1].ch_reg                                                               |                                                  bsg_dff__parameterized35 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   chained.genblk1[2].ch_reg                                                               |                                             bsg_dff__parameterized35_1832 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               realign_6                                                                                   |                                         bsg_cover_realign__parameterized5 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 rof[1].chain                                                                              |                                            bsg_dff_chain__parameterized33 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   chained.genblk1[1].ch_reg                                                               |                                                  bsg_dff__parameterized36 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 rof[2].chain                                                                              |                                            bsg_dff_chain__parameterized34 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   chained.genblk1[2].ch_reg                                                               |                                             bsg_dff__parameterized37_1811 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               realign_7                                                                                   |                                         bsg_cover_realign__parameterized6 |          0 |          0 |       0 |    0 |    26 |      0 |      0 |          0 |
|                 rof[1].chain                                                                              |                                            bsg_dff_chain__parameterized36 |          0 |          0 |       0 |    0 |    10 |      0 |      0 |          0 |
|                   chained.genblk1[1].ch_reg                                                               |                                             bsg_dff__parameterized26_1790 |          0 |          0 |       0 |    0 |    10 |      0 |      0 |          0 |
|                 rof[2].chain                                                                              |                                            bsg_dff_chain__parameterized37 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |          0 |
|                   chained.genblk1[1].ch_reg                                                               |                                                  bsg_dff__parameterized38 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   chained.genblk1[2].ch_reg                                                               |                                             bsg_dff__parameterized38_1789 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|               realign_8                                                                                   |                                         bsg_cover_realign__parameterized7 |          0 |          0 |       0 |    0 |    24 |      0 |      0 |          0 |
|                 rof[1].chain                                                                              |                                            bsg_dff_chain__parameterized39 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   chained.genblk1[1].ch_reg                                                               |                                                  bsg_dff__parameterized39 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 rof[2].chain                                                                              |                                            bsg_dff_chain__parameterized40 |          0 |          0 |       0 |    0 |    24 |      0 |      0 |          0 |
|                   chained.genblk1[1].ch_reg                                                               |                                                  bsg_dff__parameterized40 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   chained.genblk1[2].ch_reg                                                               |                                             bsg_dff__parameterized40_1768 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|               realign_9                                                                                   |                                         bsg_cover_realign__parameterized8 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |          0 |
|                 rof[1].chain                                                                              |                                            bsg_dff_chain__parameterized42 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |          0 |
|                   chained.genblk1[1].ch_reg                                                               |                                             bsg_dff__parameterized31_1747 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |          0 |
|               reset_client                                                                                |                                                       bsg_tag_client_1121 |          4 |          4 |       0 |    0 |    10 |      0 |      0 |          0 |
|                 (reset_client)                                                                            |                                                       bsg_tag_client_1121 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 blss                                                                                      |                                                   bsg_launch_sync_sync__1 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   sync.p.z.blss                                                                           |                                  bsg_launch_sync_sync_posedge_1_unit_1137 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 recv                                                                                      |                                                           bsg_dff_en_1135 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 tag_data_reg                                                                              |                                                              bsg_dff_1136 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|               store_packer                                                                                |                                                     bsg_axil_store_packer |         35 |         35 |       0 |    0 |     3 |      0 |      0 |          0 |
|               zps                                                                                         |                                                         bsg_zynq_pl_shell |        380 |        336 |      44 |    0 |   257 |      0 |      0 |          0 |
|                 (zps)                                                                                     |                                                         bsg_zynq_pl_shell |         10 |         10 |       0 |    0 |    47 |      0 |      0 |          0 |
|                 muxoh                                                                                     |                                                           bsg_mux_one_hot |        240 |        240 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 pl_to_ps[0].bfc                                                                           |                                          bsg_flow_counter__parameterized0 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   gen_blk_0.counter                                                                       |                                       bsg_counter_up_down__parameterized0 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 pl_to_ps[0].fifo                                                                          |                                                       bsg_fifo_1r1w_small |         31 |          9 |      22 |    0 |     6 |      0 |      0 |          0 |
|                   unhardened.un.fifo                                                                      |                                       bsg_fifo_1r1w_small_unhardened_1129 |         31 |          9 |      22 |    0 |     6 |      0 |      0 |          0 |
|                     ft                                                                                    |                                                     bsg_fifo_tracker_1130 |          9 |          9 |       0 |    0 |     6 |      0 |      0 |          0 |
|                       (ft)                                                                                |                                                     bsg_fifo_tracker_1130 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                       rptr                                                                                |                                                     bsg_circular_ptr_1133 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                       wptr                                                                                |                                                     bsg_circular_ptr_1134 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     mem_1r1w                                                                              |                                                         bsg_mem_1r1w_1131 |         22 |          0 |      22 |    0 |     0 |      0 |      0 |          0 |
|                       synth                                                                               |                                                   bsg_mem_1r1w_synth_1132 |         22 |          0 |      22 |    0 |     0 |      0 |      0 |          0 |
|                 rof2[0].bfc                                                                               |                                                          bsg_flow_counter |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   gen_blk_0.counter                                                                       |                                                       bsg_counter_up_down |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 rof2[0].fifo                                                                              |                                                  bsg_fifo_1r1w_small_1122 |         89 |         67 |      22 |    0 |     6 |      0 |      0 |          0 |
|                   unhardened.un.fifo                                                                      |                                            bsg_fifo_1r1w_small_unhardened |         89 |         67 |      22 |    0 |     6 |      0 |      0 |          0 |
|                     ft                                                                                    |                                                          bsg_fifo_tracker |         10 |         10 |       0 |    0 |     6 |      0 |      0 |          0 |
|                       (ft)                                                                                |                                                          bsg_fifo_tracker |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                       rptr                                                                                |                                                          bsg_circular_ptr |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                       wptr                                                                                |                                                     bsg_circular_ptr_1128 |          6 |          6 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     mem_1r1w                                                                              |                                                              bsg_mem_1r1w |         79 |         57 |      22 |    0 |     0 |      0 |      0 |          0 |
|                       synth                                                                               |                                                        bsg_mem_1r1w_synth |         79 |         57 |      22 |    0 |     0 |      0 |      0 |          0 |
|                 rof[0].slv_reg                                                                            |                                                          bsg_dff_reset_en |          1 |          1 |       0 |    0 |    32 |      0 |      0 |          0 |
|                 rof[1].slv_reg                                                                            |                                                     bsg_dff_reset_en_1123 |          1 |          1 |       0 |    0 |    32 |      0 |      0 |          0 |
|                 rof[2].slv_reg                                                                            |                                                     bsg_dff_reset_en_1124 |          1 |          1 |       0 |    0 |    32 |      0 |      0 |          0 |
|                 rof[3].slv_reg                                                                            |                                                     bsg_dff_reset_en_1125 |          1 |          1 |       0 |    0 |    32 |      0 |      0 |          0 |
|                 rof[4].slv_reg                                                                            |                                                     bsg_dff_reset_en_1126 |          2 |          2 |       0 |    0 |    32 |      0 |      0 |          0 |
|                 rof[5].slv_reg                                                                            |                                                     bsg_dff_reset_en_1127 |          2 |          2 |       0 |    0 |    32 |      0 |      0 |          0 |
|     vps_0                                                                                                 |                                                  blackparrot_bd_1_vps_0_0 |       9894 |       8182 |    1010 |  702 | 11449 |      4 |      1 |          0 |
|       inst                                                                                                |                                                                  vps_bd_1 |       9894 |       8182 |    1010 |  702 | 11449 |      4 |      1 |          0 |
|         axi_dma_0                                                                                         |                                                      vps_bd_1_axi_dma_0_0 |        924 |        855 |      10 |   59 |  1481 |      4 |      1 |          0 |
|           U0                                                                                              |                                                                   axi_dma |        924 |        855 |      10 |   59 |  1481 |      4 |      1 |          0 |
|             INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                                |                                                         axi_dma_s2mm_mngr |         20 |         20 |       0 |    0 |    80 |      0 |      0 |          0 |
|               (INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR)                                            |                                                         axi_dma_s2mm_mngr |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                                     |                                                          axi_dma_smple_sm |          5 |          5 |       0 |    0 |    53 |      0 |      0 |          0 |
|               GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                          |                                                    axi_dma_s2mm_cmdsts_if |         14 |         14 |       0 |    0 |    23 |      0 |      0 |          0 |
|               GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                        |                                                     axi_dma_s2mm_sts_mngr |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|             I_AXI_DMA_REG_MODULE                                                                          |                                                        axi_dma_reg_module |         70 |         70 |       0 |    0 |   159 |      0 |      0 |          0 |
|               GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                               |                                                           axi_dma_lite_if |         46 |         46 |       0 |    0 |    81 |      0 |      0 |          0 |
|               GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                                      |                                                     axi_dma_register_s2mm |         25 |         25 |       0 |    0 |    78 |      0 |      0 |          0 |
|             I_PRMRY_DATAMOVER                                                                             |                                                             axi_datamover |        824 |        755 |      10 |   59 |  1218 |      4 |      1 |          0 |
|               GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                           |                                              axi_datamover_s2mm_full_wrap |        824 |        755 |      10 |   59 |  1218 |      4 |      1 |          0 |
|                 ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                     |                                                    axi_datamover_skid_buf |         40 |         40 |       0 |    0 |    74 |      0 |      0 |          0 |
|                 GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                       |                                                   axi_datamover_indet_btt |        215 |        205 |      10 |    0 |   381 |      4 |      1 |          0 |
|                   (GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT)                                                   |                                                   axi_datamover_indet_btt |         24 |         24 |       0 |    0 |   102 |      0 |      0 |          0 |
|                   ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                   |                                    axi_datamover_skid_buf__parameterized0 |         85 |         85 |       0 |    0 |   160 |      0 |      0 |          0 |
|                   I_DATA_FIFO                                                                             |                                axi_datamover_sfifo_autord__parameterized0 |         42 |         42 |       0 |    0 |    55 |      4 |      1 |          0 |
|                     BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                           |                                              sync_fifo_fg__parameterized0 |         42 |         42 |       0 |    0 |    55 |      4 |      1 |          0 |
|                       (BLK_MEM.I_SYNC_FIFOGEN_FIFO)                                                       |                                              sync_fifo_fg__parameterized0 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|                       xpm_fifo_instance.xpm_fifo_sync_inst                                                |                                             xpm_fifo_sync__parameterized1 |         26 |         26 |       0 |    0 |    55 |      4 |      1 |          0 |
|                         xpm_fifo_base_inst                                                                |                                             xpm_fifo_base__parameterized0 |         26 |         26 |       0 |    0 |    55 |      4 |      1 |          0 |
|                           (xpm_fifo_base_inst)                                                            |                                             xpm_fifo_base__parameterized0 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |          0 |
|                           gen_sdpram.xpm_memory_base_inst                                                 |                                           xpm_memory_base__parameterized0 |          3 |          3 |       0 |    0 |     0 |      4 |      1 |          0 |
|                           rdp_inst                                                                        |                                          xpm_counter_updn__parameterized6 |         11 |         11 |       0 |    0 |    11 |      0 |      0 |          0 |
|                           rdpp1_inst                                                                      |                                          xpm_counter_updn__parameterized7 |          1 |          1 |       0 |    0 |    11 |      0 |      0 |          0 |
|                           rst_d1_inst                                                                     |                                                     xpm_fifo_reg_bit_1113 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                           wrp_inst                                                                        |                                     xpm_counter_updn__parameterized6_1114 |          5 |          5 |       0 |    0 |    11 |      0 |      0 |          0 |
|                           wrpp1_inst                                                                      |                                     xpm_counter_updn__parameterized7_1115 |          0 |          0 |       0 |    0 |    11 |      0 |      0 |          0 |
|                           xpm_fifo_rst_inst                                                               |                                                         xpm_fifo_rst_1116 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |          0 |
|                   I_XD_FIFO                                                                               |                                                axi_datamover_sfifo_autord |         64 |         54 |      10 |    0 |    64 |      0 |      0 |          0 |
|                     NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                       |                                                              sync_fifo_fg |         64 |         54 |      10 |    0 |    64 |      0 |      0 |          0 |
|                       (NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO)                                                   |                                                              sync_fifo_fg |         18 |         18 |       0 |    0 |     0 |      0 |      0 |          0 |
|                       xpm_fifo_instance.xpm_fifo_sync_inst                                                |                                                             xpm_fifo_sync |         46 |         36 |      10 |    0 |    64 |      0 |      0 |          0 |
|                         xpm_fifo_base_inst                                                                |                                                             xpm_fifo_base |         46 |         36 |      10 |    0 |    64 |      0 |      0 |          0 |
|                           (xpm_fifo_base_inst)                                                            |                                                             xpm_fifo_base |          3 |          3 |       0 |    0 |    10 |      0 |      0 |          0 |
|                           gen_fwft.rdpp1_inst                                                             |                                          xpm_counter_updn__parameterized1 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           gen_sdpram.xpm_memory_base_inst                                                 |                                                           xpm_memory_base |         10 |          0 |      10 |    0 |    28 |      0 |      0 |          0 |
|                           rdp_inst                                                                        |                                          xpm_counter_updn__parameterized2 |         13 |         13 |       0 |    0 |     5 |      0 |      0 |          0 |
|                           rdpp1_inst                                                                      |                                          xpm_counter_updn__parameterized3 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                           rst_d1_inst                                                                     |                                                          xpm_fifo_reg_bit |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                           wrp_inst                                                                        |                                     xpm_counter_updn__parameterized2_1111 |          8 |          8 |       0 |    0 |     5 |      0 |      0 |          0 |
|                           wrpp1_inst                                                                      |                                     xpm_counter_updn__parameterized3_1112 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                           xpm_fifo_rst_inst                                                               |                                                              xpm_fifo_rst |          2 |          2 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                     |                                                      axi_datamover_ibttcc |        139 |        139 |       0 |    0 |   220 |      0 |      0 |          0 |
|                 GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                    |                                                axi_datamover_s2mm_realign |        203 |        187 |       0 |   16 |   159 |      0 |      0 |          0 |
|                   (GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER)                                                |                                                axi_datamover_s2mm_realign |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                      |                                                axi_datamover_s2mm_scatter |        177 |        172 |       0 |    5 |   144 |      0 |      0 |          0 |
|                     (GEN_INCLUDE_SCATTER.I_S2MM_SCATTER)                                                  |                                                axi_datamover_s2mm_scatter |         45 |         45 |       0 |    0 |    47 |      0 |      0 |          0 |
|                     I_MSSAI_SKID_BUF                                                                      |                                              axi_datamover_mssai_skid_buf |         94 |         94 |       0 |    0 |    75 |      0 |      0 |          0 |
|                     I_TSTRB_FIFO                                                                          |                                        axi_datamover_fifo__parameterized4 |         22 |         17 |       0 |    5 |    10 |      0 |      0 |          0 |
|                       (I_TSTRB_FIFO)                                                                      |                                        axi_datamover_fifo__parameterized4 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|                       USE_SRL_FIFO.I_SYNC_FIFO                                                            |                                                srl_fifo_f__parameterized2 |         20 |         15 |       0 |    5 |     6 |      0 |      0 |          0 |
|                         I_SRL_FIFO_RBU_F                                                                  |                                            srl_fifo_rbu_f__parameterized2 |         20 |         15 |       0 |    5 |     6 |      0 |      0 |          0 |
|                           (I_SRL_FIFO_RBU_F)                                                              |                                            srl_fifo_rbu_f__parameterized2 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                           CNTR_INCR_DECR_ADDN_F_I                                                         |                                     cntr_incr_decr_addn_f__parameterized1 |          9 |          9 |       0 |    0 |     5 |      0 |      0 |          0 |
|                           DYNSHREG_F_I                                                                    |                                                dynshreg_f__parameterized2 |         11 |          6 |       0 |    5 |     0 |      0 |      0 |          0 |
|                     SLICE_INSERTION                                                                       |                                                       axi_datamover_slice |         18 |         18 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   I_DRE_CNTL_FIFO                                                                         |                                        axi_datamover_fifo__parameterized3 |         27 |         16 |       0 |   11 |     7 |      0 |      0 |          0 |
|                     (I_DRE_CNTL_FIFO)                                                                     |                                        axi_datamover_fifo__parameterized3 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                              |                                                srl_fifo_f__parameterized1 |         24 |         13 |       0 |   11 |     4 |      0 |      0 |          0 |
|                       I_SRL_FIFO_RBU_F                                                                    |                                            srl_fifo_rbu_f__parameterized1 |         24 |         13 |       0 |   11 |     4 |      0 |      0 |          0 |
|                         (I_SRL_FIFO_RBU_F)                                                                |                                            srl_fifo_rbu_f__parameterized1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                           |                                cntr_incr_decr_addn_f__parameterized0_1110 |          7 |          7 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         DYNSHREG_F_I                                                                      |                                                dynshreg_f__parameterized1 |         17 |          6 |       0 |   11 |     0 |      0 |      0 |          0 |
|                 I_ADDR_CNTL                                                                               |                                                   axi_datamover_addr_cntl |         33 |          9 |       0 |   24 |    54 |      0 |      0 |          0 |
|                   (I_ADDR_CNTL)                                                                           |                                                   axi_datamover_addr_cntl |          1 |          1 |       0 |    0 |    48 |      0 |      0 |          0 |
|                   GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                          |                                        axi_datamover_fifo__parameterized5 |         32 |          8 |       0 |   24 |     6 |      0 |      0 |          0 |
|                     (GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO)                                                      |                                        axi_datamover_fifo__parameterized5 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                              |                                                srl_fifo_f__parameterized3 |         31 |          7 |       0 |   24 |     4 |      0 |      0 |          0 |
|                       I_SRL_FIFO_RBU_F                                                                    |                                            srl_fifo_rbu_f__parameterized3 |         31 |          7 |       0 |   24 |     4 |      0 |      0 |          0 |
|                         (I_SRL_FIFO_RBU_F)                                                                |                                            srl_fifo_rbu_f__parameterized3 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                           |                                cntr_incr_decr_addn_f__parameterized0_1109 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         DYNSHREG_F_I                                                                      |                                                dynshreg_f__parameterized3 |         26 |          2 |       0 |   24 |     0 |      0 |      0 |          0 |
|                 I_CMD_STATUS                                                                              |                                                  axi_datamover_cmd_status |         16 |         16 |       0 |    0 |    73 |      0 |      0 |          0 |
|                   GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                      |                                        axi_datamover_fifo__parameterized0 |         12 |         12 |       0 |    0 |    22 |      0 |      0 |          0 |
|                   I_CMD_FIFO                                                                              |                                                        axi_datamover_fifo |          4 |          4 |       0 |    0 |    51 |      0 |      0 |          0 |
|                 I_RESET                                                                                   |                                                       axi_datamover_reset |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 I_S2MM_MMAP_SKID_BUF                                                                      |                                                 axi_datamover_skid2mm_buf |         66 |         66 |       0 |    0 |   150 |      0 |      0 |          0 |
|                 I_WR_DATA_CNTL                                                                            |                                                 axi_datamover_wrdata_cntl |         83 |         75 |       0 |    8 |    58 |      0 |      0 |          0 |
|                   (I_WR_DATA_CNTL)                                                                        |                                                 axi_datamover_wrdata_cntl |         46 |         46 |       0 |    0 |    52 |      0 |      0 |          0 |
|                   GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                     |                                        axi_datamover_fifo__parameterized6 |         34 |         26 |       0 |    8 |     6 |      0 |      0 |          0 |
|                     (GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO)                                                 |                                        axi_datamover_fifo__parameterized6 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                              |                                                srl_fifo_f__parameterized4 |         33 |         25 |       0 |    8 |     4 |      0 |      0 |          0 |
|                       I_SRL_FIFO_RBU_F                                                                    |                                            srl_fifo_rbu_f__parameterized4 |         33 |         25 |       0 |    8 |     4 |      0 |      0 |          0 |
|                         (I_SRL_FIFO_RBU_F)                                                                |                                            srl_fifo_rbu_f__parameterized4 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                           |                                     cntr_incr_decr_addn_f__parameterized0 |         13 |         13 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         DYNSHREG_F_I                                                                      |                                                dynshreg_f__parameterized4 |         20 |         12 |       0 |    8 |     0 |      0 |      0 |          0 |
|                   GEN_INDET_BTT.I_STRT_STRB_GEN                                                           |                                   axi_datamover_strb_gen2__parameterized0 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 I_WR_STATUS_CNTLR                                                                         |                                              axi_datamover_wr_status_cntl |         48 |         37 |       0 |   11 |    46 |      0 |      0 |          0 |
|                   (I_WR_STATUS_CNTLR)                                                                     |                                              axi_datamover_wr_status_cntl |          5 |          5 |       0 |    0 |    31 |      0 |      0 |          0 |
|                   GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                         |                                        axi_datamover_fifo__parameterized2 |         24 |         15 |       0 |    9 |     7 |      0 |      0 |          0 |
|                     (GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO)                                     |                                        axi_datamover_fifo__parameterized2 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                              |                                                srl_fifo_f__parameterized0 |         23 |         14 |       0 |    9 |     5 |      0 |      0 |          0 |
|                       I_SRL_FIFO_RBU_F                                                                    |                                            srl_fifo_rbu_f__parameterized0 |         23 |         14 |       0 |    9 |     5 |      0 |      0 |          0 |
|                         (I_SRL_FIFO_RBU_F)                                                                |                                            srl_fifo_rbu_f__parameterized0 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                           |                                                cntr_incr_decr_addn_f_1108 |         10 |         10 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         DYNSHREG_F_I                                                                      |                                                dynshreg_f__parameterized0 |         12 |          3 |       0 |    9 |     0 |      0 |      0 |          0 |
|                   I_WRESP_STATUS_FIFO                                                                     |                                        axi_datamover_fifo__parameterized1 |         19 |         17 |       0 |    2 |     8 |      0 |      0 |          0 |
|                     (I_WRESP_STATUS_FIFO)                                                                 |                                        axi_datamover_fifo__parameterized1 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                              |                                                                srl_fifo_f |         15 |         13 |       0 |    2 |     5 |      0 |      0 |          0 |
|                       I_SRL_FIFO_RBU_F                                                                    |                                                            srl_fifo_rbu_f |         15 |         13 |       0 |    2 |     5 |      0 |      0 |          0 |
|                         (I_SRL_FIFO_RBU_F)                                                                |                                                            srl_fifo_rbu_f |          5 |          5 |       0 |    0 |     1 |      0 |      0 |          0 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                           |                                                     cntr_incr_decr_addn_f |          7 |          7 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         DYNSHREG_F_I                                                                      |                                                                dynshreg_f |          4 |          2 |       0 |    2 |     0 |      0 |      0 |          0 |
|             I_RST_MODULE                                                                                  |                                                        axi_dma_rst_module |         11 |         11 |       0 |    0 |    24 |      0 |      0 |          0 |
|               (I_RST_MODULE)                                                                              |                                                        axi_dma_rst_module |          4 |          4 |       0 |    0 |     1 |      0 |      0 |          0 |
|               GEN_RESET_FOR_S2MM.RESET_I                                                                  |                                                             axi_dma_reset |          7 |          7 |       0 |    0 |    15 |      0 |      0 |          0 |
|               REG_HRD_RST                                                                                 |                                                                  cdc_sync |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|               REG_HRD_RST_OUT                                                                             |                                                             cdc_sync_1107 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|         clk_wiz_0                                                                                         |                                                      vps_bd_1_clk_wiz_0_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|           inst                                                                                            |                                              vps_bd_1_clk_wiz_0_0_clk_wiz |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|         proc_sys_reset_0                                                                                  |                                               vps_bd_1_proc_sys_reset_0_0 |         14 |         13 |       0 |    1 |    25 |      0 |      0 |          0 |
|           U0                                                                                              |                                                            proc_sys_reset |         14 |         13 |       0 |    1 |    25 |      0 |      0 |          0 |
|             (U0)                                                                                          |                                                            proc_sys_reset |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             EXT_LPF                                                                                       |                                                                       lpf |          4 |          3 |       0 |    1 |     9 |      0 |      0 |          0 |
|               (EXT_LPF)                                                                                   |                                                                       lpf |          2 |          1 |       0 |    1 |     5 |      0 |      0 |          0 |
|               ACTIVE_LOW_EXT.ACT_LO_EXT                                                                   |                                             cdc_sync__parameterized0_1106 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|             SEQ                                                                                           |                                                         sequence_psr_1104 |         10 |         10 |       0 |    0 |    15 |      0 |      0 |          0 |
|               (SEQ)                                                                                       |                                                         sequence_psr_1104 |          5 |          5 |       0 |    0 |     9 |      0 |      0 |          0 |
|               SEQ_COUNTER                                                                                 |                                                              upcnt_n_1105 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|         processing_system7_0                                                                              |                                           vps_bd_1_processing_system7_0_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|           inst                                                                                            |                                processing_system7_v5_5_processing_system7 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|         smartconnect_0                                                                                    |                                                 vps_bd_1_smartconnect_0_0 |       4079 |       3447 |     320 |  312 |  4188 |      0 |      0 |          0 |
|           inst                                                                                            |                                                                   bd_79a9 |       4079 |       3447 |     320 |  312 |  4188 |      0 |      0 |          0 |
|             clk_map                                                                                       |                                                        clk_map_imp_LO0FBN |         12 |         11 |       0 |    1 |    22 |      0 |      0 |          0 |
|               psr_aclk                                                                                    |                                                        bd_79a9_psr_aclk_0 |         12 |         11 |       0 |    1 |    22 |      0 |      0 |          0 |
|                 U0                                                                                        |                                       proc_sys_reset__parameterized1_1099 |         12 |         11 |       0 |    1 |    22 |      0 |      0 |          0 |
|                   (U0)                                                                                    |                                       proc_sys_reset__parameterized1_1099 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   EXT_LPF                                                                                 |                                                  lpf__parameterized0_1100 |          2 |          1 |       0 |    1 |     6 |      0 |      0 |          0 |
|                     (EXT_LPF)                                                                             |                                                  lpf__parameterized0_1100 |          2 |          1 |       0 |    1 |     2 |      0 |      0 |          0 |
|                     ACTIVE_LOW_AUX.ACT_LO_AUX                                                             |                                             cdc_sync__parameterized0_1103 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|                   SEQ                                                                                     |                                                         sequence_psr_1101 |         10 |         10 |       0 |    0 |    15 |      0 |      0 |          0 |
|                     (SEQ)                                                                                 |                                                         sequence_psr_1101 |          5 |          5 |       0 |    0 |     9 |      0 |      0 |          0 |
|                     SEQ_COUNTER                                                                           |                                                              upcnt_n_1102 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|             m00_exit_pipeline                                                                             |                                             m00_exit_pipeline_imp_1EP7AKO |        222 |        217 |       0 |    5 |   332 |      0 |      0 |          0 |
|               m00_exit                                                                                    |                                                            bd_79a9_m00e_0 |        222 |        217 |       0 |    5 |   332 |      0 |      0 |          0 |
|                 inst                                                                                      |                                                       sc_exit_v1_0_13_top |        222 |        217 |       0 |    5 |   332 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                                                       sc_exit_v1_0_13_top |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   ar_reg                                                                                  |                                         sc_util_v1_0_4_axi_reg_stall_1087 |          8 |          8 |       0 |    0 |    14 |      0 |      0 |          0 |
|                   aw_reg                                                                                  |                                         sc_util_v1_0_4_axi_reg_stall_1088 |         10 |         10 |       0 |    0 |    10 |      0 |      0 |          0 |
|                   b_reg                                                                                   |                                         sc_util_v1_0_4_axi_reg_stall_1089 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   exit_inst                                                                               |                                                      sc_exit_v1_0_13_exit |         34 |         29 |       0 |    5 |    21 |      0 |      0 |          0 |
|                     gen_r_cmd_fifo.r_cmd_fifo                                                             |                                     sc_util_v1_0_4_axic_reg_srl_fifo_1092 |         11 |         11 |       0 |    0 |     8 |      0 |      0 |          0 |
|                     gen_w_cmd_fifo.w_cmd_fifo                                                             |                     sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0_1093 |         23 |         18 |       0 |    5 |    13 |      0 |      0 |          0 |
|                       (gen_w_cmd_fifo.w_cmd_fifo)                                                         |                     sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0_1093 |         13 |         13 |       0 |    0 |    13 |      0 |      0 |          0 |
|                       gen_srls[1].srl_nx1                                                                 |                                               sc_util_v1_0_4_srl_rtl_1094 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[2].srl_nx1                                                                 |                                               sc_util_v1_0_4_srl_rtl_1095 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[3].srl_nx1                                                                 |                                               sc_util_v1_0_4_srl_rtl_1096 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[4].srl_nx1                                                                 |                                               sc_util_v1_0_4_srl_rtl_1097 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[5].srl_nx1                                                                 |                                               sc_util_v1_0_4_srl_rtl_1098 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   r_reg                                                                                   |                                         sc_util_v1_0_4_axi_reg_stall_1090 |         38 |         38 |       0 |    0 |    68 |      0 |      0 |          0 |
|                   splitter_inst                                                                           |                                                  sc_exit_v1_0_13_splitter |        107 |        107 |       0 |    0 |   143 |      0 |      0 |          0 |
|                     gen_axi4lite.axilite_conv                                                             |                                              sc_exit_v1_0_13_axilite_conv |        107 |        107 |       0 |    0 |   143 |      0 |      0 |          0 |
|                   w_reg                                                                                   |                                         sc_util_v1_0_4_axi_reg_stall_1091 |         22 |         22 |       0 |    0 |    68 |      0 |      0 |          0 |
|                   xpm_cdc_async_rst_inst                                                                  |                                                      xpm_cdc_async_rst__6 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|             m00_nodes                                                                                     |                                                     m00_nodes_imp_1RYW3FO |        450 |        348 |     102 |    0 |   369 |      0 |      0 |          0 |
|               m00_ar_node                                                                                 |                                                          bd_79a9_m00arn_0 |         91 |         67 |      24 |    0 |    71 |      0 |      0 |          0 |
|                 inst                                                                                      |                                            sc_node_v1_0_14_top__xdcDup__1 |         91 |         67 |      24 |    0 |    71 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                                            sc_node_v1_0_14_top__xdcDup__1 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_mi_handler                                                                         |                                     sc_node_v1_0_14_mi_handler__xdcDup__1 |         86 |         62 |      24 |    0 |    66 |      0 |      0 |          0 |
|                     (inst_mi_handler)                                                                     |                                     sc_node_v1_0_14_mi_handler__xdcDup__1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |                                           sc_node_v1_0_14_fifo__xdcDup__1 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                                 sc_util_v1_0_4_xpm_memory_fifo__xdcDup__1 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                                 sc_util_v1_0_4_xpm_memory_fifo__xdcDup__1 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                               sc_util_v1_0_4_counter_1084 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                               sc_util_v1_0_4_counter_1085 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                               sc_util_v1_0_4_counter__parameterized0_1086 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_node_payld                                                  |                           sc_node_v1_0_14_fifo__parameterized0__xdcDup__1 |         51 |         27 |      24 |    0 |    42 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                 sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__1 |         51 |         27 |      24 |    0 |    42 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                 sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__1 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                               sc_util_v1_0_4_counter_1081 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                               sc_util_v1_0_4_counter_1082 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_xpm_memory                                                    |                                         xpm_memory_sdpram__parameterized0 |         24 |          0 |      24 |    0 |    21 |      0 |      0 |          0 |
|                           xpm_memory_base_inst                                                            |                                           xpm_memory_base__parameterized2 |         24 |          0 |      24 |    0 |    21 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                               sc_util_v1_0_4_counter__parameterized0_1083 |         13 |         13 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     inst_ingress                                                                          |                                              sc_node_v1_0_14_ingress_1079 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                       inst_pipeline_valid                                                                 |                              sc_util_v1_0_4_pipeline__parameterized2_1080 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_si_handler                                                                         |                                           sc_node_v1_0_14_si_handler_1078 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   s_sc_xpm_cdc_async_rst_inst                                                             |                                                     xpm_cdc_async_rst__39 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               m00_aw_node                                                                                 |                                                          bd_79a9_m00awn_0 |         75 |         67 |       8 |    0 |    58 |      0 |      0 |          0 |
|                 inst                                                                                      |                            sc_node_v1_0_14_top__parameterized0__xdcDup__1 |         75 |         67 |       8 |    0 |    58 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                            sc_node_v1_0_14_top__parameterized0__xdcDup__1 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_mi_handler                                                                         |                     sc_node_v1_0_14_mi_handler__parameterized0__xdcDup__1 |         70 |         62 |       8 |    0 |    53 |      0 |      0 |          0 |
|                     (inst_mi_handler)                                                                     |                     sc_node_v1_0_14_mi_handler__parameterized0__xdcDup__1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |                                           sc_node_v1_0_14_fifo__xdcDup__2 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                                 sc_util_v1_0_4_xpm_memory_fifo__xdcDup__2 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                                 sc_util_v1_0_4_xpm_memory_fifo__xdcDup__2 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                               sc_util_v1_0_4_counter_1075 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                               sc_util_v1_0_4_counter_1076 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                               sc_util_v1_0_4_counter__parameterized0_1077 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_node_payld                                                  |                           sc_node_v1_0_14_fifo__parameterized0__xdcDup__2 |         35 |         27 |       8 |    0 |    29 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                 sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__2 |         35 |         27 |       8 |    0 |    29 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                 sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__2 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                               sc_util_v1_0_4_counter_1072 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                               sc_util_v1_0_4_counter_1073 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_xpm_memory                                                    |                                      xpm_memory_sdpram__parameterized0__6 |          8 |          0 |       8 |    0 |     8 |      0 |      0 |          0 |
|                           xpm_memory_base_inst                                                            |                                        xpm_memory_base__parameterized2__6 |          8 |          0 |       8 |    0 |     8 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                               sc_util_v1_0_4_counter__parameterized0_1074 |         13 |         13 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     inst_ingress                                                                          |                              sc_node_v1_0_14_ingress__parameterized0_1070 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                       inst_pipeline_valid                                                                 |                              sc_util_v1_0_4_pipeline__parameterized2_1071 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_si_handler                                                                         |                           sc_node_v1_0_14_si_handler__parameterized0_1069 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   s_sc_xpm_cdc_async_rst_inst                                                             |                                                     xpm_cdc_async_rst__37 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               m00_b_node                                                                                  |                                                           bd_79a9_m00bn_0 |         82 |         74 |       8 |    0 |    61 |      0 |      0 |          0 |
|                 inst                                                                                      |                            sc_node_v1_0_14_top__parameterized1__xdcDup__1 |         82 |         74 |       8 |    0 |    61 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                            sc_node_v1_0_14_top__parameterized1__xdcDup__1 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_mi_handler                                                                         |                     sc_node_v1_0_14_mi_handler__parameterized1__xdcDup__1 |         78 |         70 |       8 |    0 |    56 |      0 |      0 |          0 |
|                     (inst_mi_handler)                                                                     |                     sc_node_v1_0_14_mi_handler__parameterized1__xdcDup__1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_normal_area.gen_fifo_req.inst_fifo_req                                            |                           sc_node_v1_0_14_fifo__parameterized1__xdcDup__1 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                 sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__1 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                 sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__1 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                               sc_util_v1_0_4_counter_1066 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                               sc_util_v1_0_4_counter_1067 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                               sc_util_v1_0_4_counter__parameterized0_1068 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_node_payld                                                  |                           sc_node_v1_0_14_fifo__parameterized2__xdcDup__1 |         47 |         39 |       8 |    0 |    30 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                 sc_util_v1_0_4_xpm_memory_fifo__parameterized2__xdcDup__1 |         47 |         39 |       8 |    0 |    30 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                 sc_util_v1_0_4_xpm_memory_fifo__parameterized2__xdcDup__1 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                               sc_util_v1_0_4_counter_1063 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                               sc_util_v1_0_4_counter_1064 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_xpm_memory                                                    |                                         xpm_memory_sdpram__parameterized2 |          8 |          0 |       8 |    0 |     8 |      0 |      0 |          0 |
|                           xpm_memory_base_inst                                                            |                                           xpm_memory_base__parameterized4 |          8 |          0 |       8 |    0 |     8 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                               sc_util_v1_0_4_counter__parameterized0_1065 |         23 |         23 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_send                                                        |                           sc_node_v1_0_14_reg_slice3__parameterized0_1062 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                   inst_si_handler                                                                         |                           sc_node_v1_0_14_si_handler__parameterized1_1061 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   s_sc_xpm_cdc_async_rst_inst                                                             |                                                     xpm_cdc_async_rst__35 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               m00_r_node                                                                                  |                                                           bd_79a9_m00rn_0 |        108 |         74 |      34 |    0 |    92 |      0 |      0 |          0 |
|                 inst                                                                                      |                            sc_node_v1_0_14_top__parameterized2__xdcDup__1 |        108 |         74 |      34 |    0 |    92 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                            sc_node_v1_0_14_top__parameterized2__xdcDup__1 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_mi_handler                                                                         |                     sc_node_v1_0_14_mi_handler__parameterized2__xdcDup__1 |        104 |         70 |      34 |    0 |    87 |      0 |      0 |          0 |
|                     (inst_mi_handler)                                                                     |                     sc_node_v1_0_14_mi_handler__parameterized2__xdcDup__1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_normal_area.gen_fifo_req.inst_fifo_req                                            |                           sc_node_v1_0_14_fifo__parameterized1__xdcDup__2 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                 sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__2 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                 sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__2 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                               sc_util_v1_0_4_counter_1058 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                               sc_util_v1_0_4_counter_1059 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                               sc_util_v1_0_4_counter__parameterized0_1060 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_node_payld                                                  |                           sc_node_v1_0_14_fifo__parameterized3__xdcDup__1 |         73 |         39 |      34 |    0 |    61 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                 sc_util_v1_0_4_xpm_memory_fifo__parameterized3__xdcDup__1 |         73 |         39 |      34 |    0 |    61 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                 sc_util_v1_0_4_xpm_memory_fifo__parameterized3__xdcDup__1 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                               sc_util_v1_0_4_counter_1055 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                               sc_util_v1_0_4_counter_1056 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_xpm_memory                                                    |                                         xpm_memory_sdpram__parameterized3 |         34 |          0 |      34 |    0 |    39 |      0 |      0 |          0 |
|                           xpm_memory_base_inst                                                            |                                           xpm_memory_base__parameterized5 |         34 |          0 |      34 |    0 |    39 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                               sc_util_v1_0_4_counter__parameterized0_1057 |         23 |         23 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_send                                                        |                           sc_node_v1_0_14_reg_slice3__parameterized0_1054 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                   inst_si_handler                                                                         |                           sc_node_v1_0_14_si_handler__parameterized2_1053 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   s_sc_xpm_cdc_async_rst_inst                                                             |                                                     xpm_cdc_async_rst__33 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               m00_w_node                                                                                  |                                                           bd_79a9_m00wn_0 |         95 |         67 |      28 |    0 |    87 |      0 |      0 |          0 |
|                 inst                                                                                      |                            sc_node_v1_0_14_top__parameterized3__xdcDup__1 |         95 |         67 |      28 |    0 |    87 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                            sc_node_v1_0_14_top__parameterized3__xdcDup__1 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_mi_handler                                                                         |                     sc_node_v1_0_14_mi_handler__parameterized3__xdcDup__1 |         90 |         62 |      28 |    0 |    82 |      0 |      0 |          0 |
|                     (inst_mi_handler)                                                                     |                     sc_node_v1_0_14_mi_handler__parameterized3__xdcDup__1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |                                           sc_node_v1_0_14_fifo__xdcDup__3 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                                 sc_util_v1_0_4_xpm_memory_fifo__xdcDup__3 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                                 sc_util_v1_0_4_xpm_memory_fifo__xdcDup__3 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                               sc_util_v1_0_4_counter_1050 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                               sc_util_v1_0_4_counter_1051 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                               sc_util_v1_0_4_counter__parameterized0_1052 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_node_payld                                                  |                           sc_node_v1_0_14_fifo__parameterized4__xdcDup__1 |         55 |         27 |      28 |    0 |    58 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                 sc_util_v1_0_4_xpm_memory_fifo__parameterized4__xdcDup__1 |         55 |         27 |      28 |    0 |    58 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                 sc_util_v1_0_4_xpm_memory_fifo__parameterized4__xdcDup__1 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                               sc_util_v1_0_4_counter_1047 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                               sc_util_v1_0_4_counter_1048 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_xpm_memory                                                    |                                      xpm_memory_sdpram__parameterized4__4 |         28 |          0 |      28 |    0 |    37 |      0 |      0 |          0 |
|                           xpm_memory_base_inst                                                            |                                        xpm_memory_base__parameterized6__4 |         28 |          0 |      28 |    0 |    37 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                               sc_util_v1_0_4_counter__parameterized0_1049 |         13 |         13 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     inst_ingress                                                                          |                              sc_node_v1_0_14_ingress__parameterized3_1045 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                       inst_pipeline_valid                                                                 |                              sc_util_v1_0_4_pipeline__parameterized2_1046 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_si_handler                                                                         |                           sc_node_v1_0_14_si_handler__parameterized3_1044 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   s_sc_xpm_cdc_async_rst_inst                                                             |                                                     xpm_cdc_async_rst__31 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|             m00_sc2axi                                                                                    |                                                          bd_79a9_m00s2a_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               inst                                                                                        |                                                      sc_sc2axi_v1_0_8_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             m01_exit_pipeline                                                                             |                                             m01_exit_pipeline_imp_18TV4P4 |        224 |        219 |       0 |    5 |   353 |      0 |      0 |          0 |
|               m01_exit                                                                                    |                                                            bd_79a9_m01e_0 |        224 |        219 |       0 |    5 |   353 |      0 |      0 |          0 |
|                 inst                                                                                      |                                       sc_exit_v1_0_13_top__parameterized0 |        224 |        219 |       0 |    5 |   353 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                                       sc_exit_v1_0_13_top__parameterized0 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   ar_reg                                                                                  |                                         sc_util_v1_0_4_axi_reg_stall_1032 |         10 |         10 |       0 |    0 |    24 |      0 |      0 |          0 |
|                   aw_reg                                                                                  |                                         sc_util_v1_0_4_axi_reg_stall_1033 |          8 |          8 |       0 |    0 |    14 |      0 |      0 |          0 |
|                   b_reg                                                                                   |                                         sc_util_v1_0_4_axi_reg_stall_1034 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   exit_inst                                                                               |                                      sc_exit_v1_0_13_exit__parameterized0 |         34 |         29 |       0 |    5 |    21 |      0 |      0 |          0 |
|                     gen_r_cmd_fifo.r_cmd_fifo                                                             |                                     sc_util_v1_0_4_axic_reg_srl_fifo_1037 |         11 |         11 |       0 |    0 |     8 |      0 |      0 |          0 |
|                     gen_w_cmd_fifo.w_cmd_fifo                                                             |                     sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0_1038 |         23 |         18 |       0 |    5 |    13 |      0 |      0 |          0 |
|                       (gen_w_cmd_fifo.w_cmd_fifo)                                                         |                     sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0_1038 |         13 |         13 |       0 |    0 |    13 |      0 |      0 |          0 |
|                       gen_srls[1].srl_nx1                                                                 |                                               sc_util_v1_0_4_srl_rtl_1039 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[2].srl_nx1                                                                 |                                               sc_util_v1_0_4_srl_rtl_1040 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[3].srl_nx1                                                                 |                                               sc_util_v1_0_4_srl_rtl_1041 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[4].srl_nx1                                                                 |                                               sc_util_v1_0_4_srl_rtl_1042 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[5].srl_nx1                                                                 |                                               sc_util_v1_0_4_srl_rtl_1043 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   r_reg                                                                                   |                                         sc_util_v1_0_4_axi_reg_stall_1035 |         38 |         38 |       0 |    0 |    68 |      0 |      0 |          0 |
|                   splitter_inst                                                                           |                                  sc_exit_v1_0_13_splitter__parameterized0 |        110 |        110 |       0 |    0 |   150 |      0 |      0 |          0 |
|                     gen_axi4lite.axilite_conv                                                             |                              sc_exit_v1_0_13_axilite_conv__parameterized0 |        110 |        110 |       0 |    0 |   150 |      0 |      0 |          0 |
|                   w_reg                                                                                   |                                         sc_util_v1_0_4_axi_reg_stall_1036 |         21 |         21 |       0 |    0 |    68 |      0 |      0 |          0 |
|                   xpm_cdc_async_rst_inst                                                                  |                                                      xpm_cdc_async_rst__7 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|             m01_nodes                                                                                     |                                                      m01_nodes_imp_Y9QPSI |        455 |        349 |     106 |    0 |   374 |      0 |      0 |          0 |
|               m01_ar_node                                                                                 |                                                          bd_79a9_m01arn_0 |         91 |         67 |      24 |    0 |    74 |      0 |      0 |          0 |
|                 inst                                                                                      |                                                       sc_node_v1_0_14_top |         91 |         67 |      24 |    0 |    74 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                                                       sc_node_v1_0_14_top |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_mi_handler                                                                         |                                                sc_node_v1_0_14_mi_handler |         86 |         62 |      24 |    0 |    69 |      0 |      0 |          0 |
|                     (inst_mi_handler)                                                                     |                                                sc_node_v1_0_14_mi_handler |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |                                           sc_node_v1_0_14_fifo__xdcDup__4 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                                 sc_util_v1_0_4_xpm_memory_fifo__xdcDup__4 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                                 sc_util_v1_0_4_xpm_memory_fifo__xdcDup__4 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                               sc_util_v1_0_4_counter_1029 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                               sc_util_v1_0_4_counter_1030 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                               sc_util_v1_0_4_counter__parameterized0_1031 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_node_payld                                                  |                           sc_node_v1_0_14_fifo__parameterized0__xdcDup__3 |         51 |         27 |      24 |    0 |    45 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                 sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__3 |         51 |         27 |      24 |    0 |    45 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                 sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__3 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                               sc_util_v1_0_4_counter_1026 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                               sc_util_v1_0_4_counter_1027 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_xpm_memory                                                    |                                      xpm_memory_sdpram__parameterized0__5 |         24 |          0 |      24 |    0 |    24 |      0 |      0 |          0 |
|                           xpm_memory_base_inst                                                            |                                        xpm_memory_base__parameterized2__5 |         24 |          0 |      24 |    0 |    24 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                               sc_util_v1_0_4_counter__parameterized0_1028 |         13 |         13 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     inst_ingress                                                                          |                                                   sc_node_v1_0_14_ingress |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                       inst_pipeline_valid                                                                 |                              sc_util_v1_0_4_pipeline__parameterized2_1025 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_si_handler                                                                         |                                           sc_node_v1_0_14_si_handler_1024 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   s_sc_xpm_cdc_async_rst_inst                                                             |                                                     xpm_cdc_async_rst__29 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               m01_aw_node                                                                                 |                                                          bd_79a9_m01awn_0 |         79 |         67 |      12 |    0 |    60 |      0 |      0 |          0 |
|                 inst                                                                                      |                                       sc_node_v1_0_14_top__parameterized0 |         79 |         67 |      12 |    0 |    60 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                                       sc_node_v1_0_14_top__parameterized0 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_mi_handler                                                                         |                                sc_node_v1_0_14_mi_handler__parameterized0 |         74 |         62 |      12 |    0 |    55 |      0 |      0 |          0 |
|                     (inst_mi_handler)                                                                     |                                sc_node_v1_0_14_mi_handler__parameterized0 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |                                           sc_node_v1_0_14_fifo__xdcDup__5 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                                 sc_util_v1_0_4_xpm_memory_fifo__xdcDup__5 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                                 sc_util_v1_0_4_xpm_memory_fifo__xdcDup__5 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                               sc_util_v1_0_4_counter_1021 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                               sc_util_v1_0_4_counter_1022 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                               sc_util_v1_0_4_counter__parameterized0_1023 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_node_payld                                                  |                                      sc_node_v1_0_14_fifo__parameterized0 |         39 |         27 |      12 |    0 |    31 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                            sc_util_v1_0_4_xpm_memory_fifo__parameterized0 |         39 |         27 |      12 |    0 |    31 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                            sc_util_v1_0_4_xpm_memory_fifo__parameterized0 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                               sc_util_v1_0_4_counter_1018 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                               sc_util_v1_0_4_counter_1019 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_xpm_memory                                                    |                                      xpm_memory_sdpram__parameterized0__4 |         12 |          0 |      12 |    0 |    10 |      0 |      0 |          0 |
|                           xpm_memory_base_inst                                                            |                                        xpm_memory_base__parameterized2__4 |         12 |          0 |      12 |    0 |    10 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                               sc_util_v1_0_4_counter__parameterized0_1020 |         13 |         13 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     inst_ingress                                                                          |                                   sc_node_v1_0_14_ingress__parameterized0 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                       inst_pipeline_valid                                                                 |                              sc_util_v1_0_4_pipeline__parameterized2_1017 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_si_handler                                                                         |                           sc_node_v1_0_14_si_handler__parameterized0_1016 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   s_sc_xpm_cdc_async_rst_inst                                                             |                                                     xpm_cdc_async_rst__27 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               m01_b_node                                                                                  |                                                           bd_79a9_m01bn_0 |         83 |         75 |       8 |    0 |    61 |      0 |      0 |          0 |
|                 inst                                                                                      |                                       sc_node_v1_0_14_top__parameterized1 |         83 |         75 |       8 |    0 |    61 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                                       sc_node_v1_0_14_top__parameterized1 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_mi_handler                                                                         |                                sc_node_v1_0_14_mi_handler__parameterized1 |         78 |         70 |       8 |    0 |    56 |      0 |      0 |          0 |
|                     (inst_mi_handler)                                                                     |                                sc_node_v1_0_14_mi_handler__parameterized1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_normal_area.gen_fifo_req.inst_fifo_req                                            |                           sc_node_v1_0_14_fifo__parameterized1__xdcDup__3 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                 sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__3 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                 sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__3 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                               sc_util_v1_0_4_counter_1013 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                               sc_util_v1_0_4_counter_1014 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                               sc_util_v1_0_4_counter__parameterized0_1015 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_node_payld                                                  |                                      sc_node_v1_0_14_fifo__parameterized2 |         47 |         39 |       8 |    0 |    30 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                            sc_util_v1_0_4_xpm_memory_fifo__parameterized2 |         47 |         39 |       8 |    0 |    30 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                            sc_util_v1_0_4_xpm_memory_fifo__parameterized2 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                               sc_util_v1_0_4_counter_1010 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                               sc_util_v1_0_4_counter_1011 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_xpm_memory                                                    |                                      xpm_memory_sdpram__parameterized2__2 |          8 |          0 |       8 |    0 |     8 |      0 |      0 |          0 |
|                           xpm_memory_base_inst                                                            |                                        xpm_memory_base__parameterized4__2 |          8 |          0 |       8 |    0 |     8 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                               sc_util_v1_0_4_counter__parameterized0_1012 |         23 |         23 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_send                                                        |                           sc_node_v1_0_14_reg_slice3__parameterized0_1009 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                   inst_si_handler                                                                         |                           sc_node_v1_0_14_si_handler__parameterized1_1008 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   s_sc_xpm_cdc_async_rst_inst                                                             |                                                     xpm_cdc_async_rst__25 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               m01_r_node                                                                                  |                                                           bd_79a9_m01rn_0 |        108 |         74 |      34 |    0 |    92 |      0 |      0 |          0 |
|                 inst                                                                                      |                                       sc_node_v1_0_14_top__parameterized2 |        108 |         74 |      34 |    0 |    92 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                                       sc_node_v1_0_14_top__parameterized2 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_mi_handler                                                                         |                                sc_node_v1_0_14_mi_handler__parameterized2 |        104 |         70 |      34 |    0 |    87 |      0 |      0 |          0 |
|                     (inst_mi_handler)                                                                     |                                sc_node_v1_0_14_mi_handler__parameterized2 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_normal_area.gen_fifo_req.inst_fifo_req                                            |                           sc_node_v1_0_14_fifo__parameterized1__xdcDup__4 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                 sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__4 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                 sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__4 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                               sc_util_v1_0_4_counter_1005 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                               sc_util_v1_0_4_counter_1006 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                               sc_util_v1_0_4_counter__parameterized0_1007 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_node_payld                                                  |                                      sc_node_v1_0_14_fifo__parameterized3 |         73 |         39 |      34 |    0 |    61 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                            sc_util_v1_0_4_xpm_memory_fifo__parameterized3 |         73 |         39 |      34 |    0 |    61 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                            sc_util_v1_0_4_xpm_memory_fifo__parameterized3 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                               sc_util_v1_0_4_counter_1002 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                               sc_util_v1_0_4_counter_1003 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_xpm_memory                                                    |                                      xpm_memory_sdpram__parameterized3__2 |         34 |          0 |      34 |    0 |    39 |      0 |      0 |          0 |
|                           xpm_memory_base_inst                                                            |                                        xpm_memory_base__parameterized5__2 |         34 |          0 |      34 |    0 |    39 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                               sc_util_v1_0_4_counter__parameterized0_1004 |         23 |         23 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_send                                                        |                           sc_node_v1_0_14_reg_slice3__parameterized0_1001 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                   inst_si_handler                                                                         |                           sc_node_v1_0_14_si_handler__parameterized2_1000 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   s_sc_xpm_cdc_async_rst_inst                                                             |                                                     xpm_cdc_async_rst__23 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               m01_w_node                                                                                  |                                                           bd_79a9_m01wn_0 |         95 |         67 |      28 |    0 |    87 |      0 |      0 |          0 |
|                 inst                                                                                      |                                       sc_node_v1_0_14_top__parameterized3 |         95 |         67 |      28 |    0 |    87 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                                       sc_node_v1_0_14_top__parameterized3 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_mi_handler                                                                         |                                sc_node_v1_0_14_mi_handler__parameterized3 |         90 |         62 |      28 |    0 |    82 |      0 |      0 |          0 |
|                     (inst_mi_handler)                                                                     |                                sc_node_v1_0_14_mi_handler__parameterized3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |                                           sc_node_v1_0_14_fifo__xdcDup__6 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                                 sc_util_v1_0_4_xpm_memory_fifo__xdcDup__6 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                                 sc_util_v1_0_4_xpm_memory_fifo__xdcDup__6 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                                sc_util_v1_0_4_counter_997 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                                sc_util_v1_0_4_counter_998 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                                sc_util_v1_0_4_counter__parameterized0_999 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_node_payld                                                  |                           sc_node_v1_0_14_fifo__parameterized4__xdcDup__2 |         55 |         27 |      28 |    0 |    58 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                 sc_util_v1_0_4_xpm_memory_fifo__parameterized4__xdcDup__2 |         55 |         27 |      28 |    0 |    58 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                 sc_util_v1_0_4_xpm_memory_fifo__parameterized4__xdcDup__2 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                                sc_util_v1_0_4_counter_994 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                                sc_util_v1_0_4_counter_995 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_xpm_memory                                                    |                                      xpm_memory_sdpram__parameterized4__3 |         28 |          0 |      28 |    0 |    37 |      0 |      0 |          0 |
|                           xpm_memory_base_inst                                                            |                                        xpm_memory_base__parameterized6__3 |         28 |          0 |      28 |    0 |    37 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                                sc_util_v1_0_4_counter__parameterized0_996 |         13 |         13 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     inst_ingress                                                                          |                                   sc_node_v1_0_14_ingress__parameterized3 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                       inst_pipeline_valid                                                                 |                               sc_util_v1_0_4_pipeline__parameterized2_993 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_si_handler                                                                         |                            sc_node_v1_0_14_si_handler__parameterized3_992 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   s_sc_xpm_cdc_async_rst_inst                                                             |                                                     xpm_cdc_async_rst__21 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|             m01_sc2axi                                                                                    |                                                          bd_79a9_m01s2a_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               inst                                                                                        |                                      sc_sc2axi_v1_0_8_top__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             s00_axi2sc                                                                                    |                                                          bd_79a9_s00a2s_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               inst                                                                                        |                                                      sc_axi2sc_v1_0_8_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             s00_entry_pipeline                                                                            |                                             s00_entry_pipeline_imp_EV0UOB |       2193 |       1892 |       0 |  301 |  2152 |      0 |      0 |          0 |
|               s00_mmu                                                                                     |                                                          bd_79a9_s00mmu_0 |        363 |        361 |       0 |    2 |   644 |      0 |      0 |          0 |
|                 inst                                                                                      |                                                        sc_mmu_v1_0_10_top |        363 |        361 |       0 |    2 |   644 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                                                        sc_mmu_v1_0_10_top |          8 |          8 |       0 |    0 |    28 |      0 |      0 |          0 |
|                   ar_reg_stall                                                                            |                                          sc_util_v1_0_4_axi_reg_stall_982 |         30 |         30 |       0 |    0 |    70 |      0 |      0 |          0 |
|                   ar_sreg                                                                                 |                                          sc_util_v1_0_4_axi_reg_stall_983 |         49 |         49 |       0 |    0 |   106 |      0 |      0 |          0 |
|                   aw_reg_stall                                                                            |                                          sc_util_v1_0_4_axi_reg_stall_984 |         29 |         29 |       0 |    0 |    70 |      0 |      0 |          0 |
|                   aw_sreg                                                                                 |                                          sc_util_v1_0_4_axi_reg_stall_985 |         53 |         53 |       0 |    0 |   106 |      0 |      0 |          0 |
|                   b_sreg                                                                                  |                                          sc_util_v1_0_4_axi_reg_stall_986 |         22 |         22 |       0 |    0 |    32 |      0 |      0 |          0 |
|                   gen_endpoint.decerr_slave_inst                                                          |                                           sc_mmu_v1_0_10_decerr_slave_987 |         52 |         52 |       0 |    0 |    41 |      0 |      0 |          0 |
|                   gen_wroute_fifo.wroute_fifo                                                             |                          sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1 |         15 |         13 |       0 |    2 |    10 |      0 |      0 |          0 |
|                     (gen_wroute_fifo.wroute_fifo)                                                         |                          sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1 |         12 |         12 |       0 |    0 |    10 |      0 |      0 |          0 |
|                     gen_srls[0].srl_nx1                                                                   |                                                sc_util_v1_0_4_srl_rtl_990 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                     gen_srls[1].srl_nx1                                                                   |                                                sc_util_v1_0_4_srl_rtl_991 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   gen_wroute_fifo.wroute_split                                                            |                                               sc_util_v1_0_4_axi_splitter |          6 |          6 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   r_sreg                                                                                  |                                          sc_util_v1_0_4_axi_reg_stall_988 |         70 |         70 |       0 |    0 |    98 |      0 |      0 |          0 |
|                   w_sreg                                                                                  |                                          sc_util_v1_0_4_axi_reg_stall_989 |         28 |         28 |       0 |    0 |    78 |      0 |      0 |          0 |
|                   xpm_cdc_async_rst_inst                                                                  |                                                      xpm_cdc_async_rst__8 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               s00_si_converter                                                                            |                                                          bd_79a9_s00sic_0 |       1400 |       1109 |       0 |  291 |  1034 |      0 |      0 |          0 |
|                 inst                                                                                      |                                               sc_si_converter_v1_0_10_top |       1400 |       1109 |       0 |  291 |  1034 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                                               sc_si_converter_v1_0_10_top |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   converter.wrap_narrow_inst                                                              |                                       sc_si_converter_v1_0_10_wrap_narrow |       1369 |       1084 |       0 |  285 |  1015 |      0 |      0 |          0 |
|                     (converter.wrap_narrow_inst)                                                          |                                       sc_si_converter_v1_0_10_wrap_narrow |         65 |         65 |       0 |    0 |   385 |      0 |      0 |          0 |
|                     ar_reg_slice                                                                          |                                          sc_util_v1_0_4_axi_reg_stall_624 |         47 |         47 |       0 |    0 |    58 |      0 |      0 |          0 |
|                     aw_reg_slice                                                                          |                                          sc_util_v1_0_4_axi_reg_stall_625 |         43 |         43 |       0 |    0 |    44 |      0 |      0 |          0 |
|                     gen_thread_arb.r_thread_arb                                                           |                                        sc_si_converter_v1_0_10_arb_alg_rr |        188 |        188 |       0 |    0 |     8 |      0 |      0 |          0 |
|                     gen_thread_loop[0].r_cmd_fifo                                                         |                      sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3_626 |         65 |         52 |       0 |   13 |    21 |      0 |      0 |          0 |
|                       (gen_thread_loop[0].r_cmd_fifo)                                                     |                      sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3_626 |         38 |         38 |       0 |    0 |    21 |      0 |      0 |          0 |
|                       gen_srls[0].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_961 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[10].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_962 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[11].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_963 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[16].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_968 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[17].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_969 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[18].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_970 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[19].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_971 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[1].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_972 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[20].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_973 |          4 |          3 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[2].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_974 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[3].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_975 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[8].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_980 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[9].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_981 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                     gen_thread_loop[0].r_payld_fifo                                                       |                                       sc_si_converter_v1_0_10_offset_fifo |        132 |         88 |       0 |   44 |    83 |      0 |      0 |          0 |
|                       (gen_thread_loop[0].r_payld_fifo)                                                   |                                       sc_si_converter_v1_0_10_offset_fifo |         34 |         34 |       0 |    0 |    67 |      0 |      0 |          0 |
|                       cmd_fifo                                                                            |                      sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4_912 |         57 |         49 |       0 |    8 |    16 |      0 |      0 |          0 |
|                         (cmd_fifo)                                                                        |                      sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4_912 |         41 |         41 |       0 |    0 |    16 |      0 |      0 |          0 |
|                         gen_srls[0].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_949 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[10].srl_nx1                                                              |                                                sc_util_v1_0_4_srl_rtl_950 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[11].srl_nx1                                                              |                                                sc_util_v1_0_4_srl_rtl_951 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[1].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_952 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[2].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_953 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[3].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_954 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[8].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_959 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[9].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_960 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[10].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_913 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[11].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_914 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[12].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_915 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[13].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_916 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[14].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_917 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[15].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_918 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[16].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_919 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[17].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_920 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[18].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_921 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[19].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_922 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[20].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_923 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[21].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_924 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[22].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_925 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[23].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_926 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[24].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_927 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[25].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_928 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[26].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_929 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[27].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_930 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[28].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_931 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[29].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_932 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[30].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_933 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[31].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_934 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[32].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_935 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[33].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_936 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[34].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_937 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[35].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_938 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[39].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_939 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[40].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_940 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[41].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_941 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[42].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_942 |          6 |          5 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[4].srl_nx1                                                                 |                                sc_util_v1_0_4_srl_rtl__parameterized0_943 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[5].srl_nx1                                                                 |                                sc_util_v1_0_4_srl_rtl__parameterized0_944 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[6].srl_nx1                                                                 |                                sc_util_v1_0_4_srl_rtl__parameterized0_945 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[7].srl_nx1                                                                 |                                sc_util_v1_0_4_srl_rtl__parameterized0_946 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[8].srl_nx1                                                                 |                                sc_util_v1_0_4_srl_rtl__parameterized0_947 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[9].srl_nx1                                                                 |                                sc_util_v1_0_4_srl_rtl__parameterized0_948 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                     gen_thread_loop[1].r_cmd_fifo                                                         |                      sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3_627 |         64 |         51 |       0 |   13 |    21 |      0 |      0 |          0 |
|                       (gen_thread_loop[1].r_cmd_fifo)                                                     |                      sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3_627 |         37 |         37 |       0 |    0 |    21 |      0 |      0 |          0 |
|                       gen_srls[0].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_891 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[10].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_892 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[11].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_893 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[16].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_898 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[17].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_899 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[18].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_900 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[19].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_901 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[1].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_902 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[20].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_903 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[2].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_904 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[3].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_905 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[8].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_910 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[9].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_911 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                     gen_thread_loop[1].r_payld_fifo                                                       |                                   sc_si_converter_v1_0_10_offset_fifo_628 |        131 |         87 |       0 |   44 |    83 |      0 |      0 |          0 |
|                       (gen_thread_loop[1].r_payld_fifo)                                                   |                                   sc_si_converter_v1_0_10_offset_fifo_628 |         35 |         35 |       0 |    0 |    67 |      0 |      0 |          0 |
|                       cmd_fifo                                                                            |                      sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4_842 |         56 |         48 |       0 |    8 |    16 |      0 |      0 |          0 |
|                         (cmd_fifo)                                                                        |                      sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4_842 |         40 |         40 |       0 |    0 |    16 |      0 |      0 |          0 |
|                         gen_srls[0].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_879 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[10].srl_nx1                                                              |                                                sc_util_v1_0_4_srl_rtl_880 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[11].srl_nx1                                                              |                                                sc_util_v1_0_4_srl_rtl_881 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[1].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_882 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[2].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_883 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[3].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_884 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[8].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_889 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[9].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_890 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[10].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_843 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[11].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_844 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[12].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_845 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[13].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_846 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[14].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_847 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[15].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_848 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[16].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_849 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[17].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_850 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[18].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_851 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[19].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_852 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[20].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_853 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[21].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_854 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[22].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_855 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[23].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_856 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[24].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_857 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[25].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_858 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[26].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_859 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[27].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_860 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[28].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_861 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[29].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_862 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[30].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_863 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[31].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_864 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[32].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_865 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[33].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_866 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[34].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_867 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[35].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_868 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[39].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_869 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[40].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_870 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[41].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_871 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[42].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_872 |          6 |          5 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[4].srl_nx1                                                                 |                                sc_util_v1_0_4_srl_rtl__parameterized0_873 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[5].srl_nx1                                                                 |                                sc_util_v1_0_4_srl_rtl__parameterized0_874 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[6].srl_nx1                                                                 |                                sc_util_v1_0_4_srl_rtl__parameterized0_875 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[7].srl_nx1                                                                 |                                sc_util_v1_0_4_srl_rtl__parameterized0_876 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[8].srl_nx1                                                                 |                                sc_util_v1_0_4_srl_rtl__parameterized0_877 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[9].srl_nx1                                                                 |                                sc_util_v1_0_4_srl_rtl__parameterized0_878 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                     gen_thread_loop[2].r_cmd_fifo                                                         |                      sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3_629 |         65 |         52 |       0 |   13 |    21 |      0 |      0 |          0 |
|                       (gen_thread_loop[2].r_cmd_fifo)                                                     |                      sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3_629 |         38 |         38 |       0 |    0 |    21 |      0 |      0 |          0 |
|                       gen_srls[0].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_821 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[10].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_822 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[11].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_823 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[16].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_828 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[17].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_829 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[18].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_830 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[19].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_831 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[1].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_832 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[20].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_833 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[2].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_834 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[3].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_835 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[8].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_840 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[9].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_841 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                     gen_thread_loop[2].r_payld_fifo                                                       |                                   sc_si_converter_v1_0_10_offset_fifo_630 |        130 |         86 |       0 |   44 |    83 |      0 |      0 |          0 |
|                       (gen_thread_loop[2].r_payld_fifo)                                                   |                                   sc_si_converter_v1_0_10_offset_fifo_630 |         32 |         32 |       0 |    0 |    67 |      0 |      0 |          0 |
|                       cmd_fifo                                                                            |                      sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4_772 |         57 |         49 |       0 |    8 |    16 |      0 |      0 |          0 |
|                         (cmd_fifo)                                                                        |                      sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4_772 |         41 |         41 |       0 |    0 |    16 |      0 |      0 |          0 |
|                         gen_srls[0].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_809 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[10].srl_nx1                                                              |                                                sc_util_v1_0_4_srl_rtl_810 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[11].srl_nx1                                                              |                                                sc_util_v1_0_4_srl_rtl_811 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[1].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_812 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[2].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_813 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[3].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_814 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[8].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_819 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[9].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_820 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[10].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_773 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[11].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_774 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[12].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_775 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[13].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_776 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[14].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_777 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[15].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_778 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[16].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_779 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[17].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_780 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[18].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_781 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[19].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_782 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[20].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_783 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[21].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_784 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[22].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_785 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[23].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_786 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[24].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_787 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[25].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_788 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[26].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_789 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[27].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_790 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[28].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_791 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[29].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_792 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[30].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_793 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[31].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_794 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[32].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_795 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[33].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_796 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[34].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_797 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[35].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_798 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[39].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_799 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[40].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_800 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[41].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_801 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[42].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_802 |          6 |          5 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[4].srl_nx1                                                                 |                                sc_util_v1_0_4_srl_rtl__parameterized0_803 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[5].srl_nx1                                                                 |                                sc_util_v1_0_4_srl_rtl__parameterized0_804 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[6].srl_nx1                                                                 |                                sc_util_v1_0_4_srl_rtl__parameterized0_805 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[7].srl_nx1                                                                 |                                sc_util_v1_0_4_srl_rtl__parameterized0_806 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[8].srl_nx1                                                                 |                                sc_util_v1_0_4_srl_rtl__parameterized0_807 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[9].srl_nx1                                                                 |                                sc_util_v1_0_4_srl_rtl__parameterized0_808 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                     gen_thread_loop[3].r_cmd_fifo                                                         |                      sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3_631 |         71 |         58 |       0 |   13 |    21 |      0 |      0 |          0 |
|                       (gen_thread_loop[3].r_cmd_fifo)                                                     |                      sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3_631 |         37 |         37 |       0 |    0 |    21 |      0 |      0 |          0 |
|                       gen_srls[0].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_751 |          5 |          4 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[10].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_752 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[11].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_753 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[16].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_758 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[17].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_759 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[18].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_760 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[19].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_761 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[1].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_762 |          4 |          3 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[20].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_763 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[2].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_764 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[3].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_765 |          4 |          3 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[8].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_770 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[9].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_771 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                     gen_thread_loop[3].r_payld_fifo                                                       |                                   sc_si_converter_v1_0_10_offset_fifo_632 |        132 |         88 |       0 |   44 |    83 |      0 |      0 |          0 |
|                       (gen_thread_loop[3].r_payld_fifo)                                                   |                                   sc_si_converter_v1_0_10_offset_fifo_632 |         32 |         32 |       0 |    0 |    67 |      0 |      0 |          0 |
|                       cmd_fifo                                                                            |                      sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4_702 |         60 |         52 |       0 |    8 |    16 |      0 |      0 |          0 |
|                         (cmd_fifo)                                                                        |                      sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4_702 |         40 |         40 |       0 |    0 |    16 |      0 |      0 |          0 |
|                         gen_srls[0].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_739 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[10].srl_nx1                                                              |                                                sc_util_v1_0_4_srl_rtl_740 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[11].srl_nx1                                                              |                                                sc_util_v1_0_4_srl_rtl_741 |          4 |          3 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[1].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_742 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[2].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_743 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[3].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_744 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[8].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_749 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[9].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_750 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[10].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_703 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[11].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_704 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[12].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_705 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[13].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_706 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[14].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_707 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[15].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_708 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[16].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_709 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[17].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_710 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[18].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_711 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[19].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_712 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[20].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_713 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[21].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_714 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[22].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_715 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[23].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_716 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[24].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_717 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[25].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_718 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[26].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_719 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[27].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_720 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[28].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_721 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[29].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_722 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[30].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_723 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[31].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_724 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[32].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_725 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[33].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_726 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[34].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_727 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[35].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_728 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[39].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_729 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[40].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_730 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[41].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_731 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[42].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_732 |          6 |          5 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[4].srl_nx1                                                                 |                                sc_util_v1_0_4_srl_rtl__parameterized0_733 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[5].srl_nx1                                                                 |                                sc_util_v1_0_4_srl_rtl__parameterized0_734 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[6].srl_nx1                                                                 |                                sc_util_v1_0_4_srl_rtl__parameterized0_735 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[7].srl_nx1                                                                 |                                sc_util_v1_0_4_srl_rtl__parameterized0_736 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[8].srl_nx1                                                                 |                                sc_util_v1_0_4_srl_rtl__parameterized0_737 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[9].srl_nx1                                                                 |                                sc_util_v1_0_4_srl_rtl__parameterized0_738 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                     w_cmd_fifo                                                                            |                      sc_util_v1_0_4_axic_reg_srl_fifo__parameterized5_633 |         87 |         76 |       0 |   11 |    19 |      0 |      0 |          0 |
|                       (w_cmd_fifo)                                                                        |                      sc_util_v1_0_4_axic_reg_srl_fifo__parameterized5_633 |         62 |         62 |       0 |    0 |    19 |      0 |      0 |          0 |
|                       gen_srls[0].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_686 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[10].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_687 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[12].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_689 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[13].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_690 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[14].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_691 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[15].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_692 |          4 |          3 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[1].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_693 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[2].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_694 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[3].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_695 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[4].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_696 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[9].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_701 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                     w_payld_fifo                                                                          |                   sc_si_converter_v1_0_10_offset_fifo__parameterized0_634 |        164 |        118 |       0 |   46 |    85 |      0 |      0 |          0 |
|                       (w_payld_fifo)                                                                      |                   sc_si_converter_v1_0_10_offset_fifo__parameterized0_634 |         39 |         39 |       0 |    0 |    69 |      0 |      0 |          0 |
|                       cmd_fifo                                                                            |                      sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4_635 |         84 |         76 |       0 |    8 |    16 |      0 |      0 |          0 |
|                         (cmd_fifo)                                                                        |                      sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4_635 |         39 |         39 |       0 |    0 |    16 |      0 |      0 |          0 |
|                         gen_srls[0].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_674 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[10].srl_nx1                                                              |                                                sc_util_v1_0_4_srl_rtl_675 |          6 |          5 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[11].srl_nx1                                                              |                                                sc_util_v1_0_4_srl_rtl_676 |         14 |         13 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[1].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_677 |          5 |          4 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[2].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_678 |          5 |          4 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[3].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_679 |          4 |          3 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[8].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_684 |          7 |          6 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[9].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_685 |          5 |          4 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[0].srl_nx1                                                                 |                                sc_util_v1_0_4_srl_rtl__parameterized0_636 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[100].srl_nx1                                                               |                                sc_util_v1_0_4_srl_rtl__parameterized0_637 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[101].srl_nx1                                                               |                                sc_util_v1_0_4_srl_rtl__parameterized0_638 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[102].srl_nx1                                                               |                                sc_util_v1_0_4_srl_rtl__parameterized0_639 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[103].srl_nx1                                                               |                                sc_util_v1_0_4_srl_rtl__parameterized0_640 |          6 |          5 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[1].srl_nx1                                                                 |                                sc_util_v1_0_4_srl_rtl__parameterized0_641 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[68].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_642 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[69].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_643 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[70].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_644 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[71].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_645 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[72].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_646 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[73].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_647 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[74].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_648 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[75].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_649 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[76].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_650 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[77].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_651 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[78].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_652 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[79].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_653 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[80].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_654 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[81].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_655 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[82].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_656 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[83].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_657 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[84].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_658 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[85].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_659 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[86].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_660 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[87].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_661 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[88].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_662 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[89].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_663 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[90].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_664 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[91].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_665 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[92].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_666 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[93].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_667 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[94].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_668 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[95].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_669 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[96].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_670 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[97].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_671 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[98].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_672 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[99].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_673 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   gen_normal.splitter_inst                                                                |                                          sc_si_converter_v1_0_10_splitter |         30 |         24 |       0 |    6 |    15 |      0 |      0 |          0 |
|                     (gen_normal.splitter_inst)                                                            |                                          sc_si_converter_v1_0_10_splitter |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo     |                      sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2_617 |         30 |         24 |       0 |    6 |    14 |      0 |      0 |          0 |
|                       (gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo) |                      sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2_617 |         18 |         18 |       0 |    0 |    14 |      0 |      0 |          0 |
|                       gen_srls[0].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_618 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[3].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_619 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[4].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_620 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[5].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_621 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[6].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_622 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[7].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_623 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   xpm_cdc_async_rst_inst                                                                  |                                                      xpm_cdc_async_rst__9 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               s00_transaction_regulator                                                                   |                                                           bd_79a9_s00tr_0 |        433 |        425 |       0 |    8 |   474 |      0 |      0 |          0 |
|                 inst                                                                                      |                                       sc_transaction_regulator_v1_0_9_top |        433 |        425 |       0 |    8 |   474 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                                       sc_transaction_regulator_v1_0_9_top |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   gen_endpoint.gen_r_multithread.r_multithread                                            |                               sc_transaction_regulator_v1_0_9_multithread |        217 |        213 |       0 |    4 |   235 |      0 |      0 |          0 |
|                     (gen_endpoint.gen_r_multithread.r_multithread)                                        |                               sc_transaction_regulator_v1_0_9_multithread |         79 |         79 |       0 |    0 |   153 |      0 |      0 |          0 |
|                     aid_encode                                                                            |                       sc_util_v1_0_4_onehot_to_binary__parameterized0_610 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     allocate_queue                                                                        |                      sc_util_v1_0_4_axic_reg_srl_fifo__parameterized6_611 |         23 |         19 |       0 |    4 |    10 |      0 |      0 |          0 |
|                       (allocate_queue)                                                                    |                      sc_util_v1_0_4_axic_reg_srl_fifo__parameterized6_611 |          9 |          9 |       0 |    0 |    10 |      0 |      0 |          0 |
|                       gen_srls[0].srl_nx1                                                                 |                                sc_util_v1_0_4_srl_rtl__parameterized1_613 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[1].srl_nx1                                                                 |                                sc_util_v1_0_4_srl_rtl__parameterized1_614 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[2].srl_nx1                                                                 |                                sc_util_v1_0_4_srl_rtl__parameterized1_615 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[3].srl_nx1                                                                 |                                sc_util_v1_0_4_srl_rtl__parameterized1_616 |          5 |          4 |       0 |    1 |     0 |      0 |      0 |          0 |
|                     cmd_reg                                                                               |                                          sc_util_v1_0_4_axi_reg_stall_612 |        114 |        114 |       0 |    0 |    72 |      0 |      0 |          0 |
|                   gen_endpoint.gen_w_multithread.w_multithread                                            |                           sc_transaction_regulator_v1_0_9_multithread_605 |        214 |        210 |       0 |    4 |   235 |      0 |      0 |          0 |
|                     (gen_endpoint.gen_w_multithread.w_multithread)                                        |                           sc_transaction_regulator_v1_0_9_multithread_605 |         77 |         77 |       0 |    0 |   153 |      0 |      0 |          0 |
|                     aid_encode                                                                            |                           sc_util_v1_0_4_onehot_to_binary__parameterized0 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     allocate_queue                                                                        |                          sc_util_v1_0_4_axic_reg_srl_fifo__parameterized6 |         23 |         19 |       0 |    4 |    10 |      0 |      0 |          0 |
|                       (allocate_queue)                                                                    |                          sc_util_v1_0_4_axic_reg_srl_fifo__parameterized6 |          9 |          9 |       0 |    0 |    10 |      0 |      0 |          0 |
|                       gen_srls[0].srl_nx1                                                                 |                                    sc_util_v1_0_4_srl_rtl__parameterized1 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[1].srl_nx1                                                                 |                                sc_util_v1_0_4_srl_rtl__parameterized1_607 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[2].srl_nx1                                                                 |                                sc_util_v1_0_4_srl_rtl__parameterized1_608 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[3].srl_nx1                                                                 |                                sc_util_v1_0_4_srl_rtl__parameterized1_609 |          5 |          4 |       0 |    1 |     0 |      0 |      0 |          0 |
|                     cmd_reg                                                                               |                                          sc_util_v1_0_4_axi_reg_stall_606 |        113 |        113 |       0 |    0 |    72 |      0 |      0 |          0 |
|                   xpm_cdc_async_rst_inst                                                                  |                                                     xpm_cdc_async_rst__10 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|             s00_nodes                                                                                     |                                                      s00_nodes_imp_8X94CX |        505 |        393 |     112 |    0 |   445 |      0 |      0 |          0 |
|               s00_ar_node                                                                                 |                                                            bd_79a9_sarn_0 |        108 |         80 |      28 |    0 |    98 |      0 |      0 |          0 |
|                 inst                                                                                      |                                       sc_node_v1_0_14_top__parameterized4 |        108 |         80 |      28 |    0 |    98 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                                       sc_node_v1_0_14_top__parameterized4 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_mi_handler                                                                         |                                sc_node_v1_0_14_mi_handler__parameterized4 |        104 |         76 |      28 |    0 |    93 |      0 |      0 |          0 |
|                     (inst_mi_handler)                                                                     |                                sc_node_v1_0_14_mi_handler__parameterized4 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_normal_area.gen_fifo_req.inst_fifo_req                                            |                           sc_node_v1_0_14_fifo__parameterized5__xdcDup__1 |         32 |         28 |       4 |    0 |    23 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                 sc_util_v1_0_4_xpm_memory_fifo__parameterized5__xdcDup__1 |         32 |         28 |       4 |    0 |    23 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                 sc_util_v1_0_4_xpm_memory_fifo__parameterized5__xdcDup__1 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                                sc_util_v1_0_4_counter_602 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                                sc_util_v1_0_4_counter_603 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_xpm_memory                                                    |                                      xpm_memory_sdpram__parameterized5__7 |          4 |          0 |       4 |    0 |     2 |      0 |      0 |          0 |
|                           xpm_memory_base_inst                                                            |                                        xpm_memory_base__parameterized7__7 |          4 |          0 |       4 |    0 |     2 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                                sc_util_v1_0_4_counter__parameterized0_604 |         14 |         14 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_node_payld                                                  |                           sc_node_v1_0_14_fifo__parameterized6__xdcDup__1 |         60 |         36 |      24 |    0 |    57 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                 sc_util_v1_0_4_xpm_memory_fifo__parameterized6__xdcDup__1 |         60 |         36 |      24 |    0 |    57 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                 sc_util_v1_0_4_xpm_memory_fifo__parameterized6__xdcDup__1 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                                sc_util_v1_0_4_counter_599 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                                sc_util_v1_0_4_counter_600 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_xpm_memory                                                    |                                         xpm_memory_sdpram__parameterized6 |         24 |          0 |      24 |    0 |    35 |      0 |      0 |          0 |
|                           xpm_memory_base_inst                                                            |                                           xpm_memory_base__parameterized8 |         24 |          0 |      24 |    0 |    35 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                                sc_util_v1_0_4_counter__parameterized0_601 |         23 |         23 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_send                                                        |                            sc_node_v1_0_14_reg_slice3__parameterized1_598 |         12 |         12 |       0 |    0 |    11 |      0 |      0 |          0 |
|                   inst_si_handler                                                                         |                                            sc_node_v1_0_14_si_handler_597 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   s_sc_xpm_cdc_async_rst_inst                                                             |                                                     xpm_cdc_async_rst__19 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               s00_aw_node                                                                                 |                                                            bd_79a9_sawn_0 |         96 |         80 |      16 |    0 |    81 |      0 |      0 |          0 |
|                 inst                                                                                      |                                       sc_node_v1_0_14_top__parameterized5 |         96 |         80 |      16 |    0 |    81 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                                       sc_node_v1_0_14_top__parameterized5 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_mi_handler                                                                         |                                sc_node_v1_0_14_mi_handler__parameterized5 |         92 |         76 |      16 |    0 |    76 |      0 |      0 |          0 |
|                     (inst_mi_handler)                                                                     |                                sc_node_v1_0_14_mi_handler__parameterized5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_normal_area.gen_fifo_req.inst_fifo_req                                            |                           sc_node_v1_0_14_fifo__parameterized5__xdcDup__2 |         32 |         28 |       4 |    0 |    23 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                 sc_util_v1_0_4_xpm_memory_fifo__parameterized5__xdcDup__2 |         32 |         28 |       4 |    0 |    23 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                 sc_util_v1_0_4_xpm_memory_fifo__parameterized5__xdcDup__2 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                                sc_util_v1_0_4_counter_594 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                                sc_util_v1_0_4_counter_595 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_xpm_memory                                                    |                                      xpm_memory_sdpram__parameterized5__6 |          4 |          0 |       4 |    0 |     2 |      0 |      0 |          0 |
|                           xpm_memory_base_inst                                                            |                                        xpm_memory_base__parameterized7__6 |          4 |          0 |       4 |    0 |     2 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                                sc_util_v1_0_4_counter__parameterized0_596 |         14 |         14 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_node_payld                                                  |                                      sc_node_v1_0_14_fifo__parameterized6 |         48 |         36 |      12 |    0 |    40 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                            sc_util_v1_0_4_xpm_memory_fifo__parameterized6 |         48 |         36 |      12 |    0 |    40 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                            sc_util_v1_0_4_xpm_memory_fifo__parameterized6 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                                sc_util_v1_0_4_counter_591 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                                sc_util_v1_0_4_counter_592 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_xpm_memory                                                    |                                      xpm_memory_sdpram__parameterized6__2 |         12 |          0 |      12 |    0 |    18 |      0 |      0 |          0 |
|                           xpm_memory_base_inst                                                            |                                        xpm_memory_base__parameterized8__2 |         12 |          0 |      12 |    0 |    18 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                                sc_util_v1_0_4_counter__parameterized0_593 |         23 |         23 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_send                                                        |                            sc_node_v1_0_14_reg_slice3__parameterized1_590 |         12 |         12 |       0 |    0 |    11 |      0 |      0 |          0 |
|                   inst_si_handler                                                                         |                            sc_node_v1_0_14_si_handler__parameterized0_589 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   s_sc_xpm_cdc_async_rst_inst                                                             |                                                     xpm_cdc_async_rst__17 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               s00_b_node                                                                                  |                                                             bd_79a9_sbn_0 |         84 |         76 |       8 |    0 |    65 |      0 |      0 |          0 |
|                 inst                                                                                      |                                       sc_node_v1_0_14_top__parameterized6 |         84 |         76 |       8 |    0 |    65 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                                       sc_node_v1_0_14_top__parameterized6 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_mi_handler                                                                         |                                sc_node_v1_0_14_mi_handler__parameterized6 |         67 |         59 |       8 |    0 |    50 |      0 |      0 |          0 |
|                     (inst_mi_handler)                                                                     |                                sc_node_v1_0_14_mi_handler__parameterized6 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |                                           sc_node_v1_0_14_fifo__xdcDup__7 |         33 |         33 |       0 |    0 |    21 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                                 sc_util_v1_0_4_xpm_memory_fifo__xdcDup__7 |         33 |         33 |       0 |    0 |    21 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                                 sc_util_v1_0_4_xpm_memory_fifo__xdcDup__7 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                                sc_util_v1_0_4_counter_586 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                                sc_util_v1_0_4_counter_587 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                                sc_util_v1_0_4_counter__parameterized0_588 |         18 |         18 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_node_payld                                                  |                                      sc_node_v1_0_14_fifo__parameterized7 |         35 |         27 |       8 |    0 |    25 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                            sc_util_v1_0_4_xpm_memory_fifo__parameterized7 |         35 |         27 |       8 |    0 |    25 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                            sc_util_v1_0_4_xpm_memory_fifo__parameterized7 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                                sc_util_v1_0_4_counter_583 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                                sc_util_v1_0_4_counter_584 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_xpm_memory                                                    |                                         xpm_memory_sdpram__parameterized7 |          8 |          0 |       8 |    0 |     4 |      0 |      0 |          0 |
|                           xpm_memory_base_inst                                                            |                                           xpm_memory_base__parameterized9 |          8 |          0 |       8 |    0 |     4 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                                sc_util_v1_0_4_counter__parameterized0_585 |         13 |         13 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     inst_ingress                                                                          |                                   sc_node_v1_0_14_ingress__parameterized6 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                       inst_pipeline_recv                                                                  |                               sc_util_v1_0_4_pipeline__parameterized7_581 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                       inst_pipeline_valid                                                                 |                               sc_util_v1_0_4_pipeline__parameterized2_582 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_si_handler                                                                         |                                sc_node_v1_0_14_si_handler__parameterized4 |         13 |         13 |       0 |    0 |    11 |      0 |      0 |          0 |
|                     (inst_si_handler)                                                                     |                                sc_node_v1_0_14_si_handler__parameterized4 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                                |                                            sc_node_v1_0_14_arb_alg_rr_578 |          9 |          9 |       0 |    0 |     4 |      0 |      0 |          0 |
|                     gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter               |                                sc_util_v1_0_4_counter__parameterized2_579 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|                     gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter               |                                sc_util_v1_0_4_counter__parameterized2_580 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   s_sc_xpm_cdc_async_rst_inst                                                             |                                                     xpm_cdc_async_rst__15 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               s00_r_node                                                                                  |                                                             bd_79a9_srn_0 |        105 |         77 |      28 |    0 |    97 |      0 |      0 |          0 |
|                 inst                                                                                      |                                       sc_node_v1_0_14_top__parameterized7 |        105 |         77 |      28 |    0 |    97 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                                       sc_node_v1_0_14_top__parameterized7 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_mi_handler                                                                         |                                sc_node_v1_0_14_mi_handler__parameterized7 |         88 |         60 |      28 |    0 |    82 |      0 |      0 |          0 |
|                     (inst_mi_handler)                                                                     |                                sc_node_v1_0_14_mi_handler__parameterized7 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |                                           sc_node_v1_0_14_fifo__xdcDup__8 |         33 |         33 |       0 |    0 |    21 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                                 sc_util_v1_0_4_xpm_memory_fifo__xdcDup__8 |         33 |         33 |       0 |    0 |    21 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                                 sc_util_v1_0_4_xpm_memory_fifo__xdcDup__8 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                                sc_util_v1_0_4_counter_575 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                                sc_util_v1_0_4_counter_576 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                                sc_util_v1_0_4_counter__parameterized0_577 |         18 |         18 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_node_payld                                                  |                                      sc_node_v1_0_14_fifo__parameterized8 |         55 |         27 |      28 |    0 |    57 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                            sc_util_v1_0_4_xpm_memory_fifo__parameterized8 |         55 |         27 |      28 |    0 |    57 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                            sc_util_v1_0_4_xpm_memory_fifo__parameterized8 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                                sc_util_v1_0_4_counter_572 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                                sc_util_v1_0_4_counter_573 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_xpm_memory                                                    |                                         xpm_memory_sdpram__parameterized8 |         28 |          0 |      28 |    0 |    36 |      0 |      0 |          0 |
|                           xpm_memory_base_inst                                                            |                                          xpm_memory_base__parameterized10 |         28 |          0 |      28 |    0 |    36 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                                sc_util_v1_0_4_counter__parameterized0_574 |         13 |         13 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     inst_ingress                                                                          |                                   sc_node_v1_0_14_ingress__parameterized7 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                       inst_pipeline_recv                                                                  |                                   sc_util_v1_0_4_pipeline__parameterized7 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                       inst_pipeline_valid                                                                 |                               sc_util_v1_0_4_pipeline__parameterized2_571 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_si_handler                                                                         |                                sc_node_v1_0_14_si_handler__parameterized5 |         13 |         13 |       0 |    0 |    11 |      0 |      0 |          0 |
|                     (inst_si_handler)                                                                     |                                sc_node_v1_0_14_si_handler__parameterized5 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                                |                                            sc_node_v1_0_14_arb_alg_rr_568 |          9 |          9 |       0 |    0 |     4 |      0 |      0 |          0 |
|                     gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter               |                                sc_util_v1_0_4_counter__parameterized2_569 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|                     gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter               |                                sc_util_v1_0_4_counter__parameterized2_570 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   s_sc_xpm_cdc_async_rst_inst                                                             |                                                     xpm_cdc_async_rst__13 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               s00_w_node                                                                                  |                                                             bd_79a9_swn_0 |        113 |         81 |      32 |    0 |   104 |      0 |      0 |          0 |
|                 inst                                                                                      |                                       sc_node_v1_0_14_top__parameterized8 |        113 |         81 |      32 |    0 |   104 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                                       sc_node_v1_0_14_top__parameterized8 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_mi_handler                                                                         |                                sc_node_v1_0_14_mi_handler__parameterized8 |        109 |         77 |      32 |    0 |    99 |      0 |      0 |          0 |
|                     (inst_mi_handler)                                                                     |                                sc_node_v1_0_14_mi_handler__parameterized8 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_normal_area.gen_fifo_req.inst_fifo_req                                            |                           sc_node_v1_0_14_fifo__parameterized5__xdcDup__3 |         33 |         29 |       4 |    0 |    23 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                 sc_util_v1_0_4_xpm_memory_fifo__parameterized5__xdcDup__3 |         33 |         29 |       4 |    0 |    23 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                 sc_util_v1_0_4_xpm_memory_fifo__parameterized5__xdcDup__3 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                                sc_util_v1_0_4_counter_565 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                                sc_util_v1_0_4_counter_566 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_xpm_memory                                                    |                                      xpm_memory_sdpram__parameterized5__5 |          4 |          0 |       4 |    0 |     2 |      0 |      0 |          0 |
|                           xpm_memory_base_inst                                                            |                                        xpm_memory_base__parameterized7__5 |          4 |          0 |       4 |    0 |     2 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                                sc_util_v1_0_4_counter__parameterized0_567 |         14 |         14 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_node_payld                                                  |                                      sc_node_v1_0_14_fifo__parameterized9 |         64 |         36 |      28 |    0 |    63 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                            sc_util_v1_0_4_xpm_memory_fifo__parameterized9 |         64 |         36 |      28 |    0 |    63 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                            sc_util_v1_0_4_xpm_memory_fifo__parameterized9 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                                sc_util_v1_0_4_counter_562 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                                sc_util_v1_0_4_counter_563 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_xpm_memory                                                    |                                         xpm_memory_sdpram__parameterized9 |         28 |          0 |      28 |    0 |    41 |      0 |      0 |          0 |
|                           xpm_memory_base_inst                                                            |                                          xpm_memory_base__parameterized11 |         28 |          0 |      28 |    0 |    41 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                                sc_util_v1_0_4_counter__parameterized0_564 |         23 |         23 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_send                                                        |                            sc_node_v1_0_14_reg_slice3__parameterized1_561 |         12 |         12 |       0 |    0 |    11 |      0 |      0 |          0 |
|                   inst_si_handler                                                                         |                            sc_node_v1_0_14_si_handler__parameterized3_560 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   s_sc_xpm_cdc_async_rst_inst                                                             |                                                     xpm_cdc_async_rst__11 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|             switchboards                                                                                  |                                                   switchboards_imp_L1UJB9 |         24 |         24 |       0 |    0 |   141 |      0 |      0 |          0 |
|               ar_switchboard                                                                              |                                                            bd_79a9_arsw_0 |          0 |          0 |       0 |    0 |    35 |      0 |      0 |          0 |
|                 inst                                                                                      |                                                 sc_switchboard_v1_0_6_top |          0 |          0 |       0 |    0 |    35 |      0 |      0 |          0 |
|                   gen_mi[0].inst_opipe_payld                                                              |                               sc_util_v1_0_4_pipeline__parameterized8_559 |          0 |          0 |       0 |    0 |    35 |      0 |      0 |          0 |
|               aw_switchboard                                                                              |                                                            bd_79a9_awsw_0 |          0 |          0 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 inst                                                                                      |                                              sc_switchboard_v1_0_6_top__1 |          0 |          0 |       0 |    0 |    18 |      0 |      0 |          0 |
|                   gen_mi[0].inst_opipe_payld                                                              |                                   sc_util_v1_0_4_pipeline__parameterized8 |          0 |          0 |       0 |    0 |    18 |      0 |      0 |          0 |
|               b_switchboard                                                                               |                                                             bd_79a9_bsw_0 |          4 |          4 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 inst                                                                                      |                                 sc_switchboard_v1_0_6_top__parameterized0 |          4 |          4 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   gen_mi[0].inst_mux_payld                                                                |                                        sc_util_v1_0_4_mux__parameterized0 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   gen_mi[0].inst_opipe_payld                                                              |                                   sc_util_v1_0_4_pipeline__parameterized9 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|               r_switchboard                                                                               |                                                             bd_79a9_rsw_0 |         20 |         20 |       0 |    0 |    39 |      0 |      0 |          0 |
|                 inst                                                                                      |                                 sc_switchboard_v1_0_6_top__parameterized1 |         20 |         20 |       0 |    0 |    39 |      0 |      0 |          0 |
|                   gen_mi[0].inst_mux_payld                                                                |                                        sc_util_v1_0_4_mux__parameterized1 |         20 |         20 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   gen_mi[0].inst_opipe_payld                                                              |                                  sc_util_v1_0_4_pipeline__parameterized10 |          0 |          0 |       0 |    0 |    39 |      0 |      0 |          0 |
|               w_switchboard                                                                               |                                                             bd_79a9_wsw_0 |          0 |          0 |       0 |    0 |    41 |      0 |      0 |          0 |
|                 inst                                                                                      |                                 sc_switchboard_v1_0_6_top__parameterized2 |          0 |          0 |       0 |    0 |    41 |      0 |      0 |          0 |
|                   gen_mi[0].inst_opipe_payld                                                              |                                  sc_util_v1_0_4_pipeline__parameterized11 |          0 |          0 |       0 |    0 |    41 |      0 |      0 |          0 |
|         smartconnect_1                                                                                    |                                                 vps_bd_1_smartconnect_1_0 |       1472 |       1203 |     128 |  141 |  1309 |      0 |      0 |          0 |
|           inst                                                                                            |                                                                   bd_b9f8 |       1472 |       1203 |     128 |  141 |  1309 |      0 |      0 |          0 |
|             clk_map                                                                                       |                                                       clk_map_imp_12FKOK2 |         12 |         11 |       0 |    1 |    22 |      0 |      0 |          0 |
|               psr_aclk                                                                                    |                                                        bd_b9f8_psr_aclk_0 |         12 |         11 |       0 |    1 |    22 |      0 |      0 |          0 |
|                 U0                                                                                        |                                        proc_sys_reset__parameterized1_554 |         12 |         11 |       0 |    1 |    22 |      0 |      0 |          0 |
|                   (U0)                                                                                    |                                        proc_sys_reset__parameterized1_554 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   EXT_LPF                                                                                 |                                                   lpf__parameterized0_555 |          2 |          1 |       0 |    1 |     6 |      0 |      0 |          0 |
|                     (EXT_LPF)                                                                             |                                                   lpf__parameterized0_555 |          2 |          1 |       0 |    1 |     2 |      0 |      0 |          0 |
|                     ACTIVE_LOW_AUX.ACT_LO_AUX                                                             |                                              cdc_sync__parameterized0_558 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|                   SEQ                                                                                     |                                                          sequence_psr_556 |         10 |         10 |       0 |    0 |    15 |      0 |      0 |          0 |
|                     (SEQ)                                                                                 |                                                          sequence_psr_556 |          5 |          5 |       0 |    0 |     9 |      0 |      0 |          0 |
|                     SEQ_COUNTER                                                                           |                                                               upcnt_n_557 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|             m00_exit_pipeline                                                                             |                                              m00_exit_pipeline_imp_VOGGI1 |        166 |        163 |       0 |    3 |   192 |      0 |      0 |          0 |
|               m00_exit                                                                                    |                                                            bd_b9f8_m00e_0 |        166 |        163 |       0 |    3 |   192 |      0 |      0 |          0 |
|                 inst                                                                                      |                                       sc_exit_v1_0_13_top__parameterized1 |        166 |        163 |       0 |    3 |   192 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                                       sc_exit_v1_0_13_top__parameterized1 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   exit_inst                                                                               |                                      sc_exit_v1_0_13_exit__parameterized1 |         30 |         27 |       0 |    3 |    19 |      0 |      0 |          0 |
|                     gen_r_cmd_fifo.r_cmd_fifo                                                             |                                      sc_util_v1_0_4_axic_reg_srl_fifo_549 |         11 |         11 |       0 |    0 |     8 |      0 |      0 |          0 |
|                     gen_w_cmd_fifo.w_cmd_fifo                                                             |                      sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0_550 |         19 |         16 |       0 |    3 |    11 |      0 |      0 |          0 |
|                       (gen_w_cmd_fifo.w_cmd_fifo)                                                         |                      sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0_550 |         15 |         15 |       0 |    0 |    11 |      0 |      0 |          0 |
|                       gen_srls[1].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_551 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[2].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_552 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[3].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_553 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   splitter_inst                                                                           |                                  sc_exit_v1_0_13_splitter__parameterized1 |        135 |        135 |       0 |    0 |   168 |      0 |      0 |          0 |
|                     gen_axi4lite.axilite_conv                                                             |                              sc_exit_v1_0_13_axilite_conv__parameterized1 |        135 |        135 |       0 |    0 |   168 |      0 |      0 |          0 |
|                   xpm_cdc_async_rst_inst                                                                  |                                                     xpm_cdc_async_rst__54 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|             m00_sc2axi                                                                                    |                                                          bd_b9f8_m00s2a_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               inst                                                                                        |                                      sc_sc2axi_v1_0_8_top__parameterized1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             s00_axi2sc                                                                                    |                                                          bd_b9f8_s00a2s_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               inst                                                                                        |                                      sc_axi2sc_v1_0_8_top__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             s00_entry_pipeline                                                                            |                                            s00_entry_pipeline_imp_1UVHKZU |        955 |        818 |       0 |  137 |   800 |      0 |      0 |          0 |
|               s00_mmu                                                                                     |                                                          bd_b9f8_s00mmu_0 |        252 |        252 |       0 |    0 |   198 |      0 |      0 |          0 |
|                 inst                                                                                      |                                        sc_mmu_v1_0_10_top__parameterized0 |        252 |        252 |       0 |    0 |   198 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                                        sc_mmu_v1_0_10_top__parameterized0 |         38 |         38 |       0 |    0 |    28 |      0 |      0 |          0 |
|                   ar_reg_stall                                                                            |                              sc_util_v1_0_4_axi_reg_stall__parameterized1 |         80 |         80 |       0 |    0 |    63 |      0 |      0 |          0 |
|                   aw_reg_stall                                                                            |                          sc_util_v1_0_4_axi_reg_stall__parameterized1_548 |         78 |         78 |       0 |    0 |    63 |      0 |      0 |          0 |
|                   gen_endpoint.decerr_slave_inst                                                          |                                               sc_mmu_v1_0_10_decerr_slave |         57 |         57 |       0 |    0 |    41 |      0 |      0 |          0 |
|                   xpm_cdc_async_rst_inst                                                                  |                                                     xpm_cdc_async_rst__43 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               s00_si_converter                                                                            |                                                          bd_b9f8_s00sic_0 |        625 |        512 |       0 |  113 |   558 |      0 |      0 |          0 |
|                 inst                                                                                      |                               sc_si_converter_v1_0_10_top__parameterized0 |        625 |        512 |       0 |  113 |   558 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                               sc_si_converter_v1_0_10_top__parameterized0 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   converter.wrap_narrow_inst                                                              |                       sc_si_converter_v1_0_10_wrap_narrow__parameterized0 |        600 |        490 |       0 |  110 |   543 |      0 |      0 |          0 |
|                     (converter.wrap_narrow_inst)                                                          |                       sc_si_converter_v1_0_10_wrap_narrow__parameterized0 |         46 |         46 |       0 |    0 |   156 |      0 |      0 |          0 |
|                     ar_reg_slice                                                                          |                                          sc_util_v1_0_4_axi_reg_stall_412 |         46 |         46 |       0 |    0 |    92 |      0 |      0 |          0 |
|                     aw_reg_slice                                                                          |                                          sc_util_v1_0_4_axi_reg_stall_413 |         53 |         53 |       0 |    0 |    92 |      0 |      0 |          0 |
|                     gen_thread_loop[0].r_cmd_fifo                                                         |                          sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3 |         71 |         58 |       0 |   13 |    21 |      0 |      0 |          0 |
|                       (gen_thread_loop[0].r_cmd_fifo)                                                     |                          sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |          0 |
|                       gen_srls[0].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_527 |          5 |          4 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[10].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_528 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[11].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_529 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[16].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_534 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[17].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_535 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[18].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_536 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[19].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_537 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[1].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_538 |          4 |          3 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[20].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_539 |          4 |          3 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[2].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_540 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[3].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_541 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[8].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_546 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[9].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_547 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                     gen_thread_loop[0].r_payld_fifo                                                       |                       sc_si_converter_v1_0_10_offset_fifo__parameterized1 |        147 |        105 |       0 |   42 |    80 |      0 |      0 |          0 |
|                       (gen_thread_loop[0].r_payld_fifo)                                                   |                       sc_si_converter_v1_0_10_offset_fifo__parameterized1 |         47 |         47 |       0 |    0 |    64 |      0 |      0 |          0 |
|                       cmd_fifo                                                                            |                      sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4_480 |         62 |         54 |       0 |    8 |    16 |      0 |      0 |          0 |
|                         (cmd_fifo)                                                                        |                      sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4_480 |         40 |         40 |       0 |    0 |    16 |      0 |      0 |          0 |
|                         gen_srls[0].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_515 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[10].srl_nx1                                                              |                                                sc_util_v1_0_4_srl_rtl_516 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[11].srl_nx1                                                              |                                                sc_util_v1_0_4_srl_rtl_517 |          5 |          4 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[1].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_518 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[2].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_519 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[3].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_520 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[8].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_525 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[9].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_526 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[10].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_481 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[11].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_482 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[12].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_483 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[13].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_484 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[14].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_485 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[15].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_486 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[16].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_487 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[17].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_488 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[18].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_489 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[19].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_490 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[20].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_491 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[21].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_492 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[22].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_493 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[23].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_494 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[24].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_495 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[25].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_496 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[26].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_497 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[27].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_498 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[28].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_499 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[29].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_500 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[30].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_501 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[31].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_502 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[32].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_503 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[33].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_504 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[34].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_505 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[35].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_506 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[39].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_507 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[40].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_508 |          6 |          5 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[4].srl_nx1                                                                 |                                sc_util_v1_0_4_srl_rtl__parameterized0_509 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[5].srl_nx1                                                                 |                                sc_util_v1_0_4_srl_rtl__parameterized0_510 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[6].srl_nx1                                                                 |                                sc_util_v1_0_4_srl_rtl__parameterized0_511 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[7].srl_nx1                                                                 |                                sc_util_v1_0_4_srl_rtl__parameterized0_512 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[8].srl_nx1                                                                 |                                sc_util_v1_0_4_srl_rtl__parameterized0_513 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[9].srl_nx1                                                                 |                                sc_util_v1_0_4_srl_rtl__parameterized0_514 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                     w_cmd_fifo                                                                            |                      sc_util_v1_0_4_axic_reg_srl_fifo__parameterized5_414 |         88 |         77 |       0 |   11 |    19 |      0 |      0 |          0 |
|                       (w_cmd_fifo)                                                                        |                      sc_util_v1_0_4_axic_reg_srl_fifo__parameterized5_414 |         63 |         63 |       0 |    0 |    19 |      0 |      0 |          0 |
|                       gen_srls[0].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_464 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[10].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_465 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[12].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_467 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[13].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_468 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[14].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_469 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[15].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_470 |          4 |          3 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[1].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_471 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[2].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_472 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[3].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_473 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[4].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_474 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[9].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_479 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                     w_payld_fifo                                                                          |                       sc_si_converter_v1_0_10_offset_fifo__parameterized0 |        156 |        112 |       0 |   44 |    83 |      0 |      0 |          0 |
|                       (w_payld_fifo)                                                                      |                       sc_si_converter_v1_0_10_offset_fifo__parameterized0 |         33 |         33 |       0 |    0 |    67 |      0 |      0 |          0 |
|                       cmd_fifo                                                                            |                      sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4_415 |         83 |         75 |       0 |    8 |    16 |      0 |      0 |          0 |
|                         (cmd_fifo)                                                                        |                      sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4_415 |         43 |         43 |       0 |    0 |    16 |      0 |      0 |          0 |
|                         gen_srls[0].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_452 |          5 |          4 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[10].srl_nx1                                                              |                                                sc_util_v1_0_4_srl_rtl_453 |          4 |          3 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[11].srl_nx1                                                              |                                                sc_util_v1_0_4_srl_rtl_454 |         13 |         12 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[1].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_455 |          4 |          3 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[2].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_456 |          4 |          3 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[3].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_457 |          5 |          4 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[8].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_462 |          4 |          3 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[9].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_463 |          5 |          4 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[100].srl_nx1                                                               |                                sc_util_v1_0_4_srl_rtl__parameterized0_416 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[101].srl_nx1                                                               |                                sc_util_v1_0_4_srl_rtl__parameterized0_417 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[102].srl_nx1                                                               |                                sc_util_v1_0_4_srl_rtl__parameterized0_418 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[103].srl_nx1                                                               |                                sc_util_v1_0_4_srl_rtl__parameterized0_419 |          6 |          5 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[68].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_420 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[69].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_421 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[70].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_422 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[71].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_423 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[72].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_424 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[73].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_425 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[74].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_426 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[75].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_427 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[76].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_428 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[77].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_429 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[78].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_430 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[79].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_431 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[80].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_432 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[81].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_433 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[82].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_434 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[83].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_435 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[84].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_436 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[85].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_437 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[86].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_438 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[87].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_439 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[88].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_440 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[89].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_441 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[90].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_442 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[91].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_443 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[92].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_444 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[93].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_445 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[94].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_446 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[95].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_447 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[96].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_448 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[97].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_449 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[98].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_450 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[99].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_451 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   gen_normal.splitter_inst                                                                |                          sc_si_converter_v1_0_10_splitter__parameterized0 |         23 |         20 |       0 |    3 |    11 |      0 |      0 |          0 |
|                     gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo     |                      sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2_408 |         23 |         20 |       0 |    3 |    11 |      0 |      0 |          0 |
|                       (gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo) |                      sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2_408 |         19 |         19 |       0 |    0 |    11 |      0 |      0 |          0 |
|                       gen_srls[4].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_409 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[5].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_410 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[6].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_411 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   xpm_cdc_async_rst_inst                                                                  |                                                     xpm_cdc_async_rst__41 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               s00_transaction_regulator                                                                   |                                                           bd_b9f8_s00tr_0 |         80 |         56 |       0 |   24 |    44 |      0 |      0 |          0 |
|                 inst                                                                                      |                       sc_transaction_regulator_v1_0_9_top__parameterized0 |         80 |         56 |       0 |   24 |    44 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                       sc_transaction_regulator_v1_0_9_top__parameterized0 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   gen_endpoint.gen_r_singleorder.r_singleorder                                            |                               sc_transaction_regulator_v1_0_9_singleorder |         39 |         27 |       0 |   12 |    20 |      0 |      0 |          0 |
|                     gen_id_fifo.singleorder_fifo                                                          |                      sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4_395 |         39 |         27 |       0 |   12 |    20 |      0 |      0 |          0 |
|                       (gen_id_fifo.singleorder_fifo)                                                      |                      sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4_395 |         15 |         15 |       0 |    0 |    20 |      0 |      0 |          0 |
|                       gen_srls[0].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_396 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[10].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_397 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[11].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_398 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[1].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_399 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[2].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_400 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[3].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_401 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[4].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_402 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[5].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_403 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[6].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_404 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[7].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_405 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[8].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_406 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[9].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_407 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   gen_endpoint.gen_w_singleorder.w_singleorder                                            |                           sc_transaction_regulator_v1_0_9_singleorder_381 |         39 |         27 |       0 |   12 |    20 |      0 |      0 |          0 |
|                     gen_id_fifo.singleorder_fifo                                                          |                      sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4_382 |         39 |         27 |       0 |   12 |    20 |      0 |      0 |          0 |
|                       (gen_id_fifo.singleorder_fifo)                                                      |                      sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4_382 |         14 |         14 |       0 |    0 |    20 |      0 |      0 |          0 |
|                       gen_srls[0].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_383 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[10].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_384 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[11].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_385 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[1].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_386 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[2].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_387 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[3].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_388 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[4].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_389 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[5].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_390 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[6].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_391 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[7].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_392 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[8].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_393 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[9].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_394 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   xpm_cdc_async_rst_inst                                                                  |                                                     xpm_cdc_async_rst__42 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|             s00_nodes                                                                                     |                                                     s00_nodes_imp_1RGRJBK |        340 |        212 |     128 |    0 |   295 |      0 |      0 |          0 |
|               s00_ar_node                                                                                 |                                                            bd_b9f8_sarn_0 |         80 |         44 |      36 |    0 |    70 |      0 |      0 |          0 |
|                 inst                                                                                      |                                       sc_node_v1_0_14_top__parameterized9 |         80 |         44 |      36 |    0 |    70 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                                       sc_node_v1_0_14_top__parameterized9 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_mi_handler                                                                         |                                sc_node_v1_0_14_mi_handler__parameterized9 |         76 |         40 |      36 |    0 |    65 |      0 |      0 |          0 |
|                     (inst_mi_handler)                                                                     |                                sc_node_v1_0_14_mi_handler__parameterized9 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_node_payld                                                  |                          sc_node_v1_0_14_fifo__parameterized10__xdcDup__1 |         76 |         40 |      36 |    0 |    63 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                sc_util_v1_0_4_xpm_memory_fifo__parameterized10__xdcDup__1 |         76 |         40 |      36 |    0 |    63 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                sc_util_v1_0_4_xpm_memory_fifo__parameterized10__xdcDup__1 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                                sc_util_v1_0_4_counter_378 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                                sc_util_v1_0_4_counter_379 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_xpm_memory                                                    |                                     xpm_memory_sdpram__parameterized10__5 |         36 |          0 |      36 |    0 |    41 |      0 |      0 |          0 |
|                           xpm_memory_base_inst                                                            |                                       xpm_memory_base__parameterized12__5 |         36 |          0 |      36 |    0 |    41 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                                sc_util_v1_0_4_counter__parameterized0_380 |         23 |         23 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   inst_si_handler                                                                         |                                            sc_node_v1_0_14_si_handler_377 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   s_sc_xpm_cdc_async_rst_inst                                                             |                                                     xpm_cdc_async_rst__52 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               s00_aw_node                                                                                 |                                                            bd_b9f8_sawn_0 |         74 |         42 |      32 |    0 |    65 |      0 |      0 |          0 |
|                 inst                                                                                      |                                      sc_node_v1_0_14_top__parameterized10 |         74 |         42 |      32 |    0 |    65 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                                      sc_node_v1_0_14_top__parameterized10 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_mi_handler                                                                         |                               sc_node_v1_0_14_mi_handler__parameterized10 |         70 |         38 |      32 |    0 |    60 |      0 |      0 |          0 |
|                     (inst_mi_handler)                                                                     |                               sc_node_v1_0_14_mi_handler__parameterized10 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_node_payld                                                  |                          sc_node_v1_0_14_fifo__parameterized10__xdcDup__2 |         70 |         38 |      32 |    0 |    58 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                sc_util_v1_0_4_xpm_memory_fifo__parameterized10__xdcDup__2 |         70 |         38 |      32 |    0 |    58 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                sc_util_v1_0_4_xpm_memory_fifo__parameterized10__xdcDup__2 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                                sc_util_v1_0_4_counter_374 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                                sc_util_v1_0_4_counter_375 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_xpm_memory                                                    |                                     xpm_memory_sdpram__parameterized10__4 |         32 |          0 |      32 |    0 |    36 |      0 |      0 |          0 |
|                           xpm_memory_base_inst                                                            |                                       xpm_memory_base__parameterized12__4 |         32 |          0 |      32 |    0 |    36 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                                sc_util_v1_0_4_counter__parameterized0_376 |         23 |         23 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   inst_si_handler                                                                         |                            sc_node_v1_0_14_si_handler__parameterized0_373 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   s_sc_xpm_cdc_async_rst_inst                                                             |                                                     xpm_cdc_async_rst__50 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               s00_b_node                                                                                  |                                                             bd_b9f8_sbn_0 |         50 |         42 |       8 |    0 |    31 |      0 |      0 |          0 |
|                 inst                                                                                      |                                      sc_node_v1_0_14_top__parameterized11 |         50 |         42 |       8 |    0 |    31 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                                      sc_node_v1_0_14_top__parameterized11 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_mi_handler                                                                         |                               sc_node_v1_0_14_mi_handler__parameterized11 |         46 |         38 |       8 |    0 |    26 |      0 |      0 |          0 |
|                     (inst_mi_handler)                                                                     |                               sc_node_v1_0_14_mi_handler__parameterized11 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_node_payld                                                  |                                     sc_node_v1_0_14_fifo__parameterized11 |         46 |         38 |       8 |    0 |    24 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                           sc_util_v1_0_4_xpm_memory_fifo__parameterized11 |         46 |         38 |       8 |    0 |    24 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                           sc_util_v1_0_4_xpm_memory_fifo__parameterized11 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                                sc_util_v1_0_4_counter_370 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                                sc_util_v1_0_4_counter_371 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_xpm_memory                                                    |                                        xpm_memory_sdpram__parameterized11 |          8 |          0 |       8 |    0 |     2 |      0 |      0 |          0 |
|                           xpm_memory_base_inst                                                            |                                          xpm_memory_base__parameterized13 |          8 |          0 |       8 |    0 |     2 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                                sc_util_v1_0_4_counter__parameterized0_372 |         23 |         23 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   inst_si_handler                                                                         |                            sc_node_v1_0_14_si_handler__parameterized1_369 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   s_sc_xpm_cdc_async_rst_inst                                                             |                                                     xpm_cdc_async_rst__48 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               s00_r_node                                                                                  |                                                             bd_b9f8_srn_0 |         66 |         42 |      24 |    0 |    63 |      0 |      0 |          0 |
|                 inst                                                                                      |                                      sc_node_v1_0_14_top__parameterized12 |         66 |         42 |      24 |    0 |    63 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                                      sc_node_v1_0_14_top__parameterized12 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_mi_handler                                                                         |                               sc_node_v1_0_14_mi_handler__parameterized12 |         62 |         38 |      24 |    0 |    58 |      0 |      0 |          0 |
|                     (inst_mi_handler)                                                                     |                               sc_node_v1_0_14_mi_handler__parameterized12 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_node_payld                                                  |                                      sc_node_v1_0_14_fifo__parameterized4 |         62 |         38 |      24 |    0 |    56 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                            sc_util_v1_0_4_xpm_memory_fifo__parameterized4 |         62 |         38 |      24 |    0 |    56 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                            sc_util_v1_0_4_xpm_memory_fifo__parameterized4 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                                sc_util_v1_0_4_counter_366 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                                sc_util_v1_0_4_counter_367 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_xpm_memory                                                    |                                         xpm_memory_sdpram__parameterized4 |         24 |          0 |      24 |    0 |    34 |      0 |      0 |          0 |
|                           xpm_memory_base_inst                                                            |                                           xpm_memory_base__parameterized6 |         24 |          0 |      24 |    0 |    34 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                                sc_util_v1_0_4_counter__parameterized0_368 |         23 |         23 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   inst_si_handler                                                                         |                            sc_node_v1_0_14_si_handler__parameterized2_365 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   s_sc_xpm_cdc_async_rst_inst                                                             |                                                     xpm_cdc_async_rst__46 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               s00_w_node                                                                                  |                                                             bd_b9f8_swn_0 |         72 |         44 |      28 |    0 |    66 |      0 |      0 |          0 |
|                 inst                                                                                      |                                      sc_node_v1_0_14_top__parameterized13 |         72 |         44 |      28 |    0 |    66 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                                      sc_node_v1_0_14_top__parameterized13 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_mi_handler                                                                         |                               sc_node_v1_0_14_mi_handler__parameterized13 |         68 |         40 |      28 |    0 |    61 |      0 |      0 |          0 |
|                     (inst_mi_handler)                                                                     |                               sc_node_v1_0_14_mi_handler__parameterized13 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_node_payld                                                  |                                     sc_node_v1_0_14_fifo__parameterized12 |         68 |         40 |      28 |    0 |    59 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                           sc_util_v1_0_4_xpm_memory_fifo__parameterized12 |         68 |         40 |      28 |    0 |    59 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                           sc_util_v1_0_4_xpm_memory_fifo__parameterized12 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                                sc_util_v1_0_4_counter_362 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                                sc_util_v1_0_4_counter_363 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_xpm_memory                                                    |                                        xpm_memory_sdpram__parameterized12 |         28 |          0 |      28 |    0 |    37 |      0 |      0 |          0 |
|                           xpm_memory_base_inst                                                            |                                          xpm_memory_base__parameterized14 |         28 |          0 |      28 |    0 |    37 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                                sc_util_v1_0_4_counter__parameterized0_364 |         23 |         23 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   inst_si_handler                                                                         |                            sc_node_v1_0_14_si_handler__parameterized3_361 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   s_sc_xpm_cdc_async_rst_inst                                                             |                                                     xpm_cdc_async_rst__44 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|         smartconnect_2                                                                                    |                                                 vps_bd_1_smartconnect_2_0 |       3407 |       2666 |     552 |  189 |  4446 |      0 |      0 |          0 |
|           inst                                                                                            |                                                                   bd_b908 |       3407 |       2666 |     552 |  189 |  4446 |      0 |      0 |          0 |
|             clk_map                                                                                       |                                                        clk_map_imp_SEOWW0 |         13 |         12 |       0 |    1 |    22 |      0 |      0 |          0 |
|               psr_aclk                                                                                    |                                                        bd_b908_psr_aclk_0 |         13 |         12 |       0 |    1 |    22 |      0 |      0 |          0 |
|                 U0                                                                                        |                                            proc_sys_reset__parameterized1 |         13 |         12 |       0 |    1 |    22 |      0 |      0 |          0 |
|                   (U0)                                                                                    |                                            proc_sys_reset__parameterized1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   EXT_LPF                                                                                 |                                                       lpf__parameterized0 |          3 |          2 |       0 |    1 |     6 |      0 |      0 |          0 |
|                     (EXT_LPF)                                                                             |                                                       lpf__parameterized0 |          2 |          1 |       0 |    1 |     2 |      0 |      0 |          0 |
|                     ACTIVE_LOW_AUX.ACT_LO_AUX                                                             |                                                  cdc_sync__parameterized0 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|                   SEQ                                                                                     |                                                              sequence_psr |         10 |         10 |       0 |    0 |    15 |      0 |      0 |          0 |
|                     (SEQ)                                                                                 |                                                              sequence_psr |          5 |          5 |       0 |    0 |     9 |      0 |      0 |          0 |
|                     SEQ_COUNTER                                                                           |                                                                   upcnt_n |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|             m00_exit_pipeline                                                                             |                                             m00_exit_pipeline_imp_18288YJ |        626 |        603 |       0 |   23 |   964 |      0 |      0 |          0 |
|               m00_exit                                                                                    |                                                            bd_b908_m00e_0 |        626 |        603 |       0 |   23 |   964 |      0 |      0 |          0 |
|                 inst                                                                                      |                                       sc_exit_v1_0_13_top__parameterized2 |        626 |        603 |       0 |   23 |   964 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                                       sc_exit_v1_0_13_top__parameterized2 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   ar_reg                                                                                  |                                          sc_util_v1_0_4_axi_reg_stall_330 |         30 |         30 |       0 |    0 |   102 |      0 |      0 |          0 |
|                   aw_reg                                                                                  |                                          sc_util_v1_0_4_axi_reg_stall_331 |         30 |         30 |       0 |    0 |   102 |      0 |      0 |          0 |
|                   b_reg                                                                                   |                                          sc_util_v1_0_4_axi_reg_stall_332 |          9 |          9 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   exit_inst                                                                               |                                      sc_exit_v1_0_13_exit__parameterized2 |         65 |         49 |       0 |   16 |    33 |      0 |      0 |          0 |
|                     (exit_inst)                                                                           |                                      sc_exit_v1_0_13_exit__parameterized2 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     gen_r_cmd_fifo.r_cmd_fifo                                                             |                                          sc_util_v1_0_4_axic_reg_srl_fifo |         46 |         33 |       0 |   13 |    21 |      0 |      0 |          0 |
|                       (gen_r_cmd_fifo.r_cmd_fifo)                                                         |                                          sc_util_v1_0_4_axic_reg_srl_fifo |         20 |         20 |       0 |    0 |    21 |      0 |      0 |          0 |
|                       gen_srls[10].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_348 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[15].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_349 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[16].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_350 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[17].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_351 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[1].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_352 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[2].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_353 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[3].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_354 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[4].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_355 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[5].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_356 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[6].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_357 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[7].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_358 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[8].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_359 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[9].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_360 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                     gen_w_cmd_fifo.w_cmd_fifo                                                             |                          sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0 |         19 |         16 |       0 |    3 |    11 |      0 |      0 |          0 |
|                       (gen_w_cmd_fifo.w_cmd_fifo)                                                         |                          sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0 |         15 |         15 |       0 |    0 |    11 |      0 |      0 |          0 |
|                       gen_srls[1].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_345 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[2].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_346 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[3].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_347 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   r_reg                                                                                   |                                          sc_util_v1_0_4_axi_reg_stall_333 |         44 |         44 |       0 |    0 |   138 |      0 |      0 |          0 |
|                   splitter_inst                                                                           |                                  sc_exit_v1_0_13_splitter__parameterized2 |        407 |        400 |       0 |    7 |   426 |      0 |      0 |          0 |
|                     (splitter_inst)                                                                       |                                  sc_exit_v1_0_13_splitter__parameterized2 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     gen_axi3.splitter_inst                                                                |                                                 sc_exit_v1_0_13_axi3_conv |        407 |        400 |       0 |    7 |   425 |      0 |      0 |          0 |
|                       (gen_axi3.splitter_inst)                                                            |                                                 sc_exit_v1_0_13_axi3_conv |        103 |        103 |       0 |    0 |   136 |      0 |      0 |          0 |
|                       ar_cmd_reg                                                                          |                                          sc_util_v1_0_4_axi_reg_stall_335 |        117 |        117 |       0 |    0 |   132 |      0 |      0 |          0 |
|                       aw_cmd_reg                                                                          |                                          sc_util_v1_0_4_axi_reg_stall_336 |        117 |        117 |       0 |    0 |   126 |      0 |      0 |          0 |
|                       gen_rsplitter.gen_rthread_loop[0].r_split_fifo                                      |                          sc_util_v1_0_4_axic_reg_srl_fifo__parameterized7 |         14 |         13 |       0 |    1 |     9 |      0 |      0 |          0 |
|                         (gen_rsplitter.gen_rthread_loop[0].r_split_fifo)                                  |                          sc_util_v1_0_4_axic_reg_srl_fifo__parameterized7 |         11 |         11 |       0 |    0 |     9 |      0 |      0 |          0 |
|                         gen_srls[0].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_344 |          4 |          3 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_wsplitter.gen_wthread_loop[0].b_split_fifo                                      |                      sc_util_v1_0_4_axic_reg_srl_fifo__parameterized7_337 |         20 |         19 |       0 |    1 |     9 |      0 |      0 |          0 |
|                         (gen_wsplitter.gen_wthread_loop[0].b_split_fifo)                                  |                      sc_util_v1_0_4_axic_reg_srl_fifo__parameterized7_337 |         15 |         15 |       0 |    0 |     9 |      0 |      0 |          0 |
|                         gen_srls[0].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_343 |          6 |          5 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_wsplitter.w_split_fifo                                                          |                          sc_util_v1_0_4_axic_reg_srl_fifo__parameterized8 |         38 |         33 |       0 |    5 |    13 |      0 |      0 |          0 |
|                         (gen_wsplitter.w_split_fifo)                                                      |                          sc_util_v1_0_4_axic_reg_srl_fifo__parameterized8 |         27 |         27 |       0 |    0 |    13 |      0 |      0 |          0 |
|                         gen_srls[0].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_338 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[1].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_339 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[2].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_340 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[3].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_341 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[4].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_342 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   w_reg                                                                                   |                                          sc_util_v1_0_4_axi_reg_stall_334 |         41 |         41 |       0 |    0 |   150 |      0 |      0 |          0 |
|                   xpm_cdc_async_rst_inst                                                                  |                                                     xpm_cdc_async_rst__55 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|             m00_nodes                                                                                     |                                                     m00_nodes_imp_1LFD01J |        643 |        413 |     228 |    2 |   598 |      0 |      0 |          0 |
|               m00_ar_node                                                                                 |                                                          bd_b908_m00arn_0 |        128 |         72 |      56 |    0 |   124 |      0 |      0 |          0 |
|                 inst                                                                                      |                                      sc_node_v1_0_14_top__parameterized14 |        128 |         72 |      56 |    0 |   124 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                                      sc_node_v1_0_14_top__parameterized14 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_mi_handler                                                                         |                               sc_node_v1_0_14_mi_handler__parameterized14 |        118 |         62 |      56 |    0 |   113 |      0 |      0 |          0 |
|                     (inst_mi_handler)                                                                     |                               sc_node_v1_0_14_mi_handler__parameterized14 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |                                           sc_node_v1_0_14_fifo__xdcDup__9 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                                 sc_util_v1_0_4_xpm_memory_fifo__xdcDup__9 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                                 sc_util_v1_0_4_xpm_memory_fifo__xdcDup__9 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                                sc_util_v1_0_4_counter_327 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                                sc_util_v1_0_4_counter_328 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                                sc_util_v1_0_4_counter__parameterized0_329 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_node_payld                                                  |                          sc_node_v1_0_14_fifo__parameterized10__xdcDup__3 |         83 |         27 |      56 |    0 |    89 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                sc_util_v1_0_4_xpm_memory_fifo__parameterized10__xdcDup__3 |         83 |         27 |      56 |    0 |    89 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                sc_util_v1_0_4_xpm_memory_fifo__parameterized10__xdcDup__3 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                                sc_util_v1_0_4_counter_324 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                                sc_util_v1_0_4_counter_325 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_xpm_memory                                                    |                                        xpm_memory_sdpram__parameterized10 |         56 |          0 |      56 |    0 |    68 |      0 |      0 |          0 |
|                           xpm_memory_base_inst                                                            |                                          xpm_memory_base__parameterized12 |         56 |          0 |      56 |    0 |    68 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                                sc_util_v1_0_4_counter__parameterized0_326 |         13 |         13 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     inst_ingress                                                                          |                                  sc_node_v1_0_14_ingress__parameterized14 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                       inst_pipeline_valid                                                                 |                               sc_util_v1_0_4_pipeline__parameterized2_323 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_si_handler                                                                         |                                sc_node_v1_0_14_si_handler__parameterized6 |          6 |          6 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     (inst_si_handler)                                                                     |                                sc_node_v1_0_14_si_handler__parameterized6 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                                |                                            sc_node_v1_0_14_arb_alg_rr_321 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|                     gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter               |                                sc_util_v1_0_4_counter__parameterized2_322 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   s_sc_xpm_cdc_async_rst_inst                                                             |                                                     xpm_cdc_async_rst__86 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               m00_aw_node                                                                                 |                                                          bd_b908_m00awn_0 |        146 |         92 |      52 |    2 |   135 |      0 |      0 |          0 |
|                 inst                                                                                      |                                      sc_node_v1_0_14_top__parameterized15 |        146 |         92 |      52 |    2 |   135 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                                      sc_node_v1_0_14_top__parameterized15 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_mi_handler                                                                         |                               sc_node_v1_0_14_mi_handler__parameterized15 |        111 |         59 |      52 |    0 |   110 |      0 |      0 |          0 |
|                     (inst_mi_handler)                                                                     |                               sc_node_v1_0_14_mi_handler__parameterized15 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |                                          sc_node_v1_0_14_fifo__xdcDup__10 |         33 |         33 |       0 |    0 |    21 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                                sc_util_v1_0_4_xpm_memory_fifo__xdcDup__10 |         33 |         33 |       0 |    0 |    21 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                                sc_util_v1_0_4_xpm_memory_fifo__xdcDup__10 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                                sc_util_v1_0_4_counter_318 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                                sc_util_v1_0_4_counter_319 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                                sc_util_v1_0_4_counter__parameterized0_320 |         18 |         18 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_node_payld                                                  |                                     sc_node_v1_0_14_fifo__parameterized10 |         79 |         27 |      52 |    0 |    86 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                           sc_util_v1_0_4_xpm_memory_fifo__parameterized10 |         79 |         27 |      52 |    0 |    86 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                           sc_util_v1_0_4_xpm_memory_fifo__parameterized10 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                                sc_util_v1_0_4_counter_315 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                                sc_util_v1_0_4_counter_316 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_xpm_memory                                                    |                                     xpm_memory_sdpram__parameterized10__6 |         52 |          0 |      52 |    0 |    65 |      0 |      0 |          0 |
|                           xpm_memory_base_inst                                                            |                                       xpm_memory_base__parameterized12__6 |         52 |          0 |      52 |    0 |    65 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                                sc_util_v1_0_4_counter__parameterized0_317 |         13 |         13 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     inst_ingress                                                                          |                                  sc_node_v1_0_14_ingress__parameterized15 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                       inst_pipeline_valid                                                                 |                               sc_util_v1_0_4_pipeline__parameterized2_314 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_si_handler                                                                         |                                sc_node_v1_0_14_si_handler__parameterized7 |         31 |         29 |       0 |    2 |    21 |      0 |      0 |          0 |
|                     (inst_si_handler)                                                                     |                                sc_node_v1_0_14_si_handler__parameterized7 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     gen_m_axis_arb_fifo.inst_axis_arb_fifo                                                |                          sc_util_v1_0_4_axic_reg_srl_fifo__parameterized5 |         17 |         15 |       0 |    2 |    10 |      0 |      0 |          0 |
|                       (gen_m_axis_arb_fifo.inst_axis_arb_fifo)                                            |                          sc_util_v1_0_4_axic_reg_srl_fifo__parameterized5 |         15 |         15 |       0 |    0 |    10 |      0 |      0 |          0 |
|                       gen_srls[0].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_312 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[1].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_313 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                     gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                                |                                                sc_node_v1_0_14_arb_alg_rr |          9 |          9 |       0 |    0 |     4 |      0 |      0 |          0 |
|                     gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter               |                                    sc_util_v1_0_4_counter__parameterized2 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|                     gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter               |                                sc_util_v1_0_4_counter__parameterized2_311 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   s_sc_xpm_cdc_async_rst_inst                                                             |                                                     xpm_cdc_async_rst__84 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               m00_b_node                                                                                  |                                                           bd_b908_m00bn_0 |         86 |         80 |       6 |    0 |    65 |      0 |      0 |          0 |
|                 inst                                                                                      |                                      sc_node_v1_0_14_top__parameterized16 |         86 |         80 |       6 |    0 |    65 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                                      sc_node_v1_0_14_top__parameterized16 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_mi_handler                                                                         |                               sc_node_v1_0_14_mi_handler__parameterized16 |         82 |         76 |       6 |    0 |    60 |      0 |      0 |          0 |
|                     (inst_mi_handler)                                                                     |                               sc_node_v1_0_14_mi_handler__parameterized16 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_normal_area.gen_fifo_req.inst_fifo_req                                            |                           sc_node_v1_0_14_fifo__parameterized5__xdcDup__4 |         32 |         28 |       4 |    0 |    23 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                 sc_util_v1_0_4_xpm_memory_fifo__parameterized5__xdcDup__4 |         32 |         28 |       4 |    0 |    23 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                 sc_util_v1_0_4_xpm_memory_fifo__parameterized5__xdcDup__4 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                                sc_util_v1_0_4_counter_308 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                                sc_util_v1_0_4_counter_309 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_xpm_memory                                                    |                                         xpm_memory_sdpram__parameterized5 |          4 |          0 |       4 |    0 |     2 |      0 |      0 |          0 |
|                           xpm_memory_base_inst                                                            |                                           xpm_memory_base__parameterized7 |          4 |          0 |       4 |    0 |     2 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                                sc_util_v1_0_4_counter__parameterized0_310 |         14 |         14 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_node_payld                                                  |                                     sc_node_v1_0_14_fifo__parameterized13 |         38 |         36 |       2 |    0 |    24 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                           sc_util_v1_0_4_xpm_memory_fifo__parameterized13 |         38 |         36 |       2 |    0 |    24 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                           sc_util_v1_0_4_xpm_memory_fifo__parameterized13 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                                sc_util_v1_0_4_counter_305 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                                sc_util_v1_0_4_counter_306 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_xpm_memory                                                    |                                        xpm_memory_sdpram__parameterized13 |          2 |          0 |       2 |    0 |     2 |      0 |      0 |          0 |
|                           xpm_memory_base_inst                                                            |                                          xpm_memory_base__parameterized15 |          2 |          0 |       2 |    0 |     2 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                                sc_util_v1_0_4_counter__parameterized0_307 |         23 |         23 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_send                                                        |                            sc_node_v1_0_14_reg_slice3__parameterized1_304 |         12 |         12 |       0 |    0 |    11 |      0 |      0 |          0 |
|                   inst_si_handler                                                                         |                            sc_node_v1_0_14_si_handler__parameterized1_303 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   s_sc_xpm_cdc_async_rst_inst                                                             |                                                     xpm_cdc_async_rst__82 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               m00_r_node                                                                                  |                                                           bd_b908_m00rn_0 |        137 |         79 |      58 |    0 |   129 |      0 |      0 |          0 |
|                 inst                                                                                      |                                      sc_node_v1_0_14_top__parameterized17 |        137 |         79 |      58 |    0 |   129 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                                      sc_node_v1_0_14_top__parameterized17 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_mi_handler                                                                         |                               sc_node_v1_0_14_mi_handler__parameterized17 |        133 |         75 |      58 |    0 |   124 |      0 |      0 |          0 |
|                     (inst_mi_handler)                                                                     |                               sc_node_v1_0_14_mi_handler__parameterized17 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_normal_area.gen_fifo_req.inst_fifo_req                                            |                                      sc_node_v1_0_14_fifo__parameterized5 |         33 |         29 |       4 |    0 |    22 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                            sc_util_v1_0_4_xpm_memory_fifo__parameterized5 |         33 |         29 |       4 |    0 |    22 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                            sc_util_v1_0_4_xpm_memory_fifo__parameterized5 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                                sc_util_v1_0_4_counter_300 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                                sc_util_v1_0_4_counter_301 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_xpm_memory                                                    |                                      xpm_memory_sdpram__parameterized5__8 |          4 |          0 |       4 |    0 |     1 |      0 |      0 |          0 |
|                           xpm_memory_base_inst                                                            |                                        xpm_memory_base__parameterized7__8 |          4 |          0 |       4 |    0 |     1 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                                sc_util_v1_0_4_counter__parameterized0_302 |         14 |         14 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_node_payld                                                  |                                     sc_node_v1_0_14_fifo__parameterized14 |         93 |         39 |      54 |    0 |    92 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                           sc_util_v1_0_4_xpm_memory_fifo__parameterized14 |         93 |         39 |      54 |    0 |    92 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                           sc_util_v1_0_4_xpm_memory_fifo__parameterized14 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                                sc_util_v1_0_4_counter_297 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                                sc_util_v1_0_4_counter_298 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_xpm_memory                                                    |                                        xpm_memory_sdpram__parameterized14 |         54 |          0 |      54 |    0 |    70 |      0 |      0 |          0 |
|                           xpm_memory_base_inst                                                            |                                          xpm_memory_base__parameterized16 |         54 |          0 |      54 |    0 |    70 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                                sc_util_v1_0_4_counter__parameterized0_299 |         23 |         23 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_send                                                        |                                sc_node_v1_0_14_reg_slice3__parameterized1 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   inst_si_handler                                                                         |                            sc_node_v1_0_14_si_handler__parameterized2_296 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   s_sc_xpm_cdc_async_rst_inst                                                             |                                                     xpm_cdc_async_rst__80 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               m00_w_node                                                                                  |                                                           bd_b908_m00wn_0 |        147 |         91 |      56 |    0 |   145 |      0 |      0 |          0 |
|                 inst                                                                                      |                                      sc_node_v1_0_14_top__parameterized18 |        147 |         91 |      56 |    0 |   145 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                                      sc_node_v1_0_14_top__parameterized18 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_mi_handler                                                                         |                               sc_node_v1_0_14_mi_handler__parameterized18 |        114 |         62 |      52 |    0 |   117 |      0 |      0 |          0 |
|                     (inst_mi_handler)                                                                     |                               sc_node_v1_0_14_mi_handler__parameterized18 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |                                          sc_node_v1_0_14_fifo__xdcDup__11 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                                sc_util_v1_0_4_xpm_memory_fifo__xdcDup__11 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                                sc_util_v1_0_4_xpm_memory_fifo__xdcDup__11 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                                sc_util_v1_0_4_counter_293 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                                sc_util_v1_0_4_counter_294 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                                sc_util_v1_0_4_counter__parameterized0_295 |         19 |         19 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_node_payld                                                  |                                     sc_node_v1_0_14_fifo__parameterized16 |         78 |         26 |      52 |    0 |    93 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                           sc_util_v1_0_4_xpm_memory_fifo__parameterized16 |         78 |         26 |      52 |    0 |    93 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                           sc_util_v1_0_4_xpm_memory_fifo__parameterized16 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                                sc_util_v1_0_4_counter_290 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                                sc_util_v1_0_4_counter_291 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_xpm_memory                                                    |                                        xpm_memory_sdpram__parameterized16 |         52 |          0 |      52 |    0 |    72 |      0 |      0 |          0 |
|                           xpm_memory_base_inst                                                            |                                          xpm_memory_base__parameterized18 |         52 |          0 |      52 |    0 |    72 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                                sc_util_v1_0_4_counter__parameterized0_292 |         13 |         13 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     inst_ingress                                                                          |                                  sc_node_v1_0_14_ingress__parameterized18 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                       inst_pipeline_valid                                                                 |                               sc_util_v1_0_4_pipeline__parameterized2_289 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_si_handler                                                                         |                                sc_node_v1_0_14_si_handler__parameterized8 |         29 |         25 |       4 |    0 |    24 |      0 |      0 |          0 |
|                     (inst_si_handler)                                                                     |                                sc_node_v1_0_14_si_handler__parameterized8 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late             |                               sc_util_v1_0_4_pipeline__parameterized2_284 |          5 |          5 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo                        |                          sc_node_v1_0_14_fifo__parameterized15__xdcDup__1 |         13 |         11 |       2 |    0 |    11 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                sc_util_v1_0_4_xpm_memory_fifo__parameterized15__xdcDup__1 |         13 |         11 |       2 |    0 |    11 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                sc_util_v1_0_4_xpm_memory_fifo__parameterized15__xdcDup__1 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                sc_util_v1_0_4_counter__parameterized3_286 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                sc_util_v1_0_4_counter__parameterized3_287 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_xpm_memory                                                    |                                        xpm_memory_sdpram__parameterized15 |          2 |          0 |       2 |    0 |     0 |      0 |      0 |          0 |
|                           xpm_memory_base_inst                                                            |                                          xpm_memory_base__parameterized17 |          2 |          0 |       2 |    0 |     0 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                                sc_util_v1_0_4_counter__parameterized4_288 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                     gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo                        |                                     sc_node_v1_0_14_fifo__parameterized15 |         13 |         11 |       2 |    0 |    11 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                           sc_util_v1_0_4_xpm_memory_fifo__parameterized15 |         13 |         11 |       2 |    0 |    11 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                           sc_util_v1_0_4_xpm_memory_fifo__parameterized15 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                    sc_util_v1_0_4_counter__parameterized3 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                sc_util_v1_0_4_counter__parameterized3_285 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_xpm_memory                                                    |                                     xpm_memory_sdpram__parameterized15__2 |          2 |          0 |       2 |    0 |     0 |      0 |      0 |          0 |
|                           xpm_memory_base_inst                                                            |                                       xpm_memory_base__parameterized17__2 |          2 |          0 |       2 |    0 |     0 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                                    sc_util_v1_0_4_counter__parameterized4 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   s_sc_xpm_cdc_async_rst_inst                                                             |                                                     xpm_cdc_async_rst__78 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|             m00_sc2axi                                                                                    |                                                          bd_b908_m00s2a_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               inst                                                                                        |                                      sc_sc2axi_v1_0_8_top__parameterized2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             s00_axi2sc                                                                                    |                                                          bd_b908_s00a2s_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               inst                                                                                        |                                      sc_axi2sc_v1_0_8_top__parameterized1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             s00_entry_pipeline                                                                            |                                             s00_entry_pipeline_imp_8ALGM0 |        960 |        802 |       0 |  158 |  1309 |      0 |      0 |          0 |
|               s00_mmu                                                                                     |                                                          bd_b908_s00mmu_0 |        310 |        310 |       0 |    0 |   607 |      0 |      0 |          0 |
|                 inst                                                                                      |                                        sc_mmu_v1_0_10_top__parameterized1 |        310 |        310 |       0 |    0 |   607 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                                        sc_mmu_v1_0_10_top__parameterized1 |          9 |          9 |       0 |    0 |    28 |      0 |      0 |          0 |
|                   ar_reg_stall                                                                            |                                          sc_util_v1_0_4_axi_reg_stall_277 |         29 |         29 |       0 |    0 |    68 |      0 |      0 |          0 |
|                   ar_sreg                                                                                 |                                          sc_util_v1_0_4_axi_reg_stall_278 |         29 |         29 |       0 |    0 |    68 |      0 |      0 |          0 |
|                   aw_reg_stall                                                                            |                                          sc_util_v1_0_4_axi_reg_stall_279 |         29 |         29 |       0 |    0 |    68 |      0 |      0 |          0 |
|                   aw_sreg                                                                                 |                                          sc_util_v1_0_4_axi_reg_stall_280 |         35 |         35 |       0 |    0 |    68 |      0 |      0 |          0 |
|                   b_sreg                                                                                  |                                          sc_util_v1_0_4_axi_reg_stall_281 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   gen_endpoint.decerr_slave_inst                                                          |                               sc_mmu_v1_0_10_decerr_slave__parameterized0 |         27 |         27 |       0 |    0 |    17 |      0 |      0 |          0 |
|                   r_sreg                                                                                  |                                          sc_util_v1_0_4_axi_reg_stall_282 |        105 |        105 |       0 |    0 |   134 |      0 |      0 |          0 |
|                   w_sreg                                                                                  |                                          sc_util_v1_0_4_axi_reg_stall_283 |         45 |         45 |       0 |    0 |   150 |      0 |      0 |          0 |
|                   xpm_cdc_async_rst_inst                                                                  |                                                     xpm_cdc_async_rst__56 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               s00_si_converter                                                                            |                                                          bd_b908_s00sic_0 |        621 |        463 |       0 |  158 |   682 |      0 |      0 |          0 |
|                 inst                                                                                      |                               sc_si_converter_v1_0_10_top__parameterized1 |        621 |        463 |       0 |  158 |   682 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                               sc_si_converter_v1_0_10_top__parameterized1 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   converter.wrap_narrow_inst                                                              |                       sc_si_converter_v1_0_10_wrap_narrow__parameterized1 |        590 |        437 |       0 |  153 |   664 |      0 |      0 |          0 |
|                     (converter.wrap_narrow_inst)                                                          |                       sc_si_converter_v1_0_10_wrap_narrow__parameterized1 |         89 |         89 |       0 |    0 |   268 |      0 |      0 |          0 |
|                     ar_reg_slice                                                                          |                                           sc_util_v1_0_4_axi_reg_stall_75 |         34 |         34 |       0 |    0 |    82 |      0 |      0 |          0 |
|                     aw_reg_slice                                                                          |                                           sc_util_v1_0_4_axi_reg_stall_76 |         29 |         29 |       0 |    0 |    78 |      0 |      0 |          0 |
|                     gen_thread_loop[0].r_cmd_fifo                                                         |                         sc_util_v1_0_4_axic_reg_srl_fifo__parameterized10 |         44 |         38 |       0 |    6 |    14 |      0 |      0 |          0 |
|                       (gen_thread_loop[0].r_cmd_fifo)                                                     |                         sc_util_v1_0_4_axic_reg_srl_fifo__parameterized10 |         37 |         37 |       0 |    0 |    14 |      0 |      0 |          0 |
|                       gen_srls[0].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_255 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[10].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_256 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[1].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_266 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[21].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_268 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                       gen_srls[2].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_269 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[8].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_275 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[9].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_276 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                     gen_thread_loop[0].r_payld_fifo                                                       |                       sc_si_converter_v1_0_10_offset_fifo__parameterized2 |        176 |        109 |       0 |   67 |   100 |      0 |      0 |          0 |
|                       (gen_thread_loop[0].r_payld_fifo)                                                   |                       sc_si_converter_v1_0_10_offset_fifo__parameterized2 |         67 |         67 |       0 |    0 |    89 |      0 |      0 |          0 |
|                       cmd_fifo                                                                            |                      sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4_178 |         40 |         37 |       0 |    3 |    11 |      0 |      0 |          0 |
|                         (cmd_fifo)                                                                        |                      sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4_178 |         36 |         36 |       0 |    0 |    11 |      0 |      0 |          0 |
|                         gen_srls[0].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_243 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[11].srl_nx1                                                              |                                                sc_util_v1_0_4_srl_rtl_245 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         gen_srls[1].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_246 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[2].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_247 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[10].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_179 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[11].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_180 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[12].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_181 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[13].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_182 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[14].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_183 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[15].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_184 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[16].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_185 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[17].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_186 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[18].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_187 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[19].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_188 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[20].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_189 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[21].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_190 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[22].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_191 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[23].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_192 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[24].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_193 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[25].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_194 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[26].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_195 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[27].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_196 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[28].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_197 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[29].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_198 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[30].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_199 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[31].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_200 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[32].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_201 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[33].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_202 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[34].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_203 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[35].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_204 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[36].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_205 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[37].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_206 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[38].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_207 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[39].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_208 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[40].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_209 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[41].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_210 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[42].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_211 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[43].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_212 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[44].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_213 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[45].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_214 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[46].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_215 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[47].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_216 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[48].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_217 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[49].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_218 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[50].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_219 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[51].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_220 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[52].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_221 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[53].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_222 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[54].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_223 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[55].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_224 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[56].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_225 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[57].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_226 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[58].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_227 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[59].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_228 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[60].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_229 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[61].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_230 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[62].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_231 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[63].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_232 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[64].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_233 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[65].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_234 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[66].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_235 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[67].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_236 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[68].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_237 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[69].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_238 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[70].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_239 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[71].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_240 |          6 |          5 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[8].srl_nx1                                                                 |                                sc_util_v1_0_4_srl_rtl__parameterized0_241 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[9].srl_nx1                                                                 |                                sc_util_v1_0_4_srl_rtl__parameterized0_242 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                     w_cmd_fifo                                                                            |                         sc_util_v1_0_4_axic_reg_srl_fifo__parameterized11 |         72 |         67 |       0 |    5 |    13 |      0 |      0 |          0 |
|                       (w_cmd_fifo)                                                                        |                         sc_util_v1_0_4_axic_reg_srl_fifo__parameterized11 |         66 |         66 |       0 |    0 |    13 |      0 |      0 |          0 |
|                       gen_srls[10].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_161 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[17].srl_nx1                                                                |                                                sc_util_v1_0_4_srl_rtl_168 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                       gen_srls[1].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_169 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[2].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_170 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[3].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_171 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[9].srl_nx1                                                                 |                                                sc_util_v1_0_4_srl_rtl_177 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                     w_payld_fifo                                                                          |                       sc_si_converter_v1_0_10_offset_fifo__parameterized3 |        149 |         74 |       0 |   75 |   109 |      0 |      0 |          0 |
|                       (w_payld_fifo)                                                                      |                       sc_si_converter_v1_0_10_offset_fifo__parameterized3 |         34 |         34 |       0 |    0 |    98 |      0 |      0 |          0 |
|                       cmd_fifo                                                                            |                          sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4 |         39 |         36 |       0 |    3 |    11 |      0 |      0 |          0 |
|                         (cmd_fifo)                                                                        |                          sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4 |         35 |         35 |       0 |    0 |    11 |      0 |      0 |          0 |
|                         gen_srls[0].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_148 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[11].srl_nx1                                                              |                                                sc_util_v1_0_4_srl_rtl_150 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         gen_srls[1].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_151 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         gen_srls[2].srl_nx1                                                               |                                                sc_util_v1_0_4_srl_rtl_152 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[100].srl_nx1                                                               |                                    sc_util_v1_0_4_srl_rtl__parameterized0 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[101].srl_nx1                                                               |                                 sc_util_v1_0_4_srl_rtl__parameterized0_77 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[102].srl_nx1                                                               |                                 sc_util_v1_0_4_srl_rtl__parameterized0_78 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[103].srl_nx1                                                               |                                 sc_util_v1_0_4_srl_rtl__parameterized0_79 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[104].srl_nx1                                                               |                                 sc_util_v1_0_4_srl_rtl__parameterized0_80 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[105].srl_nx1                                                               |                                 sc_util_v1_0_4_srl_rtl__parameterized0_81 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[106].srl_nx1                                                               |                                 sc_util_v1_0_4_srl_rtl__parameterized0_82 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[107].srl_nx1                                                               |                                 sc_util_v1_0_4_srl_rtl__parameterized0_83 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[108].srl_nx1                                                               |                                 sc_util_v1_0_4_srl_rtl__parameterized0_84 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[109].srl_nx1                                                               |                                 sc_util_v1_0_4_srl_rtl__parameterized0_85 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[110].srl_nx1                                                               |                                 sc_util_v1_0_4_srl_rtl__parameterized0_86 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[111].srl_nx1                                                               |                                 sc_util_v1_0_4_srl_rtl__parameterized0_87 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[112].srl_nx1                                                               |                                 sc_util_v1_0_4_srl_rtl__parameterized0_88 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[113].srl_nx1                                                               |                                 sc_util_v1_0_4_srl_rtl__parameterized0_89 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[114].srl_nx1                                                               |                                 sc_util_v1_0_4_srl_rtl__parameterized0_90 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[115].srl_nx1                                                               |                                 sc_util_v1_0_4_srl_rtl__parameterized0_91 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[116].srl_nx1                                                               |                                 sc_util_v1_0_4_srl_rtl__parameterized0_92 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[117].srl_nx1                                                               |                                 sc_util_v1_0_4_srl_rtl__parameterized0_93 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[118].srl_nx1                                                               |                                 sc_util_v1_0_4_srl_rtl__parameterized0_94 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[119].srl_nx1                                                               |                                 sc_util_v1_0_4_srl_rtl__parameterized0_95 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[120].srl_nx1                                                               |                                 sc_util_v1_0_4_srl_rtl__parameterized0_96 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[121].srl_nx1                                                               |                                 sc_util_v1_0_4_srl_rtl__parameterized0_97 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[122].srl_nx1                                                               |                                 sc_util_v1_0_4_srl_rtl__parameterized0_98 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[123].srl_nx1                                                               |                                 sc_util_v1_0_4_srl_rtl__parameterized0_99 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[124].srl_nx1                                                               |                                sc_util_v1_0_4_srl_rtl__parameterized0_100 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[125].srl_nx1                                                               |                                sc_util_v1_0_4_srl_rtl__parameterized0_101 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[126].srl_nx1                                                               |                                sc_util_v1_0_4_srl_rtl__parameterized0_102 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[127].srl_nx1                                                               |                                sc_util_v1_0_4_srl_rtl__parameterized0_103 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[128].srl_nx1                                                               |                                sc_util_v1_0_4_srl_rtl__parameterized0_104 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[129].srl_nx1                                                               |                                sc_util_v1_0_4_srl_rtl__parameterized0_105 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[130].srl_nx1                                                               |                                sc_util_v1_0_4_srl_rtl__parameterized0_106 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[131].srl_nx1                                                               |                                sc_util_v1_0_4_srl_rtl__parameterized0_107 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[132].srl_nx1                                                               |                                sc_util_v1_0_4_srl_rtl__parameterized0_108 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[133].srl_nx1                                                               |                                sc_util_v1_0_4_srl_rtl__parameterized0_109 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[134].srl_nx1                                                               |                                sc_util_v1_0_4_srl_rtl__parameterized0_110 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[135].srl_nx1                                                               |                                sc_util_v1_0_4_srl_rtl__parameterized0_111 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[136].srl_nx1                                                               |                                sc_util_v1_0_4_srl_rtl__parameterized0_112 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[137].srl_nx1                                                               |                                sc_util_v1_0_4_srl_rtl__parameterized0_113 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[138].srl_nx1                                                               |                                sc_util_v1_0_4_srl_rtl__parameterized0_114 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[139].srl_nx1                                                               |                                sc_util_v1_0_4_srl_rtl__parameterized0_115 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[140].srl_nx1                                                               |                                sc_util_v1_0_4_srl_rtl__parameterized0_116 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[141].srl_nx1                                                               |                                sc_util_v1_0_4_srl_rtl__parameterized0_117 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[142].srl_nx1                                                               |                                sc_util_v1_0_4_srl_rtl__parameterized0_118 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[143].srl_nx1                                                               |                                sc_util_v1_0_4_srl_rtl__parameterized0_119 |          5 |          4 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[72].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_120 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[73].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_121 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[74].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_122 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[75].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_123 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[76].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_124 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[77].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_125 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[78].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_126 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[79].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_127 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[80].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_128 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[81].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_129 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[82].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_130 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[83].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_131 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[84].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_132 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[85].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_133 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[86].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_134 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[87].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_135 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[88].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_136 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[89].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_137 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[90].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_138 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[91].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_139 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[92].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_140 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[93].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_141 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[94].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_142 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[95].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_143 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[96].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_144 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[97].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_145 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[98].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_146 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[99].srl_nx1                                                                |                                sc_util_v1_0_4_srl_rtl__parameterized0_147 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   gen_normal.splitter_inst                                                                |                       sc_si_converter_v1_0_10_splitter__parameterized1_68 |         29 |         24 |       0 |    5 |    14 |      0 |      0 |          0 |
|                     (gen_normal.splitter_inst)                                                            |                       sc_si_converter_v1_0_10_splitter__parameterized1_68 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo     |                       sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2_69 |         29 |         24 |       0 |    5 |    13 |      0 |      0 |          0 |
|                       (gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo) |                       sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2_69 |         19 |         19 |       0 |    0 |    13 |      0 |      0 |          0 |
|                       gen_srls[0].srl_nx1                                                                 |                                                 sc_util_v1_0_4_srl_rtl_70 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[4].srl_nx1                                                                 |                                                 sc_util_v1_0_4_srl_rtl_71 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[5].srl_nx1                                                                 |                                                 sc_util_v1_0_4_srl_rtl_72 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[6].srl_nx1                                                                 |                                                 sc_util_v1_0_4_srl_rtl_73 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[7].srl_nx1                                                                 |                                                 sc_util_v1_0_4_srl_rtl_74 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   xpm_cdc_async_rst_inst                                                                  |                                                     xpm_cdc_async_rst__57 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               s00_transaction_regulator                                                                   |                                                           bd_b908_s00tr_0 |         30 |         30 |       0 |    0 |    20 |      0 |      0 |          0 |
|                 inst                                                                                      |                       sc_transaction_regulator_v1_0_9_top__parameterized1 |         30 |         30 |       0 |    0 |    20 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                       sc_transaction_regulator_v1_0_9_top__parameterized1 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   gen_endpoint.gen_r_singleorder.r_singleorder                                            |               sc_transaction_regulator_v1_0_9_singleorder__parameterized0 |         15 |         15 |       0 |    0 |     8 |      0 |      0 |          0 |
|                     gen_id_fifo.singleorder_fifo                                                          |                      sc_util_v1_0_4_axic_reg_srl_fifo__parameterized12_67 |         15 |         15 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   gen_endpoint.gen_w_singleorder.w_singleorder                                            |            sc_transaction_regulator_v1_0_9_singleorder__parameterized0_66 |         13 |         13 |       0 |    0 |     8 |      0 |      0 |          0 |
|                     gen_id_fifo.singleorder_fifo                                                          |                         sc_util_v1_0_4_axic_reg_srl_fifo__parameterized12 |         13 |         13 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   xpm_cdc_async_rst_inst                                                                  |                                                     xpm_cdc_async_rst__58 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|             s00_nodes                                                                                     |                                                      s00_nodes_imp_2BKRPE |        571 |        359 |     212 |    0 |   556 |      0 |      0 |          0 |
|               s00_ar_node                                                                                 |                                                            bd_b908_sarn_0 |        130 |         74 |      56 |    0 |   134 |      0 |      0 |          0 |
|                 inst                                                                                      |                                      sc_node_v1_0_14_top__parameterized19 |        130 |         74 |      56 |    0 |   134 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                                      sc_node_v1_0_14_top__parameterized19 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_mi_handler                                                                         |                               sc_node_v1_0_14_mi_handler__parameterized19 |        126 |         70 |      56 |    0 |   129 |      0 |      0 |          0 |
|                     (inst_mi_handler)                                                                     |                               sc_node_v1_0_14_mi_handler__parameterized19 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_normal_area.gen_fifo_req.inst_fifo_req                                            |                           sc_node_v1_0_14_fifo__parameterized1__xdcDup__5 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                 sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__5 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                 sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__5 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                                 sc_util_v1_0_4_counter_63 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                                 sc_util_v1_0_4_counter_64 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                                 sc_util_v1_0_4_counter__parameterized0_65 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_node_payld                                                  |                          sc_node_v1_0_14_fifo__parameterized17__xdcDup__1 |         95 |         39 |      56 |    0 |   103 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                sc_util_v1_0_4_xpm_memory_fifo__parameterized17__xdcDup__1 |         95 |         39 |      56 |    0 |   103 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                sc_util_v1_0_4_xpm_memory_fifo__parameterized17__xdcDup__1 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                                 sc_util_v1_0_4_counter_60 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                                 sc_util_v1_0_4_counter_61 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_xpm_memory                                                    |                                        xpm_memory_sdpram__parameterized17 |         56 |          0 |      56 |    0 |    81 |      0 |      0 |          0 |
|                           xpm_memory_base_inst                                                            |                                          xpm_memory_base__parameterized19 |         56 |          0 |      56 |    0 |    81 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                                 sc_util_v1_0_4_counter__parameterized0_62 |         23 |         23 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_send                                                        |                             sc_node_v1_0_14_reg_slice3__parameterized0_59 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                   inst_si_handler                                                                         |                                                sc_node_v1_0_14_si_handler |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   s_sc_xpm_cdc_async_rst_inst                                                             |                                                     xpm_cdc_async_rst__76 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               s00_aw_node                                                                                 |                                                            bd_b908_sawn_0 |        126 |         74 |      52 |    0 |   128 |      0 |      0 |          0 |
|                 inst                                                                                      |                                      sc_node_v1_0_14_top__parameterized20 |        126 |         74 |      52 |    0 |   128 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                                      sc_node_v1_0_14_top__parameterized20 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_mi_handler                                                                         |                    sc_node_v1_0_14_mi_handler__parameterized20__xdcDup__1 |        122 |         70 |      52 |    0 |   123 |      0 |      0 |          0 |
|                     (inst_mi_handler)                                                                     |                    sc_node_v1_0_14_mi_handler__parameterized20__xdcDup__1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_normal_area.gen_fifo_req.inst_fifo_req                                            |                           sc_node_v1_0_14_fifo__parameterized1__xdcDup__6 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                 sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__6 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                 sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__6 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                                 sc_util_v1_0_4_counter_56 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                                 sc_util_v1_0_4_counter_57 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                                 sc_util_v1_0_4_counter__parameterized0_58 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_node_payld                                                  |                          sc_node_v1_0_14_fifo__parameterized17__xdcDup__2 |         91 |         39 |      52 |    0 |    97 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                sc_util_v1_0_4_xpm_memory_fifo__parameterized17__xdcDup__2 |         91 |         39 |      52 |    0 |    97 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                sc_util_v1_0_4_xpm_memory_fifo__parameterized17__xdcDup__2 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                                 sc_util_v1_0_4_counter_53 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                                 sc_util_v1_0_4_counter_54 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_xpm_memory                                                    |                                     xpm_memory_sdpram__parameterized17__4 |         52 |          0 |      52 |    0 |    75 |      0 |      0 |          0 |
|                           xpm_memory_base_inst                                                            |                                       xpm_memory_base__parameterized19__4 |         52 |          0 |      52 |    0 |    75 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                                 sc_util_v1_0_4_counter__parameterized0_55 |         23 |         23 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_send                                                        |                             sc_node_v1_0_14_reg_slice3__parameterized0_52 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                   inst_si_handler                                                                         |                             sc_node_v1_0_14_si_handler__parameterized0_51 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   s_sc_xpm_cdc_async_rst_inst                                                             |                                                     xpm_cdc_async_rst__74 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               s00_b_node                                                                                  |                                                             bd_b908_sbn_0 |         66 |         66 |       0 |    0 |    49 |      0 |      0 |          0 |
|                 inst                                                                                      |                                      sc_node_v1_0_14_top__parameterized21 |         66 |         66 |       0 |    0 |    49 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                                      sc_node_v1_0_14_top__parameterized21 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_mi_handler                                                                         |                    sc_node_v1_0_14_mi_handler__parameterized21__xdcDup__1 |         61 |         61 |       0 |    0 |    44 |      0 |      0 |          0 |
|                     (inst_mi_handler)                                                                     |                    sc_node_v1_0_14_mi_handler__parameterized21__xdcDup__1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |                                          sc_node_v1_0_14_fifo__xdcDup__12 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                                sc_util_v1_0_4_xpm_memory_fifo__xdcDup__12 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                                sc_util_v1_0_4_xpm_memory_fifo__xdcDup__12 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                                 sc_util_v1_0_4_counter_48 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                                 sc_util_v1_0_4_counter_49 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                                 sc_util_v1_0_4_counter__parameterized0_50 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_node_payld                                                  |                          sc_node_v1_0_14_fifo__parameterized18__xdcDup__1 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                sc_util_v1_0_4_xpm_memory_fifo__parameterized18__xdcDup__1 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                sc_util_v1_0_4_xpm_memory_fifo__parameterized18__xdcDup__1 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                                 sc_util_v1_0_4_counter_45 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                                 sc_util_v1_0_4_counter_46 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                                 sc_util_v1_0_4_counter__parameterized0_47 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     inst_ingress                                                                          |                               sc_node_v1_0_14_ingress__parameterized21_43 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                       inst_pipeline_valid                                                                 |                                sc_util_v1_0_4_pipeline__parameterized2_44 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_si_handler                                                                         |                             sc_node_v1_0_14_si_handler__parameterized1_42 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   s_sc_xpm_cdc_async_rst_inst                                                             |                                                     xpm_cdc_async_rst__72 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               s00_r_node                                                                                  |                                                             bd_b908_srn_0 |        116 |         68 |      48 |    0 |   114 |      0 |      0 |          0 |
|                 inst                                                                                      |                                      sc_node_v1_0_14_top__parameterized22 |        116 |         68 |      48 |    0 |   114 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                                      sc_node_v1_0_14_top__parameterized22 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_mi_handler                                                                         |                               sc_node_v1_0_14_mi_handler__parameterized22 |        111 |         63 |      48 |    0 |   109 |      0 |      0 |          0 |
|                     (inst_mi_handler)                                                                     |                               sc_node_v1_0_14_mi_handler__parameterized22 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |                                          sc_node_v1_0_14_fifo__xdcDup__13 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                                sc_util_v1_0_4_xpm_memory_fifo__xdcDup__13 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                                sc_util_v1_0_4_xpm_memory_fifo__xdcDup__13 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                                 sc_util_v1_0_4_counter_39 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                                 sc_util_v1_0_4_counter_40 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                                 sc_util_v1_0_4_counter__parameterized0_41 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_node_payld                                                  |                                     sc_node_v1_0_14_fifo__parameterized19 |         75 |         27 |      48 |    0 |    85 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                           sc_util_v1_0_4_xpm_memory_fifo__parameterized19 |         75 |         27 |      48 |    0 |    85 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                           sc_util_v1_0_4_xpm_memory_fifo__parameterized19 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                                 sc_util_v1_0_4_counter_36 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                                 sc_util_v1_0_4_counter_37 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_xpm_memory                                                    |                                        xpm_memory_sdpram__parameterized19 |         48 |          0 |      48 |    0 |    64 |      0 |      0 |          0 |
|                           xpm_memory_base_inst                                                            |                                          xpm_memory_base__parameterized21 |         48 |          0 |      48 |    0 |    64 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                                 sc_util_v1_0_4_counter__parameterized0_38 |         13 |         13 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     inst_ingress                                                                          |                                  sc_node_v1_0_14_ingress__parameterized22 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                       inst_pipeline_valid                                                                 |                                sc_util_v1_0_4_pipeline__parameterized2_35 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_si_handler                                                                         |                                sc_node_v1_0_14_si_handler__parameterized2 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   s_sc_xpm_cdc_async_rst_inst                                                             |                                                     xpm_cdc_async_rst__70 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               s00_w_node                                                                                  |                                                             bd_b908_swn_0 |        133 |         77 |      56 |    0 |   131 |      0 |      0 |          0 |
|                 inst                                                                                      |                                      sc_node_v1_0_14_top__parameterized23 |        133 |         77 |      56 |    0 |   131 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                                      sc_node_v1_0_14_top__parameterized23 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_mi_handler                                                                         |                    sc_node_v1_0_14_mi_handler__parameterized23__xdcDup__1 |        129 |         73 |      56 |    0 |   126 |      0 |      0 |          0 |
|                     (inst_mi_handler)                                                                     |                    sc_node_v1_0_14_mi_handler__parameterized23__xdcDup__1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_normal_area.gen_fifo_req.inst_fifo_req                                            |                           sc_node_v1_0_14_fifo__parameterized1__xdcDup__7 |         33 |         29 |       4 |    0 |    22 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                 sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__7 |         33 |         29 |       4 |    0 |    22 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                 sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__7 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                                 sc_util_v1_0_4_counter_32 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                                 sc_util_v1_0_4_counter_33 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_xpm_memory                                                    |                                     xpm_memory_sdpram__parameterized1__15 |          4 |          0 |       4 |    0 |     1 |      0 |      0 |          0 |
|                           xpm_memory_base_inst                                                            |                                       xpm_memory_base__parameterized3__15 |          4 |          0 |       4 |    0 |     1 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                                 sc_util_v1_0_4_counter__parameterized0_34 |         14 |         14 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_node_payld                                                  |                          sc_node_v1_0_14_fifo__parameterized20__xdcDup__1 |         91 |         39 |      52 |    0 |    98 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                sc_util_v1_0_4_xpm_memory_fifo__parameterized20__xdcDup__1 |         91 |         39 |      52 |    0 |    98 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                sc_util_v1_0_4_xpm_memory_fifo__parameterized20__xdcDup__1 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                                 sc_util_v1_0_4_counter_29 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                                 sc_util_v1_0_4_counter_30 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_xpm_memory                                                    |                                        xpm_memory_sdpram__parameterized20 |         52 |          0 |      52 |    0 |    76 |      0 |      0 |          0 |
|                           xpm_memory_base_inst                                                            |                                          xpm_memory_base__parameterized22 |         52 |          0 |      52 |    0 |    76 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                                 sc_util_v1_0_4_counter__parameterized0_31 |         23 |         23 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_send                                                        |                             sc_node_v1_0_14_reg_slice3__parameterized0_28 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                   inst_si_handler                                                                         |                             sc_node_v1_0_14_si_handler__parameterized3_27 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   s_sc_xpm_cdc_async_rst_inst                                                             |                                                     xpm_cdc_async_rst__68 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|             s01_axi2sc                                                                                    |                                                          bd_b908_s01a2s_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               inst                                                                                        |                                   sc_axi2sc_v1_0_8_top__parameterized1__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             s01_entry_pipeline                                                                            |                                            s01_entry_pipeline_imp_11CE74C |        196 |        191 |       0 |    5 |   382 |      0 |      0 |          0 |
|               s01_mmu                                                                                     |                                                          bd_b908_s01mmu_0 |        152 |        152 |       0 |    0 |   364 |      0 |      0 |          0 |
|                 inst                                                                                      |                                        sc_mmu_v1_0_10_top__parameterized2 |        152 |        152 |       0 |    0 |   364 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                                        sc_mmu_v1_0_10_top__parameterized2 |          8 |          8 |       0 |    0 |    19 |      0 |      0 |          0 |
|                   aw_reg_stall                                                                            |                                              sc_util_v1_0_4_axi_reg_stall |         34 |         34 |       0 |    0 |    88 |      0 |      0 |          0 |
|                   aw_sreg                                                                                 |                                           sc_util_v1_0_4_axi_reg_stall_24 |         40 |         40 |       0 |    0 |    90 |      0 |      0 |          0 |
|                   b_sreg                                                                                  |                                           sc_util_v1_0_4_axi_reg_stall_25 |         11 |         11 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   gen_endpoint.decerr_slave_inst                                                          |                               sc_mmu_v1_0_10_decerr_slave__parameterized1 |         10 |         10 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   w_sreg                                                                                  |                                           sc_util_v1_0_4_axi_reg_stall_26 |         49 |         49 |       0 |    0 |   150 |      0 |      0 |          0 |
|                   xpm_cdc_async_rst_inst                                                                  |                                                     xpm_cdc_async_rst__59 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               s01_si_converter                                                                            |                                                          bd_b908_s01sic_0 |         44 |         39 |       0 |    5 |    18 |      0 |      0 |          0 |
|                 inst                                                                                      |                               sc_si_converter_v1_0_10_top__parameterized2 |         44 |         39 |       0 |    5 |    18 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                               sc_si_converter_v1_0_10_top__parameterized2 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   gen_normal.splitter_inst                                                                |                          sc_si_converter_v1_0_10_splitter__parameterized1 |         42 |         37 |       0 |    5 |    14 |      0 |      0 |          0 |
|                     (gen_normal.splitter_inst)                                                            |                          sc_si_converter_v1_0_10_splitter__parameterized1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo     |                          sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2 |         42 |         37 |       0 |    5 |    13 |      0 |      0 |          0 |
|                       (gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo) |                          sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2 |         22 |         22 |       0 |    0 |    13 |      0 |      0 |          0 |
|                       gen_srls[0].srl_nx1                                                                 |                                                    sc_util_v1_0_4_srl_rtl |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[4].srl_nx1                                                                 |                                                 sc_util_v1_0_4_srl_rtl_20 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[5].srl_nx1                                                                 |                                                 sc_util_v1_0_4_srl_rtl_21 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[6].srl_nx1                                                                 |                                                 sc_util_v1_0_4_srl_rtl_22 |         12 |         11 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       gen_srls[7].srl_nx1                                                                 |                                                 sc_util_v1_0_4_srl_rtl_23 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   xpm_cdc_async_rst_inst                                                                  |                                                     xpm_cdc_async_rst__61 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               s01_transaction_regulator                                                                   |                                                           bd_b908_s01tr_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 inst                                                                                      |                       sc_transaction_regulator_v1_0_9_top__parameterized2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             s01_nodes                                                                                     |                                                     s01_nodes_imp_15FIUD0 |        330 |        218 |     112 |    0 |   311 |      0 |      0 |          0 |
|               s01_aw_node                                                                                 |                                                            bd_b908_sawn_1 |        126 |         74 |      52 |    0 |   128 |      0 |      0 |          0 |
|                 inst                                                                                      |                                      sc_node_v1_0_14_top__parameterized24 |        126 |         74 |      52 |    0 |   128 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                                      sc_node_v1_0_14_top__parameterized24 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_mi_handler                                                                         |                               sc_node_v1_0_14_mi_handler__parameterized20 |        122 |         70 |      52 |    0 |   123 |      0 |      0 |          0 |
|                     (inst_mi_handler)                                                                     |                               sc_node_v1_0_14_mi_handler__parameterized20 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_normal_area.gen_fifo_req.inst_fifo_req                                            |                           sc_node_v1_0_14_fifo__parameterized1__xdcDup__8 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                 sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__8 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                 sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__8 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                                 sc_util_v1_0_4_counter_17 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                                 sc_util_v1_0_4_counter_18 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                                 sc_util_v1_0_4_counter__parameterized0_19 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_node_payld                                                  |                                     sc_node_v1_0_14_fifo__parameterized17 |         91 |         39 |      52 |    0 |    97 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                           sc_util_v1_0_4_xpm_memory_fifo__parameterized17 |         91 |         39 |      52 |    0 |    97 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                           sc_util_v1_0_4_xpm_memory_fifo__parameterized17 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                                 sc_util_v1_0_4_counter_14 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                                 sc_util_v1_0_4_counter_15 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_xpm_memory                                                    |                                     xpm_memory_sdpram__parameterized17__3 |         52 |          0 |      52 |    0 |    75 |      0 |      0 |          0 |
|                           xpm_memory_base_inst                                                            |                                       xpm_memory_base__parameterized19__3 |         52 |          0 |      52 |    0 |    75 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                                 sc_util_v1_0_4_counter__parameterized0_16 |         23 |         23 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_send                                                        |                             sc_node_v1_0_14_reg_slice3__parameterized0_13 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                   inst_si_handler                                                                         |                                sc_node_v1_0_14_si_handler__parameterized0 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   s_sc_xpm_cdc_async_rst_inst                                                             |                                                     xpm_cdc_async_rst__66 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               s01_b_node                                                                                  |                                                             bd_b908_sbn_1 |         71 |         67 |       4 |    0 |    52 |      0 |      0 |          0 |
|                 inst                                                                                      |                                      sc_node_v1_0_14_top__parameterized25 |         71 |         67 |       4 |    0 |    52 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                                      sc_node_v1_0_14_top__parameterized25 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_mi_handler                                                                         |                               sc_node_v1_0_14_mi_handler__parameterized21 |         66 |         62 |       4 |    0 |    47 |      0 |      0 |          0 |
|                     (inst_mi_handler)                                                                     |                               sc_node_v1_0_14_mi_handler__parameterized21 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |                                                      sc_node_v1_0_14_fifo |         36 |         36 |       0 |    0 |    21 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                                            sc_util_v1_0_4_xpm_memory_fifo |         36 |         36 |       0 |    0 |    21 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                                            sc_util_v1_0_4_xpm_memory_fifo |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                                 sc_util_v1_0_4_counter_10 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                                 sc_util_v1_0_4_counter_11 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                                 sc_util_v1_0_4_counter__parameterized0_12 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_node_payld                                                  |                                     sc_node_v1_0_14_fifo__parameterized18 |         31 |         27 |       4 |    0 |    23 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                           sc_util_v1_0_4_xpm_memory_fifo__parameterized18 |         31 |         27 |       4 |    0 |    23 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                           sc_util_v1_0_4_xpm_memory_fifo__parameterized18 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                                  sc_util_v1_0_4_counter_7 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                                  sc_util_v1_0_4_counter_8 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_xpm_memory                                                    |                                     xpm_memory_sdpram__parameterized18__2 |          4 |          0 |       4 |    0 |     2 |      0 |      0 |          0 |
|                           xpm_memory_base_inst                                                            |                                       xpm_memory_base__parameterized20__2 |          4 |          0 |       4 |    0 |     2 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                                  sc_util_v1_0_4_counter__parameterized0_9 |         13 |         13 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     inst_ingress                                                                          |                                  sc_node_v1_0_14_ingress__parameterized21 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                       inst_pipeline_valid                                                                 |                                   sc_util_v1_0_4_pipeline__parameterized2 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_si_handler                                                                         |                                sc_node_v1_0_14_si_handler__parameterized1 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   s_sc_xpm_cdc_async_rst_inst                                                             |                                                     xpm_cdc_async_rst__64 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               s01_w_node                                                                                  |                                                             bd_b908_swn_1 |        133 |         77 |      56 |    0 |   131 |      0 |      0 |          0 |
|                 inst                                                                                      |                                      sc_node_v1_0_14_top__parameterized26 |        133 |         77 |      56 |    0 |   131 |      0 |      0 |          0 |
|                   (inst)                                                                                  |                                      sc_node_v1_0_14_top__parameterized26 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   inst_mi_handler                                                                         |                               sc_node_v1_0_14_mi_handler__parameterized23 |        129 |         73 |      56 |    0 |   126 |      0 |      0 |          0 |
|                     (inst_mi_handler)                                                                     |                               sc_node_v1_0_14_mi_handler__parameterized23 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_normal_area.gen_fifo_req.inst_fifo_req                                            |                                      sc_node_v1_0_14_fifo__parameterized1 |         33 |         29 |       4 |    0 |    22 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                            sc_util_v1_0_4_xpm_memory_fifo__parameterized1 |         33 |         29 |       4 |    0 |    22 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                            sc_util_v1_0_4_xpm_memory_fifo__parameterized1 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                                  sc_util_v1_0_4_counter_4 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                                  sc_util_v1_0_4_counter_5 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_xpm_memory                                                    |                                     xpm_memory_sdpram__parameterized1__13 |          4 |          0 |       4 |    0 |     1 |      0 |      0 |          0 |
|                           xpm_memory_base_inst                                                            |                                       xpm_memory_base__parameterized3__13 |          4 |          0 |       4 |    0 |     1 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                                  sc_util_v1_0_4_counter__parameterized0_6 |         14 |         14 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_node_payld                                                  |                                     sc_node_v1_0_14_fifo__parameterized20 |         91 |         39 |      52 |    0 |    98 |      0 |      0 |          0 |
|                       gen_xpm_memory_fifo.inst_fifo                                                       |                           sc_util_v1_0_4_xpm_memory_fifo__parameterized20 |         91 |         39 |      52 |    0 |    98 |      0 |      0 |          0 |
|                         (gen_xpm_memory_fifo.inst_fifo)                                                   |                           sc_util_v1_0_4_xpm_memory_fifo__parameterized20 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_rd_addrb                                                      |                                                    sc_util_v1_0_4_counter |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_wr_addra                                                      |                                                  sc_util_v1_0_4_counter_3 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                         gen_mem_rep[0].inst_xpm_memory                                                    |                                     xpm_memory_sdpram__parameterized20__2 |         52 |          0 |      52 |    0 |    76 |      0 |      0 |          0 |
|                           xpm_memory_base_inst                                                            |                                       xpm_memory_base__parameterized22__2 |         52 |          0 |      52 |    0 |    76 |      0 |      0 |          0 |
|                         gen_wr.inst_wr_addra_p1                                                           |                                    sc_util_v1_0_4_counter__parameterized0 |         23 |         23 |       0 |    0 |     6 |      0 |      0 |          0 |
|                     gen_normal_area.inst_fifo_send                                                        |                                sc_node_v1_0_14_reg_slice3__parameterized0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                   inst_si_handler                                                                         |                                sc_node_v1_0_14_si_handler__parameterized3 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   s_sc_xpm_cdc_async_rst_inst                                                             |                                                     xpm_cdc_async_rst__62 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|             switchboards                                                                                  |                                                   switchboards_imp_RNJ7TI |         76 |         76 |       0 |    0 |   304 |      0 |      0 |          0 |
|               ar_switchboard                                                                              |                                                            bd_b908_arsw_0 |          0 |          0 |       0 |    0 |    81 |      0 |      0 |          0 |
|                 inst                                                                                      |                                 sc_switchboard_v1_0_6_top__parameterized3 |          0 |          0 |       0 |    0 |    81 |      0 |      0 |          0 |
|                   gen_mi[0].inst_opipe_payld                                                              |                                sc_util_v1_0_4_pipeline__parameterized18_2 |          0 |          0 |       0 |    0 |    81 |      0 |      0 |          0 |
|               aw_switchboard                                                                              |                                                            bd_b908_awsw_0 |         38 |         38 |       0 |    0 |    75 |      0 |      0 |          0 |
|                 inst                                                                                      |                              sc_switchboard_v1_0_6_top__parameterized3__1 |         38 |         38 |       0 |    0 |    75 |      0 |      0 |          0 |
|                   gen_mi[0].inst_mux_payld                                                                |                                        sc_util_v1_0_4_mux__parameterized3 |         38 |         38 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   gen_mi[0].inst_opipe_payld                                                              |                                  sc_util_v1_0_4_pipeline__parameterized18 |          0 |          0 |       0 |    0 |    75 |      0 |      0 |          0 |
|               b_switchboard                                                                               |                                                             bd_b908_bsw_0 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 inst                                                                                      |                                 sc_switchboard_v1_0_6_top__parameterized4 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   gen_mi[0].inst_opipe_payld                                                              |                                  sc_util_v1_0_4_pipeline__parameterized19 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|               r_switchboard                                                                               |                                                             bd_b908_rsw_0 |          0 |          0 |       0 |    0 |    70 |      0 |      0 |          0 |
|                 inst                                                                                      |                                 sc_switchboard_v1_0_6_top__parameterized5 |          0 |          0 |       0 |    0 |    70 |      0 |      0 |          0 |
|                   gen_mi[0].inst_opipe_payld                                                              |                                  sc_util_v1_0_4_pipeline__parameterized20 |          0 |          0 |       0 |    0 |    70 |      0 |      0 |          0 |
|               w_switchboard                                                                               |                                                             bd_b908_wsw_0 |         38 |         38 |       0 |    0 |    76 |      0 |      0 |          0 |
|                 inst                                                                                      |                                 sc_switchboard_v1_0_6_top__parameterized6 |         38 |         38 |       0 |    0 |    76 |      0 |      0 |          0 |
|                   gen_mi[0].inst_mux_payld                                                                |                                        sc_util_v1_0_4_mux__parameterized6 |         38 |         38 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   gen_mi[0].inst_opipe_payld                                                              |                                  sc_util_v1_0_4_pipeline__parameterized21 |          0 |          0 |       0 |    0 |    76 |      0 |      0 |          0 |
|     watchdog_0                                                                                            |                                             blackparrot_bd_1_watchdog_0_0 |         29 |         29 |       0 |    0 |    57 |      0 |      0 |          0 |
|       inst                                                                                                |                                                             watchdog_bd_1 |         29 |         29 |       0 |    0 |    57 |      0 |      0 |          0 |
|         top                                                                                               |                                                       watchdog_bd_1_top_0 |         29 |         29 |       0 |    0 |    57 |      0 |      0 |          0 |
|           inst                                                                                            |                                                              watchdog_top |         29 |         29 |       0 |    0 |    57 |      0 |      0 |          0 |
|             watchdog                                                                                      |                                                         bsg_axil_watchdog |         29 |         29 |       0 |    0 |    57 |      0 |      0 |          0 |
|               btc                                                                                         |                                                            bsg_tag_client |          4 |          4 |       0 |    0 |    10 |      0 |      0 |          0 |
|                 (btc)                                                                                     |                                                            bsg_tag_client |          2 |          2 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 blss                                                                                      |                                                      bsg_launch_sync_sync |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   sync.p.z.blss                                                                           |                                       bsg_launch_sync_sync_posedge_1_unit |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 recv                                                                                      |                                                                bsg_dff_en |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 tag_data_reg                                                                              |                                                                   bsg_dff |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|               btm                                                                                         |                                              bsg_tag_master_decentralized |         14 |         14 |       0 |    0 |    16 |      0 |      0 |          0 |
|                 (btm)                                                                                     |                                              bsg_tag_master_decentralized |         10 |         10 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 bccu                                                                                      |                                      bsg_counter_clear_up__parameterized0 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|               fifo_master                                                                                 |                                      bsg_axil_fifo_master__parameterized0 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 addr_fifo                                                                                 |                                              bsg_one_fifo__parameterized4 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   dff_full                                                                                |                                           bsg_dff_reset__parameterized3_1 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 return_fifo                                                                               |                                              bsg_one_fifo__parameterized2 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   dff_full                                                                                |                                           bsg_dff_reset__parameterized3_0 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 wdata_fifo                                                                                |                                              bsg_one_fifo__parameterized1 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   dff_full                                                                                |                                             bsg_dff_reset__parameterized3 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|               watchdog_counter                                                                            |                                     bsg_counter_clear_up__parameterized11 |          8 |          8 |       0 |    0 |    28 |      0 |      0 |          0 |
+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


