{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 22 10:27:07 2024 " "Info: Processing started: Sun Dec 22 10:27:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off small_computer -c small_computer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off small_computer -c small_computer --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "small_computer.bdf" "" { Schematic "F:/altera/small_computer/small_computer.bdf" { { -608 664 832 -592 "clk" "" } { -456 624 656 -440 "clk" "" } { -488 1296 1328 -472 "clk" "" } { -272 832 872 -256 "clk" "" } { -472 1030 1088 -460 "clk" "" } { -304 1264 1296 -288 "clk" "" } { -592 1280 1328 -576 "clk" "" } { -616 832 854 -600 "clk" "" } } } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ir:inst\|x\[1\] memory lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg7 49.71 MHz 20.118 ns Internal " "Info: Clock \"clk\" has Internal fmax of 49.71 MHz between source register \"ir:inst\|x\[1\]\" and destination memory \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg7\" (period= 20.118 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.819 ns + Longest register memory " "Info: + Longest register to memory delay is 9.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst\|x\[1\] 1 REG LCFF_X24_Y7_N27 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y7_N27; Fanout = 12; REG Node = 'ir:inst\|x\[1\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir:inst|x[1] } "NODE_NAME" } } { "../DianZishiyan4/ir.v" "" { Text "F:/altera/DianZishiyan4/ir.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.795 ns) + CELL(0.650 ns) 1.445 ns reg_group:inst4\|s\[4\]~30 2 COMB LCCOMB_X24_Y7_N6 1 " "Info: 2: + IC(0.795 ns) + CELL(0.650 ns) = 1.445 ns; Loc. = LCCOMB_X24_Y7_N6; Fanout = 1; COMB Node = 'reg_group:inst4\|s\[4\]~30'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { ir:inst|x[1] reg_group:inst4|s[4]~30 } "NODE_NAME" } } { "../DianZishiyan4/reg_group.v" "" { Text "F:/altera/DianZishiyan4/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.853 ns) + CELL(0.206 ns) 3.504 ns reg_group:inst4\|s\[4\]~31 3 COMB LCCOMB_X26_Y8_N26 5 " "Info: 3: + IC(1.853 ns) + CELL(0.206 ns) = 3.504 ns; Loc. = LCCOMB_X26_Y8_N26; Fanout = 5; COMB Node = 'reg_group:inst4\|s\[4\]~31'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.059 ns" { reg_group:inst4|s[4]~30 reg_group:inst4|s[4]~31 } "NODE_NAME" } } { "../DianZishiyan4/reg_group.v" "" { Text "F:/altera/DianZishiyan4/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.206 ns) 4.093 ns au:inst5\|Add0~4 4 COMB LCCOMB_X26_Y8_N4 2 " "Info: 4: + IC(0.383 ns) + CELL(0.206 ns) = 4.093 ns; Loc. = LCCOMB_X26_Y8_N4; Fanout = 2; COMB Node = 'au:inst5\|Add0~4'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { reg_group:inst4|s[4]~31 au:inst5|Add0~4 } "NODE_NAME" } } { "../DianZishiyan2_3/au/au.v" "" { Text "F:/altera/DianZishiyan2_3/au/au.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.621 ns) 5.417 ns au:inst5\|Add0~20 5 COMB LCCOMB_X25_Y8_N10 2 " "Info: 5: + IC(0.703 ns) + CELL(0.621 ns) = 5.417 ns; Loc. = LCCOMB_X25_Y8_N10; Fanout = 2; COMB Node = 'au:inst5\|Add0~20'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { au:inst5|Add0~4 au:inst5|Add0~20 } "NODE_NAME" } } { "../DianZishiyan2_3/au/au.v" "" { Text "F:/altera/DianZishiyan2_3/au/au.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.503 ns au:inst5\|Add0~22 6 COMB LCCOMB_X25_Y8_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 5.503 ns; Loc. = LCCOMB_X25_Y8_N12; Fanout = 2; COMB Node = 'au:inst5\|Add0~22'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst5|Add0~20 au:inst5|Add0~22 } "NODE_NAME" } } { "../DianZishiyan2_3/au/au.v" "" { Text "F:/altera/DianZishiyan2_3/au/au.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 5.693 ns au:inst5\|Add0~24 7 COMB LCCOMB_X25_Y8_N14 1 " "Info: 7: + IC(0.000 ns) + CELL(0.190 ns) = 5.693 ns; Loc. = LCCOMB_X25_Y8_N14; Fanout = 1; COMB Node = 'au:inst5\|Add0~24'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { au:inst5|Add0~22 au:inst5|Add0~24 } "NODE_NAME" } } { "../DianZishiyan2_3/au/au.v" "" { Text "F:/altera/DianZishiyan2_3/au/au.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.199 ns au:inst5\|Add0~25 8 COMB LCCOMB_X25_Y8_N16 1 " "Info: 8: + IC(0.000 ns) + CELL(0.506 ns) = 6.199 ns; Loc. = LCCOMB_X25_Y8_N16; Fanout = 1; COMB Node = 'au:inst5\|Add0~25'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { au:inst5|Add0~24 au:inst5|Add0~25 } "NODE_NAME" } } { "../DianZishiyan2_3/au/au.v" "" { Text "F:/altera/DianZishiyan2_3/au/au.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.366 ns) 6.940 ns inst17\[7\]~1 9 COMB LCCOMB_X25_Y8_N26 1 " "Info: 9: + IC(0.375 ns) + CELL(0.366 ns) = 6.940 ns; Loc. = LCCOMB_X25_Y8_N26; Fanout = 1; COMB Node = 'inst17\[7\]~1'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { au:inst5|Add0~25 inst17[7]~1 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/altera/small_computer/small_computer.bdf" { { -576 864 912 -544 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.589 ns) 7.899 ns inst17\[7\]~2 10 COMB LCCOMB_X25_Y8_N28 2 " "Info: 10: + IC(0.370 ns) + CELL(0.589 ns) = 7.899 ns; Loc. = LCCOMB_X25_Y8_N28; Fanout = 2; COMB Node = 'inst17\[7\]~2'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.959 ns" { inst17[7]~1 inst17[7]~2 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/altera/small_computer/small_computer.bdf" { { -576 864 912 -544 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 8.478 ns inst17\[7\]~28 11 COMB LCCOMB_X25_Y8_N18 3 " "Info: 11: + IC(0.373 ns) + CELL(0.206 ns) = 8.478 ns; Loc. = LCCOMB_X25_Y8_N18; Fanout = 3; COMB Node = 'inst17\[7\]~28'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { inst17[7]~2 inst17[7]~28 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/altera/small_computer/small_computer.bdf" { { -576 864 912 -544 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.128 ns) 9.819 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg7 12 MEM M4K_X23_Y8 1 " "Info: 12: + IC(1.213 ns) + CELL(0.128 ns) = 9.819 ns; Loc. = M4K_X23_Y8; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg7'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.341 ns" { inst17[7]~28 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_4h91.tdf" "" { Text "F:/altera/small_computer/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.754 ns ( 38.23 % ) " "Info: Total cell delay = 3.754 ns ( 38.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.065 ns ( 61.77 % ) " "Info: Total interconnect delay = 6.065 ns ( 61.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.819 ns" { ir:inst|x[1] reg_group:inst4|s[4]~30 reg_group:inst4|s[4]~31 au:inst5|Add0~4 au:inst5|Add0~20 au:inst5|Add0~22 au:inst5|Add0~24 au:inst5|Add0~25 inst17[7]~1 inst17[7]~2 inst17[7]~28 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.819 ns" { ir:inst|x[1] {} reg_group:inst4|s[4]~30 {} reg_group:inst4|s[4]~31 {} au:inst5|Add0~4 {} au:inst5|Add0~20 {} au:inst5|Add0~22 {} au:inst5|Add0~24 {} au:inst5|Add0~25 {} inst17[7]~1 {} inst17[7]~2 {} inst17[7]~28 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.795ns 1.853ns 0.383ns 0.703ns 0.000ns 0.000ns 0.000ns 0.375ns 0.370ns 0.373ns 1.213ns } { 0.000ns 0.650ns 0.206ns 0.206ns 0.621ns 0.086ns 0.190ns 0.506ns 0.366ns 0.589ns 0.206ns 0.128ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.110 ns - Smallest " "Info: - Smallest clock skew is 0.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.847 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/altera/small_computer/small_computer.bdf" { { -608 664 832 -592 "clk" "" } { -456 624 656 -440 "clk" "" } { -488 1296 1328 -472 "clk" "" } { -272 832 872 -256 "clk" "" } { -472 1030 1088 -460 "clk" "" } { -304 1264 1296 -288 "clk" "" } { -592 1280 1328 -576 "clk" "" } { -616 832 854 -600 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 75 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 75; COMB Node = 'clk~clkctrl'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/altera/small_computer/small_computer.bdf" { { -608 664 832 -592 "clk" "" } { -456 624 656 -440 "clk" "" } { -488 1296 1328 -472 "clk" "" } { -272 832 872 -256 "clk" "" } { -472 1030 1088 -460 "clk" "" } { -304 1264 1296 -288 "clk" "" } { -592 1280 1328 -576 "clk" "" } { -616 832 854 -600 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.834 ns) 2.847 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg7 3 MEM M4K_X23_Y8 1 " "Info: 3: + IC(0.770 ns) + CELL(0.834 ns) = 2.847 ns; Loc. = M4K_X23_Y8; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg7'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.604 ns" { clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_4h91.tdf" "" { Text "F:/altera/small_computer/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 67.93 % ) " "Info: Total cell delay = 1.934 ns ( 67.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.913 ns ( 32.07 % ) " "Info: Total interconnect delay = 0.913 ns ( 32.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.143ns 0.770ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.737 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/altera/small_computer/small_computer.bdf" { { -608 664 832 -592 "clk" "" } { -456 624 656 -440 "clk" "" } { -488 1296 1328 -472 "clk" "" } { -272 832 872 -256 "clk" "" } { -472 1030 1088 -460 "clk" "" } { -304 1264 1296 -288 "clk" "" } { -592 1280 1328 -576 "clk" "" } { -616 832 854 -600 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 75 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 75; COMB Node = 'clk~clkctrl'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/altera/small_computer/small_computer.bdf" { { -608 664 832 -592 "clk" "" } { -456 624 656 -440 "clk" "" } { -488 1296 1328 -472 "clk" "" } { -272 832 872 -256 "clk" "" } { -472 1030 1088 -460 "clk" "" } { -304 1264 1296 -288 "clk" "" } { -592 1280 1328 -576 "clk" "" } { -616 832 854 -600 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.666 ns) 2.737 ns ir:inst\|x\[1\] 3 REG LCFF_X24_Y7_N27 12 " "Info: 3: + IC(0.828 ns) + CELL(0.666 ns) = 2.737 ns; Loc. = LCFF_X24_Y7_N27; Fanout = 12; REG Node = 'ir:inst\|x\[1\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { clk~clkctrl ir:inst|x[1] } "NODE_NAME" } } { "../DianZishiyan4/ir.v" "" { Text "F:/altera/DianZishiyan4/ir.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.52 % ) " "Info: Total cell delay = 1.766 ns ( 64.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.971 ns ( 35.48 % ) " "Info: Total interconnect delay = 0.971 ns ( 35.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { clk clk~clkctrl ir:inst|x[1] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.737 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst|x[1] {} } { 0.000ns 0.000ns 0.143ns 0.828ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.143ns 0.770ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { clk clk~clkctrl ir:inst|x[1] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.737 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst|x[1] {} } { 0.000ns 0.000ns 0.143ns 0.828ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../DianZishiyan4/ir.v" "" { Text "F:/altera/DianZishiyan4/ir.v" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_4h91.tdf" "" { Text "F:/altera/small_computer/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../DianZishiyan4/ir.v" "" { Text "F:/altera/DianZishiyan4/ir.v" 7 -1 0 } } { "db/altsyncram_4h91.tdf" "" { Text "F:/altera/small_computer/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.819 ns" { ir:inst|x[1] reg_group:inst4|s[4]~30 reg_group:inst4|s[4]~31 au:inst5|Add0~4 au:inst5|Add0~20 au:inst5|Add0~22 au:inst5|Add0~24 au:inst5|Add0~25 inst17[7]~1 inst17[7]~2 inst17[7]~28 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.819 ns" { ir:inst|x[1] {} reg_group:inst4|s[4]~30 {} reg_group:inst4|s[4]~31 {} au:inst5|Add0~4 {} au:inst5|Add0~20 {} au:inst5|Add0~22 {} au:inst5|Add0~24 {} au:inst5|Add0~25 {} inst17[7]~1 {} inst17[7]~2 {} inst17[7]~28 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.795ns 1.853ns 0.383ns 0.703ns 0.000ns 0.000ns 0.000ns 0.375ns 0.370ns 0.373ns 1.213ns } { 0.000ns 0.650ns 0.206ns 0.206ns 0.621ns 0.086ns 0.190ns 0.506ns 0.366ns 0.589ns 0.206ns 0.128ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.143ns 0.770ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { clk clk~clkctrl ir:inst|x[1] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.737 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst|x[1] {} } { 0.000ns 0.000ns 0.143ns 0.828ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reg_group:inst4\|R3\[7\] input\[7\] clk 9.778 ns register " "Info: tsu for register \"reg_group:inst4\|R3\[7\]\" (data pin = \"input\[7\]\", clock pin = \"clk\") is 9.778 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.584 ns + Longest pin register " "Info: + Longest pin to register delay is 12.584 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns input\[7\] 1 PIN PIN_9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_9; Fanout = 1; PIN Node = 'input\[7\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[7] } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/altera/small_computer/small_computer.bdf" { { -568 664 832 -552 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.336 ns) + CELL(0.624 ns) 7.905 ns inst17\[7\]~0 2 COMB LCCOMB_X22_Y8_N20 1 " "Info: 2: + IC(6.336 ns) + CELL(0.624 ns) = 7.905 ns; Loc. = LCCOMB_X22_Y8_N20; Fanout = 1; COMB Node = 'inst17\[7\]~0'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.960 ns" { input[7] inst17[7]~0 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/altera/small_computer/small_computer.bdf" { { -576 864 912 -544 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.206 ns) 9.162 ns inst17\[7\]~2 3 COMB LCCOMB_X25_Y8_N28 2 " "Info: 3: + IC(1.051 ns) + CELL(0.206 ns) = 9.162 ns; Loc. = LCCOMB_X25_Y8_N28; Fanout = 2; COMB Node = 'inst17\[7\]~2'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.257 ns" { inst17[7]~0 inst17[7]~2 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/altera/small_computer/small_computer.bdf" { { -576 864 912 -544 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 9.741 ns inst17\[7\]~28 4 COMB LCCOMB_X25_Y8_N18 3 " "Info: 4: + IC(0.373 ns) + CELL(0.206 ns) = 9.741 ns; Loc. = LCCOMB_X25_Y8_N18; Fanout = 3; COMB Node = 'inst17\[7\]~28'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { inst17[7]~2 inst17[7]~28 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/altera/small_computer/small_computer.bdf" { { -576 864 912 -544 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.206 ns) 11.026 ns mux2_1:inst6\|y\[7\]~8 5 COMB LCCOMB_X25_Y7_N30 4 " "Info: 5: + IC(1.079 ns) + CELL(0.206 ns) = 11.026 ns; Loc. = LCCOMB_X25_Y7_N30; Fanout = 4; COMB Node = 'mux2_1:inst6\|y\[7\]~8'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { inst17[7]~28 mux2_1:inst6|y[7]~8 } "NODE_NAME" } } { "../DianZishiyan2_3/mux2_1/mux2_1.v" "" { Text "F:/altera/DianZishiyan2_3/mux2_1/mux2_1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.098 ns) + CELL(0.460 ns) 12.584 ns reg_group:inst4\|R3\[7\] 6 REG LCFF_X25_Y11_N25 2 " "Info: 6: + IC(1.098 ns) + CELL(0.460 ns) = 12.584 ns; Loc. = LCFF_X25_Y11_N25; Fanout = 2; REG Node = 'reg_group:inst4\|R3\[7\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { mux2_1:inst6|y[7]~8 reg_group:inst4|R3[7] } "NODE_NAME" } } { "../DianZishiyan4/reg_group.v" "" { Text "F:/altera/DianZishiyan4/reg_group.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.647 ns ( 21.03 % ) " "Info: Total cell delay = 2.647 ns ( 21.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.937 ns ( 78.97 % ) " "Info: Total interconnect delay = 9.937 ns ( 78.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.584 ns" { input[7] inst17[7]~0 inst17[7]~2 inst17[7]~28 mux2_1:inst6|y[7]~8 reg_group:inst4|R3[7] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "12.584 ns" { input[7] {} input[7]~combout {} inst17[7]~0 {} inst17[7]~2 {} inst17[7]~28 {} mux2_1:inst6|y[7]~8 {} reg_group:inst4|R3[7] {} } { 0.000ns 0.000ns 6.336ns 1.051ns 0.373ns 1.079ns 1.098ns } { 0.000ns 0.945ns 0.624ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../DianZishiyan4/reg_group.v" "" { Text "F:/altera/DianZishiyan4/reg_group.v" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.766 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/altera/small_computer/small_computer.bdf" { { -608 664 832 -592 "clk" "" } { -456 624 656 -440 "clk" "" } { -488 1296 1328 -472 "clk" "" } { -272 832 872 -256 "clk" "" } { -472 1030 1088 -460 "clk" "" } { -304 1264 1296 -288 "clk" "" } { -592 1280 1328 -576 "clk" "" } { -616 832 854 -600 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 75 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 75; COMB Node = 'clk~clkctrl'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/altera/small_computer/small_computer.bdf" { { -608 664 832 -592 "clk" "" } { -456 624 656 -440 "clk" "" } { -488 1296 1328 -472 "clk" "" } { -272 832 872 -256 "clk" "" } { -472 1030 1088 -460 "clk" "" } { -304 1264 1296 -288 "clk" "" } { -592 1280 1328 -576 "clk" "" } { -616 832 854 -600 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.666 ns) 2.766 ns reg_group:inst4\|R3\[7\] 3 REG LCFF_X25_Y11_N25 2 " "Info: 3: + IC(0.857 ns) + CELL(0.666 ns) = 2.766 ns; Loc. = LCFF_X25_Y11_N25; Fanout = 2; REG Node = 'reg_group:inst4\|R3\[7\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { clk~clkctrl reg_group:inst4|R3[7] } "NODE_NAME" } } { "../DianZishiyan4/reg_group.v" "" { Text "F:/altera/DianZishiyan4/reg_group.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 63.85 % ) " "Info: Total cell delay = 1.766 ns ( 63.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 36.15 % ) " "Info: Total interconnect delay = 1.000 ns ( 36.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { clk clk~clkctrl reg_group:inst4|R3[7] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.766 ns" { clk {} clk~combout {} clk~clkctrl {} reg_group:inst4|R3[7] {} } { 0.000ns 0.000ns 0.143ns 0.857ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.584 ns" { input[7] inst17[7]~0 inst17[7]~2 inst17[7]~28 mux2_1:inst6|y[7]~8 reg_group:inst4|R3[7] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "12.584 ns" { input[7] {} input[7]~combout {} inst17[7]~0 {} inst17[7]~2 {} inst17[7]~28 {} mux2_1:inst6|y[7]~8 {} reg_group:inst4|R3[7] {} } { 0.000ns 0.000ns 6.336ns 1.051ns 0.373ns 1.079ns 1.098ns } { 0.000ns 0.945ns 0.624ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { clk clk~clkctrl reg_group:inst4|R3[7] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.766 ns" { clk {} clk~combout {} clk~clkctrl {} reg_group:inst4|R3[7] {} } { 0.000ns 0.000ns 0.143ns 0.857ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk output\[7\] ir:inst\|x\[1\] 17.429 ns register " "Info: tco from clock \"clk\" to destination pin \"output\[7\]\" through register \"ir:inst\|x\[1\]\" is 17.429 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.737 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/altera/small_computer/small_computer.bdf" { { -608 664 832 -592 "clk" "" } { -456 624 656 -440 "clk" "" } { -488 1296 1328 -472 "clk" "" } { -272 832 872 -256 "clk" "" } { -472 1030 1088 -460 "clk" "" } { -304 1264 1296 -288 "clk" "" } { -592 1280 1328 -576 "clk" "" } { -616 832 854 -600 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 75 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 75; COMB Node = 'clk~clkctrl'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/altera/small_computer/small_computer.bdf" { { -608 664 832 -592 "clk" "" } { -456 624 656 -440 "clk" "" } { -488 1296 1328 -472 "clk" "" } { -272 832 872 -256 "clk" "" } { -472 1030 1088 -460 "clk" "" } { -304 1264 1296 -288 "clk" "" } { -592 1280 1328 -576 "clk" "" } { -616 832 854 -600 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.666 ns) 2.737 ns ir:inst\|x\[1\] 3 REG LCFF_X24_Y7_N27 12 " "Info: 3: + IC(0.828 ns) + CELL(0.666 ns) = 2.737 ns; Loc. = LCFF_X24_Y7_N27; Fanout = 12; REG Node = 'ir:inst\|x\[1\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { clk~clkctrl ir:inst|x[1] } "NODE_NAME" } } { "../DianZishiyan4/ir.v" "" { Text "F:/altera/DianZishiyan4/ir.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.52 % ) " "Info: Total cell delay = 1.766 ns ( 64.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.971 ns ( 35.48 % ) " "Info: Total interconnect delay = 0.971 ns ( 35.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { clk clk~clkctrl ir:inst|x[1] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.737 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst|x[1] {} } { 0.000ns 0.000ns 0.143ns 0.828ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../DianZishiyan4/ir.v" "" { Text "F:/altera/DianZishiyan4/ir.v" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.388 ns + Longest register pin " "Info: + Longest register to pin delay is 14.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst\|x\[1\] 1 REG LCFF_X24_Y7_N27 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y7_N27; Fanout = 12; REG Node = 'ir:inst\|x\[1\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir:inst|x[1] } "NODE_NAME" } } { "../DianZishiyan4/ir.v" "" { Text "F:/altera/DianZishiyan4/ir.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.795 ns) + CELL(0.650 ns) 1.445 ns reg_group:inst4\|s\[4\]~30 2 COMB LCCOMB_X24_Y7_N6 1 " "Info: 2: + IC(0.795 ns) + CELL(0.650 ns) = 1.445 ns; Loc. = LCCOMB_X24_Y7_N6; Fanout = 1; COMB Node = 'reg_group:inst4\|s\[4\]~30'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { ir:inst|x[1] reg_group:inst4|s[4]~30 } "NODE_NAME" } } { "../DianZishiyan4/reg_group.v" "" { Text "F:/altera/DianZishiyan4/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.853 ns) + CELL(0.206 ns) 3.504 ns reg_group:inst4\|s\[4\]~31 3 COMB LCCOMB_X26_Y8_N26 5 " "Info: 3: + IC(1.853 ns) + CELL(0.206 ns) = 3.504 ns; Loc. = LCCOMB_X26_Y8_N26; Fanout = 5; COMB Node = 'reg_group:inst4\|s\[4\]~31'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.059 ns" { reg_group:inst4|s[4]~30 reg_group:inst4|s[4]~31 } "NODE_NAME" } } { "../DianZishiyan4/reg_group.v" "" { Text "F:/altera/DianZishiyan4/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.206 ns) 4.093 ns au:inst5\|Add0~4 4 COMB LCCOMB_X26_Y8_N4 2 " "Info: 4: + IC(0.383 ns) + CELL(0.206 ns) = 4.093 ns; Loc. = LCCOMB_X26_Y8_N4; Fanout = 2; COMB Node = 'au:inst5\|Add0~4'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { reg_group:inst4|s[4]~31 au:inst5|Add0~4 } "NODE_NAME" } } { "../DianZishiyan2_3/au/au.v" "" { Text "F:/altera/DianZishiyan2_3/au/au.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.621 ns) 5.417 ns au:inst5\|Add0~20 5 COMB LCCOMB_X25_Y8_N10 2 " "Info: 5: + IC(0.703 ns) + CELL(0.621 ns) = 5.417 ns; Loc. = LCCOMB_X25_Y8_N10; Fanout = 2; COMB Node = 'au:inst5\|Add0~20'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { au:inst5|Add0~4 au:inst5|Add0~20 } "NODE_NAME" } } { "../DianZishiyan2_3/au/au.v" "" { Text "F:/altera/DianZishiyan2_3/au/au.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.503 ns au:inst5\|Add0~22 6 COMB LCCOMB_X25_Y8_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 5.503 ns; Loc. = LCCOMB_X25_Y8_N12; Fanout = 2; COMB Node = 'au:inst5\|Add0~22'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst5|Add0~20 au:inst5|Add0~22 } "NODE_NAME" } } { "../DianZishiyan2_3/au/au.v" "" { Text "F:/altera/DianZishiyan2_3/au/au.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 5.693 ns au:inst5\|Add0~24 7 COMB LCCOMB_X25_Y8_N14 1 " "Info: 7: + IC(0.000 ns) + CELL(0.190 ns) = 5.693 ns; Loc. = LCCOMB_X25_Y8_N14; Fanout = 1; COMB Node = 'au:inst5\|Add0~24'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { au:inst5|Add0~22 au:inst5|Add0~24 } "NODE_NAME" } } { "../DianZishiyan2_3/au/au.v" "" { Text "F:/altera/DianZishiyan2_3/au/au.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.199 ns au:inst5\|Add0~25 8 COMB LCCOMB_X25_Y8_N16 1 " "Info: 8: + IC(0.000 ns) + CELL(0.506 ns) = 6.199 ns; Loc. = LCCOMB_X25_Y8_N16; Fanout = 1; COMB Node = 'au:inst5\|Add0~25'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { au:inst5|Add0~24 au:inst5|Add0~25 } "NODE_NAME" } } { "../DianZishiyan2_3/au/au.v" "" { Text "F:/altera/DianZishiyan2_3/au/au.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.366 ns) 6.940 ns inst17\[7\]~1 9 COMB LCCOMB_X25_Y8_N26 1 " "Info: 9: + IC(0.375 ns) + CELL(0.366 ns) = 6.940 ns; Loc. = LCCOMB_X25_Y8_N26; Fanout = 1; COMB Node = 'inst17\[7\]~1'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { au:inst5|Add0~25 inst17[7]~1 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/altera/small_computer/small_computer.bdf" { { -576 864 912 -544 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.589 ns) 7.899 ns inst17\[7\]~2 10 COMB LCCOMB_X25_Y8_N28 2 " "Info: 10: + IC(0.370 ns) + CELL(0.589 ns) = 7.899 ns; Loc. = LCCOMB_X25_Y8_N28; Fanout = 2; COMB Node = 'inst17\[7\]~2'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.959 ns" { inst17[7]~1 inst17[7]~2 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/altera/small_computer/small_computer.bdf" { { -576 864 912 -544 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.253 ns) + CELL(3.236 ns) 14.388 ns output\[7\] 11 PIN PIN_48 0 " "Info: 11: + IC(3.253 ns) + CELL(3.236 ns) = 14.388 ns; Loc. = PIN_48; Fanout = 0; PIN Node = 'output\[7\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.489 ns" { inst17[7]~2 output[7] } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/altera/small_computer/small_computer.bdf" { { -568 1024 1200 -552 "output\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.656 ns ( 46.26 % ) " "Info: Total cell delay = 6.656 ns ( 46.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.732 ns ( 53.74 % ) " "Info: Total interconnect delay = 7.732 ns ( 53.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.388 ns" { ir:inst|x[1] reg_group:inst4|s[4]~30 reg_group:inst4|s[4]~31 au:inst5|Add0~4 au:inst5|Add0~20 au:inst5|Add0~22 au:inst5|Add0~24 au:inst5|Add0~25 inst17[7]~1 inst17[7]~2 output[7] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "14.388 ns" { ir:inst|x[1] {} reg_group:inst4|s[4]~30 {} reg_group:inst4|s[4]~31 {} au:inst5|Add0~4 {} au:inst5|Add0~20 {} au:inst5|Add0~22 {} au:inst5|Add0~24 {} au:inst5|Add0~25 {} inst17[7]~1 {} inst17[7]~2 {} output[7] {} } { 0.000ns 0.795ns 1.853ns 0.383ns 0.703ns 0.000ns 0.000ns 0.000ns 0.375ns 0.370ns 3.253ns } { 0.000ns 0.650ns 0.206ns 0.206ns 0.621ns 0.086ns 0.190ns 0.506ns 0.366ns 0.589ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { clk clk~clkctrl ir:inst|x[1] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.737 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst|x[1] {} } { 0.000ns 0.000ns 0.143ns 0.828ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.388 ns" { ir:inst|x[1] reg_group:inst4|s[4]~30 reg_group:inst4|s[4]~31 au:inst5|Add0~4 au:inst5|Add0~20 au:inst5|Add0~22 au:inst5|Add0~24 au:inst5|Add0~25 inst17[7]~1 inst17[7]~2 output[7] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "14.388 ns" { ir:inst|x[1] {} reg_group:inst4|s[4]~30 {} reg_group:inst4|s[4]~31 {} au:inst5|Add0~4 {} au:inst5|Add0~20 {} au:inst5|Add0~22 {} au:inst5|Add0~24 {} au:inst5|Add0~25 {} inst17[7]~1 {} inst17[7]~2 {} output[7] {} } { 0.000ns 0.795ns 1.853ns 0.383ns 0.703ns 0.000ns 0.000ns 0.000ns 0.375ns 0.370ns 3.253ns } { 0.000ns 0.650ns 0.206ns 0.206ns 0.621ns 0.086ns 0.190ns 0.506ns 0.366ns 0.589ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "input\[3\] output\[3\] 15.672 ns Longest " "Info: Longest tpd from source pin \"input\[3\]\" to destination pin \"output\[3\]\" is 15.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns input\[3\] 1 PIN PIN_25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_25; Fanout = 1; PIN Node = 'input\[3\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[3] } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/altera/small_computer/small_computer.bdf" { { -568 664 832 -552 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.848 ns) + CELL(0.650 ns) 8.443 ns inst17\[3\]~14 2 COMB LCCOMB_X24_Y7_N30 1 " "Info: 2: + IC(6.848 ns) + CELL(0.650 ns) = 8.443 ns; Loc. = LCCOMB_X24_Y7_N30; Fanout = 1; COMB Node = 'inst17\[3\]~14'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.498 ns" { input[3] inst17[3]~14 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/altera/small_computer/small_computer.bdf" { { -576 864 912 -544 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.202 ns) 9.011 ns inst17\[3\]~15 3 COMB LCCOMB_X24_Y7_N0 2 " "Info: 3: + IC(0.366 ns) + CELL(0.202 ns) = 9.011 ns; Loc. = LCCOMB_X24_Y7_N0; Fanout = 2; COMB Node = 'inst17\[3\]~15'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { inst17[3]~14 inst17[3]~15 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/altera/small_computer/small_computer.bdf" { { -576 864 912 -544 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.605 ns) + CELL(3.056 ns) 15.672 ns output\[3\] 4 PIN PIN_8 0 " "Info: 4: + IC(3.605 ns) + CELL(3.056 ns) = 15.672 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'output\[3\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.661 ns" { inst17[3]~15 output[3] } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/altera/small_computer/small_computer.bdf" { { -568 1024 1200 -552 "output\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.853 ns ( 30.97 % ) " "Info: Total cell delay = 4.853 ns ( 30.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.819 ns ( 69.03 % ) " "Info: Total interconnect delay = 10.819 ns ( 69.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.672 ns" { input[3] inst17[3]~14 inst17[3]~15 output[3] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.672 ns" { input[3] {} input[3]~combout {} inst17[3]~14 {} inst17[3]~15 {} output[3] {} } { 0.000ns 0.000ns 6.848ns 0.366ns 3.605ns } { 0.000ns 0.945ns 0.650ns 0.202ns 3.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ir:inst\|x\[0\] input\[0\] clk -1.943 ns register " "Info: th for register \"ir:inst\|x\[0\]\" (data pin = \"input\[0\]\", clock pin = \"clk\") is -1.943 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.737 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/altera/small_computer/small_computer.bdf" { { -608 664 832 -592 "clk" "" } { -456 624 656 -440 "clk" "" } { -488 1296 1328 -472 "clk" "" } { -272 832 872 -256 "clk" "" } { -472 1030 1088 -460 "clk" "" } { -304 1264 1296 -288 "clk" "" } { -592 1280 1328 -576 "clk" "" } { -616 832 854 -600 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 75 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 75; COMB Node = 'clk~clkctrl'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/altera/small_computer/small_computer.bdf" { { -608 664 832 -592 "clk" "" } { -456 624 656 -440 "clk" "" } { -488 1296 1328 -472 "clk" "" } { -272 832 872 -256 "clk" "" } { -472 1030 1088 -460 "clk" "" } { -304 1264 1296 -288 "clk" "" } { -592 1280 1328 -576 "clk" "" } { -616 832 854 -600 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.666 ns) 2.737 ns ir:inst\|x\[0\] 3 REG LCFF_X24_Y7_N25 12 " "Info: 3: + IC(0.828 ns) + CELL(0.666 ns) = 2.737 ns; Loc. = LCFF_X24_Y7_N25; Fanout = 12; REG Node = 'ir:inst\|x\[0\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { clk~clkctrl ir:inst|x[0] } "NODE_NAME" } } { "../DianZishiyan4/ir.v" "" { Text "F:/altera/DianZishiyan4/ir.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.52 % ) " "Info: Total cell delay = 1.766 ns ( 64.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.971 ns ( 35.48 % ) " "Info: Total interconnect delay = 0.971 ns ( 35.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { clk clk~clkctrl ir:inst|x[0] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.737 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst|x[0] {} } { 0.000ns 0.000ns 0.143ns 0.828ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../DianZishiyan4/ir.v" "" { Text "F:/altera/DianZishiyan4/ir.v" 7 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.986 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.986 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns input\[0\] 1 PIN PIN_88 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 1; PIN Node = 'input\[0\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[0] } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/altera/small_computer/small_computer.bdf" { { -568 664 832 -552 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.952 ns) + CELL(0.624 ns) 2.686 ns inst17\[0\]~23 2 COMB LCCOMB_X24_Y7_N12 1 " "Info: 2: + IC(0.952 ns) + CELL(0.624 ns) = 2.686 ns; Loc. = LCCOMB_X24_Y7_N12; Fanout = 1; COMB Node = 'inst17\[0\]~23'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { input[0] inst17[0]~23 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/altera/small_computer/small_computer.bdf" { { -576 864 912 -544 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.202 ns) 3.249 ns inst17\[0\]~24 3 COMB LCCOMB_X24_Y7_N22 2 " "Info: 3: + IC(0.361 ns) + CELL(0.202 ns) = 3.249 ns; Loc. = LCCOMB_X24_Y7_N22; Fanout = 2; COMB Node = 'inst17\[0\]~24'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { inst17[0]~23 inst17[0]~24 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/altera/small_computer/small_computer.bdf" { { -576 864 912 -544 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.206 ns) 3.814 ns inst17\[0\]~29 4 COMB LCCOMB_X24_Y7_N18 3 " "Info: 4: + IC(0.359 ns) + CELL(0.206 ns) = 3.814 ns; Loc. = LCCOMB_X24_Y7_N18; Fanout = 3; COMB Node = 'inst17\[0\]~29'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { inst17[0]~24 inst17[0]~29 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "F:/altera/small_computer/small_computer.bdf" { { -576 864 912 -544 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.460 ns) 4.986 ns ir:inst\|x\[0\] 5 REG LCFF_X24_Y7_N25 12 " "Info: 5: + IC(0.712 ns) + CELL(0.460 ns) = 4.986 ns; Loc. = LCFF_X24_Y7_N25; Fanout = 12; REG Node = 'ir:inst\|x\[0\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.172 ns" { inst17[0]~29 ir:inst|x[0] } "NODE_NAME" } } { "../DianZishiyan4/ir.v" "" { Text "F:/altera/DianZishiyan4/ir.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.602 ns ( 52.19 % ) " "Info: Total cell delay = 2.602 ns ( 52.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.384 ns ( 47.81 % ) " "Info: Total interconnect delay = 2.384 ns ( 47.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.986 ns" { input[0] inst17[0]~23 inst17[0]~24 inst17[0]~29 ir:inst|x[0] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.986 ns" { input[0] {} input[0]~combout {} inst17[0]~23 {} inst17[0]~24 {} inst17[0]~29 {} ir:inst|x[0] {} } { 0.000ns 0.000ns 0.952ns 0.361ns 0.359ns 0.712ns } { 0.000ns 1.110ns 0.624ns 0.202ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { clk clk~clkctrl ir:inst|x[0] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.737 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst|x[0] {} } { 0.000ns 0.000ns 0.143ns 0.828ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.986 ns" { input[0] inst17[0]~23 inst17[0]~24 inst17[0]~29 ir:inst|x[0] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.986 ns" { input[0] {} input[0]~combout {} inst17[0]~23 {} inst17[0]~24 {} inst17[0]~29 {} ir:inst|x[0] {} } { 0.000ns 0.000ns 0.952ns 0.361ns 0.359ns 0.712ns } { 0.000ns 1.110ns 0.624ns 0.202ns 0.206ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 22 10:27:07 2024 " "Info: Processing ended: Sun Dec 22 10:27:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
