
Anti_Thieves_Lock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000078f4  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000768  08007a08  08007a08  00017a08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008170  08008170  00020258  2**0
                  CONTENTS
  4 .ARM          00000000  08008170  08008170  00020258  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008170  08008170  00020258  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008170  08008170  00018170  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008174  08008174  00018174  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000258  20000000  08008178  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000210  20000258  080083d0  00020258  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000468  080083d0  00020468  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020258  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000aeb4  00000000  00000000  00020281  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002147  00000000  00000000  0002b135  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000830  00000000  00000000  0002d280  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000738  00000000  00000000  0002dab0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018622  00000000  00000000  0002e1e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000953e  00000000  00000000  0004680a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008421d  00000000  00000000  0004fd48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d3f65  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000034d8  00000000  00000000  000d3fb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000258 	.word	0x20000258
 800012c:	00000000 	.word	0x00000000
 8000130:	080079ec 	.word	0x080079ec

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000025c 	.word	0x2000025c
 800014c:	080079ec 	.word	0x080079ec

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2uiz>:
 8000a38:	004a      	lsls	r2, r1, #1
 8000a3a:	d211      	bcs.n	8000a60 <__aeabi_d2uiz+0x28>
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d211      	bcs.n	8000a66 <__aeabi_d2uiz+0x2e>
 8000a42:	d50d      	bpl.n	8000a60 <__aeabi_d2uiz+0x28>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d40e      	bmi.n	8000a6c <__aeabi_d2uiz+0x34>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a5e:	4770      	bx	lr
 8000a60:	f04f 0000 	mov.w	r0, #0
 8000a64:	4770      	bx	lr
 8000a66:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a6a:	d102      	bne.n	8000a72 <__aeabi_d2uiz+0x3a>
 8000a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8000a70:	4770      	bx	lr
 8000a72:	f04f 0000 	mov.w	r0, #0
 8000a76:	4770      	bx	lr

08000a78 <__aeabi_d2f>:
 8000a78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a7c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a80:	bf24      	itt	cs
 8000a82:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a86:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a8a:	d90d      	bls.n	8000aa8 <__aeabi_d2f+0x30>
 8000a8c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a90:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a94:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a98:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a9c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aa0:	bf08      	it	eq
 8000aa2:	f020 0001 	biceq.w	r0, r0, #1
 8000aa6:	4770      	bx	lr
 8000aa8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000aac:	d121      	bne.n	8000af2 <__aeabi_d2f+0x7a>
 8000aae:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ab2:	bfbc      	itt	lt
 8000ab4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ab8:	4770      	bxlt	lr
 8000aba:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000abe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ac2:	f1c2 0218 	rsb	r2, r2, #24
 8000ac6:	f1c2 0c20 	rsb	ip, r2, #32
 8000aca:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ace:	fa20 f002 	lsr.w	r0, r0, r2
 8000ad2:	bf18      	it	ne
 8000ad4:	f040 0001 	orrne.w	r0, r0, #1
 8000ad8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000adc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ae0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ae4:	ea40 000c 	orr.w	r0, r0, ip
 8000ae8:	fa23 f302 	lsr.w	r3, r3, r2
 8000aec:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000af0:	e7cc      	b.n	8000a8c <__aeabi_d2f+0x14>
 8000af2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000af6:	d107      	bne.n	8000b08 <__aeabi_d2f+0x90>
 8000af8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000afc:	bf1e      	ittt	ne
 8000afe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b02:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b06:	4770      	bxne	lr
 8000b08:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b0c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b10:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_frsub>:
 8000b18:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b1c:	e002      	b.n	8000b24 <__addsf3>
 8000b1e:	bf00      	nop

08000b20 <__aeabi_fsub>:
 8000b20:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b24 <__addsf3>:
 8000b24:	0042      	lsls	r2, r0, #1
 8000b26:	bf1f      	itttt	ne
 8000b28:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b2c:	ea92 0f03 	teqne	r2, r3
 8000b30:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b34:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b38:	d06a      	beq.n	8000c10 <__addsf3+0xec>
 8000b3a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b3e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b42:	bfc1      	itttt	gt
 8000b44:	18d2      	addgt	r2, r2, r3
 8000b46:	4041      	eorgt	r1, r0
 8000b48:	4048      	eorgt	r0, r1
 8000b4a:	4041      	eorgt	r1, r0
 8000b4c:	bfb8      	it	lt
 8000b4e:	425b      	neglt	r3, r3
 8000b50:	2b19      	cmp	r3, #25
 8000b52:	bf88      	it	hi
 8000b54:	4770      	bxhi	lr
 8000b56:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b5e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b62:	bf18      	it	ne
 8000b64:	4240      	negne	r0, r0
 8000b66:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b6a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b6e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4249      	negne	r1, r1
 8000b76:	ea92 0f03 	teq	r2, r3
 8000b7a:	d03f      	beq.n	8000bfc <__addsf3+0xd8>
 8000b7c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b80:	fa41 fc03 	asr.w	ip, r1, r3
 8000b84:	eb10 000c 	adds.w	r0, r0, ip
 8000b88:	f1c3 0320 	rsb	r3, r3, #32
 8000b8c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b90:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b94:	d502      	bpl.n	8000b9c <__addsf3+0x78>
 8000b96:	4249      	negs	r1, r1
 8000b98:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b9c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000ba0:	d313      	bcc.n	8000bca <__addsf3+0xa6>
 8000ba2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000ba6:	d306      	bcc.n	8000bb6 <__addsf3+0x92>
 8000ba8:	0840      	lsrs	r0, r0, #1
 8000baa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bae:	f102 0201 	add.w	r2, r2, #1
 8000bb2:	2afe      	cmp	r2, #254	; 0xfe
 8000bb4:	d251      	bcs.n	8000c5a <__addsf3+0x136>
 8000bb6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bba:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bbe:	bf08      	it	eq
 8000bc0:	f020 0001 	biceq.w	r0, r0, #1
 8000bc4:	ea40 0003 	orr.w	r0, r0, r3
 8000bc8:	4770      	bx	lr
 8000bca:	0049      	lsls	r1, r1, #1
 8000bcc:	eb40 0000 	adc.w	r0, r0, r0
 8000bd0:	3a01      	subs	r2, #1
 8000bd2:	bf28      	it	cs
 8000bd4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000bd8:	d2ed      	bcs.n	8000bb6 <__addsf3+0x92>
 8000bda:	fab0 fc80 	clz	ip, r0
 8000bde:	f1ac 0c08 	sub.w	ip, ip, #8
 8000be2:	ebb2 020c 	subs.w	r2, r2, ip
 8000be6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bea:	bfaa      	itet	ge
 8000bec:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000bf0:	4252      	neglt	r2, r2
 8000bf2:	4318      	orrge	r0, r3
 8000bf4:	bfbc      	itt	lt
 8000bf6:	40d0      	lsrlt	r0, r2
 8000bf8:	4318      	orrlt	r0, r3
 8000bfa:	4770      	bx	lr
 8000bfc:	f092 0f00 	teq	r2, #0
 8000c00:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c04:	bf06      	itte	eq
 8000c06:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c0a:	3201      	addeq	r2, #1
 8000c0c:	3b01      	subne	r3, #1
 8000c0e:	e7b5      	b.n	8000b7c <__addsf3+0x58>
 8000c10:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c14:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c18:	bf18      	it	ne
 8000c1a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c1e:	d021      	beq.n	8000c64 <__addsf3+0x140>
 8000c20:	ea92 0f03 	teq	r2, r3
 8000c24:	d004      	beq.n	8000c30 <__addsf3+0x10c>
 8000c26:	f092 0f00 	teq	r2, #0
 8000c2a:	bf08      	it	eq
 8000c2c:	4608      	moveq	r0, r1
 8000c2e:	4770      	bx	lr
 8000c30:	ea90 0f01 	teq	r0, r1
 8000c34:	bf1c      	itt	ne
 8000c36:	2000      	movne	r0, #0
 8000c38:	4770      	bxne	lr
 8000c3a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c3e:	d104      	bne.n	8000c4a <__addsf3+0x126>
 8000c40:	0040      	lsls	r0, r0, #1
 8000c42:	bf28      	it	cs
 8000c44:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c48:	4770      	bx	lr
 8000c4a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c4e:	bf3c      	itt	cc
 8000c50:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bxcc	lr
 8000c56:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c5a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c5e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c62:	4770      	bx	lr
 8000c64:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c68:	bf16      	itet	ne
 8000c6a:	4608      	movne	r0, r1
 8000c6c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c70:	4601      	movne	r1, r0
 8000c72:	0242      	lsls	r2, r0, #9
 8000c74:	bf06      	itte	eq
 8000c76:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c7a:	ea90 0f01 	teqeq	r0, r1
 8000c7e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c82:	4770      	bx	lr

08000c84 <__aeabi_ui2f>:
 8000c84:	f04f 0300 	mov.w	r3, #0
 8000c88:	e004      	b.n	8000c94 <__aeabi_i2f+0x8>
 8000c8a:	bf00      	nop

08000c8c <__aeabi_i2f>:
 8000c8c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c90:	bf48      	it	mi
 8000c92:	4240      	negmi	r0, r0
 8000c94:	ea5f 0c00 	movs.w	ip, r0
 8000c98:	bf08      	it	eq
 8000c9a:	4770      	bxeq	lr
 8000c9c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000ca0:	4601      	mov	r1, r0
 8000ca2:	f04f 0000 	mov.w	r0, #0
 8000ca6:	e01c      	b.n	8000ce2 <__aeabi_l2f+0x2a>

08000ca8 <__aeabi_ul2f>:
 8000ca8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cac:	bf08      	it	eq
 8000cae:	4770      	bxeq	lr
 8000cb0:	f04f 0300 	mov.w	r3, #0
 8000cb4:	e00a      	b.n	8000ccc <__aeabi_l2f+0x14>
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_l2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cc4:	d502      	bpl.n	8000ccc <__aeabi_l2f+0x14>
 8000cc6:	4240      	negs	r0, r0
 8000cc8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ccc:	ea5f 0c01 	movs.w	ip, r1
 8000cd0:	bf02      	ittt	eq
 8000cd2:	4684      	moveq	ip, r0
 8000cd4:	4601      	moveq	r1, r0
 8000cd6:	2000      	moveq	r0, #0
 8000cd8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cdc:	bf08      	it	eq
 8000cde:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000ce2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000ce6:	fabc f28c 	clz	r2, ip
 8000cea:	3a08      	subs	r2, #8
 8000cec:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000cf0:	db10      	blt.n	8000d14 <__aeabi_l2f+0x5c>
 8000cf2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cf6:	4463      	add	r3, ip
 8000cf8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cfc:	f1c2 0220 	rsb	r2, r2, #32
 8000d00:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d04:	fa20 f202 	lsr.w	r2, r0, r2
 8000d08:	eb43 0002 	adc.w	r0, r3, r2
 8000d0c:	bf08      	it	eq
 8000d0e:	f020 0001 	biceq.w	r0, r0, #1
 8000d12:	4770      	bx	lr
 8000d14:	f102 0220 	add.w	r2, r2, #32
 8000d18:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d1c:	f1c2 0220 	rsb	r2, r2, #32
 8000d20:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d24:	fa21 f202 	lsr.w	r2, r1, r2
 8000d28:	eb43 0002 	adc.w	r0, r3, r2
 8000d2c:	bf08      	it	eq
 8000d2e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d32:	4770      	bx	lr

08000d34 <__aeabi_fmul>:
 8000d34:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d38:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d3c:	bf1e      	ittt	ne
 8000d3e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d42:	ea92 0f0c 	teqne	r2, ip
 8000d46:	ea93 0f0c 	teqne	r3, ip
 8000d4a:	d06f      	beq.n	8000e2c <__aeabi_fmul+0xf8>
 8000d4c:	441a      	add	r2, r3
 8000d4e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d52:	0240      	lsls	r0, r0, #9
 8000d54:	bf18      	it	ne
 8000d56:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d5a:	d01e      	beq.n	8000d9a <__aeabi_fmul+0x66>
 8000d5c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d60:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d64:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d68:	fba0 3101 	umull	r3, r1, r0, r1
 8000d6c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d70:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d74:	bf3e      	ittt	cc
 8000d76:	0049      	lslcc	r1, r1, #1
 8000d78:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d7c:	005b      	lslcc	r3, r3, #1
 8000d7e:	ea40 0001 	orr.w	r0, r0, r1
 8000d82:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d86:	2afd      	cmp	r2, #253	; 0xfd
 8000d88:	d81d      	bhi.n	8000dc6 <__aeabi_fmul+0x92>
 8000d8a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d8e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d92:	bf08      	it	eq
 8000d94:	f020 0001 	biceq.w	r0, r0, #1
 8000d98:	4770      	bx	lr
 8000d9a:	f090 0f00 	teq	r0, #0
 8000d9e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000da2:	bf08      	it	eq
 8000da4:	0249      	lsleq	r1, r1, #9
 8000da6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000daa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dae:	3a7f      	subs	r2, #127	; 0x7f
 8000db0:	bfc2      	ittt	gt
 8000db2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000db6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dba:	4770      	bxgt	lr
 8000dbc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dc0:	f04f 0300 	mov.w	r3, #0
 8000dc4:	3a01      	subs	r2, #1
 8000dc6:	dc5d      	bgt.n	8000e84 <__aeabi_fmul+0x150>
 8000dc8:	f112 0f19 	cmn.w	r2, #25
 8000dcc:	bfdc      	itt	le
 8000dce:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000dd2:	4770      	bxle	lr
 8000dd4:	f1c2 0200 	rsb	r2, r2, #0
 8000dd8:	0041      	lsls	r1, r0, #1
 8000dda:	fa21 f102 	lsr.w	r1, r1, r2
 8000dde:	f1c2 0220 	rsb	r2, r2, #32
 8000de2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000de6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dea:	f140 0000 	adc.w	r0, r0, #0
 8000dee:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000df2:	bf08      	it	eq
 8000df4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000df8:	4770      	bx	lr
 8000dfa:	f092 0f00 	teq	r2, #0
 8000dfe:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e02:	bf02      	ittt	eq
 8000e04:	0040      	lsleq	r0, r0, #1
 8000e06:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e0a:	3a01      	subeq	r2, #1
 8000e0c:	d0f9      	beq.n	8000e02 <__aeabi_fmul+0xce>
 8000e0e:	ea40 000c 	orr.w	r0, r0, ip
 8000e12:	f093 0f00 	teq	r3, #0
 8000e16:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e1a:	bf02      	ittt	eq
 8000e1c:	0049      	lsleq	r1, r1, #1
 8000e1e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e22:	3b01      	subeq	r3, #1
 8000e24:	d0f9      	beq.n	8000e1a <__aeabi_fmul+0xe6>
 8000e26:	ea41 010c 	orr.w	r1, r1, ip
 8000e2a:	e78f      	b.n	8000d4c <__aeabi_fmul+0x18>
 8000e2c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e30:	ea92 0f0c 	teq	r2, ip
 8000e34:	bf18      	it	ne
 8000e36:	ea93 0f0c 	teqne	r3, ip
 8000e3a:	d00a      	beq.n	8000e52 <__aeabi_fmul+0x11e>
 8000e3c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e40:	bf18      	it	ne
 8000e42:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e46:	d1d8      	bne.n	8000dfa <__aeabi_fmul+0xc6>
 8000e48:	ea80 0001 	eor.w	r0, r0, r1
 8000e4c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e50:	4770      	bx	lr
 8000e52:	f090 0f00 	teq	r0, #0
 8000e56:	bf17      	itett	ne
 8000e58:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e5c:	4608      	moveq	r0, r1
 8000e5e:	f091 0f00 	teqne	r1, #0
 8000e62:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e66:	d014      	beq.n	8000e92 <__aeabi_fmul+0x15e>
 8000e68:	ea92 0f0c 	teq	r2, ip
 8000e6c:	d101      	bne.n	8000e72 <__aeabi_fmul+0x13e>
 8000e6e:	0242      	lsls	r2, r0, #9
 8000e70:	d10f      	bne.n	8000e92 <__aeabi_fmul+0x15e>
 8000e72:	ea93 0f0c 	teq	r3, ip
 8000e76:	d103      	bne.n	8000e80 <__aeabi_fmul+0x14c>
 8000e78:	024b      	lsls	r3, r1, #9
 8000e7a:	bf18      	it	ne
 8000e7c:	4608      	movne	r0, r1
 8000e7e:	d108      	bne.n	8000e92 <__aeabi_fmul+0x15e>
 8000e80:	ea80 0001 	eor.w	r0, r0, r1
 8000e84:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e88:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e8c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e90:	4770      	bx	lr
 8000e92:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e96:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e9a:	4770      	bx	lr

08000e9c <__aeabi_fdiv>:
 8000e9c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ea0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ea4:	bf1e      	ittt	ne
 8000ea6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eaa:	ea92 0f0c 	teqne	r2, ip
 8000eae:	ea93 0f0c 	teqne	r3, ip
 8000eb2:	d069      	beq.n	8000f88 <__aeabi_fdiv+0xec>
 8000eb4:	eba2 0203 	sub.w	r2, r2, r3
 8000eb8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ebc:	0249      	lsls	r1, r1, #9
 8000ebe:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ec2:	d037      	beq.n	8000f34 <__aeabi_fdiv+0x98>
 8000ec4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ec8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ecc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ed0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	bf38      	it	cc
 8000ed8:	005b      	lslcc	r3, r3, #1
 8000eda:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000ede:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ee2:	428b      	cmp	r3, r1
 8000ee4:	bf24      	itt	cs
 8000ee6:	1a5b      	subcs	r3, r3, r1
 8000ee8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000eec:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ef0:	bf24      	itt	cs
 8000ef2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ef6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000efa:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000efe:	bf24      	itt	cs
 8000f00:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f04:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f08:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f0c:	bf24      	itt	cs
 8000f0e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f12:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f16:	011b      	lsls	r3, r3, #4
 8000f18:	bf18      	it	ne
 8000f1a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f1e:	d1e0      	bne.n	8000ee2 <__aeabi_fdiv+0x46>
 8000f20:	2afd      	cmp	r2, #253	; 0xfd
 8000f22:	f63f af50 	bhi.w	8000dc6 <__aeabi_fmul+0x92>
 8000f26:	428b      	cmp	r3, r1
 8000f28:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f2c:	bf08      	it	eq
 8000f2e:	f020 0001 	biceq.w	r0, r0, #1
 8000f32:	4770      	bx	lr
 8000f34:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f38:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f3c:	327f      	adds	r2, #127	; 0x7f
 8000f3e:	bfc2      	ittt	gt
 8000f40:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f44:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f48:	4770      	bxgt	lr
 8000f4a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f4e:	f04f 0300 	mov.w	r3, #0
 8000f52:	3a01      	subs	r2, #1
 8000f54:	e737      	b.n	8000dc6 <__aeabi_fmul+0x92>
 8000f56:	f092 0f00 	teq	r2, #0
 8000f5a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f5e:	bf02      	ittt	eq
 8000f60:	0040      	lsleq	r0, r0, #1
 8000f62:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f66:	3a01      	subeq	r2, #1
 8000f68:	d0f9      	beq.n	8000f5e <__aeabi_fdiv+0xc2>
 8000f6a:	ea40 000c 	orr.w	r0, r0, ip
 8000f6e:	f093 0f00 	teq	r3, #0
 8000f72:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f76:	bf02      	ittt	eq
 8000f78:	0049      	lsleq	r1, r1, #1
 8000f7a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f7e:	3b01      	subeq	r3, #1
 8000f80:	d0f9      	beq.n	8000f76 <__aeabi_fdiv+0xda>
 8000f82:	ea41 010c 	orr.w	r1, r1, ip
 8000f86:	e795      	b.n	8000eb4 <__aeabi_fdiv+0x18>
 8000f88:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f8c:	ea92 0f0c 	teq	r2, ip
 8000f90:	d108      	bne.n	8000fa4 <__aeabi_fdiv+0x108>
 8000f92:	0242      	lsls	r2, r0, #9
 8000f94:	f47f af7d 	bne.w	8000e92 <__aeabi_fmul+0x15e>
 8000f98:	ea93 0f0c 	teq	r3, ip
 8000f9c:	f47f af70 	bne.w	8000e80 <__aeabi_fmul+0x14c>
 8000fa0:	4608      	mov	r0, r1
 8000fa2:	e776      	b.n	8000e92 <__aeabi_fmul+0x15e>
 8000fa4:	ea93 0f0c 	teq	r3, ip
 8000fa8:	d104      	bne.n	8000fb4 <__aeabi_fdiv+0x118>
 8000faa:	024b      	lsls	r3, r1, #9
 8000fac:	f43f af4c 	beq.w	8000e48 <__aeabi_fmul+0x114>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e76e      	b.n	8000e92 <__aeabi_fmul+0x15e>
 8000fb4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fb8:	bf18      	it	ne
 8000fba:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fbe:	d1ca      	bne.n	8000f56 <__aeabi_fdiv+0xba>
 8000fc0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fc4:	f47f af5c 	bne.w	8000e80 <__aeabi_fmul+0x14c>
 8000fc8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fcc:	f47f af3c 	bne.w	8000e48 <__aeabi_fmul+0x114>
 8000fd0:	e75f      	b.n	8000e92 <__aeabi_fmul+0x15e>
 8000fd2:	bf00      	nop

08000fd4 <__aeabi_f2iz>:
 8000fd4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fd8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000fdc:	d30f      	bcc.n	8000ffe <__aeabi_f2iz+0x2a>
 8000fde:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000fe2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000fe6:	d90d      	bls.n	8001004 <__aeabi_f2iz+0x30>
 8000fe8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000fec:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ff0:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000ff4:	fa23 f002 	lsr.w	r0, r3, r2
 8000ff8:	bf18      	it	ne
 8000ffa:	4240      	negne	r0, r0
 8000ffc:	4770      	bx	lr
 8000ffe:	f04f 0000 	mov.w	r0, #0
 8001002:	4770      	bx	lr
 8001004:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001008:	d101      	bne.n	800100e <__aeabi_f2iz+0x3a>
 800100a:	0242      	lsls	r2, r0, #9
 800100c:	d105      	bne.n	800101a <__aeabi_f2iz+0x46>
 800100e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8001012:	bf08      	it	eq
 8001014:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001018:	4770      	bx	lr
 800101a:	f04f 0000 	mov.w	r0, #0
 800101e:	4770      	bx	lr

08001020 <__aeabi_d2lz>:
 8001020:	b538      	push	{r3, r4, r5, lr}
 8001022:	460c      	mov	r4, r1
 8001024:	4605      	mov	r5, r0
 8001026:	4621      	mov	r1, r4
 8001028:	4628      	mov	r0, r5
 800102a:	2200      	movs	r2, #0
 800102c:	2300      	movs	r3, #0
 800102e:	f7ff fcc5 	bl	80009bc <__aeabi_dcmplt>
 8001032:	b928      	cbnz	r0, 8001040 <__aeabi_d2lz+0x20>
 8001034:	4628      	mov	r0, r5
 8001036:	4621      	mov	r1, r4
 8001038:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800103c:	f000 b80a 	b.w	8001054 <__aeabi_d2ulz>
 8001040:	4628      	mov	r0, r5
 8001042:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8001046:	f000 f805 	bl	8001054 <__aeabi_d2ulz>
 800104a:	4240      	negs	r0, r0
 800104c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001050:	bd38      	pop	{r3, r4, r5, pc}
 8001052:	bf00      	nop

08001054 <__aeabi_d2ulz>:
 8001054:	b5d0      	push	{r4, r6, r7, lr}
 8001056:	2200      	movs	r2, #0
 8001058:	4b0b      	ldr	r3, [pc, #44]	; (8001088 <__aeabi_d2ulz+0x34>)
 800105a:	4606      	mov	r6, r0
 800105c:	460f      	mov	r7, r1
 800105e:	f7ff fa3b 	bl	80004d8 <__aeabi_dmul>
 8001062:	f7ff fce9 	bl	8000a38 <__aeabi_d2uiz>
 8001066:	4604      	mov	r4, r0
 8001068:	f7ff f9bc 	bl	80003e4 <__aeabi_ui2d>
 800106c:	2200      	movs	r2, #0
 800106e:	4b07      	ldr	r3, [pc, #28]	; (800108c <__aeabi_d2ulz+0x38>)
 8001070:	f7ff fa32 	bl	80004d8 <__aeabi_dmul>
 8001074:	4602      	mov	r2, r0
 8001076:	460b      	mov	r3, r1
 8001078:	4630      	mov	r0, r6
 800107a:	4639      	mov	r1, r7
 800107c:	f7ff f874 	bl	8000168 <__aeabi_dsub>
 8001080:	f7ff fcda 	bl	8000a38 <__aeabi_d2uiz>
 8001084:	4621      	mov	r1, r4
 8001086:	bdd0      	pop	{r4, r6, r7, pc}
 8001088:	3df00000 	.word	0x3df00000
 800108c:	41f00000 	.word	0x41f00000

08001090 <reverse>:
 */

#include "Float_String_Convert.h"

void reverse(char* str, int len)
{
 8001090:	b480      	push	{r7}
 8001092:	b087      	sub	sp, #28
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
 8001098:	6039      	str	r1, [r7, #0]
    int i = 0, j = len - 1, temp;
 800109a:	2300      	movs	r3, #0
 800109c:	617b      	str	r3, [r7, #20]
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	3b01      	subs	r3, #1
 80010a2:	613b      	str	r3, [r7, #16]
    while (i < j) {
 80010a4:	e018      	b.n	80010d8 <reverse+0x48>
        temp = str[i];
 80010a6:	697b      	ldr	r3, [r7, #20]
 80010a8:	687a      	ldr	r2, [r7, #4]
 80010aa:	4413      	add	r3, r2
 80010ac:	781b      	ldrb	r3, [r3, #0]
 80010ae:	60fb      	str	r3, [r7, #12]
        str[i] = str[j];
 80010b0:	693b      	ldr	r3, [r7, #16]
 80010b2:	687a      	ldr	r2, [r7, #4]
 80010b4:	441a      	add	r2, r3
 80010b6:	697b      	ldr	r3, [r7, #20]
 80010b8:	6879      	ldr	r1, [r7, #4]
 80010ba:	440b      	add	r3, r1
 80010bc:	7812      	ldrb	r2, [r2, #0]
 80010be:	701a      	strb	r2, [r3, #0]
        str[j] = temp;
 80010c0:	693b      	ldr	r3, [r7, #16]
 80010c2:	687a      	ldr	r2, [r7, #4]
 80010c4:	4413      	add	r3, r2
 80010c6:	68fa      	ldr	r2, [r7, #12]
 80010c8:	b2d2      	uxtb	r2, r2
 80010ca:	701a      	strb	r2, [r3, #0]
        i++;
 80010cc:	697b      	ldr	r3, [r7, #20]
 80010ce:	3301      	adds	r3, #1
 80010d0:	617b      	str	r3, [r7, #20]
        j--;
 80010d2:	693b      	ldr	r3, [r7, #16]
 80010d4:	3b01      	subs	r3, #1
 80010d6:	613b      	str	r3, [r7, #16]
    while (i < j) {
 80010d8:	697a      	ldr	r2, [r7, #20]
 80010da:	693b      	ldr	r3, [r7, #16]
 80010dc:	429a      	cmp	r2, r3
 80010de:	dbe2      	blt.n	80010a6 <reverse+0x16>
    }
}
 80010e0:	bf00      	nop
 80010e2:	bf00      	nop
 80010e4:	371c      	adds	r7, #28
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bc80      	pop	{r7}
 80010ea:	4770      	bx	lr

080010ec <int_to_string>:
// Converts a given integer x to string str[].
// d is the number of digits required in the output.
// If d is more than the number of digits in x,
// then 0s are added at the beginning.
int int_to_string(int x, char str[], int d)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b086      	sub	sp, #24
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	60f8      	str	r0, [r7, #12]
 80010f4:	60b9      	str	r1, [r7, #8]
 80010f6:	607a      	str	r2, [r7, #4]
    int i = 0;
 80010f8:	2300      	movs	r3, #0
 80010fa:	617b      	str	r3, [r7, #20]
    while (x) {
 80010fc:	e01d      	b.n	800113a <int_to_string+0x4e>
        str[i++] = (x % 10) + '0';
 80010fe:	68fa      	ldr	r2, [r7, #12]
 8001100:	4b1d      	ldr	r3, [pc, #116]	; (8001178 <int_to_string+0x8c>)
 8001102:	fb83 1302 	smull	r1, r3, r3, r2
 8001106:	1099      	asrs	r1, r3, #2
 8001108:	17d3      	asrs	r3, r2, #31
 800110a:	1ac9      	subs	r1, r1, r3
 800110c:	460b      	mov	r3, r1
 800110e:	009b      	lsls	r3, r3, #2
 8001110:	440b      	add	r3, r1
 8001112:	005b      	lsls	r3, r3, #1
 8001114:	1ad1      	subs	r1, r2, r3
 8001116:	b2ca      	uxtb	r2, r1
 8001118:	697b      	ldr	r3, [r7, #20]
 800111a:	1c59      	adds	r1, r3, #1
 800111c:	6179      	str	r1, [r7, #20]
 800111e:	4619      	mov	r1, r3
 8001120:	68bb      	ldr	r3, [r7, #8]
 8001122:	440b      	add	r3, r1
 8001124:	3230      	adds	r2, #48	; 0x30
 8001126:	b2d2      	uxtb	r2, r2
 8001128:	701a      	strb	r2, [r3, #0]
        x = x / 10;
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	4a12      	ldr	r2, [pc, #72]	; (8001178 <int_to_string+0x8c>)
 800112e:	fb82 1203 	smull	r1, r2, r2, r3
 8001132:	1092      	asrs	r2, r2, #2
 8001134:	17db      	asrs	r3, r3, #31
 8001136:	1ad3      	subs	r3, r2, r3
 8001138:	60fb      	str	r3, [r7, #12]
    while (x) {
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d1de      	bne.n	80010fe <int_to_string+0x12>
    }

    // If number of digits required is more, then
    // add 0s at the beginning
    while (i < d)
 8001140:	e007      	b.n	8001152 <int_to_string+0x66>
        str[i++] = '0';
 8001142:	697b      	ldr	r3, [r7, #20]
 8001144:	1c5a      	adds	r2, r3, #1
 8001146:	617a      	str	r2, [r7, #20]
 8001148:	461a      	mov	r2, r3
 800114a:	68bb      	ldr	r3, [r7, #8]
 800114c:	4413      	add	r3, r2
 800114e:	2230      	movs	r2, #48	; 0x30
 8001150:	701a      	strb	r2, [r3, #0]
    while (i < d)
 8001152:	697a      	ldr	r2, [r7, #20]
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	429a      	cmp	r2, r3
 8001158:	dbf3      	blt.n	8001142 <int_to_string+0x56>

    reverse(str, i);
 800115a:	6979      	ldr	r1, [r7, #20]
 800115c:	68b8      	ldr	r0, [r7, #8]
 800115e:	f7ff ff97 	bl	8001090 <reverse>
    str[i] = '\0';
 8001162:	697b      	ldr	r3, [r7, #20]
 8001164:	68ba      	ldr	r2, [r7, #8]
 8001166:	4413      	add	r3, r2
 8001168:	2200      	movs	r2, #0
 800116a:	701a      	strb	r2, [r3, #0]
    return i;
 800116c:	697b      	ldr	r3, [r7, #20]
}
 800116e:	4618      	mov	r0, r3
 8001170:	3718      	adds	r7, #24
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	66666667 	.word	0x66666667

0800117c <ftoa>:

// Converts a floating-point/double number to a string.
void ftoa(float n, char* res, int afterpoint)
{
 800117c:	b5b0      	push	{r4, r5, r7, lr}
 800117e:	b088      	sub	sp, #32
 8001180:	af00      	add	r7, sp, #0
 8001182:	60f8      	str	r0, [r7, #12]
 8001184:	60b9      	str	r1, [r7, #8]
 8001186:	607a      	str	r2, [r7, #4]
    // Extract integer part
    int ipart = (int)n;
 8001188:	68f8      	ldr	r0, [r7, #12]
 800118a:	f7ff ff23 	bl	8000fd4 <__aeabi_f2iz>
 800118e:	4603      	mov	r3, r0
 8001190:	61fb      	str	r3, [r7, #28]

    // Extract floating part
    float fpart = n - (float)ipart;
 8001192:	69f8      	ldr	r0, [r7, #28]
 8001194:	f7ff fd7a 	bl	8000c8c <__aeabi_i2f>
 8001198:	4603      	mov	r3, r0
 800119a:	4619      	mov	r1, r3
 800119c:	68f8      	ldr	r0, [r7, #12]
 800119e:	f7ff fcbf 	bl	8000b20 <__aeabi_fsub>
 80011a2:	4603      	mov	r3, r0
 80011a4:	61bb      	str	r3, [r7, #24]

    // convert integer part to string
    int i = int_to_string(ipart, res, 0);
 80011a6:	2200      	movs	r2, #0
 80011a8:	68b9      	ldr	r1, [r7, #8]
 80011aa:	69f8      	ldr	r0, [r7, #28]
 80011ac:	f7ff ff9e 	bl	80010ec <int_to_string>
 80011b0:	6178      	str	r0, [r7, #20]

    // check for display option after point
    if (afterpoint != 0) {
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d02c      	beq.n	8001212 <ftoa+0x96>
        res[i] = '.'; // add dot
 80011b8:	697b      	ldr	r3, [r7, #20]
 80011ba:	68ba      	ldr	r2, [r7, #8]
 80011bc:	4413      	add	r3, r2
 80011be:	222e      	movs	r2, #46	; 0x2e
 80011c0:	701a      	strb	r2, [r3, #0]

        // Get the value of fraction part upto given no.
        // of points after dot. The third parameter
        // is needed to handle cases like 233.007
        fpart = fpart * pow(10, afterpoint);
 80011c2:	69b8      	ldr	r0, [r7, #24]
 80011c4:	f7ff f930 	bl	8000428 <__aeabi_f2d>
 80011c8:	4604      	mov	r4, r0
 80011ca:	460d      	mov	r5, r1
 80011cc:	6878      	ldr	r0, [r7, #4]
 80011ce:	f7ff f919 	bl	8000404 <__aeabi_i2d>
 80011d2:	4602      	mov	r2, r0
 80011d4:	460b      	mov	r3, r1
 80011d6:	f04f 0000 	mov.w	r0, #0
 80011da:	4910      	ldr	r1, [pc, #64]	; (800121c <ftoa+0xa0>)
 80011dc:	f005 fc7c 	bl	8006ad8 <pow>
 80011e0:	4602      	mov	r2, r0
 80011e2:	460b      	mov	r3, r1
 80011e4:	4620      	mov	r0, r4
 80011e6:	4629      	mov	r1, r5
 80011e8:	f7ff f976 	bl	80004d8 <__aeabi_dmul>
 80011ec:	4602      	mov	r2, r0
 80011ee:	460b      	mov	r3, r1
 80011f0:	4610      	mov	r0, r2
 80011f2:	4619      	mov	r1, r3
 80011f4:	f7ff fc40 	bl	8000a78 <__aeabi_d2f>
 80011f8:	4603      	mov	r3, r0
 80011fa:	61bb      	str	r3, [r7, #24]

        int_to_string((int)fpart, res + i + 1, afterpoint);
 80011fc:	69b8      	ldr	r0, [r7, #24]
 80011fe:	f7ff fee9 	bl	8000fd4 <__aeabi_f2iz>
 8001202:	697b      	ldr	r3, [r7, #20]
 8001204:	3301      	adds	r3, #1
 8001206:	68ba      	ldr	r2, [r7, #8]
 8001208:	4413      	add	r3, r2
 800120a:	687a      	ldr	r2, [r7, #4]
 800120c:	4619      	mov	r1, r3
 800120e:	f7ff ff6d 	bl	80010ec <int_to_string>
    }
}
 8001212:	bf00      	nop
 8001214:	3720      	adds	r7, #32
 8001216:	46bd      	mov	sp, r7
 8001218:	bdb0      	pop	{r4, r5, r7, pc}
 800121a:	bf00      	nop
 800121c:	40240000 	.word	0x40240000

08001220 <convert>:

#include "ST47_Neo6M.h"
GPS_Struct gps;

float convert(float location)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b086      	sub	sp, #24
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
	 float degrees = floor(location / 100);
 8001228:	4922      	ldr	r1, [pc, #136]	; (80012b4 <convert+0x94>)
 800122a:	6878      	ldr	r0, [r7, #4]
 800122c:	f7ff fe36 	bl	8000e9c <__aeabi_fdiv>
 8001230:	4603      	mov	r3, r0
 8001232:	4618      	mov	r0, r3
 8001234:	f7ff f8f8 	bl	8000428 <__aeabi_f2d>
 8001238:	4602      	mov	r2, r0
 800123a:	460b      	mov	r3, r1
 800123c:	4610      	mov	r0, r2
 800123e:	4619      	mov	r1, r3
 8001240:	f005 fbca 	bl	80069d8 <floor>
 8001244:	4602      	mov	r2, r0
 8001246:	460b      	mov	r3, r1
 8001248:	4610      	mov	r0, r2
 800124a:	4619      	mov	r1, r3
 800124c:	f7ff fc14 	bl	8000a78 <__aeabi_d2f>
 8001250:	4603      	mov	r3, r0
 8001252:	617b      	str	r3, [r7, #20]
	 double minutes = location - (100 * degrees);
 8001254:	4917      	ldr	r1, [pc, #92]	; (80012b4 <convert+0x94>)
 8001256:	6978      	ldr	r0, [r7, #20]
 8001258:	f7ff fd6c 	bl	8000d34 <__aeabi_fmul>
 800125c:	4603      	mov	r3, r0
 800125e:	4619      	mov	r1, r3
 8001260:	6878      	ldr	r0, [r7, #4]
 8001262:	f7ff fc5d 	bl	8000b20 <__aeabi_fsub>
 8001266:	4603      	mov	r3, r0
 8001268:	4618      	mov	r0, r3
 800126a:	f7ff f8dd 	bl	8000428 <__aeabi_f2d>
 800126e:	4602      	mov	r2, r0
 8001270:	460b      	mov	r3, r1
 8001272:	e9c7 2302 	strd	r2, r3, [r7, #8]
	 minutes /= 60;
 8001276:	f04f 0200 	mov.w	r2, #0
 800127a:	4b0f      	ldr	r3, [pc, #60]	; (80012b8 <convert+0x98>)
 800127c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001280:	f7ff fa54 	bl	800072c <__aeabi_ddiv>
 8001284:	4602      	mov	r2, r0
 8001286:	460b      	mov	r3, r1
 8001288:	e9c7 2302 	strd	r2, r3, [r7, #8]
	 degrees += minutes;
 800128c:	6978      	ldr	r0, [r7, #20]
 800128e:	f7ff f8cb 	bl	8000428 <__aeabi_f2d>
 8001292:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001296:	f7fe ff69 	bl	800016c <__adddf3>
 800129a:	4602      	mov	r2, r0
 800129c:	460b      	mov	r3, r1
 800129e:	4610      	mov	r0, r2
 80012a0:	4619      	mov	r1, r3
 80012a2:	f7ff fbe9 	bl	8000a78 <__aeabi_d2f>
 80012a6:	4603      	mov	r3, r0
 80012a8:	617b      	str	r3, [r7, #20]
	 return degrees;
 80012aa:	697b      	ldr	r3, [r7, #20]
}
 80012ac:	4618      	mov	r0, r3
 80012ae:	3718      	adds	r7, #24
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	42c80000 	.word	0x42c80000
 80012b8:	404e0000 	.word	0x404e0000

080012bc <neo_init>:

void neo_init()
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0
	gps.index = 0;
 80012c0:	4b05      	ldr	r3, [pc, #20]	; (80012d8 <neo_init+0x1c>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	705a      	strb	r2, [r3, #1]
	neo_on();
 80012c6:	f000 f80b 	bl	80012e0 <neo_on>
	HAL_UART_Receive_IT(&huart1, &gps.rx, 1);
 80012ca:	2201      	movs	r2, #1
 80012cc:	4902      	ldr	r1, [pc, #8]	; (80012d8 <neo_init+0x1c>)
 80012ce:	4803      	ldr	r0, [pc, #12]	; (80012dc <neo_init+0x20>)
 80012d0:	f001 ff4e 	bl	8003170 <HAL_UART_Receive_IT>
}
 80012d4:	bf00      	nop
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	20000280 	.word	0x20000280
 80012dc:	20000410 	.word	0x20000410

080012e0 <neo_on>:

void neo_on()
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPS_VOLTAGE_GPIO_Port, GPS_VOLTAGE_Pin, GPIO_PIN_SET);
 80012e4:	2201      	movs	r2, #1
 80012e6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80012ea:	4802      	ldr	r0, [pc, #8]	; (80012f4 <neo_on+0x14>)
 80012ec:	f001 f976 	bl	80025dc <HAL_GPIO_WritePin>
}
 80012f0:	bf00      	nop
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	40010800 	.word	0x40010800

080012f8 <neo_callback>:
{
	HAL_GPIO_WritePin(GPS_VOLTAGE_GPIO_Port, GPS_VOLTAGE_Pin, GPIO_PIN_RESET);
}

void neo_callback()
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	af00      	add	r7, sp, #0
	if(gps.rx == '\n')
 80012fc:	4b0f      	ldr	r3, [pc, #60]	; (800133c <neo_callback+0x44>)
 80012fe:	781b      	ldrb	r3, [r3, #0]
 8001300:	2b0a      	cmp	r3, #10
 8001302:	d107      	bne.n	8001314 <neo_callback+0x1c>
	{
		gps.flag = true;
 8001304:	4b0d      	ldr	r3, [pc, #52]	; (800133c <neo_callback+0x44>)
 8001306:	2201      	movs	r2, #1
 8001308:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
		gps.index = 0;
 800130c:	4b0b      	ldr	r3, [pc, #44]	; (800133c <neo_callback+0x44>)
 800130e:	2200      	movs	r2, #0
 8001310:	705a      	strb	r2, [r3, #1]
 8001312:	e00b      	b.n	800132c <neo_callback+0x34>
	}
	else gps.buffer[gps.index ++] = gps.rx;
 8001314:	4b09      	ldr	r3, [pc, #36]	; (800133c <neo_callback+0x44>)
 8001316:	785b      	ldrb	r3, [r3, #1]
 8001318:	1c5a      	adds	r2, r3, #1
 800131a:	b2d1      	uxtb	r1, r2
 800131c:	4a07      	ldr	r2, [pc, #28]	; (800133c <neo_callback+0x44>)
 800131e:	7051      	strb	r1, [r2, #1]
 8001320:	4619      	mov	r1, r3
 8001322:	4b06      	ldr	r3, [pc, #24]	; (800133c <neo_callback+0x44>)
 8001324:	781a      	ldrb	r2, [r3, #0]
 8001326:	4b05      	ldr	r3, [pc, #20]	; (800133c <neo_callback+0x44>)
 8001328:	440b      	add	r3, r1
 800132a:	709a      	strb	r2, [r3, #2]
	HAL_UART_Receive_IT(&huart1, &gps.rx, 1);
 800132c:	2201      	movs	r2, #1
 800132e:	4903      	ldr	r1, [pc, #12]	; (800133c <neo_callback+0x44>)
 8001330:	4803      	ldr	r0, [pc, #12]	; (8001340 <neo_callback+0x48>)
 8001332:	f001 ff1d 	bl	8003170 <HAL_UART_Receive_IT>
}
 8001336:	bf00      	nop
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	20000280 	.word	0x20000280
 8001340:	20000410 	.word	0x20000410

08001344 <neo_gps_message_comleted>:

bool neo_gps_message_comleted()
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0
	return gps.flag;
 8001348:	4b03      	ldr	r3, [pc, #12]	; (8001358 <neo_gps_message_comleted+0x14>)
 800134a:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
}
 800134e:	4618      	mov	r0, r3
 8001350:	46bd      	mov	sp, r7
 8001352:	bc80      	pop	{r7}
 8001354:	4770      	bx	lr
 8001356:	bf00      	nop
 8001358:	20000280 	.word	0x20000280

0800135c <neo_gps_process_data>:

void neo_gps_process_data(char* buffer)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b084      	sub	sp, #16
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
	if(neo_gps_message_comleted() == true)
 8001364:	f7ff ffee 	bl	8001344 <neo_gps_message_comleted>
 8001368:	4603      	mov	r3, r0
 800136a:	2b00      	cmp	r3, #0
 800136c:	d056      	beq.n	800141c <neo_gps_process_data+0xc0>
	{
//		HAL_UART_Transmit(&debug, gps.buffer, sizeof(gps.buffer), 2000);
		char* response = malloc(strlen(gps.buffer) + 1);
 800136e:	482d      	ldr	r0, [pc, #180]	; (8001424 <neo_gps_process_data+0xc8>)
 8001370:	f7fe feee 	bl	8000150 <strlen>
 8001374:	4603      	mov	r3, r0
 8001376:	3301      	adds	r3, #1
 8001378:	4618      	mov	r0, r3
 800137a:	f002 fa7d 	bl	8003878 <malloc>
 800137e:	4603      	mov	r3, r0
 8001380:	60fb      	str	r3, [r7, #12]
		strcpy(response, gps.buffer);
 8001382:	4928      	ldr	r1, [pc, #160]	; (8001424 <neo_gps_process_data+0xc8>)
 8001384:	68f8      	ldr	r0, [r7, #12]
 8001386:	f002 fb65 	bl	8003a54 <strcpy>
		if(response != NULL)
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d03e      	beq.n	800140e <neo_gps_process_data+0xb2>
		{
			char* token = strtok(response, ",");
 8001390:	4925      	ldr	r1, [pc, #148]	; (8001428 <neo_gps_process_data+0xcc>)
 8001392:	68f8      	ldr	r0, [r7, #12]
 8001394:	f003 f9a0 	bl	80046d8 <strtok>
 8001398:	60b8      	str	r0, [r7, #8]
			strcpy(gps.gpgga.time, strtok(NULL, ","));
 800139a:	4923      	ldr	r1, [pc, #140]	; (8001428 <neo_gps_process_data+0xcc>)
 800139c:	2000      	movs	r0, #0
 800139e:	f003 f99b 	bl	80046d8 <strtok>
 80013a2:	4603      	mov	r3, r0
 80013a4:	4619      	mov	r1, r3
 80013a6:	4821      	ldr	r0, [pc, #132]	; (800142c <neo_gps_process_data+0xd0>)
 80013a8:	f002 fb54 	bl	8003a54 <strcpy>
			gps.gpgga.latitude = atof(strtok(NULL, ","));
 80013ac:	491e      	ldr	r1, [pc, #120]	; (8001428 <neo_gps_process_data+0xcc>)
 80013ae:	2000      	movs	r0, #0
 80013b0:	f003 f992 	bl	80046d8 <strtok>
 80013b4:	4603      	mov	r3, r0
 80013b6:	4618      	mov	r0, r3
 80013b8:	f002 fa30 	bl	800381c <atof>
 80013bc:	4602      	mov	r2, r0
 80013be:	460b      	mov	r3, r1
 80013c0:	4610      	mov	r0, r2
 80013c2:	4619      	mov	r1, r3
 80013c4:	f7ff fb58 	bl	8000a78 <__aeabi_d2f>
 80013c8:	4603      	mov	r3, r0
 80013ca:	4a19      	ldr	r2, [pc, #100]	; (8001430 <neo_gps_process_data+0xd4>)
 80013cc:	6753      	str	r3, [r2, #116]	; 0x74
			gps.gpgga.ns_indicator = strtok(NULL, ",");
 80013ce:	4916      	ldr	r1, [pc, #88]	; (8001428 <neo_gps_process_data+0xcc>)
 80013d0:	2000      	movs	r0, #0
 80013d2:	f003 f981 	bl	80046d8 <strtok>
 80013d6:	4603      	mov	r3, r0
 80013d8:	4a15      	ldr	r2, [pc, #84]	; (8001430 <neo_gps_process_data+0xd4>)
 80013da:	6793      	str	r3, [r2, #120]	; 0x78
			gps.gpgga.longtitude = atof(strtok(NULL, ","));
 80013dc:	4912      	ldr	r1, [pc, #72]	; (8001428 <neo_gps_process_data+0xcc>)
 80013de:	2000      	movs	r0, #0
 80013e0:	f003 f97a 	bl	80046d8 <strtok>
 80013e4:	4603      	mov	r3, r0
 80013e6:	4618      	mov	r0, r3
 80013e8:	f002 fa18 	bl	800381c <atof>
 80013ec:	4602      	mov	r2, r0
 80013ee:	460b      	mov	r3, r1
 80013f0:	4610      	mov	r0, r2
 80013f2:	4619      	mov	r1, r3
 80013f4:	f7ff fb40 	bl	8000a78 <__aeabi_d2f>
 80013f8:	4603      	mov	r3, r0
 80013fa:	4a0d      	ldr	r2, [pc, #52]	; (8001430 <neo_gps_process_data+0xd4>)
 80013fc:	67d3      	str	r3, [r2, #124]	; 0x7c
			gps.gpgga.ew_indicator = strtok(NULL, ",");
 80013fe:	490a      	ldr	r1, [pc, #40]	; (8001428 <neo_gps_process_data+0xcc>)
 8001400:	2000      	movs	r0, #0
 8001402:	f003 f969 	bl	80046d8 <strtok>
 8001406:	4603      	mov	r3, r0
 8001408:	4a09      	ldr	r2, [pc, #36]	; (8001430 <neo_gps_process_data+0xd4>)
 800140a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		}
		free(response);
 800140e:	68f8      	ldr	r0, [r7, #12]
 8001410:	f002 fa3a 	bl	8003888 <free>
		gps.flag = false;
 8001414:	4b06      	ldr	r3, [pc, #24]	; (8001430 <neo_gps_process_data+0xd4>)
 8001416:	2200      	movs	r2, #0
 8001418:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66

	}
}
 800141c:	bf00      	nop
 800141e:	3710      	adds	r7, #16
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}
 8001424:	20000282 	.word	0x20000282
 8001428:	08007a08 	.word	0x08007a08
 800142c:	200002e8 	.word	0x200002e8
 8001430:	20000280 	.word	0x20000280

08001434 <neo_get_gps_latitude>:

float neo_get_gps_latitude()
{
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
	return convert(gps.gpgga.latitude);
 8001438:	4b03      	ldr	r3, [pc, #12]	; (8001448 <neo_get_gps_latitude+0x14>)
 800143a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800143c:	4618      	mov	r0, r3
 800143e:	f7ff feef 	bl	8001220 <convert>
 8001442:	4603      	mov	r3, r0
}
 8001444:	4618      	mov	r0, r3
 8001446:	bd80      	pop	{r7, pc}
 8001448:	20000280 	.word	0x20000280

0800144c <neo_get_gps_longitude>:

float neo_get_gps_longitude()
{
 800144c:	b580      	push	{r7, lr}
 800144e:	af00      	add	r7, sp, #0
	return convert(gps.gpgga.longtitude);
 8001450:	4b03      	ldr	r3, [pc, #12]	; (8001460 <neo_get_gps_longitude+0x14>)
 8001452:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001454:	4618      	mov	r0, r3
 8001456:	f7ff fee3 	bl	8001220 <convert>
 800145a:	4603      	mov	r3, r0
}
 800145c:	4618      	mov	r0, r3
 800145e:	bd80      	pop	{r7, pc}
 8001460:	20000280 	.word	0x20000280

08001464 <simcom_delete_buffer>:

Simcom_Struct simcom;
char json_test[100];

void simcom_delete_buffer(char* buffer)
{
 8001464:	b480      	push	{r7}
 8001466:	b085      	sub	sp, #20
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
	simcom.at_cmd.index = 0;
 800146c:	4b0b      	ldr	r3, [pc, #44]	; (800149c <simcom_delete_buffer+0x38>)
 800146e:	2200      	movs	r2, #0
 8001470:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
	for(int i=0; i<SIMCOM_RESPONSE_MAX_SIZE;i++)
 8001474:	2300      	movs	r3, #0
 8001476:	60fb      	str	r3, [r7, #12]
 8001478:	e007      	b.n	800148a <simcom_delete_buffer+0x26>
	{
		buffer[i] = 0;
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	687a      	ldr	r2, [r7, #4]
 800147e:	4413      	add	r3, r2
 8001480:	2200      	movs	r2, #0
 8001482:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<SIMCOM_RESPONSE_MAX_SIZE;i++)
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	3301      	adds	r3, #1
 8001488:	60fb      	str	r3, [r7, #12]
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	2b63      	cmp	r3, #99	; 0x63
 800148e:	ddf4      	ble.n	800147a <simcom_delete_buffer+0x16>
	}
}
 8001490:	bf00      	nop
 8001492:	bf00      	nop
 8001494:	3714      	adds	r7, #20
 8001496:	46bd      	mov	sp, r7
 8001498:	bc80      	pop	{r7}
 800149a:	4770      	bx	lr
 800149c:	20000304 	.word	0x20000304

080014a0 <simcom_at_command>:

uint8_t simcom_at_command(char* command, char* response, uint32_t timeout)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b088      	sub	sp, #32
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	60f8      	str	r0, [r7, #12]
 80014a8:	60b9      	str	r1, [r7, #8]
 80014aa:	607a      	str	r2, [r7, #4]
	uint8_t status = 0;
 80014ac:	2300      	movs	r3, #0
 80014ae:	77fb      	strb	r3, [r7, #31]
	uint8_t received_byte[1];
	simcom_delete_buffer((char*)simcom.at_cmd.response);
 80014b0:	483f      	ldr	r0, [pc, #252]	; (80015b0 <simcom_at_command+0x110>)
 80014b2:	f7ff ffd7 	bl	8001464 <simcom_delete_buffer>
	uint32_t time_out_transmit = HAL_GetTick();
 80014b6:	f000 fd5b 	bl	8001f70 <HAL_GetTick>
 80014ba:	61b8      	str	r0, [r7, #24]
	uint32_t time_out_get_response = HAL_GetTick();
 80014bc:	f000 fd58 	bl	8001f70 <HAL_GetTick>
 80014c0:	6178      	str	r0, [r7, #20]

	HAL_UART_Transmit(&huart3, (uint8_t*)command, strlen(command), 5000);
 80014c2:	68f8      	ldr	r0, [r7, #12]
 80014c4:	f7fe fe44 	bl	8000150 <strlen>
 80014c8:	4603      	mov	r3, r0
 80014ca:	b29a      	uxth	r2, r3
 80014cc:	f241 3388 	movw	r3, #5000	; 0x1388
 80014d0:	68f9      	ldr	r1, [r7, #12]
 80014d2:	4838      	ldr	r0, [pc, #224]	; (80015b4 <simcom_at_command+0x114>)
 80014d4:	f001 fd1b 	bl	8002f0e <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart3, (uint8_t*)"\r\n", strlen("\r\n"), 5000);
 80014d8:	f241 3388 	movw	r3, #5000	; 0x1388
 80014dc:	2202      	movs	r2, #2
 80014de:	4936      	ldr	r1, [pc, #216]	; (80015b8 <simcom_at_command+0x118>)
 80014e0:	4834      	ldr	r0, [pc, #208]	; (80015b4 <simcom_at_command+0x114>)
 80014e2:	f001 fd14 	bl	8002f0e <HAL_UART_Transmit>

	while(status == 0)
 80014e6:	e05b      	b.n	80015a0 <simcom_at_command+0x100>
	{
		while(HAL_UART_Receive(&huart3, received_byte, 1, 1000) != HAL_OK)
		{
			if(HAL_GetTick() - time_out_transmit > timeout)
 80014e8:	f000 fd42 	bl	8001f70 <HAL_GetTick>
 80014ec:	4602      	mov	r2, r0
 80014ee:	69bb      	ldr	r3, [r7, #24]
 80014f0:	1ad3      	subs	r3, r2, r3
 80014f2:	687a      	ldr	r2, [r7, #4]
 80014f4:	429a      	cmp	r2, r3
 80014f6:	d201      	bcs.n	80014fc <simcom_at_command+0x5c>
			{
				return 0;
 80014f8:	2300      	movs	r3, #0
 80014fa:	e055      	b.n	80015a8 <simcom_at_command+0x108>
		while(HAL_UART_Receive(&huart3, received_byte, 1, 1000) != HAL_OK)
 80014fc:	f107 0110 	add.w	r1, r7, #16
 8001500:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001504:	2201      	movs	r2, #1
 8001506:	482b      	ldr	r0, [pc, #172]	; (80015b4 <simcom_at_command+0x114>)
 8001508:	f001 fd93 	bl	8003032 <HAL_UART_Receive>
 800150c:	4603      	mov	r3, r0
 800150e:	2b00      	cmp	r3, #0
 8001510:	d1ea      	bne.n	80014e8 <simcom_at_command+0x48>
			}
		}
		time_out_transmit = HAL_GetTick();
 8001512:	f000 fd2d 	bl	8001f70 <HAL_GetTick>
 8001516:	61b8      	str	r0, [r7, #24]
		simcom.at_cmd.response[simcom.at_cmd.index++] = received_byte[0];
 8001518:	4b25      	ldr	r3, [pc, #148]	; (80015b0 <simcom_at_command+0x110>)
 800151a:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 800151e:	1c5a      	adds	r2, r3, #1
 8001520:	b2d1      	uxtb	r1, r2
 8001522:	4a23      	ldr	r2, [pc, #140]	; (80015b0 <simcom_at_command+0x110>)
 8001524:	f882 1064 	strb.w	r1, [r2, #100]	; 0x64
 8001528:	461a      	mov	r2, r3
 800152a:	7c39      	ldrb	r1, [r7, #16]
 800152c:	4b20      	ldr	r3, [pc, #128]	; (80015b0 <simcom_at_command+0x110>)
 800152e:	5499      	strb	r1, [r3, r2]
		while(HAL_GetTick() - time_out_transmit < timeout)
 8001530:	e02e      	b.n	8001590 <simcom_at_command+0xf0>
		{
			if(HAL_UART_Receive(&huart3, received_byte, 1, 1000) == HAL_OK)
 8001532:	f107 0110 	add.w	r1, r7, #16
 8001536:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800153a:	2201      	movs	r2, #1
 800153c:	481d      	ldr	r0, [pc, #116]	; (80015b4 <simcom_at_command+0x114>)
 800153e:	f001 fd78 	bl	8003032 <HAL_UART_Receive>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d10f      	bne.n	8001568 <simcom_at_command+0xc8>
			{
				simcom.at_cmd.response[simcom.at_cmd.index++] = received_byte[0];
 8001548:	4b19      	ldr	r3, [pc, #100]	; (80015b0 <simcom_at_command+0x110>)
 800154a:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 800154e:	1c5a      	adds	r2, r3, #1
 8001550:	b2d1      	uxtb	r1, r2
 8001552:	4a17      	ldr	r2, [pc, #92]	; (80015b0 <simcom_at_command+0x110>)
 8001554:	f882 1064 	strb.w	r1, [r2, #100]	; 0x64
 8001558:	461a      	mov	r2, r3
 800155a:	7c39      	ldrb	r1, [r7, #16]
 800155c:	4b14      	ldr	r3, [pc, #80]	; (80015b0 <simcom_at_command+0x110>)
 800155e:	5499      	strb	r1, [r3, r2]
				time_out_get_response = HAL_GetTick();
 8001560:	f000 fd06 	bl	8001f70 <HAL_GetTick>
 8001564:	6178      	str	r0, [r7, #20]
 8001566:	e013      	b.n	8001590 <simcom_at_command+0xf0>
			}
			else
			{
				if(HAL_GetTick() - time_out_get_response > 100)
 8001568:	f000 fd02 	bl	8001f70 <HAL_GetTick>
 800156c:	4602      	mov	r2, r0
 800156e:	697b      	ldr	r3, [r7, #20]
 8001570:	1ad3      	subs	r3, r2, r3
 8001572:	2b64      	cmp	r3, #100	; 0x64
 8001574:	d90c      	bls.n	8001590 <simcom_at_command+0xf0>
				{
					if(strstr((char*)simcom.at_cmd.response,response) != NULL)
 8001576:	68b9      	ldr	r1, [r7, #8]
 8001578:	480d      	ldr	r0, [pc, #52]	; (80015b0 <simcom_at_command+0x110>)
 800157a:	f002 fa73 	bl	8003a64 <strstr>
 800157e:	4603      	mov	r3, r0
 8001580:	2b00      	cmp	r3, #0
 8001582:	d002      	beq.n	800158a <simcom_at_command+0xea>
					{
						status = 1;
 8001584:	2301      	movs	r3, #1
 8001586:	77fb      	strb	r3, [r7, #31]
 8001588:	e00a      	b.n	80015a0 <simcom_at_command+0x100>
					}
					else
					{
						status = 0;
 800158a:	2300      	movs	r3, #0
 800158c:	77fb      	strb	r3, [r7, #31]
					}
					break;
 800158e:	e007      	b.n	80015a0 <simcom_at_command+0x100>
		while(HAL_GetTick() - time_out_transmit < timeout)
 8001590:	f000 fcee 	bl	8001f70 <HAL_GetTick>
 8001594:	4602      	mov	r2, r0
 8001596:	69bb      	ldr	r3, [r7, #24]
 8001598:	1ad3      	subs	r3, r2, r3
 800159a:	687a      	ldr	r2, [r7, #4]
 800159c:	429a      	cmp	r2, r3
 800159e:	d8c8      	bhi.n	8001532 <simcom_at_command+0x92>
	while(status == 0)
 80015a0:	7ffb      	ldrb	r3, [r7, #31]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d0aa      	beq.n	80014fc <simcom_at_command+0x5c>
				}
			}
		}
	}
	return status;
 80015a6:	7ffb      	ldrb	r3, [r7, #31]
}
 80015a8:	4618      	mov	r0, r3
 80015aa:	3720      	adds	r7, #32
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	20000304 	.word	0x20000304
 80015b4:	200003d0 	.word	0x200003d0
 80015b8:	08007a0c 	.word	0x08007a0c

080015bc <simcom_init>:

void simcom_init()
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	af00      	add	r7, sp, #0
	simcom_at_command("AT", "OK", 1000);
 80015c0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80015c4:	4909      	ldr	r1, [pc, #36]	; (80015ec <simcom_init+0x30>)
 80015c6:	480a      	ldr	r0, [pc, #40]	; (80015f0 <simcom_init+0x34>)
 80015c8:	f7ff ff6a 	bl	80014a0 <simcom_at_command>
	HAL_Delay(100);
 80015cc:	2064      	movs	r0, #100	; 0x64
 80015ce:	f000 fcd9 	bl	8001f84 <HAL_Delay>
	simcom_at_command("ATE0", "OK", 1000);
 80015d2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80015d6:	4905      	ldr	r1, [pc, #20]	; (80015ec <simcom_init+0x30>)
 80015d8:	4806      	ldr	r0, [pc, #24]	; (80015f4 <simcom_init+0x38>)
 80015da:	f7ff ff61 	bl	80014a0 <simcom_at_command>
	HAL_Delay(100);
 80015de:	2064      	movs	r0, #100	; 0x64
 80015e0:	f000 fcd0 	bl	8001f84 <HAL_Delay>
	simcom_gprs_init();
 80015e4:	f000 f88e 	bl	8001704 <simcom_gprs_init>
}
 80015e8:	bf00      	nop
 80015ea:	bd80      	pop	{r7, pc}
 80015ec:	08007a10 	.word	0x08007a10
 80015f0:	08007a14 	.word	0x08007a14
 80015f4:	08007a18 	.word	0x08007a18

080015f8 <simcom_gprs_start>:

void simcom_gprs_start()
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	af00      	add	r7, sp, #0
	simcom_at_command("AT+SAPBR=3,1,\"CONTYPE\",\"GPRS\"", "OK", 3000);
 80015fc:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001600:	4911      	ldr	r1, [pc, #68]	; (8001648 <simcom_gprs_start+0x50>)
 8001602:	4812      	ldr	r0, [pc, #72]	; (800164c <simcom_gprs_start+0x54>)
 8001604:	f7ff ff4c 	bl	80014a0 <simcom_at_command>
	HAL_Delay(100);
 8001608:	2064      	movs	r0, #100	; 0x64
 800160a:	f000 fcbb 	bl	8001f84 <HAL_Delay>

	simcom_at_command("AT+SAPBR=3,1,\"APN\",\"v-internet\"", "OK", 3000);
 800160e:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001612:	490d      	ldr	r1, [pc, #52]	; (8001648 <simcom_gprs_start+0x50>)
 8001614:	480e      	ldr	r0, [pc, #56]	; (8001650 <simcom_gprs_start+0x58>)
 8001616:	f7ff ff43 	bl	80014a0 <simcom_at_command>
	HAL_Delay(100);
 800161a:	2064      	movs	r0, #100	; 0x64
 800161c:	f000 fcb2 	bl	8001f84 <HAL_Delay>

	simcom_at_command("AT+SAPBR=1,1", "OK", 3000);
 8001620:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001624:	4908      	ldr	r1, [pc, #32]	; (8001648 <simcom_gprs_start+0x50>)
 8001626:	480b      	ldr	r0, [pc, #44]	; (8001654 <simcom_gprs_start+0x5c>)
 8001628:	f7ff ff3a 	bl	80014a0 <simcom_at_command>
	HAL_Delay(100);
 800162c:	2064      	movs	r0, #100	; 0x64
 800162e:	f000 fca9 	bl	8001f84 <HAL_Delay>

	simcom_at_command("AT+SAPBR=2,1", "+SAPBR:", 3000);
 8001632:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001636:	4908      	ldr	r1, [pc, #32]	; (8001658 <simcom_gprs_start+0x60>)
 8001638:	4808      	ldr	r0, [pc, #32]	; (800165c <simcom_gprs_start+0x64>)
 800163a:	f7ff ff31 	bl	80014a0 <simcom_at_command>
	HAL_Delay(100);
 800163e:	2064      	movs	r0, #100	; 0x64
 8001640:	f000 fca0 	bl	8001f84 <HAL_Delay>
}
 8001644:	bf00      	nop
 8001646:	bd80      	pop	{r7, pc}
 8001648:	08007a10 	.word	0x08007a10
 800164c:	08007a20 	.word	0x08007a20
 8001650:	08007a40 	.word	0x08007a40
 8001654:	08007a60 	.word	0x08007a60
 8001658:	08007a70 	.word	0x08007a70
 800165c:	08007a78 	.word	0x08007a78

08001660 <simcom_gprs_http_start>:

void simcom_gprs_http_start()
{
 8001660:	b580      	push	{r7, lr}
 8001662:	af00      	add	r7, sp, #0
	simcom_at_command("AT+HTTPINIT", "OK", 3000);
 8001664:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001668:	4908      	ldr	r1, [pc, #32]	; (800168c <simcom_gprs_http_start+0x2c>)
 800166a:	4809      	ldr	r0, [pc, #36]	; (8001690 <simcom_gprs_http_start+0x30>)
 800166c:	f7ff ff18 	bl	80014a0 <simcom_at_command>
	HAL_Delay(100);
 8001670:	2064      	movs	r0, #100	; 0x64
 8001672:	f000 fc87 	bl	8001f84 <HAL_Delay>

	simcom_at_command("AT+HTTPPARA=\"CID\",1", "OK", 3000);
 8001676:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800167a:	4904      	ldr	r1, [pc, #16]	; (800168c <simcom_gprs_http_start+0x2c>)
 800167c:	4805      	ldr	r0, [pc, #20]	; (8001694 <simcom_gprs_http_start+0x34>)
 800167e:	f7ff ff0f 	bl	80014a0 <simcom_at_command>
	HAL_Delay(100);
 8001682:	2064      	movs	r0, #100	; 0x64
 8001684:	f000 fc7e 	bl	8001f84 <HAL_Delay>
}
 8001688:	bf00      	nop
 800168a:	bd80      	pop	{r7, pc}
 800168c:	08007a10 	.word	0x08007a10
 8001690:	08007a88 	.word	0x08007a88
 8001694:	08007a94 	.word	0x08007a94

08001698 <simcom_gprs_http_set_ssl>:

void simcom_gprs_http_set_ssl()
{
 8001698:	b580      	push	{r7, lr}
 800169a:	af00      	add	r7, sp, #0
	simcom_at_command("AT+HTTPSSL=1", "OK", 1000);
 800169c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80016a0:	4904      	ldr	r1, [pc, #16]	; (80016b4 <simcom_gprs_http_set_ssl+0x1c>)
 80016a2:	4805      	ldr	r0, [pc, #20]	; (80016b8 <simcom_gprs_http_set_ssl+0x20>)
 80016a4:	f7ff fefc 	bl	80014a0 <simcom_at_command>
	HAL_Delay(100);
 80016a8:	2064      	movs	r0, #100	; 0x64
 80016aa:	f000 fc6b 	bl	8001f84 <HAL_Delay>
}
 80016ae:	bf00      	nop
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	08007a10 	.word	0x08007a10
 80016b8:	08007aa8 	.word	0x08007aa8

080016bc <simcom_gprs_http_end>:

void simcom_gprs_http_end()
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	af00      	add	r7, sp, #0
	simcom_at_command("AT+HTTPTERM", "OK", 3000);
 80016c0:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80016c4:	4904      	ldr	r1, [pc, #16]	; (80016d8 <simcom_gprs_http_end+0x1c>)
 80016c6:	4805      	ldr	r0, [pc, #20]	; (80016dc <simcom_gprs_http_end+0x20>)
 80016c8:	f7ff feea 	bl	80014a0 <simcom_at_command>
	HAL_Delay(100);
 80016cc:	2064      	movs	r0, #100	; 0x64
 80016ce:	f000 fc59 	bl	8001f84 <HAL_Delay>
}
 80016d2:	bf00      	nop
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	08007a10 	.word	0x08007a10
 80016dc:	08007ab8 	.word	0x08007ab8

080016e0 <simcom_gprs_end>:

void simcom_gprs_end()
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	af00      	add	r7, sp, #0
	simcom_at_command("AT+SAPBR=0,1", "OK", 3000);
 80016e4:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80016e8:	4904      	ldr	r1, [pc, #16]	; (80016fc <simcom_gprs_end+0x1c>)
 80016ea:	4805      	ldr	r0, [pc, #20]	; (8001700 <simcom_gprs_end+0x20>)
 80016ec:	f7ff fed8 	bl	80014a0 <simcom_at_command>
	HAL_Delay(100);
 80016f0:	2064      	movs	r0, #100	; 0x64
 80016f2:	f000 fc47 	bl	8001f84 <HAL_Delay>
}
 80016f6:	bf00      	nop
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	08007a10 	.word	0x08007a10
 8001700:	08007ac4 	.word	0x08007ac4

08001704 <simcom_gprs_init>:

void simcom_gprs_init()
{
 8001704:	b580      	push	{r7, lr}
 8001706:	af00      	add	r7, sp, #0
	simcom_gprs_http_end();
 8001708:	f7ff ffd8 	bl	80016bc <simcom_gprs_http_end>
	simcom_gprs_end();
 800170c:	f7ff ffe8 	bl	80016e0 <simcom_gprs_end>
	simcom_gprs_start();
 8001710:	f7ff ff72 	bl	80015f8 <simcom_gprs_start>
	simcom_gprs_http_start();
 8001714:	f7ff ffa4 	bl	8001660 <simcom_gprs_http_start>
}
 8001718:	bf00      	nop
 800171a:	bd80      	pop	{r7, pc}

0800171c <firebase_update>:
	}
}


void firebase_update(char* url, char* device_id, char* user_id, float data1, float data2)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b0b4      	sub	sp, #208	; 0xd0
 8001720:	af02      	add	r7, sp, #8
 8001722:	60f8      	str	r0, [r7, #12]
 8001724:	60b9      	str	r1, [r7, #8]
 8001726:	607a      	str	r2, [r7, #4]
 8001728:	603b      	str	r3, [r7, #0]
	char firebase_init_command[150];
	sprintf(firebase_init_command, "AT+HTTPPARA=\"URL\",\"%s%s.json?x-http-method-override=PATCH\"", url, device_id);
 800172a:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 800172e:	68bb      	ldr	r3, [r7, #8]
 8001730:	68fa      	ldr	r2, [r7, #12]
 8001732:	4935      	ldr	r1, [pc, #212]	; (8001808 <firebase_update+0xec>)
 8001734:	f002 f96e 	bl	8003a14 <siprintf>

	simcom_at_command(firebase_init_command, "OK", 1000);
 8001738:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800173c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001740:	4932      	ldr	r1, [pc, #200]	; (800180c <firebase_update+0xf0>)
 8001742:	4618      	mov	r0, r3
 8001744:	f7ff feac 	bl	80014a0 <simcom_at_command>
	HAL_Delay(500);
 8001748:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800174c:	f000 fc1a 	bl	8001f84 <HAL_Delay>

	simcom_at_command("AT+HTTPPARA=\"CONTENT\",\"application/json\"", "OK", 1000);
 8001750:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001754:	492d      	ldr	r1, [pc, #180]	; (800180c <firebase_update+0xf0>)
 8001756:	482e      	ldr	r0, [pc, #184]	; (8001810 <firebase_update+0xf4>)
 8001758:	f7ff fea2 	bl	80014a0 <simcom_at_command>
	HAL_Delay(500);
 800175c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001760:	f000 fc10 	bl	8001f84 <HAL_Delay>

	simcom_at_command("AT+HTTPDATA=200,7000", "DOWNLOAD", 10000);
 8001764:	f242 7210 	movw	r2, #10000	; 0x2710
 8001768:	492a      	ldr	r1, [pc, #168]	; (8001814 <firebase_update+0xf8>)
 800176a:	482b      	ldr	r0, [pc, #172]	; (8001818 <firebase_update+0xfc>)
 800176c:	f7ff fe98 	bl	80014a0 <simcom_at_command>
	HAL_Delay(500);
 8001770:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001774:	f000 fc06 	bl	8001f84 <HAL_Delay>

	char* json = malloc(150);
 8001778:	2096      	movs	r0, #150	; 0x96
 800177a:	f002 f87d 	bl	8003878 <malloc>
 800177e:	4603      	mov	r3, r0
 8001780:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	char lat[10], lng[10];
	ftoa(data1, lat, 4);
 8001784:	f107 0320 	add.w	r3, r7, #32
 8001788:	2204      	movs	r2, #4
 800178a:	4619      	mov	r1, r3
 800178c:	6838      	ldr	r0, [r7, #0]
 800178e:	f7ff fcf5 	bl	800117c <ftoa>
	ftoa(data2, lng, 4);
 8001792:	f107 0314 	add.w	r3, r7, #20
 8001796:	2204      	movs	r2, #4
 8001798:	4619      	mov	r1, r3
 800179a:	f8d7 00d0 	ldr.w	r0, [r7, #208]	; 0xd0
 800179e:	f7ff fced 	bl	800117c <ftoa>
	sprintf(json, "{\"ID\":\"%s\",\"Location\":{\"latitude\":\"%s\",\"longitude\":\"%s\"}}", user_id, lat, lng);
 80017a2:	f107 0220 	add.w	r2, r7, #32
 80017a6:	f107 0314 	add.w	r3, r7, #20
 80017aa:	9300      	str	r3, [sp, #0]
 80017ac:	4613      	mov	r3, r2
 80017ae:	687a      	ldr	r2, [r7, #4]
 80017b0:	491a      	ldr	r1, [pc, #104]	; (800181c <firebase_update+0x100>)
 80017b2:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 80017b6:	f002 f92d 	bl	8003a14 <siprintf>
	if(simcom_at_command(json, "OK", 7000) == 1)
 80017ba:	f641 3258 	movw	r2, #7000	; 0x1b58
 80017be:	4913      	ldr	r1, [pc, #76]	; (800180c <firebase_update+0xf0>)
 80017c0:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 80017c4:	f7ff fe6c 	bl	80014a0 <simcom_at_command>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b01      	cmp	r3, #1
 80017cc:	d117      	bne.n	80017fe <firebase_update+0xe2>
	{
		simcom_gprs_http_set_ssl();
 80017ce:	f7ff ff63 	bl	8001698 <simcom_gprs_http_set_ssl>
		if(simcom_at_command("AT+HTTPACTION=1", "+HTTPACTION:1,200", 5000) == 1)
 80017d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80017d6:	4912      	ldr	r1, [pc, #72]	; (8001820 <firebase_update+0x104>)
 80017d8:	4812      	ldr	r0, [pc, #72]	; (8001824 <firebase_update+0x108>)
 80017da:	f7ff fe61 	bl	80014a0 <simcom_at_command>
 80017de:	4603      	mov	r3, r0
 80017e0:	2b01      	cmp	r3, #1
 80017e2:	d104      	bne.n	80017ee <firebase_update+0xd2>
		{
			simcom.firebase.post_status = true;
 80017e4:	4b10      	ldr	r3, [pc, #64]	; (8001828 <firebase_update+0x10c>)
 80017e6:	2201      	movs	r2, #1
 80017e8:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
 80017ec:	e003      	b.n	80017f6 <firebase_update+0xda>
		}
		else simcom.firebase.post_status = false;
 80017ee:	4b0e      	ldr	r3, [pc, #56]	; (8001828 <firebase_update+0x10c>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
		free(json);
 80017f6:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 80017fa:	f002 f845 	bl	8003888 <free>
	}
}
 80017fe:	bf00      	nop
 8001800:	37c8      	adds	r7, #200	; 0xc8
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	08007afc 	.word	0x08007afc
 800180c:	08007a10 	.word	0x08007a10
 8001810:	08007b38 	.word	0x08007b38
 8001814:	08007b64 	.word	0x08007b64
 8001818:	08007b70 	.word	0x08007b70
 800181c:	08007b88 	.word	0x08007b88
 8001820:	08007bc4 	.word	0x08007bc4
 8001824:	08007bd8 	.word	0x08007bd8
 8001828:	20000304 	.word	0x20000304

0800182c <HAL_UART_RxCpltCallback>:
	HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
	HAL_ResumeTick();
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b082      	sub	sp, #8
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4a06      	ldr	r2, [pc, #24]	; (8001854 <HAL_UART_RxCpltCallback+0x28>)
 800183a:	4293      	cmp	r3, r2
 800183c:	d106      	bne.n	800184c <HAL_UART_RxCpltCallback+0x20>
	{
		neo_callback();
 800183e:	f7ff fd5b 	bl	80012f8 <neo_callback>
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8001842:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001846:	4804      	ldr	r0, [pc, #16]	; (8001858 <HAL_UART_RxCpltCallback+0x2c>)
 8001848:	f000 fee0 	bl	800260c <HAL_GPIO_TogglePin>
	}
}
 800184c:	bf00      	nop
 800184e:	3708      	adds	r7, #8
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}
 8001854:	40013800 	.word	0x40013800
 8001858:	40011000 	.word	0x40011000

0800185c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800185c:	b590      	push	{r4, r7, lr}
 800185e:	b083      	sub	sp, #12
 8001860:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001862:	f000 fb2d 	bl	8001ec0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001866:	f000 f83d 	bl	80018e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800186a:	f000 f8d5 	bl	8001a18 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800186e:	f000 f87f 	bl	8001970 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8001872:	f000 f8a7 	bl	80019c4 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  neo_init();
 8001876:	f7ff fd21 	bl	80012bc <neo_init>
  simcom_init();
 800187a:	f7ff fe9f 	bl	80015bc <simcom_init>
  lock_state = GPS_MODE;
 800187e:	4b13      	ldr	r3, [pc, #76]	; (80018cc <main+0x70>)
 8001880:	2200      	movs	r2, #0
 8001882:	701a      	strb	r2, [r3, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  switch(lock_state)
 8001884:	4b11      	ldr	r3, [pc, #68]	; (80018cc <main+0x70>)
 8001886:	781b      	ldrb	r3, [r3, #0]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d002      	beq.n	8001892 <main+0x36>
 800188c:	2b01      	cmp	r3, #1
 800188e:	d00b      	beq.n	80018a8 <main+0x4c>
 8001890:	e7f8      	b.n	8001884 <main+0x28>
	  {
	  	  case	GPS_MODE:
	  		  if(gps.flag == true)
 8001892:	4b0f      	ldr	r3, [pc, #60]	; (80018d0 <main+0x74>)
 8001894:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 8001898:	2b00      	cmp	r3, #0
 800189a:	d005      	beq.n	80018a8 <main+0x4c>
	  		  {
	  			  neo_gps_process_data(gps.buffer);
 800189c:	480d      	ldr	r0, [pc, #52]	; (80018d4 <main+0x78>)
 800189e:	f7ff fd5d 	bl	800135c <neo_gps_process_data>
	  			  lock_state = CLIENT_MODE;
 80018a2:	4b0a      	ldr	r3, [pc, #40]	; (80018cc <main+0x70>)
 80018a4:	2201      	movs	r2, #1
 80018a6:	701a      	strb	r2, [r3, #0]
	  		  }
	  	  case	CLIENT_MODE:
	  		  firebase_update(firebase_url, device_id, user_id, neo_get_gps_latitude(), neo_get_gps_longitude());
 80018a8:	f7ff fdc4 	bl	8001434 <neo_get_gps_latitude>
 80018ac:	4604      	mov	r4, r0
 80018ae:	f7ff fdcd 	bl	800144c <neo_get_gps_longitude>
 80018b2:	4603      	mov	r3, r0
 80018b4:	9300      	str	r3, [sp, #0]
 80018b6:	4623      	mov	r3, r4
 80018b8:	4a07      	ldr	r2, [pc, #28]	; (80018d8 <main+0x7c>)
 80018ba:	4908      	ldr	r1, [pc, #32]	; (80018dc <main+0x80>)
 80018bc:	4808      	ldr	r0, [pc, #32]	; (80018e0 <main+0x84>)
 80018be:	f7ff ff2d 	bl	800171c <firebase_update>
	  		  lock_state = GPS_MODE;
 80018c2:	4b02      	ldr	r3, [pc, #8]	; (80018cc <main+0x70>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	701a      	strb	r2, [r3, #0]
	  switch(lock_state)
 80018c8:	e7dc      	b.n	8001884 <main+0x28>
 80018ca:	bf00      	nop
 80018cc:	20000450 	.word	0x20000450
 80018d0:	20000280 	.word	0x20000280
 80018d4:	20000282 	.word	0x20000282
 80018d8:	20000054 	.word	0x20000054
 80018dc:	20000048 	.word	0x20000048
 80018e0:	20000000 	.word	0x20000000

080018e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b090      	sub	sp, #64	; 0x40
 80018e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018ea:	f107 0318 	add.w	r3, r7, #24
 80018ee:	2228      	movs	r2, #40	; 0x28
 80018f0:	2100      	movs	r1, #0
 80018f2:	4618      	mov	r0, r3
 80018f4:	f001 ffd0 	bl	8003898 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018f8:	1d3b      	adds	r3, r7, #4
 80018fa:	2200      	movs	r2, #0
 80018fc:	601a      	str	r2, [r3, #0]
 80018fe:	605a      	str	r2, [r3, #4]
 8001900:	609a      	str	r2, [r3, #8]
 8001902:	60da      	str	r2, [r3, #12]
 8001904:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001906:	2301      	movs	r3, #1
 8001908:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800190a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800190e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001910:	2300      	movs	r3, #0
 8001912:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001914:	2301      	movs	r3, #1
 8001916:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001918:	2302      	movs	r3, #2
 800191a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800191c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001920:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001922:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001926:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001928:	f107 0318 	add.w	r3, r7, #24
 800192c:	4618      	mov	r0, r3
 800192e:	f000 fe87 	bl	8002640 <HAL_RCC_OscConfig>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d001      	beq.n	800193c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001938:	f000 f8dc 	bl	8001af4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800193c:	230f      	movs	r3, #15
 800193e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001940:	2302      	movs	r3, #2
 8001942:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001944:	2300      	movs	r3, #0
 8001946:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001948:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800194c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800194e:	2300      	movs	r3, #0
 8001950:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001952:	1d3b      	adds	r3, r7, #4
 8001954:	2102      	movs	r1, #2
 8001956:	4618      	mov	r0, r3
 8001958:	f001 f8f2 	bl	8002b40 <HAL_RCC_ClockConfig>
 800195c:	4603      	mov	r3, r0
 800195e:	2b00      	cmp	r3, #0
 8001960:	d001      	beq.n	8001966 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001962:	f000 f8c7 	bl	8001af4 <Error_Handler>
  }
}
 8001966:	bf00      	nop
 8001968:	3740      	adds	r7, #64	; 0x40
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
	...

08001970 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001974:	4b11      	ldr	r3, [pc, #68]	; (80019bc <MX_USART1_UART_Init+0x4c>)
 8001976:	4a12      	ldr	r2, [pc, #72]	; (80019c0 <MX_USART1_UART_Init+0x50>)
 8001978:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800197a:	4b10      	ldr	r3, [pc, #64]	; (80019bc <MX_USART1_UART_Init+0x4c>)
 800197c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001980:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001982:	4b0e      	ldr	r3, [pc, #56]	; (80019bc <MX_USART1_UART_Init+0x4c>)
 8001984:	2200      	movs	r2, #0
 8001986:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001988:	4b0c      	ldr	r3, [pc, #48]	; (80019bc <MX_USART1_UART_Init+0x4c>)
 800198a:	2200      	movs	r2, #0
 800198c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800198e:	4b0b      	ldr	r3, [pc, #44]	; (80019bc <MX_USART1_UART_Init+0x4c>)
 8001990:	2200      	movs	r2, #0
 8001992:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001994:	4b09      	ldr	r3, [pc, #36]	; (80019bc <MX_USART1_UART_Init+0x4c>)
 8001996:	220c      	movs	r2, #12
 8001998:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800199a:	4b08      	ldr	r3, [pc, #32]	; (80019bc <MX_USART1_UART_Init+0x4c>)
 800199c:	2200      	movs	r2, #0
 800199e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80019a0:	4b06      	ldr	r3, [pc, #24]	; (80019bc <MX_USART1_UART_Init+0x4c>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80019a6:	4805      	ldr	r0, [pc, #20]	; (80019bc <MX_USART1_UART_Init+0x4c>)
 80019a8:	f001 fa64 	bl	8002e74 <HAL_UART_Init>
 80019ac:	4603      	mov	r3, r0
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d001      	beq.n	80019b6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80019b2:	f000 f89f 	bl	8001af4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80019b6:	bf00      	nop
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	20000410 	.word	0x20000410
 80019c0:	40013800 	.word	0x40013800

080019c4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80019c8:	4b11      	ldr	r3, [pc, #68]	; (8001a10 <MX_USART3_UART_Init+0x4c>)
 80019ca:	4a12      	ldr	r2, [pc, #72]	; (8001a14 <MX_USART3_UART_Init+0x50>)
 80019cc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80019ce:	4b10      	ldr	r3, [pc, #64]	; (8001a10 <MX_USART3_UART_Init+0x4c>)
 80019d0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80019d4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80019d6:	4b0e      	ldr	r3, [pc, #56]	; (8001a10 <MX_USART3_UART_Init+0x4c>)
 80019d8:	2200      	movs	r2, #0
 80019da:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80019dc:	4b0c      	ldr	r3, [pc, #48]	; (8001a10 <MX_USART3_UART_Init+0x4c>)
 80019de:	2200      	movs	r2, #0
 80019e0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80019e2:	4b0b      	ldr	r3, [pc, #44]	; (8001a10 <MX_USART3_UART_Init+0x4c>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80019e8:	4b09      	ldr	r3, [pc, #36]	; (8001a10 <MX_USART3_UART_Init+0x4c>)
 80019ea:	220c      	movs	r2, #12
 80019ec:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019ee:	4b08      	ldr	r3, [pc, #32]	; (8001a10 <MX_USART3_UART_Init+0x4c>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80019f4:	4b06      	ldr	r3, [pc, #24]	; (8001a10 <MX_USART3_UART_Init+0x4c>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80019fa:	4805      	ldr	r0, [pc, #20]	; (8001a10 <MX_USART3_UART_Init+0x4c>)
 80019fc:	f001 fa3a 	bl	8002e74 <HAL_UART_Init>
 8001a00:	4603      	mov	r3, r0
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d001      	beq.n	8001a0a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001a06:	f000 f875 	bl	8001af4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001a0a:	bf00      	nop
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	200003d0 	.word	0x200003d0
 8001a14:	40004800 	.word	0x40004800

08001a18 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b088      	sub	sp, #32
 8001a1c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a1e:	f107 0310 	add.w	r3, r7, #16
 8001a22:	2200      	movs	r2, #0
 8001a24:	601a      	str	r2, [r3, #0]
 8001a26:	605a      	str	r2, [r3, #4]
 8001a28:	609a      	str	r2, [r3, #8]
 8001a2a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a2c:	4b2e      	ldr	r3, [pc, #184]	; (8001ae8 <MX_GPIO_Init+0xd0>)
 8001a2e:	699b      	ldr	r3, [r3, #24]
 8001a30:	4a2d      	ldr	r2, [pc, #180]	; (8001ae8 <MX_GPIO_Init+0xd0>)
 8001a32:	f043 0310 	orr.w	r3, r3, #16
 8001a36:	6193      	str	r3, [r2, #24]
 8001a38:	4b2b      	ldr	r3, [pc, #172]	; (8001ae8 <MX_GPIO_Init+0xd0>)
 8001a3a:	699b      	ldr	r3, [r3, #24]
 8001a3c:	f003 0310 	and.w	r3, r3, #16
 8001a40:	60fb      	str	r3, [r7, #12]
 8001a42:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a44:	4b28      	ldr	r3, [pc, #160]	; (8001ae8 <MX_GPIO_Init+0xd0>)
 8001a46:	699b      	ldr	r3, [r3, #24]
 8001a48:	4a27      	ldr	r2, [pc, #156]	; (8001ae8 <MX_GPIO_Init+0xd0>)
 8001a4a:	f043 0320 	orr.w	r3, r3, #32
 8001a4e:	6193      	str	r3, [r2, #24]
 8001a50:	4b25      	ldr	r3, [pc, #148]	; (8001ae8 <MX_GPIO_Init+0xd0>)
 8001a52:	699b      	ldr	r3, [r3, #24]
 8001a54:	f003 0320 	and.w	r3, r3, #32
 8001a58:	60bb      	str	r3, [r7, #8]
 8001a5a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a5c:	4b22      	ldr	r3, [pc, #136]	; (8001ae8 <MX_GPIO_Init+0xd0>)
 8001a5e:	699b      	ldr	r3, [r3, #24]
 8001a60:	4a21      	ldr	r2, [pc, #132]	; (8001ae8 <MX_GPIO_Init+0xd0>)
 8001a62:	f043 0308 	orr.w	r3, r3, #8
 8001a66:	6193      	str	r3, [r2, #24]
 8001a68:	4b1f      	ldr	r3, [pc, #124]	; (8001ae8 <MX_GPIO_Init+0xd0>)
 8001a6a:	699b      	ldr	r3, [r3, #24]
 8001a6c:	f003 0308 	and.w	r3, r3, #8
 8001a70:	607b      	str	r3, [r7, #4]
 8001a72:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a74:	4b1c      	ldr	r3, [pc, #112]	; (8001ae8 <MX_GPIO_Init+0xd0>)
 8001a76:	699b      	ldr	r3, [r3, #24]
 8001a78:	4a1b      	ldr	r2, [pc, #108]	; (8001ae8 <MX_GPIO_Init+0xd0>)
 8001a7a:	f043 0304 	orr.w	r3, r3, #4
 8001a7e:	6193      	str	r3, [r2, #24]
 8001a80:	4b19      	ldr	r3, [pc, #100]	; (8001ae8 <MX_GPIO_Init+0xd0>)
 8001a82:	699b      	ldr	r3, [r3, #24]
 8001a84:	f003 0304 	and.w	r3, r3, #4
 8001a88:	603b      	str	r3, [r7, #0]
 8001a8a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a92:	4816      	ldr	r0, [pc, #88]	; (8001aec <MX_GPIO_Init+0xd4>)
 8001a94:	f000 fda2 	bl	80025dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPS_VOLTAGE_GPIO_Port, GPS_VOLTAGE_Pin, GPIO_PIN_RESET);
 8001a98:	2200      	movs	r2, #0
 8001a9a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001a9e:	4814      	ldr	r0, [pc, #80]	; (8001af0 <MX_GPIO_Init+0xd8>)
 8001aa0:	f000 fd9c 	bl	80025dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001aa4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001aa8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ab2:	2302      	movs	r3, #2
 8001ab4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001ab6:	f107 0310 	add.w	r3, r7, #16
 8001aba:	4619      	mov	r1, r3
 8001abc:	480b      	ldr	r0, [pc, #44]	; (8001aec <MX_GPIO_Init+0xd4>)
 8001abe:	f000 fc09 	bl	80022d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPS_VOLTAGE_Pin */
  GPIO_InitStruct.Pin = GPS_VOLTAGE_Pin;
 8001ac2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001ac6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ac8:	2301      	movs	r3, #1
 8001aca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001acc:	2300      	movs	r3, #0
 8001ace:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ad0:	2302      	movs	r3, #2
 8001ad2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPS_VOLTAGE_GPIO_Port, &GPIO_InitStruct);
 8001ad4:	f107 0310 	add.w	r3, r7, #16
 8001ad8:	4619      	mov	r1, r3
 8001ada:	4805      	ldr	r0, [pc, #20]	; (8001af0 <MX_GPIO_Init+0xd8>)
 8001adc:	f000 fbfa 	bl	80022d4 <HAL_GPIO_Init>

}
 8001ae0:	bf00      	nop
 8001ae2:	3720      	adds	r7, #32
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	40021000 	.word	0x40021000
 8001aec:	40011000 	.word	0x40011000
 8001af0:	40010800 	.word	0x40010800

08001af4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001af8:	b672      	cpsid	i
}
 8001afa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001afc:	e7fe      	b.n	8001afc <Error_Handler+0x8>
	...

08001b00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	b085      	sub	sp, #20
 8001b04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001b06:	4b15      	ldr	r3, [pc, #84]	; (8001b5c <HAL_MspInit+0x5c>)
 8001b08:	699b      	ldr	r3, [r3, #24]
 8001b0a:	4a14      	ldr	r2, [pc, #80]	; (8001b5c <HAL_MspInit+0x5c>)
 8001b0c:	f043 0301 	orr.w	r3, r3, #1
 8001b10:	6193      	str	r3, [r2, #24]
 8001b12:	4b12      	ldr	r3, [pc, #72]	; (8001b5c <HAL_MspInit+0x5c>)
 8001b14:	699b      	ldr	r3, [r3, #24]
 8001b16:	f003 0301 	and.w	r3, r3, #1
 8001b1a:	60bb      	str	r3, [r7, #8]
 8001b1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b1e:	4b0f      	ldr	r3, [pc, #60]	; (8001b5c <HAL_MspInit+0x5c>)
 8001b20:	69db      	ldr	r3, [r3, #28]
 8001b22:	4a0e      	ldr	r2, [pc, #56]	; (8001b5c <HAL_MspInit+0x5c>)
 8001b24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b28:	61d3      	str	r3, [r2, #28]
 8001b2a:	4b0c      	ldr	r3, [pc, #48]	; (8001b5c <HAL_MspInit+0x5c>)
 8001b2c:	69db      	ldr	r3, [r3, #28]
 8001b2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b32:	607b      	str	r3, [r7, #4]
 8001b34:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001b36:	4b0a      	ldr	r3, [pc, #40]	; (8001b60 <HAL_MspInit+0x60>)
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	60fb      	str	r3, [r7, #12]
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001b42:	60fb      	str	r3, [r7, #12]
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001b4a:	60fb      	str	r3, [r7, #12]
 8001b4c:	4a04      	ldr	r2, [pc, #16]	; (8001b60 <HAL_MspInit+0x60>)
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b52:	bf00      	nop
 8001b54:	3714      	adds	r7, #20
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bc80      	pop	{r7}
 8001b5a:	4770      	bx	lr
 8001b5c:	40021000 	.word	0x40021000
 8001b60:	40010000 	.word	0x40010000

08001b64 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b08a      	sub	sp, #40	; 0x28
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b6c:	f107 0318 	add.w	r3, r7, #24
 8001b70:	2200      	movs	r2, #0
 8001b72:	601a      	str	r2, [r3, #0]
 8001b74:	605a      	str	r2, [r3, #4]
 8001b76:	609a      	str	r2, [r3, #8]
 8001b78:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	4a3c      	ldr	r2, [pc, #240]	; (8001c70 <HAL_UART_MspInit+0x10c>)
 8001b80:	4293      	cmp	r3, r2
 8001b82:	d13a      	bne.n	8001bfa <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001b84:	4b3b      	ldr	r3, [pc, #236]	; (8001c74 <HAL_UART_MspInit+0x110>)
 8001b86:	699b      	ldr	r3, [r3, #24]
 8001b88:	4a3a      	ldr	r2, [pc, #232]	; (8001c74 <HAL_UART_MspInit+0x110>)
 8001b8a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b8e:	6193      	str	r3, [r2, #24]
 8001b90:	4b38      	ldr	r3, [pc, #224]	; (8001c74 <HAL_UART_MspInit+0x110>)
 8001b92:	699b      	ldr	r3, [r3, #24]
 8001b94:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b98:	617b      	str	r3, [r7, #20]
 8001b9a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b9c:	4b35      	ldr	r3, [pc, #212]	; (8001c74 <HAL_UART_MspInit+0x110>)
 8001b9e:	699b      	ldr	r3, [r3, #24]
 8001ba0:	4a34      	ldr	r2, [pc, #208]	; (8001c74 <HAL_UART_MspInit+0x110>)
 8001ba2:	f043 0304 	orr.w	r3, r3, #4
 8001ba6:	6193      	str	r3, [r2, #24]
 8001ba8:	4b32      	ldr	r3, [pc, #200]	; (8001c74 <HAL_UART_MspInit+0x110>)
 8001baa:	699b      	ldr	r3, [r3, #24]
 8001bac:	f003 0304 	and.w	r3, r3, #4
 8001bb0:	613b      	str	r3, [r7, #16]
 8001bb2:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPS_TX_Pin;
 8001bb4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001bb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bba:	2302      	movs	r3, #2
 8001bbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001bbe:	2303      	movs	r3, #3
 8001bc0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPS_TX_GPIO_Port, &GPIO_InitStruct);
 8001bc2:	f107 0318 	add.w	r3, r7, #24
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	482b      	ldr	r0, [pc, #172]	; (8001c78 <HAL_UART_MspInit+0x114>)
 8001bca:	f000 fb83 	bl	80022d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPS_RX_Pin;
 8001bce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001bd2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPS_RX_GPIO_Port, &GPIO_InitStruct);
 8001bdc:	f107 0318 	add.w	r3, r7, #24
 8001be0:	4619      	mov	r1, r3
 8001be2:	4825      	ldr	r0, [pc, #148]	; (8001c78 <HAL_UART_MspInit+0x114>)
 8001be4:	f000 fb76 	bl	80022d4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8001be8:	2200      	movs	r2, #0
 8001bea:	2101      	movs	r1, #1
 8001bec:	2025      	movs	r0, #37	; 0x25
 8001bee:	f000 fac4 	bl	800217a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001bf2:	2025      	movs	r0, #37	; 0x25
 8001bf4:	f000 fadd 	bl	80021b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001bf8:	e036      	b.n	8001c68 <HAL_UART_MspInit+0x104>
  else if(huart->Instance==USART3)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	4a1f      	ldr	r2, [pc, #124]	; (8001c7c <HAL_UART_MspInit+0x118>)
 8001c00:	4293      	cmp	r3, r2
 8001c02:	d131      	bne.n	8001c68 <HAL_UART_MspInit+0x104>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001c04:	4b1b      	ldr	r3, [pc, #108]	; (8001c74 <HAL_UART_MspInit+0x110>)
 8001c06:	69db      	ldr	r3, [r3, #28]
 8001c08:	4a1a      	ldr	r2, [pc, #104]	; (8001c74 <HAL_UART_MspInit+0x110>)
 8001c0a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c0e:	61d3      	str	r3, [r2, #28]
 8001c10:	4b18      	ldr	r3, [pc, #96]	; (8001c74 <HAL_UART_MspInit+0x110>)
 8001c12:	69db      	ldr	r3, [r3, #28]
 8001c14:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c18:	60fb      	str	r3, [r7, #12]
 8001c1a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c1c:	4b15      	ldr	r3, [pc, #84]	; (8001c74 <HAL_UART_MspInit+0x110>)
 8001c1e:	699b      	ldr	r3, [r3, #24]
 8001c20:	4a14      	ldr	r2, [pc, #80]	; (8001c74 <HAL_UART_MspInit+0x110>)
 8001c22:	f043 0308 	orr.w	r3, r3, #8
 8001c26:	6193      	str	r3, [r2, #24]
 8001c28:	4b12      	ldr	r3, [pc, #72]	; (8001c74 <HAL_UART_MspInit+0x110>)
 8001c2a:	699b      	ldr	r3, [r3, #24]
 8001c2c:	f003 0308 	and.w	r3, r3, #8
 8001c30:	60bb      	str	r3, [r7, #8]
 8001c32:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = SIM_TX_Pin;
 8001c34:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c3a:	2302      	movs	r3, #2
 8001c3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c3e:	2303      	movs	r3, #3
 8001c40:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SIM_TX_GPIO_Port, &GPIO_InitStruct);
 8001c42:	f107 0318 	add.w	r3, r7, #24
 8001c46:	4619      	mov	r1, r3
 8001c48:	480d      	ldr	r0, [pc, #52]	; (8001c80 <HAL_UART_MspInit+0x11c>)
 8001c4a:	f000 fb43 	bl	80022d4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SIM_RX_Pin;
 8001c4e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001c52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c54:	2300      	movs	r3, #0
 8001c56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(SIM_RX_GPIO_Port, &GPIO_InitStruct);
 8001c5c:	f107 0318 	add.w	r3, r7, #24
 8001c60:	4619      	mov	r1, r3
 8001c62:	4807      	ldr	r0, [pc, #28]	; (8001c80 <HAL_UART_MspInit+0x11c>)
 8001c64:	f000 fb36 	bl	80022d4 <HAL_GPIO_Init>
}
 8001c68:	bf00      	nop
 8001c6a:	3728      	adds	r7, #40	; 0x28
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	40013800 	.word	0x40013800
 8001c74:	40021000 	.word	0x40021000
 8001c78:	40010800 	.word	0x40010800
 8001c7c:	40004800 	.word	0x40004800
 8001c80:	40010c00 	.word	0x40010c00

08001c84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c84:	b480      	push	{r7}
 8001c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c88:	e7fe      	b.n	8001c88 <NMI_Handler+0x4>

08001c8a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c8a:	b480      	push	{r7}
 8001c8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c8e:	e7fe      	b.n	8001c8e <HardFault_Handler+0x4>

08001c90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c90:	b480      	push	{r7}
 8001c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c94:	e7fe      	b.n	8001c94 <MemManage_Handler+0x4>

08001c96 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c96:	b480      	push	{r7}
 8001c98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c9a:	e7fe      	b.n	8001c9a <BusFault_Handler+0x4>

08001c9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ca0:	e7fe      	b.n	8001ca0 <UsageFault_Handler+0x4>

08001ca2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ca2:	b480      	push	{r7}
 8001ca4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ca6:	bf00      	nop
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bc80      	pop	{r7}
 8001cac:	4770      	bx	lr

08001cae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cae:	b480      	push	{r7}
 8001cb0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cb2:	bf00      	nop
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bc80      	pop	{r7}
 8001cb8:	4770      	bx	lr

08001cba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cba:	b480      	push	{r7}
 8001cbc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cbe:	bf00      	nop
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bc80      	pop	{r7}
 8001cc4:	4770      	bx	lr

08001cc6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001cc6:	b580      	push	{r7, lr}
 8001cc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001cca:	f000 f93f 	bl	8001f4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cce:	bf00      	nop
 8001cd0:	bd80      	pop	{r7, pc}
	...

08001cd4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001cd8:	4802      	ldr	r0, [pc, #8]	; (8001ce4 <USART1_IRQHandler+0x10>)
 8001cda:	f001 fa9d 	bl	8003218 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001cde:	bf00      	nop
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	20000410 	.word	0x20000410

08001ce8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	af00      	add	r7, sp, #0
	return 1;
 8001cec:	2301      	movs	r3, #1
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bc80      	pop	{r7}
 8001cf4:	4770      	bx	lr

08001cf6 <_kill>:

int _kill(int pid, int sig)
{
 8001cf6:	b580      	push	{r7, lr}
 8001cf8:	b082      	sub	sp, #8
 8001cfa:	af00      	add	r7, sp, #0
 8001cfc:	6078      	str	r0, [r7, #4]
 8001cfe:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001d00:	f001 fd90 	bl	8003824 <__errno>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2216      	movs	r2, #22
 8001d08:	601a      	str	r2, [r3, #0]
	return -1;
 8001d0a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	3708      	adds	r7, #8
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}

08001d16 <_exit>:

void _exit (int status)
{
 8001d16:	b580      	push	{r7, lr}
 8001d18:	b082      	sub	sp, #8
 8001d1a:	af00      	add	r7, sp, #0
 8001d1c:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001d1e:	f04f 31ff 	mov.w	r1, #4294967295
 8001d22:	6878      	ldr	r0, [r7, #4]
 8001d24:	f7ff ffe7 	bl	8001cf6 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001d28:	e7fe      	b.n	8001d28 <_exit+0x12>

08001d2a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d2a:	b580      	push	{r7, lr}
 8001d2c:	b086      	sub	sp, #24
 8001d2e:	af00      	add	r7, sp, #0
 8001d30:	60f8      	str	r0, [r7, #12]
 8001d32:	60b9      	str	r1, [r7, #8]
 8001d34:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d36:	2300      	movs	r3, #0
 8001d38:	617b      	str	r3, [r7, #20]
 8001d3a:	e00a      	b.n	8001d52 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001d3c:	f3af 8000 	nop.w
 8001d40:	4601      	mov	r1, r0
 8001d42:	68bb      	ldr	r3, [r7, #8]
 8001d44:	1c5a      	adds	r2, r3, #1
 8001d46:	60ba      	str	r2, [r7, #8]
 8001d48:	b2ca      	uxtb	r2, r1
 8001d4a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d4c:	697b      	ldr	r3, [r7, #20]
 8001d4e:	3301      	adds	r3, #1
 8001d50:	617b      	str	r3, [r7, #20]
 8001d52:	697a      	ldr	r2, [r7, #20]
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	429a      	cmp	r2, r3
 8001d58:	dbf0      	blt.n	8001d3c <_read+0x12>
	}

return len;
 8001d5a:	687b      	ldr	r3, [r7, #4]
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	3718      	adds	r7, #24
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}

08001d64 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b086      	sub	sp, #24
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	60f8      	str	r0, [r7, #12]
 8001d6c:	60b9      	str	r1, [r7, #8]
 8001d6e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d70:	2300      	movs	r3, #0
 8001d72:	617b      	str	r3, [r7, #20]
 8001d74:	e009      	b.n	8001d8a <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001d76:	68bb      	ldr	r3, [r7, #8]
 8001d78:	1c5a      	adds	r2, r3, #1
 8001d7a:	60ba      	str	r2, [r7, #8]
 8001d7c:	781b      	ldrb	r3, [r3, #0]
 8001d7e:	4618      	mov	r0, r3
 8001d80:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	3301      	adds	r3, #1
 8001d88:	617b      	str	r3, [r7, #20]
 8001d8a:	697a      	ldr	r2, [r7, #20]
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	429a      	cmp	r2, r3
 8001d90:	dbf1      	blt.n	8001d76 <_write+0x12>
	}
	return len;
 8001d92:	687b      	ldr	r3, [r7, #4]
}
 8001d94:	4618      	mov	r0, r3
 8001d96:	3718      	adds	r7, #24
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bd80      	pop	{r7, pc}

08001d9c <_close>:

int _close(int file)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	b083      	sub	sp, #12
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
	return -1;
 8001da4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001da8:	4618      	mov	r0, r3
 8001daa:	370c      	adds	r7, #12
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bc80      	pop	{r7}
 8001db0:	4770      	bx	lr

08001db2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001db2:	b480      	push	{r7}
 8001db4:	b083      	sub	sp, #12
 8001db6:	af00      	add	r7, sp, #0
 8001db8:	6078      	str	r0, [r7, #4]
 8001dba:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001dc2:	605a      	str	r2, [r3, #4]
	return 0;
 8001dc4:	2300      	movs	r3, #0
}
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	370c      	adds	r7, #12
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bc80      	pop	{r7}
 8001dce:	4770      	bx	lr

08001dd0 <_isatty>:

int _isatty(int file)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b083      	sub	sp, #12
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
	return 1;
 8001dd8:	2301      	movs	r3, #1
}
 8001dda:	4618      	mov	r0, r3
 8001ddc:	370c      	adds	r7, #12
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bc80      	pop	{r7}
 8001de2:	4770      	bx	lr

08001de4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b085      	sub	sp, #20
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	60f8      	str	r0, [r7, #12]
 8001dec:	60b9      	str	r1, [r7, #8]
 8001dee:	607a      	str	r2, [r7, #4]
	return 0;
 8001df0:	2300      	movs	r3, #0
}
 8001df2:	4618      	mov	r0, r3
 8001df4:	3714      	adds	r7, #20
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bc80      	pop	{r7}
 8001dfa:	4770      	bx	lr

08001dfc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b086      	sub	sp, #24
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e04:	4a14      	ldr	r2, [pc, #80]	; (8001e58 <_sbrk+0x5c>)
 8001e06:	4b15      	ldr	r3, [pc, #84]	; (8001e5c <_sbrk+0x60>)
 8001e08:	1ad3      	subs	r3, r2, r3
 8001e0a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e10:	4b13      	ldr	r3, [pc, #76]	; (8001e60 <_sbrk+0x64>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d102      	bne.n	8001e1e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e18:	4b11      	ldr	r3, [pc, #68]	; (8001e60 <_sbrk+0x64>)
 8001e1a:	4a12      	ldr	r2, [pc, #72]	; (8001e64 <_sbrk+0x68>)
 8001e1c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e1e:	4b10      	ldr	r3, [pc, #64]	; (8001e60 <_sbrk+0x64>)
 8001e20:	681a      	ldr	r2, [r3, #0]
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	4413      	add	r3, r2
 8001e26:	693a      	ldr	r2, [r7, #16]
 8001e28:	429a      	cmp	r2, r3
 8001e2a:	d207      	bcs.n	8001e3c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e2c:	f001 fcfa 	bl	8003824 <__errno>
 8001e30:	4603      	mov	r3, r0
 8001e32:	220c      	movs	r2, #12
 8001e34:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e36:	f04f 33ff 	mov.w	r3, #4294967295
 8001e3a:	e009      	b.n	8001e50 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e3c:	4b08      	ldr	r3, [pc, #32]	; (8001e60 <_sbrk+0x64>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e42:	4b07      	ldr	r3, [pc, #28]	; (8001e60 <_sbrk+0x64>)
 8001e44:	681a      	ldr	r2, [r3, #0]
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	4413      	add	r3, r2
 8001e4a:	4a05      	ldr	r2, [pc, #20]	; (8001e60 <_sbrk+0x64>)
 8001e4c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e4e:	68fb      	ldr	r3, [r7, #12]
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	3718      	adds	r7, #24
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	20005000 	.word	0x20005000
 8001e5c:	00000400 	.word	0x00000400
 8001e60:	20000274 	.word	0x20000274
 8001e64:	20000468 	.word	0x20000468

08001e68 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e6c:	bf00      	nop
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bc80      	pop	{r7}
 8001e72:	4770      	bx	lr

08001e74 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001e74:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001e76:	e003      	b.n	8001e80 <LoopCopyDataInit>

08001e78 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001e78:	4b0b      	ldr	r3, [pc, #44]	; (8001ea8 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001e7a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001e7c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001e7e:	3104      	adds	r1, #4

08001e80 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001e80:	480a      	ldr	r0, [pc, #40]	; (8001eac <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001e82:	4b0b      	ldr	r3, [pc, #44]	; (8001eb0 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001e84:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001e86:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001e88:	d3f6      	bcc.n	8001e78 <CopyDataInit>
  ldr r2, =_sbss
 8001e8a:	4a0a      	ldr	r2, [pc, #40]	; (8001eb4 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001e8c:	e002      	b.n	8001e94 <LoopFillZerobss>

08001e8e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001e8e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001e90:	f842 3b04 	str.w	r3, [r2], #4

08001e94 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001e94:	4b08      	ldr	r3, [pc, #32]	; (8001eb8 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001e96:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001e98:	d3f9      	bcc.n	8001e8e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001e9a:	f7ff ffe5 	bl	8001e68 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e9e:	f001 fcc7 	bl	8003830 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001ea2:	f7ff fcdb 	bl	800185c <main>
  bx lr
 8001ea6:	4770      	bx	lr
  ldr r3, =_sidata
 8001ea8:	08008178 	.word	0x08008178
  ldr r0, =_sdata
 8001eac:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001eb0:	20000258 	.word	0x20000258
  ldr r2, =_sbss
 8001eb4:	20000258 	.word	0x20000258
  ldr r3, = _ebss
 8001eb8:	20000468 	.word	0x20000468

08001ebc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ebc:	e7fe      	b.n	8001ebc <ADC1_2_IRQHandler>
	...

08001ec0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ec4:	4b08      	ldr	r3, [pc, #32]	; (8001ee8 <HAL_Init+0x28>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a07      	ldr	r2, [pc, #28]	; (8001ee8 <HAL_Init+0x28>)
 8001eca:	f043 0310 	orr.w	r3, r3, #16
 8001ece:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ed0:	2003      	movs	r0, #3
 8001ed2:	f000 f947 	bl	8002164 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ed6:	2000      	movs	r0, #0
 8001ed8:	f000 f808 	bl	8001eec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001edc:	f7ff fe10 	bl	8001b00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ee0:	2300      	movs	r3, #0
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	40022000 	.word	0x40022000

08001eec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b082      	sub	sp, #8
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ef4:	4b12      	ldr	r3, [pc, #72]	; (8001f40 <HAL_InitTick+0x54>)
 8001ef6:	681a      	ldr	r2, [r3, #0]
 8001ef8:	4b12      	ldr	r3, [pc, #72]	; (8001f44 <HAL_InitTick+0x58>)
 8001efa:	781b      	ldrb	r3, [r3, #0]
 8001efc:	4619      	mov	r1, r3
 8001efe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f02:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f06:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f000 f95f 	bl	80021ce <HAL_SYSTICK_Config>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d001      	beq.n	8001f1a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f16:	2301      	movs	r3, #1
 8001f18:	e00e      	b.n	8001f38 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2b0f      	cmp	r3, #15
 8001f1e:	d80a      	bhi.n	8001f36 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f20:	2200      	movs	r2, #0
 8001f22:	6879      	ldr	r1, [r7, #4]
 8001f24:	f04f 30ff 	mov.w	r0, #4294967295
 8001f28:	f000 f927 	bl	800217a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f2c:	4a06      	ldr	r2, [pc, #24]	; (8001f48 <HAL_InitTick+0x5c>)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f32:	2300      	movs	r3, #0
 8001f34:	e000      	b.n	8001f38 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f36:	2301      	movs	r3, #1
}
 8001f38:	4618      	mov	r0, r3
 8001f3a:	3708      	adds	r7, #8
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	20000074 	.word	0x20000074
 8001f44:	2000007c 	.word	0x2000007c
 8001f48:	20000078 	.word	0x20000078

08001f4c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f50:	4b05      	ldr	r3, [pc, #20]	; (8001f68 <HAL_IncTick+0x1c>)
 8001f52:	781b      	ldrb	r3, [r3, #0]
 8001f54:	461a      	mov	r2, r3
 8001f56:	4b05      	ldr	r3, [pc, #20]	; (8001f6c <HAL_IncTick+0x20>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	4413      	add	r3, r2
 8001f5c:	4a03      	ldr	r2, [pc, #12]	; (8001f6c <HAL_IncTick+0x20>)
 8001f5e:	6013      	str	r3, [r2, #0]
}
 8001f60:	bf00      	nop
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bc80      	pop	{r7}
 8001f66:	4770      	bx	lr
 8001f68:	2000007c 	.word	0x2000007c
 8001f6c:	20000454 	.word	0x20000454

08001f70 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f70:	b480      	push	{r7}
 8001f72:	af00      	add	r7, sp, #0
  return uwTick;
 8001f74:	4b02      	ldr	r3, [pc, #8]	; (8001f80 <HAL_GetTick+0x10>)
 8001f76:	681b      	ldr	r3, [r3, #0]
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bc80      	pop	{r7}
 8001f7e:	4770      	bx	lr
 8001f80:	20000454 	.word	0x20000454

08001f84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b084      	sub	sp, #16
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f8c:	f7ff fff0 	bl	8001f70 <HAL_GetTick>
 8001f90:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f9c:	d005      	beq.n	8001faa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f9e:	4b0a      	ldr	r3, [pc, #40]	; (8001fc8 <HAL_Delay+0x44>)
 8001fa0:	781b      	ldrb	r3, [r3, #0]
 8001fa2:	461a      	mov	r2, r3
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	4413      	add	r3, r2
 8001fa8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001faa:	bf00      	nop
 8001fac:	f7ff ffe0 	bl	8001f70 <HAL_GetTick>
 8001fb0:	4602      	mov	r2, r0
 8001fb2:	68bb      	ldr	r3, [r7, #8]
 8001fb4:	1ad3      	subs	r3, r2, r3
 8001fb6:	68fa      	ldr	r2, [r7, #12]
 8001fb8:	429a      	cmp	r2, r3
 8001fba:	d8f7      	bhi.n	8001fac <HAL_Delay+0x28>
  {
  }
}
 8001fbc:	bf00      	nop
 8001fbe:	bf00      	nop
 8001fc0:	3710      	adds	r7, #16
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	2000007c 	.word	0x2000007c

08001fcc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b085      	sub	sp, #20
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	f003 0307 	and.w	r3, r3, #7
 8001fda:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fdc:	4b0c      	ldr	r3, [pc, #48]	; (8002010 <__NVIC_SetPriorityGrouping+0x44>)
 8001fde:	68db      	ldr	r3, [r3, #12]
 8001fe0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001fe2:	68ba      	ldr	r2, [r7, #8]
 8001fe4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001fe8:	4013      	ands	r3, r2
 8001fea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ff0:	68bb      	ldr	r3, [r7, #8]
 8001ff2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ff4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ff8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ffc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ffe:	4a04      	ldr	r2, [pc, #16]	; (8002010 <__NVIC_SetPriorityGrouping+0x44>)
 8002000:	68bb      	ldr	r3, [r7, #8]
 8002002:	60d3      	str	r3, [r2, #12]
}
 8002004:	bf00      	nop
 8002006:	3714      	adds	r7, #20
 8002008:	46bd      	mov	sp, r7
 800200a:	bc80      	pop	{r7}
 800200c:	4770      	bx	lr
 800200e:	bf00      	nop
 8002010:	e000ed00 	.word	0xe000ed00

08002014 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002014:	b480      	push	{r7}
 8002016:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002018:	4b04      	ldr	r3, [pc, #16]	; (800202c <__NVIC_GetPriorityGrouping+0x18>)
 800201a:	68db      	ldr	r3, [r3, #12]
 800201c:	0a1b      	lsrs	r3, r3, #8
 800201e:	f003 0307 	and.w	r3, r3, #7
}
 8002022:	4618      	mov	r0, r3
 8002024:	46bd      	mov	sp, r7
 8002026:	bc80      	pop	{r7}
 8002028:	4770      	bx	lr
 800202a:	bf00      	nop
 800202c:	e000ed00 	.word	0xe000ed00

08002030 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002030:	b480      	push	{r7}
 8002032:	b083      	sub	sp, #12
 8002034:	af00      	add	r7, sp, #0
 8002036:	4603      	mov	r3, r0
 8002038:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800203a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800203e:	2b00      	cmp	r3, #0
 8002040:	db0b      	blt.n	800205a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002042:	79fb      	ldrb	r3, [r7, #7]
 8002044:	f003 021f 	and.w	r2, r3, #31
 8002048:	4906      	ldr	r1, [pc, #24]	; (8002064 <__NVIC_EnableIRQ+0x34>)
 800204a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800204e:	095b      	lsrs	r3, r3, #5
 8002050:	2001      	movs	r0, #1
 8002052:	fa00 f202 	lsl.w	r2, r0, r2
 8002056:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800205a:	bf00      	nop
 800205c:	370c      	adds	r7, #12
 800205e:	46bd      	mov	sp, r7
 8002060:	bc80      	pop	{r7}
 8002062:	4770      	bx	lr
 8002064:	e000e100 	.word	0xe000e100

08002068 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002068:	b480      	push	{r7}
 800206a:	b083      	sub	sp, #12
 800206c:	af00      	add	r7, sp, #0
 800206e:	4603      	mov	r3, r0
 8002070:	6039      	str	r1, [r7, #0]
 8002072:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002074:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002078:	2b00      	cmp	r3, #0
 800207a:	db0a      	blt.n	8002092 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	b2da      	uxtb	r2, r3
 8002080:	490c      	ldr	r1, [pc, #48]	; (80020b4 <__NVIC_SetPriority+0x4c>)
 8002082:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002086:	0112      	lsls	r2, r2, #4
 8002088:	b2d2      	uxtb	r2, r2
 800208a:	440b      	add	r3, r1
 800208c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002090:	e00a      	b.n	80020a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	b2da      	uxtb	r2, r3
 8002096:	4908      	ldr	r1, [pc, #32]	; (80020b8 <__NVIC_SetPriority+0x50>)
 8002098:	79fb      	ldrb	r3, [r7, #7]
 800209a:	f003 030f 	and.w	r3, r3, #15
 800209e:	3b04      	subs	r3, #4
 80020a0:	0112      	lsls	r2, r2, #4
 80020a2:	b2d2      	uxtb	r2, r2
 80020a4:	440b      	add	r3, r1
 80020a6:	761a      	strb	r2, [r3, #24]
}
 80020a8:	bf00      	nop
 80020aa:	370c      	adds	r7, #12
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bc80      	pop	{r7}
 80020b0:	4770      	bx	lr
 80020b2:	bf00      	nop
 80020b4:	e000e100 	.word	0xe000e100
 80020b8:	e000ed00 	.word	0xe000ed00

080020bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020bc:	b480      	push	{r7}
 80020be:	b089      	sub	sp, #36	; 0x24
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	60f8      	str	r0, [r7, #12]
 80020c4:	60b9      	str	r1, [r7, #8]
 80020c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	f003 0307 	and.w	r3, r3, #7
 80020ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020d0:	69fb      	ldr	r3, [r7, #28]
 80020d2:	f1c3 0307 	rsb	r3, r3, #7
 80020d6:	2b04      	cmp	r3, #4
 80020d8:	bf28      	it	cs
 80020da:	2304      	movcs	r3, #4
 80020dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020de:	69fb      	ldr	r3, [r7, #28]
 80020e0:	3304      	adds	r3, #4
 80020e2:	2b06      	cmp	r3, #6
 80020e4:	d902      	bls.n	80020ec <NVIC_EncodePriority+0x30>
 80020e6:	69fb      	ldr	r3, [r7, #28]
 80020e8:	3b03      	subs	r3, #3
 80020ea:	e000      	b.n	80020ee <NVIC_EncodePriority+0x32>
 80020ec:	2300      	movs	r3, #0
 80020ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020f0:	f04f 32ff 	mov.w	r2, #4294967295
 80020f4:	69bb      	ldr	r3, [r7, #24]
 80020f6:	fa02 f303 	lsl.w	r3, r2, r3
 80020fa:	43da      	mvns	r2, r3
 80020fc:	68bb      	ldr	r3, [r7, #8]
 80020fe:	401a      	ands	r2, r3
 8002100:	697b      	ldr	r3, [r7, #20]
 8002102:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002104:	f04f 31ff 	mov.w	r1, #4294967295
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	fa01 f303 	lsl.w	r3, r1, r3
 800210e:	43d9      	mvns	r1, r3
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002114:	4313      	orrs	r3, r2
         );
}
 8002116:	4618      	mov	r0, r3
 8002118:	3724      	adds	r7, #36	; 0x24
 800211a:	46bd      	mov	sp, r7
 800211c:	bc80      	pop	{r7}
 800211e:	4770      	bx	lr

08002120 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b082      	sub	sp, #8
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	3b01      	subs	r3, #1
 800212c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002130:	d301      	bcc.n	8002136 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002132:	2301      	movs	r3, #1
 8002134:	e00f      	b.n	8002156 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002136:	4a0a      	ldr	r2, [pc, #40]	; (8002160 <SysTick_Config+0x40>)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	3b01      	subs	r3, #1
 800213c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800213e:	210f      	movs	r1, #15
 8002140:	f04f 30ff 	mov.w	r0, #4294967295
 8002144:	f7ff ff90 	bl	8002068 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002148:	4b05      	ldr	r3, [pc, #20]	; (8002160 <SysTick_Config+0x40>)
 800214a:	2200      	movs	r2, #0
 800214c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800214e:	4b04      	ldr	r3, [pc, #16]	; (8002160 <SysTick_Config+0x40>)
 8002150:	2207      	movs	r2, #7
 8002152:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002154:	2300      	movs	r3, #0
}
 8002156:	4618      	mov	r0, r3
 8002158:	3708      	adds	r7, #8
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}
 800215e:	bf00      	nop
 8002160:	e000e010 	.word	0xe000e010

08002164 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b082      	sub	sp, #8
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800216c:	6878      	ldr	r0, [r7, #4]
 800216e:	f7ff ff2d 	bl	8001fcc <__NVIC_SetPriorityGrouping>
}
 8002172:	bf00      	nop
 8002174:	3708      	adds	r7, #8
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}

0800217a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800217a:	b580      	push	{r7, lr}
 800217c:	b086      	sub	sp, #24
 800217e:	af00      	add	r7, sp, #0
 8002180:	4603      	mov	r3, r0
 8002182:	60b9      	str	r1, [r7, #8]
 8002184:	607a      	str	r2, [r7, #4]
 8002186:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002188:	2300      	movs	r3, #0
 800218a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800218c:	f7ff ff42 	bl	8002014 <__NVIC_GetPriorityGrouping>
 8002190:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002192:	687a      	ldr	r2, [r7, #4]
 8002194:	68b9      	ldr	r1, [r7, #8]
 8002196:	6978      	ldr	r0, [r7, #20]
 8002198:	f7ff ff90 	bl	80020bc <NVIC_EncodePriority>
 800219c:	4602      	mov	r2, r0
 800219e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021a2:	4611      	mov	r1, r2
 80021a4:	4618      	mov	r0, r3
 80021a6:	f7ff ff5f 	bl	8002068 <__NVIC_SetPriority>
}
 80021aa:	bf00      	nop
 80021ac:	3718      	adds	r7, #24
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}

080021b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021b2:	b580      	push	{r7, lr}
 80021b4:	b082      	sub	sp, #8
 80021b6:	af00      	add	r7, sp, #0
 80021b8:	4603      	mov	r3, r0
 80021ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021c0:	4618      	mov	r0, r3
 80021c2:	f7ff ff35 	bl	8002030 <__NVIC_EnableIRQ>
}
 80021c6:	bf00      	nop
 80021c8:	3708      	adds	r7, #8
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}

080021ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021ce:	b580      	push	{r7, lr}
 80021d0:	b082      	sub	sp, #8
 80021d2:	af00      	add	r7, sp, #0
 80021d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80021d6:	6878      	ldr	r0, [r7, #4]
 80021d8:	f7ff ffa2 	bl	8002120 <SysTick_Config>
 80021dc:	4603      	mov	r3, r0
}
 80021de:	4618      	mov	r0, r3
 80021e0:	3708      	adds	r7, #8
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd80      	pop	{r7, pc}
	...

080021e8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b084      	sub	sp, #16
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021f0:	2300      	movs	r3, #0
 80021f2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80021fa:	2b02      	cmp	r3, #2
 80021fc:	d005      	beq.n	800220a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2204      	movs	r2, #4
 8002202:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002204:	2301      	movs	r3, #1
 8002206:	73fb      	strb	r3, [r7, #15]
 8002208:	e051      	b.n	80022ae <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	681a      	ldr	r2, [r3, #0]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f022 020e 	bic.w	r2, r2, #14
 8002218:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	681a      	ldr	r2, [r3, #0]
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f022 0201 	bic.w	r2, r2, #1
 8002228:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	4a22      	ldr	r2, [pc, #136]	; (80022b8 <HAL_DMA_Abort_IT+0xd0>)
 8002230:	4293      	cmp	r3, r2
 8002232:	d029      	beq.n	8002288 <HAL_DMA_Abort_IT+0xa0>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a20      	ldr	r2, [pc, #128]	; (80022bc <HAL_DMA_Abort_IT+0xd4>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d022      	beq.n	8002284 <HAL_DMA_Abort_IT+0x9c>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	4a1f      	ldr	r2, [pc, #124]	; (80022c0 <HAL_DMA_Abort_IT+0xd8>)
 8002244:	4293      	cmp	r3, r2
 8002246:	d01a      	beq.n	800227e <HAL_DMA_Abort_IT+0x96>
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4a1d      	ldr	r2, [pc, #116]	; (80022c4 <HAL_DMA_Abort_IT+0xdc>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d012      	beq.n	8002278 <HAL_DMA_Abort_IT+0x90>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	4a1c      	ldr	r2, [pc, #112]	; (80022c8 <HAL_DMA_Abort_IT+0xe0>)
 8002258:	4293      	cmp	r3, r2
 800225a:	d00a      	beq.n	8002272 <HAL_DMA_Abort_IT+0x8a>
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4a1a      	ldr	r2, [pc, #104]	; (80022cc <HAL_DMA_Abort_IT+0xe4>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d102      	bne.n	800226c <HAL_DMA_Abort_IT+0x84>
 8002266:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800226a:	e00e      	b.n	800228a <HAL_DMA_Abort_IT+0xa2>
 800226c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002270:	e00b      	b.n	800228a <HAL_DMA_Abort_IT+0xa2>
 8002272:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002276:	e008      	b.n	800228a <HAL_DMA_Abort_IT+0xa2>
 8002278:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800227c:	e005      	b.n	800228a <HAL_DMA_Abort_IT+0xa2>
 800227e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002282:	e002      	b.n	800228a <HAL_DMA_Abort_IT+0xa2>
 8002284:	2310      	movs	r3, #16
 8002286:	e000      	b.n	800228a <HAL_DMA_Abort_IT+0xa2>
 8002288:	2301      	movs	r3, #1
 800228a:	4a11      	ldr	r2, [pc, #68]	; (80022d0 <HAL_DMA_Abort_IT+0xe8>)
 800228c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2201      	movs	r2, #1
 8002292:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2200      	movs	r2, #0
 800229a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d003      	beq.n	80022ae <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022aa:	6878      	ldr	r0, [r7, #4]
 80022ac:	4798      	blx	r3
    } 
  }
  return status;
 80022ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80022b0:	4618      	mov	r0, r3
 80022b2:	3710      	adds	r7, #16
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd80      	pop	{r7, pc}
 80022b8:	40020008 	.word	0x40020008
 80022bc:	4002001c 	.word	0x4002001c
 80022c0:	40020030 	.word	0x40020030
 80022c4:	40020044 	.word	0x40020044
 80022c8:	40020058 	.word	0x40020058
 80022cc:	4002006c 	.word	0x4002006c
 80022d0:	40020000 	.word	0x40020000

080022d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022d4:	b480      	push	{r7}
 80022d6:	b08b      	sub	sp, #44	; 0x2c
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
 80022dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80022de:	2300      	movs	r3, #0
 80022e0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80022e2:	2300      	movs	r3, #0
 80022e4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022e6:	e169      	b.n	80025bc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80022e8:	2201      	movs	r2, #1
 80022ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022ec:	fa02 f303 	lsl.w	r3, r2, r3
 80022f0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	69fa      	ldr	r2, [r7, #28]
 80022f8:	4013      	ands	r3, r2
 80022fa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80022fc:	69ba      	ldr	r2, [r7, #24]
 80022fe:	69fb      	ldr	r3, [r7, #28]
 8002300:	429a      	cmp	r2, r3
 8002302:	f040 8158 	bne.w	80025b6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	4a9a      	ldr	r2, [pc, #616]	; (8002574 <HAL_GPIO_Init+0x2a0>)
 800230c:	4293      	cmp	r3, r2
 800230e:	d05e      	beq.n	80023ce <HAL_GPIO_Init+0xfa>
 8002310:	4a98      	ldr	r2, [pc, #608]	; (8002574 <HAL_GPIO_Init+0x2a0>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d875      	bhi.n	8002402 <HAL_GPIO_Init+0x12e>
 8002316:	4a98      	ldr	r2, [pc, #608]	; (8002578 <HAL_GPIO_Init+0x2a4>)
 8002318:	4293      	cmp	r3, r2
 800231a:	d058      	beq.n	80023ce <HAL_GPIO_Init+0xfa>
 800231c:	4a96      	ldr	r2, [pc, #600]	; (8002578 <HAL_GPIO_Init+0x2a4>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d86f      	bhi.n	8002402 <HAL_GPIO_Init+0x12e>
 8002322:	4a96      	ldr	r2, [pc, #600]	; (800257c <HAL_GPIO_Init+0x2a8>)
 8002324:	4293      	cmp	r3, r2
 8002326:	d052      	beq.n	80023ce <HAL_GPIO_Init+0xfa>
 8002328:	4a94      	ldr	r2, [pc, #592]	; (800257c <HAL_GPIO_Init+0x2a8>)
 800232a:	4293      	cmp	r3, r2
 800232c:	d869      	bhi.n	8002402 <HAL_GPIO_Init+0x12e>
 800232e:	4a94      	ldr	r2, [pc, #592]	; (8002580 <HAL_GPIO_Init+0x2ac>)
 8002330:	4293      	cmp	r3, r2
 8002332:	d04c      	beq.n	80023ce <HAL_GPIO_Init+0xfa>
 8002334:	4a92      	ldr	r2, [pc, #584]	; (8002580 <HAL_GPIO_Init+0x2ac>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d863      	bhi.n	8002402 <HAL_GPIO_Init+0x12e>
 800233a:	4a92      	ldr	r2, [pc, #584]	; (8002584 <HAL_GPIO_Init+0x2b0>)
 800233c:	4293      	cmp	r3, r2
 800233e:	d046      	beq.n	80023ce <HAL_GPIO_Init+0xfa>
 8002340:	4a90      	ldr	r2, [pc, #576]	; (8002584 <HAL_GPIO_Init+0x2b0>)
 8002342:	4293      	cmp	r3, r2
 8002344:	d85d      	bhi.n	8002402 <HAL_GPIO_Init+0x12e>
 8002346:	2b12      	cmp	r3, #18
 8002348:	d82a      	bhi.n	80023a0 <HAL_GPIO_Init+0xcc>
 800234a:	2b12      	cmp	r3, #18
 800234c:	d859      	bhi.n	8002402 <HAL_GPIO_Init+0x12e>
 800234e:	a201      	add	r2, pc, #4	; (adr r2, 8002354 <HAL_GPIO_Init+0x80>)
 8002350:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002354:	080023cf 	.word	0x080023cf
 8002358:	080023a9 	.word	0x080023a9
 800235c:	080023bb 	.word	0x080023bb
 8002360:	080023fd 	.word	0x080023fd
 8002364:	08002403 	.word	0x08002403
 8002368:	08002403 	.word	0x08002403
 800236c:	08002403 	.word	0x08002403
 8002370:	08002403 	.word	0x08002403
 8002374:	08002403 	.word	0x08002403
 8002378:	08002403 	.word	0x08002403
 800237c:	08002403 	.word	0x08002403
 8002380:	08002403 	.word	0x08002403
 8002384:	08002403 	.word	0x08002403
 8002388:	08002403 	.word	0x08002403
 800238c:	08002403 	.word	0x08002403
 8002390:	08002403 	.word	0x08002403
 8002394:	08002403 	.word	0x08002403
 8002398:	080023b1 	.word	0x080023b1
 800239c:	080023c5 	.word	0x080023c5
 80023a0:	4a79      	ldr	r2, [pc, #484]	; (8002588 <HAL_GPIO_Init+0x2b4>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d013      	beq.n	80023ce <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80023a6:	e02c      	b.n	8002402 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	68db      	ldr	r3, [r3, #12]
 80023ac:	623b      	str	r3, [r7, #32]
          break;
 80023ae:	e029      	b.n	8002404 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	68db      	ldr	r3, [r3, #12]
 80023b4:	3304      	adds	r3, #4
 80023b6:	623b      	str	r3, [r7, #32]
          break;
 80023b8:	e024      	b.n	8002404 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	68db      	ldr	r3, [r3, #12]
 80023be:	3308      	adds	r3, #8
 80023c0:	623b      	str	r3, [r7, #32]
          break;
 80023c2:	e01f      	b.n	8002404 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	68db      	ldr	r3, [r3, #12]
 80023c8:	330c      	adds	r3, #12
 80023ca:	623b      	str	r3, [r7, #32]
          break;
 80023cc:	e01a      	b.n	8002404 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	689b      	ldr	r3, [r3, #8]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d102      	bne.n	80023dc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80023d6:	2304      	movs	r3, #4
 80023d8:	623b      	str	r3, [r7, #32]
          break;
 80023da:	e013      	b.n	8002404 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	689b      	ldr	r3, [r3, #8]
 80023e0:	2b01      	cmp	r3, #1
 80023e2:	d105      	bne.n	80023f0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80023e4:	2308      	movs	r3, #8
 80023e6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	69fa      	ldr	r2, [r7, #28]
 80023ec:	611a      	str	r2, [r3, #16]
          break;
 80023ee:	e009      	b.n	8002404 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80023f0:	2308      	movs	r3, #8
 80023f2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	69fa      	ldr	r2, [r7, #28]
 80023f8:	615a      	str	r2, [r3, #20]
          break;
 80023fa:	e003      	b.n	8002404 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80023fc:	2300      	movs	r3, #0
 80023fe:	623b      	str	r3, [r7, #32]
          break;
 8002400:	e000      	b.n	8002404 <HAL_GPIO_Init+0x130>
          break;
 8002402:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002404:	69bb      	ldr	r3, [r7, #24]
 8002406:	2bff      	cmp	r3, #255	; 0xff
 8002408:	d801      	bhi.n	800240e <HAL_GPIO_Init+0x13a>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	e001      	b.n	8002412 <HAL_GPIO_Init+0x13e>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	3304      	adds	r3, #4
 8002412:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002414:	69bb      	ldr	r3, [r7, #24]
 8002416:	2bff      	cmp	r3, #255	; 0xff
 8002418:	d802      	bhi.n	8002420 <HAL_GPIO_Init+0x14c>
 800241a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800241c:	009b      	lsls	r3, r3, #2
 800241e:	e002      	b.n	8002426 <HAL_GPIO_Init+0x152>
 8002420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002422:	3b08      	subs	r3, #8
 8002424:	009b      	lsls	r3, r3, #2
 8002426:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002428:	697b      	ldr	r3, [r7, #20]
 800242a:	681a      	ldr	r2, [r3, #0]
 800242c:	210f      	movs	r1, #15
 800242e:	693b      	ldr	r3, [r7, #16]
 8002430:	fa01 f303 	lsl.w	r3, r1, r3
 8002434:	43db      	mvns	r3, r3
 8002436:	401a      	ands	r2, r3
 8002438:	6a39      	ldr	r1, [r7, #32]
 800243a:	693b      	ldr	r3, [r7, #16]
 800243c:	fa01 f303 	lsl.w	r3, r1, r3
 8002440:	431a      	orrs	r2, r3
 8002442:	697b      	ldr	r3, [r7, #20]
 8002444:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800244e:	2b00      	cmp	r3, #0
 8002450:	f000 80b1 	beq.w	80025b6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002454:	4b4d      	ldr	r3, [pc, #308]	; (800258c <HAL_GPIO_Init+0x2b8>)
 8002456:	699b      	ldr	r3, [r3, #24]
 8002458:	4a4c      	ldr	r2, [pc, #304]	; (800258c <HAL_GPIO_Init+0x2b8>)
 800245a:	f043 0301 	orr.w	r3, r3, #1
 800245e:	6193      	str	r3, [r2, #24]
 8002460:	4b4a      	ldr	r3, [pc, #296]	; (800258c <HAL_GPIO_Init+0x2b8>)
 8002462:	699b      	ldr	r3, [r3, #24]
 8002464:	f003 0301 	and.w	r3, r3, #1
 8002468:	60bb      	str	r3, [r7, #8]
 800246a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800246c:	4a48      	ldr	r2, [pc, #288]	; (8002590 <HAL_GPIO_Init+0x2bc>)
 800246e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002470:	089b      	lsrs	r3, r3, #2
 8002472:	3302      	adds	r3, #2
 8002474:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002478:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800247a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800247c:	f003 0303 	and.w	r3, r3, #3
 8002480:	009b      	lsls	r3, r3, #2
 8002482:	220f      	movs	r2, #15
 8002484:	fa02 f303 	lsl.w	r3, r2, r3
 8002488:	43db      	mvns	r3, r3
 800248a:	68fa      	ldr	r2, [r7, #12]
 800248c:	4013      	ands	r3, r2
 800248e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	4a40      	ldr	r2, [pc, #256]	; (8002594 <HAL_GPIO_Init+0x2c0>)
 8002494:	4293      	cmp	r3, r2
 8002496:	d013      	beq.n	80024c0 <HAL_GPIO_Init+0x1ec>
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	4a3f      	ldr	r2, [pc, #252]	; (8002598 <HAL_GPIO_Init+0x2c4>)
 800249c:	4293      	cmp	r3, r2
 800249e:	d00d      	beq.n	80024bc <HAL_GPIO_Init+0x1e8>
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	4a3e      	ldr	r2, [pc, #248]	; (800259c <HAL_GPIO_Init+0x2c8>)
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d007      	beq.n	80024b8 <HAL_GPIO_Init+0x1e4>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	4a3d      	ldr	r2, [pc, #244]	; (80025a0 <HAL_GPIO_Init+0x2cc>)
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d101      	bne.n	80024b4 <HAL_GPIO_Init+0x1e0>
 80024b0:	2303      	movs	r3, #3
 80024b2:	e006      	b.n	80024c2 <HAL_GPIO_Init+0x1ee>
 80024b4:	2304      	movs	r3, #4
 80024b6:	e004      	b.n	80024c2 <HAL_GPIO_Init+0x1ee>
 80024b8:	2302      	movs	r3, #2
 80024ba:	e002      	b.n	80024c2 <HAL_GPIO_Init+0x1ee>
 80024bc:	2301      	movs	r3, #1
 80024be:	e000      	b.n	80024c2 <HAL_GPIO_Init+0x1ee>
 80024c0:	2300      	movs	r3, #0
 80024c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024c4:	f002 0203 	and.w	r2, r2, #3
 80024c8:	0092      	lsls	r2, r2, #2
 80024ca:	4093      	lsls	r3, r2
 80024cc:	68fa      	ldr	r2, [r7, #12]
 80024ce:	4313      	orrs	r3, r2
 80024d0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80024d2:	492f      	ldr	r1, [pc, #188]	; (8002590 <HAL_GPIO_Init+0x2bc>)
 80024d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024d6:	089b      	lsrs	r3, r3, #2
 80024d8:	3302      	adds	r3, #2
 80024da:	68fa      	ldr	r2, [r7, #12]
 80024dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d006      	beq.n	80024fa <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80024ec:	4b2d      	ldr	r3, [pc, #180]	; (80025a4 <HAL_GPIO_Init+0x2d0>)
 80024ee:	681a      	ldr	r2, [r3, #0]
 80024f0:	492c      	ldr	r1, [pc, #176]	; (80025a4 <HAL_GPIO_Init+0x2d0>)
 80024f2:	69bb      	ldr	r3, [r7, #24]
 80024f4:	4313      	orrs	r3, r2
 80024f6:	600b      	str	r3, [r1, #0]
 80024f8:	e006      	b.n	8002508 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80024fa:	4b2a      	ldr	r3, [pc, #168]	; (80025a4 <HAL_GPIO_Init+0x2d0>)
 80024fc:	681a      	ldr	r2, [r3, #0]
 80024fe:	69bb      	ldr	r3, [r7, #24]
 8002500:	43db      	mvns	r3, r3
 8002502:	4928      	ldr	r1, [pc, #160]	; (80025a4 <HAL_GPIO_Init+0x2d0>)
 8002504:	4013      	ands	r3, r2
 8002506:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002510:	2b00      	cmp	r3, #0
 8002512:	d006      	beq.n	8002522 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002514:	4b23      	ldr	r3, [pc, #140]	; (80025a4 <HAL_GPIO_Init+0x2d0>)
 8002516:	685a      	ldr	r2, [r3, #4]
 8002518:	4922      	ldr	r1, [pc, #136]	; (80025a4 <HAL_GPIO_Init+0x2d0>)
 800251a:	69bb      	ldr	r3, [r7, #24]
 800251c:	4313      	orrs	r3, r2
 800251e:	604b      	str	r3, [r1, #4]
 8002520:	e006      	b.n	8002530 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002522:	4b20      	ldr	r3, [pc, #128]	; (80025a4 <HAL_GPIO_Init+0x2d0>)
 8002524:	685a      	ldr	r2, [r3, #4]
 8002526:	69bb      	ldr	r3, [r7, #24]
 8002528:	43db      	mvns	r3, r3
 800252a:	491e      	ldr	r1, [pc, #120]	; (80025a4 <HAL_GPIO_Init+0x2d0>)
 800252c:	4013      	ands	r3, r2
 800252e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002538:	2b00      	cmp	r3, #0
 800253a:	d006      	beq.n	800254a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800253c:	4b19      	ldr	r3, [pc, #100]	; (80025a4 <HAL_GPIO_Init+0x2d0>)
 800253e:	689a      	ldr	r2, [r3, #8]
 8002540:	4918      	ldr	r1, [pc, #96]	; (80025a4 <HAL_GPIO_Init+0x2d0>)
 8002542:	69bb      	ldr	r3, [r7, #24]
 8002544:	4313      	orrs	r3, r2
 8002546:	608b      	str	r3, [r1, #8]
 8002548:	e006      	b.n	8002558 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800254a:	4b16      	ldr	r3, [pc, #88]	; (80025a4 <HAL_GPIO_Init+0x2d0>)
 800254c:	689a      	ldr	r2, [r3, #8]
 800254e:	69bb      	ldr	r3, [r7, #24]
 8002550:	43db      	mvns	r3, r3
 8002552:	4914      	ldr	r1, [pc, #80]	; (80025a4 <HAL_GPIO_Init+0x2d0>)
 8002554:	4013      	ands	r3, r2
 8002556:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002560:	2b00      	cmp	r3, #0
 8002562:	d021      	beq.n	80025a8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002564:	4b0f      	ldr	r3, [pc, #60]	; (80025a4 <HAL_GPIO_Init+0x2d0>)
 8002566:	68da      	ldr	r2, [r3, #12]
 8002568:	490e      	ldr	r1, [pc, #56]	; (80025a4 <HAL_GPIO_Init+0x2d0>)
 800256a:	69bb      	ldr	r3, [r7, #24]
 800256c:	4313      	orrs	r3, r2
 800256e:	60cb      	str	r3, [r1, #12]
 8002570:	e021      	b.n	80025b6 <HAL_GPIO_Init+0x2e2>
 8002572:	bf00      	nop
 8002574:	10320000 	.word	0x10320000
 8002578:	10310000 	.word	0x10310000
 800257c:	10220000 	.word	0x10220000
 8002580:	10210000 	.word	0x10210000
 8002584:	10120000 	.word	0x10120000
 8002588:	10110000 	.word	0x10110000
 800258c:	40021000 	.word	0x40021000
 8002590:	40010000 	.word	0x40010000
 8002594:	40010800 	.word	0x40010800
 8002598:	40010c00 	.word	0x40010c00
 800259c:	40011000 	.word	0x40011000
 80025a0:	40011400 	.word	0x40011400
 80025a4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80025a8:	4b0b      	ldr	r3, [pc, #44]	; (80025d8 <HAL_GPIO_Init+0x304>)
 80025aa:	68da      	ldr	r2, [r3, #12]
 80025ac:	69bb      	ldr	r3, [r7, #24]
 80025ae:	43db      	mvns	r3, r3
 80025b0:	4909      	ldr	r1, [pc, #36]	; (80025d8 <HAL_GPIO_Init+0x304>)
 80025b2:	4013      	ands	r3, r2
 80025b4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80025b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025b8:	3301      	adds	r3, #1
 80025ba:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	681a      	ldr	r2, [r3, #0]
 80025c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025c2:	fa22 f303 	lsr.w	r3, r2, r3
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	f47f ae8e 	bne.w	80022e8 <HAL_GPIO_Init+0x14>
  }
}
 80025cc:	bf00      	nop
 80025ce:	bf00      	nop
 80025d0:	372c      	adds	r7, #44	; 0x2c
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bc80      	pop	{r7}
 80025d6:	4770      	bx	lr
 80025d8:	40010400 	.word	0x40010400

080025dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025dc:	b480      	push	{r7}
 80025de:	b083      	sub	sp, #12
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
 80025e4:	460b      	mov	r3, r1
 80025e6:	807b      	strh	r3, [r7, #2]
 80025e8:	4613      	mov	r3, r2
 80025ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80025ec:	787b      	ldrb	r3, [r7, #1]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d003      	beq.n	80025fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80025f2:	887a      	ldrh	r2, [r7, #2]
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80025f8:	e003      	b.n	8002602 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80025fa:	887b      	ldrh	r3, [r7, #2]
 80025fc:	041a      	lsls	r2, r3, #16
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	611a      	str	r2, [r3, #16]
}
 8002602:	bf00      	nop
 8002604:	370c      	adds	r7, #12
 8002606:	46bd      	mov	sp, r7
 8002608:	bc80      	pop	{r7}
 800260a:	4770      	bx	lr

0800260c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800260c:	b480      	push	{r7}
 800260e:	b085      	sub	sp, #20
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
 8002614:	460b      	mov	r3, r1
 8002616:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	68db      	ldr	r3, [r3, #12]
 800261c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800261e:	887a      	ldrh	r2, [r7, #2]
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	4013      	ands	r3, r2
 8002624:	041a      	lsls	r2, r3, #16
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	43d9      	mvns	r1, r3
 800262a:	887b      	ldrh	r3, [r7, #2]
 800262c:	400b      	ands	r3, r1
 800262e:	431a      	orrs	r2, r3
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	611a      	str	r2, [r3, #16]
}
 8002634:	bf00      	nop
 8002636:	3714      	adds	r7, #20
 8002638:	46bd      	mov	sp, r7
 800263a:	bc80      	pop	{r7}
 800263c:	4770      	bx	lr
	...

08002640 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b086      	sub	sp, #24
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d101      	bne.n	8002652 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	e26c      	b.n	8002b2c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f003 0301 	and.w	r3, r3, #1
 800265a:	2b00      	cmp	r3, #0
 800265c:	f000 8087 	beq.w	800276e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002660:	4b92      	ldr	r3, [pc, #584]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	f003 030c 	and.w	r3, r3, #12
 8002668:	2b04      	cmp	r3, #4
 800266a:	d00c      	beq.n	8002686 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800266c:	4b8f      	ldr	r3, [pc, #572]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	f003 030c 	and.w	r3, r3, #12
 8002674:	2b08      	cmp	r3, #8
 8002676:	d112      	bne.n	800269e <HAL_RCC_OscConfig+0x5e>
 8002678:	4b8c      	ldr	r3, [pc, #560]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002680:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002684:	d10b      	bne.n	800269e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002686:	4b89      	ldr	r3, [pc, #548]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800268e:	2b00      	cmp	r3, #0
 8002690:	d06c      	beq.n	800276c <HAL_RCC_OscConfig+0x12c>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d168      	bne.n	800276c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	e246      	b.n	8002b2c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026a6:	d106      	bne.n	80026b6 <HAL_RCC_OscConfig+0x76>
 80026a8:	4b80      	ldr	r3, [pc, #512]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4a7f      	ldr	r2, [pc, #508]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 80026ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026b2:	6013      	str	r3, [r2, #0]
 80026b4:	e02e      	b.n	8002714 <HAL_RCC_OscConfig+0xd4>
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d10c      	bne.n	80026d8 <HAL_RCC_OscConfig+0x98>
 80026be:	4b7b      	ldr	r3, [pc, #492]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	4a7a      	ldr	r2, [pc, #488]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 80026c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026c8:	6013      	str	r3, [r2, #0]
 80026ca:	4b78      	ldr	r3, [pc, #480]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4a77      	ldr	r2, [pc, #476]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 80026d0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80026d4:	6013      	str	r3, [r2, #0]
 80026d6:	e01d      	b.n	8002714 <HAL_RCC_OscConfig+0xd4>
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80026e0:	d10c      	bne.n	80026fc <HAL_RCC_OscConfig+0xbc>
 80026e2:	4b72      	ldr	r3, [pc, #456]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4a71      	ldr	r2, [pc, #452]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 80026e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80026ec:	6013      	str	r3, [r2, #0]
 80026ee:	4b6f      	ldr	r3, [pc, #444]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4a6e      	ldr	r2, [pc, #440]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 80026f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026f8:	6013      	str	r3, [r2, #0]
 80026fa:	e00b      	b.n	8002714 <HAL_RCC_OscConfig+0xd4>
 80026fc:	4b6b      	ldr	r3, [pc, #428]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a6a      	ldr	r2, [pc, #424]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 8002702:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002706:	6013      	str	r3, [r2, #0]
 8002708:	4b68      	ldr	r3, [pc, #416]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a67      	ldr	r2, [pc, #412]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 800270e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002712:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	685b      	ldr	r3, [r3, #4]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d013      	beq.n	8002744 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800271c:	f7ff fc28 	bl	8001f70 <HAL_GetTick>
 8002720:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002722:	e008      	b.n	8002736 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002724:	f7ff fc24 	bl	8001f70 <HAL_GetTick>
 8002728:	4602      	mov	r2, r0
 800272a:	693b      	ldr	r3, [r7, #16]
 800272c:	1ad3      	subs	r3, r2, r3
 800272e:	2b64      	cmp	r3, #100	; 0x64
 8002730:	d901      	bls.n	8002736 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002732:	2303      	movs	r3, #3
 8002734:	e1fa      	b.n	8002b2c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002736:	4b5d      	ldr	r3, [pc, #372]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800273e:	2b00      	cmp	r3, #0
 8002740:	d0f0      	beq.n	8002724 <HAL_RCC_OscConfig+0xe4>
 8002742:	e014      	b.n	800276e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002744:	f7ff fc14 	bl	8001f70 <HAL_GetTick>
 8002748:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800274a:	e008      	b.n	800275e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800274c:	f7ff fc10 	bl	8001f70 <HAL_GetTick>
 8002750:	4602      	mov	r2, r0
 8002752:	693b      	ldr	r3, [r7, #16]
 8002754:	1ad3      	subs	r3, r2, r3
 8002756:	2b64      	cmp	r3, #100	; 0x64
 8002758:	d901      	bls.n	800275e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800275a:	2303      	movs	r3, #3
 800275c:	e1e6      	b.n	8002b2c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800275e:	4b53      	ldr	r3, [pc, #332]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002766:	2b00      	cmp	r3, #0
 8002768:	d1f0      	bne.n	800274c <HAL_RCC_OscConfig+0x10c>
 800276a:	e000      	b.n	800276e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800276c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f003 0302 	and.w	r3, r3, #2
 8002776:	2b00      	cmp	r3, #0
 8002778:	d063      	beq.n	8002842 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800277a:	4b4c      	ldr	r3, [pc, #304]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	f003 030c 	and.w	r3, r3, #12
 8002782:	2b00      	cmp	r3, #0
 8002784:	d00b      	beq.n	800279e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002786:	4b49      	ldr	r3, [pc, #292]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	f003 030c 	and.w	r3, r3, #12
 800278e:	2b08      	cmp	r3, #8
 8002790:	d11c      	bne.n	80027cc <HAL_RCC_OscConfig+0x18c>
 8002792:	4b46      	ldr	r3, [pc, #280]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800279a:	2b00      	cmp	r3, #0
 800279c:	d116      	bne.n	80027cc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800279e:	4b43      	ldr	r3, [pc, #268]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f003 0302 	and.w	r3, r3, #2
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d005      	beq.n	80027b6 <HAL_RCC_OscConfig+0x176>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	691b      	ldr	r3, [r3, #16]
 80027ae:	2b01      	cmp	r3, #1
 80027b0:	d001      	beq.n	80027b6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e1ba      	b.n	8002b2c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027b6:	4b3d      	ldr	r3, [pc, #244]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	695b      	ldr	r3, [r3, #20]
 80027c2:	00db      	lsls	r3, r3, #3
 80027c4:	4939      	ldr	r1, [pc, #228]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 80027c6:	4313      	orrs	r3, r2
 80027c8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027ca:	e03a      	b.n	8002842 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	691b      	ldr	r3, [r3, #16]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d020      	beq.n	8002816 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80027d4:	4b36      	ldr	r3, [pc, #216]	; (80028b0 <HAL_RCC_OscConfig+0x270>)
 80027d6:	2201      	movs	r2, #1
 80027d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027da:	f7ff fbc9 	bl	8001f70 <HAL_GetTick>
 80027de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027e0:	e008      	b.n	80027f4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027e2:	f7ff fbc5 	bl	8001f70 <HAL_GetTick>
 80027e6:	4602      	mov	r2, r0
 80027e8:	693b      	ldr	r3, [r7, #16]
 80027ea:	1ad3      	subs	r3, r2, r3
 80027ec:	2b02      	cmp	r3, #2
 80027ee:	d901      	bls.n	80027f4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80027f0:	2303      	movs	r3, #3
 80027f2:	e19b      	b.n	8002b2c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027f4:	4b2d      	ldr	r3, [pc, #180]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f003 0302 	and.w	r3, r3, #2
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d0f0      	beq.n	80027e2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002800:	4b2a      	ldr	r3, [pc, #168]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	695b      	ldr	r3, [r3, #20]
 800280c:	00db      	lsls	r3, r3, #3
 800280e:	4927      	ldr	r1, [pc, #156]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 8002810:	4313      	orrs	r3, r2
 8002812:	600b      	str	r3, [r1, #0]
 8002814:	e015      	b.n	8002842 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002816:	4b26      	ldr	r3, [pc, #152]	; (80028b0 <HAL_RCC_OscConfig+0x270>)
 8002818:	2200      	movs	r2, #0
 800281a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800281c:	f7ff fba8 	bl	8001f70 <HAL_GetTick>
 8002820:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002822:	e008      	b.n	8002836 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002824:	f7ff fba4 	bl	8001f70 <HAL_GetTick>
 8002828:	4602      	mov	r2, r0
 800282a:	693b      	ldr	r3, [r7, #16]
 800282c:	1ad3      	subs	r3, r2, r3
 800282e:	2b02      	cmp	r3, #2
 8002830:	d901      	bls.n	8002836 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002832:	2303      	movs	r3, #3
 8002834:	e17a      	b.n	8002b2c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002836:	4b1d      	ldr	r3, [pc, #116]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f003 0302 	and.w	r3, r3, #2
 800283e:	2b00      	cmp	r3, #0
 8002840:	d1f0      	bne.n	8002824 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f003 0308 	and.w	r3, r3, #8
 800284a:	2b00      	cmp	r3, #0
 800284c:	d03a      	beq.n	80028c4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	699b      	ldr	r3, [r3, #24]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d019      	beq.n	800288a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002856:	4b17      	ldr	r3, [pc, #92]	; (80028b4 <HAL_RCC_OscConfig+0x274>)
 8002858:	2201      	movs	r2, #1
 800285a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800285c:	f7ff fb88 	bl	8001f70 <HAL_GetTick>
 8002860:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002862:	e008      	b.n	8002876 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002864:	f7ff fb84 	bl	8001f70 <HAL_GetTick>
 8002868:	4602      	mov	r2, r0
 800286a:	693b      	ldr	r3, [r7, #16]
 800286c:	1ad3      	subs	r3, r2, r3
 800286e:	2b02      	cmp	r3, #2
 8002870:	d901      	bls.n	8002876 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002872:	2303      	movs	r3, #3
 8002874:	e15a      	b.n	8002b2c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002876:	4b0d      	ldr	r3, [pc, #52]	; (80028ac <HAL_RCC_OscConfig+0x26c>)
 8002878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800287a:	f003 0302 	and.w	r3, r3, #2
 800287e:	2b00      	cmp	r3, #0
 8002880:	d0f0      	beq.n	8002864 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002882:	2001      	movs	r0, #1
 8002884:	f000 fad8 	bl	8002e38 <RCC_Delay>
 8002888:	e01c      	b.n	80028c4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800288a:	4b0a      	ldr	r3, [pc, #40]	; (80028b4 <HAL_RCC_OscConfig+0x274>)
 800288c:	2200      	movs	r2, #0
 800288e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002890:	f7ff fb6e 	bl	8001f70 <HAL_GetTick>
 8002894:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002896:	e00f      	b.n	80028b8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002898:	f7ff fb6a 	bl	8001f70 <HAL_GetTick>
 800289c:	4602      	mov	r2, r0
 800289e:	693b      	ldr	r3, [r7, #16]
 80028a0:	1ad3      	subs	r3, r2, r3
 80028a2:	2b02      	cmp	r3, #2
 80028a4:	d908      	bls.n	80028b8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80028a6:	2303      	movs	r3, #3
 80028a8:	e140      	b.n	8002b2c <HAL_RCC_OscConfig+0x4ec>
 80028aa:	bf00      	nop
 80028ac:	40021000 	.word	0x40021000
 80028b0:	42420000 	.word	0x42420000
 80028b4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028b8:	4b9e      	ldr	r3, [pc, #632]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 80028ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028bc:	f003 0302 	and.w	r3, r3, #2
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d1e9      	bne.n	8002898 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f003 0304 	and.w	r3, r3, #4
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	f000 80a6 	beq.w	8002a1e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028d2:	2300      	movs	r3, #0
 80028d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028d6:	4b97      	ldr	r3, [pc, #604]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 80028d8:	69db      	ldr	r3, [r3, #28]
 80028da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d10d      	bne.n	80028fe <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028e2:	4b94      	ldr	r3, [pc, #592]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 80028e4:	69db      	ldr	r3, [r3, #28]
 80028e6:	4a93      	ldr	r2, [pc, #588]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 80028e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028ec:	61d3      	str	r3, [r2, #28]
 80028ee:	4b91      	ldr	r3, [pc, #580]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 80028f0:	69db      	ldr	r3, [r3, #28]
 80028f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028f6:	60bb      	str	r3, [r7, #8]
 80028f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028fa:	2301      	movs	r3, #1
 80028fc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028fe:	4b8e      	ldr	r3, [pc, #568]	; (8002b38 <HAL_RCC_OscConfig+0x4f8>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002906:	2b00      	cmp	r3, #0
 8002908:	d118      	bne.n	800293c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800290a:	4b8b      	ldr	r3, [pc, #556]	; (8002b38 <HAL_RCC_OscConfig+0x4f8>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4a8a      	ldr	r2, [pc, #552]	; (8002b38 <HAL_RCC_OscConfig+0x4f8>)
 8002910:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002914:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002916:	f7ff fb2b 	bl	8001f70 <HAL_GetTick>
 800291a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800291c:	e008      	b.n	8002930 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800291e:	f7ff fb27 	bl	8001f70 <HAL_GetTick>
 8002922:	4602      	mov	r2, r0
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	1ad3      	subs	r3, r2, r3
 8002928:	2b64      	cmp	r3, #100	; 0x64
 800292a:	d901      	bls.n	8002930 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800292c:	2303      	movs	r3, #3
 800292e:	e0fd      	b.n	8002b2c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002930:	4b81      	ldr	r3, [pc, #516]	; (8002b38 <HAL_RCC_OscConfig+0x4f8>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002938:	2b00      	cmp	r3, #0
 800293a:	d0f0      	beq.n	800291e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	68db      	ldr	r3, [r3, #12]
 8002940:	2b01      	cmp	r3, #1
 8002942:	d106      	bne.n	8002952 <HAL_RCC_OscConfig+0x312>
 8002944:	4b7b      	ldr	r3, [pc, #492]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 8002946:	6a1b      	ldr	r3, [r3, #32]
 8002948:	4a7a      	ldr	r2, [pc, #488]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 800294a:	f043 0301 	orr.w	r3, r3, #1
 800294e:	6213      	str	r3, [r2, #32]
 8002950:	e02d      	b.n	80029ae <HAL_RCC_OscConfig+0x36e>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	68db      	ldr	r3, [r3, #12]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d10c      	bne.n	8002974 <HAL_RCC_OscConfig+0x334>
 800295a:	4b76      	ldr	r3, [pc, #472]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 800295c:	6a1b      	ldr	r3, [r3, #32]
 800295e:	4a75      	ldr	r2, [pc, #468]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 8002960:	f023 0301 	bic.w	r3, r3, #1
 8002964:	6213      	str	r3, [r2, #32]
 8002966:	4b73      	ldr	r3, [pc, #460]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 8002968:	6a1b      	ldr	r3, [r3, #32]
 800296a:	4a72      	ldr	r2, [pc, #456]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 800296c:	f023 0304 	bic.w	r3, r3, #4
 8002970:	6213      	str	r3, [r2, #32]
 8002972:	e01c      	b.n	80029ae <HAL_RCC_OscConfig+0x36e>
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	68db      	ldr	r3, [r3, #12]
 8002978:	2b05      	cmp	r3, #5
 800297a:	d10c      	bne.n	8002996 <HAL_RCC_OscConfig+0x356>
 800297c:	4b6d      	ldr	r3, [pc, #436]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 800297e:	6a1b      	ldr	r3, [r3, #32]
 8002980:	4a6c      	ldr	r2, [pc, #432]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 8002982:	f043 0304 	orr.w	r3, r3, #4
 8002986:	6213      	str	r3, [r2, #32]
 8002988:	4b6a      	ldr	r3, [pc, #424]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 800298a:	6a1b      	ldr	r3, [r3, #32]
 800298c:	4a69      	ldr	r2, [pc, #420]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 800298e:	f043 0301 	orr.w	r3, r3, #1
 8002992:	6213      	str	r3, [r2, #32]
 8002994:	e00b      	b.n	80029ae <HAL_RCC_OscConfig+0x36e>
 8002996:	4b67      	ldr	r3, [pc, #412]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 8002998:	6a1b      	ldr	r3, [r3, #32]
 800299a:	4a66      	ldr	r2, [pc, #408]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 800299c:	f023 0301 	bic.w	r3, r3, #1
 80029a0:	6213      	str	r3, [r2, #32]
 80029a2:	4b64      	ldr	r3, [pc, #400]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 80029a4:	6a1b      	ldr	r3, [r3, #32]
 80029a6:	4a63      	ldr	r2, [pc, #396]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 80029a8:	f023 0304 	bic.w	r3, r3, #4
 80029ac:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	68db      	ldr	r3, [r3, #12]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d015      	beq.n	80029e2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029b6:	f7ff fadb 	bl	8001f70 <HAL_GetTick>
 80029ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029bc:	e00a      	b.n	80029d4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029be:	f7ff fad7 	bl	8001f70 <HAL_GetTick>
 80029c2:	4602      	mov	r2, r0
 80029c4:	693b      	ldr	r3, [r7, #16]
 80029c6:	1ad3      	subs	r3, r2, r3
 80029c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d901      	bls.n	80029d4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80029d0:	2303      	movs	r3, #3
 80029d2:	e0ab      	b.n	8002b2c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029d4:	4b57      	ldr	r3, [pc, #348]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 80029d6:	6a1b      	ldr	r3, [r3, #32]
 80029d8:	f003 0302 	and.w	r3, r3, #2
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d0ee      	beq.n	80029be <HAL_RCC_OscConfig+0x37e>
 80029e0:	e014      	b.n	8002a0c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029e2:	f7ff fac5 	bl	8001f70 <HAL_GetTick>
 80029e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029e8:	e00a      	b.n	8002a00 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029ea:	f7ff fac1 	bl	8001f70 <HAL_GetTick>
 80029ee:	4602      	mov	r2, r0
 80029f0:	693b      	ldr	r3, [r7, #16]
 80029f2:	1ad3      	subs	r3, r2, r3
 80029f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d901      	bls.n	8002a00 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80029fc:	2303      	movs	r3, #3
 80029fe:	e095      	b.n	8002b2c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a00:	4b4c      	ldr	r3, [pc, #304]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 8002a02:	6a1b      	ldr	r3, [r3, #32]
 8002a04:	f003 0302 	and.w	r3, r3, #2
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d1ee      	bne.n	80029ea <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002a0c:	7dfb      	ldrb	r3, [r7, #23]
 8002a0e:	2b01      	cmp	r3, #1
 8002a10:	d105      	bne.n	8002a1e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a12:	4b48      	ldr	r3, [pc, #288]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 8002a14:	69db      	ldr	r3, [r3, #28]
 8002a16:	4a47      	ldr	r2, [pc, #284]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 8002a18:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a1c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	69db      	ldr	r3, [r3, #28]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	f000 8081 	beq.w	8002b2a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a28:	4b42      	ldr	r3, [pc, #264]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	f003 030c 	and.w	r3, r3, #12
 8002a30:	2b08      	cmp	r3, #8
 8002a32:	d061      	beq.n	8002af8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	69db      	ldr	r3, [r3, #28]
 8002a38:	2b02      	cmp	r3, #2
 8002a3a:	d146      	bne.n	8002aca <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a3c:	4b3f      	ldr	r3, [pc, #252]	; (8002b3c <HAL_RCC_OscConfig+0x4fc>)
 8002a3e:	2200      	movs	r2, #0
 8002a40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a42:	f7ff fa95 	bl	8001f70 <HAL_GetTick>
 8002a46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a48:	e008      	b.n	8002a5c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a4a:	f7ff fa91 	bl	8001f70 <HAL_GetTick>
 8002a4e:	4602      	mov	r2, r0
 8002a50:	693b      	ldr	r3, [r7, #16]
 8002a52:	1ad3      	subs	r3, r2, r3
 8002a54:	2b02      	cmp	r3, #2
 8002a56:	d901      	bls.n	8002a5c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002a58:	2303      	movs	r3, #3
 8002a5a:	e067      	b.n	8002b2c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a5c:	4b35      	ldr	r3, [pc, #212]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d1f0      	bne.n	8002a4a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6a1b      	ldr	r3, [r3, #32]
 8002a6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a70:	d108      	bne.n	8002a84 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002a72:	4b30      	ldr	r3, [pc, #192]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	689b      	ldr	r3, [r3, #8]
 8002a7e:	492d      	ldr	r1, [pc, #180]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 8002a80:	4313      	orrs	r3, r2
 8002a82:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a84:	4b2b      	ldr	r3, [pc, #172]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6a19      	ldr	r1, [r3, #32]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a94:	430b      	orrs	r3, r1
 8002a96:	4927      	ldr	r1, [pc, #156]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 8002a98:	4313      	orrs	r3, r2
 8002a9a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a9c:	4b27      	ldr	r3, [pc, #156]	; (8002b3c <HAL_RCC_OscConfig+0x4fc>)
 8002a9e:	2201      	movs	r2, #1
 8002aa0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aa2:	f7ff fa65 	bl	8001f70 <HAL_GetTick>
 8002aa6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002aa8:	e008      	b.n	8002abc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002aaa:	f7ff fa61 	bl	8001f70 <HAL_GetTick>
 8002aae:	4602      	mov	r2, r0
 8002ab0:	693b      	ldr	r3, [r7, #16]
 8002ab2:	1ad3      	subs	r3, r2, r3
 8002ab4:	2b02      	cmp	r3, #2
 8002ab6:	d901      	bls.n	8002abc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002ab8:	2303      	movs	r3, #3
 8002aba:	e037      	b.n	8002b2c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002abc:	4b1d      	ldr	r3, [pc, #116]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d0f0      	beq.n	8002aaa <HAL_RCC_OscConfig+0x46a>
 8002ac8:	e02f      	b.n	8002b2a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002aca:	4b1c      	ldr	r3, [pc, #112]	; (8002b3c <HAL_RCC_OscConfig+0x4fc>)
 8002acc:	2200      	movs	r2, #0
 8002ace:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ad0:	f7ff fa4e 	bl	8001f70 <HAL_GetTick>
 8002ad4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ad6:	e008      	b.n	8002aea <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ad8:	f7ff fa4a 	bl	8001f70 <HAL_GetTick>
 8002adc:	4602      	mov	r2, r0
 8002ade:	693b      	ldr	r3, [r7, #16]
 8002ae0:	1ad3      	subs	r3, r2, r3
 8002ae2:	2b02      	cmp	r3, #2
 8002ae4:	d901      	bls.n	8002aea <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002ae6:	2303      	movs	r3, #3
 8002ae8:	e020      	b.n	8002b2c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002aea:	4b12      	ldr	r3, [pc, #72]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d1f0      	bne.n	8002ad8 <HAL_RCC_OscConfig+0x498>
 8002af6:	e018      	b.n	8002b2a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	69db      	ldr	r3, [r3, #28]
 8002afc:	2b01      	cmp	r3, #1
 8002afe:	d101      	bne.n	8002b04 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002b00:	2301      	movs	r3, #1
 8002b02:	e013      	b.n	8002b2c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002b04:	4b0b      	ldr	r3, [pc, #44]	; (8002b34 <HAL_RCC_OscConfig+0x4f4>)
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6a1b      	ldr	r3, [r3, #32]
 8002b14:	429a      	cmp	r2, r3
 8002b16:	d106      	bne.n	8002b26 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b22:	429a      	cmp	r2, r3
 8002b24:	d001      	beq.n	8002b2a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002b26:	2301      	movs	r3, #1
 8002b28:	e000      	b.n	8002b2c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002b2a:	2300      	movs	r3, #0
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	3718      	adds	r7, #24
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bd80      	pop	{r7, pc}
 8002b34:	40021000 	.word	0x40021000
 8002b38:	40007000 	.word	0x40007000
 8002b3c:	42420060 	.word	0x42420060

08002b40 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b084      	sub	sp, #16
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
 8002b48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d101      	bne.n	8002b54 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b50:	2301      	movs	r3, #1
 8002b52:	e0d0      	b.n	8002cf6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b54:	4b6a      	ldr	r3, [pc, #424]	; (8002d00 <HAL_RCC_ClockConfig+0x1c0>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f003 0307 	and.w	r3, r3, #7
 8002b5c:	683a      	ldr	r2, [r7, #0]
 8002b5e:	429a      	cmp	r2, r3
 8002b60:	d910      	bls.n	8002b84 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b62:	4b67      	ldr	r3, [pc, #412]	; (8002d00 <HAL_RCC_ClockConfig+0x1c0>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f023 0207 	bic.w	r2, r3, #7
 8002b6a:	4965      	ldr	r1, [pc, #404]	; (8002d00 <HAL_RCC_ClockConfig+0x1c0>)
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b72:	4b63      	ldr	r3, [pc, #396]	; (8002d00 <HAL_RCC_ClockConfig+0x1c0>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f003 0307 	and.w	r3, r3, #7
 8002b7a:	683a      	ldr	r2, [r7, #0]
 8002b7c:	429a      	cmp	r2, r3
 8002b7e:	d001      	beq.n	8002b84 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002b80:	2301      	movs	r3, #1
 8002b82:	e0b8      	b.n	8002cf6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f003 0302 	and.w	r3, r3, #2
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d020      	beq.n	8002bd2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f003 0304 	and.w	r3, r3, #4
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d005      	beq.n	8002ba8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b9c:	4b59      	ldr	r3, [pc, #356]	; (8002d04 <HAL_RCC_ClockConfig+0x1c4>)
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	4a58      	ldr	r2, [pc, #352]	; (8002d04 <HAL_RCC_ClockConfig+0x1c4>)
 8002ba2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002ba6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f003 0308 	and.w	r3, r3, #8
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d005      	beq.n	8002bc0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002bb4:	4b53      	ldr	r3, [pc, #332]	; (8002d04 <HAL_RCC_ClockConfig+0x1c4>)
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	4a52      	ldr	r2, [pc, #328]	; (8002d04 <HAL_RCC_ClockConfig+0x1c4>)
 8002bba:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002bbe:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bc0:	4b50      	ldr	r3, [pc, #320]	; (8002d04 <HAL_RCC_ClockConfig+0x1c4>)
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	689b      	ldr	r3, [r3, #8]
 8002bcc:	494d      	ldr	r1, [pc, #308]	; (8002d04 <HAL_RCC_ClockConfig+0x1c4>)
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f003 0301 	and.w	r3, r3, #1
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d040      	beq.n	8002c60 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	2b01      	cmp	r3, #1
 8002be4:	d107      	bne.n	8002bf6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002be6:	4b47      	ldr	r3, [pc, #284]	; (8002d04 <HAL_RCC_ClockConfig+0x1c4>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d115      	bne.n	8002c1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	e07f      	b.n	8002cf6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	2b02      	cmp	r3, #2
 8002bfc:	d107      	bne.n	8002c0e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bfe:	4b41      	ldr	r3, [pc, #260]	; (8002d04 <HAL_RCC_ClockConfig+0x1c4>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d109      	bne.n	8002c1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	e073      	b.n	8002cf6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c0e:	4b3d      	ldr	r3, [pc, #244]	; (8002d04 <HAL_RCC_ClockConfig+0x1c4>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f003 0302 	and.w	r3, r3, #2
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d101      	bne.n	8002c1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	e06b      	b.n	8002cf6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c1e:	4b39      	ldr	r3, [pc, #228]	; (8002d04 <HAL_RCC_ClockConfig+0x1c4>)
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	f023 0203 	bic.w	r2, r3, #3
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	4936      	ldr	r1, [pc, #216]	; (8002d04 <HAL_RCC_ClockConfig+0x1c4>)
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c30:	f7ff f99e 	bl	8001f70 <HAL_GetTick>
 8002c34:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c36:	e00a      	b.n	8002c4e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c38:	f7ff f99a 	bl	8001f70 <HAL_GetTick>
 8002c3c:	4602      	mov	r2, r0
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	1ad3      	subs	r3, r2, r3
 8002c42:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d901      	bls.n	8002c4e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c4a:	2303      	movs	r3, #3
 8002c4c:	e053      	b.n	8002cf6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c4e:	4b2d      	ldr	r3, [pc, #180]	; (8002d04 <HAL_RCC_ClockConfig+0x1c4>)
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	f003 020c 	and.w	r2, r3, #12
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	009b      	lsls	r3, r3, #2
 8002c5c:	429a      	cmp	r2, r3
 8002c5e:	d1eb      	bne.n	8002c38 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c60:	4b27      	ldr	r3, [pc, #156]	; (8002d00 <HAL_RCC_ClockConfig+0x1c0>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f003 0307 	and.w	r3, r3, #7
 8002c68:	683a      	ldr	r2, [r7, #0]
 8002c6a:	429a      	cmp	r2, r3
 8002c6c:	d210      	bcs.n	8002c90 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c6e:	4b24      	ldr	r3, [pc, #144]	; (8002d00 <HAL_RCC_ClockConfig+0x1c0>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f023 0207 	bic.w	r2, r3, #7
 8002c76:	4922      	ldr	r1, [pc, #136]	; (8002d00 <HAL_RCC_ClockConfig+0x1c0>)
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	4313      	orrs	r3, r2
 8002c7c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c7e:	4b20      	ldr	r3, [pc, #128]	; (8002d00 <HAL_RCC_ClockConfig+0x1c0>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f003 0307 	and.w	r3, r3, #7
 8002c86:	683a      	ldr	r2, [r7, #0]
 8002c88:	429a      	cmp	r2, r3
 8002c8a:	d001      	beq.n	8002c90 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	e032      	b.n	8002cf6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f003 0304 	and.w	r3, r3, #4
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d008      	beq.n	8002cae <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c9c:	4b19      	ldr	r3, [pc, #100]	; (8002d04 <HAL_RCC_ClockConfig+0x1c4>)
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	68db      	ldr	r3, [r3, #12]
 8002ca8:	4916      	ldr	r1, [pc, #88]	; (8002d04 <HAL_RCC_ClockConfig+0x1c4>)
 8002caa:	4313      	orrs	r3, r2
 8002cac:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f003 0308 	and.w	r3, r3, #8
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d009      	beq.n	8002cce <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002cba:	4b12      	ldr	r3, [pc, #72]	; (8002d04 <HAL_RCC_ClockConfig+0x1c4>)
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	691b      	ldr	r3, [r3, #16]
 8002cc6:	00db      	lsls	r3, r3, #3
 8002cc8:	490e      	ldr	r1, [pc, #56]	; (8002d04 <HAL_RCC_ClockConfig+0x1c4>)
 8002cca:	4313      	orrs	r3, r2
 8002ccc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002cce:	f000 f821 	bl	8002d14 <HAL_RCC_GetSysClockFreq>
 8002cd2:	4602      	mov	r2, r0
 8002cd4:	4b0b      	ldr	r3, [pc, #44]	; (8002d04 <HAL_RCC_ClockConfig+0x1c4>)
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	091b      	lsrs	r3, r3, #4
 8002cda:	f003 030f 	and.w	r3, r3, #15
 8002cde:	490a      	ldr	r1, [pc, #40]	; (8002d08 <HAL_RCC_ClockConfig+0x1c8>)
 8002ce0:	5ccb      	ldrb	r3, [r1, r3]
 8002ce2:	fa22 f303 	lsr.w	r3, r2, r3
 8002ce6:	4a09      	ldr	r2, [pc, #36]	; (8002d0c <HAL_RCC_ClockConfig+0x1cc>)
 8002ce8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002cea:	4b09      	ldr	r3, [pc, #36]	; (8002d10 <HAL_RCC_ClockConfig+0x1d0>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4618      	mov	r0, r3
 8002cf0:	f7ff f8fc 	bl	8001eec <HAL_InitTick>

  return HAL_OK;
 8002cf4:	2300      	movs	r3, #0
}
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	3710      	adds	r7, #16
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bd80      	pop	{r7, pc}
 8002cfe:	bf00      	nop
 8002d00:	40022000 	.word	0x40022000
 8002d04:	40021000 	.word	0x40021000
 8002d08:	08007c7c 	.word	0x08007c7c
 8002d0c:	20000074 	.word	0x20000074
 8002d10:	20000078 	.word	0x20000078

08002d14 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d14:	b490      	push	{r4, r7}
 8002d16:	b08a      	sub	sp, #40	; 0x28
 8002d18:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002d1a:	4b2a      	ldr	r3, [pc, #168]	; (8002dc4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002d1c:	1d3c      	adds	r4, r7, #4
 8002d1e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002d20:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002d24:	f240 2301 	movw	r3, #513	; 0x201
 8002d28:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	61fb      	str	r3, [r7, #28]
 8002d2e:	2300      	movs	r3, #0
 8002d30:	61bb      	str	r3, [r7, #24]
 8002d32:	2300      	movs	r3, #0
 8002d34:	627b      	str	r3, [r7, #36]	; 0x24
 8002d36:	2300      	movs	r3, #0
 8002d38:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002d3e:	4b22      	ldr	r3, [pc, #136]	; (8002dc8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002d44:	69fb      	ldr	r3, [r7, #28]
 8002d46:	f003 030c 	and.w	r3, r3, #12
 8002d4a:	2b04      	cmp	r3, #4
 8002d4c:	d002      	beq.n	8002d54 <HAL_RCC_GetSysClockFreq+0x40>
 8002d4e:	2b08      	cmp	r3, #8
 8002d50:	d003      	beq.n	8002d5a <HAL_RCC_GetSysClockFreq+0x46>
 8002d52:	e02d      	b.n	8002db0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002d54:	4b1d      	ldr	r3, [pc, #116]	; (8002dcc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002d56:	623b      	str	r3, [r7, #32]
      break;
 8002d58:	e02d      	b.n	8002db6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002d5a:	69fb      	ldr	r3, [r7, #28]
 8002d5c:	0c9b      	lsrs	r3, r3, #18
 8002d5e:	f003 030f 	and.w	r3, r3, #15
 8002d62:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002d66:	4413      	add	r3, r2
 8002d68:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002d6c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002d6e:	69fb      	ldr	r3, [r7, #28]
 8002d70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d013      	beq.n	8002da0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002d78:	4b13      	ldr	r3, [pc, #76]	; (8002dc8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	0c5b      	lsrs	r3, r3, #17
 8002d7e:	f003 0301 	and.w	r3, r3, #1
 8002d82:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002d86:	4413      	add	r3, r2
 8002d88:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002d8c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002d8e:	697b      	ldr	r3, [r7, #20]
 8002d90:	4a0e      	ldr	r2, [pc, #56]	; (8002dcc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002d92:	fb02 f203 	mul.w	r2, r2, r3
 8002d96:	69bb      	ldr	r3, [r7, #24]
 8002d98:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d9c:	627b      	str	r3, [r7, #36]	; 0x24
 8002d9e:	e004      	b.n	8002daa <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002da0:	697b      	ldr	r3, [r7, #20]
 8002da2:	4a0b      	ldr	r2, [pc, #44]	; (8002dd0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002da4:	fb02 f303 	mul.w	r3, r2, r3
 8002da8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dac:	623b      	str	r3, [r7, #32]
      break;
 8002dae:	e002      	b.n	8002db6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002db0:	4b06      	ldr	r3, [pc, #24]	; (8002dcc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002db2:	623b      	str	r3, [r7, #32]
      break;
 8002db4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002db6:	6a3b      	ldr	r3, [r7, #32]
}
 8002db8:	4618      	mov	r0, r3
 8002dba:	3728      	adds	r7, #40	; 0x28
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	bc90      	pop	{r4, r7}
 8002dc0:	4770      	bx	lr
 8002dc2:	bf00      	nop
 8002dc4:	08007c6c 	.word	0x08007c6c
 8002dc8:	40021000 	.word	0x40021000
 8002dcc:	007a1200 	.word	0x007a1200
 8002dd0:	003d0900 	.word	0x003d0900

08002dd4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002dd8:	4b02      	ldr	r3, [pc, #8]	; (8002de4 <HAL_RCC_GetHCLKFreq+0x10>)
 8002dda:	681b      	ldr	r3, [r3, #0]
}
 8002ddc:	4618      	mov	r0, r3
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bc80      	pop	{r7}
 8002de2:	4770      	bx	lr
 8002de4:	20000074 	.word	0x20000074

08002de8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002dec:	f7ff fff2 	bl	8002dd4 <HAL_RCC_GetHCLKFreq>
 8002df0:	4602      	mov	r2, r0
 8002df2:	4b05      	ldr	r3, [pc, #20]	; (8002e08 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	0a1b      	lsrs	r3, r3, #8
 8002df8:	f003 0307 	and.w	r3, r3, #7
 8002dfc:	4903      	ldr	r1, [pc, #12]	; (8002e0c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002dfe:	5ccb      	ldrb	r3, [r1, r3]
 8002e00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e04:	4618      	mov	r0, r3
 8002e06:	bd80      	pop	{r7, pc}
 8002e08:	40021000 	.word	0x40021000
 8002e0c:	08007c8c 	.word	0x08007c8c

08002e10 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002e14:	f7ff ffde 	bl	8002dd4 <HAL_RCC_GetHCLKFreq>
 8002e18:	4602      	mov	r2, r0
 8002e1a:	4b05      	ldr	r3, [pc, #20]	; (8002e30 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	0adb      	lsrs	r3, r3, #11
 8002e20:	f003 0307 	and.w	r3, r3, #7
 8002e24:	4903      	ldr	r1, [pc, #12]	; (8002e34 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e26:	5ccb      	ldrb	r3, [r1, r3]
 8002e28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	bd80      	pop	{r7, pc}
 8002e30:	40021000 	.word	0x40021000
 8002e34:	08007c8c 	.word	0x08007c8c

08002e38 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b085      	sub	sp, #20
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002e40:	4b0a      	ldr	r3, [pc, #40]	; (8002e6c <RCC_Delay+0x34>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a0a      	ldr	r2, [pc, #40]	; (8002e70 <RCC_Delay+0x38>)
 8002e46:	fba2 2303 	umull	r2, r3, r2, r3
 8002e4a:	0a5b      	lsrs	r3, r3, #9
 8002e4c:	687a      	ldr	r2, [r7, #4]
 8002e4e:	fb02 f303 	mul.w	r3, r2, r3
 8002e52:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002e54:	bf00      	nop
  }
  while (Delay --);
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	1e5a      	subs	r2, r3, #1
 8002e5a:	60fa      	str	r2, [r7, #12]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d1f9      	bne.n	8002e54 <RCC_Delay+0x1c>
}
 8002e60:	bf00      	nop
 8002e62:	bf00      	nop
 8002e64:	3714      	adds	r7, #20
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bc80      	pop	{r7}
 8002e6a:	4770      	bx	lr
 8002e6c:	20000074 	.word	0x20000074
 8002e70:	10624dd3 	.word	0x10624dd3

08002e74 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b082      	sub	sp, #8
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d101      	bne.n	8002e86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002e82:	2301      	movs	r3, #1
 8002e84:	e03f      	b.n	8002f06 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002e8c:	b2db      	uxtb	r3, r3
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d106      	bne.n	8002ea0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2200      	movs	r2, #0
 8002e96:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002e9a:	6878      	ldr	r0, [r7, #4]
 8002e9c:	f7fe fe62 	bl	8001b64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2224      	movs	r2, #36	; 0x24
 8002ea4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	68da      	ldr	r2, [r3, #12]
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002eb6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002eb8:	6878      	ldr	r0, [r7, #4]
 8002eba:	f000 fc21 	bl	8003700 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	691a      	ldr	r2, [r3, #16]
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002ecc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	695a      	ldr	r2, [r3, #20]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002edc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	68da      	ldr	r2, [r3, #12]
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002eec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2220      	movs	r2, #32
 8002ef8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2220      	movs	r2, #32
 8002f00:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002f04:	2300      	movs	r3, #0
}
 8002f06:	4618      	mov	r0, r3
 8002f08:	3708      	adds	r7, #8
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}

08002f0e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f0e:	b580      	push	{r7, lr}
 8002f10:	b08a      	sub	sp, #40	; 0x28
 8002f12:	af02      	add	r7, sp, #8
 8002f14:	60f8      	str	r0, [r7, #12]
 8002f16:	60b9      	str	r1, [r7, #8]
 8002f18:	603b      	str	r3, [r7, #0]
 8002f1a:	4613      	mov	r3, r2
 8002f1c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002f28:	b2db      	uxtb	r3, r3
 8002f2a:	2b20      	cmp	r3, #32
 8002f2c:	d17c      	bne.n	8003028 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f2e:	68bb      	ldr	r3, [r7, #8]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d002      	beq.n	8002f3a <HAL_UART_Transmit+0x2c>
 8002f34:	88fb      	ldrh	r3, [r7, #6]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d101      	bne.n	8002f3e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	e075      	b.n	800302a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002f44:	2b01      	cmp	r3, #1
 8002f46:	d101      	bne.n	8002f4c <HAL_UART_Transmit+0x3e>
 8002f48:	2302      	movs	r3, #2
 8002f4a:	e06e      	b.n	800302a <HAL_UART_Transmit+0x11c>
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	2201      	movs	r2, #1
 8002f50:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	2200      	movs	r2, #0
 8002f58:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	2221      	movs	r2, #33	; 0x21
 8002f5e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8002f62:	f7ff f805 	bl	8001f70 <HAL_GetTick>
 8002f66:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	88fa      	ldrh	r2, [r7, #6]
 8002f6c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	88fa      	ldrh	r2, [r7, #6]
 8002f72:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	689b      	ldr	r3, [r3, #8]
 8002f78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f7c:	d108      	bne.n	8002f90 <HAL_UART_Transmit+0x82>
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	691b      	ldr	r3, [r3, #16]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d104      	bne.n	8002f90 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002f86:	2300      	movs	r3, #0
 8002f88:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002f8a:	68bb      	ldr	r3, [r7, #8]
 8002f8c:	61bb      	str	r3, [r7, #24]
 8002f8e:	e003      	b.n	8002f98 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002f94:	2300      	movs	r3, #0
 8002f96:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8002fa0:	e02a      	b.n	8002ff8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	9300      	str	r3, [sp, #0]
 8002fa6:	697b      	ldr	r3, [r7, #20]
 8002fa8:	2200      	movs	r2, #0
 8002faa:	2180      	movs	r1, #128	; 0x80
 8002fac:	68f8      	ldr	r0, [r7, #12]
 8002fae:	f000 fa45 	bl	800343c <UART_WaitOnFlagUntilTimeout>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d001      	beq.n	8002fbc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002fb8:	2303      	movs	r3, #3
 8002fba:	e036      	b.n	800302a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002fbc:	69fb      	ldr	r3, [r7, #28]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d10b      	bne.n	8002fda <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002fc2:	69bb      	ldr	r3, [r7, #24]
 8002fc4:	881b      	ldrh	r3, [r3, #0]
 8002fc6:	461a      	mov	r2, r3
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002fd0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002fd2:	69bb      	ldr	r3, [r7, #24]
 8002fd4:	3302      	adds	r3, #2
 8002fd6:	61bb      	str	r3, [r7, #24]
 8002fd8:	e007      	b.n	8002fea <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002fda:	69fb      	ldr	r3, [r7, #28]
 8002fdc:	781a      	ldrb	r2, [r3, #0]
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002fe4:	69fb      	ldr	r3, [r7, #28]
 8002fe6:	3301      	adds	r3, #1
 8002fe8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002fee:	b29b      	uxth	r3, r3
 8002ff0:	3b01      	subs	r3, #1
 8002ff2:	b29a      	uxth	r2, r3
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002ffc:	b29b      	uxth	r3, r3
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d1cf      	bne.n	8002fa2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	9300      	str	r3, [sp, #0]
 8003006:	697b      	ldr	r3, [r7, #20]
 8003008:	2200      	movs	r2, #0
 800300a:	2140      	movs	r1, #64	; 0x40
 800300c:	68f8      	ldr	r0, [r7, #12]
 800300e:	f000 fa15 	bl	800343c <UART_WaitOnFlagUntilTimeout>
 8003012:	4603      	mov	r3, r0
 8003014:	2b00      	cmp	r3, #0
 8003016:	d001      	beq.n	800301c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003018:	2303      	movs	r3, #3
 800301a:	e006      	b.n	800302a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	2220      	movs	r2, #32
 8003020:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8003024:	2300      	movs	r3, #0
 8003026:	e000      	b.n	800302a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003028:	2302      	movs	r3, #2
  }
}
 800302a:	4618      	mov	r0, r3
 800302c:	3720      	adds	r7, #32
 800302e:	46bd      	mov	sp, r7
 8003030:	bd80      	pop	{r7, pc}

08003032 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003032:	b580      	push	{r7, lr}
 8003034:	b08a      	sub	sp, #40	; 0x28
 8003036:	af02      	add	r7, sp, #8
 8003038:	60f8      	str	r0, [r7, #12]
 800303a:	60b9      	str	r1, [r7, #8]
 800303c:	603b      	str	r3, [r7, #0]
 800303e:	4613      	mov	r3, r2
 8003040:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003042:	2300      	movs	r3, #0
 8003044:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800304c:	b2db      	uxtb	r3, r3
 800304e:	2b20      	cmp	r3, #32
 8003050:	f040 8089 	bne.w	8003166 <HAL_UART_Receive+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8003054:	68bb      	ldr	r3, [r7, #8]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d002      	beq.n	8003060 <HAL_UART_Receive+0x2e>
 800305a:	88fb      	ldrh	r3, [r7, #6]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d101      	bne.n	8003064 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8003060:	2301      	movs	r3, #1
 8003062:	e081      	b.n	8003168 <HAL_UART_Receive+0x136>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800306a:	2b01      	cmp	r3, #1
 800306c:	d101      	bne.n	8003072 <HAL_UART_Receive+0x40>
 800306e:	2302      	movs	r3, #2
 8003070:	e07a      	b.n	8003168 <HAL_UART_Receive+0x136>
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	2201      	movs	r2, #1
 8003076:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	2200      	movs	r2, #0
 800307e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	2222      	movs	r2, #34	; 0x22
 8003084:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8003088:	f7fe ff72 	bl	8001f70 <HAL_GetTick>
 800308c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	88fa      	ldrh	r2, [r7, #6]
 8003092:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	88fa      	ldrh	r2, [r7, #6]
 8003098:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030a2:	d108      	bne.n	80030b6 <HAL_UART_Receive+0x84>
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	691b      	ldr	r3, [r3, #16]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d104      	bne.n	80030b6 <HAL_UART_Receive+0x84>
    {
      pdata8bits  = NULL;
 80030ac:	2300      	movs	r3, #0
 80030ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	61bb      	str	r3, [r7, #24]
 80030b4:	e003      	b.n	80030be <HAL_UART_Receive+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 80030b6:	68bb      	ldr	r3, [r7, #8]
 80030b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80030ba:	2300      	movs	r3, #0
 80030bc:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	2200      	movs	r2, #0
 80030c2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80030c6:	e043      	b.n	8003150 <HAL_UART_Receive+0x11e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	9300      	str	r3, [sp, #0]
 80030cc:	697b      	ldr	r3, [r7, #20]
 80030ce:	2200      	movs	r2, #0
 80030d0:	2120      	movs	r1, #32
 80030d2:	68f8      	ldr	r0, [r7, #12]
 80030d4:	f000 f9b2 	bl	800343c <UART_WaitOnFlagUntilTimeout>
 80030d8:	4603      	mov	r3, r0
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d001      	beq.n	80030e2 <HAL_UART_Receive+0xb0>
      {
        return HAL_TIMEOUT;
 80030de:	2303      	movs	r3, #3
 80030e0:	e042      	b.n	8003168 <HAL_UART_Receive+0x136>
      }
      if (pdata8bits == NULL)
 80030e2:	69fb      	ldr	r3, [r7, #28]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d10c      	bne.n	8003102 <HAL_UART_Receive+0xd0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	b29b      	uxth	r3, r3
 80030f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030f4:	b29a      	uxth	r2, r3
 80030f6:	69bb      	ldr	r3, [r7, #24]
 80030f8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80030fa:	69bb      	ldr	r3, [r7, #24]
 80030fc:	3302      	adds	r3, #2
 80030fe:	61bb      	str	r3, [r7, #24]
 8003100:	e01f      	b.n	8003142 <HAL_UART_Receive+0x110>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	689b      	ldr	r3, [r3, #8]
 8003106:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800310a:	d007      	beq.n	800311c <HAL_UART_Receive+0xea>
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	689b      	ldr	r3, [r3, #8]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d10a      	bne.n	800312a <HAL_UART_Receive+0xf8>
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	691b      	ldr	r3, [r3, #16]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d106      	bne.n	800312a <HAL_UART_Receive+0xf8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	b2da      	uxtb	r2, r3
 8003124:	69fb      	ldr	r3, [r7, #28]
 8003126:	701a      	strb	r2, [r3, #0]
 8003128:	e008      	b.n	800313c <HAL_UART_Receive+0x10a>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	b2db      	uxtb	r3, r3
 8003132:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003136:	b2da      	uxtb	r2, r3
 8003138:	69fb      	ldr	r3, [r7, #28]
 800313a:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800313c:	69fb      	ldr	r3, [r7, #28]
 800313e:	3301      	adds	r3, #1
 8003140:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003146:	b29b      	uxth	r3, r3
 8003148:	3b01      	subs	r3, #1
 800314a:	b29a      	uxth	r2, r3
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003154:	b29b      	uxth	r3, r3
 8003156:	2b00      	cmp	r3, #0
 8003158:	d1b6      	bne.n	80030c8 <HAL_UART_Receive+0x96>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	2220      	movs	r2, #32
 800315e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 8003162:	2300      	movs	r3, #0
 8003164:	e000      	b.n	8003168 <HAL_UART_Receive+0x136>
  }
  else
  {
    return HAL_BUSY;
 8003166:	2302      	movs	r3, #2
  }
}
 8003168:	4618      	mov	r0, r3
 800316a:	3720      	adds	r7, #32
 800316c:	46bd      	mov	sp, r7
 800316e:	bd80      	pop	{r7, pc}

08003170 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003170:	b480      	push	{r7}
 8003172:	b085      	sub	sp, #20
 8003174:	af00      	add	r7, sp, #0
 8003176:	60f8      	str	r0, [r7, #12]
 8003178:	60b9      	str	r1, [r7, #8]
 800317a:	4613      	mov	r3, r2
 800317c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003184:	b2db      	uxtb	r3, r3
 8003186:	2b20      	cmp	r3, #32
 8003188:	d140      	bne.n	800320c <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800318a:	68bb      	ldr	r3, [r7, #8]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d002      	beq.n	8003196 <HAL_UART_Receive_IT+0x26>
 8003190:	88fb      	ldrh	r3, [r7, #6]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d101      	bne.n	800319a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003196:	2301      	movs	r3, #1
 8003198:	e039      	b.n	800320e <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80031a0:	2b01      	cmp	r3, #1
 80031a2:	d101      	bne.n	80031a8 <HAL_UART_Receive_IT+0x38>
 80031a4:	2302      	movs	r3, #2
 80031a6:	e032      	b.n	800320e <HAL_UART_Receive_IT+0x9e>
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	2201      	movs	r2, #1
 80031ac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	68ba      	ldr	r2, [r7, #8]
 80031b4:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	88fa      	ldrh	r2, [r7, #6]
 80031ba:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	88fa      	ldrh	r2, [r7, #6]
 80031c0:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	2200      	movs	r2, #0
 80031c6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	2222      	movs	r2, #34	; 0x22
 80031cc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	2200      	movs	r2, #0
 80031d4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	68da      	ldr	r2, [r3, #12]
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80031e6:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	695a      	ldr	r2, [r3, #20]
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f042 0201 	orr.w	r2, r2, #1
 80031f6:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	68da      	ldr	r2, [r3, #12]
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f042 0220 	orr.w	r2, r2, #32
 8003206:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8003208:	2300      	movs	r3, #0
 800320a:	e000      	b.n	800320e <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800320c:	2302      	movs	r3, #2
  }
}
 800320e:	4618      	mov	r0, r3
 8003210:	3714      	adds	r7, #20
 8003212:	46bd      	mov	sp, r7
 8003214:	bc80      	pop	{r7}
 8003216:	4770      	bx	lr

08003218 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b088      	sub	sp, #32
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	68db      	ldr	r3, [r3, #12]
 800322e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	695b      	ldr	r3, [r3, #20]
 8003236:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8003238:	2300      	movs	r3, #0
 800323a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800323c:	2300      	movs	r3, #0
 800323e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003240:	69fb      	ldr	r3, [r7, #28]
 8003242:	f003 030f 	and.w	r3, r3, #15
 8003246:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8003248:	693b      	ldr	r3, [r7, #16]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d10d      	bne.n	800326a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800324e:	69fb      	ldr	r3, [r7, #28]
 8003250:	f003 0320 	and.w	r3, r3, #32
 8003254:	2b00      	cmp	r3, #0
 8003256:	d008      	beq.n	800326a <HAL_UART_IRQHandler+0x52>
 8003258:	69bb      	ldr	r3, [r7, #24]
 800325a:	f003 0320 	and.w	r3, r3, #32
 800325e:	2b00      	cmp	r3, #0
 8003260:	d003      	beq.n	800326a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8003262:	6878      	ldr	r0, [r7, #4]
 8003264:	f000 f9cc 	bl	8003600 <UART_Receive_IT>
      return;
 8003268:	e0d0      	b.n	800340c <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800326a:	693b      	ldr	r3, [r7, #16]
 800326c:	2b00      	cmp	r3, #0
 800326e:	f000 80b0 	beq.w	80033d2 <HAL_UART_IRQHandler+0x1ba>
 8003272:	697b      	ldr	r3, [r7, #20]
 8003274:	f003 0301 	and.w	r3, r3, #1
 8003278:	2b00      	cmp	r3, #0
 800327a:	d105      	bne.n	8003288 <HAL_UART_IRQHandler+0x70>
 800327c:	69bb      	ldr	r3, [r7, #24]
 800327e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003282:	2b00      	cmp	r3, #0
 8003284:	f000 80a5 	beq.w	80033d2 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003288:	69fb      	ldr	r3, [r7, #28]
 800328a:	f003 0301 	and.w	r3, r3, #1
 800328e:	2b00      	cmp	r3, #0
 8003290:	d00a      	beq.n	80032a8 <HAL_UART_IRQHandler+0x90>
 8003292:	69bb      	ldr	r3, [r7, #24]
 8003294:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003298:	2b00      	cmp	r3, #0
 800329a:	d005      	beq.n	80032a8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032a0:	f043 0201 	orr.w	r2, r3, #1
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80032a8:	69fb      	ldr	r3, [r7, #28]
 80032aa:	f003 0304 	and.w	r3, r3, #4
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d00a      	beq.n	80032c8 <HAL_UART_IRQHandler+0xb0>
 80032b2:	697b      	ldr	r3, [r7, #20]
 80032b4:	f003 0301 	and.w	r3, r3, #1
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d005      	beq.n	80032c8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032c0:	f043 0202 	orr.w	r2, r3, #2
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80032c8:	69fb      	ldr	r3, [r7, #28]
 80032ca:	f003 0302 	and.w	r3, r3, #2
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d00a      	beq.n	80032e8 <HAL_UART_IRQHandler+0xd0>
 80032d2:	697b      	ldr	r3, [r7, #20]
 80032d4:	f003 0301 	and.w	r3, r3, #1
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d005      	beq.n	80032e8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032e0:	f043 0204 	orr.w	r2, r3, #4
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80032e8:	69fb      	ldr	r3, [r7, #28]
 80032ea:	f003 0308 	and.w	r3, r3, #8
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d00f      	beq.n	8003312 <HAL_UART_IRQHandler+0xfa>
 80032f2:	69bb      	ldr	r3, [r7, #24]
 80032f4:	f003 0320 	and.w	r3, r3, #32
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d104      	bne.n	8003306 <HAL_UART_IRQHandler+0xee>
 80032fc:	697b      	ldr	r3, [r7, #20]
 80032fe:	f003 0301 	and.w	r3, r3, #1
 8003302:	2b00      	cmp	r3, #0
 8003304:	d005      	beq.n	8003312 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800330a:	f043 0208 	orr.w	r2, r3, #8
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003316:	2b00      	cmp	r3, #0
 8003318:	d077      	beq.n	800340a <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800331a:	69fb      	ldr	r3, [r7, #28]
 800331c:	f003 0320 	and.w	r3, r3, #32
 8003320:	2b00      	cmp	r3, #0
 8003322:	d007      	beq.n	8003334 <HAL_UART_IRQHandler+0x11c>
 8003324:	69bb      	ldr	r3, [r7, #24]
 8003326:	f003 0320 	and.w	r3, r3, #32
 800332a:	2b00      	cmp	r3, #0
 800332c:	d002      	beq.n	8003334 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800332e:	6878      	ldr	r0, [r7, #4]
 8003330:	f000 f966 	bl	8003600 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	695b      	ldr	r3, [r3, #20]
 800333a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800333e:	2b00      	cmp	r3, #0
 8003340:	bf14      	ite	ne
 8003342:	2301      	movne	r3, #1
 8003344:	2300      	moveq	r3, #0
 8003346:	b2db      	uxtb	r3, r3
 8003348:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800334e:	f003 0308 	and.w	r3, r3, #8
 8003352:	2b00      	cmp	r3, #0
 8003354:	d102      	bne.n	800335c <HAL_UART_IRQHandler+0x144>
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d031      	beq.n	80033c0 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800335c:	6878      	ldr	r0, [r7, #4]
 800335e:	f000 f8b7 	bl	80034d0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	695b      	ldr	r3, [r3, #20]
 8003368:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800336c:	2b00      	cmp	r3, #0
 800336e:	d023      	beq.n	80033b8 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	695a      	ldr	r2, [r3, #20]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800337e:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003384:	2b00      	cmp	r3, #0
 8003386:	d013      	beq.n	80033b0 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800338c:	4a21      	ldr	r2, [pc, #132]	; (8003414 <HAL_UART_IRQHandler+0x1fc>)
 800338e:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003394:	4618      	mov	r0, r3
 8003396:	f7fe ff27 	bl	80021e8 <HAL_DMA_Abort_IT>
 800339a:	4603      	mov	r3, r0
 800339c:	2b00      	cmp	r3, #0
 800339e:	d016      	beq.n	80033ce <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033a6:	687a      	ldr	r2, [r7, #4]
 80033a8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80033aa:	4610      	mov	r0, r2
 80033ac:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80033ae:	e00e      	b.n	80033ce <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80033b0:	6878      	ldr	r0, [r7, #4]
 80033b2:	f000 f83a 	bl	800342a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80033b6:	e00a      	b.n	80033ce <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80033b8:	6878      	ldr	r0, [r7, #4]
 80033ba:	f000 f836 	bl	800342a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80033be:	e006      	b.n	80033ce <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80033c0:	6878      	ldr	r0, [r7, #4]
 80033c2:	f000 f832 	bl	800342a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2200      	movs	r2, #0
 80033ca:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80033cc:	e01d      	b.n	800340a <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80033ce:	bf00      	nop
    return;
 80033d0:	e01b      	b.n	800340a <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80033d2:	69fb      	ldr	r3, [r7, #28]
 80033d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d008      	beq.n	80033ee <HAL_UART_IRQHandler+0x1d6>
 80033dc:	69bb      	ldr	r3, [r7, #24]
 80033de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d003      	beq.n	80033ee <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80033e6:	6878      	ldr	r0, [r7, #4]
 80033e8:	f000 f8a3 	bl	8003532 <UART_Transmit_IT>
    return;
 80033ec:	e00e      	b.n	800340c <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80033ee:	69fb      	ldr	r3, [r7, #28]
 80033f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d009      	beq.n	800340c <HAL_UART_IRQHandler+0x1f4>
 80033f8:	69bb      	ldr	r3, [r7, #24]
 80033fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d004      	beq.n	800340c <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 8003402:	6878      	ldr	r0, [r7, #4]
 8003404:	f000 f8e4 	bl	80035d0 <UART_EndTransmit_IT>
    return;
 8003408:	e000      	b.n	800340c <HAL_UART_IRQHandler+0x1f4>
    return;
 800340a:	bf00      	nop
  }
}
 800340c:	3720      	adds	r7, #32
 800340e:	46bd      	mov	sp, r7
 8003410:	bd80      	pop	{r7, pc}
 8003412:	bf00      	nop
 8003414:	0800350b 	.word	0x0800350b

08003418 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003418:	b480      	push	{r7}
 800341a:	b083      	sub	sp, #12
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003420:	bf00      	nop
 8003422:	370c      	adds	r7, #12
 8003424:	46bd      	mov	sp, r7
 8003426:	bc80      	pop	{r7}
 8003428:	4770      	bx	lr

0800342a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800342a:	b480      	push	{r7}
 800342c:	b083      	sub	sp, #12
 800342e:	af00      	add	r7, sp, #0
 8003430:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003432:	bf00      	nop
 8003434:	370c      	adds	r7, #12
 8003436:	46bd      	mov	sp, r7
 8003438:	bc80      	pop	{r7}
 800343a:	4770      	bx	lr

0800343c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b084      	sub	sp, #16
 8003440:	af00      	add	r7, sp, #0
 8003442:	60f8      	str	r0, [r7, #12]
 8003444:	60b9      	str	r1, [r7, #8]
 8003446:	603b      	str	r3, [r7, #0]
 8003448:	4613      	mov	r3, r2
 800344a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800344c:	e02c      	b.n	80034a8 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800344e:	69bb      	ldr	r3, [r7, #24]
 8003450:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003454:	d028      	beq.n	80034a8 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003456:	69bb      	ldr	r3, [r7, #24]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d007      	beq.n	800346c <UART_WaitOnFlagUntilTimeout+0x30>
 800345c:	f7fe fd88 	bl	8001f70 <HAL_GetTick>
 8003460:	4602      	mov	r2, r0
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	1ad3      	subs	r3, r2, r3
 8003466:	69ba      	ldr	r2, [r7, #24]
 8003468:	429a      	cmp	r2, r3
 800346a:	d21d      	bcs.n	80034a8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	68da      	ldr	r2, [r3, #12]
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800347a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	695a      	ldr	r2, [r3, #20]
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f022 0201 	bic.w	r2, r2, #1
 800348a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	2220      	movs	r2, #32
 8003490:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	2220      	movs	r2, #32
 8003498:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	2200      	movs	r2, #0
 80034a0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80034a4:	2303      	movs	r3, #3
 80034a6:	e00f      	b.n	80034c8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	68bb      	ldr	r3, [r7, #8]
 80034b0:	4013      	ands	r3, r2
 80034b2:	68ba      	ldr	r2, [r7, #8]
 80034b4:	429a      	cmp	r2, r3
 80034b6:	bf0c      	ite	eq
 80034b8:	2301      	moveq	r3, #1
 80034ba:	2300      	movne	r3, #0
 80034bc:	b2db      	uxtb	r3, r3
 80034be:	461a      	mov	r2, r3
 80034c0:	79fb      	ldrb	r3, [r7, #7]
 80034c2:	429a      	cmp	r2, r3
 80034c4:	d0c3      	beq.n	800344e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80034c6:	2300      	movs	r3, #0
}
 80034c8:	4618      	mov	r0, r3
 80034ca:	3710      	adds	r7, #16
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bd80      	pop	{r7, pc}

080034d0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80034d0:	b480      	push	{r7}
 80034d2:	b083      	sub	sp, #12
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	68da      	ldr	r2, [r3, #12]
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80034e6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	695a      	ldr	r2, [r3, #20]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f022 0201 	bic.w	r2, r2, #1
 80034f6:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2220      	movs	r2, #32
 80034fc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8003500:	bf00      	nop
 8003502:	370c      	adds	r7, #12
 8003504:	46bd      	mov	sp, r7
 8003506:	bc80      	pop	{r7}
 8003508:	4770      	bx	lr

0800350a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800350a:	b580      	push	{r7, lr}
 800350c:	b084      	sub	sp, #16
 800350e:	af00      	add	r7, sp, #0
 8003510:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003516:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	2200      	movs	r2, #0
 800351c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	2200      	movs	r2, #0
 8003522:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003524:	68f8      	ldr	r0, [r7, #12]
 8003526:	f7ff ff80 	bl	800342a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800352a:	bf00      	nop
 800352c:	3710      	adds	r7, #16
 800352e:	46bd      	mov	sp, r7
 8003530:	bd80      	pop	{r7, pc}

08003532 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003532:	b480      	push	{r7}
 8003534:	b085      	sub	sp, #20
 8003536:	af00      	add	r7, sp, #0
 8003538:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003540:	b2db      	uxtb	r3, r3
 8003542:	2b21      	cmp	r3, #33	; 0x21
 8003544:	d13e      	bne.n	80035c4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	689b      	ldr	r3, [r3, #8]
 800354a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800354e:	d114      	bne.n	800357a <UART_Transmit_IT+0x48>
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	691b      	ldr	r3, [r3, #16]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d110      	bne.n	800357a <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6a1b      	ldr	r3, [r3, #32]
 800355c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	881b      	ldrh	r3, [r3, #0]
 8003562:	461a      	mov	r2, r3
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800356c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6a1b      	ldr	r3, [r3, #32]
 8003572:	1c9a      	adds	r2, r3, #2
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	621a      	str	r2, [r3, #32]
 8003578:	e008      	b.n	800358c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6a1b      	ldr	r3, [r3, #32]
 800357e:	1c59      	adds	r1, r3, #1
 8003580:	687a      	ldr	r2, [r7, #4]
 8003582:	6211      	str	r1, [r2, #32]
 8003584:	781a      	ldrb	r2, [r3, #0]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003590:	b29b      	uxth	r3, r3
 8003592:	3b01      	subs	r3, #1
 8003594:	b29b      	uxth	r3, r3
 8003596:	687a      	ldr	r2, [r7, #4]
 8003598:	4619      	mov	r1, r3
 800359a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800359c:	2b00      	cmp	r3, #0
 800359e:	d10f      	bne.n	80035c0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	68da      	ldr	r2, [r3, #12]
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80035ae:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	68da      	ldr	r2, [r3, #12]
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80035be:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80035c0:	2300      	movs	r3, #0
 80035c2:	e000      	b.n	80035c6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80035c4:	2302      	movs	r3, #2
  }
}
 80035c6:	4618      	mov	r0, r3
 80035c8:	3714      	adds	r7, #20
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bc80      	pop	{r7}
 80035ce:	4770      	bx	lr

080035d0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b082      	sub	sp, #8
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	68da      	ldr	r2, [r3, #12]
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80035e6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2220      	movs	r2, #32
 80035ec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80035f0:	6878      	ldr	r0, [r7, #4]
 80035f2:	f7ff ff11 	bl	8003418 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80035f6:	2300      	movs	r3, #0
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	3708      	adds	r7, #8
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}

08003600 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b084      	sub	sp, #16
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800360e:	b2db      	uxtb	r3, r3
 8003610:	2b22      	cmp	r3, #34	; 0x22
 8003612:	d170      	bne.n	80036f6 <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	689b      	ldr	r3, [r3, #8]
 8003618:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800361c:	d117      	bne.n	800364e <UART_Receive_IT+0x4e>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	691b      	ldr	r3, [r3, #16]
 8003622:	2b00      	cmp	r3, #0
 8003624:	d113      	bne.n	800364e <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 8003626:	2300      	movs	r3, #0
 8003628:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800362e:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	685b      	ldr	r3, [r3, #4]
 8003636:	b29b      	uxth	r3, r3
 8003638:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800363c:	b29a      	uxth	r2, r3
 800363e:	68bb      	ldr	r3, [r7, #8]
 8003640:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003646:	1c9a      	adds	r2, r3, #2
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	629a      	str	r2, [r3, #40]	; 0x28
 800364c:	e026      	b.n	800369c <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003652:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8003654:	2300      	movs	r3, #0
 8003656:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	689b      	ldr	r3, [r3, #8]
 800365c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003660:	d007      	beq.n	8003672 <UART_Receive_IT+0x72>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	689b      	ldr	r3, [r3, #8]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d10a      	bne.n	8003680 <UART_Receive_IT+0x80>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	691b      	ldr	r3, [r3, #16]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d106      	bne.n	8003680 <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	b2da      	uxtb	r2, r3
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	701a      	strb	r2, [r3, #0]
 800367e:	e008      	b.n	8003692 <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	b2db      	uxtb	r3, r3
 8003688:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800368c:	b2da      	uxtb	r2, r3
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003696:	1c5a      	adds	r2, r3, #1
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80036a0:	b29b      	uxth	r3, r3
 80036a2:	3b01      	subs	r3, #1
 80036a4:	b29b      	uxth	r3, r3
 80036a6:	687a      	ldr	r2, [r7, #4]
 80036a8:	4619      	mov	r1, r3
 80036aa:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d120      	bne.n	80036f2 <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	68da      	ldr	r2, [r3, #12]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f022 0220 	bic.w	r2, r2, #32
 80036be:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	68da      	ldr	r2, [r3, #12]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80036ce:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	695a      	ldr	r2, [r3, #20]
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f022 0201 	bic.w	r2, r2, #1
 80036de:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2220      	movs	r2, #32
 80036e4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80036e8:	6878      	ldr	r0, [r7, #4]
 80036ea:	f7fe f89f 	bl	800182c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80036ee:	2300      	movs	r3, #0
 80036f0:	e002      	b.n	80036f8 <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 80036f2:	2300      	movs	r3, #0
 80036f4:	e000      	b.n	80036f8 <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 80036f6:	2302      	movs	r3, #2
  }
}
 80036f8:	4618      	mov	r0, r3
 80036fa:	3710      	adds	r7, #16
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}

08003700 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b084      	sub	sp, #16
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	691b      	ldr	r3, [r3, #16]
 800370e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	68da      	ldr	r2, [r3, #12]
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	430a      	orrs	r2, r1
 800371c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	689a      	ldr	r2, [r3, #8]
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	691b      	ldr	r3, [r3, #16]
 8003726:	431a      	orrs	r2, r3
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	695b      	ldr	r3, [r3, #20]
 800372c:	4313      	orrs	r3, r2
 800372e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	68db      	ldr	r3, [r3, #12]
 8003736:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800373a:	f023 030c 	bic.w	r3, r3, #12
 800373e:	687a      	ldr	r2, [r7, #4]
 8003740:	6812      	ldr	r2, [r2, #0]
 8003742:	68b9      	ldr	r1, [r7, #8]
 8003744:	430b      	orrs	r3, r1
 8003746:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	695b      	ldr	r3, [r3, #20]
 800374e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	699a      	ldr	r2, [r3, #24]
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	430a      	orrs	r2, r1
 800375c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4a2c      	ldr	r2, [pc, #176]	; (8003814 <UART_SetConfig+0x114>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d103      	bne.n	8003770 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003768:	f7ff fb52 	bl	8002e10 <HAL_RCC_GetPCLK2Freq>
 800376c:	60f8      	str	r0, [r7, #12]
 800376e:	e002      	b.n	8003776 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003770:	f7ff fb3a 	bl	8002de8 <HAL_RCC_GetPCLK1Freq>
 8003774:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003776:	68fa      	ldr	r2, [r7, #12]
 8003778:	4613      	mov	r3, r2
 800377a:	009b      	lsls	r3, r3, #2
 800377c:	4413      	add	r3, r2
 800377e:	009a      	lsls	r2, r3, #2
 8003780:	441a      	add	r2, r3
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	009b      	lsls	r3, r3, #2
 8003788:	fbb2 f3f3 	udiv	r3, r2, r3
 800378c:	4a22      	ldr	r2, [pc, #136]	; (8003818 <UART_SetConfig+0x118>)
 800378e:	fba2 2303 	umull	r2, r3, r2, r3
 8003792:	095b      	lsrs	r3, r3, #5
 8003794:	0119      	lsls	r1, r3, #4
 8003796:	68fa      	ldr	r2, [r7, #12]
 8003798:	4613      	mov	r3, r2
 800379a:	009b      	lsls	r3, r3, #2
 800379c:	4413      	add	r3, r2
 800379e:	009a      	lsls	r2, r3, #2
 80037a0:	441a      	add	r2, r3
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	009b      	lsls	r3, r3, #2
 80037a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80037ac:	4b1a      	ldr	r3, [pc, #104]	; (8003818 <UART_SetConfig+0x118>)
 80037ae:	fba3 0302 	umull	r0, r3, r3, r2
 80037b2:	095b      	lsrs	r3, r3, #5
 80037b4:	2064      	movs	r0, #100	; 0x64
 80037b6:	fb00 f303 	mul.w	r3, r0, r3
 80037ba:	1ad3      	subs	r3, r2, r3
 80037bc:	011b      	lsls	r3, r3, #4
 80037be:	3332      	adds	r3, #50	; 0x32
 80037c0:	4a15      	ldr	r2, [pc, #84]	; (8003818 <UART_SetConfig+0x118>)
 80037c2:	fba2 2303 	umull	r2, r3, r2, r3
 80037c6:	095b      	lsrs	r3, r3, #5
 80037c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80037cc:	4419      	add	r1, r3
 80037ce:	68fa      	ldr	r2, [r7, #12]
 80037d0:	4613      	mov	r3, r2
 80037d2:	009b      	lsls	r3, r3, #2
 80037d4:	4413      	add	r3, r2
 80037d6:	009a      	lsls	r2, r3, #2
 80037d8:	441a      	add	r2, r3
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	009b      	lsls	r3, r3, #2
 80037e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80037e4:	4b0c      	ldr	r3, [pc, #48]	; (8003818 <UART_SetConfig+0x118>)
 80037e6:	fba3 0302 	umull	r0, r3, r3, r2
 80037ea:	095b      	lsrs	r3, r3, #5
 80037ec:	2064      	movs	r0, #100	; 0x64
 80037ee:	fb00 f303 	mul.w	r3, r0, r3
 80037f2:	1ad3      	subs	r3, r2, r3
 80037f4:	011b      	lsls	r3, r3, #4
 80037f6:	3332      	adds	r3, #50	; 0x32
 80037f8:	4a07      	ldr	r2, [pc, #28]	; (8003818 <UART_SetConfig+0x118>)
 80037fa:	fba2 2303 	umull	r2, r3, r2, r3
 80037fe:	095b      	lsrs	r3, r3, #5
 8003800:	f003 020f 	and.w	r2, r3, #15
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	440a      	add	r2, r1
 800380a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800380c:	bf00      	nop
 800380e:	3710      	adds	r7, #16
 8003810:	46bd      	mov	sp, r7
 8003812:	bd80      	pop	{r7, pc}
 8003814:	40013800 	.word	0x40013800
 8003818:	51eb851f 	.word	0x51eb851f

0800381c <atof>:
 800381c:	2100      	movs	r1, #0
 800381e:	f000 bf4f 	b.w	80046c0 <strtod>
	...

08003824 <__errno>:
 8003824:	4b01      	ldr	r3, [pc, #4]	; (800382c <__errno+0x8>)
 8003826:	6818      	ldr	r0, [r3, #0]
 8003828:	4770      	bx	lr
 800382a:	bf00      	nop
 800382c:	20000080 	.word	0x20000080

08003830 <__libc_init_array>:
 8003830:	b570      	push	{r4, r5, r6, lr}
 8003832:	2600      	movs	r6, #0
 8003834:	4d0c      	ldr	r5, [pc, #48]	; (8003868 <__libc_init_array+0x38>)
 8003836:	4c0d      	ldr	r4, [pc, #52]	; (800386c <__libc_init_array+0x3c>)
 8003838:	1b64      	subs	r4, r4, r5
 800383a:	10a4      	asrs	r4, r4, #2
 800383c:	42a6      	cmp	r6, r4
 800383e:	d109      	bne.n	8003854 <__libc_init_array+0x24>
 8003840:	f004 f8d4 	bl	80079ec <_init>
 8003844:	2600      	movs	r6, #0
 8003846:	4d0a      	ldr	r5, [pc, #40]	; (8003870 <__libc_init_array+0x40>)
 8003848:	4c0a      	ldr	r4, [pc, #40]	; (8003874 <__libc_init_array+0x44>)
 800384a:	1b64      	subs	r4, r4, r5
 800384c:	10a4      	asrs	r4, r4, #2
 800384e:	42a6      	cmp	r6, r4
 8003850:	d105      	bne.n	800385e <__libc_init_array+0x2e>
 8003852:	bd70      	pop	{r4, r5, r6, pc}
 8003854:	f855 3b04 	ldr.w	r3, [r5], #4
 8003858:	4798      	blx	r3
 800385a:	3601      	adds	r6, #1
 800385c:	e7ee      	b.n	800383c <__libc_init_array+0xc>
 800385e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003862:	4798      	blx	r3
 8003864:	3601      	adds	r6, #1
 8003866:	e7f2      	b.n	800384e <__libc_init_array+0x1e>
 8003868:	08008170 	.word	0x08008170
 800386c:	08008170 	.word	0x08008170
 8003870:	08008170 	.word	0x08008170
 8003874:	08008174 	.word	0x08008174

08003878 <malloc>:
 8003878:	4b02      	ldr	r3, [pc, #8]	; (8003884 <malloc+0xc>)
 800387a:	4601      	mov	r1, r0
 800387c:	6818      	ldr	r0, [r3, #0]
 800387e:	f000 b85f 	b.w	8003940 <_malloc_r>
 8003882:	bf00      	nop
 8003884:	20000080 	.word	0x20000080

08003888 <free>:
 8003888:	4b02      	ldr	r3, [pc, #8]	; (8003894 <free+0xc>)
 800388a:	4601      	mov	r1, r0
 800388c:	6818      	ldr	r0, [r3, #0]
 800388e:	f000 b80b 	b.w	80038a8 <_free_r>
 8003892:	bf00      	nop
 8003894:	20000080 	.word	0x20000080

08003898 <memset>:
 8003898:	4603      	mov	r3, r0
 800389a:	4402      	add	r2, r0
 800389c:	4293      	cmp	r3, r2
 800389e:	d100      	bne.n	80038a2 <memset+0xa>
 80038a0:	4770      	bx	lr
 80038a2:	f803 1b01 	strb.w	r1, [r3], #1
 80038a6:	e7f9      	b.n	800389c <memset+0x4>

080038a8 <_free_r>:
 80038a8:	b538      	push	{r3, r4, r5, lr}
 80038aa:	4605      	mov	r5, r0
 80038ac:	2900      	cmp	r1, #0
 80038ae:	d043      	beq.n	8003938 <_free_r+0x90>
 80038b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80038b4:	1f0c      	subs	r4, r1, #4
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	bfb8      	it	lt
 80038ba:	18e4      	addlt	r4, r4, r3
 80038bc:	f001 fb1e 	bl	8004efc <__malloc_lock>
 80038c0:	4a1e      	ldr	r2, [pc, #120]	; (800393c <_free_r+0x94>)
 80038c2:	6813      	ldr	r3, [r2, #0]
 80038c4:	4610      	mov	r0, r2
 80038c6:	b933      	cbnz	r3, 80038d6 <_free_r+0x2e>
 80038c8:	6063      	str	r3, [r4, #4]
 80038ca:	6014      	str	r4, [r2, #0]
 80038cc:	4628      	mov	r0, r5
 80038ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80038d2:	f001 bb19 	b.w	8004f08 <__malloc_unlock>
 80038d6:	42a3      	cmp	r3, r4
 80038d8:	d90a      	bls.n	80038f0 <_free_r+0x48>
 80038da:	6821      	ldr	r1, [r4, #0]
 80038dc:	1862      	adds	r2, r4, r1
 80038de:	4293      	cmp	r3, r2
 80038e0:	bf01      	itttt	eq
 80038e2:	681a      	ldreq	r2, [r3, #0]
 80038e4:	685b      	ldreq	r3, [r3, #4]
 80038e6:	1852      	addeq	r2, r2, r1
 80038e8:	6022      	streq	r2, [r4, #0]
 80038ea:	6063      	str	r3, [r4, #4]
 80038ec:	6004      	str	r4, [r0, #0]
 80038ee:	e7ed      	b.n	80038cc <_free_r+0x24>
 80038f0:	461a      	mov	r2, r3
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	b10b      	cbz	r3, 80038fa <_free_r+0x52>
 80038f6:	42a3      	cmp	r3, r4
 80038f8:	d9fa      	bls.n	80038f0 <_free_r+0x48>
 80038fa:	6811      	ldr	r1, [r2, #0]
 80038fc:	1850      	adds	r0, r2, r1
 80038fe:	42a0      	cmp	r0, r4
 8003900:	d10b      	bne.n	800391a <_free_r+0x72>
 8003902:	6820      	ldr	r0, [r4, #0]
 8003904:	4401      	add	r1, r0
 8003906:	1850      	adds	r0, r2, r1
 8003908:	4283      	cmp	r3, r0
 800390a:	6011      	str	r1, [r2, #0]
 800390c:	d1de      	bne.n	80038cc <_free_r+0x24>
 800390e:	6818      	ldr	r0, [r3, #0]
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	4401      	add	r1, r0
 8003914:	6011      	str	r1, [r2, #0]
 8003916:	6053      	str	r3, [r2, #4]
 8003918:	e7d8      	b.n	80038cc <_free_r+0x24>
 800391a:	d902      	bls.n	8003922 <_free_r+0x7a>
 800391c:	230c      	movs	r3, #12
 800391e:	602b      	str	r3, [r5, #0]
 8003920:	e7d4      	b.n	80038cc <_free_r+0x24>
 8003922:	6820      	ldr	r0, [r4, #0]
 8003924:	1821      	adds	r1, r4, r0
 8003926:	428b      	cmp	r3, r1
 8003928:	bf01      	itttt	eq
 800392a:	6819      	ldreq	r1, [r3, #0]
 800392c:	685b      	ldreq	r3, [r3, #4]
 800392e:	1809      	addeq	r1, r1, r0
 8003930:	6021      	streq	r1, [r4, #0]
 8003932:	6063      	str	r3, [r4, #4]
 8003934:	6054      	str	r4, [r2, #4]
 8003936:	e7c9      	b.n	80038cc <_free_r+0x24>
 8003938:	bd38      	pop	{r3, r4, r5, pc}
 800393a:	bf00      	nop
 800393c:	20000278 	.word	0x20000278

08003940 <_malloc_r>:
 8003940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003942:	1ccd      	adds	r5, r1, #3
 8003944:	f025 0503 	bic.w	r5, r5, #3
 8003948:	3508      	adds	r5, #8
 800394a:	2d0c      	cmp	r5, #12
 800394c:	bf38      	it	cc
 800394e:	250c      	movcc	r5, #12
 8003950:	2d00      	cmp	r5, #0
 8003952:	4606      	mov	r6, r0
 8003954:	db01      	blt.n	800395a <_malloc_r+0x1a>
 8003956:	42a9      	cmp	r1, r5
 8003958:	d903      	bls.n	8003962 <_malloc_r+0x22>
 800395a:	230c      	movs	r3, #12
 800395c:	6033      	str	r3, [r6, #0]
 800395e:	2000      	movs	r0, #0
 8003960:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003962:	f001 facb 	bl	8004efc <__malloc_lock>
 8003966:	4921      	ldr	r1, [pc, #132]	; (80039ec <_malloc_r+0xac>)
 8003968:	680a      	ldr	r2, [r1, #0]
 800396a:	4614      	mov	r4, r2
 800396c:	b99c      	cbnz	r4, 8003996 <_malloc_r+0x56>
 800396e:	4f20      	ldr	r7, [pc, #128]	; (80039f0 <_malloc_r+0xb0>)
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	b923      	cbnz	r3, 800397e <_malloc_r+0x3e>
 8003974:	4621      	mov	r1, r4
 8003976:	4630      	mov	r0, r6
 8003978:	f000 f83c 	bl	80039f4 <_sbrk_r>
 800397c:	6038      	str	r0, [r7, #0]
 800397e:	4629      	mov	r1, r5
 8003980:	4630      	mov	r0, r6
 8003982:	f000 f837 	bl	80039f4 <_sbrk_r>
 8003986:	1c43      	adds	r3, r0, #1
 8003988:	d123      	bne.n	80039d2 <_malloc_r+0x92>
 800398a:	230c      	movs	r3, #12
 800398c:	4630      	mov	r0, r6
 800398e:	6033      	str	r3, [r6, #0]
 8003990:	f001 faba 	bl	8004f08 <__malloc_unlock>
 8003994:	e7e3      	b.n	800395e <_malloc_r+0x1e>
 8003996:	6823      	ldr	r3, [r4, #0]
 8003998:	1b5b      	subs	r3, r3, r5
 800399a:	d417      	bmi.n	80039cc <_malloc_r+0x8c>
 800399c:	2b0b      	cmp	r3, #11
 800399e:	d903      	bls.n	80039a8 <_malloc_r+0x68>
 80039a0:	6023      	str	r3, [r4, #0]
 80039a2:	441c      	add	r4, r3
 80039a4:	6025      	str	r5, [r4, #0]
 80039a6:	e004      	b.n	80039b2 <_malloc_r+0x72>
 80039a8:	6863      	ldr	r3, [r4, #4]
 80039aa:	42a2      	cmp	r2, r4
 80039ac:	bf0c      	ite	eq
 80039ae:	600b      	streq	r3, [r1, #0]
 80039b0:	6053      	strne	r3, [r2, #4]
 80039b2:	4630      	mov	r0, r6
 80039b4:	f001 faa8 	bl	8004f08 <__malloc_unlock>
 80039b8:	f104 000b 	add.w	r0, r4, #11
 80039bc:	1d23      	adds	r3, r4, #4
 80039be:	f020 0007 	bic.w	r0, r0, #7
 80039c2:	1ac2      	subs	r2, r0, r3
 80039c4:	d0cc      	beq.n	8003960 <_malloc_r+0x20>
 80039c6:	1a1b      	subs	r3, r3, r0
 80039c8:	50a3      	str	r3, [r4, r2]
 80039ca:	e7c9      	b.n	8003960 <_malloc_r+0x20>
 80039cc:	4622      	mov	r2, r4
 80039ce:	6864      	ldr	r4, [r4, #4]
 80039d0:	e7cc      	b.n	800396c <_malloc_r+0x2c>
 80039d2:	1cc4      	adds	r4, r0, #3
 80039d4:	f024 0403 	bic.w	r4, r4, #3
 80039d8:	42a0      	cmp	r0, r4
 80039da:	d0e3      	beq.n	80039a4 <_malloc_r+0x64>
 80039dc:	1a21      	subs	r1, r4, r0
 80039de:	4630      	mov	r0, r6
 80039e0:	f000 f808 	bl	80039f4 <_sbrk_r>
 80039e4:	3001      	adds	r0, #1
 80039e6:	d1dd      	bne.n	80039a4 <_malloc_r+0x64>
 80039e8:	e7cf      	b.n	800398a <_malloc_r+0x4a>
 80039ea:	bf00      	nop
 80039ec:	20000278 	.word	0x20000278
 80039f0:	2000027c 	.word	0x2000027c

080039f4 <_sbrk_r>:
 80039f4:	b538      	push	{r3, r4, r5, lr}
 80039f6:	2300      	movs	r3, #0
 80039f8:	4d05      	ldr	r5, [pc, #20]	; (8003a10 <_sbrk_r+0x1c>)
 80039fa:	4604      	mov	r4, r0
 80039fc:	4608      	mov	r0, r1
 80039fe:	602b      	str	r3, [r5, #0]
 8003a00:	f7fe f9fc 	bl	8001dfc <_sbrk>
 8003a04:	1c43      	adds	r3, r0, #1
 8003a06:	d102      	bne.n	8003a0e <_sbrk_r+0x1a>
 8003a08:	682b      	ldr	r3, [r5, #0]
 8003a0a:	b103      	cbz	r3, 8003a0e <_sbrk_r+0x1a>
 8003a0c:	6023      	str	r3, [r4, #0]
 8003a0e:	bd38      	pop	{r3, r4, r5, pc}
 8003a10:	20000458 	.word	0x20000458

08003a14 <siprintf>:
 8003a14:	b40e      	push	{r1, r2, r3}
 8003a16:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003a1a:	b500      	push	{lr}
 8003a1c:	b09c      	sub	sp, #112	; 0x70
 8003a1e:	ab1d      	add	r3, sp, #116	; 0x74
 8003a20:	9002      	str	r0, [sp, #8]
 8003a22:	9006      	str	r0, [sp, #24]
 8003a24:	9107      	str	r1, [sp, #28]
 8003a26:	9104      	str	r1, [sp, #16]
 8003a28:	4808      	ldr	r0, [pc, #32]	; (8003a4c <siprintf+0x38>)
 8003a2a:	4909      	ldr	r1, [pc, #36]	; (8003a50 <siprintf+0x3c>)
 8003a2c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003a30:	9105      	str	r1, [sp, #20]
 8003a32:	6800      	ldr	r0, [r0, #0]
 8003a34:	a902      	add	r1, sp, #8
 8003a36:	9301      	str	r3, [sp, #4]
 8003a38:	f001 ff8e 	bl	8005958 <_svfiprintf_r>
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	9b02      	ldr	r3, [sp, #8]
 8003a40:	701a      	strb	r2, [r3, #0]
 8003a42:	b01c      	add	sp, #112	; 0x70
 8003a44:	f85d eb04 	ldr.w	lr, [sp], #4
 8003a48:	b003      	add	sp, #12
 8003a4a:	4770      	bx	lr
 8003a4c:	20000080 	.word	0x20000080
 8003a50:	ffff0208 	.word	0xffff0208

08003a54 <strcpy>:
 8003a54:	4603      	mov	r3, r0
 8003a56:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003a5a:	f803 2b01 	strb.w	r2, [r3], #1
 8003a5e:	2a00      	cmp	r2, #0
 8003a60:	d1f9      	bne.n	8003a56 <strcpy+0x2>
 8003a62:	4770      	bx	lr

08003a64 <strstr>:
 8003a64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a66:	780c      	ldrb	r4, [r1, #0]
 8003a68:	b164      	cbz	r4, 8003a84 <strstr+0x20>
 8003a6a:	4603      	mov	r3, r0
 8003a6c:	781a      	ldrb	r2, [r3, #0]
 8003a6e:	4618      	mov	r0, r3
 8003a70:	1c5e      	adds	r6, r3, #1
 8003a72:	b90a      	cbnz	r2, 8003a78 <strstr+0x14>
 8003a74:	4610      	mov	r0, r2
 8003a76:	e005      	b.n	8003a84 <strstr+0x20>
 8003a78:	4294      	cmp	r4, r2
 8003a7a:	d108      	bne.n	8003a8e <strstr+0x2a>
 8003a7c:	460d      	mov	r5, r1
 8003a7e:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 8003a82:	b902      	cbnz	r2, 8003a86 <strstr+0x22>
 8003a84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a86:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 8003a8a:	4297      	cmp	r7, r2
 8003a8c:	d0f7      	beq.n	8003a7e <strstr+0x1a>
 8003a8e:	4633      	mov	r3, r6
 8003a90:	e7ec      	b.n	8003a6c <strstr+0x8>

08003a92 <sulp>:
 8003a92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a96:	460f      	mov	r7, r1
 8003a98:	4690      	mov	r8, r2
 8003a9a:	f001 fdab 	bl	80055f4 <__ulp>
 8003a9e:	4604      	mov	r4, r0
 8003aa0:	460d      	mov	r5, r1
 8003aa2:	f1b8 0f00 	cmp.w	r8, #0
 8003aa6:	d011      	beq.n	8003acc <sulp+0x3a>
 8003aa8:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8003aac:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	dd0b      	ble.n	8003acc <sulp+0x3a>
 8003ab4:	2400      	movs	r4, #0
 8003ab6:	051b      	lsls	r3, r3, #20
 8003ab8:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8003abc:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8003ac0:	4622      	mov	r2, r4
 8003ac2:	462b      	mov	r3, r5
 8003ac4:	f7fc fd08 	bl	80004d8 <__aeabi_dmul>
 8003ac8:	4604      	mov	r4, r0
 8003aca:	460d      	mov	r5, r1
 8003acc:	4620      	mov	r0, r4
 8003ace:	4629      	mov	r1, r5
 8003ad0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003ad4:	0000      	movs	r0, r0
	...

08003ad8 <_strtod_l>:
 8003ad8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003adc:	469b      	mov	fp, r3
 8003ade:	2300      	movs	r3, #0
 8003ae0:	b0a1      	sub	sp, #132	; 0x84
 8003ae2:	931c      	str	r3, [sp, #112]	; 0x70
 8003ae4:	4ba1      	ldr	r3, [pc, #644]	; (8003d6c <_strtod_l+0x294>)
 8003ae6:	4682      	mov	sl, r0
 8003ae8:	681f      	ldr	r7, [r3, #0]
 8003aea:	460e      	mov	r6, r1
 8003aec:	4638      	mov	r0, r7
 8003aee:	9217      	str	r2, [sp, #92]	; 0x5c
 8003af0:	f7fc fb2e 	bl	8000150 <strlen>
 8003af4:	f04f 0800 	mov.w	r8, #0
 8003af8:	4604      	mov	r4, r0
 8003afa:	f04f 0900 	mov.w	r9, #0
 8003afe:	961b      	str	r6, [sp, #108]	; 0x6c
 8003b00:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003b02:	781a      	ldrb	r2, [r3, #0]
 8003b04:	2a2b      	cmp	r2, #43	; 0x2b
 8003b06:	d04c      	beq.n	8003ba2 <_strtod_l+0xca>
 8003b08:	d83a      	bhi.n	8003b80 <_strtod_l+0xa8>
 8003b0a:	2a0d      	cmp	r2, #13
 8003b0c:	d833      	bhi.n	8003b76 <_strtod_l+0x9e>
 8003b0e:	2a08      	cmp	r2, #8
 8003b10:	d833      	bhi.n	8003b7a <_strtod_l+0xa2>
 8003b12:	2a00      	cmp	r2, #0
 8003b14:	d03d      	beq.n	8003b92 <_strtod_l+0xba>
 8003b16:	2300      	movs	r3, #0
 8003b18:	930c      	str	r3, [sp, #48]	; 0x30
 8003b1a:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8003b1c:	782b      	ldrb	r3, [r5, #0]
 8003b1e:	2b30      	cmp	r3, #48	; 0x30
 8003b20:	f040 80af 	bne.w	8003c82 <_strtod_l+0x1aa>
 8003b24:	786b      	ldrb	r3, [r5, #1]
 8003b26:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8003b2a:	2b58      	cmp	r3, #88	; 0x58
 8003b2c:	d16c      	bne.n	8003c08 <_strtod_l+0x130>
 8003b2e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003b30:	4650      	mov	r0, sl
 8003b32:	9301      	str	r3, [sp, #4]
 8003b34:	ab1c      	add	r3, sp, #112	; 0x70
 8003b36:	9300      	str	r3, [sp, #0]
 8003b38:	4a8d      	ldr	r2, [pc, #564]	; (8003d70 <_strtod_l+0x298>)
 8003b3a:	f8cd b008 	str.w	fp, [sp, #8]
 8003b3e:	ab1d      	add	r3, sp, #116	; 0x74
 8003b40:	a91b      	add	r1, sp, #108	; 0x6c
 8003b42:	f000 febd 	bl	80048c0 <__gethex>
 8003b46:	f010 0607 	ands.w	r6, r0, #7
 8003b4a:	4604      	mov	r4, r0
 8003b4c:	d005      	beq.n	8003b5a <_strtod_l+0x82>
 8003b4e:	2e06      	cmp	r6, #6
 8003b50:	d129      	bne.n	8003ba6 <_strtod_l+0xce>
 8003b52:	2300      	movs	r3, #0
 8003b54:	3501      	adds	r5, #1
 8003b56:	951b      	str	r5, [sp, #108]	; 0x6c
 8003b58:	930c      	str	r3, [sp, #48]	; 0x30
 8003b5a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	f040 8596 	bne.w	800468e <_strtod_l+0xbb6>
 8003b62:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003b64:	b1d3      	cbz	r3, 8003b9c <_strtod_l+0xc4>
 8003b66:	4642      	mov	r2, r8
 8003b68:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8003b6c:	4610      	mov	r0, r2
 8003b6e:	4619      	mov	r1, r3
 8003b70:	b021      	add	sp, #132	; 0x84
 8003b72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b76:	2a20      	cmp	r2, #32
 8003b78:	d1cd      	bne.n	8003b16 <_strtod_l+0x3e>
 8003b7a:	3301      	adds	r3, #1
 8003b7c:	931b      	str	r3, [sp, #108]	; 0x6c
 8003b7e:	e7bf      	b.n	8003b00 <_strtod_l+0x28>
 8003b80:	2a2d      	cmp	r2, #45	; 0x2d
 8003b82:	d1c8      	bne.n	8003b16 <_strtod_l+0x3e>
 8003b84:	2201      	movs	r2, #1
 8003b86:	920c      	str	r2, [sp, #48]	; 0x30
 8003b88:	1c5a      	adds	r2, r3, #1
 8003b8a:	921b      	str	r2, [sp, #108]	; 0x6c
 8003b8c:	785b      	ldrb	r3, [r3, #1]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d1c3      	bne.n	8003b1a <_strtod_l+0x42>
 8003b92:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8003b94:	961b      	str	r6, [sp, #108]	; 0x6c
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	f040 8577 	bne.w	800468a <_strtod_l+0xbb2>
 8003b9c:	4642      	mov	r2, r8
 8003b9e:	464b      	mov	r3, r9
 8003ba0:	e7e4      	b.n	8003b6c <_strtod_l+0x94>
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	e7ef      	b.n	8003b86 <_strtod_l+0xae>
 8003ba6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8003ba8:	b13a      	cbz	r2, 8003bba <_strtod_l+0xe2>
 8003baa:	2135      	movs	r1, #53	; 0x35
 8003bac:	a81e      	add	r0, sp, #120	; 0x78
 8003bae:	f001 fe25 	bl	80057fc <__copybits>
 8003bb2:	4650      	mov	r0, sl
 8003bb4:	991c      	ldr	r1, [sp, #112]	; 0x70
 8003bb6:	f001 f9ed 	bl	8004f94 <_Bfree>
 8003bba:	3e01      	subs	r6, #1
 8003bbc:	2e05      	cmp	r6, #5
 8003bbe:	d807      	bhi.n	8003bd0 <_strtod_l+0xf8>
 8003bc0:	e8df f006 	tbb	[pc, r6]
 8003bc4:	1d180b0e 	.word	0x1d180b0e
 8003bc8:	030e      	.short	0x030e
 8003bca:	f04f 0900 	mov.w	r9, #0
 8003bce:	46c8      	mov	r8, r9
 8003bd0:	0721      	lsls	r1, r4, #28
 8003bd2:	d5c2      	bpl.n	8003b5a <_strtod_l+0x82>
 8003bd4:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8003bd8:	e7bf      	b.n	8003b5a <_strtod_l+0x82>
 8003bda:	e9dd 891e 	ldrd	r8, r9, [sp, #120]	; 0x78
 8003bde:	e7f7      	b.n	8003bd0 <_strtod_l+0xf8>
 8003be0:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8003be2:	e9dd 831e 	ldrd	r8, r3, [sp, #120]	; 0x78
 8003be6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8003bea:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003bee:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8003bf2:	e7ed      	b.n	8003bd0 <_strtod_l+0xf8>
 8003bf4:	f04f 0800 	mov.w	r8, #0
 8003bf8:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8003d74 <_strtod_l+0x29c>
 8003bfc:	e7e8      	b.n	8003bd0 <_strtod_l+0xf8>
 8003bfe:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8003c02:	f04f 38ff 	mov.w	r8, #4294967295
 8003c06:	e7e3      	b.n	8003bd0 <_strtod_l+0xf8>
 8003c08:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003c0a:	1c5a      	adds	r2, r3, #1
 8003c0c:	921b      	str	r2, [sp, #108]	; 0x6c
 8003c0e:	785b      	ldrb	r3, [r3, #1]
 8003c10:	2b30      	cmp	r3, #48	; 0x30
 8003c12:	d0f9      	beq.n	8003c08 <_strtod_l+0x130>
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d0a0      	beq.n	8003b5a <_strtod_l+0x82>
 8003c18:	2301      	movs	r3, #1
 8003c1a:	9307      	str	r3, [sp, #28]
 8003c1c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003c1e:	220a      	movs	r2, #10
 8003c20:	9308      	str	r3, [sp, #32]
 8003c22:	2300      	movs	r3, #0
 8003c24:	469b      	mov	fp, r3
 8003c26:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8003c2a:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8003c2c:	7805      	ldrb	r5, [r0, #0]
 8003c2e:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 8003c32:	b2d9      	uxtb	r1, r3
 8003c34:	2909      	cmp	r1, #9
 8003c36:	d926      	bls.n	8003c86 <_strtod_l+0x1ae>
 8003c38:	4622      	mov	r2, r4
 8003c3a:	4639      	mov	r1, r7
 8003c3c:	f002 fa80 	bl	8006140 <strncmp>
 8003c40:	2800      	cmp	r0, #0
 8003c42:	d032      	beq.n	8003caa <_strtod_l+0x1d2>
 8003c44:	2000      	movs	r0, #0
 8003c46:	462b      	mov	r3, r5
 8003c48:	465c      	mov	r4, fp
 8003c4a:	4602      	mov	r2, r0
 8003c4c:	9004      	str	r0, [sp, #16]
 8003c4e:	2b65      	cmp	r3, #101	; 0x65
 8003c50:	d001      	beq.n	8003c56 <_strtod_l+0x17e>
 8003c52:	2b45      	cmp	r3, #69	; 0x45
 8003c54:	d113      	bne.n	8003c7e <_strtod_l+0x1a6>
 8003c56:	b91c      	cbnz	r4, 8003c60 <_strtod_l+0x188>
 8003c58:	9b07      	ldr	r3, [sp, #28]
 8003c5a:	4303      	orrs	r3, r0
 8003c5c:	d099      	beq.n	8003b92 <_strtod_l+0xba>
 8003c5e:	2400      	movs	r4, #0
 8003c60:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8003c62:	1c73      	adds	r3, r6, #1
 8003c64:	931b      	str	r3, [sp, #108]	; 0x6c
 8003c66:	7873      	ldrb	r3, [r6, #1]
 8003c68:	2b2b      	cmp	r3, #43	; 0x2b
 8003c6a:	d078      	beq.n	8003d5e <_strtod_l+0x286>
 8003c6c:	2b2d      	cmp	r3, #45	; 0x2d
 8003c6e:	d07b      	beq.n	8003d68 <_strtod_l+0x290>
 8003c70:	2700      	movs	r7, #0
 8003c72:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8003c76:	2909      	cmp	r1, #9
 8003c78:	f240 8082 	bls.w	8003d80 <_strtod_l+0x2a8>
 8003c7c:	961b      	str	r6, [sp, #108]	; 0x6c
 8003c7e:	2500      	movs	r5, #0
 8003c80:	e09e      	b.n	8003dc0 <_strtod_l+0x2e8>
 8003c82:	2300      	movs	r3, #0
 8003c84:	e7c9      	b.n	8003c1a <_strtod_l+0x142>
 8003c86:	f1bb 0f08 	cmp.w	fp, #8
 8003c8a:	bfd5      	itete	le
 8003c8c:	9906      	ldrle	r1, [sp, #24]
 8003c8e:	9905      	ldrgt	r1, [sp, #20]
 8003c90:	fb02 3301 	mlale	r3, r2, r1, r3
 8003c94:	fb02 3301 	mlagt	r3, r2, r1, r3
 8003c98:	f100 0001 	add.w	r0, r0, #1
 8003c9c:	bfd4      	ite	le
 8003c9e:	9306      	strle	r3, [sp, #24]
 8003ca0:	9305      	strgt	r3, [sp, #20]
 8003ca2:	f10b 0b01 	add.w	fp, fp, #1
 8003ca6:	901b      	str	r0, [sp, #108]	; 0x6c
 8003ca8:	e7bf      	b.n	8003c2a <_strtod_l+0x152>
 8003caa:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003cac:	191a      	adds	r2, r3, r4
 8003cae:	921b      	str	r2, [sp, #108]	; 0x6c
 8003cb0:	5d1b      	ldrb	r3, [r3, r4]
 8003cb2:	f1bb 0f00 	cmp.w	fp, #0
 8003cb6:	d036      	beq.n	8003d26 <_strtod_l+0x24e>
 8003cb8:	465c      	mov	r4, fp
 8003cba:	9004      	str	r0, [sp, #16]
 8003cbc:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8003cc0:	2a09      	cmp	r2, #9
 8003cc2:	d912      	bls.n	8003cea <_strtod_l+0x212>
 8003cc4:	2201      	movs	r2, #1
 8003cc6:	e7c2      	b.n	8003c4e <_strtod_l+0x176>
 8003cc8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003cca:	3001      	adds	r0, #1
 8003ccc:	1c5a      	adds	r2, r3, #1
 8003cce:	921b      	str	r2, [sp, #108]	; 0x6c
 8003cd0:	785b      	ldrb	r3, [r3, #1]
 8003cd2:	2b30      	cmp	r3, #48	; 0x30
 8003cd4:	d0f8      	beq.n	8003cc8 <_strtod_l+0x1f0>
 8003cd6:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8003cda:	2a08      	cmp	r2, #8
 8003cdc:	f200 84dc 	bhi.w	8004698 <_strtod_l+0xbc0>
 8003ce0:	9004      	str	r0, [sp, #16]
 8003ce2:	2000      	movs	r0, #0
 8003ce4:	4604      	mov	r4, r0
 8003ce6:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8003ce8:	9208      	str	r2, [sp, #32]
 8003cea:	3b30      	subs	r3, #48	; 0x30
 8003cec:	f100 0201 	add.w	r2, r0, #1
 8003cf0:	d013      	beq.n	8003d1a <_strtod_l+0x242>
 8003cf2:	9904      	ldr	r1, [sp, #16]
 8003cf4:	1905      	adds	r5, r0, r4
 8003cf6:	4411      	add	r1, r2
 8003cf8:	9104      	str	r1, [sp, #16]
 8003cfa:	4622      	mov	r2, r4
 8003cfc:	210a      	movs	r1, #10
 8003cfe:	42aa      	cmp	r2, r5
 8003d00:	d113      	bne.n	8003d2a <_strtod_l+0x252>
 8003d02:	1822      	adds	r2, r4, r0
 8003d04:	2a08      	cmp	r2, #8
 8003d06:	f104 0401 	add.w	r4, r4, #1
 8003d0a:	4404      	add	r4, r0
 8003d0c:	dc1b      	bgt.n	8003d46 <_strtod_l+0x26e>
 8003d0e:	220a      	movs	r2, #10
 8003d10:	9906      	ldr	r1, [sp, #24]
 8003d12:	fb02 3301 	mla	r3, r2, r1, r3
 8003d16:	9306      	str	r3, [sp, #24]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003d1c:	4610      	mov	r0, r2
 8003d1e:	1c59      	adds	r1, r3, #1
 8003d20:	911b      	str	r1, [sp, #108]	; 0x6c
 8003d22:	785b      	ldrb	r3, [r3, #1]
 8003d24:	e7ca      	b.n	8003cbc <_strtod_l+0x1e4>
 8003d26:	4658      	mov	r0, fp
 8003d28:	e7d3      	b.n	8003cd2 <_strtod_l+0x1fa>
 8003d2a:	2a08      	cmp	r2, #8
 8003d2c:	dc04      	bgt.n	8003d38 <_strtod_l+0x260>
 8003d2e:	9f06      	ldr	r7, [sp, #24]
 8003d30:	434f      	muls	r7, r1
 8003d32:	9706      	str	r7, [sp, #24]
 8003d34:	3201      	adds	r2, #1
 8003d36:	e7e2      	b.n	8003cfe <_strtod_l+0x226>
 8003d38:	1c57      	adds	r7, r2, #1
 8003d3a:	2f10      	cmp	r7, #16
 8003d3c:	bfde      	ittt	le
 8003d3e:	9f05      	ldrle	r7, [sp, #20]
 8003d40:	434f      	mulle	r7, r1
 8003d42:	9705      	strle	r7, [sp, #20]
 8003d44:	e7f6      	b.n	8003d34 <_strtod_l+0x25c>
 8003d46:	2c10      	cmp	r4, #16
 8003d48:	bfdf      	itttt	le
 8003d4a:	220a      	movle	r2, #10
 8003d4c:	9905      	ldrle	r1, [sp, #20]
 8003d4e:	fb02 3301 	mlale	r3, r2, r1, r3
 8003d52:	9305      	strle	r3, [sp, #20]
 8003d54:	e7e0      	b.n	8003d18 <_strtod_l+0x240>
 8003d56:	2300      	movs	r3, #0
 8003d58:	2201      	movs	r2, #1
 8003d5a:	9304      	str	r3, [sp, #16]
 8003d5c:	e77c      	b.n	8003c58 <_strtod_l+0x180>
 8003d5e:	2700      	movs	r7, #0
 8003d60:	1cb3      	adds	r3, r6, #2
 8003d62:	931b      	str	r3, [sp, #108]	; 0x6c
 8003d64:	78b3      	ldrb	r3, [r6, #2]
 8003d66:	e784      	b.n	8003c72 <_strtod_l+0x19a>
 8003d68:	2701      	movs	r7, #1
 8003d6a:	e7f9      	b.n	8003d60 <_strtod_l+0x288>
 8003d6c:	08007e28 	.word	0x08007e28
 8003d70:	08007ca4 	.word	0x08007ca4
 8003d74:	7ff00000 	.word	0x7ff00000
 8003d78:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003d7a:	1c59      	adds	r1, r3, #1
 8003d7c:	911b      	str	r1, [sp, #108]	; 0x6c
 8003d7e:	785b      	ldrb	r3, [r3, #1]
 8003d80:	2b30      	cmp	r3, #48	; 0x30
 8003d82:	d0f9      	beq.n	8003d78 <_strtod_l+0x2a0>
 8003d84:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8003d88:	2908      	cmp	r1, #8
 8003d8a:	f63f af78 	bhi.w	8003c7e <_strtod_l+0x1a6>
 8003d8e:	f04f 0e0a 	mov.w	lr, #10
 8003d92:	f1a3 0c30 	sub.w	ip, r3, #48	; 0x30
 8003d96:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003d98:	9309      	str	r3, [sp, #36]	; 0x24
 8003d9a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003d9c:	1c59      	adds	r1, r3, #1
 8003d9e:	911b      	str	r1, [sp, #108]	; 0x6c
 8003da0:	785b      	ldrb	r3, [r3, #1]
 8003da2:	f1a3 0530 	sub.w	r5, r3, #48	; 0x30
 8003da6:	2d09      	cmp	r5, #9
 8003da8:	d935      	bls.n	8003e16 <_strtod_l+0x33e>
 8003daa:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8003dac:	1b49      	subs	r1, r1, r5
 8003dae:	2908      	cmp	r1, #8
 8003db0:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8003db4:	dc02      	bgt.n	8003dbc <_strtod_l+0x2e4>
 8003db6:	4565      	cmp	r5, ip
 8003db8:	bfa8      	it	ge
 8003dba:	4665      	movge	r5, ip
 8003dbc:	b107      	cbz	r7, 8003dc0 <_strtod_l+0x2e8>
 8003dbe:	426d      	negs	r5, r5
 8003dc0:	2c00      	cmp	r4, #0
 8003dc2:	d14c      	bne.n	8003e5e <_strtod_l+0x386>
 8003dc4:	9907      	ldr	r1, [sp, #28]
 8003dc6:	4301      	orrs	r1, r0
 8003dc8:	f47f aec7 	bne.w	8003b5a <_strtod_l+0x82>
 8003dcc:	2a00      	cmp	r2, #0
 8003dce:	f47f aee0 	bne.w	8003b92 <_strtod_l+0xba>
 8003dd2:	2b69      	cmp	r3, #105	; 0x69
 8003dd4:	d026      	beq.n	8003e24 <_strtod_l+0x34c>
 8003dd6:	dc23      	bgt.n	8003e20 <_strtod_l+0x348>
 8003dd8:	2b49      	cmp	r3, #73	; 0x49
 8003dda:	d023      	beq.n	8003e24 <_strtod_l+0x34c>
 8003ddc:	2b4e      	cmp	r3, #78	; 0x4e
 8003dde:	f47f aed8 	bne.w	8003b92 <_strtod_l+0xba>
 8003de2:	499c      	ldr	r1, [pc, #624]	; (8004054 <_strtod_l+0x57c>)
 8003de4:	a81b      	add	r0, sp, #108	; 0x6c
 8003de6:	f000 ffb9 	bl	8004d5c <__match>
 8003dea:	2800      	cmp	r0, #0
 8003dec:	f43f aed1 	beq.w	8003b92 <_strtod_l+0xba>
 8003df0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003df2:	781b      	ldrb	r3, [r3, #0]
 8003df4:	2b28      	cmp	r3, #40	; 0x28
 8003df6:	d12c      	bne.n	8003e52 <_strtod_l+0x37a>
 8003df8:	4997      	ldr	r1, [pc, #604]	; (8004058 <_strtod_l+0x580>)
 8003dfa:	aa1e      	add	r2, sp, #120	; 0x78
 8003dfc:	a81b      	add	r0, sp, #108	; 0x6c
 8003dfe:	f000 ffc1 	bl	8004d84 <__hexnan>
 8003e02:	2805      	cmp	r0, #5
 8003e04:	d125      	bne.n	8003e52 <_strtod_l+0x37a>
 8003e06:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8003e08:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 8003e0c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8003e10:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8003e14:	e6a1      	b.n	8003b5a <_strtod_l+0x82>
 8003e16:	fb0e 3c0c 	mla	ip, lr, ip, r3
 8003e1a:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 8003e1e:	e7bc      	b.n	8003d9a <_strtod_l+0x2c2>
 8003e20:	2b6e      	cmp	r3, #110	; 0x6e
 8003e22:	e7dc      	b.n	8003dde <_strtod_l+0x306>
 8003e24:	498d      	ldr	r1, [pc, #564]	; (800405c <_strtod_l+0x584>)
 8003e26:	a81b      	add	r0, sp, #108	; 0x6c
 8003e28:	f000 ff98 	bl	8004d5c <__match>
 8003e2c:	2800      	cmp	r0, #0
 8003e2e:	f43f aeb0 	beq.w	8003b92 <_strtod_l+0xba>
 8003e32:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003e34:	498a      	ldr	r1, [pc, #552]	; (8004060 <_strtod_l+0x588>)
 8003e36:	3b01      	subs	r3, #1
 8003e38:	a81b      	add	r0, sp, #108	; 0x6c
 8003e3a:	931b      	str	r3, [sp, #108]	; 0x6c
 8003e3c:	f000 ff8e 	bl	8004d5c <__match>
 8003e40:	b910      	cbnz	r0, 8003e48 <_strtod_l+0x370>
 8003e42:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003e44:	3301      	adds	r3, #1
 8003e46:	931b      	str	r3, [sp, #108]	; 0x6c
 8003e48:	f04f 0800 	mov.w	r8, #0
 8003e4c:	f8df 9220 	ldr.w	r9, [pc, #544]	; 8004070 <_strtod_l+0x598>
 8003e50:	e683      	b.n	8003b5a <_strtod_l+0x82>
 8003e52:	4884      	ldr	r0, [pc, #528]	; (8004064 <_strtod_l+0x58c>)
 8003e54:	f002 f96e 	bl	8006134 <nan>
 8003e58:	4680      	mov	r8, r0
 8003e5a:	4689      	mov	r9, r1
 8003e5c:	e67d      	b.n	8003b5a <_strtod_l+0x82>
 8003e5e:	9b04      	ldr	r3, [sp, #16]
 8003e60:	f1bb 0f00 	cmp.w	fp, #0
 8003e64:	bf08      	it	eq
 8003e66:	46a3      	moveq	fp, r4
 8003e68:	1aeb      	subs	r3, r5, r3
 8003e6a:	2c10      	cmp	r4, #16
 8003e6c:	9806      	ldr	r0, [sp, #24]
 8003e6e:	4626      	mov	r6, r4
 8003e70:	9307      	str	r3, [sp, #28]
 8003e72:	bfa8      	it	ge
 8003e74:	2610      	movge	r6, #16
 8003e76:	f7fc fab5 	bl	80003e4 <__aeabi_ui2d>
 8003e7a:	2c09      	cmp	r4, #9
 8003e7c:	4680      	mov	r8, r0
 8003e7e:	4689      	mov	r9, r1
 8003e80:	dd13      	ble.n	8003eaa <_strtod_l+0x3d2>
 8003e82:	4b79      	ldr	r3, [pc, #484]	; (8004068 <_strtod_l+0x590>)
 8003e84:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8003e88:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8003e8c:	f7fc fb24 	bl	80004d8 <__aeabi_dmul>
 8003e90:	4680      	mov	r8, r0
 8003e92:	9805      	ldr	r0, [sp, #20]
 8003e94:	4689      	mov	r9, r1
 8003e96:	f7fc faa5 	bl	80003e4 <__aeabi_ui2d>
 8003e9a:	4602      	mov	r2, r0
 8003e9c:	460b      	mov	r3, r1
 8003e9e:	4640      	mov	r0, r8
 8003ea0:	4649      	mov	r1, r9
 8003ea2:	f7fc f963 	bl	800016c <__adddf3>
 8003ea6:	4680      	mov	r8, r0
 8003ea8:	4689      	mov	r9, r1
 8003eaa:	2c0f      	cmp	r4, #15
 8003eac:	dc36      	bgt.n	8003f1c <_strtod_l+0x444>
 8003eae:	9b07      	ldr	r3, [sp, #28]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	f43f ae52 	beq.w	8003b5a <_strtod_l+0x82>
 8003eb6:	dd22      	ble.n	8003efe <_strtod_l+0x426>
 8003eb8:	2b16      	cmp	r3, #22
 8003eba:	dc09      	bgt.n	8003ed0 <_strtod_l+0x3f8>
 8003ebc:	4c6a      	ldr	r4, [pc, #424]	; (8004068 <_strtod_l+0x590>)
 8003ebe:	4642      	mov	r2, r8
 8003ec0:	eb04 04c3 	add.w	r4, r4, r3, lsl #3
 8003ec4:	464b      	mov	r3, r9
 8003ec6:	e9d4 0100 	ldrd	r0, r1, [r4]
 8003eca:	f7fc fb05 	bl	80004d8 <__aeabi_dmul>
 8003ece:	e7c3      	b.n	8003e58 <_strtod_l+0x380>
 8003ed0:	9a07      	ldr	r2, [sp, #28]
 8003ed2:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	db20      	blt.n	8003f1c <_strtod_l+0x444>
 8003eda:	4d63      	ldr	r5, [pc, #396]	; (8004068 <_strtod_l+0x590>)
 8003edc:	f1c4 040f 	rsb	r4, r4, #15
 8003ee0:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8003ee4:	4642      	mov	r2, r8
 8003ee6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003eea:	464b      	mov	r3, r9
 8003eec:	f7fc faf4 	bl	80004d8 <__aeabi_dmul>
 8003ef0:	9b07      	ldr	r3, [sp, #28]
 8003ef2:	1b1c      	subs	r4, r3, r4
 8003ef4:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8003ef8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003efc:	e7e5      	b.n	8003eca <_strtod_l+0x3f2>
 8003efe:	9b07      	ldr	r3, [sp, #28]
 8003f00:	3316      	adds	r3, #22
 8003f02:	db0b      	blt.n	8003f1c <_strtod_l+0x444>
 8003f04:	9b04      	ldr	r3, [sp, #16]
 8003f06:	4a58      	ldr	r2, [pc, #352]	; (8004068 <_strtod_l+0x590>)
 8003f08:	1b5d      	subs	r5, r3, r5
 8003f0a:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 8003f0e:	4640      	mov	r0, r8
 8003f10:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003f14:	4649      	mov	r1, r9
 8003f16:	f7fc fc09 	bl	800072c <__aeabi_ddiv>
 8003f1a:	e79d      	b.n	8003e58 <_strtod_l+0x380>
 8003f1c:	9b07      	ldr	r3, [sp, #28]
 8003f1e:	1ba6      	subs	r6, r4, r6
 8003f20:	441e      	add	r6, r3
 8003f22:	2e00      	cmp	r6, #0
 8003f24:	dd71      	ble.n	800400a <_strtod_l+0x532>
 8003f26:	f016 030f 	ands.w	r3, r6, #15
 8003f2a:	d00a      	beq.n	8003f42 <_strtod_l+0x46a>
 8003f2c:	494e      	ldr	r1, [pc, #312]	; (8004068 <_strtod_l+0x590>)
 8003f2e:	4642      	mov	r2, r8
 8003f30:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8003f34:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003f38:	464b      	mov	r3, r9
 8003f3a:	f7fc facd 	bl	80004d8 <__aeabi_dmul>
 8003f3e:	4680      	mov	r8, r0
 8003f40:	4689      	mov	r9, r1
 8003f42:	f036 060f 	bics.w	r6, r6, #15
 8003f46:	d050      	beq.n	8003fea <_strtod_l+0x512>
 8003f48:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 8003f4c:	dd27      	ble.n	8003f9e <_strtod_l+0x4c6>
 8003f4e:	f04f 0b00 	mov.w	fp, #0
 8003f52:	f8cd b010 	str.w	fp, [sp, #16]
 8003f56:	f8cd b020 	str.w	fp, [sp, #32]
 8003f5a:	f8cd b018 	str.w	fp, [sp, #24]
 8003f5e:	2322      	movs	r3, #34	; 0x22
 8003f60:	f04f 0800 	mov.w	r8, #0
 8003f64:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8004070 <_strtod_l+0x598>
 8003f68:	f8ca 3000 	str.w	r3, [sl]
 8003f6c:	9b08      	ldr	r3, [sp, #32]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	f43f adf3 	beq.w	8003b5a <_strtod_l+0x82>
 8003f74:	4650      	mov	r0, sl
 8003f76:	991c      	ldr	r1, [sp, #112]	; 0x70
 8003f78:	f001 f80c 	bl	8004f94 <_Bfree>
 8003f7c:	4650      	mov	r0, sl
 8003f7e:	9906      	ldr	r1, [sp, #24]
 8003f80:	f001 f808 	bl	8004f94 <_Bfree>
 8003f84:	4650      	mov	r0, sl
 8003f86:	9904      	ldr	r1, [sp, #16]
 8003f88:	f001 f804 	bl	8004f94 <_Bfree>
 8003f8c:	4650      	mov	r0, sl
 8003f8e:	9908      	ldr	r1, [sp, #32]
 8003f90:	f001 f800 	bl	8004f94 <_Bfree>
 8003f94:	4659      	mov	r1, fp
 8003f96:	4650      	mov	r0, sl
 8003f98:	f000 fffc 	bl	8004f94 <_Bfree>
 8003f9c:	e5dd      	b.n	8003b5a <_strtod_l+0x82>
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	4640      	mov	r0, r8
 8003fa2:	4649      	mov	r1, r9
 8003fa4:	461f      	mov	r7, r3
 8003fa6:	1136      	asrs	r6, r6, #4
 8003fa8:	2e01      	cmp	r6, #1
 8003faa:	dc21      	bgt.n	8003ff0 <_strtod_l+0x518>
 8003fac:	b10b      	cbz	r3, 8003fb2 <_strtod_l+0x4da>
 8003fae:	4680      	mov	r8, r0
 8003fb0:	4689      	mov	r9, r1
 8003fb2:	4b2e      	ldr	r3, [pc, #184]	; (800406c <_strtod_l+0x594>)
 8003fb4:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8003fb8:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8003fbc:	4642      	mov	r2, r8
 8003fbe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003fc2:	464b      	mov	r3, r9
 8003fc4:	f7fc fa88 	bl	80004d8 <__aeabi_dmul>
 8003fc8:	4b29      	ldr	r3, [pc, #164]	; (8004070 <_strtod_l+0x598>)
 8003fca:	460a      	mov	r2, r1
 8003fcc:	400b      	ands	r3, r1
 8003fce:	4929      	ldr	r1, [pc, #164]	; (8004074 <_strtod_l+0x59c>)
 8003fd0:	4680      	mov	r8, r0
 8003fd2:	428b      	cmp	r3, r1
 8003fd4:	d8bb      	bhi.n	8003f4e <_strtod_l+0x476>
 8003fd6:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8003fda:	428b      	cmp	r3, r1
 8003fdc:	bf86      	itte	hi
 8003fde:	f04f 38ff 	movhi.w	r8, #4294967295
 8003fe2:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8004078 <_strtod_l+0x5a0>
 8003fe6:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8003fea:	2300      	movs	r3, #0
 8003fec:	9305      	str	r3, [sp, #20]
 8003fee:	e07e      	b.n	80040ee <_strtod_l+0x616>
 8003ff0:	07f2      	lsls	r2, r6, #31
 8003ff2:	d507      	bpl.n	8004004 <_strtod_l+0x52c>
 8003ff4:	4b1d      	ldr	r3, [pc, #116]	; (800406c <_strtod_l+0x594>)
 8003ff6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8003ffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ffe:	f7fc fa6b 	bl	80004d8 <__aeabi_dmul>
 8004002:	2301      	movs	r3, #1
 8004004:	3701      	adds	r7, #1
 8004006:	1076      	asrs	r6, r6, #1
 8004008:	e7ce      	b.n	8003fa8 <_strtod_l+0x4d0>
 800400a:	d0ee      	beq.n	8003fea <_strtod_l+0x512>
 800400c:	4276      	negs	r6, r6
 800400e:	f016 020f 	ands.w	r2, r6, #15
 8004012:	d00a      	beq.n	800402a <_strtod_l+0x552>
 8004014:	4b14      	ldr	r3, [pc, #80]	; (8004068 <_strtod_l+0x590>)
 8004016:	4640      	mov	r0, r8
 8004018:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800401c:	4649      	mov	r1, r9
 800401e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004022:	f7fc fb83 	bl	800072c <__aeabi_ddiv>
 8004026:	4680      	mov	r8, r0
 8004028:	4689      	mov	r9, r1
 800402a:	1136      	asrs	r6, r6, #4
 800402c:	d0dd      	beq.n	8003fea <_strtod_l+0x512>
 800402e:	2e1f      	cmp	r6, #31
 8004030:	dd24      	ble.n	800407c <_strtod_l+0x5a4>
 8004032:	f04f 0b00 	mov.w	fp, #0
 8004036:	f8cd b010 	str.w	fp, [sp, #16]
 800403a:	f8cd b020 	str.w	fp, [sp, #32]
 800403e:	f8cd b018 	str.w	fp, [sp, #24]
 8004042:	2322      	movs	r3, #34	; 0x22
 8004044:	f04f 0800 	mov.w	r8, #0
 8004048:	f04f 0900 	mov.w	r9, #0
 800404c:	f8ca 3000 	str.w	r3, [sl]
 8004050:	e78c      	b.n	8003f6c <_strtod_l+0x494>
 8004052:	bf00      	nop
 8004054:	08007ca1 	.word	0x08007ca1
 8004058:	08007cb8 	.word	0x08007cb8
 800405c:	08007c98 	.word	0x08007c98
 8004060:	08007c9b 	.word	0x08007c9b
 8004064:	08007dab 	.word	0x08007dab
 8004068:	08007ec8 	.word	0x08007ec8
 800406c:	08007ea0 	.word	0x08007ea0
 8004070:	7ff00000 	.word	0x7ff00000
 8004074:	7ca00000 	.word	0x7ca00000
 8004078:	7fefffff 	.word	0x7fefffff
 800407c:	f016 0310 	ands.w	r3, r6, #16
 8004080:	bf18      	it	ne
 8004082:	236a      	movne	r3, #106	; 0x6a
 8004084:	4640      	mov	r0, r8
 8004086:	9305      	str	r3, [sp, #20]
 8004088:	4649      	mov	r1, r9
 800408a:	2300      	movs	r3, #0
 800408c:	4fb2      	ldr	r7, [pc, #712]	; (8004358 <_strtod_l+0x880>)
 800408e:	07f2      	lsls	r2, r6, #31
 8004090:	d504      	bpl.n	800409c <_strtod_l+0x5c4>
 8004092:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004096:	f7fc fa1f 	bl	80004d8 <__aeabi_dmul>
 800409a:	2301      	movs	r3, #1
 800409c:	1076      	asrs	r6, r6, #1
 800409e:	f107 0708 	add.w	r7, r7, #8
 80040a2:	d1f4      	bne.n	800408e <_strtod_l+0x5b6>
 80040a4:	b10b      	cbz	r3, 80040aa <_strtod_l+0x5d2>
 80040a6:	4680      	mov	r8, r0
 80040a8:	4689      	mov	r9, r1
 80040aa:	9b05      	ldr	r3, [sp, #20]
 80040ac:	b1bb      	cbz	r3, 80040de <_strtod_l+0x606>
 80040ae:	f3c9 530a 	ubfx	r3, r9, #20, #11
 80040b2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	4649      	mov	r1, r9
 80040ba:	dd10      	ble.n	80040de <_strtod_l+0x606>
 80040bc:	2b1f      	cmp	r3, #31
 80040be:	f340 812b 	ble.w	8004318 <_strtod_l+0x840>
 80040c2:	2b34      	cmp	r3, #52	; 0x34
 80040c4:	bfd8      	it	le
 80040c6:	f04f 32ff 	movle.w	r2, #4294967295
 80040ca:	f04f 0800 	mov.w	r8, #0
 80040ce:	bfcf      	iteee	gt
 80040d0:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 80040d4:	3b20      	suble	r3, #32
 80040d6:	fa02 f303 	lslle.w	r3, r2, r3
 80040da:	ea03 0901 	andle.w	r9, r3, r1
 80040de:	2200      	movs	r2, #0
 80040e0:	2300      	movs	r3, #0
 80040e2:	4640      	mov	r0, r8
 80040e4:	4649      	mov	r1, r9
 80040e6:	f7fc fc5f 	bl	80009a8 <__aeabi_dcmpeq>
 80040ea:	2800      	cmp	r0, #0
 80040ec:	d1a1      	bne.n	8004032 <_strtod_l+0x55a>
 80040ee:	9b06      	ldr	r3, [sp, #24]
 80040f0:	465a      	mov	r2, fp
 80040f2:	9300      	str	r3, [sp, #0]
 80040f4:	4650      	mov	r0, sl
 80040f6:	4623      	mov	r3, r4
 80040f8:	9908      	ldr	r1, [sp, #32]
 80040fa:	f000 ffb7 	bl	800506c <__s2b>
 80040fe:	9008      	str	r0, [sp, #32]
 8004100:	2800      	cmp	r0, #0
 8004102:	f43f af24 	beq.w	8003f4e <_strtod_l+0x476>
 8004106:	9b04      	ldr	r3, [sp, #16]
 8004108:	f04f 0b00 	mov.w	fp, #0
 800410c:	1b5d      	subs	r5, r3, r5
 800410e:	9b07      	ldr	r3, [sp, #28]
 8004110:	f8cd b010 	str.w	fp, [sp, #16]
 8004114:	2b00      	cmp	r3, #0
 8004116:	bfb4      	ite	lt
 8004118:	462b      	movlt	r3, r5
 800411a:	2300      	movge	r3, #0
 800411c:	930e      	str	r3, [sp, #56]	; 0x38
 800411e:	9b07      	ldr	r3, [sp, #28]
 8004120:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8004124:	9316      	str	r3, [sp, #88]	; 0x58
 8004126:	9b08      	ldr	r3, [sp, #32]
 8004128:	4650      	mov	r0, sl
 800412a:	6859      	ldr	r1, [r3, #4]
 800412c:	f000 fef2 	bl	8004f14 <_Balloc>
 8004130:	9006      	str	r0, [sp, #24]
 8004132:	2800      	cmp	r0, #0
 8004134:	f43f af13 	beq.w	8003f5e <_strtod_l+0x486>
 8004138:	9b08      	ldr	r3, [sp, #32]
 800413a:	300c      	adds	r0, #12
 800413c:	691a      	ldr	r2, [r3, #16]
 800413e:	f103 010c 	add.w	r1, r3, #12
 8004142:	3202      	adds	r2, #2
 8004144:	0092      	lsls	r2, r2, #2
 8004146:	f000 fecb 	bl	8004ee0 <memcpy>
 800414a:	ab1e      	add	r3, sp, #120	; 0x78
 800414c:	9301      	str	r3, [sp, #4]
 800414e:	ab1d      	add	r3, sp, #116	; 0x74
 8004150:	9300      	str	r3, [sp, #0]
 8004152:	4642      	mov	r2, r8
 8004154:	464b      	mov	r3, r9
 8004156:	4650      	mov	r0, sl
 8004158:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
 800415c:	f001 fac4 	bl	80056e8 <__d2b>
 8004160:	901c      	str	r0, [sp, #112]	; 0x70
 8004162:	2800      	cmp	r0, #0
 8004164:	f43f aefb 	beq.w	8003f5e <_strtod_l+0x486>
 8004168:	2101      	movs	r1, #1
 800416a:	4650      	mov	r0, sl
 800416c:	f001 f816 	bl	800519c <__i2b>
 8004170:	4603      	mov	r3, r0
 8004172:	9004      	str	r0, [sp, #16]
 8004174:	2800      	cmp	r0, #0
 8004176:	f43f aef2 	beq.w	8003f5e <_strtod_l+0x486>
 800417a:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 800417c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800417e:	2d00      	cmp	r5, #0
 8004180:	bfab      	itete	ge
 8004182:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8004184:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8004186:	18ee      	addge	r6, r5, r3
 8004188:	1b5c      	sublt	r4, r3, r5
 800418a:	9b05      	ldr	r3, [sp, #20]
 800418c:	bfa8      	it	ge
 800418e:	9c16      	ldrge	r4, [sp, #88]	; 0x58
 8004190:	eba5 0503 	sub.w	r5, r5, r3
 8004194:	4415      	add	r5, r2
 8004196:	4b71      	ldr	r3, [pc, #452]	; (800435c <_strtod_l+0x884>)
 8004198:	f105 35ff 	add.w	r5, r5, #4294967295
 800419c:	bfb8      	it	lt
 800419e:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 80041a0:	429d      	cmp	r5, r3
 80041a2:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80041a6:	f280 80c9 	bge.w	800433c <_strtod_l+0x864>
 80041aa:	1b5b      	subs	r3, r3, r5
 80041ac:	2b1f      	cmp	r3, #31
 80041ae:	f04f 0701 	mov.w	r7, #1
 80041b2:	eba2 0203 	sub.w	r2, r2, r3
 80041b6:	f300 80b6 	bgt.w	8004326 <_strtod_l+0x84e>
 80041ba:	2500      	movs	r5, #0
 80041bc:	fa07 f303 	lsl.w	r3, r7, r3
 80041c0:	930f      	str	r3, [sp, #60]	; 0x3c
 80041c2:	18b7      	adds	r7, r6, r2
 80041c4:	9b05      	ldr	r3, [sp, #20]
 80041c6:	42be      	cmp	r6, r7
 80041c8:	4414      	add	r4, r2
 80041ca:	441c      	add	r4, r3
 80041cc:	4633      	mov	r3, r6
 80041ce:	bfa8      	it	ge
 80041d0:	463b      	movge	r3, r7
 80041d2:	42a3      	cmp	r3, r4
 80041d4:	bfa8      	it	ge
 80041d6:	4623      	movge	r3, r4
 80041d8:	2b00      	cmp	r3, #0
 80041da:	bfc2      	ittt	gt
 80041dc:	1aff      	subgt	r7, r7, r3
 80041de:	1ae4      	subgt	r4, r4, r3
 80041e0:	1af6      	subgt	r6, r6, r3
 80041e2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	dd17      	ble.n	8004218 <_strtod_l+0x740>
 80041e8:	461a      	mov	r2, r3
 80041ea:	4650      	mov	r0, sl
 80041ec:	9904      	ldr	r1, [sp, #16]
 80041ee:	f001 f88f 	bl	8005310 <__pow5mult>
 80041f2:	9004      	str	r0, [sp, #16]
 80041f4:	2800      	cmp	r0, #0
 80041f6:	f43f aeb2 	beq.w	8003f5e <_strtod_l+0x486>
 80041fa:	4601      	mov	r1, r0
 80041fc:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80041fe:	4650      	mov	r0, sl
 8004200:	f000 ffe2 	bl	80051c8 <__multiply>
 8004204:	9009      	str	r0, [sp, #36]	; 0x24
 8004206:	2800      	cmp	r0, #0
 8004208:	f43f aea9 	beq.w	8003f5e <_strtod_l+0x486>
 800420c:	4650      	mov	r0, sl
 800420e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004210:	f000 fec0 	bl	8004f94 <_Bfree>
 8004214:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004216:	931c      	str	r3, [sp, #112]	; 0x70
 8004218:	2f00      	cmp	r7, #0
 800421a:	f300 8093 	bgt.w	8004344 <_strtod_l+0x86c>
 800421e:	9b07      	ldr	r3, [sp, #28]
 8004220:	2b00      	cmp	r3, #0
 8004222:	dd08      	ble.n	8004236 <_strtod_l+0x75e>
 8004224:	4650      	mov	r0, sl
 8004226:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8004228:	9906      	ldr	r1, [sp, #24]
 800422a:	f001 f871 	bl	8005310 <__pow5mult>
 800422e:	9006      	str	r0, [sp, #24]
 8004230:	2800      	cmp	r0, #0
 8004232:	f43f ae94 	beq.w	8003f5e <_strtod_l+0x486>
 8004236:	2c00      	cmp	r4, #0
 8004238:	dd08      	ble.n	800424c <_strtod_l+0x774>
 800423a:	4622      	mov	r2, r4
 800423c:	4650      	mov	r0, sl
 800423e:	9906      	ldr	r1, [sp, #24]
 8004240:	f001 f8c0 	bl	80053c4 <__lshift>
 8004244:	9006      	str	r0, [sp, #24]
 8004246:	2800      	cmp	r0, #0
 8004248:	f43f ae89 	beq.w	8003f5e <_strtod_l+0x486>
 800424c:	2e00      	cmp	r6, #0
 800424e:	dd08      	ble.n	8004262 <_strtod_l+0x78a>
 8004250:	4632      	mov	r2, r6
 8004252:	4650      	mov	r0, sl
 8004254:	9904      	ldr	r1, [sp, #16]
 8004256:	f001 f8b5 	bl	80053c4 <__lshift>
 800425a:	9004      	str	r0, [sp, #16]
 800425c:	2800      	cmp	r0, #0
 800425e:	f43f ae7e 	beq.w	8003f5e <_strtod_l+0x486>
 8004262:	4650      	mov	r0, sl
 8004264:	9a06      	ldr	r2, [sp, #24]
 8004266:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004268:	f001 f934 	bl	80054d4 <__mdiff>
 800426c:	4683      	mov	fp, r0
 800426e:	2800      	cmp	r0, #0
 8004270:	f43f ae75 	beq.w	8003f5e <_strtod_l+0x486>
 8004274:	2400      	movs	r4, #0
 8004276:	68c3      	ldr	r3, [r0, #12]
 8004278:	9904      	ldr	r1, [sp, #16]
 800427a:	60c4      	str	r4, [r0, #12]
 800427c:	930d      	str	r3, [sp, #52]	; 0x34
 800427e:	f001 f90d 	bl	800549c <__mcmp>
 8004282:	42a0      	cmp	r0, r4
 8004284:	da70      	bge.n	8004368 <_strtod_l+0x890>
 8004286:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004288:	ea53 0308 	orrs.w	r3, r3, r8
 800428c:	f040 8096 	bne.w	80043bc <_strtod_l+0x8e4>
 8004290:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004294:	2b00      	cmp	r3, #0
 8004296:	f040 8091 	bne.w	80043bc <_strtod_l+0x8e4>
 800429a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800429e:	0d1b      	lsrs	r3, r3, #20
 80042a0:	051b      	lsls	r3, r3, #20
 80042a2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80042a6:	f240 8089 	bls.w	80043bc <_strtod_l+0x8e4>
 80042aa:	f8db 3014 	ldr.w	r3, [fp, #20]
 80042ae:	b923      	cbnz	r3, 80042ba <_strtod_l+0x7e2>
 80042b0:	f8db 3010 	ldr.w	r3, [fp, #16]
 80042b4:	2b01      	cmp	r3, #1
 80042b6:	f340 8081 	ble.w	80043bc <_strtod_l+0x8e4>
 80042ba:	4659      	mov	r1, fp
 80042bc:	2201      	movs	r2, #1
 80042be:	4650      	mov	r0, sl
 80042c0:	f001 f880 	bl	80053c4 <__lshift>
 80042c4:	9904      	ldr	r1, [sp, #16]
 80042c6:	4683      	mov	fp, r0
 80042c8:	f001 f8e8 	bl	800549c <__mcmp>
 80042cc:	2800      	cmp	r0, #0
 80042ce:	dd75      	ble.n	80043bc <_strtod_l+0x8e4>
 80042d0:	9905      	ldr	r1, [sp, #20]
 80042d2:	464b      	mov	r3, r9
 80042d4:	4a22      	ldr	r2, [pc, #136]	; (8004360 <_strtod_l+0x888>)
 80042d6:	2900      	cmp	r1, #0
 80042d8:	f000 8091 	beq.w	80043fe <_strtod_l+0x926>
 80042dc:	ea02 0109 	and.w	r1, r2, r9
 80042e0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80042e4:	f300 808b 	bgt.w	80043fe <_strtod_l+0x926>
 80042e8:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80042ec:	f77f aea9 	ble.w	8004042 <_strtod_l+0x56a>
 80042f0:	2300      	movs	r3, #0
 80042f2:	4a1c      	ldr	r2, [pc, #112]	; (8004364 <_strtod_l+0x88c>)
 80042f4:	4640      	mov	r0, r8
 80042f6:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 80042fa:	4649      	mov	r1, r9
 80042fc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8004300:	f7fc f8ea 	bl	80004d8 <__aeabi_dmul>
 8004304:	460b      	mov	r3, r1
 8004306:	4303      	orrs	r3, r0
 8004308:	bf08      	it	eq
 800430a:	2322      	moveq	r3, #34	; 0x22
 800430c:	4680      	mov	r8, r0
 800430e:	4689      	mov	r9, r1
 8004310:	bf08      	it	eq
 8004312:	f8ca 3000 	streq.w	r3, [sl]
 8004316:	e62d      	b.n	8003f74 <_strtod_l+0x49c>
 8004318:	f04f 32ff 	mov.w	r2, #4294967295
 800431c:	fa02 f303 	lsl.w	r3, r2, r3
 8004320:	ea03 0808 	and.w	r8, r3, r8
 8004324:	e6db      	b.n	80040de <_strtod_l+0x606>
 8004326:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 800432a:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 800432e:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8004332:	35e2      	adds	r5, #226	; 0xe2
 8004334:	fa07 f505 	lsl.w	r5, r7, r5
 8004338:	970f      	str	r7, [sp, #60]	; 0x3c
 800433a:	e742      	b.n	80041c2 <_strtod_l+0x6ea>
 800433c:	2301      	movs	r3, #1
 800433e:	2500      	movs	r5, #0
 8004340:	930f      	str	r3, [sp, #60]	; 0x3c
 8004342:	e73e      	b.n	80041c2 <_strtod_l+0x6ea>
 8004344:	463a      	mov	r2, r7
 8004346:	4650      	mov	r0, sl
 8004348:	991c      	ldr	r1, [sp, #112]	; 0x70
 800434a:	f001 f83b 	bl	80053c4 <__lshift>
 800434e:	901c      	str	r0, [sp, #112]	; 0x70
 8004350:	2800      	cmp	r0, #0
 8004352:	f47f af64 	bne.w	800421e <_strtod_l+0x746>
 8004356:	e602      	b.n	8003f5e <_strtod_l+0x486>
 8004358:	08007cd0 	.word	0x08007cd0
 800435c:	fffffc02 	.word	0xfffffc02
 8004360:	7ff00000 	.word	0x7ff00000
 8004364:	39500000 	.word	0x39500000
 8004368:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800436c:	d166      	bne.n	800443c <_strtod_l+0x964>
 800436e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004370:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004374:	b35a      	cbz	r2, 80043ce <_strtod_l+0x8f6>
 8004376:	4a9c      	ldr	r2, [pc, #624]	; (80045e8 <_strtod_l+0xb10>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d12c      	bne.n	80043d6 <_strtod_l+0x8fe>
 800437c:	9b05      	ldr	r3, [sp, #20]
 800437e:	4640      	mov	r0, r8
 8004380:	b303      	cbz	r3, 80043c4 <_strtod_l+0x8ec>
 8004382:	464b      	mov	r3, r9
 8004384:	4a99      	ldr	r2, [pc, #612]	; (80045ec <_strtod_l+0xb14>)
 8004386:	f04f 31ff 	mov.w	r1, #4294967295
 800438a:	401a      	ands	r2, r3
 800438c:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8004390:	d81b      	bhi.n	80043ca <_strtod_l+0x8f2>
 8004392:	0d12      	lsrs	r2, r2, #20
 8004394:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8004398:	fa01 f303 	lsl.w	r3, r1, r3
 800439c:	4298      	cmp	r0, r3
 800439e:	d11a      	bne.n	80043d6 <_strtod_l+0x8fe>
 80043a0:	4b93      	ldr	r3, [pc, #588]	; (80045f0 <_strtod_l+0xb18>)
 80043a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80043a4:	429a      	cmp	r2, r3
 80043a6:	d102      	bne.n	80043ae <_strtod_l+0x8d6>
 80043a8:	3001      	adds	r0, #1
 80043aa:	f43f add8 	beq.w	8003f5e <_strtod_l+0x486>
 80043ae:	f04f 0800 	mov.w	r8, #0
 80043b2:	4b8e      	ldr	r3, [pc, #568]	; (80045ec <_strtod_l+0xb14>)
 80043b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80043b6:	401a      	ands	r2, r3
 80043b8:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 80043bc:	9b05      	ldr	r3, [sp, #20]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d196      	bne.n	80042f0 <_strtod_l+0x818>
 80043c2:	e5d7      	b.n	8003f74 <_strtod_l+0x49c>
 80043c4:	f04f 33ff 	mov.w	r3, #4294967295
 80043c8:	e7e8      	b.n	800439c <_strtod_l+0x8c4>
 80043ca:	460b      	mov	r3, r1
 80043cc:	e7e6      	b.n	800439c <_strtod_l+0x8c4>
 80043ce:	ea53 0308 	orrs.w	r3, r3, r8
 80043d2:	f43f af7d 	beq.w	80042d0 <_strtod_l+0x7f8>
 80043d6:	b1e5      	cbz	r5, 8004412 <_strtod_l+0x93a>
 80043d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80043da:	421d      	tst	r5, r3
 80043dc:	d0ee      	beq.n	80043bc <_strtod_l+0x8e4>
 80043de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80043e0:	4640      	mov	r0, r8
 80043e2:	4649      	mov	r1, r9
 80043e4:	9a05      	ldr	r2, [sp, #20]
 80043e6:	b1c3      	cbz	r3, 800441a <_strtod_l+0x942>
 80043e8:	f7ff fb53 	bl	8003a92 <sulp>
 80043ec:	4602      	mov	r2, r0
 80043ee:	460b      	mov	r3, r1
 80043f0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80043f4:	f7fb feba 	bl	800016c <__adddf3>
 80043f8:	4680      	mov	r8, r0
 80043fa:	4689      	mov	r9, r1
 80043fc:	e7de      	b.n	80043bc <_strtod_l+0x8e4>
 80043fe:	4013      	ands	r3, r2
 8004400:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8004404:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8004408:	f04f 38ff 	mov.w	r8, #4294967295
 800440c:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8004410:	e7d4      	b.n	80043bc <_strtod_l+0x8e4>
 8004412:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004414:	ea13 0f08 	tst.w	r3, r8
 8004418:	e7e0      	b.n	80043dc <_strtod_l+0x904>
 800441a:	f7ff fb3a 	bl	8003a92 <sulp>
 800441e:	4602      	mov	r2, r0
 8004420:	460b      	mov	r3, r1
 8004422:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004426:	f7fb fe9f 	bl	8000168 <__aeabi_dsub>
 800442a:	2200      	movs	r2, #0
 800442c:	2300      	movs	r3, #0
 800442e:	4680      	mov	r8, r0
 8004430:	4689      	mov	r9, r1
 8004432:	f7fc fab9 	bl	80009a8 <__aeabi_dcmpeq>
 8004436:	2800      	cmp	r0, #0
 8004438:	d0c0      	beq.n	80043bc <_strtod_l+0x8e4>
 800443a:	e602      	b.n	8004042 <_strtod_l+0x56a>
 800443c:	4658      	mov	r0, fp
 800443e:	9904      	ldr	r1, [sp, #16]
 8004440:	f001 f9ae 	bl	80057a0 <__ratio>
 8004444:	2200      	movs	r2, #0
 8004446:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800444a:	4606      	mov	r6, r0
 800444c:	460f      	mov	r7, r1
 800444e:	f7fc fabf 	bl	80009d0 <__aeabi_dcmple>
 8004452:	2800      	cmp	r0, #0
 8004454:	d075      	beq.n	8004542 <_strtod_l+0xa6a>
 8004456:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004458:	2b00      	cmp	r3, #0
 800445a:	d047      	beq.n	80044ec <_strtod_l+0xa14>
 800445c:	2600      	movs	r6, #0
 800445e:	4f65      	ldr	r7, [pc, #404]	; (80045f4 <_strtod_l+0xb1c>)
 8004460:	4d64      	ldr	r5, [pc, #400]	; (80045f4 <_strtod_l+0xb1c>)
 8004462:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004464:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004468:	0d1b      	lsrs	r3, r3, #20
 800446a:	051b      	lsls	r3, r3, #20
 800446c:	930f      	str	r3, [sp, #60]	; 0x3c
 800446e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004470:	4b61      	ldr	r3, [pc, #388]	; (80045f8 <_strtod_l+0xb20>)
 8004472:	429a      	cmp	r2, r3
 8004474:	f040 80c8 	bne.w	8004608 <_strtod_l+0xb30>
 8004478:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800447c:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8004480:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004482:	4640      	mov	r0, r8
 8004484:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 8004488:	4649      	mov	r1, r9
 800448a:	f001 f8b3 	bl	80055f4 <__ulp>
 800448e:	4602      	mov	r2, r0
 8004490:	460b      	mov	r3, r1
 8004492:	4630      	mov	r0, r6
 8004494:	4639      	mov	r1, r7
 8004496:	f7fc f81f 	bl	80004d8 <__aeabi_dmul>
 800449a:	4642      	mov	r2, r8
 800449c:	464b      	mov	r3, r9
 800449e:	f7fb fe65 	bl	800016c <__adddf3>
 80044a2:	460b      	mov	r3, r1
 80044a4:	4951      	ldr	r1, [pc, #324]	; (80045ec <_strtod_l+0xb14>)
 80044a6:	4a55      	ldr	r2, [pc, #340]	; (80045fc <_strtod_l+0xb24>)
 80044a8:	4019      	ands	r1, r3
 80044aa:	4291      	cmp	r1, r2
 80044ac:	4680      	mov	r8, r0
 80044ae:	d95e      	bls.n	800456e <_strtod_l+0xa96>
 80044b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80044b2:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d103      	bne.n	80044c2 <_strtod_l+0x9ea>
 80044ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80044bc:	3301      	adds	r3, #1
 80044be:	f43f ad4e 	beq.w	8003f5e <_strtod_l+0x486>
 80044c2:	f04f 38ff 	mov.w	r8, #4294967295
 80044c6:	f8df 9128 	ldr.w	r9, [pc, #296]	; 80045f0 <_strtod_l+0xb18>
 80044ca:	4650      	mov	r0, sl
 80044cc:	991c      	ldr	r1, [sp, #112]	; 0x70
 80044ce:	f000 fd61 	bl	8004f94 <_Bfree>
 80044d2:	4650      	mov	r0, sl
 80044d4:	9906      	ldr	r1, [sp, #24]
 80044d6:	f000 fd5d 	bl	8004f94 <_Bfree>
 80044da:	4650      	mov	r0, sl
 80044dc:	9904      	ldr	r1, [sp, #16]
 80044de:	f000 fd59 	bl	8004f94 <_Bfree>
 80044e2:	4659      	mov	r1, fp
 80044e4:	4650      	mov	r0, sl
 80044e6:	f000 fd55 	bl	8004f94 <_Bfree>
 80044ea:	e61c      	b.n	8004126 <_strtod_l+0x64e>
 80044ec:	f1b8 0f00 	cmp.w	r8, #0
 80044f0:	d119      	bne.n	8004526 <_strtod_l+0xa4e>
 80044f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80044f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80044f8:	b9e3      	cbnz	r3, 8004534 <_strtod_l+0xa5c>
 80044fa:	2200      	movs	r2, #0
 80044fc:	4630      	mov	r0, r6
 80044fe:	4639      	mov	r1, r7
 8004500:	4b3c      	ldr	r3, [pc, #240]	; (80045f4 <_strtod_l+0xb1c>)
 8004502:	f7fc fa5b 	bl	80009bc <__aeabi_dcmplt>
 8004506:	b9c8      	cbnz	r0, 800453c <_strtod_l+0xa64>
 8004508:	2200      	movs	r2, #0
 800450a:	4630      	mov	r0, r6
 800450c:	4639      	mov	r1, r7
 800450e:	4b3c      	ldr	r3, [pc, #240]	; (8004600 <_strtod_l+0xb28>)
 8004510:	f7fb ffe2 	bl	80004d8 <__aeabi_dmul>
 8004514:	4604      	mov	r4, r0
 8004516:	460d      	mov	r5, r1
 8004518:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800451c:	9418      	str	r4, [sp, #96]	; 0x60
 800451e:	9319      	str	r3, [sp, #100]	; 0x64
 8004520:	e9dd 6718 	ldrd	r6, r7, [sp, #96]	; 0x60
 8004524:	e79d      	b.n	8004462 <_strtod_l+0x98a>
 8004526:	f1b8 0f01 	cmp.w	r8, #1
 800452a:	d103      	bne.n	8004534 <_strtod_l+0xa5c>
 800452c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800452e:	2b00      	cmp	r3, #0
 8004530:	f43f ad87 	beq.w	8004042 <_strtod_l+0x56a>
 8004534:	2600      	movs	r6, #0
 8004536:	2400      	movs	r4, #0
 8004538:	4f32      	ldr	r7, [pc, #200]	; (8004604 <_strtod_l+0xb2c>)
 800453a:	e791      	b.n	8004460 <_strtod_l+0x988>
 800453c:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800453e:	4d30      	ldr	r5, [pc, #192]	; (8004600 <_strtod_l+0xb28>)
 8004540:	e7ea      	b.n	8004518 <_strtod_l+0xa40>
 8004542:	4b2f      	ldr	r3, [pc, #188]	; (8004600 <_strtod_l+0xb28>)
 8004544:	2200      	movs	r2, #0
 8004546:	4630      	mov	r0, r6
 8004548:	4639      	mov	r1, r7
 800454a:	f7fb ffc5 	bl	80004d8 <__aeabi_dmul>
 800454e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004550:	4604      	mov	r4, r0
 8004552:	460d      	mov	r5, r1
 8004554:	b933      	cbnz	r3, 8004564 <_strtod_l+0xa8c>
 8004556:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800455a:	9010      	str	r0, [sp, #64]	; 0x40
 800455c:	9311      	str	r3, [sp, #68]	; 0x44
 800455e:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8004562:	e77e      	b.n	8004462 <_strtod_l+0x98a>
 8004564:	4602      	mov	r2, r0
 8004566:	460b      	mov	r3, r1
 8004568:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800456c:	e7f7      	b.n	800455e <_strtod_l+0xa86>
 800456e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8004572:	9b05      	ldr	r3, [sp, #20]
 8004574:	2b00      	cmp	r3, #0
 8004576:	d1a8      	bne.n	80044ca <_strtod_l+0x9f2>
 8004578:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800457c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800457e:	0d1b      	lsrs	r3, r3, #20
 8004580:	051b      	lsls	r3, r3, #20
 8004582:	429a      	cmp	r2, r3
 8004584:	d1a1      	bne.n	80044ca <_strtod_l+0x9f2>
 8004586:	4620      	mov	r0, r4
 8004588:	4629      	mov	r1, r5
 800458a:	f7fc fd49 	bl	8001020 <__aeabi_d2lz>
 800458e:	f7fb ff75 	bl	800047c <__aeabi_l2d>
 8004592:	4602      	mov	r2, r0
 8004594:	460b      	mov	r3, r1
 8004596:	4620      	mov	r0, r4
 8004598:	4629      	mov	r1, r5
 800459a:	f7fb fde5 	bl	8000168 <__aeabi_dsub>
 800459e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80045a0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80045a4:	ea43 0308 	orr.w	r3, r3, r8
 80045a8:	4313      	orrs	r3, r2
 80045aa:	4604      	mov	r4, r0
 80045ac:	460d      	mov	r5, r1
 80045ae:	d066      	beq.n	800467e <_strtod_l+0xba6>
 80045b0:	a309      	add	r3, pc, #36	; (adr r3, 80045d8 <_strtod_l+0xb00>)
 80045b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045b6:	f7fc fa01 	bl	80009bc <__aeabi_dcmplt>
 80045ba:	2800      	cmp	r0, #0
 80045bc:	f47f acda 	bne.w	8003f74 <_strtod_l+0x49c>
 80045c0:	a307      	add	r3, pc, #28	; (adr r3, 80045e0 <_strtod_l+0xb08>)
 80045c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045c6:	4620      	mov	r0, r4
 80045c8:	4629      	mov	r1, r5
 80045ca:	f7fc fa15 	bl	80009f8 <__aeabi_dcmpgt>
 80045ce:	2800      	cmp	r0, #0
 80045d0:	f43f af7b 	beq.w	80044ca <_strtod_l+0x9f2>
 80045d4:	e4ce      	b.n	8003f74 <_strtod_l+0x49c>
 80045d6:	bf00      	nop
 80045d8:	94a03595 	.word	0x94a03595
 80045dc:	3fdfffff 	.word	0x3fdfffff
 80045e0:	35afe535 	.word	0x35afe535
 80045e4:	3fe00000 	.word	0x3fe00000
 80045e8:	000fffff 	.word	0x000fffff
 80045ec:	7ff00000 	.word	0x7ff00000
 80045f0:	7fefffff 	.word	0x7fefffff
 80045f4:	3ff00000 	.word	0x3ff00000
 80045f8:	7fe00000 	.word	0x7fe00000
 80045fc:	7c9fffff 	.word	0x7c9fffff
 8004600:	3fe00000 	.word	0x3fe00000
 8004604:	bff00000 	.word	0xbff00000
 8004608:	9b05      	ldr	r3, [sp, #20]
 800460a:	b313      	cbz	r3, 8004652 <_strtod_l+0xb7a>
 800460c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800460e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8004612:	d81e      	bhi.n	8004652 <_strtod_l+0xb7a>
 8004614:	a326      	add	r3, pc, #152	; (adr r3, 80046b0 <_strtod_l+0xbd8>)
 8004616:	e9d3 2300 	ldrd	r2, r3, [r3]
 800461a:	4620      	mov	r0, r4
 800461c:	4629      	mov	r1, r5
 800461e:	f7fc f9d7 	bl	80009d0 <__aeabi_dcmple>
 8004622:	b190      	cbz	r0, 800464a <_strtod_l+0xb72>
 8004624:	4629      	mov	r1, r5
 8004626:	4620      	mov	r0, r4
 8004628:	f7fc fa06 	bl	8000a38 <__aeabi_d2uiz>
 800462c:	2801      	cmp	r0, #1
 800462e:	bf38      	it	cc
 8004630:	2001      	movcc	r0, #1
 8004632:	f7fb fed7 	bl	80003e4 <__aeabi_ui2d>
 8004636:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004638:	4604      	mov	r4, r0
 800463a:	460d      	mov	r5, r1
 800463c:	b9d3      	cbnz	r3, 8004674 <_strtod_l+0xb9c>
 800463e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004642:	9012      	str	r0, [sp, #72]	; 0x48
 8004644:	9313      	str	r3, [sp, #76]	; 0x4c
 8004646:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800464a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800464c:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8004650:	1a9f      	subs	r7, r3, r2
 8004652:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004656:	f000 ffcd 	bl	80055f4 <__ulp>
 800465a:	4602      	mov	r2, r0
 800465c:	460b      	mov	r3, r1
 800465e:	4630      	mov	r0, r6
 8004660:	4639      	mov	r1, r7
 8004662:	f7fb ff39 	bl	80004d8 <__aeabi_dmul>
 8004666:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800466a:	f7fb fd7f 	bl	800016c <__adddf3>
 800466e:	4680      	mov	r8, r0
 8004670:	4689      	mov	r9, r1
 8004672:	e77e      	b.n	8004572 <_strtod_l+0xa9a>
 8004674:	4602      	mov	r2, r0
 8004676:	460b      	mov	r3, r1
 8004678:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 800467c:	e7e3      	b.n	8004646 <_strtod_l+0xb6e>
 800467e:	a30e      	add	r3, pc, #56	; (adr r3, 80046b8 <_strtod_l+0xbe0>)
 8004680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004684:	f7fc f99a 	bl	80009bc <__aeabi_dcmplt>
 8004688:	e7a1      	b.n	80045ce <_strtod_l+0xaf6>
 800468a:	2300      	movs	r3, #0
 800468c:	930c      	str	r3, [sp, #48]	; 0x30
 800468e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004690:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8004692:	6013      	str	r3, [r2, #0]
 8004694:	f7ff ba65 	b.w	8003b62 <_strtod_l+0x8a>
 8004698:	2b65      	cmp	r3, #101	; 0x65
 800469a:	f43f ab5c 	beq.w	8003d56 <_strtod_l+0x27e>
 800469e:	2b45      	cmp	r3, #69	; 0x45
 80046a0:	f43f ab59 	beq.w	8003d56 <_strtod_l+0x27e>
 80046a4:	2201      	movs	r2, #1
 80046a6:	f7ff bb8d 	b.w	8003dc4 <_strtod_l+0x2ec>
 80046aa:	bf00      	nop
 80046ac:	f3af 8000 	nop.w
 80046b0:	ffc00000 	.word	0xffc00000
 80046b4:	41dfffff 	.word	0x41dfffff
 80046b8:	94a03595 	.word	0x94a03595
 80046bc:	3fcfffff 	.word	0x3fcfffff

080046c0 <strtod>:
 80046c0:	460a      	mov	r2, r1
 80046c2:	4601      	mov	r1, r0
 80046c4:	4802      	ldr	r0, [pc, #8]	; (80046d0 <strtod+0x10>)
 80046c6:	4b03      	ldr	r3, [pc, #12]	; (80046d4 <strtod+0x14>)
 80046c8:	6800      	ldr	r0, [r0, #0]
 80046ca:	f7ff ba05 	b.w	8003ad8 <_strtod_l>
 80046ce:	bf00      	nop
 80046d0:	20000080 	.word	0x20000080
 80046d4:	200000e8 	.word	0x200000e8

080046d8 <strtok>:
 80046d8:	4b16      	ldr	r3, [pc, #88]	; (8004734 <strtok+0x5c>)
 80046da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80046de:	681f      	ldr	r7, [r3, #0]
 80046e0:	4605      	mov	r5, r0
 80046e2:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 80046e4:	460e      	mov	r6, r1
 80046e6:	b9ec      	cbnz	r4, 8004724 <strtok+0x4c>
 80046e8:	2050      	movs	r0, #80	; 0x50
 80046ea:	f7ff f8c5 	bl	8003878 <malloc>
 80046ee:	4602      	mov	r2, r0
 80046f0:	65b8      	str	r0, [r7, #88]	; 0x58
 80046f2:	b920      	cbnz	r0, 80046fe <strtok+0x26>
 80046f4:	2157      	movs	r1, #87	; 0x57
 80046f6:	4b10      	ldr	r3, [pc, #64]	; (8004738 <strtok+0x60>)
 80046f8:	4810      	ldr	r0, [pc, #64]	; (800473c <strtok+0x64>)
 80046fa:	f000 f849 	bl	8004790 <__assert_func>
 80046fe:	e9c0 4400 	strd	r4, r4, [r0]
 8004702:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8004706:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800470a:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800470e:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8004712:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8004716:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800471a:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800471e:	6184      	str	r4, [r0, #24]
 8004720:	7704      	strb	r4, [r0, #28]
 8004722:	6244      	str	r4, [r0, #36]	; 0x24
 8004724:	4631      	mov	r1, r6
 8004726:	4628      	mov	r0, r5
 8004728:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800472a:	2301      	movs	r3, #1
 800472c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004730:	f000 b806 	b.w	8004740 <__strtok_r>
 8004734:	20000080 	.word	0x20000080
 8004738:	08007cf8 	.word	0x08007cf8
 800473c:	08007d0f 	.word	0x08007d0f

08004740 <__strtok_r>:
 8004740:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004742:	b908      	cbnz	r0, 8004748 <__strtok_r+0x8>
 8004744:	6810      	ldr	r0, [r2, #0]
 8004746:	b188      	cbz	r0, 800476c <__strtok_r+0x2c>
 8004748:	4604      	mov	r4, r0
 800474a:	460f      	mov	r7, r1
 800474c:	4620      	mov	r0, r4
 800474e:	f814 5b01 	ldrb.w	r5, [r4], #1
 8004752:	f817 6b01 	ldrb.w	r6, [r7], #1
 8004756:	b91e      	cbnz	r6, 8004760 <__strtok_r+0x20>
 8004758:	b965      	cbnz	r5, 8004774 <__strtok_r+0x34>
 800475a:	4628      	mov	r0, r5
 800475c:	6015      	str	r5, [r2, #0]
 800475e:	e005      	b.n	800476c <__strtok_r+0x2c>
 8004760:	42b5      	cmp	r5, r6
 8004762:	d1f6      	bne.n	8004752 <__strtok_r+0x12>
 8004764:	2b00      	cmp	r3, #0
 8004766:	d1f0      	bne.n	800474a <__strtok_r+0xa>
 8004768:	6014      	str	r4, [r2, #0]
 800476a:	7003      	strb	r3, [r0, #0]
 800476c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800476e:	461c      	mov	r4, r3
 8004770:	e00c      	b.n	800478c <__strtok_r+0x4c>
 8004772:	b915      	cbnz	r5, 800477a <__strtok_r+0x3a>
 8004774:	460e      	mov	r6, r1
 8004776:	f814 3b01 	ldrb.w	r3, [r4], #1
 800477a:	f816 5b01 	ldrb.w	r5, [r6], #1
 800477e:	42ab      	cmp	r3, r5
 8004780:	d1f7      	bne.n	8004772 <__strtok_r+0x32>
 8004782:	2b00      	cmp	r3, #0
 8004784:	d0f3      	beq.n	800476e <__strtok_r+0x2e>
 8004786:	2300      	movs	r3, #0
 8004788:	f804 3c01 	strb.w	r3, [r4, #-1]
 800478c:	6014      	str	r4, [r2, #0]
 800478e:	e7ed      	b.n	800476c <__strtok_r+0x2c>

08004790 <__assert_func>:
 8004790:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004792:	4614      	mov	r4, r2
 8004794:	461a      	mov	r2, r3
 8004796:	4b09      	ldr	r3, [pc, #36]	; (80047bc <__assert_func+0x2c>)
 8004798:	4605      	mov	r5, r0
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	68d8      	ldr	r0, [r3, #12]
 800479e:	b14c      	cbz	r4, 80047b4 <__assert_func+0x24>
 80047a0:	4b07      	ldr	r3, [pc, #28]	; (80047c0 <__assert_func+0x30>)
 80047a2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80047a6:	9100      	str	r1, [sp, #0]
 80047a8:	462b      	mov	r3, r5
 80047aa:	4906      	ldr	r1, [pc, #24]	; (80047c4 <__assert_func+0x34>)
 80047ac:	f000 f80e 	bl	80047cc <fiprintf>
 80047b0:	f001 fda6 	bl	8006300 <abort>
 80047b4:	4b04      	ldr	r3, [pc, #16]	; (80047c8 <__assert_func+0x38>)
 80047b6:	461c      	mov	r4, r3
 80047b8:	e7f3      	b.n	80047a2 <__assert_func+0x12>
 80047ba:	bf00      	nop
 80047bc:	20000080 	.word	0x20000080
 80047c0:	08007d70 	.word	0x08007d70
 80047c4:	08007d7d 	.word	0x08007d7d
 80047c8:	08007dab 	.word	0x08007dab

080047cc <fiprintf>:
 80047cc:	b40e      	push	{r1, r2, r3}
 80047ce:	b503      	push	{r0, r1, lr}
 80047d0:	4601      	mov	r1, r0
 80047d2:	ab03      	add	r3, sp, #12
 80047d4:	4805      	ldr	r0, [pc, #20]	; (80047ec <fiprintf+0x20>)
 80047d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80047da:	6800      	ldr	r0, [r0, #0]
 80047dc:	9301      	str	r3, [sp, #4]
 80047de:	f001 f9e3 	bl	8005ba8 <_vfiprintf_r>
 80047e2:	b002      	add	sp, #8
 80047e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80047e8:	b003      	add	sp, #12
 80047ea:	4770      	bx	lr
 80047ec:	20000080 	.word	0x20000080

080047f0 <rshift>:
 80047f0:	6903      	ldr	r3, [r0, #16]
 80047f2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80047f6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80047fa:	f100 0414 	add.w	r4, r0, #20
 80047fe:	ea4f 1261 	mov.w	r2, r1, asr #5
 8004802:	dd46      	ble.n	8004892 <rshift+0xa2>
 8004804:	f011 011f 	ands.w	r1, r1, #31
 8004808:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800480c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8004810:	d10c      	bne.n	800482c <rshift+0x3c>
 8004812:	4629      	mov	r1, r5
 8004814:	f100 0710 	add.w	r7, r0, #16
 8004818:	42b1      	cmp	r1, r6
 800481a:	d335      	bcc.n	8004888 <rshift+0x98>
 800481c:	1a9b      	subs	r3, r3, r2
 800481e:	009b      	lsls	r3, r3, #2
 8004820:	1eea      	subs	r2, r5, #3
 8004822:	4296      	cmp	r6, r2
 8004824:	bf38      	it	cc
 8004826:	2300      	movcc	r3, #0
 8004828:	4423      	add	r3, r4
 800482a:	e015      	b.n	8004858 <rshift+0x68>
 800482c:	46a1      	mov	r9, r4
 800482e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8004832:	f1c1 0820 	rsb	r8, r1, #32
 8004836:	40cf      	lsrs	r7, r1
 8004838:	f105 0e04 	add.w	lr, r5, #4
 800483c:	4576      	cmp	r6, lr
 800483e:	46f4      	mov	ip, lr
 8004840:	d816      	bhi.n	8004870 <rshift+0x80>
 8004842:	1a9b      	subs	r3, r3, r2
 8004844:	009a      	lsls	r2, r3, #2
 8004846:	3a04      	subs	r2, #4
 8004848:	3501      	adds	r5, #1
 800484a:	42ae      	cmp	r6, r5
 800484c:	bf38      	it	cc
 800484e:	2200      	movcc	r2, #0
 8004850:	18a3      	adds	r3, r4, r2
 8004852:	50a7      	str	r7, [r4, r2]
 8004854:	b107      	cbz	r7, 8004858 <rshift+0x68>
 8004856:	3304      	adds	r3, #4
 8004858:	42a3      	cmp	r3, r4
 800485a:	eba3 0204 	sub.w	r2, r3, r4
 800485e:	bf08      	it	eq
 8004860:	2300      	moveq	r3, #0
 8004862:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8004866:	6102      	str	r2, [r0, #16]
 8004868:	bf08      	it	eq
 800486a:	6143      	streq	r3, [r0, #20]
 800486c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004870:	f8dc c000 	ldr.w	ip, [ip]
 8004874:	fa0c fc08 	lsl.w	ip, ip, r8
 8004878:	ea4c 0707 	orr.w	r7, ip, r7
 800487c:	f849 7b04 	str.w	r7, [r9], #4
 8004880:	f85e 7b04 	ldr.w	r7, [lr], #4
 8004884:	40cf      	lsrs	r7, r1
 8004886:	e7d9      	b.n	800483c <rshift+0x4c>
 8004888:	f851 cb04 	ldr.w	ip, [r1], #4
 800488c:	f847 cf04 	str.w	ip, [r7, #4]!
 8004890:	e7c2      	b.n	8004818 <rshift+0x28>
 8004892:	4623      	mov	r3, r4
 8004894:	e7e0      	b.n	8004858 <rshift+0x68>

08004896 <__hexdig_fun>:
 8004896:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800489a:	2b09      	cmp	r3, #9
 800489c:	d802      	bhi.n	80048a4 <__hexdig_fun+0xe>
 800489e:	3820      	subs	r0, #32
 80048a0:	b2c0      	uxtb	r0, r0
 80048a2:	4770      	bx	lr
 80048a4:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80048a8:	2b05      	cmp	r3, #5
 80048aa:	d801      	bhi.n	80048b0 <__hexdig_fun+0x1a>
 80048ac:	3847      	subs	r0, #71	; 0x47
 80048ae:	e7f7      	b.n	80048a0 <__hexdig_fun+0xa>
 80048b0:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80048b4:	2b05      	cmp	r3, #5
 80048b6:	d801      	bhi.n	80048bc <__hexdig_fun+0x26>
 80048b8:	3827      	subs	r0, #39	; 0x27
 80048ba:	e7f1      	b.n	80048a0 <__hexdig_fun+0xa>
 80048bc:	2000      	movs	r0, #0
 80048be:	4770      	bx	lr

080048c0 <__gethex>:
 80048c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048c4:	b08b      	sub	sp, #44	; 0x2c
 80048c6:	9306      	str	r3, [sp, #24]
 80048c8:	4bb9      	ldr	r3, [pc, #740]	; (8004bb0 <__gethex+0x2f0>)
 80048ca:	9002      	str	r0, [sp, #8]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	468b      	mov	fp, r1
 80048d0:	4618      	mov	r0, r3
 80048d2:	4690      	mov	r8, r2
 80048d4:	9303      	str	r3, [sp, #12]
 80048d6:	f7fb fc3b 	bl	8000150 <strlen>
 80048da:	4682      	mov	sl, r0
 80048dc:	9b03      	ldr	r3, [sp, #12]
 80048de:	f8db 2000 	ldr.w	r2, [fp]
 80048e2:	4403      	add	r3, r0
 80048e4:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80048e8:	9307      	str	r3, [sp, #28]
 80048ea:	1c93      	adds	r3, r2, #2
 80048ec:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80048f0:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80048f4:	32fe      	adds	r2, #254	; 0xfe
 80048f6:	18d1      	adds	r1, r2, r3
 80048f8:	461f      	mov	r7, r3
 80048fa:	f813 0b01 	ldrb.w	r0, [r3], #1
 80048fe:	9101      	str	r1, [sp, #4]
 8004900:	2830      	cmp	r0, #48	; 0x30
 8004902:	d0f8      	beq.n	80048f6 <__gethex+0x36>
 8004904:	f7ff ffc7 	bl	8004896 <__hexdig_fun>
 8004908:	4604      	mov	r4, r0
 800490a:	2800      	cmp	r0, #0
 800490c:	d13a      	bne.n	8004984 <__gethex+0xc4>
 800490e:	4652      	mov	r2, sl
 8004910:	4638      	mov	r0, r7
 8004912:	9903      	ldr	r1, [sp, #12]
 8004914:	f001 fc14 	bl	8006140 <strncmp>
 8004918:	4605      	mov	r5, r0
 800491a:	2800      	cmp	r0, #0
 800491c:	d166      	bne.n	80049ec <__gethex+0x12c>
 800491e:	f817 000a 	ldrb.w	r0, [r7, sl]
 8004922:	eb07 060a 	add.w	r6, r7, sl
 8004926:	f7ff ffb6 	bl	8004896 <__hexdig_fun>
 800492a:	2800      	cmp	r0, #0
 800492c:	d060      	beq.n	80049f0 <__gethex+0x130>
 800492e:	4633      	mov	r3, r6
 8004930:	7818      	ldrb	r0, [r3, #0]
 8004932:	461f      	mov	r7, r3
 8004934:	2830      	cmp	r0, #48	; 0x30
 8004936:	f103 0301 	add.w	r3, r3, #1
 800493a:	d0f9      	beq.n	8004930 <__gethex+0x70>
 800493c:	f7ff ffab 	bl	8004896 <__hexdig_fun>
 8004940:	2301      	movs	r3, #1
 8004942:	fab0 f480 	clz	r4, r0
 8004946:	4635      	mov	r5, r6
 8004948:	0964      	lsrs	r4, r4, #5
 800494a:	9301      	str	r3, [sp, #4]
 800494c:	463a      	mov	r2, r7
 800494e:	4616      	mov	r6, r2
 8004950:	7830      	ldrb	r0, [r6, #0]
 8004952:	3201      	adds	r2, #1
 8004954:	f7ff ff9f 	bl	8004896 <__hexdig_fun>
 8004958:	2800      	cmp	r0, #0
 800495a:	d1f8      	bne.n	800494e <__gethex+0x8e>
 800495c:	4652      	mov	r2, sl
 800495e:	4630      	mov	r0, r6
 8004960:	9903      	ldr	r1, [sp, #12]
 8004962:	f001 fbed 	bl	8006140 <strncmp>
 8004966:	b980      	cbnz	r0, 800498a <__gethex+0xca>
 8004968:	b94d      	cbnz	r5, 800497e <__gethex+0xbe>
 800496a:	eb06 050a 	add.w	r5, r6, sl
 800496e:	462a      	mov	r2, r5
 8004970:	4616      	mov	r6, r2
 8004972:	7830      	ldrb	r0, [r6, #0]
 8004974:	3201      	adds	r2, #1
 8004976:	f7ff ff8e 	bl	8004896 <__hexdig_fun>
 800497a:	2800      	cmp	r0, #0
 800497c:	d1f8      	bne.n	8004970 <__gethex+0xb0>
 800497e:	1bad      	subs	r5, r5, r6
 8004980:	00ad      	lsls	r5, r5, #2
 8004982:	e004      	b.n	800498e <__gethex+0xce>
 8004984:	2400      	movs	r4, #0
 8004986:	4625      	mov	r5, r4
 8004988:	e7e0      	b.n	800494c <__gethex+0x8c>
 800498a:	2d00      	cmp	r5, #0
 800498c:	d1f7      	bne.n	800497e <__gethex+0xbe>
 800498e:	7833      	ldrb	r3, [r6, #0]
 8004990:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8004994:	2b50      	cmp	r3, #80	; 0x50
 8004996:	d139      	bne.n	8004a0c <__gethex+0x14c>
 8004998:	7873      	ldrb	r3, [r6, #1]
 800499a:	2b2b      	cmp	r3, #43	; 0x2b
 800499c:	d02a      	beq.n	80049f4 <__gethex+0x134>
 800499e:	2b2d      	cmp	r3, #45	; 0x2d
 80049a0:	d02c      	beq.n	80049fc <__gethex+0x13c>
 80049a2:	f04f 0900 	mov.w	r9, #0
 80049a6:	1c71      	adds	r1, r6, #1
 80049a8:	7808      	ldrb	r0, [r1, #0]
 80049aa:	f7ff ff74 	bl	8004896 <__hexdig_fun>
 80049ae:	1e43      	subs	r3, r0, #1
 80049b0:	b2db      	uxtb	r3, r3
 80049b2:	2b18      	cmp	r3, #24
 80049b4:	d82a      	bhi.n	8004a0c <__gethex+0x14c>
 80049b6:	f1a0 0210 	sub.w	r2, r0, #16
 80049ba:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80049be:	f7ff ff6a 	bl	8004896 <__hexdig_fun>
 80049c2:	1e43      	subs	r3, r0, #1
 80049c4:	b2db      	uxtb	r3, r3
 80049c6:	2b18      	cmp	r3, #24
 80049c8:	d91b      	bls.n	8004a02 <__gethex+0x142>
 80049ca:	f1b9 0f00 	cmp.w	r9, #0
 80049ce:	d000      	beq.n	80049d2 <__gethex+0x112>
 80049d0:	4252      	negs	r2, r2
 80049d2:	4415      	add	r5, r2
 80049d4:	f8cb 1000 	str.w	r1, [fp]
 80049d8:	b1d4      	cbz	r4, 8004a10 <__gethex+0x150>
 80049da:	9b01      	ldr	r3, [sp, #4]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	bf14      	ite	ne
 80049e0:	2700      	movne	r7, #0
 80049e2:	2706      	moveq	r7, #6
 80049e4:	4638      	mov	r0, r7
 80049e6:	b00b      	add	sp, #44	; 0x2c
 80049e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049ec:	463e      	mov	r6, r7
 80049ee:	4625      	mov	r5, r4
 80049f0:	2401      	movs	r4, #1
 80049f2:	e7cc      	b.n	800498e <__gethex+0xce>
 80049f4:	f04f 0900 	mov.w	r9, #0
 80049f8:	1cb1      	adds	r1, r6, #2
 80049fa:	e7d5      	b.n	80049a8 <__gethex+0xe8>
 80049fc:	f04f 0901 	mov.w	r9, #1
 8004a00:	e7fa      	b.n	80049f8 <__gethex+0x138>
 8004a02:	230a      	movs	r3, #10
 8004a04:	fb03 0202 	mla	r2, r3, r2, r0
 8004a08:	3a10      	subs	r2, #16
 8004a0a:	e7d6      	b.n	80049ba <__gethex+0xfa>
 8004a0c:	4631      	mov	r1, r6
 8004a0e:	e7e1      	b.n	80049d4 <__gethex+0x114>
 8004a10:	4621      	mov	r1, r4
 8004a12:	1bf3      	subs	r3, r6, r7
 8004a14:	3b01      	subs	r3, #1
 8004a16:	2b07      	cmp	r3, #7
 8004a18:	dc0a      	bgt.n	8004a30 <__gethex+0x170>
 8004a1a:	9802      	ldr	r0, [sp, #8]
 8004a1c:	f000 fa7a 	bl	8004f14 <_Balloc>
 8004a20:	4604      	mov	r4, r0
 8004a22:	b940      	cbnz	r0, 8004a36 <__gethex+0x176>
 8004a24:	4602      	mov	r2, r0
 8004a26:	21de      	movs	r1, #222	; 0xde
 8004a28:	4b62      	ldr	r3, [pc, #392]	; (8004bb4 <__gethex+0x2f4>)
 8004a2a:	4863      	ldr	r0, [pc, #396]	; (8004bb8 <__gethex+0x2f8>)
 8004a2c:	f7ff feb0 	bl	8004790 <__assert_func>
 8004a30:	3101      	adds	r1, #1
 8004a32:	105b      	asrs	r3, r3, #1
 8004a34:	e7ef      	b.n	8004a16 <__gethex+0x156>
 8004a36:	f04f 0b00 	mov.w	fp, #0
 8004a3a:	f100 0914 	add.w	r9, r0, #20
 8004a3e:	f1ca 0301 	rsb	r3, sl, #1
 8004a42:	f8cd 9010 	str.w	r9, [sp, #16]
 8004a46:	f8cd b004 	str.w	fp, [sp, #4]
 8004a4a:	9308      	str	r3, [sp, #32]
 8004a4c:	42b7      	cmp	r7, r6
 8004a4e:	d33f      	bcc.n	8004ad0 <__gethex+0x210>
 8004a50:	9f04      	ldr	r7, [sp, #16]
 8004a52:	9b01      	ldr	r3, [sp, #4]
 8004a54:	f847 3b04 	str.w	r3, [r7], #4
 8004a58:	eba7 0709 	sub.w	r7, r7, r9
 8004a5c:	10bf      	asrs	r7, r7, #2
 8004a5e:	6127      	str	r7, [r4, #16]
 8004a60:	4618      	mov	r0, r3
 8004a62:	f000 fb4d 	bl	8005100 <__hi0bits>
 8004a66:	017f      	lsls	r7, r7, #5
 8004a68:	f8d8 6000 	ldr.w	r6, [r8]
 8004a6c:	1a3f      	subs	r7, r7, r0
 8004a6e:	42b7      	cmp	r7, r6
 8004a70:	dd62      	ble.n	8004b38 <__gethex+0x278>
 8004a72:	1bbf      	subs	r7, r7, r6
 8004a74:	4639      	mov	r1, r7
 8004a76:	4620      	mov	r0, r4
 8004a78:	f000 fee3 	bl	8005842 <__any_on>
 8004a7c:	4682      	mov	sl, r0
 8004a7e:	b1a8      	cbz	r0, 8004aac <__gethex+0x1ec>
 8004a80:	f04f 0a01 	mov.w	sl, #1
 8004a84:	1e7b      	subs	r3, r7, #1
 8004a86:	1159      	asrs	r1, r3, #5
 8004a88:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8004a8c:	f003 021f 	and.w	r2, r3, #31
 8004a90:	fa0a f202 	lsl.w	r2, sl, r2
 8004a94:	420a      	tst	r2, r1
 8004a96:	d009      	beq.n	8004aac <__gethex+0x1ec>
 8004a98:	4553      	cmp	r3, sl
 8004a9a:	dd05      	ble.n	8004aa8 <__gethex+0x1e8>
 8004a9c:	4620      	mov	r0, r4
 8004a9e:	1eb9      	subs	r1, r7, #2
 8004aa0:	f000 fecf 	bl	8005842 <__any_on>
 8004aa4:	2800      	cmp	r0, #0
 8004aa6:	d144      	bne.n	8004b32 <__gethex+0x272>
 8004aa8:	f04f 0a02 	mov.w	sl, #2
 8004aac:	4639      	mov	r1, r7
 8004aae:	4620      	mov	r0, r4
 8004ab0:	f7ff fe9e 	bl	80047f0 <rshift>
 8004ab4:	443d      	add	r5, r7
 8004ab6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8004aba:	42ab      	cmp	r3, r5
 8004abc:	da4a      	bge.n	8004b54 <__gethex+0x294>
 8004abe:	4621      	mov	r1, r4
 8004ac0:	9802      	ldr	r0, [sp, #8]
 8004ac2:	f000 fa67 	bl	8004f94 <_Bfree>
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8004aca:	27a3      	movs	r7, #163	; 0xa3
 8004acc:	6013      	str	r3, [r2, #0]
 8004ace:	e789      	b.n	80049e4 <__gethex+0x124>
 8004ad0:	1e73      	subs	r3, r6, #1
 8004ad2:	9a07      	ldr	r2, [sp, #28]
 8004ad4:	9305      	str	r3, [sp, #20]
 8004ad6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d019      	beq.n	8004b12 <__gethex+0x252>
 8004ade:	f1bb 0f20 	cmp.w	fp, #32
 8004ae2:	d107      	bne.n	8004af4 <__gethex+0x234>
 8004ae4:	9b04      	ldr	r3, [sp, #16]
 8004ae6:	9a01      	ldr	r2, [sp, #4]
 8004ae8:	f843 2b04 	str.w	r2, [r3], #4
 8004aec:	9304      	str	r3, [sp, #16]
 8004aee:	2300      	movs	r3, #0
 8004af0:	469b      	mov	fp, r3
 8004af2:	9301      	str	r3, [sp, #4]
 8004af4:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8004af8:	f7ff fecd 	bl	8004896 <__hexdig_fun>
 8004afc:	9b01      	ldr	r3, [sp, #4]
 8004afe:	f000 000f 	and.w	r0, r0, #15
 8004b02:	fa00 f00b 	lsl.w	r0, r0, fp
 8004b06:	4303      	orrs	r3, r0
 8004b08:	9301      	str	r3, [sp, #4]
 8004b0a:	f10b 0b04 	add.w	fp, fp, #4
 8004b0e:	9b05      	ldr	r3, [sp, #20]
 8004b10:	e00d      	b.n	8004b2e <__gethex+0x26e>
 8004b12:	9b05      	ldr	r3, [sp, #20]
 8004b14:	9a08      	ldr	r2, [sp, #32]
 8004b16:	4413      	add	r3, r2
 8004b18:	42bb      	cmp	r3, r7
 8004b1a:	d3e0      	bcc.n	8004ade <__gethex+0x21e>
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	4652      	mov	r2, sl
 8004b20:	9903      	ldr	r1, [sp, #12]
 8004b22:	9309      	str	r3, [sp, #36]	; 0x24
 8004b24:	f001 fb0c 	bl	8006140 <strncmp>
 8004b28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b2a:	2800      	cmp	r0, #0
 8004b2c:	d1d7      	bne.n	8004ade <__gethex+0x21e>
 8004b2e:	461e      	mov	r6, r3
 8004b30:	e78c      	b.n	8004a4c <__gethex+0x18c>
 8004b32:	f04f 0a03 	mov.w	sl, #3
 8004b36:	e7b9      	b.n	8004aac <__gethex+0x1ec>
 8004b38:	da09      	bge.n	8004b4e <__gethex+0x28e>
 8004b3a:	1bf7      	subs	r7, r6, r7
 8004b3c:	4621      	mov	r1, r4
 8004b3e:	463a      	mov	r2, r7
 8004b40:	9802      	ldr	r0, [sp, #8]
 8004b42:	f000 fc3f 	bl	80053c4 <__lshift>
 8004b46:	4604      	mov	r4, r0
 8004b48:	1bed      	subs	r5, r5, r7
 8004b4a:	f100 0914 	add.w	r9, r0, #20
 8004b4e:	f04f 0a00 	mov.w	sl, #0
 8004b52:	e7b0      	b.n	8004ab6 <__gethex+0x1f6>
 8004b54:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8004b58:	42a8      	cmp	r0, r5
 8004b5a:	dd71      	ble.n	8004c40 <__gethex+0x380>
 8004b5c:	1b45      	subs	r5, r0, r5
 8004b5e:	42ae      	cmp	r6, r5
 8004b60:	dc34      	bgt.n	8004bcc <__gethex+0x30c>
 8004b62:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8004b66:	2b02      	cmp	r3, #2
 8004b68:	d028      	beq.n	8004bbc <__gethex+0x2fc>
 8004b6a:	2b03      	cmp	r3, #3
 8004b6c:	d02a      	beq.n	8004bc4 <__gethex+0x304>
 8004b6e:	2b01      	cmp	r3, #1
 8004b70:	d115      	bne.n	8004b9e <__gethex+0x2de>
 8004b72:	42ae      	cmp	r6, r5
 8004b74:	d113      	bne.n	8004b9e <__gethex+0x2de>
 8004b76:	2e01      	cmp	r6, #1
 8004b78:	d10b      	bne.n	8004b92 <__gethex+0x2d2>
 8004b7a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8004b7e:	9a06      	ldr	r2, [sp, #24]
 8004b80:	2762      	movs	r7, #98	; 0x62
 8004b82:	6013      	str	r3, [r2, #0]
 8004b84:	2301      	movs	r3, #1
 8004b86:	6123      	str	r3, [r4, #16]
 8004b88:	f8c9 3000 	str.w	r3, [r9]
 8004b8c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004b8e:	601c      	str	r4, [r3, #0]
 8004b90:	e728      	b.n	80049e4 <__gethex+0x124>
 8004b92:	4620      	mov	r0, r4
 8004b94:	1e71      	subs	r1, r6, #1
 8004b96:	f000 fe54 	bl	8005842 <__any_on>
 8004b9a:	2800      	cmp	r0, #0
 8004b9c:	d1ed      	bne.n	8004b7a <__gethex+0x2ba>
 8004b9e:	4621      	mov	r1, r4
 8004ba0:	9802      	ldr	r0, [sp, #8]
 8004ba2:	f000 f9f7 	bl	8004f94 <_Bfree>
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8004baa:	2750      	movs	r7, #80	; 0x50
 8004bac:	6013      	str	r3, [r2, #0]
 8004bae:	e719      	b.n	80049e4 <__gethex+0x124>
 8004bb0:	08007e28 	.word	0x08007e28
 8004bb4:	08007dac 	.word	0x08007dac
 8004bb8:	08007dbd 	.word	0x08007dbd
 8004bbc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d1ed      	bne.n	8004b9e <__gethex+0x2de>
 8004bc2:	e7da      	b.n	8004b7a <__gethex+0x2ba>
 8004bc4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d1d7      	bne.n	8004b7a <__gethex+0x2ba>
 8004bca:	e7e8      	b.n	8004b9e <__gethex+0x2de>
 8004bcc:	1e6f      	subs	r7, r5, #1
 8004bce:	f1ba 0f00 	cmp.w	sl, #0
 8004bd2:	d132      	bne.n	8004c3a <__gethex+0x37a>
 8004bd4:	b127      	cbz	r7, 8004be0 <__gethex+0x320>
 8004bd6:	4639      	mov	r1, r7
 8004bd8:	4620      	mov	r0, r4
 8004bda:	f000 fe32 	bl	8005842 <__any_on>
 8004bde:	4682      	mov	sl, r0
 8004be0:	2101      	movs	r1, #1
 8004be2:	117b      	asrs	r3, r7, #5
 8004be4:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8004be8:	f007 071f 	and.w	r7, r7, #31
 8004bec:	fa01 f707 	lsl.w	r7, r1, r7
 8004bf0:	421f      	tst	r7, r3
 8004bf2:	f04f 0702 	mov.w	r7, #2
 8004bf6:	4629      	mov	r1, r5
 8004bf8:	4620      	mov	r0, r4
 8004bfa:	bf18      	it	ne
 8004bfc:	f04a 0a02 	orrne.w	sl, sl, #2
 8004c00:	1b76      	subs	r6, r6, r5
 8004c02:	f7ff fdf5 	bl	80047f0 <rshift>
 8004c06:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8004c0a:	f1ba 0f00 	cmp.w	sl, #0
 8004c0e:	d048      	beq.n	8004ca2 <__gethex+0x3e2>
 8004c10:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8004c14:	2b02      	cmp	r3, #2
 8004c16:	d015      	beq.n	8004c44 <__gethex+0x384>
 8004c18:	2b03      	cmp	r3, #3
 8004c1a:	d017      	beq.n	8004c4c <__gethex+0x38c>
 8004c1c:	2b01      	cmp	r3, #1
 8004c1e:	d109      	bne.n	8004c34 <__gethex+0x374>
 8004c20:	f01a 0f02 	tst.w	sl, #2
 8004c24:	d006      	beq.n	8004c34 <__gethex+0x374>
 8004c26:	f8d9 0000 	ldr.w	r0, [r9]
 8004c2a:	ea4a 0a00 	orr.w	sl, sl, r0
 8004c2e:	f01a 0f01 	tst.w	sl, #1
 8004c32:	d10e      	bne.n	8004c52 <__gethex+0x392>
 8004c34:	f047 0710 	orr.w	r7, r7, #16
 8004c38:	e033      	b.n	8004ca2 <__gethex+0x3e2>
 8004c3a:	f04f 0a01 	mov.w	sl, #1
 8004c3e:	e7cf      	b.n	8004be0 <__gethex+0x320>
 8004c40:	2701      	movs	r7, #1
 8004c42:	e7e2      	b.n	8004c0a <__gethex+0x34a>
 8004c44:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004c46:	f1c3 0301 	rsb	r3, r3, #1
 8004c4a:	9315      	str	r3, [sp, #84]	; 0x54
 8004c4c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d0f0      	beq.n	8004c34 <__gethex+0x374>
 8004c52:	f04f 0c00 	mov.w	ip, #0
 8004c56:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8004c5a:	f104 0314 	add.w	r3, r4, #20
 8004c5e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8004c62:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8004c66:	4618      	mov	r0, r3
 8004c68:	f853 2b04 	ldr.w	r2, [r3], #4
 8004c6c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8004c70:	d01c      	beq.n	8004cac <__gethex+0x3ec>
 8004c72:	3201      	adds	r2, #1
 8004c74:	6002      	str	r2, [r0, #0]
 8004c76:	2f02      	cmp	r7, #2
 8004c78:	f104 0314 	add.w	r3, r4, #20
 8004c7c:	d13d      	bne.n	8004cfa <__gethex+0x43a>
 8004c7e:	f8d8 2000 	ldr.w	r2, [r8]
 8004c82:	3a01      	subs	r2, #1
 8004c84:	42b2      	cmp	r2, r6
 8004c86:	d10a      	bne.n	8004c9e <__gethex+0x3de>
 8004c88:	2201      	movs	r2, #1
 8004c8a:	1171      	asrs	r1, r6, #5
 8004c8c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8004c90:	f006 061f 	and.w	r6, r6, #31
 8004c94:	fa02 f606 	lsl.w	r6, r2, r6
 8004c98:	421e      	tst	r6, r3
 8004c9a:	bf18      	it	ne
 8004c9c:	4617      	movne	r7, r2
 8004c9e:	f047 0720 	orr.w	r7, r7, #32
 8004ca2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004ca4:	601c      	str	r4, [r3, #0]
 8004ca6:	9b06      	ldr	r3, [sp, #24]
 8004ca8:	601d      	str	r5, [r3, #0]
 8004caa:	e69b      	b.n	80049e4 <__gethex+0x124>
 8004cac:	4299      	cmp	r1, r3
 8004cae:	f843 cc04 	str.w	ip, [r3, #-4]
 8004cb2:	d8d8      	bhi.n	8004c66 <__gethex+0x3a6>
 8004cb4:	68a3      	ldr	r3, [r4, #8]
 8004cb6:	459b      	cmp	fp, r3
 8004cb8:	db17      	blt.n	8004cea <__gethex+0x42a>
 8004cba:	6861      	ldr	r1, [r4, #4]
 8004cbc:	9802      	ldr	r0, [sp, #8]
 8004cbe:	3101      	adds	r1, #1
 8004cc0:	f000 f928 	bl	8004f14 <_Balloc>
 8004cc4:	4681      	mov	r9, r0
 8004cc6:	b918      	cbnz	r0, 8004cd0 <__gethex+0x410>
 8004cc8:	4602      	mov	r2, r0
 8004cca:	2184      	movs	r1, #132	; 0x84
 8004ccc:	4b19      	ldr	r3, [pc, #100]	; (8004d34 <__gethex+0x474>)
 8004cce:	e6ac      	b.n	8004a2a <__gethex+0x16a>
 8004cd0:	6922      	ldr	r2, [r4, #16]
 8004cd2:	f104 010c 	add.w	r1, r4, #12
 8004cd6:	3202      	adds	r2, #2
 8004cd8:	0092      	lsls	r2, r2, #2
 8004cda:	300c      	adds	r0, #12
 8004cdc:	f000 f900 	bl	8004ee0 <memcpy>
 8004ce0:	4621      	mov	r1, r4
 8004ce2:	9802      	ldr	r0, [sp, #8]
 8004ce4:	f000 f956 	bl	8004f94 <_Bfree>
 8004ce8:	464c      	mov	r4, r9
 8004cea:	6923      	ldr	r3, [r4, #16]
 8004cec:	1c5a      	adds	r2, r3, #1
 8004cee:	6122      	str	r2, [r4, #16]
 8004cf0:	2201      	movs	r2, #1
 8004cf2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004cf6:	615a      	str	r2, [r3, #20]
 8004cf8:	e7bd      	b.n	8004c76 <__gethex+0x3b6>
 8004cfa:	6922      	ldr	r2, [r4, #16]
 8004cfc:	455a      	cmp	r2, fp
 8004cfe:	dd0b      	ble.n	8004d18 <__gethex+0x458>
 8004d00:	2101      	movs	r1, #1
 8004d02:	4620      	mov	r0, r4
 8004d04:	f7ff fd74 	bl	80047f0 <rshift>
 8004d08:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8004d0c:	3501      	adds	r5, #1
 8004d0e:	42ab      	cmp	r3, r5
 8004d10:	f6ff aed5 	blt.w	8004abe <__gethex+0x1fe>
 8004d14:	2701      	movs	r7, #1
 8004d16:	e7c2      	b.n	8004c9e <__gethex+0x3de>
 8004d18:	f016 061f 	ands.w	r6, r6, #31
 8004d1c:	d0fa      	beq.n	8004d14 <__gethex+0x454>
 8004d1e:	449a      	add	sl, r3
 8004d20:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8004d24:	f000 f9ec 	bl	8005100 <__hi0bits>
 8004d28:	f1c6 0620 	rsb	r6, r6, #32
 8004d2c:	42b0      	cmp	r0, r6
 8004d2e:	dbe7      	blt.n	8004d00 <__gethex+0x440>
 8004d30:	e7f0      	b.n	8004d14 <__gethex+0x454>
 8004d32:	bf00      	nop
 8004d34:	08007dac 	.word	0x08007dac

08004d38 <L_shift>:
 8004d38:	f1c2 0208 	rsb	r2, r2, #8
 8004d3c:	0092      	lsls	r2, r2, #2
 8004d3e:	b570      	push	{r4, r5, r6, lr}
 8004d40:	f1c2 0620 	rsb	r6, r2, #32
 8004d44:	6843      	ldr	r3, [r0, #4]
 8004d46:	6804      	ldr	r4, [r0, #0]
 8004d48:	fa03 f506 	lsl.w	r5, r3, r6
 8004d4c:	432c      	orrs	r4, r5
 8004d4e:	40d3      	lsrs	r3, r2
 8004d50:	6004      	str	r4, [r0, #0]
 8004d52:	f840 3f04 	str.w	r3, [r0, #4]!
 8004d56:	4288      	cmp	r0, r1
 8004d58:	d3f4      	bcc.n	8004d44 <L_shift+0xc>
 8004d5a:	bd70      	pop	{r4, r5, r6, pc}

08004d5c <__match>:
 8004d5c:	b530      	push	{r4, r5, lr}
 8004d5e:	6803      	ldr	r3, [r0, #0]
 8004d60:	3301      	adds	r3, #1
 8004d62:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004d66:	b914      	cbnz	r4, 8004d6e <__match+0x12>
 8004d68:	6003      	str	r3, [r0, #0]
 8004d6a:	2001      	movs	r0, #1
 8004d6c:	bd30      	pop	{r4, r5, pc}
 8004d6e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004d72:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8004d76:	2d19      	cmp	r5, #25
 8004d78:	bf98      	it	ls
 8004d7a:	3220      	addls	r2, #32
 8004d7c:	42a2      	cmp	r2, r4
 8004d7e:	d0f0      	beq.n	8004d62 <__match+0x6>
 8004d80:	2000      	movs	r0, #0
 8004d82:	e7f3      	b.n	8004d6c <__match+0x10>

08004d84 <__hexnan>:
 8004d84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d88:	2500      	movs	r5, #0
 8004d8a:	680b      	ldr	r3, [r1, #0]
 8004d8c:	4682      	mov	sl, r0
 8004d8e:	115e      	asrs	r6, r3, #5
 8004d90:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8004d94:	f013 031f 	ands.w	r3, r3, #31
 8004d98:	bf18      	it	ne
 8004d9a:	3604      	addne	r6, #4
 8004d9c:	1f37      	subs	r7, r6, #4
 8004d9e:	4690      	mov	r8, r2
 8004da0:	46b9      	mov	r9, r7
 8004da2:	463c      	mov	r4, r7
 8004da4:	46ab      	mov	fp, r5
 8004da6:	b087      	sub	sp, #28
 8004da8:	6801      	ldr	r1, [r0, #0]
 8004daa:	9301      	str	r3, [sp, #4]
 8004dac:	f846 5c04 	str.w	r5, [r6, #-4]
 8004db0:	9502      	str	r5, [sp, #8]
 8004db2:	784a      	ldrb	r2, [r1, #1]
 8004db4:	1c4b      	adds	r3, r1, #1
 8004db6:	9303      	str	r3, [sp, #12]
 8004db8:	b342      	cbz	r2, 8004e0c <__hexnan+0x88>
 8004dba:	4610      	mov	r0, r2
 8004dbc:	9105      	str	r1, [sp, #20]
 8004dbe:	9204      	str	r2, [sp, #16]
 8004dc0:	f7ff fd69 	bl	8004896 <__hexdig_fun>
 8004dc4:	2800      	cmp	r0, #0
 8004dc6:	d14f      	bne.n	8004e68 <__hexnan+0xe4>
 8004dc8:	9a04      	ldr	r2, [sp, #16]
 8004dca:	9905      	ldr	r1, [sp, #20]
 8004dcc:	2a20      	cmp	r2, #32
 8004dce:	d818      	bhi.n	8004e02 <__hexnan+0x7e>
 8004dd0:	9b02      	ldr	r3, [sp, #8]
 8004dd2:	459b      	cmp	fp, r3
 8004dd4:	dd13      	ble.n	8004dfe <__hexnan+0x7a>
 8004dd6:	454c      	cmp	r4, r9
 8004dd8:	d206      	bcs.n	8004de8 <__hexnan+0x64>
 8004dda:	2d07      	cmp	r5, #7
 8004ddc:	dc04      	bgt.n	8004de8 <__hexnan+0x64>
 8004dde:	462a      	mov	r2, r5
 8004de0:	4649      	mov	r1, r9
 8004de2:	4620      	mov	r0, r4
 8004de4:	f7ff ffa8 	bl	8004d38 <L_shift>
 8004de8:	4544      	cmp	r4, r8
 8004dea:	d950      	bls.n	8004e8e <__hexnan+0x10a>
 8004dec:	2300      	movs	r3, #0
 8004dee:	f1a4 0904 	sub.w	r9, r4, #4
 8004df2:	f844 3c04 	str.w	r3, [r4, #-4]
 8004df6:	461d      	mov	r5, r3
 8004df8:	464c      	mov	r4, r9
 8004dfa:	f8cd b008 	str.w	fp, [sp, #8]
 8004dfe:	9903      	ldr	r1, [sp, #12]
 8004e00:	e7d7      	b.n	8004db2 <__hexnan+0x2e>
 8004e02:	2a29      	cmp	r2, #41	; 0x29
 8004e04:	d156      	bne.n	8004eb4 <__hexnan+0x130>
 8004e06:	3102      	adds	r1, #2
 8004e08:	f8ca 1000 	str.w	r1, [sl]
 8004e0c:	f1bb 0f00 	cmp.w	fp, #0
 8004e10:	d050      	beq.n	8004eb4 <__hexnan+0x130>
 8004e12:	454c      	cmp	r4, r9
 8004e14:	d206      	bcs.n	8004e24 <__hexnan+0xa0>
 8004e16:	2d07      	cmp	r5, #7
 8004e18:	dc04      	bgt.n	8004e24 <__hexnan+0xa0>
 8004e1a:	462a      	mov	r2, r5
 8004e1c:	4649      	mov	r1, r9
 8004e1e:	4620      	mov	r0, r4
 8004e20:	f7ff ff8a 	bl	8004d38 <L_shift>
 8004e24:	4544      	cmp	r4, r8
 8004e26:	d934      	bls.n	8004e92 <__hexnan+0x10e>
 8004e28:	4623      	mov	r3, r4
 8004e2a:	f1a8 0204 	sub.w	r2, r8, #4
 8004e2e:	f853 1b04 	ldr.w	r1, [r3], #4
 8004e32:	429f      	cmp	r7, r3
 8004e34:	f842 1f04 	str.w	r1, [r2, #4]!
 8004e38:	d2f9      	bcs.n	8004e2e <__hexnan+0xaa>
 8004e3a:	1b3b      	subs	r3, r7, r4
 8004e3c:	f023 0303 	bic.w	r3, r3, #3
 8004e40:	3304      	adds	r3, #4
 8004e42:	3401      	adds	r4, #1
 8004e44:	3e03      	subs	r6, #3
 8004e46:	42b4      	cmp	r4, r6
 8004e48:	bf88      	it	hi
 8004e4a:	2304      	movhi	r3, #4
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	4443      	add	r3, r8
 8004e50:	f843 2b04 	str.w	r2, [r3], #4
 8004e54:	429f      	cmp	r7, r3
 8004e56:	d2fb      	bcs.n	8004e50 <__hexnan+0xcc>
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	b91b      	cbnz	r3, 8004e64 <__hexnan+0xe0>
 8004e5c:	4547      	cmp	r7, r8
 8004e5e:	d127      	bne.n	8004eb0 <__hexnan+0x12c>
 8004e60:	2301      	movs	r3, #1
 8004e62:	603b      	str	r3, [r7, #0]
 8004e64:	2005      	movs	r0, #5
 8004e66:	e026      	b.n	8004eb6 <__hexnan+0x132>
 8004e68:	3501      	adds	r5, #1
 8004e6a:	2d08      	cmp	r5, #8
 8004e6c:	f10b 0b01 	add.w	fp, fp, #1
 8004e70:	dd06      	ble.n	8004e80 <__hexnan+0xfc>
 8004e72:	4544      	cmp	r4, r8
 8004e74:	d9c3      	bls.n	8004dfe <__hexnan+0x7a>
 8004e76:	2300      	movs	r3, #0
 8004e78:	2501      	movs	r5, #1
 8004e7a:	f844 3c04 	str.w	r3, [r4, #-4]
 8004e7e:	3c04      	subs	r4, #4
 8004e80:	6822      	ldr	r2, [r4, #0]
 8004e82:	f000 000f 	and.w	r0, r0, #15
 8004e86:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8004e8a:	6022      	str	r2, [r4, #0]
 8004e8c:	e7b7      	b.n	8004dfe <__hexnan+0x7a>
 8004e8e:	2508      	movs	r5, #8
 8004e90:	e7b5      	b.n	8004dfe <__hexnan+0x7a>
 8004e92:	9b01      	ldr	r3, [sp, #4]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d0df      	beq.n	8004e58 <__hexnan+0xd4>
 8004e98:	f04f 32ff 	mov.w	r2, #4294967295
 8004e9c:	f1c3 0320 	rsb	r3, r3, #32
 8004ea0:	fa22 f303 	lsr.w	r3, r2, r3
 8004ea4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8004ea8:	401a      	ands	r2, r3
 8004eaa:	f846 2c04 	str.w	r2, [r6, #-4]
 8004eae:	e7d3      	b.n	8004e58 <__hexnan+0xd4>
 8004eb0:	3f04      	subs	r7, #4
 8004eb2:	e7d1      	b.n	8004e58 <__hexnan+0xd4>
 8004eb4:	2004      	movs	r0, #4
 8004eb6:	b007      	add	sp, #28
 8004eb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004ebc <__ascii_mbtowc>:
 8004ebc:	b082      	sub	sp, #8
 8004ebe:	b901      	cbnz	r1, 8004ec2 <__ascii_mbtowc+0x6>
 8004ec0:	a901      	add	r1, sp, #4
 8004ec2:	b142      	cbz	r2, 8004ed6 <__ascii_mbtowc+0x1a>
 8004ec4:	b14b      	cbz	r3, 8004eda <__ascii_mbtowc+0x1e>
 8004ec6:	7813      	ldrb	r3, [r2, #0]
 8004ec8:	600b      	str	r3, [r1, #0]
 8004eca:	7812      	ldrb	r2, [r2, #0]
 8004ecc:	1e10      	subs	r0, r2, #0
 8004ece:	bf18      	it	ne
 8004ed0:	2001      	movne	r0, #1
 8004ed2:	b002      	add	sp, #8
 8004ed4:	4770      	bx	lr
 8004ed6:	4610      	mov	r0, r2
 8004ed8:	e7fb      	b.n	8004ed2 <__ascii_mbtowc+0x16>
 8004eda:	f06f 0001 	mvn.w	r0, #1
 8004ede:	e7f8      	b.n	8004ed2 <__ascii_mbtowc+0x16>

08004ee0 <memcpy>:
 8004ee0:	440a      	add	r2, r1
 8004ee2:	4291      	cmp	r1, r2
 8004ee4:	f100 33ff 	add.w	r3, r0, #4294967295
 8004ee8:	d100      	bne.n	8004eec <memcpy+0xc>
 8004eea:	4770      	bx	lr
 8004eec:	b510      	push	{r4, lr}
 8004eee:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004ef2:	4291      	cmp	r1, r2
 8004ef4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004ef8:	d1f9      	bne.n	8004eee <memcpy+0xe>
 8004efa:	bd10      	pop	{r4, pc}

08004efc <__malloc_lock>:
 8004efc:	4801      	ldr	r0, [pc, #4]	; (8004f04 <__malloc_lock+0x8>)
 8004efe:	f001 bbbf 	b.w	8006680 <__retarget_lock_acquire_recursive>
 8004f02:	bf00      	nop
 8004f04:	20000460 	.word	0x20000460

08004f08 <__malloc_unlock>:
 8004f08:	4801      	ldr	r0, [pc, #4]	; (8004f10 <__malloc_unlock+0x8>)
 8004f0a:	f001 bbba 	b.w	8006682 <__retarget_lock_release_recursive>
 8004f0e:	bf00      	nop
 8004f10:	20000460 	.word	0x20000460

08004f14 <_Balloc>:
 8004f14:	b570      	push	{r4, r5, r6, lr}
 8004f16:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004f18:	4604      	mov	r4, r0
 8004f1a:	460d      	mov	r5, r1
 8004f1c:	b976      	cbnz	r6, 8004f3c <_Balloc+0x28>
 8004f1e:	2010      	movs	r0, #16
 8004f20:	f7fe fcaa 	bl	8003878 <malloc>
 8004f24:	4602      	mov	r2, r0
 8004f26:	6260      	str	r0, [r4, #36]	; 0x24
 8004f28:	b920      	cbnz	r0, 8004f34 <_Balloc+0x20>
 8004f2a:	2166      	movs	r1, #102	; 0x66
 8004f2c:	4b17      	ldr	r3, [pc, #92]	; (8004f8c <_Balloc+0x78>)
 8004f2e:	4818      	ldr	r0, [pc, #96]	; (8004f90 <_Balloc+0x7c>)
 8004f30:	f7ff fc2e 	bl	8004790 <__assert_func>
 8004f34:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004f38:	6006      	str	r6, [r0, #0]
 8004f3a:	60c6      	str	r6, [r0, #12]
 8004f3c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8004f3e:	68f3      	ldr	r3, [r6, #12]
 8004f40:	b183      	cbz	r3, 8004f64 <_Balloc+0x50>
 8004f42:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004f44:	68db      	ldr	r3, [r3, #12]
 8004f46:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004f4a:	b9b8      	cbnz	r0, 8004f7c <_Balloc+0x68>
 8004f4c:	2101      	movs	r1, #1
 8004f4e:	fa01 f605 	lsl.w	r6, r1, r5
 8004f52:	1d72      	adds	r2, r6, #5
 8004f54:	4620      	mov	r0, r4
 8004f56:	0092      	lsls	r2, r2, #2
 8004f58:	f000 fc94 	bl	8005884 <_calloc_r>
 8004f5c:	b160      	cbz	r0, 8004f78 <_Balloc+0x64>
 8004f5e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004f62:	e00e      	b.n	8004f82 <_Balloc+0x6e>
 8004f64:	2221      	movs	r2, #33	; 0x21
 8004f66:	2104      	movs	r1, #4
 8004f68:	4620      	mov	r0, r4
 8004f6a:	f000 fc8b 	bl	8005884 <_calloc_r>
 8004f6e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004f70:	60f0      	str	r0, [r6, #12]
 8004f72:	68db      	ldr	r3, [r3, #12]
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d1e4      	bne.n	8004f42 <_Balloc+0x2e>
 8004f78:	2000      	movs	r0, #0
 8004f7a:	bd70      	pop	{r4, r5, r6, pc}
 8004f7c:	6802      	ldr	r2, [r0, #0]
 8004f7e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004f82:	2300      	movs	r3, #0
 8004f84:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004f88:	e7f7      	b.n	8004f7a <_Balloc+0x66>
 8004f8a:	bf00      	nop
 8004f8c:	08007cf8 	.word	0x08007cf8
 8004f90:	08007e3c 	.word	0x08007e3c

08004f94 <_Bfree>:
 8004f94:	b570      	push	{r4, r5, r6, lr}
 8004f96:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004f98:	4605      	mov	r5, r0
 8004f9a:	460c      	mov	r4, r1
 8004f9c:	b976      	cbnz	r6, 8004fbc <_Bfree+0x28>
 8004f9e:	2010      	movs	r0, #16
 8004fa0:	f7fe fc6a 	bl	8003878 <malloc>
 8004fa4:	4602      	mov	r2, r0
 8004fa6:	6268      	str	r0, [r5, #36]	; 0x24
 8004fa8:	b920      	cbnz	r0, 8004fb4 <_Bfree+0x20>
 8004faa:	218a      	movs	r1, #138	; 0x8a
 8004fac:	4b08      	ldr	r3, [pc, #32]	; (8004fd0 <_Bfree+0x3c>)
 8004fae:	4809      	ldr	r0, [pc, #36]	; (8004fd4 <_Bfree+0x40>)
 8004fb0:	f7ff fbee 	bl	8004790 <__assert_func>
 8004fb4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004fb8:	6006      	str	r6, [r0, #0]
 8004fba:	60c6      	str	r6, [r0, #12]
 8004fbc:	b13c      	cbz	r4, 8004fce <_Bfree+0x3a>
 8004fbe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004fc0:	6862      	ldr	r2, [r4, #4]
 8004fc2:	68db      	ldr	r3, [r3, #12]
 8004fc4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004fc8:	6021      	str	r1, [r4, #0]
 8004fca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004fce:	bd70      	pop	{r4, r5, r6, pc}
 8004fd0:	08007cf8 	.word	0x08007cf8
 8004fd4:	08007e3c 	.word	0x08007e3c

08004fd8 <__multadd>:
 8004fd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004fdc:	4698      	mov	r8, r3
 8004fde:	460c      	mov	r4, r1
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	690e      	ldr	r6, [r1, #16]
 8004fe4:	4607      	mov	r7, r0
 8004fe6:	f101 0014 	add.w	r0, r1, #20
 8004fea:	6805      	ldr	r5, [r0, #0]
 8004fec:	3301      	adds	r3, #1
 8004fee:	b2a9      	uxth	r1, r5
 8004ff0:	fb02 8101 	mla	r1, r2, r1, r8
 8004ff4:	0c2d      	lsrs	r5, r5, #16
 8004ff6:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8004ffa:	fb02 c505 	mla	r5, r2, r5, ip
 8004ffe:	b289      	uxth	r1, r1
 8005000:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8005004:	429e      	cmp	r6, r3
 8005006:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800500a:	f840 1b04 	str.w	r1, [r0], #4
 800500e:	dcec      	bgt.n	8004fea <__multadd+0x12>
 8005010:	f1b8 0f00 	cmp.w	r8, #0
 8005014:	d022      	beq.n	800505c <__multadd+0x84>
 8005016:	68a3      	ldr	r3, [r4, #8]
 8005018:	42b3      	cmp	r3, r6
 800501a:	dc19      	bgt.n	8005050 <__multadd+0x78>
 800501c:	6861      	ldr	r1, [r4, #4]
 800501e:	4638      	mov	r0, r7
 8005020:	3101      	adds	r1, #1
 8005022:	f7ff ff77 	bl	8004f14 <_Balloc>
 8005026:	4605      	mov	r5, r0
 8005028:	b928      	cbnz	r0, 8005036 <__multadd+0x5e>
 800502a:	4602      	mov	r2, r0
 800502c:	21b5      	movs	r1, #181	; 0xb5
 800502e:	4b0d      	ldr	r3, [pc, #52]	; (8005064 <__multadd+0x8c>)
 8005030:	480d      	ldr	r0, [pc, #52]	; (8005068 <__multadd+0x90>)
 8005032:	f7ff fbad 	bl	8004790 <__assert_func>
 8005036:	6922      	ldr	r2, [r4, #16]
 8005038:	f104 010c 	add.w	r1, r4, #12
 800503c:	3202      	adds	r2, #2
 800503e:	0092      	lsls	r2, r2, #2
 8005040:	300c      	adds	r0, #12
 8005042:	f7ff ff4d 	bl	8004ee0 <memcpy>
 8005046:	4621      	mov	r1, r4
 8005048:	4638      	mov	r0, r7
 800504a:	f7ff ffa3 	bl	8004f94 <_Bfree>
 800504e:	462c      	mov	r4, r5
 8005050:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8005054:	3601      	adds	r6, #1
 8005056:	f8c3 8014 	str.w	r8, [r3, #20]
 800505a:	6126      	str	r6, [r4, #16]
 800505c:	4620      	mov	r0, r4
 800505e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005062:	bf00      	nop
 8005064:	08007dac 	.word	0x08007dac
 8005068:	08007e3c 	.word	0x08007e3c

0800506c <__s2b>:
 800506c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005070:	4615      	mov	r5, r2
 8005072:	2209      	movs	r2, #9
 8005074:	461f      	mov	r7, r3
 8005076:	3308      	adds	r3, #8
 8005078:	460c      	mov	r4, r1
 800507a:	fb93 f3f2 	sdiv	r3, r3, r2
 800507e:	4606      	mov	r6, r0
 8005080:	2201      	movs	r2, #1
 8005082:	2100      	movs	r1, #0
 8005084:	429a      	cmp	r2, r3
 8005086:	db09      	blt.n	800509c <__s2b+0x30>
 8005088:	4630      	mov	r0, r6
 800508a:	f7ff ff43 	bl	8004f14 <_Balloc>
 800508e:	b940      	cbnz	r0, 80050a2 <__s2b+0x36>
 8005090:	4602      	mov	r2, r0
 8005092:	21ce      	movs	r1, #206	; 0xce
 8005094:	4b18      	ldr	r3, [pc, #96]	; (80050f8 <__s2b+0x8c>)
 8005096:	4819      	ldr	r0, [pc, #100]	; (80050fc <__s2b+0x90>)
 8005098:	f7ff fb7a 	bl	8004790 <__assert_func>
 800509c:	0052      	lsls	r2, r2, #1
 800509e:	3101      	adds	r1, #1
 80050a0:	e7f0      	b.n	8005084 <__s2b+0x18>
 80050a2:	9b08      	ldr	r3, [sp, #32]
 80050a4:	2d09      	cmp	r5, #9
 80050a6:	6143      	str	r3, [r0, #20]
 80050a8:	f04f 0301 	mov.w	r3, #1
 80050ac:	6103      	str	r3, [r0, #16]
 80050ae:	dd16      	ble.n	80050de <__s2b+0x72>
 80050b0:	f104 0909 	add.w	r9, r4, #9
 80050b4:	46c8      	mov	r8, r9
 80050b6:	442c      	add	r4, r5
 80050b8:	f818 3b01 	ldrb.w	r3, [r8], #1
 80050bc:	4601      	mov	r1, r0
 80050be:	220a      	movs	r2, #10
 80050c0:	4630      	mov	r0, r6
 80050c2:	3b30      	subs	r3, #48	; 0x30
 80050c4:	f7ff ff88 	bl	8004fd8 <__multadd>
 80050c8:	45a0      	cmp	r8, r4
 80050ca:	d1f5      	bne.n	80050b8 <__s2b+0x4c>
 80050cc:	f1a5 0408 	sub.w	r4, r5, #8
 80050d0:	444c      	add	r4, r9
 80050d2:	1b2d      	subs	r5, r5, r4
 80050d4:	1963      	adds	r3, r4, r5
 80050d6:	42bb      	cmp	r3, r7
 80050d8:	db04      	blt.n	80050e4 <__s2b+0x78>
 80050da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80050de:	2509      	movs	r5, #9
 80050e0:	340a      	adds	r4, #10
 80050e2:	e7f6      	b.n	80050d2 <__s2b+0x66>
 80050e4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80050e8:	4601      	mov	r1, r0
 80050ea:	220a      	movs	r2, #10
 80050ec:	4630      	mov	r0, r6
 80050ee:	3b30      	subs	r3, #48	; 0x30
 80050f0:	f7ff ff72 	bl	8004fd8 <__multadd>
 80050f4:	e7ee      	b.n	80050d4 <__s2b+0x68>
 80050f6:	bf00      	nop
 80050f8:	08007dac 	.word	0x08007dac
 80050fc:	08007e3c 	.word	0x08007e3c

08005100 <__hi0bits>:
 8005100:	0c02      	lsrs	r2, r0, #16
 8005102:	0412      	lsls	r2, r2, #16
 8005104:	4603      	mov	r3, r0
 8005106:	b9ca      	cbnz	r2, 800513c <__hi0bits+0x3c>
 8005108:	0403      	lsls	r3, r0, #16
 800510a:	2010      	movs	r0, #16
 800510c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005110:	bf04      	itt	eq
 8005112:	021b      	lsleq	r3, r3, #8
 8005114:	3008      	addeq	r0, #8
 8005116:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800511a:	bf04      	itt	eq
 800511c:	011b      	lsleq	r3, r3, #4
 800511e:	3004      	addeq	r0, #4
 8005120:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005124:	bf04      	itt	eq
 8005126:	009b      	lsleq	r3, r3, #2
 8005128:	3002      	addeq	r0, #2
 800512a:	2b00      	cmp	r3, #0
 800512c:	db05      	blt.n	800513a <__hi0bits+0x3a>
 800512e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8005132:	f100 0001 	add.w	r0, r0, #1
 8005136:	bf08      	it	eq
 8005138:	2020      	moveq	r0, #32
 800513a:	4770      	bx	lr
 800513c:	2000      	movs	r0, #0
 800513e:	e7e5      	b.n	800510c <__hi0bits+0xc>

08005140 <__lo0bits>:
 8005140:	6803      	ldr	r3, [r0, #0]
 8005142:	4602      	mov	r2, r0
 8005144:	f013 0007 	ands.w	r0, r3, #7
 8005148:	d00b      	beq.n	8005162 <__lo0bits+0x22>
 800514a:	07d9      	lsls	r1, r3, #31
 800514c:	d422      	bmi.n	8005194 <__lo0bits+0x54>
 800514e:	0798      	lsls	r0, r3, #30
 8005150:	bf49      	itett	mi
 8005152:	085b      	lsrmi	r3, r3, #1
 8005154:	089b      	lsrpl	r3, r3, #2
 8005156:	2001      	movmi	r0, #1
 8005158:	6013      	strmi	r3, [r2, #0]
 800515a:	bf5c      	itt	pl
 800515c:	2002      	movpl	r0, #2
 800515e:	6013      	strpl	r3, [r2, #0]
 8005160:	4770      	bx	lr
 8005162:	b299      	uxth	r1, r3
 8005164:	b909      	cbnz	r1, 800516a <__lo0bits+0x2a>
 8005166:	2010      	movs	r0, #16
 8005168:	0c1b      	lsrs	r3, r3, #16
 800516a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800516e:	bf04      	itt	eq
 8005170:	0a1b      	lsreq	r3, r3, #8
 8005172:	3008      	addeq	r0, #8
 8005174:	0719      	lsls	r1, r3, #28
 8005176:	bf04      	itt	eq
 8005178:	091b      	lsreq	r3, r3, #4
 800517a:	3004      	addeq	r0, #4
 800517c:	0799      	lsls	r1, r3, #30
 800517e:	bf04      	itt	eq
 8005180:	089b      	lsreq	r3, r3, #2
 8005182:	3002      	addeq	r0, #2
 8005184:	07d9      	lsls	r1, r3, #31
 8005186:	d403      	bmi.n	8005190 <__lo0bits+0x50>
 8005188:	085b      	lsrs	r3, r3, #1
 800518a:	f100 0001 	add.w	r0, r0, #1
 800518e:	d003      	beq.n	8005198 <__lo0bits+0x58>
 8005190:	6013      	str	r3, [r2, #0]
 8005192:	4770      	bx	lr
 8005194:	2000      	movs	r0, #0
 8005196:	4770      	bx	lr
 8005198:	2020      	movs	r0, #32
 800519a:	4770      	bx	lr

0800519c <__i2b>:
 800519c:	b510      	push	{r4, lr}
 800519e:	460c      	mov	r4, r1
 80051a0:	2101      	movs	r1, #1
 80051a2:	f7ff feb7 	bl	8004f14 <_Balloc>
 80051a6:	4602      	mov	r2, r0
 80051a8:	b928      	cbnz	r0, 80051b6 <__i2b+0x1a>
 80051aa:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80051ae:	4b04      	ldr	r3, [pc, #16]	; (80051c0 <__i2b+0x24>)
 80051b0:	4804      	ldr	r0, [pc, #16]	; (80051c4 <__i2b+0x28>)
 80051b2:	f7ff faed 	bl	8004790 <__assert_func>
 80051b6:	2301      	movs	r3, #1
 80051b8:	6144      	str	r4, [r0, #20]
 80051ba:	6103      	str	r3, [r0, #16]
 80051bc:	bd10      	pop	{r4, pc}
 80051be:	bf00      	nop
 80051c0:	08007dac 	.word	0x08007dac
 80051c4:	08007e3c 	.word	0x08007e3c

080051c8 <__multiply>:
 80051c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051cc:	4614      	mov	r4, r2
 80051ce:	690a      	ldr	r2, [r1, #16]
 80051d0:	6923      	ldr	r3, [r4, #16]
 80051d2:	460d      	mov	r5, r1
 80051d4:	429a      	cmp	r2, r3
 80051d6:	bfbe      	ittt	lt
 80051d8:	460b      	movlt	r3, r1
 80051da:	4625      	movlt	r5, r4
 80051dc:	461c      	movlt	r4, r3
 80051de:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80051e2:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80051e6:	68ab      	ldr	r3, [r5, #8]
 80051e8:	6869      	ldr	r1, [r5, #4]
 80051ea:	eb0a 0709 	add.w	r7, sl, r9
 80051ee:	42bb      	cmp	r3, r7
 80051f0:	b085      	sub	sp, #20
 80051f2:	bfb8      	it	lt
 80051f4:	3101      	addlt	r1, #1
 80051f6:	f7ff fe8d 	bl	8004f14 <_Balloc>
 80051fa:	b930      	cbnz	r0, 800520a <__multiply+0x42>
 80051fc:	4602      	mov	r2, r0
 80051fe:	f240 115d 	movw	r1, #349	; 0x15d
 8005202:	4b41      	ldr	r3, [pc, #260]	; (8005308 <__multiply+0x140>)
 8005204:	4841      	ldr	r0, [pc, #260]	; (800530c <__multiply+0x144>)
 8005206:	f7ff fac3 	bl	8004790 <__assert_func>
 800520a:	f100 0614 	add.w	r6, r0, #20
 800520e:	4633      	mov	r3, r6
 8005210:	2200      	movs	r2, #0
 8005212:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8005216:	4543      	cmp	r3, r8
 8005218:	d31e      	bcc.n	8005258 <__multiply+0x90>
 800521a:	f105 0c14 	add.w	ip, r5, #20
 800521e:	f104 0314 	add.w	r3, r4, #20
 8005222:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8005226:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800522a:	9202      	str	r2, [sp, #8]
 800522c:	ebac 0205 	sub.w	r2, ip, r5
 8005230:	3a15      	subs	r2, #21
 8005232:	f022 0203 	bic.w	r2, r2, #3
 8005236:	3204      	adds	r2, #4
 8005238:	f105 0115 	add.w	r1, r5, #21
 800523c:	458c      	cmp	ip, r1
 800523e:	bf38      	it	cc
 8005240:	2204      	movcc	r2, #4
 8005242:	9201      	str	r2, [sp, #4]
 8005244:	9a02      	ldr	r2, [sp, #8]
 8005246:	9303      	str	r3, [sp, #12]
 8005248:	429a      	cmp	r2, r3
 800524a:	d808      	bhi.n	800525e <__multiply+0x96>
 800524c:	2f00      	cmp	r7, #0
 800524e:	dc55      	bgt.n	80052fc <__multiply+0x134>
 8005250:	6107      	str	r7, [r0, #16]
 8005252:	b005      	add	sp, #20
 8005254:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005258:	f843 2b04 	str.w	r2, [r3], #4
 800525c:	e7db      	b.n	8005216 <__multiply+0x4e>
 800525e:	f8b3 a000 	ldrh.w	sl, [r3]
 8005262:	f1ba 0f00 	cmp.w	sl, #0
 8005266:	d020      	beq.n	80052aa <__multiply+0xe2>
 8005268:	46b1      	mov	r9, r6
 800526a:	2200      	movs	r2, #0
 800526c:	f105 0e14 	add.w	lr, r5, #20
 8005270:	f85e 4b04 	ldr.w	r4, [lr], #4
 8005274:	f8d9 b000 	ldr.w	fp, [r9]
 8005278:	b2a1      	uxth	r1, r4
 800527a:	fa1f fb8b 	uxth.w	fp, fp
 800527e:	fb0a b101 	mla	r1, sl, r1, fp
 8005282:	4411      	add	r1, r2
 8005284:	f8d9 2000 	ldr.w	r2, [r9]
 8005288:	0c24      	lsrs	r4, r4, #16
 800528a:	0c12      	lsrs	r2, r2, #16
 800528c:	fb0a 2404 	mla	r4, sl, r4, r2
 8005290:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8005294:	b289      	uxth	r1, r1
 8005296:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800529a:	45f4      	cmp	ip, lr
 800529c:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80052a0:	f849 1b04 	str.w	r1, [r9], #4
 80052a4:	d8e4      	bhi.n	8005270 <__multiply+0xa8>
 80052a6:	9901      	ldr	r1, [sp, #4]
 80052a8:	5072      	str	r2, [r6, r1]
 80052aa:	9a03      	ldr	r2, [sp, #12]
 80052ac:	3304      	adds	r3, #4
 80052ae:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80052b2:	f1b9 0f00 	cmp.w	r9, #0
 80052b6:	d01f      	beq.n	80052f8 <__multiply+0x130>
 80052b8:	46b6      	mov	lr, r6
 80052ba:	f04f 0a00 	mov.w	sl, #0
 80052be:	6834      	ldr	r4, [r6, #0]
 80052c0:	f105 0114 	add.w	r1, r5, #20
 80052c4:	880a      	ldrh	r2, [r1, #0]
 80052c6:	f8be b002 	ldrh.w	fp, [lr, #2]
 80052ca:	b2a4      	uxth	r4, r4
 80052cc:	fb09 b202 	mla	r2, r9, r2, fp
 80052d0:	4492      	add	sl, r2
 80052d2:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80052d6:	f84e 4b04 	str.w	r4, [lr], #4
 80052da:	f851 4b04 	ldr.w	r4, [r1], #4
 80052de:	f8be 2000 	ldrh.w	r2, [lr]
 80052e2:	0c24      	lsrs	r4, r4, #16
 80052e4:	fb09 2404 	mla	r4, r9, r4, r2
 80052e8:	458c      	cmp	ip, r1
 80052ea:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80052ee:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80052f2:	d8e7      	bhi.n	80052c4 <__multiply+0xfc>
 80052f4:	9a01      	ldr	r2, [sp, #4]
 80052f6:	50b4      	str	r4, [r6, r2]
 80052f8:	3604      	adds	r6, #4
 80052fa:	e7a3      	b.n	8005244 <__multiply+0x7c>
 80052fc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005300:	2b00      	cmp	r3, #0
 8005302:	d1a5      	bne.n	8005250 <__multiply+0x88>
 8005304:	3f01      	subs	r7, #1
 8005306:	e7a1      	b.n	800524c <__multiply+0x84>
 8005308:	08007dac 	.word	0x08007dac
 800530c:	08007e3c 	.word	0x08007e3c

08005310 <__pow5mult>:
 8005310:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005314:	4615      	mov	r5, r2
 8005316:	f012 0203 	ands.w	r2, r2, #3
 800531a:	4606      	mov	r6, r0
 800531c:	460f      	mov	r7, r1
 800531e:	d007      	beq.n	8005330 <__pow5mult+0x20>
 8005320:	4c25      	ldr	r4, [pc, #148]	; (80053b8 <__pow5mult+0xa8>)
 8005322:	3a01      	subs	r2, #1
 8005324:	2300      	movs	r3, #0
 8005326:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800532a:	f7ff fe55 	bl	8004fd8 <__multadd>
 800532e:	4607      	mov	r7, r0
 8005330:	10ad      	asrs	r5, r5, #2
 8005332:	d03d      	beq.n	80053b0 <__pow5mult+0xa0>
 8005334:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005336:	b97c      	cbnz	r4, 8005358 <__pow5mult+0x48>
 8005338:	2010      	movs	r0, #16
 800533a:	f7fe fa9d 	bl	8003878 <malloc>
 800533e:	4602      	mov	r2, r0
 8005340:	6270      	str	r0, [r6, #36]	; 0x24
 8005342:	b928      	cbnz	r0, 8005350 <__pow5mult+0x40>
 8005344:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8005348:	4b1c      	ldr	r3, [pc, #112]	; (80053bc <__pow5mult+0xac>)
 800534a:	481d      	ldr	r0, [pc, #116]	; (80053c0 <__pow5mult+0xb0>)
 800534c:	f7ff fa20 	bl	8004790 <__assert_func>
 8005350:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005354:	6004      	str	r4, [r0, #0]
 8005356:	60c4      	str	r4, [r0, #12]
 8005358:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800535c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005360:	b94c      	cbnz	r4, 8005376 <__pow5mult+0x66>
 8005362:	f240 2171 	movw	r1, #625	; 0x271
 8005366:	4630      	mov	r0, r6
 8005368:	f7ff ff18 	bl	800519c <__i2b>
 800536c:	2300      	movs	r3, #0
 800536e:	4604      	mov	r4, r0
 8005370:	f8c8 0008 	str.w	r0, [r8, #8]
 8005374:	6003      	str	r3, [r0, #0]
 8005376:	f04f 0900 	mov.w	r9, #0
 800537a:	07eb      	lsls	r3, r5, #31
 800537c:	d50a      	bpl.n	8005394 <__pow5mult+0x84>
 800537e:	4639      	mov	r1, r7
 8005380:	4622      	mov	r2, r4
 8005382:	4630      	mov	r0, r6
 8005384:	f7ff ff20 	bl	80051c8 <__multiply>
 8005388:	4680      	mov	r8, r0
 800538a:	4639      	mov	r1, r7
 800538c:	4630      	mov	r0, r6
 800538e:	f7ff fe01 	bl	8004f94 <_Bfree>
 8005392:	4647      	mov	r7, r8
 8005394:	106d      	asrs	r5, r5, #1
 8005396:	d00b      	beq.n	80053b0 <__pow5mult+0xa0>
 8005398:	6820      	ldr	r0, [r4, #0]
 800539a:	b938      	cbnz	r0, 80053ac <__pow5mult+0x9c>
 800539c:	4622      	mov	r2, r4
 800539e:	4621      	mov	r1, r4
 80053a0:	4630      	mov	r0, r6
 80053a2:	f7ff ff11 	bl	80051c8 <__multiply>
 80053a6:	6020      	str	r0, [r4, #0]
 80053a8:	f8c0 9000 	str.w	r9, [r0]
 80053ac:	4604      	mov	r4, r0
 80053ae:	e7e4      	b.n	800537a <__pow5mult+0x6a>
 80053b0:	4638      	mov	r0, r7
 80053b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80053b6:	bf00      	nop
 80053b8:	08007f90 	.word	0x08007f90
 80053bc:	08007cf8 	.word	0x08007cf8
 80053c0:	08007e3c 	.word	0x08007e3c

080053c4 <__lshift>:
 80053c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053c8:	460c      	mov	r4, r1
 80053ca:	4607      	mov	r7, r0
 80053cc:	4691      	mov	r9, r2
 80053ce:	6923      	ldr	r3, [r4, #16]
 80053d0:	6849      	ldr	r1, [r1, #4]
 80053d2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80053d6:	68a3      	ldr	r3, [r4, #8]
 80053d8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80053dc:	f108 0601 	add.w	r6, r8, #1
 80053e0:	42b3      	cmp	r3, r6
 80053e2:	db0b      	blt.n	80053fc <__lshift+0x38>
 80053e4:	4638      	mov	r0, r7
 80053e6:	f7ff fd95 	bl	8004f14 <_Balloc>
 80053ea:	4605      	mov	r5, r0
 80053ec:	b948      	cbnz	r0, 8005402 <__lshift+0x3e>
 80053ee:	4602      	mov	r2, r0
 80053f0:	f240 11d9 	movw	r1, #473	; 0x1d9
 80053f4:	4b27      	ldr	r3, [pc, #156]	; (8005494 <__lshift+0xd0>)
 80053f6:	4828      	ldr	r0, [pc, #160]	; (8005498 <__lshift+0xd4>)
 80053f8:	f7ff f9ca 	bl	8004790 <__assert_func>
 80053fc:	3101      	adds	r1, #1
 80053fe:	005b      	lsls	r3, r3, #1
 8005400:	e7ee      	b.n	80053e0 <__lshift+0x1c>
 8005402:	2300      	movs	r3, #0
 8005404:	f100 0114 	add.w	r1, r0, #20
 8005408:	f100 0210 	add.w	r2, r0, #16
 800540c:	4618      	mov	r0, r3
 800540e:	4553      	cmp	r3, sl
 8005410:	db33      	blt.n	800547a <__lshift+0xb6>
 8005412:	6920      	ldr	r0, [r4, #16]
 8005414:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005418:	f104 0314 	add.w	r3, r4, #20
 800541c:	f019 091f 	ands.w	r9, r9, #31
 8005420:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005424:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005428:	d02b      	beq.n	8005482 <__lshift+0xbe>
 800542a:	468a      	mov	sl, r1
 800542c:	2200      	movs	r2, #0
 800542e:	f1c9 0e20 	rsb	lr, r9, #32
 8005432:	6818      	ldr	r0, [r3, #0]
 8005434:	fa00 f009 	lsl.w	r0, r0, r9
 8005438:	4302      	orrs	r2, r0
 800543a:	f84a 2b04 	str.w	r2, [sl], #4
 800543e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005442:	459c      	cmp	ip, r3
 8005444:	fa22 f20e 	lsr.w	r2, r2, lr
 8005448:	d8f3      	bhi.n	8005432 <__lshift+0x6e>
 800544a:	ebac 0304 	sub.w	r3, ip, r4
 800544e:	3b15      	subs	r3, #21
 8005450:	f023 0303 	bic.w	r3, r3, #3
 8005454:	3304      	adds	r3, #4
 8005456:	f104 0015 	add.w	r0, r4, #21
 800545a:	4584      	cmp	ip, r0
 800545c:	bf38      	it	cc
 800545e:	2304      	movcc	r3, #4
 8005460:	50ca      	str	r2, [r1, r3]
 8005462:	b10a      	cbz	r2, 8005468 <__lshift+0xa4>
 8005464:	f108 0602 	add.w	r6, r8, #2
 8005468:	3e01      	subs	r6, #1
 800546a:	4638      	mov	r0, r7
 800546c:	4621      	mov	r1, r4
 800546e:	612e      	str	r6, [r5, #16]
 8005470:	f7ff fd90 	bl	8004f94 <_Bfree>
 8005474:	4628      	mov	r0, r5
 8005476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800547a:	f842 0f04 	str.w	r0, [r2, #4]!
 800547e:	3301      	adds	r3, #1
 8005480:	e7c5      	b.n	800540e <__lshift+0x4a>
 8005482:	3904      	subs	r1, #4
 8005484:	f853 2b04 	ldr.w	r2, [r3], #4
 8005488:	459c      	cmp	ip, r3
 800548a:	f841 2f04 	str.w	r2, [r1, #4]!
 800548e:	d8f9      	bhi.n	8005484 <__lshift+0xc0>
 8005490:	e7ea      	b.n	8005468 <__lshift+0xa4>
 8005492:	bf00      	nop
 8005494:	08007dac 	.word	0x08007dac
 8005498:	08007e3c 	.word	0x08007e3c

0800549c <__mcmp>:
 800549c:	4603      	mov	r3, r0
 800549e:	690a      	ldr	r2, [r1, #16]
 80054a0:	6900      	ldr	r0, [r0, #16]
 80054a2:	b530      	push	{r4, r5, lr}
 80054a4:	1a80      	subs	r0, r0, r2
 80054a6:	d10d      	bne.n	80054c4 <__mcmp+0x28>
 80054a8:	3314      	adds	r3, #20
 80054aa:	3114      	adds	r1, #20
 80054ac:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80054b0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80054b4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80054b8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80054bc:	4295      	cmp	r5, r2
 80054be:	d002      	beq.n	80054c6 <__mcmp+0x2a>
 80054c0:	d304      	bcc.n	80054cc <__mcmp+0x30>
 80054c2:	2001      	movs	r0, #1
 80054c4:	bd30      	pop	{r4, r5, pc}
 80054c6:	42a3      	cmp	r3, r4
 80054c8:	d3f4      	bcc.n	80054b4 <__mcmp+0x18>
 80054ca:	e7fb      	b.n	80054c4 <__mcmp+0x28>
 80054cc:	f04f 30ff 	mov.w	r0, #4294967295
 80054d0:	e7f8      	b.n	80054c4 <__mcmp+0x28>
	...

080054d4 <__mdiff>:
 80054d4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054d8:	460c      	mov	r4, r1
 80054da:	4606      	mov	r6, r0
 80054dc:	4611      	mov	r1, r2
 80054de:	4620      	mov	r0, r4
 80054e0:	4692      	mov	sl, r2
 80054e2:	f7ff ffdb 	bl	800549c <__mcmp>
 80054e6:	1e05      	subs	r5, r0, #0
 80054e8:	d111      	bne.n	800550e <__mdiff+0x3a>
 80054ea:	4629      	mov	r1, r5
 80054ec:	4630      	mov	r0, r6
 80054ee:	f7ff fd11 	bl	8004f14 <_Balloc>
 80054f2:	4602      	mov	r2, r0
 80054f4:	b928      	cbnz	r0, 8005502 <__mdiff+0x2e>
 80054f6:	f240 2132 	movw	r1, #562	; 0x232
 80054fa:	4b3c      	ldr	r3, [pc, #240]	; (80055ec <__mdiff+0x118>)
 80054fc:	483c      	ldr	r0, [pc, #240]	; (80055f0 <__mdiff+0x11c>)
 80054fe:	f7ff f947 	bl	8004790 <__assert_func>
 8005502:	2301      	movs	r3, #1
 8005504:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005508:	4610      	mov	r0, r2
 800550a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800550e:	bfa4      	itt	ge
 8005510:	4653      	movge	r3, sl
 8005512:	46a2      	movge	sl, r4
 8005514:	4630      	mov	r0, r6
 8005516:	f8da 1004 	ldr.w	r1, [sl, #4]
 800551a:	bfa6      	itte	ge
 800551c:	461c      	movge	r4, r3
 800551e:	2500      	movge	r5, #0
 8005520:	2501      	movlt	r5, #1
 8005522:	f7ff fcf7 	bl	8004f14 <_Balloc>
 8005526:	4602      	mov	r2, r0
 8005528:	b918      	cbnz	r0, 8005532 <__mdiff+0x5e>
 800552a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800552e:	4b2f      	ldr	r3, [pc, #188]	; (80055ec <__mdiff+0x118>)
 8005530:	e7e4      	b.n	80054fc <__mdiff+0x28>
 8005532:	f100 0814 	add.w	r8, r0, #20
 8005536:	f8da 7010 	ldr.w	r7, [sl, #16]
 800553a:	60c5      	str	r5, [r0, #12]
 800553c:	f04f 0c00 	mov.w	ip, #0
 8005540:	f10a 0514 	add.w	r5, sl, #20
 8005544:	f10a 0010 	add.w	r0, sl, #16
 8005548:	46c2      	mov	sl, r8
 800554a:	6926      	ldr	r6, [r4, #16]
 800554c:	f104 0914 	add.w	r9, r4, #20
 8005550:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8005554:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8005558:	f850 bf04 	ldr.w	fp, [r0, #4]!
 800555c:	f859 3b04 	ldr.w	r3, [r9], #4
 8005560:	fa1f f18b 	uxth.w	r1, fp
 8005564:	4461      	add	r1, ip
 8005566:	fa1f fc83 	uxth.w	ip, r3
 800556a:	0c1b      	lsrs	r3, r3, #16
 800556c:	eba1 010c 	sub.w	r1, r1, ip
 8005570:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005574:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8005578:	b289      	uxth	r1, r1
 800557a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800557e:	454e      	cmp	r6, r9
 8005580:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8005584:	f84a 3b04 	str.w	r3, [sl], #4
 8005588:	d8e6      	bhi.n	8005558 <__mdiff+0x84>
 800558a:	1b33      	subs	r3, r6, r4
 800558c:	3b15      	subs	r3, #21
 800558e:	f023 0303 	bic.w	r3, r3, #3
 8005592:	3415      	adds	r4, #21
 8005594:	3304      	adds	r3, #4
 8005596:	42a6      	cmp	r6, r4
 8005598:	bf38      	it	cc
 800559a:	2304      	movcc	r3, #4
 800559c:	441d      	add	r5, r3
 800559e:	4443      	add	r3, r8
 80055a0:	461e      	mov	r6, r3
 80055a2:	462c      	mov	r4, r5
 80055a4:	4574      	cmp	r4, lr
 80055a6:	d30e      	bcc.n	80055c6 <__mdiff+0xf2>
 80055a8:	f10e 0103 	add.w	r1, lr, #3
 80055ac:	1b49      	subs	r1, r1, r5
 80055ae:	f021 0103 	bic.w	r1, r1, #3
 80055b2:	3d03      	subs	r5, #3
 80055b4:	45ae      	cmp	lr, r5
 80055b6:	bf38      	it	cc
 80055b8:	2100      	movcc	r1, #0
 80055ba:	4419      	add	r1, r3
 80055bc:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80055c0:	b18b      	cbz	r3, 80055e6 <__mdiff+0x112>
 80055c2:	6117      	str	r7, [r2, #16]
 80055c4:	e7a0      	b.n	8005508 <__mdiff+0x34>
 80055c6:	f854 8b04 	ldr.w	r8, [r4], #4
 80055ca:	fa1f f188 	uxth.w	r1, r8
 80055ce:	4461      	add	r1, ip
 80055d0:	1408      	asrs	r0, r1, #16
 80055d2:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 80055d6:	b289      	uxth	r1, r1
 80055d8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80055dc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80055e0:	f846 1b04 	str.w	r1, [r6], #4
 80055e4:	e7de      	b.n	80055a4 <__mdiff+0xd0>
 80055e6:	3f01      	subs	r7, #1
 80055e8:	e7e8      	b.n	80055bc <__mdiff+0xe8>
 80055ea:	bf00      	nop
 80055ec:	08007dac 	.word	0x08007dac
 80055f0:	08007e3c 	.word	0x08007e3c

080055f4 <__ulp>:
 80055f4:	4b11      	ldr	r3, [pc, #68]	; (800563c <__ulp+0x48>)
 80055f6:	400b      	ands	r3, r1
 80055f8:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	dd02      	ble.n	8005606 <__ulp+0x12>
 8005600:	2000      	movs	r0, #0
 8005602:	4619      	mov	r1, r3
 8005604:	4770      	bx	lr
 8005606:	425b      	negs	r3, r3
 8005608:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800560c:	f04f 0000 	mov.w	r0, #0
 8005610:	f04f 0100 	mov.w	r1, #0
 8005614:	ea4f 5223 	mov.w	r2, r3, asr #20
 8005618:	da04      	bge.n	8005624 <__ulp+0x30>
 800561a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800561e:	fa43 f102 	asr.w	r1, r3, r2
 8005622:	4770      	bx	lr
 8005624:	f1a2 0314 	sub.w	r3, r2, #20
 8005628:	2b1e      	cmp	r3, #30
 800562a:	bfd6      	itet	le
 800562c:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8005630:	2301      	movgt	r3, #1
 8005632:	fa22 f303 	lsrle.w	r3, r2, r3
 8005636:	4618      	mov	r0, r3
 8005638:	4770      	bx	lr
 800563a:	bf00      	nop
 800563c:	7ff00000 	.word	0x7ff00000

08005640 <__b2d>:
 8005640:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005644:	6907      	ldr	r7, [r0, #16]
 8005646:	f100 0914 	add.w	r9, r0, #20
 800564a:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 800564e:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8005652:	f1a7 0804 	sub.w	r8, r7, #4
 8005656:	4630      	mov	r0, r6
 8005658:	f7ff fd52 	bl	8005100 <__hi0bits>
 800565c:	f1c0 0320 	rsb	r3, r0, #32
 8005660:	280a      	cmp	r0, #10
 8005662:	600b      	str	r3, [r1, #0]
 8005664:	491f      	ldr	r1, [pc, #124]	; (80056e4 <__b2d+0xa4>)
 8005666:	dc17      	bgt.n	8005698 <__b2d+0x58>
 8005668:	45c1      	cmp	r9, r8
 800566a:	bf28      	it	cs
 800566c:	2200      	movcs	r2, #0
 800566e:	f1c0 0c0b 	rsb	ip, r0, #11
 8005672:	fa26 f30c 	lsr.w	r3, r6, ip
 8005676:	bf38      	it	cc
 8005678:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800567c:	ea43 0501 	orr.w	r5, r3, r1
 8005680:	f100 0315 	add.w	r3, r0, #21
 8005684:	fa06 f303 	lsl.w	r3, r6, r3
 8005688:	fa22 f20c 	lsr.w	r2, r2, ip
 800568c:	ea43 0402 	orr.w	r4, r3, r2
 8005690:	4620      	mov	r0, r4
 8005692:	4629      	mov	r1, r5
 8005694:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005698:	45c1      	cmp	r9, r8
 800569a:	bf2e      	itee	cs
 800569c:	2200      	movcs	r2, #0
 800569e:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 80056a2:	f1a7 0808 	subcc.w	r8, r7, #8
 80056a6:	f1b0 030b 	subs.w	r3, r0, #11
 80056aa:	d016      	beq.n	80056da <__b2d+0x9a>
 80056ac:	f1c3 0720 	rsb	r7, r3, #32
 80056b0:	fa22 f107 	lsr.w	r1, r2, r7
 80056b4:	45c8      	cmp	r8, r9
 80056b6:	fa06 f603 	lsl.w	r6, r6, r3
 80056ba:	ea46 0601 	orr.w	r6, r6, r1
 80056be:	bf94      	ite	ls
 80056c0:	2100      	movls	r1, #0
 80056c2:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 80056c6:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 80056ca:	fa02 f003 	lsl.w	r0, r2, r3
 80056ce:	40f9      	lsrs	r1, r7
 80056d0:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80056d4:	ea40 0401 	orr.w	r4, r0, r1
 80056d8:	e7da      	b.n	8005690 <__b2d+0x50>
 80056da:	4614      	mov	r4, r2
 80056dc:	ea46 0501 	orr.w	r5, r6, r1
 80056e0:	e7d6      	b.n	8005690 <__b2d+0x50>
 80056e2:	bf00      	nop
 80056e4:	3ff00000 	.word	0x3ff00000

080056e8 <__d2b>:
 80056e8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80056ec:	2101      	movs	r1, #1
 80056ee:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 80056f2:	4690      	mov	r8, r2
 80056f4:	461d      	mov	r5, r3
 80056f6:	f7ff fc0d 	bl	8004f14 <_Balloc>
 80056fa:	4604      	mov	r4, r0
 80056fc:	b930      	cbnz	r0, 800570c <__d2b+0x24>
 80056fe:	4602      	mov	r2, r0
 8005700:	f240 310a 	movw	r1, #778	; 0x30a
 8005704:	4b24      	ldr	r3, [pc, #144]	; (8005798 <__d2b+0xb0>)
 8005706:	4825      	ldr	r0, [pc, #148]	; (800579c <__d2b+0xb4>)
 8005708:	f7ff f842 	bl	8004790 <__assert_func>
 800570c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8005710:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8005714:	bb2d      	cbnz	r5, 8005762 <__d2b+0x7a>
 8005716:	9301      	str	r3, [sp, #4]
 8005718:	f1b8 0300 	subs.w	r3, r8, #0
 800571c:	d026      	beq.n	800576c <__d2b+0x84>
 800571e:	4668      	mov	r0, sp
 8005720:	9300      	str	r3, [sp, #0]
 8005722:	f7ff fd0d 	bl	8005140 <__lo0bits>
 8005726:	9900      	ldr	r1, [sp, #0]
 8005728:	b1f0      	cbz	r0, 8005768 <__d2b+0x80>
 800572a:	9a01      	ldr	r2, [sp, #4]
 800572c:	f1c0 0320 	rsb	r3, r0, #32
 8005730:	fa02 f303 	lsl.w	r3, r2, r3
 8005734:	430b      	orrs	r3, r1
 8005736:	40c2      	lsrs	r2, r0
 8005738:	6163      	str	r3, [r4, #20]
 800573a:	9201      	str	r2, [sp, #4]
 800573c:	9b01      	ldr	r3, [sp, #4]
 800573e:	2b00      	cmp	r3, #0
 8005740:	bf14      	ite	ne
 8005742:	2102      	movne	r1, #2
 8005744:	2101      	moveq	r1, #1
 8005746:	61a3      	str	r3, [r4, #24]
 8005748:	6121      	str	r1, [r4, #16]
 800574a:	b1c5      	cbz	r5, 800577e <__d2b+0x96>
 800574c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005750:	4405      	add	r5, r0
 8005752:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005756:	603d      	str	r5, [r7, #0]
 8005758:	6030      	str	r0, [r6, #0]
 800575a:	4620      	mov	r0, r4
 800575c:	b002      	add	sp, #8
 800575e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005762:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005766:	e7d6      	b.n	8005716 <__d2b+0x2e>
 8005768:	6161      	str	r1, [r4, #20]
 800576a:	e7e7      	b.n	800573c <__d2b+0x54>
 800576c:	a801      	add	r0, sp, #4
 800576e:	f7ff fce7 	bl	8005140 <__lo0bits>
 8005772:	2101      	movs	r1, #1
 8005774:	9b01      	ldr	r3, [sp, #4]
 8005776:	6121      	str	r1, [r4, #16]
 8005778:	6163      	str	r3, [r4, #20]
 800577a:	3020      	adds	r0, #32
 800577c:	e7e5      	b.n	800574a <__d2b+0x62>
 800577e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8005782:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005786:	6038      	str	r0, [r7, #0]
 8005788:	6918      	ldr	r0, [r3, #16]
 800578a:	f7ff fcb9 	bl	8005100 <__hi0bits>
 800578e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8005792:	6031      	str	r1, [r6, #0]
 8005794:	e7e1      	b.n	800575a <__d2b+0x72>
 8005796:	bf00      	nop
 8005798:	08007dac 	.word	0x08007dac
 800579c:	08007e3c 	.word	0x08007e3c

080057a0 <__ratio>:
 80057a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057a4:	4688      	mov	r8, r1
 80057a6:	4669      	mov	r1, sp
 80057a8:	4681      	mov	r9, r0
 80057aa:	f7ff ff49 	bl	8005640 <__b2d>
 80057ae:	460f      	mov	r7, r1
 80057b0:	4604      	mov	r4, r0
 80057b2:	460d      	mov	r5, r1
 80057b4:	4640      	mov	r0, r8
 80057b6:	a901      	add	r1, sp, #4
 80057b8:	f7ff ff42 	bl	8005640 <__b2d>
 80057bc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80057c0:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80057c4:	468b      	mov	fp, r1
 80057c6:	eba3 0c02 	sub.w	ip, r3, r2
 80057ca:	e9dd 3200 	ldrd	r3, r2, [sp]
 80057ce:	1a9b      	subs	r3, r3, r2
 80057d0:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	bfd5      	itete	le
 80057d8:	460a      	movle	r2, r1
 80057da:	462a      	movgt	r2, r5
 80057dc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80057e0:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80057e4:	bfd8      	it	le
 80057e6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80057ea:	465b      	mov	r3, fp
 80057ec:	4602      	mov	r2, r0
 80057ee:	4639      	mov	r1, r7
 80057f0:	4620      	mov	r0, r4
 80057f2:	f7fa ff9b 	bl	800072c <__aeabi_ddiv>
 80057f6:	b003      	add	sp, #12
 80057f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080057fc <__copybits>:
 80057fc:	3901      	subs	r1, #1
 80057fe:	b570      	push	{r4, r5, r6, lr}
 8005800:	1149      	asrs	r1, r1, #5
 8005802:	6914      	ldr	r4, [r2, #16]
 8005804:	3101      	adds	r1, #1
 8005806:	f102 0314 	add.w	r3, r2, #20
 800580a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800580e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8005812:	1f05      	subs	r5, r0, #4
 8005814:	42a3      	cmp	r3, r4
 8005816:	d30c      	bcc.n	8005832 <__copybits+0x36>
 8005818:	1aa3      	subs	r3, r4, r2
 800581a:	3b11      	subs	r3, #17
 800581c:	f023 0303 	bic.w	r3, r3, #3
 8005820:	3211      	adds	r2, #17
 8005822:	42a2      	cmp	r2, r4
 8005824:	bf88      	it	hi
 8005826:	2300      	movhi	r3, #0
 8005828:	4418      	add	r0, r3
 800582a:	2300      	movs	r3, #0
 800582c:	4288      	cmp	r0, r1
 800582e:	d305      	bcc.n	800583c <__copybits+0x40>
 8005830:	bd70      	pop	{r4, r5, r6, pc}
 8005832:	f853 6b04 	ldr.w	r6, [r3], #4
 8005836:	f845 6f04 	str.w	r6, [r5, #4]!
 800583a:	e7eb      	b.n	8005814 <__copybits+0x18>
 800583c:	f840 3b04 	str.w	r3, [r0], #4
 8005840:	e7f4      	b.n	800582c <__copybits+0x30>

08005842 <__any_on>:
 8005842:	f100 0214 	add.w	r2, r0, #20
 8005846:	6900      	ldr	r0, [r0, #16]
 8005848:	114b      	asrs	r3, r1, #5
 800584a:	4298      	cmp	r0, r3
 800584c:	b510      	push	{r4, lr}
 800584e:	db11      	blt.n	8005874 <__any_on+0x32>
 8005850:	dd0a      	ble.n	8005868 <__any_on+0x26>
 8005852:	f011 011f 	ands.w	r1, r1, #31
 8005856:	d007      	beq.n	8005868 <__any_on+0x26>
 8005858:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800585c:	fa24 f001 	lsr.w	r0, r4, r1
 8005860:	fa00 f101 	lsl.w	r1, r0, r1
 8005864:	428c      	cmp	r4, r1
 8005866:	d10b      	bne.n	8005880 <__any_on+0x3e>
 8005868:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800586c:	4293      	cmp	r3, r2
 800586e:	d803      	bhi.n	8005878 <__any_on+0x36>
 8005870:	2000      	movs	r0, #0
 8005872:	bd10      	pop	{r4, pc}
 8005874:	4603      	mov	r3, r0
 8005876:	e7f7      	b.n	8005868 <__any_on+0x26>
 8005878:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800587c:	2900      	cmp	r1, #0
 800587e:	d0f5      	beq.n	800586c <__any_on+0x2a>
 8005880:	2001      	movs	r0, #1
 8005882:	e7f6      	b.n	8005872 <__any_on+0x30>

08005884 <_calloc_r>:
 8005884:	b538      	push	{r3, r4, r5, lr}
 8005886:	fb02 f501 	mul.w	r5, r2, r1
 800588a:	4629      	mov	r1, r5
 800588c:	f7fe f858 	bl	8003940 <_malloc_r>
 8005890:	4604      	mov	r4, r0
 8005892:	b118      	cbz	r0, 800589c <_calloc_r+0x18>
 8005894:	462a      	mov	r2, r5
 8005896:	2100      	movs	r1, #0
 8005898:	f7fd fffe 	bl	8003898 <memset>
 800589c:	4620      	mov	r0, r4
 800589e:	bd38      	pop	{r3, r4, r5, pc}

080058a0 <__ssputs_r>:
 80058a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80058a4:	688e      	ldr	r6, [r1, #8]
 80058a6:	4682      	mov	sl, r0
 80058a8:	429e      	cmp	r6, r3
 80058aa:	460c      	mov	r4, r1
 80058ac:	4690      	mov	r8, r2
 80058ae:	461f      	mov	r7, r3
 80058b0:	d838      	bhi.n	8005924 <__ssputs_r+0x84>
 80058b2:	898a      	ldrh	r2, [r1, #12]
 80058b4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80058b8:	d032      	beq.n	8005920 <__ssputs_r+0x80>
 80058ba:	6825      	ldr	r5, [r4, #0]
 80058bc:	6909      	ldr	r1, [r1, #16]
 80058be:	3301      	adds	r3, #1
 80058c0:	eba5 0901 	sub.w	r9, r5, r1
 80058c4:	6965      	ldr	r5, [r4, #20]
 80058c6:	444b      	add	r3, r9
 80058c8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80058cc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80058d0:	106d      	asrs	r5, r5, #1
 80058d2:	429d      	cmp	r5, r3
 80058d4:	bf38      	it	cc
 80058d6:	461d      	movcc	r5, r3
 80058d8:	0553      	lsls	r3, r2, #21
 80058da:	d531      	bpl.n	8005940 <__ssputs_r+0xa0>
 80058dc:	4629      	mov	r1, r5
 80058de:	f7fe f82f 	bl	8003940 <_malloc_r>
 80058e2:	4606      	mov	r6, r0
 80058e4:	b950      	cbnz	r0, 80058fc <__ssputs_r+0x5c>
 80058e6:	230c      	movs	r3, #12
 80058e8:	f04f 30ff 	mov.w	r0, #4294967295
 80058ec:	f8ca 3000 	str.w	r3, [sl]
 80058f0:	89a3      	ldrh	r3, [r4, #12]
 80058f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80058f6:	81a3      	strh	r3, [r4, #12]
 80058f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058fc:	464a      	mov	r2, r9
 80058fe:	6921      	ldr	r1, [r4, #16]
 8005900:	f7ff faee 	bl	8004ee0 <memcpy>
 8005904:	89a3      	ldrh	r3, [r4, #12]
 8005906:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800590a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800590e:	81a3      	strh	r3, [r4, #12]
 8005910:	6126      	str	r6, [r4, #16]
 8005912:	444e      	add	r6, r9
 8005914:	6026      	str	r6, [r4, #0]
 8005916:	463e      	mov	r6, r7
 8005918:	6165      	str	r5, [r4, #20]
 800591a:	eba5 0509 	sub.w	r5, r5, r9
 800591e:	60a5      	str	r5, [r4, #8]
 8005920:	42be      	cmp	r6, r7
 8005922:	d900      	bls.n	8005926 <__ssputs_r+0x86>
 8005924:	463e      	mov	r6, r7
 8005926:	4632      	mov	r2, r6
 8005928:	4641      	mov	r1, r8
 800592a:	6820      	ldr	r0, [r4, #0]
 800592c:	f000 ff1c 	bl	8006768 <memmove>
 8005930:	68a3      	ldr	r3, [r4, #8]
 8005932:	6822      	ldr	r2, [r4, #0]
 8005934:	1b9b      	subs	r3, r3, r6
 8005936:	4432      	add	r2, r6
 8005938:	2000      	movs	r0, #0
 800593a:	60a3      	str	r3, [r4, #8]
 800593c:	6022      	str	r2, [r4, #0]
 800593e:	e7db      	b.n	80058f8 <__ssputs_r+0x58>
 8005940:	462a      	mov	r2, r5
 8005942:	f000 ff2b 	bl	800679c <_realloc_r>
 8005946:	4606      	mov	r6, r0
 8005948:	2800      	cmp	r0, #0
 800594a:	d1e1      	bne.n	8005910 <__ssputs_r+0x70>
 800594c:	4650      	mov	r0, sl
 800594e:	6921      	ldr	r1, [r4, #16]
 8005950:	f7fd ffaa 	bl	80038a8 <_free_r>
 8005954:	e7c7      	b.n	80058e6 <__ssputs_r+0x46>
	...

08005958 <_svfiprintf_r>:
 8005958:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800595c:	4698      	mov	r8, r3
 800595e:	898b      	ldrh	r3, [r1, #12]
 8005960:	4607      	mov	r7, r0
 8005962:	061b      	lsls	r3, r3, #24
 8005964:	460d      	mov	r5, r1
 8005966:	4614      	mov	r4, r2
 8005968:	b09d      	sub	sp, #116	; 0x74
 800596a:	d50e      	bpl.n	800598a <_svfiprintf_r+0x32>
 800596c:	690b      	ldr	r3, [r1, #16]
 800596e:	b963      	cbnz	r3, 800598a <_svfiprintf_r+0x32>
 8005970:	2140      	movs	r1, #64	; 0x40
 8005972:	f7fd ffe5 	bl	8003940 <_malloc_r>
 8005976:	6028      	str	r0, [r5, #0]
 8005978:	6128      	str	r0, [r5, #16]
 800597a:	b920      	cbnz	r0, 8005986 <_svfiprintf_r+0x2e>
 800597c:	230c      	movs	r3, #12
 800597e:	603b      	str	r3, [r7, #0]
 8005980:	f04f 30ff 	mov.w	r0, #4294967295
 8005984:	e0d1      	b.n	8005b2a <_svfiprintf_r+0x1d2>
 8005986:	2340      	movs	r3, #64	; 0x40
 8005988:	616b      	str	r3, [r5, #20]
 800598a:	2300      	movs	r3, #0
 800598c:	9309      	str	r3, [sp, #36]	; 0x24
 800598e:	2320      	movs	r3, #32
 8005990:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005994:	2330      	movs	r3, #48	; 0x30
 8005996:	f04f 0901 	mov.w	r9, #1
 800599a:	f8cd 800c 	str.w	r8, [sp, #12]
 800599e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8005b44 <_svfiprintf_r+0x1ec>
 80059a2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80059a6:	4623      	mov	r3, r4
 80059a8:	469a      	mov	sl, r3
 80059aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80059ae:	b10a      	cbz	r2, 80059b4 <_svfiprintf_r+0x5c>
 80059b0:	2a25      	cmp	r2, #37	; 0x25
 80059b2:	d1f9      	bne.n	80059a8 <_svfiprintf_r+0x50>
 80059b4:	ebba 0b04 	subs.w	fp, sl, r4
 80059b8:	d00b      	beq.n	80059d2 <_svfiprintf_r+0x7a>
 80059ba:	465b      	mov	r3, fp
 80059bc:	4622      	mov	r2, r4
 80059be:	4629      	mov	r1, r5
 80059c0:	4638      	mov	r0, r7
 80059c2:	f7ff ff6d 	bl	80058a0 <__ssputs_r>
 80059c6:	3001      	adds	r0, #1
 80059c8:	f000 80aa 	beq.w	8005b20 <_svfiprintf_r+0x1c8>
 80059cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80059ce:	445a      	add	r2, fp
 80059d0:	9209      	str	r2, [sp, #36]	; 0x24
 80059d2:	f89a 3000 	ldrb.w	r3, [sl]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	f000 80a2 	beq.w	8005b20 <_svfiprintf_r+0x1c8>
 80059dc:	2300      	movs	r3, #0
 80059de:	f04f 32ff 	mov.w	r2, #4294967295
 80059e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80059e6:	f10a 0a01 	add.w	sl, sl, #1
 80059ea:	9304      	str	r3, [sp, #16]
 80059ec:	9307      	str	r3, [sp, #28]
 80059ee:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80059f2:	931a      	str	r3, [sp, #104]	; 0x68
 80059f4:	4654      	mov	r4, sl
 80059f6:	2205      	movs	r2, #5
 80059f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80059fc:	4851      	ldr	r0, [pc, #324]	; (8005b44 <_svfiprintf_r+0x1ec>)
 80059fe:	f000 fea5 	bl	800674c <memchr>
 8005a02:	9a04      	ldr	r2, [sp, #16]
 8005a04:	b9d8      	cbnz	r0, 8005a3e <_svfiprintf_r+0xe6>
 8005a06:	06d0      	lsls	r0, r2, #27
 8005a08:	bf44      	itt	mi
 8005a0a:	2320      	movmi	r3, #32
 8005a0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005a10:	0711      	lsls	r1, r2, #28
 8005a12:	bf44      	itt	mi
 8005a14:	232b      	movmi	r3, #43	; 0x2b
 8005a16:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005a1a:	f89a 3000 	ldrb.w	r3, [sl]
 8005a1e:	2b2a      	cmp	r3, #42	; 0x2a
 8005a20:	d015      	beq.n	8005a4e <_svfiprintf_r+0xf6>
 8005a22:	4654      	mov	r4, sl
 8005a24:	2000      	movs	r0, #0
 8005a26:	f04f 0c0a 	mov.w	ip, #10
 8005a2a:	9a07      	ldr	r2, [sp, #28]
 8005a2c:	4621      	mov	r1, r4
 8005a2e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005a32:	3b30      	subs	r3, #48	; 0x30
 8005a34:	2b09      	cmp	r3, #9
 8005a36:	d94e      	bls.n	8005ad6 <_svfiprintf_r+0x17e>
 8005a38:	b1b0      	cbz	r0, 8005a68 <_svfiprintf_r+0x110>
 8005a3a:	9207      	str	r2, [sp, #28]
 8005a3c:	e014      	b.n	8005a68 <_svfiprintf_r+0x110>
 8005a3e:	eba0 0308 	sub.w	r3, r0, r8
 8005a42:	fa09 f303 	lsl.w	r3, r9, r3
 8005a46:	4313      	orrs	r3, r2
 8005a48:	46a2      	mov	sl, r4
 8005a4a:	9304      	str	r3, [sp, #16]
 8005a4c:	e7d2      	b.n	80059f4 <_svfiprintf_r+0x9c>
 8005a4e:	9b03      	ldr	r3, [sp, #12]
 8005a50:	1d19      	adds	r1, r3, #4
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	9103      	str	r1, [sp, #12]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	bfbb      	ittet	lt
 8005a5a:	425b      	neglt	r3, r3
 8005a5c:	f042 0202 	orrlt.w	r2, r2, #2
 8005a60:	9307      	strge	r3, [sp, #28]
 8005a62:	9307      	strlt	r3, [sp, #28]
 8005a64:	bfb8      	it	lt
 8005a66:	9204      	strlt	r2, [sp, #16]
 8005a68:	7823      	ldrb	r3, [r4, #0]
 8005a6a:	2b2e      	cmp	r3, #46	; 0x2e
 8005a6c:	d10c      	bne.n	8005a88 <_svfiprintf_r+0x130>
 8005a6e:	7863      	ldrb	r3, [r4, #1]
 8005a70:	2b2a      	cmp	r3, #42	; 0x2a
 8005a72:	d135      	bne.n	8005ae0 <_svfiprintf_r+0x188>
 8005a74:	9b03      	ldr	r3, [sp, #12]
 8005a76:	3402      	adds	r4, #2
 8005a78:	1d1a      	adds	r2, r3, #4
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	9203      	str	r2, [sp, #12]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	bfb8      	it	lt
 8005a82:	f04f 33ff 	movlt.w	r3, #4294967295
 8005a86:	9305      	str	r3, [sp, #20]
 8005a88:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005b54 <_svfiprintf_r+0x1fc>
 8005a8c:	2203      	movs	r2, #3
 8005a8e:	4650      	mov	r0, sl
 8005a90:	7821      	ldrb	r1, [r4, #0]
 8005a92:	f000 fe5b 	bl	800674c <memchr>
 8005a96:	b140      	cbz	r0, 8005aaa <_svfiprintf_r+0x152>
 8005a98:	2340      	movs	r3, #64	; 0x40
 8005a9a:	eba0 000a 	sub.w	r0, r0, sl
 8005a9e:	fa03 f000 	lsl.w	r0, r3, r0
 8005aa2:	9b04      	ldr	r3, [sp, #16]
 8005aa4:	3401      	adds	r4, #1
 8005aa6:	4303      	orrs	r3, r0
 8005aa8:	9304      	str	r3, [sp, #16]
 8005aaa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005aae:	2206      	movs	r2, #6
 8005ab0:	4825      	ldr	r0, [pc, #148]	; (8005b48 <_svfiprintf_r+0x1f0>)
 8005ab2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005ab6:	f000 fe49 	bl	800674c <memchr>
 8005aba:	2800      	cmp	r0, #0
 8005abc:	d038      	beq.n	8005b30 <_svfiprintf_r+0x1d8>
 8005abe:	4b23      	ldr	r3, [pc, #140]	; (8005b4c <_svfiprintf_r+0x1f4>)
 8005ac0:	bb1b      	cbnz	r3, 8005b0a <_svfiprintf_r+0x1b2>
 8005ac2:	9b03      	ldr	r3, [sp, #12]
 8005ac4:	3307      	adds	r3, #7
 8005ac6:	f023 0307 	bic.w	r3, r3, #7
 8005aca:	3308      	adds	r3, #8
 8005acc:	9303      	str	r3, [sp, #12]
 8005ace:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ad0:	4433      	add	r3, r6
 8005ad2:	9309      	str	r3, [sp, #36]	; 0x24
 8005ad4:	e767      	b.n	80059a6 <_svfiprintf_r+0x4e>
 8005ad6:	460c      	mov	r4, r1
 8005ad8:	2001      	movs	r0, #1
 8005ada:	fb0c 3202 	mla	r2, ip, r2, r3
 8005ade:	e7a5      	b.n	8005a2c <_svfiprintf_r+0xd4>
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	f04f 0c0a 	mov.w	ip, #10
 8005ae6:	4619      	mov	r1, r3
 8005ae8:	3401      	adds	r4, #1
 8005aea:	9305      	str	r3, [sp, #20]
 8005aec:	4620      	mov	r0, r4
 8005aee:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005af2:	3a30      	subs	r2, #48	; 0x30
 8005af4:	2a09      	cmp	r2, #9
 8005af6:	d903      	bls.n	8005b00 <_svfiprintf_r+0x1a8>
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d0c5      	beq.n	8005a88 <_svfiprintf_r+0x130>
 8005afc:	9105      	str	r1, [sp, #20]
 8005afe:	e7c3      	b.n	8005a88 <_svfiprintf_r+0x130>
 8005b00:	4604      	mov	r4, r0
 8005b02:	2301      	movs	r3, #1
 8005b04:	fb0c 2101 	mla	r1, ip, r1, r2
 8005b08:	e7f0      	b.n	8005aec <_svfiprintf_r+0x194>
 8005b0a:	ab03      	add	r3, sp, #12
 8005b0c:	9300      	str	r3, [sp, #0]
 8005b0e:	462a      	mov	r2, r5
 8005b10:	4638      	mov	r0, r7
 8005b12:	4b0f      	ldr	r3, [pc, #60]	; (8005b50 <_svfiprintf_r+0x1f8>)
 8005b14:	a904      	add	r1, sp, #16
 8005b16:	f3af 8000 	nop.w
 8005b1a:	1c42      	adds	r2, r0, #1
 8005b1c:	4606      	mov	r6, r0
 8005b1e:	d1d6      	bne.n	8005ace <_svfiprintf_r+0x176>
 8005b20:	89ab      	ldrh	r3, [r5, #12]
 8005b22:	065b      	lsls	r3, r3, #25
 8005b24:	f53f af2c 	bmi.w	8005980 <_svfiprintf_r+0x28>
 8005b28:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005b2a:	b01d      	add	sp, #116	; 0x74
 8005b2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b30:	ab03      	add	r3, sp, #12
 8005b32:	9300      	str	r3, [sp, #0]
 8005b34:	462a      	mov	r2, r5
 8005b36:	4638      	mov	r0, r7
 8005b38:	4b05      	ldr	r3, [pc, #20]	; (8005b50 <_svfiprintf_r+0x1f8>)
 8005b3a:	a904      	add	r1, sp, #16
 8005b3c:	f000 f9d4 	bl	8005ee8 <_printf_i>
 8005b40:	e7eb      	b.n	8005b1a <_svfiprintf_r+0x1c2>
 8005b42:	bf00      	nop
 8005b44:	08007f9c 	.word	0x08007f9c
 8005b48:	08007fa6 	.word	0x08007fa6
 8005b4c:	00000000 	.word	0x00000000
 8005b50:	080058a1 	.word	0x080058a1
 8005b54:	08007fa2 	.word	0x08007fa2

08005b58 <__sfputc_r>:
 8005b58:	6893      	ldr	r3, [r2, #8]
 8005b5a:	b410      	push	{r4}
 8005b5c:	3b01      	subs	r3, #1
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	6093      	str	r3, [r2, #8]
 8005b62:	da07      	bge.n	8005b74 <__sfputc_r+0x1c>
 8005b64:	6994      	ldr	r4, [r2, #24]
 8005b66:	42a3      	cmp	r3, r4
 8005b68:	db01      	blt.n	8005b6e <__sfputc_r+0x16>
 8005b6a:	290a      	cmp	r1, #10
 8005b6c:	d102      	bne.n	8005b74 <__sfputc_r+0x1c>
 8005b6e:	bc10      	pop	{r4}
 8005b70:	f000 baf8 	b.w	8006164 <__swbuf_r>
 8005b74:	6813      	ldr	r3, [r2, #0]
 8005b76:	1c58      	adds	r0, r3, #1
 8005b78:	6010      	str	r0, [r2, #0]
 8005b7a:	7019      	strb	r1, [r3, #0]
 8005b7c:	4608      	mov	r0, r1
 8005b7e:	bc10      	pop	{r4}
 8005b80:	4770      	bx	lr

08005b82 <__sfputs_r>:
 8005b82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b84:	4606      	mov	r6, r0
 8005b86:	460f      	mov	r7, r1
 8005b88:	4614      	mov	r4, r2
 8005b8a:	18d5      	adds	r5, r2, r3
 8005b8c:	42ac      	cmp	r4, r5
 8005b8e:	d101      	bne.n	8005b94 <__sfputs_r+0x12>
 8005b90:	2000      	movs	r0, #0
 8005b92:	e007      	b.n	8005ba4 <__sfputs_r+0x22>
 8005b94:	463a      	mov	r2, r7
 8005b96:	4630      	mov	r0, r6
 8005b98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b9c:	f7ff ffdc 	bl	8005b58 <__sfputc_r>
 8005ba0:	1c43      	adds	r3, r0, #1
 8005ba2:	d1f3      	bne.n	8005b8c <__sfputs_r+0xa>
 8005ba4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005ba8 <_vfiprintf_r>:
 8005ba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bac:	460d      	mov	r5, r1
 8005bae:	4614      	mov	r4, r2
 8005bb0:	4698      	mov	r8, r3
 8005bb2:	4606      	mov	r6, r0
 8005bb4:	b09d      	sub	sp, #116	; 0x74
 8005bb6:	b118      	cbz	r0, 8005bc0 <_vfiprintf_r+0x18>
 8005bb8:	6983      	ldr	r3, [r0, #24]
 8005bba:	b90b      	cbnz	r3, 8005bc0 <_vfiprintf_r+0x18>
 8005bbc:	f000 fcc2 	bl	8006544 <__sinit>
 8005bc0:	4b89      	ldr	r3, [pc, #548]	; (8005de8 <_vfiprintf_r+0x240>)
 8005bc2:	429d      	cmp	r5, r3
 8005bc4:	d11b      	bne.n	8005bfe <_vfiprintf_r+0x56>
 8005bc6:	6875      	ldr	r5, [r6, #4]
 8005bc8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005bca:	07d9      	lsls	r1, r3, #31
 8005bcc:	d405      	bmi.n	8005bda <_vfiprintf_r+0x32>
 8005bce:	89ab      	ldrh	r3, [r5, #12]
 8005bd0:	059a      	lsls	r2, r3, #22
 8005bd2:	d402      	bmi.n	8005bda <_vfiprintf_r+0x32>
 8005bd4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005bd6:	f000 fd53 	bl	8006680 <__retarget_lock_acquire_recursive>
 8005bda:	89ab      	ldrh	r3, [r5, #12]
 8005bdc:	071b      	lsls	r3, r3, #28
 8005bde:	d501      	bpl.n	8005be4 <_vfiprintf_r+0x3c>
 8005be0:	692b      	ldr	r3, [r5, #16]
 8005be2:	b9eb      	cbnz	r3, 8005c20 <_vfiprintf_r+0x78>
 8005be4:	4629      	mov	r1, r5
 8005be6:	4630      	mov	r0, r6
 8005be8:	f000 fb1c 	bl	8006224 <__swsetup_r>
 8005bec:	b1c0      	cbz	r0, 8005c20 <_vfiprintf_r+0x78>
 8005bee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005bf0:	07dc      	lsls	r4, r3, #31
 8005bf2:	d50e      	bpl.n	8005c12 <_vfiprintf_r+0x6a>
 8005bf4:	f04f 30ff 	mov.w	r0, #4294967295
 8005bf8:	b01d      	add	sp, #116	; 0x74
 8005bfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bfe:	4b7b      	ldr	r3, [pc, #492]	; (8005dec <_vfiprintf_r+0x244>)
 8005c00:	429d      	cmp	r5, r3
 8005c02:	d101      	bne.n	8005c08 <_vfiprintf_r+0x60>
 8005c04:	68b5      	ldr	r5, [r6, #8]
 8005c06:	e7df      	b.n	8005bc8 <_vfiprintf_r+0x20>
 8005c08:	4b79      	ldr	r3, [pc, #484]	; (8005df0 <_vfiprintf_r+0x248>)
 8005c0a:	429d      	cmp	r5, r3
 8005c0c:	bf08      	it	eq
 8005c0e:	68f5      	ldreq	r5, [r6, #12]
 8005c10:	e7da      	b.n	8005bc8 <_vfiprintf_r+0x20>
 8005c12:	89ab      	ldrh	r3, [r5, #12]
 8005c14:	0598      	lsls	r0, r3, #22
 8005c16:	d4ed      	bmi.n	8005bf4 <_vfiprintf_r+0x4c>
 8005c18:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005c1a:	f000 fd32 	bl	8006682 <__retarget_lock_release_recursive>
 8005c1e:	e7e9      	b.n	8005bf4 <_vfiprintf_r+0x4c>
 8005c20:	2300      	movs	r3, #0
 8005c22:	9309      	str	r3, [sp, #36]	; 0x24
 8005c24:	2320      	movs	r3, #32
 8005c26:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005c2a:	2330      	movs	r3, #48	; 0x30
 8005c2c:	f04f 0901 	mov.w	r9, #1
 8005c30:	f8cd 800c 	str.w	r8, [sp, #12]
 8005c34:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8005df4 <_vfiprintf_r+0x24c>
 8005c38:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005c3c:	4623      	mov	r3, r4
 8005c3e:	469a      	mov	sl, r3
 8005c40:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005c44:	b10a      	cbz	r2, 8005c4a <_vfiprintf_r+0xa2>
 8005c46:	2a25      	cmp	r2, #37	; 0x25
 8005c48:	d1f9      	bne.n	8005c3e <_vfiprintf_r+0x96>
 8005c4a:	ebba 0b04 	subs.w	fp, sl, r4
 8005c4e:	d00b      	beq.n	8005c68 <_vfiprintf_r+0xc0>
 8005c50:	465b      	mov	r3, fp
 8005c52:	4622      	mov	r2, r4
 8005c54:	4629      	mov	r1, r5
 8005c56:	4630      	mov	r0, r6
 8005c58:	f7ff ff93 	bl	8005b82 <__sfputs_r>
 8005c5c:	3001      	adds	r0, #1
 8005c5e:	f000 80aa 	beq.w	8005db6 <_vfiprintf_r+0x20e>
 8005c62:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005c64:	445a      	add	r2, fp
 8005c66:	9209      	str	r2, [sp, #36]	; 0x24
 8005c68:	f89a 3000 	ldrb.w	r3, [sl]
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	f000 80a2 	beq.w	8005db6 <_vfiprintf_r+0x20e>
 8005c72:	2300      	movs	r3, #0
 8005c74:	f04f 32ff 	mov.w	r2, #4294967295
 8005c78:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005c7c:	f10a 0a01 	add.w	sl, sl, #1
 8005c80:	9304      	str	r3, [sp, #16]
 8005c82:	9307      	str	r3, [sp, #28]
 8005c84:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005c88:	931a      	str	r3, [sp, #104]	; 0x68
 8005c8a:	4654      	mov	r4, sl
 8005c8c:	2205      	movs	r2, #5
 8005c8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c92:	4858      	ldr	r0, [pc, #352]	; (8005df4 <_vfiprintf_r+0x24c>)
 8005c94:	f000 fd5a 	bl	800674c <memchr>
 8005c98:	9a04      	ldr	r2, [sp, #16]
 8005c9a:	b9d8      	cbnz	r0, 8005cd4 <_vfiprintf_r+0x12c>
 8005c9c:	06d1      	lsls	r1, r2, #27
 8005c9e:	bf44      	itt	mi
 8005ca0:	2320      	movmi	r3, #32
 8005ca2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005ca6:	0713      	lsls	r3, r2, #28
 8005ca8:	bf44      	itt	mi
 8005caa:	232b      	movmi	r3, #43	; 0x2b
 8005cac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005cb0:	f89a 3000 	ldrb.w	r3, [sl]
 8005cb4:	2b2a      	cmp	r3, #42	; 0x2a
 8005cb6:	d015      	beq.n	8005ce4 <_vfiprintf_r+0x13c>
 8005cb8:	4654      	mov	r4, sl
 8005cba:	2000      	movs	r0, #0
 8005cbc:	f04f 0c0a 	mov.w	ip, #10
 8005cc0:	9a07      	ldr	r2, [sp, #28]
 8005cc2:	4621      	mov	r1, r4
 8005cc4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005cc8:	3b30      	subs	r3, #48	; 0x30
 8005cca:	2b09      	cmp	r3, #9
 8005ccc:	d94e      	bls.n	8005d6c <_vfiprintf_r+0x1c4>
 8005cce:	b1b0      	cbz	r0, 8005cfe <_vfiprintf_r+0x156>
 8005cd0:	9207      	str	r2, [sp, #28]
 8005cd2:	e014      	b.n	8005cfe <_vfiprintf_r+0x156>
 8005cd4:	eba0 0308 	sub.w	r3, r0, r8
 8005cd8:	fa09 f303 	lsl.w	r3, r9, r3
 8005cdc:	4313      	orrs	r3, r2
 8005cde:	46a2      	mov	sl, r4
 8005ce0:	9304      	str	r3, [sp, #16]
 8005ce2:	e7d2      	b.n	8005c8a <_vfiprintf_r+0xe2>
 8005ce4:	9b03      	ldr	r3, [sp, #12]
 8005ce6:	1d19      	adds	r1, r3, #4
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	9103      	str	r1, [sp, #12]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	bfbb      	ittet	lt
 8005cf0:	425b      	neglt	r3, r3
 8005cf2:	f042 0202 	orrlt.w	r2, r2, #2
 8005cf6:	9307      	strge	r3, [sp, #28]
 8005cf8:	9307      	strlt	r3, [sp, #28]
 8005cfa:	bfb8      	it	lt
 8005cfc:	9204      	strlt	r2, [sp, #16]
 8005cfe:	7823      	ldrb	r3, [r4, #0]
 8005d00:	2b2e      	cmp	r3, #46	; 0x2e
 8005d02:	d10c      	bne.n	8005d1e <_vfiprintf_r+0x176>
 8005d04:	7863      	ldrb	r3, [r4, #1]
 8005d06:	2b2a      	cmp	r3, #42	; 0x2a
 8005d08:	d135      	bne.n	8005d76 <_vfiprintf_r+0x1ce>
 8005d0a:	9b03      	ldr	r3, [sp, #12]
 8005d0c:	3402      	adds	r4, #2
 8005d0e:	1d1a      	adds	r2, r3, #4
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	9203      	str	r2, [sp, #12]
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	bfb8      	it	lt
 8005d18:	f04f 33ff 	movlt.w	r3, #4294967295
 8005d1c:	9305      	str	r3, [sp, #20]
 8005d1e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005e04 <_vfiprintf_r+0x25c>
 8005d22:	2203      	movs	r2, #3
 8005d24:	4650      	mov	r0, sl
 8005d26:	7821      	ldrb	r1, [r4, #0]
 8005d28:	f000 fd10 	bl	800674c <memchr>
 8005d2c:	b140      	cbz	r0, 8005d40 <_vfiprintf_r+0x198>
 8005d2e:	2340      	movs	r3, #64	; 0x40
 8005d30:	eba0 000a 	sub.w	r0, r0, sl
 8005d34:	fa03 f000 	lsl.w	r0, r3, r0
 8005d38:	9b04      	ldr	r3, [sp, #16]
 8005d3a:	3401      	adds	r4, #1
 8005d3c:	4303      	orrs	r3, r0
 8005d3e:	9304      	str	r3, [sp, #16]
 8005d40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d44:	2206      	movs	r2, #6
 8005d46:	482c      	ldr	r0, [pc, #176]	; (8005df8 <_vfiprintf_r+0x250>)
 8005d48:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005d4c:	f000 fcfe 	bl	800674c <memchr>
 8005d50:	2800      	cmp	r0, #0
 8005d52:	d03f      	beq.n	8005dd4 <_vfiprintf_r+0x22c>
 8005d54:	4b29      	ldr	r3, [pc, #164]	; (8005dfc <_vfiprintf_r+0x254>)
 8005d56:	bb1b      	cbnz	r3, 8005da0 <_vfiprintf_r+0x1f8>
 8005d58:	9b03      	ldr	r3, [sp, #12]
 8005d5a:	3307      	adds	r3, #7
 8005d5c:	f023 0307 	bic.w	r3, r3, #7
 8005d60:	3308      	adds	r3, #8
 8005d62:	9303      	str	r3, [sp, #12]
 8005d64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d66:	443b      	add	r3, r7
 8005d68:	9309      	str	r3, [sp, #36]	; 0x24
 8005d6a:	e767      	b.n	8005c3c <_vfiprintf_r+0x94>
 8005d6c:	460c      	mov	r4, r1
 8005d6e:	2001      	movs	r0, #1
 8005d70:	fb0c 3202 	mla	r2, ip, r2, r3
 8005d74:	e7a5      	b.n	8005cc2 <_vfiprintf_r+0x11a>
 8005d76:	2300      	movs	r3, #0
 8005d78:	f04f 0c0a 	mov.w	ip, #10
 8005d7c:	4619      	mov	r1, r3
 8005d7e:	3401      	adds	r4, #1
 8005d80:	9305      	str	r3, [sp, #20]
 8005d82:	4620      	mov	r0, r4
 8005d84:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005d88:	3a30      	subs	r2, #48	; 0x30
 8005d8a:	2a09      	cmp	r2, #9
 8005d8c:	d903      	bls.n	8005d96 <_vfiprintf_r+0x1ee>
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d0c5      	beq.n	8005d1e <_vfiprintf_r+0x176>
 8005d92:	9105      	str	r1, [sp, #20]
 8005d94:	e7c3      	b.n	8005d1e <_vfiprintf_r+0x176>
 8005d96:	4604      	mov	r4, r0
 8005d98:	2301      	movs	r3, #1
 8005d9a:	fb0c 2101 	mla	r1, ip, r1, r2
 8005d9e:	e7f0      	b.n	8005d82 <_vfiprintf_r+0x1da>
 8005da0:	ab03      	add	r3, sp, #12
 8005da2:	9300      	str	r3, [sp, #0]
 8005da4:	462a      	mov	r2, r5
 8005da6:	4630      	mov	r0, r6
 8005da8:	4b15      	ldr	r3, [pc, #84]	; (8005e00 <_vfiprintf_r+0x258>)
 8005daa:	a904      	add	r1, sp, #16
 8005dac:	f3af 8000 	nop.w
 8005db0:	4607      	mov	r7, r0
 8005db2:	1c78      	adds	r0, r7, #1
 8005db4:	d1d6      	bne.n	8005d64 <_vfiprintf_r+0x1bc>
 8005db6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005db8:	07d9      	lsls	r1, r3, #31
 8005dba:	d405      	bmi.n	8005dc8 <_vfiprintf_r+0x220>
 8005dbc:	89ab      	ldrh	r3, [r5, #12]
 8005dbe:	059a      	lsls	r2, r3, #22
 8005dc0:	d402      	bmi.n	8005dc8 <_vfiprintf_r+0x220>
 8005dc2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005dc4:	f000 fc5d 	bl	8006682 <__retarget_lock_release_recursive>
 8005dc8:	89ab      	ldrh	r3, [r5, #12]
 8005dca:	065b      	lsls	r3, r3, #25
 8005dcc:	f53f af12 	bmi.w	8005bf4 <_vfiprintf_r+0x4c>
 8005dd0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005dd2:	e711      	b.n	8005bf8 <_vfiprintf_r+0x50>
 8005dd4:	ab03      	add	r3, sp, #12
 8005dd6:	9300      	str	r3, [sp, #0]
 8005dd8:	462a      	mov	r2, r5
 8005dda:	4630      	mov	r0, r6
 8005ddc:	4b08      	ldr	r3, [pc, #32]	; (8005e00 <_vfiprintf_r+0x258>)
 8005dde:	a904      	add	r1, sp, #16
 8005de0:	f000 f882 	bl	8005ee8 <_printf_i>
 8005de4:	e7e4      	b.n	8005db0 <_vfiprintf_r+0x208>
 8005de6:	bf00      	nop
 8005de8:	080080f0 	.word	0x080080f0
 8005dec:	08008110 	.word	0x08008110
 8005df0:	080080d0 	.word	0x080080d0
 8005df4:	08007f9c 	.word	0x08007f9c
 8005df8:	08007fa6 	.word	0x08007fa6
 8005dfc:	00000000 	.word	0x00000000
 8005e00:	08005b83 	.word	0x08005b83
 8005e04:	08007fa2 	.word	0x08007fa2

08005e08 <_printf_common>:
 8005e08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e0c:	4616      	mov	r6, r2
 8005e0e:	4699      	mov	r9, r3
 8005e10:	688a      	ldr	r2, [r1, #8]
 8005e12:	690b      	ldr	r3, [r1, #16]
 8005e14:	4607      	mov	r7, r0
 8005e16:	4293      	cmp	r3, r2
 8005e18:	bfb8      	it	lt
 8005e1a:	4613      	movlt	r3, r2
 8005e1c:	6033      	str	r3, [r6, #0]
 8005e1e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005e22:	460c      	mov	r4, r1
 8005e24:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005e28:	b10a      	cbz	r2, 8005e2e <_printf_common+0x26>
 8005e2a:	3301      	adds	r3, #1
 8005e2c:	6033      	str	r3, [r6, #0]
 8005e2e:	6823      	ldr	r3, [r4, #0]
 8005e30:	0699      	lsls	r1, r3, #26
 8005e32:	bf42      	ittt	mi
 8005e34:	6833      	ldrmi	r3, [r6, #0]
 8005e36:	3302      	addmi	r3, #2
 8005e38:	6033      	strmi	r3, [r6, #0]
 8005e3a:	6825      	ldr	r5, [r4, #0]
 8005e3c:	f015 0506 	ands.w	r5, r5, #6
 8005e40:	d106      	bne.n	8005e50 <_printf_common+0x48>
 8005e42:	f104 0a19 	add.w	sl, r4, #25
 8005e46:	68e3      	ldr	r3, [r4, #12]
 8005e48:	6832      	ldr	r2, [r6, #0]
 8005e4a:	1a9b      	subs	r3, r3, r2
 8005e4c:	42ab      	cmp	r3, r5
 8005e4e:	dc28      	bgt.n	8005ea2 <_printf_common+0x9a>
 8005e50:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005e54:	1e13      	subs	r3, r2, #0
 8005e56:	6822      	ldr	r2, [r4, #0]
 8005e58:	bf18      	it	ne
 8005e5a:	2301      	movne	r3, #1
 8005e5c:	0692      	lsls	r2, r2, #26
 8005e5e:	d42d      	bmi.n	8005ebc <_printf_common+0xb4>
 8005e60:	4649      	mov	r1, r9
 8005e62:	4638      	mov	r0, r7
 8005e64:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005e68:	47c0      	blx	r8
 8005e6a:	3001      	adds	r0, #1
 8005e6c:	d020      	beq.n	8005eb0 <_printf_common+0xa8>
 8005e6e:	6823      	ldr	r3, [r4, #0]
 8005e70:	68e5      	ldr	r5, [r4, #12]
 8005e72:	f003 0306 	and.w	r3, r3, #6
 8005e76:	2b04      	cmp	r3, #4
 8005e78:	bf18      	it	ne
 8005e7a:	2500      	movne	r5, #0
 8005e7c:	6832      	ldr	r2, [r6, #0]
 8005e7e:	f04f 0600 	mov.w	r6, #0
 8005e82:	68a3      	ldr	r3, [r4, #8]
 8005e84:	bf08      	it	eq
 8005e86:	1aad      	subeq	r5, r5, r2
 8005e88:	6922      	ldr	r2, [r4, #16]
 8005e8a:	bf08      	it	eq
 8005e8c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005e90:	4293      	cmp	r3, r2
 8005e92:	bfc4      	itt	gt
 8005e94:	1a9b      	subgt	r3, r3, r2
 8005e96:	18ed      	addgt	r5, r5, r3
 8005e98:	341a      	adds	r4, #26
 8005e9a:	42b5      	cmp	r5, r6
 8005e9c:	d11a      	bne.n	8005ed4 <_printf_common+0xcc>
 8005e9e:	2000      	movs	r0, #0
 8005ea0:	e008      	b.n	8005eb4 <_printf_common+0xac>
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	4652      	mov	r2, sl
 8005ea6:	4649      	mov	r1, r9
 8005ea8:	4638      	mov	r0, r7
 8005eaa:	47c0      	blx	r8
 8005eac:	3001      	adds	r0, #1
 8005eae:	d103      	bne.n	8005eb8 <_printf_common+0xb0>
 8005eb0:	f04f 30ff 	mov.w	r0, #4294967295
 8005eb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005eb8:	3501      	adds	r5, #1
 8005eba:	e7c4      	b.n	8005e46 <_printf_common+0x3e>
 8005ebc:	2030      	movs	r0, #48	; 0x30
 8005ebe:	18e1      	adds	r1, r4, r3
 8005ec0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005ec4:	1c5a      	adds	r2, r3, #1
 8005ec6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005eca:	4422      	add	r2, r4
 8005ecc:	3302      	adds	r3, #2
 8005ece:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005ed2:	e7c5      	b.n	8005e60 <_printf_common+0x58>
 8005ed4:	2301      	movs	r3, #1
 8005ed6:	4622      	mov	r2, r4
 8005ed8:	4649      	mov	r1, r9
 8005eda:	4638      	mov	r0, r7
 8005edc:	47c0      	blx	r8
 8005ede:	3001      	adds	r0, #1
 8005ee0:	d0e6      	beq.n	8005eb0 <_printf_common+0xa8>
 8005ee2:	3601      	adds	r6, #1
 8005ee4:	e7d9      	b.n	8005e9a <_printf_common+0x92>
	...

08005ee8 <_printf_i>:
 8005ee8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005eec:	460c      	mov	r4, r1
 8005eee:	7e27      	ldrb	r7, [r4, #24]
 8005ef0:	4691      	mov	r9, r2
 8005ef2:	2f78      	cmp	r7, #120	; 0x78
 8005ef4:	4680      	mov	r8, r0
 8005ef6:	469a      	mov	sl, r3
 8005ef8:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005efa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005efe:	d807      	bhi.n	8005f10 <_printf_i+0x28>
 8005f00:	2f62      	cmp	r7, #98	; 0x62
 8005f02:	d80a      	bhi.n	8005f1a <_printf_i+0x32>
 8005f04:	2f00      	cmp	r7, #0
 8005f06:	f000 80d9 	beq.w	80060bc <_printf_i+0x1d4>
 8005f0a:	2f58      	cmp	r7, #88	; 0x58
 8005f0c:	f000 80a4 	beq.w	8006058 <_printf_i+0x170>
 8005f10:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005f14:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005f18:	e03a      	b.n	8005f90 <_printf_i+0xa8>
 8005f1a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005f1e:	2b15      	cmp	r3, #21
 8005f20:	d8f6      	bhi.n	8005f10 <_printf_i+0x28>
 8005f22:	a001      	add	r0, pc, #4	; (adr r0, 8005f28 <_printf_i+0x40>)
 8005f24:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005f28:	08005f81 	.word	0x08005f81
 8005f2c:	08005f95 	.word	0x08005f95
 8005f30:	08005f11 	.word	0x08005f11
 8005f34:	08005f11 	.word	0x08005f11
 8005f38:	08005f11 	.word	0x08005f11
 8005f3c:	08005f11 	.word	0x08005f11
 8005f40:	08005f95 	.word	0x08005f95
 8005f44:	08005f11 	.word	0x08005f11
 8005f48:	08005f11 	.word	0x08005f11
 8005f4c:	08005f11 	.word	0x08005f11
 8005f50:	08005f11 	.word	0x08005f11
 8005f54:	080060a3 	.word	0x080060a3
 8005f58:	08005fc5 	.word	0x08005fc5
 8005f5c:	08006085 	.word	0x08006085
 8005f60:	08005f11 	.word	0x08005f11
 8005f64:	08005f11 	.word	0x08005f11
 8005f68:	080060c5 	.word	0x080060c5
 8005f6c:	08005f11 	.word	0x08005f11
 8005f70:	08005fc5 	.word	0x08005fc5
 8005f74:	08005f11 	.word	0x08005f11
 8005f78:	08005f11 	.word	0x08005f11
 8005f7c:	0800608d 	.word	0x0800608d
 8005f80:	680b      	ldr	r3, [r1, #0]
 8005f82:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005f86:	1d1a      	adds	r2, r3, #4
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	600a      	str	r2, [r1, #0]
 8005f8c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005f90:	2301      	movs	r3, #1
 8005f92:	e0a4      	b.n	80060de <_printf_i+0x1f6>
 8005f94:	6825      	ldr	r5, [r4, #0]
 8005f96:	6808      	ldr	r0, [r1, #0]
 8005f98:	062e      	lsls	r6, r5, #24
 8005f9a:	f100 0304 	add.w	r3, r0, #4
 8005f9e:	d50a      	bpl.n	8005fb6 <_printf_i+0xce>
 8005fa0:	6805      	ldr	r5, [r0, #0]
 8005fa2:	600b      	str	r3, [r1, #0]
 8005fa4:	2d00      	cmp	r5, #0
 8005fa6:	da03      	bge.n	8005fb0 <_printf_i+0xc8>
 8005fa8:	232d      	movs	r3, #45	; 0x2d
 8005faa:	426d      	negs	r5, r5
 8005fac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005fb0:	230a      	movs	r3, #10
 8005fb2:	485e      	ldr	r0, [pc, #376]	; (800612c <_printf_i+0x244>)
 8005fb4:	e019      	b.n	8005fea <_printf_i+0x102>
 8005fb6:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005fba:	6805      	ldr	r5, [r0, #0]
 8005fbc:	600b      	str	r3, [r1, #0]
 8005fbe:	bf18      	it	ne
 8005fc0:	b22d      	sxthne	r5, r5
 8005fc2:	e7ef      	b.n	8005fa4 <_printf_i+0xbc>
 8005fc4:	680b      	ldr	r3, [r1, #0]
 8005fc6:	6825      	ldr	r5, [r4, #0]
 8005fc8:	1d18      	adds	r0, r3, #4
 8005fca:	6008      	str	r0, [r1, #0]
 8005fcc:	0628      	lsls	r0, r5, #24
 8005fce:	d501      	bpl.n	8005fd4 <_printf_i+0xec>
 8005fd0:	681d      	ldr	r5, [r3, #0]
 8005fd2:	e002      	b.n	8005fda <_printf_i+0xf2>
 8005fd4:	0669      	lsls	r1, r5, #25
 8005fd6:	d5fb      	bpl.n	8005fd0 <_printf_i+0xe8>
 8005fd8:	881d      	ldrh	r5, [r3, #0]
 8005fda:	2f6f      	cmp	r7, #111	; 0x6f
 8005fdc:	bf0c      	ite	eq
 8005fde:	2308      	moveq	r3, #8
 8005fe0:	230a      	movne	r3, #10
 8005fe2:	4852      	ldr	r0, [pc, #328]	; (800612c <_printf_i+0x244>)
 8005fe4:	2100      	movs	r1, #0
 8005fe6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005fea:	6866      	ldr	r6, [r4, #4]
 8005fec:	2e00      	cmp	r6, #0
 8005fee:	bfa8      	it	ge
 8005ff0:	6821      	ldrge	r1, [r4, #0]
 8005ff2:	60a6      	str	r6, [r4, #8]
 8005ff4:	bfa4      	itt	ge
 8005ff6:	f021 0104 	bicge.w	r1, r1, #4
 8005ffa:	6021      	strge	r1, [r4, #0]
 8005ffc:	b90d      	cbnz	r5, 8006002 <_printf_i+0x11a>
 8005ffe:	2e00      	cmp	r6, #0
 8006000:	d04d      	beq.n	800609e <_printf_i+0x1b6>
 8006002:	4616      	mov	r6, r2
 8006004:	fbb5 f1f3 	udiv	r1, r5, r3
 8006008:	fb03 5711 	mls	r7, r3, r1, r5
 800600c:	5dc7      	ldrb	r7, [r0, r7]
 800600e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006012:	462f      	mov	r7, r5
 8006014:	42bb      	cmp	r3, r7
 8006016:	460d      	mov	r5, r1
 8006018:	d9f4      	bls.n	8006004 <_printf_i+0x11c>
 800601a:	2b08      	cmp	r3, #8
 800601c:	d10b      	bne.n	8006036 <_printf_i+0x14e>
 800601e:	6823      	ldr	r3, [r4, #0]
 8006020:	07df      	lsls	r7, r3, #31
 8006022:	d508      	bpl.n	8006036 <_printf_i+0x14e>
 8006024:	6923      	ldr	r3, [r4, #16]
 8006026:	6861      	ldr	r1, [r4, #4]
 8006028:	4299      	cmp	r1, r3
 800602a:	bfde      	ittt	le
 800602c:	2330      	movle	r3, #48	; 0x30
 800602e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006032:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006036:	1b92      	subs	r2, r2, r6
 8006038:	6122      	str	r2, [r4, #16]
 800603a:	464b      	mov	r3, r9
 800603c:	4621      	mov	r1, r4
 800603e:	4640      	mov	r0, r8
 8006040:	f8cd a000 	str.w	sl, [sp]
 8006044:	aa03      	add	r2, sp, #12
 8006046:	f7ff fedf 	bl	8005e08 <_printf_common>
 800604a:	3001      	adds	r0, #1
 800604c:	d14c      	bne.n	80060e8 <_printf_i+0x200>
 800604e:	f04f 30ff 	mov.w	r0, #4294967295
 8006052:	b004      	add	sp, #16
 8006054:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006058:	4834      	ldr	r0, [pc, #208]	; (800612c <_printf_i+0x244>)
 800605a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800605e:	680e      	ldr	r6, [r1, #0]
 8006060:	6823      	ldr	r3, [r4, #0]
 8006062:	f856 5b04 	ldr.w	r5, [r6], #4
 8006066:	061f      	lsls	r7, r3, #24
 8006068:	600e      	str	r6, [r1, #0]
 800606a:	d514      	bpl.n	8006096 <_printf_i+0x1ae>
 800606c:	07d9      	lsls	r1, r3, #31
 800606e:	bf44      	itt	mi
 8006070:	f043 0320 	orrmi.w	r3, r3, #32
 8006074:	6023      	strmi	r3, [r4, #0]
 8006076:	b91d      	cbnz	r5, 8006080 <_printf_i+0x198>
 8006078:	6823      	ldr	r3, [r4, #0]
 800607a:	f023 0320 	bic.w	r3, r3, #32
 800607e:	6023      	str	r3, [r4, #0]
 8006080:	2310      	movs	r3, #16
 8006082:	e7af      	b.n	8005fe4 <_printf_i+0xfc>
 8006084:	6823      	ldr	r3, [r4, #0]
 8006086:	f043 0320 	orr.w	r3, r3, #32
 800608a:	6023      	str	r3, [r4, #0]
 800608c:	2378      	movs	r3, #120	; 0x78
 800608e:	4828      	ldr	r0, [pc, #160]	; (8006130 <_printf_i+0x248>)
 8006090:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006094:	e7e3      	b.n	800605e <_printf_i+0x176>
 8006096:	065e      	lsls	r6, r3, #25
 8006098:	bf48      	it	mi
 800609a:	b2ad      	uxthmi	r5, r5
 800609c:	e7e6      	b.n	800606c <_printf_i+0x184>
 800609e:	4616      	mov	r6, r2
 80060a0:	e7bb      	b.n	800601a <_printf_i+0x132>
 80060a2:	680b      	ldr	r3, [r1, #0]
 80060a4:	6826      	ldr	r6, [r4, #0]
 80060a6:	1d1d      	adds	r5, r3, #4
 80060a8:	6960      	ldr	r0, [r4, #20]
 80060aa:	600d      	str	r5, [r1, #0]
 80060ac:	0635      	lsls	r5, r6, #24
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	d501      	bpl.n	80060b6 <_printf_i+0x1ce>
 80060b2:	6018      	str	r0, [r3, #0]
 80060b4:	e002      	b.n	80060bc <_printf_i+0x1d4>
 80060b6:	0671      	lsls	r1, r6, #25
 80060b8:	d5fb      	bpl.n	80060b2 <_printf_i+0x1ca>
 80060ba:	8018      	strh	r0, [r3, #0]
 80060bc:	2300      	movs	r3, #0
 80060be:	4616      	mov	r6, r2
 80060c0:	6123      	str	r3, [r4, #16]
 80060c2:	e7ba      	b.n	800603a <_printf_i+0x152>
 80060c4:	680b      	ldr	r3, [r1, #0]
 80060c6:	1d1a      	adds	r2, r3, #4
 80060c8:	600a      	str	r2, [r1, #0]
 80060ca:	681e      	ldr	r6, [r3, #0]
 80060cc:	2100      	movs	r1, #0
 80060ce:	4630      	mov	r0, r6
 80060d0:	6862      	ldr	r2, [r4, #4]
 80060d2:	f000 fb3b 	bl	800674c <memchr>
 80060d6:	b108      	cbz	r0, 80060dc <_printf_i+0x1f4>
 80060d8:	1b80      	subs	r0, r0, r6
 80060da:	6060      	str	r0, [r4, #4]
 80060dc:	6863      	ldr	r3, [r4, #4]
 80060de:	6123      	str	r3, [r4, #16]
 80060e0:	2300      	movs	r3, #0
 80060e2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80060e6:	e7a8      	b.n	800603a <_printf_i+0x152>
 80060e8:	4632      	mov	r2, r6
 80060ea:	4649      	mov	r1, r9
 80060ec:	4640      	mov	r0, r8
 80060ee:	6923      	ldr	r3, [r4, #16]
 80060f0:	47d0      	blx	sl
 80060f2:	3001      	adds	r0, #1
 80060f4:	d0ab      	beq.n	800604e <_printf_i+0x166>
 80060f6:	6823      	ldr	r3, [r4, #0]
 80060f8:	079b      	lsls	r3, r3, #30
 80060fa:	d413      	bmi.n	8006124 <_printf_i+0x23c>
 80060fc:	68e0      	ldr	r0, [r4, #12]
 80060fe:	9b03      	ldr	r3, [sp, #12]
 8006100:	4298      	cmp	r0, r3
 8006102:	bfb8      	it	lt
 8006104:	4618      	movlt	r0, r3
 8006106:	e7a4      	b.n	8006052 <_printf_i+0x16a>
 8006108:	2301      	movs	r3, #1
 800610a:	4632      	mov	r2, r6
 800610c:	4649      	mov	r1, r9
 800610e:	4640      	mov	r0, r8
 8006110:	47d0      	blx	sl
 8006112:	3001      	adds	r0, #1
 8006114:	d09b      	beq.n	800604e <_printf_i+0x166>
 8006116:	3501      	adds	r5, #1
 8006118:	68e3      	ldr	r3, [r4, #12]
 800611a:	9903      	ldr	r1, [sp, #12]
 800611c:	1a5b      	subs	r3, r3, r1
 800611e:	42ab      	cmp	r3, r5
 8006120:	dcf2      	bgt.n	8006108 <_printf_i+0x220>
 8006122:	e7eb      	b.n	80060fc <_printf_i+0x214>
 8006124:	2500      	movs	r5, #0
 8006126:	f104 0619 	add.w	r6, r4, #25
 800612a:	e7f5      	b.n	8006118 <_printf_i+0x230>
 800612c:	08007fad 	.word	0x08007fad
 8006130:	08007fbe 	.word	0x08007fbe

08006134 <nan>:
 8006134:	2000      	movs	r0, #0
 8006136:	4901      	ldr	r1, [pc, #4]	; (800613c <nan+0x8>)
 8006138:	4770      	bx	lr
 800613a:	bf00      	nop
 800613c:	7ff80000 	.word	0x7ff80000

08006140 <strncmp>:
 8006140:	b510      	push	{r4, lr}
 8006142:	b16a      	cbz	r2, 8006160 <strncmp+0x20>
 8006144:	3901      	subs	r1, #1
 8006146:	1884      	adds	r4, r0, r2
 8006148:	f810 3b01 	ldrb.w	r3, [r0], #1
 800614c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8006150:	4293      	cmp	r3, r2
 8006152:	d103      	bne.n	800615c <strncmp+0x1c>
 8006154:	42a0      	cmp	r0, r4
 8006156:	d001      	beq.n	800615c <strncmp+0x1c>
 8006158:	2b00      	cmp	r3, #0
 800615a:	d1f5      	bne.n	8006148 <strncmp+0x8>
 800615c:	1a98      	subs	r0, r3, r2
 800615e:	bd10      	pop	{r4, pc}
 8006160:	4610      	mov	r0, r2
 8006162:	e7fc      	b.n	800615e <strncmp+0x1e>

08006164 <__swbuf_r>:
 8006164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006166:	460e      	mov	r6, r1
 8006168:	4614      	mov	r4, r2
 800616a:	4605      	mov	r5, r0
 800616c:	b118      	cbz	r0, 8006176 <__swbuf_r+0x12>
 800616e:	6983      	ldr	r3, [r0, #24]
 8006170:	b90b      	cbnz	r3, 8006176 <__swbuf_r+0x12>
 8006172:	f000 f9e7 	bl	8006544 <__sinit>
 8006176:	4b21      	ldr	r3, [pc, #132]	; (80061fc <__swbuf_r+0x98>)
 8006178:	429c      	cmp	r4, r3
 800617a:	d12b      	bne.n	80061d4 <__swbuf_r+0x70>
 800617c:	686c      	ldr	r4, [r5, #4]
 800617e:	69a3      	ldr	r3, [r4, #24]
 8006180:	60a3      	str	r3, [r4, #8]
 8006182:	89a3      	ldrh	r3, [r4, #12]
 8006184:	071a      	lsls	r2, r3, #28
 8006186:	d52f      	bpl.n	80061e8 <__swbuf_r+0x84>
 8006188:	6923      	ldr	r3, [r4, #16]
 800618a:	b36b      	cbz	r3, 80061e8 <__swbuf_r+0x84>
 800618c:	6923      	ldr	r3, [r4, #16]
 800618e:	6820      	ldr	r0, [r4, #0]
 8006190:	b2f6      	uxtb	r6, r6
 8006192:	1ac0      	subs	r0, r0, r3
 8006194:	6963      	ldr	r3, [r4, #20]
 8006196:	4637      	mov	r7, r6
 8006198:	4283      	cmp	r3, r0
 800619a:	dc04      	bgt.n	80061a6 <__swbuf_r+0x42>
 800619c:	4621      	mov	r1, r4
 800619e:	4628      	mov	r0, r5
 80061a0:	f000 f93c 	bl	800641c <_fflush_r>
 80061a4:	bb30      	cbnz	r0, 80061f4 <__swbuf_r+0x90>
 80061a6:	68a3      	ldr	r3, [r4, #8]
 80061a8:	3001      	adds	r0, #1
 80061aa:	3b01      	subs	r3, #1
 80061ac:	60a3      	str	r3, [r4, #8]
 80061ae:	6823      	ldr	r3, [r4, #0]
 80061b0:	1c5a      	adds	r2, r3, #1
 80061b2:	6022      	str	r2, [r4, #0]
 80061b4:	701e      	strb	r6, [r3, #0]
 80061b6:	6963      	ldr	r3, [r4, #20]
 80061b8:	4283      	cmp	r3, r0
 80061ba:	d004      	beq.n	80061c6 <__swbuf_r+0x62>
 80061bc:	89a3      	ldrh	r3, [r4, #12]
 80061be:	07db      	lsls	r3, r3, #31
 80061c0:	d506      	bpl.n	80061d0 <__swbuf_r+0x6c>
 80061c2:	2e0a      	cmp	r6, #10
 80061c4:	d104      	bne.n	80061d0 <__swbuf_r+0x6c>
 80061c6:	4621      	mov	r1, r4
 80061c8:	4628      	mov	r0, r5
 80061ca:	f000 f927 	bl	800641c <_fflush_r>
 80061ce:	b988      	cbnz	r0, 80061f4 <__swbuf_r+0x90>
 80061d0:	4638      	mov	r0, r7
 80061d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80061d4:	4b0a      	ldr	r3, [pc, #40]	; (8006200 <__swbuf_r+0x9c>)
 80061d6:	429c      	cmp	r4, r3
 80061d8:	d101      	bne.n	80061de <__swbuf_r+0x7a>
 80061da:	68ac      	ldr	r4, [r5, #8]
 80061dc:	e7cf      	b.n	800617e <__swbuf_r+0x1a>
 80061de:	4b09      	ldr	r3, [pc, #36]	; (8006204 <__swbuf_r+0xa0>)
 80061e0:	429c      	cmp	r4, r3
 80061e2:	bf08      	it	eq
 80061e4:	68ec      	ldreq	r4, [r5, #12]
 80061e6:	e7ca      	b.n	800617e <__swbuf_r+0x1a>
 80061e8:	4621      	mov	r1, r4
 80061ea:	4628      	mov	r0, r5
 80061ec:	f000 f81a 	bl	8006224 <__swsetup_r>
 80061f0:	2800      	cmp	r0, #0
 80061f2:	d0cb      	beq.n	800618c <__swbuf_r+0x28>
 80061f4:	f04f 37ff 	mov.w	r7, #4294967295
 80061f8:	e7ea      	b.n	80061d0 <__swbuf_r+0x6c>
 80061fa:	bf00      	nop
 80061fc:	080080f0 	.word	0x080080f0
 8006200:	08008110 	.word	0x08008110
 8006204:	080080d0 	.word	0x080080d0

08006208 <__ascii_wctomb>:
 8006208:	4603      	mov	r3, r0
 800620a:	4608      	mov	r0, r1
 800620c:	b141      	cbz	r1, 8006220 <__ascii_wctomb+0x18>
 800620e:	2aff      	cmp	r2, #255	; 0xff
 8006210:	d904      	bls.n	800621c <__ascii_wctomb+0x14>
 8006212:	228a      	movs	r2, #138	; 0x8a
 8006214:	f04f 30ff 	mov.w	r0, #4294967295
 8006218:	601a      	str	r2, [r3, #0]
 800621a:	4770      	bx	lr
 800621c:	2001      	movs	r0, #1
 800621e:	700a      	strb	r2, [r1, #0]
 8006220:	4770      	bx	lr
	...

08006224 <__swsetup_r>:
 8006224:	4b32      	ldr	r3, [pc, #200]	; (80062f0 <__swsetup_r+0xcc>)
 8006226:	b570      	push	{r4, r5, r6, lr}
 8006228:	681d      	ldr	r5, [r3, #0]
 800622a:	4606      	mov	r6, r0
 800622c:	460c      	mov	r4, r1
 800622e:	b125      	cbz	r5, 800623a <__swsetup_r+0x16>
 8006230:	69ab      	ldr	r3, [r5, #24]
 8006232:	b913      	cbnz	r3, 800623a <__swsetup_r+0x16>
 8006234:	4628      	mov	r0, r5
 8006236:	f000 f985 	bl	8006544 <__sinit>
 800623a:	4b2e      	ldr	r3, [pc, #184]	; (80062f4 <__swsetup_r+0xd0>)
 800623c:	429c      	cmp	r4, r3
 800623e:	d10f      	bne.n	8006260 <__swsetup_r+0x3c>
 8006240:	686c      	ldr	r4, [r5, #4]
 8006242:	89a3      	ldrh	r3, [r4, #12]
 8006244:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006248:	0719      	lsls	r1, r3, #28
 800624a:	d42c      	bmi.n	80062a6 <__swsetup_r+0x82>
 800624c:	06dd      	lsls	r5, r3, #27
 800624e:	d411      	bmi.n	8006274 <__swsetup_r+0x50>
 8006250:	2309      	movs	r3, #9
 8006252:	6033      	str	r3, [r6, #0]
 8006254:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006258:	f04f 30ff 	mov.w	r0, #4294967295
 800625c:	81a3      	strh	r3, [r4, #12]
 800625e:	e03e      	b.n	80062de <__swsetup_r+0xba>
 8006260:	4b25      	ldr	r3, [pc, #148]	; (80062f8 <__swsetup_r+0xd4>)
 8006262:	429c      	cmp	r4, r3
 8006264:	d101      	bne.n	800626a <__swsetup_r+0x46>
 8006266:	68ac      	ldr	r4, [r5, #8]
 8006268:	e7eb      	b.n	8006242 <__swsetup_r+0x1e>
 800626a:	4b24      	ldr	r3, [pc, #144]	; (80062fc <__swsetup_r+0xd8>)
 800626c:	429c      	cmp	r4, r3
 800626e:	bf08      	it	eq
 8006270:	68ec      	ldreq	r4, [r5, #12]
 8006272:	e7e6      	b.n	8006242 <__swsetup_r+0x1e>
 8006274:	0758      	lsls	r0, r3, #29
 8006276:	d512      	bpl.n	800629e <__swsetup_r+0x7a>
 8006278:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800627a:	b141      	cbz	r1, 800628e <__swsetup_r+0x6a>
 800627c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006280:	4299      	cmp	r1, r3
 8006282:	d002      	beq.n	800628a <__swsetup_r+0x66>
 8006284:	4630      	mov	r0, r6
 8006286:	f7fd fb0f 	bl	80038a8 <_free_r>
 800628a:	2300      	movs	r3, #0
 800628c:	6363      	str	r3, [r4, #52]	; 0x34
 800628e:	89a3      	ldrh	r3, [r4, #12]
 8006290:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006294:	81a3      	strh	r3, [r4, #12]
 8006296:	2300      	movs	r3, #0
 8006298:	6063      	str	r3, [r4, #4]
 800629a:	6923      	ldr	r3, [r4, #16]
 800629c:	6023      	str	r3, [r4, #0]
 800629e:	89a3      	ldrh	r3, [r4, #12]
 80062a0:	f043 0308 	orr.w	r3, r3, #8
 80062a4:	81a3      	strh	r3, [r4, #12]
 80062a6:	6923      	ldr	r3, [r4, #16]
 80062a8:	b94b      	cbnz	r3, 80062be <__swsetup_r+0x9a>
 80062aa:	89a3      	ldrh	r3, [r4, #12]
 80062ac:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80062b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80062b4:	d003      	beq.n	80062be <__swsetup_r+0x9a>
 80062b6:	4621      	mov	r1, r4
 80062b8:	4630      	mov	r0, r6
 80062ba:	f000 fa07 	bl	80066cc <__smakebuf_r>
 80062be:	89a0      	ldrh	r0, [r4, #12]
 80062c0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80062c4:	f010 0301 	ands.w	r3, r0, #1
 80062c8:	d00a      	beq.n	80062e0 <__swsetup_r+0xbc>
 80062ca:	2300      	movs	r3, #0
 80062cc:	60a3      	str	r3, [r4, #8]
 80062ce:	6963      	ldr	r3, [r4, #20]
 80062d0:	425b      	negs	r3, r3
 80062d2:	61a3      	str	r3, [r4, #24]
 80062d4:	6923      	ldr	r3, [r4, #16]
 80062d6:	b943      	cbnz	r3, 80062ea <__swsetup_r+0xc6>
 80062d8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80062dc:	d1ba      	bne.n	8006254 <__swsetup_r+0x30>
 80062de:	bd70      	pop	{r4, r5, r6, pc}
 80062e0:	0781      	lsls	r1, r0, #30
 80062e2:	bf58      	it	pl
 80062e4:	6963      	ldrpl	r3, [r4, #20]
 80062e6:	60a3      	str	r3, [r4, #8]
 80062e8:	e7f4      	b.n	80062d4 <__swsetup_r+0xb0>
 80062ea:	2000      	movs	r0, #0
 80062ec:	e7f7      	b.n	80062de <__swsetup_r+0xba>
 80062ee:	bf00      	nop
 80062f0:	20000080 	.word	0x20000080
 80062f4:	080080f0 	.word	0x080080f0
 80062f8:	08008110 	.word	0x08008110
 80062fc:	080080d0 	.word	0x080080d0

08006300 <abort>:
 8006300:	2006      	movs	r0, #6
 8006302:	b508      	push	{r3, lr}
 8006304:	f000 fa98 	bl	8006838 <raise>
 8006308:	2001      	movs	r0, #1
 800630a:	f7fb fd04 	bl	8001d16 <_exit>
	...

08006310 <__sflush_r>:
 8006310:	898a      	ldrh	r2, [r1, #12]
 8006312:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006316:	4605      	mov	r5, r0
 8006318:	0710      	lsls	r0, r2, #28
 800631a:	460c      	mov	r4, r1
 800631c:	d458      	bmi.n	80063d0 <__sflush_r+0xc0>
 800631e:	684b      	ldr	r3, [r1, #4]
 8006320:	2b00      	cmp	r3, #0
 8006322:	dc05      	bgt.n	8006330 <__sflush_r+0x20>
 8006324:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006326:	2b00      	cmp	r3, #0
 8006328:	dc02      	bgt.n	8006330 <__sflush_r+0x20>
 800632a:	2000      	movs	r0, #0
 800632c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006330:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006332:	2e00      	cmp	r6, #0
 8006334:	d0f9      	beq.n	800632a <__sflush_r+0x1a>
 8006336:	2300      	movs	r3, #0
 8006338:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800633c:	682f      	ldr	r7, [r5, #0]
 800633e:	602b      	str	r3, [r5, #0]
 8006340:	d032      	beq.n	80063a8 <__sflush_r+0x98>
 8006342:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006344:	89a3      	ldrh	r3, [r4, #12]
 8006346:	075a      	lsls	r2, r3, #29
 8006348:	d505      	bpl.n	8006356 <__sflush_r+0x46>
 800634a:	6863      	ldr	r3, [r4, #4]
 800634c:	1ac0      	subs	r0, r0, r3
 800634e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006350:	b10b      	cbz	r3, 8006356 <__sflush_r+0x46>
 8006352:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006354:	1ac0      	subs	r0, r0, r3
 8006356:	2300      	movs	r3, #0
 8006358:	4602      	mov	r2, r0
 800635a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800635c:	4628      	mov	r0, r5
 800635e:	6a21      	ldr	r1, [r4, #32]
 8006360:	47b0      	blx	r6
 8006362:	1c43      	adds	r3, r0, #1
 8006364:	89a3      	ldrh	r3, [r4, #12]
 8006366:	d106      	bne.n	8006376 <__sflush_r+0x66>
 8006368:	6829      	ldr	r1, [r5, #0]
 800636a:	291d      	cmp	r1, #29
 800636c:	d82c      	bhi.n	80063c8 <__sflush_r+0xb8>
 800636e:	4a2a      	ldr	r2, [pc, #168]	; (8006418 <__sflush_r+0x108>)
 8006370:	40ca      	lsrs	r2, r1
 8006372:	07d6      	lsls	r6, r2, #31
 8006374:	d528      	bpl.n	80063c8 <__sflush_r+0xb8>
 8006376:	2200      	movs	r2, #0
 8006378:	6062      	str	r2, [r4, #4]
 800637a:	6922      	ldr	r2, [r4, #16]
 800637c:	04d9      	lsls	r1, r3, #19
 800637e:	6022      	str	r2, [r4, #0]
 8006380:	d504      	bpl.n	800638c <__sflush_r+0x7c>
 8006382:	1c42      	adds	r2, r0, #1
 8006384:	d101      	bne.n	800638a <__sflush_r+0x7a>
 8006386:	682b      	ldr	r3, [r5, #0]
 8006388:	b903      	cbnz	r3, 800638c <__sflush_r+0x7c>
 800638a:	6560      	str	r0, [r4, #84]	; 0x54
 800638c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800638e:	602f      	str	r7, [r5, #0]
 8006390:	2900      	cmp	r1, #0
 8006392:	d0ca      	beq.n	800632a <__sflush_r+0x1a>
 8006394:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006398:	4299      	cmp	r1, r3
 800639a:	d002      	beq.n	80063a2 <__sflush_r+0x92>
 800639c:	4628      	mov	r0, r5
 800639e:	f7fd fa83 	bl	80038a8 <_free_r>
 80063a2:	2000      	movs	r0, #0
 80063a4:	6360      	str	r0, [r4, #52]	; 0x34
 80063a6:	e7c1      	b.n	800632c <__sflush_r+0x1c>
 80063a8:	6a21      	ldr	r1, [r4, #32]
 80063aa:	2301      	movs	r3, #1
 80063ac:	4628      	mov	r0, r5
 80063ae:	47b0      	blx	r6
 80063b0:	1c41      	adds	r1, r0, #1
 80063b2:	d1c7      	bne.n	8006344 <__sflush_r+0x34>
 80063b4:	682b      	ldr	r3, [r5, #0]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d0c4      	beq.n	8006344 <__sflush_r+0x34>
 80063ba:	2b1d      	cmp	r3, #29
 80063bc:	d001      	beq.n	80063c2 <__sflush_r+0xb2>
 80063be:	2b16      	cmp	r3, #22
 80063c0:	d101      	bne.n	80063c6 <__sflush_r+0xb6>
 80063c2:	602f      	str	r7, [r5, #0]
 80063c4:	e7b1      	b.n	800632a <__sflush_r+0x1a>
 80063c6:	89a3      	ldrh	r3, [r4, #12]
 80063c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80063cc:	81a3      	strh	r3, [r4, #12]
 80063ce:	e7ad      	b.n	800632c <__sflush_r+0x1c>
 80063d0:	690f      	ldr	r7, [r1, #16]
 80063d2:	2f00      	cmp	r7, #0
 80063d4:	d0a9      	beq.n	800632a <__sflush_r+0x1a>
 80063d6:	0793      	lsls	r3, r2, #30
 80063d8:	bf18      	it	ne
 80063da:	2300      	movne	r3, #0
 80063dc:	680e      	ldr	r6, [r1, #0]
 80063de:	bf08      	it	eq
 80063e0:	694b      	ldreq	r3, [r1, #20]
 80063e2:	eba6 0807 	sub.w	r8, r6, r7
 80063e6:	600f      	str	r7, [r1, #0]
 80063e8:	608b      	str	r3, [r1, #8]
 80063ea:	f1b8 0f00 	cmp.w	r8, #0
 80063ee:	dd9c      	ble.n	800632a <__sflush_r+0x1a>
 80063f0:	4643      	mov	r3, r8
 80063f2:	463a      	mov	r2, r7
 80063f4:	4628      	mov	r0, r5
 80063f6:	6a21      	ldr	r1, [r4, #32]
 80063f8:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80063fa:	47b0      	blx	r6
 80063fc:	2800      	cmp	r0, #0
 80063fe:	dc06      	bgt.n	800640e <__sflush_r+0xfe>
 8006400:	89a3      	ldrh	r3, [r4, #12]
 8006402:	f04f 30ff 	mov.w	r0, #4294967295
 8006406:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800640a:	81a3      	strh	r3, [r4, #12]
 800640c:	e78e      	b.n	800632c <__sflush_r+0x1c>
 800640e:	4407      	add	r7, r0
 8006410:	eba8 0800 	sub.w	r8, r8, r0
 8006414:	e7e9      	b.n	80063ea <__sflush_r+0xda>
 8006416:	bf00      	nop
 8006418:	20400001 	.word	0x20400001

0800641c <_fflush_r>:
 800641c:	b538      	push	{r3, r4, r5, lr}
 800641e:	690b      	ldr	r3, [r1, #16]
 8006420:	4605      	mov	r5, r0
 8006422:	460c      	mov	r4, r1
 8006424:	b913      	cbnz	r3, 800642c <_fflush_r+0x10>
 8006426:	2500      	movs	r5, #0
 8006428:	4628      	mov	r0, r5
 800642a:	bd38      	pop	{r3, r4, r5, pc}
 800642c:	b118      	cbz	r0, 8006436 <_fflush_r+0x1a>
 800642e:	6983      	ldr	r3, [r0, #24]
 8006430:	b90b      	cbnz	r3, 8006436 <_fflush_r+0x1a>
 8006432:	f000 f887 	bl	8006544 <__sinit>
 8006436:	4b14      	ldr	r3, [pc, #80]	; (8006488 <_fflush_r+0x6c>)
 8006438:	429c      	cmp	r4, r3
 800643a:	d11b      	bne.n	8006474 <_fflush_r+0x58>
 800643c:	686c      	ldr	r4, [r5, #4]
 800643e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006442:	2b00      	cmp	r3, #0
 8006444:	d0ef      	beq.n	8006426 <_fflush_r+0xa>
 8006446:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006448:	07d0      	lsls	r0, r2, #31
 800644a:	d404      	bmi.n	8006456 <_fflush_r+0x3a>
 800644c:	0599      	lsls	r1, r3, #22
 800644e:	d402      	bmi.n	8006456 <_fflush_r+0x3a>
 8006450:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006452:	f000 f915 	bl	8006680 <__retarget_lock_acquire_recursive>
 8006456:	4628      	mov	r0, r5
 8006458:	4621      	mov	r1, r4
 800645a:	f7ff ff59 	bl	8006310 <__sflush_r>
 800645e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006460:	4605      	mov	r5, r0
 8006462:	07da      	lsls	r2, r3, #31
 8006464:	d4e0      	bmi.n	8006428 <_fflush_r+0xc>
 8006466:	89a3      	ldrh	r3, [r4, #12]
 8006468:	059b      	lsls	r3, r3, #22
 800646a:	d4dd      	bmi.n	8006428 <_fflush_r+0xc>
 800646c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800646e:	f000 f908 	bl	8006682 <__retarget_lock_release_recursive>
 8006472:	e7d9      	b.n	8006428 <_fflush_r+0xc>
 8006474:	4b05      	ldr	r3, [pc, #20]	; (800648c <_fflush_r+0x70>)
 8006476:	429c      	cmp	r4, r3
 8006478:	d101      	bne.n	800647e <_fflush_r+0x62>
 800647a:	68ac      	ldr	r4, [r5, #8]
 800647c:	e7df      	b.n	800643e <_fflush_r+0x22>
 800647e:	4b04      	ldr	r3, [pc, #16]	; (8006490 <_fflush_r+0x74>)
 8006480:	429c      	cmp	r4, r3
 8006482:	bf08      	it	eq
 8006484:	68ec      	ldreq	r4, [r5, #12]
 8006486:	e7da      	b.n	800643e <_fflush_r+0x22>
 8006488:	080080f0 	.word	0x080080f0
 800648c:	08008110 	.word	0x08008110
 8006490:	080080d0 	.word	0x080080d0

08006494 <std>:
 8006494:	2300      	movs	r3, #0
 8006496:	b510      	push	{r4, lr}
 8006498:	4604      	mov	r4, r0
 800649a:	e9c0 3300 	strd	r3, r3, [r0]
 800649e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80064a2:	6083      	str	r3, [r0, #8]
 80064a4:	8181      	strh	r1, [r0, #12]
 80064a6:	6643      	str	r3, [r0, #100]	; 0x64
 80064a8:	81c2      	strh	r2, [r0, #14]
 80064aa:	6183      	str	r3, [r0, #24]
 80064ac:	4619      	mov	r1, r3
 80064ae:	2208      	movs	r2, #8
 80064b0:	305c      	adds	r0, #92	; 0x5c
 80064b2:	f7fd f9f1 	bl	8003898 <memset>
 80064b6:	4b05      	ldr	r3, [pc, #20]	; (80064cc <std+0x38>)
 80064b8:	6224      	str	r4, [r4, #32]
 80064ba:	6263      	str	r3, [r4, #36]	; 0x24
 80064bc:	4b04      	ldr	r3, [pc, #16]	; (80064d0 <std+0x3c>)
 80064be:	62a3      	str	r3, [r4, #40]	; 0x28
 80064c0:	4b04      	ldr	r3, [pc, #16]	; (80064d4 <std+0x40>)
 80064c2:	62e3      	str	r3, [r4, #44]	; 0x2c
 80064c4:	4b04      	ldr	r3, [pc, #16]	; (80064d8 <std+0x44>)
 80064c6:	6323      	str	r3, [r4, #48]	; 0x30
 80064c8:	bd10      	pop	{r4, pc}
 80064ca:	bf00      	nop
 80064cc:	08006871 	.word	0x08006871
 80064d0:	08006893 	.word	0x08006893
 80064d4:	080068cb 	.word	0x080068cb
 80064d8:	080068ef 	.word	0x080068ef

080064dc <_cleanup_r>:
 80064dc:	4901      	ldr	r1, [pc, #4]	; (80064e4 <_cleanup_r+0x8>)
 80064de:	f000 b8af 	b.w	8006640 <_fwalk_reent>
 80064e2:	bf00      	nop
 80064e4:	0800641d 	.word	0x0800641d

080064e8 <__sfmoreglue>:
 80064e8:	b570      	push	{r4, r5, r6, lr}
 80064ea:	2568      	movs	r5, #104	; 0x68
 80064ec:	1e4a      	subs	r2, r1, #1
 80064ee:	4355      	muls	r5, r2
 80064f0:	460e      	mov	r6, r1
 80064f2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80064f6:	f7fd fa23 	bl	8003940 <_malloc_r>
 80064fa:	4604      	mov	r4, r0
 80064fc:	b140      	cbz	r0, 8006510 <__sfmoreglue+0x28>
 80064fe:	2100      	movs	r1, #0
 8006500:	e9c0 1600 	strd	r1, r6, [r0]
 8006504:	300c      	adds	r0, #12
 8006506:	60a0      	str	r0, [r4, #8]
 8006508:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800650c:	f7fd f9c4 	bl	8003898 <memset>
 8006510:	4620      	mov	r0, r4
 8006512:	bd70      	pop	{r4, r5, r6, pc}

08006514 <__sfp_lock_acquire>:
 8006514:	4801      	ldr	r0, [pc, #4]	; (800651c <__sfp_lock_acquire+0x8>)
 8006516:	f000 b8b3 	b.w	8006680 <__retarget_lock_acquire_recursive>
 800651a:	bf00      	nop
 800651c:	20000464 	.word	0x20000464

08006520 <__sfp_lock_release>:
 8006520:	4801      	ldr	r0, [pc, #4]	; (8006528 <__sfp_lock_release+0x8>)
 8006522:	f000 b8ae 	b.w	8006682 <__retarget_lock_release_recursive>
 8006526:	bf00      	nop
 8006528:	20000464 	.word	0x20000464

0800652c <__sinit_lock_acquire>:
 800652c:	4801      	ldr	r0, [pc, #4]	; (8006534 <__sinit_lock_acquire+0x8>)
 800652e:	f000 b8a7 	b.w	8006680 <__retarget_lock_acquire_recursive>
 8006532:	bf00      	nop
 8006534:	2000045f 	.word	0x2000045f

08006538 <__sinit_lock_release>:
 8006538:	4801      	ldr	r0, [pc, #4]	; (8006540 <__sinit_lock_release+0x8>)
 800653a:	f000 b8a2 	b.w	8006682 <__retarget_lock_release_recursive>
 800653e:	bf00      	nop
 8006540:	2000045f 	.word	0x2000045f

08006544 <__sinit>:
 8006544:	b510      	push	{r4, lr}
 8006546:	4604      	mov	r4, r0
 8006548:	f7ff fff0 	bl	800652c <__sinit_lock_acquire>
 800654c:	69a3      	ldr	r3, [r4, #24]
 800654e:	b11b      	cbz	r3, 8006558 <__sinit+0x14>
 8006550:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006554:	f7ff bff0 	b.w	8006538 <__sinit_lock_release>
 8006558:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800655c:	6523      	str	r3, [r4, #80]	; 0x50
 800655e:	4b13      	ldr	r3, [pc, #76]	; (80065ac <__sinit+0x68>)
 8006560:	4a13      	ldr	r2, [pc, #76]	; (80065b0 <__sinit+0x6c>)
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	62a2      	str	r2, [r4, #40]	; 0x28
 8006566:	42a3      	cmp	r3, r4
 8006568:	bf08      	it	eq
 800656a:	2301      	moveq	r3, #1
 800656c:	4620      	mov	r0, r4
 800656e:	bf08      	it	eq
 8006570:	61a3      	streq	r3, [r4, #24]
 8006572:	f000 f81f 	bl	80065b4 <__sfp>
 8006576:	6060      	str	r0, [r4, #4]
 8006578:	4620      	mov	r0, r4
 800657a:	f000 f81b 	bl	80065b4 <__sfp>
 800657e:	60a0      	str	r0, [r4, #8]
 8006580:	4620      	mov	r0, r4
 8006582:	f000 f817 	bl	80065b4 <__sfp>
 8006586:	2200      	movs	r2, #0
 8006588:	2104      	movs	r1, #4
 800658a:	60e0      	str	r0, [r4, #12]
 800658c:	6860      	ldr	r0, [r4, #4]
 800658e:	f7ff ff81 	bl	8006494 <std>
 8006592:	2201      	movs	r2, #1
 8006594:	2109      	movs	r1, #9
 8006596:	68a0      	ldr	r0, [r4, #8]
 8006598:	f7ff ff7c 	bl	8006494 <std>
 800659c:	2202      	movs	r2, #2
 800659e:	2112      	movs	r1, #18
 80065a0:	68e0      	ldr	r0, [r4, #12]
 80065a2:	f7ff ff77 	bl	8006494 <std>
 80065a6:	2301      	movs	r3, #1
 80065a8:	61a3      	str	r3, [r4, #24]
 80065aa:	e7d1      	b.n	8006550 <__sinit+0xc>
 80065ac:	08007c94 	.word	0x08007c94
 80065b0:	080064dd 	.word	0x080064dd

080065b4 <__sfp>:
 80065b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065b6:	4607      	mov	r7, r0
 80065b8:	f7ff ffac 	bl	8006514 <__sfp_lock_acquire>
 80065bc:	4b1e      	ldr	r3, [pc, #120]	; (8006638 <__sfp+0x84>)
 80065be:	681e      	ldr	r6, [r3, #0]
 80065c0:	69b3      	ldr	r3, [r6, #24]
 80065c2:	b913      	cbnz	r3, 80065ca <__sfp+0x16>
 80065c4:	4630      	mov	r0, r6
 80065c6:	f7ff ffbd 	bl	8006544 <__sinit>
 80065ca:	3648      	adds	r6, #72	; 0x48
 80065cc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80065d0:	3b01      	subs	r3, #1
 80065d2:	d503      	bpl.n	80065dc <__sfp+0x28>
 80065d4:	6833      	ldr	r3, [r6, #0]
 80065d6:	b30b      	cbz	r3, 800661c <__sfp+0x68>
 80065d8:	6836      	ldr	r6, [r6, #0]
 80065da:	e7f7      	b.n	80065cc <__sfp+0x18>
 80065dc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80065e0:	b9d5      	cbnz	r5, 8006618 <__sfp+0x64>
 80065e2:	4b16      	ldr	r3, [pc, #88]	; (800663c <__sfp+0x88>)
 80065e4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80065e8:	60e3      	str	r3, [r4, #12]
 80065ea:	6665      	str	r5, [r4, #100]	; 0x64
 80065ec:	f000 f847 	bl	800667e <__retarget_lock_init_recursive>
 80065f0:	f7ff ff96 	bl	8006520 <__sfp_lock_release>
 80065f4:	2208      	movs	r2, #8
 80065f6:	4629      	mov	r1, r5
 80065f8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80065fc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006600:	6025      	str	r5, [r4, #0]
 8006602:	61a5      	str	r5, [r4, #24]
 8006604:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006608:	f7fd f946 	bl	8003898 <memset>
 800660c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006610:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006614:	4620      	mov	r0, r4
 8006616:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006618:	3468      	adds	r4, #104	; 0x68
 800661a:	e7d9      	b.n	80065d0 <__sfp+0x1c>
 800661c:	2104      	movs	r1, #4
 800661e:	4638      	mov	r0, r7
 8006620:	f7ff ff62 	bl	80064e8 <__sfmoreglue>
 8006624:	4604      	mov	r4, r0
 8006626:	6030      	str	r0, [r6, #0]
 8006628:	2800      	cmp	r0, #0
 800662a:	d1d5      	bne.n	80065d8 <__sfp+0x24>
 800662c:	f7ff ff78 	bl	8006520 <__sfp_lock_release>
 8006630:	230c      	movs	r3, #12
 8006632:	603b      	str	r3, [r7, #0]
 8006634:	e7ee      	b.n	8006614 <__sfp+0x60>
 8006636:	bf00      	nop
 8006638:	08007c94 	.word	0x08007c94
 800663c:	ffff0001 	.word	0xffff0001

08006640 <_fwalk_reent>:
 8006640:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006644:	4606      	mov	r6, r0
 8006646:	4688      	mov	r8, r1
 8006648:	2700      	movs	r7, #0
 800664a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800664e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006652:	f1b9 0901 	subs.w	r9, r9, #1
 8006656:	d505      	bpl.n	8006664 <_fwalk_reent+0x24>
 8006658:	6824      	ldr	r4, [r4, #0]
 800665a:	2c00      	cmp	r4, #0
 800665c:	d1f7      	bne.n	800664e <_fwalk_reent+0xe>
 800665e:	4638      	mov	r0, r7
 8006660:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006664:	89ab      	ldrh	r3, [r5, #12]
 8006666:	2b01      	cmp	r3, #1
 8006668:	d907      	bls.n	800667a <_fwalk_reent+0x3a>
 800666a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800666e:	3301      	adds	r3, #1
 8006670:	d003      	beq.n	800667a <_fwalk_reent+0x3a>
 8006672:	4629      	mov	r1, r5
 8006674:	4630      	mov	r0, r6
 8006676:	47c0      	blx	r8
 8006678:	4307      	orrs	r7, r0
 800667a:	3568      	adds	r5, #104	; 0x68
 800667c:	e7e9      	b.n	8006652 <_fwalk_reent+0x12>

0800667e <__retarget_lock_init_recursive>:
 800667e:	4770      	bx	lr

08006680 <__retarget_lock_acquire_recursive>:
 8006680:	4770      	bx	lr

08006682 <__retarget_lock_release_recursive>:
 8006682:	4770      	bx	lr

08006684 <__swhatbuf_r>:
 8006684:	b570      	push	{r4, r5, r6, lr}
 8006686:	460e      	mov	r6, r1
 8006688:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800668c:	4614      	mov	r4, r2
 800668e:	2900      	cmp	r1, #0
 8006690:	461d      	mov	r5, r3
 8006692:	b096      	sub	sp, #88	; 0x58
 8006694:	da07      	bge.n	80066a6 <__swhatbuf_r+0x22>
 8006696:	2300      	movs	r3, #0
 8006698:	602b      	str	r3, [r5, #0]
 800669a:	89b3      	ldrh	r3, [r6, #12]
 800669c:	061a      	lsls	r2, r3, #24
 800669e:	d410      	bmi.n	80066c2 <__swhatbuf_r+0x3e>
 80066a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80066a4:	e00e      	b.n	80066c4 <__swhatbuf_r+0x40>
 80066a6:	466a      	mov	r2, sp
 80066a8:	f000 f948 	bl	800693c <_fstat_r>
 80066ac:	2800      	cmp	r0, #0
 80066ae:	dbf2      	blt.n	8006696 <__swhatbuf_r+0x12>
 80066b0:	9a01      	ldr	r2, [sp, #4]
 80066b2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80066b6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80066ba:	425a      	negs	r2, r3
 80066bc:	415a      	adcs	r2, r3
 80066be:	602a      	str	r2, [r5, #0]
 80066c0:	e7ee      	b.n	80066a0 <__swhatbuf_r+0x1c>
 80066c2:	2340      	movs	r3, #64	; 0x40
 80066c4:	2000      	movs	r0, #0
 80066c6:	6023      	str	r3, [r4, #0]
 80066c8:	b016      	add	sp, #88	; 0x58
 80066ca:	bd70      	pop	{r4, r5, r6, pc}

080066cc <__smakebuf_r>:
 80066cc:	898b      	ldrh	r3, [r1, #12]
 80066ce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80066d0:	079d      	lsls	r5, r3, #30
 80066d2:	4606      	mov	r6, r0
 80066d4:	460c      	mov	r4, r1
 80066d6:	d507      	bpl.n	80066e8 <__smakebuf_r+0x1c>
 80066d8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80066dc:	6023      	str	r3, [r4, #0]
 80066de:	6123      	str	r3, [r4, #16]
 80066e0:	2301      	movs	r3, #1
 80066e2:	6163      	str	r3, [r4, #20]
 80066e4:	b002      	add	sp, #8
 80066e6:	bd70      	pop	{r4, r5, r6, pc}
 80066e8:	466a      	mov	r2, sp
 80066ea:	ab01      	add	r3, sp, #4
 80066ec:	f7ff ffca 	bl	8006684 <__swhatbuf_r>
 80066f0:	9900      	ldr	r1, [sp, #0]
 80066f2:	4605      	mov	r5, r0
 80066f4:	4630      	mov	r0, r6
 80066f6:	f7fd f923 	bl	8003940 <_malloc_r>
 80066fa:	b948      	cbnz	r0, 8006710 <__smakebuf_r+0x44>
 80066fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006700:	059a      	lsls	r2, r3, #22
 8006702:	d4ef      	bmi.n	80066e4 <__smakebuf_r+0x18>
 8006704:	f023 0303 	bic.w	r3, r3, #3
 8006708:	f043 0302 	orr.w	r3, r3, #2
 800670c:	81a3      	strh	r3, [r4, #12]
 800670e:	e7e3      	b.n	80066d8 <__smakebuf_r+0xc>
 8006710:	4b0d      	ldr	r3, [pc, #52]	; (8006748 <__smakebuf_r+0x7c>)
 8006712:	62b3      	str	r3, [r6, #40]	; 0x28
 8006714:	89a3      	ldrh	r3, [r4, #12]
 8006716:	6020      	str	r0, [r4, #0]
 8006718:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800671c:	81a3      	strh	r3, [r4, #12]
 800671e:	9b00      	ldr	r3, [sp, #0]
 8006720:	6120      	str	r0, [r4, #16]
 8006722:	6163      	str	r3, [r4, #20]
 8006724:	9b01      	ldr	r3, [sp, #4]
 8006726:	b15b      	cbz	r3, 8006740 <__smakebuf_r+0x74>
 8006728:	4630      	mov	r0, r6
 800672a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800672e:	f000 f917 	bl	8006960 <_isatty_r>
 8006732:	b128      	cbz	r0, 8006740 <__smakebuf_r+0x74>
 8006734:	89a3      	ldrh	r3, [r4, #12]
 8006736:	f023 0303 	bic.w	r3, r3, #3
 800673a:	f043 0301 	orr.w	r3, r3, #1
 800673e:	81a3      	strh	r3, [r4, #12]
 8006740:	89a0      	ldrh	r0, [r4, #12]
 8006742:	4305      	orrs	r5, r0
 8006744:	81a5      	strh	r5, [r4, #12]
 8006746:	e7cd      	b.n	80066e4 <__smakebuf_r+0x18>
 8006748:	080064dd 	.word	0x080064dd

0800674c <memchr>:
 800674c:	4603      	mov	r3, r0
 800674e:	b510      	push	{r4, lr}
 8006750:	b2c9      	uxtb	r1, r1
 8006752:	4402      	add	r2, r0
 8006754:	4293      	cmp	r3, r2
 8006756:	4618      	mov	r0, r3
 8006758:	d101      	bne.n	800675e <memchr+0x12>
 800675a:	2000      	movs	r0, #0
 800675c:	e003      	b.n	8006766 <memchr+0x1a>
 800675e:	7804      	ldrb	r4, [r0, #0]
 8006760:	3301      	adds	r3, #1
 8006762:	428c      	cmp	r4, r1
 8006764:	d1f6      	bne.n	8006754 <memchr+0x8>
 8006766:	bd10      	pop	{r4, pc}

08006768 <memmove>:
 8006768:	4288      	cmp	r0, r1
 800676a:	b510      	push	{r4, lr}
 800676c:	eb01 0402 	add.w	r4, r1, r2
 8006770:	d902      	bls.n	8006778 <memmove+0x10>
 8006772:	4284      	cmp	r4, r0
 8006774:	4623      	mov	r3, r4
 8006776:	d807      	bhi.n	8006788 <memmove+0x20>
 8006778:	1e43      	subs	r3, r0, #1
 800677a:	42a1      	cmp	r1, r4
 800677c:	d008      	beq.n	8006790 <memmove+0x28>
 800677e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006782:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006786:	e7f8      	b.n	800677a <memmove+0x12>
 8006788:	4601      	mov	r1, r0
 800678a:	4402      	add	r2, r0
 800678c:	428a      	cmp	r2, r1
 800678e:	d100      	bne.n	8006792 <memmove+0x2a>
 8006790:	bd10      	pop	{r4, pc}
 8006792:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006796:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800679a:	e7f7      	b.n	800678c <memmove+0x24>

0800679c <_realloc_r>:
 800679c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800679e:	4607      	mov	r7, r0
 80067a0:	4614      	mov	r4, r2
 80067a2:	460e      	mov	r6, r1
 80067a4:	b921      	cbnz	r1, 80067b0 <_realloc_r+0x14>
 80067a6:	4611      	mov	r1, r2
 80067a8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80067ac:	f7fd b8c8 	b.w	8003940 <_malloc_r>
 80067b0:	b922      	cbnz	r2, 80067bc <_realloc_r+0x20>
 80067b2:	f7fd f879 	bl	80038a8 <_free_r>
 80067b6:	4625      	mov	r5, r4
 80067b8:	4628      	mov	r0, r5
 80067ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80067bc:	f000 f8f2 	bl	80069a4 <_malloc_usable_size_r>
 80067c0:	42a0      	cmp	r0, r4
 80067c2:	d20f      	bcs.n	80067e4 <_realloc_r+0x48>
 80067c4:	4621      	mov	r1, r4
 80067c6:	4638      	mov	r0, r7
 80067c8:	f7fd f8ba 	bl	8003940 <_malloc_r>
 80067cc:	4605      	mov	r5, r0
 80067ce:	2800      	cmp	r0, #0
 80067d0:	d0f2      	beq.n	80067b8 <_realloc_r+0x1c>
 80067d2:	4631      	mov	r1, r6
 80067d4:	4622      	mov	r2, r4
 80067d6:	f7fe fb83 	bl	8004ee0 <memcpy>
 80067da:	4631      	mov	r1, r6
 80067dc:	4638      	mov	r0, r7
 80067de:	f7fd f863 	bl	80038a8 <_free_r>
 80067e2:	e7e9      	b.n	80067b8 <_realloc_r+0x1c>
 80067e4:	4635      	mov	r5, r6
 80067e6:	e7e7      	b.n	80067b8 <_realloc_r+0x1c>

080067e8 <_raise_r>:
 80067e8:	291f      	cmp	r1, #31
 80067ea:	b538      	push	{r3, r4, r5, lr}
 80067ec:	4604      	mov	r4, r0
 80067ee:	460d      	mov	r5, r1
 80067f0:	d904      	bls.n	80067fc <_raise_r+0x14>
 80067f2:	2316      	movs	r3, #22
 80067f4:	6003      	str	r3, [r0, #0]
 80067f6:	f04f 30ff 	mov.w	r0, #4294967295
 80067fa:	bd38      	pop	{r3, r4, r5, pc}
 80067fc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80067fe:	b112      	cbz	r2, 8006806 <_raise_r+0x1e>
 8006800:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006804:	b94b      	cbnz	r3, 800681a <_raise_r+0x32>
 8006806:	4620      	mov	r0, r4
 8006808:	f000 f830 	bl	800686c <_getpid_r>
 800680c:	462a      	mov	r2, r5
 800680e:	4601      	mov	r1, r0
 8006810:	4620      	mov	r0, r4
 8006812:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006816:	f000 b817 	b.w	8006848 <_kill_r>
 800681a:	2b01      	cmp	r3, #1
 800681c:	d00a      	beq.n	8006834 <_raise_r+0x4c>
 800681e:	1c59      	adds	r1, r3, #1
 8006820:	d103      	bne.n	800682a <_raise_r+0x42>
 8006822:	2316      	movs	r3, #22
 8006824:	6003      	str	r3, [r0, #0]
 8006826:	2001      	movs	r0, #1
 8006828:	e7e7      	b.n	80067fa <_raise_r+0x12>
 800682a:	2400      	movs	r4, #0
 800682c:	4628      	mov	r0, r5
 800682e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006832:	4798      	blx	r3
 8006834:	2000      	movs	r0, #0
 8006836:	e7e0      	b.n	80067fa <_raise_r+0x12>

08006838 <raise>:
 8006838:	4b02      	ldr	r3, [pc, #8]	; (8006844 <raise+0xc>)
 800683a:	4601      	mov	r1, r0
 800683c:	6818      	ldr	r0, [r3, #0]
 800683e:	f7ff bfd3 	b.w	80067e8 <_raise_r>
 8006842:	bf00      	nop
 8006844:	20000080 	.word	0x20000080

08006848 <_kill_r>:
 8006848:	b538      	push	{r3, r4, r5, lr}
 800684a:	2300      	movs	r3, #0
 800684c:	4d06      	ldr	r5, [pc, #24]	; (8006868 <_kill_r+0x20>)
 800684e:	4604      	mov	r4, r0
 8006850:	4608      	mov	r0, r1
 8006852:	4611      	mov	r1, r2
 8006854:	602b      	str	r3, [r5, #0]
 8006856:	f7fb fa4e 	bl	8001cf6 <_kill>
 800685a:	1c43      	adds	r3, r0, #1
 800685c:	d102      	bne.n	8006864 <_kill_r+0x1c>
 800685e:	682b      	ldr	r3, [r5, #0]
 8006860:	b103      	cbz	r3, 8006864 <_kill_r+0x1c>
 8006862:	6023      	str	r3, [r4, #0]
 8006864:	bd38      	pop	{r3, r4, r5, pc}
 8006866:	bf00      	nop
 8006868:	20000458 	.word	0x20000458

0800686c <_getpid_r>:
 800686c:	f7fb ba3c 	b.w	8001ce8 <_getpid>

08006870 <__sread>:
 8006870:	b510      	push	{r4, lr}
 8006872:	460c      	mov	r4, r1
 8006874:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006878:	f000 f89c 	bl	80069b4 <_read_r>
 800687c:	2800      	cmp	r0, #0
 800687e:	bfab      	itete	ge
 8006880:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006882:	89a3      	ldrhlt	r3, [r4, #12]
 8006884:	181b      	addge	r3, r3, r0
 8006886:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800688a:	bfac      	ite	ge
 800688c:	6563      	strge	r3, [r4, #84]	; 0x54
 800688e:	81a3      	strhlt	r3, [r4, #12]
 8006890:	bd10      	pop	{r4, pc}

08006892 <__swrite>:
 8006892:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006896:	461f      	mov	r7, r3
 8006898:	898b      	ldrh	r3, [r1, #12]
 800689a:	4605      	mov	r5, r0
 800689c:	05db      	lsls	r3, r3, #23
 800689e:	460c      	mov	r4, r1
 80068a0:	4616      	mov	r6, r2
 80068a2:	d505      	bpl.n	80068b0 <__swrite+0x1e>
 80068a4:	2302      	movs	r3, #2
 80068a6:	2200      	movs	r2, #0
 80068a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068ac:	f000 f868 	bl	8006980 <_lseek_r>
 80068b0:	89a3      	ldrh	r3, [r4, #12]
 80068b2:	4632      	mov	r2, r6
 80068b4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80068b8:	81a3      	strh	r3, [r4, #12]
 80068ba:	4628      	mov	r0, r5
 80068bc:	463b      	mov	r3, r7
 80068be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80068c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80068c6:	f000 b817 	b.w	80068f8 <_write_r>

080068ca <__sseek>:
 80068ca:	b510      	push	{r4, lr}
 80068cc:	460c      	mov	r4, r1
 80068ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068d2:	f000 f855 	bl	8006980 <_lseek_r>
 80068d6:	1c43      	adds	r3, r0, #1
 80068d8:	89a3      	ldrh	r3, [r4, #12]
 80068da:	bf15      	itete	ne
 80068dc:	6560      	strne	r0, [r4, #84]	; 0x54
 80068de:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80068e2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80068e6:	81a3      	strheq	r3, [r4, #12]
 80068e8:	bf18      	it	ne
 80068ea:	81a3      	strhne	r3, [r4, #12]
 80068ec:	bd10      	pop	{r4, pc}

080068ee <__sclose>:
 80068ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068f2:	f000 b813 	b.w	800691c <_close_r>
	...

080068f8 <_write_r>:
 80068f8:	b538      	push	{r3, r4, r5, lr}
 80068fa:	4604      	mov	r4, r0
 80068fc:	4608      	mov	r0, r1
 80068fe:	4611      	mov	r1, r2
 8006900:	2200      	movs	r2, #0
 8006902:	4d05      	ldr	r5, [pc, #20]	; (8006918 <_write_r+0x20>)
 8006904:	602a      	str	r2, [r5, #0]
 8006906:	461a      	mov	r2, r3
 8006908:	f7fb fa2c 	bl	8001d64 <_write>
 800690c:	1c43      	adds	r3, r0, #1
 800690e:	d102      	bne.n	8006916 <_write_r+0x1e>
 8006910:	682b      	ldr	r3, [r5, #0]
 8006912:	b103      	cbz	r3, 8006916 <_write_r+0x1e>
 8006914:	6023      	str	r3, [r4, #0]
 8006916:	bd38      	pop	{r3, r4, r5, pc}
 8006918:	20000458 	.word	0x20000458

0800691c <_close_r>:
 800691c:	b538      	push	{r3, r4, r5, lr}
 800691e:	2300      	movs	r3, #0
 8006920:	4d05      	ldr	r5, [pc, #20]	; (8006938 <_close_r+0x1c>)
 8006922:	4604      	mov	r4, r0
 8006924:	4608      	mov	r0, r1
 8006926:	602b      	str	r3, [r5, #0]
 8006928:	f7fb fa38 	bl	8001d9c <_close>
 800692c:	1c43      	adds	r3, r0, #1
 800692e:	d102      	bne.n	8006936 <_close_r+0x1a>
 8006930:	682b      	ldr	r3, [r5, #0]
 8006932:	b103      	cbz	r3, 8006936 <_close_r+0x1a>
 8006934:	6023      	str	r3, [r4, #0]
 8006936:	bd38      	pop	{r3, r4, r5, pc}
 8006938:	20000458 	.word	0x20000458

0800693c <_fstat_r>:
 800693c:	b538      	push	{r3, r4, r5, lr}
 800693e:	2300      	movs	r3, #0
 8006940:	4d06      	ldr	r5, [pc, #24]	; (800695c <_fstat_r+0x20>)
 8006942:	4604      	mov	r4, r0
 8006944:	4608      	mov	r0, r1
 8006946:	4611      	mov	r1, r2
 8006948:	602b      	str	r3, [r5, #0]
 800694a:	f7fb fa32 	bl	8001db2 <_fstat>
 800694e:	1c43      	adds	r3, r0, #1
 8006950:	d102      	bne.n	8006958 <_fstat_r+0x1c>
 8006952:	682b      	ldr	r3, [r5, #0]
 8006954:	b103      	cbz	r3, 8006958 <_fstat_r+0x1c>
 8006956:	6023      	str	r3, [r4, #0]
 8006958:	bd38      	pop	{r3, r4, r5, pc}
 800695a:	bf00      	nop
 800695c:	20000458 	.word	0x20000458

08006960 <_isatty_r>:
 8006960:	b538      	push	{r3, r4, r5, lr}
 8006962:	2300      	movs	r3, #0
 8006964:	4d05      	ldr	r5, [pc, #20]	; (800697c <_isatty_r+0x1c>)
 8006966:	4604      	mov	r4, r0
 8006968:	4608      	mov	r0, r1
 800696a:	602b      	str	r3, [r5, #0]
 800696c:	f7fb fa30 	bl	8001dd0 <_isatty>
 8006970:	1c43      	adds	r3, r0, #1
 8006972:	d102      	bne.n	800697a <_isatty_r+0x1a>
 8006974:	682b      	ldr	r3, [r5, #0]
 8006976:	b103      	cbz	r3, 800697a <_isatty_r+0x1a>
 8006978:	6023      	str	r3, [r4, #0]
 800697a:	bd38      	pop	{r3, r4, r5, pc}
 800697c:	20000458 	.word	0x20000458

08006980 <_lseek_r>:
 8006980:	b538      	push	{r3, r4, r5, lr}
 8006982:	4604      	mov	r4, r0
 8006984:	4608      	mov	r0, r1
 8006986:	4611      	mov	r1, r2
 8006988:	2200      	movs	r2, #0
 800698a:	4d05      	ldr	r5, [pc, #20]	; (80069a0 <_lseek_r+0x20>)
 800698c:	602a      	str	r2, [r5, #0]
 800698e:	461a      	mov	r2, r3
 8006990:	f7fb fa28 	bl	8001de4 <_lseek>
 8006994:	1c43      	adds	r3, r0, #1
 8006996:	d102      	bne.n	800699e <_lseek_r+0x1e>
 8006998:	682b      	ldr	r3, [r5, #0]
 800699a:	b103      	cbz	r3, 800699e <_lseek_r+0x1e>
 800699c:	6023      	str	r3, [r4, #0]
 800699e:	bd38      	pop	{r3, r4, r5, pc}
 80069a0:	20000458 	.word	0x20000458

080069a4 <_malloc_usable_size_r>:
 80069a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80069a8:	1f18      	subs	r0, r3, #4
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	bfbc      	itt	lt
 80069ae:	580b      	ldrlt	r3, [r1, r0]
 80069b0:	18c0      	addlt	r0, r0, r3
 80069b2:	4770      	bx	lr

080069b4 <_read_r>:
 80069b4:	b538      	push	{r3, r4, r5, lr}
 80069b6:	4604      	mov	r4, r0
 80069b8:	4608      	mov	r0, r1
 80069ba:	4611      	mov	r1, r2
 80069bc:	2200      	movs	r2, #0
 80069be:	4d05      	ldr	r5, [pc, #20]	; (80069d4 <_read_r+0x20>)
 80069c0:	602a      	str	r2, [r5, #0]
 80069c2:	461a      	mov	r2, r3
 80069c4:	f7fb f9b1 	bl	8001d2a <_read>
 80069c8:	1c43      	adds	r3, r0, #1
 80069ca:	d102      	bne.n	80069d2 <_read_r+0x1e>
 80069cc:	682b      	ldr	r3, [r5, #0]
 80069ce:	b103      	cbz	r3, 80069d2 <_read_r+0x1e>
 80069d0:	6023      	str	r3, [r4, #0]
 80069d2:	bd38      	pop	{r3, r4, r5, pc}
 80069d4:	20000458 	.word	0x20000458

080069d8 <floor>:
 80069d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80069dc:	f3c1 580a 	ubfx	r8, r1, #20, #11
 80069e0:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 80069e4:	2e13      	cmp	r6, #19
 80069e6:	4602      	mov	r2, r0
 80069e8:	460b      	mov	r3, r1
 80069ea:	4607      	mov	r7, r0
 80069ec:	460c      	mov	r4, r1
 80069ee:	4605      	mov	r5, r0
 80069f0:	dc34      	bgt.n	8006a5c <floor+0x84>
 80069f2:	2e00      	cmp	r6, #0
 80069f4:	da15      	bge.n	8006a22 <floor+0x4a>
 80069f6:	a334      	add	r3, pc, #208	; (adr r3, 8006ac8 <floor+0xf0>)
 80069f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069fc:	f7f9 fbb6 	bl	800016c <__adddf3>
 8006a00:	2200      	movs	r2, #0
 8006a02:	2300      	movs	r3, #0
 8006a04:	f7f9 fff8 	bl	80009f8 <__aeabi_dcmpgt>
 8006a08:	b140      	cbz	r0, 8006a1c <floor+0x44>
 8006a0a:	2c00      	cmp	r4, #0
 8006a0c:	da59      	bge.n	8006ac2 <floor+0xea>
 8006a0e:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8006a12:	ea57 0503 	orrs.w	r5, r7, r3
 8006a16:	d001      	beq.n	8006a1c <floor+0x44>
 8006a18:	2500      	movs	r5, #0
 8006a1a:	4c2d      	ldr	r4, [pc, #180]	; (8006ad0 <floor+0xf8>)
 8006a1c:	4623      	mov	r3, r4
 8006a1e:	462f      	mov	r7, r5
 8006a20:	e025      	b.n	8006a6e <floor+0x96>
 8006a22:	4a2c      	ldr	r2, [pc, #176]	; (8006ad4 <floor+0xfc>)
 8006a24:	fa42 f806 	asr.w	r8, r2, r6
 8006a28:	ea01 0208 	and.w	r2, r1, r8
 8006a2c:	4302      	orrs	r2, r0
 8006a2e:	d01e      	beq.n	8006a6e <floor+0x96>
 8006a30:	a325      	add	r3, pc, #148	; (adr r3, 8006ac8 <floor+0xf0>)
 8006a32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a36:	f7f9 fb99 	bl	800016c <__adddf3>
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	f7f9 ffdb 	bl	80009f8 <__aeabi_dcmpgt>
 8006a42:	2800      	cmp	r0, #0
 8006a44:	d0ea      	beq.n	8006a1c <floor+0x44>
 8006a46:	2c00      	cmp	r4, #0
 8006a48:	bfbe      	ittt	lt
 8006a4a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8006a4e:	fa43 f606 	asrlt.w	r6, r3, r6
 8006a52:	19a4      	addlt	r4, r4, r6
 8006a54:	2500      	movs	r5, #0
 8006a56:	ea24 0408 	bic.w	r4, r4, r8
 8006a5a:	e7df      	b.n	8006a1c <floor+0x44>
 8006a5c:	2e33      	cmp	r6, #51	; 0x33
 8006a5e:	dd0a      	ble.n	8006a76 <floor+0x9e>
 8006a60:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8006a64:	d103      	bne.n	8006a6e <floor+0x96>
 8006a66:	f7f9 fb81 	bl	800016c <__adddf3>
 8006a6a:	4607      	mov	r7, r0
 8006a6c:	460b      	mov	r3, r1
 8006a6e:	4638      	mov	r0, r7
 8006a70:	4619      	mov	r1, r3
 8006a72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a76:	f04f 32ff 	mov.w	r2, #4294967295
 8006a7a:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 8006a7e:	fa22 f808 	lsr.w	r8, r2, r8
 8006a82:	ea18 0f00 	tst.w	r8, r0
 8006a86:	d0f2      	beq.n	8006a6e <floor+0x96>
 8006a88:	a30f      	add	r3, pc, #60	; (adr r3, 8006ac8 <floor+0xf0>)
 8006a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a8e:	f7f9 fb6d 	bl	800016c <__adddf3>
 8006a92:	2200      	movs	r2, #0
 8006a94:	2300      	movs	r3, #0
 8006a96:	f7f9 ffaf 	bl	80009f8 <__aeabi_dcmpgt>
 8006a9a:	2800      	cmp	r0, #0
 8006a9c:	d0be      	beq.n	8006a1c <floor+0x44>
 8006a9e:	2c00      	cmp	r4, #0
 8006aa0:	da02      	bge.n	8006aa8 <floor+0xd0>
 8006aa2:	2e14      	cmp	r6, #20
 8006aa4:	d103      	bne.n	8006aae <floor+0xd6>
 8006aa6:	3401      	adds	r4, #1
 8006aa8:	ea25 0508 	bic.w	r5, r5, r8
 8006aac:	e7b6      	b.n	8006a1c <floor+0x44>
 8006aae:	2301      	movs	r3, #1
 8006ab0:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8006ab4:	fa03 f606 	lsl.w	r6, r3, r6
 8006ab8:	4435      	add	r5, r6
 8006aba:	42bd      	cmp	r5, r7
 8006abc:	bf38      	it	cc
 8006abe:	18e4      	addcc	r4, r4, r3
 8006ac0:	e7f2      	b.n	8006aa8 <floor+0xd0>
 8006ac2:	2500      	movs	r5, #0
 8006ac4:	462c      	mov	r4, r5
 8006ac6:	e7a9      	b.n	8006a1c <floor+0x44>
 8006ac8:	8800759c 	.word	0x8800759c
 8006acc:	7e37e43c 	.word	0x7e37e43c
 8006ad0:	bff00000 	.word	0xbff00000
 8006ad4:	000fffff 	.word	0x000fffff

08006ad8 <pow>:
 8006ad8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006adc:	461f      	mov	r7, r3
 8006ade:	4680      	mov	r8, r0
 8006ae0:	4689      	mov	r9, r1
 8006ae2:	4616      	mov	r6, r2
 8006ae4:	f000 f8a4 	bl	8006c30 <__ieee754_pow>
 8006ae8:	4b4d      	ldr	r3, [pc, #308]	; (8006c20 <pow+0x148>)
 8006aea:	4604      	mov	r4, r0
 8006aec:	f993 3000 	ldrsb.w	r3, [r3]
 8006af0:	460d      	mov	r5, r1
 8006af2:	3301      	adds	r3, #1
 8006af4:	d015      	beq.n	8006b22 <pow+0x4a>
 8006af6:	4632      	mov	r2, r6
 8006af8:	463b      	mov	r3, r7
 8006afa:	4630      	mov	r0, r6
 8006afc:	4639      	mov	r1, r7
 8006afe:	f7f9 ff85 	bl	8000a0c <__aeabi_dcmpun>
 8006b02:	b970      	cbnz	r0, 8006b22 <pow+0x4a>
 8006b04:	4642      	mov	r2, r8
 8006b06:	464b      	mov	r3, r9
 8006b08:	4640      	mov	r0, r8
 8006b0a:	4649      	mov	r1, r9
 8006b0c:	f7f9 ff7e 	bl	8000a0c <__aeabi_dcmpun>
 8006b10:	2200      	movs	r2, #0
 8006b12:	2300      	movs	r3, #0
 8006b14:	b148      	cbz	r0, 8006b2a <pow+0x52>
 8006b16:	4630      	mov	r0, r6
 8006b18:	4639      	mov	r1, r7
 8006b1a:	f7f9 ff45 	bl	80009a8 <__aeabi_dcmpeq>
 8006b1e:	2800      	cmp	r0, #0
 8006b20:	d17b      	bne.n	8006c1a <pow+0x142>
 8006b22:	4620      	mov	r0, r4
 8006b24:	4629      	mov	r1, r5
 8006b26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b2a:	4640      	mov	r0, r8
 8006b2c:	4649      	mov	r1, r9
 8006b2e:	f7f9 ff3b 	bl	80009a8 <__aeabi_dcmpeq>
 8006b32:	b1e0      	cbz	r0, 8006b6e <pow+0x96>
 8006b34:	2200      	movs	r2, #0
 8006b36:	2300      	movs	r3, #0
 8006b38:	4630      	mov	r0, r6
 8006b3a:	4639      	mov	r1, r7
 8006b3c:	f7f9 ff34 	bl	80009a8 <__aeabi_dcmpeq>
 8006b40:	2800      	cmp	r0, #0
 8006b42:	d16a      	bne.n	8006c1a <pow+0x142>
 8006b44:	4630      	mov	r0, r6
 8006b46:	4639      	mov	r1, r7
 8006b48:	f000 fe37 	bl	80077ba <finite>
 8006b4c:	2800      	cmp	r0, #0
 8006b4e:	d0e8      	beq.n	8006b22 <pow+0x4a>
 8006b50:	2200      	movs	r2, #0
 8006b52:	2300      	movs	r3, #0
 8006b54:	4630      	mov	r0, r6
 8006b56:	4639      	mov	r1, r7
 8006b58:	f7f9 ff30 	bl	80009bc <__aeabi_dcmplt>
 8006b5c:	2800      	cmp	r0, #0
 8006b5e:	d0e0      	beq.n	8006b22 <pow+0x4a>
 8006b60:	f7fc fe60 	bl	8003824 <__errno>
 8006b64:	2321      	movs	r3, #33	; 0x21
 8006b66:	2400      	movs	r4, #0
 8006b68:	6003      	str	r3, [r0, #0]
 8006b6a:	4d2e      	ldr	r5, [pc, #184]	; (8006c24 <pow+0x14c>)
 8006b6c:	e7d9      	b.n	8006b22 <pow+0x4a>
 8006b6e:	4620      	mov	r0, r4
 8006b70:	4629      	mov	r1, r5
 8006b72:	f000 fe22 	bl	80077ba <finite>
 8006b76:	bba8      	cbnz	r0, 8006be4 <pow+0x10c>
 8006b78:	4640      	mov	r0, r8
 8006b7a:	4649      	mov	r1, r9
 8006b7c:	f000 fe1d 	bl	80077ba <finite>
 8006b80:	b380      	cbz	r0, 8006be4 <pow+0x10c>
 8006b82:	4630      	mov	r0, r6
 8006b84:	4639      	mov	r1, r7
 8006b86:	f000 fe18 	bl	80077ba <finite>
 8006b8a:	b358      	cbz	r0, 8006be4 <pow+0x10c>
 8006b8c:	4622      	mov	r2, r4
 8006b8e:	462b      	mov	r3, r5
 8006b90:	4620      	mov	r0, r4
 8006b92:	4629      	mov	r1, r5
 8006b94:	f7f9 ff3a 	bl	8000a0c <__aeabi_dcmpun>
 8006b98:	b160      	cbz	r0, 8006bb4 <pow+0xdc>
 8006b9a:	f7fc fe43 	bl	8003824 <__errno>
 8006b9e:	2321      	movs	r3, #33	; 0x21
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	6003      	str	r3, [r0, #0]
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	4610      	mov	r0, r2
 8006ba8:	4619      	mov	r1, r3
 8006baa:	f7f9 fdbf 	bl	800072c <__aeabi_ddiv>
 8006bae:	4604      	mov	r4, r0
 8006bb0:	460d      	mov	r5, r1
 8006bb2:	e7b6      	b.n	8006b22 <pow+0x4a>
 8006bb4:	f7fc fe36 	bl	8003824 <__errno>
 8006bb8:	2322      	movs	r3, #34	; 0x22
 8006bba:	2200      	movs	r2, #0
 8006bbc:	6003      	str	r3, [r0, #0]
 8006bbe:	4649      	mov	r1, r9
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	4640      	mov	r0, r8
 8006bc4:	f7f9 fefa 	bl	80009bc <__aeabi_dcmplt>
 8006bc8:	2400      	movs	r4, #0
 8006bca:	b148      	cbz	r0, 8006be0 <pow+0x108>
 8006bcc:	4630      	mov	r0, r6
 8006bce:	4639      	mov	r1, r7
 8006bd0:	f000 fdfa 	bl	80077c8 <rint>
 8006bd4:	4632      	mov	r2, r6
 8006bd6:	463b      	mov	r3, r7
 8006bd8:	f7f9 fee6 	bl	80009a8 <__aeabi_dcmpeq>
 8006bdc:	2800      	cmp	r0, #0
 8006bde:	d0c4      	beq.n	8006b6a <pow+0x92>
 8006be0:	4d11      	ldr	r5, [pc, #68]	; (8006c28 <pow+0x150>)
 8006be2:	e79e      	b.n	8006b22 <pow+0x4a>
 8006be4:	2200      	movs	r2, #0
 8006be6:	2300      	movs	r3, #0
 8006be8:	4620      	mov	r0, r4
 8006bea:	4629      	mov	r1, r5
 8006bec:	f7f9 fedc 	bl	80009a8 <__aeabi_dcmpeq>
 8006bf0:	2800      	cmp	r0, #0
 8006bf2:	d096      	beq.n	8006b22 <pow+0x4a>
 8006bf4:	4640      	mov	r0, r8
 8006bf6:	4649      	mov	r1, r9
 8006bf8:	f000 fddf 	bl	80077ba <finite>
 8006bfc:	2800      	cmp	r0, #0
 8006bfe:	d090      	beq.n	8006b22 <pow+0x4a>
 8006c00:	4630      	mov	r0, r6
 8006c02:	4639      	mov	r1, r7
 8006c04:	f000 fdd9 	bl	80077ba <finite>
 8006c08:	2800      	cmp	r0, #0
 8006c0a:	d08a      	beq.n	8006b22 <pow+0x4a>
 8006c0c:	f7fc fe0a 	bl	8003824 <__errno>
 8006c10:	2322      	movs	r3, #34	; 0x22
 8006c12:	2400      	movs	r4, #0
 8006c14:	2500      	movs	r5, #0
 8006c16:	6003      	str	r3, [r0, #0]
 8006c18:	e783      	b.n	8006b22 <pow+0x4a>
 8006c1a:	2400      	movs	r4, #0
 8006c1c:	4d03      	ldr	r5, [pc, #12]	; (8006c2c <pow+0x154>)
 8006c1e:	e780      	b.n	8006b22 <pow+0x4a>
 8006c20:	20000254 	.word	0x20000254
 8006c24:	fff00000 	.word	0xfff00000
 8006c28:	7ff00000 	.word	0x7ff00000
 8006c2c:	3ff00000 	.word	0x3ff00000

08006c30 <__ieee754_pow>:
 8006c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c34:	b093      	sub	sp, #76	; 0x4c
 8006c36:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006c3a:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 8006c3e:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8006c42:	ea55 0302 	orrs.w	r3, r5, r2
 8006c46:	4607      	mov	r7, r0
 8006c48:	4688      	mov	r8, r1
 8006c4a:	f000 84bf 	beq.w	80075cc <__ieee754_pow+0x99c>
 8006c4e:	4b7e      	ldr	r3, [pc, #504]	; (8006e48 <__ieee754_pow+0x218>)
 8006c50:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 8006c54:	429c      	cmp	r4, r3
 8006c56:	4689      	mov	r9, r1
 8006c58:	4682      	mov	sl, r0
 8006c5a:	dc09      	bgt.n	8006c70 <__ieee754_pow+0x40>
 8006c5c:	d103      	bne.n	8006c66 <__ieee754_pow+0x36>
 8006c5e:	b978      	cbnz	r0, 8006c80 <__ieee754_pow+0x50>
 8006c60:	42a5      	cmp	r5, r4
 8006c62:	dd02      	ble.n	8006c6a <__ieee754_pow+0x3a>
 8006c64:	e00c      	b.n	8006c80 <__ieee754_pow+0x50>
 8006c66:	429d      	cmp	r5, r3
 8006c68:	dc02      	bgt.n	8006c70 <__ieee754_pow+0x40>
 8006c6a:	429d      	cmp	r5, r3
 8006c6c:	d10e      	bne.n	8006c8c <__ieee754_pow+0x5c>
 8006c6e:	b16a      	cbz	r2, 8006c8c <__ieee754_pow+0x5c>
 8006c70:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8006c74:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8006c78:	ea54 030a 	orrs.w	r3, r4, sl
 8006c7c:	f000 84a6 	beq.w	80075cc <__ieee754_pow+0x99c>
 8006c80:	4872      	ldr	r0, [pc, #456]	; (8006e4c <__ieee754_pow+0x21c>)
 8006c82:	b013      	add	sp, #76	; 0x4c
 8006c84:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c88:	f7ff ba54 	b.w	8006134 <nan>
 8006c8c:	f1b9 0f00 	cmp.w	r9, #0
 8006c90:	da39      	bge.n	8006d06 <__ieee754_pow+0xd6>
 8006c92:	4b6f      	ldr	r3, [pc, #444]	; (8006e50 <__ieee754_pow+0x220>)
 8006c94:	429d      	cmp	r5, r3
 8006c96:	dc54      	bgt.n	8006d42 <__ieee754_pow+0x112>
 8006c98:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8006c9c:	429d      	cmp	r5, r3
 8006c9e:	f340 84a6 	ble.w	80075ee <__ieee754_pow+0x9be>
 8006ca2:	152b      	asrs	r3, r5, #20
 8006ca4:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8006ca8:	2b14      	cmp	r3, #20
 8006caa:	dd0f      	ble.n	8006ccc <__ieee754_pow+0x9c>
 8006cac:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8006cb0:	fa22 f103 	lsr.w	r1, r2, r3
 8006cb4:	fa01 f303 	lsl.w	r3, r1, r3
 8006cb8:	4293      	cmp	r3, r2
 8006cba:	f040 8498 	bne.w	80075ee <__ieee754_pow+0x9be>
 8006cbe:	f001 0101 	and.w	r1, r1, #1
 8006cc2:	f1c1 0302 	rsb	r3, r1, #2
 8006cc6:	9300      	str	r3, [sp, #0]
 8006cc8:	b182      	cbz	r2, 8006cec <__ieee754_pow+0xbc>
 8006cca:	e05e      	b.n	8006d8a <__ieee754_pow+0x15a>
 8006ccc:	2a00      	cmp	r2, #0
 8006cce:	d15a      	bne.n	8006d86 <__ieee754_pow+0x156>
 8006cd0:	f1c3 0314 	rsb	r3, r3, #20
 8006cd4:	fa45 f103 	asr.w	r1, r5, r3
 8006cd8:	fa01 f303 	lsl.w	r3, r1, r3
 8006cdc:	42ab      	cmp	r3, r5
 8006cde:	f040 8483 	bne.w	80075e8 <__ieee754_pow+0x9b8>
 8006ce2:	f001 0101 	and.w	r1, r1, #1
 8006ce6:	f1c1 0302 	rsb	r3, r1, #2
 8006cea:	9300      	str	r3, [sp, #0]
 8006cec:	4b59      	ldr	r3, [pc, #356]	; (8006e54 <__ieee754_pow+0x224>)
 8006cee:	429d      	cmp	r5, r3
 8006cf0:	d130      	bne.n	8006d54 <__ieee754_pow+0x124>
 8006cf2:	2e00      	cmp	r6, #0
 8006cf4:	f280 8474 	bge.w	80075e0 <__ieee754_pow+0x9b0>
 8006cf8:	463a      	mov	r2, r7
 8006cfa:	4643      	mov	r3, r8
 8006cfc:	2000      	movs	r0, #0
 8006cfe:	4955      	ldr	r1, [pc, #340]	; (8006e54 <__ieee754_pow+0x224>)
 8006d00:	f7f9 fd14 	bl	800072c <__aeabi_ddiv>
 8006d04:	e02f      	b.n	8006d66 <__ieee754_pow+0x136>
 8006d06:	2300      	movs	r3, #0
 8006d08:	9300      	str	r3, [sp, #0]
 8006d0a:	2a00      	cmp	r2, #0
 8006d0c:	d13d      	bne.n	8006d8a <__ieee754_pow+0x15a>
 8006d0e:	4b4e      	ldr	r3, [pc, #312]	; (8006e48 <__ieee754_pow+0x218>)
 8006d10:	429d      	cmp	r5, r3
 8006d12:	d1eb      	bne.n	8006cec <__ieee754_pow+0xbc>
 8006d14:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8006d18:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8006d1c:	ea53 030a 	orrs.w	r3, r3, sl
 8006d20:	f000 8454 	beq.w	80075cc <__ieee754_pow+0x99c>
 8006d24:	4b4c      	ldr	r3, [pc, #304]	; (8006e58 <__ieee754_pow+0x228>)
 8006d26:	429c      	cmp	r4, r3
 8006d28:	dd0d      	ble.n	8006d46 <__ieee754_pow+0x116>
 8006d2a:	2e00      	cmp	r6, #0
 8006d2c:	f280 8454 	bge.w	80075d8 <__ieee754_pow+0x9a8>
 8006d30:	f04f 0b00 	mov.w	fp, #0
 8006d34:	f04f 0c00 	mov.w	ip, #0
 8006d38:	4658      	mov	r0, fp
 8006d3a:	4661      	mov	r1, ip
 8006d3c:	b013      	add	sp, #76	; 0x4c
 8006d3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d42:	2302      	movs	r3, #2
 8006d44:	e7e0      	b.n	8006d08 <__ieee754_pow+0xd8>
 8006d46:	2e00      	cmp	r6, #0
 8006d48:	daf2      	bge.n	8006d30 <__ieee754_pow+0x100>
 8006d4a:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 8006d4e:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 8006d52:	e7f1      	b.n	8006d38 <__ieee754_pow+0x108>
 8006d54:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 8006d58:	d108      	bne.n	8006d6c <__ieee754_pow+0x13c>
 8006d5a:	463a      	mov	r2, r7
 8006d5c:	4643      	mov	r3, r8
 8006d5e:	4638      	mov	r0, r7
 8006d60:	4641      	mov	r1, r8
 8006d62:	f7f9 fbb9 	bl	80004d8 <__aeabi_dmul>
 8006d66:	4683      	mov	fp, r0
 8006d68:	468c      	mov	ip, r1
 8006d6a:	e7e5      	b.n	8006d38 <__ieee754_pow+0x108>
 8006d6c:	4b3b      	ldr	r3, [pc, #236]	; (8006e5c <__ieee754_pow+0x22c>)
 8006d6e:	429e      	cmp	r6, r3
 8006d70:	d10b      	bne.n	8006d8a <__ieee754_pow+0x15a>
 8006d72:	f1b9 0f00 	cmp.w	r9, #0
 8006d76:	db08      	blt.n	8006d8a <__ieee754_pow+0x15a>
 8006d78:	4638      	mov	r0, r7
 8006d7a:	4641      	mov	r1, r8
 8006d7c:	b013      	add	sp, #76	; 0x4c
 8006d7e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d82:	f000 bc6b 	b.w	800765c <__ieee754_sqrt>
 8006d86:	2300      	movs	r3, #0
 8006d88:	9300      	str	r3, [sp, #0]
 8006d8a:	4638      	mov	r0, r7
 8006d8c:	4641      	mov	r1, r8
 8006d8e:	f000 fd11 	bl	80077b4 <fabs>
 8006d92:	4683      	mov	fp, r0
 8006d94:	468c      	mov	ip, r1
 8006d96:	f1ba 0f00 	cmp.w	sl, #0
 8006d9a:	d129      	bne.n	8006df0 <__ieee754_pow+0x1c0>
 8006d9c:	b124      	cbz	r4, 8006da8 <__ieee754_pow+0x178>
 8006d9e:	4b2d      	ldr	r3, [pc, #180]	; (8006e54 <__ieee754_pow+0x224>)
 8006da0:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 8006da4:	429a      	cmp	r2, r3
 8006da6:	d123      	bne.n	8006df0 <__ieee754_pow+0x1c0>
 8006da8:	2e00      	cmp	r6, #0
 8006daa:	da07      	bge.n	8006dbc <__ieee754_pow+0x18c>
 8006dac:	465a      	mov	r2, fp
 8006dae:	4663      	mov	r3, ip
 8006db0:	2000      	movs	r0, #0
 8006db2:	4928      	ldr	r1, [pc, #160]	; (8006e54 <__ieee754_pow+0x224>)
 8006db4:	f7f9 fcba 	bl	800072c <__aeabi_ddiv>
 8006db8:	4683      	mov	fp, r0
 8006dba:	468c      	mov	ip, r1
 8006dbc:	f1b9 0f00 	cmp.w	r9, #0
 8006dc0:	daba      	bge.n	8006d38 <__ieee754_pow+0x108>
 8006dc2:	9b00      	ldr	r3, [sp, #0]
 8006dc4:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8006dc8:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8006dcc:	4323      	orrs	r3, r4
 8006dce:	d108      	bne.n	8006de2 <__ieee754_pow+0x1b2>
 8006dd0:	465a      	mov	r2, fp
 8006dd2:	4663      	mov	r3, ip
 8006dd4:	4658      	mov	r0, fp
 8006dd6:	4661      	mov	r1, ip
 8006dd8:	f7f9 f9c6 	bl	8000168 <__aeabi_dsub>
 8006ddc:	4602      	mov	r2, r0
 8006dde:	460b      	mov	r3, r1
 8006de0:	e78e      	b.n	8006d00 <__ieee754_pow+0xd0>
 8006de2:	9b00      	ldr	r3, [sp, #0]
 8006de4:	2b01      	cmp	r3, #1
 8006de6:	d1a7      	bne.n	8006d38 <__ieee754_pow+0x108>
 8006de8:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 8006dec:	469c      	mov	ip, r3
 8006dee:	e7a3      	b.n	8006d38 <__ieee754_pow+0x108>
 8006df0:	ea4f 73d9 	mov.w	r3, r9, lsr #31
 8006df4:	3b01      	subs	r3, #1
 8006df6:	930c      	str	r3, [sp, #48]	; 0x30
 8006df8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006dfa:	9b00      	ldr	r3, [sp, #0]
 8006dfc:	4313      	orrs	r3, r2
 8006dfe:	d104      	bne.n	8006e0a <__ieee754_pow+0x1da>
 8006e00:	463a      	mov	r2, r7
 8006e02:	4643      	mov	r3, r8
 8006e04:	4638      	mov	r0, r7
 8006e06:	4641      	mov	r1, r8
 8006e08:	e7e6      	b.n	8006dd8 <__ieee754_pow+0x1a8>
 8006e0a:	4b15      	ldr	r3, [pc, #84]	; (8006e60 <__ieee754_pow+0x230>)
 8006e0c:	429d      	cmp	r5, r3
 8006e0e:	f340 80f9 	ble.w	8007004 <__ieee754_pow+0x3d4>
 8006e12:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8006e16:	429d      	cmp	r5, r3
 8006e18:	4b0f      	ldr	r3, [pc, #60]	; (8006e58 <__ieee754_pow+0x228>)
 8006e1a:	dd09      	ble.n	8006e30 <__ieee754_pow+0x200>
 8006e1c:	429c      	cmp	r4, r3
 8006e1e:	dc0c      	bgt.n	8006e3a <__ieee754_pow+0x20a>
 8006e20:	2e00      	cmp	r6, #0
 8006e22:	da85      	bge.n	8006d30 <__ieee754_pow+0x100>
 8006e24:	a306      	add	r3, pc, #24	; (adr r3, 8006e40 <__ieee754_pow+0x210>)
 8006e26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e2a:	4610      	mov	r0, r2
 8006e2c:	4619      	mov	r1, r3
 8006e2e:	e798      	b.n	8006d62 <__ieee754_pow+0x132>
 8006e30:	429c      	cmp	r4, r3
 8006e32:	dbf5      	blt.n	8006e20 <__ieee754_pow+0x1f0>
 8006e34:	4b07      	ldr	r3, [pc, #28]	; (8006e54 <__ieee754_pow+0x224>)
 8006e36:	429c      	cmp	r4, r3
 8006e38:	dd14      	ble.n	8006e64 <__ieee754_pow+0x234>
 8006e3a:	2e00      	cmp	r6, #0
 8006e3c:	dcf2      	bgt.n	8006e24 <__ieee754_pow+0x1f4>
 8006e3e:	e777      	b.n	8006d30 <__ieee754_pow+0x100>
 8006e40:	8800759c 	.word	0x8800759c
 8006e44:	7e37e43c 	.word	0x7e37e43c
 8006e48:	7ff00000 	.word	0x7ff00000
 8006e4c:	08007dab 	.word	0x08007dab
 8006e50:	433fffff 	.word	0x433fffff
 8006e54:	3ff00000 	.word	0x3ff00000
 8006e58:	3fefffff 	.word	0x3fefffff
 8006e5c:	3fe00000 	.word	0x3fe00000
 8006e60:	41e00000 	.word	0x41e00000
 8006e64:	4661      	mov	r1, ip
 8006e66:	2200      	movs	r2, #0
 8006e68:	4658      	mov	r0, fp
 8006e6a:	4b61      	ldr	r3, [pc, #388]	; (8006ff0 <__ieee754_pow+0x3c0>)
 8006e6c:	f7f9 f97c 	bl	8000168 <__aeabi_dsub>
 8006e70:	a355      	add	r3, pc, #340	; (adr r3, 8006fc8 <__ieee754_pow+0x398>)
 8006e72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e76:	4604      	mov	r4, r0
 8006e78:	460d      	mov	r5, r1
 8006e7a:	f7f9 fb2d 	bl	80004d8 <__aeabi_dmul>
 8006e7e:	a354      	add	r3, pc, #336	; (adr r3, 8006fd0 <__ieee754_pow+0x3a0>)
 8006e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e84:	4606      	mov	r6, r0
 8006e86:	460f      	mov	r7, r1
 8006e88:	4620      	mov	r0, r4
 8006e8a:	4629      	mov	r1, r5
 8006e8c:	f7f9 fb24 	bl	80004d8 <__aeabi_dmul>
 8006e90:	2200      	movs	r2, #0
 8006e92:	4682      	mov	sl, r0
 8006e94:	468b      	mov	fp, r1
 8006e96:	4620      	mov	r0, r4
 8006e98:	4629      	mov	r1, r5
 8006e9a:	4b56      	ldr	r3, [pc, #344]	; (8006ff4 <__ieee754_pow+0x3c4>)
 8006e9c:	f7f9 fb1c 	bl	80004d8 <__aeabi_dmul>
 8006ea0:	4602      	mov	r2, r0
 8006ea2:	460b      	mov	r3, r1
 8006ea4:	a14c      	add	r1, pc, #304	; (adr r1, 8006fd8 <__ieee754_pow+0x3a8>)
 8006ea6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006eaa:	f7f9 f95d 	bl	8000168 <__aeabi_dsub>
 8006eae:	4622      	mov	r2, r4
 8006eb0:	462b      	mov	r3, r5
 8006eb2:	f7f9 fb11 	bl	80004d8 <__aeabi_dmul>
 8006eb6:	4602      	mov	r2, r0
 8006eb8:	460b      	mov	r3, r1
 8006eba:	2000      	movs	r0, #0
 8006ebc:	494e      	ldr	r1, [pc, #312]	; (8006ff8 <__ieee754_pow+0x3c8>)
 8006ebe:	f7f9 f953 	bl	8000168 <__aeabi_dsub>
 8006ec2:	4622      	mov	r2, r4
 8006ec4:	462b      	mov	r3, r5
 8006ec6:	4680      	mov	r8, r0
 8006ec8:	4689      	mov	r9, r1
 8006eca:	4620      	mov	r0, r4
 8006ecc:	4629      	mov	r1, r5
 8006ece:	f7f9 fb03 	bl	80004d8 <__aeabi_dmul>
 8006ed2:	4602      	mov	r2, r0
 8006ed4:	460b      	mov	r3, r1
 8006ed6:	4640      	mov	r0, r8
 8006ed8:	4649      	mov	r1, r9
 8006eda:	f7f9 fafd 	bl	80004d8 <__aeabi_dmul>
 8006ede:	a340      	add	r3, pc, #256	; (adr r3, 8006fe0 <__ieee754_pow+0x3b0>)
 8006ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ee4:	f7f9 faf8 	bl	80004d8 <__aeabi_dmul>
 8006ee8:	4602      	mov	r2, r0
 8006eea:	460b      	mov	r3, r1
 8006eec:	4650      	mov	r0, sl
 8006eee:	4659      	mov	r1, fp
 8006ef0:	f7f9 f93a 	bl	8000168 <__aeabi_dsub>
 8006ef4:	f04f 0a00 	mov.w	sl, #0
 8006ef8:	4602      	mov	r2, r0
 8006efa:	460b      	mov	r3, r1
 8006efc:	4604      	mov	r4, r0
 8006efe:	460d      	mov	r5, r1
 8006f00:	4630      	mov	r0, r6
 8006f02:	4639      	mov	r1, r7
 8006f04:	f7f9 f932 	bl	800016c <__adddf3>
 8006f08:	4632      	mov	r2, r6
 8006f0a:	463b      	mov	r3, r7
 8006f0c:	4650      	mov	r0, sl
 8006f0e:	468b      	mov	fp, r1
 8006f10:	f7f9 f92a 	bl	8000168 <__aeabi_dsub>
 8006f14:	4602      	mov	r2, r0
 8006f16:	460b      	mov	r3, r1
 8006f18:	4620      	mov	r0, r4
 8006f1a:	4629      	mov	r1, r5
 8006f1c:	f7f9 f924 	bl	8000168 <__aeabi_dsub>
 8006f20:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006f24:	9b00      	ldr	r3, [sp, #0]
 8006f26:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006f28:	3b01      	subs	r3, #1
 8006f2a:	4313      	orrs	r3, r2
 8006f2c:	f04f 0600 	mov.w	r6, #0
 8006f30:	f04f 0200 	mov.w	r2, #0
 8006f34:	bf0c      	ite	eq
 8006f36:	4b31      	ldreq	r3, [pc, #196]	; (8006ffc <__ieee754_pow+0x3cc>)
 8006f38:	4b2d      	ldrne	r3, [pc, #180]	; (8006ff0 <__ieee754_pow+0x3c0>)
 8006f3a:	4604      	mov	r4, r0
 8006f3c:	460d      	mov	r5, r1
 8006f3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006f42:	e9cd 2300 	strd	r2, r3, [sp]
 8006f46:	4632      	mov	r2, r6
 8006f48:	463b      	mov	r3, r7
 8006f4a:	f7f9 f90d 	bl	8000168 <__aeabi_dsub>
 8006f4e:	4652      	mov	r2, sl
 8006f50:	465b      	mov	r3, fp
 8006f52:	f7f9 fac1 	bl	80004d8 <__aeabi_dmul>
 8006f56:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006f5a:	4680      	mov	r8, r0
 8006f5c:	4689      	mov	r9, r1
 8006f5e:	4620      	mov	r0, r4
 8006f60:	4629      	mov	r1, r5
 8006f62:	f7f9 fab9 	bl	80004d8 <__aeabi_dmul>
 8006f66:	4602      	mov	r2, r0
 8006f68:	460b      	mov	r3, r1
 8006f6a:	4640      	mov	r0, r8
 8006f6c:	4649      	mov	r1, r9
 8006f6e:	f7f9 f8fd 	bl	800016c <__adddf3>
 8006f72:	4632      	mov	r2, r6
 8006f74:	463b      	mov	r3, r7
 8006f76:	4680      	mov	r8, r0
 8006f78:	4689      	mov	r9, r1
 8006f7a:	4650      	mov	r0, sl
 8006f7c:	4659      	mov	r1, fp
 8006f7e:	f7f9 faab 	bl	80004d8 <__aeabi_dmul>
 8006f82:	4604      	mov	r4, r0
 8006f84:	460d      	mov	r5, r1
 8006f86:	460b      	mov	r3, r1
 8006f88:	4602      	mov	r2, r0
 8006f8a:	4649      	mov	r1, r9
 8006f8c:	4640      	mov	r0, r8
 8006f8e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8006f92:	f7f9 f8eb 	bl	800016c <__adddf3>
 8006f96:	4b1a      	ldr	r3, [pc, #104]	; (8007000 <__ieee754_pow+0x3d0>)
 8006f98:	4682      	mov	sl, r0
 8006f9a:	4299      	cmp	r1, r3
 8006f9c:	460f      	mov	r7, r1
 8006f9e:	460e      	mov	r6, r1
 8006fa0:	f340 82ed 	ble.w	800757e <__ieee754_pow+0x94e>
 8006fa4:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8006fa8:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8006fac:	4303      	orrs	r3, r0
 8006fae:	f000 81e7 	beq.w	8007380 <__ieee754_pow+0x750>
 8006fb2:	a30d      	add	r3, pc, #52	; (adr r3, 8006fe8 <__ieee754_pow+0x3b8>)
 8006fb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fb8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006fbc:	f7f9 fa8c 	bl	80004d8 <__aeabi_dmul>
 8006fc0:	a309      	add	r3, pc, #36	; (adr r3, 8006fe8 <__ieee754_pow+0x3b8>)
 8006fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fc6:	e6cc      	b.n	8006d62 <__ieee754_pow+0x132>
 8006fc8:	60000000 	.word	0x60000000
 8006fcc:	3ff71547 	.word	0x3ff71547
 8006fd0:	f85ddf44 	.word	0xf85ddf44
 8006fd4:	3e54ae0b 	.word	0x3e54ae0b
 8006fd8:	55555555 	.word	0x55555555
 8006fdc:	3fd55555 	.word	0x3fd55555
 8006fe0:	652b82fe 	.word	0x652b82fe
 8006fe4:	3ff71547 	.word	0x3ff71547
 8006fe8:	8800759c 	.word	0x8800759c
 8006fec:	7e37e43c 	.word	0x7e37e43c
 8006ff0:	3ff00000 	.word	0x3ff00000
 8006ff4:	3fd00000 	.word	0x3fd00000
 8006ff8:	3fe00000 	.word	0x3fe00000
 8006ffc:	bff00000 	.word	0xbff00000
 8007000:	408fffff 	.word	0x408fffff
 8007004:	4bd4      	ldr	r3, [pc, #848]	; (8007358 <__ieee754_pow+0x728>)
 8007006:	2200      	movs	r2, #0
 8007008:	ea09 0303 	and.w	r3, r9, r3
 800700c:	b943      	cbnz	r3, 8007020 <__ieee754_pow+0x3f0>
 800700e:	4658      	mov	r0, fp
 8007010:	4661      	mov	r1, ip
 8007012:	4bd2      	ldr	r3, [pc, #840]	; (800735c <__ieee754_pow+0x72c>)
 8007014:	f7f9 fa60 	bl	80004d8 <__aeabi_dmul>
 8007018:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800701c:	4683      	mov	fp, r0
 800701e:	460c      	mov	r4, r1
 8007020:	1523      	asrs	r3, r4, #20
 8007022:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8007026:	4413      	add	r3, r2
 8007028:	930b      	str	r3, [sp, #44]	; 0x2c
 800702a:	4bcd      	ldr	r3, [pc, #820]	; (8007360 <__ieee754_pow+0x730>)
 800702c:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8007030:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8007034:	429c      	cmp	r4, r3
 8007036:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800703a:	dd08      	ble.n	800704e <__ieee754_pow+0x41e>
 800703c:	4bc9      	ldr	r3, [pc, #804]	; (8007364 <__ieee754_pow+0x734>)
 800703e:	429c      	cmp	r4, r3
 8007040:	f340 819c 	ble.w	800737c <__ieee754_pow+0x74c>
 8007044:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007046:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800704a:	3301      	adds	r3, #1
 800704c:	930b      	str	r3, [sp, #44]	; 0x2c
 800704e:	2600      	movs	r6, #0
 8007050:	00f3      	lsls	r3, r6, #3
 8007052:	930d      	str	r3, [sp, #52]	; 0x34
 8007054:	4bc4      	ldr	r3, [pc, #784]	; (8007368 <__ieee754_pow+0x738>)
 8007056:	4658      	mov	r0, fp
 8007058:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800705c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007060:	4629      	mov	r1, r5
 8007062:	461a      	mov	r2, r3
 8007064:	e9cd 3408 	strd	r3, r4, [sp, #32]
 8007068:	4623      	mov	r3, r4
 800706a:	f7f9 f87d 	bl	8000168 <__aeabi_dsub>
 800706e:	46da      	mov	sl, fp
 8007070:	462b      	mov	r3, r5
 8007072:	4652      	mov	r2, sl
 8007074:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8007078:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800707c:	f7f9 f876 	bl	800016c <__adddf3>
 8007080:	4602      	mov	r2, r0
 8007082:	460b      	mov	r3, r1
 8007084:	2000      	movs	r0, #0
 8007086:	49b9      	ldr	r1, [pc, #740]	; (800736c <__ieee754_pow+0x73c>)
 8007088:	f7f9 fb50 	bl	800072c <__aeabi_ddiv>
 800708c:	4602      	mov	r2, r0
 800708e:	460b      	mov	r3, r1
 8007090:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007094:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8007098:	f7f9 fa1e 	bl	80004d8 <__aeabi_dmul>
 800709c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80070a0:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 80070a4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80070a8:	2300      	movs	r3, #0
 80070aa:	2200      	movs	r2, #0
 80070ac:	46ab      	mov	fp, r5
 80070ae:	106d      	asrs	r5, r5, #1
 80070b0:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80070b4:	9304      	str	r3, [sp, #16]
 80070b6:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80070ba:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80070be:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 80070c2:	4640      	mov	r0, r8
 80070c4:	4649      	mov	r1, r9
 80070c6:	4614      	mov	r4, r2
 80070c8:	461d      	mov	r5, r3
 80070ca:	f7f9 fa05 	bl	80004d8 <__aeabi_dmul>
 80070ce:	4602      	mov	r2, r0
 80070d0:	460b      	mov	r3, r1
 80070d2:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80070d6:	f7f9 f847 	bl	8000168 <__aeabi_dsub>
 80070da:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80070de:	4606      	mov	r6, r0
 80070e0:	460f      	mov	r7, r1
 80070e2:	4620      	mov	r0, r4
 80070e4:	4629      	mov	r1, r5
 80070e6:	f7f9 f83f 	bl	8000168 <__aeabi_dsub>
 80070ea:	4602      	mov	r2, r0
 80070ec:	460b      	mov	r3, r1
 80070ee:	4650      	mov	r0, sl
 80070f0:	4659      	mov	r1, fp
 80070f2:	f7f9 f839 	bl	8000168 <__aeabi_dsub>
 80070f6:	4642      	mov	r2, r8
 80070f8:	464b      	mov	r3, r9
 80070fa:	f7f9 f9ed 	bl	80004d8 <__aeabi_dmul>
 80070fe:	4602      	mov	r2, r0
 8007100:	460b      	mov	r3, r1
 8007102:	4630      	mov	r0, r6
 8007104:	4639      	mov	r1, r7
 8007106:	f7f9 f82f 	bl	8000168 <__aeabi_dsub>
 800710a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800710e:	f7f9 f9e3 	bl	80004d8 <__aeabi_dmul>
 8007112:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007116:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800711a:	4610      	mov	r0, r2
 800711c:	4619      	mov	r1, r3
 800711e:	f7f9 f9db 	bl	80004d8 <__aeabi_dmul>
 8007122:	a37b      	add	r3, pc, #492	; (adr r3, 8007310 <__ieee754_pow+0x6e0>)
 8007124:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007128:	4604      	mov	r4, r0
 800712a:	460d      	mov	r5, r1
 800712c:	f7f9 f9d4 	bl	80004d8 <__aeabi_dmul>
 8007130:	a379      	add	r3, pc, #484	; (adr r3, 8007318 <__ieee754_pow+0x6e8>)
 8007132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007136:	f7f9 f819 	bl	800016c <__adddf3>
 800713a:	4622      	mov	r2, r4
 800713c:	462b      	mov	r3, r5
 800713e:	f7f9 f9cb 	bl	80004d8 <__aeabi_dmul>
 8007142:	a377      	add	r3, pc, #476	; (adr r3, 8007320 <__ieee754_pow+0x6f0>)
 8007144:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007148:	f7f9 f810 	bl	800016c <__adddf3>
 800714c:	4622      	mov	r2, r4
 800714e:	462b      	mov	r3, r5
 8007150:	f7f9 f9c2 	bl	80004d8 <__aeabi_dmul>
 8007154:	a374      	add	r3, pc, #464	; (adr r3, 8007328 <__ieee754_pow+0x6f8>)
 8007156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800715a:	f7f9 f807 	bl	800016c <__adddf3>
 800715e:	4622      	mov	r2, r4
 8007160:	462b      	mov	r3, r5
 8007162:	f7f9 f9b9 	bl	80004d8 <__aeabi_dmul>
 8007166:	a372      	add	r3, pc, #456	; (adr r3, 8007330 <__ieee754_pow+0x700>)
 8007168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800716c:	f7f8 fffe 	bl	800016c <__adddf3>
 8007170:	4622      	mov	r2, r4
 8007172:	462b      	mov	r3, r5
 8007174:	f7f9 f9b0 	bl	80004d8 <__aeabi_dmul>
 8007178:	a36f      	add	r3, pc, #444	; (adr r3, 8007338 <__ieee754_pow+0x708>)
 800717a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800717e:	f7f8 fff5 	bl	800016c <__adddf3>
 8007182:	4622      	mov	r2, r4
 8007184:	4606      	mov	r6, r0
 8007186:	460f      	mov	r7, r1
 8007188:	462b      	mov	r3, r5
 800718a:	4620      	mov	r0, r4
 800718c:	4629      	mov	r1, r5
 800718e:	f7f9 f9a3 	bl	80004d8 <__aeabi_dmul>
 8007192:	4602      	mov	r2, r0
 8007194:	460b      	mov	r3, r1
 8007196:	4630      	mov	r0, r6
 8007198:	4639      	mov	r1, r7
 800719a:	f7f9 f99d 	bl	80004d8 <__aeabi_dmul>
 800719e:	4604      	mov	r4, r0
 80071a0:	460d      	mov	r5, r1
 80071a2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80071a6:	4642      	mov	r2, r8
 80071a8:	464b      	mov	r3, r9
 80071aa:	f7f8 ffdf 	bl	800016c <__adddf3>
 80071ae:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80071b2:	f7f9 f991 	bl	80004d8 <__aeabi_dmul>
 80071b6:	4622      	mov	r2, r4
 80071b8:	462b      	mov	r3, r5
 80071ba:	f7f8 ffd7 	bl	800016c <__adddf3>
 80071be:	4642      	mov	r2, r8
 80071c0:	4606      	mov	r6, r0
 80071c2:	460f      	mov	r7, r1
 80071c4:	464b      	mov	r3, r9
 80071c6:	4640      	mov	r0, r8
 80071c8:	4649      	mov	r1, r9
 80071ca:	f7f9 f985 	bl	80004d8 <__aeabi_dmul>
 80071ce:	2200      	movs	r2, #0
 80071d0:	4b67      	ldr	r3, [pc, #412]	; (8007370 <__ieee754_pow+0x740>)
 80071d2:	4682      	mov	sl, r0
 80071d4:	468b      	mov	fp, r1
 80071d6:	f7f8 ffc9 	bl	800016c <__adddf3>
 80071da:	4632      	mov	r2, r6
 80071dc:	463b      	mov	r3, r7
 80071de:	f7f8 ffc5 	bl	800016c <__adddf3>
 80071e2:	9c04      	ldr	r4, [sp, #16]
 80071e4:	460d      	mov	r5, r1
 80071e6:	4622      	mov	r2, r4
 80071e8:	460b      	mov	r3, r1
 80071ea:	4640      	mov	r0, r8
 80071ec:	4649      	mov	r1, r9
 80071ee:	f7f9 f973 	bl	80004d8 <__aeabi_dmul>
 80071f2:	2200      	movs	r2, #0
 80071f4:	4680      	mov	r8, r0
 80071f6:	4689      	mov	r9, r1
 80071f8:	4620      	mov	r0, r4
 80071fa:	4629      	mov	r1, r5
 80071fc:	4b5c      	ldr	r3, [pc, #368]	; (8007370 <__ieee754_pow+0x740>)
 80071fe:	f7f8 ffb3 	bl	8000168 <__aeabi_dsub>
 8007202:	4652      	mov	r2, sl
 8007204:	465b      	mov	r3, fp
 8007206:	f7f8 ffaf 	bl	8000168 <__aeabi_dsub>
 800720a:	4602      	mov	r2, r0
 800720c:	460b      	mov	r3, r1
 800720e:	4630      	mov	r0, r6
 8007210:	4639      	mov	r1, r7
 8007212:	f7f8 ffa9 	bl	8000168 <__aeabi_dsub>
 8007216:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800721a:	f7f9 f95d 	bl	80004d8 <__aeabi_dmul>
 800721e:	4622      	mov	r2, r4
 8007220:	4606      	mov	r6, r0
 8007222:	460f      	mov	r7, r1
 8007224:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007228:	462b      	mov	r3, r5
 800722a:	f7f9 f955 	bl	80004d8 <__aeabi_dmul>
 800722e:	4602      	mov	r2, r0
 8007230:	460b      	mov	r3, r1
 8007232:	4630      	mov	r0, r6
 8007234:	4639      	mov	r1, r7
 8007236:	f7f8 ff99 	bl	800016c <__adddf3>
 800723a:	4606      	mov	r6, r0
 800723c:	460f      	mov	r7, r1
 800723e:	4602      	mov	r2, r0
 8007240:	460b      	mov	r3, r1
 8007242:	4640      	mov	r0, r8
 8007244:	4649      	mov	r1, r9
 8007246:	f7f8 ff91 	bl	800016c <__adddf3>
 800724a:	a33d      	add	r3, pc, #244	; (adr r3, 8007340 <__ieee754_pow+0x710>)
 800724c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007250:	9c04      	ldr	r4, [sp, #16]
 8007252:	460d      	mov	r5, r1
 8007254:	4620      	mov	r0, r4
 8007256:	f7f9 f93f 	bl	80004d8 <__aeabi_dmul>
 800725a:	4642      	mov	r2, r8
 800725c:	464b      	mov	r3, r9
 800725e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007262:	4620      	mov	r0, r4
 8007264:	4629      	mov	r1, r5
 8007266:	f7f8 ff7f 	bl	8000168 <__aeabi_dsub>
 800726a:	4602      	mov	r2, r0
 800726c:	460b      	mov	r3, r1
 800726e:	4630      	mov	r0, r6
 8007270:	4639      	mov	r1, r7
 8007272:	f7f8 ff79 	bl	8000168 <__aeabi_dsub>
 8007276:	a334      	add	r3, pc, #208	; (adr r3, 8007348 <__ieee754_pow+0x718>)
 8007278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800727c:	f7f9 f92c 	bl	80004d8 <__aeabi_dmul>
 8007280:	a333      	add	r3, pc, #204	; (adr r3, 8007350 <__ieee754_pow+0x720>)
 8007282:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007286:	4606      	mov	r6, r0
 8007288:	460f      	mov	r7, r1
 800728a:	4620      	mov	r0, r4
 800728c:	4629      	mov	r1, r5
 800728e:	f7f9 f923 	bl	80004d8 <__aeabi_dmul>
 8007292:	4602      	mov	r2, r0
 8007294:	460b      	mov	r3, r1
 8007296:	4630      	mov	r0, r6
 8007298:	4639      	mov	r1, r7
 800729a:	f7f8 ff67 	bl	800016c <__adddf3>
 800729e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80072a0:	4b34      	ldr	r3, [pc, #208]	; (8007374 <__ieee754_pow+0x744>)
 80072a2:	4413      	add	r3, r2
 80072a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072a8:	f7f8 ff60 	bl	800016c <__adddf3>
 80072ac:	4680      	mov	r8, r0
 80072ae:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80072b0:	4689      	mov	r9, r1
 80072b2:	f7f9 f8a7 	bl	8000404 <__aeabi_i2d>
 80072b6:	4604      	mov	r4, r0
 80072b8:	460d      	mov	r5, r1
 80072ba:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80072bc:	4b2e      	ldr	r3, [pc, #184]	; (8007378 <__ieee754_pow+0x748>)
 80072be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80072c2:	4413      	add	r3, r2
 80072c4:	e9d3 6700 	ldrd	r6, r7, [r3]
 80072c8:	4642      	mov	r2, r8
 80072ca:	464b      	mov	r3, r9
 80072cc:	f7f8 ff4e 	bl	800016c <__adddf3>
 80072d0:	4632      	mov	r2, r6
 80072d2:	463b      	mov	r3, r7
 80072d4:	f7f8 ff4a 	bl	800016c <__adddf3>
 80072d8:	4622      	mov	r2, r4
 80072da:	462b      	mov	r3, r5
 80072dc:	f7f8 ff46 	bl	800016c <__adddf3>
 80072e0:	f8dd a010 	ldr.w	sl, [sp, #16]
 80072e4:	4622      	mov	r2, r4
 80072e6:	462b      	mov	r3, r5
 80072e8:	4650      	mov	r0, sl
 80072ea:	468b      	mov	fp, r1
 80072ec:	f7f8 ff3c 	bl	8000168 <__aeabi_dsub>
 80072f0:	4632      	mov	r2, r6
 80072f2:	463b      	mov	r3, r7
 80072f4:	f7f8 ff38 	bl	8000168 <__aeabi_dsub>
 80072f8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80072fc:	f7f8 ff34 	bl	8000168 <__aeabi_dsub>
 8007300:	4602      	mov	r2, r0
 8007302:	460b      	mov	r3, r1
 8007304:	4640      	mov	r0, r8
 8007306:	4649      	mov	r1, r9
 8007308:	e608      	b.n	8006f1c <__ieee754_pow+0x2ec>
 800730a:	bf00      	nop
 800730c:	f3af 8000 	nop.w
 8007310:	4a454eef 	.word	0x4a454eef
 8007314:	3fca7e28 	.word	0x3fca7e28
 8007318:	93c9db65 	.word	0x93c9db65
 800731c:	3fcd864a 	.word	0x3fcd864a
 8007320:	a91d4101 	.word	0xa91d4101
 8007324:	3fd17460 	.word	0x3fd17460
 8007328:	518f264d 	.word	0x518f264d
 800732c:	3fd55555 	.word	0x3fd55555
 8007330:	db6fabff 	.word	0xdb6fabff
 8007334:	3fdb6db6 	.word	0x3fdb6db6
 8007338:	33333303 	.word	0x33333303
 800733c:	3fe33333 	.word	0x3fe33333
 8007340:	e0000000 	.word	0xe0000000
 8007344:	3feec709 	.word	0x3feec709
 8007348:	dc3a03fd 	.word	0xdc3a03fd
 800734c:	3feec709 	.word	0x3feec709
 8007350:	145b01f5 	.word	0x145b01f5
 8007354:	be3e2fe0 	.word	0xbe3e2fe0
 8007358:	7ff00000 	.word	0x7ff00000
 800735c:	43400000 	.word	0x43400000
 8007360:	0003988e 	.word	0x0003988e
 8007364:	000bb679 	.word	0x000bb679
 8007368:	08008130 	.word	0x08008130
 800736c:	3ff00000 	.word	0x3ff00000
 8007370:	40080000 	.word	0x40080000
 8007374:	08008150 	.word	0x08008150
 8007378:	08008140 	.word	0x08008140
 800737c:	2601      	movs	r6, #1
 800737e:	e667      	b.n	8007050 <__ieee754_pow+0x420>
 8007380:	a39d      	add	r3, pc, #628	; (adr r3, 80075f8 <__ieee754_pow+0x9c8>)
 8007382:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007386:	4640      	mov	r0, r8
 8007388:	4649      	mov	r1, r9
 800738a:	f7f8 feef 	bl	800016c <__adddf3>
 800738e:	4622      	mov	r2, r4
 8007390:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007394:	462b      	mov	r3, r5
 8007396:	4650      	mov	r0, sl
 8007398:	4639      	mov	r1, r7
 800739a:	f7f8 fee5 	bl	8000168 <__aeabi_dsub>
 800739e:	4602      	mov	r2, r0
 80073a0:	460b      	mov	r3, r1
 80073a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80073a6:	f7f9 fb27 	bl	80009f8 <__aeabi_dcmpgt>
 80073aa:	2800      	cmp	r0, #0
 80073ac:	f47f ae01 	bne.w	8006fb2 <__ieee754_pow+0x382>
 80073b0:	4aa5      	ldr	r2, [pc, #660]	; (8007648 <__ieee754_pow+0xa18>)
 80073b2:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 80073b6:	4293      	cmp	r3, r2
 80073b8:	f340 8103 	ble.w	80075c2 <__ieee754_pow+0x992>
 80073bc:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80073c0:	2000      	movs	r0, #0
 80073c2:	151b      	asrs	r3, r3, #20
 80073c4:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80073c8:	fa4a f303 	asr.w	r3, sl, r3
 80073cc:	4433      	add	r3, r6
 80073ce:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80073d2:	4f9e      	ldr	r7, [pc, #632]	; (800764c <__ieee754_pow+0xa1c>)
 80073d4:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80073d8:	4117      	asrs	r7, r2
 80073da:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80073de:	ea23 0107 	bic.w	r1, r3, r7
 80073e2:	f1c2 0214 	rsb	r2, r2, #20
 80073e6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80073ea:	460b      	mov	r3, r1
 80073ec:	fa4a fa02 	asr.w	sl, sl, r2
 80073f0:	2e00      	cmp	r6, #0
 80073f2:	4602      	mov	r2, r0
 80073f4:	4629      	mov	r1, r5
 80073f6:	4620      	mov	r0, r4
 80073f8:	bfb8      	it	lt
 80073fa:	f1ca 0a00 	rsblt	sl, sl, #0
 80073fe:	f7f8 feb3 	bl	8000168 <__aeabi_dsub>
 8007402:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007406:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800740a:	2400      	movs	r4, #0
 800740c:	4642      	mov	r2, r8
 800740e:	464b      	mov	r3, r9
 8007410:	f7f8 feac 	bl	800016c <__adddf3>
 8007414:	a37a      	add	r3, pc, #488	; (adr r3, 8007600 <__ieee754_pow+0x9d0>)
 8007416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800741a:	4620      	mov	r0, r4
 800741c:	460d      	mov	r5, r1
 800741e:	f7f9 f85b 	bl	80004d8 <__aeabi_dmul>
 8007422:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007426:	4606      	mov	r6, r0
 8007428:	460f      	mov	r7, r1
 800742a:	4620      	mov	r0, r4
 800742c:	4629      	mov	r1, r5
 800742e:	f7f8 fe9b 	bl	8000168 <__aeabi_dsub>
 8007432:	4602      	mov	r2, r0
 8007434:	460b      	mov	r3, r1
 8007436:	4640      	mov	r0, r8
 8007438:	4649      	mov	r1, r9
 800743a:	f7f8 fe95 	bl	8000168 <__aeabi_dsub>
 800743e:	a372      	add	r3, pc, #456	; (adr r3, 8007608 <__ieee754_pow+0x9d8>)
 8007440:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007444:	f7f9 f848 	bl	80004d8 <__aeabi_dmul>
 8007448:	a371      	add	r3, pc, #452	; (adr r3, 8007610 <__ieee754_pow+0x9e0>)
 800744a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800744e:	4680      	mov	r8, r0
 8007450:	4689      	mov	r9, r1
 8007452:	4620      	mov	r0, r4
 8007454:	4629      	mov	r1, r5
 8007456:	f7f9 f83f 	bl	80004d8 <__aeabi_dmul>
 800745a:	4602      	mov	r2, r0
 800745c:	460b      	mov	r3, r1
 800745e:	4640      	mov	r0, r8
 8007460:	4649      	mov	r1, r9
 8007462:	f7f8 fe83 	bl	800016c <__adddf3>
 8007466:	4604      	mov	r4, r0
 8007468:	460d      	mov	r5, r1
 800746a:	4602      	mov	r2, r0
 800746c:	460b      	mov	r3, r1
 800746e:	4630      	mov	r0, r6
 8007470:	4639      	mov	r1, r7
 8007472:	f7f8 fe7b 	bl	800016c <__adddf3>
 8007476:	4632      	mov	r2, r6
 8007478:	463b      	mov	r3, r7
 800747a:	4680      	mov	r8, r0
 800747c:	4689      	mov	r9, r1
 800747e:	f7f8 fe73 	bl	8000168 <__aeabi_dsub>
 8007482:	4602      	mov	r2, r0
 8007484:	460b      	mov	r3, r1
 8007486:	4620      	mov	r0, r4
 8007488:	4629      	mov	r1, r5
 800748a:	f7f8 fe6d 	bl	8000168 <__aeabi_dsub>
 800748e:	4642      	mov	r2, r8
 8007490:	4606      	mov	r6, r0
 8007492:	460f      	mov	r7, r1
 8007494:	464b      	mov	r3, r9
 8007496:	4640      	mov	r0, r8
 8007498:	4649      	mov	r1, r9
 800749a:	f7f9 f81d 	bl	80004d8 <__aeabi_dmul>
 800749e:	a35e      	add	r3, pc, #376	; (adr r3, 8007618 <__ieee754_pow+0x9e8>)
 80074a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074a4:	4604      	mov	r4, r0
 80074a6:	460d      	mov	r5, r1
 80074a8:	f7f9 f816 	bl	80004d8 <__aeabi_dmul>
 80074ac:	a35c      	add	r3, pc, #368	; (adr r3, 8007620 <__ieee754_pow+0x9f0>)
 80074ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074b2:	f7f8 fe59 	bl	8000168 <__aeabi_dsub>
 80074b6:	4622      	mov	r2, r4
 80074b8:	462b      	mov	r3, r5
 80074ba:	f7f9 f80d 	bl	80004d8 <__aeabi_dmul>
 80074be:	a35a      	add	r3, pc, #360	; (adr r3, 8007628 <__ieee754_pow+0x9f8>)
 80074c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074c4:	f7f8 fe52 	bl	800016c <__adddf3>
 80074c8:	4622      	mov	r2, r4
 80074ca:	462b      	mov	r3, r5
 80074cc:	f7f9 f804 	bl	80004d8 <__aeabi_dmul>
 80074d0:	a357      	add	r3, pc, #348	; (adr r3, 8007630 <__ieee754_pow+0xa00>)
 80074d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074d6:	f7f8 fe47 	bl	8000168 <__aeabi_dsub>
 80074da:	4622      	mov	r2, r4
 80074dc:	462b      	mov	r3, r5
 80074de:	f7f8 fffb 	bl	80004d8 <__aeabi_dmul>
 80074e2:	a355      	add	r3, pc, #340	; (adr r3, 8007638 <__ieee754_pow+0xa08>)
 80074e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074e8:	f7f8 fe40 	bl	800016c <__adddf3>
 80074ec:	4622      	mov	r2, r4
 80074ee:	462b      	mov	r3, r5
 80074f0:	f7f8 fff2 	bl	80004d8 <__aeabi_dmul>
 80074f4:	4602      	mov	r2, r0
 80074f6:	460b      	mov	r3, r1
 80074f8:	4640      	mov	r0, r8
 80074fa:	4649      	mov	r1, r9
 80074fc:	f7f8 fe34 	bl	8000168 <__aeabi_dsub>
 8007500:	4604      	mov	r4, r0
 8007502:	460d      	mov	r5, r1
 8007504:	4602      	mov	r2, r0
 8007506:	460b      	mov	r3, r1
 8007508:	4640      	mov	r0, r8
 800750a:	4649      	mov	r1, r9
 800750c:	f7f8 ffe4 	bl	80004d8 <__aeabi_dmul>
 8007510:	2200      	movs	r2, #0
 8007512:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007516:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800751a:	4620      	mov	r0, r4
 800751c:	4629      	mov	r1, r5
 800751e:	f7f8 fe23 	bl	8000168 <__aeabi_dsub>
 8007522:	4602      	mov	r2, r0
 8007524:	460b      	mov	r3, r1
 8007526:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800752a:	f7f9 f8ff 	bl	800072c <__aeabi_ddiv>
 800752e:	4632      	mov	r2, r6
 8007530:	4604      	mov	r4, r0
 8007532:	460d      	mov	r5, r1
 8007534:	463b      	mov	r3, r7
 8007536:	4640      	mov	r0, r8
 8007538:	4649      	mov	r1, r9
 800753a:	f7f8 ffcd 	bl	80004d8 <__aeabi_dmul>
 800753e:	4632      	mov	r2, r6
 8007540:	463b      	mov	r3, r7
 8007542:	f7f8 fe13 	bl	800016c <__adddf3>
 8007546:	4602      	mov	r2, r0
 8007548:	460b      	mov	r3, r1
 800754a:	4620      	mov	r0, r4
 800754c:	4629      	mov	r1, r5
 800754e:	f7f8 fe0b 	bl	8000168 <__aeabi_dsub>
 8007552:	4642      	mov	r2, r8
 8007554:	464b      	mov	r3, r9
 8007556:	f7f8 fe07 	bl	8000168 <__aeabi_dsub>
 800755a:	4602      	mov	r2, r0
 800755c:	460b      	mov	r3, r1
 800755e:	2000      	movs	r0, #0
 8007560:	493b      	ldr	r1, [pc, #236]	; (8007650 <__ieee754_pow+0xa20>)
 8007562:	f7f8 fe01 	bl	8000168 <__aeabi_dsub>
 8007566:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800756a:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800756e:	da2b      	bge.n	80075c8 <__ieee754_pow+0x998>
 8007570:	4652      	mov	r2, sl
 8007572:	f000 f9b5 	bl	80078e0 <scalbn>
 8007576:	e9dd 2300 	ldrd	r2, r3, [sp]
 800757a:	f7ff bbf2 	b.w	8006d62 <__ieee754_pow+0x132>
 800757e:	4b35      	ldr	r3, [pc, #212]	; (8007654 <__ieee754_pow+0xa24>)
 8007580:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8007584:	429f      	cmp	r7, r3
 8007586:	f77f af13 	ble.w	80073b0 <__ieee754_pow+0x780>
 800758a:	4b33      	ldr	r3, [pc, #204]	; (8007658 <__ieee754_pow+0xa28>)
 800758c:	440b      	add	r3, r1
 800758e:	4303      	orrs	r3, r0
 8007590:	d00b      	beq.n	80075aa <__ieee754_pow+0x97a>
 8007592:	a32b      	add	r3, pc, #172	; (adr r3, 8007640 <__ieee754_pow+0xa10>)
 8007594:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007598:	e9dd 0100 	ldrd	r0, r1, [sp]
 800759c:	f7f8 ff9c 	bl	80004d8 <__aeabi_dmul>
 80075a0:	a327      	add	r3, pc, #156	; (adr r3, 8007640 <__ieee754_pow+0xa10>)
 80075a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075a6:	f7ff bbdc 	b.w	8006d62 <__ieee754_pow+0x132>
 80075aa:	4622      	mov	r2, r4
 80075ac:	462b      	mov	r3, r5
 80075ae:	f7f8 fddb 	bl	8000168 <__aeabi_dsub>
 80075b2:	4642      	mov	r2, r8
 80075b4:	464b      	mov	r3, r9
 80075b6:	f7f9 fa15 	bl	80009e4 <__aeabi_dcmpge>
 80075ba:	2800      	cmp	r0, #0
 80075bc:	f43f aef8 	beq.w	80073b0 <__ieee754_pow+0x780>
 80075c0:	e7e7      	b.n	8007592 <__ieee754_pow+0x962>
 80075c2:	f04f 0a00 	mov.w	sl, #0
 80075c6:	e71e      	b.n	8007406 <__ieee754_pow+0x7d6>
 80075c8:	4621      	mov	r1, r4
 80075ca:	e7d4      	b.n	8007576 <__ieee754_pow+0x946>
 80075cc:	f04f 0b00 	mov.w	fp, #0
 80075d0:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8007650 <__ieee754_pow+0xa20>
 80075d4:	f7ff bbb0 	b.w	8006d38 <__ieee754_pow+0x108>
 80075d8:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 80075dc:	f7ff bbac 	b.w	8006d38 <__ieee754_pow+0x108>
 80075e0:	4638      	mov	r0, r7
 80075e2:	4641      	mov	r1, r8
 80075e4:	f7ff bbbf 	b.w	8006d66 <__ieee754_pow+0x136>
 80075e8:	9200      	str	r2, [sp, #0]
 80075ea:	f7ff bb7f 	b.w	8006cec <__ieee754_pow+0xbc>
 80075ee:	2300      	movs	r3, #0
 80075f0:	f7ff bb69 	b.w	8006cc6 <__ieee754_pow+0x96>
 80075f4:	f3af 8000 	nop.w
 80075f8:	652b82fe 	.word	0x652b82fe
 80075fc:	3c971547 	.word	0x3c971547
 8007600:	00000000 	.word	0x00000000
 8007604:	3fe62e43 	.word	0x3fe62e43
 8007608:	fefa39ef 	.word	0xfefa39ef
 800760c:	3fe62e42 	.word	0x3fe62e42
 8007610:	0ca86c39 	.word	0x0ca86c39
 8007614:	be205c61 	.word	0xbe205c61
 8007618:	72bea4d0 	.word	0x72bea4d0
 800761c:	3e663769 	.word	0x3e663769
 8007620:	c5d26bf1 	.word	0xc5d26bf1
 8007624:	3ebbbd41 	.word	0x3ebbbd41
 8007628:	af25de2c 	.word	0xaf25de2c
 800762c:	3f11566a 	.word	0x3f11566a
 8007630:	16bebd93 	.word	0x16bebd93
 8007634:	3f66c16c 	.word	0x3f66c16c
 8007638:	5555553e 	.word	0x5555553e
 800763c:	3fc55555 	.word	0x3fc55555
 8007640:	c2f8f359 	.word	0xc2f8f359
 8007644:	01a56e1f 	.word	0x01a56e1f
 8007648:	3fe00000 	.word	0x3fe00000
 800764c:	000fffff 	.word	0x000fffff
 8007650:	3ff00000 	.word	0x3ff00000
 8007654:	4090cbff 	.word	0x4090cbff
 8007658:	3f6f3400 	.word	0x3f6f3400

0800765c <__ieee754_sqrt>:
 800765c:	f8df c150 	ldr.w	ip, [pc, #336]	; 80077b0 <__ieee754_sqrt+0x154>
 8007660:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007664:	ea3c 0c01 	bics.w	ip, ip, r1
 8007668:	460b      	mov	r3, r1
 800766a:	4606      	mov	r6, r0
 800766c:	460d      	mov	r5, r1
 800766e:	460a      	mov	r2, r1
 8007670:	4607      	mov	r7, r0
 8007672:	4604      	mov	r4, r0
 8007674:	d10e      	bne.n	8007694 <__ieee754_sqrt+0x38>
 8007676:	4602      	mov	r2, r0
 8007678:	f7f8 ff2e 	bl	80004d8 <__aeabi_dmul>
 800767c:	4602      	mov	r2, r0
 800767e:	460b      	mov	r3, r1
 8007680:	4630      	mov	r0, r6
 8007682:	4629      	mov	r1, r5
 8007684:	f7f8 fd72 	bl	800016c <__adddf3>
 8007688:	4606      	mov	r6, r0
 800768a:	460d      	mov	r5, r1
 800768c:	4630      	mov	r0, r6
 800768e:	4629      	mov	r1, r5
 8007690:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007694:	2900      	cmp	r1, #0
 8007696:	dc0d      	bgt.n	80076b4 <__ieee754_sqrt+0x58>
 8007698:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 800769c:	ea5c 0707 	orrs.w	r7, ip, r7
 80076a0:	d0f4      	beq.n	800768c <__ieee754_sqrt+0x30>
 80076a2:	b139      	cbz	r1, 80076b4 <__ieee754_sqrt+0x58>
 80076a4:	4602      	mov	r2, r0
 80076a6:	f7f8 fd5f 	bl	8000168 <__aeabi_dsub>
 80076aa:	4602      	mov	r2, r0
 80076ac:	460b      	mov	r3, r1
 80076ae:	f7f9 f83d 	bl	800072c <__aeabi_ddiv>
 80076b2:	e7e9      	b.n	8007688 <__ieee754_sqrt+0x2c>
 80076b4:	1512      	asrs	r2, r2, #20
 80076b6:	d074      	beq.n	80077a2 <__ieee754_sqrt+0x146>
 80076b8:	2000      	movs	r0, #0
 80076ba:	07d5      	lsls	r5, r2, #31
 80076bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80076c0:	f443 1180 	orr.w	r1, r3, #1048576	; 0x100000
 80076c4:	bf5e      	ittt	pl
 80076c6:	0fe3      	lsrpl	r3, r4, #31
 80076c8:	0064      	lslpl	r4, r4, #1
 80076ca:	eb03 0141 	addpl.w	r1, r3, r1, lsl #1
 80076ce:	0fe3      	lsrs	r3, r4, #31
 80076d0:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 80076d4:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 80076d8:	2516      	movs	r5, #22
 80076da:	4601      	mov	r1, r0
 80076dc:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80076e0:	1076      	asrs	r6, r6, #1
 80076e2:	0064      	lsls	r4, r4, #1
 80076e4:	188f      	adds	r7, r1, r2
 80076e6:	429f      	cmp	r7, r3
 80076e8:	bfde      	ittt	le
 80076ea:	1bdb      	suble	r3, r3, r7
 80076ec:	18b9      	addle	r1, r7, r2
 80076ee:	1880      	addle	r0, r0, r2
 80076f0:	005b      	lsls	r3, r3, #1
 80076f2:	3d01      	subs	r5, #1
 80076f4:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 80076f8:	ea4f 0252 	mov.w	r2, r2, lsr #1
 80076fc:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8007700:	d1f0      	bne.n	80076e4 <__ieee754_sqrt+0x88>
 8007702:	462a      	mov	r2, r5
 8007704:	f04f 0e20 	mov.w	lr, #32
 8007708:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 800770c:	428b      	cmp	r3, r1
 800770e:	eb07 0c05 	add.w	ip, r7, r5
 8007712:	dc02      	bgt.n	800771a <__ieee754_sqrt+0xbe>
 8007714:	d113      	bne.n	800773e <__ieee754_sqrt+0xe2>
 8007716:	45a4      	cmp	ip, r4
 8007718:	d811      	bhi.n	800773e <__ieee754_sqrt+0xe2>
 800771a:	f1bc 0f00 	cmp.w	ip, #0
 800771e:	eb0c 0507 	add.w	r5, ip, r7
 8007722:	da43      	bge.n	80077ac <__ieee754_sqrt+0x150>
 8007724:	2d00      	cmp	r5, #0
 8007726:	db41      	blt.n	80077ac <__ieee754_sqrt+0x150>
 8007728:	f101 0801 	add.w	r8, r1, #1
 800772c:	1a5b      	subs	r3, r3, r1
 800772e:	4641      	mov	r1, r8
 8007730:	45a4      	cmp	ip, r4
 8007732:	bf88      	it	hi
 8007734:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8007738:	eba4 040c 	sub.w	r4, r4, ip
 800773c:	443a      	add	r2, r7
 800773e:	005b      	lsls	r3, r3, #1
 8007740:	f1be 0e01 	subs.w	lr, lr, #1
 8007744:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8007748:	ea4f 0757 	mov.w	r7, r7, lsr #1
 800774c:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8007750:	d1dc      	bne.n	800770c <__ieee754_sqrt+0xb0>
 8007752:	4323      	orrs	r3, r4
 8007754:	d006      	beq.n	8007764 <__ieee754_sqrt+0x108>
 8007756:	1c54      	adds	r4, r2, #1
 8007758:	bf0b      	itete	eq
 800775a:	4672      	moveq	r2, lr
 800775c:	3201      	addne	r2, #1
 800775e:	3001      	addeq	r0, #1
 8007760:	f022 0201 	bicne.w	r2, r2, #1
 8007764:	1043      	asrs	r3, r0, #1
 8007766:	07c1      	lsls	r1, r0, #31
 8007768:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800776c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8007770:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8007774:	bf48      	it	mi
 8007776:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800777a:	4610      	mov	r0, r2
 800777c:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 8007780:	e782      	b.n	8007688 <__ieee754_sqrt+0x2c>
 8007782:	0ae3      	lsrs	r3, r4, #11
 8007784:	3915      	subs	r1, #21
 8007786:	0564      	lsls	r4, r4, #21
 8007788:	2b00      	cmp	r3, #0
 800778a:	d0fa      	beq.n	8007782 <__ieee754_sqrt+0x126>
 800778c:	02de      	lsls	r6, r3, #11
 800778e:	d50a      	bpl.n	80077a6 <__ieee754_sqrt+0x14a>
 8007790:	f1c2 0020 	rsb	r0, r2, #32
 8007794:	fa24 f000 	lsr.w	r0, r4, r0
 8007798:	1e55      	subs	r5, r2, #1
 800779a:	4094      	lsls	r4, r2
 800779c:	4303      	orrs	r3, r0
 800779e:	1b4a      	subs	r2, r1, r5
 80077a0:	e78a      	b.n	80076b8 <__ieee754_sqrt+0x5c>
 80077a2:	4611      	mov	r1, r2
 80077a4:	e7f0      	b.n	8007788 <__ieee754_sqrt+0x12c>
 80077a6:	005b      	lsls	r3, r3, #1
 80077a8:	3201      	adds	r2, #1
 80077aa:	e7ef      	b.n	800778c <__ieee754_sqrt+0x130>
 80077ac:	4688      	mov	r8, r1
 80077ae:	e7bd      	b.n	800772c <__ieee754_sqrt+0xd0>
 80077b0:	7ff00000 	.word	0x7ff00000

080077b4 <fabs>:
 80077b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80077b8:	4770      	bx	lr

080077ba <finite>:
 80077ba:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 80077be:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80077c2:	0fc0      	lsrs	r0, r0, #31
 80077c4:	4770      	bx	lr
	...

080077c8 <rint>:
 80077c8:	f3c1 5c0a 	ubfx	ip, r1, #20, #11
 80077cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80077ce:	f2ac 37ff 	subw	r7, ip, #1023	; 0x3ff
 80077d2:	2f13      	cmp	r7, #19
 80077d4:	4602      	mov	r2, r0
 80077d6:	460b      	mov	r3, r1
 80077d8:	460c      	mov	r4, r1
 80077da:	4605      	mov	r5, r0
 80077dc:	ea4f 76d1 	mov.w	r6, r1, lsr #31
 80077e0:	dc59      	bgt.n	8007896 <rint+0xce>
 80077e2:	2f00      	cmp	r7, #0
 80077e4:	da2a      	bge.n	800783c <rint+0x74>
 80077e6:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80077ea:	4301      	orrs	r1, r0
 80077ec:	d022      	beq.n	8007834 <rint+0x6c>
 80077ee:	f3c3 0113 	ubfx	r1, r3, #0, #20
 80077f2:	4301      	orrs	r1, r0
 80077f4:	424d      	negs	r5, r1
 80077f6:	430d      	orrs	r5, r1
 80077f8:	4936      	ldr	r1, [pc, #216]	; (80078d4 <rint+0x10c>)
 80077fa:	0c5c      	lsrs	r4, r3, #17
 80077fc:	0b2d      	lsrs	r5, r5, #12
 80077fe:	f405 2500 	and.w	r5, r5, #524288	; 0x80000
 8007802:	0464      	lsls	r4, r4, #17
 8007804:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8007808:	ea45 0304 	orr.w	r3, r5, r4
 800780c:	e9d1 4500 	ldrd	r4, r5, [r1]
 8007810:	4620      	mov	r0, r4
 8007812:	4629      	mov	r1, r5
 8007814:	f7f8 fcaa 	bl	800016c <__adddf3>
 8007818:	e9cd 0100 	strd	r0, r1, [sp]
 800781c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007820:	462b      	mov	r3, r5
 8007822:	4622      	mov	r2, r4
 8007824:	f7f8 fca0 	bl	8000168 <__aeabi_dsub>
 8007828:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800782c:	ea43 71c6 	orr.w	r1, r3, r6, lsl #31
 8007830:	4602      	mov	r2, r0
 8007832:	460b      	mov	r3, r1
 8007834:	4610      	mov	r0, r2
 8007836:	4619      	mov	r1, r3
 8007838:	b003      	add	sp, #12
 800783a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800783c:	4926      	ldr	r1, [pc, #152]	; (80078d8 <rint+0x110>)
 800783e:	4139      	asrs	r1, r7
 8007840:	ea03 0001 	and.w	r0, r3, r1
 8007844:	4310      	orrs	r0, r2
 8007846:	d0f5      	beq.n	8007834 <rint+0x6c>
 8007848:	084b      	lsrs	r3, r1, #1
 800784a:	ea04 0151 	and.w	r1, r4, r1, lsr #1
 800784e:	ea52 0501 	orrs.w	r5, r2, r1
 8007852:	d00c      	beq.n	800786e <rint+0xa6>
 8007854:	ea24 0303 	bic.w	r3, r4, r3
 8007858:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 800785c:	2f13      	cmp	r7, #19
 800785e:	bf0c      	ite	eq
 8007860:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
 8007864:	2500      	movne	r5, #0
 8007866:	fa44 f707 	asr.w	r7, r4, r7
 800786a:	ea43 0407 	orr.w	r4, r3, r7
 800786e:	4919      	ldr	r1, [pc, #100]	; (80078d4 <rint+0x10c>)
 8007870:	4623      	mov	r3, r4
 8007872:	eb01 06c6 	add.w	r6, r1, r6, lsl #3
 8007876:	462a      	mov	r2, r5
 8007878:	e9d6 4500 	ldrd	r4, r5, [r6]
 800787c:	4620      	mov	r0, r4
 800787e:	4629      	mov	r1, r5
 8007880:	f7f8 fc74 	bl	800016c <__adddf3>
 8007884:	e9cd 0100 	strd	r0, r1, [sp]
 8007888:	e9dd 0100 	ldrd	r0, r1, [sp]
 800788c:	4622      	mov	r2, r4
 800788e:	462b      	mov	r3, r5
 8007890:	f7f8 fc6a 	bl	8000168 <__aeabi_dsub>
 8007894:	e7cc      	b.n	8007830 <rint+0x68>
 8007896:	2f33      	cmp	r7, #51	; 0x33
 8007898:	dd05      	ble.n	80078a6 <rint+0xde>
 800789a:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 800789e:	d1c9      	bne.n	8007834 <rint+0x6c>
 80078a0:	f7f8 fc64 	bl	800016c <__adddf3>
 80078a4:	e7c4      	b.n	8007830 <rint+0x68>
 80078a6:	f04f 31ff 	mov.w	r1, #4294967295
 80078aa:	f2ac 4c13 	subw	ip, ip, #1043	; 0x413
 80078ae:	fa21 f10c 	lsr.w	r1, r1, ip
 80078b2:	4208      	tst	r0, r1
 80078b4:	d0be      	beq.n	8007834 <rint+0x6c>
 80078b6:	ea10 0251 	ands.w	r2, r0, r1, lsr #1
 80078ba:	bf18      	it	ne
 80078bc:	f04f 4580 	movne.w	r5, #1073741824	; 0x40000000
 80078c0:	ea4f 0351 	mov.w	r3, r1, lsr #1
 80078c4:	bf1e      	ittt	ne
 80078c6:	ea20 0303 	bicne.w	r3, r0, r3
 80078ca:	fa45 fc0c 	asrne.w	ip, r5, ip
 80078ce:	ea43 050c 	orrne.w	r5, r3, ip
 80078d2:	e7cc      	b.n	800786e <rint+0xa6>
 80078d4:	08008160 	.word	0x08008160
 80078d8:	000fffff 	.word	0x000fffff
 80078dc:	00000000 	.word	0x00000000

080078e0 <scalbn>:
 80078e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078e2:	f3c1 560a 	ubfx	r6, r1, #20, #11
 80078e6:	4604      	mov	r4, r0
 80078e8:	460d      	mov	r5, r1
 80078ea:	4617      	mov	r7, r2
 80078ec:	460b      	mov	r3, r1
 80078ee:	b996      	cbnz	r6, 8007916 <scalbn+0x36>
 80078f0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80078f4:	4303      	orrs	r3, r0
 80078f6:	d039      	beq.n	800796c <scalbn+0x8c>
 80078f8:	4b35      	ldr	r3, [pc, #212]	; (80079d0 <scalbn+0xf0>)
 80078fa:	2200      	movs	r2, #0
 80078fc:	f7f8 fdec 	bl	80004d8 <__aeabi_dmul>
 8007900:	4b34      	ldr	r3, [pc, #208]	; (80079d4 <scalbn+0xf4>)
 8007902:	4604      	mov	r4, r0
 8007904:	429f      	cmp	r7, r3
 8007906:	460d      	mov	r5, r1
 8007908:	da0f      	bge.n	800792a <scalbn+0x4a>
 800790a:	a32d      	add	r3, pc, #180	; (adr r3, 80079c0 <scalbn+0xe0>)
 800790c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007910:	f7f8 fde2 	bl	80004d8 <__aeabi_dmul>
 8007914:	e006      	b.n	8007924 <scalbn+0x44>
 8007916:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800791a:	4296      	cmp	r6, r2
 800791c:	d10a      	bne.n	8007934 <scalbn+0x54>
 800791e:	4602      	mov	r2, r0
 8007920:	f7f8 fc24 	bl	800016c <__adddf3>
 8007924:	4604      	mov	r4, r0
 8007926:	460d      	mov	r5, r1
 8007928:	e020      	b.n	800796c <scalbn+0x8c>
 800792a:	460b      	mov	r3, r1
 800792c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8007930:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 8007934:	f240 72fe 	movw	r2, #2046	; 0x7fe
 8007938:	19b9      	adds	r1, r7, r6
 800793a:	4291      	cmp	r1, r2
 800793c:	dd0e      	ble.n	800795c <scalbn+0x7c>
 800793e:	a322      	add	r3, pc, #136	; (adr r3, 80079c8 <scalbn+0xe8>)
 8007940:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007944:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 8007948:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 800794c:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 8007950:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 8007954:	4820      	ldr	r0, [pc, #128]	; (80079d8 <scalbn+0xf8>)
 8007956:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 800795a:	e7d9      	b.n	8007910 <scalbn+0x30>
 800795c:	2900      	cmp	r1, #0
 800795e:	dd08      	ble.n	8007972 <scalbn+0x92>
 8007960:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007964:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007968:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 800796c:	4620      	mov	r0, r4
 800796e:	4629      	mov	r1, r5
 8007970:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007972:	f111 0f35 	cmn.w	r1, #53	; 0x35
 8007976:	da16      	bge.n	80079a6 <scalbn+0xc6>
 8007978:	f24c 3350 	movw	r3, #50000	; 0xc350
 800797c:	429f      	cmp	r7, r3
 800797e:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 8007982:	dd08      	ble.n	8007996 <scalbn+0xb6>
 8007984:	4c15      	ldr	r4, [pc, #84]	; (80079dc <scalbn+0xfc>)
 8007986:	4814      	ldr	r0, [pc, #80]	; (80079d8 <scalbn+0xf8>)
 8007988:	f363 74df 	bfi	r4, r3, #31, #1
 800798c:	a30e      	add	r3, pc, #56	; (adr r3, 80079c8 <scalbn+0xe8>)
 800798e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007992:	4621      	mov	r1, r4
 8007994:	e7bc      	b.n	8007910 <scalbn+0x30>
 8007996:	4c12      	ldr	r4, [pc, #72]	; (80079e0 <scalbn+0x100>)
 8007998:	4812      	ldr	r0, [pc, #72]	; (80079e4 <scalbn+0x104>)
 800799a:	f363 74df 	bfi	r4, r3, #31, #1
 800799e:	a308      	add	r3, pc, #32	; (adr r3, 80079c0 <scalbn+0xe0>)
 80079a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079a4:	e7f5      	b.n	8007992 <scalbn+0xb2>
 80079a6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80079aa:	3136      	adds	r1, #54	; 0x36
 80079ac:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80079b0:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 80079b4:	4620      	mov	r0, r4
 80079b6:	4629      	mov	r1, r5
 80079b8:	2200      	movs	r2, #0
 80079ba:	4b0b      	ldr	r3, [pc, #44]	; (80079e8 <scalbn+0x108>)
 80079bc:	e7a8      	b.n	8007910 <scalbn+0x30>
 80079be:	bf00      	nop
 80079c0:	c2f8f359 	.word	0xc2f8f359
 80079c4:	01a56e1f 	.word	0x01a56e1f
 80079c8:	8800759c 	.word	0x8800759c
 80079cc:	7e37e43c 	.word	0x7e37e43c
 80079d0:	43500000 	.word	0x43500000
 80079d4:	ffff3cb0 	.word	0xffff3cb0
 80079d8:	8800759c 	.word	0x8800759c
 80079dc:	7e37e43c 	.word	0x7e37e43c
 80079e0:	01a56e1f 	.word	0x01a56e1f
 80079e4:	c2f8f359 	.word	0xc2f8f359
 80079e8:	3c900000 	.word	0x3c900000

080079ec <_init>:
 80079ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079ee:	bf00      	nop
 80079f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079f2:	bc08      	pop	{r3}
 80079f4:	469e      	mov	lr, r3
 80079f6:	4770      	bx	lr

080079f8 <_fini>:
 80079f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079fa:	bf00      	nop
 80079fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079fe:	bc08      	pop	{r3}
 8007a00:	469e      	mov	lr, r3
 8007a02:	4770      	bx	lr
