whit
carson
washington
edu
john
whitmor
subject
re
minim
boolean
circuit
articl
shelley
inndjh
distribut
usa
organ
univers
washington
seattl
line
nntp
post
host
carson
washington
edu
articl
apr
ringer
cs
utsa
edu
djimenez
ringer
cs
utsa
edu
daniel
jimenez
write
suppos
boolean
function
minim
sum
product
deriv
map
bc
acd
abc
ab
book
logic
design
consult
impli
analysi
factor
term
function
fewer
gate
bc
cd
bc
yield
gate
ye
minim
gate
time
consider
ttl
gate
basic
structur
invert
invers
sum
product
exactli
gate
delay
reason
minim
sum
product
match
hardwar
optim
posit
gate
gate
solut
gate
delay
gate
delay
term
solut
simpler
logic
symbol
expect
optim
real
world
ecl
similar
ttl
support
gate
minimum
delay
unlik
ttl
true
invers
output
free
use
ecl
pal
basic
programm
invert
gate
choic
intern
connect
variou
section
latch
minimum
sum
product
shoehorn
logic
design
pal
compar
easi
design
minim
logic
gate
softwar
packag
claim
allow
mess
gate
nodelist
xxx
seri
logic
ic
produc
descript
logic
cell
array
job
xilinx
xact
softwar
treat
logic
block
macro
expand
simplifi
john
whitmor