and r0, r0, r1, lsr #3 
bic r0, r1, r0 
orr r2, r0, r1, ror #8 
mvn r3, r2 
sub r3, r0, r3 
