// Generated by CIRCT unknown git version
module addSub(	// file.cleaned.mlir:2:3
  input  [8:0] in1,	// file.cleaned.mlir:2:24
               in2,	// file.cleaned.mlir:2:38
  output [8:0] outAdd,	// file.cleaned.mlir:2:53
               outSub,	// file.cleaned.mlir:2:70
  output       overflowA,	// file.cleaned.mlir:2:87
               overflowS	// file.cleaned.mlir:2:107
);

  wire       _GEN;	// file.cleaned.mlir:19:11
  wire       _GEN_0;	// file.cleaned.mlir:16:11
  wire [1:0] _GEN_1 = {_GEN, 1'h0} | {1'h0, _GEN_0};	// file.cleaned.mlir:3:14, :4:10, :5:10, :6:10, :16:11, :19:11
  wire [9:0] _GEN_2 = {1'h0, in1};	// file.cleaned.mlir:3:14, :7:10
  wire [9:0] _GEN_3 = {1'h0, in2};	// file.cleaned.mlir:3:14, :8:10
  wire [9:0] addRes = _GEN_2 + _GEN_3;	// file.cleaned.mlir:7:10, :8:10, :9:10
  wire [9:0] subRes = _GEN_2 - _GEN_3;	// file.cleaned.mlir:7:10, :8:10, :10:10
  wire       _GEN_4 = in1[8] & in2[8];	// file.cleaned.mlir:12:10, :13:10, :15:11
  assign _GEN_0 = addRes[8] ^ in1[8] ^ in2[8] | _GEN_4;	// file.cleaned.mlir:9:10, :11:10, :12:10, :13:10, :14:11, :15:11, :16:11
  assign _GEN = subRes[8] ^ in1[8] ^ in2[8] | _GEN_4;	// file.cleaned.mlir:10:10, :12:10, :13:10, :15:11, :17:11, :18:11, :19:11
  assign outAdd = addRes[8:0];	// file.cleaned.mlir:9:10, :20:11, :28:5
  assign outSub = subRes[8:0];	// file.cleaned.mlir:10:10, :21:11, :28:5
  assign overflowA = _GEN_1[0] ^ addRes[9];	// file.cleaned.mlir:6:10, :9:10, :22:11, :23:11, :24:11, :28:5
  assign overflowS = _GEN_1[1] ^ subRes[9];	// file.cleaned.mlir:6:10, :10:10, :25:11, :26:11, :27:11, :28:5
endmodule

