[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ExSof|ExSof>io_result_ready_out_0",
    "sources":[
      "~ExSof|ExSof>io_valid_in_0",
      "~ExSof|ExSof>io_alu_ready_in_0"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ExSof|ExSof>io_alu_data_out_0_src2",
    "sources":[
      "~ExSof|ExSof>io_issue_in_0_isMem",
      "~ExSof|ExSof>io_issue_in_0_imm",
      "~ExSof|ExSof>io_issue_in_0_rs2"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ExSof|ExSof>io_result_ready_out_1",
    "sources":[
      "~ExSof|ExSof>io_valid_in_1",
      "~ExSof|ExSof>io_alu_ready_in_1"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ExSof|ExSof>io_ex_ctrl_out_1_isMem",
    "sources":[
      "~ExSof|ExSof>io_issue_in_1_isMem"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ExSof|ExSof>io_ex_ctrl_out_0_rdWen",
    "sources":[
      "~ExSof|ExSof>io_issue_in_0_rdWen"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ExSof|ExSof>io_ex_ctrl_out_0_rd",
    "sources":[
      "~ExSof|ExSof>io_issue_in_0_rd"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ExSof|ExSof>io_ex_ctrl_out_0_writeEnable",
    "sources":[
      "~ExSof|ExSof>io_valid_in_0",
      "~ExSof|ExSof>io_alu_ready_in_0"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ExSof|ExSof>io_mem_op_out_1_isMem",
    "sources":[
      "~ExSof|ExSof>io_issue_in_1_isMem"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ExSof|ExSof>io_ex_ctrl_out_1_rd",
    "sources":[
      "~ExSof|ExSof>io_issue_in_1_rd"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ExSof|ExSof>io_alu_data_out_1_src1",
    "sources":[
      "~ExSof|ExSof>io_issue_in_1_rs1"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ExSof|ExSof>io_ex_ctrl_out_0_isMem",
    "sources":[
      "~ExSof|ExSof>io_issue_in_0_isMem"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ExSof|ExSof>io_alu_data_out_1_op",
    "sources":[
      "~ExSof|ExSof>io_issue_in_1_op"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ExSof|ExSof>io_mem_op_out_0_memOp",
    "sources":[
      "~ExSof|ExSof>io_issue_in_0_memOp"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ExSof|ExSof>io_mem_op_out_1_memOp",
    "sources":[
      "~ExSof|ExSof>io_issue_in_1_memOp"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ExSof|ExSof>io_ex_ctrl_out_1_rdWen",
    "sources":[
      "~ExSof|ExSof>io_issue_in_1_rdWen"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ExSof|ExSof>io_alu_data_out_1_src2",
    "sources":[
      "~ExSof|ExSof>io_issue_in_1_isMem",
      "~ExSof|ExSof>io_issue_in_1_imm",
      "~ExSof|ExSof>io_issue_in_1_rs2"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ExSof|ExSof>io_mem_op_out_0_isMem",
    "sources":[
      "~ExSof|ExSof>io_issue_in_0_isMem"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ExSof|ExSof>io_alu_data_out_0_op",
    "sources":[
      "~ExSof|ExSof>io_issue_in_0_op"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ExSof|ExSof>io_ex_ctrl_out_1_writeEnable",
    "sources":[
      "~ExSof|ExSof>io_valid_in_1",
      "~ExSof|ExSof>io_alu_ready_in_1"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ExSof|ExSof>io_alu_data_out_0_src1",
    "sources":[
      "~ExSof|ExSof>io_issue_in_0_rs1"
    ]
  }
]