Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/OWner/Documents/CENG 450/lab/alu_test_isim_beh.exe -prj C:/Users/OWner/Documents/CENG 450/lab/alu_test_beh.prj work.alu_test 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/OWner/Documents/CENG 450/lab/ALU.vhd" into library work
Parsing VHDL file "C:/Users/OWner/Documents/CENG 450/lab/alu_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavior of entity alu_test
Time Resolution for simulation is 1ps.
Compiled 6 VHDL Units
Built simulation executable C:/Users/OWner/Documents/CENG 450/lab/alu_test_isim_beh.exe
Fuse Memory Usage: 35012 KB
Fuse CPU Usage: 577 ms
