<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p496" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_496{left:80px;bottom:933px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2_496{left:80px;bottom:51px;letter-spacing:0.1px;}
#t3_496{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_496{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_496{left:80px;bottom:874px;letter-spacing:0.17px;}
#t6_496{left:145px;bottom:874px;letter-spacing:0.16px;word-spacing:0.02px;}
#t7_496{left:145px;bottom:847px;letter-spacing:-0.1px;word-spacing:-0.73px;}
#t8_496{left:145px;bottom:830px;letter-spacing:-0.12px;word-spacing:-0.83px;}
#t9_496{left:145px;bottom:814px;letter-spacing:-0.11px;word-spacing:-0.79px;}
#ta_496{left:145px;bottom:797px;letter-spacing:-0.11px;word-spacing:-0.56px;}
#tb_496{left:145px;bottom:780px;letter-spacing:-0.11px;}
#tc_496{left:145px;bottom:753px;letter-spacing:-0.11px;word-spacing:0.01px;}
#td_496{left:145px;bottom:736px;letter-spacing:-0.1px;word-spacing:-0.11px;}
#te_496{left:145px;bottom:719px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#tf_496{left:145px;bottom:691px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#tg_496{left:145px;bottom:675px;letter-spacing:-0.12px;word-spacing:0.02px;}
#th_496{left:145px;bottom:658px;letter-spacing:-0.12px;}
#ti_496{left:145px;bottom:641px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tj_496{left:145px;bottom:624px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tk_496{left:407px;bottom:624px;letter-spacing:-0.2px;word-spacing:0.15px;}
#tl_496{left:482px;bottom:624px;}
#tm_496{left:145px;bottom:597px;letter-spacing:-0.11px;word-spacing:-0.27px;}
#tn_496{left:654px;bottom:598px;}
#to_496{left:707px;bottom:597px;letter-spacing:-0.07px;}
#tp_496{left:145px;bottom:580px;letter-spacing:-0.11px;word-spacing:-0.49px;}
#tq_496{left:145px;bottom:563px;letter-spacing:-0.1px;word-spacing:0.03px;}
#tr_496{left:271px;bottom:564px;letter-spacing:-0.01px;}
#ts_496{left:362px;bottom:563px;}
#tt_496{left:145px;bottom:536px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tu_496{left:145px;bottom:507px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tv_496{left:232px;bottom:507px;letter-spacing:-0.11px;word-spacing:-0.91px;}
#tw_496{left:232px;bottom:490px;letter-spacing:-0.09px;}
#tx_496{left:145px;bottom:461px;letter-spacing:-0.12px;word-spacing:0.02px;}
#ty_496{left:232px;bottom:461px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tz_496{left:232px;bottom:444px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t10_496{left:145px;bottom:416px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t11_496{left:607px;bottom:417px;letter-spacing:-0.22px;}
#t12_496{left:628px;bottom:416px;letter-spacing:-0.1px;word-spacing:0.05px;}
#t13_496{left:145px;bottom:400px;letter-spacing:-0.11px;}
#t14_496{left:145px;bottom:383px;letter-spacing:-0.09px;}
#t15_496{left:250px;bottom:384px;letter-spacing:-0.27px;}
#t16_496{left:271px;bottom:383px;letter-spacing:-0.09px;}
#t17_496{left:294px;bottom:384px;letter-spacing:-0.22px;}
#t18_496{left:315px;bottom:383px;letter-spacing:-0.1px;word-spacing:0.06px;}
#t19_496{left:410px;bottom:384px;letter-spacing:-0.27px;}
#t1a_496{left:431px;bottom:383px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1b_496{left:80px;bottom:340px;letter-spacing:0.16px;}
#t1c_496{left:145px;bottom:340px;letter-spacing:0.14px;word-spacing:-0.04px;}
#t1d_496{left:145px;bottom:313px;letter-spacing:-0.13px;}
#t1e_496{left:479px;bottom:313px;letter-spacing:-0.22px;}
#t1f_496{left:494px;bottom:313px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1g_496{left:145px;bottom:296px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1h_496{left:145px;bottom:279px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t1i_496{left:145px;bottom:262px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t1j_496{left:510px;bottom:263px;letter-spacing:-0.27px;}
#t1k_496{left:530px;bottom:262px;letter-spacing:-0.1px;word-spacing:-0.5px;}
#t1l_496{left:620px;bottom:263px;letter-spacing:-0.27px;}
#t1m_496{left:638px;bottom:262px;}
#t1n_496{left:642px;bottom:263px;letter-spacing:-0.27px;}
#t1o_496{left:663px;bottom:262px;letter-spacing:-0.1px;}
#t1p_496{left:145px;bottom:245px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t1q_496{left:145px;bottom:218px;letter-spacing:-0.12px;}
#t1r_496{left:145px;bottom:201px;letter-spacing:-0.1px;word-spacing:-0.12px;}
#t1s_496{left:145px;bottom:184px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1t_496{left:145px;bottom:167px;letter-spacing:-0.11px;word-spacing:-0.5px;}
#t1u_496{left:145px;bottom:140px;letter-spacing:-0.09px;}
#t1v_496{left:216px;bottom:141px;letter-spacing:-0.01px;}
#t1w_496{left:310px;bottom:140px;letter-spacing:-0.11px;word-spacing:0.03px;}

.s1_496{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_496{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_496{font-size:18px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_496{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_496{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s6_496{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.s7_496{font-size:14px;font-family:Times-Bold_4g2;color:#000;}
.s8_496{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.s9_496{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.t.v0_496{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts496" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_4g2;
	src: url("fonts/Times-Bold_4g2.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg496Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg496" style="-webkit-user-select: none;"><object width="825" height="990" data="496/496.svg" type="image/svg+xml" id="pdf496" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_496" class="t s1_496">The Thumb Instruction Set </span>
<span id="t2_496" class="t s2_496">A6-2 </span><span id="t3_496" class="t s1_496">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_496" class="t s2_496">ARM DDI 0100I </span>
<span id="t5_496" class="t s3_496">A6.1 </span><span id="t6_496" class="t s3_496">About the Thumb instruction set </span>
<span id="t7_496" class="t s4_496">The Thumb instruction set is a re-encoded subset of the ARM instruction set. Thumb is designed to increase </span>
<span id="t8_496" class="t s4_496">the performance of ARM implementations that use a 16-bit or narrower memory data bus and to allow better </span>
<span id="t9_496" class="t s4_496">code density than provided by the ARM instruction set. T variants of the ARM architecture incorporate both </span>
<span id="ta_496" class="t s4_496">a full 32-bit ARM instruction set and the 16-bit Thumb instruction set. Every Thumb instruction is encoded </span>
<span id="tb_496" class="t s4_496">in 16 bits. Thumb support is mandatory in ARMv6. </span>
<span id="tc_496" class="t s4_496">Thumb does not alter the underlying programmers’ model of the ARM architecture. It merely presents </span>
<span id="td_496" class="t s4_496">restricted access to it. All Thumb data-processing instructions operate on full 32-bit values, and full 32-bit </span>
<span id="te_496" class="t s4_496">addresses are produced by both data-access instructions and instruction fetches. </span>
<span id="tf_496" class="t s4_496">When the processor is executing Thumb instructions, eight general-purpose integer registers are available, </span>
<span id="tg_496" class="t s4_496">R0 to R7, which are the same physical registers as R0 to R7 when executing ARM instructions. Some </span>
<span id="th_496" class="t s4_496">Thumb instructions also access the Program Counter (ARM register 15), the Link Register </span>
<span id="ti_496" class="t s4_496">(ARM register 14) and the Stack Pointer (ARM register 13). Further instructions allow limited access to </span>
<span id="tj_496" class="t s4_496">ARM registers 8 to 15, which are known as the </span><span id="tk_496" class="t s5_496">high registers</span><span id="tl_496" class="t s4_496">. </span>
<span id="tm_496" class="t s4_496">When R15 is read, bit[0] is zero and bits[31:1] contain the PC. When R15 is written, bit[0] is </span><span id="tn_496" class="t s6_496">IGNORED </span><span id="to_496" class="t s4_496">and </span>
<span id="tp_496" class="t s4_496">bits[31:1] are written to the PC. Depending on how it is used, the value of the PC is either the address of the </span>
<span id="tq_496" class="t s4_496">instruction plus 4 or is </span><span id="tr_496" class="t s6_496">UNPREDICTABLE</span><span id="ts_496" class="t s4_496">. </span>
<span id="tt_496" class="t s4_496">Thumb execution is flagged by the T bit (bit[5]) in the CPSR: </span>
<span id="tu_496" class="t s7_496">T == 0 </span><span id="tv_496" class="t s4_496">32-bit instructions are fetched (and the PC is incremented by four) and are executed as ARM </span>
<span id="tw_496" class="t s4_496">instructions. </span>
<span id="tx_496" class="t s7_496">T == 1 </span><span id="ty_496" class="t s4_496">16-bit instructions are fetched (and the PC is incremented by two) and are executed as </span>
<span id="tz_496" class="t s4_496">Thumb instructions. </span>
<span id="t10_496" class="t s4_496">In ARMv6, the Thumb instruction set provides limited access to the CPSR with the </span><span id="t11_496" class="t v0_496 s8_496">CPS </span><span id="t12_496" class="t s4_496">instruction. There </span>
<span id="t13_496" class="t s4_496">is no direct access to the SPSRs. Earlier versions provided no direct access to the CPSR. (In the ARM </span>
<span id="t14_496" class="t s4_496">instruction set, the </span><span id="t15_496" class="t v0_496 s8_496">MSR </span><span id="t16_496" class="t s4_496">and </span><span id="t17_496" class="t v0_496 s8_496">MRS </span><span id="t18_496" class="t s4_496">instructions, and </span><span id="t19_496" class="t v0_496 s8_496">CPS </span><span id="t1a_496" class="t s4_496">in ARMv6, do this.) </span>
<span id="t1b_496" class="t s9_496">A6.1.1 </span><span id="t1c_496" class="t s9_496">Entering Thumb state </span>
<span id="t1d_496" class="t s4_496">Thumb execution is normally entered by executing an ARM </span><span id="t1e_496" class="t v0_496 s8_496">BX </span><span id="t1f_496" class="t s4_496">instruction (Branch and Exchange). This </span>
<span id="t1g_496" class="t s4_496">instruction branches to the address held in a general-purpose register, and if bit[0] of that register is 1, </span>
<span id="t1h_496" class="t s4_496">Thumb execution begins at the branch target address. If bit[0] of the target register is 0, ARM execution </span>
<span id="t1i_496" class="t s4_496">continues from the branch target address. On ARMv5T and above, </span><span id="t1j_496" class="t v0_496 s8_496">BLX </span><span id="t1k_496" class="t s4_496">instructions and </span><span id="t1l_496" class="t v0_496 s8_496">LDR</span><span id="t1m_496" class="t s4_496">/</span><span id="t1n_496" class="t v0_496 s8_496">LDM </span><span id="t1o_496" class="t s4_496">instructions </span>
<span id="t1p_496" class="t s4_496">that load the PC can be used similarly. </span>
<span id="t1q_496" class="t s4_496">Thumb execution can also be initiated by setting the T bit in the SPSR and executing an ARM instruction </span>
<span id="t1r_496" class="t s4_496">which restores the CPSR from the SPSR (a data-processing instruction with the S bit set and the PC as the </span>
<span id="t1s_496" class="t s4_496">destination, or a Load Multiple with Restore CPSR instruction). This allows an operating system to </span>
<span id="t1t_496" class="t s4_496">automatically restart a process independent of whether that process is executing Thumb code or ARM code. </span>
<span id="t1u_496" class="t s4_496">The result is </span><span id="t1v_496" class="t s6_496">UNPREDICTABLE </span><span id="t1w_496" class="t s4_496">if the T bit is altered directly by writing the CPSR. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
