// Seed: 574957913
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2 = id_2;
  wire id_3 = id_2;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    input tri1 id_2,
    input wor id_3,
    output logic id_4,
    input logic id_5,
    input logic id_6,
    input logic id_7,
    input wand id_8
);
  assign id_1 = -1;
  always id_4 <= 1;
  initial
    @(id_7) begin : LABEL_0
      if (id_3) $display(id_3, 1'b0);
    end
  wire id_10;
  module_0 modCall_1 (id_10);
  wire id_11, id_12;
  id_13(
      ""
  );
  wire id_14;
endmodule
