Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Jan 10 03:47:16 2019
| Host         : DESKTOP-TG1464E running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file player2control_control_sets_placed.rpt
| Design       : player2control
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            1 |
|     10 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             126 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              92 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |                   Enable Signal                   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | key_de/inst/inst/Ps2Interface_i/bits_count        |                  |                2 |              8 |
|  clk_IBUF_BUFG | key_de/op/pulse_been_ready                        |                  |                2 |             10 |
|  clk_IBUF_BUFG | key_de/inst/inst/Ps2Interface_i/rx_finish         |                  |                3 |             16 |
|  clk_IBUF_BUFG | key_de/inst/inst/Ps2Interface_i/rx_valid          |                  |                2 |             16 |
|  clk_IBUF_BUFG | key_de/key                                        |                  |                3 |             20 |
|  clk_IBUF_BUFG | key_de/inst/inst/Ps2Interface_i/frame[10]_i_1_n_0 |                  |                4 |             22 |
|  clk_IBUF_BUFG |                                                   |                  |               24 |            126 |
+----------------+---------------------------------------------------+------------------+------------------+----------------+


