Release 10.1 - xst K.31 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:/Users/student/Desktop/BLE_new/p1/uart1/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Parameter xsthdpdir set to C:/Users/student/Desktop/BLE_new/p1/uart1/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Reading design: uart.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "uart.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "uart"
Output Format                      : NGC
Target Device                      : xc3s500e-5-ft256

---- Source Options
Top Module Name                    : uart
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : uart.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/student/Desktop/BLE_new/p1/uart1/uart_tx.vhd" in Library work.
Entity <UART_TX> compiled.
Entity <UART_TX> (Architecture <RTL>) compiled.
Compiling vhdl file "C:/Users/student/Desktop/BLE_new/p1/uart1/uart_rx.vhd" in Library work.
Entity <UART_RX> compiled.
Entity <UART_RX> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Users/student/Desktop/BLE_new/p1/uart1/uart_testb.vhd" in Library work.
Entity <uart> compiled.
Entity <uart> (Architecture <behave>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <uart> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <uart_tx> in library <work> (architecture <RTL>) with generics.
	g_CLKS_PER_BIT = 435

Analyzing hierarchy for entity <uart_rx> in library <work> (architecture <rtl>) with generics.
	g_CLKS_PER_BIT = 435


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <uart> in library <work> (Architecture <behave>).
WARNING:Xst:753 - "C:/Users/student/Desktop/BLE_new/p1/uart1/uart_testb.vhd" line 104: Unconnected output port 'o_tx_active' of component 'uart_tx'.
Entity <uart> analyzed. Unit <uart> generated.

Analyzing generic Entity <uart_tx> in library <work> (Architecture <RTL>).
	g_CLKS_PER_BIT = 435
Entity <uart_tx> analyzed. Unit <uart_tx> generated.

Analyzing generic Entity <uart_rx> in library <work> (Architecture <rtl>).
	g_CLKS_PER_BIT = 435
Entity <uart_rx> analyzed. Unit <uart_rx> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <uart_tx>.
    Related source file is "C:/Users/student/Desktop/BLE_new/p1/uart1/uart_tx.vhd".
    Found finite state machine <FSM_0> for signal <r_SM_Main>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | i_Clk (rising_edge)                            |
    | Power Up State     | s_idle                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <o_TX_Active>.
    Found 1-bit register for signal <o_TX_Serial>.
    Found 3-bit register for signal <r_Bit_Index>.
    Found 3-bit adder for signal <r_Bit_Index$addsub0000> created at line 82.
    Found 9-bit register for signal <r_Clk_Count>.
    Found 9-bit adder for signal <r_Clk_Count$addsub0000>.
    Found 9-bit comparator less for signal <r_SM_Main$cmp_lt0000> created at line 61.
    Found 3-bit comparator less for signal <r_SM_Main$cmp_lt0001> created at line 81.
    Found 8-bit register for signal <r_TX_Data>.
    Found 1-bit register for signal <r_TX_Done>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is "C:/Users/student/Desktop/BLE_new/p1/uart1/uart_rx.vhd".
    Found finite state machine <FSM_1> for signal <r_SM_Main>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | i_Clk (rising_edge)                            |
    | Power Up State     | s_idle                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit register for signal <r_Bit_Index>.
    Found 3-bit adder for signal <r_Bit_Index$addsub0000> created at line 104.
    Found 9-bit register for signal <r_Clk_Count>.
    Found 9-bit adder for signal <r_Clk_Count$share0000> created at line 64.
    Found 8-bit register for signal <r_RX_Byte>.
    Found 1-bit register for signal <r_RX_Data>.
    Found 1-bit register for signal <r_RX_Data_R>.
    Found 1-bit register for signal <r_RX_DV>.
    Found 9-bit comparator less for signal <r_SM_Main$cmp_lt0000> created at line 95.
    Found 3-bit comparator less for signal <r_SM_Main$cmp_lt0001> created at line 103.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <uart_rx> synthesized.


Synthesizing Unit <uart>.
    Related source file is "C:/Users/student/Desktop/BLE_new/p1/uart1/uart_testb.vhd".
WARNING:Xst:646 - Signal <w_TX_DONE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 10-bit up counter for signal <count>.
    Found 1-bit register for signal <r_clock1>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <uart> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 3-bit adder                                           : 2
 9-bit adder                                           : 2
# Counters                                             : 1
 10-bit up counter                                     : 1
# Registers                                            : 20
 1-bit register                                        : 15
 3-bit register                                        : 2
 8-bit register                                        : 1
 9-bit register                                        : 2
# Comparators                                          : 4
 3-bit comparator less                                 : 2
 9-bit comparator less                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <UART_TX_INST/r_SM_Main> on signal <r_SM_Main[1:3]> with sequential encoding.
----------------------------
 State          | Encoding
----------------------------
 s_idle         | 000
 s_tx_start_bit | 001
 s_tx_data_bits | 010
 s_tx_stop_bit  | 011
 s_cleanup      | 100
----------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <UART_RX_INST/r_SM_Main> on signal <r_SM_Main[1:3]> with sequential encoding.
----------------------------
 State          | Encoding
----------------------------
 s_idle         | 000
 s_rx_start_bit | 001
 s_rx_data_bits | 010
 s_rx_stop_bit  | 011
 s_cleanup      | 100
----------------------------
Loading device for application Rf_Device from file '3s500e.nph' in environment C:\Xilinx\10.1\ISE.
WARNING:Xst:2677 - Node <o_TX_Active> of sequential type is unconnected in block <UART_TX_INST>.
WARNING:Xst:2677 - Node <r_TX_Done> of sequential type is unconnected in block <UART_TX_INST>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 3-bit adder                                           : 2
 9-bit adder                                           : 2
# Counters                                             : 1
 10-bit up counter                                     : 1
# Registers                                            : 53
 Flip-Flops                                            : 53
# Comparators                                          : 4
 3-bit comparator less                                 : 2
 9-bit comparator less                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <uart> ...

Optimizing unit <uart_tx> ...

Optimizing unit <uart_rx> ...
WARNING:Xst:2677 - Node <UART_TX_INST/r_TX_Done> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <UART_TX_INST/o_TX_Active> of sequential type is unconnected in block <uart>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block uart, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 61
 Flip-Flops                                            : 61

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : uart.ngr
Top Level Output File Name         : uart
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 22

Cell Usage :
# BELS                             : 190
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 25
#      LUT2                        : 8
#      LUT2_D                      : 3
#      LUT3                        : 15
#      LUT3_L                      : 8
#      LUT4                        : 57
#      LUT4_D                      : 1
#      LUT4_L                      : 13
#      MUXCY                       : 25
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 25
# FlipFlops/Latches                : 61
#      FD                          : 27
#      FDE                         : 17
#      FDR                         : 12
#      FDS                         : 5
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 10
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500eft256-5 

 Number of Slices:                       70  out of   4656     1%  
 Number of Slice Flip Flops:             61  out of   9312     0%  
 Number of 4 input LUTs:                134  out of   9312     1%  
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    190    11%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock_in                           | BUFGP                  | 11    |
r_clock11                          | BUFG                   | 50    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.850ns (Maximum Frequency: 170.947MHz)
   Minimum input arrival time before clock: 3.597ns
   Maximum output required time after clock: 4.134ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_in'
  Clock period: 4.218ns (frequency: 237.079MHz)
  Total number of paths / destination ports: 166 / 22
-------------------------------------------------------------------------
Delay:               4.218ns (Levels of Logic = 2)
  Source:            count_8 (FF)
  Destination:       count_0 (FF)
  Source Clock:      clock_in rising
  Destination Clock: clock_in rising

  Data Path: count_8 to count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  count_8 (count_8)
     LUT4:I0->O            1   0.612   0.360  count_cmp_eq000028_SW0 (N70)
     LUT4:I3->O           11   0.612   0.793  count_cmp_eq000028 (count_cmp_eq0000)
     FDR:R                     0.795          count_0
    ----------------------------------------
    Total                      4.218ns (2.533ns logic, 1.685ns route)
                                       (60.1% logic, 39.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'r_clock11'
  Clock period: 5.850ns (frequency: 170.947MHz)
  Total number of paths / destination ports: 915 / 64
-------------------------------------------------------------------------
Delay:               5.850ns (Levels of Logic = 4)
  Source:            UART_RX_INST/r_Clk_Count_8 (FF)
  Destination:       UART_RX_INST/r_Clk_Count_8 (FF)
  Source Clock:      r_clock11 rising
  Destination Clock: r_clock11 rising

  Data Path: UART_RX_INST/r_Clk_Count_8 to UART_RX_INST/r_Clk_Count_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.514   0.651  UART_RX_INST/r_Clk_Count_8 (UART_RX_INST/r_Clk_Count_8)
     LUT2:I0->O            1   0.612   0.426  UART_RX_INST/r_SM_Main_cmp_lt000013 (UART_RX_INST/r_SM_Main_cmp_lt000013)
     LUT4:I1->O           17   0.612   0.896  UART_RX_INST/r_SM_Main_cmp_lt0000137 (UART_RX_INST/r_SM_Main_cmp_lt0000)
     LUT4:I3->O            8   0.612   0.646  UART_RX_INST/r_Clk_Count_mux0000<0>21 (UART_RX_INST/N1)
     LUT4:I3->O            1   0.612   0.000  UART_RX_INST/r_Clk_Count_mux0000<7>1 (UART_RX_INST/r_Clk_Count_mux0000<7>)
     FD:D                      0.268          UART_RX_INST/r_Clk_Count_1
    ----------------------------------------
    Total                      5.850ns (3.230ns logic, 2.620ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r_clock11'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 2)
  Source:            tx_dv_i (PAD)
  Destination:       UART_TX_INST/r_SM_Main_FFd3 (FF)
  Destination Clock: r_clock11 rising

  Data Path: tx_dv_i to UART_TX_INST/r_SM_Main_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.387  tx_dv_i_IBUF (tx_dv_i_IBUF)
     LUT4:I2->O            9   0.612   0.697  UART_TX_INST/r_SM_Main_FFd3-In11 (UART_TX_INST/r_TX_Data_not0001)
     FDS:S                     0.795          UART_TX_INST/r_SM_Main_FFd3
    ----------------------------------------
    Total                      3.597ns (2.513ns logic, 1.084ns route)
                                       (69.9% logic, 30.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'r_clock11'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              4.063ns (Levels of Logic = 1)
  Source:            UART_TX_INST/o_TX_Serial (FF)
  Destination:       w_TX_SERIAL_i (PAD)
  Source Clock:      r_clock11 rising

  Data Path: UART_TX_INST/o_TX_Serial to w_TX_SERIAL_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.514   0.380  UART_TX_INST/o_TX_Serial (UART_TX_INST/o_TX_Serial)
     OBUF:I->O                 3.169          w_TX_SERIAL_i_OBUF (w_TX_SERIAL_i)
    ----------------------------------------
    Total                      4.063ns (3.683ns logic, 0.380ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_in'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.134ns (Levels of Logic = 1)
  Source:            r_clock1 (FF)
  Destination:       r_CLOCK_i (PAD)
  Source Clock:      clock_in rising

  Data Path: r_clock1 to r_CLOCK_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.514   0.451  r_clock1 (r_clock11)
     OBUF:I->O                 3.169          r_CLOCK_i_OBUF (r_CLOCK_i)
    ----------------------------------------
    Total                      4.134ns (3.683ns logic, 0.451ns route)
                                       (89.1% logic, 10.9% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.18 secs
 
--> 

Total memory usage is 203788 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    1 (   0 filtered)

