// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_C_IO_L2_in_1_x0 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_C_C_IO_L2_in_1_x018_dout,
        fifo_C_C_IO_L2_in_1_x018_empty_n,
        fifo_C_C_IO_L2_in_1_x018_read,
        fifo_C_C_IO_L2_in_2_x019_din,
        fifo_C_C_IO_L2_in_2_x019_full_n,
        fifo_C_C_IO_L2_in_2_x019_write,
        fifo_C_PE_0_1_x0106_din,
        fifo_C_PE_0_1_x0106_full_n,
        fifo_C_PE_0_1_x0106_write
);

parameter    ap_ST_fsm_state1 = 38'd1;
parameter    ap_ST_fsm_state2 = 38'd2;
parameter    ap_ST_fsm_state3 = 38'd4;
parameter    ap_ST_fsm_state4 = 38'd8;
parameter    ap_ST_fsm_state5 = 38'd16;
parameter    ap_ST_fsm_state6 = 38'd32;
parameter    ap_ST_fsm_state7 = 38'd64;
parameter    ap_ST_fsm_state8 = 38'd128;
parameter    ap_ST_fsm_state9 = 38'd256;
parameter    ap_ST_fsm_state10 = 38'd512;
parameter    ap_ST_fsm_state11 = 38'd1024;
parameter    ap_ST_fsm_state12 = 38'd2048;
parameter    ap_ST_fsm_state13 = 38'd4096;
parameter    ap_ST_fsm_state14 = 38'd8192;
parameter    ap_ST_fsm_state15 = 38'd16384;
parameter    ap_ST_fsm_state16 = 38'd32768;
parameter    ap_ST_fsm_state17 = 38'd65536;
parameter    ap_ST_fsm_state18 = 38'd131072;
parameter    ap_ST_fsm_state19 = 38'd262144;
parameter    ap_ST_fsm_state20 = 38'd524288;
parameter    ap_ST_fsm_state21 = 38'd1048576;
parameter    ap_ST_fsm_state22 = 38'd2097152;
parameter    ap_ST_fsm_state23 = 38'd4194304;
parameter    ap_ST_fsm_state24 = 38'd8388608;
parameter    ap_ST_fsm_state25 = 38'd16777216;
parameter    ap_ST_fsm_state26 = 38'd33554432;
parameter    ap_ST_fsm_state27 = 38'd67108864;
parameter    ap_ST_fsm_state28 = 38'd134217728;
parameter    ap_ST_fsm_state29 = 38'd268435456;
parameter    ap_ST_fsm_state30 = 38'd536870912;
parameter    ap_ST_fsm_state31 = 38'd1073741824;
parameter    ap_ST_fsm_state32 = 38'd2147483648;
parameter    ap_ST_fsm_state33 = 38'd4294967296;
parameter    ap_ST_fsm_state34 = 38'd8589934592;
parameter    ap_ST_fsm_state35 = 38'd17179869184;
parameter    ap_ST_fsm_state36 = 38'd34359738368;
parameter    ap_ST_fsm_state37 = 38'd68719476736;
parameter    ap_ST_fsm_state38 = 38'd137438953472;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [511:0] fifo_C_C_IO_L2_in_1_x018_dout;
input   fifo_C_C_IO_L2_in_1_x018_empty_n;
output   fifo_C_C_IO_L2_in_1_x018_read;
output  [511:0] fifo_C_C_IO_L2_in_2_x019_din;
input   fifo_C_C_IO_L2_in_2_x019_full_n;
output   fifo_C_C_IO_L2_in_2_x019_write;
output  [255:0] fifo_C_PE_0_1_x0106_din;
input   fifo_C_PE_0_1_x0106_full_n;
output   fifo_C_PE_0_1_x0106_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_C_C_IO_L2_in_1_x018_read;
reg fifo_C_C_IO_L2_in_2_x019_write;
reg[255:0] fifo_C_PE_0_1_x0106_din;
reg fifo_C_PE_0_1_x0106_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [37:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_C_C_IO_L2_in_1_x018_blk_n;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state21;
reg    fifo_C_C_IO_L2_in_2_x019_blk_n;
reg    fifo_C_PE_0_1_x0106_blk_n;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state38;
wire   [511:0] local_C_ping_V_q0;
reg   [511:0] reg_717;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state35;
wire   [2:0] add_ln691_fu_723_p2;
reg   [2:0] add_ln691_reg_1354;
wire    ap_CS_fsm_state2;
wire   [2:0] add_ln691_1461_fu_735_p2;
reg   [2:0] add_ln691_1461_reg_1362;
wire    ap_CS_fsm_state3;
wire   [5:0] add_i_i780_cast_fu_755_p2;
reg   [5:0] add_i_i780_cast_reg_1370;
wire   [0:0] icmp_ln890_1425_fu_741_p2;
wire   [0:0] icmp_ln3263_fu_778_p2;
reg   [0:0] icmp_ln3263_reg_1382;
wire    ap_CS_fsm_state4;
wire   [0:0] tmp_500_fu_761_p3;
wire   [0:0] icmp_ln886_12_fu_773_p2;
wire   [3:0] add_ln691_1471_fu_784_p2;
reg   [3:0] add_ln691_1471_reg_1386;
wire    ap_CS_fsm_state5;
wire   [3:0] add_ln691_1469_fu_796_p2;
reg   [3:0] add_ln691_1469_reg_1394;
wire   [6:0] tmp_485_cast_fu_806_p3;
reg   [6:0] tmp_485_cast_reg_1399;
wire   [3:0] c3_54_fu_820_p2;
wire   [0:0] icmp_ln890_1431_fu_814_p2;
wire   [0:0] icmp_ln890_1432_fu_790_p2;
wire   [4:0] add_ln691_1472_fu_826_p2;
reg   [4:0] add_ln691_1472_reg_1412;
wire    ap_CS_fsm_state6;
wire   [4:0] add_ln691_1470_fu_838_p2;
reg   [4:0] add_ln691_1470_reg_1420;
wire    ap_CS_fsm_state8;
reg   [6:0] local_C_pong_V_addr_reg_1425;
wire   [7:0] c2_V_151_fu_864_p2;
reg   [7:0] c2_V_151_reg_1433;
wire    ap_CS_fsm_state10;
reg   [0:0] arb_14_reg_368;
reg   [0:0] intra_trans_en_14_reg_355;
wire   [7:0] c2_V_150_fu_876_p2;
reg   [7:0] c2_V_150_reg_1441;
wire   [0:0] arb_fu_888_p2;
wire   [0:0] icmp_ln3371_fu_882_p2;
wire   [0:0] icmp_ln3298_fu_870_p2;
wire   [1:0] add_ln691_1476_fu_894_p2;
reg   [1:0] add_ln691_1476_reg_1454;
wire    ap_CS_fsm_state11;
wire   [5:0] add_ln691_1478_fu_906_p2;
reg   [5:0] add_ln691_1478_reg_1462;
wire    ap_CS_fsm_state12;
reg   [3:0] div_i_i19_reg_1470;
wire   [0:0] icmp_ln890_1441_fu_912_p2;
reg   [0:0] data_split_V_28_addr_reg_1475;
wire   [3:0] add_ln691_1480_fu_937_p2;
reg   [3:0] add_ln691_1480_reg_1480;
wire    ap_CS_fsm_state13;
wire   [4:0] add_ln691_1483_fu_961_p2;
reg   [4:0] add_ln691_1483_reg_1493;
wire    ap_CS_fsm_state15;
wire   [1:0] add_ln691_1484_fu_973_p2;
wire    ap_CS_fsm_state16;
wire   [511:0] zext_ln1497_28_fu_1005_p1;
wire   [0:0] icmp_ln878_30_fu_984_p2;
wire   [0:0] icmp_ln3336_fu_1026_p2;
reg   [0:0] icmp_ln3336_reg_1520;
wire    ap_CS_fsm_state18;
wire   [0:0] tmp_499_fu_1009_p3;
wire   [0:0] icmp_ln886_fu_1021_p2;
wire   [3:0] add_ln691_1465_fu_1032_p2;
reg   [3:0] add_ln691_1465_reg_1524;
wire    ap_CS_fsm_state19;
wire   [3:0] add_ln691_1464_fu_1044_p2;
reg   [3:0] add_ln691_1464_reg_1532;
wire   [6:0] tmp_484_cast_fu_1054_p3;
reg   [6:0] tmp_484_cast_reg_1537;
wire   [3:0] c3_53_fu_1068_p2;
wire   [0:0] icmp_ln890_1429_fu_1062_p2;
wire   [0:0] icmp_ln890_1430_fu_1038_p2;
wire   [4:0] add_ln691_1468_fu_1074_p2;
reg   [4:0] add_ln691_1468_reg_1550;
wire    ap_CS_fsm_state20;
wire   [4:0] add_ln691_1466_fu_1086_p2;
reg   [4:0] add_ln691_1466_reg_1558;
wire    ap_CS_fsm_state22;
reg   [6:0] local_C_ping_V_addr_27_reg_1563;
wire   [1:0] add_ln691_1475_fu_1112_p2;
reg   [1:0] add_ln691_1475_reg_1571;
wire    ap_CS_fsm_state24;
wire   [5:0] add_ln691_1477_fu_1124_p2;
reg   [5:0] add_ln691_1477_reg_1579;
wire    ap_CS_fsm_state25;
reg   [3:0] div_i_i18_reg_1587;
wire   [0:0] icmp_ln890_1440_fu_1130_p2;
reg   [0:0] data_split_V_27_addr_reg_1592;
wire   [3:0] add_ln691_1479_fu_1155_p2;
reg   [3:0] add_ln691_1479_reg_1597;
wire    ap_CS_fsm_state26;
wire   [511:0] local_C_pong_V_q0;
reg   [511:0] in_data_V_107_reg_1610;
wire    ap_CS_fsm_state27;
wire   [4:0] add_ln691_1481_fu_1179_p2;
reg   [4:0] add_ln691_1481_reg_1615;
wire    ap_CS_fsm_state28;
wire   [1:0] add_ln691_1482_fu_1191_p2;
wire    ap_CS_fsm_state29;
wire   [511:0] zext_ln1497_27_fu_1223_p1;
wire   [0:0] icmp_ln878_29_fu_1202_p2;
wire   [7:0] c2_V_149_fu_1227_p2;
reg   [7:0] c2_V_149_reg_1636;
wire    ap_CS_fsm_state31;
wire   [1:0] add_ln691_1459_fu_1239_p2;
reg   [1:0] add_ln691_1459_reg_1644;
wire    ap_CS_fsm_state32;
wire   [5:0] add_ln691_1460_fu_1251_p2;
reg   [5:0] add_ln691_1460_reg_1652;
wire    ap_CS_fsm_state33;
reg   [3:0] div_i_i_reg_1660;
wire   [0:0] icmp_ln890_1427_fu_1257_p2;
reg   [0:0] data_split_V_addr_reg_1665;
wire   [3:0] add_ln691_1462_fu_1282_p2;
reg   [3:0] add_ln691_1462_reg_1670;
wire    ap_CS_fsm_state34;
wire   [4:0] add_ln691_1473_fu_1306_p2;
reg   [4:0] add_ln691_1473_reg_1683;
wire    ap_CS_fsm_state36;
wire   [1:0] add_ln691_1474_fu_1318_p2;
wire    ap_CS_fsm_state37;
wire   [511:0] zext_ln1497_fu_1350_p1;
wire   [0:0] icmp_ln878_fu_1329_p2;
reg   [6:0] local_C_ping_V_address0;
reg    local_C_ping_V_ce0;
reg    local_C_ping_V_we0;
reg   [6:0] local_C_pong_V_address0;
reg    local_C_pong_V_ce0;
reg    local_C_pong_V_we0;
reg   [0:0] data_split_V_28_address0;
reg    data_split_V_28_ce0;
reg    data_split_V_28_we0;
wire   [255:0] data_split_V_28_d0;
wire   [255:0] data_split_V_28_q0;
reg   [0:0] data_split_V_27_address0;
reg    data_split_V_27_ce0;
reg    data_split_V_27_we0;
wire   [255:0] data_split_V_27_d0;
wire   [255:0] data_split_V_27_q0;
reg   [0:0] data_split_V_address0;
reg    data_split_V_ce0;
reg    data_split_V_we0;
wire   [255:0] data_split_V_d0;
wire   [255:0] data_split_V_q0;
reg   [2:0] c0_V_reg_319;
reg    ap_block_state1;
reg   [0:0] intra_trans_en_reg_330;
reg   [2:0] c1_V_reg_344;
wire   [0:0] icmp_ln890_fu_729_p2;
wire   [0:0] ap_phi_mux_arb_14_phi_fu_372_p4;
reg   [3:0] c3_52_reg_380;
reg   [3:0] c4_V_52_reg_392;
wire   [0:0] icmp_ln890_1439_fu_832_p2;
reg   [3:0] c4_V_51_reg_403;
wire   [0:0] icmp_ln890_1438_fu_858_p2;
reg   [4:0] c5_V_142_reg_414;
reg    ap_block_state7;
reg   [4:0] c5_V_141_reg_425;
reg   [7:0] c2_V_148_reg_436;
wire   [0:0] icmp_ln890_1437_fu_900_p2;
reg   [7:0] c2_V_147_reg_447;
wire   [0:0] icmp_ln890_1434_fu_1118_p2;
reg   [1:0] c5_V_138_reg_458;
reg   [5:0] c6_V_154_reg_469;
wire   [0:0] icmp_ln890_1443_fu_955_p2;
reg   [3:0] c7_V_92_reg_480;
wire   [0:0] icmp_ln890_1445_fu_967_p2;
reg   [4:0] c8_V_28_reg_491;
reg   [1:0] n_V_28_reg_502;
reg   [511:0] p_Val2_s_reg_513;
reg   [3:0] c3_reg_522;
reg   [3:0] c4_V_50_reg_534;
wire   [0:0] icmp_ln890_1436_fu_1080_p2;
reg   [3:0] c4_V_reg_545;
wire   [0:0] icmp_ln890_1435_fu_1106_p2;
reg   [4:0] c5_V_140_reg_556;
reg    ap_block_state21;
reg   [4:0] c5_V_139_reg_567;
reg   [1:0] c5_V_137_reg_578;
reg   [5:0] c6_V_153_reg_589;
wire   [0:0] icmp_ln890_1442_fu_1173_p2;
reg   [3:0] c7_V_91_reg_600;
wire   [0:0] icmp_ln890_1444_fu_1185_p2;
reg   [4:0] c8_V_27_reg_611;
reg   [1:0] n_V_27_reg_622;
reg   [511:0] p_Val2_57_reg_633;
reg   [7:0] c2_V_reg_642;
wire   [0:0] icmp_ln890_1426_fu_1245_p2;
reg   [1:0] c5_V_reg_653;
wire   [0:0] icmp_ln3414_fu_1233_p2;
reg   [5:0] c6_V_reg_664;
wire   [0:0] icmp_ln890_1428_fu_1300_p2;
reg   [3:0] c7_V_reg_675;
wire   [0:0] icmp_ln890_1433_fu_1312_p2;
reg   [4:0] c8_V_reg_686;
reg   [1:0] n_V_reg_697;
reg   [511:0] p_Val2_58_reg_708;
wire   [63:0] zext_ln3273_1_fu_853_p1;
wire   [63:0] idxprom_fu_932_p1;
wire   [63:0] tmp_486_cast_fu_950_p1;
wire   [63:0] zext_ln878_28_fu_979_p1;
wire   [63:0] zext_ln3346_1_fu_1101_p1;
wire   [63:0] idxprom141_fu_1150_p1;
wire   [63:0] tmp_cast_fu_1168_p1;
wire   [63:0] zext_ln878_27_fu_1197_p1;
wire   [63:0] idxprom192_fu_1277_p1;
wire   [63:0] tmp_483_cast_fu_1295_p1;
wire   [63:0] zext_ln878_fu_1324_p1;
wire   [5:0] p_shl_fu_747_p3;
wire   [5:0] zext_ln886_12_fu_769_p1;
wire   [2:0] trunc_ln3273_fu_802_p1;
wire   [6:0] zext_ln3273_fu_844_p1;
wire   [6:0] add_ln3273_fu_848_p2;
wire   [0:0] empty_fu_928_p1;
wire   [7:0] tmp_48_fu_943_p3;
wire   [255:0] r_fu_995_p4;
wire   [5:0] zext_ln886_fu_1017_p1;
wire   [2:0] trunc_ln3346_fu_1050_p1;
wire   [6:0] zext_ln3346_fu_1092_p1;
wire   [6:0] add_ln3346_fu_1096_p2;
wire   [0:0] empty_2898_fu_1146_p1;
wire   [7:0] tmp_fu_1161_p3;
wire   [255:0] r_46_fu_1213_p4;
wire   [0:0] empty_2899_fu_1273_p1;
wire   [7:0] tmp_s_fu_1288_p3;
wire   [255:0] r_47_fu_1340_p4;
reg   [37:0] ap_NS_fsm;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 38'd1;
end

top_C_IO_L2_in_0_x0_local_C_ping_V #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_C_ping_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_C_ping_V_address0),
    .ce0(local_C_ping_V_ce0),
    .we0(local_C_ping_V_we0),
    .d0(fifo_C_C_IO_L2_in_1_x018_dout),
    .q0(local_C_ping_V_q0)
);

top_C_IO_L2_in_0_x0_local_C_ping_V #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_C_pong_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_C_pong_V_address0),
    .ce0(local_C_pong_V_ce0),
    .we0(local_C_pong_V_we0),
    .d0(fifo_C_C_IO_L2_in_1_x018_dout),
    .q0(local_C_pong_V_q0)
);

top_A_IO_L2_in_0_x0_data_split_V #(
    .DataWidth( 256 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
data_split_V_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(data_split_V_28_address0),
    .ce0(data_split_V_28_ce0),
    .we0(data_split_V_28_we0),
    .d0(data_split_V_28_d0),
    .q0(data_split_V_28_q0)
);

top_A_IO_L2_in_0_x0_data_split_V #(
    .DataWidth( 256 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
data_split_V_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(data_split_V_27_address0),
    .ce0(data_split_V_27_ce0),
    .we0(data_split_V_27_we0),
    .d0(data_split_V_27_d0),
    .q0(data_split_V_27_q0)
);

top_A_IO_L2_in_0_x0_data_split_V #(
    .DataWidth( 256 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
data_split_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(data_split_V_address0),
    .ce0(data_split_V_ce0),
    .we0(data_split_V_we0),
    .d0(data_split_V_d0),
    .q0(data_split_V_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln3414_fu_1233_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (((intra_trans_en_14_reg_355 == 1'd0) | ((icmp_ln3371_fu_882_p2 == 1'd1) & (arb_14_reg_368 == 1'd1))) | ((icmp_ln3298_fu_870_p2 == 1'd1) & (arb_14_reg_368 == 1'd0))))) begin
        arb_14_reg_368 <= arb_fu_888_p2;
    end else if (((icmp_ln890_fu_729_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        arb_14_reg_368 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c0_V_reg_319 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1425_fu_741_p2 == 1'd1))) begin
        c0_V_reg_319 <= add_ln691_reg_1354;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (((intra_trans_en_14_reg_355 == 1'd0) | ((icmp_ln3371_fu_882_p2 == 1'd1) & (arb_14_reg_368 == 1'd1))) | ((icmp_ln3298_fu_870_p2 == 1'd1) & (arb_14_reg_368 == 1'd0))))) begin
        c1_V_reg_344 <= add_ln691_1461_reg_1362;
    end else if (((icmp_ln890_fu_729_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        c1_V_reg_344 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state18) & (((tmp_499_fu_1009_p3 == 1'd1) & (intra_trans_en_14_reg_355 == 1'd1)) | ((icmp_ln886_fu_1021_p2 == 1'd1) & (intra_trans_en_14_reg_355 == 1'd1))))) begin
        c2_V_147_reg_447 <= 8'd0;
    end else if (((icmp_ln890_1434_fu_1118_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        c2_V_147_reg_447 <= c2_V_150_reg_1441;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (((intra_trans_en_14_reg_355 == 1'd1) & (tmp_500_fu_761_p3 == 1'd1)) | ((intra_trans_en_14_reg_355 == 1'd1) & (icmp_ln886_12_fu_773_p2 == 1'd1))))) begin
        c2_V_148_reg_436 <= 8'd0;
    end else if (((icmp_ln890_1437_fu_900_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        c2_V_148_reg_436 <= c2_V_151_reg_1433;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_fu_729_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        c2_V_reg_642 <= 8'd0;
    end else if (((icmp_ln890_1426_fu_1245_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state32))) begin
        c2_V_reg_642 <= c2_V_149_reg_1636;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_arb_14_phi_fu_372_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1425_fu_741_p2 == 1'd0))) begin
        c3_52_reg_380 <= 4'd1;
    end else if (((1'b1 == ap_CS_fsm_state5) & (((icmp_ln890_1432_fu_790_p2 == 1'd1) & (icmp_ln3263_reg_1382 == 1'd0)) | ((icmp_ln890_1431_fu_814_p2 == 1'd1) & (icmp_ln3263_reg_1382 == 1'd1))))) begin
        c3_52_reg_380 <= c3_54_fu_820_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_arb_14_phi_fu_372_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1425_fu_741_p2 == 1'd0))) begin
        c3_reg_522 <= 4'd1;
    end else if (((1'b1 == ap_CS_fsm_state19) & (((icmp_ln890_1430_fu_1038_p2 == 1'd1) & (icmp_ln3336_reg_1520 == 1'd0)) | ((icmp_ln890_1429_fu_1062_p2 == 1'd1) & (icmp_ln3336_reg_1520 == 1'd1))))) begin
        c3_reg_522 <= c3_53_fu_1068_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_1021_p2 == 1'd0) & (tmp_499_fu_1009_p3 == 1'd0) & (icmp_ln3336_fu_1026_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        c4_V_50_reg_534 <= 4'd0;
    end else if (((icmp_ln890_1436_fu_1080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        c4_V_50_reg_534 <= add_ln691_1465_reg_1524;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln886_12_fu_773_p2 == 1'd0) & (tmp_500_fu_761_p3 == 1'd0) & (icmp_ln3263_fu_778_p2 == 1'd1))) begin
        c4_V_51_reg_403 <= 4'd0;
    end else if (((icmp_ln890_1438_fu_858_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        c4_V_51_reg_403 <= add_ln691_1469_reg_1394;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln886_12_fu_773_p2 == 1'd0) & (tmp_500_fu_761_p3 == 1'd0) & (icmp_ln3263_fu_778_p2 == 1'd0))) begin
        c4_V_52_reg_392 <= 4'd0;
    end else if (((icmp_ln890_1439_fu_832_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        c4_V_52_reg_392 <= add_ln691_1471_reg_1386;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_1021_p2 == 1'd0) & (tmp_499_fu_1009_p3 == 1'd0) & (icmp_ln3336_fu_1026_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        c4_V_reg_545 <= 4'd0;
    end else if (((icmp_ln890_1435_fu_1106_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        c4_V_reg_545 <= add_ln691_1464_reg_1532;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln3371_fu_882_p2 == 1'd0) & (intra_trans_en_14_reg_355 == 1'd1) & (arb_14_reg_368 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        c5_V_137_reg_578 <= 2'd0;
    end else if (((icmp_ln890_1440_fu_1130_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        c5_V_137_reg_578 <= add_ln691_1475_reg_1571;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln3298_fu_870_p2 == 1'd0) & (intra_trans_en_14_reg_355 == 1'd1) & (arb_14_reg_368 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        c5_V_138_reg_458 <= 2'd0;
    end else if (((icmp_ln890_1441_fu_912_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        c5_V_138_reg_458 <= add_ln691_1476_reg_1454;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1429_fu_1062_p2 == 1'd0) & (icmp_ln3336_reg_1520 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        c5_V_139_reg_567 <= 5'd0;
    end else if (((fifo_C_C_IO_L2_in_1_x018_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
        c5_V_139_reg_567 <= add_ln691_1466_reg_1558;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1430_fu_1038_p2 == 1'd0) & (icmp_ln3336_reg_1520 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        c5_V_140_reg_556 <= 5'd0;
    end else if ((~((fifo_C_C_IO_L2_in_2_x019_full_n == 1'b0) | (fifo_C_C_IO_L2_in_1_x018_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state21))) begin
        c5_V_140_reg_556 <= add_ln691_1468_reg_1550;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln890_1431_fu_814_p2 == 1'd0) & (icmp_ln3263_reg_1382 == 1'd1))) begin
        c5_V_141_reg_425 <= 5'd0;
    end else if (((fifo_C_C_IO_L2_in_1_x018_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        c5_V_141_reg_425 <= add_ln691_1470_reg_1420;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln890_1432_fu_790_p2 == 1'd0) & (icmp_ln3263_reg_1382 == 1'd0))) begin
        c5_V_142_reg_414 <= 5'd0;
    end else if ((~((fifo_C_C_IO_L2_in_2_x019_full_n == 1'b0) | (fifo_C_C_IO_L2_in_1_x018_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        c5_V_142_reg_414 <= add_ln691_1472_reg_1412;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln3414_fu_1233_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        c5_V_reg_653 <= 2'd0;
    end else if (((icmp_ln890_1427_fu_1257_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
        c5_V_reg_653 <= add_ln691_1459_reg_1644;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1434_fu_1118_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        c6_V_153_reg_589 <= 6'd0;
    end else if (((icmp_ln890_1442_fu_1173_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        c6_V_153_reg_589 <= add_ln691_1477_reg_1579;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1437_fu_900_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        c6_V_154_reg_469 <= 6'd0;
    end else if (((icmp_ln890_1443_fu_955_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        c6_V_154_reg_469 <= add_ln691_1478_reg_1462;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1426_fu_1245_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state32))) begin
        c6_V_reg_664 <= 6'd0;
    end else if (((icmp_ln890_1428_fu_1300_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state34))) begin
        c6_V_reg_664 <= add_ln691_1460_reg_1652;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1440_fu_1130_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        c7_V_91_reg_600 <= 4'd0;
    end else if (((icmp_ln890_1444_fu_1185_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
        c7_V_91_reg_600 <= add_ln691_1479_reg_1597;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1441_fu_912_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        c7_V_92_reg_480 <= 4'd0;
    end else if (((icmp_ln890_1445_fu_967_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        c7_V_92_reg_480 <= add_ln691_1480_reg_1480;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1427_fu_1257_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33))) begin
        c7_V_reg_675 <= 4'd0;
    end else if (((icmp_ln890_1433_fu_1312_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        c7_V_reg_675 <= add_ln691_1462_reg_1670;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        c8_V_27_reg_611 <= 5'd0;
    end else if (((fifo_C_PE_0_1_x0106_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
        c8_V_27_reg_611 <= add_ln691_1481_reg_1615;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        c8_V_28_reg_491 <= 5'd0;
    end else if (((fifo_C_PE_0_1_x0106_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        c8_V_28_reg_491 <= add_ln691_1483_reg_1493;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        c8_V_reg_686 <= 5'd0;
    end else if (((fifo_C_PE_0_1_x0106_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state38))) begin
        c8_V_reg_686 <= add_ln691_1473_reg_1683;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (((intra_trans_en_14_reg_355 == 1'd0) | ((icmp_ln3371_fu_882_p2 == 1'd1) & (arb_14_reg_368 == 1'd1))) | ((icmp_ln3298_fu_870_p2 == 1'd1) & (arb_14_reg_368 == 1'd0))))) begin
        intra_trans_en_14_reg_355 <= 1'd1;
    end else if (((icmp_ln890_fu_729_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        intra_trans_en_14_reg_355 <= intra_trans_en_reg_330;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        intra_trans_en_reg_330 <= 1'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1425_fu_741_p2 == 1'd1))) begin
        intra_trans_en_reg_330 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1444_fu_1185_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
        n_V_27_reg_622 <= 2'd0;
    end else if (((icmp_ln878_29_fu_1202_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        n_V_27_reg_622 <= add_ln691_1482_fu_1191_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1445_fu_967_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        n_V_28_reg_502 <= 2'd0;
    end else if (((icmp_ln878_30_fu_984_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        n_V_28_reg_502 <= add_ln691_1484_fu_973_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1433_fu_1312_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        n_V_reg_697 <= 2'd0;
    end else if (((icmp_ln878_fu_1329_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        n_V_reg_697 <= add_ln691_1474_fu_1318_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1444_fu_1185_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
        p_Val2_57_reg_633 <= in_data_V_107_reg_1610;
    end else if (((icmp_ln878_29_fu_1202_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        p_Val2_57_reg_633 <= zext_ln1497_27_fu_1223_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1433_fu_1312_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        p_Val2_58_reg_708 <= reg_717;
    end else if (((icmp_ln878_fu_1329_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        p_Val2_58_reg_708 <= zext_ln1497_fu_1350_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1445_fu_967_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        p_Val2_s_reg_513 <= reg_717;
    end else if (((icmp_ln878_30_fu_984_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        p_Val2_s_reg_513 <= zext_ln1497_28_fu_1005_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1425_fu_741_p2 == 1'd0))) begin
        add_i_i780_cast_reg_1370[5 : 3] <= add_i_i780_cast_fu_755_p2[5 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        add_ln691_1459_reg_1644 <= add_ln691_1459_fu_1239_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        add_ln691_1460_reg_1652 <= add_ln691_1460_fu_1251_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln691_1461_reg_1362 <= add_ln691_1461_fu_735_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        add_ln691_1462_reg_1670 <= add_ln691_1462_fu_1282_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln3336_reg_1520 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        add_ln691_1464_reg_1532 <= add_ln691_1464_fu_1044_p2;
        tmp_484_cast_reg_1537[6 : 4] <= tmp_484_cast_fu_1054_p3[6 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln3336_reg_1520 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        add_ln691_1465_reg_1524 <= add_ln691_1465_fu_1032_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        add_ln691_1466_reg_1558 <= add_ln691_1466_fu_1086_p2;
        local_C_ping_V_addr_27_reg_1563 <= zext_ln3346_1_fu_1101_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        add_ln691_1468_reg_1550 <= add_ln691_1468_fu_1074_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln3263_reg_1382 == 1'd1))) begin
        add_ln691_1469_reg_1394 <= add_ln691_1469_fu_796_p2;
        tmp_485_cast_reg_1399[6 : 4] <= tmp_485_cast_fu_806_p3[6 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        add_ln691_1470_reg_1420 <= add_ln691_1470_fu_838_p2;
        local_C_pong_V_addr_reg_1425 <= zext_ln3273_1_fu_853_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln3263_reg_1382 == 1'd0))) begin
        add_ln691_1471_reg_1386 <= add_ln691_1471_fu_784_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add_ln691_1472_reg_1412 <= add_ln691_1472_fu_826_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        add_ln691_1473_reg_1683 <= add_ln691_1473_fu_1306_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        add_ln691_1475_reg_1571 <= add_ln691_1475_fu_1112_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        add_ln691_1476_reg_1454 <= add_ln691_1476_fu_894_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        add_ln691_1477_reg_1579 <= add_ln691_1477_fu_1124_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        add_ln691_1478_reg_1462 <= add_ln691_1478_fu_906_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        add_ln691_1479_reg_1597 <= add_ln691_1479_fu_1155_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        add_ln691_1480_reg_1480 <= add_ln691_1480_fu_937_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        add_ln691_1481_reg_1615 <= add_ln691_1481_fu_1179_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        add_ln691_1483_reg_1493 <= add_ln691_1483_fu_961_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln691_reg_1354 <= add_ln691_fu_723_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        c2_V_149_reg_1636 <= c2_V_149_fu_1227_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((intra_trans_en_14_reg_355 == 1'd1) & (arb_14_reg_368 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        c2_V_150_reg_1441 <= c2_V_150_fu_876_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((intra_trans_en_14_reg_355 == 1'd1) & (arb_14_reg_368 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        c2_V_151_reg_1433 <= c2_V_151_fu_864_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1440_fu_1130_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        data_split_V_27_addr_reg_1592 <= idxprom141_fu_1150_p1;
        div_i_i18_reg_1587 <= {{c6_V_153_reg_589[4:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1441_fu_912_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        data_split_V_28_addr_reg_1475 <= idxprom_fu_932_p1;
        div_i_i19_reg_1470 <= {{c6_V_154_reg_469[4:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1427_fu_1257_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33))) begin
        data_split_V_addr_reg_1665 <= idxprom192_fu_1277_p1;
        div_i_i_reg_1660 <= {{c6_V_reg_664[4:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln886_12_fu_773_p2 == 1'd0) & (tmp_500_fu_761_p3 == 1'd0))) begin
        icmp_ln3263_reg_1382 <= icmp_ln3263_fu_778_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_1021_p2 == 1'd0) & (tmp_499_fu_1009_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        icmp_ln3336_reg_1520 <= icmp_ln3336_fu_1026_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        in_data_V_107_reg_1610 <= local_C_pong_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state14))) begin
        reg_717 <= local_C_ping_V_q0;
    end
end

always @ (*) begin
    if (((icmp_ln3414_fu_1233_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln3414_fu_1233_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        if ((icmp_ln878_29_fu_1202_p2 == 1'd1)) begin
            data_split_V_27_address0 = data_split_V_27_addr_reg_1592;
        end else if ((icmp_ln878_29_fu_1202_p2 == 1'd0)) begin
            data_split_V_27_address0 = zext_ln878_27_fu_1197_p1;
        end else begin
            data_split_V_27_address0 = 'bx;
        end
    end else begin
        data_split_V_27_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln878_29_fu_1202_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29)) | ((icmp_ln878_29_fu_1202_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29)))) begin
        data_split_V_27_ce0 = 1'b1;
    end else begin
        data_split_V_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln878_29_fu_1202_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        data_split_V_27_we0 = 1'b1;
    end else begin
        data_split_V_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        if ((icmp_ln878_30_fu_984_p2 == 1'd1)) begin
            data_split_V_28_address0 = data_split_V_28_addr_reg_1475;
        end else if ((icmp_ln878_30_fu_984_p2 == 1'd0)) begin
            data_split_V_28_address0 = zext_ln878_28_fu_979_p1;
        end else begin
            data_split_V_28_address0 = 'bx;
        end
    end else begin
        data_split_V_28_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln878_30_fu_984_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((icmp_ln878_30_fu_984_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        data_split_V_28_ce0 = 1'b1;
    end else begin
        data_split_V_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln878_30_fu_984_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        data_split_V_28_we0 = 1'b1;
    end else begin
        data_split_V_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        if ((icmp_ln878_fu_1329_p2 == 1'd1)) begin
            data_split_V_address0 = data_split_V_addr_reg_1665;
        end else if ((icmp_ln878_fu_1329_p2 == 1'd0)) begin
            data_split_V_address0 = zext_ln878_fu_1324_p1;
        end else begin
            data_split_V_address0 = 'bx;
        end
    end else begin
        data_split_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln878_fu_1329_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state37)) | ((icmp_ln878_fu_1329_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37)))) begin
        data_split_V_ce0 = 1'b1;
    end else begin
        data_split_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln878_fu_1329_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        data_split_V_we0 = 1'b1;
    end else begin
        data_split_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state9))) begin
        fifo_C_C_IO_L2_in_1_x018_blk_n = fifo_C_C_IO_L2_in_1_x018_empty_n;
    end else begin
        fifo_C_C_IO_L2_in_1_x018_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((fifo_C_C_IO_L2_in_1_x018_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state23)) | ((fifo_C_C_IO_L2_in_1_x018_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | (~((fifo_C_C_IO_L2_in_2_x019_full_n == 1'b0) | (fifo_C_C_IO_L2_in_1_x018_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state21)) | (~((fifo_C_C_IO_L2_in_2_x019_full_n == 1'b0) | (fifo_C_C_IO_L2_in_1_x018_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        fifo_C_C_IO_L2_in_1_x018_read = 1'b1;
    end else begin
        fifo_C_C_IO_L2_in_1_x018_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state7))) begin
        fifo_C_C_IO_L2_in_2_x019_blk_n = fifo_C_C_IO_L2_in_2_x019_full_n;
    end else begin
        fifo_C_C_IO_L2_in_2_x019_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((fifo_C_C_IO_L2_in_2_x019_full_n == 1'b0) | (fifo_C_C_IO_L2_in_1_x018_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state21)) | (~((fifo_C_C_IO_L2_in_2_x019_full_n == 1'b0) | (fifo_C_C_IO_L2_in_1_x018_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        fifo_C_C_IO_L2_in_2_x019_write = 1'b1;
    end else begin
        fifo_C_C_IO_L2_in_2_x019_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state17))) begin
        fifo_C_PE_0_1_x0106_blk_n = fifo_C_PE_0_1_x0106_full_n;
    end else begin
        fifo_C_PE_0_1_x0106_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((fifo_C_PE_0_1_x0106_full_n == 1'b1)) begin
        if ((1'b1 == ap_CS_fsm_state38)) begin
            fifo_C_PE_0_1_x0106_din = data_split_V_q0;
        end else if ((1'b1 == ap_CS_fsm_state30)) begin
            fifo_C_PE_0_1_x0106_din = data_split_V_27_q0;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            fifo_C_PE_0_1_x0106_din = data_split_V_28_q0;
        end else begin
            fifo_C_PE_0_1_x0106_din = 'bx;
        end
    end else begin
        fifo_C_PE_0_1_x0106_din = 'bx;
    end
end

always @ (*) begin
    if ((((fifo_C_PE_0_1_x0106_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state38)) | ((fifo_C_PE_0_1_x0106_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state30)) | ((fifo_C_PE_0_1_x0106_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state17)))) begin
        fifo_C_PE_0_1_x0106_write = 1'b1;
    end else begin
        fifo_C_PE_0_1_x0106_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        local_C_ping_V_address0 = tmp_483_cast_fu_1295_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        local_C_ping_V_address0 = local_C_ping_V_addr_27_reg_1563;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        local_C_ping_V_address0 = tmp_486_cast_fu_950_p1;
    end else begin
        local_C_ping_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state13) | ((fifo_C_C_IO_L2_in_1_x018_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state23)))) begin
        local_C_ping_V_ce0 = 1'b1;
    end else begin
        local_C_ping_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((fifo_C_C_IO_L2_in_1_x018_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
        local_C_ping_V_we0 = 1'b1;
    end else begin
        local_C_ping_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        local_C_pong_V_address0 = tmp_cast_fu_1168_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        local_C_pong_V_address0 = local_C_pong_V_addr_reg_1425;
    end else begin
        local_C_pong_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | ((fifo_C_C_IO_L2_in_1_x018_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state9)))) begin
        local_C_pong_V_ce0 = 1'b1;
    end else begin
        local_C_pong_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((fifo_C_C_IO_L2_in_1_x018_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        local_C_pong_V_we0 = 1'b1;
    end else begin
        local_C_pong_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln890_fu_729_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1425_fu_741_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((ap_phi_mux_arb_14_phi_fu_372_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1425_fu_741_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & ((icmp_ln886_12_fu_773_p2 == 1'd1) | (tmp_500_fu_761_p3 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (((icmp_ln890_1432_fu_790_p2 == 1'd1) & (icmp_ln3263_reg_1382 == 1'd0)) | ((icmp_ln890_1431_fu_814_p2 == 1'd1) & (icmp_ln3263_reg_1382 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln890_1431_fu_814_p2 == 1'd0) & (icmp_ln3263_reg_1382 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln890_1439_fu_832_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~((fifo_C_C_IO_L2_in_2_x019_full_n == 1'b0) | (fifo_C_C_IO_L2_in_1_x018_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln890_1438_fu_858_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((fifo_C_C_IO_L2_in_1_x018_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (((intra_trans_en_14_reg_355 == 1'd0) | ((icmp_ln3371_fu_882_p2 == 1'd1) & (arb_14_reg_368 == 1'd1))) | ((icmp_ln3298_fu_870_p2 == 1'd1) & (arb_14_reg_368 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((icmp_ln3371_fu_882_p2 == 1'd0) & (intra_trans_en_14_reg_355 == 1'd1) & (arb_14_reg_368 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((icmp_ln890_1437_fu_900_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((icmp_ln890_1441_fu_912_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((icmp_ln890_1443_fu_955_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((icmp_ln890_1445_fu_967_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((icmp_ln878_30_fu_984_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((fifo_C_PE_0_1_x0106_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((1'b1 == ap_CS_fsm_state18) & ((icmp_ln886_fu_1021_p2 == 1'd1) | (tmp_499_fu_1009_p3 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((1'b1 == ap_CS_fsm_state19) & (((icmp_ln890_1430_fu_1038_p2 == 1'd1) & (icmp_ln3336_reg_1520 == 1'd0)) | ((icmp_ln890_1429_fu_1062_p2 == 1'd1) & (icmp_ln3336_reg_1520 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else if (((icmp_ln890_1429_fu_1062_p2 == 1'd0) & (icmp_ln3336_reg_1520 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((icmp_ln890_1436_fu_1080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state21 : begin
            if ((~((fifo_C_C_IO_L2_in_2_x019_full_n == 1'b0) | (fifo_C_C_IO_L2_in_1_x018_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((icmp_ln890_1435_fu_1106_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state23 : begin
            if (((fifo_C_C_IO_L2_in_1_x018_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            if (((icmp_ln890_1434_fu_1118_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state25 : begin
            if (((icmp_ln890_1440_fu_1130_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            if (((icmp_ln890_1442_fu_1173_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            if (((icmp_ln890_1444_fu_1185_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state29 : begin
            if (((icmp_ln878_29_fu_1202_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state30 : begin
            if (((fifo_C_PE_0_1_x0106_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            if (((icmp_ln3414_fu_1233_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state32 : begin
            if (((icmp_ln890_1426_fu_1245_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state33 : begin
            if (((icmp_ln890_1427_fu_1257_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state34 : begin
            if (((icmp_ln890_1428_fu_1300_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            if (((icmp_ln890_1433_fu_1312_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state37 : begin
            if (((icmp_ln878_fu_1329_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state38 : begin
            if (((fifo_C_PE_0_1_x0106_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state38))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_i_i780_cast_fu_755_p2 = ($signed(6'd41) - $signed(p_shl_fu_747_p3));

assign add_ln3273_fu_848_p2 = (tmp_485_cast_reg_1399 + zext_ln3273_fu_844_p1);

assign add_ln3346_fu_1096_p2 = (tmp_484_cast_reg_1537 + zext_ln3346_fu_1092_p1);

assign add_ln691_1459_fu_1239_p2 = (c5_V_reg_653 + 2'd1);

assign add_ln691_1460_fu_1251_p2 = (c6_V_reg_664 + 6'd1);

assign add_ln691_1461_fu_735_p2 = (c1_V_reg_344 + 3'd1);

assign add_ln691_1462_fu_1282_p2 = (c7_V_reg_675 + 4'd1);

assign add_ln691_1464_fu_1044_p2 = (c4_V_reg_545 + 4'd1);

assign add_ln691_1465_fu_1032_p2 = (c4_V_50_reg_534 + 4'd1);

assign add_ln691_1466_fu_1086_p2 = (c5_V_139_reg_567 + 5'd1);

assign add_ln691_1468_fu_1074_p2 = (c5_V_140_reg_556 + 5'd1);

assign add_ln691_1469_fu_796_p2 = (c4_V_51_reg_403 + 4'd1);

assign add_ln691_1470_fu_838_p2 = (c5_V_141_reg_425 + 5'd1);

assign add_ln691_1471_fu_784_p2 = (c4_V_52_reg_392 + 4'd1);

assign add_ln691_1472_fu_826_p2 = (c5_V_142_reg_414 + 5'd1);

assign add_ln691_1473_fu_1306_p2 = (c8_V_reg_686 + 5'd1);

assign add_ln691_1474_fu_1318_p2 = (n_V_reg_697 + 2'd1);

assign add_ln691_1475_fu_1112_p2 = (c5_V_137_reg_578 + 2'd1);

assign add_ln691_1476_fu_894_p2 = (c5_V_138_reg_458 + 2'd1);

assign add_ln691_1477_fu_1124_p2 = (c6_V_153_reg_589 + 6'd1);

assign add_ln691_1478_fu_906_p2 = (c6_V_154_reg_469 + 6'd1);

assign add_ln691_1479_fu_1155_p2 = (c7_V_91_reg_600 + 4'd1);

assign add_ln691_1480_fu_937_p2 = (c7_V_92_reg_480 + 4'd1);

assign add_ln691_1481_fu_1179_p2 = (c8_V_27_reg_611 + 5'd1);

assign add_ln691_1482_fu_1191_p2 = (n_V_27_reg_622 + 2'd1);

assign add_ln691_1483_fu_961_p2 = (c8_V_28_reg_491 + 5'd1);

assign add_ln691_1484_fu_973_p2 = (n_V_28_reg_502 + 2'd1);

assign add_ln691_fu_723_p2 = (c0_V_reg_319 + 3'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state21 = ((fifo_C_C_IO_L2_in_2_x019_full_n == 1'b0) | (fifo_C_C_IO_L2_in_1_x018_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state7 = ((fifo_C_C_IO_L2_in_2_x019_full_n == 1'b0) | (fifo_C_C_IO_L2_in_1_x018_empty_n == 1'b0));
end

assign ap_phi_mux_arb_14_phi_fu_372_p4 = arb_14_reg_368;

assign arb_fu_888_p2 = (arb_14_reg_368 ^ 1'd1);

assign c2_V_149_fu_1227_p2 = (c2_V_reg_642 + 8'd1);

assign c2_V_150_fu_876_p2 = (c2_V_147_reg_447 + 8'd1);

assign c2_V_151_fu_864_p2 = (c2_V_148_reg_436 + 8'd1);

assign c3_53_fu_1068_p2 = (c3_reg_522 + 4'd1);

assign c3_54_fu_820_p2 = (c3_52_reg_380 + 4'd1);

assign data_split_V_27_d0 = p_Val2_57_reg_633[255:0];

assign data_split_V_28_d0 = p_Val2_s_reg_513[255:0];

assign data_split_V_d0 = p_Val2_58_reg_708[255:0];

assign empty_2898_fu_1146_p1 = c6_V_153_reg_589[0:0];

assign empty_2899_fu_1273_p1 = c6_V_reg_664[0:0];

assign empty_fu_928_p1 = c6_V_154_reg_469[0:0];

assign fifo_C_C_IO_L2_in_2_x019_din = fifo_C_C_IO_L2_in_1_x018_dout;

assign icmp_ln3263_fu_778_p2 = ((c3_52_reg_380 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln3298_fu_870_p2 = ((c2_V_148_reg_436 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln3336_fu_1026_p2 = ((c3_reg_522 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln3371_fu_882_p2 = ((c2_V_147_reg_447 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln3414_fu_1233_p2 = ((c2_V_reg_642 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln878_29_fu_1202_p2 = ((n_V_27_reg_622 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_30_fu_984_p2 = ((n_V_28_reg_502 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_1329_p2 = ((n_V_reg_697 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln886_12_fu_773_p2 = ((zext_ln886_12_fu_769_p1 > add_i_i780_cast_reg_1370) ? 1'b1 : 1'b0);

assign icmp_ln886_fu_1021_p2 = ((zext_ln886_fu_1017_p1 > add_i_i780_cast_reg_1370) ? 1'b1 : 1'b0);

assign icmp_ln890_1425_fu_741_p2 = ((c1_V_reg_344 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln890_1426_fu_1245_p2 = ((c5_V_reg_653 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1427_fu_1257_p2 = ((c6_V_reg_664 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1428_fu_1300_p2 = ((c7_V_reg_675 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1429_fu_1062_p2 = ((c4_V_reg_545 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1430_fu_1038_p2 = ((c4_V_50_reg_534 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1431_fu_814_p2 = ((c4_V_51_reg_403 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1432_fu_790_p2 = ((c4_V_52_reg_392 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1433_fu_1312_p2 = ((c8_V_reg_686 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1434_fu_1118_p2 = ((c5_V_137_reg_578 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1435_fu_1106_p2 = ((c5_V_139_reg_567 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1436_fu_1080_p2 = ((c5_V_140_reg_556 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1437_fu_900_p2 = ((c5_V_138_reg_458 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1438_fu_858_p2 = ((c5_V_141_reg_425 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1439_fu_832_p2 = ((c5_V_142_reg_414 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1440_fu_1130_p2 = ((c6_V_153_reg_589 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1441_fu_912_p2 = ((c6_V_154_reg_469 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1442_fu_1173_p2 = ((c7_V_91_reg_600 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1443_fu_955_p2 = ((c7_V_92_reg_480 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1444_fu_1185_p2 = ((c8_V_27_reg_611 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1445_fu_967_p2 = ((c8_V_28_reg_491 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_729_p2 = ((c0_V_reg_319 == 3'd4) ? 1'b1 : 1'b0);

assign idxprom141_fu_1150_p1 = empty_2898_fu_1146_p1;

assign idxprom192_fu_1277_p1 = empty_2899_fu_1273_p1;

assign idxprom_fu_932_p1 = empty_fu_928_p1;

assign p_shl_fu_747_p3 = {{c1_V_reg_344}, {3'd0}};

assign r_46_fu_1213_p4 = {{p_Val2_57_reg_633[511:256]}};

assign r_47_fu_1340_p4 = {{p_Val2_58_reg_708[511:256]}};

assign r_fu_995_p4 = {{p_Val2_s_reg_513[511:256]}};

assign tmp_483_cast_fu_1295_p1 = tmp_s_fu_1288_p3;

assign tmp_484_cast_fu_1054_p3 = {{trunc_ln3346_fu_1050_p1}, {4'd0}};

assign tmp_485_cast_fu_806_p3 = {{trunc_ln3273_fu_802_p1}, {4'd0}};

assign tmp_486_cast_fu_950_p1 = tmp_48_fu_943_p3;

assign tmp_48_fu_943_p3 = {{c7_V_92_reg_480}, {div_i_i19_reg_1470}};

assign tmp_499_fu_1009_p3 = c3_reg_522[32'd3];

assign tmp_500_fu_761_p3 = c3_52_reg_380[32'd3];

assign tmp_cast_fu_1168_p1 = tmp_fu_1161_p3;

assign tmp_fu_1161_p3 = {{c7_V_91_reg_600}, {div_i_i18_reg_1587}};

assign tmp_s_fu_1288_p3 = {{c7_V_reg_675}, {div_i_i_reg_1660}};

assign trunc_ln3273_fu_802_p1 = c4_V_51_reg_403[2:0];

assign trunc_ln3346_fu_1050_p1 = c4_V_reg_545[2:0];

assign zext_ln1497_27_fu_1223_p1 = r_46_fu_1213_p4;

assign zext_ln1497_28_fu_1005_p1 = r_fu_995_p4;

assign zext_ln1497_fu_1350_p1 = r_47_fu_1340_p4;

assign zext_ln3273_1_fu_853_p1 = add_ln3273_fu_848_p2;

assign zext_ln3273_fu_844_p1 = c5_V_141_reg_425;

assign zext_ln3346_1_fu_1101_p1 = add_ln3346_fu_1096_p2;

assign zext_ln3346_fu_1092_p1 = c5_V_139_reg_567;

assign zext_ln878_27_fu_1197_p1 = n_V_27_reg_622;

assign zext_ln878_28_fu_979_p1 = n_V_28_reg_502;

assign zext_ln878_fu_1324_p1 = n_V_reg_697;

assign zext_ln886_12_fu_769_p1 = c3_52_reg_380;

assign zext_ln886_fu_1017_p1 = c3_reg_522;

always @ (posedge ap_clk) begin
    add_i_i780_cast_reg_1370[2:0] <= 3'b001;
    tmp_485_cast_reg_1399[3:0] <= 4'b0000;
    tmp_484_cast_reg_1537[3:0] <= 4'b0000;
end

endmodule //top_C_IO_L2_in_1_x0
