.model 011_train11.kiss2
.inputs I0 I1 
.outputs O0 
.clock clk
# st2 110100
# st1 110000
# st4 111100
# st3 101100
# st6 100100
# st5 001010
# st8 100000
# st10 010000
# st7 010001
# st9 000110
# st0 000000
.names S0 S1 S2 S3 S4 S5 I0 I1 next_S0
11010010 1
11000000 1
11000001 1
11110010 1
10110000 1
10110010 1
10010010 1
00101010 1
10000001 1
01000101 1
00000010 1
00000001 1
.latch next_S0 S0 re clk 0


.names S0 S1 S2 S3 S4 S5 I0 I1 next_S1
11010000 1
11010010 1
11000001 1
11110010 1
10110010 1
01000001 1
01000100 1
00011001 1
00000010 1
00000001 1
.latch next_S1 S1 re clk 0


.names S0 S1 S2 S3 S4 S5 I0 I1 next_S2
11000000 1
11000011 1
11110010 1
10110000 1
10110010 1
00101011 1
.latch next_S2 S2 re clk 0


.names S0 S1 S2 S3 S4 S5 I0 I1 next_S3
11010010 1
11010011 1
11000000 1
11110010 1
10110000 1
10110010 1
10010010 1
00101010 1
00011011 1
00000010 1
.latch next_S3 S3 re clk 0


.names S0 S1 S2 S3 S4 S5 I0 I1 next_S4
11010011 1
11000011 1
00101011 1
00011011 1
.latch next_S4 S4 re clk 0


.names S0 S1 S2 S3 S4 S5 I0 I1 next_S5
11010000 1
01000100 1
.latch next_S5 S5 re clk 0


.names S0 S1 S2 S3 S4 S5 I0 I1 next_O0
11010000 1
11010010 1
11010011 1
11000000 1
11000001 1
11000011 1
11110010 1
10110000 1
10110010 1
10010010 1
00101010 1
00101011 1
10000001 1
01000001 1
01000100 1
01000101 1
00011001 1
00011011 1
.latch next_O0 O0 re clk 0

