// Seed: 2546778034
module module_0 ();
  logic id_1;
  ;
  assign module_2.id_32 = 0;
endmodule
module module_1 #(
    parameter id_9 = 32'd6
) (
    input wand id_0,
    input tri1 id_1,
    output tri1 id_2,
    input wor id_3,
    input wand id_4,
    output supply0 id_5,
    output wor id_6,
    output tri0 id_7
);
  parameter id_9 = 1;
  logic [-1 : -1] id_10;
  module_0 modCall_1 ();
  defparam id_9.id_9 = id_9;
endmodule
module module_0 #(
    parameter id_12 = 32'd60,
    parameter id_14 = 32'd82,
    parameter id_15 = 32'd11
) (
    output wire id_0,
    input tri1 id_1,
    input wire id_2,
    input wor id_3,
    input tri id_4,
    input wire id_5,
    input tri0 id_6,
    input uwire id_7,
    input tri0 id_8,
    input supply1 id_9,
    input wand id_10,
    output wor id_11,
    input wire _id_12,
    output wor id_13,
    input supply1 _id_14,
    output supply0 _id_15,
    input supply0 id_16,
    input supply0 id_17,
    output wor id_18,
    input tri1 id_19,
    input tri1 id_20,
    input wand id_21,
    output tri0 id_22
    , id_26,
    input wand sample,
    input wand id_24
);
  logic [id_15  >=  id_14 : id_12] id_27;
  wire id_28;
  assign id_22 = (-1 == id_13++);
  wire [-1 'd0 : 1] id_29;
  localparam  id_30  =  1  ,  id_31  = "" ?  id_6  :  id_19  ,  id_32  =  id_30  ,  id_33  =  -1  ,  id_34  =  id_17  ,  id_35  = "" ==  id_21  ,  id_36  =  1  ,  id_37  = module_2 ,  id_38  =  1  ,  id_39  =  -1  ,  id_40  =  id_37  ;
  module_0 modCall_1 ();
  wire id_41;
  ;
endmodule
