{
  "section_index": 173,
  "section_id": "3.1.4.10",
  "title": "3.1.4.10 Offset 30h: ACQ â€“ Admin Completion Queue Base Address",
  "level": 4,
  "pages": {
    "start": 89,
    "end": 90,
    "count": 2
  },
  "content": {
    "text": "This property defines the base memory address of the Admin Completion Queue.\nThis property shall not be reset by a Controller Level Reset initiated by a Controller Reset.",
    "tables": [
      {
        "id": "table_90_127",
        "page": 90,
        "bbox": [
          114.0,
          127.0,
          881.0,
          238.0
        ],
        "image_path": "Table_3_1_4_10_Offset_30h_ACQ_Admin_Completion_Queue_Base_Address.png",
        "title": "Table_3_1_4_10_Offset_30h_ACQ_Admin_Completion_Queue_Base_Address",
        "table_md": "| Bits | Type | Reset | Description |\n| :--- | :--- | :--- | :--- |\n| 63:12 | RW | Impl Spec | **Admin Completion Queue Base (ACQB):** This field specifies the 52 most significant bits of the 64-bit physical address for the Admin Completion Queue. This address shall be memory page aligned (based on the value in CC.MPS). All completion queue entries for the commands submitted to the Admin Submission Queue shall be posted to this Completion Queue. This queue is always associated with interrupt vector 0. For the definition of Completion Queues, refer to section 4.1. |\n| 11:00 | RO | 0h | Reserved |"
      }
    ],
    "figures": []
  },
  "statistics": {
    "table_count": 1,
    "figure_count": 0
  }
}