{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676732491999 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676732491999 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 18 12:01:31 2023 " "Processing started: Sat Feb 18 12:01:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676732491999 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1676732491999 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Alarme -c Alarme " "Command: quartus_map --read_settings_files=on --write_settings_files=off Alarme -c Alarme" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1676732491999 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1676732492328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv7_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conv7_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Conv7_seg-hardware " "Found design unit 1: Conv7_seg-hardware" {  } { { "Conv7_seg.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Conv7_seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676732492827 ""} { "Info" "ISGN_ENTITY_NAME" "1 Conv7_seg " "Found entity 1: Conv7_seg" {  } { { "Conv7_seg.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Conv7_seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676732492827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676732492827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_display_paralelo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador_display_paralelo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controlador_display_paralelo-hardware " "Found design unit 1: Controlador_display_paralelo-hardware" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Controlador_display_paralelo.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676732492827 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controlador_display_paralelo " "Found entity 1: Controlador_display_paralelo" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Controlador_display_paralelo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676732492827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676732492827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarme.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alarme.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Alarme-hardware " "Found design unit 1: Alarme-hardware" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676732492843 ""} { "Info" "ISGN_ENTITY_NAME" "1 Alarme " "Found entity 1: Alarme" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676732492843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676732492843 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Alarme " "Elaborating entity \"Alarme\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1676732492874 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[0\] Alarme.vhd(513) " "Inferred latch for \"display\[0\]\" at Alarme.vhd(513)" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 513 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676732492890 "|Alarme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[1\] Alarme.vhd(513) " "Inferred latch for \"display\[1\]\" at Alarme.vhd(513)" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 513 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676732492890 "|Alarme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[2\] Alarme.vhd(513) " "Inferred latch for \"display\[2\]\" at Alarme.vhd(513)" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 513 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676732492890 "|Alarme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[3\] Alarme.vhd(513) " "Inferred latch for \"display\[3\]\" at Alarme.vhd(513)" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 513 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676732492890 "|Alarme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[4\] Alarme.vhd(513) " "Inferred latch for \"display\[4\]\" at Alarme.vhd(513)" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 513 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676732492890 "|Alarme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[5\] Alarme.vhd(513) " "Inferred latch for \"display\[5\]\" at Alarme.vhd(513)" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 513 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676732492890 "|Alarme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[6\] Alarme.vhd(513) " "Inferred latch for \"display\[6\]\" at Alarme.vhd(513)" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 513 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676732492890 "|Alarme"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Conv7_seg Conv7_seg:show_display1 " "Elaborating entity \"Conv7_seg\" for hierarchy \"Conv7_seg:show_display1\"" {  } { { "Alarme.vhd" "show_display1" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676732492937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display\[0\] " "Latch display\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enable1 " "Ports D and ENA on the latch are fed by the same signal enable1" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676732493593 ""}  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 513 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676732493593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display\[1\] " "Latch display\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enable1 " "Ports D and ENA on the latch are fed by the same signal enable1" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676732493593 ""}  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 513 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676732493593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display\[2\] " "Latch display\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enable1 " "Ports D and ENA on the latch are fed by the same signal enable1" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676732493593 ""}  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 513 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676732493593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display\[3\] " "Latch display\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enable1 " "Ports D and ENA on the latch are fed by the same signal enable1" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676732493593 ""}  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 513 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676732493593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display\[4\] " "Latch display\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enable1 " "Ports D and ENA on the latch are fed by the same signal enable1" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676732493593 ""}  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 513 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676732493593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display\[5\] " "Latch display\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enable1 " "Ports D and ENA on the latch are fed by the same signal enable1" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676732493593 ""}  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 513 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676732493593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display\[6\] " "Latch display\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enable1 " "Ports D and ENA on the latch are fed by the same signal enable1" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676732493593 ""}  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 513 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676732493593 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dado1\[0\] dado1\[0\]~_emulated dado1\[0\]~1 " "Register \"dado1\[0\]\" is converted into an equivalent circuit using register \"dado1\[0\]~_emulated\" and latch \"dado1\[0\]~1\"" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 267 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1676732493593 "|Alarme|dado1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dado1\[1\] dado1\[1\]~_emulated dado1\[1\]~5 " "Register \"dado1\[1\]\" is converted into an equivalent circuit using register \"dado1\[1\]~_emulated\" and latch \"dado1\[1\]~5\"" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 267 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1676732493593 "|Alarme|dado1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dado1\[2\] dado1\[2\]~_emulated dado1\[2\]~9 " "Register \"dado1\[2\]\" is converted into an equivalent circuit using register \"dado1\[2\]~_emulated\" and latch \"dado1\[2\]~9\"" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 267 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1676732493593 "|Alarme|dado1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dado1\[3\] dado1\[3\]~_emulated dado1\[3\]~13 " "Register \"dado1\[3\]\" is converted into an equivalent circuit using register \"dado1\[3\]~_emulated\" and latch \"dado1\[3\]~13\"" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 267 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1676732493593 "|Alarme|dado1[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1676732493593 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "enable1 Low " "Register enable1 will power up to Low" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 40 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1676732493781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "enable3 Low " "Register enable3 will power up to Low" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 40 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1676732493781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "enable2 Low " "Register enable2 will power up to Low" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 40 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1676732493781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "enable4 Low " "Register enable4 will power up to Low" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 40 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1676732493781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "led_interface\[0\] Low " "Register led_interface\[0\] will power up to Low" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 267 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1676732493781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "receiveing_data Low " "Register receiveing_data will power up to Low" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 56 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1676732493781 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1676732493781 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1676732493890 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1676732494406 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676732494406 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "406 " "Implemented 406 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1676732494468 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1676732494468 ""} { "Info" "ICUT_CUT_TM_LCELLS" "384 " "Implemented 384 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1676732494468 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1676732494468 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676732494499 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 18 12:01:34 2023 " "Processing ended: Sat Feb 18 12:01:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676732494499 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676732494499 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676732494499 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676732494499 ""}
