// Seed: 178211512
module module_0 (
    output wire id_0,
    input supply0 id_1,
    input uwire id_2,
    output wand id_3
);
  supply0  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ;
  wire id_19;
  wire id_20;
  genvar id_21;
  assign id_13 = 1;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    output tri0 id_2
    , id_19,
    output wire id_3,
    output tri0 id_4,
    inout tri1 id_5,
    input uwire id_6,
    output tri0 id_7,
    input supply0 id_8,
    input tri1 id_9,
    input wor id_10,
    input tri0 id_11,
    input supply1 id_12,
    input tri id_13,
    input tri0 id_14,
    input wor id_15,
    input supply0 id_16,
    input tri0 id_17
);
  initial begin
    id_4 = 1;
  end
  module_0(
      id_4, id_10, id_6, id_5
  );
endmodule
