Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sim_1/new/Divider_tb.sv" Line 30
