
Car.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008a70  080001e4  080001e4  000011e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ca0  08008c54  08008c54  00009c54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080098f4  080098f4  0000b044  2**0
                  CONTENTS
  4 .ARM          00000008  080098f4  080098f4  0000a8f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080098fc  080098fc  0000b044  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080098fc  080098fc  0000a8fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009900  08009900  0000a900  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000044  20000000  08009904  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001f8  20000044  08009948  0000b044  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000023c  08009948  0000b23c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b044  2**0
                  CONTENTS, READONLY
 12 .debug_info   000142f9  00000000  00000000  0000b06d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003276  00000000  00000000  0001f366  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001358  00000000  00000000  000225e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f46  00000000  00000000  00023938  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d610  00000000  00000000  0002487e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019ae2  00000000  00000000  00041e8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a1eea  00000000  00000000  0005b970  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fd85a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005300  00000000  00000000  000fd8a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  00102ba0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	@ (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000044 	.word	0x20000044
 8000200:	00000000 	.word	0x00000000
 8000204:	08008c3c 	.word	0x08008c3c

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	@ (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	@ (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	@ (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000048 	.word	0x20000048
 8000220:	08008c3c 	.word	0x08008c3c

08000224 <__aeabi_frsub>:
 8000224:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000228:	e002      	b.n	8000230 <__addsf3>
 800022a:	bf00      	nop

0800022c <__aeabi_fsub>:
 800022c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000230 <__addsf3>:
 8000230:	0042      	lsls	r2, r0, #1
 8000232:	bf1f      	itttt	ne
 8000234:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000238:	ea92 0f03 	teqne	r2, r3
 800023c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000240:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000244:	d06a      	beq.n	800031c <__addsf3+0xec>
 8000246:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800024a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800024e:	bfc1      	itttt	gt
 8000250:	18d2      	addgt	r2, r2, r3
 8000252:	4041      	eorgt	r1, r0
 8000254:	4048      	eorgt	r0, r1
 8000256:	4041      	eorgt	r1, r0
 8000258:	bfb8      	it	lt
 800025a:	425b      	neglt	r3, r3
 800025c:	2b19      	cmp	r3, #25
 800025e:	bf88      	it	hi
 8000260:	4770      	bxhi	lr
 8000262:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000266:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800026a:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 800026e:	bf18      	it	ne
 8000270:	4240      	negne	r0, r0
 8000272:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000276:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800027a:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 800027e:	bf18      	it	ne
 8000280:	4249      	negne	r1, r1
 8000282:	ea92 0f03 	teq	r2, r3
 8000286:	d03f      	beq.n	8000308 <__addsf3+0xd8>
 8000288:	f1a2 0201 	sub.w	r2, r2, #1
 800028c:	fa41 fc03 	asr.w	ip, r1, r3
 8000290:	eb10 000c 	adds.w	r0, r0, ip
 8000294:	f1c3 0320 	rsb	r3, r3, #32
 8000298:	fa01 f103 	lsl.w	r1, r1, r3
 800029c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80002a0:	d502      	bpl.n	80002a8 <__addsf3+0x78>
 80002a2:	4249      	negs	r1, r1
 80002a4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80002a8:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80002ac:	d313      	bcc.n	80002d6 <__addsf3+0xa6>
 80002ae:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80002b2:	d306      	bcc.n	80002c2 <__addsf3+0x92>
 80002b4:	0840      	lsrs	r0, r0, #1
 80002b6:	ea4f 0131 	mov.w	r1, r1, rrx
 80002ba:	f102 0201 	add.w	r2, r2, #1
 80002be:	2afe      	cmp	r2, #254	@ 0xfe
 80002c0:	d251      	bcs.n	8000366 <__addsf3+0x136>
 80002c2:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80002c6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80002ca:	bf08      	it	eq
 80002cc:	f020 0001 	biceq.w	r0, r0, #1
 80002d0:	ea40 0003 	orr.w	r0, r0, r3
 80002d4:	4770      	bx	lr
 80002d6:	0049      	lsls	r1, r1, #1
 80002d8:	eb40 0000 	adc.w	r0, r0, r0
 80002dc:	3a01      	subs	r2, #1
 80002de:	bf28      	it	cs
 80002e0:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 80002e4:	d2ed      	bcs.n	80002c2 <__addsf3+0x92>
 80002e6:	fab0 fc80 	clz	ip, r0
 80002ea:	f1ac 0c08 	sub.w	ip, ip, #8
 80002ee:	ebb2 020c 	subs.w	r2, r2, ip
 80002f2:	fa00 f00c 	lsl.w	r0, r0, ip
 80002f6:	bfaa      	itet	ge
 80002f8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80002fc:	4252      	neglt	r2, r2
 80002fe:	4318      	orrge	r0, r3
 8000300:	bfbc      	itt	lt
 8000302:	40d0      	lsrlt	r0, r2
 8000304:	4318      	orrlt	r0, r3
 8000306:	4770      	bx	lr
 8000308:	f092 0f00 	teq	r2, #0
 800030c:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000310:	bf06      	itte	eq
 8000312:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000316:	3201      	addeq	r2, #1
 8000318:	3b01      	subne	r3, #1
 800031a:	e7b5      	b.n	8000288 <__addsf3+0x58>
 800031c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000320:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000324:	bf18      	it	ne
 8000326:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800032a:	d021      	beq.n	8000370 <__addsf3+0x140>
 800032c:	ea92 0f03 	teq	r2, r3
 8000330:	d004      	beq.n	800033c <__addsf3+0x10c>
 8000332:	f092 0f00 	teq	r2, #0
 8000336:	bf08      	it	eq
 8000338:	4608      	moveq	r0, r1
 800033a:	4770      	bx	lr
 800033c:	ea90 0f01 	teq	r0, r1
 8000340:	bf1c      	itt	ne
 8000342:	2000      	movne	r0, #0
 8000344:	4770      	bxne	lr
 8000346:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 800034a:	d104      	bne.n	8000356 <__addsf3+0x126>
 800034c:	0040      	lsls	r0, r0, #1
 800034e:	bf28      	it	cs
 8000350:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000354:	4770      	bx	lr
 8000356:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 800035a:	bf3c      	itt	cc
 800035c:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000360:	4770      	bxcc	lr
 8000362:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000366:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 800036a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800036e:	4770      	bx	lr
 8000370:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000374:	bf16      	itet	ne
 8000376:	4608      	movne	r0, r1
 8000378:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 800037c:	4601      	movne	r1, r0
 800037e:	0242      	lsls	r2, r0, #9
 8000380:	bf06      	itte	eq
 8000382:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000386:	ea90 0f01 	teqeq	r0, r1
 800038a:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 800038e:	4770      	bx	lr

08000390 <__aeabi_ui2f>:
 8000390:	f04f 0300 	mov.w	r3, #0
 8000394:	e004      	b.n	80003a0 <__aeabi_i2f+0x8>
 8000396:	bf00      	nop

08000398 <__aeabi_i2f>:
 8000398:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 800039c:	bf48      	it	mi
 800039e:	4240      	negmi	r0, r0
 80003a0:	ea5f 0c00 	movs.w	ip, r0
 80003a4:	bf08      	it	eq
 80003a6:	4770      	bxeq	lr
 80003a8:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80003ac:	4601      	mov	r1, r0
 80003ae:	f04f 0000 	mov.w	r0, #0
 80003b2:	e01c      	b.n	80003ee <__aeabi_l2f+0x2a>

080003b4 <__aeabi_ul2f>:
 80003b4:	ea50 0201 	orrs.w	r2, r0, r1
 80003b8:	bf08      	it	eq
 80003ba:	4770      	bxeq	lr
 80003bc:	f04f 0300 	mov.w	r3, #0
 80003c0:	e00a      	b.n	80003d8 <__aeabi_l2f+0x14>
 80003c2:	bf00      	nop

080003c4 <__aeabi_l2f>:
 80003c4:	ea50 0201 	orrs.w	r2, r0, r1
 80003c8:	bf08      	it	eq
 80003ca:	4770      	bxeq	lr
 80003cc:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80003d0:	d502      	bpl.n	80003d8 <__aeabi_l2f+0x14>
 80003d2:	4240      	negs	r0, r0
 80003d4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003d8:	ea5f 0c01 	movs.w	ip, r1
 80003dc:	bf02      	ittt	eq
 80003de:	4684      	moveq	ip, r0
 80003e0:	4601      	moveq	r1, r0
 80003e2:	2000      	moveq	r0, #0
 80003e4:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 80003e8:	bf08      	it	eq
 80003ea:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 80003ee:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 80003f2:	fabc f28c 	clz	r2, ip
 80003f6:	3a08      	subs	r2, #8
 80003f8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80003fc:	db10      	blt.n	8000420 <__aeabi_l2f+0x5c>
 80003fe:	fa01 fc02 	lsl.w	ip, r1, r2
 8000402:	4463      	add	r3, ip
 8000404:	fa00 fc02 	lsl.w	ip, r0, r2
 8000408:	f1c2 0220 	rsb	r2, r2, #32
 800040c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000410:	fa20 f202 	lsr.w	r2, r0, r2
 8000414:	eb43 0002 	adc.w	r0, r3, r2
 8000418:	bf08      	it	eq
 800041a:	f020 0001 	biceq.w	r0, r0, #1
 800041e:	4770      	bx	lr
 8000420:	f102 0220 	add.w	r2, r2, #32
 8000424:	fa01 fc02 	lsl.w	ip, r1, r2
 8000428:	f1c2 0220 	rsb	r2, r2, #32
 800042c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000430:	fa21 f202 	lsr.w	r2, r1, r2
 8000434:	eb43 0002 	adc.w	r0, r3, r2
 8000438:	bf08      	it	eq
 800043a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800043e:	4770      	bx	lr

08000440 <__aeabi_fmul>:
 8000440:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000444:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000448:	bf1e      	ittt	ne
 800044a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800044e:	ea92 0f0c 	teqne	r2, ip
 8000452:	ea93 0f0c 	teqne	r3, ip
 8000456:	d06f      	beq.n	8000538 <__aeabi_fmul+0xf8>
 8000458:	441a      	add	r2, r3
 800045a:	ea80 0c01 	eor.w	ip, r0, r1
 800045e:	0240      	lsls	r0, r0, #9
 8000460:	bf18      	it	ne
 8000462:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000466:	d01e      	beq.n	80004a6 <__aeabi_fmul+0x66>
 8000468:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800046c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000470:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000474:	fba0 3101 	umull	r3, r1, r0, r1
 8000478:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800047c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000480:	bf3e      	ittt	cc
 8000482:	0049      	lslcc	r1, r1, #1
 8000484:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000488:	005b      	lslcc	r3, r3, #1
 800048a:	ea40 0001 	orr.w	r0, r0, r1
 800048e:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000492:	2afd      	cmp	r2, #253	@ 0xfd
 8000494:	d81d      	bhi.n	80004d2 <__aeabi_fmul+0x92>
 8000496:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800049a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800049e:	bf08      	it	eq
 80004a0:	f020 0001 	biceq.w	r0, r0, #1
 80004a4:	4770      	bx	lr
 80004a6:	f090 0f00 	teq	r0, #0
 80004aa:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80004ae:	bf08      	it	eq
 80004b0:	0249      	lsleq	r1, r1, #9
 80004b2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80004b6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80004ba:	3a7f      	subs	r2, #127	@ 0x7f
 80004bc:	bfc2      	ittt	gt
 80004be:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80004c2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80004c6:	4770      	bxgt	lr
 80004c8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004cc:	f04f 0300 	mov.w	r3, #0
 80004d0:	3a01      	subs	r2, #1
 80004d2:	dc5d      	bgt.n	8000590 <__aeabi_fmul+0x150>
 80004d4:	f112 0f19 	cmn.w	r2, #25
 80004d8:	bfdc      	itt	le
 80004da:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 80004de:	4770      	bxle	lr
 80004e0:	f1c2 0200 	rsb	r2, r2, #0
 80004e4:	0041      	lsls	r1, r0, #1
 80004e6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ea:	f1c2 0220 	rsb	r2, r2, #32
 80004ee:	fa00 fc02 	lsl.w	ip, r0, r2
 80004f2:	ea5f 0031 	movs.w	r0, r1, rrx
 80004f6:	f140 0000 	adc.w	r0, r0, #0
 80004fa:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80004fe:	bf08      	it	eq
 8000500:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000504:	4770      	bx	lr
 8000506:	f092 0f00 	teq	r2, #0
 800050a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800050e:	bf02      	ittt	eq
 8000510:	0040      	lsleq	r0, r0, #1
 8000512:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000516:	3a01      	subeq	r2, #1
 8000518:	d0f9      	beq.n	800050e <__aeabi_fmul+0xce>
 800051a:	ea40 000c 	orr.w	r0, r0, ip
 800051e:	f093 0f00 	teq	r3, #0
 8000522:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000526:	bf02      	ittt	eq
 8000528:	0049      	lsleq	r1, r1, #1
 800052a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800052e:	3b01      	subeq	r3, #1
 8000530:	d0f9      	beq.n	8000526 <__aeabi_fmul+0xe6>
 8000532:	ea41 010c 	orr.w	r1, r1, ip
 8000536:	e78f      	b.n	8000458 <__aeabi_fmul+0x18>
 8000538:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800053c:	ea92 0f0c 	teq	r2, ip
 8000540:	bf18      	it	ne
 8000542:	ea93 0f0c 	teqne	r3, ip
 8000546:	d00a      	beq.n	800055e <__aeabi_fmul+0x11e>
 8000548:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 800054c:	bf18      	it	ne
 800054e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000552:	d1d8      	bne.n	8000506 <__aeabi_fmul+0xc6>
 8000554:	ea80 0001 	eor.w	r0, r0, r1
 8000558:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 800055c:	4770      	bx	lr
 800055e:	f090 0f00 	teq	r0, #0
 8000562:	bf17      	itett	ne
 8000564:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000568:	4608      	moveq	r0, r1
 800056a:	f091 0f00 	teqne	r1, #0
 800056e:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000572:	d014      	beq.n	800059e <__aeabi_fmul+0x15e>
 8000574:	ea92 0f0c 	teq	r2, ip
 8000578:	d101      	bne.n	800057e <__aeabi_fmul+0x13e>
 800057a:	0242      	lsls	r2, r0, #9
 800057c:	d10f      	bne.n	800059e <__aeabi_fmul+0x15e>
 800057e:	ea93 0f0c 	teq	r3, ip
 8000582:	d103      	bne.n	800058c <__aeabi_fmul+0x14c>
 8000584:	024b      	lsls	r3, r1, #9
 8000586:	bf18      	it	ne
 8000588:	4608      	movne	r0, r1
 800058a:	d108      	bne.n	800059e <__aeabi_fmul+0x15e>
 800058c:	ea80 0001 	eor.w	r0, r0, r1
 8000590:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000594:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000598:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800059c:	4770      	bx	lr
 800059e:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80005a2:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80005a6:	4770      	bx	lr

080005a8 <__aeabi_fdiv>:
 80005a8:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ac:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80005b0:	bf1e      	ittt	ne
 80005b2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80005b6:	ea92 0f0c 	teqne	r2, ip
 80005ba:	ea93 0f0c 	teqne	r3, ip
 80005be:	d069      	beq.n	8000694 <__aeabi_fdiv+0xec>
 80005c0:	eba2 0203 	sub.w	r2, r2, r3
 80005c4:	ea80 0c01 	eor.w	ip, r0, r1
 80005c8:	0249      	lsls	r1, r1, #9
 80005ca:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80005ce:	d037      	beq.n	8000640 <__aeabi_fdiv+0x98>
 80005d0:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80005d4:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 80005d8:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 80005dc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80005e0:	428b      	cmp	r3, r1
 80005e2:	bf38      	it	cc
 80005e4:	005b      	lslcc	r3, r3, #1
 80005e6:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 80005ea:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 80005ee:	428b      	cmp	r3, r1
 80005f0:	bf24      	itt	cs
 80005f2:	1a5b      	subcs	r3, r3, r1
 80005f4:	ea40 000c 	orrcs.w	r0, r0, ip
 80005f8:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 80005fc:	bf24      	itt	cs
 80005fe:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000602:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000606:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 800060a:	bf24      	itt	cs
 800060c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000610:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000614:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000618:	bf24      	itt	cs
 800061a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800061e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000622:	011b      	lsls	r3, r3, #4
 8000624:	bf18      	it	ne
 8000626:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800062a:	d1e0      	bne.n	80005ee <__aeabi_fdiv+0x46>
 800062c:	2afd      	cmp	r2, #253	@ 0xfd
 800062e:	f63f af50 	bhi.w	80004d2 <__aeabi_fmul+0x92>
 8000632:	428b      	cmp	r3, r1
 8000634:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000638:	bf08      	it	eq
 800063a:	f020 0001 	biceq.w	r0, r0, #1
 800063e:	4770      	bx	lr
 8000640:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000644:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000648:	327f      	adds	r2, #127	@ 0x7f
 800064a:	bfc2      	ittt	gt
 800064c:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000650:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000654:	4770      	bxgt	lr
 8000656:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800065a:	f04f 0300 	mov.w	r3, #0
 800065e:	3a01      	subs	r2, #1
 8000660:	e737      	b.n	80004d2 <__aeabi_fmul+0x92>
 8000662:	f092 0f00 	teq	r2, #0
 8000666:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800066a:	bf02      	ittt	eq
 800066c:	0040      	lsleq	r0, r0, #1
 800066e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000672:	3a01      	subeq	r2, #1
 8000674:	d0f9      	beq.n	800066a <__aeabi_fdiv+0xc2>
 8000676:	ea40 000c 	orr.w	r0, r0, ip
 800067a:	f093 0f00 	teq	r3, #0
 800067e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000682:	bf02      	ittt	eq
 8000684:	0049      	lsleq	r1, r1, #1
 8000686:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800068a:	3b01      	subeq	r3, #1
 800068c:	d0f9      	beq.n	8000682 <__aeabi_fdiv+0xda>
 800068e:	ea41 010c 	orr.w	r1, r1, ip
 8000692:	e795      	b.n	80005c0 <__aeabi_fdiv+0x18>
 8000694:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000698:	ea92 0f0c 	teq	r2, ip
 800069c:	d108      	bne.n	80006b0 <__aeabi_fdiv+0x108>
 800069e:	0242      	lsls	r2, r0, #9
 80006a0:	f47f af7d 	bne.w	800059e <__aeabi_fmul+0x15e>
 80006a4:	ea93 0f0c 	teq	r3, ip
 80006a8:	f47f af70 	bne.w	800058c <__aeabi_fmul+0x14c>
 80006ac:	4608      	mov	r0, r1
 80006ae:	e776      	b.n	800059e <__aeabi_fmul+0x15e>
 80006b0:	ea93 0f0c 	teq	r3, ip
 80006b4:	d104      	bne.n	80006c0 <__aeabi_fdiv+0x118>
 80006b6:	024b      	lsls	r3, r1, #9
 80006b8:	f43f af4c 	beq.w	8000554 <__aeabi_fmul+0x114>
 80006bc:	4608      	mov	r0, r1
 80006be:	e76e      	b.n	800059e <__aeabi_fmul+0x15e>
 80006c0:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80006c4:	bf18      	it	ne
 80006c6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80006ca:	d1ca      	bne.n	8000662 <__aeabi_fdiv+0xba>
 80006cc:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80006d0:	f47f af5c 	bne.w	800058c <__aeabi_fmul+0x14c>
 80006d4:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 80006d8:	f47f af3c 	bne.w	8000554 <__aeabi_fmul+0x114>
 80006dc:	e75f      	b.n	800059e <__aeabi_fmul+0x15e>
 80006de:	bf00      	nop

080006e0 <__gesf2>:
 80006e0:	f04f 3cff 	mov.w	ip, #4294967295
 80006e4:	e006      	b.n	80006f4 <__cmpsf2+0x4>
 80006e6:	bf00      	nop

080006e8 <__lesf2>:
 80006e8:	f04f 0c01 	mov.w	ip, #1
 80006ec:	e002      	b.n	80006f4 <__cmpsf2+0x4>
 80006ee:	bf00      	nop

080006f0 <__cmpsf2>:
 80006f0:	f04f 0c01 	mov.w	ip, #1
 80006f4:	f84d cd04 	str.w	ip, [sp, #-4]!
 80006f8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80006fc:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000700:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000704:	bf18      	it	ne
 8000706:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800070a:	d011      	beq.n	8000730 <__cmpsf2+0x40>
 800070c:	b001      	add	sp, #4
 800070e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000712:	bf18      	it	ne
 8000714:	ea90 0f01 	teqne	r0, r1
 8000718:	bf58      	it	pl
 800071a:	ebb2 0003 	subspl.w	r0, r2, r3
 800071e:	bf88      	it	hi
 8000720:	17c8      	asrhi	r0, r1, #31
 8000722:	bf38      	it	cc
 8000724:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000728:	bf18      	it	ne
 800072a:	f040 0001 	orrne.w	r0, r0, #1
 800072e:	4770      	bx	lr
 8000730:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000734:	d102      	bne.n	800073c <__cmpsf2+0x4c>
 8000736:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800073a:	d105      	bne.n	8000748 <__cmpsf2+0x58>
 800073c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000740:	d1e4      	bne.n	800070c <__cmpsf2+0x1c>
 8000742:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000746:	d0e1      	beq.n	800070c <__cmpsf2+0x1c>
 8000748:	f85d 0b04 	ldr.w	r0, [sp], #4
 800074c:	4770      	bx	lr
 800074e:	bf00      	nop

08000750 <__aeabi_cfrcmple>:
 8000750:	4684      	mov	ip, r0
 8000752:	4608      	mov	r0, r1
 8000754:	4661      	mov	r1, ip
 8000756:	e7ff      	b.n	8000758 <__aeabi_cfcmpeq>

08000758 <__aeabi_cfcmpeq>:
 8000758:	b50f      	push	{r0, r1, r2, r3, lr}
 800075a:	f7ff ffc9 	bl	80006f0 <__cmpsf2>
 800075e:	2800      	cmp	r0, #0
 8000760:	bf48      	it	mi
 8000762:	f110 0f00 	cmnmi.w	r0, #0
 8000766:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000768 <__aeabi_fcmpeq>:
 8000768:	f84d ed08 	str.w	lr, [sp, #-8]!
 800076c:	f7ff fff4 	bl	8000758 <__aeabi_cfcmpeq>
 8000770:	bf0c      	ite	eq
 8000772:	2001      	moveq	r0, #1
 8000774:	2000      	movne	r0, #0
 8000776:	f85d fb08 	ldr.w	pc, [sp], #8
 800077a:	bf00      	nop

0800077c <__aeabi_fcmplt>:
 800077c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000780:	f7ff ffea 	bl	8000758 <__aeabi_cfcmpeq>
 8000784:	bf34      	ite	cc
 8000786:	2001      	movcc	r0, #1
 8000788:	2000      	movcs	r0, #0
 800078a:	f85d fb08 	ldr.w	pc, [sp], #8
 800078e:	bf00      	nop

08000790 <__aeabi_fcmple>:
 8000790:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000794:	f7ff ffe0 	bl	8000758 <__aeabi_cfcmpeq>
 8000798:	bf94      	ite	ls
 800079a:	2001      	movls	r0, #1
 800079c:	2000      	movhi	r0, #0
 800079e:	f85d fb08 	ldr.w	pc, [sp], #8
 80007a2:	bf00      	nop

080007a4 <__aeabi_fcmpge>:
 80007a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80007a8:	f7ff ffd2 	bl	8000750 <__aeabi_cfrcmple>
 80007ac:	bf94      	ite	ls
 80007ae:	2001      	movls	r0, #1
 80007b0:	2000      	movhi	r0, #0
 80007b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80007b6:	bf00      	nop

080007b8 <__aeabi_fcmpgt>:
 80007b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80007bc:	f7ff ffc8 	bl	8000750 <__aeabi_cfrcmple>
 80007c0:	bf34      	ite	cc
 80007c2:	2001      	movcc	r0, #1
 80007c4:	2000      	movcs	r0, #0
 80007c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80007ca:	bf00      	nop

080007cc <__aeabi_f2iz>:
 80007cc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80007d0:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80007d4:	d30f      	bcc.n	80007f6 <__aeabi_f2iz+0x2a>
 80007d6:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80007da:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80007de:	d90d      	bls.n	80007fc <__aeabi_f2iz+0x30>
 80007e0:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80007e4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80007e8:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80007ec:	fa23 f002 	lsr.w	r0, r3, r2
 80007f0:	bf18      	it	ne
 80007f2:	4240      	negne	r0, r0
 80007f4:	4770      	bx	lr
 80007f6:	f04f 0000 	mov.w	r0, #0
 80007fa:	4770      	bx	lr
 80007fc:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000800:	d101      	bne.n	8000806 <__aeabi_f2iz+0x3a>
 8000802:	0242      	lsls	r2, r0, #9
 8000804:	d105      	bne.n	8000812 <__aeabi_f2iz+0x46>
 8000806:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800080a:	bf08      	it	eq
 800080c:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000810:	4770      	bx	lr
 8000812:	f04f 0000 	mov.w	r0, #0
 8000816:	4770      	bx	lr

08000818 <__aeabi_f2uiz>:
 8000818:	0042      	lsls	r2, r0, #1
 800081a:	d20e      	bcs.n	800083a <__aeabi_f2uiz+0x22>
 800081c:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000820:	d30b      	bcc.n	800083a <__aeabi_f2uiz+0x22>
 8000822:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000826:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800082a:	d409      	bmi.n	8000840 <__aeabi_f2uiz+0x28>
 800082c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000830:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000834:	fa23 f002 	lsr.w	r0, r3, r2
 8000838:	4770      	bx	lr
 800083a:	f04f 0000 	mov.w	r0, #0
 800083e:	4770      	bx	lr
 8000840:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000844:	d101      	bne.n	800084a <__aeabi_f2uiz+0x32>
 8000846:	0242      	lsls	r2, r0, #9
 8000848:	d102      	bne.n	8000850 <__aeabi_f2uiz+0x38>
 800084a:	f04f 30ff 	mov.w	r0, #4294967295
 800084e:	4770      	bx	lr
 8000850:	f04f 0000 	mov.w	r0, #0
 8000854:	4770      	bx	lr
 8000856:	bf00      	nop

08000858 <__aeabi_ldivmod>:
 8000858:	b97b      	cbnz	r3, 800087a <__aeabi_ldivmod+0x22>
 800085a:	b972      	cbnz	r2, 800087a <__aeabi_ldivmod+0x22>
 800085c:	2900      	cmp	r1, #0
 800085e:	bfbe      	ittt	lt
 8000860:	2000      	movlt	r0, #0
 8000862:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000866:	e006      	blt.n	8000876 <__aeabi_ldivmod+0x1e>
 8000868:	bf08      	it	eq
 800086a:	2800      	cmpeq	r0, #0
 800086c:	bf1c      	itt	ne
 800086e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000872:	f04f 30ff 	movne.w	r0, #4294967295
 8000876:	f000 b99b 	b.w	8000bb0 <__aeabi_idiv0>
 800087a:	f1ad 0c08 	sub.w	ip, sp, #8
 800087e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000882:	2900      	cmp	r1, #0
 8000884:	db09      	blt.n	800089a <__aeabi_ldivmod+0x42>
 8000886:	2b00      	cmp	r3, #0
 8000888:	db1a      	blt.n	80008c0 <__aeabi_ldivmod+0x68>
 800088a:	f000 f835 	bl	80008f8 <__udivmoddi4>
 800088e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000892:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000896:	b004      	add	sp, #16
 8000898:	4770      	bx	lr
 800089a:	4240      	negs	r0, r0
 800089c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	db1b      	blt.n	80008dc <__aeabi_ldivmod+0x84>
 80008a4:	f000 f828 	bl	80008f8 <__udivmoddi4>
 80008a8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008b0:	b004      	add	sp, #16
 80008b2:	4240      	negs	r0, r0
 80008b4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80008b8:	4252      	negs	r2, r2
 80008ba:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80008be:	4770      	bx	lr
 80008c0:	4252      	negs	r2, r2
 80008c2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80008c6:	f000 f817 	bl	80008f8 <__udivmoddi4>
 80008ca:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008ce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008d2:	b004      	add	sp, #16
 80008d4:	4240      	negs	r0, r0
 80008d6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80008da:	4770      	bx	lr
 80008dc:	4252      	negs	r2, r2
 80008de:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80008e2:	f000 f809 	bl	80008f8 <__udivmoddi4>
 80008e6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008ea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008ee:	b004      	add	sp, #16
 80008f0:	4252      	negs	r2, r2
 80008f2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80008f6:	4770      	bx	lr

080008f8 <__udivmoddi4>:
 80008f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80008fc:	9d08      	ldr	r5, [sp, #32]
 80008fe:	460c      	mov	r4, r1
 8000900:	2b00      	cmp	r3, #0
 8000902:	d14e      	bne.n	80009a2 <__udivmoddi4+0xaa>
 8000904:	4694      	mov	ip, r2
 8000906:	458c      	cmp	ip, r1
 8000908:	4686      	mov	lr, r0
 800090a:	fab2 f282 	clz	r2, r2
 800090e:	d962      	bls.n	80009d6 <__udivmoddi4+0xde>
 8000910:	b14a      	cbz	r2, 8000926 <__udivmoddi4+0x2e>
 8000912:	f1c2 0320 	rsb	r3, r2, #32
 8000916:	4091      	lsls	r1, r2
 8000918:	fa20 f303 	lsr.w	r3, r0, r3
 800091c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000920:	4319      	orrs	r1, r3
 8000922:	fa00 fe02 	lsl.w	lr, r0, r2
 8000926:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800092a:	fbb1 f4f7 	udiv	r4, r1, r7
 800092e:	fb07 1114 	mls	r1, r7, r4, r1
 8000932:	fa1f f68c 	uxth.w	r6, ip
 8000936:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800093a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800093e:	fb04 f106 	mul.w	r1, r4, r6
 8000942:	4299      	cmp	r1, r3
 8000944:	d90a      	bls.n	800095c <__udivmoddi4+0x64>
 8000946:	eb1c 0303 	adds.w	r3, ip, r3
 800094a:	f104 30ff 	add.w	r0, r4, #4294967295
 800094e:	f080 8110 	bcs.w	8000b72 <__udivmoddi4+0x27a>
 8000952:	4299      	cmp	r1, r3
 8000954:	f240 810d 	bls.w	8000b72 <__udivmoddi4+0x27a>
 8000958:	3c02      	subs	r4, #2
 800095a:	4463      	add	r3, ip
 800095c:	1a59      	subs	r1, r3, r1
 800095e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000962:	fb07 1110 	mls	r1, r7, r0, r1
 8000966:	fb00 f606 	mul.w	r6, r0, r6
 800096a:	fa1f f38e 	uxth.w	r3, lr
 800096e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000972:	429e      	cmp	r6, r3
 8000974:	d90a      	bls.n	800098c <__udivmoddi4+0x94>
 8000976:	eb1c 0303 	adds.w	r3, ip, r3
 800097a:	f100 31ff 	add.w	r1, r0, #4294967295
 800097e:	f080 80fa 	bcs.w	8000b76 <__udivmoddi4+0x27e>
 8000982:	429e      	cmp	r6, r3
 8000984:	f240 80f7 	bls.w	8000b76 <__udivmoddi4+0x27e>
 8000988:	4463      	add	r3, ip
 800098a:	3802      	subs	r0, #2
 800098c:	2100      	movs	r1, #0
 800098e:	1b9b      	subs	r3, r3, r6
 8000990:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000994:	b11d      	cbz	r5, 800099e <__udivmoddi4+0xa6>
 8000996:	40d3      	lsrs	r3, r2
 8000998:	2200      	movs	r2, #0
 800099a:	e9c5 3200 	strd	r3, r2, [r5]
 800099e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009a2:	428b      	cmp	r3, r1
 80009a4:	d905      	bls.n	80009b2 <__udivmoddi4+0xba>
 80009a6:	b10d      	cbz	r5, 80009ac <__udivmoddi4+0xb4>
 80009a8:	e9c5 0100 	strd	r0, r1, [r5]
 80009ac:	2100      	movs	r1, #0
 80009ae:	4608      	mov	r0, r1
 80009b0:	e7f5      	b.n	800099e <__udivmoddi4+0xa6>
 80009b2:	fab3 f183 	clz	r1, r3
 80009b6:	2900      	cmp	r1, #0
 80009b8:	d146      	bne.n	8000a48 <__udivmoddi4+0x150>
 80009ba:	42a3      	cmp	r3, r4
 80009bc:	d302      	bcc.n	80009c4 <__udivmoddi4+0xcc>
 80009be:	4290      	cmp	r0, r2
 80009c0:	f0c0 80ee 	bcc.w	8000ba0 <__udivmoddi4+0x2a8>
 80009c4:	1a86      	subs	r6, r0, r2
 80009c6:	eb64 0303 	sbc.w	r3, r4, r3
 80009ca:	2001      	movs	r0, #1
 80009cc:	2d00      	cmp	r5, #0
 80009ce:	d0e6      	beq.n	800099e <__udivmoddi4+0xa6>
 80009d0:	e9c5 6300 	strd	r6, r3, [r5]
 80009d4:	e7e3      	b.n	800099e <__udivmoddi4+0xa6>
 80009d6:	2a00      	cmp	r2, #0
 80009d8:	f040 808f 	bne.w	8000afa <__udivmoddi4+0x202>
 80009dc:	eba1 040c 	sub.w	r4, r1, ip
 80009e0:	2101      	movs	r1, #1
 80009e2:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80009e6:	fa1f f78c 	uxth.w	r7, ip
 80009ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80009ee:	fb08 4416 	mls	r4, r8, r6, r4
 80009f2:	fb07 f006 	mul.w	r0, r7, r6
 80009f6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80009fa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80009fe:	4298      	cmp	r0, r3
 8000a00:	d908      	bls.n	8000a14 <__udivmoddi4+0x11c>
 8000a02:	eb1c 0303 	adds.w	r3, ip, r3
 8000a06:	f106 34ff 	add.w	r4, r6, #4294967295
 8000a0a:	d202      	bcs.n	8000a12 <__udivmoddi4+0x11a>
 8000a0c:	4298      	cmp	r0, r3
 8000a0e:	f200 80cb 	bhi.w	8000ba8 <__udivmoddi4+0x2b0>
 8000a12:	4626      	mov	r6, r4
 8000a14:	1a1c      	subs	r4, r3, r0
 8000a16:	fbb4 f0f8 	udiv	r0, r4, r8
 8000a1a:	fb08 4410 	mls	r4, r8, r0, r4
 8000a1e:	fb00 f707 	mul.w	r7, r0, r7
 8000a22:	fa1f f38e 	uxth.w	r3, lr
 8000a26:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000a2a:	429f      	cmp	r7, r3
 8000a2c:	d908      	bls.n	8000a40 <__udivmoddi4+0x148>
 8000a2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000a32:	f100 34ff 	add.w	r4, r0, #4294967295
 8000a36:	d202      	bcs.n	8000a3e <__udivmoddi4+0x146>
 8000a38:	429f      	cmp	r7, r3
 8000a3a:	f200 80ae 	bhi.w	8000b9a <__udivmoddi4+0x2a2>
 8000a3e:	4620      	mov	r0, r4
 8000a40:	1bdb      	subs	r3, r3, r7
 8000a42:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000a46:	e7a5      	b.n	8000994 <__udivmoddi4+0x9c>
 8000a48:	f1c1 0720 	rsb	r7, r1, #32
 8000a4c:	408b      	lsls	r3, r1
 8000a4e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000a52:	ea4c 0c03 	orr.w	ip, ip, r3
 8000a56:	fa24 f607 	lsr.w	r6, r4, r7
 8000a5a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000a5e:	fbb6 f8f9 	udiv	r8, r6, r9
 8000a62:	fa1f fe8c 	uxth.w	lr, ip
 8000a66:	fb09 6618 	mls	r6, r9, r8, r6
 8000a6a:	fa20 f307 	lsr.w	r3, r0, r7
 8000a6e:	408c      	lsls	r4, r1
 8000a70:	fa00 fa01 	lsl.w	sl, r0, r1
 8000a74:	fb08 f00e 	mul.w	r0, r8, lr
 8000a78:	431c      	orrs	r4, r3
 8000a7a:	0c23      	lsrs	r3, r4, #16
 8000a7c:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000a80:	4298      	cmp	r0, r3
 8000a82:	fa02 f201 	lsl.w	r2, r2, r1
 8000a86:	d90a      	bls.n	8000a9e <__udivmoddi4+0x1a6>
 8000a88:	eb1c 0303 	adds.w	r3, ip, r3
 8000a8c:	f108 36ff 	add.w	r6, r8, #4294967295
 8000a90:	f080 8081 	bcs.w	8000b96 <__udivmoddi4+0x29e>
 8000a94:	4298      	cmp	r0, r3
 8000a96:	d97e      	bls.n	8000b96 <__udivmoddi4+0x29e>
 8000a98:	f1a8 0802 	sub.w	r8, r8, #2
 8000a9c:	4463      	add	r3, ip
 8000a9e:	1a1e      	subs	r6, r3, r0
 8000aa0:	fbb6 f3f9 	udiv	r3, r6, r9
 8000aa4:	fb09 6613 	mls	r6, r9, r3, r6
 8000aa8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000aac:	b2a4      	uxth	r4, r4
 8000aae:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8000ab2:	45a6      	cmp	lr, r4
 8000ab4:	d908      	bls.n	8000ac8 <__udivmoddi4+0x1d0>
 8000ab6:	eb1c 0404 	adds.w	r4, ip, r4
 8000aba:	f103 30ff 	add.w	r0, r3, #4294967295
 8000abe:	d266      	bcs.n	8000b8e <__udivmoddi4+0x296>
 8000ac0:	45a6      	cmp	lr, r4
 8000ac2:	d964      	bls.n	8000b8e <__udivmoddi4+0x296>
 8000ac4:	3b02      	subs	r3, #2
 8000ac6:	4464      	add	r4, ip
 8000ac8:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000acc:	fba0 8302 	umull	r8, r3, r0, r2
 8000ad0:	eba4 040e 	sub.w	r4, r4, lr
 8000ad4:	429c      	cmp	r4, r3
 8000ad6:	46c6      	mov	lr, r8
 8000ad8:	461e      	mov	r6, r3
 8000ada:	d350      	bcc.n	8000b7e <__udivmoddi4+0x286>
 8000adc:	d04d      	beq.n	8000b7a <__udivmoddi4+0x282>
 8000ade:	b155      	cbz	r5, 8000af6 <__udivmoddi4+0x1fe>
 8000ae0:	ebba 030e 	subs.w	r3, sl, lr
 8000ae4:	eb64 0406 	sbc.w	r4, r4, r6
 8000ae8:	fa04 f707 	lsl.w	r7, r4, r7
 8000aec:	40cb      	lsrs	r3, r1
 8000aee:	431f      	orrs	r7, r3
 8000af0:	40cc      	lsrs	r4, r1
 8000af2:	e9c5 7400 	strd	r7, r4, [r5]
 8000af6:	2100      	movs	r1, #0
 8000af8:	e751      	b.n	800099e <__udivmoddi4+0xa6>
 8000afa:	fa0c fc02 	lsl.w	ip, ip, r2
 8000afe:	f1c2 0320 	rsb	r3, r2, #32
 8000b02:	40d9      	lsrs	r1, r3
 8000b04:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b08:	fa20 f303 	lsr.w	r3, r0, r3
 8000b0c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000b10:	fbb1 f0f8 	udiv	r0, r1, r8
 8000b14:	fb08 1110 	mls	r1, r8, r0, r1
 8000b18:	4094      	lsls	r4, r2
 8000b1a:	431c      	orrs	r4, r3
 8000b1c:	fa1f f78c 	uxth.w	r7, ip
 8000b20:	0c23      	lsrs	r3, r4, #16
 8000b22:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b26:	fb00 f107 	mul.w	r1, r0, r7
 8000b2a:	4299      	cmp	r1, r3
 8000b2c:	d908      	bls.n	8000b40 <__udivmoddi4+0x248>
 8000b2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000b32:	f100 36ff 	add.w	r6, r0, #4294967295
 8000b36:	d22c      	bcs.n	8000b92 <__udivmoddi4+0x29a>
 8000b38:	4299      	cmp	r1, r3
 8000b3a:	d92a      	bls.n	8000b92 <__udivmoddi4+0x29a>
 8000b3c:	3802      	subs	r0, #2
 8000b3e:	4463      	add	r3, ip
 8000b40:	1a5b      	subs	r3, r3, r1
 8000b42:	fbb3 f1f8 	udiv	r1, r3, r8
 8000b46:	fb08 3311 	mls	r3, r8, r1, r3
 8000b4a:	b2a4      	uxth	r4, r4
 8000b4c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b50:	fb01 f307 	mul.w	r3, r1, r7
 8000b54:	42a3      	cmp	r3, r4
 8000b56:	d908      	bls.n	8000b6a <__udivmoddi4+0x272>
 8000b58:	eb1c 0404 	adds.w	r4, ip, r4
 8000b5c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000b60:	d213      	bcs.n	8000b8a <__udivmoddi4+0x292>
 8000b62:	42a3      	cmp	r3, r4
 8000b64:	d911      	bls.n	8000b8a <__udivmoddi4+0x292>
 8000b66:	3902      	subs	r1, #2
 8000b68:	4464      	add	r4, ip
 8000b6a:	1ae4      	subs	r4, r4, r3
 8000b6c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000b70:	e73b      	b.n	80009ea <__udivmoddi4+0xf2>
 8000b72:	4604      	mov	r4, r0
 8000b74:	e6f2      	b.n	800095c <__udivmoddi4+0x64>
 8000b76:	4608      	mov	r0, r1
 8000b78:	e708      	b.n	800098c <__udivmoddi4+0x94>
 8000b7a:	45c2      	cmp	sl, r8
 8000b7c:	d2af      	bcs.n	8000ade <__udivmoddi4+0x1e6>
 8000b7e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000b82:	eb63 060c 	sbc.w	r6, r3, ip
 8000b86:	3801      	subs	r0, #1
 8000b88:	e7a9      	b.n	8000ade <__udivmoddi4+0x1e6>
 8000b8a:	4631      	mov	r1, r6
 8000b8c:	e7ed      	b.n	8000b6a <__udivmoddi4+0x272>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	e79a      	b.n	8000ac8 <__udivmoddi4+0x1d0>
 8000b92:	4630      	mov	r0, r6
 8000b94:	e7d4      	b.n	8000b40 <__udivmoddi4+0x248>
 8000b96:	46b0      	mov	r8, r6
 8000b98:	e781      	b.n	8000a9e <__udivmoddi4+0x1a6>
 8000b9a:	4463      	add	r3, ip
 8000b9c:	3802      	subs	r0, #2
 8000b9e:	e74f      	b.n	8000a40 <__udivmoddi4+0x148>
 8000ba0:	4606      	mov	r6, r0
 8000ba2:	4623      	mov	r3, r4
 8000ba4:	4608      	mov	r0, r1
 8000ba6:	e711      	b.n	80009cc <__udivmoddi4+0xd4>
 8000ba8:	3e02      	subs	r6, #2
 8000baa:	4463      	add	r3, ip
 8000bac:	e732      	b.n	8000a14 <__udivmoddi4+0x11c>
 8000bae:	bf00      	nop

08000bb0 <__aeabi_idiv0>:
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop

08000bb4 <inv_row_2_scale>:
/* These next two functions converts the orientation matrix (see
 * gyro_orientation) to a scalar representation for use by the DMP.
 * NOTE: These functions are borrowed from Invensense's MPL.
 */
static unsigned short inv_row_2_scale(const signed char *row)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	b085      	sub	sp, #20
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
    unsigned short b;

    if (row[0] > 0)
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	f993 3000 	ldrsb.w	r3, [r3]
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	dd02      	ble.n	8000bcc <inv_row_2_scale+0x18>
        b = 0;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	81fb      	strh	r3, [r7, #14]
 8000bca:	e02d      	b.n	8000c28 <inv_row_2_scale+0x74>
    else if (row[0] < 0)
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	f993 3000 	ldrsb.w	r3, [r3]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	da02      	bge.n	8000bdc <inv_row_2_scale+0x28>
        b = 4;
 8000bd6:	2304      	movs	r3, #4
 8000bd8:	81fb      	strh	r3, [r7, #14]
 8000bda:	e025      	b.n	8000c28 <inv_row_2_scale+0x74>
    else if (row[1] > 0)
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	3301      	adds	r3, #1
 8000be0:	f993 3000 	ldrsb.w	r3, [r3]
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	dd02      	ble.n	8000bee <inv_row_2_scale+0x3a>
        b = 1;
 8000be8:	2301      	movs	r3, #1
 8000bea:	81fb      	strh	r3, [r7, #14]
 8000bec:	e01c      	b.n	8000c28 <inv_row_2_scale+0x74>
    else if (row[1] < 0)
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	3301      	adds	r3, #1
 8000bf2:	f993 3000 	ldrsb.w	r3, [r3]
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	da02      	bge.n	8000c00 <inv_row_2_scale+0x4c>
        b = 5;
 8000bfa:	2305      	movs	r3, #5
 8000bfc:	81fb      	strh	r3, [r7, #14]
 8000bfe:	e013      	b.n	8000c28 <inv_row_2_scale+0x74>
    else if (row[2] > 0)
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	3302      	adds	r3, #2
 8000c04:	f993 3000 	ldrsb.w	r3, [r3]
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	dd02      	ble.n	8000c12 <inv_row_2_scale+0x5e>
        b = 2;
 8000c0c:	2302      	movs	r3, #2
 8000c0e:	81fb      	strh	r3, [r7, #14]
 8000c10:	e00a      	b.n	8000c28 <inv_row_2_scale+0x74>
    else if (row[2] < 0)
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	3302      	adds	r3, #2
 8000c16:	f993 3000 	ldrsb.w	r3, [r3]
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	da02      	bge.n	8000c24 <inv_row_2_scale+0x70>
        b = 6;
 8000c1e:	2306      	movs	r3, #6
 8000c20:	81fb      	strh	r3, [r7, #14]
 8000c22:	e001      	b.n	8000c28 <inv_row_2_scale+0x74>
    else
        b = 7;      // error
 8000c24:	2307      	movs	r3, #7
 8000c26:	81fb      	strh	r3, [r7, #14]
    return b;
 8000c28:	89fb      	ldrh	r3, [r7, #14]
}
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	3714      	adds	r7, #20
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bc80      	pop	{r7}
 8000c32:	4770      	bx	lr

08000c34 <inv_orientation_matrix_to_scalar>:

static unsigned short inv_orientation_matrix_to_scalar(
    const signed char *mtx)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b084      	sub	sp, #16
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
       YZX  000_010_001
       ZXY  001_000_010
       ZYX  000_001_010
     */

    scalar = inv_row_2_scale(mtx);
 8000c3c:	6878      	ldr	r0, [r7, #4]
 8000c3e:	f7ff ffb9 	bl	8000bb4 <inv_row_2_scale>
 8000c42:	4603      	mov	r3, r0
 8000c44:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 3) << 3;
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	3303      	adds	r3, #3
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	f7ff ffb2 	bl	8000bb4 <inv_row_2_scale>
 8000c50:	4603      	mov	r3, r0
 8000c52:	00db      	lsls	r3, r3, #3
 8000c54:	b21a      	sxth	r2, r3
 8000c56:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000c5a:	4313      	orrs	r3, r2
 8000c5c:	b21b      	sxth	r3, r3
 8000c5e:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 6) << 6;
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	3306      	adds	r3, #6
 8000c64:	4618      	mov	r0, r3
 8000c66:	f7ff ffa5 	bl	8000bb4 <inv_row_2_scale>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	019b      	lsls	r3, r3, #6
 8000c6e:	b21a      	sxth	r2, r3
 8000c70:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000c74:	4313      	orrs	r3, r2
 8000c76:	b21b      	sxth	r3, r3
 8000c78:	81fb      	strh	r3, [r7, #14]


    return scalar;
 8000c7a:	89fb      	ldrh	r3, [r7, #14]
}
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	3710      	adds	r7, #16
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}

08000c84 <run_self_test>:

static int run_self_test(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b08a      	sub	sp, #40	@ 0x28
 8000c88:	af00      	add	r7, sp, #0
    int result;
    long gyro[3], accel[3];

    result = mpu_run_self_test(gyro, accel);
 8000c8a:	f107 020c 	add.w	r2, r7, #12
 8000c8e:	f107 0318 	add.w	r3, r7, #24
 8000c92:	4611      	mov	r1, r2
 8000c94:	4618      	mov	r0, r3
 8000c96:	f002 fbc7 	bl	8003428 <mpu_run_self_test>
 8000c9a:	6278      	str	r0, [r7, #36]	@ 0x24
    if (result == 0x3) {
 8000c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c9e:	2b03      	cmp	r3, #3
 8000ca0:	d153      	bne.n	8000d4a <run_self_test+0xc6>
        /* Test passed. We can trust the gyro data here, so let's push it down
         * to the DMP.
         */
        float sens;
        unsigned short accel_sens;
        mpu_get_gyro_sens(&sens);
 8000ca2:	f107 0308 	add.w	r3, r7, #8
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	f001 fb16 	bl	80022d8 <mpu_get_gyro_sens>
        gyro[0] = (long)(gyro[0] * sens);
 8000cac:	69bb      	ldr	r3, [r7, #24]
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f7ff fb72 	bl	8000398 <__aeabi_i2f>
 8000cb4:	4602      	mov	r2, r0
 8000cb6:	68bb      	ldr	r3, [r7, #8]
 8000cb8:	4619      	mov	r1, r3
 8000cba:	4610      	mov	r0, r2
 8000cbc:	f7ff fbc0 	bl	8000440 <__aeabi_fmul>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f7ff fd82 	bl	80007cc <__aeabi_f2iz>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	61bb      	str	r3, [r7, #24]
        gyro[1] = (long)(gyro[1] * sens);
 8000ccc:	69fb      	ldr	r3, [r7, #28]
 8000cce:	4618      	mov	r0, r3
 8000cd0:	f7ff fb62 	bl	8000398 <__aeabi_i2f>
 8000cd4:	4602      	mov	r2, r0
 8000cd6:	68bb      	ldr	r3, [r7, #8]
 8000cd8:	4619      	mov	r1, r3
 8000cda:	4610      	mov	r0, r2
 8000cdc:	f7ff fbb0 	bl	8000440 <__aeabi_fmul>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f7ff fd72 	bl	80007cc <__aeabi_f2iz>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	61fb      	str	r3, [r7, #28]
        gyro[2] = (long)(gyro[2] * sens);
 8000cec:	6a3b      	ldr	r3, [r7, #32]
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f7ff fb52 	bl	8000398 <__aeabi_i2f>
 8000cf4:	4602      	mov	r2, r0
 8000cf6:	68bb      	ldr	r3, [r7, #8]
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	4610      	mov	r0, r2
 8000cfc:	f7ff fba0 	bl	8000440 <__aeabi_fmul>
 8000d00:	4603      	mov	r3, r0
 8000d02:	4618      	mov	r0, r3
 8000d04:	f7ff fd62 	bl	80007cc <__aeabi_f2iz>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	623b      	str	r3, [r7, #32]
        dmp_set_gyro_bias(gyro);
 8000d0c:	f107 0318 	add.w	r3, r7, #24
 8000d10:	4618      	mov	r0, r3
 8000d12:	f002 ff13 	bl	8003b3c <dmp_set_gyro_bias>
        mpu_get_accel_sens(&accel_sens);
 8000d16:	1dbb      	adds	r3, r7, #6
 8000d18:	4618      	mov	r0, r3
 8000d1a:	f001 fb15 	bl	8002348 <mpu_get_accel_sens>
        accel[0] *= accel_sens;
 8000d1e:	68fb      	ldr	r3, [r7, #12]
 8000d20:	88fa      	ldrh	r2, [r7, #6]
 8000d22:	fb02 f303 	mul.w	r3, r2, r3
 8000d26:	60fb      	str	r3, [r7, #12]
        accel[1] *= accel_sens;
 8000d28:	693b      	ldr	r3, [r7, #16]
 8000d2a:	88fa      	ldrh	r2, [r7, #6]
 8000d2c:	fb02 f303 	mul.w	r3, r2, r3
 8000d30:	613b      	str	r3, [r7, #16]
        accel[2] *= accel_sens;
 8000d32:	697b      	ldr	r3, [r7, #20]
 8000d34:	88fa      	ldrh	r2, [r7, #6]
 8000d36:	fb02 f303 	mul.w	r3, r2, r3
 8000d3a:	617b      	str	r3, [r7, #20]
        dmp_set_accel_bias(accel);
 8000d3c:	f107 030c 	add.w	r3, r7, #12
 8000d40:	4618      	mov	r0, r3
 8000d42:	f003 f805 	bl	8003d50 <dmp_set_accel_bias>
    } else {
        return -1;
    }

    return 0;
 8000d46:	2300      	movs	r3, #0
 8000d48:	e001      	b.n	8000d4e <run_self_test+0xca>
        return -1;
 8000d4a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d4e:	4618      	mov	r0, r3
 8000d50:	3728      	adds	r7, #40	@ 0x28
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
	...

08000d58 <MPU6050_DMP_init>:

int MPU6050_DMP_init(void)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b082      	sub	sp, #8
 8000d5c:	af00      	add	r7, sp, #0
    int ret;
    struct int_param_s int_param;
    //mpu_init
    ret = mpu_init(&int_param);
 8000d5e:	463b      	mov	r3, r7
 8000d60:	4618      	mov	r0, r3
 8000d62:	f000 fd2b 	bl	80017bc <mpu_init>
 8000d66:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d002      	beq.n	8000d74 <MPU6050_DMP_init+0x1c>
    {
        return ERROR_MPU_INIT;
 8000d6e:	f04f 33ff 	mov.w	r3, #4294967295
 8000d72:	e05d      	b.n	8000e30 <MPU6050_DMP_init+0xd8>
    }
    //设置传感器
    ret = mpu_set_sensors(INV_XYZ_GYRO | INV_XYZ_ACCEL);
 8000d74:	2078      	movs	r0, #120	@ 0x78
 8000d76:	f001 fb87 	bl	8002488 <mpu_set_sensors>
 8000d7a:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d002      	beq.n	8000d88 <MPU6050_DMP_init+0x30>
    {
        return ERROR_SET_SENSOR;
 8000d82:	f06f 0301 	mvn.w	r3, #1
 8000d86:	e053      	b.n	8000e30 <MPU6050_DMP_init+0xd8>
    }
    //设置fifo
    ret = mpu_configure_fifo(INV_XYZ_GYRO | INV_XYZ_ACCEL);
 8000d88:	2078      	movs	r0, #120	@ 0x78
 8000d8a:	f001 fb2b 	bl	80023e4 <mpu_configure_fifo>
 8000d8e:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d002      	beq.n	8000d9c <MPU6050_DMP_init+0x44>
    {
        return ERROR_CONFIG_FIFO;
 8000d96:	f06f 0302 	mvn.w	r3, #2
 8000d9a:	e049      	b.n	8000e30 <MPU6050_DMP_init+0xd8>
    }
    //设置采样率
    ret = mpu_set_sample_rate(DEFAULT_MPU_HZ);
 8000d9c:	2064      	movs	r0, #100	@ 0x64
 8000d9e:	f001 fa29 	bl	80021f4 <mpu_set_sample_rate>
 8000da2:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d002      	beq.n	8000db0 <MPU6050_DMP_init+0x58>
    {
        return ERROR_SET_RATE;
 8000daa:	f06f 0303 	mvn.w	r3, #3
 8000dae:	e03f      	b.n	8000e30 <MPU6050_DMP_init+0xd8>
    }
    //加载DMP固件
    ret = dmp_load_motion_driver_firmware();
 8000db0:	f002 fdc8 	bl	8003944 <dmp_load_motion_driver_firmware>
 8000db4:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d002      	beq.n	8000dc2 <MPU6050_DMP_init+0x6a>
    {
        return ERROR_LOAD_MOTION_DRIVER;
 8000dbc:	f06f 0304 	mvn.w	r3, #4
 8000dc0:	e036      	b.n	8000e30 <MPU6050_DMP_init+0xd8>
    }
    //设置陀螺仪方向
    ret = dmp_set_orientation(inv_orientation_matrix_to_scalar(gyro_orientation));
 8000dc2:	481d      	ldr	r0, [pc, #116]	@ (8000e38 <MPU6050_DMP_init+0xe0>)
 8000dc4:	f7ff ff36 	bl	8000c34 <inv_orientation_matrix_to_scalar>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f002 fdca 	bl	8003964 <dmp_set_orientation>
 8000dd0:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d002      	beq.n	8000dde <MPU6050_DMP_init+0x86>
    {
        return ERROR_SET_ORIENTATION;
 8000dd8:	f06f 0305 	mvn.w	r3, #5
 8000ddc:	e028      	b.n	8000e30 <MPU6050_DMP_init+0xd8>
    }
    //设置DMP功能
    ret = dmp_enable_feature(DMP_FEATURE_6X_LP_QUAT | DMP_FEATURE_TAP |
 8000dde:	f240 1073 	movw	r0, #371	@ 0x173
 8000de2:	f003 fb39 	bl	8004458 <dmp_enable_feature>
 8000de6:	6078      	str	r0, [r7, #4]
            DMP_FEATURE_ANDROID_ORIENT | DMP_FEATURE_SEND_RAW_ACCEL |
            DMP_FEATURE_SEND_CAL_GYRO | DMP_FEATURE_GYRO_CAL);
    if(ret != 0)
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d002      	beq.n	8000df4 <MPU6050_DMP_init+0x9c>
    {
        return ERROR_ENABLE_FEATURE;
 8000dee:	f06f 0306 	mvn.w	r3, #6
 8000df2:	e01d      	b.n	8000e30 <MPU6050_DMP_init+0xd8>
    }
    //设置输出速率
    ret = dmp_set_fifo_rate(DEFAULT_MPU_HZ);
 8000df4:	2064      	movs	r0, #100	@ 0x64
 8000df6:	f003 f8b1 	bl	8003f5c <dmp_set_fifo_rate>
 8000dfa:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d002      	beq.n	8000e08 <MPU6050_DMP_init+0xb0>
    {
        return ERROR_SET_FIFO_RATE;
 8000e02:	f06f 0307 	mvn.w	r3, #7
 8000e06:	e013      	b.n	8000e30 <MPU6050_DMP_init+0xd8>
    }
    //自检
    ret = run_self_test();
 8000e08:	f7ff ff3c 	bl	8000c84 <run_self_test>
 8000e0c:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d002      	beq.n	8000e1a <MPU6050_DMP_init+0xc2>
    {
        return ERROR_SELF_TEST;
 8000e14:	f06f 0308 	mvn.w	r3, #8
 8000e18:	e00a      	b.n	8000e30 <MPU6050_DMP_init+0xd8>
    }
    //使能DMP
    ret = mpu_set_dmp_state(1);
 8000e1a:	2001      	movs	r0, #1
 8000e1c:	f002 fd2c 	bl	8003878 <mpu_set_dmp_state>
 8000e20:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d002      	beq.n	8000e2e <MPU6050_DMP_init+0xd6>
    {
        return ERROR_DMP_STATE;
 8000e28:	f06f 0309 	mvn.w	r3, #9
 8000e2c:	e000      	b.n	8000e30 <MPU6050_DMP_init+0xd8>
    }

    return 0;
 8000e2e:	2300      	movs	r3, #0
}
 8000e30:	4618      	mov	r0, r3
 8000e32:	3708      	adds	r7, #8
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bd80      	pop	{r7, pc}
 8000e38:	20000000 	.word	0x20000000

08000e3c <SetOperationMode>:
extern TIM_HandleTypeDef htim4;

// Mode management
static uint8_t current_mode = MODE_MANUAL;

void SetOperationMode(uint8_t mode) {
 8000e3c:	b480      	push	{r7}
 8000e3e:	b083      	sub	sp, #12
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	4603      	mov	r3, r0
 8000e44:	71fb      	strb	r3, [r7, #7]
    if (mode <= MODE_LINE_TRACK) {
 8000e46:	79fb      	ldrb	r3, [r7, #7]
 8000e48:	2b04      	cmp	r3, #4
 8000e4a:	d802      	bhi.n	8000e52 <SetOperationMode+0x16>
        current_mode = mode;
 8000e4c:	4a03      	ldr	r2, [pc, #12]	@ (8000e5c <SetOperationMode+0x20>)
 8000e4e:	79fb      	ldrb	r3, [r7, #7]
 8000e50:	7013      	strb	r3, [r2, #0]
    }
}
 8000e52:	bf00      	nop
 8000e54:	370c      	adds	r7, #12
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bc80      	pop	{r7}
 8000e5a:	4770      	bx	lr
 8000e5c:	20000009 	.word	0x20000009

08000e60 <SendModeChangeAck>:
    pkg.checksum = CalculateChecksum(&pkg);
    
    UART_SendPackage(&pkg);
}

void SendModeChangeAck(uint8_t mode) {
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b08c      	sub	sp, #48	@ 0x30
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	4603      	mov	r3, r0
 8000e68:	71fb      	strb	r3, [r7, #7]
    UART_Package_t pkg;
    
    pkg.header = FRAME_HEADER;
 8000e6a:	23aa      	movs	r3, #170	@ 0xaa
 8000e6c:	733b      	strb	r3, [r7, #12]
    pkg.cmd_type = CMD_STATUS;
 8000e6e:	2304      	movs	r3, #4
 8000e70:	737b      	strb	r3, [r7, #13]
    pkg.data_len = 2;
 8000e72:	2302      	movs	r3, #2
 8000e74:	73bb      	strb	r3, [r7, #14]
    pkg.data[0] = ACK_MC; // Status type: mode change ack
 8000e76:	2301      	movs	r3, #1
 8000e78:	73fb      	strb	r3, [r7, #15]
    pkg.data[1] = mode; // New mode
 8000e7a:	79fb      	ldrb	r3, [r7, #7]
 8000e7c:	743b      	strb	r3, [r7, #16]
    pkg.checksum = CalculateChecksum(&pkg);
 8000e7e:	f107 030c 	add.w	r3, r7, #12
 8000e82:	4618      	mov	r0, r3
 8000e84:	f000 f86e 	bl	8000f64 <CalculateChecksum>
 8000e88:	4603      	mov	r3, r0
 8000e8a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    
    UART_SendPackage(&pkg);
 8000e8e:	f107 030c 	add.w	r3, r7, #12
 8000e92:	4618      	mov	r0, r3
 8000e94:	f000 f8a8 	bl	8000fe8 <UART_SendPackage>
}
 8000e98:	bf00      	nop
 8000e9a:	3730      	adds	r7, #48	@ 0x30
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}

08000ea0 <SendNavAck>:

void SendNavAck(void){
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b08a      	sub	sp, #40	@ 0x28
 8000ea4:	af00      	add	r7, sp, #0
	UART_Package_t pkg;

	pkg.header = FRAME_HEADER;
 8000ea6:	23aa      	movs	r3, #170	@ 0xaa
 8000ea8:	713b      	strb	r3, [r7, #4]
	pkg.cmd_type = CMD_STATUS;
 8000eaa:	2304      	movs	r3, #4
 8000eac:	717b      	strb	r3, [r7, #5]
	pkg.data_len = 1;
 8000eae:	2301      	movs	r3, #1
 8000eb0:	71bb      	strb	r3, [r7, #6]
	pkg.data[0] = ACK_NAV_PKT; // Status type: Auto navigation packet ack
 8000eb2:	2302      	movs	r3, #2
 8000eb4:	71fb      	strb	r3, [r7, #7]
	pkg.checksum = CalculateChecksum(&pkg);
 8000eb6:	1d3b      	adds	r3, r7, #4
 8000eb8:	4618      	mov	r0, r3
 8000eba:	f000 f853 	bl	8000f64 <CalculateChecksum>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	UART_SendPackage(&pkg);
 8000ec4:	1d3b      	adds	r3, r7, #4
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f000 f88e 	bl	8000fe8 <UART_SendPackage>
}
 8000ecc:	bf00      	nop
 8000ece:	3728      	adds	r7, #40	@ 0x28
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bd80      	pop	{r7, pc}

08000ed4 <ProcessReceivedPackage>:
    
    UART_SendPackage(&pkg);
}

// Functions for Car Board
void ProcessReceivedPackage(UART_Package_t* pkg) {
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b082      	sub	sp, #8
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
    if (VerifyChecksum(pkg) != 0) {
 8000edc:	6878      	ldr	r0, [r7, #4]
 8000ede:	f000 f86b 	bl	8000fb8 <VerifyChecksum>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d131      	bne.n	8000f4c <ProcessReceivedPackage+0x78>
        return; // Invalid package
    }
    
    switch(pkg->cmd_type) {
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	785b      	ldrb	r3, [r3, #1]
 8000eec:	2b05      	cmp	r3, #5
 8000eee:	d020      	beq.n	8000f32 <ProcessReceivedPackage+0x5e>
 8000ef0:	2b05      	cmp	r3, #5
 8000ef2:	dc2d      	bgt.n	8000f50 <ProcessReceivedPackage+0x7c>
 8000ef4:	2b01      	cmp	r3, #1
 8000ef6:	d002      	beq.n	8000efe <ProcessReceivedPackage+0x2a>
 8000ef8:	2b03      	cmp	r3, #3
 8000efa:	d00a      	beq.n	8000f12 <ProcessReceivedPackage+0x3e>
            StopMotion();
            // Send mode change acknowledgment
            SendModeChangeAck(pkg->data[0]);
            break;
        default:
            break;
 8000efc:	e028      	b.n	8000f50 <ProcessReceivedPackage+0x7c>
            if (current_mode == MODE_MANUAL) {
 8000efe:	4b18      	ldr	r3, [pc, #96]	@ (8000f60 <ProcessReceivedPackage+0x8c>)
 8000f00:	781b      	ldrb	r3, [r3, #0]
 8000f02:	2b01      	cmp	r3, #1
 8000f04:	d126      	bne.n	8000f54 <ProcessReceivedPackage+0x80>
                ProcessMotionCmd(pkg->data[0]);
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	78db      	ldrb	r3, [r3, #3]
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f000 f8a4 	bl	8001058 <ProcessMotionCmd>
            break;
 8000f10:	e020      	b.n	8000f54 <ProcessReceivedPackage+0x80>
            if (current_mode == MODE_AUTO_NAV) {
 8000f12:	4b13      	ldr	r3, [pc, #76]	@ (8000f60 <ProcessReceivedPackage+0x8c>)
 8000f14:	781b      	ldrb	r3, [r3, #0]
 8000f16:	2b02      	cmp	r3, #2
 8000f18:	d11e      	bne.n	8000f58 <ProcessReceivedPackage+0x84>
                ProcessNavCmd(pkg->data[0], &pkg->data[1], pkg->data_len - 1);
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	78d8      	ldrb	r0, [r3, #3]
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	1d19      	adds	r1, r3, #4
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	789b      	ldrb	r3, [r3, #2]
 8000f26:	3b01      	subs	r3, #1
 8000f28:	b2db      	uxtb	r3, r3
 8000f2a:	461a      	mov	r2, r3
 8000f2c:	f000 f924 	bl	8001178 <ProcessNavCmd>
            break;
 8000f30:	e012      	b.n	8000f58 <ProcessReceivedPackage+0x84>
            SetOperationMode(pkg->data[0]);
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	78db      	ldrb	r3, [r3, #3]
 8000f36:	4618      	mov	r0, r3
 8000f38:	f7ff ff80 	bl	8000e3c <SetOperationMode>
            StopMotion();
 8000f3c:	f000 fa22 	bl	8001384 <StopMotion>
            SendModeChangeAck(pkg->data[0]);
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	78db      	ldrb	r3, [r3, #3]
 8000f44:	4618      	mov	r0, r3
 8000f46:	f7ff ff8b 	bl	8000e60 <SendModeChangeAck>
            break;
 8000f4a:	e006      	b.n	8000f5a <ProcessReceivedPackage+0x86>
        return; // Invalid package
 8000f4c:	bf00      	nop
 8000f4e:	e004      	b.n	8000f5a <ProcessReceivedPackage+0x86>
            break;
 8000f50:	bf00      	nop
 8000f52:	e002      	b.n	8000f5a <ProcessReceivedPackage+0x86>
            break;
 8000f54:	bf00      	nop
 8000f56:	e000      	b.n	8000f5a <ProcessReceivedPackage+0x86>
            break;
 8000f58:	bf00      	nop
    }
}
 8000f5a:	3708      	adds	r7, #8
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	20000009 	.word	0x20000009

08000f64 <CalculateChecksum>:
    
    UART_SendPackage(&pkg);
}

// Utility Functions
uint8_t CalculateChecksum(UART_Package_t* pkg) {
 8000f64:	b480      	push	{r7}
 8000f66:	b085      	sub	sp, #20
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
    uint8_t sum = 0;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	73fb      	strb	r3, [r7, #15]
    sum += pkg->cmd_type;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	785a      	ldrb	r2, [r3, #1]
 8000f74:	7bfb      	ldrb	r3, [r7, #15]
 8000f76:	4413      	add	r3, r2
 8000f78:	73fb      	strb	r3, [r7, #15]
    sum += pkg->data_len;
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	789a      	ldrb	r2, [r3, #2]
 8000f7e:	7bfb      	ldrb	r3, [r7, #15]
 8000f80:	4413      	add	r3, r2
 8000f82:	73fb      	strb	r3, [r7, #15]
    for(int i = 0; i < pkg->data_len; i++) {
 8000f84:	2300      	movs	r3, #0
 8000f86:	60bb      	str	r3, [r7, #8]
 8000f88:	e00a      	b.n	8000fa0 <CalculateChecksum+0x3c>
        sum += pkg->data[i];
 8000f8a:	687a      	ldr	r2, [r7, #4]
 8000f8c:	68bb      	ldr	r3, [r7, #8]
 8000f8e:	4413      	add	r3, r2
 8000f90:	3303      	adds	r3, #3
 8000f92:	781a      	ldrb	r2, [r3, #0]
 8000f94:	7bfb      	ldrb	r3, [r7, #15]
 8000f96:	4413      	add	r3, r2
 8000f98:	73fb      	strb	r3, [r7, #15]
    for(int i = 0; i < pkg->data_len; i++) {
 8000f9a:	68bb      	ldr	r3, [r7, #8]
 8000f9c:	3301      	adds	r3, #1
 8000f9e:	60bb      	str	r3, [r7, #8]
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	789b      	ldrb	r3, [r3, #2]
 8000fa4:	461a      	mov	r2, r3
 8000fa6:	68bb      	ldr	r3, [r7, #8]
 8000fa8:	4293      	cmp	r3, r2
 8000faa:	dbee      	blt.n	8000f8a <CalculateChecksum+0x26>
    }
    return sum;
 8000fac:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fae:	4618      	mov	r0, r3
 8000fb0:	3714      	adds	r7, #20
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bc80      	pop	{r7}
 8000fb6:	4770      	bx	lr

08000fb8 <VerifyChecksum>:

int VerifyChecksum(UART_Package_t* pkg) {
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b084      	sub	sp, #16
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
    uint8_t sum = CalculateChecksum(pkg);
 8000fc0:	6878      	ldr	r0, [r7, #4]
 8000fc2:	f7ff ffcf 	bl	8000f64 <CalculateChecksum>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	73fb      	strb	r3, [r7, #15]
    return (sum == pkg->checksum) ? 0 : -1;
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8000fd0:	7bfa      	ldrb	r2, [r7, #15]
 8000fd2:	429a      	cmp	r2, r3
 8000fd4:	d101      	bne.n	8000fda <VerifyChecksum+0x22>
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	e001      	b.n	8000fde <VerifyChecksum+0x26>
 8000fda:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fde:	4618      	mov	r0, r3
 8000fe0:	3710      	adds	r7, #16
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}
	...

08000fe8 <UART_SendPackage>:

HAL_StatusTypeDef UART_SendPackage(UART_Package_t* pkg) {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b08c      	sub	sp, #48	@ 0x30
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
    // 计算总的数据长度：header(1) + cmd_type(1) + data_len(1) + data(data_len) + checksum(1)
    uint8_t total_len = 3 + pkg->data_len + 1;
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	789b      	ldrb	r3, [r3, #2]
 8000ff4:	3304      	adds	r3, #4
 8000ff6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    
    // 创建发送缓冲区
    uint8_t tx_buffer[38]; // 最大包长度：3 + 32 + 1 = 36字节
    
    // 组装数据包
    tx_buffer[0] = pkg->header;
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	781b      	ldrb	r3, [r3, #0]
 8000ffe:	723b      	strb	r3, [r7, #8]
    tx_buffer[1] = pkg->cmd_type;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	785b      	ldrb	r3, [r3, #1]
 8001004:	727b      	strb	r3, [r7, #9]
    tx_buffer[2] = pkg->data_len;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	789b      	ldrb	r3, [r3, #2]
 800100a:	72bb      	strb	r3, [r7, #10]
    memcpy(&tx_buffer[3], pkg->data, pkg->data_len);
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	1cd9      	adds	r1, r3, #3
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	789b      	ldrb	r3, [r3, #2]
 8001014:	461a      	mov	r2, r3
 8001016:	f107 0308 	add.w	r3, r7, #8
 800101a:	3303      	adds	r3, #3
 800101c:	4618      	mov	r0, r3
 800101e:	f007 fdff 	bl	8008c20 <memcpy>
    tx_buffer[3 + pkg->data_len] = pkg->checksum;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	789b      	ldrb	r3, [r3, #2]
 8001026:	3303      	adds	r3, #3
 8001028:	687a      	ldr	r2, [r7, #4]
 800102a:	f892 2023 	ldrb.w	r2, [r2, #35]	@ 0x23
 800102e:	3330      	adds	r3, #48	@ 0x30
 8001030:	443b      	add	r3, r7
 8001032:	f803 2c28 	strb.w	r2, [r3, #-40]
    
    // 使用HAL_UART_Transmit发送数据
    return HAL_UART_Transmit(&huart2, tx_buffer, total_len, 200); // 200ms超时
 8001036:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800103a:	b29a      	uxth	r2, r3
 800103c:	f107 0108 	add.w	r1, r7, #8
 8001040:	23c8      	movs	r3, #200	@ 0xc8
 8001042:	4804      	ldr	r0, [pc, #16]	@ (8001054 <UART_SendPackage+0x6c>)
 8001044:	f006 ff96 	bl	8007f74 <HAL_UART_Transmit>
 8001048:	4603      	mov	r3, r0
}
 800104a:	4618      	mov	r0, r3
 800104c:	3730      	adds	r7, #48	@ 0x30
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	200001ec 	.word	0x200001ec

08001058 <ProcessMotionCmd>:

void ProcessMotionCmd(uint8_t motion_type) {
 8001058:	b580      	push	{r7, lr}
 800105a:	b08c      	sub	sp, #48	@ 0x30
 800105c:	af00      	add	r7, sp, #0
 800105e:	4603      	mov	r3, r0
 8001060:	71fb      	strb	r3, [r7, #7]
    UART_Package_t pkg;
    pkg.header = FRAME_HEADER;
 8001062:	23aa      	movs	r3, #170	@ 0xaa
 8001064:	733b      	strb	r3, [r7, #12]
    pkg.cmd_type = CMD_MOTION;
 8001066:	2301      	movs	r3, #1
 8001068:	737b      	strb	r3, [r7, #13]
    pkg.data_len = 1;
 800106a:	2301      	movs	r3, #1
 800106c:	73bb      	strb	r3, [r7, #14]
    pkg.data[0] = motion_type;
 800106e:	79fb      	ldrb	r3, [r7, #7]
 8001070:	73fb      	strb	r3, [r7, #15]
    pkg.checksum = CalculateChecksum(&pkg);
 8001072:	f107 030c 	add.w	r3, r7, #12
 8001076:	4618      	mov	r0, r3
 8001078:	f7ff ff74 	bl	8000f64 <CalculateChecksum>
 800107c:	4603      	mov	r3, r0
 800107e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    switch(motion_type) {
 8001082:	79fb      	ldrb	r3, [r7, #7]
 8001084:	3b01      	subs	r3, #1
 8001086:	2b06      	cmp	r3, #6
 8001088:	d865      	bhi.n	8001156 <ProcessMotionCmd+0xfe>
 800108a:	a201      	add	r2, pc, #4	@ (adr r2, 8001090 <ProcessMotionCmd+0x38>)
 800108c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001090:	080010ad 	.word	0x080010ad
 8001094:	080010c5 	.word	0x080010c5
 8001098:	080010dd 	.word	0x080010dd
 800109c:	0800110d 	.word	0x0800110d
 80010a0:	080010f5 	.word	0x080010f5
 80010a4:	08001125 	.word	0x08001125
 80010a8:	0800113d 	.word	0x0800113d
        case MOTION_FORWARD:
            HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, GPIO_PIN_SET);
 80010ac:	2201      	movs	r2, #1
 80010ae:	2101      	movs	r1, #1
 80010b0:	482e      	ldr	r0, [pc, #184]	@ (800116c <ProcessMotionCmd+0x114>)
 80010b2:	f004 fe56 	bl	8005d62 <HAL_GPIO_WritePin>
            moveForward(&htim4);
 80010b6:	482e      	ldr	r0, [pc, #184]	@ (8001170 <ProcessMotionCmd+0x118>)
 80010b8:	f003 fff8 	bl	80050ac <moveForward>
            HAL_Delay(50);
 80010bc:	2032      	movs	r0, #50	@ 0x32
 80010be:	f004 fa31 	bl	8005524 <HAL_Delay>
            break;
 80010c2:	e049      	b.n	8001158 <ProcessMotionCmd+0x100>
            
        case MOTION_BACKWARD:
            HAL_GPIO_WritePin(L2_GPIO_Port, L2_Pin, GPIO_PIN_SET);
 80010c4:	2201      	movs	r2, #1
 80010c6:	2104      	movs	r1, #4
 80010c8:	482a      	ldr	r0, [pc, #168]	@ (8001174 <ProcessMotionCmd+0x11c>)
 80010ca:	f004 fe4a 	bl	8005d62 <HAL_GPIO_WritePin>
            moveBackward(&htim4);
 80010ce:	4828      	ldr	r0, [pc, #160]	@ (8001170 <ProcessMotionCmd+0x118>)
 80010d0:	f004 f820 	bl	8005114 <moveBackward>
            HAL_Delay(50);
 80010d4:	2032      	movs	r0, #50	@ 0x32
 80010d6:	f004 fa25 	bl	8005524 <HAL_Delay>
            break;
 80010da:	e03d      	b.n	8001158 <ProcessMotionCmd+0x100>
            
        case MOTION_LEFT:
            HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, GPIO_PIN_SET);
 80010dc:	2201      	movs	r2, #1
 80010de:	2101      	movs	r1, #1
 80010e0:	4822      	ldr	r0, [pc, #136]	@ (800116c <ProcessMotionCmd+0x114>)
 80010e2:	f004 fe3e 	bl	8005d62 <HAL_GPIO_WritePin>
            moveLeft(&htim4);
 80010e6:	4822      	ldr	r0, [pc, #136]	@ (8001170 <ProcessMotionCmd+0x118>)
 80010e8:	f004 f848 	bl	800517c <moveLeft>
            HAL_Delay(50);
 80010ec:	2032      	movs	r0, #50	@ 0x32
 80010ee:	f004 fa19 	bl	8005524 <HAL_Delay>
            break;
 80010f2:	e031      	b.n	8001158 <ProcessMotionCmd+0x100>
        case MOTION_TURN_L:
            HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, GPIO_PIN_SET);
 80010f4:	2201      	movs	r2, #1
 80010f6:	2101      	movs	r1, #1
 80010f8:	481c      	ldr	r0, [pc, #112]	@ (800116c <ProcessMotionCmd+0x114>)
 80010fa:	f004 fe32 	bl	8005d62 <HAL_GPIO_WritePin>
            moveTurnLeft(&htim4);
 80010fe:	481c      	ldr	r0, [pc, #112]	@ (8001170 <ProcessMotionCmd+0x118>)
 8001100:	f004 f8a4 	bl	800524c <moveTurnLeft>
            HAL_Delay(50);
 8001104:	2032      	movs	r0, #50	@ 0x32
 8001106:	f004 fa0d 	bl	8005524 <HAL_Delay>
            break;
 800110a:	e025      	b.n	8001158 <ProcessMotionCmd+0x100>
            
        case MOTION_RIGHT:
            HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, GPIO_PIN_SET);
 800110c:	2201      	movs	r2, #1
 800110e:	2101      	movs	r1, #1
 8001110:	4816      	ldr	r0, [pc, #88]	@ (800116c <ProcessMotionCmd+0x114>)
 8001112:	f004 fe26 	bl	8005d62 <HAL_GPIO_WritePin>
            moveRight(&htim4);
 8001116:	4816      	ldr	r0, [pc, #88]	@ (8001170 <ProcessMotionCmd+0x118>)
 8001118:	f004 f864 	bl	80051e4 <moveRight>
            HAL_Delay(50);
 800111c:	2032      	movs	r0, #50	@ 0x32
 800111e:	f004 fa01 	bl	8005524 <HAL_Delay>
            break;
 8001122:	e019      	b.n	8001158 <ProcessMotionCmd+0x100>
        case MOTION_TURN_R:
            HAL_GPIO_WritePin(L2_GPIO_Port, L2_Pin, GPIO_PIN_SET);
 8001124:	2201      	movs	r2, #1
 8001126:	2104      	movs	r1, #4
 8001128:	4812      	ldr	r0, [pc, #72]	@ (8001174 <ProcessMotionCmd+0x11c>)
 800112a:	f004 fe1a 	bl	8005d62 <HAL_GPIO_WritePin>
            moveTurnRight(&htim4);
 800112e:	4810      	ldr	r0, [pc, #64]	@ (8001170 <ProcessMotionCmd+0x118>)
 8001130:	f004 f8c2 	bl	80052b8 <moveTurnRight>
            HAL_Delay(50);
 8001134:	2032      	movs	r0, #50	@ 0x32
 8001136:	f004 f9f5 	bl	8005524 <HAL_Delay>
            break;
 800113a:	e00d      	b.n	8001158 <ProcessMotionCmd+0x100>
            
        case MOTION_STOP:
            HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, GPIO_PIN_RESET);
 800113c:	2200      	movs	r2, #0
 800113e:	2101      	movs	r1, #1
 8001140:	480a      	ldr	r0, [pc, #40]	@ (800116c <ProcessMotionCmd+0x114>)
 8001142:	f004 fe0e 	bl	8005d62 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(L2_GPIO_Port, L2_Pin, GPIO_PIN_RESET);
 8001146:	2200      	movs	r2, #0
 8001148:	2104      	movs	r1, #4
 800114a:	480a      	ldr	r0, [pc, #40]	@ (8001174 <ProcessMotionCmd+0x11c>)
 800114c:	f004 fe09 	bl	8005d62 <HAL_GPIO_WritePin>
            motorBreak();
 8001150:	f003 ff7a 	bl	8005048 <motorBreak>
            break;
 8001154:	e000      	b.n	8001158 <ProcessMotionCmd+0x100>
            
        default:
            break;
 8001156:	bf00      	nop
    }

    // Send confirmation package
    UART_SendPackage(&pkg);
 8001158:	f107 030c 	add.w	r3, r7, #12
 800115c:	4618      	mov	r0, r3
 800115e:	f7ff ff43 	bl	8000fe8 <UART_SendPackage>
}
 8001162:	bf00      	nop
 8001164:	3730      	adds	r7, #48	@ 0x30
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	40010c00 	.word	0x40010c00
 8001170:	2000015c 	.word	0x2000015c
 8001174:	40011400 	.word	0x40011400

08001178 <ProcessNavCmd>:
void ProcessNavCmd(uint8_t nav_mode, uint8_t* path_data, uint8_t path_len){
 8001178:	b580      	push	{r7, lr}
 800117a:	b096      	sub	sp, #88	@ 0x58
 800117c:	af00      	add	r7, sp, #0
 800117e:	4603      	mov	r3, r0
 8001180:	6039      	str	r1, [r7, #0]
 8001182:	71fb      	strb	r3, [r7, #7]
 8001184:	4613      	mov	r3, r2
 8001186:	71bb      	strb	r3, [r7, #6]
		UART_Package_t pkg;

	    pkg.header = FRAME_HEADER;
 8001188:	23aa      	movs	r3, #170	@ 0xaa
 800118a:	733b      	strb	r3, [r7, #12]
	    pkg.cmd_type = CMD_NAV;
 800118c:	2303      	movs	r3, #3
 800118e:	737b      	strb	r3, [r7, #13]
	    pkg.data_len = path_len + 1;
 8001190:	79bb      	ldrb	r3, [r7, #6]
 8001192:	3301      	adds	r3, #1
 8001194:	b2db      	uxtb	r3, r3
 8001196:	73bb      	strb	r3, [r7, #14]
	    pkg.data[0] = nav_mode;
 8001198:	79fb      	ldrb	r3, [r7, #7]
 800119a:	73fb      	strb	r3, [r7, #15]
	    memcpy(&pkg.data[1], path_data, path_len);
 800119c:	79ba      	ldrb	r2, [r7, #6]
 800119e:	f107 030c 	add.w	r3, r7, #12
 80011a2:	3304      	adds	r3, #4
 80011a4:	6839      	ldr	r1, [r7, #0]
 80011a6:	4618      	mov	r0, r3
 80011a8:	f007 fd3a 	bl	8008c20 <memcpy>
	    pkg.checksum = CalculateChecksum(&pkg);
 80011ac:	f107 030c 	add.w	r3, r7, #12
 80011b0:	4618      	mov	r0, r3
 80011b2:	f7ff fed7 	bl	8000f64 <CalculateChecksum>
 80011b6:	4603      	mov	r3, r0
 80011b8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	    if (nav_mode==MODE_AUTO_NAV){
 80011bc:	79fb      	ldrb	r3, [r7, #7]
 80011be:	2b02      	cmp	r3, #2
 80011c0:	f040 80da 	bne.w	8001378 <ProcessNavCmd+0x200>
	    	uint8_t start_c=path_data[1];
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	785b      	ldrb	r3, [r3, #1]
 80011c8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	    	uint8_t end_c=path_data[path_len-1];
 80011cc:	79bb      	ldrb	r3, [r7, #6]
 80011ce:	3b01      	subs	r3, #1
 80011d0:	683a      	ldr	r2, [r7, #0]
 80011d2:	4413      	add	r3, r2
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
	    	uint8_t point_count=path_len/2;
 80011da:	79bb      	ldrb	r3, [r7, #6]
 80011dc:	085b      	lsrs	r3, r3, #1
 80011de:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	    	// 根据起点终点决定初始朝向
	    	// 如果起点在终点左边，朝右；如果在终点右边，朝左
	    	if(point_count<2){
 80011e2:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80011e6:	2b01      	cmp	r3, #1
 80011e8:	d802      	bhi.n	80011f0 <ProcessNavCmd+0x78>
	    		SendNavAck();
 80011ea:	f7ff fe59 	bl	8000ea0 <SendNavAck>
	    		return;
 80011ee:	e0c4      	b.n	800137a <ProcessNavCmd+0x202>
	    	}
	    	SendNavAck();
 80011f0:	f7ff fe56 	bl	8000ea0 <SendNavAck>
	    	int facing_right=1;
 80011f4:	2301      	movs	r3, #1
 80011f6:	657b      	str	r3, [r7, #84]	@ 0x54
	    	if(start_c > end_c) {
 80011f8:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80011fc:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8001200:	429a      	cmp	r2, r3
 8001202:	d901      	bls.n	8001208 <ProcessNavCmd+0x90>
	    		facing_right = 0; // 朝左
 8001204:	2300      	movs	r3, #0
 8001206:	657b      	str	r3, [r7, #84]	@ 0x54
	    	}
	    	for(int i=0;i<point_count-1;i++){
 8001208:	2300      	movs	r3, #0
 800120a:	653b      	str	r3, [r7, #80]	@ 0x50
 800120c:	e0ac      	b.n	8001368 <ProcessNavCmd+0x1f0>
	    		uint8_t r1 = path_data[i*2];
 800120e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001210:	005b      	lsls	r3, r3, #1
 8001212:	461a      	mov	r2, r3
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	4413      	add	r3, r2
 8001218:	781b      	ldrb	r3, [r3, #0]
 800121a:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	    		uint8_t c1 = path_data[i*2 + 1];
 800121e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001220:	005b      	lsls	r3, r3, #1
 8001222:	3301      	adds	r3, #1
 8001224:	683a      	ldr	r2, [r7, #0]
 8001226:	4413      	add	r3, r2
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	    		uint8_t r2 = path_data[(i+1)*2];
 800122e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001230:	3301      	adds	r3, #1
 8001232:	005b      	lsls	r3, r3, #1
 8001234:	461a      	mov	r2, r3
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	4413      	add	r3, r2
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
	    		uint8_t c2 = path_data[(i+1)*2 + 1];
 8001240:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001242:	3301      	adds	r3, #1
 8001244:	005b      	lsls	r3, r3, #1
 8001246:	3301      	adds	r3, #1
 8001248:	683a      	ldr	r2, [r7, #0]
 800124a:	4413      	add	r3, r2
 800124c:	781b      	ldrb	r3, [r3, #0]
 800124e:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
	    		int dr=r2-r1;
 8001252:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 8001256:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800125a:	1ad3      	subs	r3, r2, r3
 800125c:	637b      	str	r3, [r7, #52]	@ 0x34
	    		int dc=c2-c1;
 800125e:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8001262:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8001266:	1ad3      	subs	r3, r2, r3
 8001268:	633b      	str	r3, [r7, #48]	@ 0x30
	    			if(dc>0){
 800126a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800126c:	2b00      	cmp	r3, #0
 800126e:	dd1a      	ble.n	80012a6 <ProcessNavCmd+0x12e>
	    				for(int step=0;step<dc;step++){
 8001270:	2300      	movs	r3, #0
 8001272:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001274:	e012      	b.n	800129c <ProcessNavCmd+0x124>
	    					if(facing_right) moveForward(&htim4);
 8001276:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001278:	2b00      	cmp	r3, #0
 800127a:	d003      	beq.n	8001284 <ProcessNavCmd+0x10c>
 800127c:	4840      	ldr	r0, [pc, #256]	@ (8001380 <ProcessNavCmd+0x208>)
 800127e:	f003 ff15 	bl	80050ac <moveForward>
 8001282:	e002      	b.n	800128a <ProcessNavCmd+0x112>
	    					else moveBackward(&htim4);
 8001284:	483e      	ldr	r0, [pc, #248]	@ (8001380 <ProcessNavCmd+0x208>)
 8001286:	f003 ff45 	bl	8005114 <moveBackward>
	    					HAL_Delay(700);
 800128a:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 800128e:	f004 f949 	bl	8005524 <HAL_Delay>
	    					motorBreak();
 8001292:	f003 fed9 	bl	8005048 <motorBreak>
	    				for(int step=0;step<dc;step++){
 8001296:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001298:	3301      	adds	r3, #1
 800129a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800129c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800129e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80012a0:	429a      	cmp	r2, r3
 80012a2:	dbe8      	blt.n	8001276 <ProcessNavCmd+0xfe>
 80012a4:	e01d      	b.n	80012e2 <ProcessNavCmd+0x16a>
	    				}
	    			}
	    			else if(dc<0){
 80012a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	da1a      	bge.n	80012e2 <ProcessNavCmd+0x16a>
	    				for(int step=0;step<(-dc);step++){
 80012ac:	2300      	movs	r3, #0
 80012ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 80012b0:	e012      	b.n	80012d8 <ProcessNavCmd+0x160>
	    					if(facing_right) moveBackward(&htim4);
 80012b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d003      	beq.n	80012c0 <ProcessNavCmd+0x148>
 80012b8:	4831      	ldr	r0, [pc, #196]	@ (8001380 <ProcessNavCmd+0x208>)
 80012ba:	f003 ff2b 	bl	8005114 <moveBackward>
 80012be:	e002      	b.n	80012c6 <ProcessNavCmd+0x14e>
	    					else moveForward(&htim4);
 80012c0:	482f      	ldr	r0, [pc, #188]	@ (8001380 <ProcessNavCmd+0x208>)
 80012c2:	f003 fef3 	bl	80050ac <moveForward>
	    					HAL_Delay(700);
 80012c6:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 80012ca:	f004 f92b 	bl	8005524 <HAL_Delay>
	    					motorBreak();
 80012ce:	f003 febb 	bl	8005048 <motorBreak>
	    				for(int step=0;step<(-dc);step++){
 80012d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80012d4:	3301      	adds	r3, #1
 80012d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80012d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80012da:	425b      	negs	r3, r3
 80012dc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80012de:	429a      	cmp	r2, r3
 80012e0:	dbe7      	blt.n	80012b2 <ProcessNavCmd+0x13a>
	    				}
	    			}
	    			if(dr>0){
 80012e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	dd1a      	ble.n	800131e <ProcessNavCmd+0x1a6>
	    				for(int step=0;step<dr;step++){
 80012e8:	2300      	movs	r3, #0
 80012ea:	647b      	str	r3, [r7, #68]	@ 0x44
 80012ec:	e012      	b.n	8001314 <ProcessNavCmd+0x19c>
	    					if(facing_right) moveRight(&htim4);
 80012ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d003      	beq.n	80012fc <ProcessNavCmd+0x184>
 80012f4:	4822      	ldr	r0, [pc, #136]	@ (8001380 <ProcessNavCmd+0x208>)
 80012f6:	f003 ff75 	bl	80051e4 <moveRight>
 80012fa:	e002      	b.n	8001302 <ProcessNavCmd+0x18a>
	    					else moveLeft(&htim4);
 80012fc:	4820      	ldr	r0, [pc, #128]	@ (8001380 <ProcessNavCmd+0x208>)
 80012fe:	f003 ff3d 	bl	800517c <moveLeft>
	    					HAL_Delay(700);
 8001302:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 8001306:	f004 f90d 	bl	8005524 <HAL_Delay>
	    					motorBreak();
 800130a:	f003 fe9d 	bl	8005048 <motorBreak>
	    				for(int step=0;step<dr;step++){
 800130e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001310:	3301      	adds	r3, #1
 8001312:	647b      	str	r3, [r7, #68]	@ 0x44
 8001314:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001316:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001318:	429a      	cmp	r2, r3
 800131a:	dbe8      	blt.n	80012ee <ProcessNavCmd+0x176>
 800131c:	e01d      	b.n	800135a <ProcessNavCmd+0x1e2>
	    				}
	    			}
	    			else if(dr<0){
 800131e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001320:	2b00      	cmp	r3, #0
 8001322:	da1a      	bge.n	800135a <ProcessNavCmd+0x1e2>
	    				for(int step=0;step<(-dr);step++){
 8001324:	2300      	movs	r3, #0
 8001326:	643b      	str	r3, [r7, #64]	@ 0x40
 8001328:	e012      	b.n	8001350 <ProcessNavCmd+0x1d8>
	    					if(facing_right) moveLeft(&htim4);
 800132a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800132c:	2b00      	cmp	r3, #0
 800132e:	d003      	beq.n	8001338 <ProcessNavCmd+0x1c0>
 8001330:	4813      	ldr	r0, [pc, #76]	@ (8001380 <ProcessNavCmd+0x208>)
 8001332:	f003 ff23 	bl	800517c <moveLeft>
 8001336:	e002      	b.n	800133e <ProcessNavCmd+0x1c6>
	    					else moveRight(&htim4);
 8001338:	4811      	ldr	r0, [pc, #68]	@ (8001380 <ProcessNavCmd+0x208>)
 800133a:	f003 ff53 	bl	80051e4 <moveRight>
	    					HAL_Delay(700);
 800133e:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 8001342:	f004 f8ef 	bl	8005524 <HAL_Delay>
	    					motorBreak();
 8001346:	f003 fe7f 	bl	8005048 <motorBreak>
	    				for(int step=0;step<(-dr);step++){
 800134a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800134c:	3301      	adds	r3, #1
 800134e:	643b      	str	r3, [r7, #64]	@ 0x40
 8001350:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001352:	425b      	negs	r3, r3
 8001354:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001356:	429a      	cmp	r2, r3
 8001358:	dbe7      	blt.n	800132a <ProcessNavCmd+0x1b2>
	    				}
	    			}
	    			HAL_Delay(1000);
 800135a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800135e:	f004 f8e1 	bl	8005524 <HAL_Delay>
	    	for(int i=0;i<point_count-1;i++){
 8001362:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001364:	3301      	adds	r3, #1
 8001366:	653b      	str	r3, [r7, #80]	@ 0x50
 8001368:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800136c:	3b01      	subs	r3, #1
 800136e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8001370:	429a      	cmp	r2, r3
 8001372:	f6ff af4c 	blt.w	800120e <ProcessNavCmd+0x96>
 8001376:	e000      	b.n	800137a <ProcessNavCmd+0x202>
	    	}
	    }
	    else {
	    	return;
 8001378:	bf00      	nop
	    }
}
 800137a:	3758      	adds	r7, #88	@ 0x58
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	2000015c 	.word	0x2000015c

08001384 <StopMotion>:


void StopMotion(void) {
 8001384:	b580      	push	{r7, lr}
 8001386:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, GPIO_PIN_RESET);
 8001388:	2200      	movs	r2, #0
 800138a:	2101      	movs	r1, #1
 800138c:	4805      	ldr	r0, [pc, #20]	@ (80013a4 <StopMotion+0x20>)
 800138e:	f004 fce8 	bl	8005d62 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(L2_GPIO_Port, L2_Pin, GPIO_PIN_RESET);
 8001392:	2200      	movs	r2, #0
 8001394:	2104      	movs	r1, #4
 8001396:	4804      	ldr	r0, [pc, #16]	@ (80013a8 <StopMotion+0x24>)
 8001398:	f004 fce3 	bl	8005d62 <HAL_GPIO_WritePin>
    motorBreak();
 800139c:	f003 fe54 	bl	8005048 <motorBreak>
}
 80013a0:	bf00      	nop
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	40010c00 	.word	0x40010c00
 80013a8:	40011400 	.word	0x40011400

080013ac <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b088      	sub	sp, #32
 80013b0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b2:	f107 0310 	add.w	r3, r7, #16
 80013b6:	2200      	movs	r2, #0
 80013b8:	601a      	str	r2, [r3, #0]
 80013ba:	605a      	str	r2, [r3, #4]
 80013bc:	609a      	str	r2, [r3, #8]
 80013be:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013c0:	4b47      	ldr	r3, [pc, #284]	@ (80014e0 <MX_GPIO_Init+0x134>)
 80013c2:	699b      	ldr	r3, [r3, #24]
 80013c4:	4a46      	ldr	r2, [pc, #280]	@ (80014e0 <MX_GPIO_Init+0x134>)
 80013c6:	f043 0310 	orr.w	r3, r3, #16
 80013ca:	6193      	str	r3, [r2, #24]
 80013cc:	4b44      	ldr	r3, [pc, #272]	@ (80014e0 <MX_GPIO_Init+0x134>)
 80013ce:	699b      	ldr	r3, [r3, #24]
 80013d0:	f003 0310 	and.w	r3, r3, #16
 80013d4:	60fb      	str	r3, [r7, #12]
 80013d6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013d8:	4b41      	ldr	r3, [pc, #260]	@ (80014e0 <MX_GPIO_Init+0x134>)
 80013da:	699b      	ldr	r3, [r3, #24]
 80013dc:	4a40      	ldr	r2, [pc, #256]	@ (80014e0 <MX_GPIO_Init+0x134>)
 80013de:	f043 0320 	orr.w	r3, r3, #32
 80013e2:	6193      	str	r3, [r2, #24]
 80013e4:	4b3e      	ldr	r3, [pc, #248]	@ (80014e0 <MX_GPIO_Init+0x134>)
 80013e6:	699b      	ldr	r3, [r3, #24]
 80013e8:	f003 0320 	and.w	r3, r3, #32
 80013ec:	60bb      	str	r3, [r7, #8]
 80013ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013f0:	4b3b      	ldr	r3, [pc, #236]	@ (80014e0 <MX_GPIO_Init+0x134>)
 80013f2:	699b      	ldr	r3, [r3, #24]
 80013f4:	4a3a      	ldr	r2, [pc, #232]	@ (80014e0 <MX_GPIO_Init+0x134>)
 80013f6:	f043 0304 	orr.w	r3, r3, #4
 80013fa:	6193      	str	r3, [r2, #24]
 80013fc:	4b38      	ldr	r3, [pc, #224]	@ (80014e0 <MX_GPIO_Init+0x134>)
 80013fe:	699b      	ldr	r3, [r3, #24]
 8001400:	f003 0304 	and.w	r3, r3, #4
 8001404:	607b      	str	r3, [r7, #4]
 8001406:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001408:	4b35      	ldr	r3, [pc, #212]	@ (80014e0 <MX_GPIO_Init+0x134>)
 800140a:	699b      	ldr	r3, [r3, #24]
 800140c:	4a34      	ldr	r2, [pc, #208]	@ (80014e0 <MX_GPIO_Init+0x134>)
 800140e:	f043 0308 	orr.w	r3, r3, #8
 8001412:	6193      	str	r3, [r2, #24]
 8001414:	4b32      	ldr	r3, [pc, #200]	@ (80014e0 <MX_GPIO_Init+0x134>)
 8001416:	699b      	ldr	r3, [r3, #24]
 8001418:	f003 0308 	and.w	r3, r3, #8
 800141c:	603b      	str	r3, [r7, #0]
 800141e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 8001420:	2200      	movs	r2, #0
 8001422:	2101      	movs	r1, #1
 8001424:	482f      	ldr	r0, [pc, #188]	@ (80014e4 <MX_GPIO_Init+0x138>)
 8001426:	f004 fc9c 	bl	8005d62 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LEFT_MOTOR_GO_Pin|LEFT2_MOTOR_GO_Pin|RIGHT_MOTOR_GO_Pin|RIGHT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 800142a:	2200      	movs	r2, #0
 800142c:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8001430:	482d      	ldr	r0, [pc, #180]	@ (80014e8 <MX_GPIO_Init+0x13c>)
 8001432:	f004 fc96 	bl	8005d62 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(L2_GPIO_Port, L2_Pin, GPIO_PIN_RESET);
 8001436:	2200      	movs	r2, #0
 8001438:	2104      	movs	r1, #4
 800143a:	482c      	ldr	r0, [pc, #176]	@ (80014ec <MX_GPIO_Init+0x140>)
 800143c:	f004 fc91 	bl	8005d62 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LEFT_Pin|RIGHT_Pin|MID_Pin;
 8001440:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8001444:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001446:	2300      	movs	r3, #0
 8001448:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800144a:	2301      	movs	r3, #1
 800144c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800144e:	f107 0310 	add.w	r3, r7, #16
 8001452:	4619      	mov	r1, r3
 8001454:	4823      	ldr	r0, [pc, #140]	@ (80014e4 <MX_GPIO_Init+0x138>)
 8001456:	f004 fad9 	bl	8005a0c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TRIG_Pin;
 800145a:	2301      	movs	r3, #1
 800145c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800145e:	2301      	movs	r3, #1
 8001460:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001462:	2302      	movs	r3, #2
 8001464:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001466:	2303      	movs	r3, #3
 8001468:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TRIG_GPIO_Port, &GPIO_InitStruct);
 800146a:	f107 0310 	add.w	r3, r7, #16
 800146e:	4619      	mov	r1, r3
 8001470:	481c      	ldr	r0, [pc, #112]	@ (80014e4 <MX_GPIO_Init+0x138>)
 8001472:	f004 facb 	bl	8005a0c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ECHO_Pin;
 8001476:	2302      	movs	r3, #2
 8001478:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800147a:	4b1d      	ldr	r3, [pc, #116]	@ (80014f0 <MX_GPIO_Init+0x144>)
 800147c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147e:	2300      	movs	r3, #0
 8001480:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 8001482:	f107 0310 	add.w	r3, r7, #16
 8001486:	4619      	mov	r1, r3
 8001488:	4816      	ldr	r0, [pc, #88]	@ (80014e4 <MX_GPIO_Init+0x138>)
 800148a:	f004 fabf 	bl	8005a0c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LEFT_MOTOR_GO_Pin|LEFT2_MOTOR_GO_Pin|RIGHT_MOTOR_GO_Pin|RIGHT2_MOTOR_GO_Pin;
 800148e:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001492:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001494:	2301      	movs	r3, #1
 8001496:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001498:	2300      	movs	r3, #0
 800149a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800149c:	2302      	movs	r3, #2
 800149e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014a0:	f107 0310 	add.w	r3, r7, #16
 80014a4:	4619      	mov	r1, r3
 80014a6:	4810      	ldr	r0, [pc, #64]	@ (80014e8 <MX_GPIO_Init+0x13c>)
 80014a8:	f004 fab0 	bl	8005a0c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = L2_Pin;
 80014ac:	2304      	movs	r3, #4
 80014ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014b0:	2301      	movs	r3, #1
 80014b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b4:	2300      	movs	r3, #0
 80014b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b8:	2302      	movs	r3, #2
 80014ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(L2_GPIO_Port, &GPIO_InitStruct);
 80014bc:	f107 0310 	add.w	r3, r7, #16
 80014c0:	4619      	mov	r1, r3
 80014c2:	480a      	ldr	r0, [pc, #40]	@ (80014ec <MX_GPIO_Init+0x140>)
 80014c4:	f004 faa2 	bl	8005a0c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 1, 0);
 80014c8:	2200      	movs	r2, #0
 80014ca:	2101      	movs	r1, #1
 80014cc:	2007      	movs	r0, #7
 80014ce:	f004 f924 	bl	800571a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80014d2:	2007      	movs	r0, #7
 80014d4:	f004 f93d 	bl	8005752 <HAL_NVIC_EnableIRQ>

}
 80014d8:	bf00      	nop
 80014da:	3720      	adds	r7, #32
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	40021000 	.word	0x40021000
 80014e4:	40011000 	.word	0x40011000
 80014e8:	40010c00 	.word	0x40010c00
 80014ec:	40011400 	.word	0x40011400
 80014f0:	10110000 	.word	0x10110000

080014f4 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80014f8:	4b12      	ldr	r3, [pc, #72]	@ (8001544 <MX_I2C2_Init+0x50>)
 80014fa:	4a13      	ldr	r2, [pc, #76]	@ (8001548 <MX_I2C2_Init+0x54>)
 80014fc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80014fe:	4b11      	ldr	r3, [pc, #68]	@ (8001544 <MX_I2C2_Init+0x50>)
 8001500:	4a12      	ldr	r2, [pc, #72]	@ (800154c <MX_I2C2_Init+0x58>)
 8001502:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001504:	4b0f      	ldr	r3, [pc, #60]	@ (8001544 <MX_I2C2_Init+0x50>)
 8001506:	2200      	movs	r2, #0
 8001508:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800150a:	4b0e      	ldr	r3, [pc, #56]	@ (8001544 <MX_I2C2_Init+0x50>)
 800150c:	2200      	movs	r2, #0
 800150e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001510:	4b0c      	ldr	r3, [pc, #48]	@ (8001544 <MX_I2C2_Init+0x50>)
 8001512:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001516:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001518:	4b0a      	ldr	r3, [pc, #40]	@ (8001544 <MX_I2C2_Init+0x50>)
 800151a:	2200      	movs	r2, #0
 800151c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800151e:	4b09      	ldr	r3, [pc, #36]	@ (8001544 <MX_I2C2_Init+0x50>)
 8001520:	2200      	movs	r2, #0
 8001522:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001524:	4b07      	ldr	r3, [pc, #28]	@ (8001544 <MX_I2C2_Init+0x50>)
 8001526:	2200      	movs	r2, #0
 8001528:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800152a:	4b06      	ldr	r3, [pc, #24]	@ (8001544 <MX_I2C2_Init+0x50>)
 800152c:	2200      	movs	r2, #0
 800152e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001530:	4804      	ldr	r0, [pc, #16]	@ (8001544 <MX_I2C2_Init+0x50>)
 8001532:	f004 fc47 	bl	8005dc4 <HAL_I2C_Init>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d001      	beq.n	8001540 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800153c:	f003 f962 	bl	8004804 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001540:	bf00      	nop
 8001542:	bd80      	pop	{r7, pc}
 8001544:	20000060 	.word	0x20000060
 8001548:	40005800 	.word	0x40005800
 800154c:	000186a0 	.word	0x000186a0

08001550 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b088      	sub	sp, #32
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001558:	f107 0310 	add.w	r3, r7, #16
 800155c:	2200      	movs	r2, #0
 800155e:	601a      	str	r2, [r3, #0]
 8001560:	605a      	str	r2, [r3, #4]
 8001562:	609a      	str	r2, [r3, #8]
 8001564:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C2)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	4a16      	ldr	r2, [pc, #88]	@ (80015c4 <HAL_I2C_MspInit+0x74>)
 800156c:	4293      	cmp	r3, r2
 800156e:	d124      	bne.n	80015ba <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001570:	4b15      	ldr	r3, [pc, #84]	@ (80015c8 <HAL_I2C_MspInit+0x78>)
 8001572:	699b      	ldr	r3, [r3, #24]
 8001574:	4a14      	ldr	r2, [pc, #80]	@ (80015c8 <HAL_I2C_MspInit+0x78>)
 8001576:	f043 0308 	orr.w	r3, r3, #8
 800157a:	6193      	str	r3, [r2, #24]
 800157c:	4b12      	ldr	r3, [pc, #72]	@ (80015c8 <HAL_I2C_MspInit+0x78>)
 800157e:	699b      	ldr	r3, [r3, #24]
 8001580:	f003 0308 	and.w	r3, r3, #8
 8001584:	60fb      	str	r3, [r7, #12]
 8001586:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001588:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800158c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800158e:	2312      	movs	r3, #18
 8001590:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001592:	2303      	movs	r3, #3
 8001594:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001596:	f107 0310 	add.w	r3, r7, #16
 800159a:	4619      	mov	r1, r3
 800159c:	480b      	ldr	r0, [pc, #44]	@ (80015cc <HAL_I2C_MspInit+0x7c>)
 800159e:	f004 fa35 	bl	8005a0c <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80015a2:	4b09      	ldr	r3, [pc, #36]	@ (80015c8 <HAL_I2C_MspInit+0x78>)
 80015a4:	69db      	ldr	r3, [r3, #28]
 80015a6:	4a08      	ldr	r2, [pc, #32]	@ (80015c8 <HAL_I2C_MspInit+0x78>)
 80015a8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80015ac:	61d3      	str	r3, [r2, #28]
 80015ae:	4b06      	ldr	r3, [pc, #24]	@ (80015c8 <HAL_I2C_MspInit+0x78>)
 80015b0:	69db      	ldr	r3, [r3, #28]
 80015b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80015b6:	60bb      	str	r3, [r7, #8]
 80015b8:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80015ba:	bf00      	nop
 80015bc:	3720      	adds	r7, #32
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	40005800 	.word	0x40005800
 80015c8:	40021000 	.word	0x40021000
 80015cc:	40010c00 	.word	0x40010c00

080015d0 <SearchRun>:
#define LEFT_IR HAL_GPIO_ReadPin(LEFT_GPIO_Port, LEFT_Pin)

extern TIM_HandleTypeDef htim4;

void SearchRun(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b082      	sub	sp, #8
 80015d4:	af00      	add	r7, sp, #0
	int OUTflag = 0;	//中间探头超出路线标志
 80015d6:	2300      	movs	r3, #0
 80015d8:	607b      	str	r3, [r7, #4]
	if(LEFT_IR == WHITE_AREA && RIGHT_IR == WHITE_AREA)	//左右探头未压线
 80015da:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80015de:	483e      	ldr	r0, [pc, #248]	@ (80016d8 <SearchRun+0x108>)
 80015e0:	f004 fba8 	bl	8005d34 <HAL_GPIO_ReadPin>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d122      	bne.n	8001630 <SearchRun+0x60>
 80015ea:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80015ee:	483a      	ldr	r0, [pc, #232]	@ (80016d8 <SearchRun+0x108>)
 80015f0:	f004 fba0 	bl	8005d34 <HAL_GPIO_ReadPin>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d11a      	bne.n	8001630 <SearchRun+0x60>
	{
		if(MID_IR == BLACK_AREA)	//中间探头在线
 80015fa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80015fe:	4836      	ldr	r0, [pc, #216]	@ (80016d8 <SearchRun+0x108>)
 8001600:	f004 fb98 	bl	8005d34 <HAL_GPIO_ReadPin>
 8001604:	4603      	mov	r3, r0
 8001606:	2b01      	cmp	r3, #1
 8001608:	d105      	bne.n	8001616 <SearchRun+0x46>
		{
			OUTflag = 0;
 800160a:	2300      	movs	r3, #0
 800160c:	607b      	str	r3, [r7, #4]
			moveForwardslow(&htim4);	//直走(快速)
 800160e:	4833      	ldr	r0, [pc, #204]	@ (80016dc <SearchRun+0x10c>)
 8001610:	f003 fe84 	bl	800531c <moveForwardslow>
 8001614:	e00c      	b.n	8001630 <SearchRun+0x60>
		}else if(MID_IR == WHITE_AREA)	//中间探头出线
 8001616:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800161a:	482f      	ldr	r0, [pc, #188]	@ (80016d8 <SearchRun+0x108>)
 800161c:	f004 fb8a 	bl	8005d34 <HAL_GPIO_ReadPin>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d104      	bne.n	8001630 <SearchRun+0x60>
		{
			OUTflag = 1;
 8001626:	2301      	movs	r3, #1
 8001628:	607b      	str	r3, [r7, #4]
			moveForwardslow(&htim4);	//直走(慢速)
 800162a:	482c      	ldr	r0, [pc, #176]	@ (80016dc <SearchRun+0x10c>)
 800162c:	f003 fe76 	bl	800531c <moveForwardslow>
		}
	}

	if(LEFT_IR == BLACK_AREA && RIGHT_IR == WHITE_AREA)	//左探头压线，车身右偏，需左转
 8001630:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001634:	4828      	ldr	r0, [pc, #160]	@ (80016d8 <SearchRun+0x108>)
 8001636:	f004 fb7d 	bl	8005d34 <HAL_GPIO_ReadPin>
 800163a:	4603      	mov	r3, r0
 800163c:	2b01      	cmp	r3, #1
 800163e:	d118      	bne.n	8001672 <SearchRun+0xa2>
 8001640:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001644:	4824      	ldr	r0, [pc, #144]	@ (80016d8 <SearchRun+0x108>)
 8001646:	f004 fb75 	bl	8005d34 <HAL_GPIO_ReadPin>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d110      	bne.n	8001672 <SearchRun+0xa2>
	{
		while(OUTflag == 1){ //左转，直到中间探头回到线上
 8001650:	e00a      	b.n	8001668 <SearchRun+0x98>
			moveLeftslow(&htim4);	//左转
 8001652:	4822      	ldr	r0, [pc, #136]	@ (80016dc <SearchRun+0x10c>)
 8001654:	f003 fe98 	bl	8005388 <moveLeftslow>
			if(MID_IR == 1)
 8001658:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800165c:	481e      	ldr	r0, [pc, #120]	@ (80016d8 <SearchRun+0x108>)
 800165e:	f004 fb69 	bl	8005d34 <HAL_GPIO_ReadPin>
 8001662:	4603      	mov	r3, r0
 8001664:	2b01      	cmp	r3, #1
 8001666:	d003      	beq.n	8001670 <SearchRun+0xa0>
		while(OUTflag == 1){ //左转，直到中间探头回到线上
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	2b01      	cmp	r3, #1
 800166c:	d0f1      	beq.n	8001652 <SearchRun+0x82>
 800166e:	e000      	b.n	8001672 <SearchRun+0xa2>
			{
				break;
 8001670:	bf00      	nop
			}
		}
	}

	if(LEFT_IR == WHITE_AREA && RIGHT_IR == BLACK_AREA)	//右探头压线，车身左偏，需右转
 8001672:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001676:	4818      	ldr	r0, [pc, #96]	@ (80016d8 <SearchRun+0x108>)
 8001678:	f004 fb5c 	bl	8005d34 <HAL_GPIO_ReadPin>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d118      	bne.n	80016b4 <SearchRun+0xe4>
 8001682:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001686:	4814      	ldr	r0, [pc, #80]	@ (80016d8 <SearchRun+0x108>)
 8001688:	f004 fb54 	bl	8005d34 <HAL_GPIO_ReadPin>
 800168c:	4603      	mov	r3, r0
 800168e:	2b01      	cmp	r3, #1
 8001690:	d110      	bne.n	80016b4 <SearchRun+0xe4>
	{
		while(OUTflag == 1){ //右转，直到中间探头回到线上
 8001692:	e00a      	b.n	80016aa <SearchRun+0xda>
			moveRightslow(&htim4); //右转
 8001694:	4811      	ldr	r0, [pc, #68]	@ (80016dc <SearchRun+0x10c>)
 8001696:	f003 fead 	bl	80053f4 <moveRightslow>
			if(MID_IR == 1)
 800169a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800169e:	480e      	ldr	r0, [pc, #56]	@ (80016d8 <SearchRun+0x108>)
 80016a0:	f004 fb48 	bl	8005d34 <HAL_GPIO_ReadPin>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b01      	cmp	r3, #1
 80016a8:	d003      	beq.n	80016b2 <SearchRun+0xe2>
		while(OUTflag == 1){ //右转，直到中间探头回到线上
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	2b01      	cmp	r3, #1
 80016ae:	d0f1      	beq.n	8001694 <SearchRun+0xc4>
 80016b0:	e000      	b.n	80016b4 <SearchRun+0xe4>
			{
				break;
 80016b2:	bf00      	nop
			}
		}
	}

	if(LEFT_IR == BLACK_AREA && RIGHT_IR == BLACK_AREA)	//交叉路段，不做处理
 80016b4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80016b8:	4807      	ldr	r0, [pc, #28]	@ (80016d8 <SearchRun+0x108>)
 80016ba:	f004 fb3b 	bl	8005d34 <HAL_GPIO_ReadPin>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b01      	cmp	r3, #1
 80016c2:	d104      	bne.n	80016ce <SearchRun+0xfe>
 80016c4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80016c8:	4803      	ldr	r0, [pc, #12]	@ (80016d8 <SearchRun+0x108>)
 80016ca:	f004 fb33 	bl	8005d34 <HAL_GPIO_ReadPin>

//	if(LEFT_IR == WHITE_AREA && MID_IR == WHITE_AREA && RIGHT_IR == WHITE_AREA)
//	{
//		motorBreak();
//	}
}
 80016ce:	bf00      	nop
 80016d0:	3708      	adds	r7, #8
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	40011000 	.word	0x40011000
 80016dc:	2000015c 	.word	0x2000015c

080016e0 <set_int_enable>:
 *  interrupt is used.
 *  @param[in]  enable      1 to enable interrupt.
 *  @return     0 if successful.
 */
static int set_int_enable(unsigned char enable)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b088      	sub	sp, #32
 80016e4:	af04      	add	r7, sp, #16
 80016e6:	4603      	mov	r3, r0
 80016e8:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.dmp_on) {
 80016ea:	4b32      	ldr	r3, [pc, #200]	@ (80017b4 <set_int_enable+0xd4>)
 80016ec:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d025      	beq.n	8001740 <set_int_enable+0x60>
        if (enable)
 80016f4:	79fb      	ldrb	r3, [r7, #7]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d002      	beq.n	8001700 <set_int_enable+0x20>
            tmp = BIT_DMP_INT_EN;
 80016fa:	2302      	movs	r3, #2
 80016fc:	73fb      	strb	r3, [r7, #15]
 80016fe:	e001      	b.n	8001704 <set_int_enable+0x24>
        else
            tmp = 0x00;
 8001700:	2300      	movs	r3, #0
 8001702:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 8001704:	4b2b      	ldr	r3, [pc, #172]	@ (80017b4 <set_int_enable+0xd4>)
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	781b      	ldrb	r3, [r3, #0]
 800170a:	4619      	mov	r1, r3
 800170c:	4b29      	ldr	r3, [pc, #164]	@ (80017b4 <set_int_enable+0xd4>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	7c5b      	ldrb	r3, [r3, #17]
 8001712:	461a      	mov	r2, r3
 8001714:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001718:	9302      	str	r3, [sp, #8]
 800171a:	2301      	movs	r3, #1
 800171c:	9301      	str	r3, [sp, #4]
 800171e:	f107 030f 	add.w	r3, r7, #15
 8001722:	9300      	str	r3, [sp, #0]
 8001724:	2301      	movs	r3, #1
 8001726:	4824      	ldr	r0, [pc, #144]	@ (80017b8 <set_int_enable+0xd8>)
 8001728:	f004 fc90 	bl	800604c <HAL_I2C_Mem_Write>
 800172c:	4603      	mov	r3, r0
 800172e:	2b00      	cmp	r3, #0
 8001730:	d002      	beq.n	8001738 <set_int_enable+0x58>
            return -1;
 8001732:	f04f 33ff 	mov.w	r3, #4294967295
 8001736:	e039      	b.n	80017ac <set_int_enable+0xcc>
        st.chip_cfg.int_enable = tmp;
 8001738:	7bfa      	ldrb	r2, [r7, #15]
 800173a:	4b1e      	ldr	r3, [pc, #120]	@ (80017b4 <set_int_enable+0xd4>)
 800173c:	745a      	strb	r2, [r3, #17]
 800173e:	e034      	b.n	80017aa <set_int_enable+0xca>
    } else {
        if (!st.chip_cfg.sensors)
 8001740:	4b1c      	ldr	r3, [pc, #112]	@ (80017b4 <set_int_enable+0xd4>)
 8001742:	7a9b      	ldrb	r3, [r3, #10]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d102      	bne.n	800174e <set_int_enable+0x6e>
            return -1;
 8001748:	f04f 33ff 	mov.w	r3, #4294967295
 800174c:	e02e      	b.n	80017ac <set_int_enable+0xcc>
        if (enable && st.chip_cfg.int_enable)
 800174e:	79fb      	ldrb	r3, [r7, #7]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d005      	beq.n	8001760 <set_int_enable+0x80>
 8001754:	4b17      	ldr	r3, [pc, #92]	@ (80017b4 <set_int_enable+0xd4>)
 8001756:	7c5b      	ldrb	r3, [r3, #17]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d001      	beq.n	8001760 <set_int_enable+0x80>
            return 0;
 800175c:	2300      	movs	r3, #0
 800175e:	e025      	b.n	80017ac <set_int_enable+0xcc>
        if (enable)
 8001760:	79fb      	ldrb	r3, [r7, #7]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d002      	beq.n	800176c <set_int_enable+0x8c>
            tmp = BIT_DATA_RDY_EN;
 8001766:	2301      	movs	r3, #1
 8001768:	73fb      	strb	r3, [r7, #15]
 800176a:	e001      	b.n	8001770 <set_int_enable+0x90>
        else
            tmp = 0x00;
 800176c:	2300      	movs	r3, #0
 800176e:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 8001770:	4b10      	ldr	r3, [pc, #64]	@ (80017b4 <set_int_enable+0xd4>)
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	781b      	ldrb	r3, [r3, #0]
 8001776:	4619      	mov	r1, r3
 8001778:	4b0e      	ldr	r3, [pc, #56]	@ (80017b4 <set_int_enable+0xd4>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	7c5b      	ldrb	r3, [r3, #17]
 800177e:	461a      	mov	r2, r3
 8001780:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001784:	9302      	str	r3, [sp, #8]
 8001786:	2301      	movs	r3, #1
 8001788:	9301      	str	r3, [sp, #4]
 800178a:	f107 030f 	add.w	r3, r7, #15
 800178e:	9300      	str	r3, [sp, #0]
 8001790:	2301      	movs	r3, #1
 8001792:	4809      	ldr	r0, [pc, #36]	@ (80017b8 <set_int_enable+0xd8>)
 8001794:	f004 fc5a 	bl	800604c <HAL_I2C_Mem_Write>
 8001798:	4603      	mov	r3, r0
 800179a:	2b00      	cmp	r3, #0
 800179c:	d002      	beq.n	80017a4 <set_int_enable+0xc4>
            return -1;
 800179e:	f04f 33ff 	mov.w	r3, #4294967295
 80017a2:	e003      	b.n	80017ac <set_int_enable+0xcc>
        st.chip_cfg.int_enable = tmp;
 80017a4:	7bfa      	ldrb	r2, [r7, #15]
 80017a6:	4b03      	ldr	r3, [pc, #12]	@ (80017b4 <set_int_enable+0xd4>)
 80017a8:	745a      	strb	r2, [r3, #17]
    }
    return 0;
 80017aa:	2300      	movs	r3, #0
}
 80017ac:	4618      	mov	r0, r3
 80017ae:	3710      	adds	r7, #16
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	2000000c 	.word	0x2000000c
 80017b8:	20000060 	.word	0x20000060

080017bc <mpu_init>:
 *  Data ready interrupt: Disabled, active low, unlatched.
 *  @param[in]  int_param   Platform-specific parameters to interrupt API.
 *  @return     0 if successful.
 */
int mpu_init(struct int_param_s *int_param)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b088      	sub	sp, #32
 80017c0:	af04      	add	r7, sp, #16
 80017c2:	6078      	str	r0, [r7, #4]
    unsigned char data[6], rev;

    /* Reset device. */
    data[0] = BIT_RESET;
 80017c4:	2380      	movs	r3, #128	@ 0x80
 80017c6:	723b      	strb	r3, [r7, #8]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 80017c8:	4b90      	ldr	r3, [pc, #576]	@ (8001a0c <mpu_init+0x250>)
 80017ca:	685b      	ldr	r3, [r3, #4]
 80017cc:	781b      	ldrb	r3, [r3, #0]
 80017ce:	4619      	mov	r1, r3
 80017d0:	4b8e      	ldr	r3, [pc, #568]	@ (8001a0c <mpu_init+0x250>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	7d5b      	ldrb	r3, [r3, #21]
 80017d6:	461a      	mov	r2, r3
 80017d8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80017dc:	9302      	str	r3, [sp, #8]
 80017de:	2301      	movs	r3, #1
 80017e0:	9301      	str	r3, [sp, #4]
 80017e2:	f107 0308 	add.w	r3, r7, #8
 80017e6:	9300      	str	r3, [sp, #0]
 80017e8:	2301      	movs	r3, #1
 80017ea:	4889      	ldr	r0, [pc, #548]	@ (8001a10 <mpu_init+0x254>)
 80017ec:	f004 fc2e 	bl	800604c <HAL_I2C_Mem_Write>
 80017f0:	4603      	mov	r3, r0
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d002      	beq.n	80017fc <mpu_init+0x40>
        return -1;
 80017f6:	f04f 33ff 	mov.w	r3, #4294967295
 80017fa:	e102      	b.n	8001a02 <mpu_init+0x246>
    delay_ms(100);
 80017fc:	2064      	movs	r0, #100	@ 0x64
 80017fe:	f003 fe91 	bl	8005524 <HAL_Delay>

    /* Wake up chip. */
    data[0] = 0x00;
 8001802:	2300      	movs	r3, #0
 8001804:	723b      	strb	r3, [r7, #8]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 8001806:	4b81      	ldr	r3, [pc, #516]	@ (8001a0c <mpu_init+0x250>)
 8001808:	685b      	ldr	r3, [r3, #4]
 800180a:	781b      	ldrb	r3, [r3, #0]
 800180c:	4619      	mov	r1, r3
 800180e:	4b7f      	ldr	r3, [pc, #508]	@ (8001a0c <mpu_init+0x250>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	7d5b      	ldrb	r3, [r3, #21]
 8001814:	461a      	mov	r2, r3
 8001816:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800181a:	9302      	str	r3, [sp, #8]
 800181c:	2301      	movs	r3, #1
 800181e:	9301      	str	r3, [sp, #4]
 8001820:	f107 0308 	add.w	r3, r7, #8
 8001824:	9300      	str	r3, [sp, #0]
 8001826:	2301      	movs	r3, #1
 8001828:	4879      	ldr	r0, [pc, #484]	@ (8001a10 <mpu_init+0x254>)
 800182a:	f004 fc0f 	bl	800604c <HAL_I2C_Mem_Write>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	d002      	beq.n	800183a <mpu_init+0x7e>
        return -1;
 8001834:	f04f 33ff 	mov.w	r3, #4294967295
 8001838:	e0e3      	b.n	8001a02 <mpu_init+0x246>

#if defined MPU6050
    /* Check product revision. */
    if (i2c_read(st.hw->addr, st.reg->accel_offs, 6, data))
 800183a:	4b74      	ldr	r3, [pc, #464]	@ (8001a0c <mpu_init+0x250>)
 800183c:	685b      	ldr	r3, [r3, #4]
 800183e:	781b      	ldrb	r3, [r3, #0]
 8001840:	4619      	mov	r1, r3
 8001842:	4b72      	ldr	r3, [pc, #456]	@ (8001a0c <mpu_init+0x250>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	7e5b      	ldrb	r3, [r3, #25]
 8001848:	461a      	mov	r2, r3
 800184a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800184e:	9302      	str	r3, [sp, #8]
 8001850:	2306      	movs	r3, #6
 8001852:	9301      	str	r3, [sp, #4]
 8001854:	f107 0308 	add.w	r3, r7, #8
 8001858:	9300      	str	r3, [sp, #0]
 800185a:	2301      	movs	r3, #1
 800185c:	486c      	ldr	r0, [pc, #432]	@ (8001a10 <mpu_init+0x254>)
 800185e:	f004 fcef 	bl	8006240 <HAL_I2C_Mem_Read>
 8001862:	4603      	mov	r3, r0
 8001864:	2b00      	cmp	r3, #0
 8001866:	d002      	beq.n	800186e <mpu_init+0xb2>
        return -1;
 8001868:	f04f 33ff 	mov.w	r3, #4294967295
 800186c:	e0c9      	b.n	8001a02 <mpu_init+0x246>
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 800186e:	7b7b      	ldrb	r3, [r7, #13]
 8001870:	009b      	lsls	r3, r3, #2
 8001872:	b25b      	sxtb	r3, r3
 8001874:	f003 0304 	and.w	r3, r3, #4
 8001878:	b25a      	sxtb	r2, r3
 800187a:	7afb      	ldrb	r3, [r7, #11]
 800187c:	005b      	lsls	r3, r3, #1
 800187e:	b25b      	sxtb	r3, r3
 8001880:	f003 0302 	and.w	r3, r3, #2
 8001884:	b25b      	sxtb	r3, r3
 8001886:	4313      	orrs	r3, r2
 8001888:	b25a      	sxtb	r2, r3
        (data[1] & 0x01);
 800188a:	7a7b      	ldrb	r3, [r7, #9]
 800188c:	b25b      	sxtb	r3, r3
 800188e:	f003 0301 	and.w	r3, r3, #1
 8001892:	b25b      	sxtb	r3, r3
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 8001894:	4313      	orrs	r3, r2
 8001896:	b25b      	sxtb	r3, r3
 8001898:	73fb      	strb	r3, [r7, #15]

    if (rev) {
 800189a:	7bfb      	ldrb	r3, [r7, #15]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d010      	beq.n	80018c2 <mpu_init+0x106>
        /* Congrats, these parts are better. */
        if (rev == 1)
 80018a0:	7bfb      	ldrb	r3, [r7, #15]
 80018a2:	2b01      	cmp	r3, #1
 80018a4:	d103      	bne.n	80018ae <mpu_init+0xf2>
            st.chip_cfg.accel_half = 1;
 80018a6:	4b59      	ldr	r3, [pc, #356]	@ (8001a0c <mpu_init+0x250>)
 80018a8:	2201      	movs	r2, #1
 80018aa:	74da      	strb	r2, [r3, #19]
 80018ac:	e037      	b.n	800191e <mpu_init+0x162>
        else if (rev == 2)
 80018ae:	7bfb      	ldrb	r3, [r7, #15]
 80018b0:	2b02      	cmp	r3, #2
 80018b2:	d103      	bne.n	80018bc <mpu_init+0x100>
            st.chip_cfg.accel_half = 0;
 80018b4:	4b55      	ldr	r3, [pc, #340]	@ (8001a0c <mpu_init+0x250>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	74da      	strb	r2, [r3, #19]
 80018ba:	e030      	b.n	800191e <mpu_init+0x162>
        else {
            log_e("Unsupported software product rev %d.\n", rev);
            return -1;
 80018bc:	f04f 33ff 	mov.w	r3, #4294967295
 80018c0:	e09f      	b.n	8001a02 <mpu_init+0x246>
        }
    } else {
        if (i2c_read(st.hw->addr, st.reg->prod_id, 1, data))
 80018c2:	4b52      	ldr	r3, [pc, #328]	@ (8001a0c <mpu_init+0x250>)
 80018c4:	685b      	ldr	r3, [r3, #4]
 80018c6:	781b      	ldrb	r3, [r3, #0]
 80018c8:	4619      	mov	r1, r3
 80018ca:	4b50      	ldr	r3, [pc, #320]	@ (8001a0c <mpu_init+0x250>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	78db      	ldrb	r3, [r3, #3]
 80018d0:	461a      	mov	r2, r3
 80018d2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80018d6:	9302      	str	r3, [sp, #8]
 80018d8:	2301      	movs	r3, #1
 80018da:	9301      	str	r3, [sp, #4]
 80018dc:	f107 0308 	add.w	r3, r7, #8
 80018e0:	9300      	str	r3, [sp, #0]
 80018e2:	2301      	movs	r3, #1
 80018e4:	484a      	ldr	r0, [pc, #296]	@ (8001a10 <mpu_init+0x254>)
 80018e6:	f004 fcab 	bl	8006240 <HAL_I2C_Mem_Read>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d002      	beq.n	80018f6 <mpu_init+0x13a>
            return -1;
 80018f0:	f04f 33ff 	mov.w	r3, #4294967295
 80018f4:	e085      	b.n	8001a02 <mpu_init+0x246>
        rev = data[0] & 0x0F;
 80018f6:	7a3b      	ldrb	r3, [r7, #8]
 80018f8:	f003 030f 	and.w	r3, r3, #15
 80018fc:	73fb      	strb	r3, [r7, #15]
        if (!rev) {
 80018fe:	7bfb      	ldrb	r3, [r7, #15]
 8001900:	2b00      	cmp	r3, #0
 8001902:	d102      	bne.n	800190a <mpu_init+0x14e>
            log_e("Product ID read as 0 indicates device is either "
                "incompatible or an MPU3050.\n");
            return -1;
 8001904:	f04f 33ff 	mov.w	r3, #4294967295
 8001908:	e07b      	b.n	8001a02 <mpu_init+0x246>
        } else if (rev == 4) {
 800190a:	7bfb      	ldrb	r3, [r7, #15]
 800190c:	2b04      	cmp	r3, #4
 800190e:	d103      	bne.n	8001918 <mpu_init+0x15c>
            log_i("Half sensitivity part found.\n");
            st.chip_cfg.accel_half = 1;
 8001910:	4b3e      	ldr	r3, [pc, #248]	@ (8001a0c <mpu_init+0x250>)
 8001912:	2201      	movs	r2, #1
 8001914:	74da      	strb	r2, [r3, #19]
 8001916:	e002      	b.n	800191e <mpu_init+0x162>
        } else
            st.chip_cfg.accel_half = 0;
 8001918:	4b3c      	ldr	r3, [pc, #240]	@ (8001a0c <mpu_init+0x250>)
 800191a:	2200      	movs	r2, #0
 800191c:	74da      	strb	r2, [r3, #19]
    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, data))
        return -1;
#endif

    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.sensors = 0xFF;
 800191e:	4b3b      	ldr	r3, [pc, #236]	@ (8001a0c <mpu_init+0x250>)
 8001920:	22ff      	movs	r2, #255	@ 0xff
 8001922:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.gyro_fsr = 0xFF;
 8001924:	4b39      	ldr	r3, [pc, #228]	@ (8001a0c <mpu_init+0x250>)
 8001926:	22ff      	movs	r2, #255	@ 0xff
 8001928:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 800192a:	4b38      	ldr	r3, [pc, #224]	@ (8001a0c <mpu_init+0x250>)
 800192c:	22ff      	movs	r2, #255	@ 0xff
 800192e:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 8001930:	4b36      	ldr	r3, [pc, #216]	@ (8001a0c <mpu_init+0x250>)
 8001932:	22ff      	movs	r2, #255	@ 0xff
 8001934:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 8001936:	4b35      	ldr	r3, [pc, #212]	@ (8001a0c <mpu_init+0x250>)
 8001938:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800193c:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.fifo_enable = 0xFF;
 800193e:	4b33      	ldr	r3, [pc, #204]	@ (8001a0c <mpu_init+0x250>)
 8001940:	22ff      	movs	r2, #255	@ 0xff
 8001942:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.bypass_mode = 0xFF;
 8001944:	4b31      	ldr	r3, [pc, #196]	@ (8001a0c <mpu_init+0x250>)
 8001946:	22ff      	movs	r2, #255	@ 0xff
 8001948:	749a      	strb	r2, [r3, #18]
#ifdef AK89xx_SECONDARY
    st.chip_cfg.compass_sample_rate = 0xFFFF;
#endif
    /* mpu_set_sensors always preserves this setting. */
    st.chip_cfg.clk_src = INV_CLK_PLL;
 800194a:	4b30      	ldr	r3, [pc, #192]	@ (8001a0c <mpu_init+0x250>)
 800194c:	2201      	movs	r2, #1
 800194e:	731a      	strb	r2, [r3, #12]
    /* Handled in next call to mpu_set_bypass. */
    st.chip_cfg.active_low_int = 1;
 8001950:	4b2e      	ldr	r3, [pc, #184]	@ (8001a0c <mpu_init+0x250>)
 8001952:	2201      	movs	r2, #1
 8001954:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    st.chip_cfg.latched_int = 0;
 8001958:	4b2c      	ldr	r3, [pc, #176]	@ (8001a0c <mpu_init+0x250>)
 800195a:	2200      	movs	r2, #0
 800195c:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    st.chip_cfg.int_motion_only = 0;
 8001960:	4b2a      	ldr	r3, [pc, #168]	@ (8001a0c <mpu_init+0x250>)
 8001962:	2200      	movs	r2, #0
 8001964:	755a      	strb	r2, [r3, #21]
    st.chip_cfg.lp_accel_mode = 0;
 8001966:	4b29      	ldr	r3, [pc, #164]	@ (8001a0c <mpu_init+0x250>)
 8001968:	2200      	movs	r2, #0
 800196a:	751a      	strb	r2, [r3, #20]
    memset(&st.chip_cfg.cache, 0, sizeof(st.chip_cfg.cache));
 800196c:	220c      	movs	r2, #12
 800196e:	2100      	movs	r1, #0
 8001970:	4828      	ldr	r0, [pc, #160]	@ (8001a14 <mpu_init+0x258>)
 8001972:	f007 f929 	bl	8008bc8 <memset>
    st.chip_cfg.dmp_on = 0;
 8001976:	4b25      	ldr	r3, [pc, #148]	@ (8001a0c <mpu_init+0x250>)
 8001978:	2200      	movs	r2, #0
 800197a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    st.chip_cfg.dmp_loaded = 0;
 800197e:	4b23      	ldr	r3, [pc, #140]	@ (8001a0c <mpu_init+0x250>)
 8001980:	2200      	movs	r2, #0
 8001982:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    st.chip_cfg.dmp_sample_rate = 0;
 8001986:	4b21      	ldr	r3, [pc, #132]	@ (8001a0c <mpu_init+0x250>)
 8001988:	2200      	movs	r2, #0
 800198a:	84da      	strh	r2, [r3, #38]	@ 0x26

    if (mpu_set_gyro_fsr(2000))
 800198c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001990:	f000 fa76 	bl	8001e80 <mpu_set_gyro_fsr>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	d002      	beq.n	80019a0 <mpu_init+0x1e4>
        return -1;
 800199a:	f04f 33ff 	mov.w	r3, #4294967295
 800199e:	e030      	b.n	8001a02 <mpu_init+0x246>
    if (mpu_set_accel_fsr(2))
 80019a0:	2002      	movs	r0, #2
 80019a2:	f000 fb07 	bl	8001fb4 <mpu_set_accel_fsr>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d002      	beq.n	80019b2 <mpu_init+0x1f6>
        return -1;
 80019ac:	f04f 33ff 	mov.w	r3, #4294967295
 80019b0:	e027      	b.n	8001a02 <mpu_init+0x246>
    if (mpu_set_lpf(42))
 80019b2:	202a      	movs	r0, #42	@ 0x2a
 80019b4:	f000 fbac 	bl	8002110 <mpu_set_lpf>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d002      	beq.n	80019c4 <mpu_init+0x208>
        return -1;
 80019be:	f04f 33ff 	mov.w	r3, #4294967295
 80019c2:	e01e      	b.n	8001a02 <mpu_init+0x246>
    if (mpu_set_sample_rate(50))
 80019c4:	2032      	movs	r0, #50	@ 0x32
 80019c6:	f000 fc15 	bl	80021f4 <mpu_set_sample_rate>
 80019ca:	4603      	mov	r3, r0
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d002      	beq.n	80019d6 <mpu_init+0x21a>
        return -1;
 80019d0:	f04f 33ff 	mov.w	r3, #4294967295
 80019d4:	e015      	b.n	8001a02 <mpu_init+0x246>
    if (mpu_configure_fifo(0))
 80019d6:	2000      	movs	r0, #0
 80019d8:	f000 fd04 	bl	80023e4 <mpu_configure_fifo>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d002      	beq.n	80019e8 <mpu_init+0x22c>
        return -1;
 80019e2:	f04f 33ff 	mov.w	r3, #4294967295
 80019e6:	e00c      	b.n	8001a02 <mpu_init+0x246>
    setup_compass();
    if (mpu_set_compass_sample_rate(10))
        return -1;
#else
    /* Already disabled by setup_compass. */
    if (mpu_set_bypass(0))
 80019e8:	2000      	movs	r0, #0
 80019ea:	f000 fde7 	bl	80025bc <mpu_set_bypass>
 80019ee:	4603      	mov	r3, r0
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d002      	beq.n	80019fa <mpu_init+0x23e>
        return -1;
 80019f4:	f04f 33ff 	mov.w	r3, #4294967295
 80019f8:	e003      	b.n	8001a02 <mpu_init+0x246>
#endif

    mpu_set_sensors(0);
 80019fa:	2000      	movs	r0, #0
 80019fc:	f000 fd44 	bl	8002488 <mpu_set_sensors>
    return 0;
 8001a00:	2300      	movs	r3, #0
}
 8001a02:	4618      	mov	r0, r3
 8001a04:	3710      	adds	r7, #16
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	2000000c 	.word	0x2000000c
 8001a10:	20000060 	.word	0x20000060
 8001a14:	20000022 	.word	0x20000022

08001a18 <mpu_lp_accel_mode>:
 *  @param[in]  rate        Minimum sampling rate, or zero to disable LP
 *                          accel mode.
 *  @return     0 if successful.
 */
int mpu_lp_accel_mode(unsigned char rate)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b088      	sub	sp, #32
 8001a1c:	af04      	add	r7, sp, #16
 8001a1e:	4603      	mov	r3, r0
 8001a20:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp[2];

    if (rate > 40)
 8001a22:	79fb      	ldrb	r3, [r7, #7]
 8001a24:	2b28      	cmp	r3, #40	@ 0x28
 8001a26:	d902      	bls.n	8001a2e <mpu_lp_accel_mode+0x16>
        return -1;
 8001a28:	f04f 33ff 	mov.w	r3, #4294967295
 8001a2c:	e07c      	b.n	8001b28 <mpu_lp_accel_mode+0x110>

    if (!rate) {
 8001a2e:	79fb      	ldrb	r3, [r7, #7]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d125      	bne.n	8001a80 <mpu_lp_accel_mode+0x68>
        mpu_set_int_latched(0);
 8001a34:	2000      	movs	r0, #0
 8001a36:	f000 febf 	bl	80027b8 <mpu_set_int_latched>
        tmp[0] = 0;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	733b      	strb	r3, [r7, #12]
        tmp[1] = BIT_STBY_XYZG;
 8001a3e:	2307      	movs	r3, #7
 8001a40:	737b      	strb	r3, [r7, #13]
        if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 8001a42:	4b3b      	ldr	r3, [pc, #236]	@ (8001b30 <mpu_lp_accel_mode+0x118>)
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	781b      	ldrb	r3, [r3, #0]
 8001a48:	4619      	mov	r1, r3
 8001a4a:	4b39      	ldr	r3, [pc, #228]	@ (8001b30 <mpu_lp_accel_mode+0x118>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	7d5b      	ldrb	r3, [r3, #21]
 8001a50:	461a      	mov	r2, r3
 8001a52:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a56:	9302      	str	r3, [sp, #8]
 8001a58:	2302      	movs	r3, #2
 8001a5a:	9301      	str	r3, [sp, #4]
 8001a5c:	f107 030c 	add.w	r3, r7, #12
 8001a60:	9300      	str	r3, [sp, #0]
 8001a62:	2301      	movs	r3, #1
 8001a64:	4833      	ldr	r0, [pc, #204]	@ (8001b34 <mpu_lp_accel_mode+0x11c>)
 8001a66:	f004 faf1 	bl	800604c <HAL_I2C_Mem_Write>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d002      	beq.n	8001a76 <mpu_lp_accel_mode+0x5e>
            return -1;
 8001a70:	f04f 33ff 	mov.w	r3, #4294967295
 8001a74:	e058      	b.n	8001b28 <mpu_lp_accel_mode+0x110>
        st.chip_cfg.lp_accel_mode = 0;
 8001a76:	4b2e      	ldr	r3, [pc, #184]	@ (8001b30 <mpu_lp_accel_mode+0x118>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	751a      	strb	r2, [r3, #20]
        return 0;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	e053      	b.n	8001b28 <mpu_lp_accel_mode+0x110>
     * it gets a chance to deassert the interrupt pin; therefore, we shift this
     * responsibility over to the MCU.
     *
     * Any register read will clear the interrupt.
     */
    mpu_set_int_latched(1);
 8001a80:	2001      	movs	r0, #1
 8001a82:	f000 fe99 	bl	80027b8 <mpu_set_int_latched>
#if defined MPU6050
    tmp[0] = BIT_LPA_CYCLE;
 8001a86:	2320      	movs	r3, #32
 8001a88:	733b      	strb	r3, [r7, #12]
    if (rate == 1) {
 8001a8a:	79fb      	ldrb	r3, [r7, #7]
 8001a8c:	2b01      	cmp	r3, #1
 8001a8e:	d105      	bne.n	8001a9c <mpu_lp_accel_mode+0x84>
        tmp[1] = INV_LPA_1_25HZ;
 8001a90:	2300      	movs	r3, #0
 8001a92:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 8001a94:	2005      	movs	r0, #5
 8001a96:	f000 fb3b 	bl	8002110 <mpu_set_lpf>
 8001a9a:	e016      	b.n	8001aca <mpu_lp_accel_mode+0xb2>
    } else if (rate <= 5) {
 8001a9c:	79fb      	ldrb	r3, [r7, #7]
 8001a9e:	2b05      	cmp	r3, #5
 8001aa0:	d805      	bhi.n	8001aae <mpu_lp_accel_mode+0x96>
        tmp[1] = INV_LPA_5HZ;
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 8001aa6:	2005      	movs	r0, #5
 8001aa8:	f000 fb32 	bl	8002110 <mpu_set_lpf>
 8001aac:	e00d      	b.n	8001aca <mpu_lp_accel_mode+0xb2>
    } else if (rate <= 20) {
 8001aae:	79fb      	ldrb	r3, [r7, #7]
 8001ab0:	2b14      	cmp	r3, #20
 8001ab2:	d805      	bhi.n	8001ac0 <mpu_lp_accel_mode+0xa8>
        tmp[1] = INV_LPA_20HZ;
 8001ab4:	2302      	movs	r3, #2
 8001ab6:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(10);
 8001ab8:	200a      	movs	r0, #10
 8001aba:	f000 fb29 	bl	8002110 <mpu_set_lpf>
 8001abe:	e004      	b.n	8001aca <mpu_lp_accel_mode+0xb2>
    } else {
        tmp[1] = INV_LPA_40HZ;
 8001ac0:	2303      	movs	r3, #3
 8001ac2:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(20);
 8001ac4:	2014      	movs	r0, #20
 8001ac6:	f000 fb23 	bl	8002110 <mpu_set_lpf>
    }
    tmp[1] = (tmp[1] << 6) | BIT_STBY_XYZG;
 8001aca:	7b7b      	ldrb	r3, [r7, #13]
 8001acc:	019b      	lsls	r3, r3, #6
 8001ace:	b25b      	sxtb	r3, r3
 8001ad0:	f043 0307 	orr.w	r3, r3, #7
 8001ad4:	b25b      	sxtb	r3, r3
 8001ad6:	b2db      	uxtb	r3, r3
 8001ad8:	737b      	strb	r3, [r7, #13]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 8001ada:	4b15      	ldr	r3, [pc, #84]	@ (8001b30 <mpu_lp_accel_mode+0x118>)
 8001adc:	685b      	ldr	r3, [r3, #4]
 8001ade:	781b      	ldrb	r3, [r3, #0]
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	4b13      	ldr	r3, [pc, #76]	@ (8001b30 <mpu_lp_accel_mode+0x118>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	7d5b      	ldrb	r3, [r3, #21]
 8001ae8:	461a      	mov	r2, r3
 8001aea:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001aee:	9302      	str	r3, [sp, #8]
 8001af0:	2302      	movs	r3, #2
 8001af2:	9301      	str	r3, [sp, #4]
 8001af4:	f107 030c 	add.w	r3, r7, #12
 8001af8:	9300      	str	r3, [sp, #0]
 8001afa:	2301      	movs	r3, #1
 8001afc:	480d      	ldr	r0, [pc, #52]	@ (8001b34 <mpu_lp_accel_mode+0x11c>)
 8001afe:	f004 faa5 	bl	800604c <HAL_I2C_Mem_Write>
 8001b02:	4603      	mov	r3, r0
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d002      	beq.n	8001b0e <mpu_lp_accel_mode+0xf6>
        return -1;
 8001b08:	f04f 33ff 	mov.w	r3, #4294967295
 8001b0c:	e00c      	b.n	8001b28 <mpu_lp_accel_mode+0x110>
        return -1;
    tmp[0] = BIT_LPA_CYCLE;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, tmp))
        return -1;
#endif
    st.chip_cfg.sensors = INV_XYZ_ACCEL;
 8001b0e:	4b08      	ldr	r3, [pc, #32]	@ (8001b30 <mpu_lp_accel_mode+0x118>)
 8001b10:	2208      	movs	r2, #8
 8001b12:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.clk_src = 0;
 8001b14:	4b06      	ldr	r3, [pc, #24]	@ (8001b30 <mpu_lp_accel_mode+0x118>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	731a      	strb	r2, [r3, #12]
    st.chip_cfg.lp_accel_mode = 1;
 8001b1a:	4b05      	ldr	r3, [pc, #20]	@ (8001b30 <mpu_lp_accel_mode+0x118>)
 8001b1c:	2201      	movs	r2, #1
 8001b1e:	751a      	strb	r2, [r3, #20]
    mpu_configure_fifo(0);
 8001b20:	2000      	movs	r0, #0
 8001b22:	f000 fc5f 	bl	80023e4 <mpu_configure_fifo>

    return 0;
 8001b26:	2300      	movs	r3, #0
}
 8001b28:	4618      	mov	r0, r3
 8001b2a:	3710      	adds	r7, #16
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}
 8001b30:	2000000c 	.word	0x2000000c
 8001b34:	20000060 	.word	0x20000060

08001b38 <mpu_reset_fifo>:
/**
 *  @brief  Reset FIFO read/write pointers.
 *  @return 0 if successful.
 */
int mpu_reset_fifo(void)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b086      	sub	sp, #24
 8001b3c:	af04      	add	r7, sp, #16
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8001b3e:	4ba2      	ldr	r3, [pc, #648]	@ (8001dc8 <mpu_reset_fifo+0x290>)
 8001b40:	7a9b      	ldrb	r3, [r3, #10]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d102      	bne.n	8001b4c <mpu_reset_fifo+0x14>
        return -1;
 8001b46:	f04f 33ff 	mov.w	r3, #4294967295
 8001b4a:	e15b      	b.n	8001e04 <mpu_reset_fifo+0x2cc>

    data = 0;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	71fb      	strb	r3, [r7, #7]
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8001b50:	4b9d      	ldr	r3, [pc, #628]	@ (8001dc8 <mpu_reset_fifo+0x290>)
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	781b      	ldrb	r3, [r3, #0]
 8001b56:	4619      	mov	r1, r3
 8001b58:	4b9b      	ldr	r3, [pc, #620]	@ (8001dc8 <mpu_reset_fifo+0x290>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	7c5b      	ldrb	r3, [r3, #17]
 8001b5e:	461a      	mov	r2, r3
 8001b60:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001b64:	9302      	str	r3, [sp, #8]
 8001b66:	2301      	movs	r3, #1
 8001b68:	9301      	str	r3, [sp, #4]
 8001b6a:	1dfb      	adds	r3, r7, #7
 8001b6c:	9300      	str	r3, [sp, #0]
 8001b6e:	2301      	movs	r3, #1
 8001b70:	4896      	ldr	r0, [pc, #600]	@ (8001dcc <mpu_reset_fifo+0x294>)
 8001b72:	f004 fa6b 	bl	800604c <HAL_I2C_Mem_Write>
 8001b76:	4603      	mov	r3, r0
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d002      	beq.n	8001b82 <mpu_reset_fifo+0x4a>
        return -1;
 8001b7c:	f04f 33ff 	mov.w	r3, #4294967295
 8001b80:	e140      	b.n	8001e04 <mpu_reset_fifo+0x2cc>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 8001b82:	4b91      	ldr	r3, [pc, #580]	@ (8001dc8 <mpu_reset_fifo+0x290>)
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	4619      	mov	r1, r3
 8001b8a:	4b8f      	ldr	r3, [pc, #572]	@ (8001dc8 <mpu_reset_fifo+0x290>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	795b      	ldrb	r3, [r3, #5]
 8001b90:	461a      	mov	r2, r3
 8001b92:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001b96:	9302      	str	r3, [sp, #8]
 8001b98:	2301      	movs	r3, #1
 8001b9a:	9301      	str	r3, [sp, #4]
 8001b9c:	1dfb      	adds	r3, r7, #7
 8001b9e:	9300      	str	r3, [sp, #0]
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	488a      	ldr	r0, [pc, #552]	@ (8001dcc <mpu_reset_fifo+0x294>)
 8001ba4:	f004 fa52 	bl	800604c <HAL_I2C_Mem_Write>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d002      	beq.n	8001bb4 <mpu_reset_fifo+0x7c>
        return -1;
 8001bae:	f04f 33ff 	mov.w	r3, #4294967295
 8001bb2:	e127      	b.n	8001e04 <mpu_reset_fifo+0x2cc>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001bb4:	4b84      	ldr	r3, [pc, #528]	@ (8001dc8 <mpu_reset_fifo+0x290>)
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	781b      	ldrb	r3, [r3, #0]
 8001bba:	4619      	mov	r1, r3
 8001bbc:	4b82      	ldr	r3, [pc, #520]	@ (8001dc8 <mpu_reset_fifo+0x290>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	791b      	ldrb	r3, [r3, #4]
 8001bc2:	461a      	mov	r2, r3
 8001bc4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001bc8:	9302      	str	r3, [sp, #8]
 8001bca:	2301      	movs	r3, #1
 8001bcc:	9301      	str	r3, [sp, #4]
 8001bce:	1dfb      	adds	r3, r7, #7
 8001bd0:	9300      	str	r3, [sp, #0]
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	487d      	ldr	r0, [pc, #500]	@ (8001dcc <mpu_reset_fifo+0x294>)
 8001bd6:	f004 fa39 	bl	800604c <HAL_I2C_Mem_Write>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d002      	beq.n	8001be6 <mpu_reset_fifo+0xae>
        return -1;
 8001be0:	f04f 33ff 	mov.w	r3, #4294967295
 8001be4:	e10e      	b.n	8001e04 <mpu_reset_fifo+0x2cc>

    if (st.chip_cfg.dmp_on) {
 8001be6:	4b78      	ldr	r3, [pc, #480]	@ (8001dc8 <mpu_reset_fifo+0x290>)
 8001be8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	f000 8082 	beq.w	8001cf6 <mpu_reset_fifo+0x1be>
        data = BIT_FIFO_RST | BIT_DMP_RST;
 8001bf2:	230c      	movs	r3, #12
 8001bf4:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001bf6:	4b74      	ldr	r3, [pc, #464]	@ (8001dc8 <mpu_reset_fifo+0x290>)
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	781b      	ldrb	r3, [r3, #0]
 8001bfc:	4619      	mov	r1, r3
 8001bfe:	4b72      	ldr	r3, [pc, #456]	@ (8001dc8 <mpu_reset_fifo+0x290>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	791b      	ldrb	r3, [r3, #4]
 8001c04:	461a      	mov	r2, r3
 8001c06:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001c0a:	9302      	str	r3, [sp, #8]
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	9301      	str	r3, [sp, #4]
 8001c10:	1dfb      	adds	r3, r7, #7
 8001c12:	9300      	str	r3, [sp, #0]
 8001c14:	2301      	movs	r3, #1
 8001c16:	486d      	ldr	r0, [pc, #436]	@ (8001dcc <mpu_reset_fifo+0x294>)
 8001c18:	f004 fa18 	bl	800604c <HAL_I2C_Mem_Write>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d002      	beq.n	8001c28 <mpu_reset_fifo+0xf0>
            return -1;
 8001c22:	f04f 33ff 	mov.w	r3, #4294967295
 8001c26:	e0ed      	b.n	8001e04 <mpu_reset_fifo+0x2cc>
        delay_ms(50);
 8001c28:	2032      	movs	r0, #50	@ 0x32
 8001c2a:	f003 fc7b 	bl	8005524 <HAL_Delay>
        data = BIT_DMP_EN | BIT_FIFO_EN;
 8001c2e:	23c0      	movs	r3, #192	@ 0xc0
 8001c30:	71fb      	strb	r3, [r7, #7]
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 8001c32:	4b65      	ldr	r3, [pc, #404]	@ (8001dc8 <mpu_reset_fifo+0x290>)
 8001c34:	7a9b      	ldrb	r3, [r3, #10]
 8001c36:	f003 0301 	and.w	r3, r3, #1
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d004      	beq.n	8001c48 <mpu_reset_fifo+0x110>
            data |= BIT_AUX_IF_EN;
 8001c3e:	79fb      	ldrb	r3, [r7, #7]
 8001c40:	f043 0320 	orr.w	r3, r3, #32
 8001c44:	b2db      	uxtb	r3, r3
 8001c46:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001c48:	4b5f      	ldr	r3, [pc, #380]	@ (8001dc8 <mpu_reset_fifo+0x290>)
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	781b      	ldrb	r3, [r3, #0]
 8001c4e:	4619      	mov	r1, r3
 8001c50:	4b5d      	ldr	r3, [pc, #372]	@ (8001dc8 <mpu_reset_fifo+0x290>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	791b      	ldrb	r3, [r3, #4]
 8001c56:	461a      	mov	r2, r3
 8001c58:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001c5c:	9302      	str	r3, [sp, #8]
 8001c5e:	2301      	movs	r3, #1
 8001c60:	9301      	str	r3, [sp, #4]
 8001c62:	1dfb      	adds	r3, r7, #7
 8001c64:	9300      	str	r3, [sp, #0]
 8001c66:	2301      	movs	r3, #1
 8001c68:	4858      	ldr	r0, [pc, #352]	@ (8001dcc <mpu_reset_fifo+0x294>)
 8001c6a:	f004 f9ef 	bl	800604c <HAL_I2C_Mem_Write>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d002      	beq.n	8001c7a <mpu_reset_fifo+0x142>
            return -1;
 8001c74:	f04f 33ff 	mov.w	r3, #4294967295
 8001c78:	e0c4      	b.n	8001e04 <mpu_reset_fifo+0x2cc>
        if (st.chip_cfg.int_enable)
 8001c7a:	4b53      	ldr	r3, [pc, #332]	@ (8001dc8 <mpu_reset_fifo+0x290>)
 8001c7c:	7c5b      	ldrb	r3, [r3, #17]
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d002      	beq.n	8001c88 <mpu_reset_fifo+0x150>
            data = BIT_DMP_INT_EN;
 8001c82:	2302      	movs	r3, #2
 8001c84:	71fb      	strb	r3, [r7, #7]
 8001c86:	e001      	b.n	8001c8c <mpu_reset_fifo+0x154>
        else
            data = 0;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8001c8c:	4b4e      	ldr	r3, [pc, #312]	@ (8001dc8 <mpu_reset_fifo+0x290>)
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	781b      	ldrb	r3, [r3, #0]
 8001c92:	4619      	mov	r1, r3
 8001c94:	4b4c      	ldr	r3, [pc, #304]	@ (8001dc8 <mpu_reset_fifo+0x290>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	7c5b      	ldrb	r3, [r3, #17]
 8001c9a:	461a      	mov	r2, r3
 8001c9c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001ca0:	9302      	str	r3, [sp, #8]
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	9301      	str	r3, [sp, #4]
 8001ca6:	1dfb      	adds	r3, r7, #7
 8001ca8:	9300      	str	r3, [sp, #0]
 8001caa:	2301      	movs	r3, #1
 8001cac:	4847      	ldr	r0, [pc, #284]	@ (8001dcc <mpu_reset_fifo+0x294>)
 8001cae:	f004 f9cd 	bl	800604c <HAL_I2C_Mem_Write>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d002      	beq.n	8001cbe <mpu_reset_fifo+0x186>
            return -1;
 8001cb8:	f04f 33ff 	mov.w	r3, #4294967295
 8001cbc:	e0a2      	b.n	8001e04 <mpu_reset_fifo+0x2cc>
        data = 0;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 8001cc2:	4b41      	ldr	r3, [pc, #260]	@ (8001dc8 <mpu_reset_fifo+0x290>)
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	781b      	ldrb	r3, [r3, #0]
 8001cc8:	4619      	mov	r1, r3
 8001cca:	4b3f      	ldr	r3, [pc, #252]	@ (8001dc8 <mpu_reset_fifo+0x290>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	795b      	ldrb	r3, [r3, #5]
 8001cd0:	461a      	mov	r2, r3
 8001cd2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001cd6:	9302      	str	r3, [sp, #8]
 8001cd8:	2301      	movs	r3, #1
 8001cda:	9301      	str	r3, [sp, #4]
 8001cdc:	1dfb      	adds	r3, r7, #7
 8001cde:	9300      	str	r3, [sp, #0]
 8001ce0:	2301      	movs	r3, #1
 8001ce2:	483a      	ldr	r0, [pc, #232]	@ (8001dcc <mpu_reset_fifo+0x294>)
 8001ce4:	f004 f9b2 	bl	800604c <HAL_I2C_Mem_Write>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	f000 8089 	beq.w	8001e02 <mpu_reset_fifo+0x2ca>
            return -1;
 8001cf0:	f04f 33ff 	mov.w	r3, #4294967295
 8001cf4:	e086      	b.n	8001e04 <mpu_reset_fifo+0x2cc>
    } else {
        data = BIT_FIFO_RST;
 8001cf6:	2304      	movs	r3, #4
 8001cf8:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001cfa:	4b33      	ldr	r3, [pc, #204]	@ (8001dc8 <mpu_reset_fifo+0x290>)
 8001cfc:	685b      	ldr	r3, [r3, #4]
 8001cfe:	781b      	ldrb	r3, [r3, #0]
 8001d00:	4619      	mov	r1, r3
 8001d02:	4b31      	ldr	r3, [pc, #196]	@ (8001dc8 <mpu_reset_fifo+0x290>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	791b      	ldrb	r3, [r3, #4]
 8001d08:	461a      	mov	r2, r3
 8001d0a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d0e:	9302      	str	r3, [sp, #8]
 8001d10:	2301      	movs	r3, #1
 8001d12:	9301      	str	r3, [sp, #4]
 8001d14:	1dfb      	adds	r3, r7, #7
 8001d16:	9300      	str	r3, [sp, #0]
 8001d18:	2301      	movs	r3, #1
 8001d1a:	482c      	ldr	r0, [pc, #176]	@ (8001dcc <mpu_reset_fifo+0x294>)
 8001d1c:	f004 f996 	bl	800604c <HAL_I2C_Mem_Write>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d002      	beq.n	8001d2c <mpu_reset_fifo+0x1f4>
            return -1;
 8001d26:	f04f 33ff 	mov.w	r3, #4294967295
 8001d2a:	e06b      	b.n	8001e04 <mpu_reset_fifo+0x2cc>
        if (st.chip_cfg.bypass_mode || !(st.chip_cfg.sensors & INV_XYZ_COMPASS))
 8001d2c:	4b26      	ldr	r3, [pc, #152]	@ (8001dc8 <mpu_reset_fifo+0x290>)
 8001d2e:	7c9b      	ldrb	r3, [r3, #18]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d105      	bne.n	8001d40 <mpu_reset_fifo+0x208>
 8001d34:	4b24      	ldr	r3, [pc, #144]	@ (8001dc8 <mpu_reset_fifo+0x290>)
 8001d36:	7a9b      	ldrb	r3, [r3, #10]
 8001d38:	f003 0301 	and.w	r3, r3, #1
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d102      	bne.n	8001d46 <mpu_reset_fifo+0x20e>
            data = BIT_FIFO_EN;
 8001d40:	2340      	movs	r3, #64	@ 0x40
 8001d42:	71fb      	strb	r3, [r7, #7]
 8001d44:	e001      	b.n	8001d4a <mpu_reset_fifo+0x212>
        else
            data = BIT_FIFO_EN | BIT_AUX_IF_EN;
 8001d46:	2360      	movs	r3, #96	@ 0x60
 8001d48:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001d4a:	4b1f      	ldr	r3, [pc, #124]	@ (8001dc8 <mpu_reset_fifo+0x290>)
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	781b      	ldrb	r3, [r3, #0]
 8001d50:	4619      	mov	r1, r3
 8001d52:	4b1d      	ldr	r3, [pc, #116]	@ (8001dc8 <mpu_reset_fifo+0x290>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	791b      	ldrb	r3, [r3, #4]
 8001d58:	461a      	mov	r2, r3
 8001d5a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d5e:	9302      	str	r3, [sp, #8]
 8001d60:	2301      	movs	r3, #1
 8001d62:	9301      	str	r3, [sp, #4]
 8001d64:	1dfb      	adds	r3, r7, #7
 8001d66:	9300      	str	r3, [sp, #0]
 8001d68:	2301      	movs	r3, #1
 8001d6a:	4818      	ldr	r0, [pc, #96]	@ (8001dcc <mpu_reset_fifo+0x294>)
 8001d6c:	f004 f96e 	bl	800604c <HAL_I2C_Mem_Write>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d002      	beq.n	8001d7c <mpu_reset_fifo+0x244>
            return -1;
 8001d76:	f04f 33ff 	mov.w	r3, #4294967295
 8001d7a:	e043      	b.n	8001e04 <mpu_reset_fifo+0x2cc>
        delay_ms(50);
 8001d7c:	2032      	movs	r0, #50	@ 0x32
 8001d7e:	f003 fbd1 	bl	8005524 <HAL_Delay>
        if (st.chip_cfg.int_enable)
 8001d82:	4b11      	ldr	r3, [pc, #68]	@ (8001dc8 <mpu_reset_fifo+0x290>)
 8001d84:	7c5b      	ldrb	r3, [r3, #17]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d002      	beq.n	8001d90 <mpu_reset_fifo+0x258>
            data = BIT_DATA_RDY_EN;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	71fb      	strb	r3, [r7, #7]
 8001d8e:	e001      	b.n	8001d94 <mpu_reset_fifo+0x25c>
        else
            data = 0;
 8001d90:	2300      	movs	r3, #0
 8001d92:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8001d94:	4b0c      	ldr	r3, [pc, #48]	@ (8001dc8 <mpu_reset_fifo+0x290>)
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	781b      	ldrb	r3, [r3, #0]
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	4b0a      	ldr	r3, [pc, #40]	@ (8001dc8 <mpu_reset_fifo+0x290>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	7c5b      	ldrb	r3, [r3, #17]
 8001da2:	461a      	mov	r2, r3
 8001da4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001da8:	9302      	str	r3, [sp, #8]
 8001daa:	2301      	movs	r3, #1
 8001dac:	9301      	str	r3, [sp, #4]
 8001dae:	1dfb      	adds	r3, r7, #7
 8001db0:	9300      	str	r3, [sp, #0]
 8001db2:	2301      	movs	r3, #1
 8001db4:	4805      	ldr	r0, [pc, #20]	@ (8001dcc <mpu_reset_fifo+0x294>)
 8001db6:	f004 f949 	bl	800604c <HAL_I2C_Mem_Write>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d007      	beq.n	8001dd0 <mpu_reset_fifo+0x298>
            return -1;
 8001dc0:	f04f 33ff 	mov.w	r3, #4294967295
 8001dc4:	e01e      	b.n	8001e04 <mpu_reset_fifo+0x2cc>
 8001dc6:	bf00      	nop
 8001dc8:	2000000c 	.word	0x2000000c
 8001dcc:	20000060 	.word	0x20000060
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &st.chip_cfg.fifo_enable))
 8001dd0:	4b0e      	ldr	r3, [pc, #56]	@ (8001e0c <mpu_reset_fifo+0x2d4>)
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	781b      	ldrb	r3, [r3, #0]
 8001dd6:	4619      	mov	r1, r3
 8001dd8:	4b0c      	ldr	r3, [pc, #48]	@ (8001e0c <mpu_reset_fifo+0x2d4>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	795b      	ldrb	r3, [r3, #5]
 8001dde:	461a      	mov	r2, r3
 8001de0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001de4:	9302      	str	r3, [sp, #8]
 8001de6:	2301      	movs	r3, #1
 8001de8:	9301      	str	r3, [sp, #4]
 8001dea:	4b09      	ldr	r3, [pc, #36]	@ (8001e10 <mpu_reset_fifo+0x2d8>)
 8001dec:	9300      	str	r3, [sp, #0]
 8001dee:	2301      	movs	r3, #1
 8001df0:	4808      	ldr	r0, [pc, #32]	@ (8001e14 <mpu_reset_fifo+0x2dc>)
 8001df2:	f004 f92b 	bl	800604c <HAL_I2C_Mem_Write>
 8001df6:	4603      	mov	r3, r0
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d002      	beq.n	8001e02 <mpu_reset_fifo+0x2ca>
            return -1;
 8001dfc:	f04f 33ff 	mov.w	r3, #4294967295
 8001e00:	e000      	b.n	8001e04 <mpu_reset_fifo+0x2cc>
    }
    return 0;
 8001e02:	2300      	movs	r3, #0
}
 8001e04:	4618      	mov	r0, r3
 8001e06:	3708      	adds	r7, #8
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}
 8001e0c:	2000000c 	.word	0x2000000c
 8001e10:	2000001c 	.word	0x2000001c
 8001e14:	20000060 	.word	0x20000060

08001e18 <mpu_get_gyro_fsr>:
 *  @brief      Get the gyro full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_gyro_fsr(unsigned short *fsr)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b083      	sub	sp, #12
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 8001e20:	4b16      	ldr	r3, [pc, #88]	@ (8001e7c <mpu_get_gyro_fsr+0x64>)
 8001e22:	7a1b      	ldrb	r3, [r3, #8]
 8001e24:	2b03      	cmp	r3, #3
 8001e26:	d81e      	bhi.n	8001e66 <mpu_get_gyro_fsr+0x4e>
 8001e28:	a201      	add	r2, pc, #4	@ (adr r2, 8001e30 <mpu_get_gyro_fsr+0x18>)
 8001e2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e2e:	bf00      	nop
 8001e30:	08001e41 	.word	0x08001e41
 8001e34:	08001e49 	.word	0x08001e49
 8001e38:	08001e53 	.word	0x08001e53
 8001e3c:	08001e5d 	.word	0x08001e5d
    case INV_FSR_250DPS:
        fsr[0] = 250;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	22fa      	movs	r2, #250	@ 0xfa
 8001e44:	801a      	strh	r2, [r3, #0]
        break;
 8001e46:	e012      	b.n	8001e6e <mpu_get_gyro_fsr+0x56>
    case INV_FSR_500DPS:
        fsr[0] = 500;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001e4e:	801a      	strh	r2, [r3, #0]
        break;
 8001e50:	e00d      	b.n	8001e6e <mpu_get_gyro_fsr+0x56>
    case INV_FSR_1000DPS:
        fsr[0] = 1000;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001e58:	801a      	strh	r2, [r3, #0]
        break;
 8001e5a:	e008      	b.n	8001e6e <mpu_get_gyro_fsr+0x56>
    case INV_FSR_2000DPS:
        fsr[0] = 2000;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001e62:	801a      	strh	r2, [r3, #0]
        break;
 8001e64:	e003      	b.n	8001e6e <mpu_get_gyro_fsr+0x56>
    default:
        fsr[0] = 0;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2200      	movs	r2, #0
 8001e6a:	801a      	strh	r2, [r3, #0]
        break;
 8001e6c:	bf00      	nop
    }
    return 0;
 8001e6e:	2300      	movs	r3, #0
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	370c      	adds	r7, #12
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bc80      	pop	{r7}
 8001e78:	4770      	bx	lr
 8001e7a:	bf00      	nop
 8001e7c:	2000000c 	.word	0x2000000c

08001e80 <mpu_set_gyro_fsr>:
 *  @brief      Set the gyro full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_gyro_fsr(unsigned short fsr)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b088      	sub	sp, #32
 8001e84:	af04      	add	r7, sp, #16
 8001e86:	4603      	mov	r3, r0
 8001e88:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8001e8a:	4b2b      	ldr	r3, [pc, #172]	@ (8001f38 <mpu_set_gyro_fsr+0xb8>)
 8001e8c:	7a9b      	ldrb	r3, [r3, #10]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d102      	bne.n	8001e98 <mpu_set_gyro_fsr+0x18>
        return -1;
 8001e92:	f04f 33ff 	mov.w	r3, #4294967295
 8001e96:	e04a      	b.n	8001f2e <mpu_set_gyro_fsr+0xae>

    switch (fsr) {
 8001e98:	88fb      	ldrh	r3, [r7, #6]
 8001e9a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001e9e:	d017      	beq.n	8001ed0 <mpu_set_gyro_fsr+0x50>
 8001ea0:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001ea4:	dc17      	bgt.n	8001ed6 <mpu_set_gyro_fsr+0x56>
 8001ea6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001eaa:	d00e      	beq.n	8001eca <mpu_set_gyro_fsr+0x4a>
 8001eac:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001eb0:	dc11      	bgt.n	8001ed6 <mpu_set_gyro_fsr+0x56>
 8001eb2:	2bfa      	cmp	r3, #250	@ 0xfa
 8001eb4:	d003      	beq.n	8001ebe <mpu_set_gyro_fsr+0x3e>
 8001eb6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001eba:	d003      	beq.n	8001ec4 <mpu_set_gyro_fsr+0x44>
 8001ebc:	e00b      	b.n	8001ed6 <mpu_set_gyro_fsr+0x56>
    case 250:
        data = INV_FSR_250DPS << 3;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	73fb      	strb	r3, [r7, #15]
        break;
 8001ec2:	e00b      	b.n	8001edc <mpu_set_gyro_fsr+0x5c>
    case 500:
        data = INV_FSR_500DPS << 3;
 8001ec4:	2308      	movs	r3, #8
 8001ec6:	73fb      	strb	r3, [r7, #15]
        break;
 8001ec8:	e008      	b.n	8001edc <mpu_set_gyro_fsr+0x5c>
    case 1000:
        data = INV_FSR_1000DPS << 3;
 8001eca:	2310      	movs	r3, #16
 8001ecc:	73fb      	strb	r3, [r7, #15]
        break;
 8001ece:	e005      	b.n	8001edc <mpu_set_gyro_fsr+0x5c>
    case 2000:
        data = INV_FSR_2000DPS << 3;
 8001ed0:	2318      	movs	r3, #24
 8001ed2:	73fb      	strb	r3, [r7, #15]
        break;
 8001ed4:	e002      	b.n	8001edc <mpu_set_gyro_fsr+0x5c>
    default:
        return -1;
 8001ed6:	f04f 33ff 	mov.w	r3, #4294967295
 8001eda:	e028      	b.n	8001f2e <mpu_set_gyro_fsr+0xae>
    }

    if (st.chip_cfg.gyro_fsr == (data >> 3))
 8001edc:	4b16      	ldr	r3, [pc, #88]	@ (8001f38 <mpu_set_gyro_fsr+0xb8>)
 8001ede:	7a1a      	ldrb	r2, [r3, #8]
 8001ee0:	7bfb      	ldrb	r3, [r7, #15]
 8001ee2:	08db      	lsrs	r3, r3, #3
 8001ee4:	b2db      	uxtb	r3, r3
 8001ee6:	429a      	cmp	r2, r3
 8001ee8:	d101      	bne.n	8001eee <mpu_set_gyro_fsr+0x6e>
        return 0;
 8001eea:	2300      	movs	r3, #0
 8001eec:	e01f      	b.n	8001f2e <mpu_set_gyro_fsr+0xae>
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, &data))
 8001eee:	4b12      	ldr	r3, [pc, #72]	@ (8001f38 <mpu_set_gyro_fsr+0xb8>)
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	781b      	ldrb	r3, [r3, #0]
 8001ef4:	4619      	mov	r1, r3
 8001ef6:	4b10      	ldr	r3, [pc, #64]	@ (8001f38 <mpu_set_gyro_fsr+0xb8>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	799b      	ldrb	r3, [r3, #6]
 8001efc:	461a      	mov	r2, r3
 8001efe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f02:	9302      	str	r3, [sp, #8]
 8001f04:	2301      	movs	r3, #1
 8001f06:	9301      	str	r3, [sp, #4]
 8001f08:	f107 030f 	add.w	r3, r7, #15
 8001f0c:	9300      	str	r3, [sp, #0]
 8001f0e:	2301      	movs	r3, #1
 8001f10:	480a      	ldr	r0, [pc, #40]	@ (8001f3c <mpu_set_gyro_fsr+0xbc>)
 8001f12:	f004 f89b 	bl	800604c <HAL_I2C_Mem_Write>
 8001f16:	4603      	mov	r3, r0
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d002      	beq.n	8001f22 <mpu_set_gyro_fsr+0xa2>
        return -1;
 8001f1c:	f04f 33ff 	mov.w	r3, #4294967295
 8001f20:	e005      	b.n	8001f2e <mpu_set_gyro_fsr+0xae>
    st.chip_cfg.gyro_fsr = data >> 3;
 8001f22:	7bfb      	ldrb	r3, [r7, #15]
 8001f24:	08db      	lsrs	r3, r3, #3
 8001f26:	b2da      	uxtb	r2, r3
 8001f28:	4b03      	ldr	r3, [pc, #12]	@ (8001f38 <mpu_set_gyro_fsr+0xb8>)
 8001f2a:	721a      	strb	r2, [r3, #8]
    return 0;
 8001f2c:	2300      	movs	r3, #0
}
 8001f2e:	4618      	mov	r0, r3
 8001f30:	3710      	adds	r7, #16
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	2000000c 	.word	0x2000000c
 8001f3c:	20000060 	.word	0x20000060

08001f40 <mpu_get_accel_fsr>:
 *  @brief      Get the accel full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_accel_fsr(unsigned char *fsr)
{
 8001f40:	b480      	push	{r7}
 8001f42:	b083      	sub	sp, #12
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 8001f48:	4b19      	ldr	r3, [pc, #100]	@ (8001fb0 <mpu_get_accel_fsr+0x70>)
 8001f4a:	7a5b      	ldrb	r3, [r3, #9]
 8001f4c:	2b03      	cmp	r3, #3
 8001f4e:	d81b      	bhi.n	8001f88 <mpu_get_accel_fsr+0x48>
 8001f50:	a201      	add	r2, pc, #4	@ (adr r2, 8001f58 <mpu_get_accel_fsr+0x18>)
 8001f52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f56:	bf00      	nop
 8001f58:	08001f69 	.word	0x08001f69
 8001f5c:	08001f71 	.word	0x08001f71
 8001f60:	08001f79 	.word	0x08001f79
 8001f64:	08001f81 	.word	0x08001f81
    case INV_FSR_2G:
        fsr[0] = 2;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2202      	movs	r2, #2
 8001f6c:	701a      	strb	r2, [r3, #0]
        break;
 8001f6e:	e00e      	b.n	8001f8e <mpu_get_accel_fsr+0x4e>
    case INV_FSR_4G:
        fsr[0] = 4;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2204      	movs	r2, #4
 8001f74:	701a      	strb	r2, [r3, #0]
        break;
 8001f76:	e00a      	b.n	8001f8e <mpu_get_accel_fsr+0x4e>
    case INV_FSR_8G:
        fsr[0] = 8;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2208      	movs	r2, #8
 8001f7c:	701a      	strb	r2, [r3, #0]
        break;
 8001f7e:	e006      	b.n	8001f8e <mpu_get_accel_fsr+0x4e>
    case INV_FSR_16G:
        fsr[0] = 16;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2210      	movs	r2, #16
 8001f84:	701a      	strb	r2, [r3, #0]
        break;
 8001f86:	e002      	b.n	8001f8e <mpu_get_accel_fsr+0x4e>
    default:
        return -1;
 8001f88:	f04f 33ff 	mov.w	r3, #4294967295
 8001f8c:	e00a      	b.n	8001fa4 <mpu_get_accel_fsr+0x64>
    }
    if (st.chip_cfg.accel_half)
 8001f8e:	4b08      	ldr	r3, [pc, #32]	@ (8001fb0 <mpu_get_accel_fsr+0x70>)
 8001f90:	7cdb      	ldrb	r3, [r3, #19]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d005      	beq.n	8001fa2 <mpu_get_accel_fsr+0x62>
        fsr[0] <<= 1;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	781b      	ldrb	r3, [r3, #0]
 8001f9a:	005b      	lsls	r3, r3, #1
 8001f9c:	b2da      	uxtb	r2, r3
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	701a      	strb	r2, [r3, #0]
    return 0;
 8001fa2:	2300      	movs	r3, #0
}
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	370c      	adds	r7, #12
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bc80      	pop	{r7}
 8001fac:	4770      	bx	lr
 8001fae:	bf00      	nop
 8001fb0:	2000000c 	.word	0x2000000c

08001fb4 <mpu_set_accel_fsr>:
 *  @brief      Set the accel full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_accel_fsr(unsigned char fsr)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b088      	sub	sp, #32
 8001fb8:	af04      	add	r7, sp, #16
 8001fba:	4603      	mov	r3, r0
 8001fbc:	71fb      	strb	r3, [r7, #7]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8001fbe:	4b34      	ldr	r3, [pc, #208]	@ (8002090 <mpu_set_accel_fsr+0xdc>)
 8001fc0:	7a9b      	ldrb	r3, [r3, #10]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d102      	bne.n	8001fcc <mpu_set_accel_fsr+0x18>
        return -1;
 8001fc6:	f04f 33ff 	mov.w	r3, #4294967295
 8001fca:	e05d      	b.n	8002088 <mpu_set_accel_fsr+0xd4>

    switch (fsr) {
 8001fcc:	79fb      	ldrb	r3, [r7, #7]
 8001fce:	3b02      	subs	r3, #2
 8001fd0:	2b0e      	cmp	r3, #14
 8001fd2:	d82d      	bhi.n	8002030 <mpu_set_accel_fsr+0x7c>
 8001fd4:	a201      	add	r2, pc, #4	@ (adr r2, 8001fdc <mpu_set_accel_fsr+0x28>)
 8001fd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fda:	bf00      	nop
 8001fdc:	08002019 	.word	0x08002019
 8001fe0:	08002031 	.word	0x08002031
 8001fe4:	0800201f 	.word	0x0800201f
 8001fe8:	08002031 	.word	0x08002031
 8001fec:	08002031 	.word	0x08002031
 8001ff0:	08002031 	.word	0x08002031
 8001ff4:	08002025 	.word	0x08002025
 8001ff8:	08002031 	.word	0x08002031
 8001ffc:	08002031 	.word	0x08002031
 8002000:	08002031 	.word	0x08002031
 8002004:	08002031 	.word	0x08002031
 8002008:	08002031 	.word	0x08002031
 800200c:	08002031 	.word	0x08002031
 8002010:	08002031 	.word	0x08002031
 8002014:	0800202b 	.word	0x0800202b
    case 2:
        data = INV_FSR_2G << 3;
 8002018:	2300      	movs	r3, #0
 800201a:	73fb      	strb	r3, [r7, #15]
        break;
 800201c:	e00b      	b.n	8002036 <mpu_set_accel_fsr+0x82>
    case 4:
        data = INV_FSR_4G << 3;
 800201e:	2308      	movs	r3, #8
 8002020:	73fb      	strb	r3, [r7, #15]
        break;
 8002022:	e008      	b.n	8002036 <mpu_set_accel_fsr+0x82>
    case 8:
        data = INV_FSR_8G << 3;
 8002024:	2310      	movs	r3, #16
 8002026:	73fb      	strb	r3, [r7, #15]
        break;
 8002028:	e005      	b.n	8002036 <mpu_set_accel_fsr+0x82>
    case 16:
        data = INV_FSR_16G << 3;
 800202a:	2318      	movs	r3, #24
 800202c:	73fb      	strb	r3, [r7, #15]
        break;
 800202e:	e002      	b.n	8002036 <mpu_set_accel_fsr+0x82>
    default:
        return -1;
 8002030:	f04f 33ff 	mov.w	r3, #4294967295
 8002034:	e028      	b.n	8002088 <mpu_set_accel_fsr+0xd4>
    }

    if (st.chip_cfg.accel_fsr == (data >> 3))
 8002036:	4b16      	ldr	r3, [pc, #88]	@ (8002090 <mpu_set_accel_fsr+0xdc>)
 8002038:	7a5a      	ldrb	r2, [r3, #9]
 800203a:	7bfb      	ldrb	r3, [r7, #15]
 800203c:	08db      	lsrs	r3, r3, #3
 800203e:	b2db      	uxtb	r3, r3
 8002040:	429a      	cmp	r2, r3
 8002042:	d101      	bne.n	8002048 <mpu_set_accel_fsr+0x94>
        return 0;
 8002044:	2300      	movs	r3, #0
 8002046:	e01f      	b.n	8002088 <mpu_set_accel_fsr+0xd4>
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, &data))
 8002048:	4b11      	ldr	r3, [pc, #68]	@ (8002090 <mpu_set_accel_fsr+0xdc>)
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	781b      	ldrb	r3, [r3, #0]
 800204e:	4619      	mov	r1, r3
 8002050:	4b0f      	ldr	r3, [pc, #60]	@ (8002090 <mpu_set_accel_fsr+0xdc>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	79db      	ldrb	r3, [r3, #7]
 8002056:	461a      	mov	r2, r3
 8002058:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800205c:	9302      	str	r3, [sp, #8]
 800205e:	2301      	movs	r3, #1
 8002060:	9301      	str	r3, [sp, #4]
 8002062:	f107 030f 	add.w	r3, r7, #15
 8002066:	9300      	str	r3, [sp, #0]
 8002068:	2301      	movs	r3, #1
 800206a:	480a      	ldr	r0, [pc, #40]	@ (8002094 <mpu_set_accel_fsr+0xe0>)
 800206c:	f003 ffee 	bl	800604c <HAL_I2C_Mem_Write>
 8002070:	4603      	mov	r3, r0
 8002072:	2b00      	cmp	r3, #0
 8002074:	d002      	beq.n	800207c <mpu_set_accel_fsr+0xc8>
        return -1;
 8002076:	f04f 33ff 	mov.w	r3, #4294967295
 800207a:	e005      	b.n	8002088 <mpu_set_accel_fsr+0xd4>
    st.chip_cfg.accel_fsr = data >> 3;
 800207c:	7bfb      	ldrb	r3, [r7, #15]
 800207e:	08db      	lsrs	r3, r3, #3
 8002080:	b2da      	uxtb	r2, r3
 8002082:	4b03      	ldr	r3, [pc, #12]	@ (8002090 <mpu_set_accel_fsr+0xdc>)
 8002084:	725a      	strb	r2, [r3, #9]
    return 0;
 8002086:	2300      	movs	r3, #0
}
 8002088:	4618      	mov	r0, r3
 800208a:	3710      	adds	r7, #16
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}
 8002090:	2000000c 	.word	0x2000000c
 8002094:	20000060 	.word	0x20000060

08002098 <mpu_get_lpf>:
 *  @brief      Get the current DLPF setting.
 *  @param[out] lpf Current LPF setting.
 *  0 if successful.
 */
int mpu_get_lpf(unsigned short *lpf)
{
 8002098:	b480      	push	{r7}
 800209a:	b083      	sub	sp, #12
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.lpf) {
 80020a0:	4b1a      	ldr	r3, [pc, #104]	@ (800210c <mpu_get_lpf+0x74>)
 80020a2:	7adb      	ldrb	r3, [r3, #11]
 80020a4:	3b01      	subs	r3, #1
 80020a6:	2b05      	cmp	r3, #5
 80020a8:	d826      	bhi.n	80020f8 <mpu_get_lpf+0x60>
 80020aa:	a201      	add	r2, pc, #4	@ (adr r2, 80020b0 <mpu_get_lpf+0x18>)
 80020ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020b0:	080020c9 	.word	0x080020c9
 80020b4:	080020d1 	.word	0x080020d1
 80020b8:	080020d9 	.word	0x080020d9
 80020bc:	080020e1 	.word	0x080020e1
 80020c0:	080020e9 	.word	0x080020e9
 80020c4:	080020f1 	.word	0x080020f1
    case INV_FILTER_188HZ:
        lpf[0] = 188;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	22bc      	movs	r2, #188	@ 0xbc
 80020cc:	801a      	strh	r2, [r3, #0]
        break;
 80020ce:	e017      	b.n	8002100 <mpu_get_lpf+0x68>
    case INV_FILTER_98HZ:
        lpf[0] = 98;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2262      	movs	r2, #98	@ 0x62
 80020d4:	801a      	strh	r2, [r3, #0]
        break;
 80020d6:	e013      	b.n	8002100 <mpu_get_lpf+0x68>
    case INV_FILTER_42HZ:
        lpf[0] = 42;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	222a      	movs	r2, #42	@ 0x2a
 80020dc:	801a      	strh	r2, [r3, #0]
        break;
 80020de:	e00f      	b.n	8002100 <mpu_get_lpf+0x68>
    case INV_FILTER_20HZ:
        lpf[0] = 20;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2214      	movs	r2, #20
 80020e4:	801a      	strh	r2, [r3, #0]
        break;
 80020e6:	e00b      	b.n	8002100 <mpu_get_lpf+0x68>
    case INV_FILTER_10HZ:
        lpf[0] = 10;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	220a      	movs	r2, #10
 80020ec:	801a      	strh	r2, [r3, #0]
        break;
 80020ee:	e007      	b.n	8002100 <mpu_get_lpf+0x68>
    case INV_FILTER_5HZ:
        lpf[0] = 5;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2205      	movs	r2, #5
 80020f4:	801a      	strh	r2, [r3, #0]
        break;
 80020f6:	e003      	b.n	8002100 <mpu_get_lpf+0x68>
    case INV_FILTER_256HZ_NOLPF2:
    case INV_FILTER_2100HZ_NOLPF:
    default:
        lpf[0] = 0;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2200      	movs	r2, #0
 80020fc:	801a      	strh	r2, [r3, #0]
        break;
 80020fe:	bf00      	nop
    }
    return 0;
 8002100:	2300      	movs	r3, #0
}
 8002102:	4618      	mov	r0, r3
 8002104:	370c      	adds	r7, #12
 8002106:	46bd      	mov	sp, r7
 8002108:	bc80      	pop	{r7}
 800210a:	4770      	bx	lr
 800210c:	2000000c 	.word	0x2000000c

08002110 <mpu_set_lpf>:
 *  The following LPF settings are supported: 188, 98, 42, 20, 10, 5.
 *  @param[in]  lpf Desired LPF setting.
 *  @return     0 if successful.
 */
int mpu_set_lpf(unsigned short lpf)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b088      	sub	sp, #32
 8002114:	af04      	add	r7, sp, #16
 8002116:	4603      	mov	r3, r0
 8002118:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 800211a:	4b28      	ldr	r3, [pc, #160]	@ (80021bc <mpu_set_lpf+0xac>)
 800211c:	7a9b      	ldrb	r3, [r3, #10]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d102      	bne.n	8002128 <mpu_set_lpf+0x18>
        return -1;
 8002122:	f04f 33ff 	mov.w	r3, #4294967295
 8002126:	e044      	b.n	80021b2 <mpu_set_lpf+0xa2>

    if (lpf >= 188)
 8002128:	88fb      	ldrh	r3, [r7, #6]
 800212a:	2bbb      	cmp	r3, #187	@ 0xbb
 800212c:	d902      	bls.n	8002134 <mpu_set_lpf+0x24>
        data = INV_FILTER_188HZ;
 800212e:	2301      	movs	r3, #1
 8002130:	73fb      	strb	r3, [r7, #15]
 8002132:	e019      	b.n	8002168 <mpu_set_lpf+0x58>
    else if (lpf >= 98)
 8002134:	88fb      	ldrh	r3, [r7, #6]
 8002136:	2b61      	cmp	r3, #97	@ 0x61
 8002138:	d902      	bls.n	8002140 <mpu_set_lpf+0x30>
        data = INV_FILTER_98HZ;
 800213a:	2302      	movs	r3, #2
 800213c:	73fb      	strb	r3, [r7, #15]
 800213e:	e013      	b.n	8002168 <mpu_set_lpf+0x58>
    else if (lpf >= 42)
 8002140:	88fb      	ldrh	r3, [r7, #6]
 8002142:	2b29      	cmp	r3, #41	@ 0x29
 8002144:	d902      	bls.n	800214c <mpu_set_lpf+0x3c>
        data = INV_FILTER_42HZ;
 8002146:	2303      	movs	r3, #3
 8002148:	73fb      	strb	r3, [r7, #15]
 800214a:	e00d      	b.n	8002168 <mpu_set_lpf+0x58>
    else if (lpf >= 20)
 800214c:	88fb      	ldrh	r3, [r7, #6]
 800214e:	2b13      	cmp	r3, #19
 8002150:	d902      	bls.n	8002158 <mpu_set_lpf+0x48>
        data = INV_FILTER_20HZ;
 8002152:	2304      	movs	r3, #4
 8002154:	73fb      	strb	r3, [r7, #15]
 8002156:	e007      	b.n	8002168 <mpu_set_lpf+0x58>
    else if (lpf >= 10)
 8002158:	88fb      	ldrh	r3, [r7, #6]
 800215a:	2b09      	cmp	r3, #9
 800215c:	d902      	bls.n	8002164 <mpu_set_lpf+0x54>
        data = INV_FILTER_10HZ;
 800215e:	2305      	movs	r3, #5
 8002160:	73fb      	strb	r3, [r7, #15]
 8002162:	e001      	b.n	8002168 <mpu_set_lpf+0x58>
    else
        data = INV_FILTER_5HZ;
 8002164:	2306      	movs	r3, #6
 8002166:	73fb      	strb	r3, [r7, #15]

    if (st.chip_cfg.lpf == data)
 8002168:	4b14      	ldr	r3, [pc, #80]	@ (80021bc <mpu_set_lpf+0xac>)
 800216a:	7ada      	ldrb	r2, [r3, #11]
 800216c:	7bfb      	ldrb	r3, [r7, #15]
 800216e:	429a      	cmp	r2, r3
 8002170:	d101      	bne.n	8002176 <mpu_set_lpf+0x66>
        return 0;
 8002172:	2300      	movs	r3, #0
 8002174:	e01d      	b.n	80021b2 <mpu_set_lpf+0xa2>
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, &data))
 8002176:	4b11      	ldr	r3, [pc, #68]	@ (80021bc <mpu_set_lpf+0xac>)
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	781b      	ldrb	r3, [r3, #0]
 800217c:	4619      	mov	r1, r3
 800217e:	4b0f      	ldr	r3, [pc, #60]	@ (80021bc <mpu_set_lpf+0xac>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	789b      	ldrb	r3, [r3, #2]
 8002184:	461a      	mov	r2, r3
 8002186:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800218a:	9302      	str	r3, [sp, #8]
 800218c:	2301      	movs	r3, #1
 800218e:	9301      	str	r3, [sp, #4]
 8002190:	f107 030f 	add.w	r3, r7, #15
 8002194:	9300      	str	r3, [sp, #0]
 8002196:	2301      	movs	r3, #1
 8002198:	4809      	ldr	r0, [pc, #36]	@ (80021c0 <mpu_set_lpf+0xb0>)
 800219a:	f003 ff57 	bl	800604c <HAL_I2C_Mem_Write>
 800219e:	4603      	mov	r3, r0
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d002      	beq.n	80021aa <mpu_set_lpf+0x9a>
        return -1;
 80021a4:	f04f 33ff 	mov.w	r3, #4294967295
 80021a8:	e003      	b.n	80021b2 <mpu_set_lpf+0xa2>
    st.chip_cfg.lpf = data;
 80021aa:	7bfa      	ldrb	r2, [r7, #15]
 80021ac:	4b03      	ldr	r3, [pc, #12]	@ (80021bc <mpu_set_lpf+0xac>)
 80021ae:	72da      	strb	r2, [r3, #11]
    return 0;
 80021b0:	2300      	movs	r3, #0
}
 80021b2:	4618      	mov	r0, r3
 80021b4:	3710      	adds	r7, #16
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	2000000c 	.word	0x2000000c
 80021c0:	20000060 	.word	0x20000060

080021c4 <mpu_get_sample_rate>:
 *  @brief      Get sampling rate.
 *  @param[out] rate    Current sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_get_sample_rate(unsigned short *rate)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b083      	sub	sp, #12
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
    if (st.chip_cfg.dmp_on)
 80021cc:	4b08      	ldr	r3, [pc, #32]	@ (80021f0 <mpu_get_sample_rate+0x2c>)
 80021ce:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d002      	beq.n	80021dc <mpu_get_sample_rate+0x18>
        return -1;
 80021d6:	f04f 33ff 	mov.w	r3, #4294967295
 80021da:	e004      	b.n	80021e6 <mpu_get_sample_rate+0x22>
    else
        rate[0] = st.chip_cfg.sample_rate;
 80021dc:	4b04      	ldr	r3, [pc, #16]	@ (80021f0 <mpu_get_sample_rate+0x2c>)
 80021de:	89da      	ldrh	r2, [r3, #14]
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	801a      	strh	r2, [r3, #0]
    return 0;
 80021e4:	2300      	movs	r3, #0
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	370c      	adds	r7, #12
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bc80      	pop	{r7}
 80021ee:	4770      	bx	lr
 80021f0:	2000000c 	.word	0x2000000c

080021f4 <mpu_set_sample_rate>:
 *  Sampling rate must be between 4Hz and 1kHz.
 *  @param[in]  rate    Desired sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_set_sample_rate(unsigned short rate)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b088      	sub	sp, #32
 80021f8:	af04      	add	r7, sp, #16
 80021fa:	4603      	mov	r3, r0
 80021fc:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 80021fe:	4b34      	ldr	r3, [pc, #208]	@ (80022d0 <mpu_set_sample_rate+0xdc>)
 8002200:	7a9b      	ldrb	r3, [r3, #10]
 8002202:	2b00      	cmp	r3, #0
 8002204:	d102      	bne.n	800220c <mpu_set_sample_rate+0x18>
        return -1;
 8002206:	f04f 33ff 	mov.w	r3, #4294967295
 800220a:	e05c      	b.n	80022c6 <mpu_set_sample_rate+0xd2>

    if (st.chip_cfg.dmp_on)
 800220c:	4b30      	ldr	r3, [pc, #192]	@ (80022d0 <mpu_set_sample_rate+0xdc>)
 800220e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002212:	2b00      	cmp	r3, #0
 8002214:	d002      	beq.n	800221c <mpu_set_sample_rate+0x28>
        return -1;
 8002216:	f04f 33ff 	mov.w	r3, #4294967295
 800221a:	e054      	b.n	80022c6 <mpu_set_sample_rate+0xd2>
    else {
        if (st.chip_cfg.lp_accel_mode) {
 800221c:	4b2c      	ldr	r3, [pc, #176]	@ (80022d0 <mpu_set_sample_rate+0xdc>)
 800221e:	7d1b      	ldrb	r3, [r3, #20]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d00f      	beq.n	8002244 <mpu_set_sample_rate+0x50>
            if (rate && (rate <= 40)) {
 8002224:	88fb      	ldrh	r3, [r7, #6]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d009      	beq.n	800223e <mpu_set_sample_rate+0x4a>
 800222a:	88fb      	ldrh	r3, [r7, #6]
 800222c:	2b28      	cmp	r3, #40	@ 0x28
 800222e:	d806      	bhi.n	800223e <mpu_set_sample_rate+0x4a>
                /* Just stay in low-power accel mode. */
                mpu_lp_accel_mode(rate);
 8002230:	88fb      	ldrh	r3, [r7, #6]
 8002232:	b2db      	uxtb	r3, r3
 8002234:	4618      	mov	r0, r3
 8002236:	f7ff fbef 	bl	8001a18 <mpu_lp_accel_mode>
                return 0;
 800223a:	2300      	movs	r3, #0
 800223c:	e043      	b.n	80022c6 <mpu_set_sample_rate+0xd2>
            }
            /* Requested rate exceeds the allowed frequencies in LP accel mode,
             * switch back to full-power mode.
             */
            mpu_lp_accel_mode(0);
 800223e:	2000      	movs	r0, #0
 8002240:	f7ff fbea 	bl	8001a18 <mpu_lp_accel_mode>
        }
        if (rate < 4)
 8002244:	88fb      	ldrh	r3, [r7, #6]
 8002246:	2b03      	cmp	r3, #3
 8002248:	d802      	bhi.n	8002250 <mpu_set_sample_rate+0x5c>
            rate = 4;
 800224a:	2304      	movs	r3, #4
 800224c:	80fb      	strh	r3, [r7, #6]
 800224e:	e006      	b.n	800225e <mpu_set_sample_rate+0x6a>
        else if (rate > 1000)
 8002250:	88fb      	ldrh	r3, [r7, #6]
 8002252:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002256:	d902      	bls.n	800225e <mpu_set_sample_rate+0x6a>
            rate = 1000;
 8002258:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800225c:	80fb      	strh	r3, [r7, #6]

        data = 1000 / rate - 1;
 800225e:	88fb      	ldrh	r3, [r7, #6]
 8002260:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002264:	fb92 f3f3 	sdiv	r3, r2, r3
 8002268:	b2db      	uxtb	r3, r3
 800226a:	3b01      	subs	r3, #1
 800226c:	b2db      	uxtb	r3, r3
 800226e:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->rate_div, 1, &data))
 8002270:	4b17      	ldr	r3, [pc, #92]	@ (80022d0 <mpu_set_sample_rate+0xdc>)
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	781b      	ldrb	r3, [r3, #0]
 8002276:	4619      	mov	r1, r3
 8002278:	4b15      	ldr	r3, [pc, #84]	@ (80022d0 <mpu_set_sample_rate+0xdc>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	785b      	ldrb	r3, [r3, #1]
 800227e:	461a      	mov	r2, r3
 8002280:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002284:	9302      	str	r3, [sp, #8]
 8002286:	2301      	movs	r3, #1
 8002288:	9301      	str	r3, [sp, #4]
 800228a:	f107 030f 	add.w	r3, r7, #15
 800228e:	9300      	str	r3, [sp, #0]
 8002290:	2301      	movs	r3, #1
 8002292:	4810      	ldr	r0, [pc, #64]	@ (80022d4 <mpu_set_sample_rate+0xe0>)
 8002294:	f003 feda 	bl	800604c <HAL_I2C_Mem_Write>
 8002298:	4603      	mov	r3, r0
 800229a:	2b00      	cmp	r3, #0
 800229c:	d002      	beq.n	80022a4 <mpu_set_sample_rate+0xb0>
            return -1;
 800229e:	f04f 33ff 	mov.w	r3, #4294967295
 80022a2:	e010      	b.n	80022c6 <mpu_set_sample_rate+0xd2>

        st.chip_cfg.sample_rate = 1000 / (1 + data);
 80022a4:	7bfb      	ldrb	r3, [r7, #15]
 80022a6:	3301      	adds	r3, #1
 80022a8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80022ac:	fb92 f3f3 	sdiv	r3, r2, r3
 80022b0:	b29a      	uxth	r2, r3
 80022b2:	4b07      	ldr	r3, [pc, #28]	@ (80022d0 <mpu_set_sample_rate+0xdc>)
 80022b4:	81da      	strh	r2, [r3, #14]
#ifdef AK89xx_SECONDARY
        mpu_set_compass_sample_rate(min(st.chip_cfg.compass_sample_rate, MAX_COMPASS_SAMPLE_RATE));
#endif

        /* Automatically set LPF to 1/2 sampling rate. */
        mpu_set_lpf(st.chip_cfg.sample_rate >> 1);
 80022b6:	4b06      	ldr	r3, [pc, #24]	@ (80022d0 <mpu_set_sample_rate+0xdc>)
 80022b8:	89db      	ldrh	r3, [r3, #14]
 80022ba:	085b      	lsrs	r3, r3, #1
 80022bc:	b29b      	uxth	r3, r3
 80022be:	4618      	mov	r0, r3
 80022c0:	f7ff ff26 	bl	8002110 <mpu_set_lpf>
        return 0;
 80022c4:	2300      	movs	r3, #0
    }
}
 80022c6:	4618      	mov	r0, r3
 80022c8:	3710      	adds	r7, #16
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	2000000c 	.word	0x2000000c
 80022d4:	20000060 	.word	0x20000060

080022d8 <mpu_get_gyro_sens>:
 *  @brief      Get gyro sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to dps.
 *  @return     0 if successful.
 */
int mpu_get_gyro_sens(float *sens)
{
 80022d8:	b480      	push	{r7}
 80022da:	b083      	sub	sp, #12
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 80022e0:	4b14      	ldr	r3, [pc, #80]	@ (8002334 <mpu_get_gyro_sens+0x5c>)
 80022e2:	7a1b      	ldrb	r3, [r3, #8]
 80022e4:	2b03      	cmp	r3, #3
 80022e6:	d81b      	bhi.n	8002320 <mpu_get_gyro_sens+0x48>
 80022e8:	a201      	add	r2, pc, #4	@ (adr r2, 80022f0 <mpu_get_gyro_sens+0x18>)
 80022ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022ee:	bf00      	nop
 80022f0:	08002301 	.word	0x08002301
 80022f4:	08002309 	.word	0x08002309
 80022f8:	08002311 	.word	0x08002311
 80022fc:	08002319 	.word	0x08002319
    case INV_FSR_250DPS:
        sens[0] = 131.f;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	4a0d      	ldr	r2, [pc, #52]	@ (8002338 <mpu_get_gyro_sens+0x60>)
 8002304:	601a      	str	r2, [r3, #0]
        break;
 8002306:	e00e      	b.n	8002326 <mpu_get_gyro_sens+0x4e>
    case INV_FSR_500DPS:
        sens[0] = 65.5f;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	4a0c      	ldr	r2, [pc, #48]	@ (800233c <mpu_get_gyro_sens+0x64>)
 800230c:	601a      	str	r2, [r3, #0]
        break;
 800230e:	e00a      	b.n	8002326 <mpu_get_gyro_sens+0x4e>
    case INV_FSR_1000DPS:
        sens[0] = 32.8f;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	4a0b      	ldr	r2, [pc, #44]	@ (8002340 <mpu_get_gyro_sens+0x68>)
 8002314:	601a      	str	r2, [r3, #0]
        break;
 8002316:	e006      	b.n	8002326 <mpu_get_gyro_sens+0x4e>
    case INV_FSR_2000DPS:
        sens[0] = 16.4f;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	4a0a      	ldr	r2, [pc, #40]	@ (8002344 <mpu_get_gyro_sens+0x6c>)
 800231c:	601a      	str	r2, [r3, #0]
        break;
 800231e:	e002      	b.n	8002326 <mpu_get_gyro_sens+0x4e>
    default:
        return -1;
 8002320:	f04f 33ff 	mov.w	r3, #4294967295
 8002324:	e000      	b.n	8002328 <mpu_get_gyro_sens+0x50>
    }
    return 0;
 8002326:	2300      	movs	r3, #0
}
 8002328:	4618      	mov	r0, r3
 800232a:	370c      	adds	r7, #12
 800232c:	46bd      	mov	sp, r7
 800232e:	bc80      	pop	{r7}
 8002330:	4770      	bx	lr
 8002332:	bf00      	nop
 8002334:	2000000c 	.word	0x2000000c
 8002338:	43030000 	.word	0x43030000
 800233c:	42830000 	.word	0x42830000
 8002340:	42033333 	.word	0x42033333
 8002344:	41833333 	.word	0x41833333

08002348 <mpu_get_accel_sens>:
 *  @brief      Get accel sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to g's.
 *  @return     0 if successful.
 */
int mpu_get_accel_sens(unsigned short *sens)
{
 8002348:	b480      	push	{r7}
 800234a:	b083      	sub	sp, #12
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 8002350:	4b1b      	ldr	r3, [pc, #108]	@ (80023c0 <mpu_get_accel_sens+0x78>)
 8002352:	7a5b      	ldrb	r3, [r3, #9]
 8002354:	2b03      	cmp	r3, #3
 8002356:	d81f      	bhi.n	8002398 <mpu_get_accel_sens+0x50>
 8002358:	a201      	add	r2, pc, #4	@ (adr r2, 8002360 <mpu_get_accel_sens+0x18>)
 800235a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800235e:	bf00      	nop
 8002360:	08002371 	.word	0x08002371
 8002364:	0800237b 	.word	0x0800237b
 8002368:	08002385 	.word	0x08002385
 800236c:	0800238f 	.word	0x0800238f
    case INV_FSR_2G:
        sens[0] = 16384;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002376:	801a      	strh	r2, [r3, #0]
        break;
 8002378:	e011      	b.n	800239e <mpu_get_accel_sens+0x56>
    case INV_FSR_4G:
        sens[0] = 8092;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	f641 729c 	movw	r2, #8092	@ 0x1f9c
 8002380:	801a      	strh	r2, [r3, #0]
        break;
 8002382:	e00c      	b.n	800239e <mpu_get_accel_sens+0x56>
    case INV_FSR_8G:
        sens[0] = 4096;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800238a:	801a      	strh	r2, [r3, #0]
        break;
 800238c:	e007      	b.n	800239e <mpu_get_accel_sens+0x56>
    case INV_FSR_16G:
        sens[0] = 2048;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002394:	801a      	strh	r2, [r3, #0]
        break;
 8002396:	e002      	b.n	800239e <mpu_get_accel_sens+0x56>
    default:
        return -1;
 8002398:	f04f 33ff 	mov.w	r3, #4294967295
 800239c:	e00a      	b.n	80023b4 <mpu_get_accel_sens+0x6c>
    }
    if (st.chip_cfg.accel_half)
 800239e:	4b08      	ldr	r3, [pc, #32]	@ (80023c0 <mpu_get_accel_sens+0x78>)
 80023a0:	7cdb      	ldrb	r3, [r3, #19]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d005      	beq.n	80023b2 <mpu_get_accel_sens+0x6a>
        sens[0] >>= 1;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	881b      	ldrh	r3, [r3, #0]
 80023aa:	085b      	lsrs	r3, r3, #1
 80023ac:	b29a      	uxth	r2, r3
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	801a      	strh	r2, [r3, #0]
    return 0;
 80023b2:	2300      	movs	r3, #0
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	370c      	adds	r7, #12
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bc80      	pop	{r7}
 80023bc:	4770      	bx	lr
 80023be:	bf00      	nop
 80023c0:	2000000c 	.word	0x2000000c

080023c4 <mpu_get_fifo_config>:
 *  \n INV_XYZ_ACCEL
 *  @param[out] sensors Mask of sensors in FIFO.
 *  @return     0 if successful.
 */
int mpu_get_fifo_config(unsigned char *sensors)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b083      	sub	sp, #12
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
    sensors[0] = st.chip_cfg.fifo_enable;
 80023cc:	4b04      	ldr	r3, [pc, #16]	@ (80023e0 <mpu_get_fifo_config+0x1c>)
 80023ce:	7c1a      	ldrb	r2, [r3, #16]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	701a      	strb	r2, [r3, #0]
    return 0;
 80023d4:	2300      	movs	r3, #0
}
 80023d6:	4618      	mov	r0, r3
 80023d8:	370c      	adds	r7, #12
 80023da:	46bd      	mov	sp, r7
 80023dc:	bc80      	pop	{r7}
 80023de:	4770      	bx	lr
 80023e0:	2000000c 	.word	0x2000000c

080023e4 <mpu_configure_fifo>:
 *  \n INV_XYZ_ACCEL
 *  @param[in]  sensors Mask of sensors to push to FIFO.
 *  @return     0 if successful.
 */
int mpu_configure_fifo(unsigned char sensors)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b084      	sub	sp, #16
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	4603      	mov	r3, r0
 80023ec:	71fb      	strb	r3, [r7, #7]
    unsigned char prev;
    int result = 0;
 80023ee:	2300      	movs	r3, #0
 80023f0:	60fb      	str	r3, [r7, #12]

    /* Compass data isn't going into the FIFO. Stop trying. */
    sensors &= ~INV_XYZ_COMPASS;
 80023f2:	79fb      	ldrb	r3, [r7, #7]
 80023f4:	f023 0301 	bic.w	r3, r3, #1
 80023f8:	71fb      	strb	r3, [r7, #7]

    if (st.chip_cfg.dmp_on)
 80023fa:	4b22      	ldr	r3, [pc, #136]	@ (8002484 <mpu_configure_fifo+0xa0>)
 80023fc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002400:	2b00      	cmp	r3, #0
 8002402:	d001      	beq.n	8002408 <mpu_configure_fifo+0x24>
        return 0;
 8002404:	2300      	movs	r3, #0
 8002406:	e038      	b.n	800247a <mpu_configure_fifo+0x96>
    else {
        if (!(st.chip_cfg.sensors))
 8002408:	4b1e      	ldr	r3, [pc, #120]	@ (8002484 <mpu_configure_fifo+0xa0>)
 800240a:	7a9b      	ldrb	r3, [r3, #10]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d102      	bne.n	8002416 <mpu_configure_fifo+0x32>
            return -1;
 8002410:	f04f 33ff 	mov.w	r3, #4294967295
 8002414:	e031      	b.n	800247a <mpu_configure_fifo+0x96>
        prev = st.chip_cfg.fifo_enable;
 8002416:	4b1b      	ldr	r3, [pc, #108]	@ (8002484 <mpu_configure_fifo+0xa0>)
 8002418:	7c1b      	ldrb	r3, [r3, #16]
 800241a:	72fb      	strb	r3, [r7, #11]
        st.chip_cfg.fifo_enable = sensors & st.chip_cfg.sensors;
 800241c:	4b19      	ldr	r3, [pc, #100]	@ (8002484 <mpu_configure_fifo+0xa0>)
 800241e:	7a9a      	ldrb	r2, [r3, #10]
 8002420:	79fb      	ldrb	r3, [r7, #7]
 8002422:	4013      	ands	r3, r2
 8002424:	b2da      	uxtb	r2, r3
 8002426:	4b17      	ldr	r3, [pc, #92]	@ (8002484 <mpu_configure_fifo+0xa0>)
 8002428:	741a      	strb	r2, [r3, #16]
        if (st.chip_cfg.fifo_enable != sensors)
 800242a:	4b16      	ldr	r3, [pc, #88]	@ (8002484 <mpu_configure_fifo+0xa0>)
 800242c:	7c1b      	ldrb	r3, [r3, #16]
 800242e:	79fa      	ldrb	r2, [r7, #7]
 8002430:	429a      	cmp	r2, r3
 8002432:	d003      	beq.n	800243c <mpu_configure_fifo+0x58>
            /* You're not getting what you asked for. Some sensors are
             * asleep.
             */
            result = -1;
 8002434:	f04f 33ff 	mov.w	r3, #4294967295
 8002438:	60fb      	str	r3, [r7, #12]
 800243a:	e001      	b.n	8002440 <mpu_configure_fifo+0x5c>
        else
            result = 0;
 800243c:	2300      	movs	r3, #0
 800243e:	60fb      	str	r3, [r7, #12]
        if (sensors || st.chip_cfg.lp_accel_mode)
 8002440:	79fb      	ldrb	r3, [r7, #7]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d103      	bne.n	800244e <mpu_configure_fifo+0x6a>
 8002446:	4b0f      	ldr	r3, [pc, #60]	@ (8002484 <mpu_configure_fifo+0xa0>)
 8002448:	7d1b      	ldrb	r3, [r3, #20]
 800244a:	2b00      	cmp	r3, #0
 800244c:	d003      	beq.n	8002456 <mpu_configure_fifo+0x72>
            set_int_enable(1);
 800244e:	2001      	movs	r0, #1
 8002450:	f7ff f946 	bl	80016e0 <set_int_enable>
 8002454:	e002      	b.n	800245c <mpu_configure_fifo+0x78>
        else
            set_int_enable(0);
 8002456:	2000      	movs	r0, #0
 8002458:	f7ff f942 	bl	80016e0 <set_int_enable>
        if (sensors) {
 800245c:	79fb      	ldrb	r3, [r7, #7]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d00a      	beq.n	8002478 <mpu_configure_fifo+0x94>
            if (mpu_reset_fifo()) {
 8002462:	f7ff fb69 	bl	8001b38 <mpu_reset_fifo>
 8002466:	4603      	mov	r3, r0
 8002468:	2b00      	cmp	r3, #0
 800246a:	d005      	beq.n	8002478 <mpu_configure_fifo+0x94>
                st.chip_cfg.fifo_enable = prev;
 800246c:	4a05      	ldr	r2, [pc, #20]	@ (8002484 <mpu_configure_fifo+0xa0>)
 800246e:	7afb      	ldrb	r3, [r7, #11]
 8002470:	7413      	strb	r3, [r2, #16]
                return -1;
 8002472:	f04f 33ff 	mov.w	r3, #4294967295
 8002476:	e000      	b.n	800247a <mpu_configure_fifo+0x96>
            }
        }
    }

    return result;
 8002478:	68fb      	ldr	r3, [r7, #12]
}
 800247a:	4618      	mov	r0, r3
 800247c:	3710      	adds	r7, #16
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}
 8002482:	bf00      	nop
 8002484:	2000000c 	.word	0x2000000c

08002488 <mpu_set_sensors>:
 *  \n INV_XYZ_COMPASS
 *  @param[in]  sensors    Mask of sensors to wake.
 *  @return     0 if successful.
 */
int mpu_set_sensors(unsigned char sensors)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b088      	sub	sp, #32
 800248c:	af04      	add	r7, sp, #16
 800248e:	4603      	mov	r3, r0
 8002490:	71fb      	strb	r3, [r7, #7]
    unsigned char data;
#ifdef AK89xx_SECONDARY
    unsigned char user_ctrl;
#endif

    if (sensors & INV_XYZ_GYRO)
 8002492:	79fb      	ldrb	r3, [r7, #7]
 8002494:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002498:	2b00      	cmp	r3, #0
 800249a:	d002      	beq.n	80024a2 <mpu_set_sensors+0x1a>
        data = INV_CLK_PLL;
 800249c:	2301      	movs	r3, #1
 800249e:	73fb      	strb	r3, [r7, #15]
 80024a0:	e007      	b.n	80024b2 <mpu_set_sensors+0x2a>
    else if (sensors)
 80024a2:	79fb      	ldrb	r3, [r7, #7]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d002      	beq.n	80024ae <mpu_set_sensors+0x26>
        data = 0;
 80024a8:	2300      	movs	r3, #0
 80024aa:	73fb      	strb	r3, [r7, #15]
 80024ac:	e001      	b.n	80024b2 <mpu_set_sensors+0x2a>
    else
        data = BIT_SLEEP;
 80024ae:	2340      	movs	r3, #64	@ 0x40
 80024b0:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &data)) {
 80024b2:	4b40      	ldr	r3, [pc, #256]	@ (80025b4 <mpu_set_sensors+0x12c>)
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	781b      	ldrb	r3, [r3, #0]
 80024b8:	4619      	mov	r1, r3
 80024ba:	4b3e      	ldr	r3, [pc, #248]	@ (80025b4 <mpu_set_sensors+0x12c>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	7d5b      	ldrb	r3, [r3, #21]
 80024c0:	461a      	mov	r2, r3
 80024c2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80024c6:	9302      	str	r3, [sp, #8]
 80024c8:	2301      	movs	r3, #1
 80024ca:	9301      	str	r3, [sp, #4]
 80024cc:	f107 030f 	add.w	r3, r7, #15
 80024d0:	9300      	str	r3, [sp, #0]
 80024d2:	2301      	movs	r3, #1
 80024d4:	4838      	ldr	r0, [pc, #224]	@ (80025b8 <mpu_set_sensors+0x130>)
 80024d6:	f003 fdb9 	bl	800604c <HAL_I2C_Mem_Write>
 80024da:	4603      	mov	r3, r0
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d005      	beq.n	80024ec <mpu_set_sensors+0x64>
        st.chip_cfg.sensors = 0;
 80024e0:	4b34      	ldr	r3, [pc, #208]	@ (80025b4 <mpu_set_sensors+0x12c>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	729a      	strb	r2, [r3, #10]
        return -1;
 80024e6:	f04f 33ff 	mov.w	r3, #4294967295
 80024ea:	e05f      	b.n	80025ac <mpu_set_sensors+0x124>
    }
    st.chip_cfg.clk_src = data & ~BIT_SLEEP;
 80024ec:	7bfb      	ldrb	r3, [r7, #15]
 80024ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80024f2:	b2da      	uxtb	r2, r3
 80024f4:	4b2f      	ldr	r3, [pc, #188]	@ (80025b4 <mpu_set_sensors+0x12c>)
 80024f6:	731a      	strb	r2, [r3, #12]

    data = 0;
 80024f8:	2300      	movs	r3, #0
 80024fa:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_X_GYRO))
 80024fc:	79fb      	ldrb	r3, [r7, #7]
 80024fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002502:	2b00      	cmp	r3, #0
 8002504:	d104      	bne.n	8002510 <mpu_set_sensors+0x88>
        data |= BIT_STBY_XG;
 8002506:	7bfb      	ldrb	r3, [r7, #15]
 8002508:	f043 0304 	orr.w	r3, r3, #4
 800250c:	b2db      	uxtb	r3, r3
 800250e:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Y_GYRO))
 8002510:	79fb      	ldrb	r3, [r7, #7]
 8002512:	f003 0320 	and.w	r3, r3, #32
 8002516:	2b00      	cmp	r3, #0
 8002518:	d104      	bne.n	8002524 <mpu_set_sensors+0x9c>
        data |= BIT_STBY_YG;
 800251a:	7bfb      	ldrb	r3, [r7, #15]
 800251c:	f043 0302 	orr.w	r3, r3, #2
 8002520:	b2db      	uxtb	r3, r3
 8002522:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Z_GYRO))
 8002524:	79fb      	ldrb	r3, [r7, #7]
 8002526:	f003 0310 	and.w	r3, r3, #16
 800252a:	2b00      	cmp	r3, #0
 800252c:	d104      	bne.n	8002538 <mpu_set_sensors+0xb0>
        data |= BIT_STBY_ZG;
 800252e:	7bfb      	ldrb	r3, [r7, #15]
 8002530:	f043 0301 	orr.w	r3, r3, #1
 8002534:	b2db      	uxtb	r3, r3
 8002536:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_XYZ_ACCEL))
 8002538:	79fb      	ldrb	r3, [r7, #7]
 800253a:	f003 0308 	and.w	r3, r3, #8
 800253e:	2b00      	cmp	r3, #0
 8002540:	d104      	bne.n	800254c <mpu_set_sensors+0xc4>
        data |= BIT_STBY_XYZA;
 8002542:	7bfb      	ldrb	r3, [r7, #15]
 8002544:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 8002548:	b2db      	uxtb	r3, r3
 800254a:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_2, 1, &data)) {
 800254c:	4b19      	ldr	r3, [pc, #100]	@ (80025b4 <mpu_set_sensors+0x12c>)
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	781b      	ldrb	r3, [r3, #0]
 8002552:	4619      	mov	r1, r3
 8002554:	4b17      	ldr	r3, [pc, #92]	@ (80025b4 <mpu_set_sensors+0x12c>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	7d9b      	ldrb	r3, [r3, #22]
 800255a:	461a      	mov	r2, r3
 800255c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002560:	9302      	str	r3, [sp, #8]
 8002562:	2301      	movs	r3, #1
 8002564:	9301      	str	r3, [sp, #4]
 8002566:	f107 030f 	add.w	r3, r7, #15
 800256a:	9300      	str	r3, [sp, #0]
 800256c:	2301      	movs	r3, #1
 800256e:	4812      	ldr	r0, [pc, #72]	@ (80025b8 <mpu_set_sensors+0x130>)
 8002570:	f003 fd6c 	bl	800604c <HAL_I2C_Mem_Write>
 8002574:	4603      	mov	r3, r0
 8002576:	2b00      	cmp	r3, #0
 8002578:	d005      	beq.n	8002586 <mpu_set_sensors+0xfe>
        st.chip_cfg.sensors = 0;
 800257a:	4b0e      	ldr	r3, [pc, #56]	@ (80025b4 <mpu_set_sensors+0x12c>)
 800257c:	2200      	movs	r2, #0
 800257e:	729a      	strb	r2, [r3, #10]
        return -1;
 8002580:	f04f 33ff 	mov.w	r3, #4294967295
 8002584:	e012      	b.n	80025ac <mpu_set_sensors+0x124>
    }

    if (sensors && (sensors != INV_XYZ_ACCEL))
 8002586:	79fb      	ldrb	r3, [r7, #7]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d005      	beq.n	8002598 <mpu_set_sensors+0x110>
 800258c:	79fb      	ldrb	r3, [r7, #7]
 800258e:	2b08      	cmp	r3, #8
 8002590:	d002      	beq.n	8002598 <mpu_set_sensors+0x110>
        /* Latched interrupts only used in LP accel mode. */
        mpu_set_int_latched(0);
 8002592:	2000      	movs	r0, #0
 8002594:	f000 f910 	bl	80027b8 <mpu_set_int_latched>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
        return -1;
#endif
#endif

    st.chip_cfg.sensors = sensors;
 8002598:	4a06      	ldr	r2, [pc, #24]	@ (80025b4 <mpu_set_sensors+0x12c>)
 800259a:	79fb      	ldrb	r3, [r7, #7]
 800259c:	7293      	strb	r3, [r2, #10]
    st.chip_cfg.lp_accel_mode = 0;
 800259e:	4b05      	ldr	r3, [pc, #20]	@ (80025b4 <mpu_set_sensors+0x12c>)
 80025a0:	2200      	movs	r2, #0
 80025a2:	751a      	strb	r2, [r3, #20]
    delay_ms(50);
 80025a4:	2032      	movs	r0, #50	@ 0x32
 80025a6:	f002 ffbd 	bl	8005524 <HAL_Delay>
    return 0;
 80025aa:	2300      	movs	r3, #0
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	3710      	adds	r7, #16
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	2000000c 	.word	0x2000000c
 80025b8:	20000060 	.word	0x20000060

080025bc <mpu_set_bypass>:
 *  @brief      Set device to bypass mode.
 *  @param[in]  bypass_on   1 to enable bypass mode.
 *  @return     0 if successful.
 */
int mpu_set_bypass(unsigned char bypass_on)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b088      	sub	sp, #32
 80025c0:	af04      	add	r7, sp, #16
 80025c2:	4603      	mov	r3, r0
 80025c4:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.bypass_mode == bypass_on)
 80025c6:	4b7a      	ldr	r3, [pc, #488]	@ (80027b0 <mpu_set_bypass+0x1f4>)
 80025c8:	7c9b      	ldrb	r3, [r3, #18]
 80025ca:	79fa      	ldrb	r2, [r7, #7]
 80025cc:	429a      	cmp	r2, r3
 80025ce:	d101      	bne.n	80025d4 <mpu_set_bypass+0x18>
        return 0;
 80025d0:	2300      	movs	r3, #0
 80025d2:	e0e8      	b.n	80027a6 <mpu_set_bypass+0x1ea>

    if (bypass_on) {
 80025d4:	79fb      	ldrb	r3, [r7, #7]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d06b      	beq.n	80026b2 <mpu_set_bypass+0xf6>
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 80025da:	4b75      	ldr	r3, [pc, #468]	@ (80027b0 <mpu_set_bypass+0x1f4>)
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	781b      	ldrb	r3, [r3, #0]
 80025e0:	4619      	mov	r1, r3
 80025e2:	4b73      	ldr	r3, [pc, #460]	@ (80027b0 <mpu_set_bypass+0x1f4>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	791b      	ldrb	r3, [r3, #4]
 80025e8:	461a      	mov	r2, r3
 80025ea:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80025ee:	9302      	str	r3, [sp, #8]
 80025f0:	2301      	movs	r3, #1
 80025f2:	9301      	str	r3, [sp, #4]
 80025f4:	f107 030f 	add.w	r3, r7, #15
 80025f8:	9300      	str	r3, [sp, #0]
 80025fa:	2301      	movs	r3, #1
 80025fc:	486d      	ldr	r0, [pc, #436]	@ (80027b4 <mpu_set_bypass+0x1f8>)
 80025fe:	f003 fe1f 	bl	8006240 <HAL_I2C_Mem_Read>
 8002602:	4603      	mov	r3, r0
 8002604:	2b00      	cmp	r3, #0
 8002606:	d002      	beq.n	800260e <mpu_set_bypass+0x52>
            return -1;
 8002608:	f04f 33ff 	mov.w	r3, #4294967295
 800260c:	e0cb      	b.n	80027a6 <mpu_set_bypass+0x1ea>
        tmp &= ~BIT_AUX_IF_EN;
 800260e:	7bfb      	ldrb	r3, [r7, #15]
 8002610:	f023 0320 	bic.w	r3, r3, #32
 8002614:	b2db      	uxtb	r3, r3
 8002616:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8002618:	4b65      	ldr	r3, [pc, #404]	@ (80027b0 <mpu_set_bypass+0x1f4>)
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	781b      	ldrb	r3, [r3, #0]
 800261e:	4619      	mov	r1, r3
 8002620:	4b63      	ldr	r3, [pc, #396]	@ (80027b0 <mpu_set_bypass+0x1f4>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	791b      	ldrb	r3, [r3, #4]
 8002626:	461a      	mov	r2, r3
 8002628:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800262c:	9302      	str	r3, [sp, #8]
 800262e:	2301      	movs	r3, #1
 8002630:	9301      	str	r3, [sp, #4]
 8002632:	f107 030f 	add.w	r3, r7, #15
 8002636:	9300      	str	r3, [sp, #0]
 8002638:	2301      	movs	r3, #1
 800263a:	485e      	ldr	r0, [pc, #376]	@ (80027b4 <mpu_set_bypass+0x1f8>)
 800263c:	f003 fd06 	bl	800604c <HAL_I2C_Mem_Write>
 8002640:	4603      	mov	r3, r0
 8002642:	2b00      	cmp	r3, #0
 8002644:	d002      	beq.n	800264c <mpu_set_bypass+0x90>
            return -1;
 8002646:	f04f 33ff 	mov.w	r3, #4294967295
 800264a:	e0ac      	b.n	80027a6 <mpu_set_bypass+0x1ea>
        delay_ms(3);
 800264c:	2003      	movs	r0, #3
 800264e:	f002 ff69 	bl	8005524 <HAL_Delay>
        tmp = BIT_BYPASS_EN;
 8002652:	2302      	movs	r3, #2
 8002654:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.active_low_int)
 8002656:	4b56      	ldr	r3, [pc, #344]	@ (80027b0 <mpu_set_bypass+0x1f4>)
 8002658:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800265c:	2b00      	cmp	r3, #0
 800265e:	d004      	beq.n	800266a <mpu_set_bypass+0xae>
            tmp |= BIT_ACTL;
 8002660:	7bfb      	ldrb	r3, [r7, #15]
 8002662:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002666:	b2db      	uxtb	r3, r3
 8002668:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 800266a:	4b51      	ldr	r3, [pc, #324]	@ (80027b0 <mpu_set_bypass+0x1f4>)
 800266c:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8002670:	2b00      	cmp	r3, #0
 8002672:	d004      	beq.n	800267e <mpu_set_bypass+0xc2>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 8002674:	7bfb      	ldrb	r3, [r7, #15]
 8002676:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 800267a:	b2db      	uxtb	r3, r3
 800267c:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 800267e:	4b4c      	ldr	r3, [pc, #304]	@ (80027b0 <mpu_set_bypass+0x1f4>)
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	781b      	ldrb	r3, [r3, #0]
 8002684:	4619      	mov	r1, r3
 8002686:	4b4a      	ldr	r3, [pc, #296]	@ (80027b0 <mpu_set_bypass+0x1f4>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	7ddb      	ldrb	r3, [r3, #23]
 800268c:	461a      	mov	r2, r3
 800268e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002692:	9302      	str	r3, [sp, #8]
 8002694:	2301      	movs	r3, #1
 8002696:	9301      	str	r3, [sp, #4]
 8002698:	f107 030f 	add.w	r3, r7, #15
 800269c:	9300      	str	r3, [sp, #0]
 800269e:	2301      	movs	r3, #1
 80026a0:	4844      	ldr	r0, [pc, #272]	@ (80027b4 <mpu_set_bypass+0x1f8>)
 80026a2:	f003 fcd3 	bl	800604c <HAL_I2C_Mem_Write>
 80026a6:	4603      	mov	r3, r0
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d078      	beq.n	800279e <mpu_set_bypass+0x1e2>
            return -1;
 80026ac:	f04f 33ff 	mov.w	r3, #4294967295
 80026b0:	e079      	b.n	80027a6 <mpu_set_bypass+0x1ea>
    } else {
        /* Enable I2C master mode if compass is being used. */
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 80026b2:	4b3f      	ldr	r3, [pc, #252]	@ (80027b0 <mpu_set_bypass+0x1f4>)
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	781b      	ldrb	r3, [r3, #0]
 80026b8:	4619      	mov	r1, r3
 80026ba:	4b3d      	ldr	r3, [pc, #244]	@ (80027b0 <mpu_set_bypass+0x1f4>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	791b      	ldrb	r3, [r3, #4]
 80026c0:	461a      	mov	r2, r3
 80026c2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80026c6:	9302      	str	r3, [sp, #8]
 80026c8:	2301      	movs	r3, #1
 80026ca:	9301      	str	r3, [sp, #4]
 80026cc:	f107 030f 	add.w	r3, r7, #15
 80026d0:	9300      	str	r3, [sp, #0]
 80026d2:	2301      	movs	r3, #1
 80026d4:	4837      	ldr	r0, [pc, #220]	@ (80027b4 <mpu_set_bypass+0x1f8>)
 80026d6:	f003 fdb3 	bl	8006240 <HAL_I2C_Mem_Read>
 80026da:	4603      	mov	r3, r0
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d002      	beq.n	80026e6 <mpu_set_bypass+0x12a>
            return -1;
 80026e0:	f04f 33ff 	mov.w	r3, #4294967295
 80026e4:	e05f      	b.n	80027a6 <mpu_set_bypass+0x1ea>
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 80026e6:	4b32      	ldr	r3, [pc, #200]	@ (80027b0 <mpu_set_bypass+0x1f4>)
 80026e8:	7a9b      	ldrb	r3, [r3, #10]
 80026ea:	f003 0301 	and.w	r3, r3, #1
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d005      	beq.n	80026fe <mpu_set_bypass+0x142>
            tmp |= BIT_AUX_IF_EN;
 80026f2:	7bfb      	ldrb	r3, [r7, #15]
 80026f4:	f043 0320 	orr.w	r3, r3, #32
 80026f8:	b2db      	uxtb	r3, r3
 80026fa:	73fb      	strb	r3, [r7, #15]
 80026fc:	e004      	b.n	8002708 <mpu_set_bypass+0x14c>
        else
            tmp &= ~BIT_AUX_IF_EN;
 80026fe:	7bfb      	ldrb	r3, [r7, #15]
 8002700:	f023 0320 	bic.w	r3, r3, #32
 8002704:	b2db      	uxtb	r3, r3
 8002706:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8002708:	4b29      	ldr	r3, [pc, #164]	@ (80027b0 <mpu_set_bypass+0x1f4>)
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	781b      	ldrb	r3, [r3, #0]
 800270e:	4619      	mov	r1, r3
 8002710:	4b27      	ldr	r3, [pc, #156]	@ (80027b0 <mpu_set_bypass+0x1f4>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	791b      	ldrb	r3, [r3, #4]
 8002716:	461a      	mov	r2, r3
 8002718:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800271c:	9302      	str	r3, [sp, #8]
 800271e:	2301      	movs	r3, #1
 8002720:	9301      	str	r3, [sp, #4]
 8002722:	f107 030f 	add.w	r3, r7, #15
 8002726:	9300      	str	r3, [sp, #0]
 8002728:	2301      	movs	r3, #1
 800272a:	4822      	ldr	r0, [pc, #136]	@ (80027b4 <mpu_set_bypass+0x1f8>)
 800272c:	f003 fc8e 	bl	800604c <HAL_I2C_Mem_Write>
 8002730:	4603      	mov	r3, r0
 8002732:	2b00      	cmp	r3, #0
 8002734:	d002      	beq.n	800273c <mpu_set_bypass+0x180>
            return -1;
 8002736:	f04f 33ff 	mov.w	r3, #4294967295
 800273a:	e034      	b.n	80027a6 <mpu_set_bypass+0x1ea>
        delay_ms(3);
 800273c:	2003      	movs	r0, #3
 800273e:	f002 fef1 	bl	8005524 <HAL_Delay>
        if (st.chip_cfg.active_low_int)
 8002742:	4b1b      	ldr	r3, [pc, #108]	@ (80027b0 <mpu_set_bypass+0x1f4>)
 8002744:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8002748:	2b00      	cmp	r3, #0
 800274a:	d002      	beq.n	8002752 <mpu_set_bypass+0x196>
            tmp = BIT_ACTL;
 800274c:	2380      	movs	r3, #128	@ 0x80
 800274e:	73fb      	strb	r3, [r7, #15]
 8002750:	e001      	b.n	8002756 <mpu_set_bypass+0x19a>
        else
            tmp = 0;
 8002752:	2300      	movs	r3, #0
 8002754:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 8002756:	4b16      	ldr	r3, [pc, #88]	@ (80027b0 <mpu_set_bypass+0x1f4>)
 8002758:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 800275c:	2b00      	cmp	r3, #0
 800275e:	d004      	beq.n	800276a <mpu_set_bypass+0x1ae>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 8002760:	7bfb      	ldrb	r3, [r7, #15]
 8002762:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8002766:	b2db      	uxtb	r3, r3
 8002768:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 800276a:	4b11      	ldr	r3, [pc, #68]	@ (80027b0 <mpu_set_bypass+0x1f4>)
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	781b      	ldrb	r3, [r3, #0]
 8002770:	4619      	mov	r1, r3
 8002772:	4b0f      	ldr	r3, [pc, #60]	@ (80027b0 <mpu_set_bypass+0x1f4>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	7ddb      	ldrb	r3, [r3, #23]
 8002778:	461a      	mov	r2, r3
 800277a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800277e:	9302      	str	r3, [sp, #8]
 8002780:	2301      	movs	r3, #1
 8002782:	9301      	str	r3, [sp, #4]
 8002784:	f107 030f 	add.w	r3, r7, #15
 8002788:	9300      	str	r3, [sp, #0]
 800278a:	2301      	movs	r3, #1
 800278c:	4809      	ldr	r0, [pc, #36]	@ (80027b4 <mpu_set_bypass+0x1f8>)
 800278e:	f003 fc5d 	bl	800604c <HAL_I2C_Mem_Write>
 8002792:	4603      	mov	r3, r0
 8002794:	2b00      	cmp	r3, #0
 8002796:	d002      	beq.n	800279e <mpu_set_bypass+0x1e2>
            return -1;
 8002798:	f04f 33ff 	mov.w	r3, #4294967295
 800279c:	e003      	b.n	80027a6 <mpu_set_bypass+0x1ea>
    }
    st.chip_cfg.bypass_mode = bypass_on;
 800279e:	4a04      	ldr	r2, [pc, #16]	@ (80027b0 <mpu_set_bypass+0x1f4>)
 80027a0:	79fb      	ldrb	r3, [r7, #7]
 80027a2:	7493      	strb	r3, [r2, #18]
    return 0;
 80027a4:	2300      	movs	r3, #0
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3710      	adds	r7, #16
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}
 80027ae:	bf00      	nop
 80027b0:	2000000c 	.word	0x2000000c
 80027b4:	20000060 	.word	0x20000060

080027b8 <mpu_set_int_latched>:
 *  Any MPU register will clear the interrupt.
 *  @param[in]  enable  1 to enable, 0 to disable.
 *  @return     0 if successful.
 */
int mpu_set_int_latched(unsigned char enable)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b088      	sub	sp, #32
 80027bc:	af04      	add	r7, sp, #16
 80027be:	4603      	mov	r3, r0
 80027c0:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.latched_int == enable)
 80027c2:	4b23      	ldr	r3, [pc, #140]	@ (8002850 <mpu_set_int_latched+0x98>)
 80027c4:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80027c8:	79fa      	ldrb	r2, [r7, #7]
 80027ca:	429a      	cmp	r2, r3
 80027cc:	d101      	bne.n	80027d2 <mpu_set_int_latched+0x1a>
        return 0;
 80027ce:	2300      	movs	r3, #0
 80027d0:	e039      	b.n	8002846 <mpu_set_int_latched+0x8e>

    if (enable)
 80027d2:	79fb      	ldrb	r3, [r7, #7]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d002      	beq.n	80027de <mpu_set_int_latched+0x26>
        tmp = BIT_LATCH_EN | BIT_ANY_RD_CLR;
 80027d8:	2330      	movs	r3, #48	@ 0x30
 80027da:	73fb      	strb	r3, [r7, #15]
 80027dc:	e001      	b.n	80027e2 <mpu_set_int_latched+0x2a>
    else
        tmp = 0;
 80027de:	2300      	movs	r3, #0
 80027e0:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.bypass_mode)
 80027e2:	4b1b      	ldr	r3, [pc, #108]	@ (8002850 <mpu_set_int_latched+0x98>)
 80027e4:	7c9b      	ldrb	r3, [r3, #18]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d004      	beq.n	80027f4 <mpu_set_int_latched+0x3c>
        tmp |= BIT_BYPASS_EN;
 80027ea:	7bfb      	ldrb	r3, [r7, #15]
 80027ec:	f043 0302 	orr.w	r3, r3, #2
 80027f0:	b2db      	uxtb	r3, r3
 80027f2:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.active_low_int)
 80027f4:	4b16      	ldr	r3, [pc, #88]	@ (8002850 <mpu_set_int_latched+0x98>)
 80027f6:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d004      	beq.n	8002808 <mpu_set_int_latched+0x50>
        tmp |= BIT_ACTL;
 80027fe:	7bfb      	ldrb	r3, [r7, #15]
 8002800:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002804:	b2db      	uxtb	r3, r3
 8002806:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 8002808:	4b11      	ldr	r3, [pc, #68]	@ (8002850 <mpu_set_int_latched+0x98>)
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	781b      	ldrb	r3, [r3, #0]
 800280e:	4619      	mov	r1, r3
 8002810:	4b0f      	ldr	r3, [pc, #60]	@ (8002850 <mpu_set_int_latched+0x98>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	7ddb      	ldrb	r3, [r3, #23]
 8002816:	461a      	mov	r2, r3
 8002818:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800281c:	9302      	str	r3, [sp, #8]
 800281e:	2301      	movs	r3, #1
 8002820:	9301      	str	r3, [sp, #4]
 8002822:	f107 030f 	add.w	r3, r7, #15
 8002826:	9300      	str	r3, [sp, #0]
 8002828:	2301      	movs	r3, #1
 800282a:	480a      	ldr	r0, [pc, #40]	@ (8002854 <mpu_set_int_latched+0x9c>)
 800282c:	f003 fc0e 	bl	800604c <HAL_I2C_Mem_Write>
 8002830:	4603      	mov	r3, r0
 8002832:	2b00      	cmp	r3, #0
 8002834:	d002      	beq.n	800283c <mpu_set_int_latched+0x84>
        return -1;
 8002836:	f04f 33ff 	mov.w	r3, #4294967295
 800283a:	e004      	b.n	8002846 <mpu_set_int_latched+0x8e>
    st.chip_cfg.latched_int = enable;
 800283c:	4a04      	ldr	r2, [pc, #16]	@ (8002850 <mpu_set_int_latched+0x98>)
 800283e:	79fb      	ldrb	r3, [r7, #7]
 8002840:	f882 3023 	strb.w	r3, [r2, #35]	@ 0x23
    return 0;
 8002844:	2300      	movs	r3, #0
}
 8002846:	4618      	mov	r0, r3
 8002848:	3710      	adds	r7, #16
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}
 800284e:	bf00      	nop
 8002850:	2000000c 	.word	0x2000000c
 8002854:	20000060 	.word	0x20000060

08002858 <get_accel_prod_shift>:

#ifdef MPU6050
static int get_accel_prod_shift(float *st_shift)
{
 8002858:	b590      	push	{r4, r7, lr}
 800285a:	b08b      	sub	sp, #44	@ 0x2c
 800285c:	af04      	add	r7, sp, #16
 800285e:	6078      	str	r0, [r7, #4]
    unsigned char tmp[4], shift_code[3], ii;

    if (i2c_read(st.hw->addr, 0x0D, 4, tmp))
 8002860:	4b44      	ldr	r3, [pc, #272]	@ (8002974 <get_accel_prod_shift+0x11c>)
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	781b      	ldrb	r3, [r3, #0]
 8002866:	4619      	mov	r1, r3
 8002868:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800286c:	9302      	str	r3, [sp, #8]
 800286e:	2304      	movs	r3, #4
 8002870:	9301      	str	r3, [sp, #4]
 8002872:	f107 0310 	add.w	r3, r7, #16
 8002876:	9300      	str	r3, [sp, #0]
 8002878:	2301      	movs	r3, #1
 800287a:	220d      	movs	r2, #13
 800287c:	483e      	ldr	r0, [pc, #248]	@ (8002978 <get_accel_prod_shift+0x120>)
 800287e:	f003 fcdf 	bl	8006240 <HAL_I2C_Mem_Read>
 8002882:	4603      	mov	r3, r0
 8002884:	2b00      	cmp	r3, #0
 8002886:	d001      	beq.n	800288c <get_accel_prod_shift+0x34>
        return 0x07;
 8002888:	2307      	movs	r3, #7
 800288a:	e06f      	b.n	800296c <get_accel_prod_shift+0x114>

    shift_code[0] = ((tmp[0] & 0xE0) >> 3) | ((tmp[3] & 0x30) >> 4);
 800288c:	7c3b      	ldrb	r3, [r7, #16]
 800288e:	10db      	asrs	r3, r3, #3
 8002890:	b25b      	sxtb	r3, r3
 8002892:	f003 031c 	and.w	r3, r3, #28
 8002896:	b25a      	sxtb	r2, r3
 8002898:	7cfb      	ldrb	r3, [r7, #19]
 800289a:	111b      	asrs	r3, r3, #4
 800289c:	b25b      	sxtb	r3, r3
 800289e:	f003 0303 	and.w	r3, r3, #3
 80028a2:	b25b      	sxtb	r3, r3
 80028a4:	4313      	orrs	r3, r2
 80028a6:	b25b      	sxtb	r3, r3
 80028a8:	b2db      	uxtb	r3, r3
 80028aa:	733b      	strb	r3, [r7, #12]
    shift_code[1] = ((tmp[1] & 0xE0) >> 3) | ((tmp[3] & 0x0C) >> 2);
 80028ac:	7c7b      	ldrb	r3, [r7, #17]
 80028ae:	10db      	asrs	r3, r3, #3
 80028b0:	b25b      	sxtb	r3, r3
 80028b2:	f003 031c 	and.w	r3, r3, #28
 80028b6:	b25a      	sxtb	r2, r3
 80028b8:	7cfb      	ldrb	r3, [r7, #19]
 80028ba:	109b      	asrs	r3, r3, #2
 80028bc:	b25b      	sxtb	r3, r3
 80028be:	f003 0303 	and.w	r3, r3, #3
 80028c2:	b25b      	sxtb	r3, r3
 80028c4:	4313      	orrs	r3, r2
 80028c6:	b25b      	sxtb	r3, r3
 80028c8:	b2db      	uxtb	r3, r3
 80028ca:	737b      	strb	r3, [r7, #13]
    shift_code[2] = ((tmp[2] & 0xE0) >> 3) | (tmp[3] & 0x03);
 80028cc:	7cbb      	ldrb	r3, [r7, #18]
 80028ce:	10db      	asrs	r3, r3, #3
 80028d0:	b25b      	sxtb	r3, r3
 80028d2:	f003 031c 	and.w	r3, r3, #28
 80028d6:	b25a      	sxtb	r2, r3
 80028d8:	7cfb      	ldrb	r3, [r7, #19]
 80028da:	b25b      	sxtb	r3, r3
 80028dc:	f003 0303 	and.w	r3, r3, #3
 80028e0:	b25b      	sxtb	r3, r3
 80028e2:	4313      	orrs	r3, r2
 80028e4:	b25b      	sxtb	r3, r3
 80028e6:	b2db      	uxtb	r3, r3
 80028e8:	73bb      	strb	r3, [r7, #14]
    for (ii = 0; ii < 3; ii++) {
 80028ea:	2300      	movs	r3, #0
 80028ec:	75fb      	strb	r3, [r7, #23]
 80028ee:	e039      	b.n	8002964 <get_accel_prod_shift+0x10c>
        if (!shift_code[ii]) {
 80028f0:	7dfb      	ldrb	r3, [r7, #23]
 80028f2:	3318      	adds	r3, #24
 80028f4:	443b      	add	r3, r7
 80028f6:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d107      	bne.n	800290e <get_accel_prod_shift+0xb6>
            st_shift[ii] = 0.f;
 80028fe:	7dfb      	ldrb	r3, [r7, #23]
 8002900:	009b      	lsls	r3, r3, #2
 8002902:	687a      	ldr	r2, [r7, #4]
 8002904:	4413      	add	r3, r2
 8002906:	f04f 0200 	mov.w	r2, #0
 800290a:	601a      	str	r2, [r3, #0]
            continue;
 800290c:	e027      	b.n	800295e <get_accel_prod_shift+0x106>
        }
        /* Equivalent to..
         * st_shift[ii] = 0.34f * powf(0.92f/0.34f, (shift_code[ii]-1) / 30.f)
         */
        st_shift[ii] = 0.34f;
 800290e:	7dfb      	ldrb	r3, [r7, #23]
 8002910:	009b      	lsls	r3, r3, #2
 8002912:	687a      	ldr	r2, [r7, #4]
 8002914:	4413      	add	r3, r2
 8002916:	4a19      	ldr	r2, [pc, #100]	@ (800297c <get_accel_prod_shift+0x124>)
 8002918:	601a      	str	r2, [r3, #0]
        while (--shift_code[ii])
 800291a:	e00d      	b.n	8002938 <get_accel_prod_shift+0xe0>
            st_shift[ii] *= 1.034f;
 800291c:	7dfb      	ldrb	r3, [r7, #23]
 800291e:	009b      	lsls	r3, r3, #2
 8002920:	687a      	ldr	r2, [r7, #4]
 8002922:	4413      	add	r3, r2
 8002924:	6818      	ldr	r0, [r3, #0]
 8002926:	7dfb      	ldrb	r3, [r7, #23]
 8002928:	009b      	lsls	r3, r3, #2
 800292a:	687a      	ldr	r2, [r7, #4]
 800292c:	18d4      	adds	r4, r2, r3
 800292e:	4914      	ldr	r1, [pc, #80]	@ (8002980 <get_accel_prod_shift+0x128>)
 8002930:	f7fd fd86 	bl	8000440 <__aeabi_fmul>
 8002934:	4603      	mov	r3, r0
 8002936:	6023      	str	r3, [r4, #0]
        while (--shift_code[ii])
 8002938:	7dfb      	ldrb	r3, [r7, #23]
 800293a:	f103 0218 	add.w	r2, r3, #24
 800293e:	443a      	add	r2, r7
 8002940:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8002944:	3a01      	subs	r2, #1
 8002946:	b2d1      	uxtb	r1, r2
 8002948:	f103 0218 	add.w	r2, r3, #24
 800294c:	443a      	add	r2, r7
 800294e:	f802 1c0c 	strb.w	r1, [r2, #-12]
 8002952:	3318      	adds	r3, #24
 8002954:	443b      	add	r3, r7
 8002956:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d1de      	bne.n	800291c <get_accel_prod_shift+0xc4>
    for (ii = 0; ii < 3; ii++) {
 800295e:	7dfb      	ldrb	r3, [r7, #23]
 8002960:	3301      	adds	r3, #1
 8002962:	75fb      	strb	r3, [r7, #23]
 8002964:	7dfb      	ldrb	r3, [r7, #23]
 8002966:	2b02      	cmp	r3, #2
 8002968:	d9c2      	bls.n	80028f0 <get_accel_prod_shift+0x98>
    }
    return 0;
 800296a:	2300      	movs	r3, #0
}
 800296c:	4618      	mov	r0, r3
 800296e:	371c      	adds	r7, #28
 8002970:	46bd      	mov	sp, r7
 8002972:	bd90      	pop	{r4, r7, pc}
 8002974:	2000000c 	.word	0x2000000c
 8002978:	20000060 	.word	0x20000060
 800297c:	3eae147b 	.word	0x3eae147b
 8002980:	3f845a1d 	.word	0x3f845a1d

08002984 <accel_self_test>:

static int accel_self_test(long *bias_regular, long *bias_st)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b08a      	sub	sp, #40	@ 0x28
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
 800298c:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 800298e:	2300      	movs	r3, #0
 8002990:	623b      	str	r3, [r7, #32]
    float st_shift[3], st_shift_cust, st_shift_var;

    get_accel_prod_shift(st_shift);
 8002992:	f107 030c 	add.w	r3, r7, #12
 8002996:	4618      	mov	r0, r3
 8002998:	f7ff ff5e 	bl	8002858 <get_accel_prod_shift>
    for(jj = 0; jj < 3; jj++) {
 800299c:	2300      	movs	r3, #0
 800299e:	627b      	str	r3, [r7, #36]	@ 0x24
 80029a0:	e065      	b.n	8002a6e <accel_self_test+0xea>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 80029a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029a4:	009b      	lsls	r3, r3, #2
 80029a6:	687a      	ldr	r2, [r7, #4]
 80029a8:	4413      	add	r3, r2
 80029aa:	681a      	ldr	r2, [r3, #0]
 80029ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ae:	009b      	lsls	r3, r3, #2
 80029b0:	6839      	ldr	r1, [r7, #0]
 80029b2:	440b      	add	r3, r1
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	1ad3      	subs	r3, r2, r3
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	bfb8      	it	lt
 80029bc:	425b      	neglt	r3, r3
 80029be:	4618      	mov	r0, r3
 80029c0:	f7fd fcea 	bl	8000398 <__aeabi_i2f>
 80029c4:	4603      	mov	r3, r0
 80029c6:	f04f 418f 	mov.w	r1, #1199570944	@ 0x47800000
 80029ca:	4618      	mov	r0, r3
 80029cc:	f7fd fdec 	bl	80005a8 <__aeabi_fdiv>
 80029d0:	4603      	mov	r3, r0
 80029d2:	61fb      	str	r3, [r7, #28]
        if (st_shift[jj]) {
 80029d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	3328      	adds	r3, #40	@ 0x28
 80029da:	443b      	add	r3, r7
 80029dc:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 80029e0:	f04f 0100 	mov.w	r1, #0
 80029e4:	4618      	mov	r0, r3
 80029e6:	f7fd febf 	bl	8000768 <__aeabi_fcmpeq>
 80029ea:	4603      	mov	r3, r0
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d124      	bne.n	8002a3a <accel_self_test+0xb6>
            st_shift_var = st_shift_cust / st_shift[jj] - 1.f;
 80029f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029f2:	009b      	lsls	r3, r3, #2
 80029f4:	3328      	adds	r3, #40	@ 0x28
 80029f6:	443b      	add	r3, r7
 80029f8:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 80029fc:	4619      	mov	r1, r3
 80029fe:	69f8      	ldr	r0, [r7, #28]
 8002a00:	f7fd fdd2 	bl	80005a8 <__aeabi_fdiv>
 8002a04:	4603      	mov	r3, r0
 8002a06:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	f7fd fc0e 	bl	800022c <__aeabi_fsub>
 8002a10:	4603      	mov	r3, r0
 8002a12:	61bb      	str	r3, [r7, #24]
            if (fabs(st_shift_var) > test.max_accel_var)
 8002a14:	69bb      	ldr	r3, [r7, #24]
 8002a16:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002a1a:	4a19      	ldr	r2, [pc, #100]	@ (8002a80 <accel_self_test+0xfc>)
 8002a1c:	4611      	mov	r1, r2
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f7fd feca 	bl	80007b8 <__aeabi_fcmpgt>
 8002a24:	4603      	mov	r3, r0
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d01e      	beq.n	8002a68 <accel_self_test+0xe4>
                result |= 1 << jj;
 8002a2a:	2201      	movs	r2, #1
 8002a2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a32:	6a3a      	ldr	r2, [r7, #32]
 8002a34:	4313      	orrs	r3, r2
 8002a36:	623b      	str	r3, [r7, #32]
 8002a38:	e016      	b.n	8002a68 <accel_self_test+0xe4>
        } else if ((st_shift_cust < test.min_g) ||
 8002a3a:	4b12      	ldr	r3, [pc, #72]	@ (8002a84 <accel_self_test+0x100>)
 8002a3c:	4619      	mov	r1, r3
 8002a3e:	69f8      	ldr	r0, [r7, #28]
 8002a40:	f7fd fe9c 	bl	800077c <__aeabi_fcmplt>
 8002a44:	4603      	mov	r3, r0
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d107      	bne.n	8002a5a <accel_self_test+0xd6>
            (st_shift_cust > test.max_g))
 8002a4a:	4b0f      	ldr	r3, [pc, #60]	@ (8002a88 <accel_self_test+0x104>)
        } else if ((st_shift_cust < test.min_g) ||
 8002a4c:	4619      	mov	r1, r3
 8002a4e:	69f8      	ldr	r0, [r7, #28]
 8002a50:	f7fd feb2 	bl	80007b8 <__aeabi_fcmpgt>
 8002a54:	4603      	mov	r3, r0
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d006      	beq.n	8002a68 <accel_self_test+0xe4>
            result |= 1 << jj;
 8002a5a:	2201      	movs	r2, #1
 8002a5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a62:	6a3a      	ldr	r2, [r7, #32]
 8002a64:	4313      	orrs	r3, r2
 8002a66:	623b      	str	r3, [r7, #32]
    for(jj = 0; jj < 3; jj++) {
 8002a68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a6a:	3301      	adds	r3, #1
 8002a6c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a70:	2b02      	cmp	r3, #2
 8002a72:	dd96      	ble.n	80029a2 <accel_self_test+0x1e>
    }

    return result;
 8002a74:	6a3b      	ldr	r3, [r7, #32]
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	3728      	adds	r7, #40	@ 0x28
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}
 8002a7e:	bf00      	nop
 8002a80:	3e0f5c29 	.word	0x3e0f5c29
 8002a84:	3e99999a 	.word	0x3e99999a
 8002a88:	3f733333 	.word	0x3f733333

08002a8c <gyro_self_test>:

static int gyro_self_test(long *bias_regular, long *bias_st)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b08c      	sub	sp, #48	@ 0x30
 8002a90:	af04      	add	r7, sp, #16
 8002a92:	6078      	str	r0, [r7, #4]
 8002a94:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 8002a96:	2300      	movs	r3, #0
 8002a98:	61bb      	str	r3, [r7, #24]
    unsigned char tmp[3];
    float st_shift, st_shift_cust, st_shift_var;

    if (i2c_read(st.hw->addr, 0x0D, 3, tmp))
 8002a9a:	4b58      	ldr	r3, [pc, #352]	@ (8002bfc <gyro_self_test+0x170>)
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	781b      	ldrb	r3, [r3, #0]
 8002aa0:	4619      	mov	r1, r3
 8002aa2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002aa6:	9302      	str	r3, [sp, #8]
 8002aa8:	2303      	movs	r3, #3
 8002aaa:	9301      	str	r3, [sp, #4]
 8002aac:	f107 0308 	add.w	r3, r7, #8
 8002ab0:	9300      	str	r3, [sp, #0]
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	220d      	movs	r2, #13
 8002ab6:	4852      	ldr	r0, [pc, #328]	@ (8002c00 <gyro_self_test+0x174>)
 8002ab8:	f003 fbc2 	bl	8006240 <HAL_I2C_Mem_Read>
 8002abc:	4603      	mov	r3, r0
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d001      	beq.n	8002ac6 <gyro_self_test+0x3a>
        return 0x07;
 8002ac2:	2307      	movs	r3, #7
 8002ac4:	e095      	b.n	8002bf2 <gyro_self_test+0x166>

    tmp[0] &= 0x1F;
 8002ac6:	7a3b      	ldrb	r3, [r7, #8]
 8002ac8:	f003 031f 	and.w	r3, r3, #31
 8002acc:	b2db      	uxtb	r3, r3
 8002ace:	723b      	strb	r3, [r7, #8]
    tmp[1] &= 0x1F;
 8002ad0:	7a7b      	ldrb	r3, [r7, #9]
 8002ad2:	f003 031f 	and.w	r3, r3, #31
 8002ad6:	b2db      	uxtb	r3, r3
 8002ad8:	727b      	strb	r3, [r7, #9]
    tmp[2] &= 0x1F;
 8002ada:	7abb      	ldrb	r3, [r7, #10]
 8002adc:	f003 031f 	and.w	r3, r3, #31
 8002ae0:	b2db      	uxtb	r3, r3
 8002ae2:	72bb      	strb	r3, [r7, #10]

    for (jj = 0; jj < 3; jj++) {
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	61fb      	str	r3, [r7, #28]
 8002ae8:	e07e      	b.n	8002be8 <gyro_self_test+0x15c>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 8002aea:	69fb      	ldr	r3, [r7, #28]
 8002aec:	009b      	lsls	r3, r3, #2
 8002aee:	687a      	ldr	r2, [r7, #4]
 8002af0:	4413      	add	r3, r2
 8002af2:	681a      	ldr	r2, [r3, #0]
 8002af4:	69fb      	ldr	r3, [r7, #28]
 8002af6:	009b      	lsls	r3, r3, #2
 8002af8:	6839      	ldr	r1, [r7, #0]
 8002afa:	440b      	add	r3, r1
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	1ad3      	subs	r3, r2, r3
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	bfb8      	it	lt
 8002b04:	425b      	neglt	r3, r3
 8002b06:	4618      	mov	r0, r3
 8002b08:	f7fd fc46 	bl	8000398 <__aeabi_i2f>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	f04f 418f 	mov.w	r1, #1199570944	@ 0x47800000
 8002b12:	4618      	mov	r0, r3
 8002b14:	f7fd fd48 	bl	80005a8 <__aeabi_fdiv>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	613b      	str	r3, [r7, #16]
        if (tmp[jj]) {
 8002b1c:	f107 0208 	add.w	r2, r7, #8
 8002b20:	69fb      	ldr	r3, [r7, #28]
 8002b22:	4413      	add	r3, r2
 8002b24:	781b      	ldrb	r3, [r3, #0]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d044      	beq.n	8002bb4 <gyro_self_test+0x128>
            st_shift = 3275.f / test.gyro_sens;
 8002b2a:	2383      	movs	r3, #131	@ 0x83
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	f7fd fc2f 	bl	8000390 <__aeabi_ui2f>
 8002b32:	4603      	mov	r3, r0
 8002b34:	4619      	mov	r1, r3
 8002b36:	4833      	ldr	r0, [pc, #204]	@ (8002c04 <gyro_self_test+0x178>)
 8002b38:	f7fd fd36 	bl	80005a8 <__aeabi_fdiv>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	617b      	str	r3, [r7, #20]
            while (--tmp[jj])
 8002b40:	e005      	b.n	8002b4e <gyro_self_test+0xc2>
                st_shift *= 1.046f;
 8002b42:	4931      	ldr	r1, [pc, #196]	@ (8002c08 <gyro_self_test+0x17c>)
 8002b44:	6978      	ldr	r0, [r7, #20]
 8002b46:	f7fd fc7b 	bl	8000440 <__aeabi_fmul>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	617b      	str	r3, [r7, #20]
            while (--tmp[jj])
 8002b4e:	f107 0208 	add.w	r2, r7, #8
 8002b52:	69fb      	ldr	r3, [r7, #28]
 8002b54:	4413      	add	r3, r2
 8002b56:	781b      	ldrb	r3, [r3, #0]
 8002b58:	3b01      	subs	r3, #1
 8002b5a:	b2d9      	uxtb	r1, r3
 8002b5c:	f107 0208 	add.w	r2, r7, #8
 8002b60:	69fb      	ldr	r3, [r7, #28]
 8002b62:	4413      	add	r3, r2
 8002b64:	460a      	mov	r2, r1
 8002b66:	701a      	strb	r2, [r3, #0]
 8002b68:	f107 0208 	add.w	r2, r7, #8
 8002b6c:	69fb      	ldr	r3, [r7, #28]
 8002b6e:	4413      	add	r3, r2
 8002b70:	781b      	ldrb	r3, [r3, #0]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d1e5      	bne.n	8002b42 <gyro_self_test+0xb6>
            st_shift_var = st_shift_cust / st_shift - 1.f;
 8002b76:	6979      	ldr	r1, [r7, #20]
 8002b78:	6938      	ldr	r0, [r7, #16]
 8002b7a:	f7fd fd15 	bl	80005a8 <__aeabi_fdiv>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8002b84:	4618      	mov	r0, r3
 8002b86:	f7fd fb51 	bl	800022c <__aeabi_fsub>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	60fb      	str	r3, [r7, #12]
            if (fabs(st_shift_var) > test.max_gyro_var)
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002b94:	4a1d      	ldr	r2, [pc, #116]	@ (8002c0c <gyro_self_test+0x180>)
 8002b96:	4611      	mov	r1, r2
 8002b98:	4618      	mov	r0, r3
 8002b9a:	f7fd fe0d 	bl	80007b8 <__aeabi_fcmpgt>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d01e      	beq.n	8002be2 <gyro_self_test+0x156>
                result |= 1 << jj;
 8002ba4:	2201      	movs	r2, #1
 8002ba6:	69fb      	ldr	r3, [r7, #28]
 8002ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bac:	69ba      	ldr	r2, [r7, #24]
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	61bb      	str	r3, [r7, #24]
 8002bb2:	e016      	b.n	8002be2 <gyro_self_test+0x156>
        } else if ((st_shift_cust < test.min_dps) ||
 8002bb4:	4b16      	ldr	r3, [pc, #88]	@ (8002c10 <gyro_self_test+0x184>)
 8002bb6:	4619      	mov	r1, r3
 8002bb8:	6938      	ldr	r0, [r7, #16]
 8002bba:	f7fd fddf 	bl	800077c <__aeabi_fcmplt>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d107      	bne.n	8002bd4 <gyro_self_test+0x148>
            (st_shift_cust > test.max_dps))
 8002bc4:	4b13      	ldr	r3, [pc, #76]	@ (8002c14 <gyro_self_test+0x188>)
        } else if ((st_shift_cust < test.min_dps) ||
 8002bc6:	4619      	mov	r1, r3
 8002bc8:	6938      	ldr	r0, [r7, #16]
 8002bca:	f7fd fdf5 	bl	80007b8 <__aeabi_fcmpgt>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d006      	beq.n	8002be2 <gyro_self_test+0x156>
            result |= 1 << jj;
 8002bd4:	2201      	movs	r2, #1
 8002bd6:	69fb      	ldr	r3, [r7, #28]
 8002bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bdc:	69ba      	ldr	r2, [r7, #24]
 8002bde:	4313      	orrs	r3, r2
 8002be0:	61bb      	str	r3, [r7, #24]
    for (jj = 0; jj < 3; jj++) {
 8002be2:	69fb      	ldr	r3, [r7, #28]
 8002be4:	3301      	adds	r3, #1
 8002be6:	61fb      	str	r3, [r7, #28]
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	2b02      	cmp	r3, #2
 8002bec:	f77f af7d 	ble.w	8002aea <gyro_self_test+0x5e>
    }
    return result;
 8002bf0:	69bb      	ldr	r3, [r7, #24]
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	3720      	adds	r7, #32
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}
 8002bfa:	bf00      	nop
 8002bfc:	2000000c 	.word	0x2000000c
 8002c00:	20000060 	.word	0x20000060
 8002c04:	454cb000 	.word	0x454cb000
 8002c08:	3f85e354 	.word	0x3f85e354
 8002c0c:	3e0f5c29 	.word	0x3e0f5c29
 8002c10:	41200000 	.word	0x41200000
 8002c14:	42d20000 	.word	0x42d20000

08002c18 <get_st_biases>:
}
#endif
#endif

static int get_st_biases(long *gyro, long *accel, unsigned char hw_test)
{
 8002c18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c1c:	b0bc      	sub	sp, #240	@ 0xf0
 8002c1e:	af04      	add	r7, sp, #16
 8002c20:	f8c7 00b4 	str.w	r0, [r7, #180]	@ 0xb4
 8002c24:	f8c7 10b0 	str.w	r1, [r7, #176]	@ 0xb0
 8002c28:	4613      	mov	r3, r2
 8002c2a:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
    unsigned char data[MAX_PACKET_LENGTH];
    unsigned char packet_count, ii;
    unsigned short fifo_count;

    data[0] = 0x01;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    data[1] = 0;
 8002c34:	2300      	movs	r3, #0
 8002c36:	f887 30cd 	strb.w	r3, [r7, #205]	@ 0xcd
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, data))
 8002c3a:	4bab      	ldr	r3, [pc, #684]	@ (8002ee8 <get_st_biases+0x2d0>)
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	781b      	ldrb	r3, [r3, #0]
 8002c40:	4619      	mov	r1, r3
 8002c42:	4ba9      	ldr	r3, [pc, #676]	@ (8002ee8 <get_st_biases+0x2d0>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	7d5b      	ldrb	r3, [r3, #21]
 8002c48:	461a      	mov	r2, r3
 8002c4a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002c4e:	9302      	str	r3, [sp, #8]
 8002c50:	2302      	movs	r3, #2
 8002c52:	9301      	str	r3, [sp, #4]
 8002c54:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002c58:	9300      	str	r3, [sp, #0]
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	48a3      	ldr	r0, [pc, #652]	@ (8002eec <get_st_biases+0x2d4>)
 8002c5e:	f003 f9f5 	bl	800604c <HAL_I2C_Mem_Write>
 8002c62:	4603      	mov	r3, r0
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d002      	beq.n	8002c6e <get_st_biases+0x56>
        return -1;
 8002c68:	f04f 33ff 	mov.w	r3, #4294967295
 8002c6c:	e3d6      	b.n	800341c <get_st_biases+0x804>
    delay_ms(200);
 8002c6e:	20c8      	movs	r0, #200	@ 0xc8
 8002c70:	f002 fc58 	bl	8005524 <HAL_Delay>
    data[0] = 0;
 8002c74:	2300      	movs	r3, #0
 8002c76:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, data))
 8002c7a:	4b9b      	ldr	r3, [pc, #620]	@ (8002ee8 <get_st_biases+0x2d0>)
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	781b      	ldrb	r3, [r3, #0]
 8002c80:	4619      	mov	r1, r3
 8002c82:	4b99      	ldr	r3, [pc, #612]	@ (8002ee8 <get_st_biases+0x2d0>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	7c5b      	ldrb	r3, [r3, #17]
 8002c88:	461a      	mov	r2, r3
 8002c8a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002c8e:	9302      	str	r3, [sp, #8]
 8002c90:	2301      	movs	r3, #1
 8002c92:	9301      	str	r3, [sp, #4]
 8002c94:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002c98:	9300      	str	r3, [sp, #0]
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	4893      	ldr	r0, [pc, #588]	@ (8002eec <get_st_biases+0x2d4>)
 8002c9e:	f003 f9d5 	bl	800604c <HAL_I2C_Mem_Write>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d002      	beq.n	8002cae <get_st_biases+0x96>
        return -1;
 8002ca8:	f04f 33ff 	mov.w	r3, #4294967295
 8002cac:	e3b6      	b.n	800341c <get_st_biases+0x804>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8002cae:	4b8e      	ldr	r3, [pc, #568]	@ (8002ee8 <get_st_biases+0x2d0>)
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	781b      	ldrb	r3, [r3, #0]
 8002cb4:	4619      	mov	r1, r3
 8002cb6:	4b8c      	ldr	r3, [pc, #560]	@ (8002ee8 <get_st_biases+0x2d0>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	795b      	ldrb	r3, [r3, #5]
 8002cbc:	461a      	mov	r2, r3
 8002cbe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002cc2:	9302      	str	r3, [sp, #8]
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	9301      	str	r3, [sp, #4]
 8002cc8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002ccc:	9300      	str	r3, [sp, #0]
 8002cce:	2301      	movs	r3, #1
 8002cd0:	4886      	ldr	r0, [pc, #536]	@ (8002eec <get_st_biases+0x2d4>)
 8002cd2:	f003 f9bb 	bl	800604c <HAL_I2C_Mem_Write>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d002      	beq.n	8002ce2 <get_st_biases+0xca>
        return -1;
 8002cdc:	f04f 33ff 	mov.w	r3, #4294967295
 8002ce0:	e39c      	b.n	800341c <get_st_biases+0x804>
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 8002ce2:	4b81      	ldr	r3, [pc, #516]	@ (8002ee8 <get_st_biases+0x2d0>)
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	781b      	ldrb	r3, [r3, #0]
 8002ce8:	4619      	mov	r1, r3
 8002cea:	4b7f      	ldr	r3, [pc, #508]	@ (8002ee8 <get_st_biases+0x2d0>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	7d5b      	ldrb	r3, [r3, #21]
 8002cf0:	461a      	mov	r2, r3
 8002cf2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002cf6:	9302      	str	r3, [sp, #8]
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	9301      	str	r3, [sp, #4]
 8002cfc:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002d00:	9300      	str	r3, [sp, #0]
 8002d02:	2301      	movs	r3, #1
 8002d04:	4879      	ldr	r0, [pc, #484]	@ (8002eec <get_st_biases+0x2d4>)
 8002d06:	f003 f9a1 	bl	800604c <HAL_I2C_Mem_Write>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d002      	beq.n	8002d16 <get_st_biases+0xfe>
        return -1;
 8002d10:	f04f 33ff 	mov.w	r3, #4294967295
 8002d14:	e382      	b.n	800341c <get_st_biases+0x804>
    if (i2c_write(st.hw->addr, st.reg->i2c_mst, 1, data))
 8002d16:	4b74      	ldr	r3, [pc, #464]	@ (8002ee8 <get_st_biases+0x2d0>)
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	781b      	ldrb	r3, [r3, #0]
 8002d1c:	4619      	mov	r1, r3
 8002d1e:	4b72      	ldr	r3, [pc, #456]	@ (8002ee8 <get_st_biases+0x2d0>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	7e9b      	ldrb	r3, [r3, #26]
 8002d24:	461a      	mov	r2, r3
 8002d26:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002d2a:	9302      	str	r3, [sp, #8]
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	9301      	str	r3, [sp, #4]
 8002d30:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002d34:	9300      	str	r3, [sp, #0]
 8002d36:	2301      	movs	r3, #1
 8002d38:	486c      	ldr	r0, [pc, #432]	@ (8002eec <get_st_biases+0x2d4>)
 8002d3a:	f003 f987 	bl	800604c <HAL_I2C_Mem_Write>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d002      	beq.n	8002d4a <get_st_biases+0x132>
        return -1;
 8002d44:	f04f 33ff 	mov.w	r3, #4294967295
 8002d48:	e368      	b.n	800341c <get_st_biases+0x804>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8002d4a:	4b67      	ldr	r3, [pc, #412]	@ (8002ee8 <get_st_biases+0x2d0>)
 8002d4c:	685b      	ldr	r3, [r3, #4]
 8002d4e:	781b      	ldrb	r3, [r3, #0]
 8002d50:	4619      	mov	r1, r3
 8002d52:	4b65      	ldr	r3, [pc, #404]	@ (8002ee8 <get_st_biases+0x2d0>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	791b      	ldrb	r3, [r3, #4]
 8002d58:	461a      	mov	r2, r3
 8002d5a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002d5e:	9302      	str	r3, [sp, #8]
 8002d60:	2301      	movs	r3, #1
 8002d62:	9301      	str	r3, [sp, #4]
 8002d64:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002d68:	9300      	str	r3, [sp, #0]
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	485f      	ldr	r0, [pc, #380]	@ (8002eec <get_st_biases+0x2d4>)
 8002d6e:	f003 f96d 	bl	800604c <HAL_I2C_Mem_Write>
 8002d72:	4603      	mov	r3, r0
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d002      	beq.n	8002d7e <get_st_biases+0x166>
        return -1;
 8002d78:	f04f 33ff 	mov.w	r3, #4294967295
 8002d7c:	e34e      	b.n	800341c <get_st_biases+0x804>
    data[0] = BIT_FIFO_RST | BIT_DMP_RST;
 8002d7e:	230c      	movs	r3, #12
 8002d80:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8002d84:	4b58      	ldr	r3, [pc, #352]	@ (8002ee8 <get_st_biases+0x2d0>)
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	781b      	ldrb	r3, [r3, #0]
 8002d8a:	4619      	mov	r1, r3
 8002d8c:	4b56      	ldr	r3, [pc, #344]	@ (8002ee8 <get_st_biases+0x2d0>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	791b      	ldrb	r3, [r3, #4]
 8002d92:	461a      	mov	r2, r3
 8002d94:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002d98:	9302      	str	r3, [sp, #8]
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	9301      	str	r3, [sp, #4]
 8002d9e:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002da2:	9300      	str	r3, [sp, #0]
 8002da4:	2301      	movs	r3, #1
 8002da6:	4851      	ldr	r0, [pc, #324]	@ (8002eec <get_st_biases+0x2d4>)
 8002da8:	f003 f950 	bl	800604c <HAL_I2C_Mem_Write>
 8002dac:	4603      	mov	r3, r0
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d002      	beq.n	8002db8 <get_st_biases+0x1a0>
        return -1;
 8002db2:	f04f 33ff 	mov.w	r3, #4294967295
 8002db6:	e331      	b.n	800341c <get_st_biases+0x804>
    delay_ms(15);
 8002db8:	200f      	movs	r0, #15
 8002dba:	f002 fbb3 	bl	8005524 <HAL_Delay>
    data[0] = st.test->reg_lpf;
 8002dbe:	4b4a      	ldr	r3, [pc, #296]	@ (8002ee8 <get_st_biases+0x2d0>)
 8002dc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dc2:	7a5b      	ldrb	r3, [r3, #9]
 8002dc4:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, data))
 8002dc8:	4b47      	ldr	r3, [pc, #284]	@ (8002ee8 <get_st_biases+0x2d0>)
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	781b      	ldrb	r3, [r3, #0]
 8002dce:	4619      	mov	r1, r3
 8002dd0:	4b45      	ldr	r3, [pc, #276]	@ (8002ee8 <get_st_biases+0x2d0>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	789b      	ldrb	r3, [r3, #2]
 8002dd6:	461a      	mov	r2, r3
 8002dd8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002ddc:	9302      	str	r3, [sp, #8]
 8002dde:	2301      	movs	r3, #1
 8002de0:	9301      	str	r3, [sp, #4]
 8002de2:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002de6:	9300      	str	r3, [sp, #0]
 8002de8:	2301      	movs	r3, #1
 8002dea:	4840      	ldr	r0, [pc, #256]	@ (8002eec <get_st_biases+0x2d4>)
 8002dec:	f003 f92e 	bl	800604c <HAL_I2C_Mem_Write>
 8002df0:	4603      	mov	r3, r0
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d002      	beq.n	8002dfc <get_st_biases+0x1e4>
        return -1;
 8002df6:	f04f 33ff 	mov.w	r3, #4294967295
 8002dfa:	e30f      	b.n	800341c <get_st_biases+0x804>
    data[0] = st.test->reg_rate_div;
 8002dfc:	4b3a      	ldr	r3, [pc, #232]	@ (8002ee8 <get_st_biases+0x2d0>)
 8002dfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e00:	7a1b      	ldrb	r3, [r3, #8]
 8002e02:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->rate_div, 1, data))
 8002e06:	4b38      	ldr	r3, [pc, #224]	@ (8002ee8 <get_st_biases+0x2d0>)
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	781b      	ldrb	r3, [r3, #0]
 8002e0c:	4619      	mov	r1, r3
 8002e0e:	4b36      	ldr	r3, [pc, #216]	@ (8002ee8 <get_st_biases+0x2d0>)
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	785b      	ldrb	r3, [r3, #1]
 8002e14:	461a      	mov	r2, r3
 8002e16:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002e1a:	9302      	str	r3, [sp, #8]
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	9301      	str	r3, [sp, #4]
 8002e20:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002e24:	9300      	str	r3, [sp, #0]
 8002e26:	2301      	movs	r3, #1
 8002e28:	4830      	ldr	r0, [pc, #192]	@ (8002eec <get_st_biases+0x2d4>)
 8002e2a:	f003 f90f 	bl	800604c <HAL_I2C_Mem_Write>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d002      	beq.n	8002e3a <get_st_biases+0x222>
        return -1;
 8002e34:	f04f 33ff 	mov.w	r3, #4294967295
 8002e38:	e2f0      	b.n	800341c <get_st_biases+0x804>
    if (hw_test)
 8002e3a:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d008      	beq.n	8002e54 <get_st_biases+0x23c>
        data[0] = st.test->reg_gyro_fsr | 0xE0;
 8002e42:	4b29      	ldr	r3, [pc, #164]	@ (8002ee8 <get_st_biases+0x2d0>)
 8002e44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e46:	7a9b      	ldrb	r3, [r3, #10]
 8002e48:	f063 031f 	orn	r3, r3, #31
 8002e4c:	b2db      	uxtb	r3, r3
 8002e4e:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
 8002e52:	e004      	b.n	8002e5e <get_st_biases+0x246>
    else
        data[0] = st.test->reg_gyro_fsr;
 8002e54:	4b24      	ldr	r3, [pc, #144]	@ (8002ee8 <get_st_biases+0x2d0>)
 8002e56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e58:	7a9b      	ldrb	r3, [r3, #10]
 8002e5a:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, data))
 8002e5e:	4b22      	ldr	r3, [pc, #136]	@ (8002ee8 <get_st_biases+0x2d0>)
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	781b      	ldrb	r3, [r3, #0]
 8002e64:	4619      	mov	r1, r3
 8002e66:	4b20      	ldr	r3, [pc, #128]	@ (8002ee8 <get_st_biases+0x2d0>)
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	799b      	ldrb	r3, [r3, #6]
 8002e6c:	461a      	mov	r2, r3
 8002e6e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002e72:	9302      	str	r3, [sp, #8]
 8002e74:	2301      	movs	r3, #1
 8002e76:	9301      	str	r3, [sp, #4]
 8002e78:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002e7c:	9300      	str	r3, [sp, #0]
 8002e7e:	2301      	movs	r3, #1
 8002e80:	481a      	ldr	r0, [pc, #104]	@ (8002eec <get_st_biases+0x2d4>)
 8002e82:	f003 f8e3 	bl	800604c <HAL_I2C_Mem_Write>
 8002e86:	4603      	mov	r3, r0
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d002      	beq.n	8002e92 <get_st_biases+0x27a>
        return -1;
 8002e8c:	f04f 33ff 	mov.w	r3, #4294967295
 8002e90:	e2c4      	b.n	800341c <get_st_biases+0x804>

    if (hw_test)
 8002e92:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d008      	beq.n	8002eac <get_st_biases+0x294>
        data[0] = st.test->reg_accel_fsr | 0xE0;
 8002e9a:	4b13      	ldr	r3, [pc, #76]	@ (8002ee8 <get_st_biases+0x2d0>)
 8002e9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e9e:	7adb      	ldrb	r3, [r3, #11]
 8002ea0:	f063 031f 	orn	r3, r3, #31
 8002ea4:	b2db      	uxtb	r3, r3
 8002ea6:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
 8002eaa:	e002      	b.n	8002eb2 <get_st_biases+0x29a>
    else
        data[0] = test.reg_accel_fsr;
 8002eac:	2318      	movs	r3, #24
 8002eae:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, data))
 8002eb2:	4b0d      	ldr	r3, [pc, #52]	@ (8002ee8 <get_st_biases+0x2d0>)
 8002eb4:	685b      	ldr	r3, [r3, #4]
 8002eb6:	781b      	ldrb	r3, [r3, #0]
 8002eb8:	4619      	mov	r1, r3
 8002eba:	4b0b      	ldr	r3, [pc, #44]	@ (8002ee8 <get_st_biases+0x2d0>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	79db      	ldrb	r3, [r3, #7]
 8002ec0:	461a      	mov	r2, r3
 8002ec2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002ec6:	9302      	str	r3, [sp, #8]
 8002ec8:	2301      	movs	r3, #1
 8002eca:	9301      	str	r3, [sp, #4]
 8002ecc:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002ed0:	9300      	str	r3, [sp, #0]
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	4805      	ldr	r0, [pc, #20]	@ (8002eec <get_st_biases+0x2d4>)
 8002ed6:	f003 f8b9 	bl	800604c <HAL_I2C_Mem_Write>
 8002eda:	4603      	mov	r3, r0
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d007      	beq.n	8002ef0 <get_st_biases+0x2d8>
        return -1;
 8002ee0:	f04f 33ff 	mov.w	r3, #4294967295
 8002ee4:	e29a      	b.n	800341c <get_st_biases+0x804>
 8002ee6:	bf00      	nop
 8002ee8:	2000000c 	.word	0x2000000c
 8002eec:	20000060 	.word	0x20000060
    if (hw_test)
 8002ef0:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d002      	beq.n	8002efe <get_st_biases+0x2e6>
        delay_ms(200);
 8002ef8:	20c8      	movs	r0, #200	@ 0xc8
 8002efa:	f002 fb13 	bl	8005524 <HAL_Delay>

    /* Fill FIFO for test.wait_ms milliseconds. */
    data[0] = BIT_FIFO_EN;
 8002efe:	2340      	movs	r3, #64	@ 0x40
 8002f00:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8002f04:	4b60      	ldr	r3, [pc, #384]	@ (8003088 <get_st_biases+0x470>)
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	781b      	ldrb	r3, [r3, #0]
 8002f0a:	4619      	mov	r1, r3
 8002f0c:	4b5e      	ldr	r3, [pc, #376]	@ (8003088 <get_st_biases+0x470>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	791b      	ldrb	r3, [r3, #4]
 8002f12:	461a      	mov	r2, r3
 8002f14:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002f18:	9302      	str	r3, [sp, #8]
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	9301      	str	r3, [sp, #4]
 8002f1e:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002f22:	9300      	str	r3, [sp, #0]
 8002f24:	2301      	movs	r3, #1
 8002f26:	4859      	ldr	r0, [pc, #356]	@ (800308c <get_st_biases+0x474>)
 8002f28:	f003 f890 	bl	800604c <HAL_I2C_Mem_Write>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d002      	beq.n	8002f38 <get_st_biases+0x320>
        return -1;
 8002f32:	f04f 33ff 	mov.w	r3, #4294967295
 8002f36:	e271      	b.n	800341c <get_st_biases+0x804>

    data[0] = INV_XYZ_GYRO | INV_XYZ_ACCEL;
 8002f38:	2378      	movs	r3, #120	@ 0x78
 8002f3a:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8002f3e:	4b52      	ldr	r3, [pc, #328]	@ (8003088 <get_st_biases+0x470>)
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	781b      	ldrb	r3, [r3, #0]
 8002f44:	4619      	mov	r1, r3
 8002f46:	4b50      	ldr	r3, [pc, #320]	@ (8003088 <get_st_biases+0x470>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	795b      	ldrb	r3, [r3, #5]
 8002f4c:	461a      	mov	r2, r3
 8002f4e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002f52:	9302      	str	r3, [sp, #8]
 8002f54:	2301      	movs	r3, #1
 8002f56:	9301      	str	r3, [sp, #4]
 8002f58:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002f5c:	9300      	str	r3, [sp, #0]
 8002f5e:	2301      	movs	r3, #1
 8002f60:	484a      	ldr	r0, [pc, #296]	@ (800308c <get_st_biases+0x474>)
 8002f62:	f003 f873 	bl	800604c <HAL_I2C_Mem_Write>
 8002f66:	4603      	mov	r3, r0
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d002      	beq.n	8002f72 <get_st_biases+0x35a>
        return -1;
 8002f6c:	f04f 33ff 	mov.w	r3, #4294967295
 8002f70:	e254      	b.n	800341c <get_st_biases+0x804>
    delay_ms(test.wait_ms);
 8002f72:	2332      	movs	r3, #50	@ 0x32
 8002f74:	4618      	mov	r0, r3
 8002f76:	f002 fad5 	bl	8005524 <HAL_Delay>
    data[0] = 0;
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8002f80:	4b41      	ldr	r3, [pc, #260]	@ (8003088 <get_st_biases+0x470>)
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	781b      	ldrb	r3, [r3, #0]
 8002f86:	4619      	mov	r1, r3
 8002f88:	4b3f      	ldr	r3, [pc, #252]	@ (8003088 <get_st_biases+0x470>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	795b      	ldrb	r3, [r3, #5]
 8002f8e:	461a      	mov	r2, r3
 8002f90:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002f94:	9302      	str	r3, [sp, #8]
 8002f96:	2301      	movs	r3, #1
 8002f98:	9301      	str	r3, [sp, #4]
 8002f9a:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002f9e:	9300      	str	r3, [sp, #0]
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	483a      	ldr	r0, [pc, #232]	@ (800308c <get_st_biases+0x474>)
 8002fa4:	f003 f852 	bl	800604c <HAL_I2C_Mem_Write>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d002      	beq.n	8002fb4 <get_st_biases+0x39c>
        return -1;
 8002fae:	f04f 33ff 	mov.w	r3, #4294967295
 8002fb2:	e233      	b.n	800341c <get_st_biases+0x804>

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, data))
 8002fb4:	4b34      	ldr	r3, [pc, #208]	@ (8003088 <get_st_biases+0x470>)
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	781b      	ldrb	r3, [r3, #0]
 8002fba:	4619      	mov	r1, r3
 8002fbc:	4b32      	ldr	r3, [pc, #200]	@ (8003088 <get_st_biases+0x470>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	7b1b      	ldrb	r3, [r3, #12]
 8002fc2:	461a      	mov	r2, r3
 8002fc4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002fc8:	9302      	str	r3, [sp, #8]
 8002fca:	2302      	movs	r3, #2
 8002fcc:	9301      	str	r3, [sp, #4]
 8002fce:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002fd2:	9300      	str	r3, [sp, #0]
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	482d      	ldr	r0, [pc, #180]	@ (800308c <get_st_biases+0x474>)
 8002fd8:	f003 f932 	bl	8006240 <HAL_I2C_Mem_Read>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d002      	beq.n	8002fe8 <get_st_biases+0x3d0>
        return -1;
 8002fe2:	f04f 33ff 	mov.w	r3, #4294967295
 8002fe6:	e219      	b.n	800341c <get_st_biases+0x804>

    fifo_count = (data[0] << 8) | data[1];
 8002fe8:	f897 30cc 	ldrb.w	r3, [r7, #204]	@ 0xcc
 8002fec:	021b      	lsls	r3, r3, #8
 8002fee:	b21a      	sxth	r2, r3
 8002ff0:	f897 30cd 	ldrb.w	r3, [r7, #205]	@ 0xcd
 8002ff4:	b21b      	sxth	r3, r3
 8002ff6:	4313      	orrs	r3, r2
 8002ff8:	b21b      	sxth	r3, r3
 8002ffa:	f8a7 30dc 	strh.w	r3, [r7, #220]	@ 0xdc
    packet_count = fifo_count / MAX_PACKET_LENGTH;
 8002ffe:	f8b7 20dc 	ldrh.w	r2, [r7, #220]	@ 0xdc
 8003002:	4b23      	ldr	r3, [pc, #140]	@ (8003090 <get_st_biases+0x478>)
 8003004:	fba3 2302 	umull	r2, r3, r3, r2
 8003008:	08db      	lsrs	r3, r3, #3
 800300a:	b29b      	uxth	r3, r3
 800300c:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
    gyro[0] = gyro[1] = gyro[2] = 0;
 8003010:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003014:	f103 0108 	add.w	r1, r3, #8
 8003018:	2300      	movs	r3, #0
 800301a:	600b      	str	r3, [r1, #0]
 800301c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003020:	1d1a      	adds	r2, r3, #4
 8003022:	680b      	ldr	r3, [r1, #0]
 8003024:	6013      	str	r3, [r2, #0]
 8003026:	6812      	ldr	r2, [r2, #0]
 8003028:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800302c:	601a      	str	r2, [r3, #0]
    accel[0] = accel[1] = accel[2] = 0;
 800302e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003032:	f103 0108 	add.w	r1, r3, #8
 8003036:	2300      	movs	r3, #0
 8003038:	600b      	str	r3, [r1, #0]
 800303a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800303e:	1d1a      	adds	r2, r3, #4
 8003040:	680b      	ldr	r3, [r1, #0]
 8003042:	6013      	str	r3, [r2, #0]
 8003044:	6812      	ldr	r2, [r2, #0]
 8003046:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800304a:	601a      	str	r2, [r3, #0]

    for (ii = 0; ii < packet_count; ii++) {
 800304c:	2300      	movs	r3, #0
 800304e:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 8003052:	e0aa      	b.n	80031aa <get_st_biases+0x592>
        short accel_cur[3], gyro_cur[3];
        if (i2c_read(st.hw->addr, st.reg->fifo_r_w, MAX_PACKET_LENGTH, data))
 8003054:	4b0c      	ldr	r3, [pc, #48]	@ (8003088 <get_st_biases+0x470>)
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	781b      	ldrb	r3, [r3, #0]
 800305a:	4619      	mov	r1, r3
 800305c:	4b0a      	ldr	r3, [pc, #40]	@ (8003088 <get_st_biases+0x470>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	7b5b      	ldrb	r3, [r3, #13]
 8003062:	461a      	mov	r2, r3
 8003064:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003068:	9302      	str	r3, [sp, #8]
 800306a:	230c      	movs	r3, #12
 800306c:	9301      	str	r3, [sp, #4]
 800306e:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003072:	9300      	str	r3, [sp, #0]
 8003074:	2301      	movs	r3, #1
 8003076:	4805      	ldr	r0, [pc, #20]	@ (800308c <get_st_biases+0x474>)
 8003078:	f003 f8e2 	bl	8006240 <HAL_I2C_Mem_Read>
 800307c:	4603      	mov	r3, r0
 800307e:	2b00      	cmp	r3, #0
 8003080:	d008      	beq.n	8003094 <get_st_biases+0x47c>
            return -1;
 8003082:	f04f 33ff 	mov.w	r3, #4294967295
 8003086:	e1c9      	b.n	800341c <get_st_biases+0x804>
 8003088:	2000000c 	.word	0x2000000c
 800308c:	20000060 	.word	0x20000060
 8003090:	aaaaaaab 	.word	0xaaaaaaab
        accel_cur[0] = ((short)data[0] << 8) | data[1];
 8003094:	f897 30cc 	ldrb.w	r3, [r7, #204]	@ 0xcc
 8003098:	021b      	lsls	r3, r3, #8
 800309a:	b21a      	sxth	r2, r3
 800309c:	f897 30cd 	ldrb.w	r3, [r7, #205]	@ 0xcd
 80030a0:	b21b      	sxth	r3, r3
 80030a2:	4313      	orrs	r3, r2
 80030a4:	b21b      	sxth	r3, r3
 80030a6:	f8a7 30c4 	strh.w	r3, [r7, #196]	@ 0xc4
        accel_cur[1] = ((short)data[2] << 8) | data[3];
 80030aa:	f897 30ce 	ldrb.w	r3, [r7, #206]	@ 0xce
 80030ae:	021b      	lsls	r3, r3, #8
 80030b0:	b21a      	sxth	r2, r3
 80030b2:	f897 30cf 	ldrb.w	r3, [r7, #207]	@ 0xcf
 80030b6:	b21b      	sxth	r3, r3
 80030b8:	4313      	orrs	r3, r2
 80030ba:	b21b      	sxth	r3, r3
 80030bc:	f8a7 30c6 	strh.w	r3, [r7, #198]	@ 0xc6
        accel_cur[2] = ((short)data[4] << 8) | data[5];
 80030c0:	f897 30d0 	ldrb.w	r3, [r7, #208]	@ 0xd0
 80030c4:	021b      	lsls	r3, r3, #8
 80030c6:	b21a      	sxth	r2, r3
 80030c8:	f897 30d1 	ldrb.w	r3, [r7, #209]	@ 0xd1
 80030cc:	b21b      	sxth	r3, r3
 80030ce:	4313      	orrs	r3, r2
 80030d0:	b21b      	sxth	r3, r3
 80030d2:	f8a7 30c8 	strh.w	r3, [r7, #200]	@ 0xc8
        accel[0] += (long)accel_cur[0];
 80030d6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80030da:	681a      	ldr	r2, [r3, #0]
 80030dc:	f9b7 30c4 	ldrsh.w	r3, [r7, #196]	@ 0xc4
 80030e0:	441a      	add	r2, r3
 80030e2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80030e6:	601a      	str	r2, [r3, #0]
        accel[1] += (long)accel_cur[1];
 80030e8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80030ec:	3304      	adds	r3, #4
 80030ee:	6819      	ldr	r1, [r3, #0]
 80030f0:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	@ 0xc6
 80030f4:	4618      	mov	r0, r3
 80030f6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80030fa:	1d1a      	adds	r2, r3, #4
 80030fc:	180b      	adds	r3, r1, r0
 80030fe:	6013      	str	r3, [r2, #0]
        accel[2] += (long)accel_cur[2];
 8003100:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003104:	3308      	adds	r3, #8
 8003106:	6819      	ldr	r1, [r3, #0]
 8003108:	f9b7 30c8 	ldrsh.w	r3, [r7, #200]	@ 0xc8
 800310c:	4618      	mov	r0, r3
 800310e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003112:	f103 0208 	add.w	r2, r3, #8
 8003116:	180b      	adds	r3, r1, r0
 8003118:	6013      	str	r3, [r2, #0]
        gyro_cur[0] = (((short)data[6] << 8) | data[7]);
 800311a:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
 800311e:	021b      	lsls	r3, r3, #8
 8003120:	b21a      	sxth	r2, r3
 8003122:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8003126:	b21b      	sxth	r3, r3
 8003128:	4313      	orrs	r3, r2
 800312a:	b21b      	sxth	r3, r3
 800312c:	f8a7 30bc 	strh.w	r3, [r7, #188]	@ 0xbc
        gyro_cur[1] = (((short)data[8] << 8) | data[9]);
 8003130:	f897 30d4 	ldrb.w	r3, [r7, #212]	@ 0xd4
 8003134:	021b      	lsls	r3, r3, #8
 8003136:	b21a      	sxth	r2, r3
 8003138:	f897 30d5 	ldrb.w	r3, [r7, #213]	@ 0xd5
 800313c:	b21b      	sxth	r3, r3
 800313e:	4313      	orrs	r3, r2
 8003140:	b21b      	sxth	r3, r3
 8003142:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
        gyro_cur[2] = (((short)data[10] << 8) | data[11]);
 8003146:	f897 30d6 	ldrb.w	r3, [r7, #214]	@ 0xd6
 800314a:	021b      	lsls	r3, r3, #8
 800314c:	b21a      	sxth	r2, r3
 800314e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
 8003152:	b21b      	sxth	r3, r3
 8003154:	4313      	orrs	r3, r2
 8003156:	b21b      	sxth	r3, r3
 8003158:	f8a7 30c0 	strh.w	r3, [r7, #192]	@ 0xc0
        gyro[0] += (long)gyro_cur[0];
 800315c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003160:	681a      	ldr	r2, [r3, #0]
 8003162:	f9b7 30bc 	ldrsh.w	r3, [r7, #188]	@ 0xbc
 8003166:	441a      	add	r2, r3
 8003168:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800316c:	601a      	str	r2, [r3, #0]
        gyro[1] += (long)gyro_cur[1];
 800316e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003172:	3304      	adds	r3, #4
 8003174:	6819      	ldr	r1, [r3, #0]
 8003176:	f9b7 30be 	ldrsh.w	r3, [r7, #190]	@ 0xbe
 800317a:	4618      	mov	r0, r3
 800317c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003180:	1d1a      	adds	r2, r3, #4
 8003182:	180b      	adds	r3, r1, r0
 8003184:	6013      	str	r3, [r2, #0]
        gyro[2] += (long)gyro_cur[2];
 8003186:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800318a:	3308      	adds	r3, #8
 800318c:	6819      	ldr	r1, [r3, #0]
 800318e:	f9b7 30c0 	ldrsh.w	r3, [r7, #192]	@ 0xc0
 8003192:	4618      	mov	r0, r3
 8003194:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003198:	f103 0208 	add.w	r2, r3, #8
 800319c:	180b      	adds	r3, r1, r0
 800319e:	6013      	str	r3, [r2, #0]
    for (ii = 0; ii < packet_count; ii++) {
 80031a0:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
 80031a4:	3301      	adds	r3, #1
 80031a6:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 80031aa:	f897 20df 	ldrb.w	r2, [r7, #223]	@ 0xdf
 80031ae:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80031b2:	429a      	cmp	r2, r3
 80031b4:	f4ff af4e 	bcc.w	8003054 <get_st_biases+0x43c>
            packet_count);
        /* Don't remove gravity! */
        accel[2] -= 65536L;
    }
#else
    gyro[0] = (long)(((long long)gyro[0]<<16) / test.gyro_sens / packet_count);
 80031b8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	17da      	asrs	r2, r3, #31
 80031c0:	461c      	mov	r4, r3
 80031c2:	4615      	mov	r5, r2
 80031c4:	1423      	asrs	r3, r4, #16
 80031c6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80031ca:	0423      	lsls	r3, r4, #16
 80031cc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80031d0:	2283      	movs	r2, #131	@ 0x83
 80031d2:	2300      	movs	r3, #0
 80031d4:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 80031d8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80031dc:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 80031e0:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 80031e4:	f7fd fb38 	bl	8000858 <__aeabi_ldivmod>
 80031e8:	4602      	mov	r2, r0
 80031ea:	460b      	mov	r3, r1
 80031ec:	4610      	mov	r0, r2
 80031ee:	4619      	mov	r1, r3
 80031f0:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80031f4:	2200      	movs	r2, #0
 80031f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80031fa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80031fe:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8003202:	f7fd fb29 	bl	8000858 <__aeabi_ldivmod>
 8003206:	4602      	mov	r2, r0
 8003208:	460b      	mov	r3, r1
 800320a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800320e:	601a      	str	r2, [r3, #0]
    gyro[1] = (long)(((long long)gyro[1]<<16) / test.gyro_sens / packet_count);
 8003210:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003214:	3304      	adds	r3, #4
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	17da      	asrs	r2, r3, #31
 800321a:	4698      	mov	r8, r3
 800321c:	4691      	mov	r9, r2
 800321e:	ea4f 4328 	mov.w	r3, r8, asr #16
 8003222:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003226:	ea4f 4308 	mov.w	r3, r8, lsl #16
 800322a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800322e:	2283      	movs	r2, #131	@ 0x83
 8003230:	2300      	movs	r3, #0
 8003232:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003236:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800323a:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 800323e:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8003242:	f7fd fb09 	bl	8000858 <__aeabi_ldivmod>
 8003246:	4602      	mov	r2, r0
 8003248:	460b      	mov	r3, r1
 800324a:	4610      	mov	r0, r2
 800324c:	4619      	mov	r1, r3
 800324e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003252:	2200      	movs	r2, #0
 8003254:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003256:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003258:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 800325c:	f7fd fafc 	bl	8000858 <__aeabi_ldivmod>
 8003260:	4602      	mov	r2, r0
 8003262:	460b      	mov	r3, r1
 8003264:	4610      	mov	r0, r2
 8003266:	4619      	mov	r1, r3
 8003268:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800326c:	1d1a      	adds	r2, r3, #4
 800326e:	4603      	mov	r3, r0
 8003270:	6013      	str	r3, [r2, #0]
    gyro[2] = (long)(((long long)gyro[2]<<16) / test.gyro_sens / packet_count);
 8003272:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003276:	3308      	adds	r3, #8
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	17da      	asrs	r2, r3, #31
 800327c:	469a      	mov	sl, r3
 800327e:	4693      	mov	fp, r2
 8003280:	ea4f 432a 	mov.w	r3, sl, asr #16
 8003284:	677b      	str	r3, [r7, #116]	@ 0x74
 8003286:	ea4f 430a 	mov.w	r3, sl, lsl #16
 800328a:	673b      	str	r3, [r7, #112]	@ 0x70
 800328c:	2283      	movs	r2, #131	@ 0x83
 800328e:	2300      	movs	r3, #0
 8003290:	66ba      	str	r2, [r7, #104]	@ 0x68
 8003292:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003294:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8003298:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 800329c:	f7fd fadc 	bl	8000858 <__aeabi_ldivmod>
 80032a0:	4602      	mov	r2, r0
 80032a2:	460b      	mov	r3, r1
 80032a4:	4610      	mov	r0, r2
 80032a6:	4619      	mov	r1, r3
 80032a8:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80032ac:	2200      	movs	r2, #0
 80032ae:	663b      	str	r3, [r7, #96]	@ 0x60
 80032b0:	667a      	str	r2, [r7, #100]	@ 0x64
 80032b2:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80032b6:	f7fd facf 	bl	8000858 <__aeabi_ldivmod>
 80032ba:	4602      	mov	r2, r0
 80032bc:	460b      	mov	r3, r1
 80032be:	4610      	mov	r0, r2
 80032c0:	4619      	mov	r1, r3
 80032c2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80032c6:	f103 0208 	add.w	r2, r3, #8
 80032ca:	4603      	mov	r3, r0
 80032cc:	6013      	str	r3, [r2, #0]
    accel[0] = (long)(((long long)accel[0]<<16) / test.accel_sens /
 80032ce:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	17da      	asrs	r2, r3, #31
 80032d6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80032d8:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80032da:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80032de:	460b      	mov	r3, r1
 80032e0:	141b      	asrs	r3, r3, #16
 80032e2:	657b      	str	r3, [r7, #84]	@ 0x54
 80032e4:	460b      	mov	r3, r1
 80032e6:	041b      	lsls	r3, r3, #16
 80032e8:	653b      	str	r3, [r7, #80]	@ 0x50
 80032ea:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80032ee:	2300      	movs	r3, #0
 80032f0:	64ba      	str	r2, [r7, #72]	@ 0x48
 80032f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80032f4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80032f8:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 80032fc:	f7fd faac 	bl	8000858 <__aeabi_ldivmod>
 8003300:	4602      	mov	r2, r0
 8003302:	460b      	mov	r3, r1
 8003304:	4610      	mov	r0, r2
 8003306:	4619      	mov	r1, r3
 8003308:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800330c:	2200      	movs	r2, #0
 800330e:	643b      	str	r3, [r7, #64]	@ 0x40
 8003310:	647a      	str	r2, [r7, #68]	@ 0x44
 8003312:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003316:	f7fd fa9f 	bl	8000858 <__aeabi_ldivmod>
 800331a:	4602      	mov	r2, r0
 800331c:	460b      	mov	r3, r1
 800331e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003322:	601a      	str	r2, [r3, #0]
        packet_count);
    accel[1] = (long)(((long long)accel[1]<<16) / test.accel_sens /
 8003324:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003328:	3304      	adds	r3, #4
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	17da      	asrs	r2, r3, #31
 800332e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003330:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003332:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003336:	460b      	mov	r3, r1
 8003338:	141b      	asrs	r3, r3, #16
 800333a:	637b      	str	r3, [r7, #52]	@ 0x34
 800333c:	460b      	mov	r3, r1
 800333e:	041b      	lsls	r3, r3, #16
 8003340:	633b      	str	r3, [r7, #48]	@ 0x30
 8003342:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003346:	2300      	movs	r3, #0
 8003348:	62ba      	str	r2, [r7, #40]	@ 0x28
 800334a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800334c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003350:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8003354:	f7fd fa80 	bl	8000858 <__aeabi_ldivmod>
 8003358:	4602      	mov	r2, r0
 800335a:	460b      	mov	r3, r1
 800335c:	4610      	mov	r0, r2
 800335e:	4619      	mov	r1, r3
 8003360:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003364:	2200      	movs	r2, #0
 8003366:	623b      	str	r3, [r7, #32]
 8003368:	627a      	str	r2, [r7, #36]	@ 0x24
 800336a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800336e:	f7fd fa73 	bl	8000858 <__aeabi_ldivmod>
 8003372:	4602      	mov	r2, r0
 8003374:	460b      	mov	r3, r1
 8003376:	4610      	mov	r0, r2
 8003378:	4619      	mov	r1, r3
 800337a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800337e:	3304      	adds	r3, #4
 8003380:	4602      	mov	r2, r0
 8003382:	601a      	str	r2, [r3, #0]
        packet_count);
    accel[2] = (long)(((long long)accel[2]<<16) / test.accel_sens /
 8003384:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003388:	3308      	adds	r3, #8
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	17da      	asrs	r2, r3, #31
 800338e:	61bb      	str	r3, [r7, #24]
 8003390:	61fa      	str	r2, [r7, #28]
 8003392:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003396:	460b      	mov	r3, r1
 8003398:	141b      	asrs	r3, r3, #16
 800339a:	617b      	str	r3, [r7, #20]
 800339c:	460b      	mov	r3, r1
 800339e:	041b      	lsls	r3, r3, #16
 80033a0:	613b      	str	r3, [r7, #16]
 80033a2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80033a6:	2300      	movs	r3, #0
 80033a8:	60ba      	str	r2, [r7, #8]
 80033aa:	60fb      	str	r3, [r7, #12]
 80033ac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80033b0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80033b4:	f7fd fa50 	bl	8000858 <__aeabi_ldivmod>
 80033b8:	4602      	mov	r2, r0
 80033ba:	460b      	mov	r3, r1
 80033bc:	4610      	mov	r0, r2
 80033be:	4619      	mov	r1, r3
 80033c0:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80033c4:	2200      	movs	r2, #0
 80033c6:	603b      	str	r3, [r7, #0]
 80033c8:	607a      	str	r2, [r7, #4]
 80033ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 80033ce:	f7fd fa43 	bl	8000858 <__aeabi_ldivmod>
 80033d2:	4602      	mov	r2, r0
 80033d4:	460b      	mov	r3, r1
 80033d6:	4610      	mov	r0, r2
 80033d8:	4619      	mov	r1, r3
 80033da:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80033de:	3308      	adds	r3, #8
 80033e0:	4602      	mov	r2, r0
 80033e2:	601a      	str	r2, [r3, #0]
        packet_count);
    /* Don't remove gravity! */
    if (accel[2] > 0L)
 80033e4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80033e8:	3308      	adds	r3, #8
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	dd0a      	ble.n	8003406 <get_st_biases+0x7ee>
        accel[2] -= 65536L;
 80033f0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80033f4:	3308      	adds	r3, #8
 80033f6:	681a      	ldr	r2, [r3, #0]
 80033f8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80033fc:	3308      	adds	r3, #8
 80033fe:	f5a2 3280 	sub.w	r2, r2, #65536	@ 0x10000
 8003402:	601a      	str	r2, [r3, #0]
 8003404:	e009      	b.n	800341a <get_st_biases+0x802>
    else
        accel[2] += 65536L;
 8003406:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800340a:	3308      	adds	r3, #8
 800340c:	681a      	ldr	r2, [r3, #0]
 800340e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003412:	3308      	adds	r3, #8
 8003414:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
 8003418:	601a      	str	r2, [r3, #0]
#endif

    return 0;
 800341a:	2300      	movs	r3, #0
}
 800341c:	4618      	mov	r0, r3
 800341e:	37e0      	adds	r7, #224	@ 0xe0
 8003420:	46bd      	mov	sp, r7
 8003422:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003426:	bf00      	nop

08003428 <mpu_run_self_test>:
 *  @param[out] gyro        Gyro biases in q16 format.
 *  @param[out] accel       Accel biases (if applicable) in q16 format.
 *  @return     Result mask (see above).
 */
int mpu_run_self_test(long *gyro, long *accel)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b08e      	sub	sp, #56	@ 0x38
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
 8003430:	6039      	str	r1, [r7, #0]
#ifdef MPU6050
    const unsigned char tries = 2;
 8003432:	2302      	movs	r3, #2
 8003434:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    int result;
    unsigned char accel_fsr, fifo_sensors, sensors_on;
    unsigned short gyro_fsr, sample_rate, lpf;
    unsigned char dmp_was_on;

    if (st.chip_cfg.dmp_on) {
 8003438:	4b64      	ldr	r3, [pc, #400]	@ (80035cc <mpu_run_self_test+0x1a4>)
 800343a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800343e:	2b00      	cmp	r3, #0
 8003440:	d006      	beq.n	8003450 <mpu_run_self_test+0x28>
        mpu_set_dmp_state(0);
 8003442:	2000      	movs	r0, #0
 8003444:	f000 fa18 	bl	8003878 <mpu_set_dmp_state>
        dmp_was_on = 1;
 8003448:	2301      	movs	r3, #1
 800344a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800344e:	e002      	b.n	8003456 <mpu_run_self_test+0x2e>
    } else
        dmp_was_on = 0;
 8003450:	2300      	movs	r3, #0
 8003452:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Get initial settings. */
    mpu_get_gyro_fsr(&gyro_fsr);
 8003456:	f107 030c 	add.w	r3, r7, #12
 800345a:	4618      	mov	r0, r3
 800345c:	f7fe fcdc 	bl	8001e18 <mpu_get_gyro_fsr>
    mpu_get_accel_fsr(&accel_fsr);
 8003460:	f107 030f 	add.w	r3, r7, #15
 8003464:	4618      	mov	r0, r3
 8003466:	f7fe fd6b 	bl	8001f40 <mpu_get_accel_fsr>
    mpu_get_lpf(&lpf);
 800346a:	f107 0308 	add.w	r3, r7, #8
 800346e:	4618      	mov	r0, r3
 8003470:	f7fe fe12 	bl	8002098 <mpu_get_lpf>
    mpu_get_sample_rate(&sample_rate);
 8003474:	f107 030a 	add.w	r3, r7, #10
 8003478:	4618      	mov	r0, r3
 800347a:	f7fe fea3 	bl	80021c4 <mpu_get_sample_rate>
    sensors_on = st.chip_cfg.sensors;
 800347e:	4b53      	ldr	r3, [pc, #332]	@ (80035cc <mpu_run_self_test+0x1a4>)
 8003480:	7a9b      	ldrb	r3, [r3, #10]
 8003482:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    mpu_get_fifo_config(&fifo_sensors);
 8003486:	f107 030e 	add.w	r3, r7, #14
 800348a:	4618      	mov	r0, r3
 800348c:	f7fe ff9a 	bl	80023c4 <mpu_get_fifo_config>

    /* For older chips, the self-test will be different. */
#if defined MPU6050
    for (ii = 0; ii < tries; ii++)
 8003490:	2300      	movs	r3, #0
 8003492:	637b      	str	r3, [r7, #52]	@ 0x34
 8003494:	e00a      	b.n	80034ac <mpu_run_self_test+0x84>
        if (!get_st_biases(gyro, accel, 0))
 8003496:	2200      	movs	r2, #0
 8003498:	6839      	ldr	r1, [r7, #0]
 800349a:	6878      	ldr	r0, [r7, #4]
 800349c:	f7ff fbbc 	bl	8002c18 <get_st_biases>
 80034a0:	4603      	mov	r3, r0
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d008      	beq.n	80034b8 <mpu_run_self_test+0x90>
    for (ii = 0; ii < tries; ii++)
 80034a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034a8:	3301      	adds	r3, #1
 80034aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80034ac:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80034b0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80034b2:	429a      	cmp	r2, r3
 80034b4:	dbef      	blt.n	8003496 <mpu_run_self_test+0x6e>
 80034b6:	e000      	b.n	80034ba <mpu_run_self_test+0x92>
            break;
 80034b8:	bf00      	nop
    if (ii == tries) {
 80034ba:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80034be:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80034c0:	429a      	cmp	r2, r3
 80034c2:	d102      	bne.n	80034ca <mpu_run_self_test+0xa2>
        /* If we reach this point, we most likely encountered an I2C error.
         * We'll just report an error for all three sensors.
         */
        result = 0;
 80034c4:	2300      	movs	r3, #0
 80034c6:	633b      	str	r3, [r7, #48]	@ 0x30
        goto restore;
 80034c8:	e045      	b.n	8003556 <mpu_run_self_test+0x12e>
    }
    for (ii = 0; ii < tries; ii++)
 80034ca:	2300      	movs	r3, #0
 80034cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80034ce:	e00d      	b.n	80034ec <mpu_run_self_test+0xc4>
        if (!get_st_biases(gyro_st, accel_st, 1))
 80034d0:	f107 0110 	add.w	r1, r7, #16
 80034d4:	f107 031c 	add.w	r3, r7, #28
 80034d8:	2201      	movs	r2, #1
 80034da:	4618      	mov	r0, r3
 80034dc:	f7ff fb9c 	bl	8002c18 <get_st_biases>
 80034e0:	4603      	mov	r3, r0
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d008      	beq.n	80034f8 <mpu_run_self_test+0xd0>
    for (ii = 0; ii < tries; ii++)
 80034e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034e8:	3301      	adds	r3, #1
 80034ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80034ec:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80034f0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80034f2:	429a      	cmp	r2, r3
 80034f4:	dbec      	blt.n	80034d0 <mpu_run_self_test+0xa8>
 80034f6:	e000      	b.n	80034fa <mpu_run_self_test+0xd2>
            break;
 80034f8:	bf00      	nop
    if (ii == tries) {
 80034fa:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80034fe:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003500:	429a      	cmp	r2, r3
 8003502:	d102      	bne.n	800350a <mpu_run_self_test+0xe2>
        /* Again, probably an I2C error. */
        result = 0;
 8003504:	2300      	movs	r3, #0
 8003506:	633b      	str	r3, [r7, #48]	@ 0x30
        goto restore;
 8003508:	e025      	b.n	8003556 <mpu_run_self_test+0x12e>
    }
    accel_result = accel_self_test(accel, accel_st);
 800350a:	f107 0310 	add.w	r3, r7, #16
 800350e:	4619      	mov	r1, r3
 8003510:	6838      	ldr	r0, [r7, #0]
 8003512:	f7ff fa37 	bl	8002984 <accel_self_test>
 8003516:	4603      	mov	r3, r0
 8003518:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    gyro_result = gyro_self_test(gyro, gyro_st);
 800351c:	f107 031c 	add.w	r3, r7, #28
 8003520:	4619      	mov	r1, r3
 8003522:	6878      	ldr	r0, [r7, #4]
 8003524:	f7ff fab2 	bl	8002a8c <gyro_self_test>
 8003528:	4603      	mov	r3, r0
 800352a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    result = 0;
 800352e:	2300      	movs	r3, #0
 8003530:	633b      	str	r3, [r7, #48]	@ 0x30
    if (!gyro_result)
 8003532:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003536:	2b00      	cmp	r3, #0
 8003538:	d103      	bne.n	8003542 <mpu_run_self_test+0x11a>
        result |= 0x01;
 800353a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800353c:	f043 0301 	orr.w	r3, r3, #1
 8003540:	633b      	str	r3, [r7, #48]	@ 0x30
    if (!accel_result)
 8003542:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003546:	2b00      	cmp	r3, #0
 8003548:	d104      	bne.n	8003554 <mpu_run_self_test+0x12c>
        result |= 0x02;
 800354a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800354c:	f043 0302 	orr.w	r3, r3, #2
 8003550:	633b      	str	r3, [r7, #48]	@ 0x30
 8003552:	e000      	b.n	8003556 <mpu_run_self_test+0x12e>
#ifdef AK89xx_SECONDARY
    compass_result = compass_self_test();
    if (!compass_result)
        result |= 0x04;
#endif
restore:
 8003554:	bf00      	nop
     */
    get_st_biases(gyro, accel, 0);
    result = 0x7;
#endif
    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.gyro_fsr = 0xFF;
 8003556:	4b1d      	ldr	r3, [pc, #116]	@ (80035cc <mpu_run_self_test+0x1a4>)
 8003558:	22ff      	movs	r2, #255	@ 0xff
 800355a:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 800355c:	4b1b      	ldr	r3, [pc, #108]	@ (80035cc <mpu_run_self_test+0x1a4>)
 800355e:	22ff      	movs	r2, #255	@ 0xff
 8003560:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 8003562:	4b1a      	ldr	r3, [pc, #104]	@ (80035cc <mpu_run_self_test+0x1a4>)
 8003564:	22ff      	movs	r2, #255	@ 0xff
 8003566:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 8003568:	4b18      	ldr	r3, [pc, #96]	@ (80035cc <mpu_run_self_test+0x1a4>)
 800356a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800356e:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.sensors = 0xFF;
 8003570:	4b16      	ldr	r3, [pc, #88]	@ (80035cc <mpu_run_self_test+0x1a4>)
 8003572:	22ff      	movs	r2, #255	@ 0xff
 8003574:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.fifo_enable = 0xFF;
 8003576:	4b15      	ldr	r3, [pc, #84]	@ (80035cc <mpu_run_self_test+0x1a4>)
 8003578:	22ff      	movs	r2, #255	@ 0xff
 800357a:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.clk_src = INV_CLK_PLL;
 800357c:	4b13      	ldr	r3, [pc, #76]	@ (80035cc <mpu_run_self_test+0x1a4>)
 800357e:	2201      	movs	r2, #1
 8003580:	731a      	strb	r2, [r3, #12]
    mpu_set_gyro_fsr(gyro_fsr);
 8003582:	89bb      	ldrh	r3, [r7, #12]
 8003584:	4618      	mov	r0, r3
 8003586:	f7fe fc7b 	bl	8001e80 <mpu_set_gyro_fsr>
    mpu_set_accel_fsr(accel_fsr);
 800358a:	7bfb      	ldrb	r3, [r7, #15]
 800358c:	4618      	mov	r0, r3
 800358e:	f7fe fd11 	bl	8001fb4 <mpu_set_accel_fsr>
    mpu_set_lpf(lpf);
 8003592:	893b      	ldrh	r3, [r7, #8]
 8003594:	4618      	mov	r0, r3
 8003596:	f7fe fdbb 	bl	8002110 <mpu_set_lpf>
    mpu_set_sample_rate(sample_rate);
 800359a:	897b      	ldrh	r3, [r7, #10]
 800359c:	4618      	mov	r0, r3
 800359e:	f7fe fe29 	bl	80021f4 <mpu_set_sample_rate>
    mpu_set_sensors(sensors_on);
 80035a2:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80035a6:	4618      	mov	r0, r3
 80035a8:	f7fe ff6e 	bl	8002488 <mpu_set_sensors>
    mpu_configure_fifo(fifo_sensors);
 80035ac:	7bbb      	ldrb	r3, [r7, #14]
 80035ae:	4618      	mov	r0, r3
 80035b0:	f7fe ff18 	bl	80023e4 <mpu_configure_fifo>

    if (dmp_was_on)
 80035b4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d002      	beq.n	80035c2 <mpu_run_self_test+0x19a>
        mpu_set_dmp_state(1);
 80035bc:	2001      	movs	r0, #1
 80035be:	f000 f95b 	bl	8003878 <mpu_set_dmp_state>

    return result;
 80035c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 80035c4:	4618      	mov	r0, r3
 80035c6:	3738      	adds	r7, #56	@ 0x38
 80035c8:	46bd      	mov	sp, r7
 80035ca:	bd80      	pop	{r7, pc}
 80035cc:	2000000c 	.word	0x2000000c

080035d0 <mpu_write_mem>:
 *  @param[in]  data        Bytes to write to memory.
 *  @return     0 if successful.
 */
int mpu_write_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b088      	sub	sp, #32
 80035d4:	af04      	add	r7, sp, #16
 80035d6:	4603      	mov	r3, r0
 80035d8:	603a      	str	r2, [r7, #0]
 80035da:	80fb      	strh	r3, [r7, #6]
 80035dc:	460b      	mov	r3, r1
 80035de:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d102      	bne.n	80035ec <mpu_write_mem+0x1c>
        return -1;
 80035e6:	f04f 33ff 	mov.w	r3, #4294967295
 80035ea:	e04e      	b.n	800368a <mpu_write_mem+0xba>
    if (!st.chip_cfg.sensors)
 80035ec:	4b29      	ldr	r3, [pc, #164]	@ (8003694 <mpu_write_mem+0xc4>)
 80035ee:	7a9b      	ldrb	r3, [r3, #10]
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d102      	bne.n	80035fa <mpu_write_mem+0x2a>
        return -1;
 80035f4:	f04f 33ff 	mov.w	r3, #4294967295
 80035f8:	e047      	b.n	800368a <mpu_write_mem+0xba>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 80035fa:	88fb      	ldrh	r3, [r7, #6]
 80035fc:	0a1b      	lsrs	r3, r3, #8
 80035fe:	b29b      	uxth	r3, r3
 8003600:	b2db      	uxtb	r3, r3
 8003602:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 8003604:	88fb      	ldrh	r3, [r7, #6]
 8003606:	b2db      	uxtb	r3, r3
 8003608:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 800360a:	7b7b      	ldrb	r3, [r7, #13]
 800360c:	461a      	mov	r2, r3
 800360e:	88bb      	ldrh	r3, [r7, #4]
 8003610:	4413      	add	r3, r2
 8003612:	4a20      	ldr	r2, [pc, #128]	@ (8003694 <mpu_write_mem+0xc4>)
 8003614:	6852      	ldr	r2, [r2, #4]
 8003616:	8952      	ldrh	r2, [r2, #10]
 8003618:	4293      	cmp	r3, r2
 800361a:	dd02      	ble.n	8003622 <mpu_write_mem+0x52>
        return -1;
 800361c:	f04f 33ff 	mov.w	r3, #4294967295
 8003620:	e033      	b.n	800368a <mpu_write_mem+0xba>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 8003622:	4b1c      	ldr	r3, [pc, #112]	@ (8003694 <mpu_write_mem+0xc4>)
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	781b      	ldrb	r3, [r3, #0]
 8003628:	4619      	mov	r1, r3
 800362a:	4b1a      	ldr	r3, [pc, #104]	@ (8003694 <mpu_write_mem+0xc4>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	7edb      	ldrb	r3, [r3, #27]
 8003630:	461a      	mov	r2, r3
 8003632:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003636:	9302      	str	r3, [sp, #8]
 8003638:	2302      	movs	r3, #2
 800363a:	9301      	str	r3, [sp, #4]
 800363c:	f107 030c 	add.w	r3, r7, #12
 8003640:	9300      	str	r3, [sp, #0]
 8003642:	2301      	movs	r3, #1
 8003644:	4814      	ldr	r0, [pc, #80]	@ (8003698 <mpu_write_mem+0xc8>)
 8003646:	f002 fd01 	bl	800604c <HAL_I2C_Mem_Write>
 800364a:	4603      	mov	r3, r0
 800364c:	2b00      	cmp	r3, #0
 800364e:	d002      	beq.n	8003656 <mpu_write_mem+0x86>
        return -1;
 8003650:	f04f 33ff 	mov.w	r3, #4294967295
 8003654:	e019      	b.n	800368a <mpu_write_mem+0xba>
    if (i2c_write(st.hw->addr, st.reg->mem_r_w, length, data))
 8003656:	4b0f      	ldr	r3, [pc, #60]	@ (8003694 <mpu_write_mem+0xc4>)
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	781b      	ldrb	r3, [r3, #0]
 800365c:	4619      	mov	r1, r3
 800365e:	4b0d      	ldr	r3, [pc, #52]	@ (8003694 <mpu_write_mem+0xc4>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	7e1b      	ldrb	r3, [r3, #24]
 8003664:	461a      	mov	r2, r3
 8003666:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800366a:	9302      	str	r3, [sp, #8]
 800366c:	88bb      	ldrh	r3, [r7, #4]
 800366e:	9301      	str	r3, [sp, #4]
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	9300      	str	r3, [sp, #0]
 8003674:	2301      	movs	r3, #1
 8003676:	4808      	ldr	r0, [pc, #32]	@ (8003698 <mpu_write_mem+0xc8>)
 8003678:	f002 fce8 	bl	800604c <HAL_I2C_Mem_Write>
 800367c:	4603      	mov	r3, r0
 800367e:	2b00      	cmp	r3, #0
 8003680:	d002      	beq.n	8003688 <mpu_write_mem+0xb8>
        return -1;
 8003682:	f04f 33ff 	mov.w	r3, #4294967295
 8003686:	e000      	b.n	800368a <mpu_write_mem+0xba>
    return 0;
 8003688:	2300      	movs	r3, #0
}
 800368a:	4618      	mov	r0, r3
 800368c:	3710      	adds	r7, #16
 800368e:	46bd      	mov	sp, r7
 8003690:	bd80      	pop	{r7, pc}
 8003692:	bf00      	nop
 8003694:	2000000c 	.word	0x2000000c
 8003698:	20000060 	.word	0x20000060

0800369c <mpu_read_mem>:
 *  @param[out] data        Bytes read from memory.
 *  @return     0 if successful.
 */
int mpu_read_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b088      	sub	sp, #32
 80036a0:	af04      	add	r7, sp, #16
 80036a2:	4603      	mov	r3, r0
 80036a4:	603a      	str	r2, [r7, #0]
 80036a6:	80fb      	strh	r3, [r7, #6]
 80036a8:	460b      	mov	r3, r1
 80036aa:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d102      	bne.n	80036b8 <mpu_read_mem+0x1c>
        return -1;
 80036b2:	f04f 33ff 	mov.w	r3, #4294967295
 80036b6:	e04e      	b.n	8003756 <mpu_read_mem+0xba>
    if (!st.chip_cfg.sensors)
 80036b8:	4b29      	ldr	r3, [pc, #164]	@ (8003760 <mpu_read_mem+0xc4>)
 80036ba:	7a9b      	ldrb	r3, [r3, #10]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d102      	bne.n	80036c6 <mpu_read_mem+0x2a>
        return -1;
 80036c0:	f04f 33ff 	mov.w	r3, #4294967295
 80036c4:	e047      	b.n	8003756 <mpu_read_mem+0xba>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 80036c6:	88fb      	ldrh	r3, [r7, #6]
 80036c8:	0a1b      	lsrs	r3, r3, #8
 80036ca:	b29b      	uxth	r3, r3
 80036cc:	b2db      	uxtb	r3, r3
 80036ce:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 80036d0:	88fb      	ldrh	r3, [r7, #6]
 80036d2:	b2db      	uxtb	r3, r3
 80036d4:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 80036d6:	7b7b      	ldrb	r3, [r7, #13]
 80036d8:	461a      	mov	r2, r3
 80036da:	88bb      	ldrh	r3, [r7, #4]
 80036dc:	4413      	add	r3, r2
 80036de:	4a20      	ldr	r2, [pc, #128]	@ (8003760 <mpu_read_mem+0xc4>)
 80036e0:	6852      	ldr	r2, [r2, #4]
 80036e2:	8952      	ldrh	r2, [r2, #10]
 80036e4:	4293      	cmp	r3, r2
 80036e6:	dd02      	ble.n	80036ee <mpu_read_mem+0x52>
        return -1;
 80036e8:	f04f 33ff 	mov.w	r3, #4294967295
 80036ec:	e033      	b.n	8003756 <mpu_read_mem+0xba>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 80036ee:	4b1c      	ldr	r3, [pc, #112]	@ (8003760 <mpu_read_mem+0xc4>)
 80036f0:	685b      	ldr	r3, [r3, #4]
 80036f2:	781b      	ldrb	r3, [r3, #0]
 80036f4:	4619      	mov	r1, r3
 80036f6:	4b1a      	ldr	r3, [pc, #104]	@ (8003760 <mpu_read_mem+0xc4>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	7edb      	ldrb	r3, [r3, #27]
 80036fc:	461a      	mov	r2, r3
 80036fe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003702:	9302      	str	r3, [sp, #8]
 8003704:	2302      	movs	r3, #2
 8003706:	9301      	str	r3, [sp, #4]
 8003708:	f107 030c 	add.w	r3, r7, #12
 800370c:	9300      	str	r3, [sp, #0]
 800370e:	2301      	movs	r3, #1
 8003710:	4814      	ldr	r0, [pc, #80]	@ (8003764 <mpu_read_mem+0xc8>)
 8003712:	f002 fc9b 	bl	800604c <HAL_I2C_Mem_Write>
 8003716:	4603      	mov	r3, r0
 8003718:	2b00      	cmp	r3, #0
 800371a:	d002      	beq.n	8003722 <mpu_read_mem+0x86>
        return -1;
 800371c:	f04f 33ff 	mov.w	r3, #4294967295
 8003720:	e019      	b.n	8003756 <mpu_read_mem+0xba>
    if (i2c_read(st.hw->addr, st.reg->mem_r_w, length, data))
 8003722:	4b0f      	ldr	r3, [pc, #60]	@ (8003760 <mpu_read_mem+0xc4>)
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	781b      	ldrb	r3, [r3, #0]
 8003728:	4619      	mov	r1, r3
 800372a:	4b0d      	ldr	r3, [pc, #52]	@ (8003760 <mpu_read_mem+0xc4>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	7e1b      	ldrb	r3, [r3, #24]
 8003730:	461a      	mov	r2, r3
 8003732:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003736:	9302      	str	r3, [sp, #8]
 8003738:	88bb      	ldrh	r3, [r7, #4]
 800373a:	9301      	str	r3, [sp, #4]
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	9300      	str	r3, [sp, #0]
 8003740:	2301      	movs	r3, #1
 8003742:	4808      	ldr	r0, [pc, #32]	@ (8003764 <mpu_read_mem+0xc8>)
 8003744:	f002 fd7c 	bl	8006240 <HAL_I2C_Mem_Read>
 8003748:	4603      	mov	r3, r0
 800374a:	2b00      	cmp	r3, #0
 800374c:	d002      	beq.n	8003754 <mpu_read_mem+0xb8>
        return -1;
 800374e:	f04f 33ff 	mov.w	r3, #4294967295
 8003752:	e000      	b.n	8003756 <mpu_read_mem+0xba>
    return 0;
 8003754:	2300      	movs	r3, #0
}
 8003756:	4618      	mov	r0, r3
 8003758:	3710      	adds	r7, #16
 800375a:	46bd      	mov	sp, r7
 800375c:	bd80      	pop	{r7, pc}
 800375e:	bf00      	nop
 8003760:	2000000c 	.word	0x2000000c
 8003764:	20000060 	.word	0x20000060

08003768 <mpu_load_firmware>:
 *  @param[in]  sample_rate Fixed sampling rate used when DMP is enabled.
 *  @return     0 if successful.
 */
int mpu_load_firmware(unsigned short length, const unsigned char *firmware,
    unsigned short start_addr, unsigned short sample_rate)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b08e      	sub	sp, #56	@ 0x38
 800376c:	af04      	add	r7, sp, #16
 800376e:	60b9      	str	r1, [r7, #8]
 8003770:	4611      	mov	r1, r2
 8003772:	461a      	mov	r2, r3
 8003774:	4603      	mov	r3, r0
 8003776:	81fb      	strh	r3, [r7, #14]
 8003778:	460b      	mov	r3, r1
 800377a:	81bb      	strh	r3, [r7, #12]
 800377c:	4613      	mov	r3, r2
 800377e:	80fb      	strh	r3, [r7, #6]
    unsigned short this_write;
    /* Must divide evenly into st.hw->bank_size to avoid bank crossings. */
#define LOAD_CHUNK  (16)
    unsigned char cur[LOAD_CHUNK], tmp[2];

    if (st.chip_cfg.dmp_loaded)
 8003780:	4b3b      	ldr	r3, [pc, #236]	@ (8003870 <mpu_load_firmware+0x108>)
 8003782:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003786:	2b00      	cmp	r3, #0
 8003788:	d002      	beq.n	8003790 <mpu_load_firmware+0x28>
        /* DMP should only be loaded once. */
        return -1;
 800378a:	f04f 33ff 	mov.w	r3, #4294967295
 800378e:	e06b      	b.n	8003868 <mpu_load_firmware+0x100>

    if (!firmware)
 8003790:	68bb      	ldr	r3, [r7, #8]
 8003792:	2b00      	cmp	r3, #0
 8003794:	d102      	bne.n	800379c <mpu_load_firmware+0x34>
        return -1;
 8003796:	f04f 33ff 	mov.w	r3, #4294967295
 800379a:	e065      	b.n	8003868 <mpu_load_firmware+0x100>
    for (ii = 0; ii < length; ii += this_write) {
 800379c:	2300      	movs	r3, #0
 800379e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80037a0:	e034      	b.n	800380c <mpu_load_firmware+0xa4>
        this_write = min(LOAD_CHUNK, length - ii);
 80037a2:	89fa      	ldrh	r2, [r7, #14]
 80037a4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80037a6:	1ad3      	subs	r3, r2, r3
 80037a8:	2b10      	cmp	r3, #16
 80037aa:	bfa8      	it	ge
 80037ac:	2310      	movge	r3, #16
 80037ae:	84bb      	strh	r3, [r7, #36]	@ 0x24
        if (mpu_write_mem(ii, this_write, (unsigned char*)&firmware[ii]))
 80037b0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80037b2:	68ba      	ldr	r2, [r7, #8]
 80037b4:	441a      	add	r2, r3
 80037b6:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 80037b8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80037ba:	4618      	mov	r0, r3
 80037bc:	f7ff ff08 	bl	80035d0 <mpu_write_mem>
 80037c0:	4603      	mov	r3, r0
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d002      	beq.n	80037cc <mpu_load_firmware+0x64>
            return -1;
 80037c6:	f04f 33ff 	mov.w	r3, #4294967295
 80037ca:	e04d      	b.n	8003868 <mpu_load_firmware+0x100>
        if (mpu_read_mem(ii, this_write, cur))
 80037cc:	f107 0214 	add.w	r2, r7, #20
 80037d0:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 80037d2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80037d4:	4618      	mov	r0, r3
 80037d6:	f7ff ff61 	bl	800369c <mpu_read_mem>
 80037da:	4603      	mov	r3, r0
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d002      	beq.n	80037e6 <mpu_load_firmware+0x7e>
            return -1;
 80037e0:	f04f 33ff 	mov.w	r3, #4294967295
 80037e4:	e040      	b.n	8003868 <mpu_load_firmware+0x100>
        if (memcmp(firmware+ii, cur, this_write))
 80037e6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80037e8:	68ba      	ldr	r2, [r7, #8]
 80037ea:	4413      	add	r3, r2
 80037ec:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80037ee:	f107 0114 	add.w	r1, r7, #20
 80037f2:	4618      	mov	r0, r3
 80037f4:	f005 f9d8 	bl	8008ba8 <memcmp>
 80037f8:	4603      	mov	r3, r0
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d002      	beq.n	8003804 <mpu_load_firmware+0x9c>
            return -2;
 80037fe:	f06f 0301 	mvn.w	r3, #1
 8003802:	e031      	b.n	8003868 <mpu_load_firmware+0x100>
    for (ii = 0; ii < length; ii += this_write) {
 8003804:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8003806:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003808:	4413      	add	r3, r2
 800380a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800380c:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800380e:	89fb      	ldrh	r3, [r7, #14]
 8003810:	429a      	cmp	r2, r3
 8003812:	d3c6      	bcc.n	80037a2 <mpu_load_firmware+0x3a>
    }

    /* Set program start address. */
    tmp[0] = start_addr >> 8;
 8003814:	89bb      	ldrh	r3, [r7, #12]
 8003816:	0a1b      	lsrs	r3, r3, #8
 8003818:	b29b      	uxth	r3, r3
 800381a:	b2db      	uxtb	r3, r3
 800381c:	743b      	strb	r3, [r7, #16]
    tmp[1] = start_addr & 0xFF;
 800381e:	89bb      	ldrh	r3, [r7, #12]
 8003820:	b2db      	uxtb	r3, r3
 8003822:	747b      	strb	r3, [r7, #17]
    if (i2c_write(st.hw->addr, st.reg->prgm_start_h, 2, tmp))
 8003824:	4b12      	ldr	r3, [pc, #72]	@ (8003870 <mpu_load_firmware+0x108>)
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	781b      	ldrb	r3, [r3, #0]
 800382a:	4619      	mov	r1, r3
 800382c:	4b10      	ldr	r3, [pc, #64]	@ (8003870 <mpu_load_firmware+0x108>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	7f5b      	ldrb	r3, [r3, #29]
 8003832:	461a      	mov	r2, r3
 8003834:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003838:	9302      	str	r3, [sp, #8]
 800383a:	2302      	movs	r3, #2
 800383c:	9301      	str	r3, [sp, #4]
 800383e:	f107 0310 	add.w	r3, r7, #16
 8003842:	9300      	str	r3, [sp, #0]
 8003844:	2301      	movs	r3, #1
 8003846:	480b      	ldr	r0, [pc, #44]	@ (8003874 <mpu_load_firmware+0x10c>)
 8003848:	f002 fc00 	bl	800604c <HAL_I2C_Mem_Write>
 800384c:	4603      	mov	r3, r0
 800384e:	2b00      	cmp	r3, #0
 8003850:	d002      	beq.n	8003858 <mpu_load_firmware+0xf0>
        return -1;
 8003852:	f04f 33ff 	mov.w	r3, #4294967295
 8003856:	e007      	b.n	8003868 <mpu_load_firmware+0x100>

    st.chip_cfg.dmp_loaded = 1;
 8003858:	4b05      	ldr	r3, [pc, #20]	@ (8003870 <mpu_load_firmware+0x108>)
 800385a:	2201      	movs	r2, #1
 800385c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    st.chip_cfg.dmp_sample_rate = sample_rate;
 8003860:	4a03      	ldr	r2, [pc, #12]	@ (8003870 <mpu_load_firmware+0x108>)
 8003862:	88fb      	ldrh	r3, [r7, #6]
 8003864:	84d3      	strh	r3, [r2, #38]	@ 0x26
    return 0;
 8003866:	2300      	movs	r3, #0
}
 8003868:	4618      	mov	r0, r3
 800386a:	3728      	adds	r7, #40	@ 0x28
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}
 8003870:	2000000c 	.word	0x2000000c
 8003874:	20000060 	.word	0x20000060

08003878 <mpu_set_dmp_state>:
 *  @brief      Enable/disable DMP support.
 *  @param[in]  enable  1 to turn on the DMP.
 *  @return     0 if successful.
 */
int mpu_set_dmp_state(unsigned char enable)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b088      	sub	sp, #32
 800387c:	af04      	add	r7, sp, #16
 800387e:	4603      	mov	r3, r0
 8003880:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.dmp_on == enable)
 8003882:	4b2e      	ldr	r3, [pc, #184]	@ (800393c <mpu_set_dmp_state+0xc4>)
 8003884:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003888:	79fa      	ldrb	r2, [r7, #7]
 800388a:	429a      	cmp	r2, r3
 800388c:	d101      	bne.n	8003892 <mpu_set_dmp_state+0x1a>
        return 0;
 800388e:	2300      	movs	r3, #0
 8003890:	e050      	b.n	8003934 <mpu_set_dmp_state+0xbc>

    if (enable) {
 8003892:	79fb      	ldrb	r3, [r7, #7]
 8003894:	2b00      	cmp	r3, #0
 8003896:	d02f      	beq.n	80038f8 <mpu_set_dmp_state+0x80>
        if (!st.chip_cfg.dmp_loaded)
 8003898:	4b28      	ldr	r3, [pc, #160]	@ (800393c <mpu_set_dmp_state+0xc4>)
 800389a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d102      	bne.n	80038a8 <mpu_set_dmp_state+0x30>
            return -1;
 80038a2:	f04f 33ff 	mov.w	r3, #4294967295
 80038a6:	e045      	b.n	8003934 <mpu_set_dmp_state+0xbc>
        /* Disable data ready interrupt. */
        set_int_enable(0);
 80038a8:	2000      	movs	r0, #0
 80038aa:	f7fd ff19 	bl	80016e0 <set_int_enable>
        /* Disable bypass mode. */
        mpu_set_bypass(0);
 80038ae:	2000      	movs	r0, #0
 80038b0:	f7fe fe84 	bl	80025bc <mpu_set_bypass>
        /* Keep constant sample rate, FIFO rate controlled by DMP. */
        mpu_set_sample_rate(st.chip_cfg.dmp_sample_rate);
 80038b4:	4b21      	ldr	r3, [pc, #132]	@ (800393c <mpu_set_dmp_state+0xc4>)
 80038b6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80038b8:	4618      	mov	r0, r3
 80038ba:	f7fe fc9b 	bl	80021f4 <mpu_set_sample_rate>
        /* Remove FIFO elements. */
        tmp = 0;
 80038be:	2300      	movs	r3, #0
 80038c0:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 80038c2:	4b1e      	ldr	r3, [pc, #120]	@ (800393c <mpu_set_dmp_state+0xc4>)
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	781b      	ldrb	r3, [r3, #0]
 80038c8:	4619      	mov	r1, r3
 80038ca:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80038ce:	9302      	str	r3, [sp, #8]
 80038d0:	2301      	movs	r3, #1
 80038d2:	9301      	str	r3, [sp, #4]
 80038d4:	f107 030f 	add.w	r3, r7, #15
 80038d8:	9300      	str	r3, [sp, #0]
 80038da:	2301      	movs	r3, #1
 80038dc:	2223      	movs	r2, #35	@ 0x23
 80038de:	4818      	ldr	r0, [pc, #96]	@ (8003940 <mpu_set_dmp_state+0xc8>)
 80038e0:	f002 fbb4 	bl	800604c <HAL_I2C_Mem_Write>
        st.chip_cfg.dmp_on = 1;
 80038e4:	4b15      	ldr	r3, [pc, #84]	@ (800393c <mpu_set_dmp_state+0xc4>)
 80038e6:	2201      	movs	r2, #1
 80038e8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        /* Enable DMP interrupt. */
        set_int_enable(1);
 80038ec:	2001      	movs	r0, #1
 80038ee:	f7fd fef7 	bl	80016e0 <set_int_enable>
        mpu_reset_fifo();
 80038f2:	f7fe f921 	bl	8001b38 <mpu_reset_fifo>
 80038f6:	e01c      	b.n	8003932 <mpu_set_dmp_state+0xba>
    } else {
        /* Disable DMP interrupt. */
        set_int_enable(0);
 80038f8:	2000      	movs	r0, #0
 80038fa:	f7fd fef1 	bl	80016e0 <set_int_enable>
        /* Restore FIFO settings. */
        tmp = st.chip_cfg.fifo_enable;
 80038fe:	4b0f      	ldr	r3, [pc, #60]	@ (800393c <mpu_set_dmp_state+0xc4>)
 8003900:	7c1b      	ldrb	r3, [r3, #16]
 8003902:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 8003904:	4b0d      	ldr	r3, [pc, #52]	@ (800393c <mpu_set_dmp_state+0xc4>)
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	781b      	ldrb	r3, [r3, #0]
 800390a:	4619      	mov	r1, r3
 800390c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003910:	9302      	str	r3, [sp, #8]
 8003912:	2301      	movs	r3, #1
 8003914:	9301      	str	r3, [sp, #4]
 8003916:	f107 030f 	add.w	r3, r7, #15
 800391a:	9300      	str	r3, [sp, #0]
 800391c:	2301      	movs	r3, #1
 800391e:	2223      	movs	r2, #35	@ 0x23
 8003920:	4807      	ldr	r0, [pc, #28]	@ (8003940 <mpu_set_dmp_state+0xc8>)
 8003922:	f002 fb93 	bl	800604c <HAL_I2C_Mem_Write>
        st.chip_cfg.dmp_on = 0;
 8003926:	4b05      	ldr	r3, [pc, #20]	@ (800393c <mpu_set_dmp_state+0xc4>)
 8003928:	2200      	movs	r2, #0
 800392a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        mpu_reset_fifo();
 800392e:	f7fe f903 	bl	8001b38 <mpu_reset_fifo>
    }
    return 0;
 8003932:	2300      	movs	r3, #0
}
 8003934:	4618      	mov	r0, r3
 8003936:	3710      	adds	r7, #16
 8003938:	46bd      	mov	sp, r7
 800393a:	bd80      	pop	{r7, pc}
 800393c:	2000000c 	.word	0x2000000c
 8003940:	20000060 	.word	0x20000060

08003944 <dmp_load_motion_driver_firmware>:
/**
 *  @brief  Load the DMP with this image.
 *  @return 0 if successful.
 */
int dmp_load_motion_driver_firmware(void)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	af00      	add	r7, sp, #0
    return mpu_load_firmware(DMP_CODE_SIZE, dmp_memory, sStartAddress,
 8003948:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800394c:	23c8      	movs	r3, #200	@ 0xc8
 800394e:	4904      	ldr	r1, [pc, #16]	@ (8003960 <dmp_load_motion_driver_firmware+0x1c>)
 8003950:	f640 30f6 	movw	r0, #3062	@ 0xbf6
 8003954:	f7ff ff08 	bl	8003768 <mpu_load_firmware>
 8003958:	4603      	mov	r3, r0
        DMP_SAMPLE_RATE);
}
 800395a:	4618      	mov	r0, r3
 800395c:	bd80      	pop	{r7, pc}
 800395e:	bf00      	nop
 8003960:	08008cf4 	.word	0x08008cf4

08003964 <dmp_set_orientation>:
 *  @e inv_orientation_matrix_to_scalar.
 *  @param[in]  orient  Gyro and accel orientation in body frame.
 *  @return     0 if successful.
 */
int dmp_set_orientation(unsigned short orient)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b088      	sub	sp, #32
 8003968:	af00      	add	r7, sp, #0
 800396a:	4603      	mov	r3, r0
 800396c:	80fb      	strh	r3, [r7, #6]
    unsigned char gyro_regs[3], accel_regs[3];
    const unsigned char gyro_axes[3] = {DINA4C, DINACD, DINA6C};
 800396e:	4a6e      	ldr	r2, [pc, #440]	@ (8003b28 <dmp_set_orientation+0x1c4>)
 8003970:	f107 0314 	add.w	r3, r7, #20
 8003974:	6812      	ldr	r2, [r2, #0]
 8003976:	4611      	mov	r1, r2
 8003978:	8019      	strh	r1, [r3, #0]
 800397a:	3302      	adds	r3, #2
 800397c:	0c12      	lsrs	r2, r2, #16
 800397e:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_axes[3] = {DINA0C, DINAC9, DINA2C};
 8003980:	4a6a      	ldr	r2, [pc, #424]	@ (8003b2c <dmp_set_orientation+0x1c8>)
 8003982:	f107 0310 	add.w	r3, r7, #16
 8003986:	6812      	ldr	r2, [r2, #0]
 8003988:	4611      	mov	r1, r2
 800398a:	8019      	strh	r1, [r3, #0]
 800398c:	3302      	adds	r3, #2
 800398e:	0c12      	lsrs	r2, r2, #16
 8003990:	701a      	strb	r2, [r3, #0]
    const unsigned char gyro_sign[3] = {DINA36, DINA56, DINA76};
 8003992:	4a67      	ldr	r2, [pc, #412]	@ (8003b30 <dmp_set_orientation+0x1cc>)
 8003994:	f107 030c 	add.w	r3, r7, #12
 8003998:	6812      	ldr	r2, [r2, #0]
 800399a:	4611      	mov	r1, r2
 800399c:	8019      	strh	r1, [r3, #0]
 800399e:	3302      	adds	r3, #2
 80039a0:	0c12      	lsrs	r2, r2, #16
 80039a2:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_sign[3] = {DINA26, DINA46, DINA66};
 80039a4:	4a63      	ldr	r2, [pc, #396]	@ (8003b34 <dmp_set_orientation+0x1d0>)
 80039a6:	f107 0308 	add.w	r3, r7, #8
 80039aa:	6812      	ldr	r2, [r2, #0]
 80039ac:	4611      	mov	r1, r2
 80039ae:	8019      	strh	r1, [r3, #0]
 80039b0:	3302      	adds	r3, #2
 80039b2:	0c12      	lsrs	r2, r2, #16
 80039b4:	701a      	strb	r2, [r3, #0]

    gyro_regs[0] = gyro_axes[orient & 3];
 80039b6:	88fb      	ldrh	r3, [r7, #6]
 80039b8:	f003 0303 	and.w	r3, r3, #3
 80039bc:	3320      	adds	r3, #32
 80039be:	443b      	add	r3, r7
 80039c0:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80039c4:	773b      	strb	r3, [r7, #28]
    gyro_regs[1] = gyro_axes[(orient >> 3) & 3];
 80039c6:	88fb      	ldrh	r3, [r7, #6]
 80039c8:	08db      	lsrs	r3, r3, #3
 80039ca:	b29b      	uxth	r3, r3
 80039cc:	f003 0303 	and.w	r3, r3, #3
 80039d0:	3320      	adds	r3, #32
 80039d2:	443b      	add	r3, r7
 80039d4:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80039d8:	777b      	strb	r3, [r7, #29]
    gyro_regs[2] = gyro_axes[(orient >> 6) & 3];
 80039da:	88fb      	ldrh	r3, [r7, #6]
 80039dc:	099b      	lsrs	r3, r3, #6
 80039de:	b29b      	uxth	r3, r3
 80039e0:	f003 0303 	and.w	r3, r3, #3
 80039e4:	3320      	adds	r3, #32
 80039e6:	443b      	add	r3, r7
 80039e8:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80039ec:	77bb      	strb	r3, [r7, #30]
    accel_regs[0] = accel_axes[orient & 3];
 80039ee:	88fb      	ldrh	r3, [r7, #6]
 80039f0:	f003 0303 	and.w	r3, r3, #3
 80039f4:	3320      	adds	r3, #32
 80039f6:	443b      	add	r3, r7
 80039f8:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80039fc:	763b      	strb	r3, [r7, #24]
    accel_regs[1] = accel_axes[(orient >> 3) & 3];
 80039fe:	88fb      	ldrh	r3, [r7, #6]
 8003a00:	08db      	lsrs	r3, r3, #3
 8003a02:	b29b      	uxth	r3, r3
 8003a04:	f003 0303 	and.w	r3, r3, #3
 8003a08:	3320      	adds	r3, #32
 8003a0a:	443b      	add	r3, r7
 8003a0c:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8003a10:	767b      	strb	r3, [r7, #25]
    accel_regs[2] = accel_axes[(orient >> 6) & 3];
 8003a12:	88fb      	ldrh	r3, [r7, #6]
 8003a14:	099b      	lsrs	r3, r3, #6
 8003a16:	b29b      	uxth	r3, r3
 8003a18:	f003 0303 	and.w	r3, r3, #3
 8003a1c:	3320      	adds	r3, #32
 8003a1e:	443b      	add	r3, r7
 8003a20:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8003a24:	76bb      	strb	r3, [r7, #26]

    /* Chip-to-body, axes only. */
    if (mpu_write_mem(FCFG_1, 3, gyro_regs))
 8003a26:	f107 031c 	add.w	r3, r7, #28
 8003a2a:	461a      	mov	r2, r3
 8003a2c:	2103      	movs	r1, #3
 8003a2e:	f240 4026 	movw	r0, #1062	@ 0x426
 8003a32:	f7ff fdcd 	bl	80035d0 <mpu_write_mem>
 8003a36:	4603      	mov	r3, r0
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d002      	beq.n	8003a42 <dmp_set_orientation+0xde>
        return -1;
 8003a3c:	f04f 33ff 	mov.w	r3, #4294967295
 8003a40:	e06e      	b.n	8003b20 <dmp_set_orientation+0x1bc>
    if (mpu_write_mem(FCFG_2, 3, accel_regs))
 8003a42:	f107 0318 	add.w	r3, r7, #24
 8003a46:	461a      	mov	r2, r3
 8003a48:	2103      	movs	r1, #3
 8003a4a:	f240 402a 	movw	r0, #1066	@ 0x42a
 8003a4e:	f7ff fdbf 	bl	80035d0 <mpu_write_mem>
 8003a52:	4603      	mov	r3, r0
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d002      	beq.n	8003a5e <dmp_set_orientation+0xfa>
        return -1;
 8003a58:	f04f 33ff 	mov.w	r3, #4294967295
 8003a5c:	e060      	b.n	8003b20 <dmp_set_orientation+0x1bc>

    memcpy(gyro_regs, gyro_sign, 3);
 8003a5e:	f107 031c 	add.w	r3, r7, #28
 8003a62:	f107 020c 	add.w	r2, r7, #12
 8003a66:	6812      	ldr	r2, [r2, #0]
 8003a68:	4611      	mov	r1, r2
 8003a6a:	8019      	strh	r1, [r3, #0]
 8003a6c:	3302      	adds	r3, #2
 8003a6e:	0c12      	lsrs	r2, r2, #16
 8003a70:	701a      	strb	r2, [r3, #0]
    memcpy(accel_regs, accel_sign, 3);
 8003a72:	f107 0318 	add.w	r3, r7, #24
 8003a76:	f107 0208 	add.w	r2, r7, #8
 8003a7a:	6812      	ldr	r2, [r2, #0]
 8003a7c:	4611      	mov	r1, r2
 8003a7e:	8019      	strh	r1, [r3, #0]
 8003a80:	3302      	adds	r3, #2
 8003a82:	0c12      	lsrs	r2, r2, #16
 8003a84:	701a      	strb	r2, [r3, #0]
    if (orient & 4) {
 8003a86:	88fb      	ldrh	r3, [r7, #6]
 8003a88:	f003 0304 	and.w	r3, r3, #4
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d009      	beq.n	8003aa4 <dmp_set_orientation+0x140>
        gyro_regs[0] |= 1;
 8003a90:	7f3b      	ldrb	r3, [r7, #28]
 8003a92:	f043 0301 	orr.w	r3, r3, #1
 8003a96:	b2db      	uxtb	r3, r3
 8003a98:	773b      	strb	r3, [r7, #28]
        accel_regs[0] |= 1;
 8003a9a:	7e3b      	ldrb	r3, [r7, #24]
 8003a9c:	f043 0301 	orr.w	r3, r3, #1
 8003aa0:	b2db      	uxtb	r3, r3
 8003aa2:	763b      	strb	r3, [r7, #24]
    }
    if (orient & 0x20) {
 8003aa4:	88fb      	ldrh	r3, [r7, #6]
 8003aa6:	f003 0320 	and.w	r3, r3, #32
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d009      	beq.n	8003ac2 <dmp_set_orientation+0x15e>
        gyro_regs[1] |= 1;
 8003aae:	7f7b      	ldrb	r3, [r7, #29]
 8003ab0:	f043 0301 	orr.w	r3, r3, #1
 8003ab4:	b2db      	uxtb	r3, r3
 8003ab6:	777b      	strb	r3, [r7, #29]
        accel_regs[1] |= 1;
 8003ab8:	7e7b      	ldrb	r3, [r7, #25]
 8003aba:	f043 0301 	orr.w	r3, r3, #1
 8003abe:	b2db      	uxtb	r3, r3
 8003ac0:	767b      	strb	r3, [r7, #25]
    }
    if (orient & 0x100) {
 8003ac2:	88fb      	ldrh	r3, [r7, #6]
 8003ac4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d009      	beq.n	8003ae0 <dmp_set_orientation+0x17c>
        gyro_regs[2] |= 1;
 8003acc:	7fbb      	ldrb	r3, [r7, #30]
 8003ace:	f043 0301 	orr.w	r3, r3, #1
 8003ad2:	b2db      	uxtb	r3, r3
 8003ad4:	77bb      	strb	r3, [r7, #30]
        accel_regs[2] |= 1;
 8003ad6:	7ebb      	ldrb	r3, [r7, #26]
 8003ad8:	f043 0301 	orr.w	r3, r3, #1
 8003adc:	b2db      	uxtb	r3, r3
 8003ade:	76bb      	strb	r3, [r7, #26]
    }

    /* Chip-to-body, sign only. */
    if (mpu_write_mem(FCFG_3, 3, gyro_regs))
 8003ae0:	f107 031c 	add.w	r3, r7, #28
 8003ae4:	461a      	mov	r2, r3
 8003ae6:	2103      	movs	r1, #3
 8003ae8:	f44f 6088 	mov.w	r0, #1088	@ 0x440
 8003aec:	f7ff fd70 	bl	80035d0 <mpu_write_mem>
 8003af0:	4603      	mov	r3, r0
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d002      	beq.n	8003afc <dmp_set_orientation+0x198>
        return -1;
 8003af6:	f04f 33ff 	mov.w	r3, #4294967295
 8003afa:	e011      	b.n	8003b20 <dmp_set_orientation+0x1bc>
    if (mpu_write_mem(FCFG_7, 3, accel_regs))
 8003afc:	f107 0318 	add.w	r3, r7, #24
 8003b00:	461a      	mov	r2, r3
 8003b02:	2103      	movs	r1, #3
 8003b04:	f240 4031 	movw	r0, #1073	@ 0x431
 8003b08:	f7ff fd62 	bl	80035d0 <mpu_write_mem>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d002      	beq.n	8003b18 <dmp_set_orientation+0x1b4>
        return -1;
 8003b12:	f04f 33ff 	mov.w	r3, #4294967295
 8003b16:	e003      	b.n	8003b20 <dmp_set_orientation+0x1bc>
    dmp.orient = orient;
 8003b18:	4a07      	ldr	r2, [pc, #28]	@ (8003b38 <dmp_set_orientation+0x1d4>)
 8003b1a:	88fb      	ldrh	r3, [r7, #6]
 8003b1c:	8113      	strh	r3, [r2, #8]
    return 0;
 8003b1e:	2300      	movs	r3, #0
}
 8003b20:	4618      	mov	r0, r3
 8003b22:	3720      	adds	r7, #32
 8003b24:	46bd      	mov	sp, r7
 8003b26:	bd80      	pop	{r7, pc}
 8003b28:	08008c54 	.word	0x08008c54
 8003b2c:	08008c58 	.word	0x08008c58
 8003b30:	08008c5c 	.word	0x08008c5c
 8003b34:	08008c60 	.word	0x08008c60
 8003b38:	200000b4 	.word	0x200000b4

08003b3c <dmp_set_gyro_bias>:
 *  overwrite the biases written to this location once a new one is computed.
 *  @param[in]  bias    Gyro biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_gyro_bias(long *bias)
{
 8003b3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b40:	b08c      	sub	sp, #48	@ 0x30
 8003b42:	af00      	add	r7, sp, #0
 8003b44:	61f8      	str	r0, [r7, #28]
    long gyro_bias_body[3];
    unsigned char regs[4];

    gyro_bias_body[0] = bias[dmp.orient & 3];
 8003b46:	4b80      	ldr	r3, [pc, #512]	@ (8003d48 <dmp_set_gyro_bias+0x20c>)
 8003b48:	891b      	ldrh	r3, [r3, #8]
 8003b4a:	f003 0303 	and.w	r3, r3, #3
 8003b4e:	009b      	lsls	r3, r3, #2
 8003b50:	69fa      	ldr	r2, [r7, #28]
 8003b52:	4413      	add	r3, r2
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	627b      	str	r3, [r7, #36]	@ 0x24
    if (dmp.orient & 4)
 8003b58:	4b7b      	ldr	r3, [pc, #492]	@ (8003d48 <dmp_set_gyro_bias+0x20c>)
 8003b5a:	891b      	ldrh	r3, [r3, #8]
 8003b5c:	f003 0304 	and.w	r3, r3, #4
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d002      	beq.n	8003b6a <dmp_set_gyro_bias+0x2e>
        gyro_bias_body[0] *= -1;
 8003b64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b66:	425b      	negs	r3, r3
 8003b68:	627b      	str	r3, [r7, #36]	@ 0x24
    gyro_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 8003b6a:	4b77      	ldr	r3, [pc, #476]	@ (8003d48 <dmp_set_gyro_bias+0x20c>)
 8003b6c:	891b      	ldrh	r3, [r3, #8]
 8003b6e:	08db      	lsrs	r3, r3, #3
 8003b70:	b29b      	uxth	r3, r3
 8003b72:	f003 0303 	and.w	r3, r3, #3
 8003b76:	009b      	lsls	r3, r3, #2
 8003b78:	69fa      	ldr	r2, [r7, #28]
 8003b7a:	4413      	add	r3, r2
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (dmp.orient & 0x20)
 8003b80:	4b71      	ldr	r3, [pc, #452]	@ (8003d48 <dmp_set_gyro_bias+0x20c>)
 8003b82:	891b      	ldrh	r3, [r3, #8]
 8003b84:	f003 0320 	and.w	r3, r3, #32
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d002      	beq.n	8003b92 <dmp_set_gyro_bias+0x56>
        gyro_bias_body[1] *= -1;
 8003b8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b8e:	425b      	negs	r3, r3
 8003b90:	62bb      	str	r3, [r7, #40]	@ 0x28
    gyro_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 8003b92:	4b6d      	ldr	r3, [pc, #436]	@ (8003d48 <dmp_set_gyro_bias+0x20c>)
 8003b94:	891b      	ldrh	r3, [r3, #8]
 8003b96:	099b      	lsrs	r3, r3, #6
 8003b98:	b29b      	uxth	r3, r3
 8003b9a:	f003 0303 	and.w	r3, r3, #3
 8003b9e:	009b      	lsls	r3, r3, #2
 8003ba0:	69fa      	ldr	r2, [r7, #28]
 8003ba2:	4413      	add	r3, r2
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (dmp.orient & 0x100)
 8003ba8:	4b67      	ldr	r3, [pc, #412]	@ (8003d48 <dmp_set_gyro_bias+0x20c>)
 8003baa:	891b      	ldrh	r3, [r3, #8]
 8003bac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d002      	beq.n	8003bba <dmp_set_gyro_bias+0x7e>
        gyro_bias_body[2] *= -1;
 8003bb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bb6:	425b      	negs	r3, r3
 8003bb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
#ifdef EMPL_NO_64BIT
    gyro_bias_body[0] = (long)(((float)gyro_bias_body[0] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[1] = (long)(((float)gyro_bias_body[1] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[2] = (long)(((float)gyro_bias_body[2] * GYRO_SF) / 1073741824.f);
#else
    gyro_bias_body[0] = (long)(((long long)gyro_bias_body[0] * GYRO_SF) >> 30);
 8003bba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bbc:	17da      	asrs	r2, r3, #31
 8003bbe:	613b      	str	r3, [r7, #16]
 8003bc0:	617a      	str	r2, [r7, #20]
 8003bc2:	4b62      	ldr	r3, [pc, #392]	@ (8003d4c <dmp_set_gyro_bias+0x210>)
 8003bc4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003bc8:	460a      	mov	r2, r1
 8003bca:	fb03 f202 	mul.w	r2, r3, r2
 8003bce:	2300      	movs	r3, #0
 8003bd0:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8003bd4:	4601      	mov	r1, r0
 8003bd6:	fb01 f303 	mul.w	r3, r1, r3
 8003bda:	4413      	add	r3, r2
 8003bdc:	4a5b      	ldr	r2, [pc, #364]	@ (8003d4c <dmp_set_gyro_bias+0x210>)
 8003bde:	6939      	ldr	r1, [r7, #16]
 8003be0:	fba1 ab02 	umull	sl, fp, r1, r2
 8003be4:	445b      	add	r3, fp
 8003be6:	469b      	mov	fp, r3
 8003be8:	f04f 0200 	mov.w	r2, #0
 8003bec:	f04f 0300 	mov.w	r3, #0
 8003bf0:	ea4f 729a 	mov.w	r2, sl, lsr #30
 8003bf4:	ea42 028b 	orr.w	r2, r2, fp, lsl #2
 8003bf8:	ea4f 73ab 	mov.w	r3, fp, asr #30
 8003bfc:	4613      	mov	r3, r2
 8003bfe:	627b      	str	r3, [r7, #36]	@ 0x24
    gyro_bias_body[1] = (long)(((long long)gyro_bias_body[1] * GYRO_SF) >> 30);
 8003c00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c02:	17da      	asrs	r2, r3, #31
 8003c04:	60bb      	str	r3, [r7, #8]
 8003c06:	60fa      	str	r2, [r7, #12]
 8003c08:	4b50      	ldr	r3, [pc, #320]	@ (8003d4c <dmp_set_gyro_bias+0x210>)
 8003c0a:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003c0e:	465a      	mov	r2, fp
 8003c10:	fb03 f202 	mul.w	r2, r3, r2
 8003c14:	2300      	movs	r3, #0
 8003c16:	4651      	mov	r1, sl
 8003c18:	fb01 f303 	mul.w	r3, r1, r3
 8003c1c:	4413      	add	r3, r2
 8003c1e:	4a4b      	ldr	r2, [pc, #300]	@ (8003d4c <dmp_set_gyro_bias+0x210>)
 8003c20:	4651      	mov	r1, sl
 8003c22:	fba1 8902 	umull	r8, r9, r1, r2
 8003c26:	444b      	add	r3, r9
 8003c28:	4699      	mov	r9, r3
 8003c2a:	f04f 0200 	mov.w	r2, #0
 8003c2e:	f04f 0300 	mov.w	r3, #0
 8003c32:	ea4f 7298 	mov.w	r2, r8, lsr #30
 8003c36:	ea42 0289 	orr.w	r2, r2, r9, lsl #2
 8003c3a:	ea4f 73a9 	mov.w	r3, r9, asr #30
 8003c3e:	4613      	mov	r3, r2
 8003c40:	62bb      	str	r3, [r7, #40]	@ 0x28
    gyro_bias_body[2] = (long)(((long long)gyro_bias_body[2] * GYRO_SF) >> 30);
 8003c42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c44:	17da      	asrs	r2, r3, #31
 8003c46:	603b      	str	r3, [r7, #0]
 8003c48:	607a      	str	r2, [r7, #4]
 8003c4a:	4b40      	ldr	r3, [pc, #256]	@ (8003d4c <dmp_set_gyro_bias+0x210>)
 8003c4c:	e9d7 8900 	ldrd	r8, r9, [r7]
 8003c50:	464a      	mov	r2, r9
 8003c52:	fb03 f202 	mul.w	r2, r3, r2
 8003c56:	2300      	movs	r3, #0
 8003c58:	4641      	mov	r1, r8
 8003c5a:	fb01 f303 	mul.w	r3, r1, r3
 8003c5e:	4413      	add	r3, r2
 8003c60:	4a3a      	ldr	r2, [pc, #232]	@ (8003d4c <dmp_set_gyro_bias+0x210>)
 8003c62:	4641      	mov	r1, r8
 8003c64:	fba1 4502 	umull	r4, r5, r1, r2
 8003c68:	442b      	add	r3, r5
 8003c6a:	461d      	mov	r5, r3
 8003c6c:	f04f 0200 	mov.w	r2, #0
 8003c70:	f04f 0300 	mov.w	r3, #0
 8003c74:	0fa2      	lsrs	r2, r4, #30
 8003c76:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 8003c7a:	17ab      	asrs	r3, r5, #30
 8003c7c:	4613      	mov	r3, r2
 8003c7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
#endif

    regs[0] = (unsigned char)((gyro_bias_body[0] >> 24) & 0xFF);
 8003c80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c82:	161b      	asrs	r3, r3, #24
 8003c84:	b2db      	uxtb	r3, r3
 8003c86:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[0] >> 16) & 0xFF);
 8003c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c8c:	141b      	asrs	r3, r3, #16
 8003c8e:	b2db      	uxtb	r3, r3
 8003c90:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[0] >> 8) & 0xFF);
 8003c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c96:	121b      	asrs	r3, r3, #8
 8003c98:	b2db      	uxtb	r3, r3
 8003c9a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[0] & 0xFF);
 8003c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ca0:	b2db      	uxtb	r3, r3
 8003ca2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (mpu_write_mem(D_EXT_GYRO_BIAS_X, 4, regs))
 8003ca6:	f107 0320 	add.w	r3, r7, #32
 8003caa:	461a      	mov	r2, r3
 8003cac:	2104      	movs	r1, #4
 8003cae:	f44f 7074 	mov.w	r0, #976	@ 0x3d0
 8003cb2:	f7ff fc8d 	bl	80035d0 <mpu_write_mem>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d002      	beq.n	8003cc2 <dmp_set_gyro_bias+0x186>
        return -1;
 8003cbc:	f04f 33ff 	mov.w	r3, #4294967295
 8003cc0:	e03c      	b.n	8003d3c <dmp_set_gyro_bias+0x200>

    regs[0] = (unsigned char)((gyro_bias_body[1] >> 24) & 0xFF);
 8003cc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cc4:	161b      	asrs	r3, r3, #24
 8003cc6:	b2db      	uxtb	r3, r3
 8003cc8:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[1] >> 16) & 0xFF);
 8003ccc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cce:	141b      	asrs	r3, r3, #16
 8003cd0:	b2db      	uxtb	r3, r3
 8003cd2:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[1] >> 8) & 0xFF);
 8003cd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cd8:	121b      	asrs	r3, r3, #8
 8003cda:	b2db      	uxtb	r3, r3
 8003cdc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[1] & 0xFF);
 8003ce0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ce2:	b2db      	uxtb	r3, r3
 8003ce4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (mpu_write_mem(D_EXT_GYRO_BIAS_Y, 4, regs))
 8003ce8:	f107 0320 	add.w	r3, r7, #32
 8003cec:	461a      	mov	r2, r3
 8003cee:	2104      	movs	r1, #4
 8003cf0:	f44f 7075 	mov.w	r0, #980	@ 0x3d4
 8003cf4:	f7ff fc6c 	bl	80035d0 <mpu_write_mem>
 8003cf8:	4603      	mov	r3, r0
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d002      	beq.n	8003d04 <dmp_set_gyro_bias+0x1c8>
        return -1;
 8003cfe:	f04f 33ff 	mov.w	r3, #4294967295
 8003d02:	e01b      	b.n	8003d3c <dmp_set_gyro_bias+0x200>

    regs[0] = (unsigned char)((gyro_bias_body[2] >> 24) & 0xFF);
 8003d04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d06:	161b      	asrs	r3, r3, #24
 8003d08:	b2db      	uxtb	r3, r3
 8003d0a:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[2] >> 16) & 0xFF);
 8003d0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d10:	141b      	asrs	r3, r3, #16
 8003d12:	b2db      	uxtb	r3, r3
 8003d14:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[2] >> 8) & 0xFF);
 8003d18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d1a:	121b      	asrs	r3, r3, #8
 8003d1c:	b2db      	uxtb	r3, r3
 8003d1e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[2] & 0xFF);
 8003d22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d24:	b2db      	uxtb	r3, r3
 8003d26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    return mpu_write_mem(D_EXT_GYRO_BIAS_Z, 4, regs);
 8003d2a:	f107 0320 	add.w	r3, r7, #32
 8003d2e:	461a      	mov	r2, r3
 8003d30:	2104      	movs	r1, #4
 8003d32:	f44f 7076 	mov.w	r0, #984	@ 0x3d8
 8003d36:	f7ff fc4b 	bl	80035d0 <mpu_write_mem>
 8003d3a:	4603      	mov	r3, r0
}
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	3730      	adds	r7, #48	@ 0x30
 8003d40:	46bd      	mov	sp, r7
 8003d42:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d46:	bf00      	nop
 8003d48:	200000b4 	.word	0x200000b4
 8003d4c:	02cae309 	.word	0x02cae309

08003d50 <dmp_set_accel_bias>:
 *  These biases will be removed from the DMP 6-axis quaternion.
 *  @param[in]  bias    Accel biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_accel_bias(long *bias)
{
 8003d50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d54:	b094      	sub	sp, #80	@ 0x50
 8003d56:	af00      	add	r7, sp, #0
 8003d58:	6278      	str	r0, [r7, #36]	@ 0x24
    long accel_bias_body[3];
    unsigned char regs[12];
    long long accel_sf;
    unsigned short accel_sens;

    mpu_get_accel_sens(&accel_sens);
 8003d5a:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f7fe faf2 	bl	8002348 <mpu_get_accel_sens>
    accel_sf = (long long)accel_sens << 15;
 8003d64:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003d66:	b29b      	uxth	r3, r3
 8003d68:	2200      	movs	r2, #0
 8003d6a:	613b      	str	r3, [r7, #16]
 8003d6c:	617a      	str	r2, [r7, #20]
 8003d6e:	f04f 0200 	mov.w	r2, #0
 8003d72:	f04f 0300 	mov.w	r3, #0
 8003d76:	6979      	ldr	r1, [r7, #20]
 8003d78:	03cb      	lsls	r3, r1, #15
 8003d7a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003d7e:	4684      	mov	ip, r0
 8003d80:	ea43 435c 	orr.w	r3, r3, ip, lsr #17
 8003d84:	4601      	mov	r1, r0
 8003d86:	03ca      	lsls	r2, r1, #15
 8003d88:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    //__no_operation();
    __NOP();
 8003d8c:	bf00      	nop

    accel_bias_body[0] = bias[dmp.orient & 3];
 8003d8e:	4b72      	ldr	r3, [pc, #456]	@ (8003f58 <dmp_set_accel_bias+0x208>)
 8003d90:	891b      	ldrh	r3, [r3, #8]
 8003d92:	f003 0303 	and.w	r3, r3, #3
 8003d96:	009b      	lsls	r3, r3, #2
 8003d98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d9a:	4413      	add	r3, r2
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (dmp.orient & 4)
 8003da0:	4b6d      	ldr	r3, [pc, #436]	@ (8003f58 <dmp_set_accel_bias+0x208>)
 8003da2:	891b      	ldrh	r3, [r3, #8]
 8003da4:	f003 0304 	and.w	r3, r3, #4
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d002      	beq.n	8003db2 <dmp_set_accel_bias+0x62>
        accel_bias_body[0] *= -1;
 8003dac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003dae:	425b      	negs	r3, r3
 8003db0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    accel_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 8003db2:	4b69      	ldr	r3, [pc, #420]	@ (8003f58 <dmp_set_accel_bias+0x208>)
 8003db4:	891b      	ldrh	r3, [r3, #8]
 8003db6:	08db      	lsrs	r3, r3, #3
 8003db8:	b29b      	uxth	r3, r3
 8003dba:	f003 0303 	and.w	r3, r3, #3
 8003dbe:	009b      	lsls	r3, r3, #2
 8003dc0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dc2:	4413      	add	r3, r2
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	643b      	str	r3, [r7, #64]	@ 0x40
    if (dmp.orient & 0x20)
 8003dc8:	4b63      	ldr	r3, [pc, #396]	@ (8003f58 <dmp_set_accel_bias+0x208>)
 8003dca:	891b      	ldrh	r3, [r3, #8]
 8003dcc:	f003 0320 	and.w	r3, r3, #32
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d002      	beq.n	8003dda <dmp_set_accel_bias+0x8a>
        accel_bias_body[1] *= -1;
 8003dd4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003dd6:	425b      	negs	r3, r3
 8003dd8:	643b      	str	r3, [r7, #64]	@ 0x40
    accel_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 8003dda:	4b5f      	ldr	r3, [pc, #380]	@ (8003f58 <dmp_set_accel_bias+0x208>)
 8003ddc:	891b      	ldrh	r3, [r3, #8]
 8003dde:	099b      	lsrs	r3, r3, #6
 8003de0:	b29b      	uxth	r3, r3
 8003de2:	f003 0303 	and.w	r3, r3, #3
 8003de6:	009b      	lsls	r3, r3, #2
 8003de8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dea:	4413      	add	r3, r2
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	647b      	str	r3, [r7, #68]	@ 0x44
    if (dmp.orient & 0x100)
 8003df0:	4b59      	ldr	r3, [pc, #356]	@ (8003f58 <dmp_set_accel_bias+0x208>)
 8003df2:	891b      	ldrh	r3, [r3, #8]
 8003df4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d002      	beq.n	8003e02 <dmp_set_accel_bias+0xb2>
        accel_bias_body[2] *= -1;
 8003dfc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003dfe:	425b      	negs	r3, r3
 8003e00:	647b      	str	r3, [r7, #68]	@ 0x44
#ifdef EMPL_NO_64BIT
    accel_bias_body[0] = (long)(((float)accel_bias_body[0] * accel_sf) / 1073741824.f);
    accel_bias_body[1] = (long)(((float)accel_bias_body[1] * accel_sf) / 1073741824.f);
    accel_bias_body[2] = (long)(((float)accel_bias_body[2] * accel_sf) / 1073741824.f);
#else
    accel_bias_body[0] = (long)(((long long)accel_bias_body[0] * accel_sf) >> 30);
 8003e02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e04:	17da      	asrs	r2, r3, #31
 8003e06:	61bb      	str	r3, [r7, #24]
 8003e08:	61fa      	str	r2, [r7, #28]
 8003e0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003e0c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003e10:	460a      	mov	r2, r1
 8003e12:	fb02 f203 	mul.w	r2, r2, r3
 8003e16:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003e18:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8003e1c:	4601      	mov	r1, r0
 8003e1e:	fb01 f303 	mul.w	r3, r1, r3
 8003e22:	4413      	add	r3, r2
 8003e24:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003e26:	69b9      	ldr	r1, [r7, #24]
 8003e28:	fba2 ab01 	umull	sl, fp, r2, r1
 8003e2c:	445b      	add	r3, fp
 8003e2e:	469b      	mov	fp, r3
 8003e30:	f04f 0200 	mov.w	r2, #0
 8003e34:	f04f 0300 	mov.w	r3, #0
 8003e38:	ea4f 729a 	mov.w	r2, sl, lsr #30
 8003e3c:	ea42 028b 	orr.w	r2, r2, fp, lsl #2
 8003e40:	ea4f 73ab 	mov.w	r3, fp, asr #30
 8003e44:	4613      	mov	r3, r2
 8003e46:	63fb      	str	r3, [r7, #60]	@ 0x3c
    accel_bias_body[1] = (long)(((long long)accel_bias_body[1] * accel_sf) >> 30);
 8003e48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e4a:	17da      	asrs	r2, r3, #31
 8003e4c:	60bb      	str	r3, [r7, #8]
 8003e4e:	60fa      	str	r2, [r7, #12]
 8003e50:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003e52:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003e56:	465a      	mov	r2, fp
 8003e58:	fb02 f203 	mul.w	r2, r2, r3
 8003e5c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003e5e:	4651      	mov	r1, sl
 8003e60:	fb01 f303 	mul.w	r3, r1, r3
 8003e64:	4413      	add	r3, r2
 8003e66:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003e68:	4651      	mov	r1, sl
 8003e6a:	fba2 8901 	umull	r8, r9, r2, r1
 8003e6e:	444b      	add	r3, r9
 8003e70:	4699      	mov	r9, r3
 8003e72:	f04f 0200 	mov.w	r2, #0
 8003e76:	f04f 0300 	mov.w	r3, #0
 8003e7a:	ea4f 7298 	mov.w	r2, r8, lsr #30
 8003e7e:	ea42 0289 	orr.w	r2, r2, r9, lsl #2
 8003e82:	ea4f 73a9 	mov.w	r3, r9, asr #30
 8003e86:	4613      	mov	r3, r2
 8003e88:	643b      	str	r3, [r7, #64]	@ 0x40
    accel_bias_body[2] = (long)(((long long)accel_bias_body[2] * accel_sf) >> 30);
 8003e8a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003e8c:	17da      	asrs	r2, r3, #31
 8003e8e:	603b      	str	r3, [r7, #0]
 8003e90:	607a      	str	r2, [r7, #4]
 8003e92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003e94:	e9d7 8900 	ldrd	r8, r9, [r7]
 8003e98:	464a      	mov	r2, r9
 8003e9a:	fb02 f203 	mul.w	r2, r2, r3
 8003e9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003ea0:	4641      	mov	r1, r8
 8003ea2:	fb01 f303 	mul.w	r3, r1, r3
 8003ea6:	4413      	add	r3, r2
 8003ea8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003eaa:	4641      	mov	r1, r8
 8003eac:	fba2 4501 	umull	r4, r5, r2, r1
 8003eb0:	442b      	add	r3, r5
 8003eb2:	461d      	mov	r5, r3
 8003eb4:	f04f 0200 	mov.w	r2, #0
 8003eb8:	f04f 0300 	mov.w	r3, #0
 8003ebc:	0fa2      	lsrs	r2, r4, #30
 8003ebe:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 8003ec2:	17ab      	asrs	r3, r5, #30
 8003ec4:	4613      	mov	r3, r2
 8003ec6:	647b      	str	r3, [r7, #68]	@ 0x44
#endif

    regs[0] = (unsigned char)((accel_bias_body[0] >> 24) & 0xFF);
 8003ec8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003eca:	161b      	asrs	r3, r3, #24
 8003ecc:	b2db      	uxtb	r3, r3
 8003ece:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    regs[1] = (unsigned char)((accel_bias_body[0] >> 16) & 0xFF);
 8003ed2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ed4:	141b      	asrs	r3, r3, #16
 8003ed6:	b2db      	uxtb	r3, r3
 8003ed8:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    regs[2] = (unsigned char)((accel_bias_body[0] >> 8) & 0xFF);
 8003edc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ede:	121b      	asrs	r3, r3, #8
 8003ee0:	b2db      	uxtb	r3, r3
 8003ee2:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
    regs[3] = (unsigned char)(accel_bias_body[0] & 0xFF);
 8003ee6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ee8:	b2db      	uxtb	r3, r3
 8003eea:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    regs[4] = (unsigned char)((accel_bias_body[1] >> 24) & 0xFF);
 8003eee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ef0:	161b      	asrs	r3, r3, #24
 8003ef2:	b2db      	uxtb	r3, r3
 8003ef4:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    regs[5] = (unsigned char)((accel_bias_body[1] >> 16) & 0xFF);
 8003ef8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003efa:	141b      	asrs	r3, r3, #16
 8003efc:	b2db      	uxtb	r3, r3
 8003efe:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    regs[6] = (unsigned char)((accel_bias_body[1] >> 8) & 0xFF);
 8003f02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f04:	121b      	asrs	r3, r3, #8
 8003f06:	b2db      	uxtb	r3, r3
 8003f08:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    regs[7] = (unsigned char)(accel_bias_body[1] & 0xFF);
 8003f0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f0e:	b2db      	uxtb	r3, r3
 8003f10:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    regs[8] = (unsigned char)((accel_bias_body[2] >> 24) & 0xFF);
 8003f14:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f16:	161b      	asrs	r3, r3, #24
 8003f18:	b2db      	uxtb	r3, r3
 8003f1a:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
    regs[9] = (unsigned char)((accel_bias_body[2] >> 16) & 0xFF);
 8003f1e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f20:	141b      	asrs	r3, r3, #16
 8003f22:	b2db      	uxtb	r3, r3
 8003f24:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
    regs[10] = (unsigned char)((accel_bias_body[2] >> 8) & 0xFF);
 8003f28:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f2a:	121b      	asrs	r3, r3, #8
 8003f2c:	b2db      	uxtb	r3, r3
 8003f2e:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
    regs[11] = (unsigned char)(accel_bias_body[2] & 0xFF);
 8003f32:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f34:	b2db      	uxtb	r3, r3
 8003f36:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    return mpu_write_mem(D_ACCEL_BIAS, 12, regs);
 8003f3a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003f3e:	461a      	mov	r2, r3
 8003f40:	210c      	movs	r1, #12
 8003f42:	f44f 7025 	mov.w	r0, #660	@ 0x294
 8003f46:	f7ff fb43 	bl	80035d0 <mpu_write_mem>
 8003f4a:	4603      	mov	r3, r0
}
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	3750      	adds	r7, #80	@ 0x50
 8003f50:	46bd      	mov	sp, r7
 8003f52:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f56:	bf00      	nop
 8003f58:	200000b4 	.word	0x200000b4

08003f5c <dmp_set_fifo_rate>:
 *  Only used when DMP is on.
 *  @param[in]  rate    Desired fifo rate (Hz).
 *  @return     0 if successful.
 */
int dmp_set_fifo_rate(unsigned short rate)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b088      	sub	sp, #32
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	4603      	mov	r3, r0
 8003f64:	80fb      	strh	r3, [r7, #6]
    const unsigned char regs_end[12] = {DINAFE, DINAF2, DINAAB,
 8003f66:	4a1f      	ldr	r2, [pc, #124]	@ (8003fe4 <dmp_set_fifo_rate+0x88>)
 8003f68:	f107 0310 	add.w	r3, r7, #16
 8003f6c:	ca07      	ldmia	r2, {r0, r1, r2}
 8003f6e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        0xc4, DINAAA, DINAF1, DINADF, DINADF, 0xBB, 0xAF, DINADF, DINADF};
    unsigned short div;
    unsigned char tmp[8];

    if (rate > DMP_SAMPLE_RATE)
 8003f72:	88fb      	ldrh	r3, [r7, #6]
 8003f74:	2bc8      	cmp	r3, #200	@ 0xc8
 8003f76:	d902      	bls.n	8003f7e <dmp_set_fifo_rate+0x22>
        return -1;
 8003f78:	f04f 33ff 	mov.w	r3, #4294967295
 8003f7c:	e02e      	b.n	8003fdc <dmp_set_fifo_rate+0x80>
    div = DMP_SAMPLE_RATE / rate - 1;
 8003f7e:	88fb      	ldrh	r3, [r7, #6]
 8003f80:	22c8      	movs	r2, #200	@ 0xc8
 8003f82:	fb92 f3f3 	sdiv	r3, r2, r3
 8003f86:	b29b      	uxth	r3, r3
 8003f88:	3b01      	subs	r3, #1
 8003f8a:	83fb      	strh	r3, [r7, #30]
    tmp[0] = (unsigned char)((div >> 8) & 0xFF);
 8003f8c:	8bfb      	ldrh	r3, [r7, #30]
 8003f8e:	0a1b      	lsrs	r3, r3, #8
 8003f90:	b29b      	uxth	r3, r3
 8003f92:	b2db      	uxtb	r3, r3
 8003f94:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(div & 0xFF);
 8003f96:	8bfb      	ldrh	r3, [r7, #30]
 8003f98:	b2db      	uxtb	r3, r3
 8003f9a:	727b      	strb	r3, [r7, #9]
    if (mpu_write_mem(D_0_22, 2, tmp))
 8003f9c:	f107 0308 	add.w	r3, r7, #8
 8003fa0:	461a      	mov	r2, r3
 8003fa2:	2102      	movs	r1, #2
 8003fa4:	f240 2016 	movw	r0, #534	@ 0x216
 8003fa8:	f7ff fb12 	bl	80035d0 <mpu_write_mem>
 8003fac:	4603      	mov	r3, r0
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d002      	beq.n	8003fb8 <dmp_set_fifo_rate+0x5c>
        return -1;
 8003fb2:	f04f 33ff 	mov.w	r3, #4294967295
 8003fb6:	e011      	b.n	8003fdc <dmp_set_fifo_rate+0x80>
    if (mpu_write_mem(CFG_6, 12, (unsigned char*)regs_end))
 8003fb8:	f107 0310 	add.w	r3, r7, #16
 8003fbc:	461a      	mov	r2, r3
 8003fbe:	210c      	movs	r1, #12
 8003fc0:	f640 20c1 	movw	r0, #2753	@ 0xac1
 8003fc4:	f7ff fb04 	bl	80035d0 <mpu_write_mem>
 8003fc8:	4603      	mov	r3, r0
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d002      	beq.n	8003fd4 <dmp_set_fifo_rate+0x78>
        return -1;
 8003fce:	f04f 33ff 	mov.w	r3, #4294967295
 8003fd2:	e003      	b.n	8003fdc <dmp_set_fifo_rate+0x80>

    dmp.fifo_rate = rate;
 8003fd4:	4a04      	ldr	r2, [pc, #16]	@ (8003fe8 <dmp_set_fifo_rate+0x8c>)
 8003fd6:	88fb      	ldrh	r3, [r7, #6]
 8003fd8:	8193      	strh	r3, [r2, #12]
    return 0;
 8003fda:	2300      	movs	r3, #0
}
 8003fdc:	4618      	mov	r0, r3
 8003fde:	3720      	adds	r7, #32
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	bd80      	pop	{r7, pc}
 8003fe4:	08008c64 	.word	0x08008c64
 8003fe8:	200000b4 	.word	0x200000b4

08003fec <dmp_set_tap_thresh>:
 *  @param[in]  axis    1, 2, and 4 for XYZ accel, respectively.
 *  @param[in]  thresh  Tap threshold, in mg/ms.
 *  @return     0 if successful.
 */
int dmp_set_tap_thresh(unsigned char axis, unsigned short thresh)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b086      	sub	sp, #24
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	4603      	mov	r3, r0
 8003ff4:	460a      	mov	r2, r1
 8003ff6:	71fb      	strb	r3, [r7, #7]
 8003ff8:	4613      	mov	r3, r2
 8003ffa:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[4], accel_fsr;
    float scaled_thresh;
    unsigned short dmp_thresh, dmp_thresh_2;
    if (!(axis & TAP_XYZ) || thresh > 1600)
 8003ffc:	79fb      	ldrb	r3, [r7, #7]
 8003ffe:	f003 0307 	and.w	r3, r3, #7
 8004002:	2b00      	cmp	r3, #0
 8004004:	d003      	beq.n	800400e <dmp_set_tap_thresh+0x22>
 8004006:	88bb      	ldrh	r3, [r7, #4]
 8004008:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800400c:	d902      	bls.n	8004014 <dmp_set_tap_thresh+0x28>
        return -1;
 800400e:	f04f 33ff 	mov.w	r3, #4294967295
 8004012:	e107      	b.n	8004224 <dmp_set_tap_thresh+0x238>

    scaled_thresh = (float)thresh / DMP_SAMPLE_RATE;
 8004014:	88bb      	ldrh	r3, [r7, #4]
 8004016:	4618      	mov	r0, r3
 8004018:	f7fc f9ba 	bl	8000390 <__aeabi_ui2f>
 800401c:	4603      	mov	r3, r0
 800401e:	4983      	ldr	r1, [pc, #524]	@ (800422c <dmp_set_tap_thresh+0x240>)
 8004020:	4618      	mov	r0, r3
 8004022:	f7fc fac1 	bl	80005a8 <__aeabi_fdiv>
 8004026:	4603      	mov	r3, r0
 8004028:	613b      	str	r3, [r7, #16]

    mpu_get_accel_fsr(&accel_fsr);
 800402a:	f107 030b 	add.w	r3, r7, #11
 800402e:	4618      	mov	r0, r3
 8004030:	f7fd ff86 	bl	8001f40 <mpu_get_accel_fsr>
    switch (accel_fsr) {
 8004034:	7afb      	ldrb	r3, [r7, #11]
 8004036:	3b02      	subs	r3, #2
 8004038:	2b0e      	cmp	r3, #14
 800403a:	d879      	bhi.n	8004130 <dmp_set_tap_thresh+0x144>
 800403c:	a201      	add	r2, pc, #4	@ (adr r2, 8004044 <dmp_set_tap_thresh+0x58>)
 800403e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004042:	bf00      	nop
 8004044:	08004081 	.word	0x08004081
 8004048:	08004131 	.word	0x08004131
 800404c:	080040ad 	.word	0x080040ad
 8004050:	08004131 	.word	0x08004131
 8004054:	08004131 	.word	0x08004131
 8004058:	08004131 	.word	0x08004131
 800405c:	080040d9 	.word	0x080040d9
 8004060:	08004131 	.word	0x08004131
 8004064:	08004131 	.word	0x08004131
 8004068:	08004131 	.word	0x08004131
 800406c:	08004131 	.word	0x08004131
 8004070:	08004131 	.word	0x08004131
 8004074:	08004131 	.word	0x08004131
 8004078:	08004131 	.word	0x08004131
 800407c:	08004105 	.word	0x08004105
    case 2:
        dmp_thresh = (unsigned short)(scaled_thresh * 16384);
 8004080:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8004084:	6938      	ldr	r0, [r7, #16]
 8004086:	f7fc f9db 	bl	8000440 <__aeabi_fmul>
 800408a:	4603      	mov	r3, r0
 800408c:	4618      	mov	r0, r3
 800408e:	f7fc fbc3 	bl	8000818 <__aeabi_f2uiz>
 8004092:	4603      	mov	r3, r0
 8004094:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 12288);
 8004096:	4966      	ldr	r1, [pc, #408]	@ (8004230 <dmp_set_tap_thresh+0x244>)
 8004098:	6938      	ldr	r0, [r7, #16]
 800409a:	f7fc f9d1 	bl	8000440 <__aeabi_fmul>
 800409e:	4603      	mov	r3, r0
 80040a0:	4618      	mov	r0, r3
 80040a2:	f7fc fbb9 	bl	8000818 <__aeabi_f2uiz>
 80040a6:	4603      	mov	r3, r0
 80040a8:	82bb      	strh	r3, [r7, #20]
        break;
 80040aa:	e044      	b.n	8004136 <dmp_set_tap_thresh+0x14a>
    case 4:
        dmp_thresh = (unsigned short)(scaled_thresh * 8192);
 80040ac:	f04f 418c 	mov.w	r1, #1174405120	@ 0x46000000
 80040b0:	6938      	ldr	r0, [r7, #16]
 80040b2:	f7fc f9c5 	bl	8000440 <__aeabi_fmul>
 80040b6:	4603      	mov	r3, r0
 80040b8:	4618      	mov	r0, r3
 80040ba:	f7fc fbad 	bl	8000818 <__aeabi_f2uiz>
 80040be:	4603      	mov	r3, r0
 80040c0:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 6144);
 80040c2:	495c      	ldr	r1, [pc, #368]	@ (8004234 <dmp_set_tap_thresh+0x248>)
 80040c4:	6938      	ldr	r0, [r7, #16]
 80040c6:	f7fc f9bb 	bl	8000440 <__aeabi_fmul>
 80040ca:	4603      	mov	r3, r0
 80040cc:	4618      	mov	r0, r3
 80040ce:	f7fc fba3 	bl	8000818 <__aeabi_f2uiz>
 80040d2:	4603      	mov	r3, r0
 80040d4:	82bb      	strh	r3, [r7, #20]
        break;
 80040d6:	e02e      	b.n	8004136 <dmp_set_tap_thresh+0x14a>
    case 8:
        dmp_thresh = (unsigned short)(scaled_thresh * 4096);
 80040d8:	f04f 418b 	mov.w	r1, #1166016512	@ 0x45800000
 80040dc:	6938      	ldr	r0, [r7, #16]
 80040de:	f7fc f9af 	bl	8000440 <__aeabi_fmul>
 80040e2:	4603      	mov	r3, r0
 80040e4:	4618      	mov	r0, r3
 80040e6:	f7fc fb97 	bl	8000818 <__aeabi_f2uiz>
 80040ea:	4603      	mov	r3, r0
 80040ec:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 3072);
 80040ee:	4952      	ldr	r1, [pc, #328]	@ (8004238 <dmp_set_tap_thresh+0x24c>)
 80040f0:	6938      	ldr	r0, [r7, #16]
 80040f2:	f7fc f9a5 	bl	8000440 <__aeabi_fmul>
 80040f6:	4603      	mov	r3, r0
 80040f8:	4618      	mov	r0, r3
 80040fa:	f7fc fb8d 	bl	8000818 <__aeabi_f2uiz>
 80040fe:	4603      	mov	r3, r0
 8004100:	82bb      	strh	r3, [r7, #20]
        break;
 8004102:	e018      	b.n	8004136 <dmp_set_tap_thresh+0x14a>
    case 16:
        dmp_thresh = (unsigned short)(scaled_thresh * 2048);
 8004104:	f04f 418a 	mov.w	r1, #1157627904	@ 0x45000000
 8004108:	6938      	ldr	r0, [r7, #16]
 800410a:	f7fc f999 	bl	8000440 <__aeabi_fmul>
 800410e:	4603      	mov	r3, r0
 8004110:	4618      	mov	r0, r3
 8004112:	f7fc fb81 	bl	8000818 <__aeabi_f2uiz>
 8004116:	4603      	mov	r3, r0
 8004118:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 1536);
 800411a:	4948      	ldr	r1, [pc, #288]	@ (800423c <dmp_set_tap_thresh+0x250>)
 800411c:	6938      	ldr	r0, [r7, #16]
 800411e:	f7fc f98f 	bl	8000440 <__aeabi_fmul>
 8004122:	4603      	mov	r3, r0
 8004124:	4618      	mov	r0, r3
 8004126:	f7fc fb77 	bl	8000818 <__aeabi_f2uiz>
 800412a:	4603      	mov	r3, r0
 800412c:	82bb      	strh	r3, [r7, #20]
        break;
 800412e:	e002      	b.n	8004136 <dmp_set_tap_thresh+0x14a>
    default:
        return -1;
 8004130:	f04f 33ff 	mov.w	r3, #4294967295
 8004134:	e076      	b.n	8004224 <dmp_set_tap_thresh+0x238>
    }
    tmp[0] = (unsigned char)(dmp_thresh >> 8);
 8004136:	8afb      	ldrh	r3, [r7, #22]
 8004138:	0a1b      	lsrs	r3, r3, #8
 800413a:	b29b      	uxth	r3, r3
 800413c:	b2db      	uxtb	r3, r3
 800413e:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_thresh & 0xFF);
 8004140:	8afb      	ldrh	r3, [r7, #22]
 8004142:	b2db      	uxtb	r3, r3
 8004144:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)(dmp_thresh_2 >> 8);
 8004146:	8abb      	ldrh	r3, [r7, #20]
 8004148:	0a1b      	lsrs	r3, r3, #8
 800414a:	b29b      	uxth	r3, r3
 800414c:	b2db      	uxtb	r3, r3
 800414e:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(dmp_thresh_2 & 0xFF);
 8004150:	8abb      	ldrh	r3, [r7, #20]
 8004152:	b2db      	uxtb	r3, r3
 8004154:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X) {
 8004156:	79fb      	ldrb	r3, [r7, #7]
 8004158:	f003 0301 	and.w	r3, r3, #1
 800415c:	2b00      	cmp	r3, #0
 800415e:	d01c      	beq.n	800419a <dmp_set_tap_thresh+0x1ae>
        if (mpu_write_mem(DMP_TAP_THX, 2, tmp))
 8004160:	f107 030c 	add.w	r3, r7, #12
 8004164:	461a      	mov	r2, r3
 8004166:	2102      	movs	r1, #2
 8004168:	f44f 70ea 	mov.w	r0, #468	@ 0x1d4
 800416c:	f7ff fa30 	bl	80035d0 <mpu_write_mem>
 8004170:	4603      	mov	r3, r0
 8004172:	2b00      	cmp	r3, #0
 8004174:	d002      	beq.n	800417c <dmp_set_tap_thresh+0x190>
            return -1;
 8004176:	f04f 33ff 	mov.w	r3, #4294967295
 800417a:	e053      	b.n	8004224 <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_36, 2, tmp+2))
 800417c:	f107 030c 	add.w	r3, r7, #12
 8004180:	3302      	adds	r3, #2
 8004182:	461a      	mov	r2, r3
 8004184:	2102      	movs	r1, #2
 8004186:	f44f 7092 	mov.w	r0, #292	@ 0x124
 800418a:	f7ff fa21 	bl	80035d0 <mpu_write_mem>
 800418e:	4603      	mov	r3, r0
 8004190:	2b00      	cmp	r3, #0
 8004192:	d002      	beq.n	800419a <dmp_set_tap_thresh+0x1ae>
            return -1;
 8004194:	f04f 33ff 	mov.w	r3, #4294967295
 8004198:	e044      	b.n	8004224 <dmp_set_tap_thresh+0x238>
    }
    if (axis & TAP_Y) {
 800419a:	79fb      	ldrb	r3, [r7, #7]
 800419c:	f003 0302 	and.w	r3, r3, #2
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d01c      	beq.n	80041de <dmp_set_tap_thresh+0x1f2>
        if (mpu_write_mem(DMP_TAP_THY, 2, tmp))
 80041a4:	f107 030c 	add.w	r3, r7, #12
 80041a8:	461a      	mov	r2, r3
 80041aa:	2102      	movs	r1, #2
 80041ac:	f44f 70ec 	mov.w	r0, #472	@ 0x1d8
 80041b0:	f7ff fa0e 	bl	80035d0 <mpu_write_mem>
 80041b4:	4603      	mov	r3, r0
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d002      	beq.n	80041c0 <dmp_set_tap_thresh+0x1d4>
            return -1;
 80041ba:	f04f 33ff 	mov.w	r3, #4294967295
 80041be:	e031      	b.n	8004224 <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_40, 2, tmp+2))
 80041c0:	f107 030c 	add.w	r3, r7, #12
 80041c4:	3302      	adds	r3, #2
 80041c6:	461a      	mov	r2, r3
 80041c8:	2102      	movs	r1, #2
 80041ca:	f44f 7094 	mov.w	r0, #296	@ 0x128
 80041ce:	f7ff f9ff 	bl	80035d0 <mpu_write_mem>
 80041d2:	4603      	mov	r3, r0
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d002      	beq.n	80041de <dmp_set_tap_thresh+0x1f2>
            return -1;
 80041d8:	f04f 33ff 	mov.w	r3, #4294967295
 80041dc:	e022      	b.n	8004224 <dmp_set_tap_thresh+0x238>
    }
    if (axis & TAP_Z) {
 80041de:	79fb      	ldrb	r3, [r7, #7]
 80041e0:	f003 0304 	and.w	r3, r3, #4
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d01c      	beq.n	8004222 <dmp_set_tap_thresh+0x236>
        if (mpu_write_mem(DMP_TAP_THZ, 2, tmp))
 80041e8:	f107 030c 	add.w	r3, r7, #12
 80041ec:	461a      	mov	r2, r3
 80041ee:	2102      	movs	r1, #2
 80041f0:	f44f 70ee 	mov.w	r0, #476	@ 0x1dc
 80041f4:	f7ff f9ec 	bl	80035d0 <mpu_write_mem>
 80041f8:	4603      	mov	r3, r0
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d002      	beq.n	8004204 <dmp_set_tap_thresh+0x218>
            return -1;
 80041fe:	f04f 33ff 	mov.w	r3, #4294967295
 8004202:	e00f      	b.n	8004224 <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_44, 2, tmp+2))
 8004204:	f107 030c 	add.w	r3, r7, #12
 8004208:	3302      	adds	r3, #2
 800420a:	461a      	mov	r2, r3
 800420c:	2102      	movs	r1, #2
 800420e:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8004212:	f7ff f9dd 	bl	80035d0 <mpu_write_mem>
 8004216:	4603      	mov	r3, r0
 8004218:	2b00      	cmp	r3, #0
 800421a:	d002      	beq.n	8004222 <dmp_set_tap_thresh+0x236>
            return -1;
 800421c:	f04f 33ff 	mov.w	r3, #4294967295
 8004220:	e000      	b.n	8004224 <dmp_set_tap_thresh+0x238>
    }
    return 0;
 8004222:	2300      	movs	r3, #0
}
 8004224:	4618      	mov	r0, r3
 8004226:	3718      	adds	r7, #24
 8004228:	46bd      	mov	sp, r7
 800422a:	bd80      	pop	{r7, pc}
 800422c:	43480000 	.word	0x43480000
 8004230:	46400000 	.word	0x46400000
 8004234:	45c00000 	.word	0x45c00000
 8004238:	45400000 	.word	0x45400000
 800423c:	44c00000 	.word	0x44c00000

08004240 <dmp_set_tap_axes>:
 *  @brief      Set which axes will register a tap.
 *  @param[in]  axis    1, 2, and 4 for XYZ, respectively.
 *  @return     0 if successful.
 */
int dmp_set_tap_axes(unsigned char axis)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b084      	sub	sp, #16
 8004244:	af00      	add	r7, sp, #0
 8004246:	4603      	mov	r3, r0
 8004248:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp = 0;
 800424a:	2300      	movs	r3, #0
 800424c:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X)
 800424e:	79fb      	ldrb	r3, [r7, #7]
 8004250:	f003 0301 	and.w	r3, r3, #1
 8004254:	2b00      	cmp	r3, #0
 8004256:	d004      	beq.n	8004262 <dmp_set_tap_axes+0x22>
        tmp |= 0x30;
 8004258:	7bfb      	ldrb	r3, [r7, #15]
 800425a:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 800425e:	b2db      	uxtb	r3, r3
 8004260:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Y)
 8004262:	79fb      	ldrb	r3, [r7, #7]
 8004264:	f003 0302 	and.w	r3, r3, #2
 8004268:	2b00      	cmp	r3, #0
 800426a:	d004      	beq.n	8004276 <dmp_set_tap_axes+0x36>
        tmp |= 0x0C;
 800426c:	7bfb      	ldrb	r3, [r7, #15]
 800426e:	f043 030c 	orr.w	r3, r3, #12
 8004272:	b2db      	uxtb	r3, r3
 8004274:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Z)
 8004276:	79fb      	ldrb	r3, [r7, #7]
 8004278:	f003 0304 	and.w	r3, r3, #4
 800427c:	2b00      	cmp	r3, #0
 800427e:	d004      	beq.n	800428a <dmp_set_tap_axes+0x4a>
        tmp |= 0x03;
 8004280:	7bfb      	ldrb	r3, [r7, #15]
 8004282:	f043 0303 	orr.w	r3, r3, #3
 8004286:	b2db      	uxtb	r3, r3
 8004288:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_72, 1, &tmp);
 800428a:	f107 030f 	add.w	r3, r7, #15
 800428e:	461a      	mov	r2, r3
 8004290:	2101      	movs	r1, #1
 8004292:	f44f 70a4 	mov.w	r0, #328	@ 0x148
 8004296:	f7ff f99b 	bl	80035d0 <mpu_write_mem>
 800429a:	4603      	mov	r3, r0
}
 800429c:	4618      	mov	r0, r3
 800429e:	3710      	adds	r7, #16
 80042a0:	46bd      	mov	sp, r7
 80042a2:	bd80      	pop	{r7, pc}

080042a4 <dmp_set_tap_count>:
 *  @brief      Set minimum number of taps needed for an interrupt.
 *  @param[in]  min_taps    Minimum consecutive taps (1-4).
 *  @return     0 if successful.
 */
int dmp_set_tap_count(unsigned char min_taps)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b084      	sub	sp, #16
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	4603      	mov	r3, r0
 80042ac:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (min_taps < 1)
 80042ae:	79fb      	ldrb	r3, [r7, #7]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d102      	bne.n	80042ba <dmp_set_tap_count+0x16>
        min_taps = 1;
 80042b4:	2301      	movs	r3, #1
 80042b6:	71fb      	strb	r3, [r7, #7]
 80042b8:	e004      	b.n	80042c4 <dmp_set_tap_count+0x20>
    else if (min_taps > 4)
 80042ba:	79fb      	ldrb	r3, [r7, #7]
 80042bc:	2b04      	cmp	r3, #4
 80042be:	d901      	bls.n	80042c4 <dmp_set_tap_count+0x20>
        min_taps = 4;
 80042c0:	2304      	movs	r3, #4
 80042c2:	71fb      	strb	r3, [r7, #7]

    tmp = min_taps - 1;
 80042c4:	79fb      	ldrb	r3, [r7, #7]
 80042c6:	3b01      	subs	r3, #1
 80042c8:	b2db      	uxtb	r3, r3
 80042ca:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_79, 1, &tmp);
 80042cc:	f107 030f 	add.w	r3, r7, #15
 80042d0:	461a      	mov	r2, r3
 80042d2:	2101      	movs	r1, #1
 80042d4:	f240 104f 	movw	r0, #335	@ 0x14f
 80042d8:	f7ff f97a 	bl	80035d0 <mpu_write_mem>
 80042dc:	4603      	mov	r3, r0
}
 80042de:	4618      	mov	r0, r3
 80042e0:	3710      	adds	r7, #16
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bd80      	pop	{r7, pc}
	...

080042e8 <dmp_set_tap_time>:
 *  @brief      Set length between valid taps.
 *  @param[in]  time    Milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time(unsigned short time)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b084      	sub	sp, #16
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	4603      	mov	r3, r0
 80042f0:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 80042f2:	88fb      	ldrh	r3, [r7, #6]
 80042f4:	4a0c      	ldr	r2, [pc, #48]	@ (8004328 <dmp_set_tap_time+0x40>)
 80042f6:	fba2 2303 	umull	r2, r3, r2, r3
 80042fa:	089b      	lsrs	r3, r3, #2
 80042fc:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 80042fe:	89fb      	ldrh	r3, [r7, #14]
 8004300:	0a1b      	lsrs	r3, r3, #8
 8004302:	b29b      	uxth	r3, r3
 8004304:	b2db      	uxtb	r3, r3
 8004306:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 8004308:	89fb      	ldrh	r3, [r7, #14]
 800430a:	b2db      	uxtb	r3, r3
 800430c:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(DMP_TAPW_MIN, 2, tmp);
 800430e:	f107 030c 	add.w	r3, r7, #12
 8004312:	461a      	mov	r2, r3
 8004314:	2102      	movs	r1, #2
 8004316:	f44f 70ef 	mov.w	r0, #478	@ 0x1de
 800431a:	f7ff f959 	bl	80035d0 <mpu_write_mem>
 800431e:	4603      	mov	r3, r0
}
 8004320:	4618      	mov	r0, r3
 8004322:	3710      	adds	r7, #16
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}
 8004328:	cccccccd 	.word	0xcccccccd

0800432c <dmp_set_tap_time_multi>:
 *  @brief      Set max time between taps to register as a multi-tap.
 *  @param[in]  time    Max milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time_multi(unsigned short time)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b084      	sub	sp, #16
 8004330:	af00      	add	r7, sp, #0
 8004332:	4603      	mov	r3, r0
 8004334:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 8004336:	88fb      	ldrh	r3, [r7, #6]
 8004338:	4a0c      	ldr	r2, [pc, #48]	@ (800436c <dmp_set_tap_time_multi+0x40>)
 800433a:	fba2 2303 	umull	r2, r3, r2, r3
 800433e:	089b      	lsrs	r3, r3, #2
 8004340:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 8004342:	89fb      	ldrh	r3, [r7, #14]
 8004344:	0a1b      	lsrs	r3, r3, #8
 8004346:	b29b      	uxth	r3, r3
 8004348:	b2db      	uxtb	r3, r3
 800434a:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 800434c:	89fb      	ldrh	r3, [r7, #14]
 800434e:	b2db      	uxtb	r3, r3
 8004350:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_218, 2, tmp);
 8004352:	f107 030c 	add.w	r3, r7, #12
 8004356:	461a      	mov	r2, r3
 8004358:	2102      	movs	r1, #2
 800435a:	f44f 70ed 	mov.w	r0, #474	@ 0x1da
 800435e:	f7ff f937 	bl	80035d0 <mpu_write_mem>
 8004362:	4603      	mov	r3, r0
}
 8004364:	4618      	mov	r0, r3
 8004366:	3710      	adds	r7, #16
 8004368:	46bd      	mov	sp, r7
 800436a:	bd80      	pop	{r7, pc}
 800436c:	cccccccd 	.word	0xcccccccd

08004370 <dmp_set_shake_reject_thresh>:
 *  @param[in]  sf      Gyro scale factor.
 *  @param[in]  thresh  Gyro threshold in dps.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_thresh(long sf, unsigned short thresh)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b084      	sub	sp, #16
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
 8004378:	460b      	mov	r3, r1
 800437a:	807b      	strh	r3, [r7, #2]
    unsigned char tmp[4];
    long thresh_scaled = sf / 1000 * thresh;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	4a13      	ldr	r2, [pc, #76]	@ (80043cc <dmp_set_shake_reject_thresh+0x5c>)
 8004380:	fb82 1203 	smull	r1, r2, r2, r3
 8004384:	1192      	asrs	r2, r2, #6
 8004386:	17db      	asrs	r3, r3, #31
 8004388:	1ad3      	subs	r3, r2, r3
 800438a:	887a      	ldrh	r2, [r7, #2]
 800438c:	fb02 f303 	mul.w	r3, r2, r3
 8004390:	60fb      	str	r3, [r7, #12]
    tmp[0] = (unsigned char)(((long)thresh_scaled >> 24) & 0xFF);
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	161b      	asrs	r3, r3, #24
 8004396:	b2db      	uxtb	r3, r3
 8004398:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(((long)thresh_scaled >> 16) & 0xFF);
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	141b      	asrs	r3, r3, #16
 800439e:	b2db      	uxtb	r3, r3
 80043a0:	727b      	strb	r3, [r7, #9]
    tmp[2] = (unsigned char)(((long)thresh_scaled >> 8) & 0xFF);
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	121b      	asrs	r3, r3, #8
 80043a6:	b2db      	uxtb	r3, r3
 80043a8:	72bb      	strb	r3, [r7, #10]
    tmp[3] = (unsigned char)((long)thresh_scaled & 0xFF);
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	b2db      	uxtb	r3, r3
 80043ae:	72fb      	strb	r3, [r7, #11]
    return mpu_write_mem(D_1_92, 4, tmp);
 80043b0:	f107 0308 	add.w	r3, r7, #8
 80043b4:	461a      	mov	r2, r3
 80043b6:	2104      	movs	r1, #4
 80043b8:	f44f 70ae 	mov.w	r0, #348	@ 0x15c
 80043bc:	f7ff f908 	bl	80035d0 <mpu_write_mem>
 80043c0:	4603      	mov	r3, r0
}
 80043c2:	4618      	mov	r0, r3
 80043c4:	3710      	adds	r7, #16
 80043c6:	46bd      	mov	sp, r7
 80043c8:	bd80      	pop	{r7, pc}
 80043ca:	bf00      	nop
 80043cc:	10624dd3 	.word	0x10624dd3

080043d0 <dmp_set_shake_reject_time>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_time(unsigned short time)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b084      	sub	sp, #16
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	4603      	mov	r3, r0
 80043d8:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 80043da:	88fb      	ldrh	r3, [r7, #6]
 80043dc:	4a0c      	ldr	r2, [pc, #48]	@ (8004410 <dmp_set_shake_reject_time+0x40>)
 80043de:	fba2 2303 	umull	r2, r3, r2, r3
 80043e2:	089b      	lsrs	r3, r3, #2
 80043e4:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 80043e6:	88fb      	ldrh	r3, [r7, #6]
 80043e8:	0a1b      	lsrs	r3, r3, #8
 80043ea:	b29b      	uxth	r3, r3
 80043ec:	b2db      	uxtb	r3, r3
 80043ee:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 80043f0:	88fb      	ldrh	r3, [r7, #6]
 80043f2:	b2db      	uxtb	r3, r3
 80043f4:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_90,2,tmp);
 80043f6:	f107 030c 	add.w	r3, r7, #12
 80043fa:	461a      	mov	r2, r3
 80043fc:	2102      	movs	r1, #2
 80043fe:	f44f 70ad 	mov.w	r0, #346	@ 0x15a
 8004402:	f7ff f8e5 	bl	80035d0 <mpu_write_mem>
 8004406:	4603      	mov	r3, r0
}
 8004408:	4618      	mov	r0, r3
 800440a:	3710      	adds	r7, #16
 800440c:	46bd      	mov	sp, r7
 800440e:	bd80      	pop	{r7, pc}
 8004410:	cccccccd 	.word	0xcccccccd

08004414 <dmp_set_shake_reject_timeout>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_timeout(unsigned short time)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b084      	sub	sp, #16
 8004418:	af00      	add	r7, sp, #0
 800441a:	4603      	mov	r3, r0
 800441c:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 800441e:	88fb      	ldrh	r3, [r7, #6]
 8004420:	4a0c      	ldr	r2, [pc, #48]	@ (8004454 <dmp_set_shake_reject_timeout+0x40>)
 8004422:	fba2 2303 	umull	r2, r3, r2, r3
 8004426:	089b      	lsrs	r3, r3, #2
 8004428:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 800442a:	88fb      	ldrh	r3, [r7, #6]
 800442c:	0a1b      	lsrs	r3, r3, #8
 800442e:	b29b      	uxth	r3, r3
 8004430:	b2db      	uxtb	r3, r3
 8004432:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 8004434:	88fb      	ldrh	r3, [r7, #6]
 8004436:	b2db      	uxtb	r3, r3
 8004438:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_88,2,tmp);
 800443a:	f107 030c 	add.w	r3, r7, #12
 800443e:	461a      	mov	r2, r3
 8004440:	2102      	movs	r1, #2
 8004442:	f44f 70ac 	mov.w	r0, #344	@ 0x158
 8004446:	f7ff f8c3 	bl	80035d0 <mpu_write_mem>
 800444a:	4603      	mov	r3, r0
}
 800444c:	4618      	mov	r0, r3
 800444e:	3710      	adds	r7, #16
 8004450:	46bd      	mov	sp, r7
 8004452:	bd80      	pop	{r7, pc}
 8004454:	cccccccd 	.word	0xcccccccd

08004458 <dmp_enable_feature>:
 *  mutually exclusive.
 *  @param[in]  mask    Mask of features to enable.
 *  @return     0 if successful.
 */
int dmp_enable_feature(unsigned short mask)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b086      	sub	sp, #24
 800445c:	af00      	add	r7, sp, #0
 800445e:	4603      	mov	r3, r0
 8004460:	80fb      	strh	r3, [r7, #6]

    /* TODO: All of these settings can probably be integrated into the default
     * DMP image.
     */
    /* Set integration scale factor. */
    tmp[0] = (unsigned char)((GYRO_SF >> 24) & 0xFF);
 8004462:	2302      	movs	r3, #2
 8004464:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)((GYRO_SF >> 16) & 0xFF);
 8004466:	23ca      	movs	r3, #202	@ 0xca
 8004468:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)((GYRO_SF >> 8) & 0xFF);
 800446a:	23e3      	movs	r3, #227	@ 0xe3
 800446c:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(GYRO_SF & 0xFF);
 800446e:	2309      	movs	r3, #9
 8004470:	73fb      	strb	r3, [r7, #15]
    mpu_write_mem(D_0_104, 4, tmp);
 8004472:	f107 030c 	add.w	r3, r7, #12
 8004476:	461a      	mov	r2, r3
 8004478:	2104      	movs	r1, #4
 800447a:	2068      	movs	r0, #104	@ 0x68
 800447c:	f7ff f8a8 	bl	80035d0 <mpu_write_mem>

    /* Send sensor data to the FIFO. */
    tmp[0] = 0xA3;
 8004480:	23a3      	movs	r3, #163	@ 0xa3
 8004482:	733b      	strb	r3, [r7, #12]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 8004484:	88fb      	ldrh	r3, [r7, #6]
 8004486:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800448a:	2b00      	cmp	r3, #0
 800448c:	d006      	beq.n	800449c <dmp_enable_feature+0x44>
        tmp[1] = 0xC0;
 800448e:	23c0      	movs	r3, #192	@ 0xc0
 8004490:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xC8;
 8004492:	23c8      	movs	r3, #200	@ 0xc8
 8004494:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xC2;
 8004496:	23c2      	movs	r3, #194	@ 0xc2
 8004498:	73fb      	strb	r3, [r7, #15]
 800449a:	e005      	b.n	80044a8 <dmp_enable_feature+0x50>
    } else {
        tmp[1] = 0xA3;
 800449c:	23a3      	movs	r3, #163	@ 0xa3
 800449e:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xA3;
 80044a0:	23a3      	movs	r3, #163	@ 0xa3
 80044a2:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xA3;
 80044a4:	23a3      	movs	r3, #163	@ 0xa3
 80044a6:	73fb      	strb	r3, [r7, #15]
    }
    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 80044a8:	88fb      	ldrh	r3, [r7, #6]
 80044aa:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d006      	beq.n	80044c0 <dmp_enable_feature+0x68>
        tmp[4] = 0xC4;
 80044b2:	23c4      	movs	r3, #196	@ 0xc4
 80044b4:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xCC;
 80044b6:	23cc      	movs	r3, #204	@ 0xcc
 80044b8:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xC6;
 80044ba:	23c6      	movs	r3, #198	@ 0xc6
 80044bc:	74bb      	strb	r3, [r7, #18]
 80044be:	e005      	b.n	80044cc <dmp_enable_feature+0x74>
    } else {
        tmp[4] = 0xA3;
 80044c0:	23a3      	movs	r3, #163	@ 0xa3
 80044c2:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xA3;
 80044c4:	23a3      	movs	r3, #163	@ 0xa3
 80044c6:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xA3;
 80044c8:	23a3      	movs	r3, #163	@ 0xa3
 80044ca:	74bb      	strb	r3, [r7, #18]
    }
    tmp[7] = 0xA3;
 80044cc:	23a3      	movs	r3, #163	@ 0xa3
 80044ce:	74fb      	strb	r3, [r7, #19]
    tmp[8] = 0xA3;
 80044d0:	23a3      	movs	r3, #163	@ 0xa3
 80044d2:	753b      	strb	r3, [r7, #20]
    tmp[9] = 0xA3;
 80044d4:	23a3      	movs	r3, #163	@ 0xa3
 80044d6:	757b      	strb	r3, [r7, #21]
    mpu_write_mem(CFG_15,10,tmp);
 80044d8:	f107 030c 	add.w	r3, r7, #12
 80044dc:	461a      	mov	r2, r3
 80044de:	210a      	movs	r1, #10
 80044e0:	f640 20a7 	movw	r0, #2727	@ 0xaa7
 80044e4:	f7ff f874 	bl	80035d0 <mpu_write_mem>

    /* Send gesture data to the FIFO. */
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 80044e8:	88fb      	ldrh	r3, [r7, #6]
 80044ea:	f003 0303 	and.w	r3, r3, #3
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d002      	beq.n	80044f8 <dmp_enable_feature+0xa0>
        tmp[0] = DINA20;
 80044f2:	2320      	movs	r3, #32
 80044f4:	733b      	strb	r3, [r7, #12]
 80044f6:	e001      	b.n	80044fc <dmp_enable_feature+0xa4>
    else
        tmp[0] = 0xD8;
 80044f8:	23d8      	movs	r3, #216	@ 0xd8
 80044fa:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_27,1,tmp);
 80044fc:	f107 030c 	add.w	r3, r7, #12
 8004500:	461a      	mov	r2, r3
 8004502:	2101      	movs	r1, #1
 8004504:	f640 20b6 	movw	r0, #2742	@ 0xab6
 8004508:	f7ff f862 	bl	80035d0 <mpu_write_mem>

    if (mask & DMP_FEATURE_GYRO_CAL)
 800450c:	88fb      	ldrh	r3, [r7, #6]
 800450e:	f003 0320 	and.w	r3, r3, #32
 8004512:	2b00      	cmp	r3, #0
 8004514:	d003      	beq.n	800451e <dmp_enable_feature+0xc6>
        dmp_enable_gyro_cal(1);
 8004516:	2001      	movs	r0, #1
 8004518:	f000 f8c6 	bl	80046a8 <dmp_enable_gyro_cal>
 800451c:	e002      	b.n	8004524 <dmp_enable_feature+0xcc>
    else
        dmp_enable_gyro_cal(0);
 800451e:	2000      	movs	r0, #0
 8004520:	f000 f8c2 	bl	80046a8 <dmp_enable_gyro_cal>

    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 8004524:	88fb      	ldrh	r3, [r7, #6]
 8004526:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800452a:	2b00      	cmp	r3, #0
 800452c:	d01d      	beq.n	800456a <dmp_enable_feature+0x112>
        if (mask & DMP_FEATURE_SEND_CAL_GYRO) {
 800452e:	88fb      	ldrh	r3, [r7, #6]
 8004530:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004534:	2b00      	cmp	r3, #0
 8004536:	d008      	beq.n	800454a <dmp_enable_feature+0xf2>
            tmp[0] = 0xB2;
 8004538:	23b2      	movs	r3, #178	@ 0xb2
 800453a:	733b      	strb	r3, [r7, #12]
            tmp[1] = 0x8B;
 800453c:	238b      	movs	r3, #139	@ 0x8b
 800453e:	737b      	strb	r3, [r7, #13]
            tmp[2] = 0xB6;
 8004540:	23b6      	movs	r3, #182	@ 0xb6
 8004542:	73bb      	strb	r3, [r7, #14]
            tmp[3] = 0x9B;
 8004544:	239b      	movs	r3, #155	@ 0x9b
 8004546:	73fb      	strb	r3, [r7, #15]
 8004548:	e007      	b.n	800455a <dmp_enable_feature+0x102>
        } else {
            tmp[0] = DINAC0;
 800454a:	23b0      	movs	r3, #176	@ 0xb0
 800454c:	733b      	strb	r3, [r7, #12]
            tmp[1] = DINA80;
 800454e:	2380      	movs	r3, #128	@ 0x80
 8004550:	737b      	strb	r3, [r7, #13]
            tmp[2] = DINAC2;
 8004552:	23b4      	movs	r3, #180	@ 0xb4
 8004554:	73bb      	strb	r3, [r7, #14]
            tmp[3] = DINA90;
 8004556:	2390      	movs	r3, #144	@ 0x90
 8004558:	73fb      	strb	r3, [r7, #15]
        }
        mpu_write_mem(CFG_GYRO_RAW_DATA, 4, tmp);
 800455a:	f107 030c 	add.w	r3, r7, #12
 800455e:	461a      	mov	r2, r3
 8004560:	2104      	movs	r1, #4
 8004562:	f640 20a2 	movw	r0, #2722	@ 0xaa2
 8004566:	f7ff f833 	bl	80035d0 <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_TAP) {
 800456a:	88fb      	ldrh	r3, [r7, #6]
 800456c:	f003 0301 	and.w	r3, r3, #1
 8004570:	2b00      	cmp	r3, #0
 8004572:	d025      	beq.n	80045c0 <dmp_enable_feature+0x168>
        /* Enable tap. */
        tmp[0] = 0xF8;
 8004574:	23f8      	movs	r3, #248	@ 0xf8
 8004576:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 8004578:	f107 030c 	add.w	r3, r7, #12
 800457c:	461a      	mov	r2, r3
 800457e:	2101      	movs	r1, #1
 8004580:	f44f 600b 	mov.w	r0, #2224	@ 0x8b0
 8004584:	f7ff f824 	bl	80035d0 <mpu_write_mem>
        dmp_set_tap_thresh(TAP_XYZ, 250);
 8004588:	21fa      	movs	r1, #250	@ 0xfa
 800458a:	2007      	movs	r0, #7
 800458c:	f7ff fd2e 	bl	8003fec <dmp_set_tap_thresh>
        dmp_set_tap_axes(TAP_XYZ);
 8004590:	2007      	movs	r0, #7
 8004592:	f7ff fe55 	bl	8004240 <dmp_set_tap_axes>
        dmp_set_tap_count(1);
 8004596:	2001      	movs	r0, #1
 8004598:	f7ff fe84 	bl	80042a4 <dmp_set_tap_count>
        dmp_set_tap_time(100);
 800459c:	2064      	movs	r0, #100	@ 0x64
 800459e:	f7ff fea3 	bl	80042e8 <dmp_set_tap_time>
        dmp_set_tap_time_multi(500);
 80045a2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80045a6:	f7ff fec1 	bl	800432c <dmp_set_tap_time_multi>

        dmp_set_shake_reject_thresh(GYRO_SF, 200);
 80045aa:	21c8      	movs	r1, #200	@ 0xc8
 80045ac:	483c      	ldr	r0, [pc, #240]	@ (80046a0 <dmp_enable_feature+0x248>)
 80045ae:	f7ff fedf 	bl	8004370 <dmp_set_shake_reject_thresh>
        dmp_set_shake_reject_time(40);
 80045b2:	2028      	movs	r0, #40	@ 0x28
 80045b4:	f7ff ff0c 	bl	80043d0 <dmp_set_shake_reject_time>
        dmp_set_shake_reject_timeout(10);
 80045b8:	200a      	movs	r0, #10
 80045ba:	f7ff ff2b 	bl	8004414 <dmp_set_shake_reject_timeout>
 80045be:	e009      	b.n	80045d4 <dmp_enable_feature+0x17c>
    } else {
        tmp[0] = 0xD8;
 80045c0:	23d8      	movs	r3, #216	@ 0xd8
 80045c2:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 80045c4:	f107 030c 	add.w	r3, r7, #12
 80045c8:	461a      	mov	r2, r3
 80045ca:	2101      	movs	r1, #1
 80045cc:	f44f 600b 	mov.w	r0, #2224	@ 0x8b0
 80045d0:	f7fe fffe 	bl	80035d0 <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_ANDROID_ORIENT) {
 80045d4:	88fb      	ldrh	r3, [r7, #6]
 80045d6:	f003 0302 	and.w	r3, r3, #2
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d002      	beq.n	80045e4 <dmp_enable_feature+0x18c>
        tmp[0] = 0xD9;
 80045de:	23d9      	movs	r3, #217	@ 0xd9
 80045e0:	733b      	strb	r3, [r7, #12]
 80045e2:	e001      	b.n	80045e8 <dmp_enable_feature+0x190>
    } else
        tmp[0] = 0xD8;
 80045e4:	23d8      	movs	r3, #216	@ 0xd8
 80045e6:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_ANDROID_ORIENT_INT, 1, tmp);
 80045e8:	f107 030c 	add.w	r3, r7, #12
 80045ec:	461a      	mov	r2, r3
 80045ee:	2101      	movs	r1, #1
 80045f0:	f240 703d 	movw	r0, #1853	@ 0x73d
 80045f4:	f7fe ffec 	bl	80035d0 <mpu_write_mem>

    if (mask & DMP_FEATURE_LP_QUAT)
 80045f8:	88fb      	ldrh	r3, [r7, #6]
 80045fa:	f003 0304 	and.w	r3, r3, #4
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d003      	beq.n	800460a <dmp_enable_feature+0x1b2>
        dmp_enable_lp_quat(1);
 8004602:	2001      	movs	r0, #1
 8004604:	f000 f880 	bl	8004708 <dmp_enable_lp_quat>
 8004608:	e002      	b.n	8004610 <dmp_enable_feature+0x1b8>
    else
        dmp_enable_lp_quat(0);
 800460a:	2000      	movs	r0, #0
 800460c:	f000 f87c 	bl	8004708 <dmp_enable_lp_quat>

    if (mask & DMP_FEATURE_6X_LP_QUAT)
 8004610:	88fb      	ldrh	r3, [r7, #6]
 8004612:	f003 0310 	and.w	r3, r3, #16
 8004616:	2b00      	cmp	r3, #0
 8004618:	d003      	beq.n	8004622 <dmp_enable_feature+0x1ca>
        dmp_enable_6x_lp_quat(1);
 800461a:	2001      	movs	r0, #1
 800461c:	f000 f89b 	bl	8004756 <dmp_enable_6x_lp_quat>
 8004620:	e002      	b.n	8004628 <dmp_enable_feature+0x1d0>
    else
        dmp_enable_6x_lp_quat(0);
 8004622:	2000      	movs	r0, #0
 8004624:	f000 f897 	bl	8004756 <dmp_enable_6x_lp_quat>

    /* Pedometer is always enabled. */
    dmp.feature_mask = mask | DMP_FEATURE_PEDOMETER;
 8004628:	88fb      	ldrh	r3, [r7, #6]
 800462a:	f043 0308 	orr.w	r3, r3, #8
 800462e:	b29a      	uxth	r2, r3
 8004630:	4b1c      	ldr	r3, [pc, #112]	@ (80046a4 <dmp_enable_feature+0x24c>)
 8004632:	815a      	strh	r2, [r3, #10]
    mpu_reset_fifo();
 8004634:	f7fd fa80 	bl	8001b38 <mpu_reset_fifo>

    dmp.packet_length = 0;
 8004638:	4b1a      	ldr	r3, [pc, #104]	@ (80046a4 <dmp_enable_feature+0x24c>)
 800463a:	2200      	movs	r2, #0
 800463c:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL)
 800463e:	88fb      	ldrh	r3, [r7, #6]
 8004640:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004644:	2b00      	cmp	r3, #0
 8004646:	d005      	beq.n	8004654 <dmp_enable_feature+0x1fc>
        dmp.packet_length += 6;
 8004648:	4b16      	ldr	r3, [pc, #88]	@ (80046a4 <dmp_enable_feature+0x24c>)
 800464a:	7b9b      	ldrb	r3, [r3, #14]
 800464c:	3306      	adds	r3, #6
 800464e:	b2da      	uxtb	r2, r3
 8004650:	4b14      	ldr	r3, [pc, #80]	@ (80046a4 <dmp_enable_feature+0x24c>)
 8004652:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_ANY_GYRO)
 8004654:	88fb      	ldrh	r3, [r7, #6]
 8004656:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800465a:	2b00      	cmp	r3, #0
 800465c:	d005      	beq.n	800466a <dmp_enable_feature+0x212>
        dmp.packet_length += 6;
 800465e:	4b11      	ldr	r3, [pc, #68]	@ (80046a4 <dmp_enable_feature+0x24c>)
 8004660:	7b9b      	ldrb	r3, [r3, #14]
 8004662:	3306      	adds	r3, #6
 8004664:	b2da      	uxtb	r2, r3
 8004666:	4b0f      	ldr	r3, [pc, #60]	@ (80046a4 <dmp_enable_feature+0x24c>)
 8004668:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT))
 800466a:	88fb      	ldrh	r3, [r7, #6]
 800466c:	f003 0314 	and.w	r3, r3, #20
 8004670:	2b00      	cmp	r3, #0
 8004672:	d005      	beq.n	8004680 <dmp_enable_feature+0x228>
        dmp.packet_length += 16;
 8004674:	4b0b      	ldr	r3, [pc, #44]	@ (80046a4 <dmp_enable_feature+0x24c>)
 8004676:	7b9b      	ldrb	r3, [r3, #14]
 8004678:	3310      	adds	r3, #16
 800467a:	b2da      	uxtb	r2, r3
 800467c:	4b09      	ldr	r3, [pc, #36]	@ (80046a4 <dmp_enable_feature+0x24c>)
 800467e:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 8004680:	88fb      	ldrh	r3, [r7, #6]
 8004682:	f003 0303 	and.w	r3, r3, #3
 8004686:	2b00      	cmp	r3, #0
 8004688:	d005      	beq.n	8004696 <dmp_enable_feature+0x23e>
        dmp.packet_length += 4;
 800468a:	4b06      	ldr	r3, [pc, #24]	@ (80046a4 <dmp_enable_feature+0x24c>)
 800468c:	7b9b      	ldrb	r3, [r3, #14]
 800468e:	3304      	adds	r3, #4
 8004690:	b2da      	uxtb	r2, r3
 8004692:	4b04      	ldr	r3, [pc, #16]	@ (80046a4 <dmp_enable_feature+0x24c>)
 8004694:	739a      	strb	r2, [r3, #14]

    return 0;
 8004696:	2300      	movs	r3, #0
}
 8004698:	4618      	mov	r0, r3
 800469a:	3718      	adds	r7, #24
 800469c:	46bd      	mov	sp, r7
 800469e:	bd80      	pop	{r7, pc}
 80046a0:	02cae309 	.word	0x02cae309
 80046a4:	200000b4 	.word	0x200000b4

080046a8 <dmp_enable_gyro_cal>:
 *  subtracted from the gyro output.
 *  @param[in]  enable  1 to enable gyro calibration.
 *  @return     0 if successful.
 */
int dmp_enable_gyro_cal(unsigned char enable)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b088      	sub	sp, #32
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	4603      	mov	r3, r0
 80046b0:	71fb      	strb	r3, [r7, #7]
    if (enable) {
 80046b2:	79fb      	ldrb	r3, [r7, #7]
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d00f      	beq.n	80046d8 <dmp_enable_gyro_cal+0x30>
        unsigned char regs[9] = {0xb8, 0xaa, 0xb3, 0x8d, 0xb4, 0x98, 0x0d, 0x35, 0x5d};
 80046b8:	4a11      	ldr	r2, [pc, #68]	@ (8004700 <dmp_enable_gyro_cal+0x58>)
 80046ba:	f107 0314 	add.w	r3, r7, #20
 80046be:	ca07      	ldmia	r2, {r0, r1, r2}
 80046c0:	c303      	stmia	r3!, {r0, r1}
 80046c2:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 80046c4:	f107 0314 	add.w	r3, r7, #20
 80046c8:	461a      	mov	r2, r3
 80046ca:	2109      	movs	r1, #9
 80046cc:	f44f 6097 	mov.w	r0, #1208	@ 0x4b8
 80046d0:	f7fe ff7e 	bl	80035d0 <mpu_write_mem>
 80046d4:	4603      	mov	r3, r0
 80046d6:	e00e      	b.n	80046f6 <dmp_enable_gyro_cal+0x4e>
    } else {
        unsigned char regs[9] = {0xb8, 0xaa, 0xaa, 0xaa, 0xb0, 0x88, 0xc3, 0xc5, 0xc7};
 80046d8:	4a0a      	ldr	r2, [pc, #40]	@ (8004704 <dmp_enable_gyro_cal+0x5c>)
 80046da:	f107 0308 	add.w	r3, r7, #8
 80046de:	ca07      	ldmia	r2, {r0, r1, r2}
 80046e0:	c303      	stmia	r3!, {r0, r1}
 80046e2:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 80046e4:	f107 0308 	add.w	r3, r7, #8
 80046e8:	461a      	mov	r2, r3
 80046ea:	2109      	movs	r1, #9
 80046ec:	f44f 6097 	mov.w	r0, #1208	@ 0x4b8
 80046f0:	f7fe ff6e 	bl	80035d0 <mpu_write_mem>
 80046f4:	4603      	mov	r3, r0
    }
}
 80046f6:	4618      	mov	r0, r3
 80046f8:	3720      	adds	r7, #32
 80046fa:	46bd      	mov	sp, r7
 80046fc:	bd80      	pop	{r7, pc}
 80046fe:	bf00      	nop
 8004700:	08008c70 	.word	0x08008c70
 8004704:	08008c7c 	.word	0x08008c7c

08004708 <dmp_enable_lp_quat>:
 *  exclusive.
 *  @param[in]  enable  1 to enable 3-axis quaternion.
 *  @return     0 if successful.
 */
int dmp_enable_lp_quat(unsigned char enable)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	b084      	sub	sp, #16
 800470c:	af00      	add	r7, sp, #0
 800470e:	4603      	mov	r3, r0
 8004710:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 8004712:	79fb      	ldrb	r3, [r7, #7]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d008      	beq.n	800472a <dmp_enable_lp_quat+0x22>
        regs[0] = DINBC0;
 8004718:	23c0      	movs	r3, #192	@ 0xc0
 800471a:	733b      	strb	r3, [r7, #12]
        regs[1] = DINBC2;
 800471c:	23c2      	movs	r3, #194	@ 0xc2
 800471e:	737b      	strb	r3, [r7, #13]
        regs[2] = DINBC4;
 8004720:	23c4      	movs	r3, #196	@ 0xc4
 8004722:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINBC6;
 8004724:	23c6      	movs	r3, #198	@ 0xc6
 8004726:	73fb      	strb	r3, [r7, #15]
 8004728:	e006      	b.n	8004738 <dmp_enable_lp_quat+0x30>
    }
    else
        memset(regs, 0x8B, 4);
 800472a:	f107 030c 	add.w	r3, r7, #12
 800472e:	2204      	movs	r2, #4
 8004730:	218b      	movs	r1, #139	@ 0x8b
 8004732:	4618      	mov	r0, r3
 8004734:	f004 fa48 	bl	8008bc8 <memset>

    mpu_write_mem(CFG_LP_QUAT, 4, regs);
 8004738:	f107 030c 	add.w	r3, r7, #12
 800473c:	461a      	mov	r2, r3
 800473e:	2104      	movs	r1, #4
 8004740:	f640 2098 	movw	r0, #2712	@ 0xa98
 8004744:	f7fe ff44 	bl	80035d0 <mpu_write_mem>

    return mpu_reset_fifo();
 8004748:	f7fd f9f6 	bl	8001b38 <mpu_reset_fifo>
 800474c:	4603      	mov	r3, r0
}
 800474e:	4618      	mov	r0, r3
 8004750:	3710      	adds	r7, #16
 8004752:	46bd      	mov	sp, r7
 8004754:	bd80      	pop	{r7, pc}

08004756 <dmp_enable_6x_lp_quat>:
 *  exclusive.
 *  @param[in]   enable  1 to enable 6-axis quaternion.
 *  @return      0 if successful.
 */
int dmp_enable_6x_lp_quat(unsigned char enable)
{
 8004756:	b580      	push	{r7, lr}
 8004758:	b084      	sub	sp, #16
 800475a:	af00      	add	r7, sp, #0
 800475c:	4603      	mov	r3, r0
 800475e:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 8004760:	79fb      	ldrb	r3, [r7, #7]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d008      	beq.n	8004778 <dmp_enable_6x_lp_quat+0x22>
        regs[0] = DINA20;
 8004766:	2320      	movs	r3, #32
 8004768:	733b      	strb	r3, [r7, #12]
        regs[1] = DINA28;
 800476a:	2328      	movs	r3, #40	@ 0x28
 800476c:	737b      	strb	r3, [r7, #13]
        regs[2] = DINA30;
 800476e:	2330      	movs	r3, #48	@ 0x30
 8004770:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINA38;
 8004772:	2338      	movs	r3, #56	@ 0x38
 8004774:	73fb      	strb	r3, [r7, #15]
 8004776:	e006      	b.n	8004786 <dmp_enable_6x_lp_quat+0x30>
    } else
        memset(regs, 0xA3, 4);
 8004778:	f107 030c 	add.w	r3, r7, #12
 800477c:	2204      	movs	r2, #4
 800477e:	21a3      	movs	r1, #163	@ 0xa3
 8004780:	4618      	mov	r0, r3
 8004782:	f004 fa21 	bl	8008bc8 <memset>

    mpu_write_mem(CFG_8, 4, regs);
 8004786:	f107 030c 	add.w	r3, r7, #12
 800478a:	461a      	mov	r2, r3
 800478c:	2104      	movs	r1, #4
 800478e:	f640 209e 	movw	r0, #2718	@ 0xa9e
 8004792:	f7fe ff1d 	bl	80035d0 <mpu_write_mem>

    return mpu_reset_fifo();
 8004796:	f7fd f9cf 	bl	8001b38 <mpu_reset_fifo>
 800479a:	4603      	mov	r3, r0
}
 800479c:	4618      	mov	r0, r3
 800479e:	3710      	adds	r7, #16
 80047a0:	46bd      	mov	sp, r7
 80047a2:	bd80      	pop	{r7, pc}

080047a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b082      	sub	sp, #8
 80047a8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80047aa:	f000 fe59 	bl	8005460 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80047ae:	f7fc fdfd 	bl	80013ac <MX_GPIO_Init>
  MX_TIM4_Init();
 80047b2:	f000 f9df 	bl	8004b74 <MX_TIM4_Init>
  MX_TIM2_Init();
 80047b6:	f000 f991 	bl	8004adc <MX_TIM2_Init>
  MX_TIM5_Init();
 80047ba:	f000 fa75 	bl	8004ca8 <MX_TIM5_Init>
  MX_USART2_UART_Init();
 80047be:	f000 fb8b 	bl	8004ed8 <MX_USART2_UART_Init>
  MX_I2C2_Init();
 80047c2:	f7fc fe97 	bl	80014f4 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 80047c6:	2100      	movs	r1, #0
 80047c8:	480b      	ldr	r0, [pc, #44]	@ (80047f8 <main+0x54>)
 80047ca:	f002 fcb9 	bl	8007140 <HAL_TIM_PWM_Start>
  motorInit();
 80047ce:	f000 fc25 	bl	800501c <motorInit>
  motorBreak();
 80047d2:	f000 fc39 	bl	8005048 <motorBreak>
  int ret = 0;
 80047d6:	2300      	movs	r3, #0
 80047d8:	607b      	str	r3, [r7, #4]
  do{
	  ret = MPU6050_DMP_init();
 80047da:	f7fc fabd 	bl	8000d58 <MPU6050_DMP_init>
 80047de:	6078      	str	r0, [r7, #4]
  } while(ret);	//初始化mpu 直到初始化完�?
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d1f9      	bne.n	80047da <main+0x36>
  HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // Start interrupt receive
 80047e6:	2201      	movs	r2, #1
 80047e8:	4904      	ldr	r1, [pc, #16]	@ (80047fc <main+0x58>)
 80047ea:	4805      	ldr	r0, [pc, #20]	@ (8004800 <main+0x5c>)
 80047ec:	f003 fc4d 	bl	800808a <HAL_UART_Receive_IT>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
//	  MPU6050_DMP_Get_Date(&pitch, &roll, &yaw);

	  SearchRun();
 80047f0:	f7fc feee 	bl	80015d0 <SearchRun>
 80047f4:	e7fc      	b.n	80047f0 <main+0x4c>
 80047f6:	bf00      	nop
 80047f8:	200001a4 	.word	0x200001a4
 80047fc:	200000c4 	.word	0x200000c4
 8004800:	200001ec 	.word	0x200001ec

08004804 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004804:	b480      	push	{r7}
 8004806:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004808:	b672      	cpsid	i
}
 800480a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800480c:	bf00      	nop
 800480e:	e7fd      	b.n	800480c <Error_Handler+0x8>

08004810 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b084      	sub	sp, #16
 8004814:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8004816:	4b16      	ldr	r3, [pc, #88]	@ (8004870 <HAL_MspInit+0x60>)
 8004818:	699b      	ldr	r3, [r3, #24]
 800481a:	4a15      	ldr	r2, [pc, #84]	@ (8004870 <HAL_MspInit+0x60>)
 800481c:	f043 0301 	orr.w	r3, r3, #1
 8004820:	6193      	str	r3, [r2, #24]
 8004822:	4b13      	ldr	r3, [pc, #76]	@ (8004870 <HAL_MspInit+0x60>)
 8004824:	699b      	ldr	r3, [r3, #24]
 8004826:	f003 0301 	and.w	r3, r3, #1
 800482a:	60bb      	str	r3, [r7, #8]
 800482c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800482e:	4b10      	ldr	r3, [pc, #64]	@ (8004870 <HAL_MspInit+0x60>)
 8004830:	69db      	ldr	r3, [r3, #28]
 8004832:	4a0f      	ldr	r2, [pc, #60]	@ (8004870 <HAL_MspInit+0x60>)
 8004834:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004838:	61d3      	str	r3, [r2, #28]
 800483a:	4b0d      	ldr	r3, [pc, #52]	@ (8004870 <HAL_MspInit+0x60>)
 800483c:	69db      	ldr	r3, [r3, #28]
 800483e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004842:	607b      	str	r3, [r7, #4]
 8004844:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8004846:	2005      	movs	r0, #5
 8004848:	f000 ff5c 	bl	8005704 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800484c:	4b09      	ldr	r3, [pc, #36]	@ (8004874 <HAL_MspInit+0x64>)
 800484e:	685b      	ldr	r3, [r3, #4]
 8004850:	60fb      	str	r3, [r7, #12]
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8004858:	60fb      	str	r3, [r7, #12]
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004860:	60fb      	str	r3, [r7, #12]
 8004862:	4a04      	ldr	r2, [pc, #16]	@ (8004874 <HAL_MspInit+0x64>)
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004868:	bf00      	nop
 800486a:	3710      	adds	r7, #16
 800486c:	46bd      	mov	sp, r7
 800486e:	bd80      	pop	{r7, pc}
 8004870:	40021000 	.word	0x40021000
 8004874:	40010000 	.word	0x40010000

08004878 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004878:	b480      	push	{r7}
 800487a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800487c:	bf00      	nop
 800487e:	e7fd      	b.n	800487c <NMI_Handler+0x4>

08004880 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004880:	b480      	push	{r7}
 8004882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004884:	bf00      	nop
 8004886:	e7fd      	b.n	8004884 <HardFault_Handler+0x4>

08004888 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004888:	b480      	push	{r7}
 800488a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800488c:	bf00      	nop
 800488e:	e7fd      	b.n	800488c <MemManage_Handler+0x4>

08004890 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004890:	b480      	push	{r7}
 8004892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004894:	bf00      	nop
 8004896:	e7fd      	b.n	8004894 <BusFault_Handler+0x4>

08004898 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004898:	b480      	push	{r7}
 800489a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800489c:	bf00      	nop
 800489e:	e7fd      	b.n	800489c <UsageFault_Handler+0x4>

080048a0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80048a0:	b480      	push	{r7}
 80048a2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80048a4:	bf00      	nop
 80048a6:	46bd      	mov	sp, r7
 80048a8:	bc80      	pop	{r7}
 80048aa:	4770      	bx	lr

080048ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80048ac:	b480      	push	{r7}
 80048ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80048b0:	bf00      	nop
 80048b2:	46bd      	mov	sp, r7
 80048b4:	bc80      	pop	{r7}
 80048b6:	4770      	bx	lr

080048b8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80048b8:	b480      	push	{r7}
 80048ba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80048bc:	bf00      	nop
 80048be:	46bd      	mov	sp, r7
 80048c0:	bc80      	pop	{r7}
 80048c2:	4770      	bx	lr

080048c4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80048c8:	f000 fe10 	bl	80054ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80048cc:	bf00      	nop
 80048ce:	bd80      	pop	{r7, pc}

080048d0 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ECHO_Pin);
 80048d4:	2002      	movs	r0, #2
 80048d6:	f001 fa5d 	bl	8005d94 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80048da:	bf00      	nop
 80048dc:	bd80      	pop	{r7, pc}
	...

080048e0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80048e4:	4802      	ldr	r0, [pc, #8]	@ (80048f0 <TIM4_IRQHandler+0x10>)
 80048e6:	f002 fce5 	bl	80072b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80048ea:	bf00      	nop
 80048ec:	bd80      	pop	{r7, pc}
 80048ee:	bf00      	nop
 80048f0:	2000015c 	.word	0x2000015c

080048f4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80048f8:	4802      	ldr	r0, [pc, #8]	@ (8004904 <USART2_IRQHandler+0x10>)
 80048fa:	f003 fbeb 	bl	80080d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80048fe:	bf00      	nop
 8004900:	bd80      	pop	{r7, pc}
 8004902:	bf00      	nop
 8004904:	200001ec 	.word	0x200001ec

08004908 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 1 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	b082      	sub	sp, #8
 800490c:	af00      	add	r7, sp, #0
 800490e:	4603      	mov	r3, r0
 8004910:	80fb      	strh	r3, [r7, #6]
	HAL_Delay(10);
 8004912:	200a      	movs	r0, #10
 8004914:	f000 fe06 	bl	8005524 <HAL_Delay>
	switch(GPIO_Pin) {
 8004918:	88fb      	ldrh	r3, [r7, #6]
 800491a:	2b02      	cmp	r3, #2
 800491c:	d127      	bne.n	800496e <HAL_GPIO_EXTI_Callback+0x66>

	case ECHO_Pin:
			TIM2->CNT = 0;
 800491e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8004922:	2200      	movs	r2, #0
 8004924:	625a      	str	r2, [r3, #36]	@ 0x24
			HAL_TIM_Base_Start(&htim2);  // 启动定时2
 8004926:	4814      	ldr	r0, [pc, #80]	@ (8004978 <HAL_GPIO_EXTI_Callback+0x70>)
 8004928:	f002 fb34 	bl	8006f94 <HAL_TIM_Base_Start>

			// 等待 ECHO_PIN 为低电平
			while (HAL_GPIO_ReadPin(ECHO_GPIO_Port, ECHO_Pin));
 800492c:	bf00      	nop
 800492e:	2102      	movs	r1, #2
 8004930:	4812      	ldr	r0, [pc, #72]	@ (800497c <HAL_GPIO_EXTI_Callback+0x74>)
 8004932:	f001 f9ff 	bl	8005d34 <HAL_GPIO_ReadPin>
 8004936:	4603      	mov	r3, r0
 8004938:	2b00      	cmp	r3, #0
 800493a:	d1f8      	bne.n	800492e <HAL_GPIO_EXTI_Callback+0x26>

			HAL_TIM_Base_Stop(&htim2);  // 停止定时2
 800493c:	480e      	ldr	r0, [pc, #56]	@ (8004978 <HAL_GPIO_EXTI_Callback+0x70>)
 800493e:	f002 fb81 	bl	8007044 <HAL_TIM_Base_Stop>

			// 获取定时器计数，计算距离
			ultrasonicWaveDist = (int)(TIM2->CNT) * 0.034f / 2.0f;
 8004942:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8004946:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004948:	4618      	mov	r0, r3
 800494a:	f7fb fd25 	bl	8000398 <__aeabi_i2f>
 800494e:	4603      	mov	r3, r0
 8004950:	490b      	ldr	r1, [pc, #44]	@ (8004980 <HAL_GPIO_EXTI_Callback+0x78>)
 8004952:	4618      	mov	r0, r3
 8004954:	f7fb fd74 	bl	8000440 <__aeabi_fmul>
 8004958:	4603      	mov	r3, r0
 800495a:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800495e:	4618      	mov	r0, r3
 8004960:	f7fb fe22 	bl	80005a8 <__aeabi_fdiv>
 8004964:	4603      	mov	r3, r0
 8004966:	461a      	mov	r2, r3
 8004968:	4b06      	ldr	r3, [pc, #24]	@ (8004984 <HAL_GPIO_EXTI_Callback+0x7c>)
 800496a:	601a      	str	r2, [r3, #0]

			break;
 800496c:	e000      	b.n	8004970 <HAL_GPIO_EXTI_Callback+0x68>
	default: break;
 800496e:	bf00      	nop
	}
}
 8004970:	bf00      	nop
 8004972:	3708      	adds	r7, #8
 8004974:	46bd      	mov	sp, r7
 8004976:	bd80      	pop	{r7, pc}
 8004978:	20000114 	.word	0x20000114
 800497c:	40011000 	.word	0x40011000
 8004980:	3d0b4396 	.word	0x3d0b4396
 8004984:	20000234 	.word	0x20000234

08004988 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b082      	sub	sp, #8
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
    static UART_Package_t receivedPackage;
    static uint8_t receiveState = 0;
    static uint8_t dataCount = 0;
    
    if(huart->Instance == USART2)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4a48      	ldr	r2, [pc, #288]	@ (8004ab8 <HAL_UART_RxCpltCallback+0x130>)
 8004996:	4293      	cmp	r3, r2
 8004998:	f040 8089 	bne.w	8004aae <HAL_UART_RxCpltCallback+0x126>
    {
        switch(receiveState) {
 800499c:	4b47      	ldr	r3, [pc, #284]	@ (8004abc <HAL_UART_RxCpltCallback+0x134>)
 800499e:	781b      	ldrb	r3, [r3, #0]
 80049a0:	2b04      	cmp	r3, #4
 80049a2:	f200 8084 	bhi.w	8004aae <HAL_UART_RxCpltCallback+0x126>
 80049a6:	a201      	add	r2, pc, #4	@ (adr r2, 80049ac <HAL_UART_RxCpltCallback+0x24>)
 80049a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049ac:	080049c1 	.word	0x080049c1
 80049b0:	080049ef 	.word	0x080049ef
 80049b4:	08004a09 	.word	0x08004a09
 80049b8:	08004a4b 	.word	0x08004a4b
 80049bc:	08004a8d 	.word	0x08004a8d
            case 0:  // 等待包头
                if(rxBuffer[0] == FRAME_HEADER) {
 80049c0:	4b3f      	ldr	r3, [pc, #252]	@ (8004ac0 <HAL_UART_RxCpltCallback+0x138>)
 80049c2:	781b      	ldrb	r3, [r3, #0]
 80049c4:	2baa      	cmp	r3, #170	@ 0xaa
 80049c6:	d10c      	bne.n	80049e2 <HAL_UART_RxCpltCallback+0x5a>
                    receivedPackage.header = rxBuffer[0];
 80049c8:	4b3d      	ldr	r3, [pc, #244]	@ (8004ac0 <HAL_UART_RxCpltCallback+0x138>)
 80049ca:	781a      	ldrb	r2, [r3, #0]
 80049cc:	4b3d      	ldr	r3, [pc, #244]	@ (8004ac4 <HAL_UART_RxCpltCallback+0x13c>)
 80049ce:	701a      	strb	r2, [r3, #0]
                    receiveState = 1;
 80049d0:	4b3a      	ldr	r3, [pc, #232]	@ (8004abc <HAL_UART_RxCpltCallback+0x134>)
 80049d2:	2201      	movs	r2, #1
 80049d4:	701a      	strb	r2, [r3, #0]
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // 接收命令类型
 80049d6:	2201      	movs	r2, #1
 80049d8:	4939      	ldr	r1, [pc, #228]	@ (8004ac0 <HAL_UART_RxCpltCallback+0x138>)
 80049da:	483b      	ldr	r0, [pc, #236]	@ (8004ac8 <HAL_UART_RxCpltCallback+0x140>)
 80049dc:	f003 fb55 	bl	800808a <HAL_UART_Receive_IT>
                }
                else {
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // 继续等待包头
                }
                break;
 80049e0:	e065      	b.n	8004aae <HAL_UART_RxCpltCallback+0x126>
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // 继续等待包头
 80049e2:	2201      	movs	r2, #1
 80049e4:	4936      	ldr	r1, [pc, #216]	@ (8004ac0 <HAL_UART_RxCpltCallback+0x138>)
 80049e6:	4838      	ldr	r0, [pc, #224]	@ (8004ac8 <HAL_UART_RxCpltCallback+0x140>)
 80049e8:	f003 fb4f 	bl	800808a <HAL_UART_Receive_IT>
                break;
 80049ec:	e05f      	b.n	8004aae <HAL_UART_RxCpltCallback+0x126>
                
            case 1:  // 接收命令类型
                receivedPackage.cmd_type = rxBuffer[0];
 80049ee:	4b34      	ldr	r3, [pc, #208]	@ (8004ac0 <HAL_UART_RxCpltCallback+0x138>)
 80049f0:	781a      	ldrb	r2, [r3, #0]
 80049f2:	4b34      	ldr	r3, [pc, #208]	@ (8004ac4 <HAL_UART_RxCpltCallback+0x13c>)
 80049f4:	705a      	strb	r2, [r3, #1]
                receiveState = 2;
 80049f6:	4b31      	ldr	r3, [pc, #196]	@ (8004abc <HAL_UART_RxCpltCallback+0x134>)
 80049f8:	2202      	movs	r2, #2
 80049fa:	701a      	strb	r2, [r3, #0]
                HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // 接收数据长度
 80049fc:	2201      	movs	r2, #1
 80049fe:	4930      	ldr	r1, [pc, #192]	@ (8004ac0 <HAL_UART_RxCpltCallback+0x138>)
 8004a00:	4831      	ldr	r0, [pc, #196]	@ (8004ac8 <HAL_UART_RxCpltCallback+0x140>)
 8004a02:	f003 fb42 	bl	800808a <HAL_UART_Receive_IT>
                break;
 8004a06:	e052      	b.n	8004aae <HAL_UART_RxCpltCallback+0x126>
                
            case 2:  // 接收数据长度
                receivedPackage.data_len = rxBuffer[0];
 8004a08:	4b2d      	ldr	r3, [pc, #180]	@ (8004ac0 <HAL_UART_RxCpltCallback+0x138>)
 8004a0a:	781a      	ldrb	r2, [r3, #0]
 8004a0c:	4b2d      	ldr	r3, [pc, #180]	@ (8004ac4 <HAL_UART_RxCpltCallback+0x13c>)
 8004a0e:	709a      	strb	r2, [r3, #2]
                if(receivedPackage.data_len > 0 && receivedPackage.data_len <= 32) {
 8004a10:	4b2c      	ldr	r3, [pc, #176]	@ (8004ac4 <HAL_UART_RxCpltCallback+0x13c>)
 8004a12:	789b      	ldrb	r3, [r3, #2]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d00f      	beq.n	8004a38 <HAL_UART_RxCpltCallback+0xb0>
 8004a18:	4b2a      	ldr	r3, [pc, #168]	@ (8004ac4 <HAL_UART_RxCpltCallback+0x13c>)
 8004a1a:	789b      	ldrb	r3, [r3, #2]
 8004a1c:	2b20      	cmp	r3, #32
 8004a1e:	d80b      	bhi.n	8004a38 <HAL_UART_RxCpltCallback+0xb0>
                    receiveState = 3;
 8004a20:	4b26      	ldr	r3, [pc, #152]	@ (8004abc <HAL_UART_RxCpltCallback+0x134>)
 8004a22:	2203      	movs	r2, #3
 8004a24:	701a      	strb	r2, [r3, #0]
                    dataCount = 0;
 8004a26:	4b29      	ldr	r3, [pc, #164]	@ (8004acc <HAL_UART_RxCpltCallback+0x144>)
 8004a28:	2200      	movs	r2, #0
 8004a2a:	701a      	strb	r2, [r3, #0]
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // ??始接收数??
 8004a2c:	2201      	movs	r2, #1
 8004a2e:	4924      	ldr	r1, [pc, #144]	@ (8004ac0 <HAL_UART_RxCpltCallback+0x138>)
 8004a30:	4825      	ldr	r0, [pc, #148]	@ (8004ac8 <HAL_UART_RxCpltCallback+0x140>)
 8004a32:	f003 fb2a 	bl	800808a <HAL_UART_Receive_IT>
                }
                else {
                    receiveState = 0;  // 数据长度错误，重新等待包??
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);
                }
                break;
 8004a36:	e03a      	b.n	8004aae <HAL_UART_RxCpltCallback+0x126>
                    receiveState = 0;  // 数据长度错误，重新等待包??
 8004a38:	4b20      	ldr	r3, [pc, #128]	@ (8004abc <HAL_UART_RxCpltCallback+0x134>)
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	701a      	strb	r2, [r3, #0]
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);
 8004a3e:	2201      	movs	r2, #1
 8004a40:	491f      	ldr	r1, [pc, #124]	@ (8004ac0 <HAL_UART_RxCpltCallback+0x138>)
 8004a42:	4821      	ldr	r0, [pc, #132]	@ (8004ac8 <HAL_UART_RxCpltCallback+0x140>)
 8004a44:	f003 fb21 	bl	800808a <HAL_UART_Receive_IT>
                break;
 8004a48:	e031      	b.n	8004aae <HAL_UART_RxCpltCallback+0x126>
                
            case 3:  // 接收数据
                receivedPackage.data[dataCount++] = rxBuffer[0];
 8004a4a:	4b20      	ldr	r3, [pc, #128]	@ (8004acc <HAL_UART_RxCpltCallback+0x144>)
 8004a4c:	781b      	ldrb	r3, [r3, #0]
 8004a4e:	1c5a      	adds	r2, r3, #1
 8004a50:	b2d1      	uxtb	r1, r2
 8004a52:	4a1e      	ldr	r2, [pc, #120]	@ (8004acc <HAL_UART_RxCpltCallback+0x144>)
 8004a54:	7011      	strb	r1, [r2, #0]
 8004a56:	4619      	mov	r1, r3
 8004a58:	4b19      	ldr	r3, [pc, #100]	@ (8004ac0 <HAL_UART_RxCpltCallback+0x138>)
 8004a5a:	781a      	ldrb	r2, [r3, #0]
 8004a5c:	4b19      	ldr	r3, [pc, #100]	@ (8004ac4 <HAL_UART_RxCpltCallback+0x13c>)
 8004a5e:	440b      	add	r3, r1
 8004a60:	70da      	strb	r2, [r3, #3]
                if(dataCount >= receivedPackage.data_len) {
 8004a62:	4b18      	ldr	r3, [pc, #96]	@ (8004ac4 <HAL_UART_RxCpltCallback+0x13c>)
 8004a64:	789a      	ldrb	r2, [r3, #2]
 8004a66:	4b19      	ldr	r3, [pc, #100]	@ (8004acc <HAL_UART_RxCpltCallback+0x144>)
 8004a68:	781b      	ldrb	r3, [r3, #0]
 8004a6a:	429a      	cmp	r2, r3
 8004a6c:	d808      	bhi.n	8004a80 <HAL_UART_RxCpltCallback+0xf8>
                    receiveState = 4;
 8004a6e:	4b13      	ldr	r3, [pc, #76]	@ (8004abc <HAL_UART_RxCpltCallback+0x134>)
 8004a70:	2204      	movs	r2, #4
 8004a72:	701a      	strb	r2, [r3, #0]
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // 接收校验??
 8004a74:	2201      	movs	r2, #1
 8004a76:	4912      	ldr	r1, [pc, #72]	@ (8004ac0 <HAL_UART_RxCpltCallback+0x138>)
 8004a78:	4813      	ldr	r0, [pc, #76]	@ (8004ac8 <HAL_UART_RxCpltCallback+0x140>)
 8004a7a:	f003 fb06 	bl	800808a <HAL_UART_Receive_IT>
                }
                else {
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // 继续接收数据
                }
                break;
 8004a7e:	e016      	b.n	8004aae <HAL_UART_RxCpltCallback+0x126>
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // 继续接收数据
 8004a80:	2201      	movs	r2, #1
 8004a82:	490f      	ldr	r1, [pc, #60]	@ (8004ac0 <HAL_UART_RxCpltCallback+0x138>)
 8004a84:	4810      	ldr	r0, [pc, #64]	@ (8004ac8 <HAL_UART_RxCpltCallback+0x140>)
 8004a86:	f003 fb00 	bl	800808a <HAL_UART_Receive_IT>
                break;
 8004a8a:	e010      	b.n	8004aae <HAL_UART_RxCpltCallback+0x126>
                
            case 4:  // 接收校验??
                receivedPackage.checksum = rxBuffer[0];
 8004a8c:	4b0c      	ldr	r3, [pc, #48]	@ (8004ac0 <HAL_UART_RxCpltCallback+0x138>)
 8004a8e:	781a      	ldrb	r2, [r3, #0]
 8004a90:	4b0c      	ldr	r3, [pc, #48]	@ (8004ac4 <HAL_UART_RxCpltCallback+0x13c>)
 8004a92:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
                ProcessReceivedPackage(&receivedPackage);  // 处理接收到的完整数据??
 8004a96:	480b      	ldr	r0, [pc, #44]	@ (8004ac4 <HAL_UART_RxCpltCallback+0x13c>)
 8004a98:	f7fc fa1c 	bl	8000ed4 <ProcessReceivedPackage>
                receiveState = 0;  // 重置状�?�，等待下一个包
 8004a9c:	4b07      	ldr	r3, [pc, #28]	@ (8004abc <HAL_UART_RxCpltCallback+0x134>)
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	701a      	strb	r2, [r3, #0]
                HAL_UART_Receive_IT(&huart2, rxBuffer, 1);
 8004aa2:	2201      	movs	r2, #1
 8004aa4:	4906      	ldr	r1, [pc, #24]	@ (8004ac0 <HAL_UART_RxCpltCallback+0x138>)
 8004aa6:	4808      	ldr	r0, [pc, #32]	@ (8004ac8 <HAL_UART_RxCpltCallback+0x140>)
 8004aa8:	f003 faef 	bl	800808a <HAL_UART_Receive_IT>
                break;
 8004aac:	bf00      	nop
        }
    }
}
 8004aae:	bf00      	nop
 8004ab0:	3708      	adds	r7, #8
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	bd80      	pop	{r7, pc}
 8004ab6:	bf00      	nop
 8004ab8:	40004400 	.word	0x40004400
 8004abc:	200000ea 	.word	0x200000ea
 8004ac0:	200000c4 	.word	0x200000c4
 8004ac4:	200000ec 	.word	0x200000ec
 8004ac8:	200001ec 	.word	0x200001ec
 8004acc:	20000110 	.word	0x20000110

08004ad0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004ad4:	bf00      	nop
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	bc80      	pop	{r7}
 8004ada:	4770      	bx	lr

08004adc <MX_TIM2_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim5;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b086      	sub	sp, #24
 8004ae0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004ae2:	f107 0308 	add.w	r3, r7, #8
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	601a      	str	r2, [r3, #0]
 8004aea:	605a      	str	r2, [r3, #4]
 8004aec:	609a      	str	r2, [r3, #8]
 8004aee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004af0:	463b      	mov	r3, r7
 8004af2:	2200      	movs	r2, #0
 8004af4:	601a      	str	r2, [r3, #0]
 8004af6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004af8:	4b1d      	ldr	r3, [pc, #116]	@ (8004b70 <MX_TIM2_Init+0x94>)
 8004afa:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8004afe:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8004b00:	4b1b      	ldr	r3, [pc, #108]	@ (8004b70 <MX_TIM2_Init+0x94>)
 8004b02:	2247      	movs	r2, #71	@ 0x47
 8004b04:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004b06:	4b1a      	ldr	r3, [pc, #104]	@ (8004b70 <MX_TIM2_Init+0x94>)
 8004b08:	2200      	movs	r2, #0
 8004b0a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8004b0c:	4b18      	ldr	r3, [pc, #96]	@ (8004b70 <MX_TIM2_Init+0x94>)
 8004b0e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004b12:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004b14:	4b16      	ldr	r3, [pc, #88]	@ (8004b70 <MX_TIM2_Init+0x94>)
 8004b16:	2200      	movs	r2, #0
 8004b18:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004b1a:	4b15      	ldr	r3, [pc, #84]	@ (8004b70 <MX_TIM2_Init+0x94>)
 8004b1c:	2280      	movs	r2, #128	@ 0x80
 8004b1e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004b20:	4813      	ldr	r0, [pc, #76]	@ (8004b70 <MX_TIM2_Init+0x94>)
 8004b22:	f002 f9e7 	bl	8006ef4 <HAL_TIM_Base_Init>
 8004b26:	4603      	mov	r3, r0
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d001      	beq.n	8004b30 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8004b2c:	f7ff fe6a 	bl	8004804 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004b30:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004b34:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004b36:	f107 0308 	add.w	r3, r7, #8
 8004b3a:	4619      	mov	r1, r3
 8004b3c:	480c      	ldr	r0, [pc, #48]	@ (8004b70 <MX_TIM2_Init+0x94>)
 8004b3e:	f002 fd6b 	bl	8007618 <HAL_TIM_ConfigClockSource>
 8004b42:	4603      	mov	r3, r0
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d001      	beq.n	8004b4c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8004b48:	f7ff fe5c 	bl	8004804 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004b50:	2300      	movs	r3, #0
 8004b52:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004b54:	463b      	mov	r3, r7
 8004b56:	4619      	mov	r1, r3
 8004b58:	4805      	ldr	r0, [pc, #20]	@ (8004b70 <MX_TIM2_Init+0x94>)
 8004b5a:	f003 f93d 	bl	8007dd8 <HAL_TIMEx_MasterConfigSynchronization>
 8004b5e:	4603      	mov	r3, r0
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d001      	beq.n	8004b68 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8004b64:	f7ff fe4e 	bl	8004804 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8004b68:	bf00      	nop
 8004b6a:	3718      	adds	r7, #24
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	bd80      	pop	{r7, pc}
 8004b70:	20000114 	.word	0x20000114

08004b74 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b08e      	sub	sp, #56	@ 0x38
 8004b78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004b7a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004b7e:	2200      	movs	r2, #0
 8004b80:	601a      	str	r2, [r3, #0]
 8004b82:	605a      	str	r2, [r3, #4]
 8004b84:	609a      	str	r2, [r3, #8]
 8004b86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004b88:	f107 0320 	add.w	r3, r7, #32
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	601a      	str	r2, [r3, #0]
 8004b90:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004b92:	1d3b      	adds	r3, r7, #4
 8004b94:	2200      	movs	r2, #0
 8004b96:	601a      	str	r2, [r3, #0]
 8004b98:	605a      	str	r2, [r3, #4]
 8004b9a:	609a      	str	r2, [r3, #8]
 8004b9c:	60da      	str	r2, [r3, #12]
 8004b9e:	611a      	str	r2, [r3, #16]
 8004ba0:	615a      	str	r2, [r3, #20]
 8004ba2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8004ba4:	4b3e      	ldr	r3, [pc, #248]	@ (8004ca0 <MX_TIM4_Init+0x12c>)
 8004ba6:	4a3f      	ldr	r2, [pc, #252]	@ (8004ca4 <MX_TIM4_Init+0x130>)
 8004ba8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8004baa:	4b3d      	ldr	r3, [pc, #244]	@ (8004ca0 <MX_TIM4_Init+0x12c>)
 8004bac:	2200      	movs	r2, #0
 8004bae:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004bb0:	4b3b      	ldr	r3, [pc, #236]	@ (8004ca0 <MX_TIM4_Init+0x12c>)
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 7199;
 8004bb6:	4b3a      	ldr	r3, [pc, #232]	@ (8004ca0 <MX_TIM4_Init+0x12c>)
 8004bb8:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8004bbc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004bbe:	4b38      	ldr	r3, [pc, #224]	@ (8004ca0 <MX_TIM4_Init+0x12c>)
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004bc4:	4b36      	ldr	r3, [pc, #216]	@ (8004ca0 <MX_TIM4_Init+0x12c>)
 8004bc6:	2280      	movs	r2, #128	@ 0x80
 8004bc8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8004bca:	4835      	ldr	r0, [pc, #212]	@ (8004ca0 <MX_TIM4_Init+0x12c>)
 8004bcc:	f002 f992 	bl	8006ef4 <HAL_TIM_Base_Init>
 8004bd0:	4603      	mov	r3, r0
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d001      	beq.n	8004bda <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8004bd6:	f7ff fe15 	bl	8004804 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004bda:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004bde:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8004be0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004be4:	4619      	mov	r1, r3
 8004be6:	482e      	ldr	r0, [pc, #184]	@ (8004ca0 <MX_TIM4_Init+0x12c>)
 8004be8:	f002 fd16 	bl	8007618 <HAL_TIM_ConfigClockSource>
 8004bec:	4603      	mov	r3, r0
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d001      	beq.n	8004bf6 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8004bf2:	f7ff fe07 	bl	8004804 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8004bf6:	482a      	ldr	r0, [pc, #168]	@ (8004ca0 <MX_TIM4_Init+0x12c>)
 8004bf8:	f002 fa4a 	bl	8007090 <HAL_TIM_PWM_Init>
 8004bfc:	4603      	mov	r3, r0
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d001      	beq.n	8004c06 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8004c02:	f7ff fdff 	bl	8004804 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004c06:	2300      	movs	r3, #0
 8004c08:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004c0e:	f107 0320 	add.w	r3, r7, #32
 8004c12:	4619      	mov	r1, r3
 8004c14:	4822      	ldr	r0, [pc, #136]	@ (8004ca0 <MX_TIM4_Init+0x12c>)
 8004c16:	f003 f8df 	bl	8007dd8 <HAL_TIMEx_MasterConfigSynchronization>
 8004c1a:	4603      	mov	r3, r0
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d001      	beq.n	8004c24 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8004c20:	f7ff fdf0 	bl	8004804 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8004c24:	2370      	movs	r3, #112	@ 0x70
 8004c26:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004c28:	2300      	movs	r3, #0
 8004c2a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004c30:	2300      	movs	r3, #0
 8004c32:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004c34:	1d3b      	adds	r3, r7, #4
 8004c36:	2200      	movs	r2, #0
 8004c38:	4619      	mov	r1, r3
 8004c3a:	4819      	ldr	r0, [pc, #100]	@ (8004ca0 <MX_TIM4_Init+0x12c>)
 8004c3c:	f002 fc2a 	bl	8007494 <HAL_TIM_PWM_ConfigChannel>
 8004c40:	4603      	mov	r3, r0
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d001      	beq.n	8004c4a <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8004c46:	f7ff fddd 	bl	8004804 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004c4a:	1d3b      	adds	r3, r7, #4
 8004c4c:	2204      	movs	r2, #4
 8004c4e:	4619      	mov	r1, r3
 8004c50:	4813      	ldr	r0, [pc, #76]	@ (8004ca0 <MX_TIM4_Init+0x12c>)
 8004c52:	f002 fc1f 	bl	8007494 <HAL_TIM_PWM_ConfigChannel>
 8004c56:	4603      	mov	r3, r0
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d001      	beq.n	8004c60 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8004c5c:	f7ff fdd2 	bl	8004804 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004c60:	2360      	movs	r3, #96	@ 0x60
 8004c62:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004c64:	1d3b      	adds	r3, r7, #4
 8004c66:	2208      	movs	r2, #8
 8004c68:	4619      	mov	r1, r3
 8004c6a:	480d      	ldr	r0, [pc, #52]	@ (8004ca0 <MX_TIM4_Init+0x12c>)
 8004c6c:	f002 fc12 	bl	8007494 <HAL_TIM_PWM_ConfigChannel>
 8004c70:	4603      	mov	r3, r0
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d001      	beq.n	8004c7a <MX_TIM4_Init+0x106>
  {
    Error_Handler();
 8004c76:	f7ff fdc5 	bl	8004804 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004c7a:	1d3b      	adds	r3, r7, #4
 8004c7c:	220c      	movs	r2, #12
 8004c7e:	4619      	mov	r1, r3
 8004c80:	4807      	ldr	r0, [pc, #28]	@ (8004ca0 <MX_TIM4_Init+0x12c>)
 8004c82:	f002 fc07 	bl	8007494 <HAL_TIM_PWM_ConfigChannel>
 8004c86:	4603      	mov	r3, r0
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d001      	beq.n	8004c90 <MX_TIM4_Init+0x11c>
  {
    Error_Handler();
 8004c8c:	f7ff fdba 	bl	8004804 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8004c90:	4803      	ldr	r0, [pc, #12]	@ (8004ca0 <MX_TIM4_Init+0x12c>)
 8004c92:	f000 f8cb 	bl	8004e2c <HAL_TIM_MspPostInit>

}
 8004c96:	bf00      	nop
 8004c98:	3738      	adds	r7, #56	@ 0x38
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	bd80      	pop	{r7, pc}
 8004c9e:	bf00      	nop
 8004ca0:	2000015c 	.word	0x2000015c
 8004ca4:	40000800 	.word	0x40000800

08004ca8 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b08e      	sub	sp, #56	@ 0x38
 8004cac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004cae:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	601a      	str	r2, [r3, #0]
 8004cb6:	605a      	str	r2, [r3, #4]
 8004cb8:	609a      	str	r2, [r3, #8]
 8004cba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004cbc:	f107 0320 	add.w	r3, r7, #32
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	601a      	str	r2, [r3, #0]
 8004cc4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004cc6:	1d3b      	adds	r3, r7, #4
 8004cc8:	2200      	movs	r2, #0
 8004cca:	601a      	str	r2, [r3, #0]
 8004ccc:	605a      	str	r2, [r3, #4]
 8004cce:	609a      	str	r2, [r3, #8]
 8004cd0:	60da      	str	r2, [r3, #12]
 8004cd2:	611a      	str	r2, [r3, #16]
 8004cd4:	615a      	str	r2, [r3, #20]
 8004cd6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8004cd8:	4b2c      	ldr	r3, [pc, #176]	@ (8004d8c <MX_TIM5_Init+0xe4>)
 8004cda:	4a2d      	ldr	r2, [pc, #180]	@ (8004d90 <MX_TIM5_Init+0xe8>)
 8004cdc:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 143;
 8004cde:	4b2b      	ldr	r3, [pc, #172]	@ (8004d8c <MX_TIM5_Init+0xe4>)
 8004ce0:	228f      	movs	r2, #143	@ 0x8f
 8004ce2:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004ce4:	4b29      	ldr	r3, [pc, #164]	@ (8004d8c <MX_TIM5_Init+0xe4>)
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 9999;
 8004cea:	4b28      	ldr	r3, [pc, #160]	@ (8004d8c <MX_TIM5_Init+0xe4>)
 8004cec:	f242 720f 	movw	r2, #9999	@ 0x270f
 8004cf0:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004cf2:	4b26      	ldr	r3, [pc, #152]	@ (8004d8c <MX_TIM5_Init+0xe4>)
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004cf8:	4b24      	ldr	r3, [pc, #144]	@ (8004d8c <MX_TIM5_Init+0xe4>)
 8004cfa:	2280      	movs	r2, #128	@ 0x80
 8004cfc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8004cfe:	4823      	ldr	r0, [pc, #140]	@ (8004d8c <MX_TIM5_Init+0xe4>)
 8004d00:	f002 f8f8 	bl	8006ef4 <HAL_TIM_Base_Init>
 8004d04:	4603      	mov	r3, r0
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d001      	beq.n	8004d0e <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 8004d0a:	f7ff fd7b 	bl	8004804 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004d0e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004d12:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8004d14:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004d18:	4619      	mov	r1, r3
 8004d1a:	481c      	ldr	r0, [pc, #112]	@ (8004d8c <MX_TIM5_Init+0xe4>)
 8004d1c:	f002 fc7c 	bl	8007618 <HAL_TIM_ConfigClockSource>
 8004d20:	4603      	mov	r3, r0
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d001      	beq.n	8004d2a <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 8004d26:	f7ff fd6d 	bl	8004804 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8004d2a:	4818      	ldr	r0, [pc, #96]	@ (8004d8c <MX_TIM5_Init+0xe4>)
 8004d2c:	f002 f9b0 	bl	8007090 <HAL_TIM_PWM_Init>
 8004d30:	4603      	mov	r3, r0
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d001      	beq.n	8004d3a <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 8004d36:	f7ff fd65 	bl	8004804 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004d3e:	2300      	movs	r3, #0
 8004d40:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8004d42:	f107 0320 	add.w	r3, r7, #32
 8004d46:	4619      	mov	r1, r3
 8004d48:	4810      	ldr	r0, [pc, #64]	@ (8004d8c <MX_TIM5_Init+0xe4>)
 8004d4a:	f003 f845 	bl	8007dd8 <HAL_TIMEx_MasterConfigSynchronization>
 8004d4e:	4603      	mov	r3, r0
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d001      	beq.n	8004d58 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8004d54:	f7ff fd56 	bl	8004804 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004d58:	2360      	movs	r3, #96	@ 0x60
 8004d5a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004d60:	2300      	movs	r3, #0
 8004d62:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004d64:	2300      	movs	r3, #0
 8004d66:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004d68:	1d3b      	adds	r3, r7, #4
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	4619      	mov	r1, r3
 8004d6e:	4807      	ldr	r0, [pc, #28]	@ (8004d8c <MX_TIM5_Init+0xe4>)
 8004d70:	f002 fb90 	bl	8007494 <HAL_TIM_PWM_ConfigChannel>
 8004d74:	4603      	mov	r3, r0
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d001      	beq.n	8004d7e <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 8004d7a:	f7ff fd43 	bl	8004804 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8004d7e:	4803      	ldr	r0, [pc, #12]	@ (8004d8c <MX_TIM5_Init+0xe4>)
 8004d80:	f000 f854 	bl	8004e2c <HAL_TIM_MspPostInit>

}
 8004d84:	bf00      	nop
 8004d86:	3738      	adds	r7, #56	@ 0x38
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	bd80      	pop	{r7, pc}
 8004d8c:	200001a4 	.word	0x200001a4
 8004d90:	40000c00 	.word	0x40000c00

08004d94 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b086      	sub	sp, #24
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004da4:	d10c      	bne.n	8004dc0 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004da6:	4b1e      	ldr	r3, [pc, #120]	@ (8004e20 <HAL_TIM_Base_MspInit+0x8c>)
 8004da8:	69db      	ldr	r3, [r3, #28]
 8004daa:	4a1d      	ldr	r2, [pc, #116]	@ (8004e20 <HAL_TIM_Base_MspInit+0x8c>)
 8004dac:	f043 0301 	orr.w	r3, r3, #1
 8004db0:	61d3      	str	r3, [r2, #28]
 8004db2:	4b1b      	ldr	r3, [pc, #108]	@ (8004e20 <HAL_TIM_Base_MspInit+0x8c>)
 8004db4:	69db      	ldr	r3, [r3, #28]
 8004db6:	f003 0301 	and.w	r3, r3, #1
 8004dba:	617b      	str	r3, [r7, #20]
 8004dbc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM5_CLK_ENABLE();
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8004dbe:	e02a      	b.n	8004e16 <HAL_TIM_Base_MspInit+0x82>
  else if(tim_baseHandle->Instance==TIM4)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	4a17      	ldr	r2, [pc, #92]	@ (8004e24 <HAL_TIM_Base_MspInit+0x90>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d114      	bne.n	8004df4 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004dca:	4b15      	ldr	r3, [pc, #84]	@ (8004e20 <HAL_TIM_Base_MspInit+0x8c>)
 8004dcc:	69db      	ldr	r3, [r3, #28]
 8004dce:	4a14      	ldr	r2, [pc, #80]	@ (8004e20 <HAL_TIM_Base_MspInit+0x8c>)
 8004dd0:	f043 0304 	orr.w	r3, r3, #4
 8004dd4:	61d3      	str	r3, [r2, #28]
 8004dd6:	4b12      	ldr	r3, [pc, #72]	@ (8004e20 <HAL_TIM_Base_MspInit+0x8c>)
 8004dd8:	69db      	ldr	r3, [r3, #28]
 8004dda:	f003 0304 	and.w	r3, r3, #4
 8004dde:	613b      	str	r3, [r7, #16]
 8004de0:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
 8004de2:	2200      	movs	r2, #0
 8004de4:	2101      	movs	r1, #1
 8004de6:	201e      	movs	r0, #30
 8004de8:	f000 fc97 	bl	800571a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8004dec:	201e      	movs	r0, #30
 8004dee:	f000 fcb0 	bl	8005752 <HAL_NVIC_EnableIRQ>
}
 8004df2:	e010      	b.n	8004e16 <HAL_TIM_Base_MspInit+0x82>
  else if(tim_baseHandle->Instance==TIM5)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	4a0b      	ldr	r2, [pc, #44]	@ (8004e28 <HAL_TIM_Base_MspInit+0x94>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d10b      	bne.n	8004e16 <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004dfe:	4b08      	ldr	r3, [pc, #32]	@ (8004e20 <HAL_TIM_Base_MspInit+0x8c>)
 8004e00:	69db      	ldr	r3, [r3, #28]
 8004e02:	4a07      	ldr	r2, [pc, #28]	@ (8004e20 <HAL_TIM_Base_MspInit+0x8c>)
 8004e04:	f043 0308 	orr.w	r3, r3, #8
 8004e08:	61d3      	str	r3, [r2, #28]
 8004e0a:	4b05      	ldr	r3, [pc, #20]	@ (8004e20 <HAL_TIM_Base_MspInit+0x8c>)
 8004e0c:	69db      	ldr	r3, [r3, #28]
 8004e0e:	f003 0308 	and.w	r3, r3, #8
 8004e12:	60fb      	str	r3, [r7, #12]
 8004e14:	68fb      	ldr	r3, [r7, #12]
}
 8004e16:	bf00      	nop
 8004e18:	3718      	adds	r7, #24
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}
 8004e1e:	bf00      	nop
 8004e20:	40021000 	.word	0x40021000
 8004e24:	40000800 	.word	0x40000800
 8004e28:	40000c00 	.word	0x40000c00

08004e2c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	b088      	sub	sp, #32
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e34:	f107 0310 	add.w	r3, r7, #16
 8004e38:	2200      	movs	r2, #0
 8004e3a:	601a      	str	r2, [r3, #0]
 8004e3c:	605a      	str	r2, [r3, #4]
 8004e3e:	609a      	str	r2, [r3, #8]
 8004e40:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM4)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	4a1f      	ldr	r2, [pc, #124]	@ (8004ec4 <HAL_TIM_MspPostInit+0x98>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d119      	bne.n	8004e80 <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e4c:	4b1e      	ldr	r3, [pc, #120]	@ (8004ec8 <HAL_TIM_MspPostInit+0x9c>)
 8004e4e:	699b      	ldr	r3, [r3, #24]
 8004e50:	4a1d      	ldr	r2, [pc, #116]	@ (8004ec8 <HAL_TIM_MspPostInit+0x9c>)
 8004e52:	f043 0308 	orr.w	r3, r3, #8
 8004e56:	6193      	str	r3, [r2, #24]
 8004e58:	4b1b      	ldr	r3, [pc, #108]	@ (8004ec8 <HAL_TIM_MspPostInit+0x9c>)
 8004e5a:	699b      	ldr	r3, [r3, #24]
 8004e5c:	f003 0308 	and.w	r3, r3, #8
 8004e60:	60fb      	str	r3, [r7, #12]
 8004e62:	68fb      	ldr	r3, [r7, #12]
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    PB8     ------> TIM4_CH3
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = LEFT_MOTOR_PWM_Pin|LEFT2_MOTOR_PWM_Pin|RIGHT_MOTOR_PWM_Pin|RIGHT2_MOTOR_PWM_Pin;
 8004e64:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8004e68:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e6a:	2302      	movs	r3, #2
 8004e6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004e6e:	2303      	movs	r3, #3
 8004e70:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e72:	f107 0310 	add.w	r3, r7, #16
 8004e76:	4619      	mov	r1, r3
 8004e78:	4814      	ldr	r0, [pc, #80]	@ (8004ecc <HAL_TIM_MspPostInit+0xa0>)
 8004e7a:	f000 fdc7 	bl	8005a0c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8004e7e:	e01c      	b.n	8004eba <HAL_TIM_MspPostInit+0x8e>
  else if(timHandle->Instance==TIM5)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	4a12      	ldr	r2, [pc, #72]	@ (8004ed0 <HAL_TIM_MspPostInit+0xa4>)
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d117      	bne.n	8004eba <HAL_TIM_MspPostInit+0x8e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e8a:	4b0f      	ldr	r3, [pc, #60]	@ (8004ec8 <HAL_TIM_MspPostInit+0x9c>)
 8004e8c:	699b      	ldr	r3, [r3, #24]
 8004e8e:	4a0e      	ldr	r2, [pc, #56]	@ (8004ec8 <HAL_TIM_MspPostInit+0x9c>)
 8004e90:	f043 0304 	orr.w	r3, r3, #4
 8004e94:	6193      	str	r3, [r2, #24]
 8004e96:	4b0c      	ldr	r3, [pc, #48]	@ (8004ec8 <HAL_TIM_MspPostInit+0x9c>)
 8004e98:	699b      	ldr	r3, [r3, #24]
 8004e9a:	f003 0304 	and.w	r3, r3, #4
 8004e9e:	60bb      	str	r3, [r7, #8]
 8004ea0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ea6:	2302      	movs	r3, #2
 8004ea8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004eaa:	2302      	movs	r3, #2
 8004eac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004eae:	f107 0310 	add.w	r3, r7, #16
 8004eb2:	4619      	mov	r1, r3
 8004eb4:	4807      	ldr	r0, [pc, #28]	@ (8004ed4 <HAL_TIM_MspPostInit+0xa8>)
 8004eb6:	f000 fda9 	bl	8005a0c <HAL_GPIO_Init>
}
 8004eba:	bf00      	nop
 8004ebc:	3720      	adds	r7, #32
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	bd80      	pop	{r7, pc}
 8004ec2:	bf00      	nop
 8004ec4:	40000800 	.word	0x40000800
 8004ec8:	40021000 	.word	0x40021000
 8004ecc:	40010c00 	.word	0x40010c00
 8004ed0:	40000c00 	.word	0x40000c00
 8004ed4:	40010800 	.word	0x40010800

08004ed8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004edc:	4b11      	ldr	r3, [pc, #68]	@ (8004f24 <MX_USART2_UART_Init+0x4c>)
 8004ede:	4a12      	ldr	r2, [pc, #72]	@ (8004f28 <MX_USART2_UART_Init+0x50>)
 8004ee0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8004ee2:	4b10      	ldr	r3, [pc, #64]	@ (8004f24 <MX_USART2_UART_Init+0x4c>)
 8004ee4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8004ee8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004eea:	4b0e      	ldr	r3, [pc, #56]	@ (8004f24 <MX_USART2_UART_Init+0x4c>)
 8004eec:	2200      	movs	r2, #0
 8004eee:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004ef0:	4b0c      	ldr	r3, [pc, #48]	@ (8004f24 <MX_USART2_UART_Init+0x4c>)
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004ef6:	4b0b      	ldr	r3, [pc, #44]	@ (8004f24 <MX_USART2_UART_Init+0x4c>)
 8004ef8:	2200      	movs	r2, #0
 8004efa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004efc:	4b09      	ldr	r3, [pc, #36]	@ (8004f24 <MX_USART2_UART_Init+0x4c>)
 8004efe:	220c      	movs	r2, #12
 8004f00:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004f02:	4b08      	ldr	r3, [pc, #32]	@ (8004f24 <MX_USART2_UART_Init+0x4c>)
 8004f04:	2200      	movs	r2, #0
 8004f06:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004f08:	4b06      	ldr	r3, [pc, #24]	@ (8004f24 <MX_USART2_UART_Init+0x4c>)
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004f0e:	4805      	ldr	r0, [pc, #20]	@ (8004f24 <MX_USART2_UART_Init+0x4c>)
 8004f10:	f002 ffe0 	bl	8007ed4 <HAL_UART_Init>
 8004f14:	4603      	mov	r3, r0
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d001      	beq.n	8004f1e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8004f1a:	f7ff fc73 	bl	8004804 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004f1e:	bf00      	nop
 8004f20:	bd80      	pop	{r7, pc}
 8004f22:	bf00      	nop
 8004f24:	200001ec 	.word	0x200001ec
 8004f28:	40004400 	.word	0x40004400

08004f2c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b088      	sub	sp, #32
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f34:	f107 0310 	add.w	r3, r7, #16
 8004f38:	2200      	movs	r2, #0
 8004f3a:	601a      	str	r2, [r3, #0]
 8004f3c:	605a      	str	r2, [r3, #4]
 8004f3e:	609a      	str	r2, [r3, #8]
 8004f40:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4a1f      	ldr	r2, [pc, #124]	@ (8004fc4 <HAL_UART_MspInit+0x98>)
 8004f48:	4293      	cmp	r3, r2
 8004f4a:	d137      	bne.n	8004fbc <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004f4c:	4b1e      	ldr	r3, [pc, #120]	@ (8004fc8 <HAL_UART_MspInit+0x9c>)
 8004f4e:	69db      	ldr	r3, [r3, #28]
 8004f50:	4a1d      	ldr	r2, [pc, #116]	@ (8004fc8 <HAL_UART_MspInit+0x9c>)
 8004f52:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f56:	61d3      	str	r3, [r2, #28]
 8004f58:	4b1b      	ldr	r3, [pc, #108]	@ (8004fc8 <HAL_UART_MspInit+0x9c>)
 8004f5a:	69db      	ldr	r3, [r3, #28]
 8004f5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f60:	60fb      	str	r3, [r7, #12]
 8004f62:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004f64:	4b18      	ldr	r3, [pc, #96]	@ (8004fc8 <HAL_UART_MspInit+0x9c>)
 8004f66:	699b      	ldr	r3, [r3, #24]
 8004f68:	4a17      	ldr	r2, [pc, #92]	@ (8004fc8 <HAL_UART_MspInit+0x9c>)
 8004f6a:	f043 0304 	orr.w	r3, r3, #4
 8004f6e:	6193      	str	r3, [r2, #24]
 8004f70:	4b15      	ldr	r3, [pc, #84]	@ (8004fc8 <HAL_UART_MspInit+0x9c>)
 8004f72:	699b      	ldr	r3, [r3, #24]
 8004f74:	f003 0304 	and.w	r3, r3, #4
 8004f78:	60bb      	str	r3, [r7, #8]
 8004f7a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004f7c:	2304      	movs	r3, #4
 8004f7e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f80:	2302      	movs	r3, #2
 8004f82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004f84:	2303      	movs	r3, #3
 8004f86:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f88:	f107 0310 	add.w	r3, r7, #16
 8004f8c:	4619      	mov	r1, r3
 8004f8e:	480f      	ldr	r0, [pc, #60]	@ (8004fcc <HAL_UART_MspInit+0xa0>)
 8004f90:	f000 fd3c 	bl	8005a0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004f94:	2308      	movs	r3, #8
 8004f96:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004f98:	2300      	movs	r3, #0
 8004f9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004fa0:	f107 0310 	add.w	r3, r7, #16
 8004fa4:	4619      	mov	r1, r3
 8004fa6:	4809      	ldr	r0, [pc, #36]	@ (8004fcc <HAL_UART_MspInit+0xa0>)
 8004fa8:	f000 fd30 	bl	8005a0c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 8004fac:	2200      	movs	r2, #0
 8004fae:	2101      	movs	r1, #1
 8004fb0:	2026      	movs	r0, #38	@ 0x26
 8004fb2:	f000 fbb2 	bl	800571a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004fb6:	2026      	movs	r0, #38	@ 0x26
 8004fb8:	f000 fbcb 	bl	8005752 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8004fbc:	bf00      	nop
 8004fbe:	3720      	adds	r7, #32
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	bd80      	pop	{r7, pc}
 8004fc4:	40004400 	.word	0x40004400
 8004fc8:	40021000 	.word	0x40021000
 8004fcc:	40010800 	.word	0x40010800

08004fd0 <Reset_Handler>:
 8004fd0:	f7ff fd7e 	bl	8004ad0 <SystemInit>
 8004fd4:	480b      	ldr	r0, [pc, #44]	@ (8005004 <LoopFillZerobss+0xe>)
 8004fd6:	490c      	ldr	r1, [pc, #48]	@ (8005008 <LoopFillZerobss+0x12>)
 8004fd8:	4a0c      	ldr	r2, [pc, #48]	@ (800500c <LoopFillZerobss+0x16>)
 8004fda:	2300      	movs	r3, #0
 8004fdc:	e002      	b.n	8004fe4 <LoopCopyDataInit>

08004fde <CopyDataInit>:
 8004fde:	58d4      	ldr	r4, [r2, r3]
 8004fe0:	50c4      	str	r4, [r0, r3]
 8004fe2:	3304      	adds	r3, #4

08004fe4 <LoopCopyDataInit>:
 8004fe4:	18c4      	adds	r4, r0, r3
 8004fe6:	428c      	cmp	r4, r1
 8004fe8:	d3f9      	bcc.n	8004fde <CopyDataInit>
 8004fea:	4a09      	ldr	r2, [pc, #36]	@ (8005010 <LoopFillZerobss+0x1a>)
 8004fec:	4c09      	ldr	r4, [pc, #36]	@ (8005014 <LoopFillZerobss+0x1e>)
 8004fee:	2300      	movs	r3, #0
 8004ff0:	e001      	b.n	8004ff6 <LoopFillZerobss>

08004ff2 <FillZerobss>:
 8004ff2:	6013      	str	r3, [r2, #0]
 8004ff4:	3204      	adds	r2, #4

08004ff6 <LoopFillZerobss>:
 8004ff6:	42a2      	cmp	r2, r4
 8004ff8:	d3fb      	bcc.n	8004ff2 <FillZerobss>
 8004ffa:	f003 fded 	bl	8008bd8 <__libc_init_array>
 8004ffe:	f7ff fbd1 	bl	80047a4 <main>
 8005002:	4770      	bx	lr
 8005004:	20000000 	.word	0x20000000
 8005008:	20000044 	.word	0x20000044
 800500c:	08009904 	.word	0x08009904
 8005010:	20000044 	.word	0x20000044
 8005014:	2000023c 	.word	0x2000023c

08005018 <ADC1_2_IRQHandler>:
 8005018:	e7fe      	b.n	8005018 <ADC1_2_IRQHandler>
	...

0800501c <motorInit>:

extern TIM_HandleTypeDef htim4;

//start PWM timer
void motorInit()
{
 800501c:	b580      	push	{r7, lr}
 800501e:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8005020:	2100      	movs	r1, #0
 8005022:	4808      	ldr	r0, [pc, #32]	@ (8005044 <motorInit+0x28>)
 8005024:	f002 f88c 	bl	8007140 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8005028:	2104      	movs	r1, #4
 800502a:	4806      	ldr	r0, [pc, #24]	@ (8005044 <motorInit+0x28>)
 800502c:	f002 f888 	bl	8007140 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8005030:	2108      	movs	r1, #8
 8005032:	4804      	ldr	r0, [pc, #16]	@ (8005044 <motorInit+0x28>)
 8005034:	f002 f884 	bl	8007140 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8005038:	210c      	movs	r1, #12
 800503a:	4802      	ldr	r0, [pc, #8]	@ (8005044 <motorInit+0x28>)
 800503c:	f002 f880 	bl	8007140 <HAL_TIM_PWM_Start>
}
 8005040:	bf00      	nop
 8005042:	bd80      	pop	{r7, pc}
 8005044:	2000015c 	.word	0x2000015c

08005048 <motorBreak>:
//	setMotorSpeed(&htim4, TIM_CHANNEL_3, speed);
//	setMotorSpeed(&htim4, TIM_CHANNEL_4, speed);
//}

void motorBreak()
{
 8005048:	b580      	push	{r7, lr}
 800504a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 800504c:	2200      	movs	r2, #0
 800504e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005052:	4814      	ldr	r0, [pc, #80]	@ (80050a4 <motorBreak+0x5c>)
 8005054:	f000 fe85 	bl	8005d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8005058:	2200      	movs	r2, #0
 800505a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800505e:	4811      	ldr	r0, [pc, #68]	@ (80050a4 <motorBreak+0x5c>)
 8005060:	f000 fe7f 	bl	8005d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8005064:	2200      	movs	r2, #0
 8005066:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800506a:	480e      	ldr	r0, [pc, #56]	@ (80050a4 <motorBreak+0x5c>)
 800506c:	f000 fe79 	bl	8005d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8005070:	2200      	movs	r2, #0
 8005072:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005076:	480b      	ldr	r0, [pc, #44]	@ (80050a4 <motorBreak+0x5c>)
 8005078:	f000 fe73 	bl	8005d62 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 7200);
 800507c:	4b0a      	ldr	r3, [pc, #40]	@ (80050a8 <motorBreak+0x60>)
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 8005084:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, 7200);
 8005086:	4b08      	ldr	r3, [pc, #32]	@ (80050a8 <motorBreak+0x60>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 800508e:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 8005090:	4b05      	ldr	r3, [pc, #20]	@ (80050a8 <motorBreak+0x60>)
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	2200      	movs	r2, #0
 8005096:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 8005098:	4b03      	ldr	r3, [pc, #12]	@ (80050a8 <motorBreak+0x60>)
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	2200      	movs	r2, #0
 800509e:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80050a0:	bf00      	nop
 80050a2:	bd80      	pop	{r7, pc}
 80050a4:	40010c00 	.word	0x40010c00
 80050a8:	2000015c 	.word	0x2000015c

080050ac <moveForward>:
//	setMotorSpeed(&htim4, TIM_CHANNEL_2, 0);
//	setMotorSpeed(&htim4, TIM_CHANNEL_3, 0);
//	setMotorSpeed(&htim4, TIM_CHANNEL_4, 0);
//}
void moveForward(TIM_HandleTypeDef *htim)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b082      	sub	sp, #8
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 80050b4:	2200      	movs	r2, #0
 80050b6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80050ba:	4815      	ldr	r0, [pc, #84]	@ (8005110 <moveForward+0x64>)
 80050bc:	f000 fe51 	bl	8005d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 80050c0:	2200      	movs	r2, #0
 80050c2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80050c6:	4812      	ldr	r0, [pc, #72]	@ (8005110 <moveForward+0x64>)
 80050c8:	f000 fe4b 	bl	8005d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 80050cc:	2200      	movs	r2, #0
 80050ce:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80050d2:	480f      	ldr	r0, [pc, #60]	@ (8005110 <moveForward+0x64>)
 80050d4:	f000 fe45 	bl	8005d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 80050d8:	2200      	movs	r2, #0
 80050da:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80050de:	480c      	ldr	r0, [pc, #48]	@ (8005110 <moveForward+0x64>)
 80050e0:	f000 fe3f 	bl	8005d62 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 0);//L1满速前进
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	2200      	movs	r2, #0
 80050ea:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 0);//L2满速前进
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	2200      	movs	r2, #0
 80050f2:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 7200);//R1满速前进
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 80050fc:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 7200);//L1满速前进
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 8005106:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8005108:	bf00      	nop
 800510a:	3708      	adds	r7, #8
 800510c:	46bd      	mov	sp, r7
 800510e:	bd80      	pop	{r7, pc}
 8005110:	40010c00 	.word	0x40010c00

08005114 <moveBackward>:
void moveBackward(TIM_HandleTypeDef *htim)
{
 8005114:	b580      	push	{r7, lr}
 8005116:	b082      	sub	sp, #8
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_SET);
 800511c:	2201      	movs	r2, #1
 800511e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005122:	4815      	ldr	r0, [pc, #84]	@ (8005178 <moveBackward+0x64>)
 8005124:	f000 fe1d 	bl	8005d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_SET);
 8005128:	2201      	movs	r2, #1
 800512a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800512e:	4812      	ldr	r0, [pc, #72]	@ (8005178 <moveBackward+0x64>)
 8005130:	f000 fe17 	bl	8005d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_SET);
 8005134:	2201      	movs	r2, #1
 8005136:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800513a:	480f      	ldr	r0, [pc, #60]	@ (8005178 <moveBackward+0x64>)
 800513c:	f000 fe11 	bl	8005d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_SET);
 8005140:	2201      	movs	r2, #1
 8005142:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005146:	480c      	ldr	r0, [pc, #48]	@ (8005178 <moveBackward+0x64>)
 8005148:	f000 fe0b 	bl	8005d62 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 7200);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 8005154:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 7200);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 800515e:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 0);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	2200      	movs	r2, #0
 8005166:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 0);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	2200      	movs	r2, #0
 800516e:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8005170:	bf00      	nop
 8005172:	3708      	adds	r7, #8
 8005174:	46bd      	mov	sp, r7
 8005176:	bd80      	pop	{r7, pc}
 8005178:	40010c00 	.word	0x40010c00

0800517c <moveLeft>:
void moveLeft(TIM_HandleTypeDef *htim)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	b082      	sub	sp, #8
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_SET);
 8005184:	2201      	movs	r2, #1
 8005186:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800518a:	4815      	ldr	r0, [pc, #84]	@ (80051e0 <moveLeft+0x64>)
 800518c:	f000 fde9 	bl	8005d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8005190:	2200      	movs	r2, #0
 8005192:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8005196:	4812      	ldr	r0, [pc, #72]	@ (80051e0 <moveLeft+0x64>)
 8005198:	f000 fde3 	bl	8005d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 800519c:	2200      	movs	r2, #0
 800519e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80051a2:	480f      	ldr	r0, [pc, #60]	@ (80051e0 <moveLeft+0x64>)
 80051a4:	f000 fddd 	bl	8005d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_SET);
 80051a8:	2201      	movs	r2, #1
 80051aa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80051ae:	480c      	ldr	r0, [pc, #48]	@ (80051e0 <moveLeft+0x64>)
 80051b0:	f000 fdd7 	bl	8005d62 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 7200);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 80051bc:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 0);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	2200      	movs	r2, #0
 80051c4:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 7200);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 80051ce:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 0);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	2200      	movs	r2, #0
 80051d6:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80051d8:	bf00      	nop
 80051da:	3708      	adds	r7, #8
 80051dc:	46bd      	mov	sp, r7
 80051de:	bd80      	pop	{r7, pc}
 80051e0:	40010c00 	.word	0x40010c00

080051e4 <moveRight>:
void moveRight(TIM_HandleTypeDef *htim)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b082      	sub	sp, #8
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 80051ec:	2200      	movs	r2, #0
 80051ee:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80051f2:	4815      	ldr	r0, [pc, #84]	@ (8005248 <moveRight+0x64>)
 80051f4:	f000 fdb5 	bl	8005d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_SET);
 80051f8:	2201      	movs	r2, #1
 80051fa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80051fe:	4812      	ldr	r0, [pc, #72]	@ (8005248 <moveRight+0x64>)
 8005200:	f000 fdaf 	bl	8005d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_SET);
 8005204:	2201      	movs	r2, #1
 8005206:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800520a:	480f      	ldr	r0, [pc, #60]	@ (8005248 <moveRight+0x64>)
 800520c:	f000 fda9 	bl	8005d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8005210:	2200      	movs	r2, #0
 8005212:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005216:	480c      	ldr	r0, [pc, #48]	@ (8005248 <moveRight+0x64>)
 8005218:	f000 fda3 	bl	8005d62 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 0);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	2200      	movs	r2, #0
 8005222:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 7200);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 800522c:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 0);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	2200      	movs	r2, #0
 8005234:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 7200);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 800523e:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8005240:	bf00      	nop
 8005242:	3708      	adds	r7, #8
 8005244:	46bd      	mov	sp, r7
 8005246:	bd80      	pop	{r7, pc}
 8005248:	40010c00 	.word	0x40010c00

0800524c <moveTurnLeft>:
void moveTurnLeft(TIM_HandleTypeDef *htim)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b082      	sub	sp, #8
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_SET);
 8005254:	2201      	movs	r2, #1
 8005256:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800525a:	4816      	ldr	r0, [pc, #88]	@ (80052b4 <moveTurnLeft+0x68>)
 800525c:	f000 fd81 	bl	8005d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_SET);
 8005260:	2201      	movs	r2, #1
 8005262:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8005266:	4813      	ldr	r0, [pc, #76]	@ (80052b4 <moveTurnLeft+0x68>)
 8005268:	f000 fd7b 	bl	8005d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 800526c:	2200      	movs	r2, #0
 800526e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8005272:	4810      	ldr	r0, [pc, #64]	@ (80052b4 <moveTurnLeft+0x68>)
 8005274:	f000 fd75 	bl	8005d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8005278:	2200      	movs	r2, #0
 800527a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800527e:	480d      	ldr	r0, [pc, #52]	@ (80052b4 <moveTurnLeft+0x68>)
 8005280:	f000 fd6f 	bl	8005d62 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 7200);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 800528c:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 7200);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 8005296:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 7200);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 80052a0:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 7200);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 80052aa:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80052ac:	bf00      	nop
 80052ae:	3708      	adds	r7, #8
 80052b0:	46bd      	mov	sp, r7
 80052b2:	bd80      	pop	{r7, pc}
 80052b4:	40010c00 	.word	0x40010c00

080052b8 <moveTurnRight>:
void moveTurnRight(TIM_HandleTypeDef *htim)
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b082      	sub	sp, #8
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 80052c0:	2200      	movs	r2, #0
 80052c2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80052c6:	4814      	ldr	r0, [pc, #80]	@ (8005318 <moveTurnRight+0x60>)
 80052c8:	f000 fd4b 	bl	8005d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 80052cc:	2200      	movs	r2, #0
 80052ce:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80052d2:	4811      	ldr	r0, [pc, #68]	@ (8005318 <moveTurnRight+0x60>)
 80052d4:	f000 fd45 	bl	8005d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_SET);
 80052d8:	2201      	movs	r2, #1
 80052da:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80052de:	480e      	ldr	r0, [pc, #56]	@ (8005318 <moveTurnRight+0x60>)
 80052e0:	f000 fd3f 	bl	8005d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_SET);
 80052e4:	2201      	movs	r2, #1
 80052e6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80052ea:	480b      	ldr	r0, [pc, #44]	@ (8005318 <moveTurnRight+0x60>)
 80052ec:	f000 fd39 	bl	8005d62 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 0);//L1满速前进
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	2200      	movs	r2, #0
 80052f6:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 0);//L2满速前进
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	2200      	movs	r2, #0
 80052fe:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 0);//R1满速前进
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	2200      	movs	r2, #0
 8005306:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 0);//L1满速前进
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	2200      	movs	r2, #0
 800530e:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8005310:	bf00      	nop
 8005312:	3708      	adds	r7, #8
 8005314:	46bd      	mov	sp, r7
 8005316:	bd80      	pop	{r7, pc}
 8005318:	40010c00 	.word	0x40010c00

0800531c <moveForwardslow>:

void moveForwardslow(TIM_HandleTypeDef *htim)
{
 800531c:	b580      	push	{r7, lr}
 800531e:	b082      	sub	sp, #8
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8005324:	2200      	movs	r2, #0
 8005326:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800532a:	4816      	ldr	r0, [pc, #88]	@ (8005384 <moveForwardslow+0x68>)
 800532c:	f000 fd19 	bl	8005d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8005330:	2200      	movs	r2, #0
 8005332:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8005336:	4813      	ldr	r0, [pc, #76]	@ (8005384 <moveForwardslow+0x68>)
 8005338:	f000 fd13 	bl	8005d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 800533c:	2200      	movs	r2, #0
 800533e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8005342:	4810      	ldr	r0, [pc, #64]	@ (8005384 <moveForwardslow+0x68>)
 8005344:	f000 fd0d 	bl	8005d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8005348:	2200      	movs	r2, #0
 800534a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800534e:	480d      	ldr	r0, [pc, #52]	@ (8005384 <moveForwardslow+0x68>)
 8005350:	f000 fd07 	bl	8005d62 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 3600);//L1满速前进
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 800535c:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 3600);//L2满速前进
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 8005366:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 3600);//R1满速前进
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 8005370:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 3600);//L1满速前进
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 800537a:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800537c:	bf00      	nop
 800537e:	3708      	adds	r7, #8
 8005380:	46bd      	mov	sp, r7
 8005382:	bd80      	pop	{r7, pc}
 8005384:	40010c00 	.word	0x40010c00

08005388 <moveLeftslow>:
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 3600);
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 3600);
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 3600);
}
void moveLeftslow(TIM_HandleTypeDef *htim)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b082      	sub	sp, #8
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_SET);
 8005390:	2201      	movs	r2, #1
 8005392:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005396:	4816      	ldr	r0, [pc, #88]	@ (80053f0 <moveLeftslow+0x68>)
 8005398:	f000 fce3 	bl	8005d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 800539c:	2200      	movs	r2, #0
 800539e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80053a2:	4813      	ldr	r0, [pc, #76]	@ (80053f0 <moveLeftslow+0x68>)
 80053a4:	f000 fcdd 	bl	8005d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 80053a8:	2200      	movs	r2, #0
 80053aa:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80053ae:	4810      	ldr	r0, [pc, #64]	@ (80053f0 <moveLeftslow+0x68>)
 80053b0:	f000 fcd7 	bl	8005d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_SET);
 80053b4:	2201      	movs	r2, #1
 80053b6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80053ba:	480d      	ldr	r0, [pc, #52]	@ (80053f0 <moveLeftslow+0x68>)
 80053bc:	f000 fcd1 	bl	8005d62 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 3600);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 80053c8:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 3600);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 80053d2:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 3600);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 80053dc:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 3600);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 80053e6:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80053e8:	bf00      	nop
 80053ea:	3708      	adds	r7, #8
 80053ec:	46bd      	mov	sp, r7
 80053ee:	bd80      	pop	{r7, pc}
 80053f0:	40010c00 	.word	0x40010c00

080053f4 <moveRightslow>:
void moveRightslow(TIM_HandleTypeDef *htim)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b082      	sub	sp, #8
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 80053fc:	2200      	movs	r2, #0
 80053fe:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005402:	4816      	ldr	r0, [pc, #88]	@ (800545c <moveRightslow+0x68>)
 8005404:	f000 fcad 	bl	8005d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_SET);
 8005408:	2201      	movs	r2, #1
 800540a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800540e:	4813      	ldr	r0, [pc, #76]	@ (800545c <moveRightslow+0x68>)
 8005410:	f000 fca7 	bl	8005d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_SET);
 8005414:	2201      	movs	r2, #1
 8005416:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800541a:	4810      	ldr	r0, [pc, #64]	@ (800545c <moveRightslow+0x68>)
 800541c:	f000 fca1 	bl	8005d62 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8005420:	2200      	movs	r2, #0
 8005422:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005426:	480d      	ldr	r0, [pc, #52]	@ (800545c <moveRightslow+0x68>)
 8005428:	f000 fc9b 	bl	8005d62 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 3600);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 8005434:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 3600);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 800543e:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 3600);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 8005448:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 3600);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 8005452:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8005454:	bf00      	nop
 8005456:	3708      	adds	r7, #8
 8005458:	46bd      	mov	sp, r7
 800545a:	bd80      	pop	{r7, pc}
 800545c:	40010c00 	.word	0x40010c00

08005460 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005464:	4b08      	ldr	r3, [pc, #32]	@ (8005488 <HAL_Init+0x28>)
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4a07      	ldr	r2, [pc, #28]	@ (8005488 <HAL_Init+0x28>)
 800546a:	f043 0310 	orr.w	r3, r3, #16
 800546e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005470:	2003      	movs	r0, #3
 8005472:	f000 f947 	bl	8005704 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005476:	2000      	movs	r0, #0
 8005478:	f000 f808 	bl	800548c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800547c:	f7ff f9c8 	bl	8004810 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005480:	2300      	movs	r3, #0
}
 8005482:	4618      	mov	r0, r3
 8005484:	bd80      	pop	{r7, pc}
 8005486:	bf00      	nop
 8005488:	40022000 	.word	0x40022000

0800548c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800548c:	b580      	push	{r7, lr}
 800548e:	b082      	sub	sp, #8
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005494:	4b12      	ldr	r3, [pc, #72]	@ (80054e0 <HAL_InitTick+0x54>)
 8005496:	681a      	ldr	r2, [r3, #0]
 8005498:	4b12      	ldr	r3, [pc, #72]	@ (80054e4 <HAL_InitTick+0x58>)
 800549a:	781b      	ldrb	r3, [r3, #0]
 800549c:	4619      	mov	r1, r3
 800549e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80054a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80054a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80054aa:	4618      	mov	r0, r3
 80054ac:	f000 f95f 	bl	800576e <HAL_SYSTICK_Config>
 80054b0:	4603      	mov	r3, r0
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d001      	beq.n	80054ba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80054b6:	2301      	movs	r3, #1
 80054b8:	e00e      	b.n	80054d8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2b0f      	cmp	r3, #15
 80054be:	d80a      	bhi.n	80054d6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80054c0:	2200      	movs	r2, #0
 80054c2:	6879      	ldr	r1, [r7, #4]
 80054c4:	f04f 30ff 	mov.w	r0, #4294967295
 80054c8:	f000 f927 	bl	800571a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80054cc:	4a06      	ldr	r2, [pc, #24]	@ (80054e8 <HAL_InitTick+0x5c>)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80054d2:	2300      	movs	r3, #0
 80054d4:	e000      	b.n	80054d8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80054d6:	2301      	movs	r3, #1
}
 80054d8:	4618      	mov	r0, r3
 80054da:	3708      	adds	r7, #8
 80054dc:	46bd      	mov	sp, r7
 80054de:	bd80      	pop	{r7, pc}
 80054e0:	20000038 	.word	0x20000038
 80054e4:	20000040 	.word	0x20000040
 80054e8:	2000003c 	.word	0x2000003c

080054ec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80054ec:	b480      	push	{r7}
 80054ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80054f0:	4b05      	ldr	r3, [pc, #20]	@ (8005508 <HAL_IncTick+0x1c>)
 80054f2:	781b      	ldrb	r3, [r3, #0]
 80054f4:	461a      	mov	r2, r3
 80054f6:	4b05      	ldr	r3, [pc, #20]	@ (800550c <HAL_IncTick+0x20>)
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	4413      	add	r3, r2
 80054fc:	4a03      	ldr	r2, [pc, #12]	@ (800550c <HAL_IncTick+0x20>)
 80054fe:	6013      	str	r3, [r2, #0]
}
 8005500:	bf00      	nop
 8005502:	46bd      	mov	sp, r7
 8005504:	bc80      	pop	{r7}
 8005506:	4770      	bx	lr
 8005508:	20000040 	.word	0x20000040
 800550c:	20000238 	.word	0x20000238

08005510 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005510:	b480      	push	{r7}
 8005512:	af00      	add	r7, sp, #0
  return uwTick;
 8005514:	4b02      	ldr	r3, [pc, #8]	@ (8005520 <HAL_GetTick+0x10>)
 8005516:	681b      	ldr	r3, [r3, #0]
}
 8005518:	4618      	mov	r0, r3
 800551a:	46bd      	mov	sp, r7
 800551c:	bc80      	pop	{r7}
 800551e:	4770      	bx	lr
 8005520:	20000238 	.word	0x20000238

08005524 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	b084      	sub	sp, #16
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800552c:	f7ff fff0 	bl	8005510 <HAL_GetTick>
 8005530:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	f1b3 3fff 	cmp.w	r3, #4294967295
 800553c:	d005      	beq.n	800554a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800553e:	4b0a      	ldr	r3, [pc, #40]	@ (8005568 <HAL_Delay+0x44>)
 8005540:	781b      	ldrb	r3, [r3, #0]
 8005542:	461a      	mov	r2, r3
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	4413      	add	r3, r2
 8005548:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800554a:	bf00      	nop
 800554c:	f7ff ffe0 	bl	8005510 <HAL_GetTick>
 8005550:	4602      	mov	r2, r0
 8005552:	68bb      	ldr	r3, [r7, #8]
 8005554:	1ad3      	subs	r3, r2, r3
 8005556:	68fa      	ldr	r2, [r7, #12]
 8005558:	429a      	cmp	r2, r3
 800555a:	d8f7      	bhi.n	800554c <HAL_Delay+0x28>
  {
  }
}
 800555c:	bf00      	nop
 800555e:	bf00      	nop
 8005560:	3710      	adds	r7, #16
 8005562:	46bd      	mov	sp, r7
 8005564:	bd80      	pop	{r7, pc}
 8005566:	bf00      	nop
 8005568:	20000040 	.word	0x20000040

0800556c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800556c:	b480      	push	{r7}
 800556e:	b085      	sub	sp, #20
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	f003 0307 	and.w	r3, r3, #7
 800557a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800557c:	4b0c      	ldr	r3, [pc, #48]	@ (80055b0 <__NVIC_SetPriorityGrouping+0x44>)
 800557e:	68db      	ldr	r3, [r3, #12]
 8005580:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005582:	68ba      	ldr	r2, [r7, #8]
 8005584:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005588:	4013      	ands	r3, r2
 800558a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005590:	68bb      	ldr	r3, [r7, #8]
 8005592:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005594:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005598:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800559c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800559e:	4a04      	ldr	r2, [pc, #16]	@ (80055b0 <__NVIC_SetPriorityGrouping+0x44>)
 80055a0:	68bb      	ldr	r3, [r7, #8]
 80055a2:	60d3      	str	r3, [r2, #12]
}
 80055a4:	bf00      	nop
 80055a6:	3714      	adds	r7, #20
 80055a8:	46bd      	mov	sp, r7
 80055aa:	bc80      	pop	{r7}
 80055ac:	4770      	bx	lr
 80055ae:	bf00      	nop
 80055b0:	e000ed00 	.word	0xe000ed00

080055b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80055b4:	b480      	push	{r7}
 80055b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80055b8:	4b04      	ldr	r3, [pc, #16]	@ (80055cc <__NVIC_GetPriorityGrouping+0x18>)
 80055ba:	68db      	ldr	r3, [r3, #12]
 80055bc:	0a1b      	lsrs	r3, r3, #8
 80055be:	f003 0307 	and.w	r3, r3, #7
}
 80055c2:	4618      	mov	r0, r3
 80055c4:	46bd      	mov	sp, r7
 80055c6:	bc80      	pop	{r7}
 80055c8:	4770      	bx	lr
 80055ca:	bf00      	nop
 80055cc:	e000ed00 	.word	0xe000ed00

080055d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80055d0:	b480      	push	{r7}
 80055d2:	b083      	sub	sp, #12
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	4603      	mov	r3, r0
 80055d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80055da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	db0b      	blt.n	80055fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80055e2:	79fb      	ldrb	r3, [r7, #7]
 80055e4:	f003 021f 	and.w	r2, r3, #31
 80055e8:	4906      	ldr	r1, [pc, #24]	@ (8005604 <__NVIC_EnableIRQ+0x34>)
 80055ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055ee:	095b      	lsrs	r3, r3, #5
 80055f0:	2001      	movs	r0, #1
 80055f2:	fa00 f202 	lsl.w	r2, r0, r2
 80055f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80055fa:	bf00      	nop
 80055fc:	370c      	adds	r7, #12
 80055fe:	46bd      	mov	sp, r7
 8005600:	bc80      	pop	{r7}
 8005602:	4770      	bx	lr
 8005604:	e000e100 	.word	0xe000e100

08005608 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005608:	b480      	push	{r7}
 800560a:	b083      	sub	sp, #12
 800560c:	af00      	add	r7, sp, #0
 800560e:	4603      	mov	r3, r0
 8005610:	6039      	str	r1, [r7, #0]
 8005612:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005614:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005618:	2b00      	cmp	r3, #0
 800561a:	db0a      	blt.n	8005632 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	b2da      	uxtb	r2, r3
 8005620:	490c      	ldr	r1, [pc, #48]	@ (8005654 <__NVIC_SetPriority+0x4c>)
 8005622:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005626:	0112      	lsls	r2, r2, #4
 8005628:	b2d2      	uxtb	r2, r2
 800562a:	440b      	add	r3, r1
 800562c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005630:	e00a      	b.n	8005648 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005632:	683b      	ldr	r3, [r7, #0]
 8005634:	b2da      	uxtb	r2, r3
 8005636:	4908      	ldr	r1, [pc, #32]	@ (8005658 <__NVIC_SetPriority+0x50>)
 8005638:	79fb      	ldrb	r3, [r7, #7]
 800563a:	f003 030f 	and.w	r3, r3, #15
 800563e:	3b04      	subs	r3, #4
 8005640:	0112      	lsls	r2, r2, #4
 8005642:	b2d2      	uxtb	r2, r2
 8005644:	440b      	add	r3, r1
 8005646:	761a      	strb	r2, [r3, #24]
}
 8005648:	bf00      	nop
 800564a:	370c      	adds	r7, #12
 800564c:	46bd      	mov	sp, r7
 800564e:	bc80      	pop	{r7}
 8005650:	4770      	bx	lr
 8005652:	bf00      	nop
 8005654:	e000e100 	.word	0xe000e100
 8005658:	e000ed00 	.word	0xe000ed00

0800565c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800565c:	b480      	push	{r7}
 800565e:	b089      	sub	sp, #36	@ 0x24
 8005660:	af00      	add	r7, sp, #0
 8005662:	60f8      	str	r0, [r7, #12]
 8005664:	60b9      	str	r1, [r7, #8]
 8005666:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	f003 0307 	and.w	r3, r3, #7
 800566e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005670:	69fb      	ldr	r3, [r7, #28]
 8005672:	f1c3 0307 	rsb	r3, r3, #7
 8005676:	2b04      	cmp	r3, #4
 8005678:	bf28      	it	cs
 800567a:	2304      	movcs	r3, #4
 800567c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800567e:	69fb      	ldr	r3, [r7, #28]
 8005680:	3304      	adds	r3, #4
 8005682:	2b06      	cmp	r3, #6
 8005684:	d902      	bls.n	800568c <NVIC_EncodePriority+0x30>
 8005686:	69fb      	ldr	r3, [r7, #28]
 8005688:	3b03      	subs	r3, #3
 800568a:	e000      	b.n	800568e <NVIC_EncodePriority+0x32>
 800568c:	2300      	movs	r3, #0
 800568e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005690:	f04f 32ff 	mov.w	r2, #4294967295
 8005694:	69bb      	ldr	r3, [r7, #24]
 8005696:	fa02 f303 	lsl.w	r3, r2, r3
 800569a:	43da      	mvns	r2, r3
 800569c:	68bb      	ldr	r3, [r7, #8]
 800569e:	401a      	ands	r2, r3
 80056a0:	697b      	ldr	r3, [r7, #20]
 80056a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80056a4:	f04f 31ff 	mov.w	r1, #4294967295
 80056a8:	697b      	ldr	r3, [r7, #20]
 80056aa:	fa01 f303 	lsl.w	r3, r1, r3
 80056ae:	43d9      	mvns	r1, r3
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80056b4:	4313      	orrs	r3, r2
         );
}
 80056b6:	4618      	mov	r0, r3
 80056b8:	3724      	adds	r7, #36	@ 0x24
 80056ba:	46bd      	mov	sp, r7
 80056bc:	bc80      	pop	{r7}
 80056be:	4770      	bx	lr

080056c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b082      	sub	sp, #8
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	3b01      	subs	r3, #1
 80056cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80056d0:	d301      	bcc.n	80056d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80056d2:	2301      	movs	r3, #1
 80056d4:	e00f      	b.n	80056f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80056d6:	4a0a      	ldr	r2, [pc, #40]	@ (8005700 <SysTick_Config+0x40>)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	3b01      	subs	r3, #1
 80056dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80056de:	210f      	movs	r1, #15
 80056e0:	f04f 30ff 	mov.w	r0, #4294967295
 80056e4:	f7ff ff90 	bl	8005608 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80056e8:	4b05      	ldr	r3, [pc, #20]	@ (8005700 <SysTick_Config+0x40>)
 80056ea:	2200      	movs	r2, #0
 80056ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80056ee:	4b04      	ldr	r3, [pc, #16]	@ (8005700 <SysTick_Config+0x40>)
 80056f0:	2207      	movs	r2, #7
 80056f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80056f4:	2300      	movs	r3, #0
}
 80056f6:	4618      	mov	r0, r3
 80056f8:	3708      	adds	r7, #8
 80056fa:	46bd      	mov	sp, r7
 80056fc:	bd80      	pop	{r7, pc}
 80056fe:	bf00      	nop
 8005700:	e000e010 	.word	0xe000e010

08005704 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005704:	b580      	push	{r7, lr}
 8005706:	b082      	sub	sp, #8
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800570c:	6878      	ldr	r0, [r7, #4]
 800570e:	f7ff ff2d 	bl	800556c <__NVIC_SetPriorityGrouping>
}
 8005712:	bf00      	nop
 8005714:	3708      	adds	r7, #8
 8005716:	46bd      	mov	sp, r7
 8005718:	bd80      	pop	{r7, pc}

0800571a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800571a:	b580      	push	{r7, lr}
 800571c:	b086      	sub	sp, #24
 800571e:	af00      	add	r7, sp, #0
 8005720:	4603      	mov	r3, r0
 8005722:	60b9      	str	r1, [r7, #8]
 8005724:	607a      	str	r2, [r7, #4]
 8005726:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005728:	2300      	movs	r3, #0
 800572a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800572c:	f7ff ff42 	bl	80055b4 <__NVIC_GetPriorityGrouping>
 8005730:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005732:	687a      	ldr	r2, [r7, #4]
 8005734:	68b9      	ldr	r1, [r7, #8]
 8005736:	6978      	ldr	r0, [r7, #20]
 8005738:	f7ff ff90 	bl	800565c <NVIC_EncodePriority>
 800573c:	4602      	mov	r2, r0
 800573e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005742:	4611      	mov	r1, r2
 8005744:	4618      	mov	r0, r3
 8005746:	f7ff ff5f 	bl	8005608 <__NVIC_SetPriority>
}
 800574a:	bf00      	nop
 800574c:	3718      	adds	r7, #24
 800574e:	46bd      	mov	sp, r7
 8005750:	bd80      	pop	{r7, pc}

08005752 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005752:	b580      	push	{r7, lr}
 8005754:	b082      	sub	sp, #8
 8005756:	af00      	add	r7, sp, #0
 8005758:	4603      	mov	r3, r0
 800575a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800575c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005760:	4618      	mov	r0, r3
 8005762:	f7ff ff35 	bl	80055d0 <__NVIC_EnableIRQ>
}
 8005766:	bf00      	nop
 8005768:	3708      	adds	r7, #8
 800576a:	46bd      	mov	sp, r7
 800576c:	bd80      	pop	{r7, pc}

0800576e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800576e:	b580      	push	{r7, lr}
 8005770:	b082      	sub	sp, #8
 8005772:	af00      	add	r7, sp, #0
 8005774:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005776:	6878      	ldr	r0, [r7, #4]
 8005778:	f7ff ffa2 	bl	80056c0 <SysTick_Config>
 800577c:	4603      	mov	r3, r0
}
 800577e:	4618      	mov	r0, r3
 8005780:	3708      	adds	r7, #8
 8005782:	46bd      	mov	sp, r7
 8005784:	bd80      	pop	{r7, pc}

08005786 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005786:	b480      	push	{r7}
 8005788:	b085      	sub	sp, #20
 800578a:	af00      	add	r7, sp, #0
 800578c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800578e:	2300      	movs	r3, #0
 8005790:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8005798:	b2db      	uxtb	r3, r3
 800579a:	2b02      	cmp	r3, #2
 800579c:	d008      	beq.n	80057b0 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2204      	movs	r2, #4
 80057a2:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2200      	movs	r2, #0
 80057a8:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80057ac:	2301      	movs	r3, #1
 80057ae:	e020      	b.n	80057f2 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	681a      	ldr	r2, [r3, #0]
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f022 020e 	bic.w	r2, r2, #14
 80057be:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	681a      	ldr	r2, [r3, #0]
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f022 0201 	bic.w	r2, r2, #1
 80057ce:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057d8:	2101      	movs	r1, #1
 80057da:	fa01 f202 	lsl.w	r2, r1, r2
 80057de:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2201      	movs	r2, #1
 80057e4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2200      	movs	r2, #0
 80057ec:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80057f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80057f2:	4618      	mov	r0, r3
 80057f4:	3714      	adds	r7, #20
 80057f6:	46bd      	mov	sp, r7
 80057f8:	bc80      	pop	{r7}
 80057fa:	4770      	bx	lr

080057fc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b084      	sub	sp, #16
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005804:	2300      	movs	r3, #0
 8005806:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800580e:	b2db      	uxtb	r3, r3
 8005810:	2b02      	cmp	r3, #2
 8005812:	d005      	beq.n	8005820 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2204      	movs	r2, #4
 8005818:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800581a:	2301      	movs	r3, #1
 800581c:	73fb      	strb	r3, [r7, #15]
 800581e:	e0d6      	b.n	80059ce <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	681a      	ldr	r2, [r3, #0]
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f022 020e 	bic.w	r2, r2, #14
 800582e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	681a      	ldr	r2, [r3, #0]
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f022 0201 	bic.w	r2, r2, #1
 800583e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	461a      	mov	r2, r3
 8005846:	4b64      	ldr	r3, [pc, #400]	@ (80059d8 <HAL_DMA_Abort_IT+0x1dc>)
 8005848:	429a      	cmp	r2, r3
 800584a:	d958      	bls.n	80058fe <HAL_DMA_Abort_IT+0x102>
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	4a62      	ldr	r2, [pc, #392]	@ (80059dc <HAL_DMA_Abort_IT+0x1e0>)
 8005852:	4293      	cmp	r3, r2
 8005854:	d04f      	beq.n	80058f6 <HAL_DMA_Abort_IT+0xfa>
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	4a61      	ldr	r2, [pc, #388]	@ (80059e0 <HAL_DMA_Abort_IT+0x1e4>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d048      	beq.n	80058f2 <HAL_DMA_Abort_IT+0xf6>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	4a5f      	ldr	r2, [pc, #380]	@ (80059e4 <HAL_DMA_Abort_IT+0x1e8>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d040      	beq.n	80058ec <HAL_DMA_Abort_IT+0xf0>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	4a5e      	ldr	r2, [pc, #376]	@ (80059e8 <HAL_DMA_Abort_IT+0x1ec>)
 8005870:	4293      	cmp	r3, r2
 8005872:	d038      	beq.n	80058e6 <HAL_DMA_Abort_IT+0xea>
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	4a5c      	ldr	r2, [pc, #368]	@ (80059ec <HAL_DMA_Abort_IT+0x1f0>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d030      	beq.n	80058e0 <HAL_DMA_Abort_IT+0xe4>
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	4a5b      	ldr	r2, [pc, #364]	@ (80059f0 <HAL_DMA_Abort_IT+0x1f4>)
 8005884:	4293      	cmp	r3, r2
 8005886:	d028      	beq.n	80058da <HAL_DMA_Abort_IT+0xde>
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	4a52      	ldr	r2, [pc, #328]	@ (80059d8 <HAL_DMA_Abort_IT+0x1dc>)
 800588e:	4293      	cmp	r3, r2
 8005890:	d020      	beq.n	80058d4 <HAL_DMA_Abort_IT+0xd8>
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	4a57      	ldr	r2, [pc, #348]	@ (80059f4 <HAL_DMA_Abort_IT+0x1f8>)
 8005898:	4293      	cmp	r3, r2
 800589a:	d019      	beq.n	80058d0 <HAL_DMA_Abort_IT+0xd4>
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	4a55      	ldr	r2, [pc, #340]	@ (80059f8 <HAL_DMA_Abort_IT+0x1fc>)
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d012      	beq.n	80058cc <HAL_DMA_Abort_IT+0xd0>
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	4a54      	ldr	r2, [pc, #336]	@ (80059fc <HAL_DMA_Abort_IT+0x200>)
 80058ac:	4293      	cmp	r3, r2
 80058ae:	d00a      	beq.n	80058c6 <HAL_DMA_Abort_IT+0xca>
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	4a52      	ldr	r2, [pc, #328]	@ (8005a00 <HAL_DMA_Abort_IT+0x204>)
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d102      	bne.n	80058c0 <HAL_DMA_Abort_IT+0xc4>
 80058ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80058be:	e01b      	b.n	80058f8 <HAL_DMA_Abort_IT+0xfc>
 80058c0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80058c4:	e018      	b.n	80058f8 <HAL_DMA_Abort_IT+0xfc>
 80058c6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80058ca:	e015      	b.n	80058f8 <HAL_DMA_Abort_IT+0xfc>
 80058cc:	2310      	movs	r3, #16
 80058ce:	e013      	b.n	80058f8 <HAL_DMA_Abort_IT+0xfc>
 80058d0:	2301      	movs	r3, #1
 80058d2:	e011      	b.n	80058f8 <HAL_DMA_Abort_IT+0xfc>
 80058d4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80058d8:	e00e      	b.n	80058f8 <HAL_DMA_Abort_IT+0xfc>
 80058da:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80058de:	e00b      	b.n	80058f8 <HAL_DMA_Abort_IT+0xfc>
 80058e0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80058e4:	e008      	b.n	80058f8 <HAL_DMA_Abort_IT+0xfc>
 80058e6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80058ea:	e005      	b.n	80058f8 <HAL_DMA_Abort_IT+0xfc>
 80058ec:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80058f0:	e002      	b.n	80058f8 <HAL_DMA_Abort_IT+0xfc>
 80058f2:	2310      	movs	r3, #16
 80058f4:	e000      	b.n	80058f8 <HAL_DMA_Abort_IT+0xfc>
 80058f6:	2301      	movs	r3, #1
 80058f8:	4a42      	ldr	r2, [pc, #264]	@ (8005a04 <HAL_DMA_Abort_IT+0x208>)
 80058fa:	6053      	str	r3, [r2, #4]
 80058fc:	e057      	b.n	80059ae <HAL_DMA_Abort_IT+0x1b2>
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	4a36      	ldr	r2, [pc, #216]	@ (80059dc <HAL_DMA_Abort_IT+0x1e0>)
 8005904:	4293      	cmp	r3, r2
 8005906:	d04f      	beq.n	80059a8 <HAL_DMA_Abort_IT+0x1ac>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	4a34      	ldr	r2, [pc, #208]	@ (80059e0 <HAL_DMA_Abort_IT+0x1e4>)
 800590e:	4293      	cmp	r3, r2
 8005910:	d048      	beq.n	80059a4 <HAL_DMA_Abort_IT+0x1a8>
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	4a33      	ldr	r2, [pc, #204]	@ (80059e4 <HAL_DMA_Abort_IT+0x1e8>)
 8005918:	4293      	cmp	r3, r2
 800591a:	d040      	beq.n	800599e <HAL_DMA_Abort_IT+0x1a2>
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	4a31      	ldr	r2, [pc, #196]	@ (80059e8 <HAL_DMA_Abort_IT+0x1ec>)
 8005922:	4293      	cmp	r3, r2
 8005924:	d038      	beq.n	8005998 <HAL_DMA_Abort_IT+0x19c>
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	4a30      	ldr	r2, [pc, #192]	@ (80059ec <HAL_DMA_Abort_IT+0x1f0>)
 800592c:	4293      	cmp	r3, r2
 800592e:	d030      	beq.n	8005992 <HAL_DMA_Abort_IT+0x196>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	4a2e      	ldr	r2, [pc, #184]	@ (80059f0 <HAL_DMA_Abort_IT+0x1f4>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d028      	beq.n	800598c <HAL_DMA_Abort_IT+0x190>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	4a26      	ldr	r2, [pc, #152]	@ (80059d8 <HAL_DMA_Abort_IT+0x1dc>)
 8005940:	4293      	cmp	r3, r2
 8005942:	d020      	beq.n	8005986 <HAL_DMA_Abort_IT+0x18a>
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	4a2a      	ldr	r2, [pc, #168]	@ (80059f4 <HAL_DMA_Abort_IT+0x1f8>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d019      	beq.n	8005982 <HAL_DMA_Abort_IT+0x186>
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	4a29      	ldr	r2, [pc, #164]	@ (80059f8 <HAL_DMA_Abort_IT+0x1fc>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d012      	beq.n	800597e <HAL_DMA_Abort_IT+0x182>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	4a27      	ldr	r2, [pc, #156]	@ (80059fc <HAL_DMA_Abort_IT+0x200>)
 800595e:	4293      	cmp	r3, r2
 8005960:	d00a      	beq.n	8005978 <HAL_DMA_Abort_IT+0x17c>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	4a26      	ldr	r2, [pc, #152]	@ (8005a00 <HAL_DMA_Abort_IT+0x204>)
 8005968:	4293      	cmp	r3, r2
 800596a:	d102      	bne.n	8005972 <HAL_DMA_Abort_IT+0x176>
 800596c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005970:	e01b      	b.n	80059aa <HAL_DMA_Abort_IT+0x1ae>
 8005972:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005976:	e018      	b.n	80059aa <HAL_DMA_Abort_IT+0x1ae>
 8005978:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800597c:	e015      	b.n	80059aa <HAL_DMA_Abort_IT+0x1ae>
 800597e:	2310      	movs	r3, #16
 8005980:	e013      	b.n	80059aa <HAL_DMA_Abort_IT+0x1ae>
 8005982:	2301      	movs	r3, #1
 8005984:	e011      	b.n	80059aa <HAL_DMA_Abort_IT+0x1ae>
 8005986:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800598a:	e00e      	b.n	80059aa <HAL_DMA_Abort_IT+0x1ae>
 800598c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8005990:	e00b      	b.n	80059aa <HAL_DMA_Abort_IT+0x1ae>
 8005992:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005996:	e008      	b.n	80059aa <HAL_DMA_Abort_IT+0x1ae>
 8005998:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800599c:	e005      	b.n	80059aa <HAL_DMA_Abort_IT+0x1ae>
 800599e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80059a2:	e002      	b.n	80059aa <HAL_DMA_Abort_IT+0x1ae>
 80059a4:	2310      	movs	r3, #16
 80059a6:	e000      	b.n	80059aa <HAL_DMA_Abort_IT+0x1ae>
 80059a8:	2301      	movs	r3, #1
 80059aa:	4a17      	ldr	r2, [pc, #92]	@ (8005a08 <HAL_DMA_Abort_IT+0x20c>)
 80059ac:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	2201      	movs	r2, #1
 80059b2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2200      	movs	r2, #0
 80059ba:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d003      	beq.n	80059ce <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80059ca:	6878      	ldr	r0, [r7, #4]
 80059cc:	4798      	blx	r3
    } 
  }
  return status;
 80059ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80059d0:	4618      	mov	r0, r3
 80059d2:	3710      	adds	r7, #16
 80059d4:	46bd      	mov	sp, r7
 80059d6:	bd80      	pop	{r7, pc}
 80059d8:	40020080 	.word	0x40020080
 80059dc:	40020008 	.word	0x40020008
 80059e0:	4002001c 	.word	0x4002001c
 80059e4:	40020030 	.word	0x40020030
 80059e8:	40020044 	.word	0x40020044
 80059ec:	40020058 	.word	0x40020058
 80059f0:	4002006c 	.word	0x4002006c
 80059f4:	40020408 	.word	0x40020408
 80059f8:	4002041c 	.word	0x4002041c
 80059fc:	40020430 	.word	0x40020430
 8005a00:	40020444 	.word	0x40020444
 8005a04:	40020400 	.word	0x40020400
 8005a08:	40020000 	.word	0x40020000

08005a0c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005a0c:	b480      	push	{r7}
 8005a0e:	b08b      	sub	sp, #44	@ 0x2c
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
 8005a14:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005a16:	2300      	movs	r3, #0
 8005a18:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005a1e:	e179      	b.n	8005d14 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8005a20:	2201      	movs	r2, #1
 8005a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a24:	fa02 f303 	lsl.w	r3, r2, r3
 8005a28:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	69fa      	ldr	r2, [r7, #28]
 8005a30:	4013      	ands	r3, r2
 8005a32:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8005a34:	69ba      	ldr	r2, [r7, #24]
 8005a36:	69fb      	ldr	r3, [r7, #28]
 8005a38:	429a      	cmp	r2, r3
 8005a3a:	f040 8168 	bne.w	8005d0e <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	685b      	ldr	r3, [r3, #4]
 8005a42:	4a96      	ldr	r2, [pc, #600]	@ (8005c9c <HAL_GPIO_Init+0x290>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d05e      	beq.n	8005b06 <HAL_GPIO_Init+0xfa>
 8005a48:	4a94      	ldr	r2, [pc, #592]	@ (8005c9c <HAL_GPIO_Init+0x290>)
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	d875      	bhi.n	8005b3a <HAL_GPIO_Init+0x12e>
 8005a4e:	4a94      	ldr	r2, [pc, #592]	@ (8005ca0 <HAL_GPIO_Init+0x294>)
 8005a50:	4293      	cmp	r3, r2
 8005a52:	d058      	beq.n	8005b06 <HAL_GPIO_Init+0xfa>
 8005a54:	4a92      	ldr	r2, [pc, #584]	@ (8005ca0 <HAL_GPIO_Init+0x294>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d86f      	bhi.n	8005b3a <HAL_GPIO_Init+0x12e>
 8005a5a:	4a92      	ldr	r2, [pc, #584]	@ (8005ca4 <HAL_GPIO_Init+0x298>)
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	d052      	beq.n	8005b06 <HAL_GPIO_Init+0xfa>
 8005a60:	4a90      	ldr	r2, [pc, #576]	@ (8005ca4 <HAL_GPIO_Init+0x298>)
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d869      	bhi.n	8005b3a <HAL_GPIO_Init+0x12e>
 8005a66:	4a90      	ldr	r2, [pc, #576]	@ (8005ca8 <HAL_GPIO_Init+0x29c>)
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d04c      	beq.n	8005b06 <HAL_GPIO_Init+0xfa>
 8005a6c:	4a8e      	ldr	r2, [pc, #568]	@ (8005ca8 <HAL_GPIO_Init+0x29c>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d863      	bhi.n	8005b3a <HAL_GPIO_Init+0x12e>
 8005a72:	4a8e      	ldr	r2, [pc, #568]	@ (8005cac <HAL_GPIO_Init+0x2a0>)
 8005a74:	4293      	cmp	r3, r2
 8005a76:	d046      	beq.n	8005b06 <HAL_GPIO_Init+0xfa>
 8005a78:	4a8c      	ldr	r2, [pc, #560]	@ (8005cac <HAL_GPIO_Init+0x2a0>)
 8005a7a:	4293      	cmp	r3, r2
 8005a7c:	d85d      	bhi.n	8005b3a <HAL_GPIO_Init+0x12e>
 8005a7e:	2b12      	cmp	r3, #18
 8005a80:	d82a      	bhi.n	8005ad8 <HAL_GPIO_Init+0xcc>
 8005a82:	2b12      	cmp	r3, #18
 8005a84:	d859      	bhi.n	8005b3a <HAL_GPIO_Init+0x12e>
 8005a86:	a201      	add	r2, pc, #4	@ (adr r2, 8005a8c <HAL_GPIO_Init+0x80>)
 8005a88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a8c:	08005b07 	.word	0x08005b07
 8005a90:	08005ae1 	.word	0x08005ae1
 8005a94:	08005af3 	.word	0x08005af3
 8005a98:	08005b35 	.word	0x08005b35
 8005a9c:	08005b3b 	.word	0x08005b3b
 8005aa0:	08005b3b 	.word	0x08005b3b
 8005aa4:	08005b3b 	.word	0x08005b3b
 8005aa8:	08005b3b 	.word	0x08005b3b
 8005aac:	08005b3b 	.word	0x08005b3b
 8005ab0:	08005b3b 	.word	0x08005b3b
 8005ab4:	08005b3b 	.word	0x08005b3b
 8005ab8:	08005b3b 	.word	0x08005b3b
 8005abc:	08005b3b 	.word	0x08005b3b
 8005ac0:	08005b3b 	.word	0x08005b3b
 8005ac4:	08005b3b 	.word	0x08005b3b
 8005ac8:	08005b3b 	.word	0x08005b3b
 8005acc:	08005b3b 	.word	0x08005b3b
 8005ad0:	08005ae9 	.word	0x08005ae9
 8005ad4:	08005afd 	.word	0x08005afd
 8005ad8:	4a75      	ldr	r2, [pc, #468]	@ (8005cb0 <HAL_GPIO_Init+0x2a4>)
 8005ada:	4293      	cmp	r3, r2
 8005adc:	d013      	beq.n	8005b06 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8005ade:	e02c      	b.n	8005b3a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	68db      	ldr	r3, [r3, #12]
 8005ae4:	623b      	str	r3, [r7, #32]
          break;
 8005ae6:	e029      	b.n	8005b3c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	68db      	ldr	r3, [r3, #12]
 8005aec:	3304      	adds	r3, #4
 8005aee:	623b      	str	r3, [r7, #32]
          break;
 8005af0:	e024      	b.n	8005b3c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	68db      	ldr	r3, [r3, #12]
 8005af6:	3308      	adds	r3, #8
 8005af8:	623b      	str	r3, [r7, #32]
          break;
 8005afa:	e01f      	b.n	8005b3c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	68db      	ldr	r3, [r3, #12]
 8005b00:	330c      	adds	r3, #12
 8005b02:	623b      	str	r3, [r7, #32]
          break;
 8005b04:	e01a      	b.n	8005b3c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8005b06:	683b      	ldr	r3, [r7, #0]
 8005b08:	689b      	ldr	r3, [r3, #8]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d102      	bne.n	8005b14 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8005b0e:	2304      	movs	r3, #4
 8005b10:	623b      	str	r3, [r7, #32]
          break;
 8005b12:	e013      	b.n	8005b3c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8005b14:	683b      	ldr	r3, [r7, #0]
 8005b16:	689b      	ldr	r3, [r3, #8]
 8005b18:	2b01      	cmp	r3, #1
 8005b1a:	d105      	bne.n	8005b28 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005b1c:	2308      	movs	r3, #8
 8005b1e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	69fa      	ldr	r2, [r7, #28]
 8005b24:	611a      	str	r2, [r3, #16]
          break;
 8005b26:	e009      	b.n	8005b3c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005b28:	2308      	movs	r3, #8
 8005b2a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	69fa      	ldr	r2, [r7, #28]
 8005b30:	615a      	str	r2, [r3, #20]
          break;
 8005b32:	e003      	b.n	8005b3c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8005b34:	2300      	movs	r3, #0
 8005b36:	623b      	str	r3, [r7, #32]
          break;
 8005b38:	e000      	b.n	8005b3c <HAL_GPIO_Init+0x130>
          break;
 8005b3a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8005b3c:	69bb      	ldr	r3, [r7, #24]
 8005b3e:	2bff      	cmp	r3, #255	@ 0xff
 8005b40:	d801      	bhi.n	8005b46 <HAL_GPIO_Init+0x13a>
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	e001      	b.n	8005b4a <HAL_GPIO_Init+0x13e>
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	3304      	adds	r3, #4
 8005b4a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8005b4c:	69bb      	ldr	r3, [r7, #24]
 8005b4e:	2bff      	cmp	r3, #255	@ 0xff
 8005b50:	d802      	bhi.n	8005b58 <HAL_GPIO_Init+0x14c>
 8005b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b54:	009b      	lsls	r3, r3, #2
 8005b56:	e002      	b.n	8005b5e <HAL_GPIO_Init+0x152>
 8005b58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b5a:	3b08      	subs	r3, #8
 8005b5c:	009b      	lsls	r3, r3, #2
 8005b5e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8005b60:	697b      	ldr	r3, [r7, #20]
 8005b62:	681a      	ldr	r2, [r3, #0]
 8005b64:	210f      	movs	r1, #15
 8005b66:	693b      	ldr	r3, [r7, #16]
 8005b68:	fa01 f303 	lsl.w	r3, r1, r3
 8005b6c:	43db      	mvns	r3, r3
 8005b6e:	401a      	ands	r2, r3
 8005b70:	6a39      	ldr	r1, [r7, #32]
 8005b72:	693b      	ldr	r3, [r7, #16]
 8005b74:	fa01 f303 	lsl.w	r3, r1, r3
 8005b78:	431a      	orrs	r2, r3
 8005b7a:	697b      	ldr	r3, [r7, #20]
 8005b7c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	685b      	ldr	r3, [r3, #4]
 8005b82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	f000 80c1 	beq.w	8005d0e <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8005b8c:	4b49      	ldr	r3, [pc, #292]	@ (8005cb4 <HAL_GPIO_Init+0x2a8>)
 8005b8e:	699b      	ldr	r3, [r3, #24]
 8005b90:	4a48      	ldr	r2, [pc, #288]	@ (8005cb4 <HAL_GPIO_Init+0x2a8>)
 8005b92:	f043 0301 	orr.w	r3, r3, #1
 8005b96:	6193      	str	r3, [r2, #24]
 8005b98:	4b46      	ldr	r3, [pc, #280]	@ (8005cb4 <HAL_GPIO_Init+0x2a8>)
 8005b9a:	699b      	ldr	r3, [r3, #24]
 8005b9c:	f003 0301 	and.w	r3, r3, #1
 8005ba0:	60bb      	str	r3, [r7, #8]
 8005ba2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8005ba4:	4a44      	ldr	r2, [pc, #272]	@ (8005cb8 <HAL_GPIO_Init+0x2ac>)
 8005ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ba8:	089b      	lsrs	r3, r3, #2
 8005baa:	3302      	adds	r3, #2
 8005bac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005bb0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8005bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bb4:	f003 0303 	and.w	r3, r3, #3
 8005bb8:	009b      	lsls	r3, r3, #2
 8005bba:	220f      	movs	r2, #15
 8005bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8005bc0:	43db      	mvns	r3, r3
 8005bc2:	68fa      	ldr	r2, [r7, #12]
 8005bc4:	4013      	ands	r3, r2
 8005bc6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	4a3c      	ldr	r2, [pc, #240]	@ (8005cbc <HAL_GPIO_Init+0x2b0>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d01f      	beq.n	8005c10 <HAL_GPIO_Init+0x204>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	4a3b      	ldr	r2, [pc, #236]	@ (8005cc0 <HAL_GPIO_Init+0x2b4>)
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	d019      	beq.n	8005c0c <HAL_GPIO_Init+0x200>
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	4a3a      	ldr	r2, [pc, #232]	@ (8005cc4 <HAL_GPIO_Init+0x2b8>)
 8005bdc:	4293      	cmp	r3, r2
 8005bde:	d013      	beq.n	8005c08 <HAL_GPIO_Init+0x1fc>
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	4a39      	ldr	r2, [pc, #228]	@ (8005cc8 <HAL_GPIO_Init+0x2bc>)
 8005be4:	4293      	cmp	r3, r2
 8005be6:	d00d      	beq.n	8005c04 <HAL_GPIO_Init+0x1f8>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	4a38      	ldr	r2, [pc, #224]	@ (8005ccc <HAL_GPIO_Init+0x2c0>)
 8005bec:	4293      	cmp	r3, r2
 8005bee:	d007      	beq.n	8005c00 <HAL_GPIO_Init+0x1f4>
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	4a37      	ldr	r2, [pc, #220]	@ (8005cd0 <HAL_GPIO_Init+0x2c4>)
 8005bf4:	4293      	cmp	r3, r2
 8005bf6:	d101      	bne.n	8005bfc <HAL_GPIO_Init+0x1f0>
 8005bf8:	2305      	movs	r3, #5
 8005bfa:	e00a      	b.n	8005c12 <HAL_GPIO_Init+0x206>
 8005bfc:	2306      	movs	r3, #6
 8005bfe:	e008      	b.n	8005c12 <HAL_GPIO_Init+0x206>
 8005c00:	2304      	movs	r3, #4
 8005c02:	e006      	b.n	8005c12 <HAL_GPIO_Init+0x206>
 8005c04:	2303      	movs	r3, #3
 8005c06:	e004      	b.n	8005c12 <HAL_GPIO_Init+0x206>
 8005c08:	2302      	movs	r3, #2
 8005c0a:	e002      	b.n	8005c12 <HAL_GPIO_Init+0x206>
 8005c0c:	2301      	movs	r3, #1
 8005c0e:	e000      	b.n	8005c12 <HAL_GPIO_Init+0x206>
 8005c10:	2300      	movs	r3, #0
 8005c12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c14:	f002 0203 	and.w	r2, r2, #3
 8005c18:	0092      	lsls	r2, r2, #2
 8005c1a:	4093      	lsls	r3, r2
 8005c1c:	68fa      	ldr	r2, [r7, #12]
 8005c1e:	4313      	orrs	r3, r2
 8005c20:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8005c22:	4925      	ldr	r1, [pc, #148]	@ (8005cb8 <HAL_GPIO_Init+0x2ac>)
 8005c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c26:	089b      	lsrs	r3, r3, #2
 8005c28:	3302      	adds	r3, #2
 8005c2a:	68fa      	ldr	r2, [r7, #12]
 8005c2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	685b      	ldr	r3, [r3, #4]
 8005c34:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d006      	beq.n	8005c4a <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8005c3c:	4b25      	ldr	r3, [pc, #148]	@ (8005cd4 <HAL_GPIO_Init+0x2c8>)
 8005c3e:	689a      	ldr	r2, [r3, #8]
 8005c40:	4924      	ldr	r1, [pc, #144]	@ (8005cd4 <HAL_GPIO_Init+0x2c8>)
 8005c42:	69bb      	ldr	r3, [r7, #24]
 8005c44:	4313      	orrs	r3, r2
 8005c46:	608b      	str	r3, [r1, #8]
 8005c48:	e006      	b.n	8005c58 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8005c4a:	4b22      	ldr	r3, [pc, #136]	@ (8005cd4 <HAL_GPIO_Init+0x2c8>)
 8005c4c:	689a      	ldr	r2, [r3, #8]
 8005c4e:	69bb      	ldr	r3, [r7, #24]
 8005c50:	43db      	mvns	r3, r3
 8005c52:	4920      	ldr	r1, [pc, #128]	@ (8005cd4 <HAL_GPIO_Init+0x2c8>)
 8005c54:	4013      	ands	r3, r2
 8005c56:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	685b      	ldr	r3, [r3, #4]
 8005c5c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d006      	beq.n	8005c72 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8005c64:	4b1b      	ldr	r3, [pc, #108]	@ (8005cd4 <HAL_GPIO_Init+0x2c8>)
 8005c66:	68da      	ldr	r2, [r3, #12]
 8005c68:	491a      	ldr	r1, [pc, #104]	@ (8005cd4 <HAL_GPIO_Init+0x2c8>)
 8005c6a:	69bb      	ldr	r3, [r7, #24]
 8005c6c:	4313      	orrs	r3, r2
 8005c6e:	60cb      	str	r3, [r1, #12]
 8005c70:	e006      	b.n	8005c80 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8005c72:	4b18      	ldr	r3, [pc, #96]	@ (8005cd4 <HAL_GPIO_Init+0x2c8>)
 8005c74:	68da      	ldr	r2, [r3, #12]
 8005c76:	69bb      	ldr	r3, [r7, #24]
 8005c78:	43db      	mvns	r3, r3
 8005c7a:	4916      	ldr	r1, [pc, #88]	@ (8005cd4 <HAL_GPIO_Init+0x2c8>)
 8005c7c:	4013      	ands	r3, r2
 8005c7e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	685b      	ldr	r3, [r3, #4]
 8005c84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d025      	beq.n	8005cd8 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8005c8c:	4b11      	ldr	r3, [pc, #68]	@ (8005cd4 <HAL_GPIO_Init+0x2c8>)
 8005c8e:	685a      	ldr	r2, [r3, #4]
 8005c90:	4910      	ldr	r1, [pc, #64]	@ (8005cd4 <HAL_GPIO_Init+0x2c8>)
 8005c92:	69bb      	ldr	r3, [r7, #24]
 8005c94:	4313      	orrs	r3, r2
 8005c96:	604b      	str	r3, [r1, #4]
 8005c98:	e025      	b.n	8005ce6 <HAL_GPIO_Init+0x2da>
 8005c9a:	bf00      	nop
 8005c9c:	10320000 	.word	0x10320000
 8005ca0:	10310000 	.word	0x10310000
 8005ca4:	10220000 	.word	0x10220000
 8005ca8:	10210000 	.word	0x10210000
 8005cac:	10120000 	.word	0x10120000
 8005cb0:	10110000 	.word	0x10110000
 8005cb4:	40021000 	.word	0x40021000
 8005cb8:	40010000 	.word	0x40010000
 8005cbc:	40010800 	.word	0x40010800
 8005cc0:	40010c00 	.word	0x40010c00
 8005cc4:	40011000 	.word	0x40011000
 8005cc8:	40011400 	.word	0x40011400
 8005ccc:	40011800 	.word	0x40011800
 8005cd0:	40011c00 	.word	0x40011c00
 8005cd4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8005cd8:	4b15      	ldr	r3, [pc, #84]	@ (8005d30 <HAL_GPIO_Init+0x324>)
 8005cda:	685a      	ldr	r2, [r3, #4]
 8005cdc:	69bb      	ldr	r3, [r7, #24]
 8005cde:	43db      	mvns	r3, r3
 8005ce0:	4913      	ldr	r1, [pc, #76]	@ (8005d30 <HAL_GPIO_Init+0x324>)
 8005ce2:	4013      	ands	r3, r2
 8005ce4:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	685b      	ldr	r3, [r3, #4]
 8005cea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d006      	beq.n	8005d00 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8005cf2:	4b0f      	ldr	r3, [pc, #60]	@ (8005d30 <HAL_GPIO_Init+0x324>)
 8005cf4:	681a      	ldr	r2, [r3, #0]
 8005cf6:	490e      	ldr	r1, [pc, #56]	@ (8005d30 <HAL_GPIO_Init+0x324>)
 8005cf8:	69bb      	ldr	r3, [r7, #24]
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	600b      	str	r3, [r1, #0]
 8005cfe:	e006      	b.n	8005d0e <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8005d00:	4b0b      	ldr	r3, [pc, #44]	@ (8005d30 <HAL_GPIO_Init+0x324>)
 8005d02:	681a      	ldr	r2, [r3, #0]
 8005d04:	69bb      	ldr	r3, [r7, #24]
 8005d06:	43db      	mvns	r3, r3
 8005d08:	4909      	ldr	r1, [pc, #36]	@ (8005d30 <HAL_GPIO_Init+0x324>)
 8005d0a:	4013      	ands	r3, r2
 8005d0c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8005d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d10:	3301      	adds	r3, #1
 8005d12:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	681a      	ldr	r2, [r3, #0]
 8005d18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d1a:	fa22 f303 	lsr.w	r3, r2, r3
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	f47f ae7e 	bne.w	8005a20 <HAL_GPIO_Init+0x14>
  }
}
 8005d24:	bf00      	nop
 8005d26:	bf00      	nop
 8005d28:	372c      	adds	r7, #44	@ 0x2c
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	bc80      	pop	{r7}
 8005d2e:	4770      	bx	lr
 8005d30:	40010400 	.word	0x40010400

08005d34 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005d34:	b480      	push	{r7}
 8005d36:	b085      	sub	sp, #20
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
 8005d3c:	460b      	mov	r3, r1
 8005d3e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	689a      	ldr	r2, [r3, #8]
 8005d44:	887b      	ldrh	r3, [r7, #2]
 8005d46:	4013      	ands	r3, r2
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d002      	beq.n	8005d52 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005d4c:	2301      	movs	r3, #1
 8005d4e:	73fb      	strb	r3, [r7, #15]
 8005d50:	e001      	b.n	8005d56 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005d52:	2300      	movs	r3, #0
 8005d54:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005d56:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d58:	4618      	mov	r0, r3
 8005d5a:	3714      	adds	r7, #20
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	bc80      	pop	{r7}
 8005d60:	4770      	bx	lr

08005d62 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005d62:	b480      	push	{r7}
 8005d64:	b083      	sub	sp, #12
 8005d66:	af00      	add	r7, sp, #0
 8005d68:	6078      	str	r0, [r7, #4]
 8005d6a:	460b      	mov	r3, r1
 8005d6c:	807b      	strh	r3, [r7, #2]
 8005d6e:	4613      	mov	r3, r2
 8005d70:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005d72:	787b      	ldrb	r3, [r7, #1]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d003      	beq.n	8005d80 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005d78:	887a      	ldrh	r2, [r7, #2]
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8005d7e:	e003      	b.n	8005d88 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8005d80:	887b      	ldrh	r3, [r7, #2]
 8005d82:	041a      	lsls	r2, r3, #16
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	611a      	str	r2, [r3, #16]
}
 8005d88:	bf00      	nop
 8005d8a:	370c      	adds	r7, #12
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	bc80      	pop	{r7}
 8005d90:	4770      	bx	lr
	...

08005d94 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005d94:	b580      	push	{r7, lr}
 8005d96:	b082      	sub	sp, #8
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	4603      	mov	r3, r0
 8005d9c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005d9e:	4b08      	ldr	r3, [pc, #32]	@ (8005dc0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005da0:	695a      	ldr	r2, [r3, #20]
 8005da2:	88fb      	ldrh	r3, [r7, #6]
 8005da4:	4013      	ands	r3, r2
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d006      	beq.n	8005db8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005daa:	4a05      	ldr	r2, [pc, #20]	@ (8005dc0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005dac:	88fb      	ldrh	r3, [r7, #6]
 8005dae:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005db0:	88fb      	ldrh	r3, [r7, #6]
 8005db2:	4618      	mov	r0, r3
 8005db4:	f7fe fda8 	bl	8004908 <HAL_GPIO_EXTI_Callback>
  }
}
 8005db8:	bf00      	nop
 8005dba:	3708      	adds	r7, #8
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	bd80      	pop	{r7, pc}
 8005dc0:	40010400 	.word	0x40010400

08005dc4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	b084      	sub	sp, #16
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d101      	bne.n	8005dd6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	e12b      	b.n	800602e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ddc:	b2db      	uxtb	r3, r3
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d106      	bne.n	8005df0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2200      	movs	r2, #0
 8005de6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005dea:	6878      	ldr	r0, [r7, #4]
 8005dec:	f7fb fbb0 	bl	8001550 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2224      	movs	r2, #36	@ 0x24
 8005df4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	681a      	ldr	r2, [r3, #0]
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f022 0201 	bic.w	r2, r2, #1
 8005e06:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	681a      	ldr	r2, [r3, #0]
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005e16:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	681a      	ldr	r2, [r3, #0]
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005e26:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005e28:	f001 f83c 	bl	8006ea4 <HAL_RCC_GetPCLK1Freq>
 8005e2c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	685b      	ldr	r3, [r3, #4]
 8005e32:	4a81      	ldr	r2, [pc, #516]	@ (8006038 <HAL_I2C_Init+0x274>)
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d807      	bhi.n	8005e48 <HAL_I2C_Init+0x84>
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	4a80      	ldr	r2, [pc, #512]	@ (800603c <HAL_I2C_Init+0x278>)
 8005e3c:	4293      	cmp	r3, r2
 8005e3e:	bf94      	ite	ls
 8005e40:	2301      	movls	r3, #1
 8005e42:	2300      	movhi	r3, #0
 8005e44:	b2db      	uxtb	r3, r3
 8005e46:	e006      	b.n	8005e56 <HAL_I2C_Init+0x92>
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	4a7d      	ldr	r2, [pc, #500]	@ (8006040 <HAL_I2C_Init+0x27c>)
 8005e4c:	4293      	cmp	r3, r2
 8005e4e:	bf94      	ite	ls
 8005e50:	2301      	movls	r3, #1
 8005e52:	2300      	movhi	r3, #0
 8005e54:	b2db      	uxtb	r3, r3
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d001      	beq.n	8005e5e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	e0e7      	b.n	800602e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	4a78      	ldr	r2, [pc, #480]	@ (8006044 <HAL_I2C_Init+0x280>)
 8005e62:	fba2 2303 	umull	r2, r3, r2, r3
 8005e66:	0c9b      	lsrs	r3, r3, #18
 8005e68:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	685b      	ldr	r3, [r3, #4]
 8005e70:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	68ba      	ldr	r2, [r7, #8]
 8005e7a:	430a      	orrs	r2, r1
 8005e7c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	6a1b      	ldr	r3, [r3, #32]
 8005e84:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	685b      	ldr	r3, [r3, #4]
 8005e8c:	4a6a      	ldr	r2, [pc, #424]	@ (8006038 <HAL_I2C_Init+0x274>)
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d802      	bhi.n	8005e98 <HAL_I2C_Init+0xd4>
 8005e92:	68bb      	ldr	r3, [r7, #8]
 8005e94:	3301      	adds	r3, #1
 8005e96:	e009      	b.n	8005eac <HAL_I2C_Init+0xe8>
 8005e98:	68bb      	ldr	r3, [r7, #8]
 8005e9a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8005e9e:	fb02 f303 	mul.w	r3, r2, r3
 8005ea2:	4a69      	ldr	r2, [pc, #420]	@ (8006048 <HAL_I2C_Init+0x284>)
 8005ea4:	fba2 2303 	umull	r2, r3, r2, r3
 8005ea8:	099b      	lsrs	r3, r3, #6
 8005eaa:	3301      	adds	r3, #1
 8005eac:	687a      	ldr	r2, [r7, #4]
 8005eae:	6812      	ldr	r2, [r2, #0]
 8005eb0:	430b      	orrs	r3, r1
 8005eb2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	69db      	ldr	r3, [r3, #28]
 8005eba:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8005ebe:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	685b      	ldr	r3, [r3, #4]
 8005ec6:	495c      	ldr	r1, [pc, #368]	@ (8006038 <HAL_I2C_Init+0x274>)
 8005ec8:	428b      	cmp	r3, r1
 8005eca:	d819      	bhi.n	8005f00 <HAL_I2C_Init+0x13c>
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	1e59      	subs	r1, r3, #1
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	685b      	ldr	r3, [r3, #4]
 8005ed4:	005b      	lsls	r3, r3, #1
 8005ed6:	fbb1 f3f3 	udiv	r3, r1, r3
 8005eda:	1c59      	adds	r1, r3, #1
 8005edc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005ee0:	400b      	ands	r3, r1
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d00a      	beq.n	8005efc <HAL_I2C_Init+0x138>
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	1e59      	subs	r1, r3, #1
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	685b      	ldr	r3, [r3, #4]
 8005eee:	005b      	lsls	r3, r3, #1
 8005ef0:	fbb1 f3f3 	udiv	r3, r1, r3
 8005ef4:	3301      	adds	r3, #1
 8005ef6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005efa:	e051      	b.n	8005fa0 <HAL_I2C_Init+0x1dc>
 8005efc:	2304      	movs	r3, #4
 8005efe:	e04f      	b.n	8005fa0 <HAL_I2C_Init+0x1dc>
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	689b      	ldr	r3, [r3, #8]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d111      	bne.n	8005f2c <HAL_I2C_Init+0x168>
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	1e58      	subs	r0, r3, #1
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	6859      	ldr	r1, [r3, #4]
 8005f10:	460b      	mov	r3, r1
 8005f12:	005b      	lsls	r3, r3, #1
 8005f14:	440b      	add	r3, r1
 8005f16:	fbb0 f3f3 	udiv	r3, r0, r3
 8005f1a:	3301      	adds	r3, #1
 8005f1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	bf0c      	ite	eq
 8005f24:	2301      	moveq	r3, #1
 8005f26:	2300      	movne	r3, #0
 8005f28:	b2db      	uxtb	r3, r3
 8005f2a:	e012      	b.n	8005f52 <HAL_I2C_Init+0x18e>
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	1e58      	subs	r0, r3, #1
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	6859      	ldr	r1, [r3, #4]
 8005f34:	460b      	mov	r3, r1
 8005f36:	009b      	lsls	r3, r3, #2
 8005f38:	440b      	add	r3, r1
 8005f3a:	0099      	lsls	r1, r3, #2
 8005f3c:	440b      	add	r3, r1
 8005f3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005f42:	3301      	adds	r3, #1
 8005f44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	bf0c      	ite	eq
 8005f4c:	2301      	moveq	r3, #1
 8005f4e:	2300      	movne	r3, #0
 8005f50:	b2db      	uxtb	r3, r3
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d001      	beq.n	8005f5a <HAL_I2C_Init+0x196>
 8005f56:	2301      	movs	r3, #1
 8005f58:	e022      	b.n	8005fa0 <HAL_I2C_Init+0x1dc>
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	689b      	ldr	r3, [r3, #8]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d10e      	bne.n	8005f80 <HAL_I2C_Init+0x1bc>
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	1e58      	subs	r0, r3, #1
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6859      	ldr	r1, [r3, #4]
 8005f6a:	460b      	mov	r3, r1
 8005f6c:	005b      	lsls	r3, r3, #1
 8005f6e:	440b      	add	r3, r1
 8005f70:	fbb0 f3f3 	udiv	r3, r0, r3
 8005f74:	3301      	adds	r3, #1
 8005f76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005f7e:	e00f      	b.n	8005fa0 <HAL_I2C_Init+0x1dc>
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	1e58      	subs	r0, r3, #1
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	6859      	ldr	r1, [r3, #4]
 8005f88:	460b      	mov	r3, r1
 8005f8a:	009b      	lsls	r3, r3, #2
 8005f8c:	440b      	add	r3, r1
 8005f8e:	0099      	lsls	r1, r3, #2
 8005f90:	440b      	add	r3, r1
 8005f92:	fbb0 f3f3 	udiv	r3, r0, r3
 8005f96:	3301      	adds	r3, #1
 8005f98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f9c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005fa0:	6879      	ldr	r1, [r7, #4]
 8005fa2:	6809      	ldr	r1, [r1, #0]
 8005fa4:	4313      	orrs	r3, r2
 8005fa6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	69da      	ldr	r2, [r3, #28]
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	6a1b      	ldr	r3, [r3, #32]
 8005fba:	431a      	orrs	r2, r3
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	430a      	orrs	r2, r1
 8005fc2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	689b      	ldr	r3, [r3, #8]
 8005fca:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005fce:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005fd2:	687a      	ldr	r2, [r7, #4]
 8005fd4:	6911      	ldr	r1, [r2, #16]
 8005fd6:	687a      	ldr	r2, [r7, #4]
 8005fd8:	68d2      	ldr	r2, [r2, #12]
 8005fda:	4311      	orrs	r1, r2
 8005fdc:	687a      	ldr	r2, [r7, #4]
 8005fde:	6812      	ldr	r2, [r2, #0]
 8005fe0:	430b      	orrs	r3, r1
 8005fe2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	68db      	ldr	r3, [r3, #12]
 8005fea:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	695a      	ldr	r2, [r3, #20]
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	699b      	ldr	r3, [r3, #24]
 8005ff6:	431a      	orrs	r2, r3
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	430a      	orrs	r2, r1
 8005ffe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	681a      	ldr	r2, [r3, #0]
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f042 0201 	orr.w	r2, r2, #1
 800600e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2200      	movs	r2, #0
 8006014:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	2220      	movs	r2, #32
 800601a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2200      	movs	r2, #0
 8006022:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2200      	movs	r2, #0
 8006028:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800602c:	2300      	movs	r3, #0
}
 800602e:	4618      	mov	r0, r3
 8006030:	3710      	adds	r7, #16
 8006032:	46bd      	mov	sp, r7
 8006034:	bd80      	pop	{r7, pc}
 8006036:	bf00      	nop
 8006038:	000186a0 	.word	0x000186a0
 800603c:	001e847f 	.word	0x001e847f
 8006040:	003d08ff 	.word	0x003d08ff
 8006044:	431bde83 	.word	0x431bde83
 8006048:	10624dd3 	.word	0x10624dd3

0800604c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800604c:	b580      	push	{r7, lr}
 800604e:	b088      	sub	sp, #32
 8006050:	af02      	add	r7, sp, #8
 8006052:	60f8      	str	r0, [r7, #12]
 8006054:	4608      	mov	r0, r1
 8006056:	4611      	mov	r1, r2
 8006058:	461a      	mov	r2, r3
 800605a:	4603      	mov	r3, r0
 800605c:	817b      	strh	r3, [r7, #10]
 800605e:	460b      	mov	r3, r1
 8006060:	813b      	strh	r3, [r7, #8]
 8006062:	4613      	mov	r3, r2
 8006064:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006066:	f7ff fa53 	bl	8005510 <HAL_GetTick>
 800606a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006072:	b2db      	uxtb	r3, r3
 8006074:	2b20      	cmp	r3, #32
 8006076:	f040 80d9 	bne.w	800622c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800607a:	697b      	ldr	r3, [r7, #20]
 800607c:	9300      	str	r3, [sp, #0]
 800607e:	2319      	movs	r3, #25
 8006080:	2201      	movs	r2, #1
 8006082:	496d      	ldr	r1, [pc, #436]	@ (8006238 <HAL_I2C_Mem_Write+0x1ec>)
 8006084:	68f8      	ldr	r0, [r7, #12]
 8006086:	f000 fccd 	bl	8006a24 <I2C_WaitOnFlagUntilTimeout>
 800608a:	4603      	mov	r3, r0
 800608c:	2b00      	cmp	r3, #0
 800608e:	d001      	beq.n	8006094 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006090:	2302      	movs	r3, #2
 8006092:	e0cc      	b.n	800622e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800609a:	2b01      	cmp	r3, #1
 800609c:	d101      	bne.n	80060a2 <HAL_I2C_Mem_Write+0x56>
 800609e:	2302      	movs	r3, #2
 80060a0:	e0c5      	b.n	800622e <HAL_I2C_Mem_Write+0x1e2>
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	2201      	movs	r2, #1
 80060a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f003 0301 	and.w	r3, r3, #1
 80060b4:	2b01      	cmp	r3, #1
 80060b6:	d007      	beq.n	80060c8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	681a      	ldr	r2, [r3, #0]
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f042 0201 	orr.w	r2, r2, #1
 80060c6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	681a      	ldr	r2, [r3, #0]
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80060d6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	2221      	movs	r2, #33	@ 0x21
 80060dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	2240      	movs	r2, #64	@ 0x40
 80060e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	2200      	movs	r2, #0
 80060ec:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	6a3a      	ldr	r2, [r7, #32]
 80060f2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80060f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060fe:	b29a      	uxth	r2, r3
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	4a4d      	ldr	r2, [pc, #308]	@ (800623c <HAL_I2C_Mem_Write+0x1f0>)
 8006108:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800610a:	88f8      	ldrh	r0, [r7, #6]
 800610c:	893a      	ldrh	r2, [r7, #8]
 800610e:	8979      	ldrh	r1, [r7, #10]
 8006110:	697b      	ldr	r3, [r7, #20]
 8006112:	9301      	str	r3, [sp, #4]
 8006114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006116:	9300      	str	r3, [sp, #0]
 8006118:	4603      	mov	r3, r0
 800611a:	68f8      	ldr	r0, [r7, #12]
 800611c:	f000 fb04 	bl	8006728 <I2C_RequestMemoryWrite>
 8006120:	4603      	mov	r3, r0
 8006122:	2b00      	cmp	r3, #0
 8006124:	d052      	beq.n	80061cc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8006126:	2301      	movs	r3, #1
 8006128:	e081      	b.n	800622e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800612a:	697a      	ldr	r2, [r7, #20]
 800612c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800612e:	68f8      	ldr	r0, [r7, #12]
 8006130:	f000 fd92 	bl	8006c58 <I2C_WaitOnTXEFlagUntilTimeout>
 8006134:	4603      	mov	r3, r0
 8006136:	2b00      	cmp	r3, #0
 8006138:	d00d      	beq.n	8006156 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800613e:	2b04      	cmp	r3, #4
 8006140:	d107      	bne.n	8006152 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	681a      	ldr	r2, [r3, #0]
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006150:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006152:	2301      	movs	r3, #1
 8006154:	e06b      	b.n	800622e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800615a:	781a      	ldrb	r2, [r3, #0]
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006166:	1c5a      	adds	r2, r3, #1
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006170:	3b01      	subs	r3, #1
 8006172:	b29a      	uxth	r2, r3
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800617c:	b29b      	uxth	r3, r3
 800617e:	3b01      	subs	r3, #1
 8006180:	b29a      	uxth	r2, r3
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	695b      	ldr	r3, [r3, #20]
 800618c:	f003 0304 	and.w	r3, r3, #4
 8006190:	2b04      	cmp	r3, #4
 8006192:	d11b      	bne.n	80061cc <HAL_I2C_Mem_Write+0x180>
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006198:	2b00      	cmp	r3, #0
 800619a:	d017      	beq.n	80061cc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061a0:	781a      	ldrb	r2, [r3, #0]
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061ac:	1c5a      	adds	r2, r3, #1
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80061b6:	3b01      	subs	r3, #1
 80061b8:	b29a      	uxth	r2, r3
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061c2:	b29b      	uxth	r3, r3
 80061c4:	3b01      	subs	r3, #1
 80061c6:	b29a      	uxth	r2, r3
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d1aa      	bne.n	800612a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80061d4:	697a      	ldr	r2, [r7, #20]
 80061d6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80061d8:	68f8      	ldr	r0, [r7, #12]
 80061da:	f000 fd85 	bl	8006ce8 <I2C_WaitOnBTFFlagUntilTimeout>
 80061de:	4603      	mov	r3, r0
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d00d      	beq.n	8006200 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061e8:	2b04      	cmp	r3, #4
 80061ea:	d107      	bne.n	80061fc <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	681a      	ldr	r2, [r3, #0]
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80061fa:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80061fc:	2301      	movs	r3, #1
 80061fe:	e016      	b.n	800622e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	681a      	ldr	r2, [r3, #0]
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800620e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	2220      	movs	r2, #32
 8006214:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	2200      	movs	r2, #0
 800621c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	2200      	movs	r2, #0
 8006224:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006228:	2300      	movs	r3, #0
 800622a:	e000      	b.n	800622e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800622c:	2302      	movs	r3, #2
  }
}
 800622e:	4618      	mov	r0, r3
 8006230:	3718      	adds	r7, #24
 8006232:	46bd      	mov	sp, r7
 8006234:	bd80      	pop	{r7, pc}
 8006236:	bf00      	nop
 8006238:	00100002 	.word	0x00100002
 800623c:	ffff0000 	.word	0xffff0000

08006240 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006240:	b580      	push	{r7, lr}
 8006242:	b08c      	sub	sp, #48	@ 0x30
 8006244:	af02      	add	r7, sp, #8
 8006246:	60f8      	str	r0, [r7, #12]
 8006248:	4608      	mov	r0, r1
 800624a:	4611      	mov	r1, r2
 800624c:	461a      	mov	r2, r3
 800624e:	4603      	mov	r3, r0
 8006250:	817b      	strh	r3, [r7, #10]
 8006252:	460b      	mov	r3, r1
 8006254:	813b      	strh	r3, [r7, #8]
 8006256:	4613      	mov	r3, r2
 8006258:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800625a:	2300      	movs	r3, #0
 800625c:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800625e:	f7ff f957 	bl	8005510 <HAL_GetTick>
 8006262:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800626a:	b2db      	uxtb	r3, r3
 800626c:	2b20      	cmp	r3, #32
 800626e:	f040 8250 	bne.w	8006712 <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006274:	9300      	str	r3, [sp, #0]
 8006276:	2319      	movs	r3, #25
 8006278:	2201      	movs	r2, #1
 800627a:	4982      	ldr	r1, [pc, #520]	@ (8006484 <HAL_I2C_Mem_Read+0x244>)
 800627c:	68f8      	ldr	r0, [r7, #12]
 800627e:	f000 fbd1 	bl	8006a24 <I2C_WaitOnFlagUntilTimeout>
 8006282:	4603      	mov	r3, r0
 8006284:	2b00      	cmp	r3, #0
 8006286:	d001      	beq.n	800628c <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8006288:	2302      	movs	r3, #2
 800628a:	e243      	b.n	8006714 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006292:	2b01      	cmp	r3, #1
 8006294:	d101      	bne.n	800629a <HAL_I2C_Mem_Read+0x5a>
 8006296:	2302      	movs	r3, #2
 8006298:	e23c      	b.n	8006714 <HAL_I2C_Mem_Read+0x4d4>
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	2201      	movs	r2, #1
 800629e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f003 0301 	and.w	r3, r3, #1
 80062ac:	2b01      	cmp	r3, #1
 80062ae:	d007      	beq.n	80062c0 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	681a      	ldr	r2, [r3, #0]
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	f042 0201 	orr.w	r2, r2, #1
 80062be:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	681a      	ldr	r2, [r3, #0]
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80062ce:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	2222      	movs	r2, #34	@ 0x22
 80062d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	2240      	movs	r2, #64	@ 0x40
 80062dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	2200      	movs	r2, #0
 80062e4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80062ea:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80062f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062f6:	b29a      	uxth	r2, r3
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	4a62      	ldr	r2, [pc, #392]	@ (8006488 <HAL_I2C_Mem_Read+0x248>)
 8006300:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006302:	88f8      	ldrh	r0, [r7, #6]
 8006304:	893a      	ldrh	r2, [r7, #8]
 8006306:	8979      	ldrh	r1, [r7, #10]
 8006308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800630a:	9301      	str	r3, [sp, #4]
 800630c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800630e:	9300      	str	r3, [sp, #0]
 8006310:	4603      	mov	r3, r0
 8006312:	68f8      	ldr	r0, [r7, #12]
 8006314:	f000 fa9e 	bl	8006854 <I2C_RequestMemoryRead>
 8006318:	4603      	mov	r3, r0
 800631a:	2b00      	cmp	r3, #0
 800631c:	d001      	beq.n	8006322 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 800631e:	2301      	movs	r3, #1
 8006320:	e1f8      	b.n	8006714 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006326:	2b00      	cmp	r3, #0
 8006328:	d113      	bne.n	8006352 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800632a:	2300      	movs	r3, #0
 800632c:	61fb      	str	r3, [r7, #28]
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	695b      	ldr	r3, [r3, #20]
 8006334:	61fb      	str	r3, [r7, #28]
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	699b      	ldr	r3, [r3, #24]
 800633c:	61fb      	str	r3, [r7, #28]
 800633e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	681a      	ldr	r2, [r3, #0]
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800634e:	601a      	str	r2, [r3, #0]
 8006350:	e1cc      	b.n	80066ec <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006356:	2b01      	cmp	r3, #1
 8006358:	d11e      	bne.n	8006398 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	681a      	ldr	r2, [r3, #0]
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006368:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800636a:	b672      	cpsid	i
}
 800636c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800636e:	2300      	movs	r3, #0
 8006370:	61bb      	str	r3, [r7, #24]
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	695b      	ldr	r3, [r3, #20]
 8006378:	61bb      	str	r3, [r7, #24]
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	699b      	ldr	r3, [r3, #24]
 8006380:	61bb      	str	r3, [r7, #24]
 8006382:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	681a      	ldr	r2, [r3, #0]
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006392:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8006394:	b662      	cpsie	i
}
 8006396:	e035      	b.n	8006404 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800639c:	2b02      	cmp	r3, #2
 800639e:	d11e      	bne.n	80063de <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	681a      	ldr	r2, [r3, #0]
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80063ae:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80063b0:	b672      	cpsid	i
}
 80063b2:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80063b4:	2300      	movs	r3, #0
 80063b6:	617b      	str	r3, [r7, #20]
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	695b      	ldr	r3, [r3, #20]
 80063be:	617b      	str	r3, [r7, #20]
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	699b      	ldr	r3, [r3, #24]
 80063c6:	617b      	str	r3, [r7, #20]
 80063c8:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	681a      	ldr	r2, [r3, #0]
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80063d8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80063da:	b662      	cpsie	i
}
 80063dc:	e012      	b.n	8006404 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	681a      	ldr	r2, [r3, #0]
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80063ec:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80063ee:	2300      	movs	r3, #0
 80063f0:	613b      	str	r3, [r7, #16]
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	695b      	ldr	r3, [r3, #20]
 80063f8:	613b      	str	r3, [r7, #16]
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	699b      	ldr	r3, [r3, #24]
 8006400:	613b      	str	r3, [r7, #16]
 8006402:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8006404:	e172      	b.n	80066ec <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800640a:	2b03      	cmp	r3, #3
 800640c:	f200 811f 	bhi.w	800664e <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006414:	2b01      	cmp	r3, #1
 8006416:	d123      	bne.n	8006460 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006418:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800641a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800641c:	68f8      	ldr	r0, [r7, #12]
 800641e:	f000 fcab 	bl	8006d78 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006422:	4603      	mov	r3, r0
 8006424:	2b00      	cmp	r3, #0
 8006426:	d001      	beq.n	800642c <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8006428:	2301      	movs	r3, #1
 800642a:	e173      	b.n	8006714 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	691a      	ldr	r2, [r3, #16]
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006436:	b2d2      	uxtb	r2, r2
 8006438:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800643e:	1c5a      	adds	r2, r3, #1
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006448:	3b01      	subs	r3, #1
 800644a:	b29a      	uxth	r2, r3
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006454:	b29b      	uxth	r3, r3
 8006456:	3b01      	subs	r3, #1
 8006458:	b29a      	uxth	r2, r3
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800645e:	e145      	b.n	80066ec <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006464:	2b02      	cmp	r3, #2
 8006466:	d152      	bne.n	800650e <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006468:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800646a:	9300      	str	r3, [sp, #0]
 800646c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800646e:	2200      	movs	r2, #0
 8006470:	4906      	ldr	r1, [pc, #24]	@ (800648c <HAL_I2C_Mem_Read+0x24c>)
 8006472:	68f8      	ldr	r0, [r7, #12]
 8006474:	f000 fad6 	bl	8006a24 <I2C_WaitOnFlagUntilTimeout>
 8006478:	4603      	mov	r3, r0
 800647a:	2b00      	cmp	r3, #0
 800647c:	d008      	beq.n	8006490 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 800647e:	2301      	movs	r3, #1
 8006480:	e148      	b.n	8006714 <HAL_I2C_Mem_Read+0x4d4>
 8006482:	bf00      	nop
 8006484:	00100002 	.word	0x00100002
 8006488:	ffff0000 	.word	0xffff0000
 800648c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8006490:	b672      	cpsid	i
}
 8006492:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	681a      	ldr	r2, [r3, #0]
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80064a2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	691a      	ldr	r2, [r3, #16]
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064ae:	b2d2      	uxtb	r2, r2
 80064b0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064b6:	1c5a      	adds	r2, r3, #1
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80064c0:	3b01      	subs	r3, #1
 80064c2:	b29a      	uxth	r2, r3
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064cc:	b29b      	uxth	r3, r3
 80064ce:	3b01      	subs	r3, #1
 80064d0:	b29a      	uxth	r2, r3
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80064d6:	b662      	cpsie	i
}
 80064d8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	691a      	ldr	r2, [r3, #16]
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064e4:	b2d2      	uxtb	r2, r2
 80064e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064ec:	1c5a      	adds	r2, r3, #1
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80064f6:	3b01      	subs	r3, #1
 80064f8:	b29a      	uxth	r2, r3
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006502:	b29b      	uxth	r3, r3
 8006504:	3b01      	subs	r3, #1
 8006506:	b29a      	uxth	r2, r3
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800650c:	e0ee      	b.n	80066ec <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800650e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006510:	9300      	str	r3, [sp, #0]
 8006512:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006514:	2200      	movs	r2, #0
 8006516:	4981      	ldr	r1, [pc, #516]	@ (800671c <HAL_I2C_Mem_Read+0x4dc>)
 8006518:	68f8      	ldr	r0, [r7, #12]
 800651a:	f000 fa83 	bl	8006a24 <I2C_WaitOnFlagUntilTimeout>
 800651e:	4603      	mov	r3, r0
 8006520:	2b00      	cmp	r3, #0
 8006522:	d001      	beq.n	8006528 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8006524:	2301      	movs	r3, #1
 8006526:	e0f5      	b.n	8006714 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	681a      	ldr	r2, [r3, #0]
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006536:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8006538:	b672      	cpsid	i
}
 800653a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	691a      	ldr	r2, [r3, #16]
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006546:	b2d2      	uxtb	r2, r2
 8006548:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800654e:	1c5a      	adds	r2, r3, #1
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006558:	3b01      	subs	r3, #1
 800655a:	b29a      	uxth	r2, r3
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006564:	b29b      	uxth	r3, r3
 8006566:	3b01      	subs	r3, #1
 8006568:	b29a      	uxth	r2, r3
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800656e:	4b6c      	ldr	r3, [pc, #432]	@ (8006720 <HAL_I2C_Mem_Read+0x4e0>)
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	08db      	lsrs	r3, r3, #3
 8006574:	4a6b      	ldr	r2, [pc, #428]	@ (8006724 <HAL_I2C_Mem_Read+0x4e4>)
 8006576:	fba2 2303 	umull	r2, r3, r2, r3
 800657a:	0a1a      	lsrs	r2, r3, #8
 800657c:	4613      	mov	r3, r2
 800657e:	009b      	lsls	r3, r3, #2
 8006580:	4413      	add	r3, r2
 8006582:	00da      	lsls	r2, r3, #3
 8006584:	1ad3      	subs	r3, r2, r3
 8006586:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8006588:	6a3b      	ldr	r3, [r7, #32]
 800658a:	3b01      	subs	r3, #1
 800658c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800658e:	6a3b      	ldr	r3, [r7, #32]
 8006590:	2b00      	cmp	r3, #0
 8006592:	d118      	bne.n	80065c6 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	2200      	movs	r2, #0
 8006598:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	2220      	movs	r2, #32
 800659e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	2200      	movs	r2, #0
 80065a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065ae:	f043 0220 	orr.w	r2, r3, #32
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80065b6:	b662      	cpsie	i
}
 80065b8:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	2200      	movs	r2, #0
 80065be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 80065c2:	2301      	movs	r3, #1
 80065c4:	e0a6      	b.n	8006714 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	695b      	ldr	r3, [r3, #20]
 80065cc:	f003 0304 	and.w	r3, r3, #4
 80065d0:	2b04      	cmp	r3, #4
 80065d2:	d1d9      	bne.n	8006588 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	681a      	ldr	r2, [r3, #0]
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80065e2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	691a      	ldr	r2, [r3, #16]
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065ee:	b2d2      	uxtb	r2, r2
 80065f0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065f6:	1c5a      	adds	r2, r3, #1
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006600:	3b01      	subs	r3, #1
 8006602:	b29a      	uxth	r2, r3
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800660c:	b29b      	uxth	r3, r3
 800660e:	3b01      	subs	r3, #1
 8006610:	b29a      	uxth	r2, r3
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8006616:	b662      	cpsie	i
}
 8006618:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	691a      	ldr	r2, [r3, #16]
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006624:	b2d2      	uxtb	r2, r2
 8006626:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800662c:	1c5a      	adds	r2, r3, #1
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006636:	3b01      	subs	r3, #1
 8006638:	b29a      	uxth	r2, r3
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006642:	b29b      	uxth	r3, r3
 8006644:	3b01      	subs	r3, #1
 8006646:	b29a      	uxth	r2, r3
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800664c:	e04e      	b.n	80066ec <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800664e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006650:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006652:	68f8      	ldr	r0, [r7, #12]
 8006654:	f000 fb90 	bl	8006d78 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006658:	4603      	mov	r3, r0
 800665a:	2b00      	cmp	r3, #0
 800665c:	d001      	beq.n	8006662 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 800665e:	2301      	movs	r3, #1
 8006660:	e058      	b.n	8006714 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	691a      	ldr	r2, [r3, #16]
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800666c:	b2d2      	uxtb	r2, r2
 800666e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006674:	1c5a      	adds	r2, r3, #1
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800667e:	3b01      	subs	r3, #1
 8006680:	b29a      	uxth	r2, r3
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800668a:	b29b      	uxth	r3, r3
 800668c:	3b01      	subs	r3, #1
 800668e:	b29a      	uxth	r2, r3
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	695b      	ldr	r3, [r3, #20]
 800669a:	f003 0304 	and.w	r3, r3, #4
 800669e:	2b04      	cmp	r3, #4
 80066a0:	d124      	bne.n	80066ec <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80066a6:	2b03      	cmp	r3, #3
 80066a8:	d107      	bne.n	80066ba <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	681a      	ldr	r2, [r3, #0]
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80066b8:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	691a      	ldr	r2, [r3, #16]
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066c4:	b2d2      	uxtb	r2, r2
 80066c6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066cc:	1c5a      	adds	r2, r3, #1
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80066d6:	3b01      	subs	r3, #1
 80066d8:	b29a      	uxth	r2, r3
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066e2:	b29b      	uxth	r3, r3
 80066e4:	3b01      	subs	r3, #1
 80066e6:	b29a      	uxth	r2, r3
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	f47f ae88 	bne.w	8006406 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	2220      	movs	r2, #32
 80066fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	2200      	movs	r2, #0
 8006702:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	2200      	movs	r2, #0
 800670a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800670e:	2300      	movs	r3, #0
 8006710:	e000      	b.n	8006714 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 8006712:	2302      	movs	r3, #2
  }
}
 8006714:	4618      	mov	r0, r3
 8006716:	3728      	adds	r7, #40	@ 0x28
 8006718:	46bd      	mov	sp, r7
 800671a:	bd80      	pop	{r7, pc}
 800671c:	00010004 	.word	0x00010004
 8006720:	20000038 	.word	0x20000038
 8006724:	14f8b589 	.word	0x14f8b589

08006728 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b088      	sub	sp, #32
 800672c:	af02      	add	r7, sp, #8
 800672e:	60f8      	str	r0, [r7, #12]
 8006730:	4608      	mov	r0, r1
 8006732:	4611      	mov	r1, r2
 8006734:	461a      	mov	r2, r3
 8006736:	4603      	mov	r3, r0
 8006738:	817b      	strh	r3, [r7, #10]
 800673a:	460b      	mov	r3, r1
 800673c:	813b      	strh	r3, [r7, #8]
 800673e:	4613      	mov	r3, r2
 8006740:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	681a      	ldr	r2, [r3, #0]
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006750:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006754:	9300      	str	r3, [sp, #0]
 8006756:	6a3b      	ldr	r3, [r7, #32]
 8006758:	2200      	movs	r2, #0
 800675a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800675e:	68f8      	ldr	r0, [r7, #12]
 8006760:	f000 f960 	bl	8006a24 <I2C_WaitOnFlagUntilTimeout>
 8006764:	4603      	mov	r3, r0
 8006766:	2b00      	cmp	r3, #0
 8006768:	d00d      	beq.n	8006786 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006774:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006778:	d103      	bne.n	8006782 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006780:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006782:	2303      	movs	r3, #3
 8006784:	e05f      	b.n	8006846 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006786:	897b      	ldrh	r3, [r7, #10]
 8006788:	b2db      	uxtb	r3, r3
 800678a:	461a      	mov	r2, r3
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006794:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006798:	6a3a      	ldr	r2, [r7, #32]
 800679a:	492d      	ldr	r1, [pc, #180]	@ (8006850 <I2C_RequestMemoryWrite+0x128>)
 800679c:	68f8      	ldr	r0, [r7, #12]
 800679e:	f000 f9bb 	bl	8006b18 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80067a2:	4603      	mov	r3, r0
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d001      	beq.n	80067ac <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80067a8:	2301      	movs	r3, #1
 80067aa:	e04c      	b.n	8006846 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80067ac:	2300      	movs	r3, #0
 80067ae:	617b      	str	r3, [r7, #20]
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	695b      	ldr	r3, [r3, #20]
 80067b6:	617b      	str	r3, [r7, #20]
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	699b      	ldr	r3, [r3, #24]
 80067be:	617b      	str	r3, [r7, #20]
 80067c0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80067c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80067c4:	6a39      	ldr	r1, [r7, #32]
 80067c6:	68f8      	ldr	r0, [r7, #12]
 80067c8:	f000 fa46 	bl	8006c58 <I2C_WaitOnTXEFlagUntilTimeout>
 80067cc:	4603      	mov	r3, r0
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d00d      	beq.n	80067ee <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067d6:	2b04      	cmp	r3, #4
 80067d8:	d107      	bne.n	80067ea <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	681a      	ldr	r2, [r3, #0]
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80067e8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80067ea:	2301      	movs	r3, #1
 80067ec:	e02b      	b.n	8006846 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80067ee:	88fb      	ldrh	r3, [r7, #6]
 80067f0:	2b01      	cmp	r3, #1
 80067f2:	d105      	bne.n	8006800 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80067f4:	893b      	ldrh	r3, [r7, #8]
 80067f6:	b2da      	uxtb	r2, r3
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	611a      	str	r2, [r3, #16]
 80067fe:	e021      	b.n	8006844 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006800:	893b      	ldrh	r3, [r7, #8]
 8006802:	0a1b      	lsrs	r3, r3, #8
 8006804:	b29b      	uxth	r3, r3
 8006806:	b2da      	uxtb	r2, r3
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800680e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006810:	6a39      	ldr	r1, [r7, #32]
 8006812:	68f8      	ldr	r0, [r7, #12]
 8006814:	f000 fa20 	bl	8006c58 <I2C_WaitOnTXEFlagUntilTimeout>
 8006818:	4603      	mov	r3, r0
 800681a:	2b00      	cmp	r3, #0
 800681c:	d00d      	beq.n	800683a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006822:	2b04      	cmp	r3, #4
 8006824:	d107      	bne.n	8006836 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	681a      	ldr	r2, [r3, #0]
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006834:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006836:	2301      	movs	r3, #1
 8006838:	e005      	b.n	8006846 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800683a:	893b      	ldrh	r3, [r7, #8]
 800683c:	b2da      	uxtb	r2, r3
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006844:	2300      	movs	r3, #0
}
 8006846:	4618      	mov	r0, r3
 8006848:	3718      	adds	r7, #24
 800684a:	46bd      	mov	sp, r7
 800684c:	bd80      	pop	{r7, pc}
 800684e:	bf00      	nop
 8006850:	00010002 	.word	0x00010002

08006854 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006854:	b580      	push	{r7, lr}
 8006856:	b088      	sub	sp, #32
 8006858:	af02      	add	r7, sp, #8
 800685a:	60f8      	str	r0, [r7, #12]
 800685c:	4608      	mov	r0, r1
 800685e:	4611      	mov	r1, r2
 8006860:	461a      	mov	r2, r3
 8006862:	4603      	mov	r3, r0
 8006864:	817b      	strh	r3, [r7, #10]
 8006866:	460b      	mov	r3, r1
 8006868:	813b      	strh	r3, [r7, #8]
 800686a:	4613      	mov	r3, r2
 800686c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	681a      	ldr	r2, [r3, #0]
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800687c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	681a      	ldr	r2, [r3, #0]
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800688c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800688e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006890:	9300      	str	r3, [sp, #0]
 8006892:	6a3b      	ldr	r3, [r7, #32]
 8006894:	2200      	movs	r2, #0
 8006896:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800689a:	68f8      	ldr	r0, [r7, #12]
 800689c:	f000 f8c2 	bl	8006a24 <I2C_WaitOnFlagUntilTimeout>
 80068a0:	4603      	mov	r3, r0
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d00d      	beq.n	80068c2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80068b4:	d103      	bne.n	80068be <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80068bc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80068be:	2303      	movs	r3, #3
 80068c0:	e0aa      	b.n	8006a18 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80068c2:	897b      	ldrh	r3, [r7, #10]
 80068c4:	b2db      	uxtb	r3, r3
 80068c6:	461a      	mov	r2, r3
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80068d0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80068d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068d4:	6a3a      	ldr	r2, [r7, #32]
 80068d6:	4952      	ldr	r1, [pc, #328]	@ (8006a20 <I2C_RequestMemoryRead+0x1cc>)
 80068d8:	68f8      	ldr	r0, [r7, #12]
 80068da:	f000 f91d 	bl	8006b18 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80068de:	4603      	mov	r3, r0
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d001      	beq.n	80068e8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80068e4:	2301      	movs	r3, #1
 80068e6:	e097      	b.n	8006a18 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80068e8:	2300      	movs	r3, #0
 80068ea:	617b      	str	r3, [r7, #20]
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	695b      	ldr	r3, [r3, #20]
 80068f2:	617b      	str	r3, [r7, #20]
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	699b      	ldr	r3, [r3, #24]
 80068fa:	617b      	str	r3, [r7, #20]
 80068fc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80068fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006900:	6a39      	ldr	r1, [r7, #32]
 8006902:	68f8      	ldr	r0, [r7, #12]
 8006904:	f000 f9a8 	bl	8006c58 <I2C_WaitOnTXEFlagUntilTimeout>
 8006908:	4603      	mov	r3, r0
 800690a:	2b00      	cmp	r3, #0
 800690c:	d00d      	beq.n	800692a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006912:	2b04      	cmp	r3, #4
 8006914:	d107      	bne.n	8006926 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	681a      	ldr	r2, [r3, #0]
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006924:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006926:	2301      	movs	r3, #1
 8006928:	e076      	b.n	8006a18 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800692a:	88fb      	ldrh	r3, [r7, #6]
 800692c:	2b01      	cmp	r3, #1
 800692e:	d105      	bne.n	800693c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006930:	893b      	ldrh	r3, [r7, #8]
 8006932:	b2da      	uxtb	r2, r3
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	611a      	str	r2, [r3, #16]
 800693a:	e021      	b.n	8006980 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800693c:	893b      	ldrh	r3, [r7, #8]
 800693e:	0a1b      	lsrs	r3, r3, #8
 8006940:	b29b      	uxth	r3, r3
 8006942:	b2da      	uxtb	r2, r3
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800694a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800694c:	6a39      	ldr	r1, [r7, #32]
 800694e:	68f8      	ldr	r0, [r7, #12]
 8006950:	f000 f982 	bl	8006c58 <I2C_WaitOnTXEFlagUntilTimeout>
 8006954:	4603      	mov	r3, r0
 8006956:	2b00      	cmp	r3, #0
 8006958:	d00d      	beq.n	8006976 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800695e:	2b04      	cmp	r3, #4
 8006960:	d107      	bne.n	8006972 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	681a      	ldr	r2, [r3, #0]
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006970:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006972:	2301      	movs	r3, #1
 8006974:	e050      	b.n	8006a18 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006976:	893b      	ldrh	r3, [r7, #8]
 8006978:	b2da      	uxtb	r2, r3
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006980:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006982:	6a39      	ldr	r1, [r7, #32]
 8006984:	68f8      	ldr	r0, [r7, #12]
 8006986:	f000 f967 	bl	8006c58 <I2C_WaitOnTXEFlagUntilTimeout>
 800698a:	4603      	mov	r3, r0
 800698c:	2b00      	cmp	r3, #0
 800698e:	d00d      	beq.n	80069ac <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006994:	2b04      	cmp	r3, #4
 8006996:	d107      	bne.n	80069a8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	681a      	ldr	r2, [r3, #0]
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80069a6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80069a8:	2301      	movs	r3, #1
 80069aa:	e035      	b.n	8006a18 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	681a      	ldr	r2, [r3, #0]
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80069ba:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80069bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069be:	9300      	str	r3, [sp, #0]
 80069c0:	6a3b      	ldr	r3, [r7, #32]
 80069c2:	2200      	movs	r2, #0
 80069c4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80069c8:	68f8      	ldr	r0, [r7, #12]
 80069ca:	f000 f82b 	bl	8006a24 <I2C_WaitOnFlagUntilTimeout>
 80069ce:	4603      	mov	r3, r0
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d00d      	beq.n	80069f0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80069e2:	d103      	bne.n	80069ec <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80069ea:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80069ec:	2303      	movs	r3, #3
 80069ee:	e013      	b.n	8006a18 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80069f0:	897b      	ldrh	r3, [r7, #10]
 80069f2:	b2db      	uxtb	r3, r3
 80069f4:	f043 0301 	orr.w	r3, r3, #1
 80069f8:	b2da      	uxtb	r2, r3
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006a00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a02:	6a3a      	ldr	r2, [r7, #32]
 8006a04:	4906      	ldr	r1, [pc, #24]	@ (8006a20 <I2C_RequestMemoryRead+0x1cc>)
 8006a06:	68f8      	ldr	r0, [r7, #12]
 8006a08:	f000 f886 	bl	8006b18 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006a0c:	4603      	mov	r3, r0
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d001      	beq.n	8006a16 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006a12:	2301      	movs	r3, #1
 8006a14:	e000      	b.n	8006a18 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8006a16:	2300      	movs	r3, #0
}
 8006a18:	4618      	mov	r0, r3
 8006a1a:	3718      	adds	r7, #24
 8006a1c:	46bd      	mov	sp, r7
 8006a1e:	bd80      	pop	{r7, pc}
 8006a20:	00010002 	.word	0x00010002

08006a24 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006a24:	b580      	push	{r7, lr}
 8006a26:	b084      	sub	sp, #16
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	60f8      	str	r0, [r7, #12]
 8006a2c:	60b9      	str	r1, [r7, #8]
 8006a2e:	603b      	str	r3, [r7, #0]
 8006a30:	4613      	mov	r3, r2
 8006a32:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006a34:	e048      	b.n	8006ac8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a36:	683b      	ldr	r3, [r7, #0]
 8006a38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a3c:	d044      	beq.n	8006ac8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a3e:	f7fe fd67 	bl	8005510 <HAL_GetTick>
 8006a42:	4602      	mov	r2, r0
 8006a44:	69bb      	ldr	r3, [r7, #24]
 8006a46:	1ad3      	subs	r3, r2, r3
 8006a48:	683a      	ldr	r2, [r7, #0]
 8006a4a:	429a      	cmp	r2, r3
 8006a4c:	d302      	bcc.n	8006a54 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d139      	bne.n	8006ac8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006a54:	68bb      	ldr	r3, [r7, #8]
 8006a56:	0c1b      	lsrs	r3, r3, #16
 8006a58:	b2db      	uxtb	r3, r3
 8006a5a:	2b01      	cmp	r3, #1
 8006a5c:	d10d      	bne.n	8006a7a <I2C_WaitOnFlagUntilTimeout+0x56>
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	695b      	ldr	r3, [r3, #20]
 8006a64:	43da      	mvns	r2, r3
 8006a66:	68bb      	ldr	r3, [r7, #8]
 8006a68:	4013      	ands	r3, r2
 8006a6a:	b29b      	uxth	r3, r3
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	bf0c      	ite	eq
 8006a70:	2301      	moveq	r3, #1
 8006a72:	2300      	movne	r3, #0
 8006a74:	b2db      	uxtb	r3, r3
 8006a76:	461a      	mov	r2, r3
 8006a78:	e00c      	b.n	8006a94 <I2C_WaitOnFlagUntilTimeout+0x70>
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	699b      	ldr	r3, [r3, #24]
 8006a80:	43da      	mvns	r2, r3
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	4013      	ands	r3, r2
 8006a86:	b29b      	uxth	r3, r3
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	bf0c      	ite	eq
 8006a8c:	2301      	moveq	r3, #1
 8006a8e:	2300      	movne	r3, #0
 8006a90:	b2db      	uxtb	r3, r3
 8006a92:	461a      	mov	r2, r3
 8006a94:	79fb      	ldrb	r3, [r7, #7]
 8006a96:	429a      	cmp	r2, r3
 8006a98:	d116      	bne.n	8006ac8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	2220      	movs	r2, #32
 8006aa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	2200      	movs	r2, #0
 8006aac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ab4:	f043 0220 	orr.w	r2, r3, #32
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	2200      	movs	r2, #0
 8006ac0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006ac4:	2301      	movs	r3, #1
 8006ac6:	e023      	b.n	8006b10 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006ac8:	68bb      	ldr	r3, [r7, #8]
 8006aca:	0c1b      	lsrs	r3, r3, #16
 8006acc:	b2db      	uxtb	r3, r3
 8006ace:	2b01      	cmp	r3, #1
 8006ad0:	d10d      	bne.n	8006aee <I2C_WaitOnFlagUntilTimeout+0xca>
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	695b      	ldr	r3, [r3, #20]
 8006ad8:	43da      	mvns	r2, r3
 8006ada:	68bb      	ldr	r3, [r7, #8]
 8006adc:	4013      	ands	r3, r2
 8006ade:	b29b      	uxth	r3, r3
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	bf0c      	ite	eq
 8006ae4:	2301      	moveq	r3, #1
 8006ae6:	2300      	movne	r3, #0
 8006ae8:	b2db      	uxtb	r3, r3
 8006aea:	461a      	mov	r2, r3
 8006aec:	e00c      	b.n	8006b08 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	699b      	ldr	r3, [r3, #24]
 8006af4:	43da      	mvns	r2, r3
 8006af6:	68bb      	ldr	r3, [r7, #8]
 8006af8:	4013      	ands	r3, r2
 8006afa:	b29b      	uxth	r3, r3
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	bf0c      	ite	eq
 8006b00:	2301      	moveq	r3, #1
 8006b02:	2300      	movne	r3, #0
 8006b04:	b2db      	uxtb	r3, r3
 8006b06:	461a      	mov	r2, r3
 8006b08:	79fb      	ldrb	r3, [r7, #7]
 8006b0a:	429a      	cmp	r2, r3
 8006b0c:	d093      	beq.n	8006a36 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006b0e:	2300      	movs	r3, #0
}
 8006b10:	4618      	mov	r0, r3
 8006b12:	3710      	adds	r7, #16
 8006b14:	46bd      	mov	sp, r7
 8006b16:	bd80      	pop	{r7, pc}

08006b18 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	b084      	sub	sp, #16
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	60f8      	str	r0, [r7, #12]
 8006b20:	60b9      	str	r1, [r7, #8]
 8006b22:	607a      	str	r2, [r7, #4]
 8006b24:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006b26:	e071      	b.n	8006c0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	695b      	ldr	r3, [r3, #20]
 8006b2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b36:	d123      	bne.n	8006b80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	681a      	ldr	r2, [r3, #0]
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006b46:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006b50:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	2200      	movs	r2, #0
 8006b56:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	2220      	movs	r2, #32
 8006b5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	2200      	movs	r2, #0
 8006b64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b6c:	f043 0204 	orr.w	r2, r3, #4
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	2200      	movs	r2, #0
 8006b78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006b7c:	2301      	movs	r3, #1
 8006b7e:	e067      	b.n	8006c50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b86:	d041      	beq.n	8006c0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b88:	f7fe fcc2 	bl	8005510 <HAL_GetTick>
 8006b8c:	4602      	mov	r2, r0
 8006b8e:	683b      	ldr	r3, [r7, #0]
 8006b90:	1ad3      	subs	r3, r2, r3
 8006b92:	687a      	ldr	r2, [r7, #4]
 8006b94:	429a      	cmp	r2, r3
 8006b96:	d302      	bcc.n	8006b9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d136      	bne.n	8006c0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8006b9e:	68bb      	ldr	r3, [r7, #8]
 8006ba0:	0c1b      	lsrs	r3, r3, #16
 8006ba2:	b2db      	uxtb	r3, r3
 8006ba4:	2b01      	cmp	r3, #1
 8006ba6:	d10c      	bne.n	8006bc2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	695b      	ldr	r3, [r3, #20]
 8006bae:	43da      	mvns	r2, r3
 8006bb0:	68bb      	ldr	r3, [r7, #8]
 8006bb2:	4013      	ands	r3, r2
 8006bb4:	b29b      	uxth	r3, r3
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	bf14      	ite	ne
 8006bba:	2301      	movne	r3, #1
 8006bbc:	2300      	moveq	r3, #0
 8006bbe:	b2db      	uxtb	r3, r3
 8006bc0:	e00b      	b.n	8006bda <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	699b      	ldr	r3, [r3, #24]
 8006bc8:	43da      	mvns	r2, r3
 8006bca:	68bb      	ldr	r3, [r7, #8]
 8006bcc:	4013      	ands	r3, r2
 8006bce:	b29b      	uxth	r3, r3
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	bf14      	ite	ne
 8006bd4:	2301      	movne	r3, #1
 8006bd6:	2300      	moveq	r3, #0
 8006bd8:	b2db      	uxtb	r3, r3
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d016      	beq.n	8006c0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	2200      	movs	r2, #0
 8006be2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	2220      	movs	r2, #32
 8006be8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	2200      	movs	r2, #0
 8006bf0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bf8:	f043 0220 	orr.w	r2, r3, #32
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	2200      	movs	r2, #0
 8006c04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006c08:	2301      	movs	r3, #1
 8006c0a:	e021      	b.n	8006c50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006c0c:	68bb      	ldr	r3, [r7, #8]
 8006c0e:	0c1b      	lsrs	r3, r3, #16
 8006c10:	b2db      	uxtb	r3, r3
 8006c12:	2b01      	cmp	r3, #1
 8006c14:	d10c      	bne.n	8006c30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	695b      	ldr	r3, [r3, #20]
 8006c1c:	43da      	mvns	r2, r3
 8006c1e:	68bb      	ldr	r3, [r7, #8]
 8006c20:	4013      	ands	r3, r2
 8006c22:	b29b      	uxth	r3, r3
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	bf14      	ite	ne
 8006c28:	2301      	movne	r3, #1
 8006c2a:	2300      	moveq	r3, #0
 8006c2c:	b2db      	uxtb	r3, r3
 8006c2e:	e00b      	b.n	8006c48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	699b      	ldr	r3, [r3, #24]
 8006c36:	43da      	mvns	r2, r3
 8006c38:	68bb      	ldr	r3, [r7, #8]
 8006c3a:	4013      	ands	r3, r2
 8006c3c:	b29b      	uxth	r3, r3
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	bf14      	ite	ne
 8006c42:	2301      	movne	r3, #1
 8006c44:	2300      	moveq	r3, #0
 8006c46:	b2db      	uxtb	r3, r3
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	f47f af6d 	bne.w	8006b28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8006c4e:	2300      	movs	r3, #0
}
 8006c50:	4618      	mov	r0, r3
 8006c52:	3710      	adds	r7, #16
 8006c54:	46bd      	mov	sp, r7
 8006c56:	bd80      	pop	{r7, pc}

08006c58 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	b084      	sub	sp, #16
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	60f8      	str	r0, [r7, #12]
 8006c60:	60b9      	str	r1, [r7, #8]
 8006c62:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006c64:	e034      	b.n	8006cd0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006c66:	68f8      	ldr	r0, [r7, #12]
 8006c68:	f000 f8e3 	bl	8006e32 <I2C_IsAcknowledgeFailed>
 8006c6c:	4603      	mov	r3, r0
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d001      	beq.n	8006c76 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006c72:	2301      	movs	r3, #1
 8006c74:	e034      	b.n	8006ce0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c76:	68bb      	ldr	r3, [r7, #8]
 8006c78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c7c:	d028      	beq.n	8006cd0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c7e:	f7fe fc47 	bl	8005510 <HAL_GetTick>
 8006c82:	4602      	mov	r2, r0
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	1ad3      	subs	r3, r2, r3
 8006c88:	68ba      	ldr	r2, [r7, #8]
 8006c8a:	429a      	cmp	r2, r3
 8006c8c:	d302      	bcc.n	8006c94 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006c8e:	68bb      	ldr	r3, [r7, #8]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d11d      	bne.n	8006cd0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	695b      	ldr	r3, [r3, #20]
 8006c9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c9e:	2b80      	cmp	r3, #128	@ 0x80
 8006ca0:	d016      	beq.n	8006cd0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	2220      	movs	r2, #32
 8006cac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cbc:	f043 0220 	orr.w	r2, r3, #32
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006ccc:	2301      	movs	r3, #1
 8006cce:	e007      	b.n	8006ce0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	695b      	ldr	r3, [r3, #20]
 8006cd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006cda:	2b80      	cmp	r3, #128	@ 0x80
 8006cdc:	d1c3      	bne.n	8006c66 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006cde:	2300      	movs	r3, #0
}
 8006ce0:	4618      	mov	r0, r3
 8006ce2:	3710      	adds	r7, #16
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	bd80      	pop	{r7, pc}

08006ce8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006ce8:	b580      	push	{r7, lr}
 8006cea:	b084      	sub	sp, #16
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	60f8      	str	r0, [r7, #12]
 8006cf0:	60b9      	str	r1, [r7, #8]
 8006cf2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006cf4:	e034      	b.n	8006d60 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006cf6:	68f8      	ldr	r0, [r7, #12]
 8006cf8:	f000 f89b 	bl	8006e32 <I2C_IsAcknowledgeFailed>
 8006cfc:	4603      	mov	r3, r0
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d001      	beq.n	8006d06 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006d02:	2301      	movs	r3, #1
 8006d04:	e034      	b.n	8006d70 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d06:	68bb      	ldr	r3, [r7, #8]
 8006d08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d0c:	d028      	beq.n	8006d60 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d0e:	f7fe fbff 	bl	8005510 <HAL_GetTick>
 8006d12:	4602      	mov	r2, r0
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	1ad3      	subs	r3, r2, r3
 8006d18:	68ba      	ldr	r2, [r7, #8]
 8006d1a:	429a      	cmp	r2, r3
 8006d1c:	d302      	bcc.n	8006d24 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006d1e:	68bb      	ldr	r3, [r7, #8]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d11d      	bne.n	8006d60 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	695b      	ldr	r3, [r3, #20]
 8006d2a:	f003 0304 	and.w	r3, r3, #4
 8006d2e:	2b04      	cmp	r3, #4
 8006d30:	d016      	beq.n	8006d60 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	2200      	movs	r2, #0
 8006d36:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	2220      	movs	r2, #32
 8006d3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	2200      	movs	r2, #0
 8006d44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d4c:	f043 0220 	orr.w	r2, r3, #32
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	2200      	movs	r2, #0
 8006d58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006d5c:	2301      	movs	r3, #1
 8006d5e:	e007      	b.n	8006d70 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	695b      	ldr	r3, [r3, #20]
 8006d66:	f003 0304 	and.w	r3, r3, #4
 8006d6a:	2b04      	cmp	r3, #4
 8006d6c:	d1c3      	bne.n	8006cf6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006d6e:	2300      	movs	r3, #0
}
 8006d70:	4618      	mov	r0, r3
 8006d72:	3710      	adds	r7, #16
 8006d74:	46bd      	mov	sp, r7
 8006d76:	bd80      	pop	{r7, pc}

08006d78 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006d78:	b580      	push	{r7, lr}
 8006d7a:	b084      	sub	sp, #16
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	60f8      	str	r0, [r7, #12]
 8006d80:	60b9      	str	r1, [r7, #8]
 8006d82:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006d84:	e049      	b.n	8006e1a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	695b      	ldr	r3, [r3, #20]
 8006d8c:	f003 0310 	and.w	r3, r3, #16
 8006d90:	2b10      	cmp	r3, #16
 8006d92:	d119      	bne.n	8006dc8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	f06f 0210 	mvn.w	r2, #16
 8006d9c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	2200      	movs	r2, #0
 8006da2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	2220      	movs	r2, #32
 8006da8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	2200      	movs	r2, #0
 8006db0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006dc4:	2301      	movs	r3, #1
 8006dc6:	e030      	b.n	8006e2a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006dc8:	f7fe fba2 	bl	8005510 <HAL_GetTick>
 8006dcc:	4602      	mov	r2, r0
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	1ad3      	subs	r3, r2, r3
 8006dd2:	68ba      	ldr	r2, [r7, #8]
 8006dd4:	429a      	cmp	r2, r3
 8006dd6:	d302      	bcc.n	8006dde <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006dd8:	68bb      	ldr	r3, [r7, #8]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d11d      	bne.n	8006e1a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	695b      	ldr	r3, [r3, #20]
 8006de4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006de8:	2b40      	cmp	r3, #64	@ 0x40
 8006dea:	d016      	beq.n	8006e1a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	2200      	movs	r2, #0
 8006df0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	2220      	movs	r2, #32
 8006df6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e06:	f043 0220 	orr.w	r2, r3, #32
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	2200      	movs	r2, #0
 8006e12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8006e16:	2301      	movs	r3, #1
 8006e18:	e007      	b.n	8006e2a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	695b      	ldr	r3, [r3, #20]
 8006e20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e24:	2b40      	cmp	r3, #64	@ 0x40
 8006e26:	d1ae      	bne.n	8006d86 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006e28:	2300      	movs	r3, #0
}
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	3710      	adds	r7, #16
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	bd80      	pop	{r7, pc}

08006e32 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006e32:	b480      	push	{r7}
 8006e34:	b083      	sub	sp, #12
 8006e36:	af00      	add	r7, sp, #0
 8006e38:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	695b      	ldr	r3, [r3, #20]
 8006e40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006e44:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e48:	d11b      	bne.n	8006e82 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006e52:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2200      	movs	r2, #0
 8006e58:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	2220      	movs	r2, #32
 8006e5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	2200      	movs	r2, #0
 8006e66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e6e:	f043 0204 	orr.w	r2, r3, #4
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2200      	movs	r2, #0
 8006e7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8006e7e:	2301      	movs	r3, #1
 8006e80:	e000      	b.n	8006e84 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006e82:	2300      	movs	r3, #0
}
 8006e84:	4618      	mov	r0, r3
 8006e86:	370c      	adds	r7, #12
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	bc80      	pop	{r7}
 8006e8c:	4770      	bx	lr
	...

08006e90 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006e90:	b480      	push	{r7}
 8006e92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006e94:	4b02      	ldr	r3, [pc, #8]	@ (8006ea0 <HAL_RCC_GetHCLKFreq+0x10>)
 8006e96:	681b      	ldr	r3, [r3, #0]
}
 8006e98:	4618      	mov	r0, r3
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	bc80      	pop	{r7}
 8006e9e:	4770      	bx	lr
 8006ea0:	20000038 	.word	0x20000038

08006ea4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006ea4:	b580      	push	{r7, lr}
 8006ea6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006ea8:	f7ff fff2 	bl	8006e90 <HAL_RCC_GetHCLKFreq>
 8006eac:	4602      	mov	r2, r0
 8006eae:	4b05      	ldr	r3, [pc, #20]	@ (8006ec4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006eb0:	685b      	ldr	r3, [r3, #4]
 8006eb2:	0a1b      	lsrs	r3, r3, #8
 8006eb4:	f003 0307 	and.w	r3, r3, #7
 8006eb8:	4903      	ldr	r1, [pc, #12]	@ (8006ec8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006eba:	5ccb      	ldrb	r3, [r1, r3]
 8006ebc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006ec0:	4618      	mov	r0, r3
 8006ec2:	bd80      	pop	{r7, pc}
 8006ec4:	40021000 	.word	0x40021000
 8006ec8:	080098ec 	.word	0x080098ec

08006ecc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006ecc:	b580      	push	{r7, lr}
 8006ece:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006ed0:	f7ff ffde 	bl	8006e90 <HAL_RCC_GetHCLKFreq>
 8006ed4:	4602      	mov	r2, r0
 8006ed6:	4b05      	ldr	r3, [pc, #20]	@ (8006eec <HAL_RCC_GetPCLK2Freq+0x20>)
 8006ed8:	685b      	ldr	r3, [r3, #4]
 8006eda:	0adb      	lsrs	r3, r3, #11
 8006edc:	f003 0307 	and.w	r3, r3, #7
 8006ee0:	4903      	ldr	r1, [pc, #12]	@ (8006ef0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006ee2:	5ccb      	ldrb	r3, [r1, r3]
 8006ee4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006ee8:	4618      	mov	r0, r3
 8006eea:	bd80      	pop	{r7, pc}
 8006eec:	40021000 	.word	0x40021000
 8006ef0:	080098ec 	.word	0x080098ec

08006ef4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	b082      	sub	sp, #8
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d101      	bne.n	8006f06 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006f02:	2301      	movs	r3, #1
 8006f04:	e041      	b.n	8006f8a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006f0c:	b2db      	uxtb	r3, r3
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d106      	bne.n	8006f20 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	2200      	movs	r2, #0
 8006f16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006f1a:	6878      	ldr	r0, [r7, #4]
 8006f1c:	f7fd ff3a 	bl	8004d94 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2202      	movs	r2, #2
 8006f24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681a      	ldr	r2, [r3, #0]
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	3304      	adds	r3, #4
 8006f30:	4619      	mov	r1, r3
 8006f32:	4610      	mov	r0, r2
 8006f34:	f000 fc64 	bl	8007800 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2201      	movs	r2, #1
 8006f3c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2201      	movs	r2, #1
 8006f44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2201      	movs	r2, #1
 8006f4c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2201      	movs	r2, #1
 8006f54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	2201      	movs	r2, #1
 8006f5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2201      	movs	r2, #1
 8006f64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	2201      	movs	r2, #1
 8006f6c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2201      	movs	r2, #1
 8006f74:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2201      	movs	r2, #1
 8006f7c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2201      	movs	r2, #1
 8006f84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006f88:	2300      	movs	r3, #0
}
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	3708      	adds	r7, #8
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	bd80      	pop	{r7, pc}
	...

08006f94 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006f94:	b480      	push	{r7}
 8006f96:	b085      	sub	sp, #20
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006fa2:	b2db      	uxtb	r3, r3
 8006fa4:	2b01      	cmp	r3, #1
 8006fa6:	d001      	beq.n	8006fac <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006fa8:	2301      	movs	r3, #1
 8006faa:	e03c      	b.n	8007026 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2202      	movs	r2, #2
 8006fb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	4a1d      	ldr	r2, [pc, #116]	@ (8007030 <HAL_TIM_Base_Start+0x9c>)
 8006fba:	4293      	cmp	r3, r2
 8006fbc:	d018      	beq.n	8006ff0 <HAL_TIM_Base_Start+0x5c>
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	4a1c      	ldr	r2, [pc, #112]	@ (8007034 <HAL_TIM_Base_Start+0xa0>)
 8006fc4:	4293      	cmp	r3, r2
 8006fc6:	d013      	beq.n	8006ff0 <HAL_TIM_Base_Start+0x5c>
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006fd0:	d00e      	beq.n	8006ff0 <HAL_TIM_Base_Start+0x5c>
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	4a18      	ldr	r2, [pc, #96]	@ (8007038 <HAL_TIM_Base_Start+0xa4>)
 8006fd8:	4293      	cmp	r3, r2
 8006fda:	d009      	beq.n	8006ff0 <HAL_TIM_Base_Start+0x5c>
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	4a16      	ldr	r2, [pc, #88]	@ (800703c <HAL_TIM_Base_Start+0xa8>)
 8006fe2:	4293      	cmp	r3, r2
 8006fe4:	d004      	beq.n	8006ff0 <HAL_TIM_Base_Start+0x5c>
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	4a15      	ldr	r2, [pc, #84]	@ (8007040 <HAL_TIM_Base_Start+0xac>)
 8006fec:	4293      	cmp	r3, r2
 8006fee:	d111      	bne.n	8007014 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	689b      	ldr	r3, [r3, #8]
 8006ff6:	f003 0307 	and.w	r3, r3, #7
 8006ffa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	2b06      	cmp	r3, #6
 8007000:	d010      	beq.n	8007024 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	681a      	ldr	r2, [r3, #0]
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f042 0201 	orr.w	r2, r2, #1
 8007010:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007012:	e007      	b.n	8007024 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	681a      	ldr	r2, [r3, #0]
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	f042 0201 	orr.w	r2, r2, #1
 8007022:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007024:	2300      	movs	r3, #0
}
 8007026:	4618      	mov	r0, r3
 8007028:	3714      	adds	r7, #20
 800702a:	46bd      	mov	sp, r7
 800702c:	bc80      	pop	{r7}
 800702e:	4770      	bx	lr
 8007030:	40012c00 	.word	0x40012c00
 8007034:	40013400 	.word	0x40013400
 8007038:	40000400 	.word	0x40000400
 800703c:	40000800 	.word	0x40000800
 8007040:	40000c00 	.word	0x40000c00

08007044 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8007044:	b480      	push	{r7}
 8007046:	b083      	sub	sp, #12
 8007048:	af00      	add	r7, sp, #0
 800704a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	6a1a      	ldr	r2, [r3, #32]
 8007052:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007056:	4013      	ands	r3, r2
 8007058:	2b00      	cmp	r3, #0
 800705a:	d10f      	bne.n	800707c <HAL_TIM_Base_Stop+0x38>
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	6a1a      	ldr	r2, [r3, #32]
 8007062:	f240 4344 	movw	r3, #1092	@ 0x444
 8007066:	4013      	ands	r3, r2
 8007068:	2b00      	cmp	r3, #0
 800706a:	d107      	bne.n	800707c <HAL_TIM_Base_Stop+0x38>
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	681a      	ldr	r2, [r3, #0]
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f022 0201 	bic.w	r2, r2, #1
 800707a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2201      	movs	r2, #1
 8007080:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8007084:	2300      	movs	r3, #0
}
 8007086:	4618      	mov	r0, r3
 8007088:	370c      	adds	r7, #12
 800708a:	46bd      	mov	sp, r7
 800708c:	bc80      	pop	{r7}
 800708e:	4770      	bx	lr

08007090 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007090:	b580      	push	{r7, lr}
 8007092:	b082      	sub	sp, #8
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2b00      	cmp	r3, #0
 800709c:	d101      	bne.n	80070a2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800709e:	2301      	movs	r3, #1
 80070a0:	e041      	b.n	8007126 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80070a8:	b2db      	uxtb	r3, r3
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d106      	bne.n	80070bc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2200      	movs	r2, #0
 80070b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80070b6:	6878      	ldr	r0, [r7, #4]
 80070b8:	f000 f839 	bl	800712e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2202      	movs	r2, #2
 80070c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681a      	ldr	r2, [r3, #0]
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	3304      	adds	r3, #4
 80070cc:	4619      	mov	r1, r3
 80070ce:	4610      	mov	r0, r2
 80070d0:	f000 fb96 	bl	8007800 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2201      	movs	r2, #1
 80070d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	2201      	movs	r2, #1
 80070e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2201      	movs	r2, #1
 80070e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	2201      	movs	r2, #1
 80070f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2201      	movs	r2, #1
 80070f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	2201      	movs	r2, #1
 8007100:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	2201      	movs	r2, #1
 8007108:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2201      	movs	r2, #1
 8007110:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2201      	movs	r2, #1
 8007118:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2201      	movs	r2, #1
 8007120:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007124:	2300      	movs	r3, #0
}
 8007126:	4618      	mov	r0, r3
 8007128:	3708      	adds	r7, #8
 800712a:	46bd      	mov	sp, r7
 800712c:	bd80      	pop	{r7, pc}

0800712e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800712e:	b480      	push	{r7}
 8007130:	b083      	sub	sp, #12
 8007132:	af00      	add	r7, sp, #0
 8007134:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007136:	bf00      	nop
 8007138:	370c      	adds	r7, #12
 800713a:	46bd      	mov	sp, r7
 800713c:	bc80      	pop	{r7}
 800713e:	4770      	bx	lr

08007140 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007140:	b580      	push	{r7, lr}
 8007142:	b084      	sub	sp, #16
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
 8007148:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800714a:	683b      	ldr	r3, [r7, #0]
 800714c:	2b00      	cmp	r3, #0
 800714e:	d109      	bne.n	8007164 <HAL_TIM_PWM_Start+0x24>
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007156:	b2db      	uxtb	r3, r3
 8007158:	2b01      	cmp	r3, #1
 800715a:	bf14      	ite	ne
 800715c:	2301      	movne	r3, #1
 800715e:	2300      	moveq	r3, #0
 8007160:	b2db      	uxtb	r3, r3
 8007162:	e022      	b.n	80071aa <HAL_TIM_PWM_Start+0x6a>
 8007164:	683b      	ldr	r3, [r7, #0]
 8007166:	2b04      	cmp	r3, #4
 8007168:	d109      	bne.n	800717e <HAL_TIM_PWM_Start+0x3e>
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007170:	b2db      	uxtb	r3, r3
 8007172:	2b01      	cmp	r3, #1
 8007174:	bf14      	ite	ne
 8007176:	2301      	movne	r3, #1
 8007178:	2300      	moveq	r3, #0
 800717a:	b2db      	uxtb	r3, r3
 800717c:	e015      	b.n	80071aa <HAL_TIM_PWM_Start+0x6a>
 800717e:	683b      	ldr	r3, [r7, #0]
 8007180:	2b08      	cmp	r3, #8
 8007182:	d109      	bne.n	8007198 <HAL_TIM_PWM_Start+0x58>
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800718a:	b2db      	uxtb	r3, r3
 800718c:	2b01      	cmp	r3, #1
 800718e:	bf14      	ite	ne
 8007190:	2301      	movne	r3, #1
 8007192:	2300      	moveq	r3, #0
 8007194:	b2db      	uxtb	r3, r3
 8007196:	e008      	b.n	80071aa <HAL_TIM_PWM_Start+0x6a>
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800719e:	b2db      	uxtb	r3, r3
 80071a0:	2b01      	cmp	r3, #1
 80071a2:	bf14      	ite	ne
 80071a4:	2301      	movne	r3, #1
 80071a6:	2300      	moveq	r3, #0
 80071a8:	b2db      	uxtb	r3, r3
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d001      	beq.n	80071b2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80071ae:	2301      	movs	r3, #1
 80071b0:	e072      	b.n	8007298 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d104      	bne.n	80071c2 <HAL_TIM_PWM_Start+0x82>
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2202      	movs	r2, #2
 80071bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80071c0:	e013      	b.n	80071ea <HAL_TIM_PWM_Start+0xaa>
 80071c2:	683b      	ldr	r3, [r7, #0]
 80071c4:	2b04      	cmp	r3, #4
 80071c6:	d104      	bne.n	80071d2 <HAL_TIM_PWM_Start+0x92>
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2202      	movs	r2, #2
 80071cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80071d0:	e00b      	b.n	80071ea <HAL_TIM_PWM_Start+0xaa>
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	2b08      	cmp	r3, #8
 80071d6:	d104      	bne.n	80071e2 <HAL_TIM_PWM_Start+0xa2>
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	2202      	movs	r2, #2
 80071dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80071e0:	e003      	b.n	80071ea <HAL_TIM_PWM_Start+0xaa>
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	2202      	movs	r2, #2
 80071e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	2201      	movs	r2, #1
 80071f0:	6839      	ldr	r1, [r7, #0]
 80071f2:	4618      	mov	r0, r3
 80071f4:	f000 fdcc 	bl	8007d90 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	4a28      	ldr	r2, [pc, #160]	@ (80072a0 <HAL_TIM_PWM_Start+0x160>)
 80071fe:	4293      	cmp	r3, r2
 8007200:	d004      	beq.n	800720c <HAL_TIM_PWM_Start+0xcc>
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	4a27      	ldr	r2, [pc, #156]	@ (80072a4 <HAL_TIM_PWM_Start+0x164>)
 8007208:	4293      	cmp	r3, r2
 800720a:	d101      	bne.n	8007210 <HAL_TIM_PWM_Start+0xd0>
 800720c:	2301      	movs	r3, #1
 800720e:	e000      	b.n	8007212 <HAL_TIM_PWM_Start+0xd2>
 8007210:	2300      	movs	r3, #0
 8007212:	2b00      	cmp	r3, #0
 8007214:	d007      	beq.n	8007226 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007224:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	4a1d      	ldr	r2, [pc, #116]	@ (80072a0 <HAL_TIM_PWM_Start+0x160>)
 800722c:	4293      	cmp	r3, r2
 800722e:	d018      	beq.n	8007262 <HAL_TIM_PWM_Start+0x122>
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	4a1b      	ldr	r2, [pc, #108]	@ (80072a4 <HAL_TIM_PWM_Start+0x164>)
 8007236:	4293      	cmp	r3, r2
 8007238:	d013      	beq.n	8007262 <HAL_TIM_PWM_Start+0x122>
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007242:	d00e      	beq.n	8007262 <HAL_TIM_PWM_Start+0x122>
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	4a17      	ldr	r2, [pc, #92]	@ (80072a8 <HAL_TIM_PWM_Start+0x168>)
 800724a:	4293      	cmp	r3, r2
 800724c:	d009      	beq.n	8007262 <HAL_TIM_PWM_Start+0x122>
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	4a16      	ldr	r2, [pc, #88]	@ (80072ac <HAL_TIM_PWM_Start+0x16c>)
 8007254:	4293      	cmp	r3, r2
 8007256:	d004      	beq.n	8007262 <HAL_TIM_PWM_Start+0x122>
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	4a14      	ldr	r2, [pc, #80]	@ (80072b0 <HAL_TIM_PWM_Start+0x170>)
 800725e:	4293      	cmp	r3, r2
 8007260:	d111      	bne.n	8007286 <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	689b      	ldr	r3, [r3, #8]
 8007268:	f003 0307 	and.w	r3, r3, #7
 800726c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	2b06      	cmp	r3, #6
 8007272:	d010      	beq.n	8007296 <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	681a      	ldr	r2, [r3, #0]
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f042 0201 	orr.w	r2, r2, #1
 8007282:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007284:	e007      	b.n	8007296 <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	681a      	ldr	r2, [r3, #0]
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	f042 0201 	orr.w	r2, r2, #1
 8007294:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007296:	2300      	movs	r3, #0
}
 8007298:	4618      	mov	r0, r3
 800729a:	3710      	adds	r7, #16
 800729c:	46bd      	mov	sp, r7
 800729e:	bd80      	pop	{r7, pc}
 80072a0:	40012c00 	.word	0x40012c00
 80072a4:	40013400 	.word	0x40013400
 80072a8:	40000400 	.word	0x40000400
 80072ac:	40000800 	.word	0x40000800
 80072b0:	40000c00 	.word	0x40000c00

080072b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80072b4:	b580      	push	{r7, lr}
 80072b6:	b084      	sub	sp, #16
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	68db      	ldr	r3, [r3, #12]
 80072c2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	691b      	ldr	r3, [r3, #16]
 80072ca:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80072cc:	68bb      	ldr	r3, [r7, #8]
 80072ce:	f003 0302 	and.w	r3, r3, #2
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d020      	beq.n	8007318 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	f003 0302 	and.w	r3, r3, #2
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d01b      	beq.n	8007318 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	f06f 0202 	mvn.w	r2, #2
 80072e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	2201      	movs	r2, #1
 80072ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	699b      	ldr	r3, [r3, #24]
 80072f6:	f003 0303 	and.w	r3, r3, #3
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d003      	beq.n	8007306 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80072fe:	6878      	ldr	r0, [r7, #4]
 8007300:	f000 fa63 	bl	80077ca <HAL_TIM_IC_CaptureCallback>
 8007304:	e005      	b.n	8007312 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007306:	6878      	ldr	r0, [r7, #4]
 8007308:	f000 fa56 	bl	80077b8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800730c:	6878      	ldr	r0, [r7, #4]
 800730e:	f000 fa65 	bl	80077dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	2200      	movs	r2, #0
 8007316:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007318:	68bb      	ldr	r3, [r7, #8]
 800731a:	f003 0304 	and.w	r3, r3, #4
 800731e:	2b00      	cmp	r3, #0
 8007320:	d020      	beq.n	8007364 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	f003 0304 	and.w	r3, r3, #4
 8007328:	2b00      	cmp	r3, #0
 800732a:	d01b      	beq.n	8007364 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	f06f 0204 	mvn.w	r2, #4
 8007334:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	2202      	movs	r2, #2
 800733a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	699b      	ldr	r3, [r3, #24]
 8007342:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007346:	2b00      	cmp	r3, #0
 8007348:	d003      	beq.n	8007352 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800734a:	6878      	ldr	r0, [r7, #4]
 800734c:	f000 fa3d 	bl	80077ca <HAL_TIM_IC_CaptureCallback>
 8007350:	e005      	b.n	800735e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007352:	6878      	ldr	r0, [r7, #4]
 8007354:	f000 fa30 	bl	80077b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007358:	6878      	ldr	r0, [r7, #4]
 800735a:	f000 fa3f 	bl	80077dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	2200      	movs	r2, #0
 8007362:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007364:	68bb      	ldr	r3, [r7, #8]
 8007366:	f003 0308 	and.w	r3, r3, #8
 800736a:	2b00      	cmp	r3, #0
 800736c:	d020      	beq.n	80073b0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	f003 0308 	and.w	r3, r3, #8
 8007374:	2b00      	cmp	r3, #0
 8007376:	d01b      	beq.n	80073b0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	f06f 0208 	mvn.w	r2, #8
 8007380:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	2204      	movs	r2, #4
 8007386:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	69db      	ldr	r3, [r3, #28]
 800738e:	f003 0303 	and.w	r3, r3, #3
 8007392:	2b00      	cmp	r3, #0
 8007394:	d003      	beq.n	800739e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007396:	6878      	ldr	r0, [r7, #4]
 8007398:	f000 fa17 	bl	80077ca <HAL_TIM_IC_CaptureCallback>
 800739c:	e005      	b.n	80073aa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800739e:	6878      	ldr	r0, [r7, #4]
 80073a0:	f000 fa0a 	bl	80077b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073a4:	6878      	ldr	r0, [r7, #4]
 80073a6:	f000 fa19 	bl	80077dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	2200      	movs	r2, #0
 80073ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80073b0:	68bb      	ldr	r3, [r7, #8]
 80073b2:	f003 0310 	and.w	r3, r3, #16
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d020      	beq.n	80073fc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	f003 0310 	and.w	r3, r3, #16
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d01b      	beq.n	80073fc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	f06f 0210 	mvn.w	r2, #16
 80073cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	2208      	movs	r2, #8
 80073d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	69db      	ldr	r3, [r3, #28]
 80073da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d003      	beq.n	80073ea <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80073e2:	6878      	ldr	r0, [r7, #4]
 80073e4:	f000 f9f1 	bl	80077ca <HAL_TIM_IC_CaptureCallback>
 80073e8:	e005      	b.n	80073f6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80073ea:	6878      	ldr	r0, [r7, #4]
 80073ec:	f000 f9e4 	bl	80077b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073f0:	6878      	ldr	r0, [r7, #4]
 80073f2:	f000 f9f3 	bl	80077dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	2200      	movs	r2, #0
 80073fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80073fc:	68bb      	ldr	r3, [r7, #8]
 80073fe:	f003 0301 	and.w	r3, r3, #1
 8007402:	2b00      	cmp	r3, #0
 8007404:	d00c      	beq.n	8007420 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	f003 0301 	and.w	r3, r3, #1
 800740c:	2b00      	cmp	r3, #0
 800740e:	d007      	beq.n	8007420 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f06f 0201 	mvn.w	r2, #1
 8007418:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800741a:	6878      	ldr	r0, [r7, #4]
 800741c:	f000 f9c3 	bl	80077a6 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007420:	68bb      	ldr	r3, [r7, #8]
 8007422:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007426:	2b00      	cmp	r3, #0
 8007428:	d00c      	beq.n	8007444 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007430:	2b00      	cmp	r3, #0
 8007432:	d007      	beq.n	8007444 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800743c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800743e:	6878      	ldr	r0, [r7, #4]
 8007440:	f000 fd3f 	bl	8007ec2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007444:	68bb      	ldr	r3, [r7, #8]
 8007446:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800744a:	2b00      	cmp	r3, #0
 800744c:	d00c      	beq.n	8007468 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007454:	2b00      	cmp	r3, #0
 8007456:	d007      	beq.n	8007468 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007460:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007462:	6878      	ldr	r0, [r7, #4]
 8007464:	f000 f9c3 	bl	80077ee <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007468:	68bb      	ldr	r3, [r7, #8]
 800746a:	f003 0320 	and.w	r3, r3, #32
 800746e:	2b00      	cmp	r3, #0
 8007470:	d00c      	beq.n	800748c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	f003 0320 	and.w	r3, r3, #32
 8007478:	2b00      	cmp	r3, #0
 800747a:	d007      	beq.n	800748c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	f06f 0220 	mvn.w	r2, #32
 8007484:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007486:	6878      	ldr	r0, [r7, #4]
 8007488:	f000 fd12 	bl	8007eb0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800748c:	bf00      	nop
 800748e:	3710      	adds	r7, #16
 8007490:	46bd      	mov	sp, r7
 8007492:	bd80      	pop	{r7, pc}

08007494 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007494:	b580      	push	{r7, lr}
 8007496:	b086      	sub	sp, #24
 8007498:	af00      	add	r7, sp, #0
 800749a:	60f8      	str	r0, [r7, #12]
 800749c:	60b9      	str	r1, [r7, #8]
 800749e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80074a0:	2300      	movs	r3, #0
 80074a2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80074aa:	2b01      	cmp	r3, #1
 80074ac:	d101      	bne.n	80074b2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80074ae:	2302      	movs	r3, #2
 80074b0:	e0ae      	b.n	8007610 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	2201      	movs	r2, #1
 80074b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2b0c      	cmp	r3, #12
 80074be:	f200 809f 	bhi.w	8007600 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80074c2:	a201      	add	r2, pc, #4	@ (adr r2, 80074c8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80074c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074c8:	080074fd 	.word	0x080074fd
 80074cc:	08007601 	.word	0x08007601
 80074d0:	08007601 	.word	0x08007601
 80074d4:	08007601 	.word	0x08007601
 80074d8:	0800753d 	.word	0x0800753d
 80074dc:	08007601 	.word	0x08007601
 80074e0:	08007601 	.word	0x08007601
 80074e4:	08007601 	.word	0x08007601
 80074e8:	0800757f 	.word	0x0800757f
 80074ec:	08007601 	.word	0x08007601
 80074f0:	08007601 	.word	0x08007601
 80074f4:	08007601 	.word	0x08007601
 80074f8:	080075bf 	.word	0x080075bf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	68b9      	ldr	r1, [r7, #8]
 8007502:	4618      	mov	r0, r3
 8007504:	f000 fa02 	bl	800790c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	699a      	ldr	r2, [r3, #24]
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	f042 0208 	orr.w	r2, r2, #8
 8007516:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	699a      	ldr	r2, [r3, #24]
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f022 0204 	bic.w	r2, r2, #4
 8007526:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	6999      	ldr	r1, [r3, #24]
 800752e:	68bb      	ldr	r3, [r7, #8]
 8007530:	691a      	ldr	r2, [r3, #16]
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	430a      	orrs	r2, r1
 8007538:	619a      	str	r2, [r3, #24]
      break;
 800753a:	e064      	b.n	8007606 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	68b9      	ldr	r1, [r7, #8]
 8007542:	4618      	mov	r0, r3
 8007544:	f000 fa52 	bl	80079ec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	699a      	ldr	r2, [r3, #24]
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007556:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	699a      	ldr	r2, [r3, #24]
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007566:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	6999      	ldr	r1, [r3, #24]
 800756e:	68bb      	ldr	r3, [r7, #8]
 8007570:	691b      	ldr	r3, [r3, #16]
 8007572:	021a      	lsls	r2, r3, #8
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	430a      	orrs	r2, r1
 800757a:	619a      	str	r2, [r3, #24]
      break;
 800757c:	e043      	b.n	8007606 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	68b9      	ldr	r1, [r7, #8]
 8007584:	4618      	mov	r0, r3
 8007586:	f000 faa5 	bl	8007ad4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	69da      	ldr	r2, [r3, #28]
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	f042 0208 	orr.w	r2, r2, #8
 8007598:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	69da      	ldr	r2, [r3, #28]
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	f022 0204 	bic.w	r2, r2, #4
 80075a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	69d9      	ldr	r1, [r3, #28]
 80075b0:	68bb      	ldr	r3, [r7, #8]
 80075b2:	691a      	ldr	r2, [r3, #16]
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	430a      	orrs	r2, r1
 80075ba:	61da      	str	r2, [r3, #28]
      break;
 80075bc:	e023      	b.n	8007606 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	68b9      	ldr	r1, [r7, #8]
 80075c4:	4618      	mov	r0, r3
 80075c6:	f000 faf9 	bl	8007bbc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	69da      	ldr	r2, [r3, #28]
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80075d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	69da      	ldr	r2, [r3, #28]
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80075e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	69d9      	ldr	r1, [r3, #28]
 80075f0:	68bb      	ldr	r3, [r7, #8]
 80075f2:	691b      	ldr	r3, [r3, #16]
 80075f4:	021a      	lsls	r2, r3, #8
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	430a      	orrs	r2, r1
 80075fc:	61da      	str	r2, [r3, #28]
      break;
 80075fe:	e002      	b.n	8007606 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007600:	2301      	movs	r3, #1
 8007602:	75fb      	strb	r3, [r7, #23]
      break;
 8007604:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	2200      	movs	r2, #0
 800760a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800760e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007610:	4618      	mov	r0, r3
 8007612:	3718      	adds	r7, #24
 8007614:	46bd      	mov	sp, r7
 8007616:	bd80      	pop	{r7, pc}

08007618 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007618:	b580      	push	{r7, lr}
 800761a:	b084      	sub	sp, #16
 800761c:	af00      	add	r7, sp, #0
 800761e:	6078      	str	r0, [r7, #4]
 8007620:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007622:	2300      	movs	r3, #0
 8007624:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800762c:	2b01      	cmp	r3, #1
 800762e:	d101      	bne.n	8007634 <HAL_TIM_ConfigClockSource+0x1c>
 8007630:	2302      	movs	r3, #2
 8007632:	e0b4      	b.n	800779e <HAL_TIM_ConfigClockSource+0x186>
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	2201      	movs	r2, #1
 8007638:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	2202      	movs	r2, #2
 8007640:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	689b      	ldr	r3, [r3, #8]
 800764a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800764c:	68bb      	ldr	r3, [r7, #8]
 800764e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007652:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007654:	68bb      	ldr	r3, [r7, #8]
 8007656:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800765a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	68ba      	ldr	r2, [r7, #8]
 8007662:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800766c:	d03e      	beq.n	80076ec <HAL_TIM_ConfigClockSource+0xd4>
 800766e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007672:	f200 8087 	bhi.w	8007784 <HAL_TIM_ConfigClockSource+0x16c>
 8007676:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800767a:	f000 8086 	beq.w	800778a <HAL_TIM_ConfigClockSource+0x172>
 800767e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007682:	d87f      	bhi.n	8007784 <HAL_TIM_ConfigClockSource+0x16c>
 8007684:	2b70      	cmp	r3, #112	@ 0x70
 8007686:	d01a      	beq.n	80076be <HAL_TIM_ConfigClockSource+0xa6>
 8007688:	2b70      	cmp	r3, #112	@ 0x70
 800768a:	d87b      	bhi.n	8007784 <HAL_TIM_ConfigClockSource+0x16c>
 800768c:	2b60      	cmp	r3, #96	@ 0x60
 800768e:	d050      	beq.n	8007732 <HAL_TIM_ConfigClockSource+0x11a>
 8007690:	2b60      	cmp	r3, #96	@ 0x60
 8007692:	d877      	bhi.n	8007784 <HAL_TIM_ConfigClockSource+0x16c>
 8007694:	2b50      	cmp	r3, #80	@ 0x50
 8007696:	d03c      	beq.n	8007712 <HAL_TIM_ConfigClockSource+0xfa>
 8007698:	2b50      	cmp	r3, #80	@ 0x50
 800769a:	d873      	bhi.n	8007784 <HAL_TIM_ConfigClockSource+0x16c>
 800769c:	2b40      	cmp	r3, #64	@ 0x40
 800769e:	d058      	beq.n	8007752 <HAL_TIM_ConfigClockSource+0x13a>
 80076a0:	2b40      	cmp	r3, #64	@ 0x40
 80076a2:	d86f      	bhi.n	8007784 <HAL_TIM_ConfigClockSource+0x16c>
 80076a4:	2b30      	cmp	r3, #48	@ 0x30
 80076a6:	d064      	beq.n	8007772 <HAL_TIM_ConfigClockSource+0x15a>
 80076a8:	2b30      	cmp	r3, #48	@ 0x30
 80076aa:	d86b      	bhi.n	8007784 <HAL_TIM_ConfigClockSource+0x16c>
 80076ac:	2b20      	cmp	r3, #32
 80076ae:	d060      	beq.n	8007772 <HAL_TIM_ConfigClockSource+0x15a>
 80076b0:	2b20      	cmp	r3, #32
 80076b2:	d867      	bhi.n	8007784 <HAL_TIM_ConfigClockSource+0x16c>
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d05c      	beq.n	8007772 <HAL_TIM_ConfigClockSource+0x15a>
 80076b8:	2b10      	cmp	r3, #16
 80076ba:	d05a      	beq.n	8007772 <HAL_TIM_ConfigClockSource+0x15a>
 80076bc:	e062      	b.n	8007784 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80076c2:	683b      	ldr	r3, [r7, #0]
 80076c4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80076c6:	683b      	ldr	r3, [r7, #0]
 80076c8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80076ca:	683b      	ldr	r3, [r7, #0]
 80076cc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80076ce:	f000 fb40 	bl	8007d52 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	689b      	ldr	r3, [r3, #8]
 80076d8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80076da:	68bb      	ldr	r3, [r7, #8]
 80076dc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80076e0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	68ba      	ldr	r2, [r7, #8]
 80076e8:	609a      	str	r2, [r3, #8]
      break;
 80076ea:	e04f      	b.n	800778c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80076f0:	683b      	ldr	r3, [r7, #0]
 80076f2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80076f4:	683b      	ldr	r3, [r7, #0]
 80076f6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80076f8:	683b      	ldr	r3, [r7, #0]
 80076fa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80076fc:	f000 fb29 	bl	8007d52 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	689a      	ldr	r2, [r3, #8]
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800770e:	609a      	str	r2, [r3, #8]
      break;
 8007710:	e03c      	b.n	800778c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800771a:	683b      	ldr	r3, [r7, #0]
 800771c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800771e:	461a      	mov	r2, r3
 8007720:	f000 faa0 	bl	8007c64 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	2150      	movs	r1, #80	@ 0x50
 800772a:	4618      	mov	r0, r3
 800772c:	f000 faf7 	bl	8007d1e <TIM_ITRx_SetConfig>
      break;
 8007730:	e02c      	b.n	800778c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007736:	683b      	ldr	r3, [r7, #0]
 8007738:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800773a:	683b      	ldr	r3, [r7, #0]
 800773c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800773e:	461a      	mov	r2, r3
 8007740:	f000 fabe 	bl	8007cc0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	2160      	movs	r1, #96	@ 0x60
 800774a:	4618      	mov	r0, r3
 800774c:	f000 fae7 	bl	8007d1e <TIM_ITRx_SetConfig>
      break;
 8007750:	e01c      	b.n	800778c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007756:	683b      	ldr	r3, [r7, #0]
 8007758:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800775a:	683b      	ldr	r3, [r7, #0]
 800775c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800775e:	461a      	mov	r2, r3
 8007760:	f000 fa80 	bl	8007c64 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	2140      	movs	r1, #64	@ 0x40
 800776a:	4618      	mov	r0, r3
 800776c:	f000 fad7 	bl	8007d1e <TIM_ITRx_SetConfig>
      break;
 8007770:	e00c      	b.n	800778c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681a      	ldr	r2, [r3, #0]
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	4619      	mov	r1, r3
 800777c:	4610      	mov	r0, r2
 800777e:	f000 face 	bl	8007d1e <TIM_ITRx_SetConfig>
      break;
 8007782:	e003      	b.n	800778c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007784:	2301      	movs	r3, #1
 8007786:	73fb      	strb	r3, [r7, #15]
      break;
 8007788:	e000      	b.n	800778c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800778a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	2201      	movs	r2, #1
 8007790:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2200      	movs	r2, #0
 8007798:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800779c:	7bfb      	ldrb	r3, [r7, #15]
}
 800779e:	4618      	mov	r0, r3
 80077a0:	3710      	adds	r7, #16
 80077a2:	46bd      	mov	sp, r7
 80077a4:	bd80      	pop	{r7, pc}

080077a6 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80077a6:	b480      	push	{r7}
 80077a8:	b083      	sub	sp, #12
 80077aa:	af00      	add	r7, sp, #0
 80077ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80077ae:	bf00      	nop
 80077b0:	370c      	adds	r7, #12
 80077b2:	46bd      	mov	sp, r7
 80077b4:	bc80      	pop	{r7}
 80077b6:	4770      	bx	lr

080077b8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80077b8:	b480      	push	{r7}
 80077ba:	b083      	sub	sp, #12
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80077c0:	bf00      	nop
 80077c2:	370c      	adds	r7, #12
 80077c4:	46bd      	mov	sp, r7
 80077c6:	bc80      	pop	{r7}
 80077c8:	4770      	bx	lr

080077ca <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80077ca:	b480      	push	{r7}
 80077cc:	b083      	sub	sp, #12
 80077ce:	af00      	add	r7, sp, #0
 80077d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80077d2:	bf00      	nop
 80077d4:	370c      	adds	r7, #12
 80077d6:	46bd      	mov	sp, r7
 80077d8:	bc80      	pop	{r7}
 80077da:	4770      	bx	lr

080077dc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80077dc:	b480      	push	{r7}
 80077de:	b083      	sub	sp, #12
 80077e0:	af00      	add	r7, sp, #0
 80077e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80077e4:	bf00      	nop
 80077e6:	370c      	adds	r7, #12
 80077e8:	46bd      	mov	sp, r7
 80077ea:	bc80      	pop	{r7}
 80077ec:	4770      	bx	lr

080077ee <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80077ee:	b480      	push	{r7}
 80077f0:	b083      	sub	sp, #12
 80077f2:	af00      	add	r7, sp, #0
 80077f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80077f6:	bf00      	nop
 80077f8:	370c      	adds	r7, #12
 80077fa:	46bd      	mov	sp, r7
 80077fc:	bc80      	pop	{r7}
 80077fe:	4770      	bx	lr

08007800 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007800:	b480      	push	{r7}
 8007802:	b085      	sub	sp, #20
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
 8007808:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	4a39      	ldr	r2, [pc, #228]	@ (80078f8 <TIM_Base_SetConfig+0xf8>)
 8007814:	4293      	cmp	r3, r2
 8007816:	d013      	beq.n	8007840 <TIM_Base_SetConfig+0x40>
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	4a38      	ldr	r2, [pc, #224]	@ (80078fc <TIM_Base_SetConfig+0xfc>)
 800781c:	4293      	cmp	r3, r2
 800781e:	d00f      	beq.n	8007840 <TIM_Base_SetConfig+0x40>
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007826:	d00b      	beq.n	8007840 <TIM_Base_SetConfig+0x40>
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	4a35      	ldr	r2, [pc, #212]	@ (8007900 <TIM_Base_SetConfig+0x100>)
 800782c:	4293      	cmp	r3, r2
 800782e:	d007      	beq.n	8007840 <TIM_Base_SetConfig+0x40>
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	4a34      	ldr	r2, [pc, #208]	@ (8007904 <TIM_Base_SetConfig+0x104>)
 8007834:	4293      	cmp	r3, r2
 8007836:	d003      	beq.n	8007840 <TIM_Base_SetConfig+0x40>
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	4a33      	ldr	r2, [pc, #204]	@ (8007908 <TIM_Base_SetConfig+0x108>)
 800783c:	4293      	cmp	r3, r2
 800783e:	d108      	bne.n	8007852 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007846:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007848:	683b      	ldr	r3, [r7, #0]
 800784a:	685b      	ldr	r3, [r3, #4]
 800784c:	68fa      	ldr	r2, [r7, #12]
 800784e:	4313      	orrs	r3, r2
 8007850:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	4a28      	ldr	r2, [pc, #160]	@ (80078f8 <TIM_Base_SetConfig+0xf8>)
 8007856:	4293      	cmp	r3, r2
 8007858:	d013      	beq.n	8007882 <TIM_Base_SetConfig+0x82>
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	4a27      	ldr	r2, [pc, #156]	@ (80078fc <TIM_Base_SetConfig+0xfc>)
 800785e:	4293      	cmp	r3, r2
 8007860:	d00f      	beq.n	8007882 <TIM_Base_SetConfig+0x82>
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007868:	d00b      	beq.n	8007882 <TIM_Base_SetConfig+0x82>
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	4a24      	ldr	r2, [pc, #144]	@ (8007900 <TIM_Base_SetConfig+0x100>)
 800786e:	4293      	cmp	r3, r2
 8007870:	d007      	beq.n	8007882 <TIM_Base_SetConfig+0x82>
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	4a23      	ldr	r2, [pc, #140]	@ (8007904 <TIM_Base_SetConfig+0x104>)
 8007876:	4293      	cmp	r3, r2
 8007878:	d003      	beq.n	8007882 <TIM_Base_SetConfig+0x82>
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	4a22      	ldr	r2, [pc, #136]	@ (8007908 <TIM_Base_SetConfig+0x108>)
 800787e:	4293      	cmp	r3, r2
 8007880:	d108      	bne.n	8007894 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007888:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800788a:	683b      	ldr	r3, [r7, #0]
 800788c:	68db      	ldr	r3, [r3, #12]
 800788e:	68fa      	ldr	r2, [r7, #12]
 8007890:	4313      	orrs	r3, r2
 8007892:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800789a:	683b      	ldr	r3, [r7, #0]
 800789c:	695b      	ldr	r3, [r3, #20]
 800789e:	4313      	orrs	r3, r2
 80078a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	68fa      	ldr	r2, [r7, #12]
 80078a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	689a      	ldr	r2, [r3, #8]
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80078b0:	683b      	ldr	r3, [r7, #0]
 80078b2:	681a      	ldr	r2, [r3, #0]
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	4a0f      	ldr	r2, [pc, #60]	@ (80078f8 <TIM_Base_SetConfig+0xf8>)
 80078bc:	4293      	cmp	r3, r2
 80078be:	d003      	beq.n	80078c8 <TIM_Base_SetConfig+0xc8>
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	4a0e      	ldr	r2, [pc, #56]	@ (80078fc <TIM_Base_SetConfig+0xfc>)
 80078c4:	4293      	cmp	r3, r2
 80078c6:	d103      	bne.n	80078d0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80078c8:	683b      	ldr	r3, [r7, #0]
 80078ca:	691a      	ldr	r2, [r3, #16]
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	2201      	movs	r2, #1
 80078d4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	691b      	ldr	r3, [r3, #16]
 80078da:	f003 0301 	and.w	r3, r3, #1
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d005      	beq.n	80078ee <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	691b      	ldr	r3, [r3, #16]
 80078e6:	f023 0201 	bic.w	r2, r3, #1
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	611a      	str	r2, [r3, #16]
  }
}
 80078ee:	bf00      	nop
 80078f0:	3714      	adds	r7, #20
 80078f2:	46bd      	mov	sp, r7
 80078f4:	bc80      	pop	{r7}
 80078f6:	4770      	bx	lr
 80078f8:	40012c00 	.word	0x40012c00
 80078fc:	40013400 	.word	0x40013400
 8007900:	40000400 	.word	0x40000400
 8007904:	40000800 	.word	0x40000800
 8007908:	40000c00 	.word	0x40000c00

0800790c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800790c:	b480      	push	{r7}
 800790e:	b087      	sub	sp, #28
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]
 8007914:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	6a1b      	ldr	r3, [r3, #32]
 800791a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	6a1b      	ldr	r3, [r3, #32]
 8007920:	f023 0201 	bic.w	r2, r3, #1
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	685b      	ldr	r3, [r3, #4]
 800792c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	699b      	ldr	r3, [r3, #24]
 8007932:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800793a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	f023 0303 	bic.w	r3, r3, #3
 8007942:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007944:	683b      	ldr	r3, [r7, #0]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	68fa      	ldr	r2, [r7, #12]
 800794a:	4313      	orrs	r3, r2
 800794c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800794e:	697b      	ldr	r3, [r7, #20]
 8007950:	f023 0302 	bic.w	r3, r3, #2
 8007954:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007956:	683b      	ldr	r3, [r7, #0]
 8007958:	689b      	ldr	r3, [r3, #8]
 800795a:	697a      	ldr	r2, [r7, #20]
 800795c:	4313      	orrs	r3, r2
 800795e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	4a20      	ldr	r2, [pc, #128]	@ (80079e4 <TIM_OC1_SetConfig+0xd8>)
 8007964:	4293      	cmp	r3, r2
 8007966:	d003      	beq.n	8007970 <TIM_OC1_SetConfig+0x64>
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	4a1f      	ldr	r2, [pc, #124]	@ (80079e8 <TIM_OC1_SetConfig+0xdc>)
 800796c:	4293      	cmp	r3, r2
 800796e:	d10c      	bne.n	800798a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007970:	697b      	ldr	r3, [r7, #20]
 8007972:	f023 0308 	bic.w	r3, r3, #8
 8007976:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007978:	683b      	ldr	r3, [r7, #0]
 800797a:	68db      	ldr	r3, [r3, #12]
 800797c:	697a      	ldr	r2, [r7, #20]
 800797e:	4313      	orrs	r3, r2
 8007980:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007982:	697b      	ldr	r3, [r7, #20]
 8007984:	f023 0304 	bic.w	r3, r3, #4
 8007988:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	4a15      	ldr	r2, [pc, #84]	@ (80079e4 <TIM_OC1_SetConfig+0xd8>)
 800798e:	4293      	cmp	r3, r2
 8007990:	d003      	beq.n	800799a <TIM_OC1_SetConfig+0x8e>
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	4a14      	ldr	r2, [pc, #80]	@ (80079e8 <TIM_OC1_SetConfig+0xdc>)
 8007996:	4293      	cmp	r3, r2
 8007998:	d111      	bne.n	80079be <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800799a:	693b      	ldr	r3, [r7, #16]
 800799c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80079a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80079a2:	693b      	ldr	r3, [r7, #16]
 80079a4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80079a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80079aa:	683b      	ldr	r3, [r7, #0]
 80079ac:	695b      	ldr	r3, [r3, #20]
 80079ae:	693a      	ldr	r2, [r7, #16]
 80079b0:	4313      	orrs	r3, r2
 80079b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80079b4:	683b      	ldr	r3, [r7, #0]
 80079b6:	699b      	ldr	r3, [r3, #24]
 80079b8:	693a      	ldr	r2, [r7, #16]
 80079ba:	4313      	orrs	r3, r2
 80079bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	693a      	ldr	r2, [r7, #16]
 80079c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	68fa      	ldr	r2, [r7, #12]
 80079c8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80079ca:	683b      	ldr	r3, [r7, #0]
 80079cc:	685a      	ldr	r2, [r3, #4]
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	697a      	ldr	r2, [r7, #20]
 80079d6:	621a      	str	r2, [r3, #32]
}
 80079d8:	bf00      	nop
 80079da:	371c      	adds	r7, #28
 80079dc:	46bd      	mov	sp, r7
 80079de:	bc80      	pop	{r7}
 80079e0:	4770      	bx	lr
 80079e2:	bf00      	nop
 80079e4:	40012c00 	.word	0x40012c00
 80079e8:	40013400 	.word	0x40013400

080079ec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80079ec:	b480      	push	{r7}
 80079ee:	b087      	sub	sp, #28
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
 80079f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	6a1b      	ldr	r3, [r3, #32]
 80079fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	6a1b      	ldr	r3, [r3, #32]
 8007a00:	f023 0210 	bic.w	r2, r3, #16
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	685b      	ldr	r3, [r3, #4]
 8007a0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	699b      	ldr	r3, [r3, #24]
 8007a12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007a1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007a22:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007a24:	683b      	ldr	r3, [r7, #0]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	021b      	lsls	r3, r3, #8
 8007a2a:	68fa      	ldr	r2, [r7, #12]
 8007a2c:	4313      	orrs	r3, r2
 8007a2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007a30:	697b      	ldr	r3, [r7, #20]
 8007a32:	f023 0320 	bic.w	r3, r3, #32
 8007a36:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007a38:	683b      	ldr	r3, [r7, #0]
 8007a3a:	689b      	ldr	r3, [r3, #8]
 8007a3c:	011b      	lsls	r3, r3, #4
 8007a3e:	697a      	ldr	r2, [r7, #20]
 8007a40:	4313      	orrs	r3, r2
 8007a42:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	4a21      	ldr	r2, [pc, #132]	@ (8007acc <TIM_OC2_SetConfig+0xe0>)
 8007a48:	4293      	cmp	r3, r2
 8007a4a:	d003      	beq.n	8007a54 <TIM_OC2_SetConfig+0x68>
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	4a20      	ldr	r2, [pc, #128]	@ (8007ad0 <TIM_OC2_SetConfig+0xe4>)
 8007a50:	4293      	cmp	r3, r2
 8007a52:	d10d      	bne.n	8007a70 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007a54:	697b      	ldr	r3, [r7, #20]
 8007a56:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007a5a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007a5c:	683b      	ldr	r3, [r7, #0]
 8007a5e:	68db      	ldr	r3, [r3, #12]
 8007a60:	011b      	lsls	r3, r3, #4
 8007a62:	697a      	ldr	r2, [r7, #20]
 8007a64:	4313      	orrs	r3, r2
 8007a66:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007a68:	697b      	ldr	r3, [r7, #20]
 8007a6a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007a6e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	4a16      	ldr	r2, [pc, #88]	@ (8007acc <TIM_OC2_SetConfig+0xe0>)
 8007a74:	4293      	cmp	r3, r2
 8007a76:	d003      	beq.n	8007a80 <TIM_OC2_SetConfig+0x94>
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	4a15      	ldr	r2, [pc, #84]	@ (8007ad0 <TIM_OC2_SetConfig+0xe4>)
 8007a7c:	4293      	cmp	r3, r2
 8007a7e:	d113      	bne.n	8007aa8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007a80:	693b      	ldr	r3, [r7, #16]
 8007a82:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007a86:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007a88:	693b      	ldr	r3, [r7, #16]
 8007a8a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007a8e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007a90:	683b      	ldr	r3, [r7, #0]
 8007a92:	695b      	ldr	r3, [r3, #20]
 8007a94:	009b      	lsls	r3, r3, #2
 8007a96:	693a      	ldr	r2, [r7, #16]
 8007a98:	4313      	orrs	r3, r2
 8007a9a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007a9c:	683b      	ldr	r3, [r7, #0]
 8007a9e:	699b      	ldr	r3, [r3, #24]
 8007aa0:	009b      	lsls	r3, r3, #2
 8007aa2:	693a      	ldr	r2, [r7, #16]
 8007aa4:	4313      	orrs	r3, r2
 8007aa6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	693a      	ldr	r2, [r7, #16]
 8007aac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	68fa      	ldr	r2, [r7, #12]
 8007ab2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007ab4:	683b      	ldr	r3, [r7, #0]
 8007ab6:	685a      	ldr	r2, [r3, #4]
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	697a      	ldr	r2, [r7, #20]
 8007ac0:	621a      	str	r2, [r3, #32]
}
 8007ac2:	bf00      	nop
 8007ac4:	371c      	adds	r7, #28
 8007ac6:	46bd      	mov	sp, r7
 8007ac8:	bc80      	pop	{r7}
 8007aca:	4770      	bx	lr
 8007acc:	40012c00 	.word	0x40012c00
 8007ad0:	40013400 	.word	0x40013400

08007ad4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007ad4:	b480      	push	{r7}
 8007ad6:	b087      	sub	sp, #28
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	6078      	str	r0, [r7, #4]
 8007adc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6a1b      	ldr	r3, [r3, #32]
 8007ae2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	6a1b      	ldr	r3, [r3, #32]
 8007ae8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	685b      	ldr	r3, [r3, #4]
 8007af4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	69db      	ldr	r3, [r3, #28]
 8007afa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	f023 0303 	bic.w	r3, r3, #3
 8007b0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007b0c:	683b      	ldr	r3, [r7, #0]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	68fa      	ldr	r2, [r7, #12]
 8007b12:	4313      	orrs	r3, r2
 8007b14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007b16:	697b      	ldr	r3, [r7, #20]
 8007b18:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007b1c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007b1e:	683b      	ldr	r3, [r7, #0]
 8007b20:	689b      	ldr	r3, [r3, #8]
 8007b22:	021b      	lsls	r3, r3, #8
 8007b24:	697a      	ldr	r2, [r7, #20]
 8007b26:	4313      	orrs	r3, r2
 8007b28:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	4a21      	ldr	r2, [pc, #132]	@ (8007bb4 <TIM_OC3_SetConfig+0xe0>)
 8007b2e:	4293      	cmp	r3, r2
 8007b30:	d003      	beq.n	8007b3a <TIM_OC3_SetConfig+0x66>
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	4a20      	ldr	r2, [pc, #128]	@ (8007bb8 <TIM_OC3_SetConfig+0xe4>)
 8007b36:	4293      	cmp	r3, r2
 8007b38:	d10d      	bne.n	8007b56 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007b3a:	697b      	ldr	r3, [r7, #20]
 8007b3c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007b40:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007b42:	683b      	ldr	r3, [r7, #0]
 8007b44:	68db      	ldr	r3, [r3, #12]
 8007b46:	021b      	lsls	r3, r3, #8
 8007b48:	697a      	ldr	r2, [r7, #20]
 8007b4a:	4313      	orrs	r3, r2
 8007b4c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007b4e:	697b      	ldr	r3, [r7, #20]
 8007b50:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007b54:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	4a16      	ldr	r2, [pc, #88]	@ (8007bb4 <TIM_OC3_SetConfig+0xe0>)
 8007b5a:	4293      	cmp	r3, r2
 8007b5c:	d003      	beq.n	8007b66 <TIM_OC3_SetConfig+0x92>
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	4a15      	ldr	r2, [pc, #84]	@ (8007bb8 <TIM_OC3_SetConfig+0xe4>)
 8007b62:	4293      	cmp	r3, r2
 8007b64:	d113      	bne.n	8007b8e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007b66:	693b      	ldr	r3, [r7, #16]
 8007b68:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007b6c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007b6e:	693b      	ldr	r3, [r7, #16]
 8007b70:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007b74:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007b76:	683b      	ldr	r3, [r7, #0]
 8007b78:	695b      	ldr	r3, [r3, #20]
 8007b7a:	011b      	lsls	r3, r3, #4
 8007b7c:	693a      	ldr	r2, [r7, #16]
 8007b7e:	4313      	orrs	r3, r2
 8007b80:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007b82:	683b      	ldr	r3, [r7, #0]
 8007b84:	699b      	ldr	r3, [r3, #24]
 8007b86:	011b      	lsls	r3, r3, #4
 8007b88:	693a      	ldr	r2, [r7, #16]
 8007b8a:	4313      	orrs	r3, r2
 8007b8c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	693a      	ldr	r2, [r7, #16]
 8007b92:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	68fa      	ldr	r2, [r7, #12]
 8007b98:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007b9a:	683b      	ldr	r3, [r7, #0]
 8007b9c:	685a      	ldr	r2, [r3, #4]
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	697a      	ldr	r2, [r7, #20]
 8007ba6:	621a      	str	r2, [r3, #32]
}
 8007ba8:	bf00      	nop
 8007baa:	371c      	adds	r7, #28
 8007bac:	46bd      	mov	sp, r7
 8007bae:	bc80      	pop	{r7}
 8007bb0:	4770      	bx	lr
 8007bb2:	bf00      	nop
 8007bb4:	40012c00 	.word	0x40012c00
 8007bb8:	40013400 	.word	0x40013400

08007bbc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007bbc:	b480      	push	{r7}
 8007bbe:	b087      	sub	sp, #28
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	6078      	str	r0, [r7, #4]
 8007bc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	6a1b      	ldr	r3, [r3, #32]
 8007bca:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	6a1b      	ldr	r3, [r3, #32]
 8007bd0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	685b      	ldr	r3, [r3, #4]
 8007bdc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	69db      	ldr	r3, [r3, #28]
 8007be2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007bea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007bf2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007bf4:	683b      	ldr	r3, [r7, #0]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	021b      	lsls	r3, r3, #8
 8007bfa:	68fa      	ldr	r2, [r7, #12]
 8007bfc:	4313      	orrs	r3, r2
 8007bfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007c00:	693b      	ldr	r3, [r7, #16]
 8007c02:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007c06:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007c08:	683b      	ldr	r3, [r7, #0]
 8007c0a:	689b      	ldr	r3, [r3, #8]
 8007c0c:	031b      	lsls	r3, r3, #12
 8007c0e:	693a      	ldr	r2, [r7, #16]
 8007c10:	4313      	orrs	r3, r2
 8007c12:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	4a11      	ldr	r2, [pc, #68]	@ (8007c5c <TIM_OC4_SetConfig+0xa0>)
 8007c18:	4293      	cmp	r3, r2
 8007c1a:	d003      	beq.n	8007c24 <TIM_OC4_SetConfig+0x68>
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	4a10      	ldr	r2, [pc, #64]	@ (8007c60 <TIM_OC4_SetConfig+0xa4>)
 8007c20:	4293      	cmp	r3, r2
 8007c22:	d109      	bne.n	8007c38 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007c24:	697b      	ldr	r3, [r7, #20]
 8007c26:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007c2a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007c2c:	683b      	ldr	r3, [r7, #0]
 8007c2e:	695b      	ldr	r3, [r3, #20]
 8007c30:	019b      	lsls	r3, r3, #6
 8007c32:	697a      	ldr	r2, [r7, #20]
 8007c34:	4313      	orrs	r3, r2
 8007c36:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	697a      	ldr	r2, [r7, #20]
 8007c3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	68fa      	ldr	r2, [r7, #12]
 8007c42:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007c44:	683b      	ldr	r3, [r7, #0]
 8007c46:	685a      	ldr	r2, [r3, #4]
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	693a      	ldr	r2, [r7, #16]
 8007c50:	621a      	str	r2, [r3, #32]
}
 8007c52:	bf00      	nop
 8007c54:	371c      	adds	r7, #28
 8007c56:	46bd      	mov	sp, r7
 8007c58:	bc80      	pop	{r7}
 8007c5a:	4770      	bx	lr
 8007c5c:	40012c00 	.word	0x40012c00
 8007c60:	40013400 	.word	0x40013400

08007c64 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007c64:	b480      	push	{r7}
 8007c66:	b087      	sub	sp, #28
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	60f8      	str	r0, [r7, #12]
 8007c6c:	60b9      	str	r1, [r7, #8]
 8007c6e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	6a1b      	ldr	r3, [r3, #32]
 8007c74:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	6a1b      	ldr	r3, [r3, #32]
 8007c7a:	f023 0201 	bic.w	r2, r3, #1
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	699b      	ldr	r3, [r3, #24]
 8007c86:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007c88:	693b      	ldr	r3, [r7, #16]
 8007c8a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007c8e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	011b      	lsls	r3, r3, #4
 8007c94:	693a      	ldr	r2, [r7, #16]
 8007c96:	4313      	orrs	r3, r2
 8007c98:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007c9a:	697b      	ldr	r3, [r7, #20]
 8007c9c:	f023 030a 	bic.w	r3, r3, #10
 8007ca0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007ca2:	697a      	ldr	r2, [r7, #20]
 8007ca4:	68bb      	ldr	r3, [r7, #8]
 8007ca6:	4313      	orrs	r3, r2
 8007ca8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	693a      	ldr	r2, [r7, #16]
 8007cae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	697a      	ldr	r2, [r7, #20]
 8007cb4:	621a      	str	r2, [r3, #32]
}
 8007cb6:	bf00      	nop
 8007cb8:	371c      	adds	r7, #28
 8007cba:	46bd      	mov	sp, r7
 8007cbc:	bc80      	pop	{r7}
 8007cbe:	4770      	bx	lr

08007cc0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007cc0:	b480      	push	{r7}
 8007cc2:	b087      	sub	sp, #28
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	60f8      	str	r0, [r7, #12]
 8007cc8:	60b9      	str	r1, [r7, #8]
 8007cca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	6a1b      	ldr	r3, [r3, #32]
 8007cd0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	6a1b      	ldr	r3, [r3, #32]
 8007cd6:	f023 0210 	bic.w	r2, r3, #16
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	699b      	ldr	r3, [r3, #24]
 8007ce2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007ce4:	693b      	ldr	r3, [r7, #16]
 8007ce6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007cea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	031b      	lsls	r3, r3, #12
 8007cf0:	693a      	ldr	r2, [r7, #16]
 8007cf2:	4313      	orrs	r3, r2
 8007cf4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007cf6:	697b      	ldr	r3, [r7, #20]
 8007cf8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007cfc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007cfe:	68bb      	ldr	r3, [r7, #8]
 8007d00:	011b      	lsls	r3, r3, #4
 8007d02:	697a      	ldr	r2, [r7, #20]
 8007d04:	4313      	orrs	r3, r2
 8007d06:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	693a      	ldr	r2, [r7, #16]
 8007d0c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	697a      	ldr	r2, [r7, #20]
 8007d12:	621a      	str	r2, [r3, #32]
}
 8007d14:	bf00      	nop
 8007d16:	371c      	adds	r7, #28
 8007d18:	46bd      	mov	sp, r7
 8007d1a:	bc80      	pop	{r7}
 8007d1c:	4770      	bx	lr

08007d1e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007d1e:	b480      	push	{r7}
 8007d20:	b085      	sub	sp, #20
 8007d22:	af00      	add	r7, sp, #0
 8007d24:	6078      	str	r0, [r7, #4]
 8007d26:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	689b      	ldr	r3, [r3, #8]
 8007d2c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d34:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007d36:	683a      	ldr	r2, [r7, #0]
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	4313      	orrs	r3, r2
 8007d3c:	f043 0307 	orr.w	r3, r3, #7
 8007d40:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	68fa      	ldr	r2, [r7, #12]
 8007d46:	609a      	str	r2, [r3, #8]
}
 8007d48:	bf00      	nop
 8007d4a:	3714      	adds	r7, #20
 8007d4c:	46bd      	mov	sp, r7
 8007d4e:	bc80      	pop	{r7}
 8007d50:	4770      	bx	lr

08007d52 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007d52:	b480      	push	{r7}
 8007d54:	b087      	sub	sp, #28
 8007d56:	af00      	add	r7, sp, #0
 8007d58:	60f8      	str	r0, [r7, #12]
 8007d5a:	60b9      	str	r1, [r7, #8]
 8007d5c:	607a      	str	r2, [r7, #4]
 8007d5e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	689b      	ldr	r3, [r3, #8]
 8007d64:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007d66:	697b      	ldr	r3, [r7, #20]
 8007d68:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007d6c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007d6e:	683b      	ldr	r3, [r7, #0]
 8007d70:	021a      	lsls	r2, r3, #8
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	431a      	orrs	r2, r3
 8007d76:	68bb      	ldr	r3, [r7, #8]
 8007d78:	4313      	orrs	r3, r2
 8007d7a:	697a      	ldr	r2, [r7, #20]
 8007d7c:	4313      	orrs	r3, r2
 8007d7e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	697a      	ldr	r2, [r7, #20]
 8007d84:	609a      	str	r2, [r3, #8]
}
 8007d86:	bf00      	nop
 8007d88:	371c      	adds	r7, #28
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	bc80      	pop	{r7}
 8007d8e:	4770      	bx	lr

08007d90 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007d90:	b480      	push	{r7}
 8007d92:	b087      	sub	sp, #28
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	60f8      	str	r0, [r7, #12]
 8007d98:	60b9      	str	r1, [r7, #8]
 8007d9a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007d9c:	68bb      	ldr	r3, [r7, #8]
 8007d9e:	f003 031f 	and.w	r3, r3, #31
 8007da2:	2201      	movs	r2, #1
 8007da4:	fa02 f303 	lsl.w	r3, r2, r3
 8007da8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	6a1a      	ldr	r2, [r3, #32]
 8007dae:	697b      	ldr	r3, [r7, #20]
 8007db0:	43db      	mvns	r3, r3
 8007db2:	401a      	ands	r2, r3
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	6a1a      	ldr	r2, [r3, #32]
 8007dbc:	68bb      	ldr	r3, [r7, #8]
 8007dbe:	f003 031f 	and.w	r3, r3, #31
 8007dc2:	6879      	ldr	r1, [r7, #4]
 8007dc4:	fa01 f303 	lsl.w	r3, r1, r3
 8007dc8:	431a      	orrs	r2, r3
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	621a      	str	r2, [r3, #32]
}
 8007dce:	bf00      	nop
 8007dd0:	371c      	adds	r7, #28
 8007dd2:	46bd      	mov	sp, r7
 8007dd4:	bc80      	pop	{r7}
 8007dd6:	4770      	bx	lr

08007dd8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007dd8:	b480      	push	{r7}
 8007dda:	b085      	sub	sp, #20
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	6078      	str	r0, [r7, #4]
 8007de0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007de8:	2b01      	cmp	r3, #1
 8007dea:	d101      	bne.n	8007df0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007dec:	2302      	movs	r3, #2
 8007dee:	e050      	b.n	8007e92 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	2201      	movs	r2, #1
 8007df4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	2202      	movs	r2, #2
 8007dfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	685b      	ldr	r3, [r3, #4]
 8007e06:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	689b      	ldr	r3, [r3, #8]
 8007e0e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e16:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007e18:	683b      	ldr	r3, [r7, #0]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	68fa      	ldr	r2, [r7, #12]
 8007e1e:	4313      	orrs	r3, r2
 8007e20:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	68fa      	ldr	r2, [r7, #12]
 8007e28:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	4a1b      	ldr	r2, [pc, #108]	@ (8007e9c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8007e30:	4293      	cmp	r3, r2
 8007e32:	d018      	beq.n	8007e66 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	4a19      	ldr	r2, [pc, #100]	@ (8007ea0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007e3a:	4293      	cmp	r3, r2
 8007e3c:	d013      	beq.n	8007e66 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e46:	d00e      	beq.n	8007e66 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	4a15      	ldr	r2, [pc, #84]	@ (8007ea4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007e4e:	4293      	cmp	r3, r2
 8007e50:	d009      	beq.n	8007e66 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	4a14      	ldr	r2, [pc, #80]	@ (8007ea8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007e58:	4293      	cmp	r3, r2
 8007e5a:	d004      	beq.n	8007e66 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	4a12      	ldr	r2, [pc, #72]	@ (8007eac <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007e62:	4293      	cmp	r3, r2
 8007e64:	d10c      	bne.n	8007e80 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007e66:	68bb      	ldr	r3, [r7, #8]
 8007e68:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007e6c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007e6e:	683b      	ldr	r3, [r7, #0]
 8007e70:	685b      	ldr	r3, [r3, #4]
 8007e72:	68ba      	ldr	r2, [r7, #8]
 8007e74:	4313      	orrs	r3, r2
 8007e76:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	68ba      	ldr	r2, [r7, #8]
 8007e7e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	2201      	movs	r2, #1
 8007e84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007e90:	2300      	movs	r3, #0
}
 8007e92:	4618      	mov	r0, r3
 8007e94:	3714      	adds	r7, #20
 8007e96:	46bd      	mov	sp, r7
 8007e98:	bc80      	pop	{r7}
 8007e9a:	4770      	bx	lr
 8007e9c:	40012c00 	.word	0x40012c00
 8007ea0:	40013400 	.word	0x40013400
 8007ea4:	40000400 	.word	0x40000400
 8007ea8:	40000800 	.word	0x40000800
 8007eac:	40000c00 	.word	0x40000c00

08007eb0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007eb0:	b480      	push	{r7}
 8007eb2:	b083      	sub	sp, #12
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007eb8:	bf00      	nop
 8007eba:	370c      	adds	r7, #12
 8007ebc:	46bd      	mov	sp, r7
 8007ebe:	bc80      	pop	{r7}
 8007ec0:	4770      	bx	lr

08007ec2 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007ec2:	b480      	push	{r7}
 8007ec4:	b083      	sub	sp, #12
 8007ec6:	af00      	add	r7, sp, #0
 8007ec8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007eca:	bf00      	nop
 8007ecc:	370c      	adds	r7, #12
 8007ece:	46bd      	mov	sp, r7
 8007ed0:	bc80      	pop	{r7}
 8007ed2:	4770      	bx	lr

08007ed4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007ed4:	b580      	push	{r7, lr}
 8007ed6:	b082      	sub	sp, #8
 8007ed8:	af00      	add	r7, sp, #0
 8007eda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d101      	bne.n	8007ee6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007ee2:	2301      	movs	r3, #1
 8007ee4:	e042      	b.n	8007f6c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007eec:	b2db      	uxtb	r3, r3
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d106      	bne.n	8007f00 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	2200      	movs	r2, #0
 8007ef6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007efa:	6878      	ldr	r0, [r7, #4]
 8007efc:	f7fd f816 	bl	8004f2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	2224      	movs	r2, #36	@ 0x24
 8007f04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	68da      	ldr	r2, [r3, #12]
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007f16:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007f18:	6878      	ldr	r0, [r7, #4]
 8007f1a:	f000 fdb7 	bl	8008a8c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	691a      	ldr	r2, [r3, #16]
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007f2c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	695a      	ldr	r2, [r3, #20]
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007f3c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	68da      	ldr	r2, [r3, #12]
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007f4c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	2200      	movs	r2, #0
 8007f52:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	2220      	movs	r2, #32
 8007f58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	2220      	movs	r2, #32
 8007f60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	2200      	movs	r2, #0
 8007f68:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007f6a:	2300      	movs	r3, #0
}
 8007f6c:	4618      	mov	r0, r3
 8007f6e:	3708      	adds	r7, #8
 8007f70:	46bd      	mov	sp, r7
 8007f72:	bd80      	pop	{r7, pc}

08007f74 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007f74:	b580      	push	{r7, lr}
 8007f76:	b08a      	sub	sp, #40	@ 0x28
 8007f78:	af02      	add	r7, sp, #8
 8007f7a:	60f8      	str	r0, [r7, #12]
 8007f7c:	60b9      	str	r1, [r7, #8]
 8007f7e:	603b      	str	r3, [r7, #0]
 8007f80:	4613      	mov	r3, r2
 8007f82:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007f84:	2300      	movs	r3, #0
 8007f86:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007f8e:	b2db      	uxtb	r3, r3
 8007f90:	2b20      	cmp	r3, #32
 8007f92:	d175      	bne.n	8008080 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f94:	68bb      	ldr	r3, [r7, #8]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d002      	beq.n	8007fa0 <HAL_UART_Transmit+0x2c>
 8007f9a:	88fb      	ldrh	r3, [r7, #6]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d101      	bne.n	8007fa4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007fa0:	2301      	movs	r3, #1
 8007fa2:	e06e      	b.n	8008082 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	2200      	movs	r2, #0
 8007fa8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	2221      	movs	r2, #33	@ 0x21
 8007fae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007fb2:	f7fd faad 	bl	8005510 <HAL_GetTick>
 8007fb6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	88fa      	ldrh	r2, [r7, #6]
 8007fbc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	88fa      	ldrh	r2, [r7, #6]
 8007fc2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	689b      	ldr	r3, [r3, #8]
 8007fc8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007fcc:	d108      	bne.n	8007fe0 <HAL_UART_Transmit+0x6c>
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	691b      	ldr	r3, [r3, #16]
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d104      	bne.n	8007fe0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007fda:	68bb      	ldr	r3, [r7, #8]
 8007fdc:	61bb      	str	r3, [r7, #24]
 8007fde:	e003      	b.n	8007fe8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007fe0:	68bb      	ldr	r3, [r7, #8]
 8007fe2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007fe8:	e02e      	b.n	8008048 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007fea:	683b      	ldr	r3, [r7, #0]
 8007fec:	9300      	str	r3, [sp, #0]
 8007fee:	697b      	ldr	r3, [r7, #20]
 8007ff0:	2200      	movs	r2, #0
 8007ff2:	2180      	movs	r1, #128	@ 0x80
 8007ff4:	68f8      	ldr	r0, [r7, #12]
 8007ff6:	f000 fb1c 	bl	8008632 <UART_WaitOnFlagUntilTimeout>
 8007ffa:	4603      	mov	r3, r0
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d005      	beq.n	800800c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	2220      	movs	r2, #32
 8008004:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8008008:	2303      	movs	r3, #3
 800800a:	e03a      	b.n	8008082 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800800c:	69fb      	ldr	r3, [r7, #28]
 800800e:	2b00      	cmp	r3, #0
 8008010:	d10b      	bne.n	800802a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008012:	69bb      	ldr	r3, [r7, #24]
 8008014:	881b      	ldrh	r3, [r3, #0]
 8008016:	461a      	mov	r2, r3
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008020:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008022:	69bb      	ldr	r3, [r7, #24]
 8008024:	3302      	adds	r3, #2
 8008026:	61bb      	str	r3, [r7, #24]
 8008028:	e007      	b.n	800803a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800802a:	69fb      	ldr	r3, [r7, #28]
 800802c:	781a      	ldrb	r2, [r3, #0]
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008034:	69fb      	ldr	r3, [r7, #28]
 8008036:	3301      	adds	r3, #1
 8008038:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800803e:	b29b      	uxth	r3, r3
 8008040:	3b01      	subs	r3, #1
 8008042:	b29a      	uxth	r2, r3
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800804c:	b29b      	uxth	r3, r3
 800804e:	2b00      	cmp	r3, #0
 8008050:	d1cb      	bne.n	8007fea <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008052:	683b      	ldr	r3, [r7, #0]
 8008054:	9300      	str	r3, [sp, #0]
 8008056:	697b      	ldr	r3, [r7, #20]
 8008058:	2200      	movs	r2, #0
 800805a:	2140      	movs	r1, #64	@ 0x40
 800805c:	68f8      	ldr	r0, [r7, #12]
 800805e:	f000 fae8 	bl	8008632 <UART_WaitOnFlagUntilTimeout>
 8008062:	4603      	mov	r3, r0
 8008064:	2b00      	cmp	r3, #0
 8008066:	d005      	beq.n	8008074 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	2220      	movs	r2, #32
 800806c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8008070:	2303      	movs	r3, #3
 8008072:	e006      	b.n	8008082 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	2220      	movs	r2, #32
 8008078:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800807c:	2300      	movs	r3, #0
 800807e:	e000      	b.n	8008082 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8008080:	2302      	movs	r3, #2
  }
}
 8008082:	4618      	mov	r0, r3
 8008084:	3720      	adds	r7, #32
 8008086:	46bd      	mov	sp, r7
 8008088:	bd80      	pop	{r7, pc}

0800808a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800808a:	b580      	push	{r7, lr}
 800808c:	b084      	sub	sp, #16
 800808e:	af00      	add	r7, sp, #0
 8008090:	60f8      	str	r0, [r7, #12]
 8008092:	60b9      	str	r1, [r7, #8]
 8008094:	4613      	mov	r3, r2
 8008096:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800809e:	b2db      	uxtb	r3, r3
 80080a0:	2b20      	cmp	r3, #32
 80080a2:	d112      	bne.n	80080ca <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80080a4:	68bb      	ldr	r3, [r7, #8]
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d002      	beq.n	80080b0 <HAL_UART_Receive_IT+0x26>
 80080aa:	88fb      	ldrh	r3, [r7, #6]
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d101      	bne.n	80080b4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80080b0:	2301      	movs	r3, #1
 80080b2:	e00b      	b.n	80080cc <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	2200      	movs	r2, #0
 80080b8:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80080ba:	88fb      	ldrh	r3, [r7, #6]
 80080bc:	461a      	mov	r2, r3
 80080be:	68b9      	ldr	r1, [r7, #8]
 80080c0:	68f8      	ldr	r0, [r7, #12]
 80080c2:	f000 fb0f 	bl	80086e4 <UART_Start_Receive_IT>
 80080c6:	4603      	mov	r3, r0
 80080c8:	e000      	b.n	80080cc <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80080ca:	2302      	movs	r3, #2
  }
}
 80080cc:	4618      	mov	r0, r3
 80080ce:	3710      	adds	r7, #16
 80080d0:	46bd      	mov	sp, r7
 80080d2:	bd80      	pop	{r7, pc}

080080d4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80080d4:	b580      	push	{r7, lr}
 80080d6:	b0ba      	sub	sp, #232	@ 0xe8
 80080d8:	af00      	add	r7, sp, #0
 80080da:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	68db      	ldr	r3, [r3, #12]
 80080ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	695b      	ldr	r3, [r3, #20]
 80080f6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80080fa:	2300      	movs	r3, #0
 80080fc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008100:	2300      	movs	r3, #0
 8008102:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008106:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800810a:	f003 030f 	and.w	r3, r3, #15
 800810e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8008112:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008116:	2b00      	cmp	r3, #0
 8008118:	d10f      	bne.n	800813a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800811a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800811e:	f003 0320 	and.w	r3, r3, #32
 8008122:	2b00      	cmp	r3, #0
 8008124:	d009      	beq.n	800813a <HAL_UART_IRQHandler+0x66>
 8008126:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800812a:	f003 0320 	and.w	r3, r3, #32
 800812e:	2b00      	cmp	r3, #0
 8008130:	d003      	beq.n	800813a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008132:	6878      	ldr	r0, [r7, #4]
 8008134:	f000 fbec 	bl	8008910 <UART_Receive_IT>
      return;
 8008138:	e25b      	b.n	80085f2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800813a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800813e:	2b00      	cmp	r3, #0
 8008140:	f000 80de 	beq.w	8008300 <HAL_UART_IRQHandler+0x22c>
 8008144:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008148:	f003 0301 	and.w	r3, r3, #1
 800814c:	2b00      	cmp	r3, #0
 800814e:	d106      	bne.n	800815e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008150:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008154:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008158:	2b00      	cmp	r3, #0
 800815a:	f000 80d1 	beq.w	8008300 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800815e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008162:	f003 0301 	and.w	r3, r3, #1
 8008166:	2b00      	cmp	r3, #0
 8008168:	d00b      	beq.n	8008182 <HAL_UART_IRQHandler+0xae>
 800816a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800816e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008172:	2b00      	cmp	r3, #0
 8008174:	d005      	beq.n	8008182 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800817a:	f043 0201 	orr.w	r2, r3, #1
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008182:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008186:	f003 0304 	and.w	r3, r3, #4
 800818a:	2b00      	cmp	r3, #0
 800818c:	d00b      	beq.n	80081a6 <HAL_UART_IRQHandler+0xd2>
 800818e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008192:	f003 0301 	and.w	r3, r3, #1
 8008196:	2b00      	cmp	r3, #0
 8008198:	d005      	beq.n	80081a6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800819e:	f043 0202 	orr.w	r2, r3, #2
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80081a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80081aa:	f003 0302 	and.w	r3, r3, #2
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d00b      	beq.n	80081ca <HAL_UART_IRQHandler+0xf6>
 80081b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80081b6:	f003 0301 	and.w	r3, r3, #1
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d005      	beq.n	80081ca <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80081c2:	f043 0204 	orr.w	r2, r3, #4
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80081ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80081ce:	f003 0308 	and.w	r3, r3, #8
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d011      	beq.n	80081fa <HAL_UART_IRQHandler+0x126>
 80081d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80081da:	f003 0320 	and.w	r3, r3, #32
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d105      	bne.n	80081ee <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80081e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80081e6:	f003 0301 	and.w	r3, r3, #1
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d005      	beq.n	80081fa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80081f2:	f043 0208 	orr.w	r2, r3, #8
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80081fe:	2b00      	cmp	r3, #0
 8008200:	f000 81f2 	beq.w	80085e8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008204:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008208:	f003 0320 	and.w	r3, r3, #32
 800820c:	2b00      	cmp	r3, #0
 800820e:	d008      	beq.n	8008222 <HAL_UART_IRQHandler+0x14e>
 8008210:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008214:	f003 0320 	and.w	r3, r3, #32
 8008218:	2b00      	cmp	r3, #0
 800821a:	d002      	beq.n	8008222 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800821c:	6878      	ldr	r0, [r7, #4]
 800821e:	f000 fb77 	bl	8008910 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	695b      	ldr	r3, [r3, #20]
 8008228:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800822c:	2b00      	cmp	r3, #0
 800822e:	bf14      	ite	ne
 8008230:	2301      	movne	r3, #1
 8008232:	2300      	moveq	r3, #0
 8008234:	b2db      	uxtb	r3, r3
 8008236:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800823e:	f003 0308 	and.w	r3, r3, #8
 8008242:	2b00      	cmp	r3, #0
 8008244:	d103      	bne.n	800824e <HAL_UART_IRQHandler+0x17a>
 8008246:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800824a:	2b00      	cmp	r3, #0
 800824c:	d04f      	beq.n	80082ee <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800824e:	6878      	ldr	r0, [r7, #4]
 8008250:	f000 fa81 	bl	8008756 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	695b      	ldr	r3, [r3, #20]
 800825a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800825e:	2b00      	cmp	r3, #0
 8008260:	d041      	beq.n	80082e6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	3314      	adds	r3, #20
 8008268:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800826c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008270:	e853 3f00 	ldrex	r3, [r3]
 8008274:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008278:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800827c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008280:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	3314      	adds	r3, #20
 800828a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800828e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008292:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008296:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800829a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800829e:	e841 2300 	strex	r3, r2, [r1]
 80082a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80082a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d1d9      	bne.n	8008262 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d013      	beq.n	80082de <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082ba:	4a7e      	ldr	r2, [pc, #504]	@ (80084b4 <HAL_UART_IRQHandler+0x3e0>)
 80082bc:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082c2:	4618      	mov	r0, r3
 80082c4:	f7fd fa9a 	bl	80057fc <HAL_DMA_Abort_IT>
 80082c8:	4603      	mov	r3, r0
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d016      	beq.n	80082fc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80082d4:	687a      	ldr	r2, [r7, #4]
 80082d6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80082d8:	4610      	mov	r0, r2
 80082da:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082dc:	e00e      	b.n	80082fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80082de:	6878      	ldr	r0, [r7, #4]
 80082e0:	f000 f993 	bl	800860a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082e4:	e00a      	b.n	80082fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80082e6:	6878      	ldr	r0, [r7, #4]
 80082e8:	f000 f98f 	bl	800860a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082ec:	e006      	b.n	80082fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80082ee:	6878      	ldr	r0, [r7, #4]
 80082f0:	f000 f98b 	bl	800860a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	2200      	movs	r2, #0
 80082f8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80082fa:	e175      	b.n	80085e8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082fc:	bf00      	nop
    return;
 80082fe:	e173      	b.n	80085e8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008304:	2b01      	cmp	r3, #1
 8008306:	f040 814f 	bne.w	80085a8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800830a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800830e:	f003 0310 	and.w	r3, r3, #16
 8008312:	2b00      	cmp	r3, #0
 8008314:	f000 8148 	beq.w	80085a8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008318:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800831c:	f003 0310 	and.w	r3, r3, #16
 8008320:	2b00      	cmp	r3, #0
 8008322:	f000 8141 	beq.w	80085a8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008326:	2300      	movs	r3, #0
 8008328:	60bb      	str	r3, [r7, #8]
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	60bb      	str	r3, [r7, #8]
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	685b      	ldr	r3, [r3, #4]
 8008338:	60bb      	str	r3, [r7, #8]
 800833a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	695b      	ldr	r3, [r3, #20]
 8008342:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008346:	2b00      	cmp	r3, #0
 8008348:	f000 80b6 	beq.w	80084b8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	685b      	ldr	r3, [r3, #4]
 8008354:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008358:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800835c:	2b00      	cmp	r3, #0
 800835e:	f000 8145 	beq.w	80085ec <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008366:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800836a:	429a      	cmp	r2, r3
 800836c:	f080 813e 	bcs.w	80085ec <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008376:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800837c:	699b      	ldr	r3, [r3, #24]
 800837e:	2b20      	cmp	r3, #32
 8008380:	f000 8088 	beq.w	8008494 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	330c      	adds	r3, #12
 800838a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800838e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008392:	e853 3f00 	ldrex	r3, [r3]
 8008396:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800839a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800839e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80083a2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	330c      	adds	r3, #12
 80083ac:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80083b0:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80083b4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083b8:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80083bc:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80083c0:	e841 2300 	strex	r3, r2, [r1]
 80083c4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80083c8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d1d9      	bne.n	8008384 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	3314      	adds	r3, #20
 80083d6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083d8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80083da:	e853 3f00 	ldrex	r3, [r3]
 80083de:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80083e0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80083e2:	f023 0301 	bic.w	r3, r3, #1
 80083e6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	3314      	adds	r3, #20
 80083f0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80083f4:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80083f8:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083fa:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80083fc:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008400:	e841 2300 	strex	r3, r2, [r1]
 8008404:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008406:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008408:	2b00      	cmp	r3, #0
 800840a:	d1e1      	bne.n	80083d0 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	3314      	adds	r3, #20
 8008412:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008414:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008416:	e853 3f00 	ldrex	r3, [r3]
 800841a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800841c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800841e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008422:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	3314      	adds	r3, #20
 800842c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008430:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008432:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008434:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008436:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008438:	e841 2300 	strex	r3, r2, [r1]
 800843c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800843e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008440:	2b00      	cmp	r3, #0
 8008442:	d1e3      	bne.n	800840c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	2220      	movs	r2, #32
 8008448:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	2200      	movs	r2, #0
 8008450:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	330c      	adds	r3, #12
 8008458:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800845a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800845c:	e853 3f00 	ldrex	r3, [r3]
 8008460:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008462:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008464:	f023 0310 	bic.w	r3, r3, #16
 8008468:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	330c      	adds	r3, #12
 8008472:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008476:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008478:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800847a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800847c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800847e:	e841 2300 	strex	r3, r2, [r1]
 8008482:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008484:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008486:	2b00      	cmp	r3, #0
 8008488:	d1e3      	bne.n	8008452 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800848e:	4618      	mov	r0, r3
 8008490:	f7fd f979 	bl	8005786 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	2202      	movs	r2, #2
 8008498:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80084a2:	b29b      	uxth	r3, r3
 80084a4:	1ad3      	subs	r3, r2, r3
 80084a6:	b29b      	uxth	r3, r3
 80084a8:	4619      	mov	r1, r3
 80084aa:	6878      	ldr	r0, [r7, #4]
 80084ac:	f000 f8b6 	bl	800861c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80084b0:	e09c      	b.n	80085ec <HAL_UART_IRQHandler+0x518>
 80084b2:	bf00      	nop
 80084b4:	0800881b 	.word	0x0800881b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80084c0:	b29b      	uxth	r3, r3
 80084c2:	1ad3      	subs	r3, r2, r3
 80084c4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80084cc:	b29b      	uxth	r3, r3
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	f000 808e 	beq.w	80085f0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80084d4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80084d8:	2b00      	cmp	r3, #0
 80084da:	f000 8089 	beq.w	80085f0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	330c      	adds	r3, #12
 80084e4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084e8:	e853 3f00 	ldrex	r3, [r3]
 80084ec:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80084ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084f0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80084f4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	330c      	adds	r3, #12
 80084fe:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8008502:	647a      	str	r2, [r7, #68]	@ 0x44
 8008504:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008506:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008508:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800850a:	e841 2300 	strex	r3, r2, [r1]
 800850e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008510:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008512:	2b00      	cmp	r3, #0
 8008514:	d1e3      	bne.n	80084de <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	3314      	adds	r3, #20
 800851c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800851e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008520:	e853 3f00 	ldrex	r3, [r3]
 8008524:	623b      	str	r3, [r7, #32]
   return(result);
 8008526:	6a3b      	ldr	r3, [r7, #32]
 8008528:	f023 0301 	bic.w	r3, r3, #1
 800852c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	3314      	adds	r3, #20
 8008536:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800853a:	633a      	str	r2, [r7, #48]	@ 0x30
 800853c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800853e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008540:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008542:	e841 2300 	strex	r3, r2, [r1]
 8008546:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008548:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800854a:	2b00      	cmp	r3, #0
 800854c:	d1e3      	bne.n	8008516 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	2220      	movs	r2, #32
 8008552:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	2200      	movs	r2, #0
 800855a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	330c      	adds	r3, #12
 8008562:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008564:	693b      	ldr	r3, [r7, #16]
 8008566:	e853 3f00 	ldrex	r3, [r3]
 800856a:	60fb      	str	r3, [r7, #12]
   return(result);
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	f023 0310 	bic.w	r3, r3, #16
 8008572:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	330c      	adds	r3, #12
 800857c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008580:	61fa      	str	r2, [r7, #28]
 8008582:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008584:	69b9      	ldr	r1, [r7, #24]
 8008586:	69fa      	ldr	r2, [r7, #28]
 8008588:	e841 2300 	strex	r3, r2, [r1]
 800858c:	617b      	str	r3, [r7, #20]
   return(result);
 800858e:	697b      	ldr	r3, [r7, #20]
 8008590:	2b00      	cmp	r3, #0
 8008592:	d1e3      	bne.n	800855c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	2202      	movs	r2, #2
 8008598:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800859a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800859e:	4619      	mov	r1, r3
 80085a0:	6878      	ldr	r0, [r7, #4]
 80085a2:	f000 f83b 	bl	800861c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80085a6:	e023      	b.n	80085f0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80085a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d009      	beq.n	80085c8 <HAL_UART_IRQHandler+0x4f4>
 80085b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80085b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d003      	beq.n	80085c8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80085c0:	6878      	ldr	r0, [r7, #4]
 80085c2:	f000 f93e 	bl	8008842 <UART_Transmit_IT>
    return;
 80085c6:	e014      	b.n	80085f2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80085c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d00e      	beq.n	80085f2 <HAL_UART_IRQHandler+0x51e>
 80085d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80085d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d008      	beq.n	80085f2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80085e0:	6878      	ldr	r0, [r7, #4]
 80085e2:	f000 f97d 	bl	80088e0 <UART_EndTransmit_IT>
    return;
 80085e6:	e004      	b.n	80085f2 <HAL_UART_IRQHandler+0x51e>
    return;
 80085e8:	bf00      	nop
 80085ea:	e002      	b.n	80085f2 <HAL_UART_IRQHandler+0x51e>
      return;
 80085ec:	bf00      	nop
 80085ee:	e000      	b.n	80085f2 <HAL_UART_IRQHandler+0x51e>
      return;
 80085f0:	bf00      	nop
  }
}
 80085f2:	37e8      	adds	r7, #232	@ 0xe8
 80085f4:	46bd      	mov	sp, r7
 80085f6:	bd80      	pop	{r7, pc}

080085f8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80085f8:	b480      	push	{r7}
 80085fa:	b083      	sub	sp, #12
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008600:	bf00      	nop
 8008602:	370c      	adds	r7, #12
 8008604:	46bd      	mov	sp, r7
 8008606:	bc80      	pop	{r7}
 8008608:	4770      	bx	lr

0800860a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800860a:	b480      	push	{r7}
 800860c:	b083      	sub	sp, #12
 800860e:	af00      	add	r7, sp, #0
 8008610:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008612:	bf00      	nop
 8008614:	370c      	adds	r7, #12
 8008616:	46bd      	mov	sp, r7
 8008618:	bc80      	pop	{r7}
 800861a:	4770      	bx	lr

0800861c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800861c:	b480      	push	{r7}
 800861e:	b083      	sub	sp, #12
 8008620:	af00      	add	r7, sp, #0
 8008622:	6078      	str	r0, [r7, #4]
 8008624:	460b      	mov	r3, r1
 8008626:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008628:	bf00      	nop
 800862a:	370c      	adds	r7, #12
 800862c:	46bd      	mov	sp, r7
 800862e:	bc80      	pop	{r7}
 8008630:	4770      	bx	lr

08008632 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008632:	b580      	push	{r7, lr}
 8008634:	b086      	sub	sp, #24
 8008636:	af00      	add	r7, sp, #0
 8008638:	60f8      	str	r0, [r7, #12]
 800863a:	60b9      	str	r1, [r7, #8]
 800863c:	603b      	str	r3, [r7, #0]
 800863e:	4613      	mov	r3, r2
 8008640:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008642:	e03b      	b.n	80086bc <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008644:	6a3b      	ldr	r3, [r7, #32]
 8008646:	f1b3 3fff 	cmp.w	r3, #4294967295
 800864a:	d037      	beq.n	80086bc <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800864c:	f7fc ff60 	bl	8005510 <HAL_GetTick>
 8008650:	4602      	mov	r2, r0
 8008652:	683b      	ldr	r3, [r7, #0]
 8008654:	1ad3      	subs	r3, r2, r3
 8008656:	6a3a      	ldr	r2, [r7, #32]
 8008658:	429a      	cmp	r2, r3
 800865a:	d302      	bcc.n	8008662 <UART_WaitOnFlagUntilTimeout+0x30>
 800865c:	6a3b      	ldr	r3, [r7, #32]
 800865e:	2b00      	cmp	r3, #0
 8008660:	d101      	bne.n	8008666 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008662:	2303      	movs	r3, #3
 8008664:	e03a      	b.n	80086dc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	68db      	ldr	r3, [r3, #12]
 800866c:	f003 0304 	and.w	r3, r3, #4
 8008670:	2b00      	cmp	r3, #0
 8008672:	d023      	beq.n	80086bc <UART_WaitOnFlagUntilTimeout+0x8a>
 8008674:	68bb      	ldr	r3, [r7, #8]
 8008676:	2b80      	cmp	r3, #128	@ 0x80
 8008678:	d020      	beq.n	80086bc <UART_WaitOnFlagUntilTimeout+0x8a>
 800867a:	68bb      	ldr	r3, [r7, #8]
 800867c:	2b40      	cmp	r3, #64	@ 0x40
 800867e:	d01d      	beq.n	80086bc <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	f003 0308 	and.w	r3, r3, #8
 800868a:	2b08      	cmp	r3, #8
 800868c:	d116      	bne.n	80086bc <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800868e:	2300      	movs	r3, #0
 8008690:	617b      	str	r3, [r7, #20]
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	617b      	str	r3, [r7, #20]
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	685b      	ldr	r3, [r3, #4]
 80086a0:	617b      	str	r3, [r7, #20]
 80086a2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80086a4:	68f8      	ldr	r0, [r7, #12]
 80086a6:	f000 f856 	bl	8008756 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	2208      	movs	r2, #8
 80086ae:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	2200      	movs	r2, #0
 80086b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80086b8:	2301      	movs	r3, #1
 80086ba:	e00f      	b.n	80086dc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	681a      	ldr	r2, [r3, #0]
 80086c2:	68bb      	ldr	r3, [r7, #8]
 80086c4:	4013      	ands	r3, r2
 80086c6:	68ba      	ldr	r2, [r7, #8]
 80086c8:	429a      	cmp	r2, r3
 80086ca:	bf0c      	ite	eq
 80086cc:	2301      	moveq	r3, #1
 80086ce:	2300      	movne	r3, #0
 80086d0:	b2db      	uxtb	r3, r3
 80086d2:	461a      	mov	r2, r3
 80086d4:	79fb      	ldrb	r3, [r7, #7]
 80086d6:	429a      	cmp	r2, r3
 80086d8:	d0b4      	beq.n	8008644 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80086da:	2300      	movs	r3, #0
}
 80086dc:	4618      	mov	r0, r3
 80086de:	3718      	adds	r7, #24
 80086e0:	46bd      	mov	sp, r7
 80086e2:	bd80      	pop	{r7, pc}

080086e4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80086e4:	b480      	push	{r7}
 80086e6:	b085      	sub	sp, #20
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	60f8      	str	r0, [r7, #12]
 80086ec:	60b9      	str	r1, [r7, #8]
 80086ee:	4613      	mov	r3, r2
 80086f0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	68ba      	ldr	r2, [r7, #8]
 80086f6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	88fa      	ldrh	r2, [r7, #6]
 80086fc:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	88fa      	ldrh	r2, [r7, #6]
 8008702:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	2200      	movs	r2, #0
 8008708:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	2222      	movs	r2, #34	@ 0x22
 800870e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	691b      	ldr	r3, [r3, #16]
 8008716:	2b00      	cmp	r3, #0
 8008718:	d007      	beq.n	800872a <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	68da      	ldr	r2, [r3, #12]
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008728:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	695a      	ldr	r2, [r3, #20]
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	f042 0201 	orr.w	r2, r2, #1
 8008738:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	68da      	ldr	r2, [r3, #12]
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	f042 0220 	orr.w	r2, r2, #32
 8008748:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800874a:	2300      	movs	r3, #0
}
 800874c:	4618      	mov	r0, r3
 800874e:	3714      	adds	r7, #20
 8008750:	46bd      	mov	sp, r7
 8008752:	bc80      	pop	{r7}
 8008754:	4770      	bx	lr

08008756 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008756:	b480      	push	{r7}
 8008758:	b095      	sub	sp, #84	@ 0x54
 800875a:	af00      	add	r7, sp, #0
 800875c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	330c      	adds	r3, #12
 8008764:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008766:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008768:	e853 3f00 	ldrex	r3, [r3]
 800876c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800876e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008770:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008774:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	330c      	adds	r3, #12
 800877c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800877e:	643a      	str	r2, [r7, #64]	@ 0x40
 8008780:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008782:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008784:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008786:	e841 2300 	strex	r3, r2, [r1]
 800878a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800878c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800878e:	2b00      	cmp	r3, #0
 8008790:	d1e5      	bne.n	800875e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	3314      	adds	r3, #20
 8008798:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800879a:	6a3b      	ldr	r3, [r7, #32]
 800879c:	e853 3f00 	ldrex	r3, [r3]
 80087a0:	61fb      	str	r3, [r7, #28]
   return(result);
 80087a2:	69fb      	ldr	r3, [r7, #28]
 80087a4:	f023 0301 	bic.w	r3, r3, #1
 80087a8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	3314      	adds	r3, #20
 80087b0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80087b2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80087b4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087b6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80087b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80087ba:	e841 2300 	strex	r3, r2, [r1]
 80087be:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80087c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d1e5      	bne.n	8008792 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087ca:	2b01      	cmp	r3, #1
 80087cc:	d119      	bne.n	8008802 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	330c      	adds	r3, #12
 80087d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	e853 3f00 	ldrex	r3, [r3]
 80087dc:	60bb      	str	r3, [r7, #8]
   return(result);
 80087de:	68bb      	ldr	r3, [r7, #8]
 80087e0:	f023 0310 	bic.w	r3, r3, #16
 80087e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	330c      	adds	r3, #12
 80087ec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80087ee:	61ba      	str	r2, [r7, #24]
 80087f0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087f2:	6979      	ldr	r1, [r7, #20]
 80087f4:	69ba      	ldr	r2, [r7, #24]
 80087f6:	e841 2300 	strex	r3, r2, [r1]
 80087fa:	613b      	str	r3, [r7, #16]
   return(result);
 80087fc:	693b      	ldr	r3, [r7, #16]
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d1e5      	bne.n	80087ce <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	2220      	movs	r2, #32
 8008806:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	2200      	movs	r2, #0
 800880e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008810:	bf00      	nop
 8008812:	3754      	adds	r7, #84	@ 0x54
 8008814:	46bd      	mov	sp, r7
 8008816:	bc80      	pop	{r7}
 8008818:	4770      	bx	lr

0800881a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800881a:	b580      	push	{r7, lr}
 800881c:	b084      	sub	sp, #16
 800881e:	af00      	add	r7, sp, #0
 8008820:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008826:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	2200      	movs	r2, #0
 800882c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	2200      	movs	r2, #0
 8008832:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008834:	68f8      	ldr	r0, [r7, #12]
 8008836:	f7ff fee8 	bl	800860a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800883a:	bf00      	nop
 800883c:	3710      	adds	r7, #16
 800883e:	46bd      	mov	sp, r7
 8008840:	bd80      	pop	{r7, pc}

08008842 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008842:	b480      	push	{r7}
 8008844:	b085      	sub	sp, #20
 8008846:	af00      	add	r7, sp, #0
 8008848:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008850:	b2db      	uxtb	r3, r3
 8008852:	2b21      	cmp	r3, #33	@ 0x21
 8008854:	d13e      	bne.n	80088d4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	689b      	ldr	r3, [r3, #8]
 800885a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800885e:	d114      	bne.n	800888a <UART_Transmit_IT+0x48>
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	691b      	ldr	r3, [r3, #16]
 8008864:	2b00      	cmp	r3, #0
 8008866:	d110      	bne.n	800888a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	6a1b      	ldr	r3, [r3, #32]
 800886c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	881b      	ldrh	r3, [r3, #0]
 8008872:	461a      	mov	r2, r3
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800887c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	6a1b      	ldr	r3, [r3, #32]
 8008882:	1c9a      	adds	r2, r3, #2
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	621a      	str	r2, [r3, #32]
 8008888:	e008      	b.n	800889c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	6a1b      	ldr	r3, [r3, #32]
 800888e:	1c59      	adds	r1, r3, #1
 8008890:	687a      	ldr	r2, [r7, #4]
 8008892:	6211      	str	r1, [r2, #32]
 8008894:	781a      	ldrb	r2, [r3, #0]
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80088a0:	b29b      	uxth	r3, r3
 80088a2:	3b01      	subs	r3, #1
 80088a4:	b29b      	uxth	r3, r3
 80088a6:	687a      	ldr	r2, [r7, #4]
 80088a8:	4619      	mov	r1, r3
 80088aa:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d10f      	bne.n	80088d0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	68da      	ldr	r2, [r3, #12]
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80088be:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	68da      	ldr	r2, [r3, #12]
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80088ce:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80088d0:	2300      	movs	r3, #0
 80088d2:	e000      	b.n	80088d6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80088d4:	2302      	movs	r3, #2
  }
}
 80088d6:	4618      	mov	r0, r3
 80088d8:	3714      	adds	r7, #20
 80088da:	46bd      	mov	sp, r7
 80088dc:	bc80      	pop	{r7}
 80088de:	4770      	bx	lr

080088e0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80088e0:	b580      	push	{r7, lr}
 80088e2:	b082      	sub	sp, #8
 80088e4:	af00      	add	r7, sp, #0
 80088e6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	68da      	ldr	r2, [r3, #12]
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80088f6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	2220      	movs	r2, #32
 80088fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008900:	6878      	ldr	r0, [r7, #4]
 8008902:	f7ff fe79 	bl	80085f8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008906:	2300      	movs	r3, #0
}
 8008908:	4618      	mov	r0, r3
 800890a:	3708      	adds	r7, #8
 800890c:	46bd      	mov	sp, r7
 800890e:	bd80      	pop	{r7, pc}

08008910 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008910:	b580      	push	{r7, lr}
 8008912:	b08c      	sub	sp, #48	@ 0x30
 8008914:	af00      	add	r7, sp, #0
 8008916:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800891e:	b2db      	uxtb	r3, r3
 8008920:	2b22      	cmp	r3, #34	@ 0x22
 8008922:	f040 80ae 	bne.w	8008a82 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	689b      	ldr	r3, [r3, #8]
 800892a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800892e:	d117      	bne.n	8008960 <UART_Receive_IT+0x50>
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	691b      	ldr	r3, [r3, #16]
 8008934:	2b00      	cmp	r3, #0
 8008936:	d113      	bne.n	8008960 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008938:	2300      	movs	r3, #0
 800893a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008940:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	685b      	ldr	r3, [r3, #4]
 8008948:	b29b      	uxth	r3, r3
 800894a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800894e:	b29a      	uxth	r2, r3
 8008950:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008952:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008958:	1c9a      	adds	r2, r3, #2
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	629a      	str	r2, [r3, #40]	@ 0x28
 800895e:	e026      	b.n	80089ae <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008964:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8008966:	2300      	movs	r3, #0
 8008968:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	689b      	ldr	r3, [r3, #8]
 800896e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008972:	d007      	beq.n	8008984 <UART_Receive_IT+0x74>
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	689b      	ldr	r3, [r3, #8]
 8008978:	2b00      	cmp	r3, #0
 800897a:	d10a      	bne.n	8008992 <UART_Receive_IT+0x82>
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	691b      	ldr	r3, [r3, #16]
 8008980:	2b00      	cmp	r3, #0
 8008982:	d106      	bne.n	8008992 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	685b      	ldr	r3, [r3, #4]
 800898a:	b2da      	uxtb	r2, r3
 800898c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800898e:	701a      	strb	r2, [r3, #0]
 8008990:	e008      	b.n	80089a4 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	685b      	ldr	r3, [r3, #4]
 8008998:	b2db      	uxtb	r3, r3
 800899a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800899e:	b2da      	uxtb	r2, r3
 80089a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089a2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089a8:	1c5a      	adds	r2, r3, #1
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80089b2:	b29b      	uxth	r3, r3
 80089b4:	3b01      	subs	r3, #1
 80089b6:	b29b      	uxth	r3, r3
 80089b8:	687a      	ldr	r2, [r7, #4]
 80089ba:	4619      	mov	r1, r3
 80089bc:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d15d      	bne.n	8008a7e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	68da      	ldr	r2, [r3, #12]
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	f022 0220 	bic.w	r2, r2, #32
 80089d0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	68da      	ldr	r2, [r3, #12]
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80089e0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	695a      	ldr	r2, [r3, #20]
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	f022 0201 	bic.w	r2, r2, #1
 80089f0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	2220      	movs	r2, #32
 80089f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	2200      	movs	r2, #0
 80089fe:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a04:	2b01      	cmp	r3, #1
 8008a06:	d135      	bne.n	8008a74 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	2200      	movs	r2, #0
 8008a0c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	330c      	adds	r3, #12
 8008a14:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a16:	697b      	ldr	r3, [r7, #20]
 8008a18:	e853 3f00 	ldrex	r3, [r3]
 8008a1c:	613b      	str	r3, [r7, #16]
   return(result);
 8008a1e:	693b      	ldr	r3, [r7, #16]
 8008a20:	f023 0310 	bic.w	r3, r3, #16
 8008a24:	627b      	str	r3, [r7, #36]	@ 0x24
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	330c      	adds	r3, #12
 8008a2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a2e:	623a      	str	r2, [r7, #32]
 8008a30:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a32:	69f9      	ldr	r1, [r7, #28]
 8008a34:	6a3a      	ldr	r2, [r7, #32]
 8008a36:	e841 2300 	strex	r3, r2, [r1]
 8008a3a:	61bb      	str	r3, [r7, #24]
   return(result);
 8008a3c:	69bb      	ldr	r3, [r7, #24]
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d1e5      	bne.n	8008a0e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	f003 0310 	and.w	r3, r3, #16
 8008a4c:	2b10      	cmp	r3, #16
 8008a4e:	d10a      	bne.n	8008a66 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008a50:	2300      	movs	r3, #0
 8008a52:	60fb      	str	r3, [r7, #12]
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	60fb      	str	r3, [r7, #12]
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	685b      	ldr	r3, [r3, #4]
 8008a62:	60fb      	str	r3, [r7, #12]
 8008a64:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008a6a:	4619      	mov	r1, r3
 8008a6c:	6878      	ldr	r0, [r7, #4]
 8008a6e:	f7ff fdd5 	bl	800861c <HAL_UARTEx_RxEventCallback>
 8008a72:	e002      	b.n	8008a7a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008a74:	6878      	ldr	r0, [r7, #4]
 8008a76:	f7fb ff87 	bl	8004988 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008a7a:	2300      	movs	r3, #0
 8008a7c:	e002      	b.n	8008a84 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008a7e:	2300      	movs	r3, #0
 8008a80:	e000      	b.n	8008a84 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008a82:	2302      	movs	r3, #2
  }
}
 8008a84:	4618      	mov	r0, r3
 8008a86:	3730      	adds	r7, #48	@ 0x30
 8008a88:	46bd      	mov	sp, r7
 8008a8a:	bd80      	pop	{r7, pc}

08008a8c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b084      	sub	sp, #16
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	691b      	ldr	r3, [r3, #16]
 8008a9a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	68da      	ldr	r2, [r3, #12]
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	430a      	orrs	r2, r1
 8008aa8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	689a      	ldr	r2, [r3, #8]
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	691b      	ldr	r3, [r3, #16]
 8008ab2:	431a      	orrs	r2, r3
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	695b      	ldr	r3, [r3, #20]
 8008ab8:	4313      	orrs	r3, r2
 8008aba:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	68db      	ldr	r3, [r3, #12]
 8008ac2:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8008ac6:	f023 030c 	bic.w	r3, r3, #12
 8008aca:	687a      	ldr	r2, [r7, #4]
 8008acc:	6812      	ldr	r2, [r2, #0]
 8008ace:	68b9      	ldr	r1, [r7, #8]
 8008ad0:	430b      	orrs	r3, r1
 8008ad2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	695b      	ldr	r3, [r3, #20]
 8008ada:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	699a      	ldr	r2, [r3, #24]
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	430a      	orrs	r2, r1
 8008ae8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	4a2c      	ldr	r2, [pc, #176]	@ (8008ba0 <UART_SetConfig+0x114>)
 8008af0:	4293      	cmp	r3, r2
 8008af2:	d103      	bne.n	8008afc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8008af4:	f7fe f9ea 	bl	8006ecc <HAL_RCC_GetPCLK2Freq>
 8008af8:	60f8      	str	r0, [r7, #12]
 8008afa:	e002      	b.n	8008b02 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8008afc:	f7fe f9d2 	bl	8006ea4 <HAL_RCC_GetPCLK1Freq>
 8008b00:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008b02:	68fa      	ldr	r2, [r7, #12]
 8008b04:	4613      	mov	r3, r2
 8008b06:	009b      	lsls	r3, r3, #2
 8008b08:	4413      	add	r3, r2
 8008b0a:	009a      	lsls	r2, r3, #2
 8008b0c:	441a      	add	r2, r3
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	685b      	ldr	r3, [r3, #4]
 8008b12:	009b      	lsls	r3, r3, #2
 8008b14:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b18:	4a22      	ldr	r2, [pc, #136]	@ (8008ba4 <UART_SetConfig+0x118>)
 8008b1a:	fba2 2303 	umull	r2, r3, r2, r3
 8008b1e:	095b      	lsrs	r3, r3, #5
 8008b20:	0119      	lsls	r1, r3, #4
 8008b22:	68fa      	ldr	r2, [r7, #12]
 8008b24:	4613      	mov	r3, r2
 8008b26:	009b      	lsls	r3, r3, #2
 8008b28:	4413      	add	r3, r2
 8008b2a:	009a      	lsls	r2, r3, #2
 8008b2c:	441a      	add	r2, r3
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	685b      	ldr	r3, [r3, #4]
 8008b32:	009b      	lsls	r3, r3, #2
 8008b34:	fbb2 f2f3 	udiv	r2, r2, r3
 8008b38:	4b1a      	ldr	r3, [pc, #104]	@ (8008ba4 <UART_SetConfig+0x118>)
 8008b3a:	fba3 0302 	umull	r0, r3, r3, r2
 8008b3e:	095b      	lsrs	r3, r3, #5
 8008b40:	2064      	movs	r0, #100	@ 0x64
 8008b42:	fb00 f303 	mul.w	r3, r0, r3
 8008b46:	1ad3      	subs	r3, r2, r3
 8008b48:	011b      	lsls	r3, r3, #4
 8008b4a:	3332      	adds	r3, #50	@ 0x32
 8008b4c:	4a15      	ldr	r2, [pc, #84]	@ (8008ba4 <UART_SetConfig+0x118>)
 8008b4e:	fba2 2303 	umull	r2, r3, r2, r3
 8008b52:	095b      	lsrs	r3, r3, #5
 8008b54:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008b58:	4419      	add	r1, r3
 8008b5a:	68fa      	ldr	r2, [r7, #12]
 8008b5c:	4613      	mov	r3, r2
 8008b5e:	009b      	lsls	r3, r3, #2
 8008b60:	4413      	add	r3, r2
 8008b62:	009a      	lsls	r2, r3, #2
 8008b64:	441a      	add	r2, r3
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	685b      	ldr	r3, [r3, #4]
 8008b6a:	009b      	lsls	r3, r3, #2
 8008b6c:	fbb2 f2f3 	udiv	r2, r2, r3
 8008b70:	4b0c      	ldr	r3, [pc, #48]	@ (8008ba4 <UART_SetConfig+0x118>)
 8008b72:	fba3 0302 	umull	r0, r3, r3, r2
 8008b76:	095b      	lsrs	r3, r3, #5
 8008b78:	2064      	movs	r0, #100	@ 0x64
 8008b7a:	fb00 f303 	mul.w	r3, r0, r3
 8008b7e:	1ad3      	subs	r3, r2, r3
 8008b80:	011b      	lsls	r3, r3, #4
 8008b82:	3332      	adds	r3, #50	@ 0x32
 8008b84:	4a07      	ldr	r2, [pc, #28]	@ (8008ba4 <UART_SetConfig+0x118>)
 8008b86:	fba2 2303 	umull	r2, r3, r2, r3
 8008b8a:	095b      	lsrs	r3, r3, #5
 8008b8c:	f003 020f 	and.w	r2, r3, #15
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	440a      	add	r2, r1
 8008b96:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8008b98:	bf00      	nop
 8008b9a:	3710      	adds	r7, #16
 8008b9c:	46bd      	mov	sp, r7
 8008b9e:	bd80      	pop	{r7, pc}
 8008ba0:	40013800 	.word	0x40013800
 8008ba4:	51eb851f 	.word	0x51eb851f

08008ba8 <memcmp>:
 8008ba8:	b510      	push	{r4, lr}
 8008baa:	3901      	subs	r1, #1
 8008bac:	4402      	add	r2, r0
 8008bae:	4290      	cmp	r0, r2
 8008bb0:	d101      	bne.n	8008bb6 <memcmp+0xe>
 8008bb2:	2000      	movs	r0, #0
 8008bb4:	e005      	b.n	8008bc2 <memcmp+0x1a>
 8008bb6:	7803      	ldrb	r3, [r0, #0]
 8008bb8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8008bbc:	42a3      	cmp	r3, r4
 8008bbe:	d001      	beq.n	8008bc4 <memcmp+0x1c>
 8008bc0:	1b18      	subs	r0, r3, r4
 8008bc2:	bd10      	pop	{r4, pc}
 8008bc4:	3001      	adds	r0, #1
 8008bc6:	e7f2      	b.n	8008bae <memcmp+0x6>

08008bc8 <memset>:
 8008bc8:	4603      	mov	r3, r0
 8008bca:	4402      	add	r2, r0
 8008bcc:	4293      	cmp	r3, r2
 8008bce:	d100      	bne.n	8008bd2 <memset+0xa>
 8008bd0:	4770      	bx	lr
 8008bd2:	f803 1b01 	strb.w	r1, [r3], #1
 8008bd6:	e7f9      	b.n	8008bcc <memset+0x4>

08008bd8 <__libc_init_array>:
 8008bd8:	b570      	push	{r4, r5, r6, lr}
 8008bda:	2600      	movs	r6, #0
 8008bdc:	4d0c      	ldr	r5, [pc, #48]	@ (8008c10 <__libc_init_array+0x38>)
 8008bde:	4c0d      	ldr	r4, [pc, #52]	@ (8008c14 <__libc_init_array+0x3c>)
 8008be0:	1b64      	subs	r4, r4, r5
 8008be2:	10a4      	asrs	r4, r4, #2
 8008be4:	42a6      	cmp	r6, r4
 8008be6:	d109      	bne.n	8008bfc <__libc_init_array+0x24>
 8008be8:	f000 f828 	bl	8008c3c <_init>
 8008bec:	2600      	movs	r6, #0
 8008bee:	4d0a      	ldr	r5, [pc, #40]	@ (8008c18 <__libc_init_array+0x40>)
 8008bf0:	4c0a      	ldr	r4, [pc, #40]	@ (8008c1c <__libc_init_array+0x44>)
 8008bf2:	1b64      	subs	r4, r4, r5
 8008bf4:	10a4      	asrs	r4, r4, #2
 8008bf6:	42a6      	cmp	r6, r4
 8008bf8:	d105      	bne.n	8008c06 <__libc_init_array+0x2e>
 8008bfa:	bd70      	pop	{r4, r5, r6, pc}
 8008bfc:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c00:	4798      	blx	r3
 8008c02:	3601      	adds	r6, #1
 8008c04:	e7ee      	b.n	8008be4 <__libc_init_array+0xc>
 8008c06:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c0a:	4798      	blx	r3
 8008c0c:	3601      	adds	r6, #1
 8008c0e:	e7f2      	b.n	8008bf6 <__libc_init_array+0x1e>
 8008c10:	080098fc 	.word	0x080098fc
 8008c14:	080098fc 	.word	0x080098fc
 8008c18:	080098fc 	.word	0x080098fc
 8008c1c:	08009900 	.word	0x08009900

08008c20 <memcpy>:
 8008c20:	440a      	add	r2, r1
 8008c22:	4291      	cmp	r1, r2
 8008c24:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c28:	d100      	bne.n	8008c2c <memcpy+0xc>
 8008c2a:	4770      	bx	lr
 8008c2c:	b510      	push	{r4, lr}
 8008c2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c32:	4291      	cmp	r1, r2
 8008c34:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008c38:	d1f9      	bne.n	8008c2e <memcpy+0xe>
 8008c3a:	bd10      	pop	{r4, pc}

08008c3c <_init>:
 8008c3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c3e:	bf00      	nop
 8008c40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c42:	bc08      	pop	{r3}
 8008c44:	469e      	mov	lr, r3
 8008c46:	4770      	bx	lr

08008c48 <_fini>:
 8008c48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c4a:	bf00      	nop
 8008c4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c4e:	bc08      	pop	{r3}
 8008c50:	469e      	mov	lr, r3
 8008c52:	4770      	bx	lr
