// Seed: 1582997355
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    input id_3,
    input id_4,
    input logic id_5,
    input logic id_6,
    input logic id_7,
    input id_8,
    input logic id_9,
    output id_10,
    input id_11,
    input logic id_12,
    input id_13,
    output id_14,
    input id_15,
    output logic id_16,
    output logic id_17,
    output logic id_18,
    input logic id_19,
    input logic id_20,
    output id_21
);
  logic id_22;
  assign id_21 = id_11['b0];
  logic id_23;
  logic id_24;
  always @(posedge id_0 or negedge 1) force id_23 = 1 - "";
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout id_7;
  output id_6;
  input id_5;
  inout id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_22 = 1;
endmodule
