ModuleName MUX4bit_16
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b0
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 384 ,Y1: 240 ,X2: 512 ,Y2: 240
End
Branches
End
Wire Name: b1
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 384 ,Y1: 256 ,X2: 512 ,Y2: 256
End
Branches
End
Wire Name: b2
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 384 ,Y1: 272 ,X2: 512 ,Y2: 272
End
Branches
End
Wire Name: b3
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 384 ,Y1: 288 ,X2: 512 ,Y2: 288
End
Branches
End
Wire Name: b4
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 384 ,Y1: 368 ,X2: 512 ,Y2: 368
End
Branches
End
Wire Name: b5
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 384 ,Y1: 384 ,X2: 512 ,Y2: 384
End
Branches
End
Wire Name: b6
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 384 ,Y1: 400 ,X2: 512 ,Y2: 400
End
Branches
End
Wire Name: b7
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 384 ,Y1: 416 ,X2: 512 ,Y2: 416
End
Branches
End
Wire Name: b8
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 384 ,Y1: 496 ,X2: 512 ,Y2: 496
End
Branches
End
Wire Name: b9
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 384 ,Y1: 512 ,X2: 512 ,Y2: 512
End
Branches
End
Wire Name: b10
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 384 ,Y1: 528 ,X2: 512 ,Y2: 528
End
Branches
End
Wire Name: b11
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 384 ,Y1: 544 ,X2: 512 ,Y2: 544
End
Branches
End
Wire Name: b12
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 384 ,Y1: 616 ,X2: 512 ,Y2: 616
End
Branches
End
Wire Name: b13
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 384 ,Y1: 632 ,X2: 512 ,Y2: 632
End
Branches
End
Wire Name: b14
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 384 ,Y1: 648 ,X2: 512 ,Y2: 648
End
Branches
End
Wire Name: b15
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 384 ,Y1: 664 ,X2: 512 ,Y2: 664
End
Branches
End
Wire Name: b16
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 680 ,Y1: 240 ,X2: 768 ,Y2: 240
Edge X1: 768 ,Y1: 240 ,X2: 768 ,Y2: 440
Edge X1: 768 ,Y1: 440 ,X2: 792 ,Y2: 440
End
Branches
End
Wire Name: b17
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 680 ,Y1: 368 ,X2: 752 ,Y2: 368
Edge X1: 752 ,Y1: 368 ,X2: 752 ,Y2: 456
Edge X1: 752 ,Y1: 456 ,X2: 792 ,Y2: 456
End
Branches
End
Wire Name: b18
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 680 ,Y1: 496 ,X2: 752 ,Y2: 496
Edge X1: 752 ,Y1: 472 ,X2: 752 ,Y2: 496
Edge X1: 752 ,Y1: 472 ,X2: 792 ,Y2: 472
End
Branches
End
Wire Name: b19
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 680 ,Y1: 616 ,X2: 768 ,Y2: 616
Edge X1: 768 ,Y1: 488 ,X2: 768 ,Y2: 616
Edge X1: 768 ,Y1: 488 ,X2: 792 ,Y2: 488
End
Branches
End
Wire Name: w20
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 440 ,Y1: 680 ,X2: 512 ,Y2: 680
Edge X1: 440 ,Y1: 560 ,X2: 440 ,Y2: 680
Edge X1: 440 ,Y1: 560 ,X2: 512 ,Y2: 560
Edge X1: 440 ,Y1: 432 ,X2: 440 ,Y2: 560
Edge X1: 440 ,Y1: 432 ,X2: 512 ,Y2: 432
Edge X1: 440 ,Y1: 304 ,X2: 440 ,Y2: 432
Edge X1: 440 ,Y1: 152 ,X2: 440 ,Y2: 304
Edge X1: 440 ,Y1: 304 ,X2: 512 ,Y2: 304
End
Branches
End
Wire Name: w21
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 464 ,Y1: 696 ,X2: 512 ,Y2: 696
Edge X1: 464 ,Y1: 576 ,X2: 464 ,Y2: 696
Edge X1: 464 ,Y1: 576 ,X2: 512 ,Y2: 576
Edge X1: 464 ,Y1: 448 ,X2: 464 ,Y2: 576
Edge X1: 464 ,Y1: 448 ,X2: 512 ,Y2: 448
Edge X1: 464 ,Y1: 320 ,X2: 464 ,Y2: 448
Edge X1: 464 ,Y1: 152 ,X2: 464 ,Y2: 320
Edge X1: 464 ,Y1: 320 ,X2: 512 ,Y2: 320
End
Branches
End
Wire Name: w22
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 760 ,Y1: 656 ,X2: 776 ,Y2: 656
Edge X1: 776 ,Y1: 504 ,X2: 776 ,Y2: 656
Edge X1: 776 ,Y1: 504 ,X2: 792 ,Y2: 504
End
Branches
End
Wire Name: w23
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 760 ,Y1: 680 ,X2: 784 ,Y2: 680
Edge X1: 784 ,Y1: 520 ,X2: 784 ,Y2: 680
Edge X1: 784 ,Y1: 520 ,X2: 792 ,Y2: 520
End
Branches
End
Wire Name: b24
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 960 ,Y1: 440 ,X2: 992 ,Y2: 440
End
Branches
End
End
Ports
Port Left: 384 Top: 240 ,Orientation: 0
Portname: p0 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 384 Top: 256 ,Orientation: 0
Portname: p1 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 384 Top: 272 ,Orientation: 0
Portname: p2 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 384 Top: 288 ,Orientation: 0
Portname: p3 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 384 Top: 368 ,Orientation: 0
Portname: p4 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 384 Top: 384 ,Orientation: 0
Portname: p5 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 384 Top: 400 ,Orientation: 0
Portname: p6 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 384 Top: 416 ,Orientation: 0
Portname: p7 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 384 Top: 496 ,Orientation: 0
Portname: p8 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 384 Top: 512 ,Orientation: 0
Portname: p9 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 384 Top: 528 ,Orientation: 0
Portname: p10 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 384 Top: 544 ,Orientation: 0
Portname: p11 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 384 Top: 616 ,Orientation: 0
Portname: p12 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 384 Top: 632 ,Orientation: 0
Portname: p13 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 384 Top: 648 ,Orientation: 0
Portname: p14 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 384 Top: 664 ,Orientation: 0
Portname: p15 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 440 Top: 152 ,Orientation: 3
Portname: S0 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 464 Top: 152 ,Orientation: 3
Portname: S1 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 760 Top: 656 ,Orientation: 0
Portname: S2 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 760 Top: 680 ,Orientation: 0
Portname: S3 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 992 Top: 440 ,Orientation: 0
Portname: Dout ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
End
Symbols
Symbol Left: 536 Top: 232
Name: s0
LibraryName: (NoLibraryName)
IpName: MUX4bit_4
SymbolParameters
End
Symbol Left: 536 Top: 360
Name: s1
LibraryName: (NoLibraryName)
IpName: MUX4bit_4
SymbolParameters
End
Symbol Left: 536 Top: 488
Name: s2
LibraryName: (NoLibraryName)
IpName: MUX4bit_4
SymbolParameters
End
Symbol Left: 536 Top: 608
Name: s3
LibraryName: (NoLibraryName)
IpName: MUX4bit_4
SymbolParameters
End
Symbol Left: 816 Top: 432
Name: s4
LibraryName: (NoLibraryName)
IpName: MUX4bit_4
SymbolParameters
End
End
Texts
End
Links
End
