{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1639640997242 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1639640997242 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 16 11:19:52 2021 " "Processing started: Thu Dec 16 11:19:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1639640997242 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1639640997242 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top_Module -c Top_Module " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top_Module -c Top_Module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1639640997243 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1639640998689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut_courses/semester9/dld2 lab/reports/forwarding/new codes/forwarding_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/forwarding/new codes/forwarding_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Forwarding_Unit " "Found entity 1: Forwarding_Unit" {  } { { "../Forwarding_Unit.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/Forwarding_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639640998891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639640998891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut_courses/semester9/dld2 lab/reports/forwarding/new codes/wb_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/forwarding/new codes/wb_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_Stage " "Found entity 1: WB_Stage" {  } { { "../WB_Stage.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/WB_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639640998896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639640998896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut_courses/semester9/dld2 lab/reports/forwarding/new codes/val2_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/forwarding/new codes/val2_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Val2_Generator " "Found entity 1: Val2_Generator" {  } { { "../Val2_Generator.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/Val2_Generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639640998900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639640998900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut_courses/semester9/dld2 lab/reports/forwarding/new codes/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/forwarding/new codes/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_Module " "Found entity 1: Top_Module" {  } { { "../Top_Module.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/Top_Module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639640998904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639640998904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut_courses/semester9/dld2 lab/reports/forwarding/new codes/status_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/forwarding/new codes/status_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Status_Register " "Found entity 1: Status_Register" {  } { { "../Status_Register.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/Status_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639640998908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639640998908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut_courses/semester9/dld2 lab/reports/forwarding/new codes/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/forwarding/new codes/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../RegisterFile.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639640998912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639640998912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut_courses/semester9/dld2 lab/reports/forwarding/new codes/mem_stage_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/forwarding/new codes/mem_stage_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_Stage_Reg " "Found entity 1: MEM_Stage_Reg" {  } { { "../MEM_Stage_Reg.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/MEM_Stage_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639640998916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639640998916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut_courses/semester9/dld2 lab/reports/forwarding/new codes/mem_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/forwarding/new codes/mem_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_Stage " "Found entity 1: MEM_Stage" {  } { { "../MEM_Stage.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/MEM_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639640998919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639640998919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut_courses/semester9/dld2 lab/reports/forwarding/new codes/lab1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/forwarding/new codes/lab1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_TB " "Found entity 1: Lab1_TB" {  } { { "../Lab1_TB.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/Lab1_TB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639640998923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639640998923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut_courses/semester9/dld2 lab/reports/forwarding/new codes/if_stage_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/forwarding/new codes/if_stage_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_Stage_Reg " "Found entity 1: IF_Stage_Reg" {  } { { "../IF_Stage_Reg.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/IF_Stage_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639640998926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639640998926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut_courses/semester9/dld2 lab/reports/forwarding/new codes/if_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/forwarding/new codes/if_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_Stage " "Found entity 1: IF_Stage" {  } { { "../IF_Stage.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/IF_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639640998931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639640998931 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ID_Stage_Reg.v(26) " "Verilog HDL information at ID_Stage_Reg.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "../ID_Stage_Reg.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/ID_Stage_Reg.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1639640998935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut_courses/semester9/dld2 lab/reports/forwarding/new codes/id_stage_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/forwarding/new codes/id_stage_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Stage_Reg " "Found entity 1: ID_Stage_Reg" {  } { { "../ID_Stage_Reg.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/ID_Stage_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639640998937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639640998937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut_courses/semester9/dld2 lab/reports/forwarding/new codes/id_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/forwarding/new codes/id_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Stage " "Found entity 1: ID_Stage" {  } { { "../ID_Stage.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/ID_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639640998940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639640998940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut_courses/semester9/dld2 lab/reports/forwarding/new codes/hazard_detection_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/forwarding/new codes/hazard_detection_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Detection_Unit " "Found entity 1: Hazard_Detection_Unit" {  } { { "../Hazard_Detection_Unit.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/Hazard_Detection_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639640998944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639640998944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut_courses/semester9/dld2 lab/reports/forwarding/new codes/exe_stage_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/forwarding/new codes/exe_stage_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_Stage_Reg " "Found entity 1: EXE_Stage_Reg" {  } { { "../EXE_Stage_Reg.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/EXE_Stage_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639640998948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639640998948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut_courses/semester9/dld2 lab/reports/forwarding/new codes/exe_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/forwarding/new codes/exe_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_Stage " "Found entity 1: EXE_Stage" {  } { { "../EXE_Stage.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/EXE_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639640998952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639640998952 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controler.v(28) " "Verilog HDL warning at controler.v(28): extended using \"x\" or \"z\"" {  } { { "../controler.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/controler.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1639640998955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut_courses/semester9/dld2 lab/reports/forwarding/new codes/controler.v 1 1 " "Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/forwarding/new codes/controler.v" { { "Info" "ISGN_ENTITY_NAME" "1 controler " "Found entity 1: controler" {  } { { "../controler.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/controler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639640998956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639640998956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut_courses/semester9/dld2 lab/reports/forwarding/new codes/condition_check.v 1 1 " "Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/forwarding/new codes/condition_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 Condition_Check " "Found entity 1: Condition_Check" {  } { { "../Condition_Check.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/Condition_Check.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639640998959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639640998959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut_courses/semester9/dld2 lab/reports/forwarding/new codes/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/forwarding/new codes/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639640998963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639640998963 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_Module " "Elaborating entity \"Top_Module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1639640999086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_Stage IF_Stage:ifstage " "Elaborating entity \"IF_Stage\" for hierarchy \"IF_Stage:ifstage\"" {  } { { "../Top_Module.v" "ifstage" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/Top_Module.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639640999198 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InsMem\[188..200\] 0 IF_Stage.v(7) " "Net \"InsMem\[188..200\]\" at IF_Stage.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../IF_Stage.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/IF_Stage.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1639640999230 "|Top_Module|IF_Stage:ifstage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_Stage_Reg IF_Stage_Reg:ifstagereg " "Elaborating entity \"IF_Stage_Reg\" for hierarchy \"IF_Stage_Reg:ifstagereg\"" {  } { { "../Top_Module.v" "ifstagereg" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/Top_Module.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639640999234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Stage ID_Stage:idstage " "Elaborating entity \"ID_Stage\" for hierarchy \"ID_Stage:idstage\"" {  } { { "../Top_Module.v" "idstage" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/Top_Module.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639640999260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile ID_Stage:idstage\|RegisterFile:R1 " "Elaborating entity \"RegisterFile\" for hierarchy \"ID_Stage:idstage\|RegisterFile:R1\"" {  } { { "../ID_Stage.v" "R1" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/ID_Stage.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639640999287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controler ID_Stage:idstage\|controler:C1 " "Elaborating entity \"controler\" for hierarchy \"ID_Stage:idstage\|controler:C1\"" {  } { { "../ID_Stage.v" "C1" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/ID_Stage.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639640999311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Condition_Check ID_Stage:idstage\|Condition_Check:C2 " "Elaborating entity \"Condition_Check\" for hierarchy \"ID_Stage:idstage\|Condition_Check:C2\"" {  } { { "../ID_Stage.v" "C2" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/ID_Stage.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639640999334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Stage_Reg ID_Stage_Reg:idstagereg " "Elaborating entity \"ID_Stage_Reg\" for hierarchy \"ID_Stage_Reg:idstagereg\"" {  } { { "../Top_Module.v" "idstagereg" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/Top_Module.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639640999358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_Stage EXE_Stage:exestage " "Elaborating entity \"EXE_Stage\" for hierarchy \"EXE_Stage:exestage\"" {  } { { "../Top_Module.v" "exestage" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/Top_Module.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639640999397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU EXE_Stage:exestage\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"EXE_Stage:exestage\|ALU:alu\"" {  } { { "../EXE_Stage.v" "alu" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/EXE_Stage.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639640999430 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Nin ALU.v(9) " "Verilog HDL or VHDL warning at ALU.v(9): object \"Nin\" assigned a value but never read" {  } { { "../ALU.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/ALU.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1639640999472 "|Top_Module|EXE_Stage:exestage|ALU:alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Zin ALU.v(9) " "Verilog HDL or VHDL warning at ALU.v(9): object \"Zin\" assigned a value but never read" {  } { { "../ALU.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/ALU.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1639640999472 "|Top_Module|EXE_Stage:exestage|ALU:alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Vin ALU.v(9) " "Verilog HDL or VHDL warning at ALU.v(9): object \"Vin\" assigned a value but never read" {  } { { "../ALU.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/ALU.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1639640999472 "|Top_Module|EXE_Stage:exestage|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Val2_Generator EXE_Stage:exestage\|Val2_Generator:val2gen " "Elaborating entity \"Val2_Generator\" for hierarchy \"EXE_Stage:exestage\|Val2_Generator:val2gen\"" {  } { { "../EXE_Stage.v" "val2gen" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/EXE_Stage.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639640999475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_Stage_Reg EXE_Stage_Reg:exestagereg " "Elaborating entity \"EXE_Stage_Reg\" for hierarchy \"EXE_Stage_Reg:exestagereg\"" {  } { { "../Top_Module.v" "exestagereg" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/Top_Module.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639640999508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_Stage MEM_Stage:memstage " "Elaborating entity \"MEM_Stage\" for hierarchy \"MEM_Stage:memstage\"" {  } { { "../Top_Module.v" "memstage" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/Top_Module.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639640999536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_Stage_Reg MEM_Stage_Reg:memstagereg " "Elaborating entity \"MEM_Stage_Reg\" for hierarchy \"MEM_Stage_Reg:memstagereg\"" {  } { { "../Top_Module.v" "memstagereg" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/Top_Module.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639640999560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_Stage WB_Stage:wbstage " "Elaborating entity \"WB_Stage\" for hierarchy \"WB_Stage:wbstage\"" {  } { { "../Top_Module.v" "wbstage" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/Top_Module.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639640999823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Status_Register Status_Register:statusregister " "Elaborating entity \"Status_Register\" for hierarchy \"Status_Register:statusregister\"" {  } { { "../Top_Module.v" "statusregister" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/Top_Module.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639640999932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_Detection_Unit Hazard_Detection_Unit:hazarddetector " "Elaborating entity \"Hazard_Detection_Unit\" for hierarchy \"Hazard_Detection_Unit:hazarddetector\"" {  } { { "../Top_Module.v" "hazarddetector" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/Top_Module.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639640999962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forwarding_Unit Forwarding_Unit:forwardingunit " "Elaborating entity \"Forwarding_Unit\" for hierarchy \"Forwarding_Unit:forwardingunit\"" {  } { { "../Top_Module.v" "forwardingunit" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/Top_Module.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639640999976 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/Quartus/output_files/Top_Module.map.smsg " "Generated suppressed messages file D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/Quartus/output_files/Top_Module.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1639641001028 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1639641001402 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639641001402 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../Top_Module.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/Top_Module.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639641001796 "|Top_Module|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "../Top_Module.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/Forwarding/NEW CODES/Top_Module.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639641001796 "|Top_Module|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1639641001796 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1639641001798 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1639641001798 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1639641001798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4596 " "Peak virtual memory: 4596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1639641001876 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 16 11:20:01 2021 " "Processing ended: Thu Dec 16 11:20:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1639641001876 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1639641001876 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1639641001876 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1639641001876 ""}
