// Seed: 1827807228
module module_0 (
    output wor id_0,
    output wire id_1,
    output uwire id_2,
    output wire id_3,
    output tri1 id_4,
    input supply1 id_5,
    output wor id_6
);
  wire id_8;
endmodule
module module_1 (
    output uwire id_0,
    output supply1 id_1,
    input supply1 id_2,
    output tri id_3,
    output logic id_4,
    output logic id_5,
    input tri id_6,
    input supply1 id_7,
    input logic id_8,
    output tri1 id_9,
    output tri id_10
);
  wire id_12;
  always @* begin
    id_5 <= id_8;
    id_4 <= 1;
  end
  module_0(
      id_10, id_10, id_9, id_1, id_1, id_7, id_3
  );
endmodule
