## Wire4 â€“ Four Wires

This problem requires building a module with 3 input ports and 4 output ports that behave like wires connecting specific inputs to specific outputs.

---

### Problem Statement  
Create a module with the following connections:  

<img width="690" alt="{4CA71797-5211-42E3-AEE1-99FFE0C8C2D3}" src="https://github.com/user-attachments/assets/e682af23-bf5b-4658-8ba6-358c645a77f3" />

- `a -> w`  
- `b -> x`  
- `b -> y`  
- `c -> z`  

ðŸ”— [View Problem on HDLBits](https://hdlbits.01xz.net/wiki/Wire4)

---

### Solution  
ðŸ“„ [View Solution Code](https://github.com/EswarAdithya011/HDLBits/blob/main/Problem%20Sets/2.%20Verilog%20Language/2.1%20Basics/2.1.2%20Four%20wires/Four%20wires.v)

