#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Fri Dec 04 16:26:13 2020
# Process ID: 7596
# Log file: Y:/Users/ammaralfaifi/projects/verilog/proj_201840840_06/proj/planAhead_run_1/planAhead.log
# Journal file: Y:/Users/ammaralfaifi/projects/verilog/proj_201840840_06/proj/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source Y:/Users/ammaralfaifi/projects/verilog/proj_201840840_06/proj/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin V10 [get_ports CE]
endgroup
set_property package_pin "" [get_ports [list  CE]]
startgroup
set_property package_pin V10 [get_ports clk]
endgroup
startgroup
set_property package_pin D9 [get_ports load]
endgroup
startgroup
set_property package_pin C4 [get_ports reset]
endgroup
startgroup
set_property package_pin V16 [get_ports ErrorLED]
endgroup
startgroup
set_property package_pin U16 [get_ports LED]
endgroup
startgroup
set_property package_pin T10 [get_ports {I0[3]}]
endgroup
startgroup
set_property package_pin T9 [get_ports {I0[2]}]
endgroup
startgroup
set_property package_pin T10 [get_ports {I0[3]}]
endgroup
startgroup
set_property package_pin T9 [get_ports {I0[2]}]
endgroup
startgroup
set_property package_pin T10 [get_ports {I0[3]}]
endgroup
set_property package_pin "" [get_ports [list  {I0[1]}]]
startgroup
set_property package_pin V9 [get_ports {I0[1]}]
endgroup
startgroup
set_property package_pin N8 [get_ports {I0[0]}]
endgroup
startgroup
set_property package_pin M8 [get_ports {I0[0]}]
endgroup
startgroup
set_property package_pin N8 [get_ports {I1[3]}]
endgroup
startgroup
set_property package_pin U8 [get_ports {I1[2]}]
endgroup
startgroup
set_property package_pin V8 [get_ports {I1[1]}]
endgroup
startgroup
set_property package_pin T8 [get_ports {I1[0]}]
endgroup
startgroup
set_property package_pin T5 [get_ports {I1[0]}]
endgroup
save_constraints
startgroup
set_property package_pin T12 [get_ports CE]
endgroup
save_constraints
