Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Mon Apr 21 19:43:58 2014

All signals are completely routed.

WARNING:ParHelpers:361 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   uartt/buffarini/Mram_array_reg1_RAMD_D1_O
   uartt/bufferout/Mram_array_reg1_RAMD_D1_O


