// Seed: 1757120209
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  reg id_3;
  assign id_3 = id_3;
  initial begin
    id_3 <= id_2;
    id_3 <= "";
  end
endmodule
