C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\bin64\c_hdl.exe  -osyn  \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\synthesis\synwork\Top_comp.srs  -top  Top  -hdllog  \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\synthesis\synlog\Top_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -vhdl  -prodtype  synplify_pro   -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram  -actel  -encrypt  -pro  -dmgen  \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\synthesis\dm  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -vhdl2008 -work_is_curlib 0  -ignore_undefined_lib  -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\hdl\mko.vhd -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\hdl\cmd_table.vhd -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\hdl\Test_Generator.vhd -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\hdl\cmd_table_trigger.vhd -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd  -verilog  -prodtype  synplify_pro   -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram  -actel   -I \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\synthesis\  -I C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib   -sysv  -devicelib  C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v  -encrypt  -pro  -dmgen  \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\synthesis\dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C3\PF_CCC_C3_0\PF_CCC_C3_PF_CCC_C3_0_PF_CCC.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C3\PF_CCC_C3.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\Clock_Reset\Clock_Reset.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_NstagesSync.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_grayToBinConv.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_async.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_fwft.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_LSRAM_top.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_NstagesSync.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_grayToBinConv.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_async.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_fwft.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_LSRAM_top.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_NstagesSync.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_grayToBinConv.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_NstagesSync.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_grayToBinConv.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_async.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_LSRAM_top.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\fifo_256x8_54sxa.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\UART_Protocol\UART_Protocol.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_NstagesSync.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_grayToBinConv.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_async.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_LSRAM_top.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_sync_scntr.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_sync.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_NstagesSync.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_grayToBinConv.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_LSRAM_top.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_fwft.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_sync_scntr.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_sync.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_NstagesSync.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_grayToBinConv.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\USB_3_Protocol\USB_3_Protocol.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\Communication\Communication.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\SPI_LMX\SPI_LMX.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_fwft.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_sync_scntr.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_sync.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_NstagesSync.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_grayToBinConv.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_LSRAM_top.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7_0\PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status_0\PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\Event_Info_RAM_Block\Event_Info_RAM_Block.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_NstagesSync.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_grayToBinConv.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_async.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\Input_Data_Part\Input_Data_Part.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\Sample_RAM_Block\Sample_RAM_Block.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_NstagesSync.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_grayToBinConv.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_async.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\Trigger_Top_Part\Trigger_Top_Part.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\Data_Block\Data_Block.v -lib work \\mac\Home\Documents\_temp_VHDL\Digitizer_vhdl\Digitizer\component\work\Top\Top.v  -jobname  "compiler" 
relcom:C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\bin64\c_hdl.exe -osyn ..\synwork\Top_comp.srs -top Top -hdllog ..\synlog\Top_compiler.srr -encrypt -mp 4 -verification_mode 0 -vhdl -prodtype synplify_pro -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram -actel -encrypt -pro -dmgen ..\dm -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm -vhdl2008 -work_is_curlib 0 -ignore_undefined_lib -lib work ..\..\hdl\Synchronizer.vhd -lib work ..\..\hdl\Communication_ANW_MUX.vhd -lib work ..\..\hdl\Communication_CMD_MUX.vhd -lib work ..\..\hdl\Communication_Switch.vhd -lib work ..\..\hdl\Communication_TX_Arbiter2.vhd -lib work ..\..\hdl\UART_RX_Protocol.vhd -lib work ..\..\hdl\UART_TX_Protocol.vhd -lib work ..\..\hdl\mko.vhd -lib work ..\..\hdl\ft601_fifo_interface.vhd -lib work ..\..\hdl\ftdi_to_fifo_interface.vhd -lib work ..\..\hdl\ADI_SPI.vhd -lib work ..\..\hdl\cmd_table.vhd -lib work ..\..\hdl\Answer_Encoder.vhd -lib work ..\..\hdl\Command_Decoder.vhd -lib work ..\..\hdl\REGISTERS.vhd -lib work ..\..\hdl\Reset_Controler.vhd -lib work ..\..\hdl\SPI_interface.vhd -lib work ..\..\hdl\spi_master.vhd -lib work ..\..\hdl\gpio_controler.vhd -lib work ..\..\hdl\Communication_Builder.vhd -lib work ..\..\hdl\FIFOs_Reader.vhd -lib work ..\..\hdl\Trigger_Unit.vhd -lib work ..\..\hdl\Sample_RAM_Block_Decoder.vhd -lib work ..\..\hdl\Sample_RAM_Block_MUX.vhd -lib work ..\..\hdl\Test_Generator.vhd -lib work ..\..\hdl\cmd_table_trigger.vhd -lib work ..\..\hdl\Trigger_Control.vhd -lib work ..\..\hdl\Trigger_Main.vhd -verilog -prodtype synplify_pro -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram -actel -I ..\ -I C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib -sysv -devicelib C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v -encrypt -pro -dmgen ..\dm -ui -fid2 -ram -sharing on -ll 2000 -autosm -lib work ..\..\component\polarfire_syn_comps.v -lib work ..\..\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v -lib work ..\..\component\work\CORERESET_PF_C0\CORERESET_PF_C0.v -lib work ..\..\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v -lib work ..\..\component\work\PF_CCC_C0\PF_CCC_C0.v -lib work ..\..\component\work\PF_CCC_C3\PF_CCC_C3_0\PF_CCC_C3_PF_CCC_C3_0_PF_CCC.v -lib work ..\..\component\work\PF_CCC_C3\PF_CCC_C3.v -lib work ..\..\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v -lib work ..\..\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.v -lib work ..\..\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v -lib work ..\..\component\work\PF_OSC_C0\PF_OSC_C0.v -lib work ..\..\component\work\Clock_Reset\Clock_Reset.v -lib work ..\..\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_NstagesSync.v -lib work ..\..\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_grayToBinConv.v -lib work ..\..\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_async.v -lib work ..\..\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_fwft.v -lib work ..\..\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync.v -lib work ..\..\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v -lib work ..\..\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_LSRAM_top.v -lib work ..\..\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v -lib work ..\..\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v -lib work ..\..\component\work\COREFIFO_C1\COREFIFO_C1.v -lib work ..\..\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_NstagesSync.v -lib work ..\..\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_grayToBinConv.v -lib work ..\..\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_async.v -lib work ..\..\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_fwft.v -lib work ..\..\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync.v -lib work ..\..\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v -lib work ..\..\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_LSRAM_top.v -lib work ..\..\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v -lib work ..\..\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v -lib work ..\..\component\work\COREFIFO_C3\COREFIFO_C3.v -lib work ..\..\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v -lib work ..\..\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync.v -lib work ..\..\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_NstagesSync.v -lib work ..\..\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_grayToBinConv.v -lib work ..\..\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v -lib work ..\..\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v -lib work ..\..\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v -lib work ..\..\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v -lib work ..\..\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v -lib work ..\..\component\work\COREFIFO_C0\COREFIFO_C0.v -lib work ..\..\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_NstagesSync.v -lib work ..\..\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_grayToBinConv.v -lib work ..\..\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_async.v -lib work ..\..\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync.v -lib work ..\..\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v -lib work ..\..\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v -lib work ..\..\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_LSRAM_top.v -lib work ..\..\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v -lib work ..\..\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v -lib work ..\..\component\work\COREFIFO_C6\COREFIFO_C6.v -lib work ..\..\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v -lib work ..\..\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v -lib work ..\..\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v -lib work ..\..\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\fifo_256x8_54sxa.v -lib work ..\..\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v -lib work ..\..\component\work\COREUART_C0\COREUART_C0.v -lib work ..\..\component\work\UART_Protocol\UART_Protocol.v -lib work ..\..\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_NstagesSync.v -lib work ..\..\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_grayToBinConv.v -lib work ..\..\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_async.v -lib work ..\..\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync.v -lib work ..\..\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v -lib work ..\..\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v -lib work ..\..\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_LSRAM_top.v -lib work ..\..\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v -lib work ..\..\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v -lib work ..\..\component\work\COREFIFO_C11\COREFIFO_C11.v -lib work ..\..\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_sync_scntr.v -lib work ..\..\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_sync.v -lib work ..\..\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_NstagesSync.v -lib work ..\..\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_grayToBinConv.v -lib work ..\..\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v -lib work ..\..\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v -lib work ..\..\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_LSRAM_top.v -lib work ..\..\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v -lib work ..\..\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v -lib work ..\..\component\work\COREFIFO_C7\COREFIFO_C7.v -lib work ..\..\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_fwft.v -lib work ..\..\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_sync_scntr.v -lib work ..\..\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_sync.v -lib work ..\..\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_NstagesSync.v -lib work ..\..\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_grayToBinConv.v -lib work ..\..\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v -lib work ..\..\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v -lib work ..\..\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v -lib work ..\..\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v -lib work ..\..\component\work\COREFIFO_C8\COREFIFO_C8.v -lib work ..\..\component\work\USB_3_Protocol\USB_3_Protocol.v -lib work ..\..\component\work\Communication\Communication.v -lib work ..\..\component\work\SPI_LMX\SPI_LMX.v -lib work ..\..\component\work\Controler\Controler.v -lib work ..\..\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_fwft.v -lib work ..\..\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_sync_scntr.v -lib work ..\..\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_sync.v -lib work ..\..\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_NstagesSync.v -lib work ..\..\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_grayToBinConv.v -lib work ..\..\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v -lib work ..\..\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_LSRAM_top.v -lib work ..\..\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v -lib work ..\..\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v -lib work ..\..\component\work\COREFIFO_C10\COREFIFO_C10.v -lib work ..\..\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7_0\PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v -lib work ..\..\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7.v -lib work ..\..\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status_0\PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v -lib work ..\..\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status.v -lib work ..\..\component\work\Event_Info_RAM_Block\Event_Info_RAM_Block.v -lib work ..\..\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_NstagesSync.v -lib work ..\..\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_grayToBinConv.v -lib work ..\..\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_async.v -lib work ..\..\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync.v -lib work ..\..\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v -lib work ..\..\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v -lib work ..\..\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v -lib work ..\..\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v -lib work ..\..\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v -lib work ..\..\component\work\COREFIFO_C4\COREFIFO_C4.v -lib work ..\..\component\work\Input_Data_Part\Input_Data_Part.v -lib work ..\..\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v -lib work ..\..\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5.v -lib work ..\..\component\work\Sample_RAM_Block\Sample_RAM_Block.v -lib work ..\..\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_NstagesSync.v -lib work ..\..\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_grayToBinConv.v -lib work ..\..\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_async.v -lib work ..\..\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync.v -lib work ..\..\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v -lib work ..\..\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v -lib work ..\..\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v -lib work ..\..\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v -lib work ..\..\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v -lib work ..\..\component\work\COREFIFO_C5\COREFIFO_C5.v -lib work ..\..\component\work\Trigger_Top_Part\Trigger_Top_Part.v -lib work ..\..\component\work\Data_Block\Data_Block.v -lib work ..\..\component\work\Top\Top.v -jobname "compiler"
rc:3 success:0 runtime:23
file:..\synwork\Top_comp.srs|io:o|time:1699303109|size:478606|exec:0|csum:
file:..\synlog\Top_compiler.srr|io:o|time:1699303109|size:410919|exec:0|csum:
file:..\..\hdl\Synchronizer.vhd|io:i|time:1683716087|size:816|exec:0|csum:96A8A2F7C5D8216509F05124863EA015
file:..\..\hdl\Communication_ANW_MUX.vhd|io:i|time:1683716087|size:7111|exec:0|csum:CB32E02C51B44CA39988C1A4D61994EE
file:..\..\hdl\Communication_CMD_MUX.vhd|io:i|time:1683716087|size:6810|exec:0|csum:35FE9445615B5214F94B6B78C07C89C7
file:..\..\hdl\Communication_Switch.vhd|io:i|time:1699297573|size:9763|exec:0|csum:9BB9EF3DF657D50448F02DF24552CF16
file:..\..\hdl\Communication_TX_Arbiter2.vhd|io:i|time:1699297573|size:5348|exec:0|csum:6279D756A497BB08BC5A8BBA882724C8
file:..\..\hdl\UART_RX_Protocol.vhd|io:i|time:1683716087|size:17799|exec:0|csum:BF199C630D1667BB5AABD6805FF18FDB
file:..\..\hdl\UART_TX_Protocol.vhd|io:i|time:1683716087|size:10629|exec:0|csum:E36A64D01EF8479BA21AF6390B0DF095
file:..\..\hdl\mko.vhd|io:i|time:1683716087|size:891|exec:0|csum:3E8E632BF3FDD4A735CEEAC848947512
file:..\..\hdl\ft601_fifo_interface.vhd|io:i|time:1699297573|size:9692|exec:0|csum:812BA4550EE7E93FC304A8C330AF8A9F
file:..\..\hdl\ftdi_to_fifo_interface.vhd|io:i|time:1693572090|size:591|exec:0|csum:102589C800FC9261ECBA552D21C5300C
file:..\..\hdl\ADI_SPI.vhd|io:i|time:1699297573|size:9321|exec:0|csum:729098775C88285472FC03B81BC536FC
file:..\..\hdl\cmd_table.vhd|io:i|time:1693572090|size:3483|exec:0|csum:B7FD0F2398B400351DFF9FED73965D0A
file:..\..\hdl\Answer_Encoder.vhd|io:i|time:1699300296|size:11448|exec:0|csum:F9AA893844D5425665E9848940BB3315
file:..\..\hdl\Command_Decoder.vhd|io:i|time:1699299757|size:22158|exec:0|csum:37858830F112A1CBC665DA49CF590958
file:..\..\hdl\REGISTERS.vhd|io:i|time:1683716087|size:4379|exec:0|csum:B72A6BD985FC307EB423FEC64838BD17
file:..\..\hdl\Reset_Controler.vhd|io:i|time:1699297573|size:13311|exec:0|csum:E51E196AA1C9232F612951E3E20C77C8
file:..\..\hdl\SPI_interface.vhd|io:i|time:1693572090|size:2786|exec:0|csum:7E6B412A41AFF8ADE02C7FFCD041C33B
file:..\..\hdl\spi_master.vhd|io:i|time:1693572090|size:5206|exec:0|csum:FD9C056696B18FDF8BE8AEFCF0D068A0
file:..\..\hdl\gpio_controler.vhd|io:i|time:1699297573|size:16117|exec:0|csum:9FF32F6FBAA5F17C97B80674F3A30CD8
file:..\..\hdl\Communication_Builder.vhd|io:i|time:1689368729|size:32682|exec:0|csum:273885018FE76B0C98328DDC2674B8EF
file:..\..\hdl\FIFOs_Reader.vhd|io:i|time:1689368729|size:20818|exec:0|csum:6EA79249DE3607B8DDB11CAE851106E7
file:..\..\hdl\Trigger_Unit.vhd|io:i|time:1683716087|size:7535|exec:0|csum:AED07F5DD859956885A1FE9F319F1484
file:..\..\hdl\Sample_RAM_Block_Decoder.vhd|io:i|time:1683716087|size:2336|exec:0|csum:BCE7C5E1FB8F925C469A00DD1967558A
file:..\..\hdl\Sample_RAM_Block_MUX.vhd|io:i|time:1683716087|size:3329|exec:0|csum:8D994625F80EEC229D319171FE271D0A
file:..\..\hdl\Test_Generator.vhd|io:i|time:1683716087|size:3370|exec:0|csum:203CA244741D2242039778AFC5480ACC
file:..\..\hdl\cmd_table_trigger.vhd|io:i|time:1693572090|size:1598|exec:0|csum:7C762F31E0D8B8721CFD6E72961514A6
file:..\..\hdl\Trigger_Control.vhd|io:i|time:1683716087|size:14274|exec:0|csum:604065695A1F0FB2BA8C6D50C64E080C
file:..\..\hdl\Trigger_Main.vhd|io:i|time:1683716087|size:13510|exec:0|csum:C1A462114DDA045F640D9697094EB3D0
file:C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v|io:i|time:1646899196|size:43686|exec:0|csum:C5B8CD150154D193C7B0D4301122DDFB
file:..\..\component\polarfire_syn_comps.v|io:i|time:1699303083|size:501869|exec:0|csum:84ADEFC8892134DA4FAE8F88F8FF0D7E
file:..\..\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v|io:i|time:1683716087|size:2565|exec:0|csum:D796D20F02377453322AB95678EBCBAB
file:..\..\component\work\CORERESET_PF_C0\CORERESET_PF_C0.v|io:i|time:1683716087|size:3320|exec:0|csum:3B24553EF7728087B8EC9705D17FE380
file:..\..\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v|io:i|time:1693572090|size:3983|exec:0|csum:6173809E1DD004AD367B6333166E1058
file:..\..\component\work\PF_CCC_C0\PF_CCC_C0.v|io:i|time:1693572090|size:10198|exec:0|csum:A0A805666D111D2CC81807019BC992B3
file:..\..\component\work\PF_CCC_C3\PF_CCC_C3_0\PF_CCC_C3_PF_CCC_C3_0_PF_CCC.v|io:i|time:1699297573|size:3825|exec:0|csum:738196603B8CEE133C4FC9A399017388
file:..\..\component\work\PF_CCC_C3\PF_CCC_C3.v|io:i|time:1699297573|size:9956|exec:0|csum:D0F7AFBE40AADAB3C5921C98912B29FF
file:..\..\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v|io:i|time:1683716087|size:1690|exec:0|csum:DC6FCFD991EEE6458560B90407F478CC
file:..\..\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.v|io:i|time:1683716087|size:8892|exec:0|csum:42132D9ADC6B841CF7E33C6B711FE34B
file:..\..\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v|io:i|time:1683716087|size:431|exec:0|csum:9746EA97D273755F975743C614CF9B14
file:..\..\component\work\PF_OSC_C0\PF_OSC_C0.v|io:i|time:1683716087|size:2062|exec:0|csum:65131C89DB84B8BFF8F03213C0EFE272
file:..\..\component\work\Clock_Reset\Clock_Reset.v|io:i|time:1699297573|size:5118|exec:0|csum:10BDE3CA080F64EC4E69C780888A80ED
file:..\..\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_NstagesSync.v|io:i|time:1683716087|size:2421|exec:0|csum:D87DA77AD3AC946B52BBBCFCA8450877
file:..\..\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_grayToBinConv.v|io:i|time:1683716087|size:2660|exec:0|csum:9C2D9D5964B3739241B2285E41B166A5
file:..\..\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_async.v|io:i|time:1683716087|size:53880|exec:0|csum:A6FA19B2DA09348CFF18DE94EEF00721
file:..\..\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_fwft.v|io:i|time:1683716087|size:13100|exec:0|csum:3E0AB31299D03B976440E749A3533E3C
file:..\..\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync.v|io:i|time:1683716087|size:32655|exec:0|csum:B1CC48942FB41956DCBB0DDDF339999C
file:..\..\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v|io:i|time:1683716087|size:23056|exec:0|csum:0D454E947C2F129B0D66BA04E91D49ED
file:..\..\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_LSRAM_top.v|io:i|time:1683716087|size:4427|exec:0|csum:00BFCFDC9F006A14DAE1D3EB9206EB33
file:..\..\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v|io:i|time:1683716087|size:2160|exec:0|csum:A361F9B2258436663A34AE84DA551BDC
file:..\..\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v|io:i|time:1683716087|size:70280|exec:0|csum:D213C2406C9EC7A66B1734532C47C1CC
file:..\..\component\work\COREFIFO_C1\COREFIFO_C1.v|io:i|time:1683716087|size:5310|exec:0|csum:2CE2AE00294DE8C1633F13F3BC7B92A3
file:..\..\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_NstagesSync.v|io:i|time:1683716087|size:2421|exec:0|csum:47F12B058A2DC0C66DFC756615764B3D
file:..\..\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_grayToBinConv.v|io:i|time:1683716087|size:2660|exec:0|csum:FC5C5874D98ECF9ACF17B3584C39F96E
file:..\..\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_async.v|io:i|time:1683716087|size:53880|exec:0|csum:01EEE3FC0154E6BD6053392CB33E3A04
file:..\..\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_fwft.v|io:i|time:1683716087|size:13100|exec:0|csum:89F83D6561D2BF60DF36BD45D2AFB876
file:..\..\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync.v|io:i|time:1683716087|size:32655|exec:0|csum:7F64B5DAFF6837546C7C818F2D476D27
file:..\..\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v|io:i|time:1683716087|size:23056|exec:0|csum:7A880451865D7908E8F673E7F188F028
file:..\..\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_LSRAM_top.v|io:i|time:1683716087|size:4427|exec:0|csum:4F4DBE1EC664A50DBB2CDB511F19EB1A
file:..\..\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v|io:i|time:1683716087|size:2160|exec:0|csum:7403E52A75419C8DA12B286EC80545AD
file:..\..\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v|io:i|time:1683716087|size:70280|exec:0|csum:CA333A431159E9C1A460E55369B7F487
file:..\..\component\work\COREFIFO_C3\COREFIFO_C3.v|io:i|time:1683716087|size:5310|exec:0|csum:AE8983C5544C4337E03BCC95FA122E8F
file:..\..\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v|io:i|time:1683716087|size:23056|exec:0|csum:EA2BD17B0179027D060E9029901AD4EC
file:..\..\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync.v|io:i|time:1683716087|size:32655|exec:0|csum:C6037A41AD81EF252E374C7D652440BB
file:..\..\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_NstagesSync.v|io:i|time:1683716087|size:2421|exec:0|csum:7008535371AEDBF60249FB827561234F
file:..\..\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_grayToBinConv.v|io:i|time:1683716087|size:2660|exec:0|csum:4590B1ED5A099AC325CA952C8E973A2D
file:..\..\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v|io:i|time:1683716087|size:53880|exec:0|csum:14513534113C5588079D9D6EEE46D8AA
file:..\..\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v|io:i|time:1683716087|size:13100|exec:0|csum:97BEF3F84544750006CAE9EB2B89DF16
file:..\..\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v|io:i|time:1683716087|size:4467|exec:0|csum:E9F6D777ACEC17EF166744EB37F8C376
file:..\..\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v|io:i|time:1683716087|size:2197|exec:0|csum:50E81A4FA31E54B71AE2C904AC3C5C10
file:..\..\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v|io:i|time:1683716087|size:70280|exec:0|csum:D6C55D4A6605A1E22B42A6FF11D5BF6D
file:..\..\component\work\COREFIFO_C0\COREFIFO_C0.v|io:i|time:1689368728|size:5700|exec:0|csum:4D42F452CC000FE17C66715DF8B3FB8D
file:..\..\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_NstagesSync.v|io:i|time:1693572090|size:2421|exec:0|csum:3849D953C1993FFF851D3EB8EF7602C5
file:..\..\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_grayToBinConv.v|io:i|time:1693572090|size:2660|exec:0|csum:6F0AB8894C852E85800B66F5DAD8AD5F
file:..\..\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_async.v|io:i|time:1693572090|size:53880|exec:0|csum:298147D232306411CD3E3E7D07A71F19
file:..\..\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync.v|io:i|time:1693572090|size:32655|exec:0|csum:13FE7EE5F1A5F5E140F0368ECB20C193
file:..\..\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v|io:i|time:1693572090|size:13100|exec:0|csum:DB138E2F799C081858FC8730AA55F8A9
file:..\..\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v|io:i|time:1693572090|size:23056|exec:0|csum:2C698395C12C7F46A005C943E219FA38
file:..\..\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_LSRAM_top.v|io:i|time:1693572090|size:2796|exec:0|csum:97A7F40B5590B32F07E5275D61312703
file:..\..\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v|io:i|time:1693572090|size:2160|exec:0|csum:71953A396BE5D2F675676A12F250EA1F
file:..\..\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v|io:i|time:1693572090|size:70280|exec:0|csum:A91A68FC8A80FFEE71DD9F4F311941C2
file:..\..\component\work\COREFIFO_C6\COREFIFO_C6.v|io:i|time:1693572090|size:5305|exec:0|csum:08170F4718D45A479EAEFB3A0F8CD469
file:..\..\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v|io:i|time:1683716087|size:12916|exec:0|csum:9CBB214B139B515F901EE0616331EA04
file:..\..\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v|io:i|time:1683716087|size:20575|exec:0|csum:3CE062A645E82CBE67A8C84F516A00A1
file:..\..\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v|io:i|time:1683716087|size:8496|exec:0|csum:9FE46C11314E1796FA6BB65C9ECC37B5
file:..\..\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\fifo_256x8_54sxa.v|io:i|time:1683716087|size:7473|exec:0|csum:AB830B61027A15CFA802ACBDFC34731B
file:..\..\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v|io:i|time:1683716087|size:13802|exec:0|csum:28A6A1B6AAAADDF46A06CACC10378E56
file:..\..\component\work\COREUART_C0\COREUART_C0.v|io:i|time:1683716087|size:5199|exec:0|csum:DA1F96F583D468E651D8F1E8BE7C443F
file:..\..\component\work\UART_Protocol\UART_Protocol.v|io:i|time:1693572090|size:9547|exec:0|csum:CEE1E79DC5EC5B57E55B1F031D4CC307
file:..\..\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_NstagesSync.v|io:i|time:1693572090|size:2423|exec:0|csum:21E41164DD31305F151B479A3C5AEF74
file:..\..\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_grayToBinConv.v|io:i|time:1693572090|size:2662|exec:0|csum:D9B481C7AF05F72198DD0A2A4D080F4C
file:..\..\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_async.v|io:i|time:1693572090|size:53894|exec:0|csum:AE48F4C9E2DA8340D44906C047E6B993
file:..\..\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync.v|io:i|time:1693572090|size:32657|exec:0|csum:589545161BE90FA71284BA607C8BE290
file:..\..\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v|io:i|time:1693572090|size:13102|exec:0|csum:B1E4163968FE62534355855213436B5C
file:..\..\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v|io:i|time:1693572090|size:23058|exec:0|csum:D7ED16EDC643E61025F2EB2FBC649B60
file:..\..\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_LSRAM_top.v|io:i|time:1693572090|size:4433|exec:0|csum:91C7E5B5D75C7ADA08470F65C23DC77E
file:..\..\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v|io:i|time:1693572090|size:2164|exec:0|csum:88CC3CD5DF76D61557CBED2787A48435
file:..\..\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v|io:i|time:1693572090|size:70318|exec:0|csum:42A0D0C81E39558B41A32AC404925A0A
file:..\..\component\work\COREFIFO_C11\COREFIFO_C11.v|io:i|time:1693572090|size:5320|exec:0|csum:F00BB9749A989DA39ECED1C90D797AA1
file:..\..\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_sync_scntr.v|io:i|time:1693572090|size:23056|exec:0|csum:17A91CBDD0545773B5021499A22AC7D4
file:..\..\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_sync.v|io:i|time:1693572090|size:32655|exec:0|csum:8D7CF0E4F2E78C998680CF2D55E0D117
file:..\..\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_NstagesSync.v|io:i|time:1693572090|size:2421|exec:0|csum:2AE7482563DF22CEA0AC5770FCFC78EF
file:..\..\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_grayToBinConv.v|io:i|time:1693572090|size:2660|exec:0|csum:9125A8ABB50DDA5F775D7ED6B4AE87A9
file:..\..\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v|io:i|time:1693572090|size:53880|exec:0|csum:941B17841234F1E9AA4032D76346E64D
file:..\..\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v|io:i|time:1693572090|size:13100|exec:0|csum:82FECF84324FDB06AEF59B8114CF5542
file:..\..\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_LSRAM_top.v|io:i|time:1693572090|size:4467|exec:0|csum:856A9DD746D1FC62BA4A988A36026E50
file:..\..\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v|io:i|time:1693572090|size:2197|exec:0|csum:E7062724A075286B5A0CC6E20446FF6D
file:..\..\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v|io:i|time:1693572090|size:70280|exec:0|csum:B7AA2A33AD9BD20810060FC63588CA41
file:..\..\component\work\COREFIFO_C7\COREFIFO_C7.v|io:i|time:1693572090|size:5543|exec:0|csum:87EDCEC7C3B9B44A9EF5DCBE80D88ED4
file:..\..\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_fwft.v|io:i|time:1693572090|size:13100|exec:0|csum:56869A3309CD8B39CBFD3563872F4723
file:..\..\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_sync_scntr.v|io:i|time:1693572090|size:23056|exec:0|csum:125C8012627D3AEC9543B36C80976938
file:..\..\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_sync.v|io:i|time:1693572090|size:32655|exec:0|csum:91B93BE7F36A04A8BDB1E8A2AC05A7C5
file:..\..\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_NstagesSync.v|io:i|time:1693572090|size:2421|exec:0|csum:ED2FC1917CB732337879BB6EA9061EC2
file:..\..\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_grayToBinConv.v|io:i|time:1693572090|size:2660|exec:0|csum:19540F937597728F65280D24175CD4FD
file:..\..\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v|io:i|time:1693572090|size:53880|exec:0|csum:E1F85B9279FCA3D01B49E04B6F08FCAE
file:..\..\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v|io:i|time:1693572090|size:35502|exec:0|csum:441CA6ADE11BBFDB7AB5AB5FA8D0A8F0
file:..\..\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v|io:i|time:1693572090|size:2197|exec:0|csum:9006C2CC93AC8E821206252BCE58DAD1
file:..\..\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v|io:i|time:1693572090|size:70280|exec:0|csum:D5E8DEAE6BED783F51ADAF95E85D632D
file:..\..\component\work\COREFIFO_C8\COREFIFO_C8.v|io:i|time:1699297573|size:5891|exec:0|csum:8455C8A0D123EBAEA7D3BA9C34DB99B8
file:..\..\component\work\USB_3_Protocol\USB_3_Protocol.v|io:i|time:1699297573|size:9586|exec:0|csum:B3E40E1BCA5159D8319F987F20AEE437
file:..\..\component\work\Communication\Communication.v|io:i|time:1699301122|size:16785|exec:0|csum:44136613AD0F3A44AEFD979A7BBA45B3
file:..\..\component\work\SPI_LMX\SPI_LMX.v|io:i|time:1693572090|size:4196|exec:0|csum:A1029EC0D3BDFD73D5975FE55EE7CDFB
file:..\..\component\work\Controler\Controler.v|io:i|time:1699300508|size:26995|exec:0|csum:0A7C93C0A452F96B8308E5A4A5E0195D
file:..\..\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_fwft.v|io:i|time:1693572090|size:13102|exec:0|csum:17AF45C8EB4646921421D528ABEAFFCE
file:..\..\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_sync_scntr.v|io:i|time:1693572090|size:23058|exec:0|csum:0365EB1EFDFB2C73C782923B7FB5A518
file:..\..\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_sync.v|io:i|time:1693572090|size:32657|exec:0|csum:C92E7017D2BADB1241C01623F27B625F
file:..\..\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_NstagesSync.v|io:i|time:1693572090|size:2423|exec:0|csum:73EDE570889DEC646BF8D056C271DF7C
file:..\..\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_grayToBinConv.v|io:i|time:1693572090|size:2662|exec:0|csum:D1715D649CB2749397CA895702B56651
file:..\..\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v|io:i|time:1693572090|size:53894|exec:0|csum:52F2AF966C70EC69B8BA43966181BD56
file:..\..\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_LSRAM_top.v|io:i|time:1699297573|size:28530|exec:0|csum:E0A8C8AAF96598D75A55CB94285B29B1
file:..\..\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v|io:i|time:1693572090|size:2201|exec:0|csum:0B9FEBE42423B2EAE531A531D6AC9BFB
file:..\..\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v|io:i|time:1693572090|size:70318|exec:0|csum:C6300A64DCD29A978AC4081F7F04CEC2
file:..\..\component\work\COREFIFO_C10\COREFIFO_C10.v|io:i|time:1699297573|size:5551|exec:0|csum:68C9591D6EE1718A1B6BACFEB9A5F80F
file:..\..\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7_0\PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v|io:i|time:1683716087|size:2929|exec:0|csum:FB72989C6C961401152C87B599EB228E
file:..\..\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7.v|io:i|time:1683716087|size:4329|exec:0|csum:DA6BDC2CAE16E8A0C35C1A3ACFB34837
file:..\..\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status_0\PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v|io:i|time:1683716087|size:2684|exec:0|csum:580796C7E87D455F1FF987CAFA7554EF
file:..\..\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status.v|io:i|time:1683716087|size:4449|exec:0|csum:9B767D36BE51CEF3E00E3B1BA992DD93
file:..\..\component\work\Event_Info_RAM_Block\Event_Info_RAM_Block.v|io:i|time:1683716087|size:5927|exec:0|csum:3B96B779A12214E11491AD000D0B4D98
file:..\..\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_NstagesSync.v|io:i|time:1683716087|size:2421|exec:0|csum:6022E77FE05421CBAAF2413B01FEC778
file:..\..\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_grayToBinConv.v|io:i|time:1683716087|size:2660|exec:0|csum:0B4468F6FB9A5E4DA737418A7860B3F8
file:..\..\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_async.v|io:i|time:1683716087|size:53880|exec:0|csum:14D3F958DB5743D2B813448482D4898F
file:..\..\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync.v|io:i|time:1683716087|size:32655|exec:0|csum:CAA823EA6092C9FE0CE0F4E6BA66F6E3
file:..\..\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v|io:i|time:1683716087|size:13100|exec:0|csum:D943D52773962489DE7C7A382BFBCA30
file:..\..\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v|io:i|time:1683716087|size:23056|exec:0|csum:2EB385018A7D98A5A6A5FA76A551D5DF
file:..\..\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v|io:i|time:1689368728|size:28455|exec:0|csum:2F087E4EE1F67D12A61F002E34C44569
file:..\..\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v|io:i|time:1683716087|size:2160|exec:0|csum:0E718E55479B1B1B81D1A3C14938E420
file:..\..\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v|io:i|time:1683716087|size:70280|exec:0|csum:C908DA1A8241E2650ABDC4B240C41D3F
file:..\..\component\work\COREFIFO_C4\COREFIFO_C4.v|io:i|time:1689368728|size:5467|exec:0|csum:2AC1A5B736E8EC64BF8D566B63C308DC
file:..\..\component\work\Input_Data_Part\Input_Data_Part.v|io:i|time:1693572090|size:7857|exec:0|csum:591F1C3AF98D63F3B7CFCE2E921AFD86
file:..\..\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v|io:i|time:1683716087|size:515652|exec:0|csum:7C8E4E8145CE5D9749CAE2C3AF5BB507
file:..\..\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5.v|io:i|time:1683716087|size:4537|exec:0|csum:0157CE4554A028E97172452CCE078917
file:..\..\component\work\Sample_RAM_Block\Sample_RAM_Block.v|io:i|time:1689368728|size:9506|exec:0|csum:2E9CD01F452474CB728A4CAC0E5EFEF5
file:..\..\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_NstagesSync.v|io:i|time:1683716087|size:2421|exec:0|csum:C4D9E800673DA530B0795E5453127E9F
file:..\..\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_grayToBinConv.v|io:i|time:1683716087|size:2660|exec:0|csum:1B9C1B1F7F8C890427C012CC22DBC13A
file:..\..\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_async.v|io:i|time:1683716087|size:53880|exec:0|csum:B042E75D5AF567DC8F78124405B1F947
file:..\..\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync.v|io:i|time:1683716087|size:32655|exec:0|csum:87719CF787A19FD02991E792F5D42DB1
file:..\..\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v|io:i|time:1683716087|size:13100|exec:0|csum:12A05D7107585874572976DA42A665B2
file:..\..\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v|io:i|time:1683716087|size:23056|exec:0|csum:531540F914DB08757B803EA4EB023618
file:..\..\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v|io:i|time:1689368728|size:31967|exec:0|csum:92FC69D1EA1BFE967F5EEB3FCF4C51FC
file:..\..\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v|io:i|time:1683716087|size:2160|exec:0|csum:9DC2CE97046441E68567A2F02C16CF66
file:..\..\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v|io:i|time:1683716087|size:70280|exec:0|csum:9C13811C484BE9BCDEDD269DECC0645E
file:..\..\component\work\COREFIFO_C5\COREFIFO_C5.v|io:i|time:1699297573|size:5469|exec:0|csum:C3999712CF511C0F0BD88B5284C516B8
file:..\..\component\work\Trigger_Top_Part\Trigger_Top_Part.v|io:i|time:1699297573|size:7283|exec:0|csum:E0FB2FAF3A6C01CBD6276E42274E3572
file:..\..\component\work\Data_Block\Data_Block.v|io:i|time:1699297573|size:19433|exec:0|csum:B8251671D9151F88F3BF9C8FCD5F8686
file:..\..\component\work\Top\Top.v|io:i|time:1699303028|size:23707|exec:0|csum:8F6A8D8EDE993D1A799AB165E94B68A3
file:C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\bin64\c_hdl.exe|io:i|time:1646899180|size:5620224|exec:1|csum:DCA94C68BEA8BACE83487454F36A452E
