`timescale 1 ns / 1 ps

module sys_rst(
///////////CLKIN//////////////////
		input  wire			clk,
		
		output  reg			rst_out0,
	   output  reg		   rst_out1);

 reg	[7:0] rst_cnt,rst_cnt_ddr = 0;
 
	always @(posedge clk)begin
		if (rst_cnt < 100)  begin
			rst_cnt <=rst_cnt + 1;
			rst_out0 <= 1'b1;
		end
		else begin
			rst_out0 <= 1'b0;
		end
	end

	always @(posedge clk)begin
		if (rst_cnt_ddr < 100)  begin
			rst_out1 <= 1'b1;
		end
		else begin
			rst_out1 <= 1'b0;
		end
		if(rst_cnt_ddr < 100)rst_cnt_ddr<=rst_cnt_ddr+1;
		else rst_cnt_ddr<=rst_cnt_ddr;
	end
		
		
endmodule