Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Sat Jul  6 15:53:35 2019
| Host         : tensaZangetsu running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file rdp_wrapper_fifo_buff_timing_summary_routed.rpt -warn_on_violation -rpx rdp_wrapper_fifo_buff_timing_summary_routed.rpx
| Design       : rdp_wrapper_fifo_buff
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.537        0.000                      0                   86        0.097        0.000                      0                   86        2.767        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.267}        6.534           153.046         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.537        0.000                      0                   86        0.097        0.000                      0                   86        2.767        0.000                       0                    54  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.767ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 wr_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Destination:            rd_cntr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.534ns  (clk rise@6.534ns - clk rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 2.191ns (42.922%)  route 2.914ns (57.078%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 10.980 - 6.534 ) 
    Source Clock Delay      (SCD):    4.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clkA (IN)
                         net (fo=0)                   0.000     0.000    clkA
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clkA_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clkA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clkA_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.719     4.779    clkA_IBUF_BUFG
    SLICE_X6Y61          FDRE                                         r  wr_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.518     5.297 r  wr_cntr_reg[1]/Q
                         net (fo=9, routed)           0.347     5.643    wr_cntr[1]
    SLICE_X4Y61          LUT2 (Prop_lut2_I1_O)        0.124     5.767 r  full_i_8/O
                         net (fo=1, routed)           0.000     5.767    full_i_8_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.317 r  full_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.317    full_reg_i_4_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.539 r  rd_cntr_reg[0]_i_5/O[0]
                         net (fo=3, routed)           0.862     7.401    rd_cntr_reg[0]_i_5_n_7
    SLICE_X3Y61          LUT5 (Prop_lut5_I3_O)        0.327     7.728 r  rd_cntr[8]_i_7/O
                         net (fo=3, routed)           0.807     8.535    rd_cntr[8]_i_7_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.326     8.861 r  rd_cntr[8]_i_3/O
                         net (fo=8, routed)           0.166     9.027    rd_cntr[8]_i_3_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I2_O)        0.124     9.151 r  rd_cntr[8]_i_1/O
                         net (fo=9, routed)           0.732     9.883    rd_cntr[8]_i_1_n_0
    SLICE_X6Y63          FDRE                                         r  rd_cntr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.534     6.534 r  
    T14                                               0.000     6.534 r  clkB (IN)
                         net (fo=0)                   0.000     6.534    clkB
    T14                  IBUF (Prop_ibuf_I_O)         0.848     7.382 r  clkB_IBUF_inst/O
                         net (fo=1, routed)           1.911     9.293    clkB_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.384 r  clkB_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.595    10.980    clkB_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  rd_cntr_reg[6]/C
                         clock pessimism              0.000    10.980    
                         clock uncertainty           -0.035    10.944    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.524    10.420    rd_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         10.420    
                         arrival time                          -9.883    
  -------------------------------------------------------------------
                         slack                                  0.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 data_in_internal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Destination:            ram_2_port/r_2p_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.783%)  route 0.303ns (68.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clkA (IN)
                         net (fo=0)                   0.000     0.000    clkA
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clkA_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clkA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clkA_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.597     1.439    clkA_IBUF_BUFG
    SLICE_X4Y63          FDRE                                         r  data_in_internal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  data_in_internal_reg[7]/Q
                         net (fo=1, routed)           0.303     1.883    ram_2_port/data_in_internal_reg[7][7]
    RAMB18_X0Y24         RAMB18E1                                     r  ram_2_port/r_2p_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clkA (IN)
                         net (fo=0)                   0.000     0.000    clkA
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clkA_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clkA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clkA_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.881     1.970    ram_2_port/CLK
    RAMB18_X0Y24         RAMB18E1                                     r  ram_2_port/r_2p_reg/CLKARDCLK
                         clock pessimism             -0.480     1.490    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.786    ram_2_port/r_2p_reg
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.267 }
Period(ns):         6.534
Sources:            { clkA clkB }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.534       3.958      RAMB18_X0Y24  ram_2_port/r_2p_reg/CLKARDCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.267       2.767      SLICE_X4Y63   data_in_internal_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.267       2.767      SLICE_X6Y62   almost_empty_reg/C



