Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Dec  7 18:15:02 2024
| Host         : eecs-digital-09 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.846ns  (required time - arrival time)
  Source:                 memio/main_ram/BRAM_reg_4_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            memio/main_ram/output_register.doutb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        5.022ns  (logic 3.421ns (68.120%)  route 1.601ns (31.880%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=108, estimated)      1.613     5.122    memio/main_ram/clk_100mhz_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  memio/main_ram/BRAM_reg_4_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     7.994 r  memio/main_ram/BRAM_reg_4_0/CASCADEOUTA
                         net (fo=1, estimated)        0.065     8.059    memio/main_ram/BRAM_reg_4_0_n_0
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.484 r  memio/main_ram/BRAM_reg_5_0/DOADO[0]
                         net (fo=1, estimated)        1.536    10.020    memio/main_ram/BRAM_reg_5_0_n_35
    SLICE_X8Y54          LUT6 (Prop_lut6_I1_O)        0.124    10.144 r  memio/main_ram/output_register.doutb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    10.144    memio/main_ram/ram_data_b[0]
    SLICE_X8Y54          FDRE                                         r  memio/main_ram/output_register.doutb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=108, estimated)      1.436    14.771    memio/main_ram/clk_100mhz_IBUF_BUFG
    SLICE_X8Y54          FDRE                                         r  memio/main_ram/output_register.doutb_reg_reg[0]/C
                         clock pessimism              0.174    14.944    
                         clock uncertainty           -0.035    14.909    
    SLICE_X8Y54          FDRE (Setup_fdre_C_D)        0.081    14.990    memio/main_ram/output_register.doutb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -10.144    
  -------------------------------------------------------------------
                         slack                                  4.846    




