git clone --depth 1 --no-tags https://github.com/shuntowski/iota-biosciences-technical.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538232089
git clone --depth 1 --no-tags https://github.com/hamidkhd/ARM-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538438958
git clone --depth 1 --no-tags https://github.com/aaqdas/bresenham-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540522565
git clone --depth 1 --no-tags https://github.com/Vikramyadv/SOIL-MONITORING-BOT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540621755
git clone --depth 1 --no-tags https://github.com/noemiabril/Arcade-Arkanoid_MiSTer-Arrow_SoCkit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540169479
git clone --depth 1 --no-tags https://github.com/amanbattan612/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539865750
git clone --depth 1 --no-tags https://github.com/JadTaya/Controller-for-DNA-Based-Data-Storage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540584626
git clone --depth 1 --no-tags https://github.com/YunChianLee2001/POS_conversion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538501325
git clone --depth 1 --no-tags https://github.com/YunChianLee2001/SOP_conversion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538498485
git clone --depth 1 --no-tags https://github.com/YunChianLee2001/AND_gate_implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538488668
git clone --depth 1 --no-tags https://github.com/HannahGhassabyte/Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543823275
git clone --depth 1 --no-tags https://github.com/adityaraj543210/IEEE754_MUL_VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543335816
git clone --depth 1 --no-tags https://github.com/Pei-Hsin-Huang/ticket.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543187412
git clone --depth 1 --no-tags https://github.com/Harika2608/elevatorsys.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544347383
git clone --depth 1 --no-tags https://github.com/Akash811998/FIFO-IMPLEMETNATION-ON-VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544545978
git clone --depth 1 --no-tags https://github.com/JPval007/Nibbler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544590588
git clone --depth 1 --no-tags https://github.com/grgy078033/2022-Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542896049
git clone --depth 1 --no-tags https://github.com/aalexff/contador0A59V2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539299519
git clone --depth 1 --no-tags https://github.com/shivpvtel/Unsigned-Binary-Division-Restoring-Algorithm-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539542361
git clone --depth 1 --no-tags https://github.com/robfinch/Video-Cores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541406522
git clone --depth 1 --no-tags https://github.com/hjeon2k/2022_GradPrj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538815592
git clone --depth 1 --no-tags https://github.com/Akash811998/SOC-FPGA-DIGI_CLOCK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538689348
git clone --depth 1 --no-tags https://github.com/JPaglia556/DE10-Lite-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539189263
git clone --depth 1 --no-tags https://github.com/sam10486/VSD_2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542043445
git clone --depth 1 --no-tags https://github.com/pranithkumar123/Quick-sort-algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541924548
git clone --depth 1 --no-tags https://github.com/wcy777/Design_and_Implementation_of_Arithmetic_Units.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541601753
git clone --depth 1 --no-tags https://github.com/centdollar/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541752978
git clone --depth 1 --no-tags https://github.com/wcy777/Convolution_Accelerator_for_VGG-16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541650589
git clone --depth 1 --no-tags https://github.com/prosperousZ/FunctionComputerOnFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541840175
git clone --depth 1 --no-tags https://github.com/PLUTO-SCY/PipeLine_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537985948
git clone --depth 1 --no-tags https://github.com/TingkaiLiu/Pikachu_RISC-V_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540116085
git clone --depth 1 --no-tags https://github.com/Simran27971/Washing_machine_verilog_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543918556
git clone --depth 1 --no-tags https://github.com/momoph46/Digital-IC-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543451291
git clone --depth 1 --no-tags https://github.com/chenchaiah952/Biquad_filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543616030
git clone --depth 1 --no-tags https://github.com/HellRain57/I2C_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544730500
git clone --depth 1 --no-tags https://github.com/guptarohan6502/IPA-22_project-circuiteers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545681415
git clone --depth 1 --no-tags https://github.com/Simrankumari97/systolic_aaray.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543985201
git clone --depth 1 --no-tags https://github.com/vardhan100/booth_multiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544014266
git clone --depth 1 --no-tags https://github.com/LinoVelardita/Computer-Architecture-Exercises.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538372119
git clone --depth 1 --no-tags https://github.com/Pranavi-2001/Serial-Peripheral-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538283764
git clone --depth 1 --no-tags https://github.com/ahmedmadbouly186/verilog-SPI-simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538969233
git clone --depth 1 --no-tags https://github.com/rfeiglewicz/FPGA_equalizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539119900
git clone --depth 1 --no-tags https://github.com/joecha5/dlproyecto2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539195513
git clone --depth 1 --no-tags https://github.com/Hemanth432/Research-project-at-NIT-Warangal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538583261
git clone --depth 1 --no-tags https://github.com/AndreKunavin/fpga_homeworks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538123379
git clone --depth 1 --no-tags https://github.com/dlimyh98/CG3207_Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538411182
git clone --depth 1 --no-tags https://github.com/Kelsier33/CS3710-GroupProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545718382
git clone --depth 1 --no-tags https://github.com/SDragon1205/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544064626
git clone --depth 1 --no-tags https://github.com/Abhishek-R-18/ECEA_HDLTP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544544208
git clone --depth 1 --no-tags https://github.com/MontMor4/projetoProcessador.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540556260
git clone --depth 1 --no-tags https://github.com/joshua-d-thomas/EECE-235.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539734604
git clone --depth 1 --no-tags https://github.com/0xLucca/ArqComputadoras-TP1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542612404
git clone --depth 1 --no-tags https://github.com/XieZeming0917/FPGA_Learn_Prj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542879045
git clone --depth 1 --no-tags https://github.com/gastonsartori/arq_com-tp1_alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542867683
git clone --depth 1 --no-tags https://github.com/wpi-ece574-f22/ex-expressions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542693047
git clone --depth 1 --no-tags https://github.com/wiszeto/cpe233_lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542720643
git clone --depth 1 --no-tags https://github.com/ApurbaCD/Model_Sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541077746
git clone --depth 1 --no-tags https://github.com/MadejSzymon/de0nano_gsensor_spi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539683602
git clone --depth 1 --no-tags https://github.com/Ryuuba/risc-v-RV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539582468
git clone --depth 1 --no-tags https://github.com/William-Wang-Chen/ECE385-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540157971
git clone --depth 1 --no-tags https://github.com/ucantjugglikeme/ce2-lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540910557
git clone --depth 1 --no-tags https://github.com/CarolineXWL89/eecs151-fa22-lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540196751
git clone --depth 1 --no-tags https://github.com/leehj24/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541410976
git clone --depth 1 --no-tags https://github.com/royenheart/SimulateI2C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542087210
git clone --depth 1 --no-tags https://github.com/hankpgc/FSM_vending_machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543709353
git clone --depth 1 --no-tags https://github.com/plChao/digital-circuit-final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544877193
git clone --depth 1 --no-tags https://github.com/mgabryelski1/Arkanoid-game-Elbertv2-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544423065
git clone --depth 1 --no-tags https://github.com/Shivaganesh1998/Matrix-multiplication-using-FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543905424
git clone --depth 1 --no-tags https://github.com/SnowCharmQ/2022-Fall-Digital-Logic-Assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544028351
git clone --depth 1 --no-tags https://github.com/enesharmankaya/QoS-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543782622
git clone --depth 1 --no-tags https://github.com/akashverma1011/RAM_ROM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543972715
git clone --depth 1 --no-tags https://github.com/pun49030/ECE253-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543437324
git clone --depth 1 --no-tags https://github.com/Cathy-DYX/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538886868
git clone --depth 1 --no-tags https://github.com/siimnzou/FPGA_Neuron_Network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538037754
git clone --depth 1 --no-tags https://github.com/shehab2020556/full-digital-system-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538242153
git clone --depth 1 --no-tags https://github.com/LongHoGit/my_riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538520732
git clone --depth 1 --no-tags https://github.com/jineeth-2002/Floating_point_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538186203
git clone --depth 1 --no-tags https://github.com/ShuChenLin/logic_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540803347
git clone --depth 1 --no-tags https://github.com/mailmesalah/FLC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541916391
git clone --depth 1 --no-tags https://github.com/mailmesalah/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542114780
git clone --depth 1 --no-tags https://github.com/luophoe/Verilog-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540177271
git clone --depth 1 --no-tags https://github.com/sadmanca/ece241-verilog-snippets.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540983828
git clone --depth 1 --no-tags https://github.com/happaaa/ce6310project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541271409
git clone --depth 1 --no-tags https://github.com/Chinnaiah21/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541419861
git clone --depth 1 --no-tags https://github.com/mo-hosni/gpio_control_block.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541571754
git clone --depth 1 --no-tags https://github.com/repyt-margorp/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544512340
git clone --depth 1 --no-tags https://github.com/BYee7127/VerilogCalculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544602958
git clone --depth 1 --no-tags https://github.com/aftermaaath/logic_design_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541962388
git clone --depth 1 --no-tags https://github.com/Ravi-2345/IEEE_754_FLOATING_POINT_MULTIPLIER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543309335
git clone --depth 1 --no-tags https://github.com/RanaElGahawy/Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538281392
git clone --depth 1 --no-tags https://github.com/ccl19/Medusa_IO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538842614
git clone --depth 1 --no-tags https://github.com/Quercussi/261210proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544963880
git clone --depth 1 --no-tags https://github.com/YoniP31/Pipelined-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539369888
git clone --depth 1 --no-tags https://github.com/kgarima1234/Data-Transfer-between-two-SRAMs-of-different-sizes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541249646
git clone --depth 1 --no-tags https://github.com/kaursim722/FrogFrenzy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539151958
git clone --depth 1 --no-tags https://github.com/Pierre120/CSARCH1_HDLProject1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539305568
git clone --depth 1 --no-tags https://github.com/cornell-ece4750/ece4750-sec05-bug-hunt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539295893
git clone --depth 1 --no-tags https://github.com/Nguyenthehuy1/huy_riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539075439
