// megafunction wizard: %RAM: 2-PORT%
// GENERATION: STANDARD
// VERSION: WM1.0
// MODULE: altsyncram 

// ============================================================
// File Name: dpram_cart_prg.v
// Megafunction Name(s):
// 			altsyncram
//
// Simulation Library Files(s):
// 			altera_mf
// ============================================================
// ************************************************************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
//
// 21.1.0 Build 842 10/21/2021 SJ Lite Edition
// ************************************************************


//Copyright (C) 2021  Intel Corporation. All rights reserved.
//Your use of Intel Corporation's design tools, logic functions 
//and other software and tools, and any partner logic 
//functions, and any output files from any of the foregoing 
//(including device programming or simulation files), and any 
//associated documentation or information are expressly subject 
//to the terms and conditions of the Intel Program License 
//Subscription Agreement, the Intel Quartus Prime License Agreement,
//the Intel FPGA IP License Agreement, or other applicable license
//agreement, including, without limitation, that your use is for
//the sole purpose of programming logic devices manufactured by
//Intel and sold by Intel or its authorized distributors.  Please
//refer to the applicable agreement for further details, at
//https://fpgasoftware.intel.com/eula.


//altsyncram ADDRESS_REG_B="CLOCK1" CLOCK_ENABLE_INPUT_A="BYPASS" CLOCK_ENABLE_INPUT_B="BYPASS" CLOCK_ENABLE_OUTPUT_A="BYPASS" CLOCK_ENABLE_OUTPUT_B="BYPASS" DEVICE_FAMILY="Cyclone V" INDATA_REG_B="CLOCK1" NUMWORDS_A=131072 NUMWORDS_B=32768 OPERATION_MODE="BIDIR_DUAL_PORT" OUTDATA_ACLR_A="NONE" OUTDATA_ACLR_B="NONE" OUTDATA_REG_A="CLOCK0" OUTDATA_REG_B="CLOCK1" POWER_UP_UNINITIALIZED="TRUE" read_during_write_mode_port_a="NEW_DATA_NO_NBE_READ" read_during_write_mode_port_b="NEW_DATA_NO_NBE_READ" WIDTH_A=8 WIDTH_B=32 WIDTH_BYTEENA_A=1 WIDTH_BYTEENA_B=1 WIDTHAD_A=17 WIDTHAD_B=15 WRCONTROL_WRADDRESS_REG_B="CLOCK1" address_a address_b clock0 clock1 data_a data_b q_a q_b rden_a rden_b wren_a wren_b
//VERSION_BEGIN 21.1 cbx_altera_syncram_nd_impl 2021:10:21:11:03:22:SJ cbx_altsyncram 2021:10:21:11:03:22:SJ cbx_cycloneii 2021:10:21:11:03:22:SJ cbx_lpm_add_sub 2021:10:21:11:03:22:SJ cbx_lpm_compare 2021:10:21:11:03:21:SJ cbx_lpm_decode 2021:10:21:11:03:21:SJ cbx_lpm_mux 2021:10:21:11:03:22:SJ cbx_mgl 2021:10:21:11:03:46:SJ cbx_nadder 2021:10:21:11:03:22:SJ cbx_stratix 2021:10:21:11:03:22:SJ cbx_stratixii 2021:10:21:11:03:22:SJ cbx_stratixiii 2021:10:21:11:03:22:SJ cbx_stratixv 2021:10:21:11:03:22:SJ cbx_util_mgl 2021:10:21:11:03:22:SJ  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463



//lpm_decode DEVICE_FAMILY="Cyclone V" LPM_DECODES=16 LPM_WIDTH=4 data enable eq
//VERSION_BEGIN 21.1 cbx_cycloneii 2021:10:21:11:03:22:SJ cbx_lpm_add_sub 2021:10:21:11:03:22:SJ cbx_lpm_compare 2021:10:21:11:03:21:SJ cbx_lpm_decode 2021:10:21:11:03:21:SJ cbx_mgl 2021:10:21:11:03:46:SJ cbx_nadder 2021:10:21:11:03:22:SJ cbx_stratix 2021:10:21:11:03:22:SJ cbx_stratixii 2021:10:21:11:03:22:SJ  VERSION_END

//synthesis_resources = lut 18 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  dpram_cart_prg_decode
	( 
	data,
	enable,
	eq) /* synthesis synthesis_clearbox=1 */;
	input   [3:0]  data;
	input   enable;
	output   [15:0]  eq;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [3:0]  data;
	tri1   enable;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [3:0]  data_wire;
	wire  enable_wire;
	wire  [15:0]  eq_node;
	wire  [15:0]  eq_wire;
	wire  [1:0]  w_anode2809w;
	wire  [3:0]  w_anode2818w;
	wire  [3:0]  w_anode2835w;
	wire  [3:0]  w_anode2845w;
	wire  [3:0]  w_anode2855w;
	wire  [3:0]  w_anode2865w;
	wire  [3:0]  w_anode2875w;
	wire  [3:0]  w_anode2885w;
	wire  [3:0]  w_anode2895w;
	wire  [1:0]  w_anode2907w;
	wire  [3:0]  w_anode2914w;
	wire  [3:0]  w_anode2925w;
	wire  [3:0]  w_anode2935w;
	wire  [3:0]  w_anode2945w;
	wire  [3:0]  w_anode2955w;
	wire  [3:0]  w_anode2965w;
	wire  [3:0]  w_anode2975w;
	wire  [3:0]  w_anode2985w;
	wire  [2:0]  w_data2807w;

	assign
		data_wire = data,
		enable_wire = enable,
		eq = eq_node,
		eq_node = eq_wire[15:0],
		eq_wire = {{w_anode2985w[3], w_anode2975w[3], w_anode2965w[3], w_anode2955w[3], w_anode2945w[3], w_anode2935w[3], w_anode2925w[3], w_anode2914w[3]}, {w_anode2895w[3], w_anode2885w[3], w_anode2875w[3], w_anode2865w[3], w_anode2855w[3], w_anode2845w[3], w_anode2835w[3], w_anode2818w[3]}},
		w_anode2809w = {(w_anode2809w[0] & (~ data_wire[3])), enable_wire},
		w_anode2818w = {(w_anode2818w[2] & (~ w_data2807w[2])), (w_anode2818w[1] & (~ w_data2807w[1])), (w_anode2818w[0] & (~ w_data2807w[0])), w_anode2809w[1]},
		w_anode2835w = {(w_anode2835w[2] & (~ w_data2807w[2])), (w_anode2835w[1] & (~ w_data2807w[1])), (w_anode2835w[0] & w_data2807w[0]), w_anode2809w[1]},
		w_anode2845w = {(w_anode2845w[2] & (~ w_data2807w[2])), (w_anode2845w[1] & w_data2807w[1]), (w_anode2845w[0] & (~ w_data2807w[0])), w_anode2809w[1]},
		w_anode2855w = {(w_anode2855w[2] & (~ w_data2807w[2])), (w_anode2855w[1] & w_data2807w[1]), (w_anode2855w[0] & w_data2807w[0]), w_anode2809w[1]},
		w_anode2865w = {(w_anode2865w[2] & w_data2807w[2]), (w_anode2865w[1] & (~ w_data2807w[1])), (w_anode2865w[0] & (~ w_data2807w[0])), w_anode2809w[1]},
		w_anode2875w = {(w_anode2875w[2] & w_data2807w[2]), (w_anode2875w[1] & (~ w_data2807w[1])), (w_anode2875w[0] & w_data2807w[0]), w_anode2809w[1]},
		w_anode2885w = {(w_anode2885w[2] & w_data2807w[2]), (w_anode2885w[1] & w_data2807w[1]), (w_anode2885w[0] & (~ w_data2807w[0])), w_anode2809w[1]},
		w_anode2895w = {(w_anode2895w[2] & w_data2807w[2]), (w_anode2895w[1] & w_data2807w[1]), (w_anode2895w[0] & w_data2807w[0]), w_anode2809w[1]},
		w_anode2907w = {(w_anode2907w[0] & data_wire[3]), enable_wire},
		w_anode2914w = {(w_anode2914w[2] & (~ w_data2807w[2])), (w_anode2914w[1] & (~ w_data2807w[1])), (w_anode2914w[0] & (~ w_data2807w[0])), w_anode2907w[1]},
		w_anode2925w = {(w_anode2925w[2] & (~ w_data2807w[2])), (w_anode2925w[1] & (~ w_data2807w[1])), (w_anode2925w[0] & w_data2807w[0]), w_anode2907w[1]},
		w_anode2935w = {(w_anode2935w[2] & (~ w_data2807w[2])), (w_anode2935w[1] & w_data2807w[1]), (w_anode2935w[0] & (~ w_data2807w[0])), w_anode2907w[1]},
		w_anode2945w = {(w_anode2945w[2] & (~ w_data2807w[2])), (w_anode2945w[1] & w_data2807w[1]), (w_anode2945w[0] & w_data2807w[0]), w_anode2907w[1]},
		w_anode2955w = {(w_anode2955w[2] & w_data2807w[2]), (w_anode2955w[1] & (~ w_data2807w[1])), (w_anode2955w[0] & (~ w_data2807w[0])), w_anode2907w[1]},
		w_anode2965w = {(w_anode2965w[2] & w_data2807w[2]), (w_anode2965w[1] & (~ w_data2807w[1])), (w_anode2965w[0] & w_data2807w[0]), w_anode2907w[1]},
		w_anode2975w = {(w_anode2975w[2] & w_data2807w[2]), (w_anode2975w[1] & w_data2807w[1]), (w_anode2975w[0] & (~ w_data2807w[0])), w_anode2907w[1]},
		w_anode2985w = {(w_anode2985w[2] & w_data2807w[2]), (w_anode2985w[1] & w_data2807w[1]), (w_anode2985w[0] & w_data2807w[0]), w_anode2907w[1]},
		w_data2807w = data_wire[2:0];
endmodule //dpram_cart_prg_decode


//lpm_mux DEVICE_FAMILY="Cyclone V" LPM_SIZE=16 LPM_WIDTH=8 LPM_WIDTHS=4 data result sel
//VERSION_BEGIN 21.1 cbx_lpm_mux 2021:10:21:11:03:22:SJ cbx_mgl 2021:10:21:11:03:46:SJ  VERSION_END

//synthesis_resources = lut 40 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  dpram_cart_prg_mux
	( 
	data,
	result,
	sel) /* synthesis synthesis_clearbox=1 */;
	input   [127:0]  data;
	output   [7:0]  result;
	input   [3:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [127:0]  data;
	tri0   [3:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire	wire_l1_w0_n0_mux_dataout;
	wire	wire_l1_w0_n1_mux_dataout;
	wire	wire_l1_w0_n2_mux_dataout;
	wire	wire_l1_w0_n3_mux_dataout;
	wire	wire_l1_w0_n4_mux_dataout;
	wire	wire_l1_w0_n5_mux_dataout;
	wire	wire_l1_w0_n6_mux_dataout;
	wire	wire_l1_w0_n7_mux_dataout;
	wire	wire_l1_w1_n0_mux_dataout;
	wire	wire_l1_w1_n1_mux_dataout;
	wire	wire_l1_w1_n2_mux_dataout;
	wire	wire_l1_w1_n3_mux_dataout;
	wire	wire_l1_w1_n4_mux_dataout;
	wire	wire_l1_w1_n5_mux_dataout;
	wire	wire_l1_w1_n6_mux_dataout;
	wire	wire_l1_w1_n7_mux_dataout;
	wire	wire_l1_w2_n0_mux_dataout;
	wire	wire_l1_w2_n1_mux_dataout;
	wire	wire_l1_w2_n2_mux_dataout;
	wire	wire_l1_w2_n3_mux_dataout;
	wire	wire_l1_w2_n4_mux_dataout;
	wire	wire_l1_w2_n5_mux_dataout;
	wire	wire_l1_w2_n6_mux_dataout;
	wire	wire_l1_w2_n7_mux_dataout;
	wire	wire_l1_w3_n0_mux_dataout;
	wire	wire_l1_w3_n1_mux_dataout;
	wire	wire_l1_w3_n2_mux_dataout;
	wire	wire_l1_w3_n3_mux_dataout;
	wire	wire_l1_w3_n4_mux_dataout;
	wire	wire_l1_w3_n5_mux_dataout;
	wire	wire_l1_w3_n6_mux_dataout;
	wire	wire_l1_w3_n7_mux_dataout;
	wire	wire_l1_w4_n0_mux_dataout;
	wire	wire_l1_w4_n1_mux_dataout;
	wire	wire_l1_w4_n2_mux_dataout;
	wire	wire_l1_w4_n3_mux_dataout;
	wire	wire_l1_w4_n4_mux_dataout;
	wire	wire_l1_w4_n5_mux_dataout;
	wire	wire_l1_w4_n6_mux_dataout;
	wire	wire_l1_w4_n7_mux_dataout;
	wire	wire_l1_w5_n0_mux_dataout;
	wire	wire_l1_w5_n1_mux_dataout;
	wire	wire_l1_w5_n2_mux_dataout;
	wire	wire_l1_w5_n3_mux_dataout;
	wire	wire_l1_w5_n4_mux_dataout;
	wire	wire_l1_w5_n5_mux_dataout;
	wire	wire_l1_w5_n6_mux_dataout;
	wire	wire_l1_w5_n7_mux_dataout;
	wire	wire_l1_w6_n0_mux_dataout;
	wire	wire_l1_w6_n1_mux_dataout;
	wire	wire_l1_w6_n2_mux_dataout;
	wire	wire_l1_w6_n3_mux_dataout;
	wire	wire_l1_w6_n4_mux_dataout;
	wire	wire_l1_w6_n5_mux_dataout;
	wire	wire_l1_w6_n6_mux_dataout;
	wire	wire_l1_w6_n7_mux_dataout;
	wire	wire_l1_w7_n0_mux_dataout;
	wire	wire_l1_w7_n1_mux_dataout;
	wire	wire_l1_w7_n2_mux_dataout;
	wire	wire_l1_w7_n3_mux_dataout;
	wire	wire_l1_w7_n4_mux_dataout;
	wire	wire_l1_w7_n5_mux_dataout;
	wire	wire_l1_w7_n6_mux_dataout;
	wire	wire_l1_w7_n7_mux_dataout;
	wire	wire_l2_w0_n0_mux_dataout;
	wire	wire_l2_w0_n1_mux_dataout;
	wire	wire_l2_w0_n2_mux_dataout;
	wire	wire_l2_w0_n3_mux_dataout;
	wire	wire_l2_w1_n0_mux_dataout;
	wire	wire_l2_w1_n1_mux_dataout;
	wire	wire_l2_w1_n2_mux_dataout;
	wire	wire_l2_w1_n3_mux_dataout;
	wire	wire_l2_w2_n0_mux_dataout;
	wire	wire_l2_w2_n1_mux_dataout;
	wire	wire_l2_w2_n2_mux_dataout;
	wire	wire_l2_w2_n3_mux_dataout;
	wire	wire_l2_w3_n0_mux_dataout;
	wire	wire_l2_w3_n1_mux_dataout;
	wire	wire_l2_w3_n2_mux_dataout;
	wire	wire_l2_w3_n3_mux_dataout;
	wire	wire_l2_w4_n0_mux_dataout;
	wire	wire_l2_w4_n1_mux_dataout;
	wire	wire_l2_w4_n2_mux_dataout;
	wire	wire_l2_w4_n3_mux_dataout;
	wire	wire_l2_w5_n0_mux_dataout;
	wire	wire_l2_w5_n1_mux_dataout;
	wire	wire_l2_w5_n2_mux_dataout;
	wire	wire_l2_w5_n3_mux_dataout;
	wire	wire_l2_w6_n0_mux_dataout;
	wire	wire_l2_w6_n1_mux_dataout;
	wire	wire_l2_w6_n2_mux_dataout;
	wire	wire_l2_w6_n3_mux_dataout;
	wire	wire_l2_w7_n0_mux_dataout;
	wire	wire_l2_w7_n1_mux_dataout;
	wire	wire_l2_w7_n2_mux_dataout;
	wire	wire_l2_w7_n3_mux_dataout;
	wire	wire_l3_w0_n0_mux_dataout;
	wire	wire_l3_w0_n1_mux_dataout;
	wire	wire_l3_w1_n0_mux_dataout;
	wire	wire_l3_w1_n1_mux_dataout;
	wire	wire_l3_w2_n0_mux_dataout;
	wire	wire_l3_w2_n1_mux_dataout;
	wire	wire_l3_w3_n0_mux_dataout;
	wire	wire_l3_w3_n1_mux_dataout;
	wire	wire_l3_w4_n0_mux_dataout;
	wire	wire_l3_w4_n1_mux_dataout;
	wire	wire_l3_w5_n0_mux_dataout;
	wire	wire_l3_w5_n1_mux_dataout;
	wire	wire_l3_w6_n0_mux_dataout;
	wire	wire_l3_w6_n1_mux_dataout;
	wire	wire_l3_w7_n0_mux_dataout;
	wire	wire_l3_w7_n1_mux_dataout;
	wire	wire_l4_w0_n0_mux_dataout;
	wire	wire_l4_w1_n0_mux_dataout;
	wire	wire_l4_w2_n0_mux_dataout;
	wire	wire_l4_w3_n0_mux_dataout;
	wire	wire_l4_w4_n0_mux_dataout;
	wire	wire_l4_w5_n0_mux_dataout;
	wire	wire_l4_w6_n0_mux_dataout;
	wire	wire_l4_w7_n0_mux_dataout;
	wire  [239:0]  data_wire;
	wire  [7:0]  result_wire_ext;
	wire  [15:0]  sel_wire;

	assign		wire_l1_w0_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[8] : data_wire[0];
	assign		wire_l1_w0_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[24] : data_wire[16];
	assign		wire_l1_w0_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[40] : data_wire[32];
	assign		wire_l1_w0_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[56] : data_wire[48];
	assign		wire_l1_w0_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[72] : data_wire[64];
	assign		wire_l1_w0_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[88] : data_wire[80];
	assign		wire_l1_w0_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[104] : data_wire[96];
	assign		wire_l1_w0_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[120] : data_wire[112];
	assign		wire_l1_w1_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[9] : data_wire[1];
	assign		wire_l1_w1_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[25] : data_wire[17];
	assign		wire_l1_w1_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[41] : data_wire[33];
	assign		wire_l1_w1_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[57] : data_wire[49];
	assign		wire_l1_w1_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[73] : data_wire[65];
	assign		wire_l1_w1_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[89] : data_wire[81];
	assign		wire_l1_w1_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[105] : data_wire[97];
	assign		wire_l1_w1_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[121] : data_wire[113];
	assign		wire_l1_w2_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[10] : data_wire[2];
	assign		wire_l1_w2_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[26] : data_wire[18];
	assign		wire_l1_w2_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[42] : data_wire[34];
	assign		wire_l1_w2_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[58] : data_wire[50];
	assign		wire_l1_w2_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[74] : data_wire[66];
	assign		wire_l1_w2_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[90] : data_wire[82];
	assign		wire_l1_w2_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[106] : data_wire[98];
	assign		wire_l1_w2_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[122] : data_wire[114];
	assign		wire_l1_w3_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[11] : data_wire[3];
	assign		wire_l1_w3_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[27] : data_wire[19];
	assign		wire_l1_w3_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[43] : data_wire[35];
	assign		wire_l1_w3_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[59] : data_wire[51];
	assign		wire_l1_w3_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[75] : data_wire[67];
	assign		wire_l1_w3_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[91] : data_wire[83];
	assign		wire_l1_w3_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[107] : data_wire[99];
	assign		wire_l1_w3_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[123] : data_wire[115];
	assign		wire_l1_w4_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[12] : data_wire[4];
	assign		wire_l1_w4_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[28] : data_wire[20];
	assign		wire_l1_w4_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[44] : data_wire[36];
	assign		wire_l1_w4_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[60] : data_wire[52];
	assign		wire_l1_w4_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[76] : data_wire[68];
	assign		wire_l1_w4_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[92] : data_wire[84];
	assign		wire_l1_w4_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[108] : data_wire[100];
	assign		wire_l1_w4_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[124] : data_wire[116];
	assign		wire_l1_w5_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[13] : data_wire[5];
	assign		wire_l1_w5_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[29] : data_wire[21];
	assign		wire_l1_w5_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[45] : data_wire[37];
	assign		wire_l1_w5_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[61] : data_wire[53];
	assign		wire_l1_w5_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[77] : data_wire[69];
	assign		wire_l1_w5_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[93] : data_wire[85];
	assign		wire_l1_w5_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[109] : data_wire[101];
	assign		wire_l1_w5_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[125] : data_wire[117];
	assign		wire_l1_w6_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[14] : data_wire[6];
	assign		wire_l1_w6_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[30] : data_wire[22];
	assign		wire_l1_w6_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[46] : data_wire[38];
	assign		wire_l1_w6_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[62] : data_wire[54];
	assign		wire_l1_w6_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[78] : data_wire[70];
	assign		wire_l1_w6_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[94] : data_wire[86];
	assign		wire_l1_w6_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[110] : data_wire[102];
	assign		wire_l1_w6_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[126] : data_wire[118];
	assign		wire_l1_w7_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[15] : data_wire[7];
	assign		wire_l1_w7_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[31] : data_wire[23];
	assign		wire_l1_w7_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[47] : data_wire[39];
	assign		wire_l1_w7_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[63] : data_wire[55];
	assign		wire_l1_w7_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[79] : data_wire[71];
	assign		wire_l1_w7_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[95] : data_wire[87];
	assign		wire_l1_w7_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[111] : data_wire[103];
	assign		wire_l1_w7_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[127] : data_wire[119];
	assign		wire_l2_w0_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[129] : data_wire[128];
	assign		wire_l2_w0_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[131] : data_wire[130];
	assign		wire_l2_w0_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[133] : data_wire[132];
	assign		wire_l2_w0_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[135] : data_wire[134];
	assign		wire_l2_w1_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[137] : data_wire[136];
	assign		wire_l2_w1_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[139] : data_wire[138];
	assign		wire_l2_w1_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[141] : data_wire[140];
	assign		wire_l2_w1_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[143] : data_wire[142];
	assign		wire_l2_w2_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[145] : data_wire[144];
	assign		wire_l2_w2_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[147] : data_wire[146];
	assign		wire_l2_w2_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[149] : data_wire[148];
	assign		wire_l2_w2_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[151] : data_wire[150];
	assign		wire_l2_w3_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[153] : data_wire[152];
	assign		wire_l2_w3_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[155] : data_wire[154];
	assign		wire_l2_w3_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[157] : data_wire[156];
	assign		wire_l2_w3_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[159] : data_wire[158];
	assign		wire_l2_w4_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[161] : data_wire[160];
	assign		wire_l2_w4_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[163] : data_wire[162];
	assign		wire_l2_w4_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[165] : data_wire[164];
	assign		wire_l2_w4_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[167] : data_wire[166];
	assign		wire_l2_w5_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[169] : data_wire[168];
	assign		wire_l2_w5_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[171] : data_wire[170];
	assign		wire_l2_w5_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[173] : data_wire[172];
	assign		wire_l2_w5_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[175] : data_wire[174];
	assign		wire_l2_w6_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[177] : data_wire[176];
	assign		wire_l2_w6_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[179] : data_wire[178];
	assign		wire_l2_w6_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[181] : data_wire[180];
	assign		wire_l2_w6_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[183] : data_wire[182];
	assign		wire_l2_w7_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[185] : data_wire[184];
	assign		wire_l2_w7_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[187] : data_wire[186];
	assign		wire_l2_w7_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[189] : data_wire[188];
	assign		wire_l2_w7_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[191] : data_wire[190];
	assign		wire_l3_w0_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[193] : data_wire[192];
	assign		wire_l3_w0_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[195] : data_wire[194];
	assign		wire_l3_w1_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[197] : data_wire[196];
	assign		wire_l3_w1_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[199] : data_wire[198];
	assign		wire_l3_w2_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[201] : data_wire[200];
	assign		wire_l3_w2_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[203] : data_wire[202];
	assign		wire_l3_w3_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[205] : data_wire[204];
	assign		wire_l3_w3_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[207] : data_wire[206];
	assign		wire_l3_w4_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[209] : data_wire[208];
	assign		wire_l3_w4_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[211] : data_wire[210];
	assign		wire_l3_w5_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[213] : data_wire[212];
	assign		wire_l3_w5_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[215] : data_wire[214];
	assign		wire_l3_w6_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[217] : data_wire[216];
	assign		wire_l3_w6_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[219] : data_wire[218];
	assign		wire_l3_w7_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[221] : data_wire[220];
	assign		wire_l3_w7_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[223] : data_wire[222];
	assign		wire_l4_w0_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[225] : data_wire[224];
	assign		wire_l4_w1_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[227] : data_wire[226];
	assign		wire_l4_w2_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[229] : data_wire[228];
	assign		wire_l4_w3_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[231] : data_wire[230];
	assign		wire_l4_w4_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[233] : data_wire[232];
	assign		wire_l4_w5_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[235] : data_wire[234];
	assign		wire_l4_w6_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[237] : data_wire[236];
	assign		wire_l4_w7_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[239] : data_wire[238];
	assign
		data_wire = {wire_l3_w7_n1_mux_dataout, wire_l3_w7_n0_mux_dataout, wire_l3_w6_n1_mux_dataout, wire_l3_w6_n0_mux_dataout, wire_l3_w5_n1_mux_dataout, wire_l3_w5_n0_mux_dataout, wire_l3_w4_n1_mux_dataout, wire_l3_w4_n0_mux_dataout, wire_l3_w3_n1_mux_dataout, wire_l3_w3_n0_mux_dataout, wire_l3_w2_n1_mux_dataout, wire_l3_w2_n0_mux_dataout, wire_l3_w1_n1_mux_dataout, wire_l3_w1_n0_mux_dataout, wire_l3_w0_n1_mux_dataout, wire_l3_w0_n0_mux_dataout, wire_l2_w7_n3_mux_dataout, wire_l2_w7_n2_mux_dataout, wire_l2_w7_n1_mux_dataout, wire_l2_w7_n0_mux_dataout, wire_l2_w6_n3_mux_dataout, wire_l2_w6_n2_mux_dataout, wire_l2_w6_n1_mux_dataout, wire_l2_w6_n0_mux_dataout, wire_l2_w5_n3_mux_dataout, wire_l2_w5_n2_mux_dataout, wire_l2_w5_n1_mux_dataout, wire_l2_w5_n0_mux_dataout, wire_l2_w4_n3_mux_dataout, wire_l2_w4_n2_mux_dataout, wire_l2_w4_n1_mux_dataout, wire_l2_w4_n0_mux_dataout, wire_l2_w3_n3_mux_dataout, wire_l2_w3_n2_mux_dataout, wire_l2_w3_n1_mux_dataout, wire_l2_w3_n0_mux_dataout, wire_l2_w2_n3_mux_dataout, wire_l2_w2_n2_mux_dataout, wire_l2_w2_n1_mux_dataout, wire_l2_w2_n0_mux_dataout, wire_l2_w1_n3_mux_dataout, wire_l2_w1_n2_mux_dataout, wire_l2_w1_n1_mux_dataout, wire_l2_w1_n0_mux_dataout, wire_l2_w0_n3_mux_dataout, wire_l2_w0_n2_mux_dataout, wire_l2_w0_n1_mux_dataout, wire_l2_w0_n0_mux_dataout, wire_l1_w7_n7_mux_dataout, wire_l1_w7_n6_mux_dataout, wire_l1_w7_n5_mux_dataout, wire_l1_w7_n4_mux_dataout, wire_l1_w7_n3_mux_dataout, wire_l1_w7_n2_mux_dataout, wire_l1_w7_n1_mux_dataout, wire_l1_w7_n0_mux_dataout, wire_l1_w6_n7_mux_dataout, wire_l1_w6_n6_mux_dataout, wire_l1_w6_n5_mux_dataout, wire_l1_w6_n4_mux_dataout, wire_l1_w6_n3_mux_dataout, wire_l1_w6_n2_mux_dataout, wire_l1_w6_n1_mux_dataout, wire_l1_w6_n0_mux_dataout, wire_l1_w5_n7_mux_dataout, wire_l1_w5_n6_mux_dataout, wire_l1_w5_n5_mux_dataout, wire_l1_w5_n4_mux_dataout, wire_l1_w5_n3_mux_dataout, wire_l1_w5_n2_mux_dataout, wire_l1_w5_n1_mux_dataout, wire_l1_w5_n0_mux_dataout, wire_l1_w4_n7_mux_dataout, wire_l1_w4_n6_mux_dataout, wire_l1_w4_n5_mux_dataout, wire_l1_w4_n4_mux_dataout
, wire_l1_w4_n3_mux_dataout, wire_l1_w4_n2_mux_dataout, wire_l1_w4_n1_mux_dataout, wire_l1_w4_n0_mux_dataout, wire_l1_w3_n7_mux_dataout, wire_l1_w3_n6_mux_dataout, wire_l1_w3_n5_mux_dataout, wire_l1_w3_n4_mux_dataout, wire_l1_w3_n3_mux_dataout, wire_l1_w3_n2_mux_dataout, wire_l1_w3_n1_mux_dataout, wire_l1_w3_n0_mux_dataout, wire_l1_w2_n7_mux_dataout, wire_l1_w2_n6_mux_dataout, wire_l1_w2_n5_mux_dataout, wire_l1_w2_n4_mux_dataout, wire_l1_w2_n3_mux_dataout, wire_l1_w2_n2_mux_dataout, wire_l1_w2_n1_mux_dataout, wire_l1_w2_n0_mux_dataout, wire_l1_w1_n7_mux_dataout, wire_l1_w1_n6_mux_dataout, wire_l1_w1_n5_mux_dataout, wire_l1_w1_n4_mux_dataout, wire_l1_w1_n3_mux_dataout, wire_l1_w1_n2_mux_dataout, wire_l1_w1_n1_mux_dataout, wire_l1_w1_n0_mux_dataout, wire_l1_w0_n7_mux_dataout, wire_l1_w0_n6_mux_dataout, wire_l1_w0_n5_mux_dataout, wire_l1_w0_n4_mux_dataout, wire_l1_w0_n3_mux_dataout, wire_l1_w0_n2_mux_dataout, wire_l1_w0_n1_mux_dataout, wire_l1_w0_n0_mux_dataout, data},
		result = result_wire_ext,
		result_wire_ext = {wire_l4_w7_n0_mux_dataout, wire_l4_w6_n0_mux_dataout, wire_l4_w5_n0_mux_dataout, wire_l4_w4_n0_mux_dataout, wire_l4_w3_n0_mux_dataout, wire_l4_w2_n0_mux_dataout, wire_l4_w1_n0_mux_dataout, wire_l4_w0_n0_mux_dataout},
		sel_wire = {sel[3], {4{1'b0}}, sel[2], {4{1'b0}}, sel[1], {4{1'b0}}, sel[0]};
endmodule //dpram_cart_prg_mux


//lpm_mux DEVICE_FAMILY="Cyclone V" LPM_SIZE=16 LPM_WIDTH=32 LPM_WIDTHS=4 data result sel
//VERSION_BEGIN 21.1 cbx_lpm_mux 2021:10:21:11:03:22:SJ cbx_mgl 2021:10:21:11:03:46:SJ  VERSION_END

//synthesis_resources = lut 160 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  dpram_cart_prg_mux1
	( 
	data,
	result,
	sel) /* synthesis synthesis_clearbox=1 */;
	input   [511:0]  data;
	output   [31:0]  result;
	input   [3:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [511:0]  data;
	tri0   [3:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire	wire_l1_w0_n0_mux_dataout;
	wire	wire_l1_w0_n1_mux_dataout;
	wire	wire_l1_w0_n2_mux_dataout;
	wire	wire_l1_w0_n3_mux_dataout;
	wire	wire_l1_w0_n4_mux_dataout;
	wire	wire_l1_w0_n5_mux_dataout;
	wire	wire_l1_w0_n6_mux_dataout;
	wire	wire_l1_w0_n7_mux_dataout;
	wire	wire_l1_w10_n0_mux_dataout;
	wire	wire_l1_w10_n1_mux_dataout;
	wire	wire_l1_w10_n2_mux_dataout;
	wire	wire_l1_w10_n3_mux_dataout;
	wire	wire_l1_w10_n4_mux_dataout;
	wire	wire_l1_w10_n5_mux_dataout;
	wire	wire_l1_w10_n6_mux_dataout;
	wire	wire_l1_w10_n7_mux_dataout;
	wire	wire_l1_w11_n0_mux_dataout;
	wire	wire_l1_w11_n1_mux_dataout;
	wire	wire_l1_w11_n2_mux_dataout;
	wire	wire_l1_w11_n3_mux_dataout;
	wire	wire_l1_w11_n4_mux_dataout;
	wire	wire_l1_w11_n5_mux_dataout;
	wire	wire_l1_w11_n6_mux_dataout;
	wire	wire_l1_w11_n7_mux_dataout;
	wire	wire_l1_w12_n0_mux_dataout;
	wire	wire_l1_w12_n1_mux_dataout;
	wire	wire_l1_w12_n2_mux_dataout;
	wire	wire_l1_w12_n3_mux_dataout;
	wire	wire_l1_w12_n4_mux_dataout;
	wire	wire_l1_w12_n5_mux_dataout;
	wire	wire_l1_w12_n6_mux_dataout;
	wire	wire_l1_w12_n7_mux_dataout;
	wire	wire_l1_w13_n0_mux_dataout;
	wire	wire_l1_w13_n1_mux_dataout;
	wire	wire_l1_w13_n2_mux_dataout;
	wire	wire_l1_w13_n3_mux_dataout;
	wire	wire_l1_w13_n4_mux_dataout;
	wire	wire_l1_w13_n5_mux_dataout;
	wire	wire_l1_w13_n6_mux_dataout;
	wire	wire_l1_w13_n7_mux_dataout;
	wire	wire_l1_w14_n0_mux_dataout;
	wire	wire_l1_w14_n1_mux_dataout;
	wire	wire_l1_w14_n2_mux_dataout;
	wire	wire_l1_w14_n3_mux_dataout;
	wire	wire_l1_w14_n4_mux_dataout;
	wire	wire_l1_w14_n5_mux_dataout;
	wire	wire_l1_w14_n6_mux_dataout;
	wire	wire_l1_w14_n7_mux_dataout;
	wire	wire_l1_w15_n0_mux_dataout;
	wire	wire_l1_w15_n1_mux_dataout;
	wire	wire_l1_w15_n2_mux_dataout;
	wire	wire_l1_w15_n3_mux_dataout;
	wire	wire_l1_w15_n4_mux_dataout;
	wire	wire_l1_w15_n5_mux_dataout;
	wire	wire_l1_w15_n6_mux_dataout;
	wire	wire_l1_w15_n7_mux_dataout;
	wire	wire_l1_w16_n0_mux_dataout;
	wire	wire_l1_w16_n1_mux_dataout;
	wire	wire_l1_w16_n2_mux_dataout;
	wire	wire_l1_w16_n3_mux_dataout;
	wire	wire_l1_w16_n4_mux_dataout;
	wire	wire_l1_w16_n5_mux_dataout;
	wire	wire_l1_w16_n6_mux_dataout;
	wire	wire_l1_w16_n7_mux_dataout;
	wire	wire_l1_w17_n0_mux_dataout;
	wire	wire_l1_w17_n1_mux_dataout;
	wire	wire_l1_w17_n2_mux_dataout;
	wire	wire_l1_w17_n3_mux_dataout;
	wire	wire_l1_w17_n4_mux_dataout;
	wire	wire_l1_w17_n5_mux_dataout;
	wire	wire_l1_w17_n6_mux_dataout;
	wire	wire_l1_w17_n7_mux_dataout;
	wire	wire_l1_w18_n0_mux_dataout;
	wire	wire_l1_w18_n1_mux_dataout;
	wire	wire_l1_w18_n2_mux_dataout;
	wire	wire_l1_w18_n3_mux_dataout;
	wire	wire_l1_w18_n4_mux_dataout;
	wire	wire_l1_w18_n5_mux_dataout;
	wire	wire_l1_w18_n6_mux_dataout;
	wire	wire_l1_w18_n7_mux_dataout;
	wire	wire_l1_w19_n0_mux_dataout;
	wire	wire_l1_w19_n1_mux_dataout;
	wire	wire_l1_w19_n2_mux_dataout;
	wire	wire_l1_w19_n3_mux_dataout;
	wire	wire_l1_w19_n4_mux_dataout;
	wire	wire_l1_w19_n5_mux_dataout;
	wire	wire_l1_w19_n6_mux_dataout;
	wire	wire_l1_w19_n7_mux_dataout;
	wire	wire_l1_w1_n0_mux_dataout;
	wire	wire_l1_w1_n1_mux_dataout;
	wire	wire_l1_w1_n2_mux_dataout;
	wire	wire_l1_w1_n3_mux_dataout;
	wire	wire_l1_w1_n4_mux_dataout;
	wire	wire_l1_w1_n5_mux_dataout;
	wire	wire_l1_w1_n6_mux_dataout;
	wire	wire_l1_w1_n7_mux_dataout;
	wire	wire_l1_w20_n0_mux_dataout;
	wire	wire_l1_w20_n1_mux_dataout;
	wire	wire_l1_w20_n2_mux_dataout;
	wire	wire_l1_w20_n3_mux_dataout;
	wire	wire_l1_w20_n4_mux_dataout;
	wire	wire_l1_w20_n5_mux_dataout;
	wire	wire_l1_w20_n6_mux_dataout;
	wire	wire_l1_w20_n7_mux_dataout;
	wire	wire_l1_w21_n0_mux_dataout;
	wire	wire_l1_w21_n1_mux_dataout;
	wire	wire_l1_w21_n2_mux_dataout;
	wire	wire_l1_w21_n3_mux_dataout;
	wire	wire_l1_w21_n4_mux_dataout;
	wire	wire_l1_w21_n5_mux_dataout;
	wire	wire_l1_w21_n6_mux_dataout;
	wire	wire_l1_w21_n7_mux_dataout;
	wire	wire_l1_w22_n0_mux_dataout;
	wire	wire_l1_w22_n1_mux_dataout;
	wire	wire_l1_w22_n2_mux_dataout;
	wire	wire_l1_w22_n3_mux_dataout;
	wire	wire_l1_w22_n4_mux_dataout;
	wire	wire_l1_w22_n5_mux_dataout;
	wire	wire_l1_w22_n6_mux_dataout;
	wire	wire_l1_w22_n7_mux_dataout;
	wire	wire_l1_w23_n0_mux_dataout;
	wire	wire_l1_w23_n1_mux_dataout;
	wire	wire_l1_w23_n2_mux_dataout;
	wire	wire_l1_w23_n3_mux_dataout;
	wire	wire_l1_w23_n4_mux_dataout;
	wire	wire_l1_w23_n5_mux_dataout;
	wire	wire_l1_w23_n6_mux_dataout;
	wire	wire_l1_w23_n7_mux_dataout;
	wire	wire_l1_w24_n0_mux_dataout;
	wire	wire_l1_w24_n1_mux_dataout;
	wire	wire_l1_w24_n2_mux_dataout;
	wire	wire_l1_w24_n3_mux_dataout;
	wire	wire_l1_w24_n4_mux_dataout;
	wire	wire_l1_w24_n5_mux_dataout;
	wire	wire_l1_w24_n6_mux_dataout;
	wire	wire_l1_w24_n7_mux_dataout;
	wire	wire_l1_w25_n0_mux_dataout;
	wire	wire_l1_w25_n1_mux_dataout;
	wire	wire_l1_w25_n2_mux_dataout;
	wire	wire_l1_w25_n3_mux_dataout;
	wire	wire_l1_w25_n4_mux_dataout;
	wire	wire_l1_w25_n5_mux_dataout;
	wire	wire_l1_w25_n6_mux_dataout;
	wire	wire_l1_w25_n7_mux_dataout;
	wire	wire_l1_w26_n0_mux_dataout;
	wire	wire_l1_w26_n1_mux_dataout;
	wire	wire_l1_w26_n2_mux_dataout;
	wire	wire_l1_w26_n3_mux_dataout;
	wire	wire_l1_w26_n4_mux_dataout;
	wire	wire_l1_w26_n5_mux_dataout;
	wire	wire_l1_w26_n6_mux_dataout;
	wire	wire_l1_w26_n7_mux_dataout;
	wire	wire_l1_w27_n0_mux_dataout;
	wire	wire_l1_w27_n1_mux_dataout;
	wire	wire_l1_w27_n2_mux_dataout;
	wire	wire_l1_w27_n3_mux_dataout;
	wire	wire_l1_w27_n4_mux_dataout;
	wire	wire_l1_w27_n5_mux_dataout;
	wire	wire_l1_w27_n6_mux_dataout;
	wire	wire_l1_w27_n7_mux_dataout;
	wire	wire_l1_w28_n0_mux_dataout;
	wire	wire_l1_w28_n1_mux_dataout;
	wire	wire_l1_w28_n2_mux_dataout;
	wire	wire_l1_w28_n3_mux_dataout;
	wire	wire_l1_w28_n4_mux_dataout;
	wire	wire_l1_w28_n5_mux_dataout;
	wire	wire_l1_w28_n6_mux_dataout;
	wire	wire_l1_w28_n7_mux_dataout;
	wire	wire_l1_w29_n0_mux_dataout;
	wire	wire_l1_w29_n1_mux_dataout;
	wire	wire_l1_w29_n2_mux_dataout;
	wire	wire_l1_w29_n3_mux_dataout;
	wire	wire_l1_w29_n4_mux_dataout;
	wire	wire_l1_w29_n5_mux_dataout;
	wire	wire_l1_w29_n6_mux_dataout;
	wire	wire_l1_w29_n7_mux_dataout;
	wire	wire_l1_w2_n0_mux_dataout;
	wire	wire_l1_w2_n1_mux_dataout;
	wire	wire_l1_w2_n2_mux_dataout;
	wire	wire_l1_w2_n3_mux_dataout;
	wire	wire_l1_w2_n4_mux_dataout;
	wire	wire_l1_w2_n5_mux_dataout;
	wire	wire_l1_w2_n6_mux_dataout;
	wire	wire_l1_w2_n7_mux_dataout;
	wire	wire_l1_w30_n0_mux_dataout;
	wire	wire_l1_w30_n1_mux_dataout;
	wire	wire_l1_w30_n2_mux_dataout;
	wire	wire_l1_w30_n3_mux_dataout;
	wire	wire_l1_w30_n4_mux_dataout;
	wire	wire_l1_w30_n5_mux_dataout;
	wire	wire_l1_w30_n6_mux_dataout;
	wire	wire_l1_w30_n7_mux_dataout;
	wire	wire_l1_w31_n0_mux_dataout;
	wire	wire_l1_w31_n1_mux_dataout;
	wire	wire_l1_w31_n2_mux_dataout;
	wire	wire_l1_w31_n3_mux_dataout;
	wire	wire_l1_w31_n4_mux_dataout;
	wire	wire_l1_w31_n5_mux_dataout;
	wire	wire_l1_w31_n6_mux_dataout;
	wire	wire_l1_w31_n7_mux_dataout;
	wire	wire_l1_w3_n0_mux_dataout;
	wire	wire_l1_w3_n1_mux_dataout;
	wire	wire_l1_w3_n2_mux_dataout;
	wire	wire_l1_w3_n3_mux_dataout;
	wire	wire_l1_w3_n4_mux_dataout;
	wire	wire_l1_w3_n5_mux_dataout;
	wire	wire_l1_w3_n6_mux_dataout;
	wire	wire_l1_w3_n7_mux_dataout;
	wire	wire_l1_w4_n0_mux_dataout;
	wire	wire_l1_w4_n1_mux_dataout;
	wire	wire_l1_w4_n2_mux_dataout;
	wire	wire_l1_w4_n3_mux_dataout;
	wire	wire_l1_w4_n4_mux_dataout;
	wire	wire_l1_w4_n5_mux_dataout;
	wire	wire_l1_w4_n6_mux_dataout;
	wire	wire_l1_w4_n7_mux_dataout;
	wire	wire_l1_w5_n0_mux_dataout;
	wire	wire_l1_w5_n1_mux_dataout;
	wire	wire_l1_w5_n2_mux_dataout;
	wire	wire_l1_w5_n3_mux_dataout;
	wire	wire_l1_w5_n4_mux_dataout;
	wire	wire_l1_w5_n5_mux_dataout;
	wire	wire_l1_w5_n6_mux_dataout;
	wire	wire_l1_w5_n7_mux_dataout;
	wire	wire_l1_w6_n0_mux_dataout;
	wire	wire_l1_w6_n1_mux_dataout;
	wire	wire_l1_w6_n2_mux_dataout;
	wire	wire_l1_w6_n3_mux_dataout;
	wire	wire_l1_w6_n4_mux_dataout;
	wire	wire_l1_w6_n5_mux_dataout;
	wire	wire_l1_w6_n6_mux_dataout;
	wire	wire_l1_w6_n7_mux_dataout;
	wire	wire_l1_w7_n0_mux_dataout;
	wire	wire_l1_w7_n1_mux_dataout;
	wire	wire_l1_w7_n2_mux_dataout;
	wire	wire_l1_w7_n3_mux_dataout;
	wire	wire_l1_w7_n4_mux_dataout;
	wire	wire_l1_w7_n5_mux_dataout;
	wire	wire_l1_w7_n6_mux_dataout;
	wire	wire_l1_w7_n7_mux_dataout;
	wire	wire_l1_w8_n0_mux_dataout;
	wire	wire_l1_w8_n1_mux_dataout;
	wire	wire_l1_w8_n2_mux_dataout;
	wire	wire_l1_w8_n3_mux_dataout;
	wire	wire_l1_w8_n4_mux_dataout;
	wire	wire_l1_w8_n5_mux_dataout;
	wire	wire_l1_w8_n6_mux_dataout;
	wire	wire_l1_w8_n7_mux_dataout;
	wire	wire_l1_w9_n0_mux_dataout;
	wire	wire_l1_w9_n1_mux_dataout;
	wire	wire_l1_w9_n2_mux_dataout;
	wire	wire_l1_w9_n3_mux_dataout;
	wire	wire_l1_w9_n4_mux_dataout;
	wire	wire_l1_w9_n5_mux_dataout;
	wire	wire_l1_w9_n6_mux_dataout;
	wire	wire_l1_w9_n7_mux_dataout;
	wire	wire_l2_w0_n0_mux_dataout;
	wire	wire_l2_w0_n1_mux_dataout;
	wire	wire_l2_w0_n2_mux_dataout;
	wire	wire_l2_w0_n3_mux_dataout;
	wire	wire_l2_w10_n0_mux_dataout;
	wire	wire_l2_w10_n1_mux_dataout;
	wire	wire_l2_w10_n2_mux_dataout;
	wire	wire_l2_w10_n3_mux_dataout;
	wire	wire_l2_w11_n0_mux_dataout;
	wire	wire_l2_w11_n1_mux_dataout;
	wire	wire_l2_w11_n2_mux_dataout;
	wire	wire_l2_w11_n3_mux_dataout;
	wire	wire_l2_w12_n0_mux_dataout;
	wire	wire_l2_w12_n1_mux_dataout;
	wire	wire_l2_w12_n2_mux_dataout;
	wire	wire_l2_w12_n3_mux_dataout;
	wire	wire_l2_w13_n0_mux_dataout;
	wire	wire_l2_w13_n1_mux_dataout;
	wire	wire_l2_w13_n2_mux_dataout;
	wire	wire_l2_w13_n3_mux_dataout;
	wire	wire_l2_w14_n0_mux_dataout;
	wire	wire_l2_w14_n1_mux_dataout;
	wire	wire_l2_w14_n2_mux_dataout;
	wire	wire_l2_w14_n3_mux_dataout;
	wire	wire_l2_w15_n0_mux_dataout;
	wire	wire_l2_w15_n1_mux_dataout;
	wire	wire_l2_w15_n2_mux_dataout;
	wire	wire_l2_w15_n3_mux_dataout;
	wire	wire_l2_w16_n0_mux_dataout;
	wire	wire_l2_w16_n1_mux_dataout;
	wire	wire_l2_w16_n2_mux_dataout;
	wire	wire_l2_w16_n3_mux_dataout;
	wire	wire_l2_w17_n0_mux_dataout;
	wire	wire_l2_w17_n1_mux_dataout;
	wire	wire_l2_w17_n2_mux_dataout;
	wire	wire_l2_w17_n3_mux_dataout;
	wire	wire_l2_w18_n0_mux_dataout;
	wire	wire_l2_w18_n1_mux_dataout;
	wire	wire_l2_w18_n2_mux_dataout;
	wire	wire_l2_w18_n3_mux_dataout;
	wire	wire_l2_w19_n0_mux_dataout;
	wire	wire_l2_w19_n1_mux_dataout;
	wire	wire_l2_w19_n2_mux_dataout;
	wire	wire_l2_w19_n3_mux_dataout;
	wire	wire_l2_w1_n0_mux_dataout;
	wire	wire_l2_w1_n1_mux_dataout;
	wire	wire_l2_w1_n2_mux_dataout;
	wire	wire_l2_w1_n3_mux_dataout;
	wire	wire_l2_w20_n0_mux_dataout;
	wire	wire_l2_w20_n1_mux_dataout;
	wire	wire_l2_w20_n2_mux_dataout;
	wire	wire_l2_w20_n3_mux_dataout;
	wire	wire_l2_w21_n0_mux_dataout;
	wire	wire_l2_w21_n1_mux_dataout;
	wire	wire_l2_w21_n2_mux_dataout;
	wire	wire_l2_w21_n3_mux_dataout;
	wire	wire_l2_w22_n0_mux_dataout;
	wire	wire_l2_w22_n1_mux_dataout;
	wire	wire_l2_w22_n2_mux_dataout;
	wire	wire_l2_w22_n3_mux_dataout;
	wire	wire_l2_w23_n0_mux_dataout;
	wire	wire_l2_w23_n1_mux_dataout;
	wire	wire_l2_w23_n2_mux_dataout;
	wire	wire_l2_w23_n3_mux_dataout;
	wire	wire_l2_w24_n0_mux_dataout;
	wire	wire_l2_w24_n1_mux_dataout;
	wire	wire_l2_w24_n2_mux_dataout;
	wire	wire_l2_w24_n3_mux_dataout;
	wire	wire_l2_w25_n0_mux_dataout;
	wire	wire_l2_w25_n1_mux_dataout;
	wire	wire_l2_w25_n2_mux_dataout;
	wire	wire_l2_w25_n3_mux_dataout;
	wire	wire_l2_w26_n0_mux_dataout;
	wire	wire_l2_w26_n1_mux_dataout;
	wire	wire_l2_w26_n2_mux_dataout;
	wire	wire_l2_w26_n3_mux_dataout;
	wire	wire_l2_w27_n0_mux_dataout;
	wire	wire_l2_w27_n1_mux_dataout;
	wire	wire_l2_w27_n2_mux_dataout;
	wire	wire_l2_w27_n3_mux_dataout;
	wire	wire_l2_w28_n0_mux_dataout;
	wire	wire_l2_w28_n1_mux_dataout;
	wire	wire_l2_w28_n2_mux_dataout;
	wire	wire_l2_w28_n3_mux_dataout;
	wire	wire_l2_w29_n0_mux_dataout;
	wire	wire_l2_w29_n1_mux_dataout;
	wire	wire_l2_w29_n2_mux_dataout;
	wire	wire_l2_w29_n3_mux_dataout;
	wire	wire_l2_w2_n0_mux_dataout;
	wire	wire_l2_w2_n1_mux_dataout;
	wire	wire_l2_w2_n2_mux_dataout;
	wire	wire_l2_w2_n3_mux_dataout;
	wire	wire_l2_w30_n0_mux_dataout;
	wire	wire_l2_w30_n1_mux_dataout;
	wire	wire_l2_w30_n2_mux_dataout;
	wire	wire_l2_w30_n3_mux_dataout;
	wire	wire_l2_w31_n0_mux_dataout;
	wire	wire_l2_w31_n1_mux_dataout;
	wire	wire_l2_w31_n2_mux_dataout;
	wire	wire_l2_w31_n3_mux_dataout;
	wire	wire_l2_w3_n0_mux_dataout;
	wire	wire_l2_w3_n1_mux_dataout;
	wire	wire_l2_w3_n2_mux_dataout;
	wire	wire_l2_w3_n3_mux_dataout;
	wire	wire_l2_w4_n0_mux_dataout;
	wire	wire_l2_w4_n1_mux_dataout;
	wire	wire_l2_w4_n2_mux_dataout;
	wire	wire_l2_w4_n3_mux_dataout;
	wire	wire_l2_w5_n0_mux_dataout;
	wire	wire_l2_w5_n1_mux_dataout;
	wire	wire_l2_w5_n2_mux_dataout;
	wire	wire_l2_w5_n3_mux_dataout;
	wire	wire_l2_w6_n0_mux_dataout;
	wire	wire_l2_w6_n1_mux_dataout;
	wire	wire_l2_w6_n2_mux_dataout;
	wire	wire_l2_w6_n3_mux_dataout;
	wire	wire_l2_w7_n0_mux_dataout;
	wire	wire_l2_w7_n1_mux_dataout;
	wire	wire_l2_w7_n2_mux_dataout;
	wire	wire_l2_w7_n3_mux_dataout;
	wire	wire_l2_w8_n0_mux_dataout;
	wire	wire_l2_w8_n1_mux_dataout;
	wire	wire_l2_w8_n2_mux_dataout;
	wire	wire_l2_w8_n3_mux_dataout;
	wire	wire_l2_w9_n0_mux_dataout;
	wire	wire_l2_w9_n1_mux_dataout;
	wire	wire_l2_w9_n2_mux_dataout;
	wire	wire_l2_w9_n3_mux_dataout;
	wire	wire_l3_w0_n0_mux_dataout;
	wire	wire_l3_w0_n1_mux_dataout;
	wire	wire_l3_w10_n0_mux_dataout;
	wire	wire_l3_w10_n1_mux_dataout;
	wire	wire_l3_w11_n0_mux_dataout;
	wire	wire_l3_w11_n1_mux_dataout;
	wire	wire_l3_w12_n0_mux_dataout;
	wire	wire_l3_w12_n1_mux_dataout;
	wire	wire_l3_w13_n0_mux_dataout;
	wire	wire_l3_w13_n1_mux_dataout;
	wire	wire_l3_w14_n0_mux_dataout;
	wire	wire_l3_w14_n1_mux_dataout;
	wire	wire_l3_w15_n0_mux_dataout;
	wire	wire_l3_w15_n1_mux_dataout;
	wire	wire_l3_w16_n0_mux_dataout;
	wire	wire_l3_w16_n1_mux_dataout;
	wire	wire_l3_w17_n0_mux_dataout;
	wire	wire_l3_w17_n1_mux_dataout;
	wire	wire_l3_w18_n0_mux_dataout;
	wire	wire_l3_w18_n1_mux_dataout;
	wire	wire_l3_w19_n0_mux_dataout;
	wire	wire_l3_w19_n1_mux_dataout;
	wire	wire_l3_w1_n0_mux_dataout;
	wire	wire_l3_w1_n1_mux_dataout;
	wire	wire_l3_w20_n0_mux_dataout;
	wire	wire_l3_w20_n1_mux_dataout;
	wire	wire_l3_w21_n0_mux_dataout;
	wire	wire_l3_w21_n1_mux_dataout;
	wire	wire_l3_w22_n0_mux_dataout;
	wire	wire_l3_w22_n1_mux_dataout;
	wire	wire_l3_w23_n0_mux_dataout;
	wire	wire_l3_w23_n1_mux_dataout;
	wire	wire_l3_w24_n0_mux_dataout;
	wire	wire_l3_w24_n1_mux_dataout;
	wire	wire_l3_w25_n0_mux_dataout;
	wire	wire_l3_w25_n1_mux_dataout;
	wire	wire_l3_w26_n0_mux_dataout;
	wire	wire_l3_w26_n1_mux_dataout;
	wire	wire_l3_w27_n0_mux_dataout;
	wire	wire_l3_w27_n1_mux_dataout;
	wire	wire_l3_w28_n0_mux_dataout;
	wire	wire_l3_w28_n1_mux_dataout;
	wire	wire_l3_w29_n0_mux_dataout;
	wire	wire_l3_w29_n1_mux_dataout;
	wire	wire_l3_w2_n0_mux_dataout;
	wire	wire_l3_w2_n1_mux_dataout;
	wire	wire_l3_w30_n0_mux_dataout;
	wire	wire_l3_w30_n1_mux_dataout;
	wire	wire_l3_w31_n0_mux_dataout;
	wire	wire_l3_w31_n1_mux_dataout;
	wire	wire_l3_w3_n0_mux_dataout;
	wire	wire_l3_w3_n1_mux_dataout;
	wire	wire_l3_w4_n0_mux_dataout;
	wire	wire_l3_w4_n1_mux_dataout;
	wire	wire_l3_w5_n0_mux_dataout;
	wire	wire_l3_w5_n1_mux_dataout;
	wire	wire_l3_w6_n0_mux_dataout;
	wire	wire_l3_w6_n1_mux_dataout;
	wire	wire_l3_w7_n0_mux_dataout;
	wire	wire_l3_w7_n1_mux_dataout;
	wire	wire_l3_w8_n0_mux_dataout;
	wire	wire_l3_w8_n1_mux_dataout;
	wire	wire_l3_w9_n0_mux_dataout;
	wire	wire_l3_w9_n1_mux_dataout;
	wire	wire_l4_w0_n0_mux_dataout;
	wire	wire_l4_w10_n0_mux_dataout;
	wire	wire_l4_w11_n0_mux_dataout;
	wire	wire_l4_w12_n0_mux_dataout;
	wire	wire_l4_w13_n0_mux_dataout;
	wire	wire_l4_w14_n0_mux_dataout;
	wire	wire_l4_w15_n0_mux_dataout;
	wire	wire_l4_w16_n0_mux_dataout;
	wire	wire_l4_w17_n0_mux_dataout;
	wire	wire_l4_w18_n0_mux_dataout;
	wire	wire_l4_w19_n0_mux_dataout;
	wire	wire_l4_w1_n0_mux_dataout;
	wire	wire_l4_w20_n0_mux_dataout;
	wire	wire_l4_w21_n0_mux_dataout;
	wire	wire_l4_w22_n0_mux_dataout;
	wire	wire_l4_w23_n0_mux_dataout;
	wire	wire_l4_w24_n0_mux_dataout;
	wire	wire_l4_w25_n0_mux_dataout;
	wire	wire_l4_w26_n0_mux_dataout;
	wire	wire_l4_w27_n0_mux_dataout;
	wire	wire_l4_w28_n0_mux_dataout;
	wire	wire_l4_w29_n0_mux_dataout;
	wire	wire_l4_w2_n0_mux_dataout;
	wire	wire_l4_w30_n0_mux_dataout;
	wire	wire_l4_w31_n0_mux_dataout;
	wire	wire_l4_w3_n0_mux_dataout;
	wire	wire_l4_w4_n0_mux_dataout;
	wire	wire_l4_w5_n0_mux_dataout;
	wire	wire_l4_w6_n0_mux_dataout;
	wire	wire_l4_w7_n0_mux_dataout;
	wire	wire_l4_w8_n0_mux_dataout;
	wire	wire_l4_w9_n0_mux_dataout;
	wire  [959:0]  data_wire;
	wire  [31:0]  result_wire_ext;
	wire  [15:0]  sel_wire;

	assign		wire_l1_w0_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[32] : data_wire[0];
	assign		wire_l1_w0_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[96] : data_wire[64];
	assign		wire_l1_w0_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[160] : data_wire[128];
	assign		wire_l1_w0_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[224] : data_wire[192];
	assign		wire_l1_w0_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[288] : data_wire[256];
	assign		wire_l1_w0_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[352] : data_wire[320];
	assign		wire_l1_w0_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[416] : data_wire[384];
	assign		wire_l1_w0_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[480] : data_wire[448];
	assign		wire_l1_w10_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[42] : data_wire[10];
	assign		wire_l1_w10_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[106] : data_wire[74];
	assign		wire_l1_w10_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[170] : data_wire[138];
	assign		wire_l1_w10_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[234] : data_wire[202];
	assign		wire_l1_w10_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[298] : data_wire[266];
	assign		wire_l1_w10_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[362] : data_wire[330];
	assign		wire_l1_w10_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[426] : data_wire[394];
	assign		wire_l1_w10_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[490] : data_wire[458];
	assign		wire_l1_w11_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[43] : data_wire[11];
	assign		wire_l1_w11_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[107] : data_wire[75];
	assign		wire_l1_w11_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[171] : data_wire[139];
	assign		wire_l1_w11_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[235] : data_wire[203];
	assign		wire_l1_w11_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[299] : data_wire[267];
	assign		wire_l1_w11_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[363] : data_wire[331];
	assign		wire_l1_w11_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[427] : data_wire[395];
	assign		wire_l1_w11_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[491] : data_wire[459];
	assign		wire_l1_w12_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[44] : data_wire[12];
	assign		wire_l1_w12_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[108] : data_wire[76];
	assign		wire_l1_w12_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[172] : data_wire[140];
	assign		wire_l1_w12_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[236] : data_wire[204];
	assign		wire_l1_w12_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[300] : data_wire[268];
	assign		wire_l1_w12_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[364] : data_wire[332];
	assign		wire_l1_w12_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[428] : data_wire[396];
	assign		wire_l1_w12_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[492] : data_wire[460];
	assign		wire_l1_w13_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[45] : data_wire[13];
	assign		wire_l1_w13_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[109] : data_wire[77];
	assign		wire_l1_w13_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[173] : data_wire[141];
	assign		wire_l1_w13_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[237] : data_wire[205];
	assign		wire_l1_w13_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[301] : data_wire[269];
	assign		wire_l1_w13_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[365] : data_wire[333];
	assign		wire_l1_w13_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[429] : data_wire[397];
	assign		wire_l1_w13_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[493] : data_wire[461];
	assign		wire_l1_w14_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[46] : data_wire[14];
	assign		wire_l1_w14_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[110] : data_wire[78];
	assign		wire_l1_w14_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[174] : data_wire[142];
	assign		wire_l1_w14_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[238] : data_wire[206];
	assign		wire_l1_w14_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[302] : data_wire[270];
	assign		wire_l1_w14_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[366] : data_wire[334];
	assign		wire_l1_w14_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[430] : data_wire[398];
	assign		wire_l1_w14_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[494] : data_wire[462];
	assign		wire_l1_w15_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[47] : data_wire[15];
	assign		wire_l1_w15_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[111] : data_wire[79];
	assign		wire_l1_w15_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[175] : data_wire[143];
	assign		wire_l1_w15_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[239] : data_wire[207];
	assign		wire_l1_w15_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[303] : data_wire[271];
	assign		wire_l1_w15_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[367] : data_wire[335];
	assign		wire_l1_w15_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[431] : data_wire[399];
	assign		wire_l1_w15_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[495] : data_wire[463];
	assign		wire_l1_w16_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[48] : data_wire[16];
	assign		wire_l1_w16_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[112] : data_wire[80];
	assign		wire_l1_w16_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[176] : data_wire[144];
	assign		wire_l1_w16_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[240] : data_wire[208];
	assign		wire_l1_w16_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[304] : data_wire[272];
	assign		wire_l1_w16_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[368] : data_wire[336];
	assign		wire_l1_w16_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[432] : data_wire[400];
	assign		wire_l1_w16_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[496] : data_wire[464];
	assign		wire_l1_w17_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[49] : data_wire[17];
	assign		wire_l1_w17_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[113] : data_wire[81];
	assign		wire_l1_w17_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[177] : data_wire[145];
	assign		wire_l1_w17_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[241] : data_wire[209];
	assign		wire_l1_w17_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[305] : data_wire[273];
	assign		wire_l1_w17_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[369] : data_wire[337];
	assign		wire_l1_w17_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[433] : data_wire[401];
	assign		wire_l1_w17_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[497] : data_wire[465];
	assign		wire_l1_w18_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[50] : data_wire[18];
	assign		wire_l1_w18_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[114] : data_wire[82];
	assign		wire_l1_w18_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[178] : data_wire[146];
	assign		wire_l1_w18_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[242] : data_wire[210];
	assign		wire_l1_w18_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[306] : data_wire[274];
	assign		wire_l1_w18_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[370] : data_wire[338];
	assign		wire_l1_w18_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[434] : data_wire[402];
	assign		wire_l1_w18_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[498] : data_wire[466];
	assign		wire_l1_w19_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[51] : data_wire[19];
	assign		wire_l1_w19_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[115] : data_wire[83];
	assign		wire_l1_w19_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[179] : data_wire[147];
	assign		wire_l1_w19_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[243] : data_wire[211];
	assign		wire_l1_w19_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[307] : data_wire[275];
	assign		wire_l1_w19_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[371] : data_wire[339];
	assign		wire_l1_w19_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[435] : data_wire[403];
	assign		wire_l1_w19_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[499] : data_wire[467];
	assign		wire_l1_w1_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[33] : data_wire[1];
	assign		wire_l1_w1_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[97] : data_wire[65];
	assign		wire_l1_w1_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[161] : data_wire[129];
	assign		wire_l1_w1_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[225] : data_wire[193];
	assign		wire_l1_w1_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[289] : data_wire[257];
	assign		wire_l1_w1_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[353] : data_wire[321];
	assign		wire_l1_w1_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[417] : data_wire[385];
	assign		wire_l1_w1_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[481] : data_wire[449];
	assign		wire_l1_w20_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[52] : data_wire[20];
	assign		wire_l1_w20_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[116] : data_wire[84];
	assign		wire_l1_w20_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[180] : data_wire[148];
	assign		wire_l1_w20_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[244] : data_wire[212];
	assign		wire_l1_w20_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[308] : data_wire[276];
	assign		wire_l1_w20_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[372] : data_wire[340];
	assign		wire_l1_w20_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[436] : data_wire[404];
	assign		wire_l1_w20_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[500] : data_wire[468];
	assign		wire_l1_w21_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[53] : data_wire[21];
	assign		wire_l1_w21_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[117] : data_wire[85];
	assign		wire_l1_w21_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[181] : data_wire[149];
	assign		wire_l1_w21_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[245] : data_wire[213];
	assign		wire_l1_w21_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[309] : data_wire[277];
	assign		wire_l1_w21_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[373] : data_wire[341];
	assign		wire_l1_w21_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[437] : data_wire[405];
	assign		wire_l1_w21_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[501] : data_wire[469];
	assign		wire_l1_w22_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[54] : data_wire[22];
	assign		wire_l1_w22_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[118] : data_wire[86];
	assign		wire_l1_w22_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[182] : data_wire[150];
	assign		wire_l1_w22_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[246] : data_wire[214];
	assign		wire_l1_w22_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[310] : data_wire[278];
	assign		wire_l1_w22_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[374] : data_wire[342];
	assign		wire_l1_w22_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[438] : data_wire[406];
	assign		wire_l1_w22_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[502] : data_wire[470];
	assign		wire_l1_w23_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[55] : data_wire[23];
	assign		wire_l1_w23_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[119] : data_wire[87];
	assign		wire_l1_w23_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[183] : data_wire[151];
	assign		wire_l1_w23_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[247] : data_wire[215];
	assign		wire_l1_w23_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[311] : data_wire[279];
	assign		wire_l1_w23_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[375] : data_wire[343];
	assign		wire_l1_w23_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[439] : data_wire[407];
	assign		wire_l1_w23_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[503] : data_wire[471];
	assign		wire_l1_w24_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[56] : data_wire[24];
	assign		wire_l1_w24_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[120] : data_wire[88];
	assign		wire_l1_w24_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[184] : data_wire[152];
	assign		wire_l1_w24_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[248] : data_wire[216];
	assign		wire_l1_w24_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[312] : data_wire[280];
	assign		wire_l1_w24_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[376] : data_wire[344];
	assign		wire_l1_w24_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[440] : data_wire[408];
	assign		wire_l1_w24_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[504] : data_wire[472];
	assign		wire_l1_w25_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[57] : data_wire[25];
	assign		wire_l1_w25_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[121] : data_wire[89];
	assign		wire_l1_w25_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[185] : data_wire[153];
	assign		wire_l1_w25_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[249] : data_wire[217];
	assign		wire_l1_w25_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[313] : data_wire[281];
	assign		wire_l1_w25_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[377] : data_wire[345];
	assign		wire_l1_w25_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[441] : data_wire[409];
	assign		wire_l1_w25_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[505] : data_wire[473];
	assign		wire_l1_w26_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[58] : data_wire[26];
	assign		wire_l1_w26_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[122] : data_wire[90];
	assign		wire_l1_w26_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[186] : data_wire[154];
	assign		wire_l1_w26_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[250] : data_wire[218];
	assign		wire_l1_w26_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[314] : data_wire[282];
	assign		wire_l1_w26_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[378] : data_wire[346];
	assign		wire_l1_w26_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[442] : data_wire[410];
	assign		wire_l1_w26_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[506] : data_wire[474];
	assign		wire_l1_w27_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[59] : data_wire[27];
	assign		wire_l1_w27_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[123] : data_wire[91];
	assign		wire_l1_w27_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[187] : data_wire[155];
	assign		wire_l1_w27_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[251] : data_wire[219];
	assign		wire_l1_w27_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[315] : data_wire[283];
	assign		wire_l1_w27_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[379] : data_wire[347];
	assign		wire_l1_w27_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[443] : data_wire[411];
	assign		wire_l1_w27_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[507] : data_wire[475];
	assign		wire_l1_w28_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[60] : data_wire[28];
	assign		wire_l1_w28_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[124] : data_wire[92];
	assign		wire_l1_w28_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[188] : data_wire[156];
	assign		wire_l1_w28_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[252] : data_wire[220];
	assign		wire_l1_w28_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[316] : data_wire[284];
	assign		wire_l1_w28_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[380] : data_wire[348];
	assign		wire_l1_w28_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[444] : data_wire[412];
	assign		wire_l1_w28_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[508] : data_wire[476];
	assign		wire_l1_w29_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[61] : data_wire[29];
	assign		wire_l1_w29_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[125] : data_wire[93];
	assign		wire_l1_w29_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[189] : data_wire[157];
	assign		wire_l1_w29_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[253] : data_wire[221];
	assign		wire_l1_w29_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[317] : data_wire[285];
	assign		wire_l1_w29_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[381] : data_wire[349];
	assign		wire_l1_w29_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[445] : data_wire[413];
	assign		wire_l1_w29_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[509] : data_wire[477];
	assign		wire_l1_w2_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[34] : data_wire[2];
	assign		wire_l1_w2_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[98] : data_wire[66];
	assign		wire_l1_w2_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[162] : data_wire[130];
	assign		wire_l1_w2_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[226] : data_wire[194];
	assign		wire_l1_w2_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[290] : data_wire[258];
	assign		wire_l1_w2_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[354] : data_wire[322];
	assign		wire_l1_w2_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[418] : data_wire[386];
	assign		wire_l1_w2_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[482] : data_wire[450];
	assign		wire_l1_w30_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[62] : data_wire[30];
	assign		wire_l1_w30_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[126] : data_wire[94];
	assign		wire_l1_w30_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[190] : data_wire[158];
	assign		wire_l1_w30_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[254] : data_wire[222];
	assign		wire_l1_w30_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[318] : data_wire[286];
	assign		wire_l1_w30_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[382] : data_wire[350];
	assign		wire_l1_w30_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[446] : data_wire[414];
	assign		wire_l1_w30_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[510] : data_wire[478];
	assign		wire_l1_w31_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[63] : data_wire[31];
	assign		wire_l1_w31_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[127] : data_wire[95];
	assign		wire_l1_w31_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[191] : data_wire[159];
	assign		wire_l1_w31_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[255] : data_wire[223];
	assign		wire_l1_w31_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[319] : data_wire[287];
	assign		wire_l1_w31_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[383] : data_wire[351];
	assign		wire_l1_w31_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[447] : data_wire[415];
	assign		wire_l1_w31_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[511] : data_wire[479];
	assign		wire_l1_w3_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[35] : data_wire[3];
	assign		wire_l1_w3_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[99] : data_wire[67];
	assign		wire_l1_w3_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[163] : data_wire[131];
	assign		wire_l1_w3_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[227] : data_wire[195];
	assign		wire_l1_w3_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[291] : data_wire[259];
	assign		wire_l1_w3_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[355] : data_wire[323];
	assign		wire_l1_w3_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[419] : data_wire[387];
	assign		wire_l1_w3_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[483] : data_wire[451];
	assign		wire_l1_w4_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[36] : data_wire[4];
	assign		wire_l1_w4_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[100] : data_wire[68];
	assign		wire_l1_w4_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[164] : data_wire[132];
	assign		wire_l1_w4_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[228] : data_wire[196];
	assign		wire_l1_w4_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[292] : data_wire[260];
	assign		wire_l1_w4_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[356] : data_wire[324];
	assign		wire_l1_w4_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[420] : data_wire[388];
	assign		wire_l1_w4_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[484] : data_wire[452];
	assign		wire_l1_w5_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[37] : data_wire[5];
	assign		wire_l1_w5_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[101] : data_wire[69];
	assign		wire_l1_w5_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[165] : data_wire[133];
	assign		wire_l1_w5_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[229] : data_wire[197];
	assign		wire_l1_w5_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[293] : data_wire[261];
	assign		wire_l1_w5_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[357] : data_wire[325];
	assign		wire_l1_w5_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[421] : data_wire[389];
	assign		wire_l1_w5_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[485] : data_wire[453];
	assign		wire_l1_w6_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[38] : data_wire[6];
	assign		wire_l1_w6_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[102] : data_wire[70];
	assign		wire_l1_w6_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[166] : data_wire[134];
	assign		wire_l1_w6_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[230] : data_wire[198];
	assign		wire_l1_w6_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[294] : data_wire[262];
	assign		wire_l1_w6_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[358] : data_wire[326];
	assign		wire_l1_w6_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[422] : data_wire[390];
	assign		wire_l1_w6_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[486] : data_wire[454];
	assign		wire_l1_w7_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[39] : data_wire[7];
	assign		wire_l1_w7_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[103] : data_wire[71];
	assign		wire_l1_w7_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[167] : data_wire[135];
	assign		wire_l1_w7_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[231] : data_wire[199];
	assign		wire_l1_w7_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[295] : data_wire[263];
	assign		wire_l1_w7_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[359] : data_wire[327];
	assign		wire_l1_w7_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[423] : data_wire[391];
	assign		wire_l1_w7_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[487] : data_wire[455];
	assign		wire_l1_w8_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[40] : data_wire[8];
	assign		wire_l1_w8_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[104] : data_wire[72];
	assign		wire_l1_w8_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[168] : data_wire[136];
	assign		wire_l1_w8_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[232] : data_wire[200];
	assign		wire_l1_w8_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[296] : data_wire[264];
	assign		wire_l1_w8_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[360] : data_wire[328];
	assign		wire_l1_w8_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[424] : data_wire[392];
	assign		wire_l1_w8_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[488] : data_wire[456];
	assign		wire_l1_w9_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[41] : data_wire[9];
	assign		wire_l1_w9_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[105] : data_wire[73];
	assign		wire_l1_w9_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[169] : data_wire[137];
	assign		wire_l1_w9_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[233] : data_wire[201];
	assign		wire_l1_w9_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[297] : data_wire[265];
	assign		wire_l1_w9_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[361] : data_wire[329];
	assign		wire_l1_w9_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[425] : data_wire[393];
	assign		wire_l1_w9_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[489] : data_wire[457];
	assign		wire_l2_w0_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[513] : data_wire[512];
	assign		wire_l2_w0_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[515] : data_wire[514];
	assign		wire_l2_w0_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[517] : data_wire[516];
	assign		wire_l2_w0_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[519] : data_wire[518];
	assign		wire_l2_w10_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[593] : data_wire[592];
	assign		wire_l2_w10_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[595] : data_wire[594];
	assign		wire_l2_w10_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[597] : data_wire[596];
	assign		wire_l2_w10_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[599] : data_wire[598];
	assign		wire_l2_w11_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[601] : data_wire[600];
	assign		wire_l2_w11_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[603] : data_wire[602];
	assign		wire_l2_w11_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[605] : data_wire[604];
	assign		wire_l2_w11_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[607] : data_wire[606];
	assign		wire_l2_w12_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[609] : data_wire[608];
	assign		wire_l2_w12_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[611] : data_wire[610];
	assign		wire_l2_w12_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[613] : data_wire[612];
	assign		wire_l2_w12_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[615] : data_wire[614];
	assign		wire_l2_w13_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[617] : data_wire[616];
	assign		wire_l2_w13_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[619] : data_wire[618];
	assign		wire_l2_w13_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[621] : data_wire[620];
	assign		wire_l2_w13_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[623] : data_wire[622];
	assign		wire_l2_w14_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[625] : data_wire[624];
	assign		wire_l2_w14_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[627] : data_wire[626];
	assign		wire_l2_w14_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[629] : data_wire[628];
	assign		wire_l2_w14_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[631] : data_wire[630];
	assign		wire_l2_w15_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[633] : data_wire[632];
	assign		wire_l2_w15_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[635] : data_wire[634];
	assign		wire_l2_w15_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[637] : data_wire[636];
	assign		wire_l2_w15_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[639] : data_wire[638];
	assign		wire_l2_w16_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[641] : data_wire[640];
	assign		wire_l2_w16_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[643] : data_wire[642];
	assign		wire_l2_w16_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[645] : data_wire[644];
	assign		wire_l2_w16_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[647] : data_wire[646];
	assign		wire_l2_w17_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[649] : data_wire[648];
	assign		wire_l2_w17_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[651] : data_wire[650];
	assign		wire_l2_w17_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[653] : data_wire[652];
	assign		wire_l2_w17_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[655] : data_wire[654];
	assign		wire_l2_w18_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[657] : data_wire[656];
	assign		wire_l2_w18_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[659] : data_wire[658];
	assign		wire_l2_w18_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[661] : data_wire[660];
	assign		wire_l2_w18_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[663] : data_wire[662];
	assign		wire_l2_w19_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[665] : data_wire[664];
	assign		wire_l2_w19_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[667] : data_wire[666];
	assign		wire_l2_w19_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[669] : data_wire[668];
	assign		wire_l2_w19_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[671] : data_wire[670];
	assign		wire_l2_w1_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[521] : data_wire[520];
	assign		wire_l2_w1_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[523] : data_wire[522];
	assign		wire_l2_w1_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[525] : data_wire[524];
	assign		wire_l2_w1_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[527] : data_wire[526];
	assign		wire_l2_w20_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[673] : data_wire[672];
	assign		wire_l2_w20_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[675] : data_wire[674];
	assign		wire_l2_w20_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[677] : data_wire[676];
	assign		wire_l2_w20_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[679] : data_wire[678];
	assign		wire_l2_w21_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[681] : data_wire[680];
	assign		wire_l2_w21_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[683] : data_wire[682];
	assign		wire_l2_w21_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[685] : data_wire[684];
	assign		wire_l2_w21_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[687] : data_wire[686];
	assign		wire_l2_w22_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[689] : data_wire[688];
	assign		wire_l2_w22_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[691] : data_wire[690];
	assign		wire_l2_w22_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[693] : data_wire[692];
	assign		wire_l2_w22_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[695] : data_wire[694];
	assign		wire_l2_w23_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[697] : data_wire[696];
	assign		wire_l2_w23_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[699] : data_wire[698];
	assign		wire_l2_w23_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[701] : data_wire[700];
	assign		wire_l2_w23_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[703] : data_wire[702];
	assign		wire_l2_w24_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[705] : data_wire[704];
	assign		wire_l2_w24_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[707] : data_wire[706];
	assign		wire_l2_w24_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[709] : data_wire[708];
	assign		wire_l2_w24_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[711] : data_wire[710];
	assign		wire_l2_w25_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[713] : data_wire[712];
	assign		wire_l2_w25_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[715] : data_wire[714];
	assign		wire_l2_w25_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[717] : data_wire[716];
	assign		wire_l2_w25_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[719] : data_wire[718];
	assign		wire_l2_w26_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[721] : data_wire[720];
	assign		wire_l2_w26_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[723] : data_wire[722];
	assign		wire_l2_w26_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[725] : data_wire[724];
	assign		wire_l2_w26_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[727] : data_wire[726];
	assign		wire_l2_w27_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[729] : data_wire[728];
	assign		wire_l2_w27_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[731] : data_wire[730];
	assign		wire_l2_w27_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[733] : data_wire[732];
	assign		wire_l2_w27_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[735] : data_wire[734];
	assign		wire_l2_w28_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[737] : data_wire[736];
	assign		wire_l2_w28_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[739] : data_wire[738];
	assign		wire_l2_w28_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[741] : data_wire[740];
	assign		wire_l2_w28_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[743] : data_wire[742];
	assign		wire_l2_w29_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[745] : data_wire[744];
	assign		wire_l2_w29_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[747] : data_wire[746];
	assign		wire_l2_w29_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[749] : data_wire[748];
	assign		wire_l2_w29_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[751] : data_wire[750];
	assign		wire_l2_w2_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[529] : data_wire[528];
	assign		wire_l2_w2_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[531] : data_wire[530];
	assign		wire_l2_w2_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[533] : data_wire[532];
	assign		wire_l2_w2_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[535] : data_wire[534];
	assign		wire_l2_w30_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[753] : data_wire[752];
	assign		wire_l2_w30_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[755] : data_wire[754];
	assign		wire_l2_w30_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[757] : data_wire[756];
	assign		wire_l2_w30_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[759] : data_wire[758];
	assign		wire_l2_w31_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[761] : data_wire[760];
	assign		wire_l2_w31_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[763] : data_wire[762];
	assign		wire_l2_w31_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[765] : data_wire[764];
	assign		wire_l2_w31_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[767] : data_wire[766];
	assign		wire_l2_w3_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[537] : data_wire[536];
	assign		wire_l2_w3_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[539] : data_wire[538];
	assign		wire_l2_w3_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[541] : data_wire[540];
	assign		wire_l2_w3_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[543] : data_wire[542];
	assign		wire_l2_w4_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[545] : data_wire[544];
	assign		wire_l2_w4_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[547] : data_wire[546];
	assign		wire_l2_w4_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[549] : data_wire[548];
	assign		wire_l2_w4_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[551] : data_wire[550];
	assign		wire_l2_w5_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[553] : data_wire[552];
	assign		wire_l2_w5_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[555] : data_wire[554];
	assign		wire_l2_w5_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[557] : data_wire[556];
	assign		wire_l2_w5_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[559] : data_wire[558];
	assign		wire_l2_w6_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[561] : data_wire[560];
	assign		wire_l2_w6_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[563] : data_wire[562];
	assign		wire_l2_w6_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[565] : data_wire[564];
	assign		wire_l2_w6_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[567] : data_wire[566];
	assign		wire_l2_w7_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[569] : data_wire[568];
	assign		wire_l2_w7_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[571] : data_wire[570];
	assign		wire_l2_w7_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[573] : data_wire[572];
	assign		wire_l2_w7_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[575] : data_wire[574];
	assign		wire_l2_w8_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[577] : data_wire[576];
	assign		wire_l2_w8_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[579] : data_wire[578];
	assign		wire_l2_w8_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[581] : data_wire[580];
	assign		wire_l2_w8_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[583] : data_wire[582];
	assign		wire_l2_w9_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[585] : data_wire[584];
	assign		wire_l2_w9_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[587] : data_wire[586];
	assign		wire_l2_w9_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[589] : data_wire[588];
	assign		wire_l2_w9_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[591] : data_wire[590];
	assign		wire_l3_w0_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[769] : data_wire[768];
	assign		wire_l3_w0_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[771] : data_wire[770];
	assign		wire_l3_w10_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[809] : data_wire[808];
	assign		wire_l3_w10_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[811] : data_wire[810];
	assign		wire_l3_w11_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[813] : data_wire[812];
	assign		wire_l3_w11_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[815] : data_wire[814];
	assign		wire_l3_w12_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[817] : data_wire[816];
	assign		wire_l3_w12_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[819] : data_wire[818];
	assign		wire_l3_w13_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[821] : data_wire[820];
	assign		wire_l3_w13_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[823] : data_wire[822];
	assign		wire_l3_w14_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[825] : data_wire[824];
	assign		wire_l3_w14_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[827] : data_wire[826];
	assign		wire_l3_w15_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[829] : data_wire[828];
	assign		wire_l3_w15_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[831] : data_wire[830];
	assign		wire_l3_w16_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[833] : data_wire[832];
	assign		wire_l3_w16_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[835] : data_wire[834];
	assign		wire_l3_w17_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[837] : data_wire[836];
	assign		wire_l3_w17_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[839] : data_wire[838];
	assign		wire_l3_w18_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[841] : data_wire[840];
	assign		wire_l3_w18_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[843] : data_wire[842];
	assign		wire_l3_w19_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[845] : data_wire[844];
	assign		wire_l3_w19_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[847] : data_wire[846];
	assign		wire_l3_w1_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[773] : data_wire[772];
	assign		wire_l3_w1_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[775] : data_wire[774];
	assign		wire_l3_w20_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[849] : data_wire[848];
	assign		wire_l3_w20_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[851] : data_wire[850];
	assign		wire_l3_w21_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[853] : data_wire[852];
	assign		wire_l3_w21_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[855] : data_wire[854];
	assign		wire_l3_w22_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[857] : data_wire[856];
	assign		wire_l3_w22_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[859] : data_wire[858];
	assign		wire_l3_w23_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[861] : data_wire[860];
	assign		wire_l3_w23_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[863] : data_wire[862];
	assign		wire_l3_w24_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[865] : data_wire[864];
	assign		wire_l3_w24_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[867] : data_wire[866];
	assign		wire_l3_w25_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[869] : data_wire[868];
	assign		wire_l3_w25_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[871] : data_wire[870];
	assign		wire_l3_w26_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[873] : data_wire[872];
	assign		wire_l3_w26_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[875] : data_wire[874];
	assign		wire_l3_w27_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[877] : data_wire[876];
	assign		wire_l3_w27_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[879] : data_wire[878];
	assign		wire_l3_w28_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[881] : data_wire[880];
	assign		wire_l3_w28_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[883] : data_wire[882];
	assign		wire_l3_w29_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[885] : data_wire[884];
	assign		wire_l3_w29_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[887] : data_wire[886];
	assign		wire_l3_w2_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[777] : data_wire[776];
	assign		wire_l3_w2_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[779] : data_wire[778];
	assign		wire_l3_w30_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[889] : data_wire[888];
	assign		wire_l3_w30_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[891] : data_wire[890];
	assign		wire_l3_w31_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[893] : data_wire[892];
	assign		wire_l3_w31_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[895] : data_wire[894];
	assign		wire_l3_w3_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[781] : data_wire[780];
	assign		wire_l3_w3_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[783] : data_wire[782];
	assign		wire_l3_w4_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[785] : data_wire[784];
	assign		wire_l3_w4_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[787] : data_wire[786];
	assign		wire_l3_w5_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[789] : data_wire[788];
	assign		wire_l3_w5_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[791] : data_wire[790];
	assign		wire_l3_w6_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[793] : data_wire[792];
	assign		wire_l3_w6_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[795] : data_wire[794];
	assign		wire_l3_w7_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[797] : data_wire[796];
	assign		wire_l3_w7_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[799] : data_wire[798];
	assign		wire_l3_w8_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[801] : data_wire[800];
	assign		wire_l3_w8_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[803] : data_wire[802];
	assign		wire_l3_w9_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[805] : data_wire[804];
	assign		wire_l3_w9_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[807] : data_wire[806];
	assign		wire_l4_w0_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[897] : data_wire[896];
	assign		wire_l4_w10_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[917] : data_wire[916];
	assign		wire_l4_w11_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[919] : data_wire[918];
	assign		wire_l4_w12_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[921] : data_wire[920];
	assign		wire_l4_w13_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[923] : data_wire[922];
	assign		wire_l4_w14_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[925] : data_wire[924];
	assign		wire_l4_w15_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[927] : data_wire[926];
	assign		wire_l4_w16_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[929] : data_wire[928];
	assign		wire_l4_w17_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[931] : data_wire[930];
	assign		wire_l4_w18_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[933] : data_wire[932];
	assign		wire_l4_w19_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[935] : data_wire[934];
	assign		wire_l4_w1_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[899] : data_wire[898];
	assign		wire_l4_w20_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[937] : data_wire[936];
	assign		wire_l4_w21_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[939] : data_wire[938];
	assign		wire_l4_w22_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[941] : data_wire[940];
	assign		wire_l4_w23_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[943] : data_wire[942];
	assign		wire_l4_w24_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[945] : data_wire[944];
	assign		wire_l4_w25_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[947] : data_wire[946];
	assign		wire_l4_w26_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[949] : data_wire[948];
	assign		wire_l4_w27_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[951] : data_wire[950];
	assign		wire_l4_w28_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[953] : data_wire[952];
	assign		wire_l4_w29_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[955] : data_wire[954];
	assign		wire_l4_w2_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[901] : data_wire[900];
	assign		wire_l4_w30_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[957] : data_wire[956];
	assign		wire_l4_w31_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[959] : data_wire[958];
	assign		wire_l4_w3_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[903] : data_wire[902];
	assign		wire_l4_w4_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[905] : data_wire[904];
	assign		wire_l4_w5_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[907] : data_wire[906];
	assign		wire_l4_w6_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[909] : data_wire[908];
	assign		wire_l4_w7_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[911] : data_wire[910];
	assign		wire_l4_w8_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[913] : data_wire[912];
	assign		wire_l4_w9_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[915] : data_wire[914];
	assign
		data_wire = {wire_l3_w31_n1_mux_dataout, wire_l3_w31_n0_mux_dataout, wire_l3_w30_n1_mux_dataout, wire_l3_w30_n0_mux_dataout, wire_l3_w29_n1_mux_dataout, wire_l3_w29_n0_mux_dataout, wire_l3_w28_n1_mux_dataout, wire_l3_w28_n0_mux_dataout, wire_l3_w27_n1_mux_dataout, wire_l3_w27_n0_mux_dataout, wire_l3_w26_n1_mux_dataout, wire_l3_w26_n0_mux_dataout, wire_l3_w25_n1_mux_dataout, wire_l3_w25_n0_mux_dataout, wire_l3_w24_n1_mux_dataout, wire_l3_w24_n0_mux_dataout, wire_l3_w23_n1_mux_dataout, wire_l3_w23_n0_mux_dataout, wire_l3_w22_n1_mux_dataout, wire_l3_w22_n0_mux_dataout, wire_l3_w21_n1_mux_dataout, wire_l3_w21_n0_mux_dataout, wire_l3_w20_n1_mux_dataout, wire_l3_w20_n0_mux_dataout, wire_l3_w19_n1_mux_dataout, wire_l3_w19_n0_mux_dataout, wire_l3_w18_n1_mux_dataout, wire_l3_w18_n0_mux_dataout, wire_l3_w17_n1_mux_dataout, wire_l3_w17_n0_mux_dataout, wire_l3_w16_n1_mux_dataout, wire_l3_w16_n0_mux_dataout, wire_l3_w15_n1_mux_dataout, wire_l3_w15_n0_mux_dataout, wire_l3_w14_n1_mux_dataout, wire_l3_w14_n0_mux_dataout, wire_l3_w13_n1_mux_dataout, wire_l3_w13_n0_mux_dataout, wire_l3_w12_n1_mux_dataout, wire_l3_w12_n0_mux_dataout, wire_l3_w11_n1_mux_dataout, wire_l3_w11_n0_mux_dataout, wire_l3_w10_n1_mux_dataout, wire_l3_w10_n0_mux_dataout, wire_l3_w9_n1_mux_dataout, wire_l3_w9_n0_mux_dataout, wire_l3_w8_n1_mux_dataout, wire_l3_w8_n0_mux_dataout, wire_l3_w7_n1_mux_dataout, wire_l3_w7_n0_mux_dataout, wire_l3_w6_n1_mux_dataout, wire_l3_w6_n0_mux_dataout, wire_l3_w5_n1_mux_dataout, wire_l3_w5_n0_mux_dataout, wire_l3_w4_n1_mux_dataout, wire_l3_w4_n0_mux_dataout, wire_l3_w3_n1_mux_dataout, wire_l3_w3_n0_mux_dataout, wire_l3_w2_n1_mux_dataout, wire_l3_w2_n0_mux_dataout, wire_l3_w1_n1_mux_dataout, wire_l3_w1_n0_mux_dataout, wire_l3_w0_n1_mux_dataout, wire_l3_w0_n0_mux_dataout, wire_l2_w31_n3_mux_dataout, wire_l2_w31_n2_mux_dataout, wire_l2_w31_n1_mux_dataout, wire_l2_w31_n0_mux_dataout, wire_l2_w30_n3_mux_dataout, wire_l2_w30_n2_mux_dataout, wire_l2_w30_n1_mux_dataout, wire_l2_w30_n0_mux_dataout, wire_l2_w29_n3_mux_dataout, wire_l2_w29_n2_mux_dataout
, wire_l2_w29_n1_mux_dataout, wire_l2_w29_n0_mux_dataout, wire_l2_w28_n3_mux_dataout, wire_l2_w28_n2_mux_dataout, wire_l2_w28_n1_mux_dataout, wire_l2_w28_n0_mux_dataout, wire_l2_w27_n3_mux_dataout, wire_l2_w27_n2_mux_dataout, wire_l2_w27_n1_mux_dataout, wire_l2_w27_n0_mux_dataout, wire_l2_w26_n3_mux_dataout, wire_l2_w26_n2_mux_dataout, wire_l2_w26_n1_mux_dataout, wire_l2_w26_n0_mux_dataout, wire_l2_w25_n3_mux_dataout, wire_l2_w25_n2_mux_dataout, wire_l2_w25_n1_mux_dataout, wire_l2_w25_n0_mux_dataout, wire_l2_w24_n3_mux_dataout, wire_l2_w24_n2_mux_dataout, wire_l2_w24_n1_mux_dataout, wire_l2_w24_n0_mux_dataout, wire_l2_w23_n3_mux_dataout, wire_l2_w23_n2_mux_dataout, wire_l2_w23_n1_mux_dataout, wire_l2_w23_n0_mux_dataout, wire_l2_w22_n3_mux_dataout, wire_l2_w22_n2_mux_dataout, wire_l2_w22_n1_mux_dataout, wire_l2_w22_n0_mux_dataout, wire_l2_w21_n3_mux_dataout, wire_l2_w21_n2_mux_dataout, wire_l2_w21_n1_mux_dataout, wire_l2_w21_n0_mux_dataout, wire_l2_w20_n3_mux_dataout, wire_l2_w20_n2_mux_dataout, wire_l2_w20_n1_mux_dataout, wire_l2_w20_n0_mux_dataout, wire_l2_w19_n3_mux_dataout, wire_l2_w19_n2_mux_dataout, wire_l2_w19_n1_mux_dataout, wire_l2_w19_n0_mux_dataout, wire_l2_w18_n3_mux_dataout, wire_l2_w18_n2_mux_dataout, wire_l2_w18_n1_mux_dataout, wire_l2_w18_n0_mux_dataout, wire_l2_w17_n3_mux_dataout, wire_l2_w17_n2_mux_dataout, wire_l2_w17_n1_mux_dataout, wire_l2_w17_n0_mux_dataout, wire_l2_w16_n3_mux_dataout, wire_l2_w16_n2_mux_dataout, wire_l2_w16_n1_mux_dataout, wire_l2_w16_n0_mux_dataout, wire_l2_w15_n3_mux_dataout, wire_l2_w15_n2_mux_dataout, wire_l2_w15_n1_mux_dataout, wire_l2_w15_n0_mux_dataout, wire_l2_w14_n3_mux_dataout, wire_l2_w14_n2_mux_dataout, wire_l2_w14_n1_mux_dataout, wire_l2_w14_n0_mux_dataout, wire_l2_w13_n3_mux_dataout, wire_l2_w13_n2_mux_dataout, wire_l2_w13_n1_mux_dataout, wire_l2_w13_n0_mux_dataout, wire_l2_w12_n3_mux_dataout, wire_l2_w12_n2_mux_dataout, wire_l2_w12_n1_mux_dataout, wire_l2_w12_n0_mux_dataout, wire_l2_w11_n3_mux_dataout, wire_l2_w11_n2_mux_dataout, wire_l2_w11_n1_mux_dataout, wire_l2_w11_n0_mux_dataout
, wire_l2_w10_n3_mux_dataout, wire_l2_w10_n2_mux_dataout, wire_l2_w10_n1_mux_dataout, wire_l2_w10_n0_mux_dataout, wire_l2_w9_n3_mux_dataout, wire_l2_w9_n2_mux_dataout, wire_l2_w9_n1_mux_dataout, wire_l2_w9_n0_mux_dataout, wire_l2_w8_n3_mux_dataout, wire_l2_w8_n2_mux_dataout, wire_l2_w8_n1_mux_dataout, wire_l2_w8_n0_mux_dataout, wire_l2_w7_n3_mux_dataout, wire_l2_w7_n2_mux_dataout, wire_l2_w7_n1_mux_dataout, wire_l2_w7_n0_mux_dataout, wire_l2_w6_n3_mux_dataout, wire_l2_w6_n2_mux_dataout, wire_l2_w6_n1_mux_dataout, wire_l2_w6_n0_mux_dataout, wire_l2_w5_n3_mux_dataout, wire_l2_w5_n2_mux_dataout, wire_l2_w5_n1_mux_dataout, wire_l2_w5_n0_mux_dataout, wire_l2_w4_n3_mux_dataout, wire_l2_w4_n2_mux_dataout, wire_l2_w4_n1_mux_dataout, wire_l2_w4_n0_mux_dataout, wire_l2_w3_n3_mux_dataout, wire_l2_w3_n2_mux_dataout, wire_l2_w3_n1_mux_dataout, wire_l2_w3_n0_mux_dataout, wire_l2_w2_n3_mux_dataout, wire_l2_w2_n2_mux_dataout, wire_l2_w2_n1_mux_dataout, wire_l2_w2_n0_mux_dataout, wire_l2_w1_n3_mux_dataout, wire_l2_w1_n2_mux_dataout, wire_l2_w1_n1_mux_dataout, wire_l2_w1_n0_mux_dataout, wire_l2_w0_n3_mux_dataout, wire_l2_w0_n2_mux_dataout, wire_l2_w0_n1_mux_dataout, wire_l2_w0_n0_mux_dataout, wire_l1_w31_n7_mux_dataout, wire_l1_w31_n6_mux_dataout, wire_l1_w31_n5_mux_dataout, wire_l1_w31_n4_mux_dataout, wire_l1_w31_n3_mux_dataout, wire_l1_w31_n2_mux_dataout, wire_l1_w31_n1_mux_dataout, wire_l1_w31_n0_mux_dataout, wire_l1_w30_n7_mux_dataout, wire_l1_w30_n6_mux_dataout, wire_l1_w30_n5_mux_dataout, wire_l1_w30_n4_mux_dataout, wire_l1_w30_n3_mux_dataout, wire_l1_w30_n2_mux_dataout, wire_l1_w30_n1_mux_dataout, wire_l1_w30_n0_mux_dataout, wire_l1_w29_n7_mux_dataout, wire_l1_w29_n6_mux_dataout, wire_l1_w29_n5_mux_dataout, wire_l1_w29_n4_mux_dataout, wire_l1_w29_n3_mux_dataout, wire_l1_w29_n2_mux_dataout, wire_l1_w29_n1_mux_dataout, wire_l1_w29_n0_mux_dataout, wire_l1_w28_n7_mux_dataout, wire_l1_w28_n6_mux_dataout, wire_l1_w28_n5_mux_dataout, wire_l1_w28_n4_mux_dataout, wire_l1_w28_n3_mux_dataout, wire_l1_w28_n2_mux_dataout, wire_l1_w28_n1_mux_dataout
, wire_l1_w28_n0_mux_dataout, wire_l1_w27_n7_mux_dataout, wire_l1_w27_n6_mux_dataout, wire_l1_w27_n5_mux_dataout, wire_l1_w27_n4_mux_dataout, wire_l1_w27_n3_mux_dataout, wire_l1_w27_n2_mux_dataout, wire_l1_w27_n1_mux_dataout, wire_l1_w27_n0_mux_dataout, wire_l1_w26_n7_mux_dataout, wire_l1_w26_n6_mux_dataout, wire_l1_w26_n5_mux_dataout, wire_l1_w26_n4_mux_dataout, wire_l1_w26_n3_mux_dataout, wire_l1_w26_n2_mux_dataout, wire_l1_w26_n1_mux_dataout, wire_l1_w26_n0_mux_dataout, wire_l1_w25_n7_mux_dataout, wire_l1_w25_n6_mux_dataout, wire_l1_w25_n5_mux_dataout, wire_l1_w25_n4_mux_dataout, wire_l1_w25_n3_mux_dataout, wire_l1_w25_n2_mux_dataout, wire_l1_w25_n1_mux_dataout, wire_l1_w25_n0_mux_dataout, wire_l1_w24_n7_mux_dataout, wire_l1_w24_n6_mux_dataout, wire_l1_w24_n5_mux_dataout, wire_l1_w24_n4_mux_dataout, wire_l1_w24_n3_mux_dataout, wire_l1_w24_n2_mux_dataout, wire_l1_w24_n1_mux_dataout, wire_l1_w24_n0_mux_dataout, wire_l1_w23_n7_mux_dataout, wire_l1_w23_n6_mux_dataout, wire_l1_w23_n5_mux_dataout, wire_l1_w23_n4_mux_dataout, wire_l1_w23_n3_mux_dataout, wire_l1_w23_n2_mux_dataout, wire_l1_w23_n1_mux_dataout, wire_l1_w23_n0_mux_dataout, wire_l1_w22_n7_mux_dataout, wire_l1_w22_n6_mux_dataout, wire_l1_w22_n5_mux_dataout, wire_l1_w22_n4_mux_dataout, wire_l1_w22_n3_mux_dataout, wire_l1_w22_n2_mux_dataout, wire_l1_w22_n1_mux_dataout, wire_l1_w22_n0_mux_dataout, wire_l1_w21_n7_mux_dataout, wire_l1_w21_n6_mux_dataout, wire_l1_w21_n5_mux_dataout, wire_l1_w21_n4_mux_dataout, wire_l1_w21_n3_mux_dataout, wire_l1_w21_n2_mux_dataout, wire_l1_w21_n1_mux_dataout, wire_l1_w21_n0_mux_dataout, wire_l1_w20_n7_mux_dataout, wire_l1_w20_n6_mux_dataout, wire_l1_w20_n5_mux_dataout, wire_l1_w20_n4_mux_dataout, wire_l1_w20_n3_mux_dataout, wire_l1_w20_n2_mux_dataout, wire_l1_w20_n1_mux_dataout, wire_l1_w20_n0_mux_dataout, wire_l1_w19_n7_mux_dataout, wire_l1_w19_n6_mux_dataout, wire_l1_w19_n5_mux_dataout, wire_l1_w19_n4_mux_dataout, wire_l1_w19_n3_mux_dataout, wire_l1_w19_n2_mux_dataout, wire_l1_w19_n1_mux_dataout, wire_l1_w19_n0_mux_dataout, wire_l1_w18_n7_mux_dataout
, wire_l1_w18_n6_mux_dataout, wire_l1_w18_n5_mux_dataout, wire_l1_w18_n4_mux_dataout, wire_l1_w18_n3_mux_dataout, wire_l1_w18_n2_mux_dataout, wire_l1_w18_n1_mux_dataout, wire_l1_w18_n0_mux_dataout, wire_l1_w17_n7_mux_dataout, wire_l1_w17_n6_mux_dataout, wire_l1_w17_n5_mux_dataout, wire_l1_w17_n4_mux_dataout, wire_l1_w17_n3_mux_dataout, wire_l1_w17_n2_mux_dataout, wire_l1_w17_n1_mux_dataout, wire_l1_w17_n0_mux_dataout, wire_l1_w16_n7_mux_dataout, wire_l1_w16_n6_mux_dataout, wire_l1_w16_n5_mux_dataout, wire_l1_w16_n4_mux_dataout, wire_l1_w16_n3_mux_dataout, wire_l1_w16_n2_mux_dataout, wire_l1_w16_n1_mux_dataout, wire_l1_w16_n0_mux_dataout, wire_l1_w15_n7_mux_dataout, wire_l1_w15_n6_mux_dataout, wire_l1_w15_n5_mux_dataout, wire_l1_w15_n4_mux_dataout, wire_l1_w15_n3_mux_dataout, wire_l1_w15_n2_mux_dataout, wire_l1_w15_n1_mux_dataout, wire_l1_w15_n0_mux_dataout, wire_l1_w14_n7_mux_dataout, wire_l1_w14_n6_mux_dataout, wire_l1_w14_n5_mux_dataout, wire_l1_w14_n4_mux_dataout, wire_l1_w14_n3_mux_dataout, wire_l1_w14_n2_mux_dataout, wire_l1_w14_n1_mux_dataout, wire_l1_w14_n0_mux_dataout, wire_l1_w13_n7_mux_dataout, wire_l1_w13_n6_mux_dataout, wire_l1_w13_n5_mux_dataout, wire_l1_w13_n4_mux_dataout, wire_l1_w13_n3_mux_dataout, wire_l1_w13_n2_mux_dataout, wire_l1_w13_n1_mux_dataout, wire_l1_w13_n0_mux_dataout, wire_l1_w12_n7_mux_dataout, wire_l1_w12_n6_mux_dataout, wire_l1_w12_n5_mux_dataout, wire_l1_w12_n4_mux_dataout, wire_l1_w12_n3_mux_dataout, wire_l1_w12_n2_mux_dataout, wire_l1_w12_n1_mux_dataout, wire_l1_w12_n0_mux_dataout, wire_l1_w11_n7_mux_dataout, wire_l1_w11_n6_mux_dataout, wire_l1_w11_n5_mux_dataout, wire_l1_w11_n4_mux_dataout, wire_l1_w11_n3_mux_dataout, wire_l1_w11_n2_mux_dataout, wire_l1_w11_n1_mux_dataout, wire_l1_w11_n0_mux_dataout, wire_l1_w10_n7_mux_dataout, wire_l1_w10_n6_mux_dataout, wire_l1_w10_n5_mux_dataout, wire_l1_w10_n4_mux_dataout, wire_l1_w10_n3_mux_dataout, wire_l1_w10_n2_mux_dataout, wire_l1_w10_n1_mux_dataout, wire_l1_w10_n0_mux_dataout, wire_l1_w9_n7_mux_dataout, wire_l1_w9_n6_mux_dataout, wire_l1_w9_n5_mux_dataout
, wire_l1_w9_n4_mux_dataout, wire_l1_w9_n3_mux_dataout, wire_l1_w9_n2_mux_dataout, wire_l1_w9_n1_mux_dataout, wire_l1_w9_n0_mux_dataout, wire_l1_w8_n7_mux_dataout, wire_l1_w8_n6_mux_dataout, wire_l1_w8_n5_mux_dataout, wire_l1_w8_n4_mux_dataout, wire_l1_w8_n3_mux_dataout, wire_l1_w8_n2_mux_dataout, wire_l1_w8_n1_mux_dataout, wire_l1_w8_n0_mux_dataout, wire_l1_w7_n7_mux_dataout, wire_l1_w7_n6_mux_dataout, wire_l1_w7_n5_mux_dataout, wire_l1_w7_n4_mux_dataout, wire_l1_w7_n3_mux_dataout, wire_l1_w7_n2_mux_dataout, wire_l1_w7_n1_mux_dataout, wire_l1_w7_n0_mux_dataout, wire_l1_w6_n7_mux_dataout, wire_l1_w6_n6_mux_dataout, wire_l1_w6_n5_mux_dataout, wire_l1_w6_n4_mux_dataout, wire_l1_w6_n3_mux_dataout, wire_l1_w6_n2_mux_dataout, wire_l1_w6_n1_mux_dataout, wire_l1_w6_n0_mux_dataout, wire_l1_w5_n7_mux_dataout, wire_l1_w5_n6_mux_dataout, wire_l1_w5_n5_mux_dataout, wire_l1_w5_n4_mux_dataout, wire_l1_w5_n3_mux_dataout, wire_l1_w5_n2_mux_dataout, wire_l1_w5_n1_mux_dataout, wire_l1_w5_n0_mux_dataout, wire_l1_w4_n7_mux_dataout, wire_l1_w4_n6_mux_dataout, wire_l1_w4_n5_mux_dataout, wire_l1_w4_n4_mux_dataout, wire_l1_w4_n3_mux_dataout, wire_l1_w4_n2_mux_dataout, wire_l1_w4_n1_mux_dataout, wire_l1_w4_n0_mux_dataout, wire_l1_w3_n7_mux_dataout, wire_l1_w3_n6_mux_dataout, wire_l1_w3_n5_mux_dataout, wire_l1_w3_n4_mux_dataout, wire_l1_w3_n3_mux_dataout, wire_l1_w3_n2_mux_dataout, wire_l1_w3_n1_mux_dataout, wire_l1_w3_n0_mux_dataout, wire_l1_w2_n7_mux_dataout, wire_l1_w2_n6_mux_dataout, wire_l1_w2_n5_mux_dataout, wire_l1_w2_n4_mux_dataout, wire_l1_w2_n3_mux_dataout, wire_l1_w2_n2_mux_dataout, wire_l1_w2_n1_mux_dataout, wire_l1_w2_n0_mux_dataout, wire_l1_w1_n7_mux_dataout, wire_l1_w1_n6_mux_dataout, wire_l1_w1_n5_mux_dataout, wire_l1_w1_n4_mux_dataout, wire_l1_w1_n3_mux_dataout, wire_l1_w1_n2_mux_dataout, wire_l1_w1_n1_mux_dataout, wire_l1_w1_n0_mux_dataout, wire_l1_w0_n7_mux_dataout, wire_l1_w0_n6_mux_dataout, wire_l1_w0_n5_mux_dataout, wire_l1_w0_n4_mux_dataout, wire_l1_w0_n3_mux_dataout, wire_l1_w0_n2_mux_dataout, wire_l1_w0_n1_mux_dataout
, wire_l1_w0_n0_mux_dataout, data},
		result = result_wire_ext,
		result_wire_ext = {wire_l4_w31_n0_mux_dataout, wire_l4_w30_n0_mux_dataout, wire_l4_w29_n0_mux_dataout, wire_l4_w28_n0_mux_dataout, wire_l4_w27_n0_mux_dataout, wire_l4_w26_n0_mux_dataout, wire_l4_w25_n0_mux_dataout, wire_l4_w24_n0_mux_dataout, wire_l4_w23_n0_mux_dataout, wire_l4_w22_n0_mux_dataout, wire_l4_w21_n0_mux_dataout, wire_l4_w20_n0_mux_dataout, wire_l4_w19_n0_mux_dataout, wire_l4_w18_n0_mux_dataout, wire_l4_w17_n0_mux_dataout, wire_l4_w16_n0_mux_dataout, wire_l4_w15_n0_mux_dataout, wire_l4_w14_n0_mux_dataout, wire_l4_w13_n0_mux_dataout, wire_l4_w12_n0_mux_dataout, wire_l4_w11_n0_mux_dataout, wire_l4_w10_n0_mux_dataout, wire_l4_w9_n0_mux_dataout, wire_l4_w8_n0_mux_dataout, wire_l4_w7_n0_mux_dataout, wire_l4_w6_n0_mux_dataout, wire_l4_w5_n0_mux_dataout, wire_l4_w4_n0_mux_dataout, wire_l4_w3_n0_mux_dataout, wire_l4_w2_n0_mux_dataout, wire_l4_w1_n0_mux_dataout, wire_l4_w0_n0_mux_dataout},
		sel_wire = {sel[3], {4{1'b0}}, sel[2], {4{1'b0}}, sel[1], {4{1'b0}}, sel[0]};
endmodule //dpram_cart_prg_mux1

//synthesis_resources = lut 272 M10K 128 reg 16 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"OPTIMIZE_POWER_DURING_SYNTHESIS=NORMAL_COMPILATION"} *)
module  dpram_cart_prg_altsyncram
	( 
	address_a,
	address_b,
	clock0,
	clock1,
	data_a,
	data_b,
	q_a,
	q_b,
	rden_a,
	rden_b,
	wren_a,
	wren_b) /* synthesis synthesis_clearbox=1 */;
	input   [16:0]  address_a;
	input   [14:0]  address_b;
	input   clock0;
	input   clock1;
	input   [7:0]  data_a;
	input   [31:0]  data_b;
	output   [7:0]  q_a;
	output   [31:0]  q_b;
	input   rden_a;
	input   rden_b;
	input   wren_a;
	input   wren_b;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1   [14:0]  address_b;
	tri1   clock0;
	tri1   clock1;
	tri1   [7:0]  data_a;
	tri1   [31:0]  data_b;
	tri1   rden_a;
	tri1   rden_b;
	tri0   wren_a;
	tri0   wren_b;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	reg	[3:0]	address_reg_a;
	reg	[3:0]	address_reg_b;
	reg	[3:0]	out_address_reg_a;
	reg	[3:0]	out_address_reg_b;
	wire  [15:0]   wire_decode2_eq;
	wire  [15:0]   wire_decode3_eq;
	wire  [15:0]   wire_rden_decode_a_eq;
	wire  [15:0]   wire_rden_decode_b_eq;
	wire  [7:0]   wire_mux4_result;
	wire  [31:0]   wire_mux5_result;
	wire  [0:0]   wire_ram_block1a_0portadataout;
	wire  [0:0]   wire_ram_block1a_1portadataout;
	wire  [0:0]   wire_ram_block1a_2portadataout;
	wire  [0:0]   wire_ram_block1a_3portadataout;
	wire  [0:0]   wire_ram_block1a_4portadataout;
	wire  [0:0]   wire_ram_block1a_5portadataout;
	wire  [0:0]   wire_ram_block1a_6portadataout;
	wire  [0:0]   wire_ram_block1a_7portadataout;
	wire  [0:0]   wire_ram_block1a_8portadataout;
	wire  [0:0]   wire_ram_block1a_9portadataout;
	wire  [0:0]   wire_ram_block1a_10portadataout;
	wire  [0:0]   wire_ram_block1a_11portadataout;
	wire  [0:0]   wire_ram_block1a_12portadataout;
	wire  [0:0]   wire_ram_block1a_13portadataout;
	wire  [0:0]   wire_ram_block1a_14portadataout;
	wire  [0:0]   wire_ram_block1a_15portadataout;
	wire  [0:0]   wire_ram_block1a_16portadataout;
	wire  [0:0]   wire_ram_block1a_17portadataout;
	wire  [0:0]   wire_ram_block1a_18portadataout;
	wire  [0:0]   wire_ram_block1a_19portadataout;
	wire  [0:0]   wire_ram_block1a_20portadataout;
	wire  [0:0]   wire_ram_block1a_21portadataout;
	wire  [0:0]   wire_ram_block1a_22portadataout;
	wire  [0:0]   wire_ram_block1a_23portadataout;
	wire  [0:0]   wire_ram_block1a_24portadataout;
	wire  [0:0]   wire_ram_block1a_25portadataout;
	wire  [0:0]   wire_ram_block1a_26portadataout;
	wire  [0:0]   wire_ram_block1a_27portadataout;
	wire  [0:0]   wire_ram_block1a_28portadataout;
	wire  [0:0]   wire_ram_block1a_29portadataout;
	wire  [0:0]   wire_ram_block1a_30portadataout;
	wire  [0:0]   wire_ram_block1a_31portadataout;
	wire  [0:0]   wire_ram_block1a_32portadataout;
	wire  [0:0]   wire_ram_block1a_33portadataout;
	wire  [0:0]   wire_ram_block1a_34portadataout;
	wire  [0:0]   wire_ram_block1a_35portadataout;
	wire  [0:0]   wire_ram_block1a_36portadataout;
	wire  [0:0]   wire_ram_block1a_37portadataout;
	wire  [0:0]   wire_ram_block1a_38portadataout;
	wire  [0:0]   wire_ram_block1a_39portadataout;
	wire  [0:0]   wire_ram_block1a_40portadataout;
	wire  [0:0]   wire_ram_block1a_41portadataout;
	wire  [0:0]   wire_ram_block1a_42portadataout;
	wire  [0:0]   wire_ram_block1a_43portadataout;
	wire  [0:0]   wire_ram_block1a_44portadataout;
	wire  [0:0]   wire_ram_block1a_45portadataout;
	wire  [0:0]   wire_ram_block1a_46portadataout;
	wire  [0:0]   wire_ram_block1a_47portadataout;
	wire  [0:0]   wire_ram_block1a_48portadataout;
	wire  [0:0]   wire_ram_block1a_49portadataout;
	wire  [0:0]   wire_ram_block1a_50portadataout;
	wire  [0:0]   wire_ram_block1a_51portadataout;
	wire  [0:0]   wire_ram_block1a_52portadataout;
	wire  [0:0]   wire_ram_block1a_53portadataout;
	wire  [0:0]   wire_ram_block1a_54portadataout;
	wire  [0:0]   wire_ram_block1a_55portadataout;
	wire  [0:0]   wire_ram_block1a_56portadataout;
	wire  [0:0]   wire_ram_block1a_57portadataout;
	wire  [0:0]   wire_ram_block1a_58portadataout;
	wire  [0:0]   wire_ram_block1a_59portadataout;
	wire  [0:0]   wire_ram_block1a_60portadataout;
	wire  [0:0]   wire_ram_block1a_61portadataout;
	wire  [0:0]   wire_ram_block1a_62portadataout;
	wire  [0:0]   wire_ram_block1a_63portadataout;
	wire  [0:0]   wire_ram_block1a_64portadataout;
	wire  [0:0]   wire_ram_block1a_65portadataout;
	wire  [0:0]   wire_ram_block1a_66portadataout;
	wire  [0:0]   wire_ram_block1a_67portadataout;
	wire  [0:0]   wire_ram_block1a_68portadataout;
	wire  [0:0]   wire_ram_block1a_69portadataout;
	wire  [0:0]   wire_ram_block1a_70portadataout;
	wire  [0:0]   wire_ram_block1a_71portadataout;
	wire  [0:0]   wire_ram_block1a_72portadataout;
	wire  [0:0]   wire_ram_block1a_73portadataout;
	wire  [0:0]   wire_ram_block1a_74portadataout;
	wire  [0:0]   wire_ram_block1a_75portadataout;
	wire  [0:0]   wire_ram_block1a_76portadataout;
	wire  [0:0]   wire_ram_block1a_77portadataout;
	wire  [0:0]   wire_ram_block1a_78portadataout;
	wire  [0:0]   wire_ram_block1a_79portadataout;
	wire  [0:0]   wire_ram_block1a_80portadataout;
	wire  [0:0]   wire_ram_block1a_81portadataout;
	wire  [0:0]   wire_ram_block1a_82portadataout;
	wire  [0:0]   wire_ram_block1a_83portadataout;
	wire  [0:0]   wire_ram_block1a_84portadataout;
	wire  [0:0]   wire_ram_block1a_85portadataout;
	wire  [0:0]   wire_ram_block1a_86portadataout;
	wire  [0:0]   wire_ram_block1a_87portadataout;
	wire  [0:0]   wire_ram_block1a_88portadataout;
	wire  [0:0]   wire_ram_block1a_89portadataout;
	wire  [0:0]   wire_ram_block1a_90portadataout;
	wire  [0:0]   wire_ram_block1a_91portadataout;
	wire  [0:0]   wire_ram_block1a_92portadataout;
	wire  [0:0]   wire_ram_block1a_93portadataout;
	wire  [0:0]   wire_ram_block1a_94portadataout;
	wire  [0:0]   wire_ram_block1a_95portadataout;
	wire  [0:0]   wire_ram_block1a_96portadataout;
	wire  [0:0]   wire_ram_block1a_97portadataout;
	wire  [0:0]   wire_ram_block1a_98portadataout;
	wire  [0:0]   wire_ram_block1a_99portadataout;
	wire  [0:0]   wire_ram_block1a_100portadataout;
	wire  [0:0]   wire_ram_block1a_101portadataout;
	wire  [0:0]   wire_ram_block1a_102portadataout;
	wire  [0:0]   wire_ram_block1a_103portadataout;
	wire  [0:0]   wire_ram_block1a_104portadataout;
	wire  [0:0]   wire_ram_block1a_105portadataout;
	wire  [0:0]   wire_ram_block1a_106portadataout;
	wire  [0:0]   wire_ram_block1a_107portadataout;
	wire  [0:0]   wire_ram_block1a_108portadataout;
	wire  [0:0]   wire_ram_block1a_109portadataout;
	wire  [0:0]   wire_ram_block1a_110portadataout;
	wire  [0:0]   wire_ram_block1a_111portadataout;
	wire  [0:0]   wire_ram_block1a_112portadataout;
	wire  [0:0]   wire_ram_block1a_113portadataout;
	wire  [0:0]   wire_ram_block1a_114portadataout;
	wire  [0:0]   wire_ram_block1a_115portadataout;
	wire  [0:0]   wire_ram_block1a_116portadataout;
	wire  [0:0]   wire_ram_block1a_117portadataout;
	wire  [0:0]   wire_ram_block1a_118portadataout;
	wire  [0:0]   wire_ram_block1a_119portadataout;
	wire  [0:0]   wire_ram_block1a_120portadataout;
	wire  [0:0]   wire_ram_block1a_121portadataout;
	wire  [0:0]   wire_ram_block1a_122portadataout;
	wire  [0:0]   wire_ram_block1a_123portadataout;
	wire  [0:0]   wire_ram_block1a_124portadataout;
	wire  [0:0]   wire_ram_block1a_125portadataout;
	wire  [0:0]   wire_ram_block1a_126portadataout;
	wire  [0:0]   wire_ram_block1a_127portadataout;
	wire  [3:0]   wire_ram_block1a_0portbdataout;
	wire  [3:0]   wire_ram_block1a_1portbdataout;
	wire  [3:0]   wire_ram_block1a_2portbdataout;
	wire  [3:0]   wire_ram_block1a_3portbdataout;
	wire  [3:0]   wire_ram_block1a_4portbdataout;
	wire  [3:0]   wire_ram_block1a_5portbdataout;
	wire  [3:0]   wire_ram_block1a_6portbdataout;
	wire  [3:0]   wire_ram_block1a_7portbdataout;
	wire  [3:0]   wire_ram_block1a_8portbdataout;
	wire  [3:0]   wire_ram_block1a_9portbdataout;
	wire  [3:0]   wire_ram_block1a_10portbdataout;
	wire  [3:0]   wire_ram_block1a_11portbdataout;
	wire  [3:0]   wire_ram_block1a_12portbdataout;
	wire  [3:0]   wire_ram_block1a_13portbdataout;
	wire  [3:0]   wire_ram_block1a_14portbdataout;
	wire  [3:0]   wire_ram_block1a_15portbdataout;
	wire  [3:0]   wire_ram_block1a_16portbdataout;
	wire  [3:0]   wire_ram_block1a_17portbdataout;
	wire  [3:0]   wire_ram_block1a_18portbdataout;
	wire  [3:0]   wire_ram_block1a_19portbdataout;
	wire  [3:0]   wire_ram_block1a_20portbdataout;
	wire  [3:0]   wire_ram_block1a_21portbdataout;
	wire  [3:0]   wire_ram_block1a_22portbdataout;
	wire  [3:0]   wire_ram_block1a_23portbdataout;
	wire  [3:0]   wire_ram_block1a_24portbdataout;
	wire  [3:0]   wire_ram_block1a_25portbdataout;
	wire  [3:0]   wire_ram_block1a_26portbdataout;
	wire  [3:0]   wire_ram_block1a_27portbdataout;
	wire  [3:0]   wire_ram_block1a_28portbdataout;
	wire  [3:0]   wire_ram_block1a_29portbdataout;
	wire  [3:0]   wire_ram_block1a_30portbdataout;
	wire  [3:0]   wire_ram_block1a_31portbdataout;
	wire  [3:0]   wire_ram_block1a_32portbdataout;
	wire  [3:0]   wire_ram_block1a_33portbdataout;
	wire  [3:0]   wire_ram_block1a_34portbdataout;
	wire  [3:0]   wire_ram_block1a_35portbdataout;
	wire  [3:0]   wire_ram_block1a_36portbdataout;
	wire  [3:0]   wire_ram_block1a_37portbdataout;
	wire  [3:0]   wire_ram_block1a_38portbdataout;
	wire  [3:0]   wire_ram_block1a_39portbdataout;
	wire  [3:0]   wire_ram_block1a_40portbdataout;
	wire  [3:0]   wire_ram_block1a_41portbdataout;
	wire  [3:0]   wire_ram_block1a_42portbdataout;
	wire  [3:0]   wire_ram_block1a_43portbdataout;
	wire  [3:0]   wire_ram_block1a_44portbdataout;
	wire  [3:0]   wire_ram_block1a_45portbdataout;
	wire  [3:0]   wire_ram_block1a_46portbdataout;
	wire  [3:0]   wire_ram_block1a_47portbdataout;
	wire  [3:0]   wire_ram_block1a_48portbdataout;
	wire  [3:0]   wire_ram_block1a_49portbdataout;
	wire  [3:0]   wire_ram_block1a_50portbdataout;
	wire  [3:0]   wire_ram_block1a_51portbdataout;
	wire  [3:0]   wire_ram_block1a_52portbdataout;
	wire  [3:0]   wire_ram_block1a_53portbdataout;
	wire  [3:0]   wire_ram_block1a_54portbdataout;
	wire  [3:0]   wire_ram_block1a_55portbdataout;
	wire  [3:0]   wire_ram_block1a_56portbdataout;
	wire  [3:0]   wire_ram_block1a_57portbdataout;
	wire  [3:0]   wire_ram_block1a_58portbdataout;
	wire  [3:0]   wire_ram_block1a_59portbdataout;
	wire  [3:0]   wire_ram_block1a_60portbdataout;
	wire  [3:0]   wire_ram_block1a_61portbdataout;
	wire  [3:0]   wire_ram_block1a_62portbdataout;
	wire  [3:0]   wire_ram_block1a_63portbdataout;
	wire  [3:0]   wire_ram_block1a_64portbdataout;
	wire  [3:0]   wire_ram_block1a_65portbdataout;
	wire  [3:0]   wire_ram_block1a_66portbdataout;
	wire  [3:0]   wire_ram_block1a_67portbdataout;
	wire  [3:0]   wire_ram_block1a_68portbdataout;
	wire  [3:0]   wire_ram_block1a_69portbdataout;
	wire  [3:0]   wire_ram_block1a_70portbdataout;
	wire  [3:0]   wire_ram_block1a_71portbdataout;
	wire  [3:0]   wire_ram_block1a_72portbdataout;
	wire  [3:0]   wire_ram_block1a_73portbdataout;
	wire  [3:0]   wire_ram_block1a_74portbdataout;
	wire  [3:0]   wire_ram_block1a_75portbdataout;
	wire  [3:0]   wire_ram_block1a_76portbdataout;
	wire  [3:0]   wire_ram_block1a_77portbdataout;
	wire  [3:0]   wire_ram_block1a_78portbdataout;
	wire  [3:0]   wire_ram_block1a_79portbdataout;
	wire  [3:0]   wire_ram_block1a_80portbdataout;
	wire  [3:0]   wire_ram_block1a_81portbdataout;
	wire  [3:0]   wire_ram_block1a_82portbdataout;
	wire  [3:0]   wire_ram_block1a_83portbdataout;
	wire  [3:0]   wire_ram_block1a_84portbdataout;
	wire  [3:0]   wire_ram_block1a_85portbdataout;
	wire  [3:0]   wire_ram_block1a_86portbdataout;
	wire  [3:0]   wire_ram_block1a_87portbdataout;
	wire  [3:0]   wire_ram_block1a_88portbdataout;
	wire  [3:0]   wire_ram_block1a_89portbdataout;
	wire  [3:0]   wire_ram_block1a_90portbdataout;
	wire  [3:0]   wire_ram_block1a_91portbdataout;
	wire  [3:0]   wire_ram_block1a_92portbdataout;
	wire  [3:0]   wire_ram_block1a_93portbdataout;
	wire  [3:0]   wire_ram_block1a_94portbdataout;
	wire  [3:0]   wire_ram_block1a_95portbdataout;
	wire  [3:0]   wire_ram_block1a_96portbdataout;
	wire  [3:0]   wire_ram_block1a_97portbdataout;
	wire  [3:0]   wire_ram_block1a_98portbdataout;
	wire  [3:0]   wire_ram_block1a_99portbdataout;
	wire  [3:0]   wire_ram_block1a_100portbdataout;
	wire  [3:0]   wire_ram_block1a_101portbdataout;
	wire  [3:0]   wire_ram_block1a_102portbdataout;
	wire  [3:0]   wire_ram_block1a_103portbdataout;
	wire  [3:0]   wire_ram_block1a_104portbdataout;
	wire  [3:0]   wire_ram_block1a_105portbdataout;
	wire  [3:0]   wire_ram_block1a_106portbdataout;
	wire  [3:0]   wire_ram_block1a_107portbdataout;
	wire  [3:0]   wire_ram_block1a_108portbdataout;
	wire  [3:0]   wire_ram_block1a_109portbdataout;
	wire  [3:0]   wire_ram_block1a_110portbdataout;
	wire  [3:0]   wire_ram_block1a_111portbdataout;
	wire  [3:0]   wire_ram_block1a_112portbdataout;
	wire  [3:0]   wire_ram_block1a_113portbdataout;
	wire  [3:0]   wire_ram_block1a_114portbdataout;
	wire  [3:0]   wire_ram_block1a_115portbdataout;
	wire  [3:0]   wire_ram_block1a_116portbdataout;
	wire  [3:0]   wire_ram_block1a_117portbdataout;
	wire  [3:0]   wire_ram_block1a_118portbdataout;
	wire  [3:0]   wire_ram_block1a_119portbdataout;
	wire  [3:0]   wire_ram_block1a_120portbdataout;
	wire  [3:0]   wire_ram_block1a_121portbdataout;
	wire  [3:0]   wire_ram_block1a_122portbdataout;
	wire  [3:0]   wire_ram_block1a_123portbdataout;
	wire  [3:0]   wire_ram_block1a_124portbdataout;
	wire  [3:0]   wire_ram_block1a_125portbdataout;
	wire  [3:0]   wire_ram_block1a_126portbdataout;
	wire  [3:0]   wire_ram_block1a_127portbdataout;
	wire  [3:0]  address_a_sel;
	wire  [16:0]  address_a_wire;
	wire  [3:0]  address_b_sel;
	wire  [14:0]  address_b_wire;
	wire  [3:0]  w_addr_val_a9w;
	wire  [3:0]  w_addr_val_b10w;
	wire  [3:0]  w_addr_val_b4w;
	wire  [3:0]  wren_decode_addr_sel_a;
	wire  [3:0]  wren_decode_addr_sel_b;

	// synopsys translate_off
	initial
		address_reg_a = 0;
	// synopsys translate_on
	always @ ( posedge clock0)
		if (rden_a == 1'b1)   address_reg_a <= address_a_sel;
	// synopsys translate_off
	initial
		address_reg_b = 0;
	// synopsys translate_on
	always @ ( posedge clock1)
		if (rden_b == 1'b1)   address_reg_b <= address_b_sel;
	// synopsys translate_off
	initial
		out_address_reg_a = 0;
	// synopsys translate_on
	always @ ( posedge clock0)
		  out_address_reg_a <= address_reg_a;
	// synopsys translate_off
	initial
		out_address_reg_b = 0;
	// synopsys translate_on
	always @ ( posedge clock1)
		  out_address_reg_b <= address_reg_b;
	dpram_cart_prg_decode   decode2
	( 
	.data(address_a_wire[16:13]),
	.enable(wren_a),
	.eq(wire_decode2_eq));
	dpram_cart_prg_decode   decode3
	( 
	.data(w_addr_val_b4w),
	.enable(wren_b),
	.eq(wire_decode3_eq));
	dpram_cart_prg_decode   rden_decode_a
	( 
	.data(w_addr_val_a9w),
	.enable((wren_a | rden_a)),
	.eq(wire_rden_decode_a_eq));
	dpram_cart_prg_decode   rden_decode_b
	( 
	.data(w_addr_val_b10w),
	.enable((wren_b | rden_b)),
	.eq(wire_rden_decode_b_eq));
	dpram_cart_prg_mux   mux4
	( 
	.data({wire_ram_block1a_127portadataout[0], wire_ram_block1a_126portadataout[0], wire_ram_block1a_125portadataout[0], wire_ram_block1a_124portadataout[0], wire_ram_block1a_123portadataout[0], wire_ram_block1a_122portadataout[0], wire_ram_block1a_121portadataout[0], wire_ram_block1a_120portadataout[0], wire_ram_block1a_119portadataout[0], wire_ram_block1a_118portadataout[0], wire_ram_block1a_117portadataout[0], wire_ram_block1a_116portadataout[0], wire_ram_block1a_115portadataout[0], wire_ram_block1a_114portadataout[0], wire_ram_block1a_113portadataout[0], wire_ram_block1a_112portadataout[0], wire_ram_block1a_111portadataout[0], wire_ram_block1a_110portadataout[0], wire_ram_block1a_109portadataout[0], wire_ram_block1a_108portadataout[0], wire_ram_block1a_107portadataout[0], wire_ram_block1a_106portadataout[0], wire_ram_block1a_105portadataout[0], wire_ram_block1a_104portadataout[0], wire_ram_block1a_103portadataout[0], wire_ram_block1a_102portadataout[0], wire_ram_block1a_101portadataout[0], wire_ram_block1a_100portadataout[0], wire_ram_block1a_99portadataout[0], wire_ram_block1a_98portadataout[0], wire_ram_block1a_97portadataout[0], wire_ram_block1a_96portadataout[0], wire_ram_block1a_95portadataout[0], wire_ram_block1a_94portadataout[0], wire_ram_block1a_93portadataout[0], wire_ram_block1a_92portadataout[0], wire_ram_block1a_91portadataout[0], wire_ram_block1a_90portadataout[0], wire_ram_block1a_89portadataout[0], wire_ram_block1a_88portadataout[0], wire_ram_block1a_87portadataout[0], wire_ram_block1a_86portadataout[0], wire_ram_block1a_85portadataout[0], wire_ram_block1a_84portadataout[0], wire_ram_block1a_83portadataout[0], wire_ram_block1a_82portadataout[0], wire_ram_block1a_81portadataout[0], wire_ram_block1a_80portadataout[0], wire_ram_block1a_79portadataout[0], wire_ram_block1a_78portadataout[0], wire_ram_block1a_77portadataout[0], wire_ram_block1a_76portadataout[0], wire_ram_block1a_75portadataout[0], wire_ram_block1a_74portadataout[0], wire_ram_block1a_73portadataout[0], wire_ram_block1a_72portadataout[0]
, wire_ram_block1a_71portadataout[0], wire_ram_block1a_70portadataout[0], wire_ram_block1a_69portadataout[0], wire_ram_block1a_68portadataout[0], wire_ram_block1a_67portadataout[0], wire_ram_block1a_66portadataout[0], wire_ram_block1a_65portadataout[0], wire_ram_block1a_64portadataout[0], wire_ram_block1a_63portadataout[0], wire_ram_block1a_62portadataout[0], wire_ram_block1a_61portadataout[0], wire_ram_block1a_60portadataout[0], wire_ram_block1a_59portadataout[0], wire_ram_block1a_58portadataout[0], wire_ram_block1a_57portadataout[0], wire_ram_block1a_56portadataout[0], wire_ram_block1a_55portadataout[0], wire_ram_block1a_54portadataout[0], wire_ram_block1a_53portadataout[0], wire_ram_block1a_52portadataout[0], wire_ram_block1a_51portadataout[0], wire_ram_block1a_50portadataout[0], wire_ram_block1a_49portadataout[0], wire_ram_block1a_48portadataout[0], wire_ram_block1a_47portadataout[0], wire_ram_block1a_46portadataout[0], wire_ram_block1a_45portadataout[0], wire_ram_block1a_44portadataout[0], wire_ram_block1a_43portadataout[0], wire_ram_block1a_42portadataout[0], wire_ram_block1a_41portadataout[0], wire_ram_block1a_40portadataout[0], wire_ram_block1a_39portadataout[0], wire_ram_block1a_38portadataout[0], wire_ram_block1a_37portadataout[0], wire_ram_block1a_36portadataout[0], wire_ram_block1a_35portadataout[0], wire_ram_block1a_34portadataout[0], wire_ram_block1a_33portadataout[0], wire_ram_block1a_32portadataout[0], wire_ram_block1a_31portadataout[0], wire_ram_block1a_30portadataout[0], wire_ram_block1a_29portadataout[0], wire_ram_block1a_28portadataout[0], wire_ram_block1a_27portadataout[0], wire_ram_block1a_26portadataout[0], wire_ram_block1a_25portadataout[0], wire_ram_block1a_24portadataout[0], wire_ram_block1a_23portadataout[0], wire_ram_block1a_22portadataout[0], wire_ram_block1a_21portadataout[0], wire_ram_block1a_20portadataout[0], wire_ram_block1a_19portadataout[0], wire_ram_block1a_18portadataout[0], wire_ram_block1a_17portadataout[0], wire_ram_block1a_16portadataout[0], wire_ram_block1a_15portadataout[0]
, wire_ram_block1a_14portadataout[0], wire_ram_block1a_13portadataout[0], wire_ram_block1a_12portadataout[0], wire_ram_block1a_11portadataout[0], wire_ram_block1a_10portadataout[0], wire_ram_block1a_9portadataout[0], wire_ram_block1a_8portadataout[0], wire_ram_block1a_7portadataout[0], wire_ram_block1a_6portadataout[0], wire_ram_block1a_5portadataout[0], wire_ram_block1a_4portadataout[0], wire_ram_block1a_3portadataout[0], wire_ram_block1a_2portadataout[0], wire_ram_block1a_1portadataout[0], wire_ram_block1a_0portadataout[0]}),
	.result(wire_mux4_result),
	.sel(out_address_reg_a));
	dpram_cart_prg_mux1   mux5
	( 
	.data({wire_ram_block1a_127portbdataout[3], wire_ram_block1a_126portbdataout[3], wire_ram_block1a_125portbdataout[3], wire_ram_block1a_124portbdataout[3], wire_ram_block1a_123portbdataout[3], wire_ram_block1a_122portbdataout[3], wire_ram_block1a_121portbdataout[3], wire_ram_block1a_120portbdataout[3], wire_ram_block1a_127portbdataout[2], wire_ram_block1a_126portbdataout[2], wire_ram_block1a_125portbdataout[2], wire_ram_block1a_124portbdataout[2], wire_ram_block1a_123portbdataout[2], wire_ram_block1a_122portbdataout[2], wire_ram_block1a_121portbdataout[2], wire_ram_block1a_120portbdataout[2], wire_ram_block1a_127portbdataout[1], wire_ram_block1a_126portbdataout[1], wire_ram_block1a_125portbdataout[1], wire_ram_block1a_124portbdataout[1], wire_ram_block1a_123portbdataout[1], wire_ram_block1a_122portbdataout[1], wire_ram_block1a_121portbdataout[1], wire_ram_block1a_120portbdataout[1], wire_ram_block1a_127portbdataout[0], wire_ram_block1a_126portbdataout[0], wire_ram_block1a_125portbdataout[0], wire_ram_block1a_124portbdataout[0], wire_ram_block1a_123portbdataout[0], wire_ram_block1a_122portbdataout[0], wire_ram_block1a_121portbdataout[0], wire_ram_block1a_120portbdataout[0], wire_ram_block1a_119portbdataout[3], wire_ram_block1a_118portbdataout[3], wire_ram_block1a_117portbdataout[3], wire_ram_block1a_116portbdataout[3], wire_ram_block1a_115portbdataout[3], wire_ram_block1a_114portbdataout[3], wire_ram_block1a_113portbdataout[3], wire_ram_block1a_112portbdataout[3], wire_ram_block1a_119portbdataout[2], wire_ram_block1a_118portbdataout[2], wire_ram_block1a_117portbdataout[2], wire_ram_block1a_116portbdataout[2], wire_ram_block1a_115portbdataout[2], wire_ram_block1a_114portbdataout[2], wire_ram_block1a_113portbdataout[2], wire_ram_block1a_112portbdataout[2], wire_ram_block1a_119portbdataout[1], wire_ram_block1a_118portbdataout[1], wire_ram_block1a_117portbdataout[1], wire_ram_block1a_116portbdataout[1], wire_ram_block1a_115portbdataout[1], wire_ram_block1a_114portbdataout[1], wire_ram_block1a_113portbdataout[1], wire_ram_block1a_112portbdataout[1]
, wire_ram_block1a_119portbdataout[0], wire_ram_block1a_118portbdataout[0], wire_ram_block1a_117portbdataout[0], wire_ram_block1a_116portbdataout[0], wire_ram_block1a_115portbdataout[0], wire_ram_block1a_114portbdataout[0], wire_ram_block1a_113portbdataout[0], wire_ram_block1a_112portbdataout[0], wire_ram_block1a_111portbdataout[3], wire_ram_block1a_110portbdataout[3], wire_ram_block1a_109portbdataout[3], wire_ram_block1a_108portbdataout[3], wire_ram_block1a_107portbdataout[3], wire_ram_block1a_106portbdataout[3], wire_ram_block1a_105portbdataout[3], wire_ram_block1a_104portbdataout[3], wire_ram_block1a_111portbdataout[2], wire_ram_block1a_110portbdataout[2], wire_ram_block1a_109portbdataout[2], wire_ram_block1a_108portbdataout[2], wire_ram_block1a_107portbdataout[2], wire_ram_block1a_106portbdataout[2], wire_ram_block1a_105portbdataout[2], wire_ram_block1a_104portbdataout[2], wire_ram_block1a_111portbdataout[1], wire_ram_block1a_110portbdataout[1], wire_ram_block1a_109portbdataout[1], wire_ram_block1a_108portbdataout[1], wire_ram_block1a_107portbdataout[1], wire_ram_block1a_106portbdataout[1], wire_ram_block1a_105portbdataout[1], wire_ram_block1a_104portbdataout[1], wire_ram_block1a_111portbdataout[0], wire_ram_block1a_110portbdataout[0], wire_ram_block1a_109portbdataout[0], wire_ram_block1a_108portbdataout[0], wire_ram_block1a_107portbdataout[0], wire_ram_block1a_106portbdataout[0], wire_ram_block1a_105portbdataout[0], wire_ram_block1a_104portbdataout[0], wire_ram_block1a_103portbdataout[3], wire_ram_block1a_102portbdataout[3], wire_ram_block1a_101portbdataout[3], wire_ram_block1a_100portbdataout[3], wire_ram_block1a_99portbdataout[3], wire_ram_block1a_98portbdataout[3], wire_ram_block1a_97portbdataout[3], wire_ram_block1a_96portbdataout[3], wire_ram_block1a_103portbdataout[2], wire_ram_block1a_102portbdataout[2], wire_ram_block1a_101portbdataout[2], wire_ram_block1a_100portbdataout[2], wire_ram_block1a_99portbdataout[2], wire_ram_block1a_98portbdataout[2], wire_ram_block1a_97portbdataout[2], wire_ram_block1a_96portbdataout[2]
, wire_ram_block1a_103portbdataout[1], wire_ram_block1a_102portbdataout[1], wire_ram_block1a_101portbdataout[1], wire_ram_block1a_100portbdataout[1], wire_ram_block1a_99portbdataout[1], wire_ram_block1a_98portbdataout[1], wire_ram_block1a_97portbdataout[1], wire_ram_block1a_96portbdataout[1], wire_ram_block1a_103portbdataout[0], wire_ram_block1a_102portbdataout[0], wire_ram_block1a_101portbdataout[0], wire_ram_block1a_100portbdataout[0], wire_ram_block1a_99portbdataout[0], wire_ram_block1a_98portbdataout[0], wire_ram_block1a_97portbdataout[0], wire_ram_block1a_96portbdataout[0], wire_ram_block1a_95portbdataout[3], wire_ram_block1a_94portbdataout[3], wire_ram_block1a_93portbdataout[3], wire_ram_block1a_92portbdataout[3], wire_ram_block1a_91portbdataout[3], wire_ram_block1a_90portbdataout[3], wire_ram_block1a_89portbdataout[3], wire_ram_block1a_88portbdataout[3], wire_ram_block1a_95portbdataout[2], wire_ram_block1a_94portbdataout[2], wire_ram_block1a_93portbdataout[2], wire_ram_block1a_92portbdataout[2], wire_ram_block1a_91portbdataout[2], wire_ram_block1a_90portbdataout[2], wire_ram_block1a_89portbdataout[2], wire_ram_block1a_88portbdataout[2], wire_ram_block1a_95portbdataout[1], wire_ram_block1a_94portbdataout[1], wire_ram_block1a_93portbdataout[1], wire_ram_block1a_92portbdataout[1], wire_ram_block1a_91portbdataout[1], wire_ram_block1a_90portbdataout[1], wire_ram_block1a_89portbdataout[1], wire_ram_block1a_88portbdataout[1], wire_ram_block1a_95portbdataout[0], wire_ram_block1a_94portbdataout[0], wire_ram_block1a_93portbdataout[0], wire_ram_block1a_92portbdataout[0], wire_ram_block1a_91portbdataout[0], wire_ram_block1a_90portbdataout[0], wire_ram_block1a_89portbdataout[0], wire_ram_block1a_88portbdataout[0], wire_ram_block1a_87portbdataout[3], wire_ram_block1a_86portbdataout[3], wire_ram_block1a_85portbdataout[3], wire_ram_block1a_84portbdataout[3], wire_ram_block1a_83portbdataout[3], wire_ram_block1a_82portbdataout[3], wire_ram_block1a_81portbdataout[3], wire_ram_block1a_80portbdataout[3], wire_ram_block1a_87portbdataout[2]
, wire_ram_block1a_86portbdataout[2], wire_ram_block1a_85portbdataout[2], wire_ram_block1a_84portbdataout[2], wire_ram_block1a_83portbdataout[2], wire_ram_block1a_82portbdataout[2], wire_ram_block1a_81portbdataout[2], wire_ram_block1a_80portbdataout[2], wire_ram_block1a_87portbdataout[1], wire_ram_block1a_86portbdataout[1], wire_ram_block1a_85portbdataout[1], wire_ram_block1a_84portbdataout[1], wire_ram_block1a_83portbdataout[1], wire_ram_block1a_82portbdataout[1], wire_ram_block1a_81portbdataout[1], wire_ram_block1a_80portbdataout[1], wire_ram_block1a_87portbdataout[0], wire_ram_block1a_86portbdataout[0], wire_ram_block1a_85portbdataout[0], wire_ram_block1a_84portbdataout[0], wire_ram_block1a_83portbdataout[0], wire_ram_block1a_82portbdataout[0], wire_ram_block1a_81portbdataout[0], wire_ram_block1a_80portbdataout[0], wire_ram_block1a_79portbdataout[3], wire_ram_block1a_78portbdataout[3], wire_ram_block1a_77portbdataout[3], wire_ram_block1a_76portbdataout[3], wire_ram_block1a_75portbdataout[3], wire_ram_block1a_74portbdataout[3], wire_ram_block1a_73portbdataout[3], wire_ram_block1a_72portbdataout[3], wire_ram_block1a_79portbdataout[2], wire_ram_block1a_78portbdataout[2], wire_ram_block1a_77portbdataout[2], wire_ram_block1a_76portbdataout[2], wire_ram_block1a_75portbdataout[2], wire_ram_block1a_74portbdataout[2], wire_ram_block1a_73portbdataout[2], wire_ram_block1a_72portbdataout[2], wire_ram_block1a_79portbdataout[1], wire_ram_block1a_78portbdataout[1], wire_ram_block1a_77portbdataout[1], wire_ram_block1a_76portbdataout[1], wire_ram_block1a_75portbdataout[1], wire_ram_block1a_74portbdataout[1], wire_ram_block1a_73portbdataout[1], wire_ram_block1a_72portbdataout[1], wire_ram_block1a_79portbdataout[0], wire_ram_block1a_78portbdataout[0], wire_ram_block1a_77portbdataout[0], wire_ram_block1a_76portbdataout[0], wire_ram_block1a_75portbdataout[0], wire_ram_block1a_74portbdataout[0], wire_ram_block1a_73portbdataout[0], wire_ram_block1a_72portbdataout[0], wire_ram_block1a_71portbdataout[3], wire_ram_block1a_70portbdataout[3]
, wire_ram_block1a_69portbdataout[3], wire_ram_block1a_68portbdataout[3], wire_ram_block1a_67portbdataout[3], wire_ram_block1a_66portbdataout[3], wire_ram_block1a_65portbdataout[3], wire_ram_block1a_64portbdataout[3], wire_ram_block1a_71portbdataout[2], wire_ram_block1a_70portbdataout[2], wire_ram_block1a_69portbdataout[2], wire_ram_block1a_68portbdataout[2], wire_ram_block1a_67portbdataout[2], wire_ram_block1a_66portbdataout[2], wire_ram_block1a_65portbdataout[2], wire_ram_block1a_64portbdataout[2], wire_ram_block1a_71portbdataout[1], wire_ram_block1a_70portbdataout[1], wire_ram_block1a_69portbdataout[1], wire_ram_block1a_68portbdataout[1], wire_ram_block1a_67portbdataout[1], wire_ram_block1a_66portbdataout[1], wire_ram_block1a_65portbdataout[1], wire_ram_block1a_64portbdataout[1], wire_ram_block1a_71portbdataout[0], wire_ram_block1a_70portbdataout[0], wire_ram_block1a_69portbdataout[0], wire_ram_block1a_68portbdataout[0], wire_ram_block1a_67portbdataout[0], wire_ram_block1a_66portbdataout[0], wire_ram_block1a_65portbdataout[0], wire_ram_block1a_64portbdataout[0], wire_ram_block1a_63portbdataout[3], wire_ram_block1a_62portbdataout[3], wire_ram_block1a_61portbdataout[3], wire_ram_block1a_60portbdataout[3], wire_ram_block1a_59portbdataout[3], wire_ram_block1a_58portbdataout[3], wire_ram_block1a_57portbdataout[3], wire_ram_block1a_56portbdataout[3], wire_ram_block1a_63portbdataout[2], wire_ram_block1a_62portbdataout[2], wire_ram_block1a_61portbdataout[2], wire_ram_block1a_60portbdataout[2], wire_ram_block1a_59portbdataout[2], wire_ram_block1a_58portbdataout[2], wire_ram_block1a_57portbdataout[2], wire_ram_block1a_56portbdataout[2], wire_ram_block1a_63portbdataout[1], wire_ram_block1a_62portbdataout[1], wire_ram_block1a_61portbdataout[1], wire_ram_block1a_60portbdataout[1], wire_ram_block1a_59portbdataout[1], wire_ram_block1a_58portbdataout[1], wire_ram_block1a_57portbdataout[1], wire_ram_block1a_56portbdataout[1], wire_ram_block1a_63portbdataout[0], wire_ram_block1a_62portbdataout[0], wire_ram_block1a_61portbdataout[0]
, wire_ram_block1a_60portbdataout[0], wire_ram_block1a_59portbdataout[0], wire_ram_block1a_58portbdataout[0], wire_ram_block1a_57portbdataout[0], wire_ram_block1a_56portbdataout[0], wire_ram_block1a_55portbdataout[3], wire_ram_block1a_54portbdataout[3], wire_ram_block1a_53portbdataout[3], wire_ram_block1a_52portbdataout[3], wire_ram_block1a_51portbdataout[3], wire_ram_block1a_50portbdataout[3], wire_ram_block1a_49portbdataout[3], wire_ram_block1a_48portbdataout[3], wire_ram_block1a_55portbdataout[2], wire_ram_block1a_54portbdataout[2], wire_ram_block1a_53portbdataout[2], wire_ram_block1a_52portbdataout[2], wire_ram_block1a_51portbdataout[2], wire_ram_block1a_50portbdataout[2], wire_ram_block1a_49portbdataout[2], wire_ram_block1a_48portbdataout[2], wire_ram_block1a_55portbdataout[1], wire_ram_block1a_54portbdataout[1], wire_ram_block1a_53portbdataout[1], wire_ram_block1a_52portbdataout[1], wire_ram_block1a_51portbdataout[1], wire_ram_block1a_50portbdataout[1], wire_ram_block1a_49portbdataout[1], wire_ram_block1a_48portbdataout[1], wire_ram_block1a_55portbdataout[0], wire_ram_block1a_54portbdataout[0], wire_ram_block1a_53portbdataout[0], wire_ram_block1a_52portbdataout[0], wire_ram_block1a_51portbdataout[0], wire_ram_block1a_50portbdataout[0], wire_ram_block1a_49portbdataout[0], wire_ram_block1a_48portbdataout[0], wire_ram_block1a_47portbdataout[3], wire_ram_block1a_46portbdataout[3], wire_ram_block1a_45portbdataout[3], wire_ram_block1a_44portbdataout[3], wire_ram_block1a_43portbdataout[3], wire_ram_block1a_42portbdataout[3], wire_ram_block1a_41portbdataout[3], wire_ram_block1a_40portbdataout[3], wire_ram_block1a_47portbdataout[2], wire_ram_block1a_46portbdataout[2], wire_ram_block1a_45portbdataout[2], wire_ram_block1a_44portbdataout[2], wire_ram_block1a_43portbdataout[2], wire_ram_block1a_42portbdataout[2], wire_ram_block1a_41portbdataout[2], wire_ram_block1a_40portbdataout[2], wire_ram_block1a_47portbdataout[1], wire_ram_block1a_46portbdataout[1], wire_ram_block1a_45portbdataout[1], wire_ram_block1a_44portbdataout[1]
, wire_ram_block1a_43portbdataout[1], wire_ram_block1a_42portbdataout[1], wire_ram_block1a_41portbdataout[1], wire_ram_block1a_40portbdataout[1], wire_ram_block1a_47portbdataout[0], wire_ram_block1a_46portbdataout[0], wire_ram_block1a_45portbdataout[0], wire_ram_block1a_44portbdataout[0], wire_ram_block1a_43portbdataout[0], wire_ram_block1a_42portbdataout[0], wire_ram_block1a_41portbdataout[0], wire_ram_block1a_40portbdataout[0], wire_ram_block1a_39portbdataout[3], wire_ram_block1a_38portbdataout[3], wire_ram_block1a_37portbdataout[3], wire_ram_block1a_36portbdataout[3], wire_ram_block1a_35portbdataout[3], wire_ram_block1a_34portbdataout[3], wire_ram_block1a_33portbdataout[3], wire_ram_block1a_32portbdataout[3], wire_ram_block1a_39portbdataout[2], wire_ram_block1a_38portbdataout[2], wire_ram_block1a_37portbdataout[2], wire_ram_block1a_36portbdataout[2], wire_ram_block1a_35portbdataout[2], wire_ram_block1a_34portbdataout[2], wire_ram_block1a_33portbdataout[2], wire_ram_block1a_32portbdataout[2], wire_ram_block1a_39portbdataout[1], wire_ram_block1a_38portbdataout[1], wire_ram_block1a_37portbdataout[1], wire_ram_block1a_36portbdataout[1], wire_ram_block1a_35portbdataout[1], wire_ram_block1a_34portbdataout[1], wire_ram_block1a_33portbdataout[1], wire_ram_block1a_32portbdataout[1], wire_ram_block1a_39portbdataout[0], wire_ram_block1a_38portbdataout[0], wire_ram_block1a_37portbdataout[0], wire_ram_block1a_36portbdataout[0], wire_ram_block1a_35portbdataout[0], wire_ram_block1a_34portbdataout[0], wire_ram_block1a_33portbdataout[0], wire_ram_block1a_32portbdataout[0], wire_ram_block1a_31portbdataout[3], wire_ram_block1a_30portbdataout[3], wire_ram_block1a_29portbdataout[3], wire_ram_block1a_28portbdataout[3], wire_ram_block1a_27portbdataout[3], wire_ram_block1a_26portbdataout[3], wire_ram_block1a_25portbdataout[3], wire_ram_block1a_24portbdataout[3], wire_ram_block1a_31portbdataout[2], wire_ram_block1a_30portbdataout[2], wire_ram_block1a_29portbdataout[2], wire_ram_block1a_28portbdataout[2], wire_ram_block1a_27portbdataout[2]
, wire_ram_block1a_26portbdataout[2], wire_ram_block1a_25portbdataout[2], wire_ram_block1a_24portbdataout[2], wire_ram_block1a_31portbdataout[1], wire_ram_block1a_30portbdataout[1], wire_ram_block1a_29portbdataout[1], wire_ram_block1a_28portbdataout[1], wire_ram_block1a_27portbdataout[1], wire_ram_block1a_26portbdataout[1], wire_ram_block1a_25portbdataout[1], wire_ram_block1a_24portbdataout[1], wire_ram_block1a_31portbdataout[0], wire_ram_block1a_30portbdataout[0], wire_ram_block1a_29portbdataout[0], wire_ram_block1a_28portbdataout[0], wire_ram_block1a_27portbdataout[0], wire_ram_block1a_26portbdataout[0], wire_ram_block1a_25portbdataout[0], wire_ram_block1a_24portbdataout[0], wire_ram_block1a_23portbdataout[3], wire_ram_block1a_22portbdataout[3], wire_ram_block1a_21portbdataout[3], wire_ram_block1a_20portbdataout[3], wire_ram_block1a_19portbdataout[3], wire_ram_block1a_18portbdataout[3], wire_ram_block1a_17portbdataout[3], wire_ram_block1a_16portbdataout[3], wire_ram_block1a_23portbdataout[2], wire_ram_block1a_22portbdataout[2], wire_ram_block1a_21portbdataout[2], wire_ram_block1a_20portbdataout[2], wire_ram_block1a_19portbdataout[2], wire_ram_block1a_18portbdataout[2], wire_ram_block1a_17portbdataout[2], wire_ram_block1a_16portbdataout[2], wire_ram_block1a_23portbdataout[1], wire_ram_block1a_22portbdataout[1], wire_ram_block1a_21portbdataout[1], wire_ram_block1a_20portbdataout[1], wire_ram_block1a_19portbdataout[1], wire_ram_block1a_18portbdataout[1], wire_ram_block1a_17portbdataout[1], wire_ram_block1a_16portbdataout[1], wire_ram_block1a_23portbdataout[0], wire_ram_block1a_22portbdataout[0], wire_ram_block1a_21portbdataout[0], wire_ram_block1a_20portbdataout[0], wire_ram_block1a_19portbdataout[0], wire_ram_block1a_18portbdataout[0], wire_ram_block1a_17portbdataout[0], wire_ram_block1a_16portbdataout[0], wire_ram_block1a_15portbdataout[3], wire_ram_block1a_14portbdataout[3], wire_ram_block1a_13portbdataout[3], wire_ram_block1a_12portbdataout[3], wire_ram_block1a_11portbdataout[3], wire_ram_block1a_10portbdataout[3]
, wire_ram_block1a_9portbdataout[3], wire_ram_block1a_8portbdataout[3], wire_ram_block1a_15portbdataout[2], wire_ram_block1a_14portbdataout[2], wire_ram_block1a_13portbdataout[2], wire_ram_block1a_12portbdataout[2], wire_ram_block1a_11portbdataout[2], wire_ram_block1a_10portbdataout[2], wire_ram_block1a_9portbdataout[2], wire_ram_block1a_8portbdataout[2], wire_ram_block1a_15portbdataout[1], wire_ram_block1a_14portbdataout[1], wire_ram_block1a_13portbdataout[1], wire_ram_block1a_12portbdataout[1], wire_ram_block1a_11portbdataout[1], wire_ram_block1a_10portbdataout[1], wire_ram_block1a_9portbdataout[1], wire_ram_block1a_8portbdataout[1], wire_ram_block1a_15portbdataout[0], wire_ram_block1a_14portbdataout[0], wire_ram_block1a_13portbdataout[0], wire_ram_block1a_12portbdataout[0], wire_ram_block1a_11portbdataout[0], wire_ram_block1a_10portbdataout[0], wire_ram_block1a_9portbdataout[0], wire_ram_block1a_8portbdataout[0], wire_ram_block1a_7portbdataout[3], wire_ram_block1a_6portbdataout[3], wire_ram_block1a_5portbdataout[3], wire_ram_block1a_4portbdataout[3], wire_ram_block1a_3portbdataout[3], wire_ram_block1a_2portbdataout[3], wire_ram_block1a_1portbdataout[3], wire_ram_block1a_0portbdataout[3], wire_ram_block1a_7portbdataout[2], wire_ram_block1a_6portbdataout[2], wire_ram_block1a_5portbdataout[2], wire_ram_block1a_4portbdataout[2], wire_ram_block1a_3portbdataout[2], wire_ram_block1a_2portbdataout[2], wire_ram_block1a_1portbdataout[2], wire_ram_block1a_0portbdataout[2], wire_ram_block1a_7portbdataout[1], wire_ram_block1a_6portbdataout[1], wire_ram_block1a_5portbdataout[1], wire_ram_block1a_4portbdataout[1], wire_ram_block1a_3portbdataout[1], wire_ram_block1a_2portbdataout[1], wire_ram_block1a_1portbdataout[1], wire_ram_block1a_0portbdataout[1], wire_ram_block1a_7portbdataout[0], wire_ram_block1a_6portbdataout[0], wire_ram_block1a_5portbdataout[0], wire_ram_block1a_4portbdataout[0], wire_ram_block1a_3portbdataout[0], wire_ram_block1a_2portbdataout[0], wire_ram_block1a_1portbdataout[0], wire_ram_block1a_0portbdataout[0]}
),
	.result(wire_mux5_result),
	.sel(out_address_reg_b));
	cyclonev_ram_block   ram_block1a_0
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_0portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[24], data_b[16], data_b[8], data_b[0]}),
	.portbdataout(wire_ram_block1a_0portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_0.clk0_core_clock_enable = "ena0",
		ram_block1a_0.clk0_input_clock_enable = "none",
		ram_block1a_0.clk0_output_clock_enable = "none",
		ram_block1a_0.clk1_core_clock_enable = "ena1",
		ram_block1a_0.clk1_input_clock_enable = "none",
		ram_block1a_0.clk1_output_clock_enable = "none",
		ram_block1a_0.connectivity_checking = "OFF",
		ram_block1a_0.data_interleave_offset_in_bits = 8,
		ram_block1a_0.data_interleave_width_in_bits = 1,
		ram_block1a_0.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_0.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_0.operation_mode = "bidir_dual_port",
		ram_block1a_0.port_a_address_width = 13,
		ram_block1a_0.port_a_data_out_clear = "none",
		ram_block1a_0.port_a_data_out_clock = "clock0",
		ram_block1a_0.port_a_data_width = 1,
		ram_block1a_0.port_a_first_address = 0,
		ram_block1a_0.port_a_first_bit_number = 0,
		ram_block1a_0.port_a_last_address = 8191,
		ram_block1a_0.port_a_logical_ram_depth = 131072,
		ram_block1a_0.port_a_logical_ram_width = 8,
		ram_block1a_0.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_0.port_b_address_clock = "clock1",
		ram_block1a_0.port_b_address_width = 11,
		ram_block1a_0.port_b_data_in_clock = "clock1",
		ram_block1a_0.port_b_data_out_clear = "none",
		ram_block1a_0.port_b_data_out_clock = "clock1",
		ram_block1a_0.port_b_data_width = 4,
		ram_block1a_0.port_b_first_address = 0,
		ram_block1a_0.port_b_first_bit_number = 0,
		ram_block1a_0.port_b_last_address = 2047,
		ram_block1a_0.port_b_logical_ram_depth = 32768,
		ram_block1a_0.port_b_logical_ram_width = 32,
		ram_block1a_0.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_0.port_b_read_enable_clock = "clock1",
		ram_block1a_0.port_b_write_enable_clock = "clock1",
		ram_block1a_0.power_up_uninitialized = "true",
		ram_block1a_0.ram_block_type = "AUTO",
		ram_block1a_0.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_1
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_1portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[25], data_b[17], data_b[9], data_b[1]}),
	.portbdataout(wire_ram_block1a_1portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_1.clk0_core_clock_enable = "ena0",
		ram_block1a_1.clk0_input_clock_enable = "none",
		ram_block1a_1.clk0_output_clock_enable = "none",
		ram_block1a_1.clk1_core_clock_enable = "ena1",
		ram_block1a_1.clk1_input_clock_enable = "none",
		ram_block1a_1.clk1_output_clock_enable = "none",
		ram_block1a_1.connectivity_checking = "OFF",
		ram_block1a_1.data_interleave_offset_in_bits = 8,
		ram_block1a_1.data_interleave_width_in_bits = 1,
		ram_block1a_1.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_1.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_1.operation_mode = "bidir_dual_port",
		ram_block1a_1.port_a_address_width = 13,
		ram_block1a_1.port_a_data_out_clear = "none",
		ram_block1a_1.port_a_data_out_clock = "clock0",
		ram_block1a_1.port_a_data_width = 1,
		ram_block1a_1.port_a_first_address = 0,
		ram_block1a_1.port_a_first_bit_number = 1,
		ram_block1a_1.port_a_last_address = 8191,
		ram_block1a_1.port_a_logical_ram_depth = 131072,
		ram_block1a_1.port_a_logical_ram_width = 8,
		ram_block1a_1.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_1.port_b_address_clock = "clock1",
		ram_block1a_1.port_b_address_width = 11,
		ram_block1a_1.port_b_data_in_clock = "clock1",
		ram_block1a_1.port_b_data_out_clear = "none",
		ram_block1a_1.port_b_data_out_clock = "clock1",
		ram_block1a_1.port_b_data_width = 4,
		ram_block1a_1.port_b_first_address = 0,
		ram_block1a_1.port_b_first_bit_number = 1,
		ram_block1a_1.port_b_last_address = 2047,
		ram_block1a_1.port_b_logical_ram_depth = 32768,
		ram_block1a_1.port_b_logical_ram_width = 32,
		ram_block1a_1.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_1.port_b_read_enable_clock = "clock1",
		ram_block1a_1.port_b_write_enable_clock = "clock1",
		ram_block1a_1.power_up_uninitialized = "true",
		ram_block1a_1.ram_block_type = "AUTO",
		ram_block1a_1.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_2
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_2portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[26], data_b[18], data_b[10], data_b[2]}),
	.portbdataout(wire_ram_block1a_2portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_2.clk0_core_clock_enable = "ena0",
		ram_block1a_2.clk0_input_clock_enable = "none",
		ram_block1a_2.clk0_output_clock_enable = "none",
		ram_block1a_2.clk1_core_clock_enable = "ena1",
		ram_block1a_2.clk1_input_clock_enable = "none",
		ram_block1a_2.clk1_output_clock_enable = "none",
		ram_block1a_2.connectivity_checking = "OFF",
		ram_block1a_2.data_interleave_offset_in_bits = 8,
		ram_block1a_2.data_interleave_width_in_bits = 1,
		ram_block1a_2.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_2.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_2.operation_mode = "bidir_dual_port",
		ram_block1a_2.port_a_address_width = 13,
		ram_block1a_2.port_a_data_out_clear = "none",
		ram_block1a_2.port_a_data_out_clock = "clock0",
		ram_block1a_2.port_a_data_width = 1,
		ram_block1a_2.port_a_first_address = 0,
		ram_block1a_2.port_a_first_bit_number = 2,
		ram_block1a_2.port_a_last_address = 8191,
		ram_block1a_2.port_a_logical_ram_depth = 131072,
		ram_block1a_2.port_a_logical_ram_width = 8,
		ram_block1a_2.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_2.port_b_address_clock = "clock1",
		ram_block1a_2.port_b_address_width = 11,
		ram_block1a_2.port_b_data_in_clock = "clock1",
		ram_block1a_2.port_b_data_out_clear = "none",
		ram_block1a_2.port_b_data_out_clock = "clock1",
		ram_block1a_2.port_b_data_width = 4,
		ram_block1a_2.port_b_first_address = 0,
		ram_block1a_2.port_b_first_bit_number = 2,
		ram_block1a_2.port_b_last_address = 2047,
		ram_block1a_2.port_b_logical_ram_depth = 32768,
		ram_block1a_2.port_b_logical_ram_width = 32,
		ram_block1a_2.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_2.port_b_read_enable_clock = "clock1",
		ram_block1a_2.port_b_write_enable_clock = "clock1",
		ram_block1a_2.power_up_uninitialized = "true",
		ram_block1a_2.ram_block_type = "AUTO",
		ram_block1a_2.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_3
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_3portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[27], data_b[19], data_b[11], data_b[3]}),
	.portbdataout(wire_ram_block1a_3portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_3.clk0_core_clock_enable = "ena0",
		ram_block1a_3.clk0_input_clock_enable = "none",
		ram_block1a_3.clk0_output_clock_enable = "none",
		ram_block1a_3.clk1_core_clock_enable = "ena1",
		ram_block1a_3.clk1_input_clock_enable = "none",
		ram_block1a_3.clk1_output_clock_enable = "none",
		ram_block1a_3.connectivity_checking = "OFF",
		ram_block1a_3.data_interleave_offset_in_bits = 8,
		ram_block1a_3.data_interleave_width_in_bits = 1,
		ram_block1a_3.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_3.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_3.operation_mode = "bidir_dual_port",
		ram_block1a_3.port_a_address_width = 13,
		ram_block1a_3.port_a_data_out_clear = "none",
		ram_block1a_3.port_a_data_out_clock = "clock0",
		ram_block1a_3.port_a_data_width = 1,
		ram_block1a_3.port_a_first_address = 0,
		ram_block1a_3.port_a_first_bit_number = 3,
		ram_block1a_3.port_a_last_address = 8191,
		ram_block1a_3.port_a_logical_ram_depth = 131072,
		ram_block1a_3.port_a_logical_ram_width = 8,
		ram_block1a_3.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_3.port_b_address_clock = "clock1",
		ram_block1a_3.port_b_address_width = 11,
		ram_block1a_3.port_b_data_in_clock = "clock1",
		ram_block1a_3.port_b_data_out_clear = "none",
		ram_block1a_3.port_b_data_out_clock = "clock1",
		ram_block1a_3.port_b_data_width = 4,
		ram_block1a_3.port_b_first_address = 0,
		ram_block1a_3.port_b_first_bit_number = 3,
		ram_block1a_3.port_b_last_address = 2047,
		ram_block1a_3.port_b_logical_ram_depth = 32768,
		ram_block1a_3.port_b_logical_ram_width = 32,
		ram_block1a_3.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_3.port_b_read_enable_clock = "clock1",
		ram_block1a_3.port_b_write_enable_clock = "clock1",
		ram_block1a_3.power_up_uninitialized = "true",
		ram_block1a_3.ram_block_type = "AUTO",
		ram_block1a_3.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_4
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_4portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[28], data_b[20], data_b[12], data_b[4]}),
	.portbdataout(wire_ram_block1a_4portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_4.clk0_core_clock_enable = "ena0",
		ram_block1a_4.clk0_input_clock_enable = "none",
		ram_block1a_4.clk0_output_clock_enable = "none",
		ram_block1a_4.clk1_core_clock_enable = "ena1",
		ram_block1a_4.clk1_input_clock_enable = "none",
		ram_block1a_4.clk1_output_clock_enable = "none",
		ram_block1a_4.connectivity_checking = "OFF",
		ram_block1a_4.data_interleave_offset_in_bits = 8,
		ram_block1a_4.data_interleave_width_in_bits = 1,
		ram_block1a_4.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_4.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_4.operation_mode = "bidir_dual_port",
		ram_block1a_4.port_a_address_width = 13,
		ram_block1a_4.port_a_data_out_clear = "none",
		ram_block1a_4.port_a_data_out_clock = "clock0",
		ram_block1a_4.port_a_data_width = 1,
		ram_block1a_4.port_a_first_address = 0,
		ram_block1a_4.port_a_first_bit_number = 4,
		ram_block1a_4.port_a_last_address = 8191,
		ram_block1a_4.port_a_logical_ram_depth = 131072,
		ram_block1a_4.port_a_logical_ram_width = 8,
		ram_block1a_4.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_4.port_b_address_clock = "clock1",
		ram_block1a_4.port_b_address_width = 11,
		ram_block1a_4.port_b_data_in_clock = "clock1",
		ram_block1a_4.port_b_data_out_clear = "none",
		ram_block1a_4.port_b_data_out_clock = "clock1",
		ram_block1a_4.port_b_data_width = 4,
		ram_block1a_4.port_b_first_address = 0,
		ram_block1a_4.port_b_first_bit_number = 4,
		ram_block1a_4.port_b_last_address = 2047,
		ram_block1a_4.port_b_logical_ram_depth = 32768,
		ram_block1a_4.port_b_logical_ram_width = 32,
		ram_block1a_4.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_4.port_b_read_enable_clock = "clock1",
		ram_block1a_4.port_b_write_enable_clock = "clock1",
		ram_block1a_4.power_up_uninitialized = "true",
		ram_block1a_4.ram_block_type = "AUTO",
		ram_block1a_4.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_5
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_5portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[29], data_b[21], data_b[13], data_b[5]}),
	.portbdataout(wire_ram_block1a_5portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_5.clk0_core_clock_enable = "ena0",
		ram_block1a_5.clk0_input_clock_enable = "none",
		ram_block1a_5.clk0_output_clock_enable = "none",
		ram_block1a_5.clk1_core_clock_enable = "ena1",
		ram_block1a_5.clk1_input_clock_enable = "none",
		ram_block1a_5.clk1_output_clock_enable = "none",
		ram_block1a_5.connectivity_checking = "OFF",
		ram_block1a_5.data_interleave_offset_in_bits = 8,
		ram_block1a_5.data_interleave_width_in_bits = 1,
		ram_block1a_5.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_5.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_5.operation_mode = "bidir_dual_port",
		ram_block1a_5.port_a_address_width = 13,
		ram_block1a_5.port_a_data_out_clear = "none",
		ram_block1a_5.port_a_data_out_clock = "clock0",
		ram_block1a_5.port_a_data_width = 1,
		ram_block1a_5.port_a_first_address = 0,
		ram_block1a_5.port_a_first_bit_number = 5,
		ram_block1a_5.port_a_last_address = 8191,
		ram_block1a_5.port_a_logical_ram_depth = 131072,
		ram_block1a_5.port_a_logical_ram_width = 8,
		ram_block1a_5.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_5.port_b_address_clock = "clock1",
		ram_block1a_5.port_b_address_width = 11,
		ram_block1a_5.port_b_data_in_clock = "clock1",
		ram_block1a_5.port_b_data_out_clear = "none",
		ram_block1a_5.port_b_data_out_clock = "clock1",
		ram_block1a_5.port_b_data_width = 4,
		ram_block1a_5.port_b_first_address = 0,
		ram_block1a_5.port_b_first_bit_number = 5,
		ram_block1a_5.port_b_last_address = 2047,
		ram_block1a_5.port_b_logical_ram_depth = 32768,
		ram_block1a_5.port_b_logical_ram_width = 32,
		ram_block1a_5.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_5.port_b_read_enable_clock = "clock1",
		ram_block1a_5.port_b_write_enable_clock = "clock1",
		ram_block1a_5.power_up_uninitialized = "true",
		ram_block1a_5.ram_block_type = "AUTO",
		ram_block1a_5.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_6
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_6portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[30], data_b[22], data_b[14], data_b[6]}),
	.portbdataout(wire_ram_block1a_6portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_6.clk0_core_clock_enable = "ena0",
		ram_block1a_6.clk0_input_clock_enable = "none",
		ram_block1a_6.clk0_output_clock_enable = "none",
		ram_block1a_6.clk1_core_clock_enable = "ena1",
		ram_block1a_6.clk1_input_clock_enable = "none",
		ram_block1a_6.clk1_output_clock_enable = "none",
		ram_block1a_6.connectivity_checking = "OFF",
		ram_block1a_6.data_interleave_offset_in_bits = 8,
		ram_block1a_6.data_interleave_width_in_bits = 1,
		ram_block1a_6.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_6.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_6.operation_mode = "bidir_dual_port",
		ram_block1a_6.port_a_address_width = 13,
		ram_block1a_6.port_a_data_out_clear = "none",
		ram_block1a_6.port_a_data_out_clock = "clock0",
		ram_block1a_6.port_a_data_width = 1,
		ram_block1a_6.port_a_first_address = 0,
		ram_block1a_6.port_a_first_bit_number = 6,
		ram_block1a_6.port_a_last_address = 8191,
		ram_block1a_6.port_a_logical_ram_depth = 131072,
		ram_block1a_6.port_a_logical_ram_width = 8,
		ram_block1a_6.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_6.port_b_address_clock = "clock1",
		ram_block1a_6.port_b_address_width = 11,
		ram_block1a_6.port_b_data_in_clock = "clock1",
		ram_block1a_6.port_b_data_out_clear = "none",
		ram_block1a_6.port_b_data_out_clock = "clock1",
		ram_block1a_6.port_b_data_width = 4,
		ram_block1a_6.port_b_first_address = 0,
		ram_block1a_6.port_b_first_bit_number = 6,
		ram_block1a_6.port_b_last_address = 2047,
		ram_block1a_6.port_b_logical_ram_depth = 32768,
		ram_block1a_6.port_b_logical_ram_width = 32,
		ram_block1a_6.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_6.port_b_read_enable_clock = "clock1",
		ram_block1a_6.port_b_write_enable_clock = "clock1",
		ram_block1a_6.power_up_uninitialized = "true",
		ram_block1a_6.ram_block_type = "AUTO",
		ram_block1a_6.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_7
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_7portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[31], data_b[23], data_b[15], data_b[7]}),
	.portbdataout(wire_ram_block1a_7portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_7.clk0_core_clock_enable = "ena0",
		ram_block1a_7.clk0_input_clock_enable = "none",
		ram_block1a_7.clk0_output_clock_enable = "none",
		ram_block1a_7.clk1_core_clock_enable = "ena1",
		ram_block1a_7.clk1_input_clock_enable = "none",
		ram_block1a_7.clk1_output_clock_enable = "none",
		ram_block1a_7.connectivity_checking = "OFF",
		ram_block1a_7.data_interleave_offset_in_bits = 8,
		ram_block1a_7.data_interleave_width_in_bits = 1,
		ram_block1a_7.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_7.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_7.operation_mode = "bidir_dual_port",
		ram_block1a_7.port_a_address_width = 13,
		ram_block1a_7.port_a_data_out_clear = "none",
		ram_block1a_7.port_a_data_out_clock = "clock0",
		ram_block1a_7.port_a_data_width = 1,
		ram_block1a_7.port_a_first_address = 0,
		ram_block1a_7.port_a_first_bit_number = 7,
		ram_block1a_7.port_a_last_address = 8191,
		ram_block1a_7.port_a_logical_ram_depth = 131072,
		ram_block1a_7.port_a_logical_ram_width = 8,
		ram_block1a_7.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_7.port_b_address_clock = "clock1",
		ram_block1a_7.port_b_address_width = 11,
		ram_block1a_7.port_b_data_in_clock = "clock1",
		ram_block1a_7.port_b_data_out_clear = "none",
		ram_block1a_7.port_b_data_out_clock = "clock1",
		ram_block1a_7.port_b_data_width = 4,
		ram_block1a_7.port_b_first_address = 0,
		ram_block1a_7.port_b_first_bit_number = 7,
		ram_block1a_7.port_b_last_address = 2047,
		ram_block1a_7.port_b_logical_ram_depth = 32768,
		ram_block1a_7.port_b_logical_ram_width = 32,
		ram_block1a_7.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_7.port_b_read_enable_clock = "clock1",
		ram_block1a_7.port_b_write_enable_clock = "clock1",
		ram_block1a_7.power_up_uninitialized = "true",
		ram_block1a_7.ram_block_type = "AUTO",
		ram_block1a_7.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_8
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_8portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[24], data_b[16], data_b[8], data_b[0]}),
	.portbdataout(wire_ram_block1a_8portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_8.clk0_core_clock_enable = "ena0",
		ram_block1a_8.clk0_input_clock_enable = "none",
		ram_block1a_8.clk0_output_clock_enable = "none",
		ram_block1a_8.clk1_core_clock_enable = "ena1",
		ram_block1a_8.clk1_input_clock_enable = "none",
		ram_block1a_8.clk1_output_clock_enable = "none",
		ram_block1a_8.connectivity_checking = "OFF",
		ram_block1a_8.data_interleave_offset_in_bits = 8,
		ram_block1a_8.data_interleave_width_in_bits = 1,
		ram_block1a_8.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_8.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_8.operation_mode = "bidir_dual_port",
		ram_block1a_8.port_a_address_width = 13,
		ram_block1a_8.port_a_data_out_clear = "none",
		ram_block1a_8.port_a_data_out_clock = "clock0",
		ram_block1a_8.port_a_data_width = 1,
		ram_block1a_8.port_a_first_address = 8192,
		ram_block1a_8.port_a_first_bit_number = 0,
		ram_block1a_8.port_a_last_address = 16383,
		ram_block1a_8.port_a_logical_ram_depth = 131072,
		ram_block1a_8.port_a_logical_ram_width = 8,
		ram_block1a_8.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_8.port_b_address_clock = "clock1",
		ram_block1a_8.port_b_address_width = 11,
		ram_block1a_8.port_b_data_in_clock = "clock1",
		ram_block1a_8.port_b_data_out_clear = "none",
		ram_block1a_8.port_b_data_out_clock = "clock1",
		ram_block1a_8.port_b_data_width = 4,
		ram_block1a_8.port_b_first_address = 2048,
		ram_block1a_8.port_b_first_bit_number = 0,
		ram_block1a_8.port_b_last_address = 4095,
		ram_block1a_8.port_b_logical_ram_depth = 32768,
		ram_block1a_8.port_b_logical_ram_width = 32,
		ram_block1a_8.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_8.port_b_read_enable_clock = "clock1",
		ram_block1a_8.port_b_write_enable_clock = "clock1",
		ram_block1a_8.power_up_uninitialized = "true",
		ram_block1a_8.ram_block_type = "AUTO",
		ram_block1a_8.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_9
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_9portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[25], data_b[17], data_b[9], data_b[1]}),
	.portbdataout(wire_ram_block1a_9portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_9.clk0_core_clock_enable = "ena0",
		ram_block1a_9.clk0_input_clock_enable = "none",
		ram_block1a_9.clk0_output_clock_enable = "none",
		ram_block1a_9.clk1_core_clock_enable = "ena1",
		ram_block1a_9.clk1_input_clock_enable = "none",
		ram_block1a_9.clk1_output_clock_enable = "none",
		ram_block1a_9.connectivity_checking = "OFF",
		ram_block1a_9.data_interleave_offset_in_bits = 8,
		ram_block1a_9.data_interleave_width_in_bits = 1,
		ram_block1a_9.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_9.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_9.operation_mode = "bidir_dual_port",
		ram_block1a_9.port_a_address_width = 13,
		ram_block1a_9.port_a_data_out_clear = "none",
		ram_block1a_9.port_a_data_out_clock = "clock0",
		ram_block1a_9.port_a_data_width = 1,
		ram_block1a_9.port_a_first_address = 8192,
		ram_block1a_9.port_a_first_bit_number = 1,
		ram_block1a_9.port_a_last_address = 16383,
		ram_block1a_9.port_a_logical_ram_depth = 131072,
		ram_block1a_9.port_a_logical_ram_width = 8,
		ram_block1a_9.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_9.port_b_address_clock = "clock1",
		ram_block1a_9.port_b_address_width = 11,
		ram_block1a_9.port_b_data_in_clock = "clock1",
		ram_block1a_9.port_b_data_out_clear = "none",
		ram_block1a_9.port_b_data_out_clock = "clock1",
		ram_block1a_9.port_b_data_width = 4,
		ram_block1a_9.port_b_first_address = 2048,
		ram_block1a_9.port_b_first_bit_number = 1,
		ram_block1a_9.port_b_last_address = 4095,
		ram_block1a_9.port_b_logical_ram_depth = 32768,
		ram_block1a_9.port_b_logical_ram_width = 32,
		ram_block1a_9.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_9.port_b_read_enable_clock = "clock1",
		ram_block1a_9.port_b_write_enable_clock = "clock1",
		ram_block1a_9.power_up_uninitialized = "true",
		ram_block1a_9.ram_block_type = "AUTO",
		ram_block1a_9.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_10
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_10portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[26], data_b[18], data_b[10], data_b[2]}),
	.portbdataout(wire_ram_block1a_10portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_10.clk0_core_clock_enable = "ena0",
		ram_block1a_10.clk0_input_clock_enable = "none",
		ram_block1a_10.clk0_output_clock_enable = "none",
		ram_block1a_10.clk1_core_clock_enable = "ena1",
		ram_block1a_10.clk1_input_clock_enable = "none",
		ram_block1a_10.clk1_output_clock_enable = "none",
		ram_block1a_10.connectivity_checking = "OFF",
		ram_block1a_10.data_interleave_offset_in_bits = 8,
		ram_block1a_10.data_interleave_width_in_bits = 1,
		ram_block1a_10.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_10.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_10.operation_mode = "bidir_dual_port",
		ram_block1a_10.port_a_address_width = 13,
		ram_block1a_10.port_a_data_out_clear = "none",
		ram_block1a_10.port_a_data_out_clock = "clock0",
		ram_block1a_10.port_a_data_width = 1,
		ram_block1a_10.port_a_first_address = 8192,
		ram_block1a_10.port_a_first_bit_number = 2,
		ram_block1a_10.port_a_last_address = 16383,
		ram_block1a_10.port_a_logical_ram_depth = 131072,
		ram_block1a_10.port_a_logical_ram_width = 8,
		ram_block1a_10.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_10.port_b_address_clock = "clock1",
		ram_block1a_10.port_b_address_width = 11,
		ram_block1a_10.port_b_data_in_clock = "clock1",
		ram_block1a_10.port_b_data_out_clear = "none",
		ram_block1a_10.port_b_data_out_clock = "clock1",
		ram_block1a_10.port_b_data_width = 4,
		ram_block1a_10.port_b_first_address = 2048,
		ram_block1a_10.port_b_first_bit_number = 2,
		ram_block1a_10.port_b_last_address = 4095,
		ram_block1a_10.port_b_logical_ram_depth = 32768,
		ram_block1a_10.port_b_logical_ram_width = 32,
		ram_block1a_10.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_10.port_b_read_enable_clock = "clock1",
		ram_block1a_10.port_b_write_enable_clock = "clock1",
		ram_block1a_10.power_up_uninitialized = "true",
		ram_block1a_10.ram_block_type = "AUTO",
		ram_block1a_10.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_11
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_11portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[27], data_b[19], data_b[11], data_b[3]}),
	.portbdataout(wire_ram_block1a_11portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_11.clk0_core_clock_enable = "ena0",
		ram_block1a_11.clk0_input_clock_enable = "none",
		ram_block1a_11.clk0_output_clock_enable = "none",
		ram_block1a_11.clk1_core_clock_enable = "ena1",
		ram_block1a_11.clk1_input_clock_enable = "none",
		ram_block1a_11.clk1_output_clock_enable = "none",
		ram_block1a_11.connectivity_checking = "OFF",
		ram_block1a_11.data_interleave_offset_in_bits = 8,
		ram_block1a_11.data_interleave_width_in_bits = 1,
		ram_block1a_11.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_11.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_11.operation_mode = "bidir_dual_port",
		ram_block1a_11.port_a_address_width = 13,
		ram_block1a_11.port_a_data_out_clear = "none",
		ram_block1a_11.port_a_data_out_clock = "clock0",
		ram_block1a_11.port_a_data_width = 1,
		ram_block1a_11.port_a_first_address = 8192,
		ram_block1a_11.port_a_first_bit_number = 3,
		ram_block1a_11.port_a_last_address = 16383,
		ram_block1a_11.port_a_logical_ram_depth = 131072,
		ram_block1a_11.port_a_logical_ram_width = 8,
		ram_block1a_11.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_11.port_b_address_clock = "clock1",
		ram_block1a_11.port_b_address_width = 11,
		ram_block1a_11.port_b_data_in_clock = "clock1",
		ram_block1a_11.port_b_data_out_clear = "none",
		ram_block1a_11.port_b_data_out_clock = "clock1",
		ram_block1a_11.port_b_data_width = 4,
		ram_block1a_11.port_b_first_address = 2048,
		ram_block1a_11.port_b_first_bit_number = 3,
		ram_block1a_11.port_b_last_address = 4095,
		ram_block1a_11.port_b_logical_ram_depth = 32768,
		ram_block1a_11.port_b_logical_ram_width = 32,
		ram_block1a_11.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_11.port_b_read_enable_clock = "clock1",
		ram_block1a_11.port_b_write_enable_clock = "clock1",
		ram_block1a_11.power_up_uninitialized = "true",
		ram_block1a_11.ram_block_type = "AUTO",
		ram_block1a_11.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_12
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_12portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[28], data_b[20], data_b[12], data_b[4]}),
	.portbdataout(wire_ram_block1a_12portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_12.clk0_core_clock_enable = "ena0",
		ram_block1a_12.clk0_input_clock_enable = "none",
		ram_block1a_12.clk0_output_clock_enable = "none",
		ram_block1a_12.clk1_core_clock_enable = "ena1",
		ram_block1a_12.clk1_input_clock_enable = "none",
		ram_block1a_12.clk1_output_clock_enable = "none",
		ram_block1a_12.connectivity_checking = "OFF",
		ram_block1a_12.data_interleave_offset_in_bits = 8,
		ram_block1a_12.data_interleave_width_in_bits = 1,
		ram_block1a_12.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_12.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_12.operation_mode = "bidir_dual_port",
		ram_block1a_12.port_a_address_width = 13,
		ram_block1a_12.port_a_data_out_clear = "none",
		ram_block1a_12.port_a_data_out_clock = "clock0",
		ram_block1a_12.port_a_data_width = 1,
		ram_block1a_12.port_a_first_address = 8192,
		ram_block1a_12.port_a_first_bit_number = 4,
		ram_block1a_12.port_a_last_address = 16383,
		ram_block1a_12.port_a_logical_ram_depth = 131072,
		ram_block1a_12.port_a_logical_ram_width = 8,
		ram_block1a_12.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_12.port_b_address_clock = "clock1",
		ram_block1a_12.port_b_address_width = 11,
		ram_block1a_12.port_b_data_in_clock = "clock1",
		ram_block1a_12.port_b_data_out_clear = "none",
		ram_block1a_12.port_b_data_out_clock = "clock1",
		ram_block1a_12.port_b_data_width = 4,
		ram_block1a_12.port_b_first_address = 2048,
		ram_block1a_12.port_b_first_bit_number = 4,
		ram_block1a_12.port_b_last_address = 4095,
		ram_block1a_12.port_b_logical_ram_depth = 32768,
		ram_block1a_12.port_b_logical_ram_width = 32,
		ram_block1a_12.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_12.port_b_read_enable_clock = "clock1",
		ram_block1a_12.port_b_write_enable_clock = "clock1",
		ram_block1a_12.power_up_uninitialized = "true",
		ram_block1a_12.ram_block_type = "AUTO",
		ram_block1a_12.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_13
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_13portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[29], data_b[21], data_b[13], data_b[5]}),
	.portbdataout(wire_ram_block1a_13portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_13.clk0_core_clock_enable = "ena0",
		ram_block1a_13.clk0_input_clock_enable = "none",
		ram_block1a_13.clk0_output_clock_enable = "none",
		ram_block1a_13.clk1_core_clock_enable = "ena1",
		ram_block1a_13.clk1_input_clock_enable = "none",
		ram_block1a_13.clk1_output_clock_enable = "none",
		ram_block1a_13.connectivity_checking = "OFF",
		ram_block1a_13.data_interleave_offset_in_bits = 8,
		ram_block1a_13.data_interleave_width_in_bits = 1,
		ram_block1a_13.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_13.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_13.operation_mode = "bidir_dual_port",
		ram_block1a_13.port_a_address_width = 13,
		ram_block1a_13.port_a_data_out_clear = "none",
		ram_block1a_13.port_a_data_out_clock = "clock0",
		ram_block1a_13.port_a_data_width = 1,
		ram_block1a_13.port_a_first_address = 8192,
		ram_block1a_13.port_a_first_bit_number = 5,
		ram_block1a_13.port_a_last_address = 16383,
		ram_block1a_13.port_a_logical_ram_depth = 131072,
		ram_block1a_13.port_a_logical_ram_width = 8,
		ram_block1a_13.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_13.port_b_address_clock = "clock1",
		ram_block1a_13.port_b_address_width = 11,
		ram_block1a_13.port_b_data_in_clock = "clock1",
		ram_block1a_13.port_b_data_out_clear = "none",
		ram_block1a_13.port_b_data_out_clock = "clock1",
		ram_block1a_13.port_b_data_width = 4,
		ram_block1a_13.port_b_first_address = 2048,
		ram_block1a_13.port_b_first_bit_number = 5,
		ram_block1a_13.port_b_last_address = 4095,
		ram_block1a_13.port_b_logical_ram_depth = 32768,
		ram_block1a_13.port_b_logical_ram_width = 32,
		ram_block1a_13.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_13.port_b_read_enable_clock = "clock1",
		ram_block1a_13.port_b_write_enable_clock = "clock1",
		ram_block1a_13.power_up_uninitialized = "true",
		ram_block1a_13.ram_block_type = "AUTO",
		ram_block1a_13.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_14
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_14portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[30], data_b[22], data_b[14], data_b[6]}),
	.portbdataout(wire_ram_block1a_14portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_14.clk0_core_clock_enable = "ena0",
		ram_block1a_14.clk0_input_clock_enable = "none",
		ram_block1a_14.clk0_output_clock_enable = "none",
		ram_block1a_14.clk1_core_clock_enable = "ena1",
		ram_block1a_14.clk1_input_clock_enable = "none",
		ram_block1a_14.clk1_output_clock_enable = "none",
		ram_block1a_14.connectivity_checking = "OFF",
		ram_block1a_14.data_interleave_offset_in_bits = 8,
		ram_block1a_14.data_interleave_width_in_bits = 1,
		ram_block1a_14.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_14.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_14.operation_mode = "bidir_dual_port",
		ram_block1a_14.port_a_address_width = 13,
		ram_block1a_14.port_a_data_out_clear = "none",
		ram_block1a_14.port_a_data_out_clock = "clock0",
		ram_block1a_14.port_a_data_width = 1,
		ram_block1a_14.port_a_first_address = 8192,
		ram_block1a_14.port_a_first_bit_number = 6,
		ram_block1a_14.port_a_last_address = 16383,
		ram_block1a_14.port_a_logical_ram_depth = 131072,
		ram_block1a_14.port_a_logical_ram_width = 8,
		ram_block1a_14.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_14.port_b_address_clock = "clock1",
		ram_block1a_14.port_b_address_width = 11,
		ram_block1a_14.port_b_data_in_clock = "clock1",
		ram_block1a_14.port_b_data_out_clear = "none",
		ram_block1a_14.port_b_data_out_clock = "clock1",
		ram_block1a_14.port_b_data_width = 4,
		ram_block1a_14.port_b_first_address = 2048,
		ram_block1a_14.port_b_first_bit_number = 6,
		ram_block1a_14.port_b_last_address = 4095,
		ram_block1a_14.port_b_logical_ram_depth = 32768,
		ram_block1a_14.port_b_logical_ram_width = 32,
		ram_block1a_14.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_14.port_b_read_enable_clock = "clock1",
		ram_block1a_14.port_b_write_enable_clock = "clock1",
		ram_block1a_14.power_up_uninitialized = "true",
		ram_block1a_14.ram_block_type = "AUTO",
		ram_block1a_14.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_15
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_15portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[31], data_b[23], data_b[15], data_b[7]}),
	.portbdataout(wire_ram_block1a_15portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_15.clk0_core_clock_enable = "ena0",
		ram_block1a_15.clk0_input_clock_enable = "none",
		ram_block1a_15.clk0_output_clock_enable = "none",
		ram_block1a_15.clk1_core_clock_enable = "ena1",
		ram_block1a_15.clk1_input_clock_enable = "none",
		ram_block1a_15.clk1_output_clock_enable = "none",
		ram_block1a_15.connectivity_checking = "OFF",
		ram_block1a_15.data_interleave_offset_in_bits = 8,
		ram_block1a_15.data_interleave_width_in_bits = 1,
		ram_block1a_15.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_15.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_15.operation_mode = "bidir_dual_port",
		ram_block1a_15.port_a_address_width = 13,
		ram_block1a_15.port_a_data_out_clear = "none",
		ram_block1a_15.port_a_data_out_clock = "clock0",
		ram_block1a_15.port_a_data_width = 1,
		ram_block1a_15.port_a_first_address = 8192,
		ram_block1a_15.port_a_first_bit_number = 7,
		ram_block1a_15.port_a_last_address = 16383,
		ram_block1a_15.port_a_logical_ram_depth = 131072,
		ram_block1a_15.port_a_logical_ram_width = 8,
		ram_block1a_15.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_15.port_b_address_clock = "clock1",
		ram_block1a_15.port_b_address_width = 11,
		ram_block1a_15.port_b_data_in_clock = "clock1",
		ram_block1a_15.port_b_data_out_clear = "none",
		ram_block1a_15.port_b_data_out_clock = "clock1",
		ram_block1a_15.port_b_data_width = 4,
		ram_block1a_15.port_b_first_address = 2048,
		ram_block1a_15.port_b_first_bit_number = 7,
		ram_block1a_15.port_b_last_address = 4095,
		ram_block1a_15.port_b_logical_ram_depth = 32768,
		ram_block1a_15.port_b_logical_ram_width = 32,
		ram_block1a_15.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_15.port_b_read_enable_clock = "clock1",
		ram_block1a_15.port_b_write_enable_clock = "clock1",
		ram_block1a_15.power_up_uninitialized = "true",
		ram_block1a_15.ram_block_type = "AUTO",
		ram_block1a_15.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_16
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_16portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[24], data_b[16], data_b[8], data_b[0]}),
	.portbdataout(wire_ram_block1a_16portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_16.clk0_core_clock_enable = "ena0",
		ram_block1a_16.clk0_input_clock_enable = "none",
		ram_block1a_16.clk0_output_clock_enable = "none",
		ram_block1a_16.clk1_core_clock_enable = "ena1",
		ram_block1a_16.clk1_input_clock_enable = "none",
		ram_block1a_16.clk1_output_clock_enable = "none",
		ram_block1a_16.connectivity_checking = "OFF",
		ram_block1a_16.data_interleave_offset_in_bits = 8,
		ram_block1a_16.data_interleave_width_in_bits = 1,
		ram_block1a_16.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_16.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_16.operation_mode = "bidir_dual_port",
		ram_block1a_16.port_a_address_width = 13,
		ram_block1a_16.port_a_data_out_clear = "none",
		ram_block1a_16.port_a_data_out_clock = "clock0",
		ram_block1a_16.port_a_data_width = 1,
		ram_block1a_16.port_a_first_address = 16384,
		ram_block1a_16.port_a_first_bit_number = 0,
		ram_block1a_16.port_a_last_address = 24575,
		ram_block1a_16.port_a_logical_ram_depth = 131072,
		ram_block1a_16.port_a_logical_ram_width = 8,
		ram_block1a_16.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_16.port_b_address_clock = "clock1",
		ram_block1a_16.port_b_address_width = 11,
		ram_block1a_16.port_b_data_in_clock = "clock1",
		ram_block1a_16.port_b_data_out_clear = "none",
		ram_block1a_16.port_b_data_out_clock = "clock1",
		ram_block1a_16.port_b_data_width = 4,
		ram_block1a_16.port_b_first_address = 4096,
		ram_block1a_16.port_b_first_bit_number = 0,
		ram_block1a_16.port_b_last_address = 6143,
		ram_block1a_16.port_b_logical_ram_depth = 32768,
		ram_block1a_16.port_b_logical_ram_width = 32,
		ram_block1a_16.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_16.port_b_read_enable_clock = "clock1",
		ram_block1a_16.port_b_write_enable_clock = "clock1",
		ram_block1a_16.power_up_uninitialized = "true",
		ram_block1a_16.ram_block_type = "AUTO",
		ram_block1a_16.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_17
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_17portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[25], data_b[17], data_b[9], data_b[1]}),
	.portbdataout(wire_ram_block1a_17portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_17.clk0_core_clock_enable = "ena0",
		ram_block1a_17.clk0_input_clock_enable = "none",
		ram_block1a_17.clk0_output_clock_enable = "none",
		ram_block1a_17.clk1_core_clock_enable = "ena1",
		ram_block1a_17.clk1_input_clock_enable = "none",
		ram_block1a_17.clk1_output_clock_enable = "none",
		ram_block1a_17.connectivity_checking = "OFF",
		ram_block1a_17.data_interleave_offset_in_bits = 8,
		ram_block1a_17.data_interleave_width_in_bits = 1,
		ram_block1a_17.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_17.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_17.operation_mode = "bidir_dual_port",
		ram_block1a_17.port_a_address_width = 13,
		ram_block1a_17.port_a_data_out_clear = "none",
		ram_block1a_17.port_a_data_out_clock = "clock0",
		ram_block1a_17.port_a_data_width = 1,
		ram_block1a_17.port_a_first_address = 16384,
		ram_block1a_17.port_a_first_bit_number = 1,
		ram_block1a_17.port_a_last_address = 24575,
		ram_block1a_17.port_a_logical_ram_depth = 131072,
		ram_block1a_17.port_a_logical_ram_width = 8,
		ram_block1a_17.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_17.port_b_address_clock = "clock1",
		ram_block1a_17.port_b_address_width = 11,
		ram_block1a_17.port_b_data_in_clock = "clock1",
		ram_block1a_17.port_b_data_out_clear = "none",
		ram_block1a_17.port_b_data_out_clock = "clock1",
		ram_block1a_17.port_b_data_width = 4,
		ram_block1a_17.port_b_first_address = 4096,
		ram_block1a_17.port_b_first_bit_number = 1,
		ram_block1a_17.port_b_last_address = 6143,
		ram_block1a_17.port_b_logical_ram_depth = 32768,
		ram_block1a_17.port_b_logical_ram_width = 32,
		ram_block1a_17.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_17.port_b_read_enable_clock = "clock1",
		ram_block1a_17.port_b_write_enable_clock = "clock1",
		ram_block1a_17.power_up_uninitialized = "true",
		ram_block1a_17.ram_block_type = "AUTO",
		ram_block1a_17.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_18
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_18portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[26], data_b[18], data_b[10], data_b[2]}),
	.portbdataout(wire_ram_block1a_18portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_18.clk0_core_clock_enable = "ena0",
		ram_block1a_18.clk0_input_clock_enable = "none",
		ram_block1a_18.clk0_output_clock_enable = "none",
		ram_block1a_18.clk1_core_clock_enable = "ena1",
		ram_block1a_18.clk1_input_clock_enable = "none",
		ram_block1a_18.clk1_output_clock_enable = "none",
		ram_block1a_18.connectivity_checking = "OFF",
		ram_block1a_18.data_interleave_offset_in_bits = 8,
		ram_block1a_18.data_interleave_width_in_bits = 1,
		ram_block1a_18.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_18.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_18.operation_mode = "bidir_dual_port",
		ram_block1a_18.port_a_address_width = 13,
		ram_block1a_18.port_a_data_out_clear = "none",
		ram_block1a_18.port_a_data_out_clock = "clock0",
		ram_block1a_18.port_a_data_width = 1,
		ram_block1a_18.port_a_first_address = 16384,
		ram_block1a_18.port_a_first_bit_number = 2,
		ram_block1a_18.port_a_last_address = 24575,
		ram_block1a_18.port_a_logical_ram_depth = 131072,
		ram_block1a_18.port_a_logical_ram_width = 8,
		ram_block1a_18.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_18.port_b_address_clock = "clock1",
		ram_block1a_18.port_b_address_width = 11,
		ram_block1a_18.port_b_data_in_clock = "clock1",
		ram_block1a_18.port_b_data_out_clear = "none",
		ram_block1a_18.port_b_data_out_clock = "clock1",
		ram_block1a_18.port_b_data_width = 4,
		ram_block1a_18.port_b_first_address = 4096,
		ram_block1a_18.port_b_first_bit_number = 2,
		ram_block1a_18.port_b_last_address = 6143,
		ram_block1a_18.port_b_logical_ram_depth = 32768,
		ram_block1a_18.port_b_logical_ram_width = 32,
		ram_block1a_18.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_18.port_b_read_enable_clock = "clock1",
		ram_block1a_18.port_b_write_enable_clock = "clock1",
		ram_block1a_18.power_up_uninitialized = "true",
		ram_block1a_18.ram_block_type = "AUTO",
		ram_block1a_18.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_19
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_19portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[27], data_b[19], data_b[11], data_b[3]}),
	.portbdataout(wire_ram_block1a_19portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_19.clk0_core_clock_enable = "ena0",
		ram_block1a_19.clk0_input_clock_enable = "none",
		ram_block1a_19.clk0_output_clock_enable = "none",
		ram_block1a_19.clk1_core_clock_enable = "ena1",
		ram_block1a_19.clk1_input_clock_enable = "none",
		ram_block1a_19.clk1_output_clock_enable = "none",
		ram_block1a_19.connectivity_checking = "OFF",
		ram_block1a_19.data_interleave_offset_in_bits = 8,
		ram_block1a_19.data_interleave_width_in_bits = 1,
		ram_block1a_19.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_19.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_19.operation_mode = "bidir_dual_port",
		ram_block1a_19.port_a_address_width = 13,
		ram_block1a_19.port_a_data_out_clear = "none",
		ram_block1a_19.port_a_data_out_clock = "clock0",
		ram_block1a_19.port_a_data_width = 1,
		ram_block1a_19.port_a_first_address = 16384,
		ram_block1a_19.port_a_first_bit_number = 3,
		ram_block1a_19.port_a_last_address = 24575,
		ram_block1a_19.port_a_logical_ram_depth = 131072,
		ram_block1a_19.port_a_logical_ram_width = 8,
		ram_block1a_19.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_19.port_b_address_clock = "clock1",
		ram_block1a_19.port_b_address_width = 11,
		ram_block1a_19.port_b_data_in_clock = "clock1",
		ram_block1a_19.port_b_data_out_clear = "none",
		ram_block1a_19.port_b_data_out_clock = "clock1",
		ram_block1a_19.port_b_data_width = 4,
		ram_block1a_19.port_b_first_address = 4096,
		ram_block1a_19.port_b_first_bit_number = 3,
		ram_block1a_19.port_b_last_address = 6143,
		ram_block1a_19.port_b_logical_ram_depth = 32768,
		ram_block1a_19.port_b_logical_ram_width = 32,
		ram_block1a_19.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_19.port_b_read_enable_clock = "clock1",
		ram_block1a_19.port_b_write_enable_clock = "clock1",
		ram_block1a_19.power_up_uninitialized = "true",
		ram_block1a_19.ram_block_type = "AUTO",
		ram_block1a_19.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_20
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_20portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[28], data_b[20], data_b[12], data_b[4]}),
	.portbdataout(wire_ram_block1a_20portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_20.clk0_core_clock_enable = "ena0",
		ram_block1a_20.clk0_input_clock_enable = "none",
		ram_block1a_20.clk0_output_clock_enable = "none",
		ram_block1a_20.clk1_core_clock_enable = "ena1",
		ram_block1a_20.clk1_input_clock_enable = "none",
		ram_block1a_20.clk1_output_clock_enable = "none",
		ram_block1a_20.connectivity_checking = "OFF",
		ram_block1a_20.data_interleave_offset_in_bits = 8,
		ram_block1a_20.data_interleave_width_in_bits = 1,
		ram_block1a_20.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_20.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_20.operation_mode = "bidir_dual_port",
		ram_block1a_20.port_a_address_width = 13,
		ram_block1a_20.port_a_data_out_clear = "none",
		ram_block1a_20.port_a_data_out_clock = "clock0",
		ram_block1a_20.port_a_data_width = 1,
		ram_block1a_20.port_a_first_address = 16384,
		ram_block1a_20.port_a_first_bit_number = 4,
		ram_block1a_20.port_a_last_address = 24575,
		ram_block1a_20.port_a_logical_ram_depth = 131072,
		ram_block1a_20.port_a_logical_ram_width = 8,
		ram_block1a_20.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_20.port_b_address_clock = "clock1",
		ram_block1a_20.port_b_address_width = 11,
		ram_block1a_20.port_b_data_in_clock = "clock1",
		ram_block1a_20.port_b_data_out_clear = "none",
		ram_block1a_20.port_b_data_out_clock = "clock1",
		ram_block1a_20.port_b_data_width = 4,
		ram_block1a_20.port_b_first_address = 4096,
		ram_block1a_20.port_b_first_bit_number = 4,
		ram_block1a_20.port_b_last_address = 6143,
		ram_block1a_20.port_b_logical_ram_depth = 32768,
		ram_block1a_20.port_b_logical_ram_width = 32,
		ram_block1a_20.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_20.port_b_read_enable_clock = "clock1",
		ram_block1a_20.port_b_write_enable_clock = "clock1",
		ram_block1a_20.power_up_uninitialized = "true",
		ram_block1a_20.ram_block_type = "AUTO",
		ram_block1a_20.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_21
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_21portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[29], data_b[21], data_b[13], data_b[5]}),
	.portbdataout(wire_ram_block1a_21portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_21.clk0_core_clock_enable = "ena0",
		ram_block1a_21.clk0_input_clock_enable = "none",
		ram_block1a_21.clk0_output_clock_enable = "none",
		ram_block1a_21.clk1_core_clock_enable = "ena1",
		ram_block1a_21.clk1_input_clock_enable = "none",
		ram_block1a_21.clk1_output_clock_enable = "none",
		ram_block1a_21.connectivity_checking = "OFF",
		ram_block1a_21.data_interleave_offset_in_bits = 8,
		ram_block1a_21.data_interleave_width_in_bits = 1,
		ram_block1a_21.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_21.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_21.operation_mode = "bidir_dual_port",
		ram_block1a_21.port_a_address_width = 13,
		ram_block1a_21.port_a_data_out_clear = "none",
		ram_block1a_21.port_a_data_out_clock = "clock0",
		ram_block1a_21.port_a_data_width = 1,
		ram_block1a_21.port_a_first_address = 16384,
		ram_block1a_21.port_a_first_bit_number = 5,
		ram_block1a_21.port_a_last_address = 24575,
		ram_block1a_21.port_a_logical_ram_depth = 131072,
		ram_block1a_21.port_a_logical_ram_width = 8,
		ram_block1a_21.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_21.port_b_address_clock = "clock1",
		ram_block1a_21.port_b_address_width = 11,
		ram_block1a_21.port_b_data_in_clock = "clock1",
		ram_block1a_21.port_b_data_out_clear = "none",
		ram_block1a_21.port_b_data_out_clock = "clock1",
		ram_block1a_21.port_b_data_width = 4,
		ram_block1a_21.port_b_first_address = 4096,
		ram_block1a_21.port_b_first_bit_number = 5,
		ram_block1a_21.port_b_last_address = 6143,
		ram_block1a_21.port_b_logical_ram_depth = 32768,
		ram_block1a_21.port_b_logical_ram_width = 32,
		ram_block1a_21.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_21.port_b_read_enable_clock = "clock1",
		ram_block1a_21.port_b_write_enable_clock = "clock1",
		ram_block1a_21.power_up_uninitialized = "true",
		ram_block1a_21.ram_block_type = "AUTO",
		ram_block1a_21.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_22
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_22portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[30], data_b[22], data_b[14], data_b[6]}),
	.portbdataout(wire_ram_block1a_22portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_22.clk0_core_clock_enable = "ena0",
		ram_block1a_22.clk0_input_clock_enable = "none",
		ram_block1a_22.clk0_output_clock_enable = "none",
		ram_block1a_22.clk1_core_clock_enable = "ena1",
		ram_block1a_22.clk1_input_clock_enable = "none",
		ram_block1a_22.clk1_output_clock_enable = "none",
		ram_block1a_22.connectivity_checking = "OFF",
		ram_block1a_22.data_interleave_offset_in_bits = 8,
		ram_block1a_22.data_interleave_width_in_bits = 1,
		ram_block1a_22.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_22.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_22.operation_mode = "bidir_dual_port",
		ram_block1a_22.port_a_address_width = 13,
		ram_block1a_22.port_a_data_out_clear = "none",
		ram_block1a_22.port_a_data_out_clock = "clock0",
		ram_block1a_22.port_a_data_width = 1,
		ram_block1a_22.port_a_first_address = 16384,
		ram_block1a_22.port_a_first_bit_number = 6,
		ram_block1a_22.port_a_last_address = 24575,
		ram_block1a_22.port_a_logical_ram_depth = 131072,
		ram_block1a_22.port_a_logical_ram_width = 8,
		ram_block1a_22.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_22.port_b_address_clock = "clock1",
		ram_block1a_22.port_b_address_width = 11,
		ram_block1a_22.port_b_data_in_clock = "clock1",
		ram_block1a_22.port_b_data_out_clear = "none",
		ram_block1a_22.port_b_data_out_clock = "clock1",
		ram_block1a_22.port_b_data_width = 4,
		ram_block1a_22.port_b_first_address = 4096,
		ram_block1a_22.port_b_first_bit_number = 6,
		ram_block1a_22.port_b_last_address = 6143,
		ram_block1a_22.port_b_logical_ram_depth = 32768,
		ram_block1a_22.port_b_logical_ram_width = 32,
		ram_block1a_22.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_22.port_b_read_enable_clock = "clock1",
		ram_block1a_22.port_b_write_enable_clock = "clock1",
		ram_block1a_22.power_up_uninitialized = "true",
		ram_block1a_22.ram_block_type = "AUTO",
		ram_block1a_22.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_23
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_23portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[31], data_b[23], data_b[15], data_b[7]}),
	.portbdataout(wire_ram_block1a_23portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_23.clk0_core_clock_enable = "ena0",
		ram_block1a_23.clk0_input_clock_enable = "none",
		ram_block1a_23.clk0_output_clock_enable = "none",
		ram_block1a_23.clk1_core_clock_enable = "ena1",
		ram_block1a_23.clk1_input_clock_enable = "none",
		ram_block1a_23.clk1_output_clock_enable = "none",
		ram_block1a_23.connectivity_checking = "OFF",
		ram_block1a_23.data_interleave_offset_in_bits = 8,
		ram_block1a_23.data_interleave_width_in_bits = 1,
		ram_block1a_23.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_23.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_23.operation_mode = "bidir_dual_port",
		ram_block1a_23.port_a_address_width = 13,
		ram_block1a_23.port_a_data_out_clear = "none",
		ram_block1a_23.port_a_data_out_clock = "clock0",
		ram_block1a_23.port_a_data_width = 1,
		ram_block1a_23.port_a_first_address = 16384,
		ram_block1a_23.port_a_first_bit_number = 7,
		ram_block1a_23.port_a_last_address = 24575,
		ram_block1a_23.port_a_logical_ram_depth = 131072,
		ram_block1a_23.port_a_logical_ram_width = 8,
		ram_block1a_23.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_23.port_b_address_clock = "clock1",
		ram_block1a_23.port_b_address_width = 11,
		ram_block1a_23.port_b_data_in_clock = "clock1",
		ram_block1a_23.port_b_data_out_clear = "none",
		ram_block1a_23.port_b_data_out_clock = "clock1",
		ram_block1a_23.port_b_data_width = 4,
		ram_block1a_23.port_b_first_address = 4096,
		ram_block1a_23.port_b_first_bit_number = 7,
		ram_block1a_23.port_b_last_address = 6143,
		ram_block1a_23.port_b_logical_ram_depth = 32768,
		ram_block1a_23.port_b_logical_ram_width = 32,
		ram_block1a_23.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_23.port_b_read_enable_clock = "clock1",
		ram_block1a_23.port_b_write_enable_clock = "clock1",
		ram_block1a_23.power_up_uninitialized = "true",
		ram_block1a_23.ram_block_type = "AUTO",
		ram_block1a_23.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_24
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_24portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[24], data_b[16], data_b[8], data_b[0]}),
	.portbdataout(wire_ram_block1a_24portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_24.clk0_core_clock_enable = "ena0",
		ram_block1a_24.clk0_input_clock_enable = "none",
		ram_block1a_24.clk0_output_clock_enable = "none",
		ram_block1a_24.clk1_core_clock_enable = "ena1",
		ram_block1a_24.clk1_input_clock_enable = "none",
		ram_block1a_24.clk1_output_clock_enable = "none",
		ram_block1a_24.connectivity_checking = "OFF",
		ram_block1a_24.data_interleave_offset_in_bits = 8,
		ram_block1a_24.data_interleave_width_in_bits = 1,
		ram_block1a_24.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_24.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_24.operation_mode = "bidir_dual_port",
		ram_block1a_24.port_a_address_width = 13,
		ram_block1a_24.port_a_data_out_clear = "none",
		ram_block1a_24.port_a_data_out_clock = "clock0",
		ram_block1a_24.port_a_data_width = 1,
		ram_block1a_24.port_a_first_address = 24576,
		ram_block1a_24.port_a_first_bit_number = 0,
		ram_block1a_24.port_a_last_address = 32767,
		ram_block1a_24.port_a_logical_ram_depth = 131072,
		ram_block1a_24.port_a_logical_ram_width = 8,
		ram_block1a_24.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_24.port_b_address_clock = "clock1",
		ram_block1a_24.port_b_address_width = 11,
		ram_block1a_24.port_b_data_in_clock = "clock1",
		ram_block1a_24.port_b_data_out_clear = "none",
		ram_block1a_24.port_b_data_out_clock = "clock1",
		ram_block1a_24.port_b_data_width = 4,
		ram_block1a_24.port_b_first_address = 6144,
		ram_block1a_24.port_b_first_bit_number = 0,
		ram_block1a_24.port_b_last_address = 8191,
		ram_block1a_24.port_b_logical_ram_depth = 32768,
		ram_block1a_24.port_b_logical_ram_width = 32,
		ram_block1a_24.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_24.port_b_read_enable_clock = "clock1",
		ram_block1a_24.port_b_write_enable_clock = "clock1",
		ram_block1a_24.power_up_uninitialized = "true",
		ram_block1a_24.ram_block_type = "AUTO",
		ram_block1a_24.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_25
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_25portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[25], data_b[17], data_b[9], data_b[1]}),
	.portbdataout(wire_ram_block1a_25portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_25.clk0_core_clock_enable = "ena0",
		ram_block1a_25.clk0_input_clock_enable = "none",
		ram_block1a_25.clk0_output_clock_enable = "none",
		ram_block1a_25.clk1_core_clock_enable = "ena1",
		ram_block1a_25.clk1_input_clock_enable = "none",
		ram_block1a_25.clk1_output_clock_enable = "none",
		ram_block1a_25.connectivity_checking = "OFF",
		ram_block1a_25.data_interleave_offset_in_bits = 8,
		ram_block1a_25.data_interleave_width_in_bits = 1,
		ram_block1a_25.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_25.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_25.operation_mode = "bidir_dual_port",
		ram_block1a_25.port_a_address_width = 13,
		ram_block1a_25.port_a_data_out_clear = "none",
		ram_block1a_25.port_a_data_out_clock = "clock0",
		ram_block1a_25.port_a_data_width = 1,
		ram_block1a_25.port_a_first_address = 24576,
		ram_block1a_25.port_a_first_bit_number = 1,
		ram_block1a_25.port_a_last_address = 32767,
		ram_block1a_25.port_a_logical_ram_depth = 131072,
		ram_block1a_25.port_a_logical_ram_width = 8,
		ram_block1a_25.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_25.port_b_address_clock = "clock1",
		ram_block1a_25.port_b_address_width = 11,
		ram_block1a_25.port_b_data_in_clock = "clock1",
		ram_block1a_25.port_b_data_out_clear = "none",
		ram_block1a_25.port_b_data_out_clock = "clock1",
		ram_block1a_25.port_b_data_width = 4,
		ram_block1a_25.port_b_first_address = 6144,
		ram_block1a_25.port_b_first_bit_number = 1,
		ram_block1a_25.port_b_last_address = 8191,
		ram_block1a_25.port_b_logical_ram_depth = 32768,
		ram_block1a_25.port_b_logical_ram_width = 32,
		ram_block1a_25.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_25.port_b_read_enable_clock = "clock1",
		ram_block1a_25.port_b_write_enable_clock = "clock1",
		ram_block1a_25.power_up_uninitialized = "true",
		ram_block1a_25.ram_block_type = "AUTO",
		ram_block1a_25.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_26
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_26portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[26], data_b[18], data_b[10], data_b[2]}),
	.portbdataout(wire_ram_block1a_26portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_26.clk0_core_clock_enable = "ena0",
		ram_block1a_26.clk0_input_clock_enable = "none",
		ram_block1a_26.clk0_output_clock_enable = "none",
		ram_block1a_26.clk1_core_clock_enable = "ena1",
		ram_block1a_26.clk1_input_clock_enable = "none",
		ram_block1a_26.clk1_output_clock_enable = "none",
		ram_block1a_26.connectivity_checking = "OFF",
		ram_block1a_26.data_interleave_offset_in_bits = 8,
		ram_block1a_26.data_interleave_width_in_bits = 1,
		ram_block1a_26.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_26.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_26.operation_mode = "bidir_dual_port",
		ram_block1a_26.port_a_address_width = 13,
		ram_block1a_26.port_a_data_out_clear = "none",
		ram_block1a_26.port_a_data_out_clock = "clock0",
		ram_block1a_26.port_a_data_width = 1,
		ram_block1a_26.port_a_first_address = 24576,
		ram_block1a_26.port_a_first_bit_number = 2,
		ram_block1a_26.port_a_last_address = 32767,
		ram_block1a_26.port_a_logical_ram_depth = 131072,
		ram_block1a_26.port_a_logical_ram_width = 8,
		ram_block1a_26.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_26.port_b_address_clock = "clock1",
		ram_block1a_26.port_b_address_width = 11,
		ram_block1a_26.port_b_data_in_clock = "clock1",
		ram_block1a_26.port_b_data_out_clear = "none",
		ram_block1a_26.port_b_data_out_clock = "clock1",
		ram_block1a_26.port_b_data_width = 4,
		ram_block1a_26.port_b_first_address = 6144,
		ram_block1a_26.port_b_first_bit_number = 2,
		ram_block1a_26.port_b_last_address = 8191,
		ram_block1a_26.port_b_logical_ram_depth = 32768,
		ram_block1a_26.port_b_logical_ram_width = 32,
		ram_block1a_26.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_26.port_b_read_enable_clock = "clock1",
		ram_block1a_26.port_b_write_enable_clock = "clock1",
		ram_block1a_26.power_up_uninitialized = "true",
		ram_block1a_26.ram_block_type = "AUTO",
		ram_block1a_26.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_27
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_27portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[27], data_b[19], data_b[11], data_b[3]}),
	.portbdataout(wire_ram_block1a_27portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_27.clk0_core_clock_enable = "ena0",
		ram_block1a_27.clk0_input_clock_enable = "none",
		ram_block1a_27.clk0_output_clock_enable = "none",
		ram_block1a_27.clk1_core_clock_enable = "ena1",
		ram_block1a_27.clk1_input_clock_enable = "none",
		ram_block1a_27.clk1_output_clock_enable = "none",
		ram_block1a_27.connectivity_checking = "OFF",
		ram_block1a_27.data_interleave_offset_in_bits = 8,
		ram_block1a_27.data_interleave_width_in_bits = 1,
		ram_block1a_27.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_27.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_27.operation_mode = "bidir_dual_port",
		ram_block1a_27.port_a_address_width = 13,
		ram_block1a_27.port_a_data_out_clear = "none",
		ram_block1a_27.port_a_data_out_clock = "clock0",
		ram_block1a_27.port_a_data_width = 1,
		ram_block1a_27.port_a_first_address = 24576,
		ram_block1a_27.port_a_first_bit_number = 3,
		ram_block1a_27.port_a_last_address = 32767,
		ram_block1a_27.port_a_logical_ram_depth = 131072,
		ram_block1a_27.port_a_logical_ram_width = 8,
		ram_block1a_27.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_27.port_b_address_clock = "clock1",
		ram_block1a_27.port_b_address_width = 11,
		ram_block1a_27.port_b_data_in_clock = "clock1",
		ram_block1a_27.port_b_data_out_clear = "none",
		ram_block1a_27.port_b_data_out_clock = "clock1",
		ram_block1a_27.port_b_data_width = 4,
		ram_block1a_27.port_b_first_address = 6144,
		ram_block1a_27.port_b_first_bit_number = 3,
		ram_block1a_27.port_b_last_address = 8191,
		ram_block1a_27.port_b_logical_ram_depth = 32768,
		ram_block1a_27.port_b_logical_ram_width = 32,
		ram_block1a_27.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_27.port_b_read_enable_clock = "clock1",
		ram_block1a_27.port_b_write_enable_clock = "clock1",
		ram_block1a_27.power_up_uninitialized = "true",
		ram_block1a_27.ram_block_type = "AUTO",
		ram_block1a_27.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_28
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_28portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[28], data_b[20], data_b[12], data_b[4]}),
	.portbdataout(wire_ram_block1a_28portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_28.clk0_core_clock_enable = "ena0",
		ram_block1a_28.clk0_input_clock_enable = "none",
		ram_block1a_28.clk0_output_clock_enable = "none",
		ram_block1a_28.clk1_core_clock_enable = "ena1",
		ram_block1a_28.clk1_input_clock_enable = "none",
		ram_block1a_28.clk1_output_clock_enable = "none",
		ram_block1a_28.connectivity_checking = "OFF",
		ram_block1a_28.data_interleave_offset_in_bits = 8,
		ram_block1a_28.data_interleave_width_in_bits = 1,
		ram_block1a_28.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_28.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_28.operation_mode = "bidir_dual_port",
		ram_block1a_28.port_a_address_width = 13,
		ram_block1a_28.port_a_data_out_clear = "none",
		ram_block1a_28.port_a_data_out_clock = "clock0",
		ram_block1a_28.port_a_data_width = 1,
		ram_block1a_28.port_a_first_address = 24576,
		ram_block1a_28.port_a_first_bit_number = 4,
		ram_block1a_28.port_a_last_address = 32767,
		ram_block1a_28.port_a_logical_ram_depth = 131072,
		ram_block1a_28.port_a_logical_ram_width = 8,
		ram_block1a_28.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_28.port_b_address_clock = "clock1",
		ram_block1a_28.port_b_address_width = 11,
		ram_block1a_28.port_b_data_in_clock = "clock1",
		ram_block1a_28.port_b_data_out_clear = "none",
		ram_block1a_28.port_b_data_out_clock = "clock1",
		ram_block1a_28.port_b_data_width = 4,
		ram_block1a_28.port_b_first_address = 6144,
		ram_block1a_28.port_b_first_bit_number = 4,
		ram_block1a_28.port_b_last_address = 8191,
		ram_block1a_28.port_b_logical_ram_depth = 32768,
		ram_block1a_28.port_b_logical_ram_width = 32,
		ram_block1a_28.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_28.port_b_read_enable_clock = "clock1",
		ram_block1a_28.port_b_write_enable_clock = "clock1",
		ram_block1a_28.power_up_uninitialized = "true",
		ram_block1a_28.ram_block_type = "AUTO",
		ram_block1a_28.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_29
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_29portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[29], data_b[21], data_b[13], data_b[5]}),
	.portbdataout(wire_ram_block1a_29portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_29.clk0_core_clock_enable = "ena0",
		ram_block1a_29.clk0_input_clock_enable = "none",
		ram_block1a_29.clk0_output_clock_enable = "none",
		ram_block1a_29.clk1_core_clock_enable = "ena1",
		ram_block1a_29.clk1_input_clock_enable = "none",
		ram_block1a_29.clk1_output_clock_enable = "none",
		ram_block1a_29.connectivity_checking = "OFF",
		ram_block1a_29.data_interleave_offset_in_bits = 8,
		ram_block1a_29.data_interleave_width_in_bits = 1,
		ram_block1a_29.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_29.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_29.operation_mode = "bidir_dual_port",
		ram_block1a_29.port_a_address_width = 13,
		ram_block1a_29.port_a_data_out_clear = "none",
		ram_block1a_29.port_a_data_out_clock = "clock0",
		ram_block1a_29.port_a_data_width = 1,
		ram_block1a_29.port_a_first_address = 24576,
		ram_block1a_29.port_a_first_bit_number = 5,
		ram_block1a_29.port_a_last_address = 32767,
		ram_block1a_29.port_a_logical_ram_depth = 131072,
		ram_block1a_29.port_a_logical_ram_width = 8,
		ram_block1a_29.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_29.port_b_address_clock = "clock1",
		ram_block1a_29.port_b_address_width = 11,
		ram_block1a_29.port_b_data_in_clock = "clock1",
		ram_block1a_29.port_b_data_out_clear = "none",
		ram_block1a_29.port_b_data_out_clock = "clock1",
		ram_block1a_29.port_b_data_width = 4,
		ram_block1a_29.port_b_first_address = 6144,
		ram_block1a_29.port_b_first_bit_number = 5,
		ram_block1a_29.port_b_last_address = 8191,
		ram_block1a_29.port_b_logical_ram_depth = 32768,
		ram_block1a_29.port_b_logical_ram_width = 32,
		ram_block1a_29.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_29.port_b_read_enable_clock = "clock1",
		ram_block1a_29.port_b_write_enable_clock = "clock1",
		ram_block1a_29.power_up_uninitialized = "true",
		ram_block1a_29.ram_block_type = "AUTO",
		ram_block1a_29.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_30
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_30portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[30], data_b[22], data_b[14], data_b[6]}),
	.portbdataout(wire_ram_block1a_30portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_30.clk0_core_clock_enable = "ena0",
		ram_block1a_30.clk0_input_clock_enable = "none",
		ram_block1a_30.clk0_output_clock_enable = "none",
		ram_block1a_30.clk1_core_clock_enable = "ena1",
		ram_block1a_30.clk1_input_clock_enable = "none",
		ram_block1a_30.clk1_output_clock_enable = "none",
		ram_block1a_30.connectivity_checking = "OFF",
		ram_block1a_30.data_interleave_offset_in_bits = 8,
		ram_block1a_30.data_interleave_width_in_bits = 1,
		ram_block1a_30.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_30.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_30.operation_mode = "bidir_dual_port",
		ram_block1a_30.port_a_address_width = 13,
		ram_block1a_30.port_a_data_out_clear = "none",
		ram_block1a_30.port_a_data_out_clock = "clock0",
		ram_block1a_30.port_a_data_width = 1,
		ram_block1a_30.port_a_first_address = 24576,
		ram_block1a_30.port_a_first_bit_number = 6,
		ram_block1a_30.port_a_last_address = 32767,
		ram_block1a_30.port_a_logical_ram_depth = 131072,
		ram_block1a_30.port_a_logical_ram_width = 8,
		ram_block1a_30.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_30.port_b_address_clock = "clock1",
		ram_block1a_30.port_b_address_width = 11,
		ram_block1a_30.port_b_data_in_clock = "clock1",
		ram_block1a_30.port_b_data_out_clear = "none",
		ram_block1a_30.port_b_data_out_clock = "clock1",
		ram_block1a_30.port_b_data_width = 4,
		ram_block1a_30.port_b_first_address = 6144,
		ram_block1a_30.port_b_first_bit_number = 6,
		ram_block1a_30.port_b_last_address = 8191,
		ram_block1a_30.port_b_logical_ram_depth = 32768,
		ram_block1a_30.port_b_logical_ram_width = 32,
		ram_block1a_30.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_30.port_b_read_enable_clock = "clock1",
		ram_block1a_30.port_b_write_enable_clock = "clock1",
		ram_block1a_30.power_up_uninitialized = "true",
		ram_block1a_30.ram_block_type = "AUTO",
		ram_block1a_30.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_31
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_31portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[31], data_b[23], data_b[15], data_b[7]}),
	.portbdataout(wire_ram_block1a_31portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_31.clk0_core_clock_enable = "ena0",
		ram_block1a_31.clk0_input_clock_enable = "none",
		ram_block1a_31.clk0_output_clock_enable = "none",
		ram_block1a_31.clk1_core_clock_enable = "ena1",
		ram_block1a_31.clk1_input_clock_enable = "none",
		ram_block1a_31.clk1_output_clock_enable = "none",
		ram_block1a_31.connectivity_checking = "OFF",
		ram_block1a_31.data_interleave_offset_in_bits = 8,
		ram_block1a_31.data_interleave_width_in_bits = 1,
		ram_block1a_31.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_31.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_31.operation_mode = "bidir_dual_port",
		ram_block1a_31.port_a_address_width = 13,
		ram_block1a_31.port_a_data_out_clear = "none",
		ram_block1a_31.port_a_data_out_clock = "clock0",
		ram_block1a_31.port_a_data_width = 1,
		ram_block1a_31.port_a_first_address = 24576,
		ram_block1a_31.port_a_first_bit_number = 7,
		ram_block1a_31.port_a_last_address = 32767,
		ram_block1a_31.port_a_logical_ram_depth = 131072,
		ram_block1a_31.port_a_logical_ram_width = 8,
		ram_block1a_31.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_31.port_b_address_clock = "clock1",
		ram_block1a_31.port_b_address_width = 11,
		ram_block1a_31.port_b_data_in_clock = "clock1",
		ram_block1a_31.port_b_data_out_clear = "none",
		ram_block1a_31.port_b_data_out_clock = "clock1",
		ram_block1a_31.port_b_data_width = 4,
		ram_block1a_31.port_b_first_address = 6144,
		ram_block1a_31.port_b_first_bit_number = 7,
		ram_block1a_31.port_b_last_address = 8191,
		ram_block1a_31.port_b_logical_ram_depth = 32768,
		ram_block1a_31.port_b_logical_ram_width = 32,
		ram_block1a_31.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_31.port_b_read_enable_clock = "clock1",
		ram_block1a_31.port_b_write_enable_clock = "clock1",
		ram_block1a_31.power_up_uninitialized = "true",
		ram_block1a_31.ram_block_type = "AUTO",
		ram_block1a_31.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_32
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[4]),
	.ena1(wire_rden_decode_b_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_32portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[4]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[24], data_b[16], data_b[8], data_b[0]}),
	.portbdataout(wire_ram_block1a_32portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[4])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_32.clk0_core_clock_enable = "ena0",
		ram_block1a_32.clk0_input_clock_enable = "none",
		ram_block1a_32.clk0_output_clock_enable = "none",
		ram_block1a_32.clk1_core_clock_enable = "ena1",
		ram_block1a_32.clk1_input_clock_enable = "none",
		ram_block1a_32.clk1_output_clock_enable = "none",
		ram_block1a_32.connectivity_checking = "OFF",
		ram_block1a_32.data_interleave_offset_in_bits = 8,
		ram_block1a_32.data_interleave_width_in_bits = 1,
		ram_block1a_32.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_32.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_32.operation_mode = "bidir_dual_port",
		ram_block1a_32.port_a_address_width = 13,
		ram_block1a_32.port_a_data_out_clear = "none",
		ram_block1a_32.port_a_data_out_clock = "clock0",
		ram_block1a_32.port_a_data_width = 1,
		ram_block1a_32.port_a_first_address = 32768,
		ram_block1a_32.port_a_first_bit_number = 0,
		ram_block1a_32.port_a_last_address = 40959,
		ram_block1a_32.port_a_logical_ram_depth = 131072,
		ram_block1a_32.port_a_logical_ram_width = 8,
		ram_block1a_32.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_32.port_b_address_clock = "clock1",
		ram_block1a_32.port_b_address_width = 11,
		ram_block1a_32.port_b_data_in_clock = "clock1",
		ram_block1a_32.port_b_data_out_clear = "none",
		ram_block1a_32.port_b_data_out_clock = "clock1",
		ram_block1a_32.port_b_data_width = 4,
		ram_block1a_32.port_b_first_address = 8192,
		ram_block1a_32.port_b_first_bit_number = 0,
		ram_block1a_32.port_b_last_address = 10239,
		ram_block1a_32.port_b_logical_ram_depth = 32768,
		ram_block1a_32.port_b_logical_ram_width = 32,
		ram_block1a_32.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_32.port_b_read_enable_clock = "clock1",
		ram_block1a_32.port_b_write_enable_clock = "clock1",
		ram_block1a_32.power_up_uninitialized = "true",
		ram_block1a_32.ram_block_type = "AUTO",
		ram_block1a_32.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_33
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[4]),
	.ena1(wire_rden_decode_b_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_33portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[4]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[25], data_b[17], data_b[9], data_b[1]}),
	.portbdataout(wire_ram_block1a_33portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[4])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_33.clk0_core_clock_enable = "ena0",
		ram_block1a_33.clk0_input_clock_enable = "none",
		ram_block1a_33.clk0_output_clock_enable = "none",
		ram_block1a_33.clk1_core_clock_enable = "ena1",
		ram_block1a_33.clk1_input_clock_enable = "none",
		ram_block1a_33.clk1_output_clock_enable = "none",
		ram_block1a_33.connectivity_checking = "OFF",
		ram_block1a_33.data_interleave_offset_in_bits = 8,
		ram_block1a_33.data_interleave_width_in_bits = 1,
		ram_block1a_33.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_33.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_33.operation_mode = "bidir_dual_port",
		ram_block1a_33.port_a_address_width = 13,
		ram_block1a_33.port_a_data_out_clear = "none",
		ram_block1a_33.port_a_data_out_clock = "clock0",
		ram_block1a_33.port_a_data_width = 1,
		ram_block1a_33.port_a_first_address = 32768,
		ram_block1a_33.port_a_first_bit_number = 1,
		ram_block1a_33.port_a_last_address = 40959,
		ram_block1a_33.port_a_logical_ram_depth = 131072,
		ram_block1a_33.port_a_logical_ram_width = 8,
		ram_block1a_33.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_33.port_b_address_clock = "clock1",
		ram_block1a_33.port_b_address_width = 11,
		ram_block1a_33.port_b_data_in_clock = "clock1",
		ram_block1a_33.port_b_data_out_clear = "none",
		ram_block1a_33.port_b_data_out_clock = "clock1",
		ram_block1a_33.port_b_data_width = 4,
		ram_block1a_33.port_b_first_address = 8192,
		ram_block1a_33.port_b_first_bit_number = 1,
		ram_block1a_33.port_b_last_address = 10239,
		ram_block1a_33.port_b_logical_ram_depth = 32768,
		ram_block1a_33.port_b_logical_ram_width = 32,
		ram_block1a_33.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_33.port_b_read_enable_clock = "clock1",
		ram_block1a_33.port_b_write_enable_clock = "clock1",
		ram_block1a_33.power_up_uninitialized = "true",
		ram_block1a_33.ram_block_type = "AUTO",
		ram_block1a_33.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_34
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[4]),
	.ena1(wire_rden_decode_b_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_34portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[4]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[26], data_b[18], data_b[10], data_b[2]}),
	.portbdataout(wire_ram_block1a_34portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[4])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_34.clk0_core_clock_enable = "ena0",
		ram_block1a_34.clk0_input_clock_enable = "none",
		ram_block1a_34.clk0_output_clock_enable = "none",
		ram_block1a_34.clk1_core_clock_enable = "ena1",
		ram_block1a_34.clk1_input_clock_enable = "none",
		ram_block1a_34.clk1_output_clock_enable = "none",
		ram_block1a_34.connectivity_checking = "OFF",
		ram_block1a_34.data_interleave_offset_in_bits = 8,
		ram_block1a_34.data_interleave_width_in_bits = 1,
		ram_block1a_34.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_34.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_34.operation_mode = "bidir_dual_port",
		ram_block1a_34.port_a_address_width = 13,
		ram_block1a_34.port_a_data_out_clear = "none",
		ram_block1a_34.port_a_data_out_clock = "clock0",
		ram_block1a_34.port_a_data_width = 1,
		ram_block1a_34.port_a_first_address = 32768,
		ram_block1a_34.port_a_first_bit_number = 2,
		ram_block1a_34.port_a_last_address = 40959,
		ram_block1a_34.port_a_logical_ram_depth = 131072,
		ram_block1a_34.port_a_logical_ram_width = 8,
		ram_block1a_34.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_34.port_b_address_clock = "clock1",
		ram_block1a_34.port_b_address_width = 11,
		ram_block1a_34.port_b_data_in_clock = "clock1",
		ram_block1a_34.port_b_data_out_clear = "none",
		ram_block1a_34.port_b_data_out_clock = "clock1",
		ram_block1a_34.port_b_data_width = 4,
		ram_block1a_34.port_b_first_address = 8192,
		ram_block1a_34.port_b_first_bit_number = 2,
		ram_block1a_34.port_b_last_address = 10239,
		ram_block1a_34.port_b_logical_ram_depth = 32768,
		ram_block1a_34.port_b_logical_ram_width = 32,
		ram_block1a_34.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_34.port_b_read_enable_clock = "clock1",
		ram_block1a_34.port_b_write_enable_clock = "clock1",
		ram_block1a_34.power_up_uninitialized = "true",
		ram_block1a_34.ram_block_type = "AUTO",
		ram_block1a_34.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_35
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[4]),
	.ena1(wire_rden_decode_b_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_35portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[4]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[27], data_b[19], data_b[11], data_b[3]}),
	.portbdataout(wire_ram_block1a_35portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[4])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_35.clk0_core_clock_enable = "ena0",
		ram_block1a_35.clk0_input_clock_enable = "none",
		ram_block1a_35.clk0_output_clock_enable = "none",
		ram_block1a_35.clk1_core_clock_enable = "ena1",
		ram_block1a_35.clk1_input_clock_enable = "none",
		ram_block1a_35.clk1_output_clock_enable = "none",
		ram_block1a_35.connectivity_checking = "OFF",
		ram_block1a_35.data_interleave_offset_in_bits = 8,
		ram_block1a_35.data_interleave_width_in_bits = 1,
		ram_block1a_35.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_35.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_35.operation_mode = "bidir_dual_port",
		ram_block1a_35.port_a_address_width = 13,
		ram_block1a_35.port_a_data_out_clear = "none",
		ram_block1a_35.port_a_data_out_clock = "clock0",
		ram_block1a_35.port_a_data_width = 1,
		ram_block1a_35.port_a_first_address = 32768,
		ram_block1a_35.port_a_first_bit_number = 3,
		ram_block1a_35.port_a_last_address = 40959,
		ram_block1a_35.port_a_logical_ram_depth = 131072,
		ram_block1a_35.port_a_logical_ram_width = 8,
		ram_block1a_35.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_35.port_b_address_clock = "clock1",
		ram_block1a_35.port_b_address_width = 11,
		ram_block1a_35.port_b_data_in_clock = "clock1",
		ram_block1a_35.port_b_data_out_clear = "none",
		ram_block1a_35.port_b_data_out_clock = "clock1",
		ram_block1a_35.port_b_data_width = 4,
		ram_block1a_35.port_b_first_address = 8192,
		ram_block1a_35.port_b_first_bit_number = 3,
		ram_block1a_35.port_b_last_address = 10239,
		ram_block1a_35.port_b_logical_ram_depth = 32768,
		ram_block1a_35.port_b_logical_ram_width = 32,
		ram_block1a_35.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_35.port_b_read_enable_clock = "clock1",
		ram_block1a_35.port_b_write_enable_clock = "clock1",
		ram_block1a_35.power_up_uninitialized = "true",
		ram_block1a_35.ram_block_type = "AUTO",
		ram_block1a_35.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_36
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[4]),
	.ena1(wire_rden_decode_b_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_36portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[4]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[28], data_b[20], data_b[12], data_b[4]}),
	.portbdataout(wire_ram_block1a_36portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[4])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_36.clk0_core_clock_enable = "ena0",
		ram_block1a_36.clk0_input_clock_enable = "none",
		ram_block1a_36.clk0_output_clock_enable = "none",
		ram_block1a_36.clk1_core_clock_enable = "ena1",
		ram_block1a_36.clk1_input_clock_enable = "none",
		ram_block1a_36.clk1_output_clock_enable = "none",
		ram_block1a_36.connectivity_checking = "OFF",
		ram_block1a_36.data_interleave_offset_in_bits = 8,
		ram_block1a_36.data_interleave_width_in_bits = 1,
		ram_block1a_36.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_36.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_36.operation_mode = "bidir_dual_port",
		ram_block1a_36.port_a_address_width = 13,
		ram_block1a_36.port_a_data_out_clear = "none",
		ram_block1a_36.port_a_data_out_clock = "clock0",
		ram_block1a_36.port_a_data_width = 1,
		ram_block1a_36.port_a_first_address = 32768,
		ram_block1a_36.port_a_first_bit_number = 4,
		ram_block1a_36.port_a_last_address = 40959,
		ram_block1a_36.port_a_logical_ram_depth = 131072,
		ram_block1a_36.port_a_logical_ram_width = 8,
		ram_block1a_36.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_36.port_b_address_clock = "clock1",
		ram_block1a_36.port_b_address_width = 11,
		ram_block1a_36.port_b_data_in_clock = "clock1",
		ram_block1a_36.port_b_data_out_clear = "none",
		ram_block1a_36.port_b_data_out_clock = "clock1",
		ram_block1a_36.port_b_data_width = 4,
		ram_block1a_36.port_b_first_address = 8192,
		ram_block1a_36.port_b_first_bit_number = 4,
		ram_block1a_36.port_b_last_address = 10239,
		ram_block1a_36.port_b_logical_ram_depth = 32768,
		ram_block1a_36.port_b_logical_ram_width = 32,
		ram_block1a_36.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_36.port_b_read_enable_clock = "clock1",
		ram_block1a_36.port_b_write_enable_clock = "clock1",
		ram_block1a_36.power_up_uninitialized = "true",
		ram_block1a_36.ram_block_type = "AUTO",
		ram_block1a_36.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_37
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[4]),
	.ena1(wire_rden_decode_b_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_37portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[4]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[29], data_b[21], data_b[13], data_b[5]}),
	.portbdataout(wire_ram_block1a_37portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[4])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_37.clk0_core_clock_enable = "ena0",
		ram_block1a_37.clk0_input_clock_enable = "none",
		ram_block1a_37.clk0_output_clock_enable = "none",
		ram_block1a_37.clk1_core_clock_enable = "ena1",
		ram_block1a_37.clk1_input_clock_enable = "none",
		ram_block1a_37.clk1_output_clock_enable = "none",
		ram_block1a_37.connectivity_checking = "OFF",
		ram_block1a_37.data_interleave_offset_in_bits = 8,
		ram_block1a_37.data_interleave_width_in_bits = 1,
		ram_block1a_37.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_37.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_37.operation_mode = "bidir_dual_port",
		ram_block1a_37.port_a_address_width = 13,
		ram_block1a_37.port_a_data_out_clear = "none",
		ram_block1a_37.port_a_data_out_clock = "clock0",
		ram_block1a_37.port_a_data_width = 1,
		ram_block1a_37.port_a_first_address = 32768,
		ram_block1a_37.port_a_first_bit_number = 5,
		ram_block1a_37.port_a_last_address = 40959,
		ram_block1a_37.port_a_logical_ram_depth = 131072,
		ram_block1a_37.port_a_logical_ram_width = 8,
		ram_block1a_37.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_37.port_b_address_clock = "clock1",
		ram_block1a_37.port_b_address_width = 11,
		ram_block1a_37.port_b_data_in_clock = "clock1",
		ram_block1a_37.port_b_data_out_clear = "none",
		ram_block1a_37.port_b_data_out_clock = "clock1",
		ram_block1a_37.port_b_data_width = 4,
		ram_block1a_37.port_b_first_address = 8192,
		ram_block1a_37.port_b_first_bit_number = 5,
		ram_block1a_37.port_b_last_address = 10239,
		ram_block1a_37.port_b_logical_ram_depth = 32768,
		ram_block1a_37.port_b_logical_ram_width = 32,
		ram_block1a_37.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_37.port_b_read_enable_clock = "clock1",
		ram_block1a_37.port_b_write_enable_clock = "clock1",
		ram_block1a_37.power_up_uninitialized = "true",
		ram_block1a_37.ram_block_type = "AUTO",
		ram_block1a_37.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_38
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[4]),
	.ena1(wire_rden_decode_b_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_38portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[4]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[30], data_b[22], data_b[14], data_b[6]}),
	.portbdataout(wire_ram_block1a_38portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[4])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_38.clk0_core_clock_enable = "ena0",
		ram_block1a_38.clk0_input_clock_enable = "none",
		ram_block1a_38.clk0_output_clock_enable = "none",
		ram_block1a_38.clk1_core_clock_enable = "ena1",
		ram_block1a_38.clk1_input_clock_enable = "none",
		ram_block1a_38.clk1_output_clock_enable = "none",
		ram_block1a_38.connectivity_checking = "OFF",
		ram_block1a_38.data_interleave_offset_in_bits = 8,
		ram_block1a_38.data_interleave_width_in_bits = 1,
		ram_block1a_38.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_38.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_38.operation_mode = "bidir_dual_port",
		ram_block1a_38.port_a_address_width = 13,
		ram_block1a_38.port_a_data_out_clear = "none",
		ram_block1a_38.port_a_data_out_clock = "clock0",
		ram_block1a_38.port_a_data_width = 1,
		ram_block1a_38.port_a_first_address = 32768,
		ram_block1a_38.port_a_first_bit_number = 6,
		ram_block1a_38.port_a_last_address = 40959,
		ram_block1a_38.port_a_logical_ram_depth = 131072,
		ram_block1a_38.port_a_logical_ram_width = 8,
		ram_block1a_38.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_38.port_b_address_clock = "clock1",
		ram_block1a_38.port_b_address_width = 11,
		ram_block1a_38.port_b_data_in_clock = "clock1",
		ram_block1a_38.port_b_data_out_clear = "none",
		ram_block1a_38.port_b_data_out_clock = "clock1",
		ram_block1a_38.port_b_data_width = 4,
		ram_block1a_38.port_b_first_address = 8192,
		ram_block1a_38.port_b_first_bit_number = 6,
		ram_block1a_38.port_b_last_address = 10239,
		ram_block1a_38.port_b_logical_ram_depth = 32768,
		ram_block1a_38.port_b_logical_ram_width = 32,
		ram_block1a_38.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_38.port_b_read_enable_clock = "clock1",
		ram_block1a_38.port_b_write_enable_clock = "clock1",
		ram_block1a_38.power_up_uninitialized = "true",
		ram_block1a_38.ram_block_type = "AUTO",
		ram_block1a_38.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_39
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[4]),
	.ena1(wire_rden_decode_b_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_39portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[4]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[31], data_b[23], data_b[15], data_b[7]}),
	.portbdataout(wire_ram_block1a_39portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[4])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_39.clk0_core_clock_enable = "ena0",
		ram_block1a_39.clk0_input_clock_enable = "none",
		ram_block1a_39.clk0_output_clock_enable = "none",
		ram_block1a_39.clk1_core_clock_enable = "ena1",
		ram_block1a_39.clk1_input_clock_enable = "none",
		ram_block1a_39.clk1_output_clock_enable = "none",
		ram_block1a_39.connectivity_checking = "OFF",
		ram_block1a_39.data_interleave_offset_in_bits = 8,
		ram_block1a_39.data_interleave_width_in_bits = 1,
		ram_block1a_39.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_39.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_39.operation_mode = "bidir_dual_port",
		ram_block1a_39.port_a_address_width = 13,
		ram_block1a_39.port_a_data_out_clear = "none",
		ram_block1a_39.port_a_data_out_clock = "clock0",
		ram_block1a_39.port_a_data_width = 1,
		ram_block1a_39.port_a_first_address = 32768,
		ram_block1a_39.port_a_first_bit_number = 7,
		ram_block1a_39.port_a_last_address = 40959,
		ram_block1a_39.port_a_logical_ram_depth = 131072,
		ram_block1a_39.port_a_logical_ram_width = 8,
		ram_block1a_39.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_39.port_b_address_clock = "clock1",
		ram_block1a_39.port_b_address_width = 11,
		ram_block1a_39.port_b_data_in_clock = "clock1",
		ram_block1a_39.port_b_data_out_clear = "none",
		ram_block1a_39.port_b_data_out_clock = "clock1",
		ram_block1a_39.port_b_data_width = 4,
		ram_block1a_39.port_b_first_address = 8192,
		ram_block1a_39.port_b_first_bit_number = 7,
		ram_block1a_39.port_b_last_address = 10239,
		ram_block1a_39.port_b_logical_ram_depth = 32768,
		ram_block1a_39.port_b_logical_ram_width = 32,
		ram_block1a_39.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_39.port_b_read_enable_clock = "clock1",
		ram_block1a_39.port_b_write_enable_clock = "clock1",
		ram_block1a_39.power_up_uninitialized = "true",
		ram_block1a_39.ram_block_type = "AUTO",
		ram_block1a_39.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_40
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[5]),
	.ena1(wire_rden_decode_b_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_40portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[5]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[24], data_b[16], data_b[8], data_b[0]}),
	.portbdataout(wire_ram_block1a_40portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[5])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_40.clk0_core_clock_enable = "ena0",
		ram_block1a_40.clk0_input_clock_enable = "none",
		ram_block1a_40.clk0_output_clock_enable = "none",
		ram_block1a_40.clk1_core_clock_enable = "ena1",
		ram_block1a_40.clk1_input_clock_enable = "none",
		ram_block1a_40.clk1_output_clock_enable = "none",
		ram_block1a_40.connectivity_checking = "OFF",
		ram_block1a_40.data_interleave_offset_in_bits = 8,
		ram_block1a_40.data_interleave_width_in_bits = 1,
		ram_block1a_40.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_40.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_40.operation_mode = "bidir_dual_port",
		ram_block1a_40.port_a_address_width = 13,
		ram_block1a_40.port_a_data_out_clear = "none",
		ram_block1a_40.port_a_data_out_clock = "clock0",
		ram_block1a_40.port_a_data_width = 1,
		ram_block1a_40.port_a_first_address = 40960,
		ram_block1a_40.port_a_first_bit_number = 0,
		ram_block1a_40.port_a_last_address = 49151,
		ram_block1a_40.port_a_logical_ram_depth = 131072,
		ram_block1a_40.port_a_logical_ram_width = 8,
		ram_block1a_40.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_40.port_b_address_clock = "clock1",
		ram_block1a_40.port_b_address_width = 11,
		ram_block1a_40.port_b_data_in_clock = "clock1",
		ram_block1a_40.port_b_data_out_clear = "none",
		ram_block1a_40.port_b_data_out_clock = "clock1",
		ram_block1a_40.port_b_data_width = 4,
		ram_block1a_40.port_b_first_address = 10240,
		ram_block1a_40.port_b_first_bit_number = 0,
		ram_block1a_40.port_b_last_address = 12287,
		ram_block1a_40.port_b_logical_ram_depth = 32768,
		ram_block1a_40.port_b_logical_ram_width = 32,
		ram_block1a_40.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_40.port_b_read_enable_clock = "clock1",
		ram_block1a_40.port_b_write_enable_clock = "clock1",
		ram_block1a_40.power_up_uninitialized = "true",
		ram_block1a_40.ram_block_type = "AUTO",
		ram_block1a_40.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_41
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[5]),
	.ena1(wire_rden_decode_b_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_41portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[5]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[25], data_b[17], data_b[9], data_b[1]}),
	.portbdataout(wire_ram_block1a_41portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[5])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_41.clk0_core_clock_enable = "ena0",
		ram_block1a_41.clk0_input_clock_enable = "none",
		ram_block1a_41.clk0_output_clock_enable = "none",
		ram_block1a_41.clk1_core_clock_enable = "ena1",
		ram_block1a_41.clk1_input_clock_enable = "none",
		ram_block1a_41.clk1_output_clock_enable = "none",
		ram_block1a_41.connectivity_checking = "OFF",
		ram_block1a_41.data_interleave_offset_in_bits = 8,
		ram_block1a_41.data_interleave_width_in_bits = 1,
		ram_block1a_41.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_41.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_41.operation_mode = "bidir_dual_port",
		ram_block1a_41.port_a_address_width = 13,
		ram_block1a_41.port_a_data_out_clear = "none",
		ram_block1a_41.port_a_data_out_clock = "clock0",
		ram_block1a_41.port_a_data_width = 1,
		ram_block1a_41.port_a_first_address = 40960,
		ram_block1a_41.port_a_first_bit_number = 1,
		ram_block1a_41.port_a_last_address = 49151,
		ram_block1a_41.port_a_logical_ram_depth = 131072,
		ram_block1a_41.port_a_logical_ram_width = 8,
		ram_block1a_41.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_41.port_b_address_clock = "clock1",
		ram_block1a_41.port_b_address_width = 11,
		ram_block1a_41.port_b_data_in_clock = "clock1",
		ram_block1a_41.port_b_data_out_clear = "none",
		ram_block1a_41.port_b_data_out_clock = "clock1",
		ram_block1a_41.port_b_data_width = 4,
		ram_block1a_41.port_b_first_address = 10240,
		ram_block1a_41.port_b_first_bit_number = 1,
		ram_block1a_41.port_b_last_address = 12287,
		ram_block1a_41.port_b_logical_ram_depth = 32768,
		ram_block1a_41.port_b_logical_ram_width = 32,
		ram_block1a_41.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_41.port_b_read_enable_clock = "clock1",
		ram_block1a_41.port_b_write_enable_clock = "clock1",
		ram_block1a_41.power_up_uninitialized = "true",
		ram_block1a_41.ram_block_type = "AUTO",
		ram_block1a_41.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_42
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[5]),
	.ena1(wire_rden_decode_b_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_42portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[5]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[26], data_b[18], data_b[10], data_b[2]}),
	.portbdataout(wire_ram_block1a_42portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[5])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_42.clk0_core_clock_enable = "ena0",
		ram_block1a_42.clk0_input_clock_enable = "none",
		ram_block1a_42.clk0_output_clock_enable = "none",
		ram_block1a_42.clk1_core_clock_enable = "ena1",
		ram_block1a_42.clk1_input_clock_enable = "none",
		ram_block1a_42.clk1_output_clock_enable = "none",
		ram_block1a_42.connectivity_checking = "OFF",
		ram_block1a_42.data_interleave_offset_in_bits = 8,
		ram_block1a_42.data_interleave_width_in_bits = 1,
		ram_block1a_42.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_42.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_42.operation_mode = "bidir_dual_port",
		ram_block1a_42.port_a_address_width = 13,
		ram_block1a_42.port_a_data_out_clear = "none",
		ram_block1a_42.port_a_data_out_clock = "clock0",
		ram_block1a_42.port_a_data_width = 1,
		ram_block1a_42.port_a_first_address = 40960,
		ram_block1a_42.port_a_first_bit_number = 2,
		ram_block1a_42.port_a_last_address = 49151,
		ram_block1a_42.port_a_logical_ram_depth = 131072,
		ram_block1a_42.port_a_logical_ram_width = 8,
		ram_block1a_42.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_42.port_b_address_clock = "clock1",
		ram_block1a_42.port_b_address_width = 11,
		ram_block1a_42.port_b_data_in_clock = "clock1",
		ram_block1a_42.port_b_data_out_clear = "none",
		ram_block1a_42.port_b_data_out_clock = "clock1",
		ram_block1a_42.port_b_data_width = 4,
		ram_block1a_42.port_b_first_address = 10240,
		ram_block1a_42.port_b_first_bit_number = 2,
		ram_block1a_42.port_b_last_address = 12287,
		ram_block1a_42.port_b_logical_ram_depth = 32768,
		ram_block1a_42.port_b_logical_ram_width = 32,
		ram_block1a_42.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_42.port_b_read_enable_clock = "clock1",
		ram_block1a_42.port_b_write_enable_clock = "clock1",
		ram_block1a_42.power_up_uninitialized = "true",
		ram_block1a_42.ram_block_type = "AUTO",
		ram_block1a_42.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_43
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[5]),
	.ena1(wire_rden_decode_b_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_43portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[5]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[27], data_b[19], data_b[11], data_b[3]}),
	.portbdataout(wire_ram_block1a_43portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[5])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_43.clk0_core_clock_enable = "ena0",
		ram_block1a_43.clk0_input_clock_enable = "none",
		ram_block1a_43.clk0_output_clock_enable = "none",
		ram_block1a_43.clk1_core_clock_enable = "ena1",
		ram_block1a_43.clk1_input_clock_enable = "none",
		ram_block1a_43.clk1_output_clock_enable = "none",
		ram_block1a_43.connectivity_checking = "OFF",
		ram_block1a_43.data_interleave_offset_in_bits = 8,
		ram_block1a_43.data_interleave_width_in_bits = 1,
		ram_block1a_43.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_43.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_43.operation_mode = "bidir_dual_port",
		ram_block1a_43.port_a_address_width = 13,
		ram_block1a_43.port_a_data_out_clear = "none",
		ram_block1a_43.port_a_data_out_clock = "clock0",
		ram_block1a_43.port_a_data_width = 1,
		ram_block1a_43.port_a_first_address = 40960,
		ram_block1a_43.port_a_first_bit_number = 3,
		ram_block1a_43.port_a_last_address = 49151,
		ram_block1a_43.port_a_logical_ram_depth = 131072,
		ram_block1a_43.port_a_logical_ram_width = 8,
		ram_block1a_43.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_43.port_b_address_clock = "clock1",
		ram_block1a_43.port_b_address_width = 11,
		ram_block1a_43.port_b_data_in_clock = "clock1",
		ram_block1a_43.port_b_data_out_clear = "none",
		ram_block1a_43.port_b_data_out_clock = "clock1",
		ram_block1a_43.port_b_data_width = 4,
		ram_block1a_43.port_b_first_address = 10240,
		ram_block1a_43.port_b_first_bit_number = 3,
		ram_block1a_43.port_b_last_address = 12287,
		ram_block1a_43.port_b_logical_ram_depth = 32768,
		ram_block1a_43.port_b_logical_ram_width = 32,
		ram_block1a_43.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_43.port_b_read_enable_clock = "clock1",
		ram_block1a_43.port_b_write_enable_clock = "clock1",
		ram_block1a_43.power_up_uninitialized = "true",
		ram_block1a_43.ram_block_type = "AUTO",
		ram_block1a_43.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_44
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[5]),
	.ena1(wire_rden_decode_b_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_44portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[5]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[28], data_b[20], data_b[12], data_b[4]}),
	.portbdataout(wire_ram_block1a_44portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[5])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_44.clk0_core_clock_enable = "ena0",
		ram_block1a_44.clk0_input_clock_enable = "none",
		ram_block1a_44.clk0_output_clock_enable = "none",
		ram_block1a_44.clk1_core_clock_enable = "ena1",
		ram_block1a_44.clk1_input_clock_enable = "none",
		ram_block1a_44.clk1_output_clock_enable = "none",
		ram_block1a_44.connectivity_checking = "OFF",
		ram_block1a_44.data_interleave_offset_in_bits = 8,
		ram_block1a_44.data_interleave_width_in_bits = 1,
		ram_block1a_44.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_44.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_44.operation_mode = "bidir_dual_port",
		ram_block1a_44.port_a_address_width = 13,
		ram_block1a_44.port_a_data_out_clear = "none",
		ram_block1a_44.port_a_data_out_clock = "clock0",
		ram_block1a_44.port_a_data_width = 1,
		ram_block1a_44.port_a_first_address = 40960,
		ram_block1a_44.port_a_first_bit_number = 4,
		ram_block1a_44.port_a_last_address = 49151,
		ram_block1a_44.port_a_logical_ram_depth = 131072,
		ram_block1a_44.port_a_logical_ram_width = 8,
		ram_block1a_44.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_44.port_b_address_clock = "clock1",
		ram_block1a_44.port_b_address_width = 11,
		ram_block1a_44.port_b_data_in_clock = "clock1",
		ram_block1a_44.port_b_data_out_clear = "none",
		ram_block1a_44.port_b_data_out_clock = "clock1",
		ram_block1a_44.port_b_data_width = 4,
		ram_block1a_44.port_b_first_address = 10240,
		ram_block1a_44.port_b_first_bit_number = 4,
		ram_block1a_44.port_b_last_address = 12287,
		ram_block1a_44.port_b_logical_ram_depth = 32768,
		ram_block1a_44.port_b_logical_ram_width = 32,
		ram_block1a_44.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_44.port_b_read_enable_clock = "clock1",
		ram_block1a_44.port_b_write_enable_clock = "clock1",
		ram_block1a_44.power_up_uninitialized = "true",
		ram_block1a_44.ram_block_type = "AUTO",
		ram_block1a_44.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_45
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[5]),
	.ena1(wire_rden_decode_b_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_45portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[5]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[29], data_b[21], data_b[13], data_b[5]}),
	.portbdataout(wire_ram_block1a_45portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[5])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_45.clk0_core_clock_enable = "ena0",
		ram_block1a_45.clk0_input_clock_enable = "none",
		ram_block1a_45.clk0_output_clock_enable = "none",
		ram_block1a_45.clk1_core_clock_enable = "ena1",
		ram_block1a_45.clk1_input_clock_enable = "none",
		ram_block1a_45.clk1_output_clock_enable = "none",
		ram_block1a_45.connectivity_checking = "OFF",
		ram_block1a_45.data_interleave_offset_in_bits = 8,
		ram_block1a_45.data_interleave_width_in_bits = 1,
		ram_block1a_45.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_45.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_45.operation_mode = "bidir_dual_port",
		ram_block1a_45.port_a_address_width = 13,
		ram_block1a_45.port_a_data_out_clear = "none",
		ram_block1a_45.port_a_data_out_clock = "clock0",
		ram_block1a_45.port_a_data_width = 1,
		ram_block1a_45.port_a_first_address = 40960,
		ram_block1a_45.port_a_first_bit_number = 5,
		ram_block1a_45.port_a_last_address = 49151,
		ram_block1a_45.port_a_logical_ram_depth = 131072,
		ram_block1a_45.port_a_logical_ram_width = 8,
		ram_block1a_45.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_45.port_b_address_clock = "clock1",
		ram_block1a_45.port_b_address_width = 11,
		ram_block1a_45.port_b_data_in_clock = "clock1",
		ram_block1a_45.port_b_data_out_clear = "none",
		ram_block1a_45.port_b_data_out_clock = "clock1",
		ram_block1a_45.port_b_data_width = 4,
		ram_block1a_45.port_b_first_address = 10240,
		ram_block1a_45.port_b_first_bit_number = 5,
		ram_block1a_45.port_b_last_address = 12287,
		ram_block1a_45.port_b_logical_ram_depth = 32768,
		ram_block1a_45.port_b_logical_ram_width = 32,
		ram_block1a_45.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_45.port_b_read_enable_clock = "clock1",
		ram_block1a_45.port_b_write_enable_clock = "clock1",
		ram_block1a_45.power_up_uninitialized = "true",
		ram_block1a_45.ram_block_type = "AUTO",
		ram_block1a_45.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_46
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[5]),
	.ena1(wire_rden_decode_b_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_46portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[5]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[30], data_b[22], data_b[14], data_b[6]}),
	.portbdataout(wire_ram_block1a_46portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[5])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_46.clk0_core_clock_enable = "ena0",
		ram_block1a_46.clk0_input_clock_enable = "none",
		ram_block1a_46.clk0_output_clock_enable = "none",
		ram_block1a_46.clk1_core_clock_enable = "ena1",
		ram_block1a_46.clk1_input_clock_enable = "none",
		ram_block1a_46.clk1_output_clock_enable = "none",
		ram_block1a_46.connectivity_checking = "OFF",
		ram_block1a_46.data_interleave_offset_in_bits = 8,
		ram_block1a_46.data_interleave_width_in_bits = 1,
		ram_block1a_46.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_46.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_46.operation_mode = "bidir_dual_port",
		ram_block1a_46.port_a_address_width = 13,
		ram_block1a_46.port_a_data_out_clear = "none",
		ram_block1a_46.port_a_data_out_clock = "clock0",
		ram_block1a_46.port_a_data_width = 1,
		ram_block1a_46.port_a_first_address = 40960,
		ram_block1a_46.port_a_first_bit_number = 6,
		ram_block1a_46.port_a_last_address = 49151,
		ram_block1a_46.port_a_logical_ram_depth = 131072,
		ram_block1a_46.port_a_logical_ram_width = 8,
		ram_block1a_46.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_46.port_b_address_clock = "clock1",
		ram_block1a_46.port_b_address_width = 11,
		ram_block1a_46.port_b_data_in_clock = "clock1",
		ram_block1a_46.port_b_data_out_clear = "none",
		ram_block1a_46.port_b_data_out_clock = "clock1",
		ram_block1a_46.port_b_data_width = 4,
		ram_block1a_46.port_b_first_address = 10240,
		ram_block1a_46.port_b_first_bit_number = 6,
		ram_block1a_46.port_b_last_address = 12287,
		ram_block1a_46.port_b_logical_ram_depth = 32768,
		ram_block1a_46.port_b_logical_ram_width = 32,
		ram_block1a_46.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_46.port_b_read_enable_clock = "clock1",
		ram_block1a_46.port_b_write_enable_clock = "clock1",
		ram_block1a_46.power_up_uninitialized = "true",
		ram_block1a_46.ram_block_type = "AUTO",
		ram_block1a_46.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_47
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[5]),
	.ena1(wire_rden_decode_b_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_47portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[5]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[31], data_b[23], data_b[15], data_b[7]}),
	.portbdataout(wire_ram_block1a_47portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[5])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_47.clk0_core_clock_enable = "ena0",
		ram_block1a_47.clk0_input_clock_enable = "none",
		ram_block1a_47.clk0_output_clock_enable = "none",
		ram_block1a_47.clk1_core_clock_enable = "ena1",
		ram_block1a_47.clk1_input_clock_enable = "none",
		ram_block1a_47.clk1_output_clock_enable = "none",
		ram_block1a_47.connectivity_checking = "OFF",
		ram_block1a_47.data_interleave_offset_in_bits = 8,
		ram_block1a_47.data_interleave_width_in_bits = 1,
		ram_block1a_47.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_47.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_47.operation_mode = "bidir_dual_port",
		ram_block1a_47.port_a_address_width = 13,
		ram_block1a_47.port_a_data_out_clear = "none",
		ram_block1a_47.port_a_data_out_clock = "clock0",
		ram_block1a_47.port_a_data_width = 1,
		ram_block1a_47.port_a_first_address = 40960,
		ram_block1a_47.port_a_first_bit_number = 7,
		ram_block1a_47.port_a_last_address = 49151,
		ram_block1a_47.port_a_logical_ram_depth = 131072,
		ram_block1a_47.port_a_logical_ram_width = 8,
		ram_block1a_47.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_47.port_b_address_clock = "clock1",
		ram_block1a_47.port_b_address_width = 11,
		ram_block1a_47.port_b_data_in_clock = "clock1",
		ram_block1a_47.port_b_data_out_clear = "none",
		ram_block1a_47.port_b_data_out_clock = "clock1",
		ram_block1a_47.port_b_data_width = 4,
		ram_block1a_47.port_b_first_address = 10240,
		ram_block1a_47.port_b_first_bit_number = 7,
		ram_block1a_47.port_b_last_address = 12287,
		ram_block1a_47.port_b_logical_ram_depth = 32768,
		ram_block1a_47.port_b_logical_ram_width = 32,
		ram_block1a_47.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_47.port_b_read_enable_clock = "clock1",
		ram_block1a_47.port_b_write_enable_clock = "clock1",
		ram_block1a_47.power_up_uninitialized = "true",
		ram_block1a_47.ram_block_type = "AUTO",
		ram_block1a_47.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_48
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[6]),
	.ena1(wire_rden_decode_b_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_48portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[6]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[24], data_b[16], data_b[8], data_b[0]}),
	.portbdataout(wire_ram_block1a_48portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[6])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_48.clk0_core_clock_enable = "ena0",
		ram_block1a_48.clk0_input_clock_enable = "none",
		ram_block1a_48.clk0_output_clock_enable = "none",
		ram_block1a_48.clk1_core_clock_enable = "ena1",
		ram_block1a_48.clk1_input_clock_enable = "none",
		ram_block1a_48.clk1_output_clock_enable = "none",
		ram_block1a_48.connectivity_checking = "OFF",
		ram_block1a_48.data_interleave_offset_in_bits = 8,
		ram_block1a_48.data_interleave_width_in_bits = 1,
		ram_block1a_48.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_48.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_48.operation_mode = "bidir_dual_port",
		ram_block1a_48.port_a_address_width = 13,
		ram_block1a_48.port_a_data_out_clear = "none",
		ram_block1a_48.port_a_data_out_clock = "clock0",
		ram_block1a_48.port_a_data_width = 1,
		ram_block1a_48.port_a_first_address = 49152,
		ram_block1a_48.port_a_first_bit_number = 0,
		ram_block1a_48.port_a_last_address = 57343,
		ram_block1a_48.port_a_logical_ram_depth = 131072,
		ram_block1a_48.port_a_logical_ram_width = 8,
		ram_block1a_48.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_48.port_b_address_clock = "clock1",
		ram_block1a_48.port_b_address_width = 11,
		ram_block1a_48.port_b_data_in_clock = "clock1",
		ram_block1a_48.port_b_data_out_clear = "none",
		ram_block1a_48.port_b_data_out_clock = "clock1",
		ram_block1a_48.port_b_data_width = 4,
		ram_block1a_48.port_b_first_address = 12288,
		ram_block1a_48.port_b_first_bit_number = 0,
		ram_block1a_48.port_b_last_address = 14335,
		ram_block1a_48.port_b_logical_ram_depth = 32768,
		ram_block1a_48.port_b_logical_ram_width = 32,
		ram_block1a_48.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_48.port_b_read_enable_clock = "clock1",
		ram_block1a_48.port_b_write_enable_clock = "clock1",
		ram_block1a_48.power_up_uninitialized = "true",
		ram_block1a_48.ram_block_type = "AUTO",
		ram_block1a_48.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_49
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[6]),
	.ena1(wire_rden_decode_b_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_49portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[6]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[25], data_b[17], data_b[9], data_b[1]}),
	.portbdataout(wire_ram_block1a_49portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[6])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_49.clk0_core_clock_enable = "ena0",
		ram_block1a_49.clk0_input_clock_enable = "none",
		ram_block1a_49.clk0_output_clock_enable = "none",
		ram_block1a_49.clk1_core_clock_enable = "ena1",
		ram_block1a_49.clk1_input_clock_enable = "none",
		ram_block1a_49.clk1_output_clock_enable = "none",
		ram_block1a_49.connectivity_checking = "OFF",
		ram_block1a_49.data_interleave_offset_in_bits = 8,
		ram_block1a_49.data_interleave_width_in_bits = 1,
		ram_block1a_49.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_49.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_49.operation_mode = "bidir_dual_port",
		ram_block1a_49.port_a_address_width = 13,
		ram_block1a_49.port_a_data_out_clear = "none",
		ram_block1a_49.port_a_data_out_clock = "clock0",
		ram_block1a_49.port_a_data_width = 1,
		ram_block1a_49.port_a_first_address = 49152,
		ram_block1a_49.port_a_first_bit_number = 1,
		ram_block1a_49.port_a_last_address = 57343,
		ram_block1a_49.port_a_logical_ram_depth = 131072,
		ram_block1a_49.port_a_logical_ram_width = 8,
		ram_block1a_49.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_49.port_b_address_clock = "clock1",
		ram_block1a_49.port_b_address_width = 11,
		ram_block1a_49.port_b_data_in_clock = "clock1",
		ram_block1a_49.port_b_data_out_clear = "none",
		ram_block1a_49.port_b_data_out_clock = "clock1",
		ram_block1a_49.port_b_data_width = 4,
		ram_block1a_49.port_b_first_address = 12288,
		ram_block1a_49.port_b_first_bit_number = 1,
		ram_block1a_49.port_b_last_address = 14335,
		ram_block1a_49.port_b_logical_ram_depth = 32768,
		ram_block1a_49.port_b_logical_ram_width = 32,
		ram_block1a_49.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_49.port_b_read_enable_clock = "clock1",
		ram_block1a_49.port_b_write_enable_clock = "clock1",
		ram_block1a_49.power_up_uninitialized = "true",
		ram_block1a_49.ram_block_type = "AUTO",
		ram_block1a_49.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_50
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[6]),
	.ena1(wire_rden_decode_b_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_50portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[6]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[26], data_b[18], data_b[10], data_b[2]}),
	.portbdataout(wire_ram_block1a_50portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[6])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_50.clk0_core_clock_enable = "ena0",
		ram_block1a_50.clk0_input_clock_enable = "none",
		ram_block1a_50.clk0_output_clock_enable = "none",
		ram_block1a_50.clk1_core_clock_enable = "ena1",
		ram_block1a_50.clk1_input_clock_enable = "none",
		ram_block1a_50.clk1_output_clock_enable = "none",
		ram_block1a_50.connectivity_checking = "OFF",
		ram_block1a_50.data_interleave_offset_in_bits = 8,
		ram_block1a_50.data_interleave_width_in_bits = 1,
		ram_block1a_50.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_50.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_50.operation_mode = "bidir_dual_port",
		ram_block1a_50.port_a_address_width = 13,
		ram_block1a_50.port_a_data_out_clear = "none",
		ram_block1a_50.port_a_data_out_clock = "clock0",
		ram_block1a_50.port_a_data_width = 1,
		ram_block1a_50.port_a_first_address = 49152,
		ram_block1a_50.port_a_first_bit_number = 2,
		ram_block1a_50.port_a_last_address = 57343,
		ram_block1a_50.port_a_logical_ram_depth = 131072,
		ram_block1a_50.port_a_logical_ram_width = 8,
		ram_block1a_50.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_50.port_b_address_clock = "clock1",
		ram_block1a_50.port_b_address_width = 11,
		ram_block1a_50.port_b_data_in_clock = "clock1",
		ram_block1a_50.port_b_data_out_clear = "none",
		ram_block1a_50.port_b_data_out_clock = "clock1",
		ram_block1a_50.port_b_data_width = 4,
		ram_block1a_50.port_b_first_address = 12288,
		ram_block1a_50.port_b_first_bit_number = 2,
		ram_block1a_50.port_b_last_address = 14335,
		ram_block1a_50.port_b_logical_ram_depth = 32768,
		ram_block1a_50.port_b_logical_ram_width = 32,
		ram_block1a_50.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_50.port_b_read_enable_clock = "clock1",
		ram_block1a_50.port_b_write_enable_clock = "clock1",
		ram_block1a_50.power_up_uninitialized = "true",
		ram_block1a_50.ram_block_type = "AUTO",
		ram_block1a_50.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_51
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[6]),
	.ena1(wire_rden_decode_b_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_51portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[6]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[27], data_b[19], data_b[11], data_b[3]}),
	.portbdataout(wire_ram_block1a_51portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[6])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_51.clk0_core_clock_enable = "ena0",
		ram_block1a_51.clk0_input_clock_enable = "none",
		ram_block1a_51.clk0_output_clock_enable = "none",
		ram_block1a_51.clk1_core_clock_enable = "ena1",
		ram_block1a_51.clk1_input_clock_enable = "none",
		ram_block1a_51.clk1_output_clock_enable = "none",
		ram_block1a_51.connectivity_checking = "OFF",
		ram_block1a_51.data_interleave_offset_in_bits = 8,
		ram_block1a_51.data_interleave_width_in_bits = 1,
		ram_block1a_51.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_51.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_51.operation_mode = "bidir_dual_port",
		ram_block1a_51.port_a_address_width = 13,
		ram_block1a_51.port_a_data_out_clear = "none",
		ram_block1a_51.port_a_data_out_clock = "clock0",
		ram_block1a_51.port_a_data_width = 1,
		ram_block1a_51.port_a_first_address = 49152,
		ram_block1a_51.port_a_first_bit_number = 3,
		ram_block1a_51.port_a_last_address = 57343,
		ram_block1a_51.port_a_logical_ram_depth = 131072,
		ram_block1a_51.port_a_logical_ram_width = 8,
		ram_block1a_51.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_51.port_b_address_clock = "clock1",
		ram_block1a_51.port_b_address_width = 11,
		ram_block1a_51.port_b_data_in_clock = "clock1",
		ram_block1a_51.port_b_data_out_clear = "none",
		ram_block1a_51.port_b_data_out_clock = "clock1",
		ram_block1a_51.port_b_data_width = 4,
		ram_block1a_51.port_b_first_address = 12288,
		ram_block1a_51.port_b_first_bit_number = 3,
		ram_block1a_51.port_b_last_address = 14335,
		ram_block1a_51.port_b_logical_ram_depth = 32768,
		ram_block1a_51.port_b_logical_ram_width = 32,
		ram_block1a_51.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_51.port_b_read_enable_clock = "clock1",
		ram_block1a_51.port_b_write_enable_clock = "clock1",
		ram_block1a_51.power_up_uninitialized = "true",
		ram_block1a_51.ram_block_type = "AUTO",
		ram_block1a_51.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_52
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[6]),
	.ena1(wire_rden_decode_b_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_52portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[6]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[28], data_b[20], data_b[12], data_b[4]}),
	.portbdataout(wire_ram_block1a_52portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[6])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_52.clk0_core_clock_enable = "ena0",
		ram_block1a_52.clk0_input_clock_enable = "none",
		ram_block1a_52.clk0_output_clock_enable = "none",
		ram_block1a_52.clk1_core_clock_enable = "ena1",
		ram_block1a_52.clk1_input_clock_enable = "none",
		ram_block1a_52.clk1_output_clock_enable = "none",
		ram_block1a_52.connectivity_checking = "OFF",
		ram_block1a_52.data_interleave_offset_in_bits = 8,
		ram_block1a_52.data_interleave_width_in_bits = 1,
		ram_block1a_52.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_52.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_52.operation_mode = "bidir_dual_port",
		ram_block1a_52.port_a_address_width = 13,
		ram_block1a_52.port_a_data_out_clear = "none",
		ram_block1a_52.port_a_data_out_clock = "clock0",
		ram_block1a_52.port_a_data_width = 1,
		ram_block1a_52.port_a_first_address = 49152,
		ram_block1a_52.port_a_first_bit_number = 4,
		ram_block1a_52.port_a_last_address = 57343,
		ram_block1a_52.port_a_logical_ram_depth = 131072,
		ram_block1a_52.port_a_logical_ram_width = 8,
		ram_block1a_52.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_52.port_b_address_clock = "clock1",
		ram_block1a_52.port_b_address_width = 11,
		ram_block1a_52.port_b_data_in_clock = "clock1",
		ram_block1a_52.port_b_data_out_clear = "none",
		ram_block1a_52.port_b_data_out_clock = "clock1",
		ram_block1a_52.port_b_data_width = 4,
		ram_block1a_52.port_b_first_address = 12288,
		ram_block1a_52.port_b_first_bit_number = 4,
		ram_block1a_52.port_b_last_address = 14335,
		ram_block1a_52.port_b_logical_ram_depth = 32768,
		ram_block1a_52.port_b_logical_ram_width = 32,
		ram_block1a_52.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_52.port_b_read_enable_clock = "clock1",
		ram_block1a_52.port_b_write_enable_clock = "clock1",
		ram_block1a_52.power_up_uninitialized = "true",
		ram_block1a_52.ram_block_type = "AUTO",
		ram_block1a_52.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_53
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[6]),
	.ena1(wire_rden_decode_b_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_53portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[6]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[29], data_b[21], data_b[13], data_b[5]}),
	.portbdataout(wire_ram_block1a_53portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[6])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_53.clk0_core_clock_enable = "ena0",
		ram_block1a_53.clk0_input_clock_enable = "none",
		ram_block1a_53.clk0_output_clock_enable = "none",
		ram_block1a_53.clk1_core_clock_enable = "ena1",
		ram_block1a_53.clk1_input_clock_enable = "none",
		ram_block1a_53.clk1_output_clock_enable = "none",
		ram_block1a_53.connectivity_checking = "OFF",
		ram_block1a_53.data_interleave_offset_in_bits = 8,
		ram_block1a_53.data_interleave_width_in_bits = 1,
		ram_block1a_53.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_53.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_53.operation_mode = "bidir_dual_port",
		ram_block1a_53.port_a_address_width = 13,
		ram_block1a_53.port_a_data_out_clear = "none",
		ram_block1a_53.port_a_data_out_clock = "clock0",
		ram_block1a_53.port_a_data_width = 1,
		ram_block1a_53.port_a_first_address = 49152,
		ram_block1a_53.port_a_first_bit_number = 5,
		ram_block1a_53.port_a_last_address = 57343,
		ram_block1a_53.port_a_logical_ram_depth = 131072,
		ram_block1a_53.port_a_logical_ram_width = 8,
		ram_block1a_53.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_53.port_b_address_clock = "clock1",
		ram_block1a_53.port_b_address_width = 11,
		ram_block1a_53.port_b_data_in_clock = "clock1",
		ram_block1a_53.port_b_data_out_clear = "none",
		ram_block1a_53.port_b_data_out_clock = "clock1",
		ram_block1a_53.port_b_data_width = 4,
		ram_block1a_53.port_b_first_address = 12288,
		ram_block1a_53.port_b_first_bit_number = 5,
		ram_block1a_53.port_b_last_address = 14335,
		ram_block1a_53.port_b_logical_ram_depth = 32768,
		ram_block1a_53.port_b_logical_ram_width = 32,
		ram_block1a_53.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_53.port_b_read_enable_clock = "clock1",
		ram_block1a_53.port_b_write_enable_clock = "clock1",
		ram_block1a_53.power_up_uninitialized = "true",
		ram_block1a_53.ram_block_type = "AUTO",
		ram_block1a_53.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_54
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[6]),
	.ena1(wire_rden_decode_b_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_54portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[6]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[30], data_b[22], data_b[14], data_b[6]}),
	.portbdataout(wire_ram_block1a_54portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[6])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_54.clk0_core_clock_enable = "ena0",
		ram_block1a_54.clk0_input_clock_enable = "none",
		ram_block1a_54.clk0_output_clock_enable = "none",
		ram_block1a_54.clk1_core_clock_enable = "ena1",
		ram_block1a_54.clk1_input_clock_enable = "none",
		ram_block1a_54.clk1_output_clock_enable = "none",
		ram_block1a_54.connectivity_checking = "OFF",
		ram_block1a_54.data_interleave_offset_in_bits = 8,
		ram_block1a_54.data_interleave_width_in_bits = 1,
		ram_block1a_54.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_54.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_54.operation_mode = "bidir_dual_port",
		ram_block1a_54.port_a_address_width = 13,
		ram_block1a_54.port_a_data_out_clear = "none",
		ram_block1a_54.port_a_data_out_clock = "clock0",
		ram_block1a_54.port_a_data_width = 1,
		ram_block1a_54.port_a_first_address = 49152,
		ram_block1a_54.port_a_first_bit_number = 6,
		ram_block1a_54.port_a_last_address = 57343,
		ram_block1a_54.port_a_logical_ram_depth = 131072,
		ram_block1a_54.port_a_logical_ram_width = 8,
		ram_block1a_54.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_54.port_b_address_clock = "clock1",
		ram_block1a_54.port_b_address_width = 11,
		ram_block1a_54.port_b_data_in_clock = "clock1",
		ram_block1a_54.port_b_data_out_clear = "none",
		ram_block1a_54.port_b_data_out_clock = "clock1",
		ram_block1a_54.port_b_data_width = 4,
		ram_block1a_54.port_b_first_address = 12288,
		ram_block1a_54.port_b_first_bit_number = 6,
		ram_block1a_54.port_b_last_address = 14335,
		ram_block1a_54.port_b_logical_ram_depth = 32768,
		ram_block1a_54.port_b_logical_ram_width = 32,
		ram_block1a_54.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_54.port_b_read_enable_clock = "clock1",
		ram_block1a_54.port_b_write_enable_clock = "clock1",
		ram_block1a_54.power_up_uninitialized = "true",
		ram_block1a_54.ram_block_type = "AUTO",
		ram_block1a_54.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_55
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[6]),
	.ena1(wire_rden_decode_b_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_55portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[6]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[31], data_b[23], data_b[15], data_b[7]}),
	.portbdataout(wire_ram_block1a_55portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[6])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_55.clk0_core_clock_enable = "ena0",
		ram_block1a_55.clk0_input_clock_enable = "none",
		ram_block1a_55.clk0_output_clock_enable = "none",
		ram_block1a_55.clk1_core_clock_enable = "ena1",
		ram_block1a_55.clk1_input_clock_enable = "none",
		ram_block1a_55.clk1_output_clock_enable = "none",
		ram_block1a_55.connectivity_checking = "OFF",
		ram_block1a_55.data_interleave_offset_in_bits = 8,
		ram_block1a_55.data_interleave_width_in_bits = 1,
		ram_block1a_55.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_55.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_55.operation_mode = "bidir_dual_port",
		ram_block1a_55.port_a_address_width = 13,
		ram_block1a_55.port_a_data_out_clear = "none",
		ram_block1a_55.port_a_data_out_clock = "clock0",
		ram_block1a_55.port_a_data_width = 1,
		ram_block1a_55.port_a_first_address = 49152,
		ram_block1a_55.port_a_first_bit_number = 7,
		ram_block1a_55.port_a_last_address = 57343,
		ram_block1a_55.port_a_logical_ram_depth = 131072,
		ram_block1a_55.port_a_logical_ram_width = 8,
		ram_block1a_55.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_55.port_b_address_clock = "clock1",
		ram_block1a_55.port_b_address_width = 11,
		ram_block1a_55.port_b_data_in_clock = "clock1",
		ram_block1a_55.port_b_data_out_clear = "none",
		ram_block1a_55.port_b_data_out_clock = "clock1",
		ram_block1a_55.port_b_data_width = 4,
		ram_block1a_55.port_b_first_address = 12288,
		ram_block1a_55.port_b_first_bit_number = 7,
		ram_block1a_55.port_b_last_address = 14335,
		ram_block1a_55.port_b_logical_ram_depth = 32768,
		ram_block1a_55.port_b_logical_ram_width = 32,
		ram_block1a_55.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_55.port_b_read_enable_clock = "clock1",
		ram_block1a_55.port_b_write_enable_clock = "clock1",
		ram_block1a_55.power_up_uninitialized = "true",
		ram_block1a_55.ram_block_type = "AUTO",
		ram_block1a_55.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_56
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[7]),
	.ena1(wire_rden_decode_b_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_56portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[7]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[24], data_b[16], data_b[8], data_b[0]}),
	.portbdataout(wire_ram_block1a_56portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[7])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_56.clk0_core_clock_enable = "ena0",
		ram_block1a_56.clk0_input_clock_enable = "none",
		ram_block1a_56.clk0_output_clock_enable = "none",
		ram_block1a_56.clk1_core_clock_enable = "ena1",
		ram_block1a_56.clk1_input_clock_enable = "none",
		ram_block1a_56.clk1_output_clock_enable = "none",
		ram_block1a_56.connectivity_checking = "OFF",
		ram_block1a_56.data_interleave_offset_in_bits = 8,
		ram_block1a_56.data_interleave_width_in_bits = 1,
		ram_block1a_56.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_56.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_56.operation_mode = "bidir_dual_port",
		ram_block1a_56.port_a_address_width = 13,
		ram_block1a_56.port_a_data_out_clear = "none",
		ram_block1a_56.port_a_data_out_clock = "clock0",
		ram_block1a_56.port_a_data_width = 1,
		ram_block1a_56.port_a_first_address = 57344,
		ram_block1a_56.port_a_first_bit_number = 0,
		ram_block1a_56.port_a_last_address = 65535,
		ram_block1a_56.port_a_logical_ram_depth = 131072,
		ram_block1a_56.port_a_logical_ram_width = 8,
		ram_block1a_56.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_56.port_b_address_clock = "clock1",
		ram_block1a_56.port_b_address_width = 11,
		ram_block1a_56.port_b_data_in_clock = "clock1",
		ram_block1a_56.port_b_data_out_clear = "none",
		ram_block1a_56.port_b_data_out_clock = "clock1",
		ram_block1a_56.port_b_data_width = 4,
		ram_block1a_56.port_b_first_address = 14336,
		ram_block1a_56.port_b_first_bit_number = 0,
		ram_block1a_56.port_b_last_address = 16383,
		ram_block1a_56.port_b_logical_ram_depth = 32768,
		ram_block1a_56.port_b_logical_ram_width = 32,
		ram_block1a_56.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_56.port_b_read_enable_clock = "clock1",
		ram_block1a_56.port_b_write_enable_clock = "clock1",
		ram_block1a_56.power_up_uninitialized = "true",
		ram_block1a_56.ram_block_type = "AUTO",
		ram_block1a_56.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_57
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[7]),
	.ena1(wire_rden_decode_b_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_57portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[7]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[25], data_b[17], data_b[9], data_b[1]}),
	.portbdataout(wire_ram_block1a_57portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[7])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_57.clk0_core_clock_enable = "ena0",
		ram_block1a_57.clk0_input_clock_enable = "none",
		ram_block1a_57.clk0_output_clock_enable = "none",
		ram_block1a_57.clk1_core_clock_enable = "ena1",
		ram_block1a_57.clk1_input_clock_enable = "none",
		ram_block1a_57.clk1_output_clock_enable = "none",
		ram_block1a_57.connectivity_checking = "OFF",
		ram_block1a_57.data_interleave_offset_in_bits = 8,
		ram_block1a_57.data_interleave_width_in_bits = 1,
		ram_block1a_57.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_57.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_57.operation_mode = "bidir_dual_port",
		ram_block1a_57.port_a_address_width = 13,
		ram_block1a_57.port_a_data_out_clear = "none",
		ram_block1a_57.port_a_data_out_clock = "clock0",
		ram_block1a_57.port_a_data_width = 1,
		ram_block1a_57.port_a_first_address = 57344,
		ram_block1a_57.port_a_first_bit_number = 1,
		ram_block1a_57.port_a_last_address = 65535,
		ram_block1a_57.port_a_logical_ram_depth = 131072,
		ram_block1a_57.port_a_logical_ram_width = 8,
		ram_block1a_57.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_57.port_b_address_clock = "clock1",
		ram_block1a_57.port_b_address_width = 11,
		ram_block1a_57.port_b_data_in_clock = "clock1",
		ram_block1a_57.port_b_data_out_clear = "none",
		ram_block1a_57.port_b_data_out_clock = "clock1",
		ram_block1a_57.port_b_data_width = 4,
		ram_block1a_57.port_b_first_address = 14336,
		ram_block1a_57.port_b_first_bit_number = 1,
		ram_block1a_57.port_b_last_address = 16383,
		ram_block1a_57.port_b_logical_ram_depth = 32768,
		ram_block1a_57.port_b_logical_ram_width = 32,
		ram_block1a_57.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_57.port_b_read_enable_clock = "clock1",
		ram_block1a_57.port_b_write_enable_clock = "clock1",
		ram_block1a_57.power_up_uninitialized = "true",
		ram_block1a_57.ram_block_type = "AUTO",
		ram_block1a_57.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_58
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[7]),
	.ena1(wire_rden_decode_b_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_58portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[7]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[26], data_b[18], data_b[10], data_b[2]}),
	.portbdataout(wire_ram_block1a_58portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[7])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_58.clk0_core_clock_enable = "ena0",
		ram_block1a_58.clk0_input_clock_enable = "none",
		ram_block1a_58.clk0_output_clock_enable = "none",
		ram_block1a_58.clk1_core_clock_enable = "ena1",
		ram_block1a_58.clk1_input_clock_enable = "none",
		ram_block1a_58.clk1_output_clock_enable = "none",
		ram_block1a_58.connectivity_checking = "OFF",
		ram_block1a_58.data_interleave_offset_in_bits = 8,
		ram_block1a_58.data_interleave_width_in_bits = 1,
		ram_block1a_58.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_58.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_58.operation_mode = "bidir_dual_port",
		ram_block1a_58.port_a_address_width = 13,
		ram_block1a_58.port_a_data_out_clear = "none",
		ram_block1a_58.port_a_data_out_clock = "clock0",
		ram_block1a_58.port_a_data_width = 1,
		ram_block1a_58.port_a_first_address = 57344,
		ram_block1a_58.port_a_first_bit_number = 2,
		ram_block1a_58.port_a_last_address = 65535,
		ram_block1a_58.port_a_logical_ram_depth = 131072,
		ram_block1a_58.port_a_logical_ram_width = 8,
		ram_block1a_58.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_58.port_b_address_clock = "clock1",
		ram_block1a_58.port_b_address_width = 11,
		ram_block1a_58.port_b_data_in_clock = "clock1",
		ram_block1a_58.port_b_data_out_clear = "none",
		ram_block1a_58.port_b_data_out_clock = "clock1",
		ram_block1a_58.port_b_data_width = 4,
		ram_block1a_58.port_b_first_address = 14336,
		ram_block1a_58.port_b_first_bit_number = 2,
		ram_block1a_58.port_b_last_address = 16383,
		ram_block1a_58.port_b_logical_ram_depth = 32768,
		ram_block1a_58.port_b_logical_ram_width = 32,
		ram_block1a_58.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_58.port_b_read_enable_clock = "clock1",
		ram_block1a_58.port_b_write_enable_clock = "clock1",
		ram_block1a_58.power_up_uninitialized = "true",
		ram_block1a_58.ram_block_type = "AUTO",
		ram_block1a_58.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_59
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[7]),
	.ena1(wire_rden_decode_b_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_59portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[7]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[27], data_b[19], data_b[11], data_b[3]}),
	.portbdataout(wire_ram_block1a_59portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[7])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_59.clk0_core_clock_enable = "ena0",
		ram_block1a_59.clk0_input_clock_enable = "none",
		ram_block1a_59.clk0_output_clock_enable = "none",
		ram_block1a_59.clk1_core_clock_enable = "ena1",
		ram_block1a_59.clk1_input_clock_enable = "none",
		ram_block1a_59.clk1_output_clock_enable = "none",
		ram_block1a_59.connectivity_checking = "OFF",
		ram_block1a_59.data_interleave_offset_in_bits = 8,
		ram_block1a_59.data_interleave_width_in_bits = 1,
		ram_block1a_59.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_59.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_59.operation_mode = "bidir_dual_port",
		ram_block1a_59.port_a_address_width = 13,
		ram_block1a_59.port_a_data_out_clear = "none",
		ram_block1a_59.port_a_data_out_clock = "clock0",
		ram_block1a_59.port_a_data_width = 1,
		ram_block1a_59.port_a_first_address = 57344,
		ram_block1a_59.port_a_first_bit_number = 3,
		ram_block1a_59.port_a_last_address = 65535,
		ram_block1a_59.port_a_logical_ram_depth = 131072,
		ram_block1a_59.port_a_logical_ram_width = 8,
		ram_block1a_59.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_59.port_b_address_clock = "clock1",
		ram_block1a_59.port_b_address_width = 11,
		ram_block1a_59.port_b_data_in_clock = "clock1",
		ram_block1a_59.port_b_data_out_clear = "none",
		ram_block1a_59.port_b_data_out_clock = "clock1",
		ram_block1a_59.port_b_data_width = 4,
		ram_block1a_59.port_b_first_address = 14336,
		ram_block1a_59.port_b_first_bit_number = 3,
		ram_block1a_59.port_b_last_address = 16383,
		ram_block1a_59.port_b_logical_ram_depth = 32768,
		ram_block1a_59.port_b_logical_ram_width = 32,
		ram_block1a_59.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_59.port_b_read_enable_clock = "clock1",
		ram_block1a_59.port_b_write_enable_clock = "clock1",
		ram_block1a_59.power_up_uninitialized = "true",
		ram_block1a_59.ram_block_type = "AUTO",
		ram_block1a_59.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_60
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[7]),
	.ena1(wire_rden_decode_b_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_60portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[7]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[28], data_b[20], data_b[12], data_b[4]}),
	.portbdataout(wire_ram_block1a_60portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[7])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_60.clk0_core_clock_enable = "ena0",
		ram_block1a_60.clk0_input_clock_enable = "none",
		ram_block1a_60.clk0_output_clock_enable = "none",
		ram_block1a_60.clk1_core_clock_enable = "ena1",
		ram_block1a_60.clk1_input_clock_enable = "none",
		ram_block1a_60.clk1_output_clock_enable = "none",
		ram_block1a_60.connectivity_checking = "OFF",
		ram_block1a_60.data_interleave_offset_in_bits = 8,
		ram_block1a_60.data_interleave_width_in_bits = 1,
		ram_block1a_60.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_60.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_60.operation_mode = "bidir_dual_port",
		ram_block1a_60.port_a_address_width = 13,
		ram_block1a_60.port_a_data_out_clear = "none",
		ram_block1a_60.port_a_data_out_clock = "clock0",
		ram_block1a_60.port_a_data_width = 1,
		ram_block1a_60.port_a_first_address = 57344,
		ram_block1a_60.port_a_first_bit_number = 4,
		ram_block1a_60.port_a_last_address = 65535,
		ram_block1a_60.port_a_logical_ram_depth = 131072,
		ram_block1a_60.port_a_logical_ram_width = 8,
		ram_block1a_60.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_60.port_b_address_clock = "clock1",
		ram_block1a_60.port_b_address_width = 11,
		ram_block1a_60.port_b_data_in_clock = "clock1",
		ram_block1a_60.port_b_data_out_clear = "none",
		ram_block1a_60.port_b_data_out_clock = "clock1",
		ram_block1a_60.port_b_data_width = 4,
		ram_block1a_60.port_b_first_address = 14336,
		ram_block1a_60.port_b_first_bit_number = 4,
		ram_block1a_60.port_b_last_address = 16383,
		ram_block1a_60.port_b_logical_ram_depth = 32768,
		ram_block1a_60.port_b_logical_ram_width = 32,
		ram_block1a_60.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_60.port_b_read_enable_clock = "clock1",
		ram_block1a_60.port_b_write_enable_clock = "clock1",
		ram_block1a_60.power_up_uninitialized = "true",
		ram_block1a_60.ram_block_type = "AUTO",
		ram_block1a_60.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_61
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[7]),
	.ena1(wire_rden_decode_b_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_61portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[7]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[29], data_b[21], data_b[13], data_b[5]}),
	.portbdataout(wire_ram_block1a_61portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[7])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_61.clk0_core_clock_enable = "ena0",
		ram_block1a_61.clk0_input_clock_enable = "none",
		ram_block1a_61.clk0_output_clock_enable = "none",
		ram_block1a_61.clk1_core_clock_enable = "ena1",
		ram_block1a_61.clk1_input_clock_enable = "none",
		ram_block1a_61.clk1_output_clock_enable = "none",
		ram_block1a_61.connectivity_checking = "OFF",
		ram_block1a_61.data_interleave_offset_in_bits = 8,
		ram_block1a_61.data_interleave_width_in_bits = 1,
		ram_block1a_61.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_61.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_61.operation_mode = "bidir_dual_port",
		ram_block1a_61.port_a_address_width = 13,
		ram_block1a_61.port_a_data_out_clear = "none",
		ram_block1a_61.port_a_data_out_clock = "clock0",
		ram_block1a_61.port_a_data_width = 1,
		ram_block1a_61.port_a_first_address = 57344,
		ram_block1a_61.port_a_first_bit_number = 5,
		ram_block1a_61.port_a_last_address = 65535,
		ram_block1a_61.port_a_logical_ram_depth = 131072,
		ram_block1a_61.port_a_logical_ram_width = 8,
		ram_block1a_61.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_61.port_b_address_clock = "clock1",
		ram_block1a_61.port_b_address_width = 11,
		ram_block1a_61.port_b_data_in_clock = "clock1",
		ram_block1a_61.port_b_data_out_clear = "none",
		ram_block1a_61.port_b_data_out_clock = "clock1",
		ram_block1a_61.port_b_data_width = 4,
		ram_block1a_61.port_b_first_address = 14336,
		ram_block1a_61.port_b_first_bit_number = 5,
		ram_block1a_61.port_b_last_address = 16383,
		ram_block1a_61.port_b_logical_ram_depth = 32768,
		ram_block1a_61.port_b_logical_ram_width = 32,
		ram_block1a_61.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_61.port_b_read_enable_clock = "clock1",
		ram_block1a_61.port_b_write_enable_clock = "clock1",
		ram_block1a_61.power_up_uninitialized = "true",
		ram_block1a_61.ram_block_type = "AUTO",
		ram_block1a_61.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_62
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[7]),
	.ena1(wire_rden_decode_b_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_62portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[7]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[30], data_b[22], data_b[14], data_b[6]}),
	.portbdataout(wire_ram_block1a_62portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[7])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_62.clk0_core_clock_enable = "ena0",
		ram_block1a_62.clk0_input_clock_enable = "none",
		ram_block1a_62.clk0_output_clock_enable = "none",
		ram_block1a_62.clk1_core_clock_enable = "ena1",
		ram_block1a_62.clk1_input_clock_enable = "none",
		ram_block1a_62.clk1_output_clock_enable = "none",
		ram_block1a_62.connectivity_checking = "OFF",
		ram_block1a_62.data_interleave_offset_in_bits = 8,
		ram_block1a_62.data_interleave_width_in_bits = 1,
		ram_block1a_62.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_62.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_62.operation_mode = "bidir_dual_port",
		ram_block1a_62.port_a_address_width = 13,
		ram_block1a_62.port_a_data_out_clear = "none",
		ram_block1a_62.port_a_data_out_clock = "clock0",
		ram_block1a_62.port_a_data_width = 1,
		ram_block1a_62.port_a_first_address = 57344,
		ram_block1a_62.port_a_first_bit_number = 6,
		ram_block1a_62.port_a_last_address = 65535,
		ram_block1a_62.port_a_logical_ram_depth = 131072,
		ram_block1a_62.port_a_logical_ram_width = 8,
		ram_block1a_62.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_62.port_b_address_clock = "clock1",
		ram_block1a_62.port_b_address_width = 11,
		ram_block1a_62.port_b_data_in_clock = "clock1",
		ram_block1a_62.port_b_data_out_clear = "none",
		ram_block1a_62.port_b_data_out_clock = "clock1",
		ram_block1a_62.port_b_data_width = 4,
		ram_block1a_62.port_b_first_address = 14336,
		ram_block1a_62.port_b_first_bit_number = 6,
		ram_block1a_62.port_b_last_address = 16383,
		ram_block1a_62.port_b_logical_ram_depth = 32768,
		ram_block1a_62.port_b_logical_ram_width = 32,
		ram_block1a_62.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_62.port_b_read_enable_clock = "clock1",
		ram_block1a_62.port_b_write_enable_clock = "clock1",
		ram_block1a_62.power_up_uninitialized = "true",
		ram_block1a_62.ram_block_type = "AUTO",
		ram_block1a_62.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_63
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[7]),
	.ena1(wire_rden_decode_b_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_63portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[7]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[31], data_b[23], data_b[15], data_b[7]}),
	.portbdataout(wire_ram_block1a_63portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[7])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_63.clk0_core_clock_enable = "ena0",
		ram_block1a_63.clk0_input_clock_enable = "none",
		ram_block1a_63.clk0_output_clock_enable = "none",
		ram_block1a_63.clk1_core_clock_enable = "ena1",
		ram_block1a_63.clk1_input_clock_enable = "none",
		ram_block1a_63.clk1_output_clock_enable = "none",
		ram_block1a_63.connectivity_checking = "OFF",
		ram_block1a_63.data_interleave_offset_in_bits = 8,
		ram_block1a_63.data_interleave_width_in_bits = 1,
		ram_block1a_63.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_63.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_63.operation_mode = "bidir_dual_port",
		ram_block1a_63.port_a_address_width = 13,
		ram_block1a_63.port_a_data_out_clear = "none",
		ram_block1a_63.port_a_data_out_clock = "clock0",
		ram_block1a_63.port_a_data_width = 1,
		ram_block1a_63.port_a_first_address = 57344,
		ram_block1a_63.port_a_first_bit_number = 7,
		ram_block1a_63.port_a_last_address = 65535,
		ram_block1a_63.port_a_logical_ram_depth = 131072,
		ram_block1a_63.port_a_logical_ram_width = 8,
		ram_block1a_63.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_63.port_b_address_clock = "clock1",
		ram_block1a_63.port_b_address_width = 11,
		ram_block1a_63.port_b_data_in_clock = "clock1",
		ram_block1a_63.port_b_data_out_clear = "none",
		ram_block1a_63.port_b_data_out_clock = "clock1",
		ram_block1a_63.port_b_data_width = 4,
		ram_block1a_63.port_b_first_address = 14336,
		ram_block1a_63.port_b_first_bit_number = 7,
		ram_block1a_63.port_b_last_address = 16383,
		ram_block1a_63.port_b_logical_ram_depth = 32768,
		ram_block1a_63.port_b_logical_ram_width = 32,
		ram_block1a_63.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_63.port_b_read_enable_clock = "clock1",
		ram_block1a_63.port_b_write_enable_clock = "clock1",
		ram_block1a_63.power_up_uninitialized = "true",
		ram_block1a_63.ram_block_type = "AUTO",
		ram_block1a_63.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_64
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[8]),
	.ena1(wire_rden_decode_b_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_64portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[8]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[24], data_b[16], data_b[8], data_b[0]}),
	.portbdataout(wire_ram_block1a_64portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[8])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_64.clk0_core_clock_enable = "ena0",
		ram_block1a_64.clk0_input_clock_enable = "none",
		ram_block1a_64.clk0_output_clock_enable = "none",
		ram_block1a_64.clk1_core_clock_enable = "ena1",
		ram_block1a_64.clk1_input_clock_enable = "none",
		ram_block1a_64.clk1_output_clock_enable = "none",
		ram_block1a_64.connectivity_checking = "OFF",
		ram_block1a_64.data_interleave_offset_in_bits = 8,
		ram_block1a_64.data_interleave_width_in_bits = 1,
		ram_block1a_64.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_64.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_64.operation_mode = "bidir_dual_port",
		ram_block1a_64.port_a_address_width = 13,
		ram_block1a_64.port_a_data_out_clear = "none",
		ram_block1a_64.port_a_data_out_clock = "clock0",
		ram_block1a_64.port_a_data_width = 1,
		ram_block1a_64.port_a_first_address = 65536,
		ram_block1a_64.port_a_first_bit_number = 0,
		ram_block1a_64.port_a_last_address = 73727,
		ram_block1a_64.port_a_logical_ram_depth = 131072,
		ram_block1a_64.port_a_logical_ram_width = 8,
		ram_block1a_64.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_64.port_b_address_clock = "clock1",
		ram_block1a_64.port_b_address_width = 11,
		ram_block1a_64.port_b_data_in_clock = "clock1",
		ram_block1a_64.port_b_data_out_clear = "none",
		ram_block1a_64.port_b_data_out_clock = "clock1",
		ram_block1a_64.port_b_data_width = 4,
		ram_block1a_64.port_b_first_address = 16384,
		ram_block1a_64.port_b_first_bit_number = 0,
		ram_block1a_64.port_b_last_address = 18431,
		ram_block1a_64.port_b_logical_ram_depth = 32768,
		ram_block1a_64.port_b_logical_ram_width = 32,
		ram_block1a_64.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_64.port_b_read_enable_clock = "clock1",
		ram_block1a_64.port_b_write_enable_clock = "clock1",
		ram_block1a_64.power_up_uninitialized = "true",
		ram_block1a_64.ram_block_type = "AUTO",
		ram_block1a_64.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_65
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[8]),
	.ena1(wire_rden_decode_b_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_65portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[8]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[25], data_b[17], data_b[9], data_b[1]}),
	.portbdataout(wire_ram_block1a_65portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[8])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_65.clk0_core_clock_enable = "ena0",
		ram_block1a_65.clk0_input_clock_enable = "none",
		ram_block1a_65.clk0_output_clock_enable = "none",
		ram_block1a_65.clk1_core_clock_enable = "ena1",
		ram_block1a_65.clk1_input_clock_enable = "none",
		ram_block1a_65.clk1_output_clock_enable = "none",
		ram_block1a_65.connectivity_checking = "OFF",
		ram_block1a_65.data_interleave_offset_in_bits = 8,
		ram_block1a_65.data_interleave_width_in_bits = 1,
		ram_block1a_65.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_65.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_65.operation_mode = "bidir_dual_port",
		ram_block1a_65.port_a_address_width = 13,
		ram_block1a_65.port_a_data_out_clear = "none",
		ram_block1a_65.port_a_data_out_clock = "clock0",
		ram_block1a_65.port_a_data_width = 1,
		ram_block1a_65.port_a_first_address = 65536,
		ram_block1a_65.port_a_first_bit_number = 1,
		ram_block1a_65.port_a_last_address = 73727,
		ram_block1a_65.port_a_logical_ram_depth = 131072,
		ram_block1a_65.port_a_logical_ram_width = 8,
		ram_block1a_65.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_65.port_b_address_clock = "clock1",
		ram_block1a_65.port_b_address_width = 11,
		ram_block1a_65.port_b_data_in_clock = "clock1",
		ram_block1a_65.port_b_data_out_clear = "none",
		ram_block1a_65.port_b_data_out_clock = "clock1",
		ram_block1a_65.port_b_data_width = 4,
		ram_block1a_65.port_b_first_address = 16384,
		ram_block1a_65.port_b_first_bit_number = 1,
		ram_block1a_65.port_b_last_address = 18431,
		ram_block1a_65.port_b_logical_ram_depth = 32768,
		ram_block1a_65.port_b_logical_ram_width = 32,
		ram_block1a_65.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_65.port_b_read_enable_clock = "clock1",
		ram_block1a_65.port_b_write_enable_clock = "clock1",
		ram_block1a_65.power_up_uninitialized = "true",
		ram_block1a_65.ram_block_type = "AUTO",
		ram_block1a_65.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_66
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[8]),
	.ena1(wire_rden_decode_b_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_66portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[8]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[26], data_b[18], data_b[10], data_b[2]}),
	.portbdataout(wire_ram_block1a_66portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[8])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_66.clk0_core_clock_enable = "ena0",
		ram_block1a_66.clk0_input_clock_enable = "none",
		ram_block1a_66.clk0_output_clock_enable = "none",
		ram_block1a_66.clk1_core_clock_enable = "ena1",
		ram_block1a_66.clk1_input_clock_enable = "none",
		ram_block1a_66.clk1_output_clock_enable = "none",
		ram_block1a_66.connectivity_checking = "OFF",
		ram_block1a_66.data_interleave_offset_in_bits = 8,
		ram_block1a_66.data_interleave_width_in_bits = 1,
		ram_block1a_66.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_66.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_66.operation_mode = "bidir_dual_port",
		ram_block1a_66.port_a_address_width = 13,
		ram_block1a_66.port_a_data_out_clear = "none",
		ram_block1a_66.port_a_data_out_clock = "clock0",
		ram_block1a_66.port_a_data_width = 1,
		ram_block1a_66.port_a_first_address = 65536,
		ram_block1a_66.port_a_first_bit_number = 2,
		ram_block1a_66.port_a_last_address = 73727,
		ram_block1a_66.port_a_logical_ram_depth = 131072,
		ram_block1a_66.port_a_logical_ram_width = 8,
		ram_block1a_66.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_66.port_b_address_clock = "clock1",
		ram_block1a_66.port_b_address_width = 11,
		ram_block1a_66.port_b_data_in_clock = "clock1",
		ram_block1a_66.port_b_data_out_clear = "none",
		ram_block1a_66.port_b_data_out_clock = "clock1",
		ram_block1a_66.port_b_data_width = 4,
		ram_block1a_66.port_b_first_address = 16384,
		ram_block1a_66.port_b_first_bit_number = 2,
		ram_block1a_66.port_b_last_address = 18431,
		ram_block1a_66.port_b_logical_ram_depth = 32768,
		ram_block1a_66.port_b_logical_ram_width = 32,
		ram_block1a_66.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_66.port_b_read_enable_clock = "clock1",
		ram_block1a_66.port_b_write_enable_clock = "clock1",
		ram_block1a_66.power_up_uninitialized = "true",
		ram_block1a_66.ram_block_type = "AUTO",
		ram_block1a_66.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_67
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[8]),
	.ena1(wire_rden_decode_b_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_67portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[8]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[27], data_b[19], data_b[11], data_b[3]}),
	.portbdataout(wire_ram_block1a_67portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[8])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_67.clk0_core_clock_enable = "ena0",
		ram_block1a_67.clk0_input_clock_enable = "none",
		ram_block1a_67.clk0_output_clock_enable = "none",
		ram_block1a_67.clk1_core_clock_enable = "ena1",
		ram_block1a_67.clk1_input_clock_enable = "none",
		ram_block1a_67.clk1_output_clock_enable = "none",
		ram_block1a_67.connectivity_checking = "OFF",
		ram_block1a_67.data_interleave_offset_in_bits = 8,
		ram_block1a_67.data_interleave_width_in_bits = 1,
		ram_block1a_67.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_67.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_67.operation_mode = "bidir_dual_port",
		ram_block1a_67.port_a_address_width = 13,
		ram_block1a_67.port_a_data_out_clear = "none",
		ram_block1a_67.port_a_data_out_clock = "clock0",
		ram_block1a_67.port_a_data_width = 1,
		ram_block1a_67.port_a_first_address = 65536,
		ram_block1a_67.port_a_first_bit_number = 3,
		ram_block1a_67.port_a_last_address = 73727,
		ram_block1a_67.port_a_logical_ram_depth = 131072,
		ram_block1a_67.port_a_logical_ram_width = 8,
		ram_block1a_67.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_67.port_b_address_clock = "clock1",
		ram_block1a_67.port_b_address_width = 11,
		ram_block1a_67.port_b_data_in_clock = "clock1",
		ram_block1a_67.port_b_data_out_clear = "none",
		ram_block1a_67.port_b_data_out_clock = "clock1",
		ram_block1a_67.port_b_data_width = 4,
		ram_block1a_67.port_b_first_address = 16384,
		ram_block1a_67.port_b_first_bit_number = 3,
		ram_block1a_67.port_b_last_address = 18431,
		ram_block1a_67.port_b_logical_ram_depth = 32768,
		ram_block1a_67.port_b_logical_ram_width = 32,
		ram_block1a_67.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_67.port_b_read_enable_clock = "clock1",
		ram_block1a_67.port_b_write_enable_clock = "clock1",
		ram_block1a_67.power_up_uninitialized = "true",
		ram_block1a_67.ram_block_type = "AUTO",
		ram_block1a_67.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_68
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[8]),
	.ena1(wire_rden_decode_b_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_68portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[8]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[28], data_b[20], data_b[12], data_b[4]}),
	.portbdataout(wire_ram_block1a_68portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[8])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_68.clk0_core_clock_enable = "ena0",
		ram_block1a_68.clk0_input_clock_enable = "none",
		ram_block1a_68.clk0_output_clock_enable = "none",
		ram_block1a_68.clk1_core_clock_enable = "ena1",
		ram_block1a_68.clk1_input_clock_enable = "none",
		ram_block1a_68.clk1_output_clock_enable = "none",
		ram_block1a_68.connectivity_checking = "OFF",
		ram_block1a_68.data_interleave_offset_in_bits = 8,
		ram_block1a_68.data_interleave_width_in_bits = 1,
		ram_block1a_68.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_68.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_68.operation_mode = "bidir_dual_port",
		ram_block1a_68.port_a_address_width = 13,
		ram_block1a_68.port_a_data_out_clear = "none",
		ram_block1a_68.port_a_data_out_clock = "clock0",
		ram_block1a_68.port_a_data_width = 1,
		ram_block1a_68.port_a_first_address = 65536,
		ram_block1a_68.port_a_first_bit_number = 4,
		ram_block1a_68.port_a_last_address = 73727,
		ram_block1a_68.port_a_logical_ram_depth = 131072,
		ram_block1a_68.port_a_logical_ram_width = 8,
		ram_block1a_68.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_68.port_b_address_clock = "clock1",
		ram_block1a_68.port_b_address_width = 11,
		ram_block1a_68.port_b_data_in_clock = "clock1",
		ram_block1a_68.port_b_data_out_clear = "none",
		ram_block1a_68.port_b_data_out_clock = "clock1",
		ram_block1a_68.port_b_data_width = 4,
		ram_block1a_68.port_b_first_address = 16384,
		ram_block1a_68.port_b_first_bit_number = 4,
		ram_block1a_68.port_b_last_address = 18431,
		ram_block1a_68.port_b_logical_ram_depth = 32768,
		ram_block1a_68.port_b_logical_ram_width = 32,
		ram_block1a_68.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_68.port_b_read_enable_clock = "clock1",
		ram_block1a_68.port_b_write_enable_clock = "clock1",
		ram_block1a_68.power_up_uninitialized = "true",
		ram_block1a_68.ram_block_type = "AUTO",
		ram_block1a_68.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_69
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[8]),
	.ena1(wire_rden_decode_b_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_69portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[8]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[29], data_b[21], data_b[13], data_b[5]}),
	.portbdataout(wire_ram_block1a_69portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[8])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_69.clk0_core_clock_enable = "ena0",
		ram_block1a_69.clk0_input_clock_enable = "none",
		ram_block1a_69.clk0_output_clock_enable = "none",
		ram_block1a_69.clk1_core_clock_enable = "ena1",
		ram_block1a_69.clk1_input_clock_enable = "none",
		ram_block1a_69.clk1_output_clock_enable = "none",
		ram_block1a_69.connectivity_checking = "OFF",
		ram_block1a_69.data_interleave_offset_in_bits = 8,
		ram_block1a_69.data_interleave_width_in_bits = 1,
		ram_block1a_69.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_69.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_69.operation_mode = "bidir_dual_port",
		ram_block1a_69.port_a_address_width = 13,
		ram_block1a_69.port_a_data_out_clear = "none",
		ram_block1a_69.port_a_data_out_clock = "clock0",
		ram_block1a_69.port_a_data_width = 1,
		ram_block1a_69.port_a_first_address = 65536,
		ram_block1a_69.port_a_first_bit_number = 5,
		ram_block1a_69.port_a_last_address = 73727,
		ram_block1a_69.port_a_logical_ram_depth = 131072,
		ram_block1a_69.port_a_logical_ram_width = 8,
		ram_block1a_69.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_69.port_b_address_clock = "clock1",
		ram_block1a_69.port_b_address_width = 11,
		ram_block1a_69.port_b_data_in_clock = "clock1",
		ram_block1a_69.port_b_data_out_clear = "none",
		ram_block1a_69.port_b_data_out_clock = "clock1",
		ram_block1a_69.port_b_data_width = 4,
		ram_block1a_69.port_b_first_address = 16384,
		ram_block1a_69.port_b_first_bit_number = 5,
		ram_block1a_69.port_b_last_address = 18431,
		ram_block1a_69.port_b_logical_ram_depth = 32768,
		ram_block1a_69.port_b_logical_ram_width = 32,
		ram_block1a_69.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_69.port_b_read_enable_clock = "clock1",
		ram_block1a_69.port_b_write_enable_clock = "clock1",
		ram_block1a_69.power_up_uninitialized = "true",
		ram_block1a_69.ram_block_type = "AUTO",
		ram_block1a_69.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_70
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[8]),
	.ena1(wire_rden_decode_b_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_70portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[8]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[30], data_b[22], data_b[14], data_b[6]}),
	.portbdataout(wire_ram_block1a_70portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[8])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_70.clk0_core_clock_enable = "ena0",
		ram_block1a_70.clk0_input_clock_enable = "none",
		ram_block1a_70.clk0_output_clock_enable = "none",
		ram_block1a_70.clk1_core_clock_enable = "ena1",
		ram_block1a_70.clk1_input_clock_enable = "none",
		ram_block1a_70.clk1_output_clock_enable = "none",
		ram_block1a_70.connectivity_checking = "OFF",
		ram_block1a_70.data_interleave_offset_in_bits = 8,
		ram_block1a_70.data_interleave_width_in_bits = 1,
		ram_block1a_70.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_70.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_70.operation_mode = "bidir_dual_port",
		ram_block1a_70.port_a_address_width = 13,
		ram_block1a_70.port_a_data_out_clear = "none",
		ram_block1a_70.port_a_data_out_clock = "clock0",
		ram_block1a_70.port_a_data_width = 1,
		ram_block1a_70.port_a_first_address = 65536,
		ram_block1a_70.port_a_first_bit_number = 6,
		ram_block1a_70.port_a_last_address = 73727,
		ram_block1a_70.port_a_logical_ram_depth = 131072,
		ram_block1a_70.port_a_logical_ram_width = 8,
		ram_block1a_70.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_70.port_b_address_clock = "clock1",
		ram_block1a_70.port_b_address_width = 11,
		ram_block1a_70.port_b_data_in_clock = "clock1",
		ram_block1a_70.port_b_data_out_clear = "none",
		ram_block1a_70.port_b_data_out_clock = "clock1",
		ram_block1a_70.port_b_data_width = 4,
		ram_block1a_70.port_b_first_address = 16384,
		ram_block1a_70.port_b_first_bit_number = 6,
		ram_block1a_70.port_b_last_address = 18431,
		ram_block1a_70.port_b_logical_ram_depth = 32768,
		ram_block1a_70.port_b_logical_ram_width = 32,
		ram_block1a_70.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_70.port_b_read_enable_clock = "clock1",
		ram_block1a_70.port_b_write_enable_clock = "clock1",
		ram_block1a_70.power_up_uninitialized = "true",
		ram_block1a_70.ram_block_type = "AUTO",
		ram_block1a_70.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_71
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[8]),
	.ena1(wire_rden_decode_b_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_71portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[8]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[31], data_b[23], data_b[15], data_b[7]}),
	.portbdataout(wire_ram_block1a_71portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[8])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_71.clk0_core_clock_enable = "ena0",
		ram_block1a_71.clk0_input_clock_enable = "none",
		ram_block1a_71.clk0_output_clock_enable = "none",
		ram_block1a_71.clk1_core_clock_enable = "ena1",
		ram_block1a_71.clk1_input_clock_enable = "none",
		ram_block1a_71.clk1_output_clock_enable = "none",
		ram_block1a_71.connectivity_checking = "OFF",
		ram_block1a_71.data_interleave_offset_in_bits = 8,
		ram_block1a_71.data_interleave_width_in_bits = 1,
		ram_block1a_71.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_71.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_71.operation_mode = "bidir_dual_port",
		ram_block1a_71.port_a_address_width = 13,
		ram_block1a_71.port_a_data_out_clear = "none",
		ram_block1a_71.port_a_data_out_clock = "clock0",
		ram_block1a_71.port_a_data_width = 1,
		ram_block1a_71.port_a_first_address = 65536,
		ram_block1a_71.port_a_first_bit_number = 7,
		ram_block1a_71.port_a_last_address = 73727,
		ram_block1a_71.port_a_logical_ram_depth = 131072,
		ram_block1a_71.port_a_logical_ram_width = 8,
		ram_block1a_71.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_71.port_b_address_clock = "clock1",
		ram_block1a_71.port_b_address_width = 11,
		ram_block1a_71.port_b_data_in_clock = "clock1",
		ram_block1a_71.port_b_data_out_clear = "none",
		ram_block1a_71.port_b_data_out_clock = "clock1",
		ram_block1a_71.port_b_data_width = 4,
		ram_block1a_71.port_b_first_address = 16384,
		ram_block1a_71.port_b_first_bit_number = 7,
		ram_block1a_71.port_b_last_address = 18431,
		ram_block1a_71.port_b_logical_ram_depth = 32768,
		ram_block1a_71.port_b_logical_ram_width = 32,
		ram_block1a_71.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_71.port_b_read_enable_clock = "clock1",
		ram_block1a_71.port_b_write_enable_clock = "clock1",
		ram_block1a_71.power_up_uninitialized = "true",
		ram_block1a_71.ram_block_type = "AUTO",
		ram_block1a_71.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_72
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[9]),
	.ena1(wire_rden_decode_b_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_72portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[9]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[24], data_b[16], data_b[8], data_b[0]}),
	.portbdataout(wire_ram_block1a_72portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[9])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_72.clk0_core_clock_enable = "ena0",
		ram_block1a_72.clk0_input_clock_enable = "none",
		ram_block1a_72.clk0_output_clock_enable = "none",
		ram_block1a_72.clk1_core_clock_enable = "ena1",
		ram_block1a_72.clk1_input_clock_enable = "none",
		ram_block1a_72.clk1_output_clock_enable = "none",
		ram_block1a_72.connectivity_checking = "OFF",
		ram_block1a_72.data_interleave_offset_in_bits = 8,
		ram_block1a_72.data_interleave_width_in_bits = 1,
		ram_block1a_72.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_72.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_72.operation_mode = "bidir_dual_port",
		ram_block1a_72.port_a_address_width = 13,
		ram_block1a_72.port_a_data_out_clear = "none",
		ram_block1a_72.port_a_data_out_clock = "clock0",
		ram_block1a_72.port_a_data_width = 1,
		ram_block1a_72.port_a_first_address = 73728,
		ram_block1a_72.port_a_first_bit_number = 0,
		ram_block1a_72.port_a_last_address = 81919,
		ram_block1a_72.port_a_logical_ram_depth = 131072,
		ram_block1a_72.port_a_logical_ram_width = 8,
		ram_block1a_72.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_72.port_b_address_clock = "clock1",
		ram_block1a_72.port_b_address_width = 11,
		ram_block1a_72.port_b_data_in_clock = "clock1",
		ram_block1a_72.port_b_data_out_clear = "none",
		ram_block1a_72.port_b_data_out_clock = "clock1",
		ram_block1a_72.port_b_data_width = 4,
		ram_block1a_72.port_b_first_address = 18432,
		ram_block1a_72.port_b_first_bit_number = 0,
		ram_block1a_72.port_b_last_address = 20479,
		ram_block1a_72.port_b_logical_ram_depth = 32768,
		ram_block1a_72.port_b_logical_ram_width = 32,
		ram_block1a_72.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_72.port_b_read_enable_clock = "clock1",
		ram_block1a_72.port_b_write_enable_clock = "clock1",
		ram_block1a_72.power_up_uninitialized = "true",
		ram_block1a_72.ram_block_type = "AUTO",
		ram_block1a_72.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_73
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[9]),
	.ena1(wire_rden_decode_b_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_73portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[9]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[25], data_b[17], data_b[9], data_b[1]}),
	.portbdataout(wire_ram_block1a_73portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[9])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_73.clk0_core_clock_enable = "ena0",
		ram_block1a_73.clk0_input_clock_enable = "none",
		ram_block1a_73.clk0_output_clock_enable = "none",
		ram_block1a_73.clk1_core_clock_enable = "ena1",
		ram_block1a_73.clk1_input_clock_enable = "none",
		ram_block1a_73.clk1_output_clock_enable = "none",
		ram_block1a_73.connectivity_checking = "OFF",
		ram_block1a_73.data_interleave_offset_in_bits = 8,
		ram_block1a_73.data_interleave_width_in_bits = 1,
		ram_block1a_73.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_73.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_73.operation_mode = "bidir_dual_port",
		ram_block1a_73.port_a_address_width = 13,
		ram_block1a_73.port_a_data_out_clear = "none",
		ram_block1a_73.port_a_data_out_clock = "clock0",
		ram_block1a_73.port_a_data_width = 1,
		ram_block1a_73.port_a_first_address = 73728,
		ram_block1a_73.port_a_first_bit_number = 1,
		ram_block1a_73.port_a_last_address = 81919,
		ram_block1a_73.port_a_logical_ram_depth = 131072,
		ram_block1a_73.port_a_logical_ram_width = 8,
		ram_block1a_73.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_73.port_b_address_clock = "clock1",
		ram_block1a_73.port_b_address_width = 11,
		ram_block1a_73.port_b_data_in_clock = "clock1",
		ram_block1a_73.port_b_data_out_clear = "none",
		ram_block1a_73.port_b_data_out_clock = "clock1",
		ram_block1a_73.port_b_data_width = 4,
		ram_block1a_73.port_b_first_address = 18432,
		ram_block1a_73.port_b_first_bit_number = 1,
		ram_block1a_73.port_b_last_address = 20479,
		ram_block1a_73.port_b_logical_ram_depth = 32768,
		ram_block1a_73.port_b_logical_ram_width = 32,
		ram_block1a_73.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_73.port_b_read_enable_clock = "clock1",
		ram_block1a_73.port_b_write_enable_clock = "clock1",
		ram_block1a_73.power_up_uninitialized = "true",
		ram_block1a_73.ram_block_type = "AUTO",
		ram_block1a_73.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_74
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[9]),
	.ena1(wire_rden_decode_b_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_74portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[9]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[26], data_b[18], data_b[10], data_b[2]}),
	.portbdataout(wire_ram_block1a_74portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[9])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_74.clk0_core_clock_enable = "ena0",
		ram_block1a_74.clk0_input_clock_enable = "none",
		ram_block1a_74.clk0_output_clock_enable = "none",
		ram_block1a_74.clk1_core_clock_enable = "ena1",
		ram_block1a_74.clk1_input_clock_enable = "none",
		ram_block1a_74.clk1_output_clock_enable = "none",
		ram_block1a_74.connectivity_checking = "OFF",
		ram_block1a_74.data_interleave_offset_in_bits = 8,
		ram_block1a_74.data_interleave_width_in_bits = 1,
		ram_block1a_74.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_74.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_74.operation_mode = "bidir_dual_port",
		ram_block1a_74.port_a_address_width = 13,
		ram_block1a_74.port_a_data_out_clear = "none",
		ram_block1a_74.port_a_data_out_clock = "clock0",
		ram_block1a_74.port_a_data_width = 1,
		ram_block1a_74.port_a_first_address = 73728,
		ram_block1a_74.port_a_first_bit_number = 2,
		ram_block1a_74.port_a_last_address = 81919,
		ram_block1a_74.port_a_logical_ram_depth = 131072,
		ram_block1a_74.port_a_logical_ram_width = 8,
		ram_block1a_74.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_74.port_b_address_clock = "clock1",
		ram_block1a_74.port_b_address_width = 11,
		ram_block1a_74.port_b_data_in_clock = "clock1",
		ram_block1a_74.port_b_data_out_clear = "none",
		ram_block1a_74.port_b_data_out_clock = "clock1",
		ram_block1a_74.port_b_data_width = 4,
		ram_block1a_74.port_b_first_address = 18432,
		ram_block1a_74.port_b_first_bit_number = 2,
		ram_block1a_74.port_b_last_address = 20479,
		ram_block1a_74.port_b_logical_ram_depth = 32768,
		ram_block1a_74.port_b_logical_ram_width = 32,
		ram_block1a_74.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_74.port_b_read_enable_clock = "clock1",
		ram_block1a_74.port_b_write_enable_clock = "clock1",
		ram_block1a_74.power_up_uninitialized = "true",
		ram_block1a_74.ram_block_type = "AUTO",
		ram_block1a_74.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_75
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[9]),
	.ena1(wire_rden_decode_b_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_75portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[9]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[27], data_b[19], data_b[11], data_b[3]}),
	.portbdataout(wire_ram_block1a_75portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[9])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_75.clk0_core_clock_enable = "ena0",
		ram_block1a_75.clk0_input_clock_enable = "none",
		ram_block1a_75.clk0_output_clock_enable = "none",
		ram_block1a_75.clk1_core_clock_enable = "ena1",
		ram_block1a_75.clk1_input_clock_enable = "none",
		ram_block1a_75.clk1_output_clock_enable = "none",
		ram_block1a_75.connectivity_checking = "OFF",
		ram_block1a_75.data_interleave_offset_in_bits = 8,
		ram_block1a_75.data_interleave_width_in_bits = 1,
		ram_block1a_75.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_75.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_75.operation_mode = "bidir_dual_port",
		ram_block1a_75.port_a_address_width = 13,
		ram_block1a_75.port_a_data_out_clear = "none",
		ram_block1a_75.port_a_data_out_clock = "clock0",
		ram_block1a_75.port_a_data_width = 1,
		ram_block1a_75.port_a_first_address = 73728,
		ram_block1a_75.port_a_first_bit_number = 3,
		ram_block1a_75.port_a_last_address = 81919,
		ram_block1a_75.port_a_logical_ram_depth = 131072,
		ram_block1a_75.port_a_logical_ram_width = 8,
		ram_block1a_75.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_75.port_b_address_clock = "clock1",
		ram_block1a_75.port_b_address_width = 11,
		ram_block1a_75.port_b_data_in_clock = "clock1",
		ram_block1a_75.port_b_data_out_clear = "none",
		ram_block1a_75.port_b_data_out_clock = "clock1",
		ram_block1a_75.port_b_data_width = 4,
		ram_block1a_75.port_b_first_address = 18432,
		ram_block1a_75.port_b_first_bit_number = 3,
		ram_block1a_75.port_b_last_address = 20479,
		ram_block1a_75.port_b_logical_ram_depth = 32768,
		ram_block1a_75.port_b_logical_ram_width = 32,
		ram_block1a_75.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_75.port_b_read_enable_clock = "clock1",
		ram_block1a_75.port_b_write_enable_clock = "clock1",
		ram_block1a_75.power_up_uninitialized = "true",
		ram_block1a_75.ram_block_type = "AUTO",
		ram_block1a_75.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_76
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[9]),
	.ena1(wire_rden_decode_b_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_76portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[9]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[28], data_b[20], data_b[12], data_b[4]}),
	.portbdataout(wire_ram_block1a_76portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[9])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_76.clk0_core_clock_enable = "ena0",
		ram_block1a_76.clk0_input_clock_enable = "none",
		ram_block1a_76.clk0_output_clock_enable = "none",
		ram_block1a_76.clk1_core_clock_enable = "ena1",
		ram_block1a_76.clk1_input_clock_enable = "none",
		ram_block1a_76.clk1_output_clock_enable = "none",
		ram_block1a_76.connectivity_checking = "OFF",
		ram_block1a_76.data_interleave_offset_in_bits = 8,
		ram_block1a_76.data_interleave_width_in_bits = 1,
		ram_block1a_76.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_76.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_76.operation_mode = "bidir_dual_port",
		ram_block1a_76.port_a_address_width = 13,
		ram_block1a_76.port_a_data_out_clear = "none",
		ram_block1a_76.port_a_data_out_clock = "clock0",
		ram_block1a_76.port_a_data_width = 1,
		ram_block1a_76.port_a_first_address = 73728,
		ram_block1a_76.port_a_first_bit_number = 4,
		ram_block1a_76.port_a_last_address = 81919,
		ram_block1a_76.port_a_logical_ram_depth = 131072,
		ram_block1a_76.port_a_logical_ram_width = 8,
		ram_block1a_76.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_76.port_b_address_clock = "clock1",
		ram_block1a_76.port_b_address_width = 11,
		ram_block1a_76.port_b_data_in_clock = "clock1",
		ram_block1a_76.port_b_data_out_clear = "none",
		ram_block1a_76.port_b_data_out_clock = "clock1",
		ram_block1a_76.port_b_data_width = 4,
		ram_block1a_76.port_b_first_address = 18432,
		ram_block1a_76.port_b_first_bit_number = 4,
		ram_block1a_76.port_b_last_address = 20479,
		ram_block1a_76.port_b_logical_ram_depth = 32768,
		ram_block1a_76.port_b_logical_ram_width = 32,
		ram_block1a_76.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_76.port_b_read_enable_clock = "clock1",
		ram_block1a_76.port_b_write_enable_clock = "clock1",
		ram_block1a_76.power_up_uninitialized = "true",
		ram_block1a_76.ram_block_type = "AUTO",
		ram_block1a_76.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_77
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[9]),
	.ena1(wire_rden_decode_b_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_77portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[9]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[29], data_b[21], data_b[13], data_b[5]}),
	.portbdataout(wire_ram_block1a_77portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[9])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_77.clk0_core_clock_enable = "ena0",
		ram_block1a_77.clk0_input_clock_enable = "none",
		ram_block1a_77.clk0_output_clock_enable = "none",
		ram_block1a_77.clk1_core_clock_enable = "ena1",
		ram_block1a_77.clk1_input_clock_enable = "none",
		ram_block1a_77.clk1_output_clock_enable = "none",
		ram_block1a_77.connectivity_checking = "OFF",
		ram_block1a_77.data_interleave_offset_in_bits = 8,
		ram_block1a_77.data_interleave_width_in_bits = 1,
		ram_block1a_77.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_77.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_77.operation_mode = "bidir_dual_port",
		ram_block1a_77.port_a_address_width = 13,
		ram_block1a_77.port_a_data_out_clear = "none",
		ram_block1a_77.port_a_data_out_clock = "clock0",
		ram_block1a_77.port_a_data_width = 1,
		ram_block1a_77.port_a_first_address = 73728,
		ram_block1a_77.port_a_first_bit_number = 5,
		ram_block1a_77.port_a_last_address = 81919,
		ram_block1a_77.port_a_logical_ram_depth = 131072,
		ram_block1a_77.port_a_logical_ram_width = 8,
		ram_block1a_77.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_77.port_b_address_clock = "clock1",
		ram_block1a_77.port_b_address_width = 11,
		ram_block1a_77.port_b_data_in_clock = "clock1",
		ram_block1a_77.port_b_data_out_clear = "none",
		ram_block1a_77.port_b_data_out_clock = "clock1",
		ram_block1a_77.port_b_data_width = 4,
		ram_block1a_77.port_b_first_address = 18432,
		ram_block1a_77.port_b_first_bit_number = 5,
		ram_block1a_77.port_b_last_address = 20479,
		ram_block1a_77.port_b_logical_ram_depth = 32768,
		ram_block1a_77.port_b_logical_ram_width = 32,
		ram_block1a_77.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_77.port_b_read_enable_clock = "clock1",
		ram_block1a_77.port_b_write_enable_clock = "clock1",
		ram_block1a_77.power_up_uninitialized = "true",
		ram_block1a_77.ram_block_type = "AUTO",
		ram_block1a_77.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_78
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[9]),
	.ena1(wire_rden_decode_b_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_78portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[9]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[30], data_b[22], data_b[14], data_b[6]}),
	.portbdataout(wire_ram_block1a_78portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[9])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_78.clk0_core_clock_enable = "ena0",
		ram_block1a_78.clk0_input_clock_enable = "none",
		ram_block1a_78.clk0_output_clock_enable = "none",
		ram_block1a_78.clk1_core_clock_enable = "ena1",
		ram_block1a_78.clk1_input_clock_enable = "none",
		ram_block1a_78.clk1_output_clock_enable = "none",
		ram_block1a_78.connectivity_checking = "OFF",
		ram_block1a_78.data_interleave_offset_in_bits = 8,
		ram_block1a_78.data_interleave_width_in_bits = 1,
		ram_block1a_78.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_78.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_78.operation_mode = "bidir_dual_port",
		ram_block1a_78.port_a_address_width = 13,
		ram_block1a_78.port_a_data_out_clear = "none",
		ram_block1a_78.port_a_data_out_clock = "clock0",
		ram_block1a_78.port_a_data_width = 1,
		ram_block1a_78.port_a_first_address = 73728,
		ram_block1a_78.port_a_first_bit_number = 6,
		ram_block1a_78.port_a_last_address = 81919,
		ram_block1a_78.port_a_logical_ram_depth = 131072,
		ram_block1a_78.port_a_logical_ram_width = 8,
		ram_block1a_78.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_78.port_b_address_clock = "clock1",
		ram_block1a_78.port_b_address_width = 11,
		ram_block1a_78.port_b_data_in_clock = "clock1",
		ram_block1a_78.port_b_data_out_clear = "none",
		ram_block1a_78.port_b_data_out_clock = "clock1",
		ram_block1a_78.port_b_data_width = 4,
		ram_block1a_78.port_b_first_address = 18432,
		ram_block1a_78.port_b_first_bit_number = 6,
		ram_block1a_78.port_b_last_address = 20479,
		ram_block1a_78.port_b_logical_ram_depth = 32768,
		ram_block1a_78.port_b_logical_ram_width = 32,
		ram_block1a_78.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_78.port_b_read_enable_clock = "clock1",
		ram_block1a_78.port_b_write_enable_clock = "clock1",
		ram_block1a_78.power_up_uninitialized = "true",
		ram_block1a_78.ram_block_type = "AUTO",
		ram_block1a_78.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_79
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[9]),
	.ena1(wire_rden_decode_b_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_79portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[9]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[31], data_b[23], data_b[15], data_b[7]}),
	.portbdataout(wire_ram_block1a_79portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[9])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_79.clk0_core_clock_enable = "ena0",
		ram_block1a_79.clk0_input_clock_enable = "none",
		ram_block1a_79.clk0_output_clock_enable = "none",
		ram_block1a_79.clk1_core_clock_enable = "ena1",
		ram_block1a_79.clk1_input_clock_enable = "none",
		ram_block1a_79.clk1_output_clock_enable = "none",
		ram_block1a_79.connectivity_checking = "OFF",
		ram_block1a_79.data_interleave_offset_in_bits = 8,
		ram_block1a_79.data_interleave_width_in_bits = 1,
		ram_block1a_79.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_79.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_79.operation_mode = "bidir_dual_port",
		ram_block1a_79.port_a_address_width = 13,
		ram_block1a_79.port_a_data_out_clear = "none",
		ram_block1a_79.port_a_data_out_clock = "clock0",
		ram_block1a_79.port_a_data_width = 1,
		ram_block1a_79.port_a_first_address = 73728,
		ram_block1a_79.port_a_first_bit_number = 7,
		ram_block1a_79.port_a_last_address = 81919,
		ram_block1a_79.port_a_logical_ram_depth = 131072,
		ram_block1a_79.port_a_logical_ram_width = 8,
		ram_block1a_79.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_79.port_b_address_clock = "clock1",
		ram_block1a_79.port_b_address_width = 11,
		ram_block1a_79.port_b_data_in_clock = "clock1",
		ram_block1a_79.port_b_data_out_clear = "none",
		ram_block1a_79.port_b_data_out_clock = "clock1",
		ram_block1a_79.port_b_data_width = 4,
		ram_block1a_79.port_b_first_address = 18432,
		ram_block1a_79.port_b_first_bit_number = 7,
		ram_block1a_79.port_b_last_address = 20479,
		ram_block1a_79.port_b_logical_ram_depth = 32768,
		ram_block1a_79.port_b_logical_ram_width = 32,
		ram_block1a_79.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_79.port_b_read_enable_clock = "clock1",
		ram_block1a_79.port_b_write_enable_clock = "clock1",
		ram_block1a_79.power_up_uninitialized = "true",
		ram_block1a_79.ram_block_type = "AUTO",
		ram_block1a_79.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_80
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[10]),
	.ena1(wire_rden_decode_b_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_80portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[10]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[24], data_b[16], data_b[8], data_b[0]}),
	.portbdataout(wire_ram_block1a_80portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[10])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_80.clk0_core_clock_enable = "ena0",
		ram_block1a_80.clk0_input_clock_enable = "none",
		ram_block1a_80.clk0_output_clock_enable = "none",
		ram_block1a_80.clk1_core_clock_enable = "ena1",
		ram_block1a_80.clk1_input_clock_enable = "none",
		ram_block1a_80.clk1_output_clock_enable = "none",
		ram_block1a_80.connectivity_checking = "OFF",
		ram_block1a_80.data_interleave_offset_in_bits = 8,
		ram_block1a_80.data_interleave_width_in_bits = 1,
		ram_block1a_80.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_80.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_80.operation_mode = "bidir_dual_port",
		ram_block1a_80.port_a_address_width = 13,
		ram_block1a_80.port_a_data_out_clear = "none",
		ram_block1a_80.port_a_data_out_clock = "clock0",
		ram_block1a_80.port_a_data_width = 1,
		ram_block1a_80.port_a_first_address = 81920,
		ram_block1a_80.port_a_first_bit_number = 0,
		ram_block1a_80.port_a_last_address = 90111,
		ram_block1a_80.port_a_logical_ram_depth = 131072,
		ram_block1a_80.port_a_logical_ram_width = 8,
		ram_block1a_80.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_80.port_b_address_clock = "clock1",
		ram_block1a_80.port_b_address_width = 11,
		ram_block1a_80.port_b_data_in_clock = "clock1",
		ram_block1a_80.port_b_data_out_clear = "none",
		ram_block1a_80.port_b_data_out_clock = "clock1",
		ram_block1a_80.port_b_data_width = 4,
		ram_block1a_80.port_b_first_address = 20480,
		ram_block1a_80.port_b_first_bit_number = 0,
		ram_block1a_80.port_b_last_address = 22527,
		ram_block1a_80.port_b_logical_ram_depth = 32768,
		ram_block1a_80.port_b_logical_ram_width = 32,
		ram_block1a_80.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_80.port_b_read_enable_clock = "clock1",
		ram_block1a_80.port_b_write_enable_clock = "clock1",
		ram_block1a_80.power_up_uninitialized = "true",
		ram_block1a_80.ram_block_type = "AUTO",
		ram_block1a_80.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_81
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[10]),
	.ena1(wire_rden_decode_b_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_81portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[10]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[25], data_b[17], data_b[9], data_b[1]}),
	.portbdataout(wire_ram_block1a_81portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[10])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_81.clk0_core_clock_enable = "ena0",
		ram_block1a_81.clk0_input_clock_enable = "none",
		ram_block1a_81.clk0_output_clock_enable = "none",
		ram_block1a_81.clk1_core_clock_enable = "ena1",
		ram_block1a_81.clk1_input_clock_enable = "none",
		ram_block1a_81.clk1_output_clock_enable = "none",
		ram_block1a_81.connectivity_checking = "OFF",
		ram_block1a_81.data_interleave_offset_in_bits = 8,
		ram_block1a_81.data_interleave_width_in_bits = 1,
		ram_block1a_81.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_81.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_81.operation_mode = "bidir_dual_port",
		ram_block1a_81.port_a_address_width = 13,
		ram_block1a_81.port_a_data_out_clear = "none",
		ram_block1a_81.port_a_data_out_clock = "clock0",
		ram_block1a_81.port_a_data_width = 1,
		ram_block1a_81.port_a_first_address = 81920,
		ram_block1a_81.port_a_first_bit_number = 1,
		ram_block1a_81.port_a_last_address = 90111,
		ram_block1a_81.port_a_logical_ram_depth = 131072,
		ram_block1a_81.port_a_logical_ram_width = 8,
		ram_block1a_81.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_81.port_b_address_clock = "clock1",
		ram_block1a_81.port_b_address_width = 11,
		ram_block1a_81.port_b_data_in_clock = "clock1",
		ram_block1a_81.port_b_data_out_clear = "none",
		ram_block1a_81.port_b_data_out_clock = "clock1",
		ram_block1a_81.port_b_data_width = 4,
		ram_block1a_81.port_b_first_address = 20480,
		ram_block1a_81.port_b_first_bit_number = 1,
		ram_block1a_81.port_b_last_address = 22527,
		ram_block1a_81.port_b_logical_ram_depth = 32768,
		ram_block1a_81.port_b_logical_ram_width = 32,
		ram_block1a_81.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_81.port_b_read_enable_clock = "clock1",
		ram_block1a_81.port_b_write_enable_clock = "clock1",
		ram_block1a_81.power_up_uninitialized = "true",
		ram_block1a_81.ram_block_type = "AUTO",
		ram_block1a_81.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_82
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[10]),
	.ena1(wire_rden_decode_b_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_82portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[10]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[26], data_b[18], data_b[10], data_b[2]}),
	.portbdataout(wire_ram_block1a_82portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[10])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_82.clk0_core_clock_enable = "ena0",
		ram_block1a_82.clk0_input_clock_enable = "none",
		ram_block1a_82.clk0_output_clock_enable = "none",
		ram_block1a_82.clk1_core_clock_enable = "ena1",
		ram_block1a_82.clk1_input_clock_enable = "none",
		ram_block1a_82.clk1_output_clock_enable = "none",
		ram_block1a_82.connectivity_checking = "OFF",
		ram_block1a_82.data_interleave_offset_in_bits = 8,
		ram_block1a_82.data_interleave_width_in_bits = 1,
		ram_block1a_82.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_82.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_82.operation_mode = "bidir_dual_port",
		ram_block1a_82.port_a_address_width = 13,
		ram_block1a_82.port_a_data_out_clear = "none",
		ram_block1a_82.port_a_data_out_clock = "clock0",
		ram_block1a_82.port_a_data_width = 1,
		ram_block1a_82.port_a_first_address = 81920,
		ram_block1a_82.port_a_first_bit_number = 2,
		ram_block1a_82.port_a_last_address = 90111,
		ram_block1a_82.port_a_logical_ram_depth = 131072,
		ram_block1a_82.port_a_logical_ram_width = 8,
		ram_block1a_82.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_82.port_b_address_clock = "clock1",
		ram_block1a_82.port_b_address_width = 11,
		ram_block1a_82.port_b_data_in_clock = "clock1",
		ram_block1a_82.port_b_data_out_clear = "none",
		ram_block1a_82.port_b_data_out_clock = "clock1",
		ram_block1a_82.port_b_data_width = 4,
		ram_block1a_82.port_b_first_address = 20480,
		ram_block1a_82.port_b_first_bit_number = 2,
		ram_block1a_82.port_b_last_address = 22527,
		ram_block1a_82.port_b_logical_ram_depth = 32768,
		ram_block1a_82.port_b_logical_ram_width = 32,
		ram_block1a_82.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_82.port_b_read_enable_clock = "clock1",
		ram_block1a_82.port_b_write_enable_clock = "clock1",
		ram_block1a_82.power_up_uninitialized = "true",
		ram_block1a_82.ram_block_type = "AUTO",
		ram_block1a_82.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_83
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[10]),
	.ena1(wire_rden_decode_b_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_83portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[10]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[27], data_b[19], data_b[11], data_b[3]}),
	.portbdataout(wire_ram_block1a_83portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[10])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_83.clk0_core_clock_enable = "ena0",
		ram_block1a_83.clk0_input_clock_enable = "none",
		ram_block1a_83.clk0_output_clock_enable = "none",
		ram_block1a_83.clk1_core_clock_enable = "ena1",
		ram_block1a_83.clk1_input_clock_enable = "none",
		ram_block1a_83.clk1_output_clock_enable = "none",
		ram_block1a_83.connectivity_checking = "OFF",
		ram_block1a_83.data_interleave_offset_in_bits = 8,
		ram_block1a_83.data_interleave_width_in_bits = 1,
		ram_block1a_83.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_83.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_83.operation_mode = "bidir_dual_port",
		ram_block1a_83.port_a_address_width = 13,
		ram_block1a_83.port_a_data_out_clear = "none",
		ram_block1a_83.port_a_data_out_clock = "clock0",
		ram_block1a_83.port_a_data_width = 1,
		ram_block1a_83.port_a_first_address = 81920,
		ram_block1a_83.port_a_first_bit_number = 3,
		ram_block1a_83.port_a_last_address = 90111,
		ram_block1a_83.port_a_logical_ram_depth = 131072,
		ram_block1a_83.port_a_logical_ram_width = 8,
		ram_block1a_83.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_83.port_b_address_clock = "clock1",
		ram_block1a_83.port_b_address_width = 11,
		ram_block1a_83.port_b_data_in_clock = "clock1",
		ram_block1a_83.port_b_data_out_clear = "none",
		ram_block1a_83.port_b_data_out_clock = "clock1",
		ram_block1a_83.port_b_data_width = 4,
		ram_block1a_83.port_b_first_address = 20480,
		ram_block1a_83.port_b_first_bit_number = 3,
		ram_block1a_83.port_b_last_address = 22527,
		ram_block1a_83.port_b_logical_ram_depth = 32768,
		ram_block1a_83.port_b_logical_ram_width = 32,
		ram_block1a_83.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_83.port_b_read_enable_clock = "clock1",
		ram_block1a_83.port_b_write_enable_clock = "clock1",
		ram_block1a_83.power_up_uninitialized = "true",
		ram_block1a_83.ram_block_type = "AUTO",
		ram_block1a_83.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_84
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[10]),
	.ena1(wire_rden_decode_b_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_84portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[10]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[28], data_b[20], data_b[12], data_b[4]}),
	.portbdataout(wire_ram_block1a_84portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[10])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_84.clk0_core_clock_enable = "ena0",
		ram_block1a_84.clk0_input_clock_enable = "none",
		ram_block1a_84.clk0_output_clock_enable = "none",
		ram_block1a_84.clk1_core_clock_enable = "ena1",
		ram_block1a_84.clk1_input_clock_enable = "none",
		ram_block1a_84.clk1_output_clock_enable = "none",
		ram_block1a_84.connectivity_checking = "OFF",
		ram_block1a_84.data_interleave_offset_in_bits = 8,
		ram_block1a_84.data_interleave_width_in_bits = 1,
		ram_block1a_84.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_84.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_84.operation_mode = "bidir_dual_port",
		ram_block1a_84.port_a_address_width = 13,
		ram_block1a_84.port_a_data_out_clear = "none",
		ram_block1a_84.port_a_data_out_clock = "clock0",
		ram_block1a_84.port_a_data_width = 1,
		ram_block1a_84.port_a_first_address = 81920,
		ram_block1a_84.port_a_first_bit_number = 4,
		ram_block1a_84.port_a_last_address = 90111,
		ram_block1a_84.port_a_logical_ram_depth = 131072,
		ram_block1a_84.port_a_logical_ram_width = 8,
		ram_block1a_84.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_84.port_b_address_clock = "clock1",
		ram_block1a_84.port_b_address_width = 11,
		ram_block1a_84.port_b_data_in_clock = "clock1",
		ram_block1a_84.port_b_data_out_clear = "none",
		ram_block1a_84.port_b_data_out_clock = "clock1",
		ram_block1a_84.port_b_data_width = 4,
		ram_block1a_84.port_b_first_address = 20480,
		ram_block1a_84.port_b_first_bit_number = 4,
		ram_block1a_84.port_b_last_address = 22527,
		ram_block1a_84.port_b_logical_ram_depth = 32768,
		ram_block1a_84.port_b_logical_ram_width = 32,
		ram_block1a_84.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_84.port_b_read_enable_clock = "clock1",
		ram_block1a_84.port_b_write_enable_clock = "clock1",
		ram_block1a_84.power_up_uninitialized = "true",
		ram_block1a_84.ram_block_type = "AUTO",
		ram_block1a_84.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_85
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[10]),
	.ena1(wire_rden_decode_b_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_85portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[10]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[29], data_b[21], data_b[13], data_b[5]}),
	.portbdataout(wire_ram_block1a_85portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[10])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_85.clk0_core_clock_enable = "ena0",
		ram_block1a_85.clk0_input_clock_enable = "none",
		ram_block1a_85.clk0_output_clock_enable = "none",
		ram_block1a_85.clk1_core_clock_enable = "ena1",
		ram_block1a_85.clk1_input_clock_enable = "none",
		ram_block1a_85.clk1_output_clock_enable = "none",
		ram_block1a_85.connectivity_checking = "OFF",
		ram_block1a_85.data_interleave_offset_in_bits = 8,
		ram_block1a_85.data_interleave_width_in_bits = 1,
		ram_block1a_85.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_85.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_85.operation_mode = "bidir_dual_port",
		ram_block1a_85.port_a_address_width = 13,
		ram_block1a_85.port_a_data_out_clear = "none",
		ram_block1a_85.port_a_data_out_clock = "clock0",
		ram_block1a_85.port_a_data_width = 1,
		ram_block1a_85.port_a_first_address = 81920,
		ram_block1a_85.port_a_first_bit_number = 5,
		ram_block1a_85.port_a_last_address = 90111,
		ram_block1a_85.port_a_logical_ram_depth = 131072,
		ram_block1a_85.port_a_logical_ram_width = 8,
		ram_block1a_85.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_85.port_b_address_clock = "clock1",
		ram_block1a_85.port_b_address_width = 11,
		ram_block1a_85.port_b_data_in_clock = "clock1",
		ram_block1a_85.port_b_data_out_clear = "none",
		ram_block1a_85.port_b_data_out_clock = "clock1",
		ram_block1a_85.port_b_data_width = 4,
		ram_block1a_85.port_b_first_address = 20480,
		ram_block1a_85.port_b_first_bit_number = 5,
		ram_block1a_85.port_b_last_address = 22527,
		ram_block1a_85.port_b_logical_ram_depth = 32768,
		ram_block1a_85.port_b_logical_ram_width = 32,
		ram_block1a_85.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_85.port_b_read_enable_clock = "clock1",
		ram_block1a_85.port_b_write_enable_clock = "clock1",
		ram_block1a_85.power_up_uninitialized = "true",
		ram_block1a_85.ram_block_type = "AUTO",
		ram_block1a_85.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_86
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[10]),
	.ena1(wire_rden_decode_b_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_86portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[10]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[30], data_b[22], data_b[14], data_b[6]}),
	.portbdataout(wire_ram_block1a_86portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[10])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_86.clk0_core_clock_enable = "ena0",
		ram_block1a_86.clk0_input_clock_enable = "none",
		ram_block1a_86.clk0_output_clock_enable = "none",
		ram_block1a_86.clk1_core_clock_enable = "ena1",
		ram_block1a_86.clk1_input_clock_enable = "none",
		ram_block1a_86.clk1_output_clock_enable = "none",
		ram_block1a_86.connectivity_checking = "OFF",
		ram_block1a_86.data_interleave_offset_in_bits = 8,
		ram_block1a_86.data_interleave_width_in_bits = 1,
		ram_block1a_86.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_86.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_86.operation_mode = "bidir_dual_port",
		ram_block1a_86.port_a_address_width = 13,
		ram_block1a_86.port_a_data_out_clear = "none",
		ram_block1a_86.port_a_data_out_clock = "clock0",
		ram_block1a_86.port_a_data_width = 1,
		ram_block1a_86.port_a_first_address = 81920,
		ram_block1a_86.port_a_first_bit_number = 6,
		ram_block1a_86.port_a_last_address = 90111,
		ram_block1a_86.port_a_logical_ram_depth = 131072,
		ram_block1a_86.port_a_logical_ram_width = 8,
		ram_block1a_86.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_86.port_b_address_clock = "clock1",
		ram_block1a_86.port_b_address_width = 11,
		ram_block1a_86.port_b_data_in_clock = "clock1",
		ram_block1a_86.port_b_data_out_clear = "none",
		ram_block1a_86.port_b_data_out_clock = "clock1",
		ram_block1a_86.port_b_data_width = 4,
		ram_block1a_86.port_b_first_address = 20480,
		ram_block1a_86.port_b_first_bit_number = 6,
		ram_block1a_86.port_b_last_address = 22527,
		ram_block1a_86.port_b_logical_ram_depth = 32768,
		ram_block1a_86.port_b_logical_ram_width = 32,
		ram_block1a_86.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_86.port_b_read_enable_clock = "clock1",
		ram_block1a_86.port_b_write_enable_clock = "clock1",
		ram_block1a_86.power_up_uninitialized = "true",
		ram_block1a_86.ram_block_type = "AUTO",
		ram_block1a_86.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_87
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[10]),
	.ena1(wire_rden_decode_b_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_87portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[10]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[31], data_b[23], data_b[15], data_b[7]}),
	.portbdataout(wire_ram_block1a_87portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[10])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_87.clk0_core_clock_enable = "ena0",
		ram_block1a_87.clk0_input_clock_enable = "none",
		ram_block1a_87.clk0_output_clock_enable = "none",
		ram_block1a_87.clk1_core_clock_enable = "ena1",
		ram_block1a_87.clk1_input_clock_enable = "none",
		ram_block1a_87.clk1_output_clock_enable = "none",
		ram_block1a_87.connectivity_checking = "OFF",
		ram_block1a_87.data_interleave_offset_in_bits = 8,
		ram_block1a_87.data_interleave_width_in_bits = 1,
		ram_block1a_87.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_87.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_87.operation_mode = "bidir_dual_port",
		ram_block1a_87.port_a_address_width = 13,
		ram_block1a_87.port_a_data_out_clear = "none",
		ram_block1a_87.port_a_data_out_clock = "clock0",
		ram_block1a_87.port_a_data_width = 1,
		ram_block1a_87.port_a_first_address = 81920,
		ram_block1a_87.port_a_first_bit_number = 7,
		ram_block1a_87.port_a_last_address = 90111,
		ram_block1a_87.port_a_logical_ram_depth = 131072,
		ram_block1a_87.port_a_logical_ram_width = 8,
		ram_block1a_87.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_87.port_b_address_clock = "clock1",
		ram_block1a_87.port_b_address_width = 11,
		ram_block1a_87.port_b_data_in_clock = "clock1",
		ram_block1a_87.port_b_data_out_clear = "none",
		ram_block1a_87.port_b_data_out_clock = "clock1",
		ram_block1a_87.port_b_data_width = 4,
		ram_block1a_87.port_b_first_address = 20480,
		ram_block1a_87.port_b_first_bit_number = 7,
		ram_block1a_87.port_b_last_address = 22527,
		ram_block1a_87.port_b_logical_ram_depth = 32768,
		ram_block1a_87.port_b_logical_ram_width = 32,
		ram_block1a_87.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_87.port_b_read_enable_clock = "clock1",
		ram_block1a_87.port_b_write_enable_clock = "clock1",
		ram_block1a_87.power_up_uninitialized = "true",
		ram_block1a_87.ram_block_type = "AUTO",
		ram_block1a_87.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_88
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[11]),
	.ena1(wire_rden_decode_b_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_88portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[11]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[24], data_b[16], data_b[8], data_b[0]}),
	.portbdataout(wire_ram_block1a_88portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[11])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_88.clk0_core_clock_enable = "ena0",
		ram_block1a_88.clk0_input_clock_enable = "none",
		ram_block1a_88.clk0_output_clock_enable = "none",
		ram_block1a_88.clk1_core_clock_enable = "ena1",
		ram_block1a_88.clk1_input_clock_enable = "none",
		ram_block1a_88.clk1_output_clock_enable = "none",
		ram_block1a_88.connectivity_checking = "OFF",
		ram_block1a_88.data_interleave_offset_in_bits = 8,
		ram_block1a_88.data_interleave_width_in_bits = 1,
		ram_block1a_88.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_88.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_88.operation_mode = "bidir_dual_port",
		ram_block1a_88.port_a_address_width = 13,
		ram_block1a_88.port_a_data_out_clear = "none",
		ram_block1a_88.port_a_data_out_clock = "clock0",
		ram_block1a_88.port_a_data_width = 1,
		ram_block1a_88.port_a_first_address = 90112,
		ram_block1a_88.port_a_first_bit_number = 0,
		ram_block1a_88.port_a_last_address = 98303,
		ram_block1a_88.port_a_logical_ram_depth = 131072,
		ram_block1a_88.port_a_logical_ram_width = 8,
		ram_block1a_88.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_88.port_b_address_clock = "clock1",
		ram_block1a_88.port_b_address_width = 11,
		ram_block1a_88.port_b_data_in_clock = "clock1",
		ram_block1a_88.port_b_data_out_clear = "none",
		ram_block1a_88.port_b_data_out_clock = "clock1",
		ram_block1a_88.port_b_data_width = 4,
		ram_block1a_88.port_b_first_address = 22528,
		ram_block1a_88.port_b_first_bit_number = 0,
		ram_block1a_88.port_b_last_address = 24575,
		ram_block1a_88.port_b_logical_ram_depth = 32768,
		ram_block1a_88.port_b_logical_ram_width = 32,
		ram_block1a_88.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_88.port_b_read_enable_clock = "clock1",
		ram_block1a_88.port_b_write_enable_clock = "clock1",
		ram_block1a_88.power_up_uninitialized = "true",
		ram_block1a_88.ram_block_type = "AUTO",
		ram_block1a_88.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_89
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[11]),
	.ena1(wire_rden_decode_b_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_89portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[11]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[25], data_b[17], data_b[9], data_b[1]}),
	.portbdataout(wire_ram_block1a_89portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[11])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_89.clk0_core_clock_enable = "ena0",
		ram_block1a_89.clk0_input_clock_enable = "none",
		ram_block1a_89.clk0_output_clock_enable = "none",
		ram_block1a_89.clk1_core_clock_enable = "ena1",
		ram_block1a_89.clk1_input_clock_enable = "none",
		ram_block1a_89.clk1_output_clock_enable = "none",
		ram_block1a_89.connectivity_checking = "OFF",
		ram_block1a_89.data_interleave_offset_in_bits = 8,
		ram_block1a_89.data_interleave_width_in_bits = 1,
		ram_block1a_89.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_89.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_89.operation_mode = "bidir_dual_port",
		ram_block1a_89.port_a_address_width = 13,
		ram_block1a_89.port_a_data_out_clear = "none",
		ram_block1a_89.port_a_data_out_clock = "clock0",
		ram_block1a_89.port_a_data_width = 1,
		ram_block1a_89.port_a_first_address = 90112,
		ram_block1a_89.port_a_first_bit_number = 1,
		ram_block1a_89.port_a_last_address = 98303,
		ram_block1a_89.port_a_logical_ram_depth = 131072,
		ram_block1a_89.port_a_logical_ram_width = 8,
		ram_block1a_89.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_89.port_b_address_clock = "clock1",
		ram_block1a_89.port_b_address_width = 11,
		ram_block1a_89.port_b_data_in_clock = "clock1",
		ram_block1a_89.port_b_data_out_clear = "none",
		ram_block1a_89.port_b_data_out_clock = "clock1",
		ram_block1a_89.port_b_data_width = 4,
		ram_block1a_89.port_b_first_address = 22528,
		ram_block1a_89.port_b_first_bit_number = 1,
		ram_block1a_89.port_b_last_address = 24575,
		ram_block1a_89.port_b_logical_ram_depth = 32768,
		ram_block1a_89.port_b_logical_ram_width = 32,
		ram_block1a_89.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_89.port_b_read_enable_clock = "clock1",
		ram_block1a_89.port_b_write_enable_clock = "clock1",
		ram_block1a_89.power_up_uninitialized = "true",
		ram_block1a_89.ram_block_type = "AUTO",
		ram_block1a_89.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_90
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[11]),
	.ena1(wire_rden_decode_b_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_90portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[11]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[26], data_b[18], data_b[10], data_b[2]}),
	.portbdataout(wire_ram_block1a_90portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[11])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_90.clk0_core_clock_enable = "ena0",
		ram_block1a_90.clk0_input_clock_enable = "none",
		ram_block1a_90.clk0_output_clock_enable = "none",
		ram_block1a_90.clk1_core_clock_enable = "ena1",
		ram_block1a_90.clk1_input_clock_enable = "none",
		ram_block1a_90.clk1_output_clock_enable = "none",
		ram_block1a_90.connectivity_checking = "OFF",
		ram_block1a_90.data_interleave_offset_in_bits = 8,
		ram_block1a_90.data_interleave_width_in_bits = 1,
		ram_block1a_90.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_90.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_90.operation_mode = "bidir_dual_port",
		ram_block1a_90.port_a_address_width = 13,
		ram_block1a_90.port_a_data_out_clear = "none",
		ram_block1a_90.port_a_data_out_clock = "clock0",
		ram_block1a_90.port_a_data_width = 1,
		ram_block1a_90.port_a_first_address = 90112,
		ram_block1a_90.port_a_first_bit_number = 2,
		ram_block1a_90.port_a_last_address = 98303,
		ram_block1a_90.port_a_logical_ram_depth = 131072,
		ram_block1a_90.port_a_logical_ram_width = 8,
		ram_block1a_90.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_90.port_b_address_clock = "clock1",
		ram_block1a_90.port_b_address_width = 11,
		ram_block1a_90.port_b_data_in_clock = "clock1",
		ram_block1a_90.port_b_data_out_clear = "none",
		ram_block1a_90.port_b_data_out_clock = "clock1",
		ram_block1a_90.port_b_data_width = 4,
		ram_block1a_90.port_b_first_address = 22528,
		ram_block1a_90.port_b_first_bit_number = 2,
		ram_block1a_90.port_b_last_address = 24575,
		ram_block1a_90.port_b_logical_ram_depth = 32768,
		ram_block1a_90.port_b_logical_ram_width = 32,
		ram_block1a_90.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_90.port_b_read_enable_clock = "clock1",
		ram_block1a_90.port_b_write_enable_clock = "clock1",
		ram_block1a_90.power_up_uninitialized = "true",
		ram_block1a_90.ram_block_type = "AUTO",
		ram_block1a_90.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_91
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[11]),
	.ena1(wire_rden_decode_b_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_91portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[11]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[27], data_b[19], data_b[11], data_b[3]}),
	.portbdataout(wire_ram_block1a_91portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[11])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_91.clk0_core_clock_enable = "ena0",
		ram_block1a_91.clk0_input_clock_enable = "none",
		ram_block1a_91.clk0_output_clock_enable = "none",
		ram_block1a_91.clk1_core_clock_enable = "ena1",
		ram_block1a_91.clk1_input_clock_enable = "none",
		ram_block1a_91.clk1_output_clock_enable = "none",
		ram_block1a_91.connectivity_checking = "OFF",
		ram_block1a_91.data_interleave_offset_in_bits = 8,
		ram_block1a_91.data_interleave_width_in_bits = 1,
		ram_block1a_91.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_91.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_91.operation_mode = "bidir_dual_port",
		ram_block1a_91.port_a_address_width = 13,
		ram_block1a_91.port_a_data_out_clear = "none",
		ram_block1a_91.port_a_data_out_clock = "clock0",
		ram_block1a_91.port_a_data_width = 1,
		ram_block1a_91.port_a_first_address = 90112,
		ram_block1a_91.port_a_first_bit_number = 3,
		ram_block1a_91.port_a_last_address = 98303,
		ram_block1a_91.port_a_logical_ram_depth = 131072,
		ram_block1a_91.port_a_logical_ram_width = 8,
		ram_block1a_91.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_91.port_b_address_clock = "clock1",
		ram_block1a_91.port_b_address_width = 11,
		ram_block1a_91.port_b_data_in_clock = "clock1",
		ram_block1a_91.port_b_data_out_clear = "none",
		ram_block1a_91.port_b_data_out_clock = "clock1",
		ram_block1a_91.port_b_data_width = 4,
		ram_block1a_91.port_b_first_address = 22528,
		ram_block1a_91.port_b_first_bit_number = 3,
		ram_block1a_91.port_b_last_address = 24575,
		ram_block1a_91.port_b_logical_ram_depth = 32768,
		ram_block1a_91.port_b_logical_ram_width = 32,
		ram_block1a_91.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_91.port_b_read_enable_clock = "clock1",
		ram_block1a_91.port_b_write_enable_clock = "clock1",
		ram_block1a_91.power_up_uninitialized = "true",
		ram_block1a_91.ram_block_type = "AUTO",
		ram_block1a_91.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_92
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[11]),
	.ena1(wire_rden_decode_b_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_92portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[11]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[28], data_b[20], data_b[12], data_b[4]}),
	.portbdataout(wire_ram_block1a_92portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[11])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_92.clk0_core_clock_enable = "ena0",
		ram_block1a_92.clk0_input_clock_enable = "none",
		ram_block1a_92.clk0_output_clock_enable = "none",
		ram_block1a_92.clk1_core_clock_enable = "ena1",
		ram_block1a_92.clk1_input_clock_enable = "none",
		ram_block1a_92.clk1_output_clock_enable = "none",
		ram_block1a_92.connectivity_checking = "OFF",
		ram_block1a_92.data_interleave_offset_in_bits = 8,
		ram_block1a_92.data_interleave_width_in_bits = 1,
		ram_block1a_92.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_92.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_92.operation_mode = "bidir_dual_port",
		ram_block1a_92.port_a_address_width = 13,
		ram_block1a_92.port_a_data_out_clear = "none",
		ram_block1a_92.port_a_data_out_clock = "clock0",
		ram_block1a_92.port_a_data_width = 1,
		ram_block1a_92.port_a_first_address = 90112,
		ram_block1a_92.port_a_first_bit_number = 4,
		ram_block1a_92.port_a_last_address = 98303,
		ram_block1a_92.port_a_logical_ram_depth = 131072,
		ram_block1a_92.port_a_logical_ram_width = 8,
		ram_block1a_92.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_92.port_b_address_clock = "clock1",
		ram_block1a_92.port_b_address_width = 11,
		ram_block1a_92.port_b_data_in_clock = "clock1",
		ram_block1a_92.port_b_data_out_clear = "none",
		ram_block1a_92.port_b_data_out_clock = "clock1",
		ram_block1a_92.port_b_data_width = 4,
		ram_block1a_92.port_b_first_address = 22528,
		ram_block1a_92.port_b_first_bit_number = 4,
		ram_block1a_92.port_b_last_address = 24575,
		ram_block1a_92.port_b_logical_ram_depth = 32768,
		ram_block1a_92.port_b_logical_ram_width = 32,
		ram_block1a_92.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_92.port_b_read_enable_clock = "clock1",
		ram_block1a_92.port_b_write_enable_clock = "clock1",
		ram_block1a_92.power_up_uninitialized = "true",
		ram_block1a_92.ram_block_type = "AUTO",
		ram_block1a_92.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_93
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[11]),
	.ena1(wire_rden_decode_b_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_93portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[11]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[29], data_b[21], data_b[13], data_b[5]}),
	.portbdataout(wire_ram_block1a_93portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[11])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_93.clk0_core_clock_enable = "ena0",
		ram_block1a_93.clk0_input_clock_enable = "none",
		ram_block1a_93.clk0_output_clock_enable = "none",
		ram_block1a_93.clk1_core_clock_enable = "ena1",
		ram_block1a_93.clk1_input_clock_enable = "none",
		ram_block1a_93.clk1_output_clock_enable = "none",
		ram_block1a_93.connectivity_checking = "OFF",
		ram_block1a_93.data_interleave_offset_in_bits = 8,
		ram_block1a_93.data_interleave_width_in_bits = 1,
		ram_block1a_93.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_93.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_93.operation_mode = "bidir_dual_port",
		ram_block1a_93.port_a_address_width = 13,
		ram_block1a_93.port_a_data_out_clear = "none",
		ram_block1a_93.port_a_data_out_clock = "clock0",
		ram_block1a_93.port_a_data_width = 1,
		ram_block1a_93.port_a_first_address = 90112,
		ram_block1a_93.port_a_first_bit_number = 5,
		ram_block1a_93.port_a_last_address = 98303,
		ram_block1a_93.port_a_logical_ram_depth = 131072,
		ram_block1a_93.port_a_logical_ram_width = 8,
		ram_block1a_93.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_93.port_b_address_clock = "clock1",
		ram_block1a_93.port_b_address_width = 11,
		ram_block1a_93.port_b_data_in_clock = "clock1",
		ram_block1a_93.port_b_data_out_clear = "none",
		ram_block1a_93.port_b_data_out_clock = "clock1",
		ram_block1a_93.port_b_data_width = 4,
		ram_block1a_93.port_b_first_address = 22528,
		ram_block1a_93.port_b_first_bit_number = 5,
		ram_block1a_93.port_b_last_address = 24575,
		ram_block1a_93.port_b_logical_ram_depth = 32768,
		ram_block1a_93.port_b_logical_ram_width = 32,
		ram_block1a_93.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_93.port_b_read_enable_clock = "clock1",
		ram_block1a_93.port_b_write_enable_clock = "clock1",
		ram_block1a_93.power_up_uninitialized = "true",
		ram_block1a_93.ram_block_type = "AUTO",
		ram_block1a_93.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_94
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[11]),
	.ena1(wire_rden_decode_b_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_94portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[11]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[30], data_b[22], data_b[14], data_b[6]}),
	.portbdataout(wire_ram_block1a_94portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[11])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_94.clk0_core_clock_enable = "ena0",
		ram_block1a_94.clk0_input_clock_enable = "none",
		ram_block1a_94.clk0_output_clock_enable = "none",
		ram_block1a_94.clk1_core_clock_enable = "ena1",
		ram_block1a_94.clk1_input_clock_enable = "none",
		ram_block1a_94.clk1_output_clock_enable = "none",
		ram_block1a_94.connectivity_checking = "OFF",
		ram_block1a_94.data_interleave_offset_in_bits = 8,
		ram_block1a_94.data_interleave_width_in_bits = 1,
		ram_block1a_94.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_94.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_94.operation_mode = "bidir_dual_port",
		ram_block1a_94.port_a_address_width = 13,
		ram_block1a_94.port_a_data_out_clear = "none",
		ram_block1a_94.port_a_data_out_clock = "clock0",
		ram_block1a_94.port_a_data_width = 1,
		ram_block1a_94.port_a_first_address = 90112,
		ram_block1a_94.port_a_first_bit_number = 6,
		ram_block1a_94.port_a_last_address = 98303,
		ram_block1a_94.port_a_logical_ram_depth = 131072,
		ram_block1a_94.port_a_logical_ram_width = 8,
		ram_block1a_94.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_94.port_b_address_clock = "clock1",
		ram_block1a_94.port_b_address_width = 11,
		ram_block1a_94.port_b_data_in_clock = "clock1",
		ram_block1a_94.port_b_data_out_clear = "none",
		ram_block1a_94.port_b_data_out_clock = "clock1",
		ram_block1a_94.port_b_data_width = 4,
		ram_block1a_94.port_b_first_address = 22528,
		ram_block1a_94.port_b_first_bit_number = 6,
		ram_block1a_94.port_b_last_address = 24575,
		ram_block1a_94.port_b_logical_ram_depth = 32768,
		ram_block1a_94.port_b_logical_ram_width = 32,
		ram_block1a_94.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_94.port_b_read_enable_clock = "clock1",
		ram_block1a_94.port_b_write_enable_clock = "clock1",
		ram_block1a_94.power_up_uninitialized = "true",
		ram_block1a_94.ram_block_type = "AUTO",
		ram_block1a_94.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_95
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[11]),
	.ena1(wire_rden_decode_b_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_95portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[11]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[31], data_b[23], data_b[15], data_b[7]}),
	.portbdataout(wire_ram_block1a_95portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[11])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_95.clk0_core_clock_enable = "ena0",
		ram_block1a_95.clk0_input_clock_enable = "none",
		ram_block1a_95.clk0_output_clock_enable = "none",
		ram_block1a_95.clk1_core_clock_enable = "ena1",
		ram_block1a_95.clk1_input_clock_enable = "none",
		ram_block1a_95.clk1_output_clock_enable = "none",
		ram_block1a_95.connectivity_checking = "OFF",
		ram_block1a_95.data_interleave_offset_in_bits = 8,
		ram_block1a_95.data_interleave_width_in_bits = 1,
		ram_block1a_95.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_95.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_95.operation_mode = "bidir_dual_port",
		ram_block1a_95.port_a_address_width = 13,
		ram_block1a_95.port_a_data_out_clear = "none",
		ram_block1a_95.port_a_data_out_clock = "clock0",
		ram_block1a_95.port_a_data_width = 1,
		ram_block1a_95.port_a_first_address = 90112,
		ram_block1a_95.port_a_first_bit_number = 7,
		ram_block1a_95.port_a_last_address = 98303,
		ram_block1a_95.port_a_logical_ram_depth = 131072,
		ram_block1a_95.port_a_logical_ram_width = 8,
		ram_block1a_95.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_95.port_b_address_clock = "clock1",
		ram_block1a_95.port_b_address_width = 11,
		ram_block1a_95.port_b_data_in_clock = "clock1",
		ram_block1a_95.port_b_data_out_clear = "none",
		ram_block1a_95.port_b_data_out_clock = "clock1",
		ram_block1a_95.port_b_data_width = 4,
		ram_block1a_95.port_b_first_address = 22528,
		ram_block1a_95.port_b_first_bit_number = 7,
		ram_block1a_95.port_b_last_address = 24575,
		ram_block1a_95.port_b_logical_ram_depth = 32768,
		ram_block1a_95.port_b_logical_ram_width = 32,
		ram_block1a_95.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_95.port_b_read_enable_clock = "clock1",
		ram_block1a_95.port_b_write_enable_clock = "clock1",
		ram_block1a_95.power_up_uninitialized = "true",
		ram_block1a_95.ram_block_type = "AUTO",
		ram_block1a_95.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_96
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[12]),
	.ena1(wire_rden_decode_b_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_96portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[12]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[24], data_b[16], data_b[8], data_b[0]}),
	.portbdataout(wire_ram_block1a_96portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[12])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_96.clk0_core_clock_enable = "ena0",
		ram_block1a_96.clk0_input_clock_enable = "none",
		ram_block1a_96.clk0_output_clock_enable = "none",
		ram_block1a_96.clk1_core_clock_enable = "ena1",
		ram_block1a_96.clk1_input_clock_enable = "none",
		ram_block1a_96.clk1_output_clock_enable = "none",
		ram_block1a_96.connectivity_checking = "OFF",
		ram_block1a_96.data_interleave_offset_in_bits = 8,
		ram_block1a_96.data_interleave_width_in_bits = 1,
		ram_block1a_96.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_96.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_96.operation_mode = "bidir_dual_port",
		ram_block1a_96.port_a_address_width = 13,
		ram_block1a_96.port_a_data_out_clear = "none",
		ram_block1a_96.port_a_data_out_clock = "clock0",
		ram_block1a_96.port_a_data_width = 1,
		ram_block1a_96.port_a_first_address = 98304,
		ram_block1a_96.port_a_first_bit_number = 0,
		ram_block1a_96.port_a_last_address = 106495,
		ram_block1a_96.port_a_logical_ram_depth = 131072,
		ram_block1a_96.port_a_logical_ram_width = 8,
		ram_block1a_96.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_96.port_b_address_clock = "clock1",
		ram_block1a_96.port_b_address_width = 11,
		ram_block1a_96.port_b_data_in_clock = "clock1",
		ram_block1a_96.port_b_data_out_clear = "none",
		ram_block1a_96.port_b_data_out_clock = "clock1",
		ram_block1a_96.port_b_data_width = 4,
		ram_block1a_96.port_b_first_address = 24576,
		ram_block1a_96.port_b_first_bit_number = 0,
		ram_block1a_96.port_b_last_address = 26623,
		ram_block1a_96.port_b_logical_ram_depth = 32768,
		ram_block1a_96.port_b_logical_ram_width = 32,
		ram_block1a_96.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_96.port_b_read_enable_clock = "clock1",
		ram_block1a_96.port_b_write_enable_clock = "clock1",
		ram_block1a_96.power_up_uninitialized = "true",
		ram_block1a_96.ram_block_type = "AUTO",
		ram_block1a_96.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_97
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[12]),
	.ena1(wire_rden_decode_b_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_97portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[12]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[25], data_b[17], data_b[9], data_b[1]}),
	.portbdataout(wire_ram_block1a_97portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[12])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_97.clk0_core_clock_enable = "ena0",
		ram_block1a_97.clk0_input_clock_enable = "none",
		ram_block1a_97.clk0_output_clock_enable = "none",
		ram_block1a_97.clk1_core_clock_enable = "ena1",
		ram_block1a_97.clk1_input_clock_enable = "none",
		ram_block1a_97.clk1_output_clock_enable = "none",
		ram_block1a_97.connectivity_checking = "OFF",
		ram_block1a_97.data_interleave_offset_in_bits = 8,
		ram_block1a_97.data_interleave_width_in_bits = 1,
		ram_block1a_97.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_97.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_97.operation_mode = "bidir_dual_port",
		ram_block1a_97.port_a_address_width = 13,
		ram_block1a_97.port_a_data_out_clear = "none",
		ram_block1a_97.port_a_data_out_clock = "clock0",
		ram_block1a_97.port_a_data_width = 1,
		ram_block1a_97.port_a_first_address = 98304,
		ram_block1a_97.port_a_first_bit_number = 1,
		ram_block1a_97.port_a_last_address = 106495,
		ram_block1a_97.port_a_logical_ram_depth = 131072,
		ram_block1a_97.port_a_logical_ram_width = 8,
		ram_block1a_97.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_97.port_b_address_clock = "clock1",
		ram_block1a_97.port_b_address_width = 11,
		ram_block1a_97.port_b_data_in_clock = "clock1",
		ram_block1a_97.port_b_data_out_clear = "none",
		ram_block1a_97.port_b_data_out_clock = "clock1",
		ram_block1a_97.port_b_data_width = 4,
		ram_block1a_97.port_b_first_address = 24576,
		ram_block1a_97.port_b_first_bit_number = 1,
		ram_block1a_97.port_b_last_address = 26623,
		ram_block1a_97.port_b_logical_ram_depth = 32768,
		ram_block1a_97.port_b_logical_ram_width = 32,
		ram_block1a_97.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_97.port_b_read_enable_clock = "clock1",
		ram_block1a_97.port_b_write_enable_clock = "clock1",
		ram_block1a_97.power_up_uninitialized = "true",
		ram_block1a_97.ram_block_type = "AUTO",
		ram_block1a_97.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_98
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[12]),
	.ena1(wire_rden_decode_b_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_98portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[12]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[26], data_b[18], data_b[10], data_b[2]}),
	.portbdataout(wire_ram_block1a_98portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[12])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_98.clk0_core_clock_enable = "ena0",
		ram_block1a_98.clk0_input_clock_enable = "none",
		ram_block1a_98.clk0_output_clock_enable = "none",
		ram_block1a_98.clk1_core_clock_enable = "ena1",
		ram_block1a_98.clk1_input_clock_enable = "none",
		ram_block1a_98.clk1_output_clock_enable = "none",
		ram_block1a_98.connectivity_checking = "OFF",
		ram_block1a_98.data_interleave_offset_in_bits = 8,
		ram_block1a_98.data_interleave_width_in_bits = 1,
		ram_block1a_98.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_98.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_98.operation_mode = "bidir_dual_port",
		ram_block1a_98.port_a_address_width = 13,
		ram_block1a_98.port_a_data_out_clear = "none",
		ram_block1a_98.port_a_data_out_clock = "clock0",
		ram_block1a_98.port_a_data_width = 1,
		ram_block1a_98.port_a_first_address = 98304,
		ram_block1a_98.port_a_first_bit_number = 2,
		ram_block1a_98.port_a_last_address = 106495,
		ram_block1a_98.port_a_logical_ram_depth = 131072,
		ram_block1a_98.port_a_logical_ram_width = 8,
		ram_block1a_98.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_98.port_b_address_clock = "clock1",
		ram_block1a_98.port_b_address_width = 11,
		ram_block1a_98.port_b_data_in_clock = "clock1",
		ram_block1a_98.port_b_data_out_clear = "none",
		ram_block1a_98.port_b_data_out_clock = "clock1",
		ram_block1a_98.port_b_data_width = 4,
		ram_block1a_98.port_b_first_address = 24576,
		ram_block1a_98.port_b_first_bit_number = 2,
		ram_block1a_98.port_b_last_address = 26623,
		ram_block1a_98.port_b_logical_ram_depth = 32768,
		ram_block1a_98.port_b_logical_ram_width = 32,
		ram_block1a_98.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_98.port_b_read_enable_clock = "clock1",
		ram_block1a_98.port_b_write_enable_clock = "clock1",
		ram_block1a_98.power_up_uninitialized = "true",
		ram_block1a_98.ram_block_type = "AUTO",
		ram_block1a_98.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_99
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[12]),
	.ena1(wire_rden_decode_b_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_99portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[12]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[27], data_b[19], data_b[11], data_b[3]}),
	.portbdataout(wire_ram_block1a_99portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[12])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_99.clk0_core_clock_enable = "ena0",
		ram_block1a_99.clk0_input_clock_enable = "none",
		ram_block1a_99.clk0_output_clock_enable = "none",
		ram_block1a_99.clk1_core_clock_enable = "ena1",
		ram_block1a_99.clk1_input_clock_enable = "none",
		ram_block1a_99.clk1_output_clock_enable = "none",
		ram_block1a_99.connectivity_checking = "OFF",
		ram_block1a_99.data_interleave_offset_in_bits = 8,
		ram_block1a_99.data_interleave_width_in_bits = 1,
		ram_block1a_99.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_99.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_99.operation_mode = "bidir_dual_port",
		ram_block1a_99.port_a_address_width = 13,
		ram_block1a_99.port_a_data_out_clear = "none",
		ram_block1a_99.port_a_data_out_clock = "clock0",
		ram_block1a_99.port_a_data_width = 1,
		ram_block1a_99.port_a_first_address = 98304,
		ram_block1a_99.port_a_first_bit_number = 3,
		ram_block1a_99.port_a_last_address = 106495,
		ram_block1a_99.port_a_logical_ram_depth = 131072,
		ram_block1a_99.port_a_logical_ram_width = 8,
		ram_block1a_99.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_99.port_b_address_clock = "clock1",
		ram_block1a_99.port_b_address_width = 11,
		ram_block1a_99.port_b_data_in_clock = "clock1",
		ram_block1a_99.port_b_data_out_clear = "none",
		ram_block1a_99.port_b_data_out_clock = "clock1",
		ram_block1a_99.port_b_data_width = 4,
		ram_block1a_99.port_b_first_address = 24576,
		ram_block1a_99.port_b_first_bit_number = 3,
		ram_block1a_99.port_b_last_address = 26623,
		ram_block1a_99.port_b_logical_ram_depth = 32768,
		ram_block1a_99.port_b_logical_ram_width = 32,
		ram_block1a_99.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_99.port_b_read_enable_clock = "clock1",
		ram_block1a_99.port_b_write_enable_clock = "clock1",
		ram_block1a_99.power_up_uninitialized = "true",
		ram_block1a_99.ram_block_type = "AUTO",
		ram_block1a_99.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_100
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[12]),
	.ena1(wire_rden_decode_b_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_100portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[12]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[28], data_b[20], data_b[12], data_b[4]}),
	.portbdataout(wire_ram_block1a_100portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[12])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_100.clk0_core_clock_enable = "ena0",
		ram_block1a_100.clk0_input_clock_enable = "none",
		ram_block1a_100.clk0_output_clock_enable = "none",
		ram_block1a_100.clk1_core_clock_enable = "ena1",
		ram_block1a_100.clk1_input_clock_enable = "none",
		ram_block1a_100.clk1_output_clock_enable = "none",
		ram_block1a_100.connectivity_checking = "OFF",
		ram_block1a_100.data_interleave_offset_in_bits = 8,
		ram_block1a_100.data_interleave_width_in_bits = 1,
		ram_block1a_100.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_100.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_100.operation_mode = "bidir_dual_port",
		ram_block1a_100.port_a_address_width = 13,
		ram_block1a_100.port_a_data_out_clear = "none",
		ram_block1a_100.port_a_data_out_clock = "clock0",
		ram_block1a_100.port_a_data_width = 1,
		ram_block1a_100.port_a_first_address = 98304,
		ram_block1a_100.port_a_first_bit_number = 4,
		ram_block1a_100.port_a_last_address = 106495,
		ram_block1a_100.port_a_logical_ram_depth = 131072,
		ram_block1a_100.port_a_logical_ram_width = 8,
		ram_block1a_100.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_100.port_b_address_clock = "clock1",
		ram_block1a_100.port_b_address_width = 11,
		ram_block1a_100.port_b_data_in_clock = "clock1",
		ram_block1a_100.port_b_data_out_clear = "none",
		ram_block1a_100.port_b_data_out_clock = "clock1",
		ram_block1a_100.port_b_data_width = 4,
		ram_block1a_100.port_b_first_address = 24576,
		ram_block1a_100.port_b_first_bit_number = 4,
		ram_block1a_100.port_b_last_address = 26623,
		ram_block1a_100.port_b_logical_ram_depth = 32768,
		ram_block1a_100.port_b_logical_ram_width = 32,
		ram_block1a_100.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_100.port_b_read_enable_clock = "clock1",
		ram_block1a_100.port_b_write_enable_clock = "clock1",
		ram_block1a_100.power_up_uninitialized = "true",
		ram_block1a_100.ram_block_type = "AUTO",
		ram_block1a_100.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_101
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[12]),
	.ena1(wire_rden_decode_b_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_101portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[12]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[29], data_b[21], data_b[13], data_b[5]}),
	.portbdataout(wire_ram_block1a_101portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[12])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_101.clk0_core_clock_enable = "ena0",
		ram_block1a_101.clk0_input_clock_enable = "none",
		ram_block1a_101.clk0_output_clock_enable = "none",
		ram_block1a_101.clk1_core_clock_enable = "ena1",
		ram_block1a_101.clk1_input_clock_enable = "none",
		ram_block1a_101.clk1_output_clock_enable = "none",
		ram_block1a_101.connectivity_checking = "OFF",
		ram_block1a_101.data_interleave_offset_in_bits = 8,
		ram_block1a_101.data_interleave_width_in_bits = 1,
		ram_block1a_101.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_101.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_101.operation_mode = "bidir_dual_port",
		ram_block1a_101.port_a_address_width = 13,
		ram_block1a_101.port_a_data_out_clear = "none",
		ram_block1a_101.port_a_data_out_clock = "clock0",
		ram_block1a_101.port_a_data_width = 1,
		ram_block1a_101.port_a_first_address = 98304,
		ram_block1a_101.port_a_first_bit_number = 5,
		ram_block1a_101.port_a_last_address = 106495,
		ram_block1a_101.port_a_logical_ram_depth = 131072,
		ram_block1a_101.port_a_logical_ram_width = 8,
		ram_block1a_101.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_101.port_b_address_clock = "clock1",
		ram_block1a_101.port_b_address_width = 11,
		ram_block1a_101.port_b_data_in_clock = "clock1",
		ram_block1a_101.port_b_data_out_clear = "none",
		ram_block1a_101.port_b_data_out_clock = "clock1",
		ram_block1a_101.port_b_data_width = 4,
		ram_block1a_101.port_b_first_address = 24576,
		ram_block1a_101.port_b_first_bit_number = 5,
		ram_block1a_101.port_b_last_address = 26623,
		ram_block1a_101.port_b_logical_ram_depth = 32768,
		ram_block1a_101.port_b_logical_ram_width = 32,
		ram_block1a_101.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_101.port_b_read_enable_clock = "clock1",
		ram_block1a_101.port_b_write_enable_clock = "clock1",
		ram_block1a_101.power_up_uninitialized = "true",
		ram_block1a_101.ram_block_type = "AUTO",
		ram_block1a_101.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_102
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[12]),
	.ena1(wire_rden_decode_b_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_102portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[12]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[30], data_b[22], data_b[14], data_b[6]}),
	.portbdataout(wire_ram_block1a_102portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[12])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_102.clk0_core_clock_enable = "ena0",
		ram_block1a_102.clk0_input_clock_enable = "none",
		ram_block1a_102.clk0_output_clock_enable = "none",
		ram_block1a_102.clk1_core_clock_enable = "ena1",
		ram_block1a_102.clk1_input_clock_enable = "none",
		ram_block1a_102.clk1_output_clock_enable = "none",
		ram_block1a_102.connectivity_checking = "OFF",
		ram_block1a_102.data_interleave_offset_in_bits = 8,
		ram_block1a_102.data_interleave_width_in_bits = 1,
		ram_block1a_102.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_102.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_102.operation_mode = "bidir_dual_port",
		ram_block1a_102.port_a_address_width = 13,
		ram_block1a_102.port_a_data_out_clear = "none",
		ram_block1a_102.port_a_data_out_clock = "clock0",
		ram_block1a_102.port_a_data_width = 1,
		ram_block1a_102.port_a_first_address = 98304,
		ram_block1a_102.port_a_first_bit_number = 6,
		ram_block1a_102.port_a_last_address = 106495,
		ram_block1a_102.port_a_logical_ram_depth = 131072,
		ram_block1a_102.port_a_logical_ram_width = 8,
		ram_block1a_102.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_102.port_b_address_clock = "clock1",
		ram_block1a_102.port_b_address_width = 11,
		ram_block1a_102.port_b_data_in_clock = "clock1",
		ram_block1a_102.port_b_data_out_clear = "none",
		ram_block1a_102.port_b_data_out_clock = "clock1",
		ram_block1a_102.port_b_data_width = 4,
		ram_block1a_102.port_b_first_address = 24576,
		ram_block1a_102.port_b_first_bit_number = 6,
		ram_block1a_102.port_b_last_address = 26623,
		ram_block1a_102.port_b_logical_ram_depth = 32768,
		ram_block1a_102.port_b_logical_ram_width = 32,
		ram_block1a_102.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_102.port_b_read_enable_clock = "clock1",
		ram_block1a_102.port_b_write_enable_clock = "clock1",
		ram_block1a_102.power_up_uninitialized = "true",
		ram_block1a_102.ram_block_type = "AUTO",
		ram_block1a_102.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_103
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[12]),
	.ena1(wire_rden_decode_b_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_103portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[12]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[31], data_b[23], data_b[15], data_b[7]}),
	.portbdataout(wire_ram_block1a_103portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[12])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_103.clk0_core_clock_enable = "ena0",
		ram_block1a_103.clk0_input_clock_enable = "none",
		ram_block1a_103.clk0_output_clock_enable = "none",
		ram_block1a_103.clk1_core_clock_enable = "ena1",
		ram_block1a_103.clk1_input_clock_enable = "none",
		ram_block1a_103.clk1_output_clock_enable = "none",
		ram_block1a_103.connectivity_checking = "OFF",
		ram_block1a_103.data_interleave_offset_in_bits = 8,
		ram_block1a_103.data_interleave_width_in_bits = 1,
		ram_block1a_103.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_103.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_103.operation_mode = "bidir_dual_port",
		ram_block1a_103.port_a_address_width = 13,
		ram_block1a_103.port_a_data_out_clear = "none",
		ram_block1a_103.port_a_data_out_clock = "clock0",
		ram_block1a_103.port_a_data_width = 1,
		ram_block1a_103.port_a_first_address = 98304,
		ram_block1a_103.port_a_first_bit_number = 7,
		ram_block1a_103.port_a_last_address = 106495,
		ram_block1a_103.port_a_logical_ram_depth = 131072,
		ram_block1a_103.port_a_logical_ram_width = 8,
		ram_block1a_103.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_103.port_b_address_clock = "clock1",
		ram_block1a_103.port_b_address_width = 11,
		ram_block1a_103.port_b_data_in_clock = "clock1",
		ram_block1a_103.port_b_data_out_clear = "none",
		ram_block1a_103.port_b_data_out_clock = "clock1",
		ram_block1a_103.port_b_data_width = 4,
		ram_block1a_103.port_b_first_address = 24576,
		ram_block1a_103.port_b_first_bit_number = 7,
		ram_block1a_103.port_b_last_address = 26623,
		ram_block1a_103.port_b_logical_ram_depth = 32768,
		ram_block1a_103.port_b_logical_ram_width = 32,
		ram_block1a_103.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_103.port_b_read_enable_clock = "clock1",
		ram_block1a_103.port_b_write_enable_clock = "clock1",
		ram_block1a_103.power_up_uninitialized = "true",
		ram_block1a_103.ram_block_type = "AUTO",
		ram_block1a_103.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_104
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[13]),
	.ena1(wire_rden_decode_b_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_104portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[13]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[24], data_b[16], data_b[8], data_b[0]}),
	.portbdataout(wire_ram_block1a_104portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[13])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_104.clk0_core_clock_enable = "ena0",
		ram_block1a_104.clk0_input_clock_enable = "none",
		ram_block1a_104.clk0_output_clock_enable = "none",
		ram_block1a_104.clk1_core_clock_enable = "ena1",
		ram_block1a_104.clk1_input_clock_enable = "none",
		ram_block1a_104.clk1_output_clock_enable = "none",
		ram_block1a_104.connectivity_checking = "OFF",
		ram_block1a_104.data_interleave_offset_in_bits = 8,
		ram_block1a_104.data_interleave_width_in_bits = 1,
		ram_block1a_104.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_104.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_104.operation_mode = "bidir_dual_port",
		ram_block1a_104.port_a_address_width = 13,
		ram_block1a_104.port_a_data_out_clear = "none",
		ram_block1a_104.port_a_data_out_clock = "clock0",
		ram_block1a_104.port_a_data_width = 1,
		ram_block1a_104.port_a_first_address = 106496,
		ram_block1a_104.port_a_first_bit_number = 0,
		ram_block1a_104.port_a_last_address = 114687,
		ram_block1a_104.port_a_logical_ram_depth = 131072,
		ram_block1a_104.port_a_logical_ram_width = 8,
		ram_block1a_104.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_104.port_b_address_clock = "clock1",
		ram_block1a_104.port_b_address_width = 11,
		ram_block1a_104.port_b_data_in_clock = "clock1",
		ram_block1a_104.port_b_data_out_clear = "none",
		ram_block1a_104.port_b_data_out_clock = "clock1",
		ram_block1a_104.port_b_data_width = 4,
		ram_block1a_104.port_b_first_address = 26624,
		ram_block1a_104.port_b_first_bit_number = 0,
		ram_block1a_104.port_b_last_address = 28671,
		ram_block1a_104.port_b_logical_ram_depth = 32768,
		ram_block1a_104.port_b_logical_ram_width = 32,
		ram_block1a_104.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_104.port_b_read_enable_clock = "clock1",
		ram_block1a_104.port_b_write_enable_clock = "clock1",
		ram_block1a_104.power_up_uninitialized = "true",
		ram_block1a_104.ram_block_type = "AUTO",
		ram_block1a_104.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_105
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[13]),
	.ena1(wire_rden_decode_b_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_105portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[13]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[25], data_b[17], data_b[9], data_b[1]}),
	.portbdataout(wire_ram_block1a_105portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[13])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_105.clk0_core_clock_enable = "ena0",
		ram_block1a_105.clk0_input_clock_enable = "none",
		ram_block1a_105.clk0_output_clock_enable = "none",
		ram_block1a_105.clk1_core_clock_enable = "ena1",
		ram_block1a_105.clk1_input_clock_enable = "none",
		ram_block1a_105.clk1_output_clock_enable = "none",
		ram_block1a_105.connectivity_checking = "OFF",
		ram_block1a_105.data_interleave_offset_in_bits = 8,
		ram_block1a_105.data_interleave_width_in_bits = 1,
		ram_block1a_105.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_105.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_105.operation_mode = "bidir_dual_port",
		ram_block1a_105.port_a_address_width = 13,
		ram_block1a_105.port_a_data_out_clear = "none",
		ram_block1a_105.port_a_data_out_clock = "clock0",
		ram_block1a_105.port_a_data_width = 1,
		ram_block1a_105.port_a_first_address = 106496,
		ram_block1a_105.port_a_first_bit_number = 1,
		ram_block1a_105.port_a_last_address = 114687,
		ram_block1a_105.port_a_logical_ram_depth = 131072,
		ram_block1a_105.port_a_logical_ram_width = 8,
		ram_block1a_105.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_105.port_b_address_clock = "clock1",
		ram_block1a_105.port_b_address_width = 11,
		ram_block1a_105.port_b_data_in_clock = "clock1",
		ram_block1a_105.port_b_data_out_clear = "none",
		ram_block1a_105.port_b_data_out_clock = "clock1",
		ram_block1a_105.port_b_data_width = 4,
		ram_block1a_105.port_b_first_address = 26624,
		ram_block1a_105.port_b_first_bit_number = 1,
		ram_block1a_105.port_b_last_address = 28671,
		ram_block1a_105.port_b_logical_ram_depth = 32768,
		ram_block1a_105.port_b_logical_ram_width = 32,
		ram_block1a_105.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_105.port_b_read_enable_clock = "clock1",
		ram_block1a_105.port_b_write_enable_clock = "clock1",
		ram_block1a_105.power_up_uninitialized = "true",
		ram_block1a_105.ram_block_type = "AUTO",
		ram_block1a_105.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_106
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[13]),
	.ena1(wire_rden_decode_b_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_106portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[13]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[26], data_b[18], data_b[10], data_b[2]}),
	.portbdataout(wire_ram_block1a_106portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[13])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_106.clk0_core_clock_enable = "ena0",
		ram_block1a_106.clk0_input_clock_enable = "none",
		ram_block1a_106.clk0_output_clock_enable = "none",
		ram_block1a_106.clk1_core_clock_enable = "ena1",
		ram_block1a_106.clk1_input_clock_enable = "none",
		ram_block1a_106.clk1_output_clock_enable = "none",
		ram_block1a_106.connectivity_checking = "OFF",
		ram_block1a_106.data_interleave_offset_in_bits = 8,
		ram_block1a_106.data_interleave_width_in_bits = 1,
		ram_block1a_106.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_106.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_106.operation_mode = "bidir_dual_port",
		ram_block1a_106.port_a_address_width = 13,
		ram_block1a_106.port_a_data_out_clear = "none",
		ram_block1a_106.port_a_data_out_clock = "clock0",
		ram_block1a_106.port_a_data_width = 1,
		ram_block1a_106.port_a_first_address = 106496,
		ram_block1a_106.port_a_first_bit_number = 2,
		ram_block1a_106.port_a_last_address = 114687,
		ram_block1a_106.port_a_logical_ram_depth = 131072,
		ram_block1a_106.port_a_logical_ram_width = 8,
		ram_block1a_106.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_106.port_b_address_clock = "clock1",
		ram_block1a_106.port_b_address_width = 11,
		ram_block1a_106.port_b_data_in_clock = "clock1",
		ram_block1a_106.port_b_data_out_clear = "none",
		ram_block1a_106.port_b_data_out_clock = "clock1",
		ram_block1a_106.port_b_data_width = 4,
		ram_block1a_106.port_b_first_address = 26624,
		ram_block1a_106.port_b_first_bit_number = 2,
		ram_block1a_106.port_b_last_address = 28671,
		ram_block1a_106.port_b_logical_ram_depth = 32768,
		ram_block1a_106.port_b_logical_ram_width = 32,
		ram_block1a_106.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_106.port_b_read_enable_clock = "clock1",
		ram_block1a_106.port_b_write_enable_clock = "clock1",
		ram_block1a_106.power_up_uninitialized = "true",
		ram_block1a_106.ram_block_type = "AUTO",
		ram_block1a_106.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_107
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[13]),
	.ena1(wire_rden_decode_b_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_107portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[13]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[27], data_b[19], data_b[11], data_b[3]}),
	.portbdataout(wire_ram_block1a_107portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[13])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_107.clk0_core_clock_enable = "ena0",
		ram_block1a_107.clk0_input_clock_enable = "none",
		ram_block1a_107.clk0_output_clock_enable = "none",
		ram_block1a_107.clk1_core_clock_enable = "ena1",
		ram_block1a_107.clk1_input_clock_enable = "none",
		ram_block1a_107.clk1_output_clock_enable = "none",
		ram_block1a_107.connectivity_checking = "OFF",
		ram_block1a_107.data_interleave_offset_in_bits = 8,
		ram_block1a_107.data_interleave_width_in_bits = 1,
		ram_block1a_107.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_107.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_107.operation_mode = "bidir_dual_port",
		ram_block1a_107.port_a_address_width = 13,
		ram_block1a_107.port_a_data_out_clear = "none",
		ram_block1a_107.port_a_data_out_clock = "clock0",
		ram_block1a_107.port_a_data_width = 1,
		ram_block1a_107.port_a_first_address = 106496,
		ram_block1a_107.port_a_first_bit_number = 3,
		ram_block1a_107.port_a_last_address = 114687,
		ram_block1a_107.port_a_logical_ram_depth = 131072,
		ram_block1a_107.port_a_logical_ram_width = 8,
		ram_block1a_107.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_107.port_b_address_clock = "clock1",
		ram_block1a_107.port_b_address_width = 11,
		ram_block1a_107.port_b_data_in_clock = "clock1",
		ram_block1a_107.port_b_data_out_clear = "none",
		ram_block1a_107.port_b_data_out_clock = "clock1",
		ram_block1a_107.port_b_data_width = 4,
		ram_block1a_107.port_b_first_address = 26624,
		ram_block1a_107.port_b_first_bit_number = 3,
		ram_block1a_107.port_b_last_address = 28671,
		ram_block1a_107.port_b_logical_ram_depth = 32768,
		ram_block1a_107.port_b_logical_ram_width = 32,
		ram_block1a_107.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_107.port_b_read_enable_clock = "clock1",
		ram_block1a_107.port_b_write_enable_clock = "clock1",
		ram_block1a_107.power_up_uninitialized = "true",
		ram_block1a_107.ram_block_type = "AUTO",
		ram_block1a_107.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_108
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[13]),
	.ena1(wire_rden_decode_b_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_108portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[13]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[28], data_b[20], data_b[12], data_b[4]}),
	.portbdataout(wire_ram_block1a_108portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[13])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_108.clk0_core_clock_enable = "ena0",
		ram_block1a_108.clk0_input_clock_enable = "none",
		ram_block1a_108.clk0_output_clock_enable = "none",
		ram_block1a_108.clk1_core_clock_enable = "ena1",
		ram_block1a_108.clk1_input_clock_enable = "none",
		ram_block1a_108.clk1_output_clock_enable = "none",
		ram_block1a_108.connectivity_checking = "OFF",
		ram_block1a_108.data_interleave_offset_in_bits = 8,
		ram_block1a_108.data_interleave_width_in_bits = 1,
		ram_block1a_108.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_108.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_108.operation_mode = "bidir_dual_port",
		ram_block1a_108.port_a_address_width = 13,
		ram_block1a_108.port_a_data_out_clear = "none",
		ram_block1a_108.port_a_data_out_clock = "clock0",
		ram_block1a_108.port_a_data_width = 1,
		ram_block1a_108.port_a_first_address = 106496,
		ram_block1a_108.port_a_first_bit_number = 4,
		ram_block1a_108.port_a_last_address = 114687,
		ram_block1a_108.port_a_logical_ram_depth = 131072,
		ram_block1a_108.port_a_logical_ram_width = 8,
		ram_block1a_108.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_108.port_b_address_clock = "clock1",
		ram_block1a_108.port_b_address_width = 11,
		ram_block1a_108.port_b_data_in_clock = "clock1",
		ram_block1a_108.port_b_data_out_clear = "none",
		ram_block1a_108.port_b_data_out_clock = "clock1",
		ram_block1a_108.port_b_data_width = 4,
		ram_block1a_108.port_b_first_address = 26624,
		ram_block1a_108.port_b_first_bit_number = 4,
		ram_block1a_108.port_b_last_address = 28671,
		ram_block1a_108.port_b_logical_ram_depth = 32768,
		ram_block1a_108.port_b_logical_ram_width = 32,
		ram_block1a_108.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_108.port_b_read_enable_clock = "clock1",
		ram_block1a_108.port_b_write_enable_clock = "clock1",
		ram_block1a_108.power_up_uninitialized = "true",
		ram_block1a_108.ram_block_type = "AUTO",
		ram_block1a_108.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_109
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[13]),
	.ena1(wire_rden_decode_b_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_109portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[13]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[29], data_b[21], data_b[13], data_b[5]}),
	.portbdataout(wire_ram_block1a_109portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[13])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_109.clk0_core_clock_enable = "ena0",
		ram_block1a_109.clk0_input_clock_enable = "none",
		ram_block1a_109.clk0_output_clock_enable = "none",
		ram_block1a_109.clk1_core_clock_enable = "ena1",
		ram_block1a_109.clk1_input_clock_enable = "none",
		ram_block1a_109.clk1_output_clock_enable = "none",
		ram_block1a_109.connectivity_checking = "OFF",
		ram_block1a_109.data_interleave_offset_in_bits = 8,
		ram_block1a_109.data_interleave_width_in_bits = 1,
		ram_block1a_109.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_109.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_109.operation_mode = "bidir_dual_port",
		ram_block1a_109.port_a_address_width = 13,
		ram_block1a_109.port_a_data_out_clear = "none",
		ram_block1a_109.port_a_data_out_clock = "clock0",
		ram_block1a_109.port_a_data_width = 1,
		ram_block1a_109.port_a_first_address = 106496,
		ram_block1a_109.port_a_first_bit_number = 5,
		ram_block1a_109.port_a_last_address = 114687,
		ram_block1a_109.port_a_logical_ram_depth = 131072,
		ram_block1a_109.port_a_logical_ram_width = 8,
		ram_block1a_109.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_109.port_b_address_clock = "clock1",
		ram_block1a_109.port_b_address_width = 11,
		ram_block1a_109.port_b_data_in_clock = "clock1",
		ram_block1a_109.port_b_data_out_clear = "none",
		ram_block1a_109.port_b_data_out_clock = "clock1",
		ram_block1a_109.port_b_data_width = 4,
		ram_block1a_109.port_b_first_address = 26624,
		ram_block1a_109.port_b_first_bit_number = 5,
		ram_block1a_109.port_b_last_address = 28671,
		ram_block1a_109.port_b_logical_ram_depth = 32768,
		ram_block1a_109.port_b_logical_ram_width = 32,
		ram_block1a_109.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_109.port_b_read_enable_clock = "clock1",
		ram_block1a_109.port_b_write_enable_clock = "clock1",
		ram_block1a_109.power_up_uninitialized = "true",
		ram_block1a_109.ram_block_type = "AUTO",
		ram_block1a_109.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_110
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[13]),
	.ena1(wire_rden_decode_b_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_110portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[13]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[30], data_b[22], data_b[14], data_b[6]}),
	.portbdataout(wire_ram_block1a_110portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[13])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_110.clk0_core_clock_enable = "ena0",
		ram_block1a_110.clk0_input_clock_enable = "none",
		ram_block1a_110.clk0_output_clock_enable = "none",
		ram_block1a_110.clk1_core_clock_enable = "ena1",
		ram_block1a_110.clk1_input_clock_enable = "none",
		ram_block1a_110.clk1_output_clock_enable = "none",
		ram_block1a_110.connectivity_checking = "OFF",
		ram_block1a_110.data_interleave_offset_in_bits = 8,
		ram_block1a_110.data_interleave_width_in_bits = 1,
		ram_block1a_110.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_110.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_110.operation_mode = "bidir_dual_port",
		ram_block1a_110.port_a_address_width = 13,
		ram_block1a_110.port_a_data_out_clear = "none",
		ram_block1a_110.port_a_data_out_clock = "clock0",
		ram_block1a_110.port_a_data_width = 1,
		ram_block1a_110.port_a_first_address = 106496,
		ram_block1a_110.port_a_first_bit_number = 6,
		ram_block1a_110.port_a_last_address = 114687,
		ram_block1a_110.port_a_logical_ram_depth = 131072,
		ram_block1a_110.port_a_logical_ram_width = 8,
		ram_block1a_110.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_110.port_b_address_clock = "clock1",
		ram_block1a_110.port_b_address_width = 11,
		ram_block1a_110.port_b_data_in_clock = "clock1",
		ram_block1a_110.port_b_data_out_clear = "none",
		ram_block1a_110.port_b_data_out_clock = "clock1",
		ram_block1a_110.port_b_data_width = 4,
		ram_block1a_110.port_b_first_address = 26624,
		ram_block1a_110.port_b_first_bit_number = 6,
		ram_block1a_110.port_b_last_address = 28671,
		ram_block1a_110.port_b_logical_ram_depth = 32768,
		ram_block1a_110.port_b_logical_ram_width = 32,
		ram_block1a_110.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_110.port_b_read_enable_clock = "clock1",
		ram_block1a_110.port_b_write_enable_clock = "clock1",
		ram_block1a_110.power_up_uninitialized = "true",
		ram_block1a_110.ram_block_type = "AUTO",
		ram_block1a_110.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_111
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[13]),
	.ena1(wire_rden_decode_b_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_111portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[13]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[31], data_b[23], data_b[15], data_b[7]}),
	.portbdataout(wire_ram_block1a_111portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[13])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_111.clk0_core_clock_enable = "ena0",
		ram_block1a_111.clk0_input_clock_enable = "none",
		ram_block1a_111.clk0_output_clock_enable = "none",
		ram_block1a_111.clk1_core_clock_enable = "ena1",
		ram_block1a_111.clk1_input_clock_enable = "none",
		ram_block1a_111.clk1_output_clock_enable = "none",
		ram_block1a_111.connectivity_checking = "OFF",
		ram_block1a_111.data_interleave_offset_in_bits = 8,
		ram_block1a_111.data_interleave_width_in_bits = 1,
		ram_block1a_111.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_111.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_111.operation_mode = "bidir_dual_port",
		ram_block1a_111.port_a_address_width = 13,
		ram_block1a_111.port_a_data_out_clear = "none",
		ram_block1a_111.port_a_data_out_clock = "clock0",
		ram_block1a_111.port_a_data_width = 1,
		ram_block1a_111.port_a_first_address = 106496,
		ram_block1a_111.port_a_first_bit_number = 7,
		ram_block1a_111.port_a_last_address = 114687,
		ram_block1a_111.port_a_logical_ram_depth = 131072,
		ram_block1a_111.port_a_logical_ram_width = 8,
		ram_block1a_111.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_111.port_b_address_clock = "clock1",
		ram_block1a_111.port_b_address_width = 11,
		ram_block1a_111.port_b_data_in_clock = "clock1",
		ram_block1a_111.port_b_data_out_clear = "none",
		ram_block1a_111.port_b_data_out_clock = "clock1",
		ram_block1a_111.port_b_data_width = 4,
		ram_block1a_111.port_b_first_address = 26624,
		ram_block1a_111.port_b_first_bit_number = 7,
		ram_block1a_111.port_b_last_address = 28671,
		ram_block1a_111.port_b_logical_ram_depth = 32768,
		ram_block1a_111.port_b_logical_ram_width = 32,
		ram_block1a_111.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_111.port_b_read_enable_clock = "clock1",
		ram_block1a_111.port_b_write_enable_clock = "clock1",
		ram_block1a_111.power_up_uninitialized = "true",
		ram_block1a_111.ram_block_type = "AUTO",
		ram_block1a_111.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_112
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[14]),
	.ena1(wire_rden_decode_b_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_112portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[14]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[24], data_b[16], data_b[8], data_b[0]}),
	.portbdataout(wire_ram_block1a_112portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[14])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_112.clk0_core_clock_enable = "ena0",
		ram_block1a_112.clk0_input_clock_enable = "none",
		ram_block1a_112.clk0_output_clock_enable = "none",
		ram_block1a_112.clk1_core_clock_enable = "ena1",
		ram_block1a_112.clk1_input_clock_enable = "none",
		ram_block1a_112.clk1_output_clock_enable = "none",
		ram_block1a_112.connectivity_checking = "OFF",
		ram_block1a_112.data_interleave_offset_in_bits = 8,
		ram_block1a_112.data_interleave_width_in_bits = 1,
		ram_block1a_112.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_112.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_112.operation_mode = "bidir_dual_port",
		ram_block1a_112.port_a_address_width = 13,
		ram_block1a_112.port_a_data_out_clear = "none",
		ram_block1a_112.port_a_data_out_clock = "clock0",
		ram_block1a_112.port_a_data_width = 1,
		ram_block1a_112.port_a_first_address = 114688,
		ram_block1a_112.port_a_first_bit_number = 0,
		ram_block1a_112.port_a_last_address = 122879,
		ram_block1a_112.port_a_logical_ram_depth = 131072,
		ram_block1a_112.port_a_logical_ram_width = 8,
		ram_block1a_112.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_112.port_b_address_clock = "clock1",
		ram_block1a_112.port_b_address_width = 11,
		ram_block1a_112.port_b_data_in_clock = "clock1",
		ram_block1a_112.port_b_data_out_clear = "none",
		ram_block1a_112.port_b_data_out_clock = "clock1",
		ram_block1a_112.port_b_data_width = 4,
		ram_block1a_112.port_b_first_address = 28672,
		ram_block1a_112.port_b_first_bit_number = 0,
		ram_block1a_112.port_b_last_address = 30719,
		ram_block1a_112.port_b_logical_ram_depth = 32768,
		ram_block1a_112.port_b_logical_ram_width = 32,
		ram_block1a_112.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_112.port_b_read_enable_clock = "clock1",
		ram_block1a_112.port_b_write_enable_clock = "clock1",
		ram_block1a_112.power_up_uninitialized = "true",
		ram_block1a_112.ram_block_type = "AUTO",
		ram_block1a_112.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_113
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[14]),
	.ena1(wire_rden_decode_b_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_113portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[14]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[25], data_b[17], data_b[9], data_b[1]}),
	.portbdataout(wire_ram_block1a_113portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[14])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_113.clk0_core_clock_enable = "ena0",
		ram_block1a_113.clk0_input_clock_enable = "none",
		ram_block1a_113.clk0_output_clock_enable = "none",
		ram_block1a_113.clk1_core_clock_enable = "ena1",
		ram_block1a_113.clk1_input_clock_enable = "none",
		ram_block1a_113.clk1_output_clock_enable = "none",
		ram_block1a_113.connectivity_checking = "OFF",
		ram_block1a_113.data_interleave_offset_in_bits = 8,
		ram_block1a_113.data_interleave_width_in_bits = 1,
		ram_block1a_113.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_113.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_113.operation_mode = "bidir_dual_port",
		ram_block1a_113.port_a_address_width = 13,
		ram_block1a_113.port_a_data_out_clear = "none",
		ram_block1a_113.port_a_data_out_clock = "clock0",
		ram_block1a_113.port_a_data_width = 1,
		ram_block1a_113.port_a_first_address = 114688,
		ram_block1a_113.port_a_first_bit_number = 1,
		ram_block1a_113.port_a_last_address = 122879,
		ram_block1a_113.port_a_logical_ram_depth = 131072,
		ram_block1a_113.port_a_logical_ram_width = 8,
		ram_block1a_113.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_113.port_b_address_clock = "clock1",
		ram_block1a_113.port_b_address_width = 11,
		ram_block1a_113.port_b_data_in_clock = "clock1",
		ram_block1a_113.port_b_data_out_clear = "none",
		ram_block1a_113.port_b_data_out_clock = "clock1",
		ram_block1a_113.port_b_data_width = 4,
		ram_block1a_113.port_b_first_address = 28672,
		ram_block1a_113.port_b_first_bit_number = 1,
		ram_block1a_113.port_b_last_address = 30719,
		ram_block1a_113.port_b_logical_ram_depth = 32768,
		ram_block1a_113.port_b_logical_ram_width = 32,
		ram_block1a_113.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_113.port_b_read_enable_clock = "clock1",
		ram_block1a_113.port_b_write_enable_clock = "clock1",
		ram_block1a_113.power_up_uninitialized = "true",
		ram_block1a_113.ram_block_type = "AUTO",
		ram_block1a_113.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_114
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[14]),
	.ena1(wire_rden_decode_b_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_114portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[14]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[26], data_b[18], data_b[10], data_b[2]}),
	.portbdataout(wire_ram_block1a_114portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[14])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_114.clk0_core_clock_enable = "ena0",
		ram_block1a_114.clk0_input_clock_enable = "none",
		ram_block1a_114.clk0_output_clock_enable = "none",
		ram_block1a_114.clk1_core_clock_enable = "ena1",
		ram_block1a_114.clk1_input_clock_enable = "none",
		ram_block1a_114.clk1_output_clock_enable = "none",
		ram_block1a_114.connectivity_checking = "OFF",
		ram_block1a_114.data_interleave_offset_in_bits = 8,
		ram_block1a_114.data_interleave_width_in_bits = 1,
		ram_block1a_114.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_114.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_114.operation_mode = "bidir_dual_port",
		ram_block1a_114.port_a_address_width = 13,
		ram_block1a_114.port_a_data_out_clear = "none",
		ram_block1a_114.port_a_data_out_clock = "clock0",
		ram_block1a_114.port_a_data_width = 1,
		ram_block1a_114.port_a_first_address = 114688,
		ram_block1a_114.port_a_first_bit_number = 2,
		ram_block1a_114.port_a_last_address = 122879,
		ram_block1a_114.port_a_logical_ram_depth = 131072,
		ram_block1a_114.port_a_logical_ram_width = 8,
		ram_block1a_114.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_114.port_b_address_clock = "clock1",
		ram_block1a_114.port_b_address_width = 11,
		ram_block1a_114.port_b_data_in_clock = "clock1",
		ram_block1a_114.port_b_data_out_clear = "none",
		ram_block1a_114.port_b_data_out_clock = "clock1",
		ram_block1a_114.port_b_data_width = 4,
		ram_block1a_114.port_b_first_address = 28672,
		ram_block1a_114.port_b_first_bit_number = 2,
		ram_block1a_114.port_b_last_address = 30719,
		ram_block1a_114.port_b_logical_ram_depth = 32768,
		ram_block1a_114.port_b_logical_ram_width = 32,
		ram_block1a_114.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_114.port_b_read_enable_clock = "clock1",
		ram_block1a_114.port_b_write_enable_clock = "clock1",
		ram_block1a_114.power_up_uninitialized = "true",
		ram_block1a_114.ram_block_type = "AUTO",
		ram_block1a_114.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_115
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[14]),
	.ena1(wire_rden_decode_b_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_115portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[14]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[27], data_b[19], data_b[11], data_b[3]}),
	.portbdataout(wire_ram_block1a_115portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[14])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_115.clk0_core_clock_enable = "ena0",
		ram_block1a_115.clk0_input_clock_enable = "none",
		ram_block1a_115.clk0_output_clock_enable = "none",
		ram_block1a_115.clk1_core_clock_enable = "ena1",
		ram_block1a_115.clk1_input_clock_enable = "none",
		ram_block1a_115.clk1_output_clock_enable = "none",
		ram_block1a_115.connectivity_checking = "OFF",
		ram_block1a_115.data_interleave_offset_in_bits = 8,
		ram_block1a_115.data_interleave_width_in_bits = 1,
		ram_block1a_115.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_115.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_115.operation_mode = "bidir_dual_port",
		ram_block1a_115.port_a_address_width = 13,
		ram_block1a_115.port_a_data_out_clear = "none",
		ram_block1a_115.port_a_data_out_clock = "clock0",
		ram_block1a_115.port_a_data_width = 1,
		ram_block1a_115.port_a_first_address = 114688,
		ram_block1a_115.port_a_first_bit_number = 3,
		ram_block1a_115.port_a_last_address = 122879,
		ram_block1a_115.port_a_logical_ram_depth = 131072,
		ram_block1a_115.port_a_logical_ram_width = 8,
		ram_block1a_115.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_115.port_b_address_clock = "clock1",
		ram_block1a_115.port_b_address_width = 11,
		ram_block1a_115.port_b_data_in_clock = "clock1",
		ram_block1a_115.port_b_data_out_clear = "none",
		ram_block1a_115.port_b_data_out_clock = "clock1",
		ram_block1a_115.port_b_data_width = 4,
		ram_block1a_115.port_b_first_address = 28672,
		ram_block1a_115.port_b_first_bit_number = 3,
		ram_block1a_115.port_b_last_address = 30719,
		ram_block1a_115.port_b_logical_ram_depth = 32768,
		ram_block1a_115.port_b_logical_ram_width = 32,
		ram_block1a_115.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_115.port_b_read_enable_clock = "clock1",
		ram_block1a_115.port_b_write_enable_clock = "clock1",
		ram_block1a_115.power_up_uninitialized = "true",
		ram_block1a_115.ram_block_type = "AUTO",
		ram_block1a_115.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_116
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[14]),
	.ena1(wire_rden_decode_b_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_116portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[14]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[28], data_b[20], data_b[12], data_b[4]}),
	.portbdataout(wire_ram_block1a_116portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[14])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_116.clk0_core_clock_enable = "ena0",
		ram_block1a_116.clk0_input_clock_enable = "none",
		ram_block1a_116.clk0_output_clock_enable = "none",
		ram_block1a_116.clk1_core_clock_enable = "ena1",
		ram_block1a_116.clk1_input_clock_enable = "none",
		ram_block1a_116.clk1_output_clock_enable = "none",
		ram_block1a_116.connectivity_checking = "OFF",
		ram_block1a_116.data_interleave_offset_in_bits = 8,
		ram_block1a_116.data_interleave_width_in_bits = 1,
		ram_block1a_116.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_116.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_116.operation_mode = "bidir_dual_port",
		ram_block1a_116.port_a_address_width = 13,
		ram_block1a_116.port_a_data_out_clear = "none",
		ram_block1a_116.port_a_data_out_clock = "clock0",
		ram_block1a_116.port_a_data_width = 1,
		ram_block1a_116.port_a_first_address = 114688,
		ram_block1a_116.port_a_first_bit_number = 4,
		ram_block1a_116.port_a_last_address = 122879,
		ram_block1a_116.port_a_logical_ram_depth = 131072,
		ram_block1a_116.port_a_logical_ram_width = 8,
		ram_block1a_116.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_116.port_b_address_clock = "clock1",
		ram_block1a_116.port_b_address_width = 11,
		ram_block1a_116.port_b_data_in_clock = "clock1",
		ram_block1a_116.port_b_data_out_clear = "none",
		ram_block1a_116.port_b_data_out_clock = "clock1",
		ram_block1a_116.port_b_data_width = 4,
		ram_block1a_116.port_b_first_address = 28672,
		ram_block1a_116.port_b_first_bit_number = 4,
		ram_block1a_116.port_b_last_address = 30719,
		ram_block1a_116.port_b_logical_ram_depth = 32768,
		ram_block1a_116.port_b_logical_ram_width = 32,
		ram_block1a_116.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_116.port_b_read_enable_clock = "clock1",
		ram_block1a_116.port_b_write_enable_clock = "clock1",
		ram_block1a_116.power_up_uninitialized = "true",
		ram_block1a_116.ram_block_type = "AUTO",
		ram_block1a_116.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_117
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[14]),
	.ena1(wire_rden_decode_b_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_117portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[14]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[29], data_b[21], data_b[13], data_b[5]}),
	.portbdataout(wire_ram_block1a_117portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[14])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_117.clk0_core_clock_enable = "ena0",
		ram_block1a_117.clk0_input_clock_enable = "none",
		ram_block1a_117.clk0_output_clock_enable = "none",
		ram_block1a_117.clk1_core_clock_enable = "ena1",
		ram_block1a_117.clk1_input_clock_enable = "none",
		ram_block1a_117.clk1_output_clock_enable = "none",
		ram_block1a_117.connectivity_checking = "OFF",
		ram_block1a_117.data_interleave_offset_in_bits = 8,
		ram_block1a_117.data_interleave_width_in_bits = 1,
		ram_block1a_117.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_117.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_117.operation_mode = "bidir_dual_port",
		ram_block1a_117.port_a_address_width = 13,
		ram_block1a_117.port_a_data_out_clear = "none",
		ram_block1a_117.port_a_data_out_clock = "clock0",
		ram_block1a_117.port_a_data_width = 1,
		ram_block1a_117.port_a_first_address = 114688,
		ram_block1a_117.port_a_first_bit_number = 5,
		ram_block1a_117.port_a_last_address = 122879,
		ram_block1a_117.port_a_logical_ram_depth = 131072,
		ram_block1a_117.port_a_logical_ram_width = 8,
		ram_block1a_117.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_117.port_b_address_clock = "clock1",
		ram_block1a_117.port_b_address_width = 11,
		ram_block1a_117.port_b_data_in_clock = "clock1",
		ram_block1a_117.port_b_data_out_clear = "none",
		ram_block1a_117.port_b_data_out_clock = "clock1",
		ram_block1a_117.port_b_data_width = 4,
		ram_block1a_117.port_b_first_address = 28672,
		ram_block1a_117.port_b_first_bit_number = 5,
		ram_block1a_117.port_b_last_address = 30719,
		ram_block1a_117.port_b_logical_ram_depth = 32768,
		ram_block1a_117.port_b_logical_ram_width = 32,
		ram_block1a_117.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_117.port_b_read_enable_clock = "clock1",
		ram_block1a_117.port_b_write_enable_clock = "clock1",
		ram_block1a_117.power_up_uninitialized = "true",
		ram_block1a_117.ram_block_type = "AUTO",
		ram_block1a_117.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_118
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[14]),
	.ena1(wire_rden_decode_b_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_118portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[14]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[30], data_b[22], data_b[14], data_b[6]}),
	.portbdataout(wire_ram_block1a_118portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[14])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_118.clk0_core_clock_enable = "ena0",
		ram_block1a_118.clk0_input_clock_enable = "none",
		ram_block1a_118.clk0_output_clock_enable = "none",
		ram_block1a_118.clk1_core_clock_enable = "ena1",
		ram_block1a_118.clk1_input_clock_enable = "none",
		ram_block1a_118.clk1_output_clock_enable = "none",
		ram_block1a_118.connectivity_checking = "OFF",
		ram_block1a_118.data_interleave_offset_in_bits = 8,
		ram_block1a_118.data_interleave_width_in_bits = 1,
		ram_block1a_118.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_118.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_118.operation_mode = "bidir_dual_port",
		ram_block1a_118.port_a_address_width = 13,
		ram_block1a_118.port_a_data_out_clear = "none",
		ram_block1a_118.port_a_data_out_clock = "clock0",
		ram_block1a_118.port_a_data_width = 1,
		ram_block1a_118.port_a_first_address = 114688,
		ram_block1a_118.port_a_first_bit_number = 6,
		ram_block1a_118.port_a_last_address = 122879,
		ram_block1a_118.port_a_logical_ram_depth = 131072,
		ram_block1a_118.port_a_logical_ram_width = 8,
		ram_block1a_118.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_118.port_b_address_clock = "clock1",
		ram_block1a_118.port_b_address_width = 11,
		ram_block1a_118.port_b_data_in_clock = "clock1",
		ram_block1a_118.port_b_data_out_clear = "none",
		ram_block1a_118.port_b_data_out_clock = "clock1",
		ram_block1a_118.port_b_data_width = 4,
		ram_block1a_118.port_b_first_address = 28672,
		ram_block1a_118.port_b_first_bit_number = 6,
		ram_block1a_118.port_b_last_address = 30719,
		ram_block1a_118.port_b_logical_ram_depth = 32768,
		ram_block1a_118.port_b_logical_ram_width = 32,
		ram_block1a_118.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_118.port_b_read_enable_clock = "clock1",
		ram_block1a_118.port_b_write_enable_clock = "clock1",
		ram_block1a_118.power_up_uninitialized = "true",
		ram_block1a_118.ram_block_type = "AUTO",
		ram_block1a_118.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_119
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[14]),
	.ena1(wire_rden_decode_b_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_119portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[14]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[31], data_b[23], data_b[15], data_b[7]}),
	.portbdataout(wire_ram_block1a_119portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[14])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_119.clk0_core_clock_enable = "ena0",
		ram_block1a_119.clk0_input_clock_enable = "none",
		ram_block1a_119.clk0_output_clock_enable = "none",
		ram_block1a_119.clk1_core_clock_enable = "ena1",
		ram_block1a_119.clk1_input_clock_enable = "none",
		ram_block1a_119.clk1_output_clock_enable = "none",
		ram_block1a_119.connectivity_checking = "OFF",
		ram_block1a_119.data_interleave_offset_in_bits = 8,
		ram_block1a_119.data_interleave_width_in_bits = 1,
		ram_block1a_119.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_119.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_119.operation_mode = "bidir_dual_port",
		ram_block1a_119.port_a_address_width = 13,
		ram_block1a_119.port_a_data_out_clear = "none",
		ram_block1a_119.port_a_data_out_clock = "clock0",
		ram_block1a_119.port_a_data_width = 1,
		ram_block1a_119.port_a_first_address = 114688,
		ram_block1a_119.port_a_first_bit_number = 7,
		ram_block1a_119.port_a_last_address = 122879,
		ram_block1a_119.port_a_logical_ram_depth = 131072,
		ram_block1a_119.port_a_logical_ram_width = 8,
		ram_block1a_119.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_119.port_b_address_clock = "clock1",
		ram_block1a_119.port_b_address_width = 11,
		ram_block1a_119.port_b_data_in_clock = "clock1",
		ram_block1a_119.port_b_data_out_clear = "none",
		ram_block1a_119.port_b_data_out_clock = "clock1",
		ram_block1a_119.port_b_data_width = 4,
		ram_block1a_119.port_b_first_address = 28672,
		ram_block1a_119.port_b_first_bit_number = 7,
		ram_block1a_119.port_b_last_address = 30719,
		ram_block1a_119.port_b_logical_ram_depth = 32768,
		ram_block1a_119.port_b_logical_ram_width = 32,
		ram_block1a_119.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_119.port_b_read_enable_clock = "clock1",
		ram_block1a_119.port_b_write_enable_clock = "clock1",
		ram_block1a_119.power_up_uninitialized = "true",
		ram_block1a_119.ram_block_type = "AUTO",
		ram_block1a_119.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_120
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[15]),
	.ena1(wire_rden_decode_b_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_120portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[15]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[24], data_b[16], data_b[8], data_b[0]}),
	.portbdataout(wire_ram_block1a_120portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[15])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_120.clk0_core_clock_enable = "ena0",
		ram_block1a_120.clk0_input_clock_enable = "none",
		ram_block1a_120.clk0_output_clock_enable = "none",
		ram_block1a_120.clk1_core_clock_enable = "ena1",
		ram_block1a_120.clk1_input_clock_enable = "none",
		ram_block1a_120.clk1_output_clock_enable = "none",
		ram_block1a_120.connectivity_checking = "OFF",
		ram_block1a_120.data_interleave_offset_in_bits = 8,
		ram_block1a_120.data_interleave_width_in_bits = 1,
		ram_block1a_120.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_120.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_120.operation_mode = "bidir_dual_port",
		ram_block1a_120.port_a_address_width = 13,
		ram_block1a_120.port_a_data_out_clear = "none",
		ram_block1a_120.port_a_data_out_clock = "clock0",
		ram_block1a_120.port_a_data_width = 1,
		ram_block1a_120.port_a_first_address = 122880,
		ram_block1a_120.port_a_first_bit_number = 0,
		ram_block1a_120.port_a_last_address = 131071,
		ram_block1a_120.port_a_logical_ram_depth = 131072,
		ram_block1a_120.port_a_logical_ram_width = 8,
		ram_block1a_120.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_120.port_b_address_clock = "clock1",
		ram_block1a_120.port_b_address_width = 11,
		ram_block1a_120.port_b_data_in_clock = "clock1",
		ram_block1a_120.port_b_data_out_clear = "none",
		ram_block1a_120.port_b_data_out_clock = "clock1",
		ram_block1a_120.port_b_data_width = 4,
		ram_block1a_120.port_b_first_address = 30720,
		ram_block1a_120.port_b_first_bit_number = 0,
		ram_block1a_120.port_b_last_address = 32767,
		ram_block1a_120.port_b_logical_ram_depth = 32768,
		ram_block1a_120.port_b_logical_ram_width = 32,
		ram_block1a_120.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_120.port_b_read_enable_clock = "clock1",
		ram_block1a_120.port_b_write_enable_clock = "clock1",
		ram_block1a_120.power_up_uninitialized = "true",
		ram_block1a_120.ram_block_type = "AUTO",
		ram_block1a_120.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_121
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[15]),
	.ena1(wire_rden_decode_b_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_121portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[15]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[25], data_b[17], data_b[9], data_b[1]}),
	.portbdataout(wire_ram_block1a_121portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[15])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_121.clk0_core_clock_enable = "ena0",
		ram_block1a_121.clk0_input_clock_enable = "none",
		ram_block1a_121.clk0_output_clock_enable = "none",
		ram_block1a_121.clk1_core_clock_enable = "ena1",
		ram_block1a_121.clk1_input_clock_enable = "none",
		ram_block1a_121.clk1_output_clock_enable = "none",
		ram_block1a_121.connectivity_checking = "OFF",
		ram_block1a_121.data_interleave_offset_in_bits = 8,
		ram_block1a_121.data_interleave_width_in_bits = 1,
		ram_block1a_121.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_121.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_121.operation_mode = "bidir_dual_port",
		ram_block1a_121.port_a_address_width = 13,
		ram_block1a_121.port_a_data_out_clear = "none",
		ram_block1a_121.port_a_data_out_clock = "clock0",
		ram_block1a_121.port_a_data_width = 1,
		ram_block1a_121.port_a_first_address = 122880,
		ram_block1a_121.port_a_first_bit_number = 1,
		ram_block1a_121.port_a_last_address = 131071,
		ram_block1a_121.port_a_logical_ram_depth = 131072,
		ram_block1a_121.port_a_logical_ram_width = 8,
		ram_block1a_121.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_121.port_b_address_clock = "clock1",
		ram_block1a_121.port_b_address_width = 11,
		ram_block1a_121.port_b_data_in_clock = "clock1",
		ram_block1a_121.port_b_data_out_clear = "none",
		ram_block1a_121.port_b_data_out_clock = "clock1",
		ram_block1a_121.port_b_data_width = 4,
		ram_block1a_121.port_b_first_address = 30720,
		ram_block1a_121.port_b_first_bit_number = 1,
		ram_block1a_121.port_b_last_address = 32767,
		ram_block1a_121.port_b_logical_ram_depth = 32768,
		ram_block1a_121.port_b_logical_ram_width = 32,
		ram_block1a_121.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_121.port_b_read_enable_clock = "clock1",
		ram_block1a_121.port_b_write_enable_clock = "clock1",
		ram_block1a_121.power_up_uninitialized = "true",
		ram_block1a_121.ram_block_type = "AUTO",
		ram_block1a_121.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_122
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[15]),
	.ena1(wire_rden_decode_b_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_122portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[15]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[26], data_b[18], data_b[10], data_b[2]}),
	.portbdataout(wire_ram_block1a_122portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[15])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_122.clk0_core_clock_enable = "ena0",
		ram_block1a_122.clk0_input_clock_enable = "none",
		ram_block1a_122.clk0_output_clock_enable = "none",
		ram_block1a_122.clk1_core_clock_enable = "ena1",
		ram_block1a_122.clk1_input_clock_enable = "none",
		ram_block1a_122.clk1_output_clock_enable = "none",
		ram_block1a_122.connectivity_checking = "OFF",
		ram_block1a_122.data_interleave_offset_in_bits = 8,
		ram_block1a_122.data_interleave_width_in_bits = 1,
		ram_block1a_122.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_122.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_122.operation_mode = "bidir_dual_port",
		ram_block1a_122.port_a_address_width = 13,
		ram_block1a_122.port_a_data_out_clear = "none",
		ram_block1a_122.port_a_data_out_clock = "clock0",
		ram_block1a_122.port_a_data_width = 1,
		ram_block1a_122.port_a_first_address = 122880,
		ram_block1a_122.port_a_first_bit_number = 2,
		ram_block1a_122.port_a_last_address = 131071,
		ram_block1a_122.port_a_logical_ram_depth = 131072,
		ram_block1a_122.port_a_logical_ram_width = 8,
		ram_block1a_122.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_122.port_b_address_clock = "clock1",
		ram_block1a_122.port_b_address_width = 11,
		ram_block1a_122.port_b_data_in_clock = "clock1",
		ram_block1a_122.port_b_data_out_clear = "none",
		ram_block1a_122.port_b_data_out_clock = "clock1",
		ram_block1a_122.port_b_data_width = 4,
		ram_block1a_122.port_b_first_address = 30720,
		ram_block1a_122.port_b_first_bit_number = 2,
		ram_block1a_122.port_b_last_address = 32767,
		ram_block1a_122.port_b_logical_ram_depth = 32768,
		ram_block1a_122.port_b_logical_ram_width = 32,
		ram_block1a_122.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_122.port_b_read_enable_clock = "clock1",
		ram_block1a_122.port_b_write_enable_clock = "clock1",
		ram_block1a_122.power_up_uninitialized = "true",
		ram_block1a_122.ram_block_type = "AUTO",
		ram_block1a_122.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_123
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[15]),
	.ena1(wire_rden_decode_b_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_123portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[15]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[27], data_b[19], data_b[11], data_b[3]}),
	.portbdataout(wire_ram_block1a_123portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[15])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_123.clk0_core_clock_enable = "ena0",
		ram_block1a_123.clk0_input_clock_enable = "none",
		ram_block1a_123.clk0_output_clock_enable = "none",
		ram_block1a_123.clk1_core_clock_enable = "ena1",
		ram_block1a_123.clk1_input_clock_enable = "none",
		ram_block1a_123.clk1_output_clock_enable = "none",
		ram_block1a_123.connectivity_checking = "OFF",
		ram_block1a_123.data_interleave_offset_in_bits = 8,
		ram_block1a_123.data_interleave_width_in_bits = 1,
		ram_block1a_123.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_123.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_123.operation_mode = "bidir_dual_port",
		ram_block1a_123.port_a_address_width = 13,
		ram_block1a_123.port_a_data_out_clear = "none",
		ram_block1a_123.port_a_data_out_clock = "clock0",
		ram_block1a_123.port_a_data_width = 1,
		ram_block1a_123.port_a_first_address = 122880,
		ram_block1a_123.port_a_first_bit_number = 3,
		ram_block1a_123.port_a_last_address = 131071,
		ram_block1a_123.port_a_logical_ram_depth = 131072,
		ram_block1a_123.port_a_logical_ram_width = 8,
		ram_block1a_123.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_123.port_b_address_clock = "clock1",
		ram_block1a_123.port_b_address_width = 11,
		ram_block1a_123.port_b_data_in_clock = "clock1",
		ram_block1a_123.port_b_data_out_clear = "none",
		ram_block1a_123.port_b_data_out_clock = "clock1",
		ram_block1a_123.port_b_data_width = 4,
		ram_block1a_123.port_b_first_address = 30720,
		ram_block1a_123.port_b_first_bit_number = 3,
		ram_block1a_123.port_b_last_address = 32767,
		ram_block1a_123.port_b_logical_ram_depth = 32768,
		ram_block1a_123.port_b_logical_ram_width = 32,
		ram_block1a_123.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_123.port_b_read_enable_clock = "clock1",
		ram_block1a_123.port_b_write_enable_clock = "clock1",
		ram_block1a_123.power_up_uninitialized = "true",
		ram_block1a_123.ram_block_type = "AUTO",
		ram_block1a_123.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_124
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[15]),
	.ena1(wire_rden_decode_b_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_124portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[15]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[28], data_b[20], data_b[12], data_b[4]}),
	.portbdataout(wire_ram_block1a_124portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[15])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_124.clk0_core_clock_enable = "ena0",
		ram_block1a_124.clk0_input_clock_enable = "none",
		ram_block1a_124.clk0_output_clock_enable = "none",
		ram_block1a_124.clk1_core_clock_enable = "ena1",
		ram_block1a_124.clk1_input_clock_enable = "none",
		ram_block1a_124.clk1_output_clock_enable = "none",
		ram_block1a_124.connectivity_checking = "OFF",
		ram_block1a_124.data_interleave_offset_in_bits = 8,
		ram_block1a_124.data_interleave_width_in_bits = 1,
		ram_block1a_124.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_124.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_124.operation_mode = "bidir_dual_port",
		ram_block1a_124.port_a_address_width = 13,
		ram_block1a_124.port_a_data_out_clear = "none",
		ram_block1a_124.port_a_data_out_clock = "clock0",
		ram_block1a_124.port_a_data_width = 1,
		ram_block1a_124.port_a_first_address = 122880,
		ram_block1a_124.port_a_first_bit_number = 4,
		ram_block1a_124.port_a_last_address = 131071,
		ram_block1a_124.port_a_logical_ram_depth = 131072,
		ram_block1a_124.port_a_logical_ram_width = 8,
		ram_block1a_124.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_124.port_b_address_clock = "clock1",
		ram_block1a_124.port_b_address_width = 11,
		ram_block1a_124.port_b_data_in_clock = "clock1",
		ram_block1a_124.port_b_data_out_clear = "none",
		ram_block1a_124.port_b_data_out_clock = "clock1",
		ram_block1a_124.port_b_data_width = 4,
		ram_block1a_124.port_b_first_address = 30720,
		ram_block1a_124.port_b_first_bit_number = 4,
		ram_block1a_124.port_b_last_address = 32767,
		ram_block1a_124.port_b_logical_ram_depth = 32768,
		ram_block1a_124.port_b_logical_ram_width = 32,
		ram_block1a_124.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_124.port_b_read_enable_clock = "clock1",
		ram_block1a_124.port_b_write_enable_clock = "clock1",
		ram_block1a_124.power_up_uninitialized = "true",
		ram_block1a_124.ram_block_type = "AUTO",
		ram_block1a_124.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_125
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[15]),
	.ena1(wire_rden_decode_b_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_125portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[15]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[29], data_b[21], data_b[13], data_b[5]}),
	.portbdataout(wire_ram_block1a_125portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[15])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_125.clk0_core_clock_enable = "ena0",
		ram_block1a_125.clk0_input_clock_enable = "none",
		ram_block1a_125.clk0_output_clock_enable = "none",
		ram_block1a_125.clk1_core_clock_enable = "ena1",
		ram_block1a_125.clk1_input_clock_enable = "none",
		ram_block1a_125.clk1_output_clock_enable = "none",
		ram_block1a_125.connectivity_checking = "OFF",
		ram_block1a_125.data_interleave_offset_in_bits = 8,
		ram_block1a_125.data_interleave_width_in_bits = 1,
		ram_block1a_125.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_125.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_125.operation_mode = "bidir_dual_port",
		ram_block1a_125.port_a_address_width = 13,
		ram_block1a_125.port_a_data_out_clear = "none",
		ram_block1a_125.port_a_data_out_clock = "clock0",
		ram_block1a_125.port_a_data_width = 1,
		ram_block1a_125.port_a_first_address = 122880,
		ram_block1a_125.port_a_first_bit_number = 5,
		ram_block1a_125.port_a_last_address = 131071,
		ram_block1a_125.port_a_logical_ram_depth = 131072,
		ram_block1a_125.port_a_logical_ram_width = 8,
		ram_block1a_125.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_125.port_b_address_clock = "clock1",
		ram_block1a_125.port_b_address_width = 11,
		ram_block1a_125.port_b_data_in_clock = "clock1",
		ram_block1a_125.port_b_data_out_clear = "none",
		ram_block1a_125.port_b_data_out_clock = "clock1",
		ram_block1a_125.port_b_data_width = 4,
		ram_block1a_125.port_b_first_address = 30720,
		ram_block1a_125.port_b_first_bit_number = 5,
		ram_block1a_125.port_b_last_address = 32767,
		ram_block1a_125.port_b_logical_ram_depth = 32768,
		ram_block1a_125.port_b_logical_ram_width = 32,
		ram_block1a_125.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_125.port_b_read_enable_clock = "clock1",
		ram_block1a_125.port_b_write_enable_clock = "clock1",
		ram_block1a_125.power_up_uninitialized = "true",
		ram_block1a_125.ram_block_type = "AUTO",
		ram_block1a_125.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_126
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[15]),
	.ena1(wire_rden_decode_b_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_126portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[15]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[30], data_b[22], data_b[14], data_b[6]}),
	.portbdataout(wire_ram_block1a_126portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[15])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_126.clk0_core_clock_enable = "ena0",
		ram_block1a_126.clk0_input_clock_enable = "none",
		ram_block1a_126.clk0_output_clock_enable = "none",
		ram_block1a_126.clk1_core_clock_enable = "ena1",
		ram_block1a_126.clk1_input_clock_enable = "none",
		ram_block1a_126.clk1_output_clock_enable = "none",
		ram_block1a_126.connectivity_checking = "OFF",
		ram_block1a_126.data_interleave_offset_in_bits = 8,
		ram_block1a_126.data_interleave_width_in_bits = 1,
		ram_block1a_126.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_126.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_126.operation_mode = "bidir_dual_port",
		ram_block1a_126.port_a_address_width = 13,
		ram_block1a_126.port_a_data_out_clear = "none",
		ram_block1a_126.port_a_data_out_clock = "clock0",
		ram_block1a_126.port_a_data_width = 1,
		ram_block1a_126.port_a_first_address = 122880,
		ram_block1a_126.port_a_first_bit_number = 6,
		ram_block1a_126.port_a_last_address = 131071,
		ram_block1a_126.port_a_logical_ram_depth = 131072,
		ram_block1a_126.port_a_logical_ram_width = 8,
		ram_block1a_126.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_126.port_b_address_clock = "clock1",
		ram_block1a_126.port_b_address_width = 11,
		ram_block1a_126.port_b_data_in_clock = "clock1",
		ram_block1a_126.port_b_data_out_clear = "none",
		ram_block1a_126.port_b_data_out_clock = "clock1",
		ram_block1a_126.port_b_data_width = 4,
		ram_block1a_126.port_b_first_address = 30720,
		ram_block1a_126.port_b_first_bit_number = 6,
		ram_block1a_126.port_b_last_address = 32767,
		ram_block1a_126.port_b_logical_ram_depth = 32768,
		ram_block1a_126.port_b_logical_ram_width = 32,
		ram_block1a_126.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_126.port_b_read_enable_clock = "clock1",
		ram_block1a_126.port_b_write_enable_clock = "clock1",
		ram_block1a_126.power_up_uninitialized = "true",
		ram_block1a_126.ram_block_type = "AUTO",
		ram_block1a_126.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_127
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[15]),
	.ena1(wire_rden_decode_b_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_127portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode2_eq[15]),
	.portbaddr({address_b_wire[10:0]}),
	.portbdatain({data_b[31], data_b[23], data_b[15], data_b[7]}),
	.portbdataout(wire_ram_block1a_127portbdataout[3:0]),
	.portbre(rden_b),
	.portbwe(wire_decode3_eq[15])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_127.clk0_core_clock_enable = "ena0",
		ram_block1a_127.clk0_input_clock_enable = "none",
		ram_block1a_127.clk0_output_clock_enable = "none",
		ram_block1a_127.clk1_core_clock_enable = "ena1",
		ram_block1a_127.clk1_input_clock_enable = "none",
		ram_block1a_127.clk1_output_clock_enable = "none",
		ram_block1a_127.connectivity_checking = "OFF",
		ram_block1a_127.data_interleave_offset_in_bits = 8,
		ram_block1a_127.data_interleave_width_in_bits = 1,
		ram_block1a_127.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_127.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_127.operation_mode = "bidir_dual_port",
		ram_block1a_127.port_a_address_width = 13,
		ram_block1a_127.port_a_data_out_clear = "none",
		ram_block1a_127.port_a_data_out_clock = "clock0",
		ram_block1a_127.port_a_data_width = 1,
		ram_block1a_127.port_a_first_address = 122880,
		ram_block1a_127.port_a_first_bit_number = 7,
		ram_block1a_127.port_a_last_address = 131071,
		ram_block1a_127.port_a_logical_ram_depth = 131072,
		ram_block1a_127.port_a_logical_ram_width = 8,
		ram_block1a_127.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_127.port_b_address_clock = "clock1",
		ram_block1a_127.port_b_address_width = 11,
		ram_block1a_127.port_b_data_in_clock = "clock1",
		ram_block1a_127.port_b_data_out_clear = "none",
		ram_block1a_127.port_b_data_out_clock = "clock1",
		ram_block1a_127.port_b_data_width = 4,
		ram_block1a_127.port_b_first_address = 30720,
		ram_block1a_127.port_b_first_bit_number = 7,
		ram_block1a_127.port_b_last_address = 32767,
		ram_block1a_127.port_b_logical_ram_depth = 32768,
		ram_block1a_127.port_b_logical_ram_width = 32,
		ram_block1a_127.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_127.port_b_read_enable_clock = "clock1",
		ram_block1a_127.port_b_write_enable_clock = "clock1",
		ram_block1a_127.power_up_uninitialized = "true",
		ram_block1a_127.ram_block_type = "AUTO",
		ram_block1a_127.lpm_type = "cyclonev_ram_block";
	assign
		address_a_sel = address_a[16:13],
		address_a_wire = address_a,
		address_b_sel = address_b[14:11],
		address_b_wire = address_b,
		q_a = wire_mux4_result,
		q_b = wire_mux5_result,
		w_addr_val_a9w = wren_decode_addr_sel_a,
		w_addr_val_b10w = wren_decode_addr_sel_b,
		w_addr_val_b4w = address_b_wire[14:11],
		wren_decode_addr_sel_a = address_a_wire[16:13],
		wren_decode_addr_sel_b = address_b_wire[14:11];
endmodule //dpram_cart_prg_altsyncram
//VALID FILE


// synopsys translate_off
`timescale 1 ps / 1 ps
// synopsys translate_on
module dpram_cart_prg (
	address_a,
	address_b,
	clock_a,
	clock_b,
	data_a,
	data_b,
	rden_a,
	rden_b,
	wren_a,
	wren_b,
	q_a,
	q_b)/* synthesis synthesis_clearbox = 1 */;

	input	[16:0]  address_a;
	input	[14:0]  address_b;
	input	  clock_a;
	input	  clock_b;
	input	[7:0]  data_a;
	input	[31:0]  data_b;
	input	  rden_a;
	input	  rden_b;
	input	  wren_a;
	input	  wren_b;
	output	[7:0]  q_a;
	output	[31:0]  q_b;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1	  clock_a;
	tri1	  rden_a;
	tri1	  rden_b;
	tri0	  wren_a;
	tri0	  wren_b;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire [7:0] sub_wire0;
	wire [31:0] sub_wire1;
	wire [7:0] q_a = sub_wire0[7:0];
	wire [31:0] q_b = sub_wire1[31:0];

	dpram_cart_prg_altsyncram	dpram_cart_prg_altsyncram_component (
				.address_a (address_a),
				.address_b (address_b),
				.clock0 (clock_a),
				.clock1 (clock_b),
				.data_a (data_a),
				.data_b (data_b),
				.rden_a (rden_a),
				.rden_b (rden_b),
				.wren_a (wren_a),
				.wren_b (wren_b),
				.q_a (sub_wire0),
				.q_b (sub_wire1));

endmodule

// ============================================================
// CNX file retrieval info
// ============================================================
// Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0"
// Retrieval info: PRIVATE: ADDRESSSTALL_B NUMERIC "0"
// Retrieval info: PRIVATE: BYTEENA_ACLR_A NUMERIC "0"
// Retrieval info: PRIVATE: BYTEENA_ACLR_B NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_ENABLE_A NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_ENABLE_B NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8"
// Retrieval info: PRIVATE: BlankMemory NUMERIC "1"
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_B NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_B NUMERIC "0"
// Retrieval info: PRIVATE: CLRdata NUMERIC "0"
// Retrieval info: PRIVATE: CLRq NUMERIC "0"
// Retrieval info: PRIVATE: CLRrdaddress NUMERIC "0"
// Retrieval info: PRIVATE: CLRrren NUMERIC "0"
// Retrieval info: PRIVATE: CLRwraddress NUMERIC "0"
// Retrieval info: PRIVATE: CLRwren NUMERIC "0"
// Retrieval info: PRIVATE: Clock NUMERIC "5"
// Retrieval info: PRIVATE: Clock_A NUMERIC "0"
// Retrieval info: PRIVATE: Clock_B NUMERIC "0"
// Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0"
// Retrieval info: PRIVATE: INDATA_ACLR_B NUMERIC "0"
// Retrieval info: PRIVATE: INDATA_REG_B NUMERIC "1"
// Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A"
// Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "1"
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
// Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0"
// Retrieval info: PRIVATE: JTAG_ID STRING "NONE"
// Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0"
// Retrieval info: PRIVATE: MEMSIZE NUMERIC "1048576"
// Retrieval info: PRIVATE: MEM_IN_BITS NUMERIC "0"
// Retrieval info: PRIVATE: MIFfilename STRING ""
// Retrieval info: PRIVATE: OPERATION_MODE NUMERIC "3"
// Retrieval info: PRIVATE: OUTDATA_ACLR_B NUMERIC "0"
// Retrieval info: PRIVATE: OUTDATA_REG_B NUMERIC "1"
// Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0"
// Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_MIXED_PORTS NUMERIC "2"
// Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_A NUMERIC "3"
// Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_B NUMERIC "3"
// Retrieval info: PRIVATE: REGdata NUMERIC "1"
// Retrieval info: PRIVATE: REGq NUMERIC "1"
// Retrieval info: PRIVATE: REGrdaddress NUMERIC "0"
// Retrieval info: PRIVATE: REGrren NUMERIC "1"
// Retrieval info: PRIVATE: REGwraddress NUMERIC "1"
// Retrieval info: PRIVATE: REGwren NUMERIC "1"
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "1"
// Retrieval info: PRIVATE: USE_DIFF_CLKEN NUMERIC "0"
// Retrieval info: PRIVATE: UseDPRAM NUMERIC "1"
// Retrieval info: PRIVATE: VarWidth NUMERIC "1"
// Retrieval info: PRIVATE: WIDTH_READ_A NUMERIC "8"
// Retrieval info: PRIVATE: WIDTH_READ_B NUMERIC "32"
// Retrieval info: PRIVATE: WIDTH_WRITE_A NUMERIC "8"
// Retrieval info: PRIVATE: WIDTH_WRITE_B NUMERIC "32"
// Retrieval info: PRIVATE: WRADDR_ACLR_B NUMERIC "0"
// Retrieval info: PRIVATE: WRADDR_REG_B NUMERIC "1"
// Retrieval info: PRIVATE: WRCTRL_ACLR_B NUMERIC "0"
// Retrieval info: PRIVATE: enable NUMERIC "0"
// Retrieval info: PRIVATE: rden NUMERIC "1"
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
// Retrieval info: CONSTANT: ADDRESS_REG_B STRING "CLOCK1"
// Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_B STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_B STRING "BYPASS"
// Retrieval info: CONSTANT: INDATA_REG_B STRING "CLOCK1"
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
// Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram"
// Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "131072"
// Retrieval info: CONSTANT: NUMWORDS_B NUMERIC "32768"
// Retrieval info: CONSTANT: OPERATION_MODE STRING "BIDIR_DUAL_PORT"
// Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE"
// Retrieval info: CONSTANT: OUTDATA_ACLR_B STRING "NONE"
// Retrieval info: CONSTANT: OUTDATA_REG_A STRING "CLOCK0"
// Retrieval info: CONSTANT: OUTDATA_REG_B STRING "CLOCK1"
// Retrieval info: CONSTANT: POWER_UP_UNINITIALIZED STRING "TRUE"
// Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_PORT_A STRING "NEW_DATA_NO_NBE_READ"
// Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_PORT_B STRING "NEW_DATA_NO_NBE_READ"
// Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "17"
// Retrieval info: CONSTANT: WIDTHAD_B NUMERIC "15"
// Retrieval info: CONSTANT: WIDTH_A NUMERIC "8"
// Retrieval info: CONSTANT: WIDTH_B NUMERIC "32"
// Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
// Retrieval info: CONSTANT: WIDTH_BYTEENA_B NUMERIC "1"
// Retrieval info: CONSTANT: WRCONTROL_WRADDRESS_REG_B STRING "CLOCK1"
// Retrieval info: USED_PORT: address_a 0 0 17 0 INPUT NODEFVAL "address_a[16..0]"
// Retrieval info: USED_PORT: address_b 0 0 15 0 INPUT NODEFVAL "address_b[14..0]"
// Retrieval info: USED_PORT: clock_a 0 0 0 0 INPUT VCC "clock_a"
// Retrieval info: USED_PORT: clock_b 0 0 0 0 INPUT NODEFVAL "clock_b"
// Retrieval info: USED_PORT: data_a 0 0 8 0 INPUT NODEFVAL "data_a[7..0]"
// Retrieval info: USED_PORT: data_b 0 0 32 0 INPUT NODEFVAL "data_b[31..0]"
// Retrieval info: USED_PORT: q_a 0 0 8 0 OUTPUT NODEFVAL "q_a[7..0]"
// Retrieval info: USED_PORT: q_b 0 0 32 0 OUTPUT NODEFVAL "q_b[31..0]"
// Retrieval info: USED_PORT: rden_a 0 0 0 0 INPUT VCC "rden_a"
// Retrieval info: USED_PORT: rden_b 0 0 0 0 INPUT VCC "rden_b"
// Retrieval info: USED_PORT: wren_a 0 0 0 0 INPUT GND "wren_a"
// Retrieval info: USED_PORT: wren_b 0 0 0 0 INPUT GND "wren_b"
// Retrieval info: CONNECT: @address_a 0 0 17 0 address_a 0 0 17 0
// Retrieval info: CONNECT: @address_b 0 0 15 0 address_b 0 0 15 0
// Retrieval info: CONNECT: @clock0 0 0 0 0 clock_a 0 0 0 0
// Retrieval info: CONNECT: @clock1 0 0 0 0 clock_b 0 0 0 0
// Retrieval info: CONNECT: @data_a 0 0 8 0 data_a 0 0 8 0
// Retrieval info: CONNECT: @data_b 0 0 32 0 data_b 0 0 32 0
// Retrieval info: CONNECT: @rden_a 0 0 0 0 rden_a 0 0 0 0
// Retrieval info: CONNECT: @rden_b 0 0 0 0 rden_b 0 0 0 0
// Retrieval info: CONNECT: @wren_a 0 0 0 0 wren_a 0 0 0 0
// Retrieval info: CONNECT: @wren_b 0 0 0 0 wren_b 0 0 0 0
// Retrieval info: CONNECT: q_a 0 0 8 0 @q_a 0 0 8 0
// Retrieval info: CONNECT: q_b 0 0 32 0 @q_b 0 0 32 0
// Retrieval info: GEN_FILE: TYPE_NORMAL dpram_cart_prg.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL dpram_cart_prg.inc FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL dpram_cart_prg.cmp FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL dpram_cart_prg.bsf TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL dpram_cart_prg_inst.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL dpram_cart_prg_bb.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL dpram_cart_prg_syn.v TRUE
// Retrieval info: LIB_FILE: altera_mf
