<module name="PRU_ICSSG0_PR1_ICSS_ECAP0_ECAP_SLV" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="ECAP_TSCNT" acronym="ECAP_TSCNT" offset="0x0" width="32" description="Time Stamp Counter Register.">
    <bitfield id="TSCNT" width="32" begin="31" end="0" resetval="0x0" description="Active 32-bit counter register which is used as the capture time-base." range="" rwaccess="RW"/>
  </register>
  <register id="ECAP_CNTPHS" acronym="ECAP_CNTPHS" offset="0x4" width="32" description="Counter Phase Control Register.">
    <bitfield id="CNTPHS" width="32" begin="31" end="0" resetval="0x0" description="Counter phase value register that can be programmed for phase lag/lead. This register shadowsECAP_TSCNT and is loaded into ECAP_TSCNT upon either a SYNCI event or software force via a control bit. Used to achieve phase control synchronization with respect to other ECAP and EPWM time-bases." range="" rwaccess="RW"/>
  </register>
  <register id="ECAP_CAP1" acronym="ECAP_CAP1" offset="0x8" width="32" description="Capture-1 Register.">
    <bitfield id="CAP1" width="32" begin="31" end="0" resetval="0x0" description="This register can be loaded (written) by the following: a) Time-stamp (that is, counter value) during a capture event. b) Software may be useful for test purposes/initialisation. c) APRD shadow register (that is, ECAP_CAP3) when used in APWM mode." range="" rwaccess="RW"/>
  </register>
  <register id="ECAP_CAP2" acronym="ECAP_CAP2" offset="0xC" width="32" description="Capture-2 Register.">
    <bitfield id="CAP2" width="32" begin="31" end="0" resetval="0x0" description="This register can be loaded (written) by the following: a) Time-stamp (that is, counter value) during a capture event. b) Software may be useful for test purposes. c) ACMP shadow register (that is, ECAP_CAP4) when used in APWM mode." range="" rwaccess="RW"/>
  </register>
  <register id="ECAP_CAP3" acronym="ECAP_CAP3" offset="0x10" width="32" description="Capture-3 Register.">
    <bitfield id="CAP3" width="32" begin="31" end="0" resetval="0x0" description="In CMP mode this is a time-stamp capture register. In APWM mode this is the period shadow (APER) register. User updates the PWM period value via this register. In this modeECAP_CAP3 (APRD) shadows ECAP_CAP1." range="" rwaccess="RW"/>
  </register>
  <register id="ECAP_CAP4" acronym="ECAP_CAP4" offset="0x14" width="32" description="Capture-4 Register.">
    <bitfield id="CAP4" width="32" begin="31" end="0" resetval="0x0" description="In CMP mode this is a time-stamp capture register. In APWM mode this is the compare shadow (ACMP) register. User updates the PWM compare value via this register. In this modeECAP_CAP4 (ACMP) shadows ECAP_CAP2." range="" rwaccess="RW"/>
  </register>
  <register id="ECAP_ECCTL2_ECCTL1" acronym="ECAP_ECCTL2_ECCTL1" offset="0x28" width="32" description="ECAP Control Register 1.">
    <bitfield id="FILTER" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="APWMPOL" width="1" begin="26" end="26" resetval="0x0" description="APWM output polarity select: 0h = Output is active high (that is, compare value defines high time) 1h = Output is active low (that is, compare value defines low time) Note: This is applicable only in APWM operating mode." range="" rwaccess="RW"/>
    <bitfield id="CAP_APWM" width="1" begin="25" end="25" resetval="0x0" description="CAP/APWM operating mode select: 0h = ECAP module operates in capture mode. This mode forces the following configuration: a) Inhibits b) Inhibits shadow loads on c) Permits user to enable d) ECAP input/APWM output pin operates as a capture input. 1h = ECAP module operates in APWM mode. This mode forces the following configuration: a) Resets TSCNT on CTR = PRD event (period boundary). b) Permits shadow loading on c) Disables loading of time-stamps into d) ECAP input/APWM ouput pin operates as a APWM output." range="" rwaccess="RW"/>
    <bitfield id="SWSYNC" width="1" begin="24" end="24" resetval="0x0" description="Software forced counter ( 0h = Writing a zero has no effect will always return a zero 1h = Writing a one will force a Note: This provides a convenient software method to synchronize some or all ECAP timebases. In APWM mode, the synchronizing can also be done via the CTR = PRD event." range="" rwaccess="RW"/>
    <bitfield id="SYNCO_SEL" width="2" begin="23" end="22" resetval="0x0" description="Sync-out select: 0h = Select sync-in event to be the sync-out signal (pass through) 1h = Select CTR = PRD event to be the sync-out signal 2h = Disable sync out signal 3h = Disable sync out signal Note: Selection CTR = PRD is meaningful only in APWM mode, however can still be chosen in CAP mode, if user believes it to be useful." range="" rwaccess="RW"/>
    <bitfield id="SYNCI_EN" width="1" begin="21" end="21" resetval="0x0" description="Counter ( 0h = Disable sync-in option 1h = Enable counter (" range="" rwaccess="RW"/>
    <bitfield id="TSCNTSTP" width="1" begin="20" end="20" resetval="0x0" description="Counter stop (freeze) control: 0h = Counter stopped 1h = Counter free running" range="" rwaccess="RW"/>
    <bitfield id="REARM_RESET" width="1" begin="19" end="19" resetval="0x0" description="One-shot re-arming, that is, wait for stop trigger: 0h = Writing a zero has no effect (reading always returns a 0) 1h = Writing a one arms the one-shot sequence as follows: 1) resets the mod4 counter to zero 2) un-freezes the mod4 counter 3) enables capture register loads Note: The re-arm function is valid in onesht or continous mode." range="" rwaccess="RW"/>
    <bitfield id="STOPVALUE" width="2" begin="18" end="17" resetval="0x3" description="Stop value for one-shot mode. This is the number (between 1-4) of captures allowed to occur before the CAP(1-4) registers are frozen, that is, capture sequence is stopped. 0h = Stop after capture event 1 1h = Stop after capture event 2 2h = Stop after capture event 3 3h = Stop after capture event 4 Note: STOPVALUE is compared to mod4 counter, and when equal, the following two actions occur: (1) Mod4 counter is stopped (frozen). (2) Capture register loads are inhibited. Note: In one shot mode, further interrupt events are blocked until re-armed, once the number of events captured has been reached ." range="" rwaccess="RW"/>
    <bitfield id="CONT_ONESHT" width="1" begin="16" end="16" resetval="0x0" description="Continuous or one-shot mode control (applicable only in capture mode): 0h = Operate in continuous mode 1h = Operate in one-shot mode" range="" rwaccess="RW"/>
    <bitfield id="FREE" width="1" begin="15" end="15" resetval="0x0" description="Emulation control. 0h = 1h = 0b1x =" range="" rwaccess="RW"/>
    <bitfield id="SOFT" width="1" begin="14" end="14" resetval="0x0" description="Emulation control. 0h = 1h = 0b1x =" range="" rwaccess="RW"/>
    <bitfield id="EVTFLTPS" width="5" begin="13" end="9" resetval="0x0" description="Event filter prescale select: 0h = Divide by 1 (that is, no prescale, by-pass the prescaler) 1h = Divide by 2 2h = Divide by 4 3h = Divide by 6 4h = Divide by 8 5h = Divide by 10 1Eh = Divide by 60 1Fh = Divide by 62" range="" rwaccess="RW"/>
    <bitfield id="CAPLDEN" width="1" begin="8" end="8" resetval="0x0" description="Enable loading of CAP(1-4) registers on a capture event: 0h = Disable CAP (1-4) register loads at capture event time 1h = Enable CAP(1-4) register loads at capture event time" range="" rwaccess="RW"/>
    <bitfield id="CTRRST4" width="1" begin="7" end="7" resetval="0x0" description="Counter reset on capture event 4: 0h = Do not reset counter on capture event 4 (absolute time stamp) 1h = Reset counter after event 4 time-stamp has been captured (used in difference mode operation)" range="" rwaccess="RW"/>
    <bitfield id="CAP4POL" width="1" begin="6" end="6" resetval="0x0" description="Capture event 4 polarity select: 0h = Capture event 4 triggered on a rising edge (RE) 1h = Capture event 4 triggered on a falling edge (FE)" range="" rwaccess="RW"/>
    <bitfield id="CTRRST3" width="1" begin="5" end="5" resetval="0x0" description="Counter reset on capture event 3: 0h = Do not reset counter on capture event 3 (absolute time stamp) 1h = Reset counter after event 3 time-stamp has been captured (used in difference mode operation)" range="" rwaccess="RW"/>
    <bitfield id="CAP3POL" width="1" begin="4" end="4" resetval="0x0" description="Capture event 3 polarity select: 0h = Capture event 3 triggered on a rising edge (RE) 1h = Capture event 3 triggered on a falling edge (FE)" range="" rwaccess="RW"/>
    <bitfield id="CTRRST2" width="1" begin="3" end="3" resetval="0x0" description="Counter reset on capture event 2: 0h = Do not reset counter on capture event 2 (absolute time stamp) 1h = Reset counter after event 2 time-stamp has been captured (used in difference mode operation)" range="" rwaccess="RW"/>
    <bitfield id="CAP2POL" width="1" begin="2" end="2" resetval="0x0" description="Capture event 2 polarity select: 0h = Capture event 2 triggered on a rising edge (RE) 1h = Capture event 2 triggered on a falling edge (FE)" range="" rwaccess="RW"/>
    <bitfield id="CTRRST1" width="1" begin="1" end="1" resetval="0x0" description="Counter reset on capture event 1: 0h = Do not reset counter on capture event 1 (absolute time stamp) 1h = Reset counter after event 1 time-stamp has been captured (used in difference mode operation)" range="" rwaccess="RW"/>
    <bitfield id="CAP1POL" width="1" begin="0" end="0" resetval="0x0" description="Capture event 1 polarity select: 0h = Capture event 1 triggered on a rising edge (RE) 1h = Capture event 1 triggered on a falling edge (FE)" range="" rwaccess="RW"/>
  </register>
  <register id="ECAP_ECFLG_ECEINT" acronym="ECAP_ECFLG_ECEINT" offset="0x2C" width="32" description="ECAP Interrupt Enable Register.">
    <bitfield id="FLAG_RESV0" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="FLAG_CMPEQ" width="1" begin="23" end="23" resetval="0x0" description="Compare equal status flag: 0h = Indicates no event occurred 1h = Indicates the counter ( Note: This flag is only active in APWM mode." range="" rwaccess="R"/>
    <bitfield id="FLAG_PRDEQ" width="1" begin="22" end="22" resetval="0x0" description="Period equal status flag: 0h = Indicates no event occurred 1h = Indicates the counter ( Note: This flag is only active in APWM mode." range="" rwaccess="R"/>
    <bitfield id="FLAG_CNTOVF" width="1" begin="21" end="21" resetval="0x0" description="Counter overflow status flag: 0h = Indicates no event occurred 1h = Indicates the counter ( Note: This flag is active in CAP and APWM mode." range="" rwaccess="R"/>
    <bitfield id="FLAG_CEVT4" width="1" begin="20" end="20" resetval="0x0" description="Capture event 4 status flag: 0h = Indicates no event occurred 1h = Indicates the fourth event occurred at ECAPx pin Note: This flag is only active in CAP mode." range="" rwaccess="R"/>
    <bitfield id="FLAG_CEVT3" width="1" begin="19" end="19" resetval="0x0" description="Capture event 3 status flag: 0h = Indicates no event occurred 1h = Indicates the third event occurred at ECAPx pin Note: This flag is only active in CAP mode." range="" rwaccess="R"/>
    <bitfield id="FLAG_CEVT2" width="1" begin="18" end="18" resetval="0x0" description="Capture event 2 status flag: 0h = Indicates no event occurred 1h = Indicates the second event occurred at ECAPx pin Note: This flag is only active in CAP mode." range="" rwaccess="R"/>
    <bitfield id="FLAG_CEVT1" width="1" begin="17" end="17" resetval="0x0" description="Capture event 1 status flag: 0h = Indicates no event occurred 1h = Indicates the first event occurred at ECAPx pin Note: This flag is only active in CAP mode." range="" rwaccess="R"/>
    <bitfield id="FLAG_INT" width="1" begin="16" end="16" resetval="0x0" description="Global interrupt status flag: 0h = Indicates no interrupt generated 1h = Indicates that an interrupt was generated from one of the following events" range="" rwaccess="R"/>
    <bitfield id="EN_RESV1" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EN_CMPEQ" width="1" begin="7" end="7" resetval="0x0" description="Compare equal interrupt enable: 0h = Disable compare equal as an interrupt source 1h = Enable compare equal as an interrupt source" range="" rwaccess="RW"/>
    <bitfield id="EN_PRDEQ" width="1" begin="6" end="6" resetval="0x0" description="Period equal interrupt enable: 0h = Disable period equal as an interrupt source 1h = Enable period equal as an interrupt source" range="" rwaccess="RW"/>
    <bitfield id="EN_CNTOVF" width="1" begin="5" end="5" resetval="0x0" description="Counter overflow interrupt enable: 0h = Disable counter overflow as an interrupt source 1h = Enable counter overflow as an interrupt source" range="" rwaccess="RW"/>
    <bitfield id="EN_CEVT4" width="1" begin="4" end="4" resetval="0x0" description="Capture event 4 interrupt enable: 0h = Disable capture event 1 as an interrupt source 1h = Enable capture event 1 as an interrupt source" range="" rwaccess="RW"/>
    <bitfield id="EN_CEVT3" width="1" begin="3" end="3" resetval="0x0" description="Capture event 3 interrupt enable: 0h = Disable capture event 1 as an interrupt source 1h = Enable capture event 1 as an interrupt source" range="" rwaccess="RW"/>
    <bitfield id="EN_CEVT2" width="1" begin="2" end="2" resetval="0x0" description="Capture event 2 interrupt enable: 0h = Disable capture event 1 as an interrupt source 1h = Enable capture event 1 as an interrupt source" range="" rwaccess="RW"/>
    <bitfield id="EN_CEVT1" width="1" begin="1" end="1" resetval="0x0" description="Capture event 1 interrupt enable: 0h = Disable capture event 1 as an interrupt source 1h = Enable capture event 1 as an interrupt source" range="" rwaccess="RW"/>
    <bitfield id="EN_RESV0" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ECAP_ECCLR" acronym="ECAP_ECCLR" offset="0x30" width="32" description="ECAP Interrupt Clear Register.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESV0" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CMPEQ" width="1" begin="7" end="7" resetval="0x0" description="Compare equal status flag: 0h = Writing a 0 has no effect. Always reads back a 0. 1h = Writing a 1 clears the status flag condition" range="" rwaccess="RW"/>
    <bitfield id="PRDEQ" width="1" begin="6" end="6" resetval="0x0" description="Period equal status flag: 0h = Writing a 0 has no effect. Always reads back a 0. 1h = Writing a 1 clears the status flag condition" range="" rwaccess="RW"/>
    <bitfield id="CNTOVF" width="1" begin="5" end="5" resetval="0x0" description="Counter overflow status flag: 0h = Writing a 0 has no effect. Always reads back a 0. 1h = Writing a 1 clears the status flag condition" range="" rwaccess="RW"/>
    <bitfield id="CEVT4" width="1" begin="4" end="4" resetval="0x0" description="Capture event 4 status flag: 0h = Writing a 0 has no effect. Always reads back a 0. 1h = Writing a 1 clears the status flag condition" range="" rwaccess="RW"/>
    <bitfield id="CEVT3" width="1" begin="3" end="3" resetval="0x0" description="Capture event 3 status flag: 0h = Writing a 0 has no effect. Always reads back a 0. 1h = Writing a 1 clears the status flag condition" range="" rwaccess="RW"/>
    <bitfield id="CEVT2" width="1" begin="2" end="2" resetval="0x0" description="Capture event 2 status flag: 0h = Writing a 0 has no effect. Always reads back a 0. 1h = Writing a 1 clears the status flag condition" range="" rwaccess="RW"/>
    <bitfield id="CEVT1" width="1" begin="1" end="1" resetval="0x0" description="Capture event 1 status flag: 0h = Writing a 0 has no effect. Always reads back a 0. 1h = Writing a 1 clears the status flag condition" range="" rwaccess="RW"/>
    <bitfield id="INT" width="1" begin="0" end="0" resetval="0x0" description="Global interrupt clear flag: 0h = Writing a 0 has no effect. Always reads back a 0. 1h = Writing a 1 clears the clear flag and enable further interrupts to be generated if any of the clear flags are set to 1" range="" rwaccess="RW"/>
  </register>
  <register id="ECAP_ECFRC" acronym="ECAP_ECFRC" offset="0x34" width="32" description="ECAP Interrupt Forcing Register.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESV1" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CMPEQ" width="1" begin="7" end="7" resetval="0x0" description="Force compare equal: 0h = Writing of 0 is ignored. Always reads back a 0. 1h = Writing a 1 sets the the CMPEQ flag bit" range="" rwaccess="RW"/>
    <bitfield id="PRDEQ" width="1" begin="6" end="6" resetval="0x0" description="Force period equal: 0h = Writing of 0 is ignored. Always reads back a 0. 1h = Writing a 1 sets the the PRDEQ flag bit" range="" rwaccess="RW"/>
    <bitfield id="CNTOVF" width="1" begin="5" end="5" resetval="0x0" description="Force counter overflow: 0h = Writing of 0 is ignored. Always reads back a 0. 1h = Writing a 1 sets the the CNTOVF flag bit" range="" rwaccess="RW"/>
    <bitfield id="CEVT4" width="1" begin="4" end="4" resetval="0x0" description="Force capture event 4: 0h = Writing of 0 is ignored. Always reads back a 0. 1h = Writing a 1 sets the the CEVT4 flag bit" range="" rwaccess="RW"/>
    <bitfield id="CEVT3" width="1" begin="3" end="3" resetval="0x0" description="Force capture event 3: 0h = Writing of 0 is ignored. Always reads back a 0. 1h = Writing a 1 sets the the CEVT3 flag bit" range="" rwaccess="RW"/>
    <bitfield id="CEVT2" width="1" begin="2" end="2" resetval="0x0" description="Force capture event 2: 0h = Writing of 0 is ignored. Always reads back a 0. 1h = Writing a 1 sets the the CEVT2 flag bit" range="" rwaccess="RW"/>
    <bitfield id="CEVT1" width="1" begin="1" end="1" resetval="0x0" description="Force capture event 1: 0h = Writing of 0 is ignored. Always reads back a 0. 1h = Writing a 1 sets the the CEVT1 flag bit" range="" rwaccess="RW"/>
    <bitfield id="RESV0" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ECAP_PID" acronym="ECAP_PID" offset="0x5C" width="32" description="ECAP Peripheral Id Register.">
    <bitfield id="REVID" width="32" begin="31" end="0" resetval="0x44D22100" description="TI internal data." range="" rwaccess="R"/>
  </register>
</module>
