module top
#(parameter param59 = (({{(|(8'hb0))}} || ((((8'hb4) && (8'hb2)) ? (+(8'ha3)) : (~^(8'hbd))) < (((8'hba) < (8'haf)) ^~ {(8'hbb), (8'hae)}))) >= (({((8'hb8) >= (8'hae)), (+(8'hb1))} ? (^(&(8'hbd))) : (+(8'hba))) ? ((((8'hb1) - (8'had)) ? (8'hac) : {(8'hb4), (8'haa)}) ? (8'hb4) : (&(~|(8'hb9)))) : (^~((&(8'h9c)) <<< {(8'ha4), (8'ha5)})))), 
parameter param60 = param59)
(y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h275):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h5):(1'h0)] wire4;
  input wire signed [(2'h2):(1'h0)] wire3;
  input wire [(3'h6):(1'h0)] wire2;
  input wire [(3'h6):(1'h0)] wire1;
  input wire signed [(4'ha):(1'h0)] wire0;
  wire [(3'h6):(1'h0)] wire47;
  wire [(5'h13):(1'h0)] wire46;
  wire [(2'h2):(1'h0)] wire14;
  wire signed [(4'he):(1'h0)] wire9;
  wire [(4'hf):(1'h0)] wire8;
  wire signed [(5'h13):(1'h0)] wire7;
  wire [(5'h15):(1'h0)] wire6;
  wire signed [(2'h2):(1'h0)] wire5;
  reg [(3'h5):(1'h0)] reg58 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg57 = (1'h0);
  reg [(2'h3):(1'h0)] reg56 = (1'h0);
  reg [(4'hb):(1'h0)] reg55 = (1'h0);
  reg [(5'h10):(1'h0)] reg54 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg53 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg52 = (1'h0);
  reg [(5'h13):(1'h0)] reg51 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg50 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg49 = (1'h0);
  reg [(2'h3):(1'h0)] reg48 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg45 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg44 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg43 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg42 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg41 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg40 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg39 = (1'h0);
  reg [(5'h11):(1'h0)] reg38 = (1'h0);
  reg [(4'he):(1'h0)] reg37 = (1'h0);
  reg [(4'hf):(1'h0)] reg36 = (1'h0);
  reg signed [(4'he):(1'h0)] reg35 = (1'h0);
  reg [(5'h10):(1'h0)] reg34 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg33 = (1'h0);
  reg [(5'h13):(1'h0)] reg32 = (1'h0);
  reg [(5'h10):(1'h0)] reg31 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg30 = (1'h0);
  reg [(4'h8):(1'h0)] reg29 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg28 = (1'h0);
  reg [(5'h10):(1'h0)] reg27 = (1'h0);
  reg [(2'h3):(1'h0)] reg26 = (1'h0);
  reg signed [(4'he):(1'h0)] reg25 = (1'h0);
  reg [(4'ha):(1'h0)] reg24 = (1'h0);
  reg [(3'h5):(1'h0)] reg23 = (1'h0);
  reg [(3'h7):(1'h0)] reg22 = (1'h0);
  reg [(3'h7):(1'h0)] reg21 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg20 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg19 = (1'h0);
  reg [(5'h12):(1'h0)] reg18 = (1'h0);
  reg [(3'h6):(1'h0)] reg17 = (1'h0);
  reg signed [(4'he):(1'h0)] reg16 = (1'h0);
  reg [(4'hd):(1'h0)] reg15 = (1'h0);
  reg [(4'hb):(1'h0)] reg13 = (1'h0);
  reg [(4'hb):(1'h0)] reg12 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg11 = (1'h0);
  reg [(4'hc):(1'h0)] reg10 = (1'h0);
  assign y = {wire47,
                 wire46,
                 wire14,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 reg58,
                 reg57,
                 reg56,
                 reg55,
                 reg54,
                 reg53,
                 reg52,
                 reg51,
                 reg50,
                 reg49,
                 reg48,
                 reg45,
                 reg44,
                 reg43,
                 reg42,
                 reg41,
                 reg40,
                 reg39,
                 reg38,
                 reg37,
                 reg36,
                 reg35,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 reg23,
                 reg22,
                 reg21,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg16,
                 reg15,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 (1'h0)};
  assign wire5 = (wire4[(2'h2):(1'h0)] >> ((wire4 ?
                     $unsigned((~|wire1)) : ((wire0 < (8'hb7)) ?
                         wire1[(2'h2):(1'h1)] : $signed(wire0))) | $signed(($unsigned(wire2) ?
                     (wire4 ? wire3 : wire0) : wire4))));
  assign wire6 = wire1[(3'h4):(1'h0)];
  assign wire7 = {wire0[(3'h4):(1'h0)],
                     {$unsigned($unsigned({(8'hb3), wire0}))}};
  assign wire8 = wire3;
  assign wire9 = $unsigned($unsigned({wire2[(1'h0):(1'h0)]}));
  always
    @(posedge clk) begin
      reg10 <= wire8;
      reg11 <= wire7[(4'he):(4'h8)];
      reg12 <= {(($unsigned($unsigned(wire5)) - (~&wire1[(2'h2):(1'h0)])) <<< wire4)};
      reg13 <= $unsigned($signed($signed((reg11[(3'h4):(3'h4)] <<< (^~reg12)))));
    end
  assign wire14 = reg13[(1'h1):(1'h1)];
  always
    @(posedge clk) begin
      reg15 <= $signed($signed($signed(($unsigned(wire9) > $signed(wire0)))));
      reg16 <= (($unsigned(wire6) ?
          ((wire7 ? wire0 : $signed(wire4)) >>> ($signed(wire2) ?
              (^~(8'hb4)) : wire5)) : wire6[(2'h3):(1'h0)]) | wire5[(1'h1):(1'h1)]);
      reg17 <= ((^~(~wire2[(1'h0):(1'h0)])) ?
          (~&(~($unsigned(wire4) ~^ (wire3 ?
              reg16 : wire7)))) : (((wire1 - $unsigned(reg11)) ?
                  ($signed(wire7) ^ (wire3 <<< wire14)) : ($signed(wire0) <= (^(7'h41)))) ?
              (((reg10 >>> wire0) ?
                  (reg15 <= reg12) : (~reg10)) ~^ ($unsigned(wire4) ?
                  (|reg11) : {reg11})) : ($signed($signed((8'h9f))) <= ({wire9} ?
                  {wire6} : $signed((8'haa))))));
      if ((($unsigned((+wire14)) ~^ (^$signed(wire5[(2'h2):(1'h1)]))) ?
          $unsigned($unsigned(reg13)) : $unsigned(($unsigned(wire1) ?
              reg13[(4'ha):(3'h4)] : $unsigned($signed(reg13))))))
        begin
          if (wire8)
            begin
              reg18 <= wire2[(1'h1):(1'h1)];
              reg19 <= reg10;
              reg20 <= $signed($unsigned((|{reg16[(3'h6):(2'h2)], (8'hbd)})));
              reg21 <= wire14;
              reg22 <= wire0[(3'h5):(3'h5)];
            end
          else
            begin
              reg18 <= $unsigned($signed($signed(reg20[(3'h5):(3'h5)])));
              reg19 <= $unsigned(((~|($unsigned(wire14) - wire14[(1'h0):(1'h0)])) ?
                  reg18[(5'h10):(1'h1)] : $signed(wire3)));
              reg20 <= ((((!$unsigned(wire9)) ?
                  ((reg18 * reg15) <<< $unsigned(reg10)) : wire8[(4'hc):(1'h1)]) && (((reg18 < wire4) ^~ wire7[(2'h2):(1'h1)]) ^ $unsigned(reg11[(4'hf):(1'h1)]))) ^~ $unsigned(wire4[(3'h5):(3'h4)]));
              reg21 <= $unsigned((^~{{(reg12 ^~ reg13), (reg13 <= wire9)},
                  $signed(reg16)}));
            end
          reg23 <= reg15;
          reg24 <= (wire8 ? wire14 : wire8[(4'hf):(1'h0)]);
          reg25 <= wire2[(1'h0):(1'h0)];
        end
      else
        begin
          reg18 <= ((!wire0) - {$unsigned((wire7 ? (8'hbe) : {(8'h9c)}))});
          reg19 <= {$unsigned(reg18[(5'h11):(4'hb)])};
          reg20 <= reg25;
          if ($signed(($unsigned(reg20[(2'h3):(1'h1)]) & {((wire7 >> reg25) ?
                  $unsigned(wire7) : wire1[(3'h6):(1'h1)])})))
            begin
              reg21 <= wire5[(2'h2):(1'h1)];
            end
          else
            begin
              reg21 <= ($signed({(8'ha2)}) ?
                  ($unsigned(((reg18 ? (8'h9c) : reg13) ?
                      (reg21 <= reg13) : $unsigned((8'ha4)))) != $signed($unsigned(reg10))) : (($unsigned($unsigned(reg22)) ?
                      $signed(wire5) : (~^(!(8'h9e)))) | reg11[(3'h7):(2'h3)]));
              reg22 <= $signed(($unsigned($unsigned($signed(reg22))) ?
                  $signed(($signed(reg20) ?
                      reg24[(3'h6):(3'h6)] : $unsigned(reg10))) : (^($signed(wire5) ?
                      $signed(reg24) : (reg10 ? reg21 : wire7)))));
              reg23 <= (reg23[(2'h2):(1'h0)] ?
                  $unsigned(reg11) : (~^{({reg20, wire0} - $unsigned(reg24)),
                      (|(!(8'ha2)))}));
              reg24 <= $unsigned(wire6);
            end
          reg25 <= wire2;
        end
      reg26 <= wire0[(2'h2):(2'h2)];
    end
  always
    @(posedge clk) begin
      reg27 <= (reg15[(2'h2):(2'h2)] ~^ {({$unsigned(wire5)} ?
              reg13[(4'ha):(3'h7)] : {$unsigned(wire9), reg20}),
          reg18[(3'h6):(3'h5)]});
      reg28 <= reg16[(4'hb):(2'h2)];
    end
  always
    @(posedge clk) begin
      reg29 <= {(|wire0[(3'h6):(2'h2)]),
          $unsigned(($signed(reg17) ?
              ((reg24 ? reg13 : wire3) > wire1) : (~&reg16[(1'h0):(1'h0)])))};
      if (reg29)
        begin
          reg30 <= reg27;
        end
      else
        begin
          reg30 <= {$unsigned($unsigned(reg23[(3'h5):(3'h4)]))};
          reg31 <= ($unsigned(((^~(reg29 ? reg17 : (8'ha0))) + ((reg23 ?
                      reg27 : (8'ha7)) ?
                  {reg21, (8'hac)} : $unsigned(reg15)))) ?
              reg18[(4'hc):(4'h9)] : wire5);
          reg32 <= $unsigned((wire8[(3'h6):(1'h0)] | reg16[(3'h5):(1'h0)]));
          reg33 <= ((wire14 == (wire6[(4'he):(2'h2)] ?
              ({reg16, wire14} ?
                  (reg13 ?
                      reg25 : reg10) : (reg27 ^ reg17)) : (reg31[(3'h6):(3'h6)] >= (wire9 + wire5)))) != $unsigned(wire4[(3'h5):(2'h3)]));
          reg34 <= (-$signed($unsigned({(~&reg20)})));
        end
      if (reg32)
        begin
          reg35 <= (($signed(reg27[(1'h1):(1'h0)]) ~^ (wire1 & {wire4,
              {wire3, wire8}})) ^~ wire6);
        end
      else
        begin
          if ((~|(reg22 - $signed(reg10))))
            begin
              reg35 <= {$unsigned((&{reg32[(4'hf):(4'hc)]}))};
              reg36 <= (reg28[(4'h8):(2'h2)] > $unsigned($unsigned($signed($unsigned(reg18)))));
            end
          else
            begin
              reg35 <= (-reg19[(4'h9):(3'h7)]);
              reg36 <= $signed(wire4[(3'h5):(3'h4)]);
              reg37 <= ((reg31 >>> reg28[(4'h8):(1'h1)]) && ($signed((reg26 >>> reg13[(3'h6):(1'h1)])) == $unsigned(reg17)));
            end
          if ($unsigned((wire0 ?
              (!$signed(wire0[(4'h9):(3'h4)])) : (wire2 << $unsigned(wire8)))))
            begin
              reg38 <= (~|$signed(wire6));
              reg39 <= ($signed((+$unsigned($signed(reg30)))) << (reg11 ?
                  $unsigned($signed($unsigned(reg22))) : reg12[(4'hb):(2'h2)]));
              reg40 <= reg31[(4'ha):(4'h9)];
              reg41 <= (8'ha0);
            end
          else
            begin
              reg38 <= ({(reg20[(1'h1):(1'h1)] ? reg37[(2'h3):(2'h2)] : wire4),
                      reg38} ?
                  reg40 : $unsigned(reg35[(4'h9):(3'h5)]));
              reg39 <= $unsigned((&wire0[(1'h0):(1'h0)]));
              reg40 <= (wire5[(1'h0):(1'h0)] ~^ $signed((8'ha1)));
            end
          if (((-$signed((!reg33[(3'h4):(3'h4)]))) ? wire9 : {(~|wire5)}))
            begin
              reg42 <= $signed(({reg40[(3'h4):(2'h2)]} || ($unsigned(wire5[(1'h1):(1'h0)]) ?
                  ((+wire0) ?
                      (reg19 ?
                          reg36 : wire5) : (|(8'ha4))) : ($unsigned((8'hb9)) || (reg21 >>> reg10)))));
              reg43 <= $signed(wire3[(1'h0):(1'h0)]);
              reg44 <= (wire6[(3'h7):(3'h4)] ?
                  (reg21 ?
                      (-{reg31,
                          wire1[(1'h1):(1'h1)]}) : $signed(wire8[(4'hb):(3'h4)])) : (&{(8'hb8),
                      reg33}));
            end
          else
            begin
              reg42 <= ({reg35[(4'he):(2'h3)], reg43} ?
                  (^reg25) : $signed((|(((8'hb3) == wire0) + wire4))));
              reg43 <= {($unsigned(reg34[(3'h6):(3'h4)]) << $unsigned((|wire0))),
                  (reg19 ^~ $unsigned(reg33))};
            end
        end
      reg45 <= $unsigned({(~(^$unsigned(wire0))),
          (wire4 ? (wire7 | (+reg10)) : (~&$unsigned(reg42)))});
    end
  assign wire46 = (!($signed((reg34 & wire4[(2'h3):(1'h0)])) ?
                      reg24 : (+(((8'haf) ?
                          wire14 : (8'h9e)) == reg11[(1'h1):(1'h1)]))));
  assign wire47 = (~^wire7[(3'h4):(3'h4)]);
  always
    @(posedge clk) begin
      reg48 <= ({(reg10[(4'h9):(3'h4)] ?
                  $unsigned((reg29 | (8'hb4))) : (&(wire0 ? reg43 : reg26))),
              (reg19[(1'h1):(1'h1)] + reg23)} ?
          $signed(reg38) : wire8);
      if (reg10[(4'hb):(1'h0)])
        begin
          if ($signed(reg15))
            begin
              reg49 <= $signed((+(({reg27, (8'h9d)} ^ wire4) >> reg39)));
              reg50 <= ((!$signed(reg27)) & $signed((+(^~(reg33 ?
                  reg31 : reg31)))));
              reg51 <= reg21;
            end
          else
            begin
              reg49 <= {wire2,
                  (!(($signed(reg22) ?
                          (reg30 ? (7'h41) : wire0) : (reg35 < reg39)) ?
                      $unsigned({reg21}) : {(reg10 ? reg23 : reg16), reg23}))};
              reg50 <= (^(~$signed(($signed(wire47) < $signed(reg15)))));
              reg51 <= (-({$unsigned((+(8'hb4))),
                      $signed(wire9[(3'h6):(1'h1)])} ?
                  (reg29[(3'h4):(2'h2)] | $signed($signed(wire47))) : (~&(&{reg11,
                      reg32}))));
            end
          reg52 <= {$signed($signed({(^~reg12)})),
              $signed((reg48[(2'h2):(1'h1)] ?
                  ($unsigned(reg21) ?
                      (~|(8'hb7)) : $unsigned(reg43)) : $unsigned($unsigned(wire9))))};
          if ({$signed((^~(~|$signed(wire6))))})
            begin
              reg53 <= (8'ha3);
              reg54 <= $signed((+(&((~&(8'hb9)) ? {reg30} : (~reg52)))));
            end
          else
            begin
              reg53 <= {(!$signed(wire8[(3'h5):(1'h0)]))};
              reg54 <= (~&($unsigned(reg26) | (|$signed((reg21 << reg43)))));
              reg55 <= reg53[(1'h1):(1'h0)];
            end
          reg56 <= (~|$unsigned($signed((|{reg25, (8'h9c)}))));
        end
      else
        begin
          reg49 <= ({wire7, (-$unsigned($signed(reg42)))} ?
              {$signed(((reg39 << reg29) << (reg22 ?
                      reg33 : reg28)))} : {$signed(($signed(reg43) ?
                      $unsigned(wire8) : (|(8'haf))))});
          if ($unsigned(((reg30[(1'h1):(1'h1)] != reg15[(1'h1):(1'h0)]) ?
              $unsigned(reg39) : reg50[(4'h9):(3'h7)])))
            begin
              reg50 <= $unsigned(reg22[(2'h3):(1'h0)]);
              reg51 <= $unsigned(reg45);
              reg52 <= (!{$signed($signed(wire5[(1'h1):(1'h1)])),
                  $unsigned(((^~wire9) ? (reg31 * (8'hbd)) : reg45))});
              reg53 <= ($signed(reg15[(4'hb):(3'h6)]) ?
                  (($unsigned((reg51 ?
                      wire14 : wire9)) < reg30[(2'h3):(2'h2)]) && reg51) : $signed((wire3[(1'h1):(1'h1)] >>> $signed((&wire9)))));
            end
          else
            begin
              reg50 <= reg43[(4'h9):(4'h9)];
              reg51 <= {$signed((((reg51 ? wire6 : wire4) ?
                          {reg38} : (+reg43)) ?
                      {{reg17}} : reg31))};
            end
        end
      reg57 <= {reg38[(3'h7):(2'h2)],
          {{reg42[(1'h0):(1'h0)], (|(reg37 ? reg41 : reg12))},
              $unsigned(({wire46} == (wire14 == reg28)))}};
      reg58 <= ((reg10[(4'ha):(4'ha)] ? $unsigned(reg28) : reg38) ?
          (+{((~^(8'h9f)) || (reg27 ?
                  wire5 : reg34))}) : ((((reg15 >= reg13) <= $signed(reg45)) <= ((reg35 >> reg22) ?
              (~|reg29) : ((8'hb5) ~^ reg26))) | reg52[(4'ha):(1'h1)]));
    end
endmodule
