  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir /home/hyeon/workspace/sha3/sha3_hls 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/hyeon/workspace/sha3/sha3_256.c' from /home/hyeon/workspace/sha3/sha3_hls/hls_config.cfg(6)
INFO: [HLS 200-10] Adding design file '/home/hyeon/workspace/sha3/sha3_256.c' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/hyeon/workspace/sha3/fips202.c' from /home/hyeon/workspace/sha3/sha3_hls/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file '/home/hyeon/workspace/sha3/fips202.c' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/hyeon/workspace/sha3/fips202.h' from /home/hyeon/workspace/sha3/sha3_hls/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/hyeon/workspace/sha3/fips202.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/hyeon/workspace/sha3/sha3_256_tb.c' from /home/hyeon/workspace/sha3/sha3_hls/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file '/home/hyeon/workspace/sha3/sha3_256_tb.c' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=sha3_256_hw' from /home/hyeon/workspace/sha3/sha3_hls/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/hyeon/workspace/sha3/sha3_hls/hls_config.cfg(5)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020-clg400-1' from /home/hyeon/workspace/sha3/sha3_hls/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'clock=10' from /home/hyeon/workspace/sha3/sha3_hls/hls_config.cfg(4)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'cosim.trace_level=all' from /home/hyeon/workspace/sha3/sha3_hls/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from /home/hyeon/workspace/sha3/sha3_hls/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/hyeon/workspace/sha3/sha3_hls/hls_config.cfg(13)
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/xilinx/Vitis/2024.2/vcxx/libexec//clang++"
   Compiling apatb_sha3_256_hw.cpp
   Compiling fips202.c_pre.c.tb.c
   Compiling sha3_256.c_pre.c.tb.c
   Compiling sha3_256_tb.c_pre.c.tb.c
   Compiling apatb_sha3_256_hw_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Test Passed: HW == SW
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_sha3_256_hw_top glbl -Oenable_linking_all_libraries -prj sha3_256_hw.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib ieee_proposed=./ieee_proposed -s sha3_256_hw -debug all 
Multi-threading is on. Using 4 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/sha3/sha3_hls/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/sha3/sha3_hls/hls/sim/verilog/sha3_256_hw_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_hw_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/sha3/sha3_hls/hls/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/sha3/sha3_hls/hls/sim/verilog/sha3_256_hw_urem_64s_9ns_33_68_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_hw_urem_64s_9ns_33_68_seq_1_divseq
INFO: [VRFC 10-311] analyzing module sha3_256_hw_urem_64s_9ns_33_68_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/sha3/sha3_hls/hls/sim/verilog/sha3_256_hw_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_hw_gmem_m_axi
INFO: [VRFC 10-311] analyzing module sha3_256_hw_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module sha3_256_hw_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module sha3_256_hw_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module sha3_256_hw_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module sha3_256_hw_gmem_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module sha3_256_hw_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module sha3_256_hw_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module sha3_256_hw_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module sha3_256_hw_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module sha3_256_hw_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/sha3/sha3_hls/hls/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/sha3/sha3_hls/hls/sim/verilog/sha3_256_hw_KeccakF1600_StatePermute_Pipeline_VITIS_LOOP_126_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_hw_KeccakF1600_StatePermute_Pipeline_VITIS_LOOP_126_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/sha3/sha3_hls/hls/sim/verilog/AESL_axi_slave_control_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/sha3/sha3_hls/hls/sim/verilog/sha3_256_hw.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_sha3_256_hw_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/sha3/sha3_hls/hls/sim/verilog/sha3_256_hw_KeccakF1600_StatePermute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_hw_KeccakF1600_StatePermute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/sha3/sha3_hls/hls/sim/verilog/sha3_256_hw_pqcrystals_kyber_fips202_ref_sha3_256_1_s_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_hw_pqcrystals_kyber_fips202_ref_sha3_256_1_s_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/sha3/sha3_hls/hls/sim/verilog/sha3_256_hw_pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_469_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_hw_pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_469_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/sha3/sha3_hls/hls/sim/verilog/sha3_256_hw_pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_754_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_hw_pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_754_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/sha3/sha3_hls/hls/sim/verilog/sha3_256_hw_pqcrystals_kyber_fips202_ref_sha3_256_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_hw_pqcrystals_kyber_fips202_ref_sha3_256_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/sha3/sha3_hls/hls/sim/verilog/sha3_256_hw_pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_474_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_hw_pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_474_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/sha3/sha3_hls/hls/sim/verilog/sha3_256_hw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_hw
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/sha3/sha3_hls/hls/sim/verilog/sha3_256_hw_KeccakF1600_StatePermute_Pipeline_VITIS_LOOP_126_1_KeccakF_RoundConstants_ROMbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_hw_KeccakF1600_StatePermute_Pipeline_VITIS_LOOP_126_1_KeccakF_RoundConstants_ROMbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/sha3/sha3_hls/hls/sim/verilog/sha3_256_hw_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_hw_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/sha3/sha3_hls/hls/sim/verilog/sha3_256_hw_control_r_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_hw_control_r_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/sha3/sha3_hls/hls/sim/verilog/sha3_256_hw_pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_482_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_hw_pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_482_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/sha3/sha3_hls/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.sha3_256_hw_pqcrystals_kyber_fip...
Compiling module xil_defaultlib.sha3_256_hw_flow_control_loop_pi...
Compiling module xil_defaultlib.sha3_256_hw_pqcrystals_kyber_fip...
Compiling module xil_defaultlib.sha3_256_hw_pqcrystals_kyber_fip...
Compiling module xil_defaultlib.sha3_256_hw_KeccakF1600_StatePer...
Compiling module xil_defaultlib.sha3_256_hw_KeccakF1600_StatePer...
Compiling module xil_defaultlib.sha3_256_hw_KeccakF1600_StatePer...
Compiling module xil_defaultlib.sha3_256_hw_pqcrystals_kyber_fip...
Compiling module xil_defaultlib.sha3_256_hw_pqcrystals_kyber_fip...
Compiling module xil_defaultlib.sha3_256_hw_urem_64s_9ns_33_68_s...
Compiling module xil_defaultlib.sha3_256_hw_urem_64s_9ns_33_68_s...
Compiling module xil_defaultlib.sha3_256_hw_pqcrystals_kyber_fip...
Compiling module xil_defaultlib.sha3_256_hw_control_s_axi
Compiling module xil_defaultlib.sha3_256_hw_control_r_s_axi
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_srl(DATA_...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_fifo(DATA...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_srl(DATA_...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_fifo(DATA...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_srl(DATA_...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_fifo(DATA...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_srl(DATA_...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_fifo(DATA...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_store(NUM...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_srl(DATA_...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_fifo(DATA...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_reg_slice...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_load(NUM_...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_reg_slice...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_burst_con...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_srl(DATA_...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_fifo(DATA...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_reg_slice...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_srl(DATA_...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_fifo(DATA...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_srl(DATA_...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_fifo(DATA...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_throttle(...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_reg_slice...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_write(CON...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_read(C_US...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi(CONSERVAT...
Compiling module xil_defaultlib.sha3_256_hw
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_control_r
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=107)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=8)
Compiling module xil_defaultlib.upc_loop_intf_default
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_sha3_256_hw_top
Compiling module work.glbl
Built simulation snapshot sha3_256_hw

****** xsim v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon Jul 28 15:03:54 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/sha3_256_hw/xsim_script.tcl
# xsim {sha3_256_hw} -view {{sha3_256_hw_dataflow_ana.wcfg}} -tclbatch {sha3_256_hw.tcl} -protoinst {sha3_256_hw.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file sha3_256_hw.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw//AESL_inst_sha3_256_hw_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/grp_pqcrystals_kyber_fips202_ref_sha3_256_1_fu_74/grp_KeccakF1600_StatePermute_fu_174/grp_KeccakF1600_StatePermute_Pipeline_VITIS_LOOP_126_1_fu_390/grp_KeccakF1600_StatePermute_Pipeline_VITIS_LOOP_126_1_fu_390_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/grp_pqcrystals_kyber_fips202_ref_sha3_256_1_fu_74/grp_KeccakF1600_StatePermute_fu_174/grp_KeccakF1600_StatePermute_fu_174_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/grp_pqcrystals_kyber_fips202_ref_sha3_256_1_fu_74/grp_pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_469_1_fu_160/grp_pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_469_1_fu_160_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/grp_pqcrystals_kyber_fips202_ref_sha3_256_1_fu_74/grp_pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_474_3_fu_166/grp_pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_474_3_fu_166_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/grp_pqcrystals_kyber_fips202_ref_sha3_256_1_fu_74/grp_pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_482_4_fu_181/grp_pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_482_4_fu_181_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/grp_pqcrystals_kyber_fips202_ref_sha3_256_1_fu_74/grp_pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_754_1_fu_190/grp_pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_754_1_fu_190_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/grp_pqcrystals_kyber_fips202_ref_sha3_256_1_fu_74/grp_pqcrystals_kyber_fips202_ref_sha3_256_1_fu_74_activity
Time resolution is 1 ps
open_wave_config sha3_256_hw_dataflow_ana.wcfg
source sha3_256_hw.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set out_r__in_r_group [add_wave_group out_r__in_r(axi_master) -into $cinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $out_r__in_r_group]
## set wdata_group [add_wave_group "Write Channel" -into $out_r__in_r_group]
## set ctrl_group [add_wave_group "Handshakes" -into $out_r__in_r_group]
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_BID -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_RID -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_ARID -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_WID -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_AWID -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set inlen__return_group [add_wave_group inlen__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/interrupt -into $inlen__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_BRESP -into $inlen__return_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_BREADY -into $inlen__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_BVALID -into $inlen__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_RRESP -into $inlen__return_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_RDATA -into $inlen__return_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_RREADY -into $inlen__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_RVALID -into $inlen__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_ARREADY -into $inlen__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_ARVALID -into $inlen__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_ARADDR -into $inlen__return_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_WSTRB -into $inlen__return_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_WDATA -into $inlen__return_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_WREADY -into $inlen__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_WVALID -into $inlen__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_AWREADY -into $inlen__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_AWVALID -into $inlen__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_AWADDR -into $inlen__return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set out_r__in_r_group [add_wave_group out_r__in_r(axi_slave) -into $cinputgroup]
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_r_BRESP -into $out_r__in_r_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_r_BREADY -into $out_r__in_r_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_r_BVALID -into $out_r__in_r_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_r_RRESP -into $out_r__in_r_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_r_RDATA -into $out_r__in_r_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_r_RREADY -into $out_r__in_r_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_r_RVALID -into $out_r__in_r_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_r_ARREADY -into $out_r__in_r_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_r_ARVALID -into $out_r__in_r_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_r_ARADDR -into $out_r__in_r_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_r_WSTRB -into $out_r__in_r_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_r_WDATA -into $out_r__in_r_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_r_WREADY -into $out_r__in_r_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_r_WVALID -into $out_r__in_r_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_r_AWREADY -into $out_r__in_r_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_r_AWVALID -into $out_r__in_r_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_r_AWADDR -into $out_r__in_r_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/ap_done -into $blocksiggroup
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/ap_idle -into $blocksiggroup
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/ap_ready -into $blocksiggroup
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_sha3_256_hw_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_sha3_256_hw_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_sha3_256_hw_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_sha3_256_hw_top/LENGTH_gmem -into $tb_portdepth_group -radix hex
## add_wave /apatb_sha3_256_hw_top/LENGTH_in_r -into $tb_portdepth_group -radix hex
## add_wave /apatb_sha3_256_hw_top/LENGTH_inlen -into $tb_portdepth_group -radix hex
## add_wave /apatb_sha3_256_hw_top/LENGTH_out_r -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_out_r__in_r_group [add_wave_group out_r__in_r(axi_master) -into $tbcinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $tb_out_r__in_r_group]
## set wdata_group [add_wave_group "Write Channel" -into $tb_out_r__in_r_group]
## set ctrl_group [add_wave_group "Handshakes" -into $tb_out_r__in_r_group]
## add_wave /apatb_sha3_256_hw_top/gmem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_BID -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_RID -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_ARID -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_WID -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_AWID -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set tb_inlen__return_group [add_wave_group inlen__return(axi_slave) -into $tbcinoutgroup]
## add_wave /apatb_sha3_256_hw_top/control_INTERRUPT -into $tb_inlen__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/control_BRESP -into $tb_inlen__return_group -radix hex
## add_wave /apatb_sha3_256_hw_top/control_BREADY -into $tb_inlen__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/control_BVALID -into $tb_inlen__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/control_RRESP -into $tb_inlen__return_group -radix hex
## add_wave /apatb_sha3_256_hw_top/control_RDATA -into $tb_inlen__return_group -radix hex
## add_wave /apatb_sha3_256_hw_top/control_RREADY -into $tb_inlen__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/control_RVALID -into $tb_inlen__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/control_ARREADY -into $tb_inlen__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/control_ARVALID -into $tb_inlen__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/control_ARADDR -into $tb_inlen__return_group -radix hex
## add_wave /apatb_sha3_256_hw_top/control_WSTRB -into $tb_inlen__return_group -radix hex
## add_wave /apatb_sha3_256_hw_top/control_WDATA -into $tb_inlen__return_group -radix hex
## add_wave /apatb_sha3_256_hw_top/control_WREADY -into $tb_inlen__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/control_WVALID -into $tb_inlen__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/control_AWREADY -into $tb_inlen__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/control_AWVALID -into $tb_inlen__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/control_AWADDR -into $tb_inlen__return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_out_r__in_r_group [add_wave_group out_r__in_r(axi_slave) -into $tbcinputgroup]
## add_wave /apatb_sha3_256_hw_top/control_r_BRESP -into $tb_out_r__in_r_group -radix hex
## add_wave /apatb_sha3_256_hw_top/control_r_BREADY -into $tb_out_r__in_r_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/control_r_BVALID -into $tb_out_r__in_r_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/control_r_RRESP -into $tb_out_r__in_r_group -radix hex
## add_wave /apatb_sha3_256_hw_top/control_r_RDATA -into $tb_out_r__in_r_group -radix hex
## add_wave /apatb_sha3_256_hw_top/control_r_RREADY -into $tb_out_r__in_r_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/control_r_RVALID -into $tb_out_r__in_r_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/control_r_ARREADY -into $tb_out_r__in_r_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/control_r_ARVALID -into $tb_out_r__in_r_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/control_r_ARADDR -into $tb_out_r__in_r_group -radix hex
## add_wave /apatb_sha3_256_hw_top/control_r_WSTRB -into $tb_out_r__in_r_group -radix hex
## add_wave /apatb_sha3_256_hw_top/control_r_WDATA -into $tb_out_r__in_r_group -radix hex
## add_wave /apatb_sha3_256_hw_top/control_r_WREADY -into $tb_out_r__in_r_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/control_r_WVALID -into $tb_out_r__in_r_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/control_r_AWREADY -into $tb_out_r__in_r_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/control_r_AWVALID -into $tb_out_r__in_r_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/control_r_AWADDR -into $tb_out_r__in_r_group -radix hex
## save_wave_config sha3_256_hw.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "2815000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2875 ns : File "/home/hyeon/workspace/sha3/sha3_hls/hls/sim/verilog/sha3_256_hw.autotb.v" Line 497
## quit
INFO: [Common 17-206] Exiting xsim at Mon Jul 28 15:04:17 2025...
INFO: [COSIM 212-316] Starting C post checking ...
Test Passed: HW == SW
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-112] Total CPU user time: 44.26 seconds. Total CPU system time: 9.06 seconds. Total elapsed time: 70.86 seconds; peak allocated memory: 385.559 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 1m 12s
